Version 3.2 HI-TECH Software Intermediate Code
"2816 C:\Program Files (x86)\Microchip\xc8\v1.35\include\pic16lf1508.h
[v _SPBRG `Vus ~T0 @X0 0 e@411 ]
"9738
[v _BRGH `Vb ~T0 @X0 0 e@3314 ]
"9736
[v _BRG16 `Vb ~T0 @X0 0 e@3323 ]
"10940
[v _SYNC `Vb ~T0 @X0 0 e@3316 ]
"10910
[v _SPEN `Vb ~T0 @X0 0 e@3311 ]
"9854
[v _CREN `Vb ~T0 @X0 0 e@3308 ]
"10912
[v _SREN `Vb ~T0 @X0 0 e@3309 ]
"11078
[v _TXIE `Vb ~T0 @X0 0 e@1164 ]
"10872
[v _RCIE `Vb ~T0 @X0 0 e@1165 ]
"11072
[v _TX9 `Vb ~T0 @X0 0 e@3318 ]
"10882
[v _RX9 `Vb ~T0 @X0 0 e@3310 ]
"11076
[v _TXEN `Vb ~T0 @X0 0 e@3317 ]
"11080
[v _TXIF `Vb ~T0 @X0 0 e@140 ]
"2797
[v _TXREG `Vuc ~T0 @X0 0 e@410 ]
"10874
[v _RCIF `Vb ~T0 @X0 0 e@141 ]
"2778
[v _RCREG `Vuc ~T0 @X0 0 e@409 ]
"10694
[v _OERR `Vb ~T0 @X0 0 e@3305 ]
"10884
[v _RX9D `Vb ~T0 @X0 0 e@3304 ]
"9946
[v _FERR `Vb ~T0 @X0 0 e@3306 ]
"4567
[v _PWM1DCH `Vuc ~T0 @X0 0 e@1554 ]
"4532
[v _PWM1DCL `Vuc ~T0 @X0 0 e@1553 ]
"4746
[v _PWM2DCH `Vuc ~T0 @X0 0 e@1557 ]
"4711
[v _PWM2DCL `Vuc ~T0 @X0 0 e@1556 ]
"1493
[v _OSCCON `Vuc ~T0 @X0 0 e@153 ]
"1104
[s S70 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S70 . TRISC0 TRISC1 TRISC2 TRISC3 TRISC4 TRISC5 TRISC6 TRISC7 ]
"1103
[u S69 `S70 1 ]
[n S69 . . ]
"1115
[v _TRISCbits `VS69 ~T0 @X0 0 e@142 ]
"2564
[s S141 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S141 . ANSC0 ANSC1 ANSC2 ANSC3 . ANSC6 ANSC7 ]
"2573
[s S142 :8 `uc 1 ]
[n S142 . ANSELC ]
"2563
[u S140 `S141 1 `S142 1 ]
[n S140 . . . ]
"2577
[v _ANSELCbits `VS140 ~T0 @X0 0 e@398 ]
"1017
[s S66 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S66 . TRISA0 TRISA1 TRISA2 TRISA3 TRISA4 TRISA5 ]
"1016
[u S65 `S66 1 ]
[n S65 . . ]
"1026
[v _TRISAbits `VS65 ~T0 @X0 0 e@140 ]
"2483
[s S135 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S135 . ANSA0 ANSA1 ANSA2 . ANSA4 ]
"2490
[s S136 :6 `uc 1 ]
[n S136 . ANSELA ]
"2482
[u S134 `S135 1 `S136 1 ]
[n S134 . . . ]
"2494
[v _ANSELAbits `VS134 ~T0 @X0 0 e@396 ]
"941
[v _T2CON `Vuc ~T0 @X0 0 e@28 ]
"922
[v _PR2 `Vuc ~T0 @X0 0 e@27 ]
"4636
[v _PWM1CON `Vuc ~T0 @X0 0 e@1555 ]
"4815
[v _PWM2CON `Vuc ~T0 @X0 0 e@1558 ]
[p mainexit ]
"507
[s S39 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S39 . RC0 RC1 RC2 RC3 RC4 RC5 RC6 RC7 ]
"506
[u S38 `S39 1 ]
[n S38 . . ]
"518
[v _PORTCbits `VS38 ~T0 @X0 0 e@14 ]
[v F4225 `(v ~T0 @X0 1 tf1`ul ]
"150 C:\Program Files (x86)\Microchip\xc8\v1.35\include\pic.h
[v __delay `JF4225 ~T0 @X0 0 e ]
[p i __delay ]
"420 C:\Program Files (x86)\Microchip\xc8\v1.35\include\pic16lf1508.h
[s S35 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S35 . RA0 RA1 RA2 RA3 RA4 RA5 ]
"419
[u S34 `S35 1 ]
[n S34 . . ]
"429
[v _PORTAbits `VS34 ~T0 @X0 0 e@12 ]
"194 C:\Program Files (x86)\Microchip\xc8\v1.35\include\stdio.h
[v _sprintf `(i ~T0 @X0 0 e1v`*uc`*Cuc ]
[; ;__size_t.h: 4: typedef unsigned size_t;
[; ;stdarg.h: 7: typedef void * va_list[1];
[; ;stdarg.h: 10: extern void * __va_start(void);
[; ;stdarg.h: 13: extern void * __va_arg(void *, ...);
[; ;stdio.h: 43: struct __prbuf
[; ;stdio.h: 44: {
[; ;stdio.h: 45: char * ptr;
[; ;stdio.h: 46: void (* func)(char);
[; ;stdio.h: 47: };
[; ;errno.h: 25: extern int errno;
[; ;conio.h: 12: extern void init_uart(void);
[; ;conio.h: 14: extern char getch(void);
[; ;conio.h: 15: extern char getche(void);
[; ;conio.h: 16: extern void putch(char);
[; ;conio.h: 17: extern void ungetch(char);
[; ;conio.h: 19: extern __bit kbhit(void);
[; ;conio.h: 23: extern char * cgets(char *);
[; ;conio.h: 24: extern void cputs(const char *);
[; ;stdio.h: 88: extern int cprintf(char *, ...);
[; ;stdio.h: 93: extern int _doprnt(struct __prbuf *, const register char *, register va_list);
[; ;stdio.h: 183: extern char * gets(char *);
[; ;stdio.h: 184: extern int puts(const char *);
[; ;stdio.h: 185: extern int scanf(const char *, ...) __attribute__((unsupported("scanf() is not supported by this compiler")));
[; ;stdio.h: 186: extern int sscanf(const char *, const char *, ...) __attribute__((unsupported("sscanf() is not supported by this compiler")));
[; ;stdio.h: 187: extern int vprintf(const char *, va_list) __attribute__((unsupported("vprintf() is not supported by this compiler")));
[; ;stdio.h: 188: extern int vsprintf(char *, const char *, va_list) __attribute__((unsupported("vsprintf() is not supported by this compiler")));
[; ;stdio.h: 189: extern int vscanf(const char *, va_list ap) __attribute__((unsupported("vscanf() is not supported by this compiler")));
[; ;stdio.h: 190: extern int vsscanf(const char *, const char *, va_list) __attribute__((unsupported("vsscanf() is not supported by this compiler")));
[; ;stdio.h: 194: extern int sprintf(char *, const char *, ...);
[; ;stdio.h: 195: extern int printf(const char *, ...);
[; ;stdlib.h: 7: typedef unsigned short wchar_t;
[; ;stdlib.h: 15: typedef struct {
[; ;stdlib.h: 16: int rem;
[; ;stdlib.h: 17: int quot;
[; ;stdlib.h: 18: } div_t;
[; ;stdlib.h: 19: typedef struct {
[; ;stdlib.h: 20: unsigned rem;
[; ;stdlib.h: 21: unsigned quot;
[; ;stdlib.h: 22: } udiv_t;
[; ;stdlib.h: 23: typedef struct {
[; ;stdlib.h: 24: long quot;
[; ;stdlib.h: 25: long rem;
[; ;stdlib.h: 26: } ldiv_t;
[; ;stdlib.h: 27: typedef struct {
[; ;stdlib.h: 28: unsigned long quot;
[; ;stdlib.h: 29: unsigned long rem;
[; ;stdlib.h: 30: } uldiv_t;
[; ;stdlib.h: 53: extern double atof(const char *);
[; ;stdlib.h: 54: extern double strtod(const char *, const char **);
[; ;stdlib.h: 55: extern int atoi(const char *);
[; ;stdlib.h: 56: extern unsigned xtoi(const char *);
[; ;stdlib.h: 57: extern long atol(const char *);
[; ;stdlib.h: 58: extern long strtol(const char *, char **, int);
[; ;stdlib.h: 60: extern int rand(void);
[; ;stdlib.h: 61: extern void srand(unsigned int);
[; ;stdlib.h: 62: extern void * calloc(size_t, size_t);
[; ;stdlib.h: 63: extern div_t div(int numer, int denom);
[; ;stdlib.h: 64: extern udiv_t udiv(unsigned numer, unsigned denom);
[; ;stdlib.h: 65: extern ldiv_t ldiv(long numer, long denom);
[; ;stdlib.h: 66: extern uldiv_t uldiv(unsigned long numer,unsigned long denom);
[; ;stdlib.h: 67: extern unsigned long _lrotl(unsigned long value, unsigned int shift);
[; ;stdlib.h: 68: extern unsigned long _lrotr(unsigned long value, unsigned int shift);
[; ;stdlib.h: 69: extern unsigned int _rotl(unsigned int value, unsigned int shift);
[; ;stdlib.h: 70: extern unsigned int _rotr(unsigned int value, unsigned int shift);
[; ;stdlib.h: 75: extern void * malloc(size_t);
[; ;stdlib.h: 76: extern void free(void *);
[; ;stdlib.h: 77: extern void * realloc(void *, size_t);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;stdlib.h: 86: extern int atexit(void (*)(void));
[; ;stdlib.h: 87: extern char * getenv(const char *);
[; ;stdlib.h: 88: extern char ** environ;
[; ;stdlib.h: 89: extern int system(char *);
[; ;stdlib.h: 90: extern void qsort(void *, size_t, size_t, int (*)(const void *, const void *));
[; ;stdlib.h: 91: extern void * bsearch(const void *, void *, size_t, size_t, int(*)(const void *, const void *));
[; ;stdlib.h: 92: extern int abs(int);
[; ;stdlib.h: 93: extern long labs(long);
[; ;stdlib.h: 95: extern char * itoa(char * buf, int val, int base);
[; ;stdlib.h: 96: extern char * utoa(char * buf, unsigned val, int base);
[; ;stdlib.h: 101: extern char * ltoa(char * buf, long val, int base);
[; ;stdlib.h: 102: extern char * ultoa(char * buf, unsigned long val, int base);
[; ;stdlib.h: 104: extern char * ftoa(float f, int * status);
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;pic16lf1508.h: 49: extern volatile unsigned char INDF0 @ 0x000;
"51 C:\Program Files (x86)\Microchip\xc8\v1.35\include\pic16lf1508.h
[; ;pic16lf1508.h: 51: asm("INDF0 equ 00h");
[; <" INDF0 equ 00h ;# ">
[; ;pic16lf1508.h: 54: typedef union {
[; ;pic16lf1508.h: 55: struct {
[; ;pic16lf1508.h: 56: unsigned INDF0 :8;
[; ;pic16lf1508.h: 57: };
[; ;pic16lf1508.h: 58: } INDF0bits_t;
[; ;pic16lf1508.h: 59: extern volatile INDF0bits_t INDF0bits @ 0x000;
[; ;pic16lf1508.h: 68: extern volatile unsigned char INDF1 @ 0x001;
"70
[; ;pic16lf1508.h: 70: asm("INDF1 equ 01h");
[; <" INDF1 equ 01h ;# ">
[; ;pic16lf1508.h: 73: typedef union {
[; ;pic16lf1508.h: 74: struct {
[; ;pic16lf1508.h: 75: unsigned INDF1 :8;
[; ;pic16lf1508.h: 76: };
[; ;pic16lf1508.h: 77: } INDF1bits_t;
[; ;pic16lf1508.h: 78: extern volatile INDF1bits_t INDF1bits @ 0x001;
[; ;pic16lf1508.h: 87: extern volatile unsigned char PCL @ 0x002;
"89
[; ;pic16lf1508.h: 89: asm("PCL equ 02h");
[; <" PCL equ 02h ;# ">
[; ;pic16lf1508.h: 92: typedef union {
[; ;pic16lf1508.h: 93: struct {
[; ;pic16lf1508.h: 94: unsigned PCL :8;
[; ;pic16lf1508.h: 95: };
[; ;pic16lf1508.h: 96: } PCLbits_t;
[; ;pic16lf1508.h: 97: extern volatile PCLbits_t PCLbits @ 0x002;
[; ;pic16lf1508.h: 106: extern volatile unsigned char STATUS @ 0x003;
"108
[; ;pic16lf1508.h: 108: asm("STATUS equ 03h");
[; <" STATUS equ 03h ;# ">
[; ;pic16lf1508.h: 111: typedef union {
[; ;pic16lf1508.h: 112: struct {
[; ;pic16lf1508.h: 113: unsigned C :1;
[; ;pic16lf1508.h: 114: unsigned DC :1;
[; ;pic16lf1508.h: 115: unsigned Z :1;
[; ;pic16lf1508.h: 116: unsigned nPD :1;
[; ;pic16lf1508.h: 117: unsigned nTO :1;
[; ;pic16lf1508.h: 118: };
[; ;pic16lf1508.h: 119: struct {
[; ;pic16lf1508.h: 120: unsigned CARRY :1;
[; ;pic16lf1508.h: 121: };
[; ;pic16lf1508.h: 122: struct {
[; ;pic16lf1508.h: 123: unsigned :2;
[; ;pic16lf1508.h: 124: unsigned ZERO :1;
[; ;pic16lf1508.h: 125: };
[; ;pic16lf1508.h: 126: } STATUSbits_t;
[; ;pic16lf1508.h: 127: extern volatile STATUSbits_t STATUSbits @ 0x003;
[; ;pic16lf1508.h: 166: extern volatile unsigned short FSR0 @ 0x004;
[; ;pic16lf1508.h: 169: extern volatile unsigned char FSR0L @ 0x004;
"171
[; ;pic16lf1508.h: 171: asm("FSR0L equ 04h");
[; <" FSR0L equ 04h ;# ">
[; ;pic16lf1508.h: 174: typedef union {
[; ;pic16lf1508.h: 175: struct {
[; ;pic16lf1508.h: 176: unsigned FSR0L :8;
[; ;pic16lf1508.h: 177: };
[; ;pic16lf1508.h: 178: } FSR0Lbits_t;
[; ;pic16lf1508.h: 179: extern volatile FSR0Lbits_t FSR0Lbits @ 0x004;
[; ;pic16lf1508.h: 188: extern volatile unsigned char FSR0H @ 0x005;
"190
[; ;pic16lf1508.h: 190: asm("FSR0H equ 05h");
[; <" FSR0H equ 05h ;# ">
[; ;pic16lf1508.h: 193: typedef union {
[; ;pic16lf1508.h: 194: struct {
[; ;pic16lf1508.h: 195: unsigned FSR0H :8;
[; ;pic16lf1508.h: 196: };
[; ;pic16lf1508.h: 197: } FSR0Hbits_t;
[; ;pic16lf1508.h: 198: extern volatile FSR0Hbits_t FSR0Hbits @ 0x005;
[; ;pic16lf1508.h: 207: extern volatile unsigned short FSR1 @ 0x006;
[; ;pic16lf1508.h: 210: extern volatile unsigned char FSR1L @ 0x006;
"212
[; ;pic16lf1508.h: 212: asm("FSR1L equ 06h");
[; <" FSR1L equ 06h ;# ">
[; ;pic16lf1508.h: 215: typedef union {
[; ;pic16lf1508.h: 216: struct {
[; ;pic16lf1508.h: 217: unsigned FSR1L :8;
[; ;pic16lf1508.h: 218: };
[; ;pic16lf1508.h: 219: } FSR1Lbits_t;
[; ;pic16lf1508.h: 220: extern volatile FSR1Lbits_t FSR1Lbits @ 0x006;
[; ;pic16lf1508.h: 229: extern volatile unsigned char FSR1H @ 0x007;
"231
[; ;pic16lf1508.h: 231: asm("FSR1H equ 07h");
[; <" FSR1H equ 07h ;# ">
[; ;pic16lf1508.h: 234: typedef union {
[; ;pic16lf1508.h: 235: struct {
[; ;pic16lf1508.h: 236: unsigned FSR1H :8;
[; ;pic16lf1508.h: 237: };
[; ;pic16lf1508.h: 238: } FSR1Hbits_t;
[; ;pic16lf1508.h: 239: extern volatile FSR1Hbits_t FSR1Hbits @ 0x007;
[; ;pic16lf1508.h: 248: extern volatile unsigned char BSR @ 0x008;
"250
[; ;pic16lf1508.h: 250: asm("BSR equ 08h");
[; <" BSR equ 08h ;# ">
[; ;pic16lf1508.h: 253: typedef union {
[; ;pic16lf1508.h: 254: struct {
[; ;pic16lf1508.h: 255: unsigned BSR :5;
[; ;pic16lf1508.h: 256: };
[; ;pic16lf1508.h: 257: struct {
[; ;pic16lf1508.h: 258: unsigned BSR0 :1;
[; ;pic16lf1508.h: 259: unsigned BSR1 :1;
[; ;pic16lf1508.h: 260: unsigned BSR2 :1;
[; ;pic16lf1508.h: 261: unsigned BSR3 :1;
[; ;pic16lf1508.h: 262: unsigned BSR4 :1;
[; ;pic16lf1508.h: 263: };
[; ;pic16lf1508.h: 264: } BSRbits_t;
[; ;pic16lf1508.h: 265: extern volatile BSRbits_t BSRbits @ 0x008;
[; ;pic16lf1508.h: 299: extern volatile unsigned char WREG @ 0x009;
"301
[; ;pic16lf1508.h: 301: asm("WREG equ 09h");
[; <" WREG equ 09h ;# ">
[; ;pic16lf1508.h: 304: typedef union {
[; ;pic16lf1508.h: 305: struct {
[; ;pic16lf1508.h: 306: unsigned WREG0 :8;
[; ;pic16lf1508.h: 307: };
[; ;pic16lf1508.h: 308: } WREGbits_t;
[; ;pic16lf1508.h: 309: extern volatile WREGbits_t WREGbits @ 0x009;
[; ;pic16lf1508.h: 318: extern volatile unsigned char PCLATH @ 0x00A;
"320
[; ;pic16lf1508.h: 320: asm("PCLATH equ 0Ah");
[; <" PCLATH equ 0Ah ;# ">
[; ;pic16lf1508.h: 323: typedef union {
[; ;pic16lf1508.h: 324: struct {
[; ;pic16lf1508.h: 325: unsigned PCLATH :7;
[; ;pic16lf1508.h: 326: };
[; ;pic16lf1508.h: 327: } PCLATHbits_t;
[; ;pic16lf1508.h: 328: extern volatile PCLATHbits_t PCLATHbits @ 0x00A;
[; ;pic16lf1508.h: 337: extern volatile unsigned char INTCON @ 0x00B;
"339
[; ;pic16lf1508.h: 339: asm("INTCON equ 0Bh");
[; <" INTCON equ 0Bh ;# ">
[; ;pic16lf1508.h: 342: typedef union {
[; ;pic16lf1508.h: 343: struct {
[; ;pic16lf1508.h: 344: unsigned IOCIF :1;
[; ;pic16lf1508.h: 345: unsigned INTF :1;
[; ;pic16lf1508.h: 346: unsigned TMR0IF :1;
[; ;pic16lf1508.h: 347: unsigned IOCIE :1;
[; ;pic16lf1508.h: 348: unsigned INTE :1;
[; ;pic16lf1508.h: 349: unsigned TMR0IE :1;
[; ;pic16lf1508.h: 350: unsigned PEIE :1;
[; ;pic16lf1508.h: 351: unsigned GIE :1;
[; ;pic16lf1508.h: 352: };
[; ;pic16lf1508.h: 353: struct {
[; ;pic16lf1508.h: 354: unsigned :2;
[; ;pic16lf1508.h: 355: unsigned T0IF :1;
[; ;pic16lf1508.h: 356: unsigned :2;
[; ;pic16lf1508.h: 357: unsigned T0IE :1;
[; ;pic16lf1508.h: 358: };
[; ;pic16lf1508.h: 359: } INTCONbits_t;
[; ;pic16lf1508.h: 360: extern volatile INTCONbits_t INTCONbits @ 0x00B;
[; ;pic16lf1508.h: 414: extern volatile unsigned char PORTA @ 0x00C;
"416
[; ;pic16lf1508.h: 416: asm("PORTA equ 0Ch");
[; <" PORTA equ 0Ch ;# ">
[; ;pic16lf1508.h: 419: typedef union {
[; ;pic16lf1508.h: 420: struct {
[; ;pic16lf1508.h: 421: unsigned RA0 :1;
[; ;pic16lf1508.h: 422: unsigned RA1 :1;
[; ;pic16lf1508.h: 423: unsigned RA2 :1;
[; ;pic16lf1508.h: 424: unsigned RA3 :1;
[; ;pic16lf1508.h: 425: unsigned RA4 :1;
[; ;pic16lf1508.h: 426: unsigned RA5 :1;
[; ;pic16lf1508.h: 427: };
[; ;pic16lf1508.h: 428: } PORTAbits_t;
[; ;pic16lf1508.h: 429: extern volatile PORTAbits_t PORTAbits @ 0x00C;
[; ;pic16lf1508.h: 463: extern volatile unsigned char PORTB @ 0x00D;
"465
[; ;pic16lf1508.h: 465: asm("PORTB equ 0Dh");
[; <" PORTB equ 0Dh ;# ">
[; ;pic16lf1508.h: 468: typedef union {
[; ;pic16lf1508.h: 469: struct {
[; ;pic16lf1508.h: 470: unsigned :4;
[; ;pic16lf1508.h: 471: unsigned RB4 :1;
[; ;pic16lf1508.h: 472: unsigned RB5 :1;
[; ;pic16lf1508.h: 473: unsigned RB6 :1;
[; ;pic16lf1508.h: 474: unsigned RB7 :1;
[; ;pic16lf1508.h: 475: };
[; ;pic16lf1508.h: 476: } PORTBbits_t;
[; ;pic16lf1508.h: 477: extern volatile PORTBbits_t PORTBbits @ 0x00D;
[; ;pic16lf1508.h: 501: extern volatile unsigned char PORTC @ 0x00E;
"503
[; ;pic16lf1508.h: 503: asm("PORTC equ 0Eh");
[; <" PORTC equ 0Eh ;# ">
[; ;pic16lf1508.h: 506: typedef union {
[; ;pic16lf1508.h: 507: struct {
[; ;pic16lf1508.h: 508: unsigned RC0 :1;
[; ;pic16lf1508.h: 509: unsigned RC1 :1;
[; ;pic16lf1508.h: 510: unsigned RC2 :1;
[; ;pic16lf1508.h: 511: unsigned RC3 :1;
[; ;pic16lf1508.h: 512: unsigned RC4 :1;
[; ;pic16lf1508.h: 513: unsigned RC5 :1;
[; ;pic16lf1508.h: 514: unsigned RC6 :1;
[; ;pic16lf1508.h: 515: unsigned RC7 :1;
[; ;pic16lf1508.h: 516: };
[; ;pic16lf1508.h: 517: } PORTCbits_t;
[; ;pic16lf1508.h: 518: extern volatile PORTCbits_t PORTCbits @ 0x00E;
[; ;pic16lf1508.h: 562: extern volatile unsigned char PIR1 @ 0x011;
"564
[; ;pic16lf1508.h: 564: asm("PIR1 equ 011h");
[; <" PIR1 equ 011h ;# ">
[; ;pic16lf1508.h: 567: typedef union {
[; ;pic16lf1508.h: 568: struct {
[; ;pic16lf1508.h: 569: unsigned TMR1IF :1;
[; ;pic16lf1508.h: 570: unsigned TMR2IF :1;
[; ;pic16lf1508.h: 571: unsigned :1;
[; ;pic16lf1508.h: 572: unsigned SSP1IF :1;
[; ;pic16lf1508.h: 573: unsigned TXIF :1;
[; ;pic16lf1508.h: 574: unsigned RCIF :1;
[; ;pic16lf1508.h: 575: unsigned ADIF :1;
[; ;pic16lf1508.h: 576: unsigned TMR1GIF :1;
[; ;pic16lf1508.h: 577: };
[; ;pic16lf1508.h: 578: } PIR1bits_t;
[; ;pic16lf1508.h: 579: extern volatile PIR1bits_t PIR1bits @ 0x011;
[; ;pic16lf1508.h: 618: extern volatile unsigned char PIR2 @ 0x012;
"620
[; ;pic16lf1508.h: 620: asm("PIR2 equ 012h");
[; <" PIR2 equ 012h ;# ">
[; ;pic16lf1508.h: 623: typedef union {
[; ;pic16lf1508.h: 624: struct {
[; ;pic16lf1508.h: 625: unsigned :2;
[; ;pic16lf1508.h: 626: unsigned NCO1IF :1;
[; ;pic16lf1508.h: 627: unsigned BCL1IF :1;
[; ;pic16lf1508.h: 628: unsigned :1;
[; ;pic16lf1508.h: 629: unsigned C1IF :1;
[; ;pic16lf1508.h: 630: unsigned C2IF :1;
[; ;pic16lf1508.h: 631: unsigned OSFIF :1;
[; ;pic16lf1508.h: 632: };
[; ;pic16lf1508.h: 633: } PIR2bits_t;
[; ;pic16lf1508.h: 634: extern volatile PIR2bits_t PIR2bits @ 0x012;
[; ;pic16lf1508.h: 663: extern volatile unsigned char PIR3 @ 0x013;
"665
[; ;pic16lf1508.h: 665: asm("PIR3 equ 013h");
[; <" PIR3 equ 013h ;# ">
[; ;pic16lf1508.h: 668: typedef union {
[; ;pic16lf1508.h: 669: struct {
[; ;pic16lf1508.h: 670: unsigned CLC1IF :1;
[; ;pic16lf1508.h: 671: unsigned CLC2IF :1;
[; ;pic16lf1508.h: 672: unsigned CLC3IF :1;
[; ;pic16lf1508.h: 673: unsigned CLC4IF :1;
[; ;pic16lf1508.h: 674: };
[; ;pic16lf1508.h: 675: } PIR3bits_t;
[; ;pic16lf1508.h: 676: extern volatile PIR3bits_t PIR3bits @ 0x013;
[; ;pic16lf1508.h: 700: extern volatile unsigned char TMR0 @ 0x015;
"702
[; ;pic16lf1508.h: 702: asm("TMR0 equ 015h");
[; <" TMR0 equ 015h ;# ">
[; ;pic16lf1508.h: 705: typedef union {
[; ;pic16lf1508.h: 706: struct {
[; ;pic16lf1508.h: 707: unsigned TMR0 :8;
[; ;pic16lf1508.h: 708: };
[; ;pic16lf1508.h: 709: } TMR0bits_t;
[; ;pic16lf1508.h: 710: extern volatile TMR0bits_t TMR0bits @ 0x015;
[; ;pic16lf1508.h: 719: extern volatile unsigned short TMR1 @ 0x016;
"721
[; ;pic16lf1508.h: 721: asm("TMR1 equ 016h");
[; <" TMR1 equ 016h ;# ">
[; ;pic16lf1508.h: 725: extern volatile unsigned char TMR1L @ 0x016;
"727
[; ;pic16lf1508.h: 727: asm("TMR1L equ 016h");
[; <" TMR1L equ 016h ;# ">
[; ;pic16lf1508.h: 730: typedef union {
[; ;pic16lf1508.h: 731: struct {
[; ;pic16lf1508.h: 732: unsigned TMR1L :8;
[; ;pic16lf1508.h: 733: };
[; ;pic16lf1508.h: 734: } TMR1Lbits_t;
[; ;pic16lf1508.h: 735: extern volatile TMR1Lbits_t TMR1Lbits @ 0x016;
[; ;pic16lf1508.h: 744: extern volatile unsigned char TMR1H @ 0x017;
"746
[; ;pic16lf1508.h: 746: asm("TMR1H equ 017h");
[; <" TMR1H equ 017h ;# ">
[; ;pic16lf1508.h: 749: typedef union {
[; ;pic16lf1508.h: 750: struct {
[; ;pic16lf1508.h: 751: unsigned TMR1H :8;
[; ;pic16lf1508.h: 752: };
[; ;pic16lf1508.h: 753: } TMR1Hbits_t;
[; ;pic16lf1508.h: 754: extern volatile TMR1Hbits_t TMR1Hbits @ 0x017;
[; ;pic16lf1508.h: 763: extern volatile unsigned char T1CON @ 0x018;
"765
[; ;pic16lf1508.h: 765: asm("T1CON equ 018h");
[; <" T1CON equ 018h ;# ">
[; ;pic16lf1508.h: 768: typedef union {
[; ;pic16lf1508.h: 769: struct {
[; ;pic16lf1508.h: 770: unsigned TMR1ON :1;
[; ;pic16lf1508.h: 771: unsigned :1;
[; ;pic16lf1508.h: 772: unsigned nT1SYNC :1;
[; ;pic16lf1508.h: 773: unsigned T1OSCEN :1;
[; ;pic16lf1508.h: 774: unsigned T1CKPS :2;
[; ;pic16lf1508.h: 775: unsigned TMR1CS :2;
[; ;pic16lf1508.h: 776: };
[; ;pic16lf1508.h: 777: struct {
[; ;pic16lf1508.h: 778: unsigned :4;
[; ;pic16lf1508.h: 779: unsigned T1CKPS0 :1;
[; ;pic16lf1508.h: 780: unsigned T1CKPS1 :1;
[; ;pic16lf1508.h: 781: unsigned TMR1CS0 :1;
[; ;pic16lf1508.h: 782: unsigned TMR1CS1 :1;
[; ;pic16lf1508.h: 783: };
[; ;pic16lf1508.h: 784: } T1CONbits_t;
[; ;pic16lf1508.h: 785: extern volatile T1CONbits_t T1CONbits @ 0x018;
[; ;pic16lf1508.h: 834: extern volatile unsigned char T1GCON @ 0x019;
"836
[; ;pic16lf1508.h: 836: asm("T1GCON equ 019h");
[; <" T1GCON equ 019h ;# ">
[; ;pic16lf1508.h: 839: typedef union {
[; ;pic16lf1508.h: 840: struct {
[; ;pic16lf1508.h: 841: unsigned T1GSS :2;
[; ;pic16lf1508.h: 842: unsigned T1GVAL :1;
[; ;pic16lf1508.h: 843: unsigned T1GGO_nDONE :1;
[; ;pic16lf1508.h: 844: unsigned T1GSPM :1;
[; ;pic16lf1508.h: 845: unsigned T1GTM :1;
[; ;pic16lf1508.h: 846: unsigned T1GPOL :1;
[; ;pic16lf1508.h: 847: unsigned TMR1GE :1;
[; ;pic16lf1508.h: 848: };
[; ;pic16lf1508.h: 849: struct {
[; ;pic16lf1508.h: 850: unsigned T1GSS0 :1;
[; ;pic16lf1508.h: 851: unsigned T1GSS1 :1;
[; ;pic16lf1508.h: 852: };
[; ;pic16lf1508.h: 853: } T1GCONbits_t;
[; ;pic16lf1508.h: 854: extern volatile T1GCONbits_t T1GCONbits @ 0x019;
[; ;pic16lf1508.h: 903: extern volatile unsigned char TMR2 @ 0x01A;
"905
[; ;pic16lf1508.h: 905: asm("TMR2 equ 01Ah");
[; <" TMR2 equ 01Ah ;# ">
[; ;pic16lf1508.h: 908: typedef union {
[; ;pic16lf1508.h: 909: struct {
[; ;pic16lf1508.h: 910: unsigned TMR2 :8;
[; ;pic16lf1508.h: 911: };
[; ;pic16lf1508.h: 912: } TMR2bits_t;
[; ;pic16lf1508.h: 913: extern volatile TMR2bits_t TMR2bits @ 0x01A;
[; ;pic16lf1508.h: 922: extern volatile unsigned char PR2 @ 0x01B;
"924
[; ;pic16lf1508.h: 924: asm("PR2 equ 01Bh");
[; <" PR2 equ 01Bh ;# ">
[; ;pic16lf1508.h: 927: typedef union {
[; ;pic16lf1508.h: 928: struct {
[; ;pic16lf1508.h: 929: unsigned PR2 :8;
[; ;pic16lf1508.h: 930: };
[; ;pic16lf1508.h: 931: } PR2bits_t;
[; ;pic16lf1508.h: 932: extern volatile PR2bits_t PR2bits @ 0x01B;
[; ;pic16lf1508.h: 941: extern volatile unsigned char T2CON @ 0x01C;
"943
[; ;pic16lf1508.h: 943: asm("T2CON equ 01Ch");
[; <" T2CON equ 01Ch ;# ">
[; ;pic16lf1508.h: 946: typedef union {
[; ;pic16lf1508.h: 947: struct {
[; ;pic16lf1508.h: 948: unsigned T2CKPS :2;
[; ;pic16lf1508.h: 949: unsigned TMR2ON :1;
[; ;pic16lf1508.h: 950: unsigned T2OUTPS :4;
[; ;pic16lf1508.h: 951: };
[; ;pic16lf1508.h: 952: struct {
[; ;pic16lf1508.h: 953: unsigned T2CKPS0 :1;
[; ;pic16lf1508.h: 954: unsigned T2CKPS1 :1;
[; ;pic16lf1508.h: 955: unsigned :1;
[; ;pic16lf1508.h: 956: unsigned T2OUTPS0 :1;
[; ;pic16lf1508.h: 957: unsigned T2OUTPS1 :1;
[; ;pic16lf1508.h: 958: unsigned T2OUTPS2 :1;
[; ;pic16lf1508.h: 959: unsigned T2OUTPS3 :1;
[; ;pic16lf1508.h: 960: };
[; ;pic16lf1508.h: 961: } T2CONbits_t;
[; ;pic16lf1508.h: 962: extern volatile T2CONbits_t T2CONbits @ 0x01C;
[; ;pic16lf1508.h: 1011: extern volatile unsigned char TRISA @ 0x08C;
"1013
[; ;pic16lf1508.h: 1013: asm("TRISA equ 08Ch");
[; <" TRISA equ 08Ch ;# ">
[; ;pic16lf1508.h: 1016: typedef union {
[; ;pic16lf1508.h: 1017: struct {
[; ;pic16lf1508.h: 1018: unsigned TRISA0 :1;
[; ;pic16lf1508.h: 1019: unsigned TRISA1 :1;
[; ;pic16lf1508.h: 1020: unsigned TRISA2 :1;
[; ;pic16lf1508.h: 1021: unsigned TRISA3 :1;
[; ;pic16lf1508.h: 1022: unsigned TRISA4 :1;
[; ;pic16lf1508.h: 1023: unsigned TRISA5 :1;
[; ;pic16lf1508.h: 1024: };
[; ;pic16lf1508.h: 1025: } TRISAbits_t;
[; ;pic16lf1508.h: 1026: extern volatile TRISAbits_t TRISAbits @ 0x08C;
[; ;pic16lf1508.h: 1060: extern volatile unsigned char TRISB @ 0x08D;
"1062
[; ;pic16lf1508.h: 1062: asm("TRISB equ 08Dh");
[; <" TRISB equ 08Dh ;# ">
[; ;pic16lf1508.h: 1065: typedef union {
[; ;pic16lf1508.h: 1066: struct {
[; ;pic16lf1508.h: 1067: unsigned :4;
[; ;pic16lf1508.h: 1068: unsigned TRISB4 :1;
[; ;pic16lf1508.h: 1069: unsigned TRISB5 :1;
[; ;pic16lf1508.h: 1070: unsigned TRISB6 :1;
[; ;pic16lf1508.h: 1071: unsigned TRISB7 :1;
[; ;pic16lf1508.h: 1072: };
[; ;pic16lf1508.h: 1073: } TRISBbits_t;
[; ;pic16lf1508.h: 1074: extern volatile TRISBbits_t TRISBbits @ 0x08D;
[; ;pic16lf1508.h: 1098: extern volatile unsigned char TRISC @ 0x08E;
"1100
[; ;pic16lf1508.h: 1100: asm("TRISC equ 08Eh");
[; <" TRISC equ 08Eh ;# ">
[; ;pic16lf1508.h: 1103: typedef union {
[; ;pic16lf1508.h: 1104: struct {
[; ;pic16lf1508.h: 1105: unsigned TRISC0 :1;
[; ;pic16lf1508.h: 1106: unsigned TRISC1 :1;
[; ;pic16lf1508.h: 1107: unsigned TRISC2 :1;
[; ;pic16lf1508.h: 1108: unsigned TRISC3 :1;
[; ;pic16lf1508.h: 1109: unsigned TRISC4 :1;
[; ;pic16lf1508.h: 1110: unsigned TRISC5 :1;
[; ;pic16lf1508.h: 1111: unsigned TRISC6 :1;
[; ;pic16lf1508.h: 1112: unsigned TRISC7 :1;
[; ;pic16lf1508.h: 1113: };
[; ;pic16lf1508.h: 1114: } TRISCbits_t;
[; ;pic16lf1508.h: 1115: extern volatile TRISCbits_t TRISCbits @ 0x08E;
[; ;pic16lf1508.h: 1159: extern volatile unsigned char PIE1 @ 0x091;
"1161
[; ;pic16lf1508.h: 1161: asm("PIE1 equ 091h");
[; <" PIE1 equ 091h ;# ">
[; ;pic16lf1508.h: 1164: typedef union {
[; ;pic16lf1508.h: 1165: struct {
[; ;pic16lf1508.h: 1166: unsigned TMR1IE :1;
[; ;pic16lf1508.h: 1167: unsigned TMR2IE :1;
[; ;pic16lf1508.h: 1168: unsigned :1;
[; ;pic16lf1508.h: 1169: unsigned SSP1IE :1;
[; ;pic16lf1508.h: 1170: unsigned TXIE :1;
[; ;pic16lf1508.h: 1171: unsigned RCIE :1;
[; ;pic16lf1508.h: 1172: unsigned ADIE :1;
[; ;pic16lf1508.h: 1173: unsigned TMR1GIE :1;
[; ;pic16lf1508.h: 1174: };
[; ;pic16lf1508.h: 1175: } PIE1bits_t;
[; ;pic16lf1508.h: 1176: extern volatile PIE1bits_t PIE1bits @ 0x091;
[; ;pic16lf1508.h: 1215: extern volatile unsigned char PIE2 @ 0x092;
"1217
[; ;pic16lf1508.h: 1217: asm("PIE2 equ 092h");
[; <" PIE2 equ 092h ;# ">
[; ;pic16lf1508.h: 1220: typedef union {
[; ;pic16lf1508.h: 1221: struct {
[; ;pic16lf1508.h: 1222: unsigned :2;
[; ;pic16lf1508.h: 1223: unsigned NCO1IE :1;
[; ;pic16lf1508.h: 1224: unsigned BCL1IE :1;
[; ;pic16lf1508.h: 1225: unsigned :1;
[; ;pic16lf1508.h: 1226: unsigned C1IE :1;
[; ;pic16lf1508.h: 1227: unsigned C2IE :1;
[; ;pic16lf1508.h: 1228: unsigned OSFIE :1;
[; ;pic16lf1508.h: 1229: };
[; ;pic16lf1508.h: 1230: } PIE2bits_t;
[; ;pic16lf1508.h: 1231: extern volatile PIE2bits_t PIE2bits @ 0x092;
[; ;pic16lf1508.h: 1260: extern volatile unsigned char PIE3 @ 0x093;
"1262
[; ;pic16lf1508.h: 1262: asm("PIE3 equ 093h");
[; <" PIE3 equ 093h ;# ">
[; ;pic16lf1508.h: 1265: typedef union {
[; ;pic16lf1508.h: 1266: struct {
[; ;pic16lf1508.h: 1267: unsigned CLC1IE :1;
[; ;pic16lf1508.h: 1268: unsigned CLC2IE :1;
[; ;pic16lf1508.h: 1269: unsigned CLC3IE :1;
[; ;pic16lf1508.h: 1270: unsigned CLC4IE :1;
[; ;pic16lf1508.h: 1271: };
[; ;pic16lf1508.h: 1272: } PIE3bits_t;
[; ;pic16lf1508.h: 1273: extern volatile PIE3bits_t PIE3bits @ 0x093;
[; ;pic16lf1508.h: 1297: extern volatile unsigned char OPTION_REG @ 0x095;
"1299
[; ;pic16lf1508.h: 1299: asm("OPTION_REG equ 095h");
[; <" OPTION_REG equ 095h ;# ">
[; ;pic16lf1508.h: 1302: typedef union {
[; ;pic16lf1508.h: 1303: struct {
[; ;pic16lf1508.h: 1304: unsigned PS :3;
[; ;pic16lf1508.h: 1305: unsigned PSA :1;
[; ;pic16lf1508.h: 1306: unsigned TMR0SE :1;
[; ;pic16lf1508.h: 1307: unsigned TMR0CS :1;
[; ;pic16lf1508.h: 1308: unsigned INTEDG :1;
[; ;pic16lf1508.h: 1309: unsigned nWPUEN :1;
[; ;pic16lf1508.h: 1310: };
[; ;pic16lf1508.h: 1311: struct {
[; ;pic16lf1508.h: 1312: unsigned PS0 :1;
[; ;pic16lf1508.h: 1313: unsigned PS1 :1;
[; ;pic16lf1508.h: 1314: unsigned PS2 :1;
[; ;pic16lf1508.h: 1315: unsigned :1;
[; ;pic16lf1508.h: 1316: unsigned T0SE :1;
[; ;pic16lf1508.h: 1317: unsigned T0CS :1;
[; ;pic16lf1508.h: 1318: };
[; ;pic16lf1508.h: 1319: } OPTION_REGbits_t;
[; ;pic16lf1508.h: 1320: extern volatile OPTION_REGbits_t OPTION_REGbits @ 0x095;
[; ;pic16lf1508.h: 1379: extern volatile unsigned char PCON @ 0x096;
"1381
[; ;pic16lf1508.h: 1381: asm("PCON equ 096h");
[; <" PCON equ 096h ;# ">
[; ;pic16lf1508.h: 1384: typedef union {
[; ;pic16lf1508.h: 1385: struct {
[; ;pic16lf1508.h: 1386: unsigned nBOR :1;
[; ;pic16lf1508.h: 1387: unsigned nPOR :1;
[; ;pic16lf1508.h: 1388: unsigned nRI :1;
[; ;pic16lf1508.h: 1389: unsigned nRMCLR :1;
[; ;pic16lf1508.h: 1390: unsigned nRWDT :1;
[; ;pic16lf1508.h: 1391: unsigned :1;
[; ;pic16lf1508.h: 1392: unsigned STKUNF :1;
[; ;pic16lf1508.h: 1393: unsigned STKOVF :1;
[; ;pic16lf1508.h: 1394: };
[; ;pic16lf1508.h: 1395: } PCONbits_t;
[; ;pic16lf1508.h: 1396: extern volatile PCONbits_t PCONbits @ 0x096;
[; ;pic16lf1508.h: 1435: extern volatile unsigned char WDTCON @ 0x097;
"1437
[; ;pic16lf1508.h: 1437: asm("WDTCON equ 097h");
[; <" WDTCON equ 097h ;# ">
[; ;pic16lf1508.h: 1440: typedef union {
[; ;pic16lf1508.h: 1441: struct {
[; ;pic16lf1508.h: 1442: unsigned SWDTEN :1;
[; ;pic16lf1508.h: 1443: unsigned WDTPS :5;
[; ;pic16lf1508.h: 1444: };
[; ;pic16lf1508.h: 1445: struct {
[; ;pic16lf1508.h: 1446: unsigned :1;
[; ;pic16lf1508.h: 1447: unsigned WDTPS0 :1;
[; ;pic16lf1508.h: 1448: unsigned WDTPS1 :1;
[; ;pic16lf1508.h: 1449: unsigned WDTPS2 :1;
[; ;pic16lf1508.h: 1450: unsigned WDTPS3 :1;
[; ;pic16lf1508.h: 1451: unsigned WDTPS4 :1;
[; ;pic16lf1508.h: 1452: };
[; ;pic16lf1508.h: 1453: } WDTCONbits_t;
[; ;pic16lf1508.h: 1454: extern volatile WDTCONbits_t WDTCONbits @ 0x097;
[; ;pic16lf1508.h: 1493: extern volatile unsigned char OSCCON @ 0x099;
"1495
[; ;pic16lf1508.h: 1495: asm("OSCCON equ 099h");
[; <" OSCCON equ 099h ;# ">
[; ;pic16lf1508.h: 1498: typedef union {
[; ;pic16lf1508.h: 1499: struct {
[; ;pic16lf1508.h: 1500: unsigned SCS :2;
[; ;pic16lf1508.h: 1501: unsigned :1;
[; ;pic16lf1508.h: 1502: unsigned IRCF :4;
[; ;pic16lf1508.h: 1503: };
[; ;pic16lf1508.h: 1504: struct {
[; ;pic16lf1508.h: 1505: unsigned SCS0 :1;
[; ;pic16lf1508.h: 1506: unsigned SCS1 :1;
[; ;pic16lf1508.h: 1507: unsigned :1;
[; ;pic16lf1508.h: 1508: unsigned IRCF0 :1;
[; ;pic16lf1508.h: 1509: unsigned IRCF1 :1;
[; ;pic16lf1508.h: 1510: unsigned IRCF2 :1;
[; ;pic16lf1508.h: 1511: unsigned IRCF3 :1;
[; ;pic16lf1508.h: 1512: };
[; ;pic16lf1508.h: 1513: } OSCCONbits_t;
[; ;pic16lf1508.h: 1514: extern volatile OSCCONbits_t OSCCONbits @ 0x099;
[; ;pic16lf1508.h: 1558: extern volatile unsigned char OSCSTAT @ 0x09A;
"1560
[; ;pic16lf1508.h: 1560: asm("OSCSTAT equ 09Ah");
[; <" OSCSTAT equ 09Ah ;# ">
[; ;pic16lf1508.h: 1563: typedef union {
[; ;pic16lf1508.h: 1564: struct {
[; ;pic16lf1508.h: 1565: unsigned HFIOFS :1;
[; ;pic16lf1508.h: 1566: unsigned LFIOFR :1;
[; ;pic16lf1508.h: 1567: unsigned :2;
[; ;pic16lf1508.h: 1568: unsigned HFIOFR :1;
[; ;pic16lf1508.h: 1569: unsigned OSTS :1;
[; ;pic16lf1508.h: 1570: unsigned :1;
[; ;pic16lf1508.h: 1571: unsigned SOSCR :1;
[; ;pic16lf1508.h: 1572: };
[; ;pic16lf1508.h: 1573: } OSCSTATbits_t;
[; ;pic16lf1508.h: 1574: extern volatile OSCSTATbits_t OSCSTATbits @ 0x09A;
[; ;pic16lf1508.h: 1603: extern volatile unsigned short ADRES @ 0x09B;
"1605
[; ;pic16lf1508.h: 1605: asm("ADRES equ 09Bh");
[; <" ADRES equ 09Bh ;# ">
[; ;pic16lf1508.h: 1609: extern volatile unsigned char ADRESL @ 0x09B;
"1611
[; ;pic16lf1508.h: 1611: asm("ADRESL equ 09Bh");
[; <" ADRESL equ 09Bh ;# ">
[; ;pic16lf1508.h: 1614: typedef union {
[; ;pic16lf1508.h: 1615: struct {
[; ;pic16lf1508.h: 1616: unsigned ADRESL :8;
[; ;pic16lf1508.h: 1617: };
[; ;pic16lf1508.h: 1618: } ADRESLbits_t;
[; ;pic16lf1508.h: 1619: extern volatile ADRESLbits_t ADRESLbits @ 0x09B;
[; ;pic16lf1508.h: 1628: extern volatile unsigned char ADRESH @ 0x09C;
"1630
[; ;pic16lf1508.h: 1630: asm("ADRESH equ 09Ch");
[; <" ADRESH equ 09Ch ;# ">
[; ;pic16lf1508.h: 1633: typedef union {
[; ;pic16lf1508.h: 1634: struct {
[; ;pic16lf1508.h: 1635: unsigned ADRESH :8;
[; ;pic16lf1508.h: 1636: };
[; ;pic16lf1508.h: 1637: } ADRESHbits_t;
[; ;pic16lf1508.h: 1638: extern volatile ADRESHbits_t ADRESHbits @ 0x09C;
[; ;pic16lf1508.h: 1647: extern volatile unsigned char ADCON0 @ 0x09D;
"1649
[; ;pic16lf1508.h: 1649: asm("ADCON0 equ 09Dh");
[; <" ADCON0 equ 09Dh ;# ">
[; ;pic16lf1508.h: 1652: typedef union {
[; ;pic16lf1508.h: 1653: struct {
[; ;pic16lf1508.h: 1654: unsigned ADON :1;
[; ;pic16lf1508.h: 1655: unsigned GO_nDONE :1;
[; ;pic16lf1508.h: 1656: unsigned CHS :5;
[; ;pic16lf1508.h: 1657: };
[; ;pic16lf1508.h: 1658: struct {
[; ;pic16lf1508.h: 1659: unsigned :1;
[; ;pic16lf1508.h: 1660: unsigned ADGO :1;
[; ;pic16lf1508.h: 1661: unsigned CHS0 :1;
[; ;pic16lf1508.h: 1662: unsigned CHS1 :1;
[; ;pic16lf1508.h: 1663: unsigned CHS2 :1;
[; ;pic16lf1508.h: 1664: unsigned CHS3 :1;
[; ;pic16lf1508.h: 1665: unsigned CHS4 :1;
[; ;pic16lf1508.h: 1666: };
[; ;pic16lf1508.h: 1667: struct {
[; ;pic16lf1508.h: 1668: unsigned :1;
[; ;pic16lf1508.h: 1669: unsigned GO :1;
[; ;pic16lf1508.h: 1670: };
[; ;pic16lf1508.h: 1671: } ADCON0bits_t;
[; ;pic16lf1508.h: 1672: extern volatile ADCON0bits_t ADCON0bits @ 0x09D;
[; ;pic16lf1508.h: 1726: extern volatile unsigned char ADCON1 @ 0x09E;
"1728
[; ;pic16lf1508.h: 1728: asm("ADCON1 equ 09Eh");
[; <" ADCON1 equ 09Eh ;# ">
[; ;pic16lf1508.h: 1731: typedef union {
[; ;pic16lf1508.h: 1732: struct {
[; ;pic16lf1508.h: 1733: unsigned ADPREF :2;
[; ;pic16lf1508.h: 1734: unsigned :2;
[; ;pic16lf1508.h: 1735: unsigned ADCS :3;
[; ;pic16lf1508.h: 1736: unsigned ADFM :1;
[; ;pic16lf1508.h: 1737: };
[; ;pic16lf1508.h: 1738: struct {
[; ;pic16lf1508.h: 1739: unsigned ADPREF0 :1;
[; ;pic16lf1508.h: 1740: unsigned ADPREF1 :1;
[; ;pic16lf1508.h: 1741: };
[; ;pic16lf1508.h: 1742: } ADCON1bits_t;
[; ;pic16lf1508.h: 1743: extern volatile ADCON1bits_t ADCON1bits @ 0x09E;
[; ;pic16lf1508.h: 1772: extern volatile unsigned char ADCON2 @ 0x09F;
"1774
[; ;pic16lf1508.h: 1774: asm("ADCON2 equ 09Fh");
[; <" ADCON2 equ 09Fh ;# ">
[; ;pic16lf1508.h: 1777: typedef union {
[; ;pic16lf1508.h: 1778: struct {
[; ;pic16lf1508.h: 1779: unsigned :4;
[; ;pic16lf1508.h: 1780: unsigned TRIGSEL :4;
[; ;pic16lf1508.h: 1781: };
[; ;pic16lf1508.h: 1782: struct {
[; ;pic16lf1508.h: 1783: unsigned :4;
[; ;pic16lf1508.h: 1784: unsigned TRIGSEL0 :1;
[; ;pic16lf1508.h: 1785: unsigned TRIGSEL1 :1;
[; ;pic16lf1508.h: 1786: unsigned TRIGSEL2 :1;
[; ;pic16lf1508.h: 1787: unsigned TRIGSEL3 :1;
[; ;pic16lf1508.h: 1788: };
[; ;pic16lf1508.h: 1789: } ADCON2bits_t;
[; ;pic16lf1508.h: 1790: extern volatile ADCON2bits_t ADCON2bits @ 0x09F;
[; ;pic16lf1508.h: 1819: extern volatile unsigned char LATA @ 0x10C;
"1821
[; ;pic16lf1508.h: 1821: asm("LATA equ 010Ch");
[; <" LATA equ 010Ch ;# ">
[; ;pic16lf1508.h: 1824: typedef union {
[; ;pic16lf1508.h: 1825: struct {
[; ;pic16lf1508.h: 1826: unsigned LATA0 :1;
[; ;pic16lf1508.h: 1827: unsigned LATA1 :1;
[; ;pic16lf1508.h: 1828: unsigned LATA2 :1;
[; ;pic16lf1508.h: 1829: unsigned :1;
[; ;pic16lf1508.h: 1830: unsigned LATA4 :1;
[; ;pic16lf1508.h: 1831: unsigned LATA5 :1;
[; ;pic16lf1508.h: 1832: };
[; ;pic16lf1508.h: 1833: } LATAbits_t;
[; ;pic16lf1508.h: 1834: extern volatile LATAbits_t LATAbits @ 0x10C;
[; ;pic16lf1508.h: 1863: extern volatile unsigned char LATB @ 0x10D;
"1865
[; ;pic16lf1508.h: 1865: asm("LATB equ 010Dh");
[; <" LATB equ 010Dh ;# ">
[; ;pic16lf1508.h: 1868: typedef union {
[; ;pic16lf1508.h: 1869: struct {
[; ;pic16lf1508.h: 1870: unsigned :4;
[; ;pic16lf1508.h: 1871: unsigned LATB4 :1;
[; ;pic16lf1508.h: 1872: unsigned LATB5 :1;
[; ;pic16lf1508.h: 1873: unsigned LATB6 :1;
[; ;pic16lf1508.h: 1874: unsigned LATB7 :1;
[; ;pic16lf1508.h: 1875: };
[; ;pic16lf1508.h: 1876: } LATBbits_t;
[; ;pic16lf1508.h: 1877: extern volatile LATBbits_t LATBbits @ 0x10D;
[; ;pic16lf1508.h: 1901: extern volatile unsigned char LATC @ 0x10E;
"1903
[; ;pic16lf1508.h: 1903: asm("LATC equ 010Eh");
[; <" LATC equ 010Eh ;# ">
[; ;pic16lf1508.h: 1906: typedef union {
[; ;pic16lf1508.h: 1907: struct {
[; ;pic16lf1508.h: 1908: unsigned LATC0 :1;
[; ;pic16lf1508.h: 1909: unsigned LATC1 :1;
[; ;pic16lf1508.h: 1910: unsigned LATC2 :1;
[; ;pic16lf1508.h: 1911: unsigned LATC3 :1;
[; ;pic16lf1508.h: 1912: unsigned LATC4 :1;
[; ;pic16lf1508.h: 1913: unsigned LATC5 :1;
[; ;pic16lf1508.h: 1914: unsigned LATC6 :1;
[; ;pic16lf1508.h: 1915: unsigned LATC7 :1;
[; ;pic16lf1508.h: 1916: };
[; ;pic16lf1508.h: 1917: } LATCbits_t;
[; ;pic16lf1508.h: 1918: extern volatile LATCbits_t LATCbits @ 0x10E;
[; ;pic16lf1508.h: 1962: extern volatile unsigned char CM1CON0 @ 0x111;
"1964
[; ;pic16lf1508.h: 1964: asm("CM1CON0 equ 0111h");
[; <" CM1CON0 equ 0111h ;# ">
[; ;pic16lf1508.h: 1967: typedef union {
[; ;pic16lf1508.h: 1968: struct {
[; ;pic16lf1508.h: 1969: unsigned C1SYNC :1;
[; ;pic16lf1508.h: 1970: unsigned C1HYS :1;
[; ;pic16lf1508.h: 1971: unsigned C1SP :1;
[; ;pic16lf1508.h: 1972: unsigned :1;
[; ;pic16lf1508.h: 1973: unsigned C1POL :1;
[; ;pic16lf1508.h: 1974: unsigned C1OE :1;
[; ;pic16lf1508.h: 1975: unsigned C1OUT :1;
[; ;pic16lf1508.h: 1976: unsigned C1ON :1;
[; ;pic16lf1508.h: 1977: };
[; ;pic16lf1508.h: 1978: } CM1CON0bits_t;
[; ;pic16lf1508.h: 1979: extern volatile CM1CON0bits_t CM1CON0bits @ 0x111;
[; ;pic16lf1508.h: 2018: extern volatile unsigned char CM1CON1 @ 0x112;
"2020
[; ;pic16lf1508.h: 2020: asm("CM1CON1 equ 0112h");
[; <" CM1CON1 equ 0112h ;# ">
[; ;pic16lf1508.h: 2023: typedef union {
[; ;pic16lf1508.h: 2024: struct {
[; ;pic16lf1508.h: 2025: unsigned C1NCH0 :1;
[; ;pic16lf1508.h: 2026: unsigned C1NCH1 :1;
[; ;pic16lf1508.h: 2027: unsigned C1NCH2 :1;
[; ;pic16lf1508.h: 2028: unsigned :1;
[; ;pic16lf1508.h: 2029: unsigned C1PCH0 :1;
[; ;pic16lf1508.h: 2030: unsigned C1PCH1 :1;
[; ;pic16lf1508.h: 2031: unsigned C1INTN :1;
[; ;pic16lf1508.h: 2032: unsigned C1INTP :1;
[; ;pic16lf1508.h: 2033: };
[; ;pic16lf1508.h: 2034: struct {
[; ;pic16lf1508.h: 2035: unsigned C1NCH :3;
[; ;pic16lf1508.h: 2036: unsigned :1;
[; ;pic16lf1508.h: 2037: unsigned C1PCH :2;
[; ;pic16lf1508.h: 2038: };
[; ;pic16lf1508.h: 2039: } CM1CON1bits_t;
[; ;pic16lf1508.h: 2040: extern volatile CM1CON1bits_t CM1CON1bits @ 0x112;
[; ;pic16lf1508.h: 2089: extern volatile unsigned char CM2CON0 @ 0x113;
"2091
[; ;pic16lf1508.h: 2091: asm("CM2CON0 equ 0113h");
[; <" CM2CON0 equ 0113h ;# ">
[; ;pic16lf1508.h: 2094: typedef union {
[; ;pic16lf1508.h: 2095: struct {
[; ;pic16lf1508.h: 2096: unsigned C2SYNC :1;
[; ;pic16lf1508.h: 2097: unsigned C2HYS :1;
[; ;pic16lf1508.h: 2098: unsigned C2SP :1;
[; ;pic16lf1508.h: 2099: unsigned :1;
[; ;pic16lf1508.h: 2100: unsigned C2POL :1;
[; ;pic16lf1508.h: 2101: unsigned C2OE :1;
[; ;pic16lf1508.h: 2102: unsigned C2OUT :1;
[; ;pic16lf1508.h: 2103: unsigned C2ON :1;
[; ;pic16lf1508.h: 2104: };
[; ;pic16lf1508.h: 2105: } CM2CON0bits_t;
[; ;pic16lf1508.h: 2106: extern volatile CM2CON0bits_t CM2CON0bits @ 0x113;
[; ;pic16lf1508.h: 2145: extern volatile unsigned char CM2CON1 @ 0x114;
"2147
[; ;pic16lf1508.h: 2147: asm("CM2CON1 equ 0114h");
[; <" CM2CON1 equ 0114h ;# ">
[; ;pic16lf1508.h: 2150: typedef union {
[; ;pic16lf1508.h: 2151: struct {
[; ;pic16lf1508.h: 2152: unsigned C2NCH0 :1;
[; ;pic16lf1508.h: 2153: unsigned C2NCH1 :1;
[; ;pic16lf1508.h: 2154: unsigned C2NCH2 :1;
[; ;pic16lf1508.h: 2155: unsigned :1;
[; ;pic16lf1508.h: 2156: unsigned C2PCH0 :1;
[; ;pic16lf1508.h: 2157: unsigned C2PCH1 :1;
[; ;pic16lf1508.h: 2158: unsigned C2INTN :1;
[; ;pic16lf1508.h: 2159: unsigned C2INTP :1;
[; ;pic16lf1508.h: 2160: };
[; ;pic16lf1508.h: 2161: struct {
[; ;pic16lf1508.h: 2162: unsigned C2NCH :3;
[; ;pic16lf1508.h: 2163: unsigned :1;
[; ;pic16lf1508.h: 2164: unsigned C2PCH :2;
[; ;pic16lf1508.h: 2165: };
[; ;pic16lf1508.h: 2166: } CM2CON1bits_t;
[; ;pic16lf1508.h: 2167: extern volatile CM2CON1bits_t CM2CON1bits @ 0x114;
[; ;pic16lf1508.h: 2216: extern volatile unsigned char CMOUT @ 0x115;
"2218
[; ;pic16lf1508.h: 2218: asm("CMOUT equ 0115h");
[; <" CMOUT equ 0115h ;# ">
[; ;pic16lf1508.h: 2221: typedef union {
[; ;pic16lf1508.h: 2222: struct {
[; ;pic16lf1508.h: 2223: unsigned MC1OUT :1;
[; ;pic16lf1508.h: 2224: unsigned MC2OUT :1;
[; ;pic16lf1508.h: 2225: };
[; ;pic16lf1508.h: 2226: } CMOUTbits_t;
[; ;pic16lf1508.h: 2227: extern volatile CMOUTbits_t CMOUTbits @ 0x115;
[; ;pic16lf1508.h: 2241: extern volatile unsigned char BORCON @ 0x116;
"2243
[; ;pic16lf1508.h: 2243: asm("BORCON equ 0116h");
[; <" BORCON equ 0116h ;# ">
[; ;pic16lf1508.h: 2246: typedef union {
[; ;pic16lf1508.h: 2247: struct {
[; ;pic16lf1508.h: 2248: unsigned BORRDY :1;
[; ;pic16lf1508.h: 2249: unsigned :5;
[; ;pic16lf1508.h: 2250: unsigned BORFS :1;
[; ;pic16lf1508.h: 2251: unsigned SBOREN :1;
[; ;pic16lf1508.h: 2252: };
[; ;pic16lf1508.h: 2253: } BORCONbits_t;
[; ;pic16lf1508.h: 2254: extern volatile BORCONbits_t BORCONbits @ 0x116;
[; ;pic16lf1508.h: 2273: extern volatile unsigned char FVRCON @ 0x117;
"2275
[; ;pic16lf1508.h: 2275: asm("FVRCON equ 0117h");
[; <" FVRCON equ 0117h ;# ">
[; ;pic16lf1508.h: 2278: typedef union {
[; ;pic16lf1508.h: 2279: struct {
[; ;pic16lf1508.h: 2280: unsigned ADFVR :2;
[; ;pic16lf1508.h: 2281: unsigned CDAFVR :2;
[; ;pic16lf1508.h: 2282: unsigned TSRNG :1;
[; ;pic16lf1508.h: 2283: unsigned TSEN :1;
[; ;pic16lf1508.h: 2284: unsigned FVRRDY :1;
[; ;pic16lf1508.h: 2285: unsigned FVREN :1;
[; ;pic16lf1508.h: 2286: };
[; ;pic16lf1508.h: 2287: struct {
[; ;pic16lf1508.h: 2288: unsigned ADFVR0 :1;
[; ;pic16lf1508.h: 2289: unsigned ADFVR1 :1;
[; ;pic16lf1508.h: 2290: unsigned CDAFVR0 :1;
[; ;pic16lf1508.h: 2291: unsigned CDAFVR1 :1;
[; ;pic16lf1508.h: 2292: };
[; ;pic16lf1508.h: 2293: } FVRCONbits_t;
[; ;pic16lf1508.h: 2294: extern volatile FVRCONbits_t FVRCONbits @ 0x117;
[; ;pic16lf1508.h: 2348: extern volatile unsigned char DACCON0 @ 0x118;
"2350
[; ;pic16lf1508.h: 2350: asm("DACCON0 equ 0118h");
[; <" DACCON0 equ 0118h ;# ">
[; ;pic16lf1508.h: 2353: typedef union {
[; ;pic16lf1508.h: 2354: struct {
[; ;pic16lf1508.h: 2355: unsigned :2;
[; ;pic16lf1508.h: 2356: unsigned DACPSS :1;
[; ;pic16lf1508.h: 2357: unsigned :1;
[; ;pic16lf1508.h: 2358: unsigned DACOE2 :1;
[; ;pic16lf1508.h: 2359: unsigned DACOE1 :1;
[; ;pic16lf1508.h: 2360: unsigned :1;
[; ;pic16lf1508.h: 2361: unsigned DACEN :1;
[; ;pic16lf1508.h: 2362: };
[; ;pic16lf1508.h: 2363: } DACCON0bits_t;
[; ;pic16lf1508.h: 2364: extern volatile DACCON0bits_t DACCON0bits @ 0x118;
[; ;pic16lf1508.h: 2388: extern volatile unsigned char DACCON1 @ 0x119;
"2390
[; ;pic16lf1508.h: 2390: asm("DACCON1 equ 0119h");
[; <" DACCON1 equ 0119h ;# ">
[; ;pic16lf1508.h: 2393: typedef union {
[; ;pic16lf1508.h: 2394: struct {
[; ;pic16lf1508.h: 2395: unsigned DACR :5;
[; ;pic16lf1508.h: 2396: };
[; ;pic16lf1508.h: 2397: struct {
[; ;pic16lf1508.h: 2398: unsigned DACR0 :1;
[; ;pic16lf1508.h: 2399: unsigned DACR1 :1;
[; ;pic16lf1508.h: 2400: unsigned DACR2 :1;
[; ;pic16lf1508.h: 2401: unsigned DACR3 :1;
[; ;pic16lf1508.h: 2402: unsigned DACR4 :1;
[; ;pic16lf1508.h: 2403: };
[; ;pic16lf1508.h: 2404: } DACCON1bits_t;
[; ;pic16lf1508.h: 2405: extern volatile DACCON1bits_t DACCON1bits @ 0x119;
[; ;pic16lf1508.h: 2439: extern volatile unsigned char APFCON @ 0x11D;
"2441
[; ;pic16lf1508.h: 2441: asm("APFCON equ 011Dh");
[; <" APFCON equ 011Dh ;# ">
[; ;pic16lf1508.h: 2444: typedef union {
[; ;pic16lf1508.h: 2445: struct {
[; ;pic16lf1508.h: 2446: unsigned NCO1SEL :1;
[; ;pic16lf1508.h: 2447: unsigned CLC1SEL :1;
[; ;pic16lf1508.h: 2448: unsigned :1;
[; ;pic16lf1508.h: 2449: unsigned T1GSEL :1;
[; ;pic16lf1508.h: 2450: unsigned SSSEL :1;
[; ;pic16lf1508.h: 2451: };
[; ;pic16lf1508.h: 2452: } APFCONbits_t;
[; ;pic16lf1508.h: 2453: extern volatile APFCONbits_t APFCONbits @ 0x11D;
[; ;pic16lf1508.h: 2477: extern volatile unsigned char ANSELA @ 0x18C;
"2479
[; ;pic16lf1508.h: 2479: asm("ANSELA equ 018Ch");
[; <" ANSELA equ 018Ch ;# ">
[; ;pic16lf1508.h: 2482: typedef union {
[; ;pic16lf1508.h: 2483: struct {
[; ;pic16lf1508.h: 2484: unsigned ANSA0 :1;
[; ;pic16lf1508.h: 2485: unsigned ANSA1 :1;
[; ;pic16lf1508.h: 2486: unsigned ANSA2 :1;
[; ;pic16lf1508.h: 2487: unsigned :1;
[; ;pic16lf1508.h: 2488: unsigned ANSA4 :1;
[; ;pic16lf1508.h: 2489: };
[; ;pic16lf1508.h: 2490: struct {
[; ;pic16lf1508.h: 2491: unsigned ANSELA :6;
[; ;pic16lf1508.h: 2492: };
[; ;pic16lf1508.h: 2493: } ANSELAbits_t;
[; ;pic16lf1508.h: 2494: extern volatile ANSELAbits_t ANSELAbits @ 0x18C;
[; ;pic16lf1508.h: 2523: extern volatile unsigned char ANSELB @ 0x18D;
"2525
[; ;pic16lf1508.h: 2525: asm("ANSELB equ 018Dh");
[; <" ANSELB equ 018Dh ;# ">
[; ;pic16lf1508.h: 2528: typedef union {
[; ;pic16lf1508.h: 2529: struct {
[; ;pic16lf1508.h: 2530: unsigned :4;
[; ;pic16lf1508.h: 2531: unsigned ANSB4 :1;
[; ;pic16lf1508.h: 2532: unsigned ANSB5 :1;
[; ;pic16lf1508.h: 2533: };
[; ;pic16lf1508.h: 2534: struct {
[; ;pic16lf1508.h: 2535: unsigned :4;
[; ;pic16lf1508.h: 2536: unsigned ANSB :4;
[; ;pic16lf1508.h: 2537: };
[; ;pic16lf1508.h: 2538: } ANSELBbits_t;
[; ;pic16lf1508.h: 2539: extern volatile ANSELBbits_t ANSELBbits @ 0x18D;
[; ;pic16lf1508.h: 2558: extern volatile unsigned char ANSELC @ 0x18E;
"2560
[; ;pic16lf1508.h: 2560: asm("ANSELC equ 018Eh");
[; <" ANSELC equ 018Eh ;# ">
[; ;pic16lf1508.h: 2563: typedef union {
[; ;pic16lf1508.h: 2564: struct {
[; ;pic16lf1508.h: 2565: unsigned ANSC0 :1;
[; ;pic16lf1508.h: 2566: unsigned ANSC1 :1;
[; ;pic16lf1508.h: 2567: unsigned ANSC2 :1;
[; ;pic16lf1508.h: 2568: unsigned ANSC3 :1;
[; ;pic16lf1508.h: 2569: unsigned :2;
[; ;pic16lf1508.h: 2570: unsigned ANSC6 :1;
[; ;pic16lf1508.h: 2571: unsigned ANSC7 :1;
[; ;pic16lf1508.h: 2572: };
[; ;pic16lf1508.h: 2573: struct {
[; ;pic16lf1508.h: 2574: unsigned ANSELC :8;
[; ;pic16lf1508.h: 2575: };
[; ;pic16lf1508.h: 2576: } ANSELCbits_t;
[; ;pic16lf1508.h: 2577: extern volatile ANSELCbits_t ANSELCbits @ 0x18E;
[; ;pic16lf1508.h: 2616: extern volatile unsigned short PMADR @ 0x191;
"2618
[; ;pic16lf1508.h: 2618: asm("PMADR equ 0191h");
[; <" PMADR equ 0191h ;# ">
[; ;pic16lf1508.h: 2622: extern volatile unsigned char PMADRL @ 0x191;
"2624
[; ;pic16lf1508.h: 2624: asm("PMADRL equ 0191h");
[; <" PMADRL equ 0191h ;# ">
[; ;pic16lf1508.h: 2627: typedef union {
[; ;pic16lf1508.h: 2628: struct {
[; ;pic16lf1508.h: 2629: unsigned PMADRL :8;
[; ;pic16lf1508.h: 2630: };
[; ;pic16lf1508.h: 2631: } PMADRLbits_t;
[; ;pic16lf1508.h: 2632: extern volatile PMADRLbits_t PMADRLbits @ 0x191;
[; ;pic16lf1508.h: 2641: extern volatile unsigned char PMADRH @ 0x192;
"2643
[; ;pic16lf1508.h: 2643: asm("PMADRH equ 0192h");
[; <" PMADRH equ 0192h ;# ">
[; ;pic16lf1508.h: 2646: typedef union {
[; ;pic16lf1508.h: 2647: struct {
[; ;pic16lf1508.h: 2648: unsigned PMADRH :7;
[; ;pic16lf1508.h: 2649: };
[; ;pic16lf1508.h: 2650: } PMADRHbits_t;
[; ;pic16lf1508.h: 2651: extern volatile PMADRHbits_t PMADRHbits @ 0x192;
[; ;pic16lf1508.h: 2660: extern volatile unsigned short PMDAT @ 0x193;
"2662
[; ;pic16lf1508.h: 2662: asm("PMDAT equ 0193h");
[; <" PMDAT equ 0193h ;# ">
[; ;pic16lf1508.h: 2666: extern volatile unsigned char PMDATL @ 0x193;
"2668
[; ;pic16lf1508.h: 2668: asm("PMDATL equ 0193h");
[; <" PMDATL equ 0193h ;# ">
[; ;pic16lf1508.h: 2671: typedef union {
[; ;pic16lf1508.h: 2672: struct {
[; ;pic16lf1508.h: 2673: unsigned PMDATL :8;
[; ;pic16lf1508.h: 2674: };
[; ;pic16lf1508.h: 2675: } PMDATLbits_t;
[; ;pic16lf1508.h: 2676: extern volatile PMDATLbits_t PMDATLbits @ 0x193;
[; ;pic16lf1508.h: 2685: extern volatile unsigned char PMDATH @ 0x194;
"2687
[; ;pic16lf1508.h: 2687: asm("PMDATH equ 0194h");
[; <" PMDATH equ 0194h ;# ">
[; ;pic16lf1508.h: 2690: typedef union {
[; ;pic16lf1508.h: 2691: struct {
[; ;pic16lf1508.h: 2692: unsigned PMDATH :6;
[; ;pic16lf1508.h: 2693: };
[; ;pic16lf1508.h: 2694: } PMDATHbits_t;
[; ;pic16lf1508.h: 2695: extern volatile PMDATHbits_t PMDATHbits @ 0x194;
[; ;pic16lf1508.h: 2704: extern volatile unsigned char PMCON1 @ 0x195;
"2706
[; ;pic16lf1508.h: 2706: asm("PMCON1 equ 0195h");
[; <" PMCON1 equ 0195h ;# ">
[; ;pic16lf1508.h: 2709: typedef union {
[; ;pic16lf1508.h: 2710: struct {
[; ;pic16lf1508.h: 2711: unsigned RD :1;
[; ;pic16lf1508.h: 2712: unsigned WR :1;
[; ;pic16lf1508.h: 2713: unsigned WREN :1;
[; ;pic16lf1508.h: 2714: unsigned WRERR :1;
[; ;pic16lf1508.h: 2715: unsigned FREE :1;
[; ;pic16lf1508.h: 2716: unsigned LWLO :1;
[; ;pic16lf1508.h: 2717: unsigned CFGS :1;
[; ;pic16lf1508.h: 2718: };
[; ;pic16lf1508.h: 2719: } PMCON1bits_t;
[; ;pic16lf1508.h: 2720: extern volatile PMCON1bits_t PMCON1bits @ 0x195;
[; ;pic16lf1508.h: 2759: extern volatile unsigned char PMCON2 @ 0x196;
"2761
[; ;pic16lf1508.h: 2761: asm("PMCON2 equ 0196h");
[; <" PMCON2 equ 0196h ;# ">
[; ;pic16lf1508.h: 2764: typedef union {
[; ;pic16lf1508.h: 2765: struct {
[; ;pic16lf1508.h: 2766: unsigned PMCON2 :8;
[; ;pic16lf1508.h: 2767: };
[; ;pic16lf1508.h: 2768: } PMCON2bits_t;
[; ;pic16lf1508.h: 2769: extern volatile PMCON2bits_t PMCON2bits @ 0x196;
[; ;pic16lf1508.h: 2778: extern volatile unsigned char RCREG @ 0x199;
"2780
[; ;pic16lf1508.h: 2780: asm("RCREG equ 0199h");
[; <" RCREG equ 0199h ;# ">
[; ;pic16lf1508.h: 2783: typedef union {
[; ;pic16lf1508.h: 2784: struct {
[; ;pic16lf1508.h: 2785: unsigned RCREG :8;
[; ;pic16lf1508.h: 2786: };
[; ;pic16lf1508.h: 2787: } RCREGbits_t;
[; ;pic16lf1508.h: 2788: extern volatile RCREGbits_t RCREGbits @ 0x199;
[; ;pic16lf1508.h: 2797: extern volatile unsigned char TXREG @ 0x19A;
"2799
[; ;pic16lf1508.h: 2799: asm("TXREG equ 019Ah");
[; <" TXREG equ 019Ah ;# ">
[; ;pic16lf1508.h: 2802: typedef union {
[; ;pic16lf1508.h: 2803: struct {
[; ;pic16lf1508.h: 2804: unsigned TXREG :8;
[; ;pic16lf1508.h: 2805: };
[; ;pic16lf1508.h: 2806: } TXREGbits_t;
[; ;pic16lf1508.h: 2807: extern volatile TXREGbits_t TXREGbits @ 0x19A;
[; ;pic16lf1508.h: 2816: extern volatile unsigned short SPBRG @ 0x19B;
"2818
[; ;pic16lf1508.h: 2818: asm("SPBRG equ 019Bh");
[; <" SPBRG equ 019Bh ;# ">
[; ;pic16lf1508.h: 2822: extern volatile unsigned char SPBRGL @ 0x19B;
"2824
[; ;pic16lf1508.h: 2824: asm("SPBRGL equ 019Bh");
[; <" SPBRGL equ 019Bh ;# ">
[; ;pic16lf1508.h: 2827: typedef union {
[; ;pic16lf1508.h: 2828: struct {
[; ;pic16lf1508.h: 2829: unsigned SPBRGL :8;
[; ;pic16lf1508.h: 2830: };
[; ;pic16lf1508.h: 2831: } SPBRGLbits_t;
[; ;pic16lf1508.h: 2832: extern volatile SPBRGLbits_t SPBRGLbits @ 0x19B;
[; ;pic16lf1508.h: 2841: extern volatile unsigned char SPBRGH @ 0x19C;
"2843
[; ;pic16lf1508.h: 2843: asm("SPBRGH equ 019Ch");
[; <" SPBRGH equ 019Ch ;# ">
[; ;pic16lf1508.h: 2846: typedef union {
[; ;pic16lf1508.h: 2847: struct {
[; ;pic16lf1508.h: 2848: unsigned SPBRGH :8;
[; ;pic16lf1508.h: 2849: };
[; ;pic16lf1508.h: 2850: } SPBRGHbits_t;
[; ;pic16lf1508.h: 2851: extern volatile SPBRGHbits_t SPBRGHbits @ 0x19C;
[; ;pic16lf1508.h: 2860: extern volatile unsigned char RCSTA @ 0x19D;
"2862
[; ;pic16lf1508.h: 2862: asm("RCSTA equ 019Dh");
[; <" RCSTA equ 019Dh ;# ">
[; ;pic16lf1508.h: 2865: typedef union {
[; ;pic16lf1508.h: 2866: struct {
[; ;pic16lf1508.h: 2867: unsigned RX9D :1;
[; ;pic16lf1508.h: 2868: unsigned OERR :1;
[; ;pic16lf1508.h: 2869: unsigned FERR :1;
[; ;pic16lf1508.h: 2870: unsigned ADDEN :1;
[; ;pic16lf1508.h: 2871: unsigned CREN :1;
[; ;pic16lf1508.h: 2872: unsigned SREN :1;
[; ;pic16lf1508.h: 2873: unsigned RX9 :1;
[; ;pic16lf1508.h: 2874: unsigned SPEN :1;
[; ;pic16lf1508.h: 2875: };
[; ;pic16lf1508.h: 2876: } RCSTAbits_t;
[; ;pic16lf1508.h: 2877: extern volatile RCSTAbits_t RCSTAbits @ 0x19D;
[; ;pic16lf1508.h: 2921: extern volatile unsigned char TXSTA @ 0x19E;
"2923
[; ;pic16lf1508.h: 2923: asm("TXSTA equ 019Eh");
[; <" TXSTA equ 019Eh ;# ">
[; ;pic16lf1508.h: 2926: typedef union {
[; ;pic16lf1508.h: 2927: struct {
[; ;pic16lf1508.h: 2928: unsigned TX9D :1;
[; ;pic16lf1508.h: 2929: unsigned TRMT :1;
[; ;pic16lf1508.h: 2930: unsigned BRGH :1;
[; ;pic16lf1508.h: 2931: unsigned SENDB :1;
[; ;pic16lf1508.h: 2932: unsigned SYNC :1;
[; ;pic16lf1508.h: 2933: unsigned TXEN :1;
[; ;pic16lf1508.h: 2934: unsigned TX9 :1;
[; ;pic16lf1508.h: 2935: unsigned CSRC :1;
[; ;pic16lf1508.h: 2936: };
[; ;pic16lf1508.h: 2937: } TXSTAbits_t;
[; ;pic16lf1508.h: 2938: extern volatile TXSTAbits_t TXSTAbits @ 0x19E;
[; ;pic16lf1508.h: 2982: extern volatile unsigned char BAUDCON @ 0x19F;
"2984
[; ;pic16lf1508.h: 2984: asm("BAUDCON equ 019Fh");
[; <" BAUDCON equ 019Fh ;# ">
[; ;pic16lf1508.h: 2987: typedef union {
[; ;pic16lf1508.h: 2988: struct {
[; ;pic16lf1508.h: 2989: unsigned ABDEN :1;
[; ;pic16lf1508.h: 2990: unsigned WUE :1;
[; ;pic16lf1508.h: 2991: unsigned :1;
[; ;pic16lf1508.h: 2992: unsigned BRG16 :1;
[; ;pic16lf1508.h: 2993: unsigned SCKP :1;
[; ;pic16lf1508.h: 2994: unsigned :1;
[; ;pic16lf1508.h: 2995: unsigned RCIDL :1;
[; ;pic16lf1508.h: 2996: unsigned ABDOVF :1;
[; ;pic16lf1508.h: 2997: };
[; ;pic16lf1508.h: 2998: } BAUDCONbits_t;
[; ;pic16lf1508.h: 2999: extern volatile BAUDCONbits_t BAUDCONbits @ 0x19F;
[; ;pic16lf1508.h: 3033: extern volatile unsigned char WPUA @ 0x20C;
"3035
[; ;pic16lf1508.h: 3035: asm("WPUA equ 020Ch");
[; <" WPUA equ 020Ch ;# ">
[; ;pic16lf1508.h: 3038: typedef union {
[; ;pic16lf1508.h: 3039: struct {
[; ;pic16lf1508.h: 3040: unsigned WPUA0 :1;
[; ;pic16lf1508.h: 3041: unsigned WPUA1 :1;
[; ;pic16lf1508.h: 3042: unsigned WPUA2 :1;
[; ;pic16lf1508.h: 3043: unsigned WPUA3 :1;
[; ;pic16lf1508.h: 3044: unsigned WPUA4 :1;
[; ;pic16lf1508.h: 3045: unsigned WPUA5 :1;
[; ;pic16lf1508.h: 3046: };
[; ;pic16lf1508.h: 3047: struct {
[; ;pic16lf1508.h: 3048: unsigned WPUA :6;
[; ;pic16lf1508.h: 3049: };
[; ;pic16lf1508.h: 3050: } WPUAbits_t;
[; ;pic16lf1508.h: 3051: extern volatile WPUAbits_t WPUAbits @ 0x20C;
[; ;pic16lf1508.h: 3090: extern volatile unsigned char WPUB @ 0x20D;
"3092
[; ;pic16lf1508.h: 3092: asm("WPUB equ 020Dh");
[; <" WPUB equ 020Dh ;# ">
[; ;pic16lf1508.h: 3095: typedef union {
[; ;pic16lf1508.h: 3096: struct {
[; ;pic16lf1508.h: 3097: unsigned :4;
[; ;pic16lf1508.h: 3098: unsigned WPUB4 :1;
[; ;pic16lf1508.h: 3099: unsigned WPUB5 :1;
[; ;pic16lf1508.h: 3100: unsigned WPUB6 :1;
[; ;pic16lf1508.h: 3101: unsigned WPUB7 :1;
[; ;pic16lf1508.h: 3102: };
[; ;pic16lf1508.h: 3103: struct {
[; ;pic16lf1508.h: 3104: unsigned :4;
[; ;pic16lf1508.h: 3105: unsigned WPUB :4;
[; ;pic16lf1508.h: 3106: };
[; ;pic16lf1508.h: 3107: } WPUBbits_t;
[; ;pic16lf1508.h: 3108: extern volatile WPUBbits_t WPUBbits @ 0x20D;
[; ;pic16lf1508.h: 3137: extern volatile unsigned char SSP1BUF @ 0x211;
"3139
[; ;pic16lf1508.h: 3139: asm("SSP1BUF equ 0211h");
[; <" SSP1BUF equ 0211h ;# ">
[; ;pic16lf1508.h: 3142: extern volatile unsigned char SSPBUF @ 0x211;
"3144
[; ;pic16lf1508.h: 3144: asm("SSPBUF equ 0211h");
[; <" SSPBUF equ 0211h ;# ">
[; ;pic16lf1508.h: 3147: typedef union {
[; ;pic16lf1508.h: 3148: struct {
[; ;pic16lf1508.h: 3149: unsigned SSPBUF :8;
[; ;pic16lf1508.h: 3150: };
[; ;pic16lf1508.h: 3151: } SSP1BUFbits_t;
[; ;pic16lf1508.h: 3152: extern volatile SSP1BUFbits_t SSP1BUFbits @ 0x211;
[; ;pic16lf1508.h: 3160: typedef union {
[; ;pic16lf1508.h: 3161: struct {
[; ;pic16lf1508.h: 3162: unsigned SSPBUF :8;
[; ;pic16lf1508.h: 3163: };
[; ;pic16lf1508.h: 3164: } SSPBUFbits_t;
[; ;pic16lf1508.h: 3165: extern volatile SSPBUFbits_t SSPBUFbits @ 0x211;
[; ;pic16lf1508.h: 3174: extern volatile unsigned char SSP1ADD @ 0x212;
"3176
[; ;pic16lf1508.h: 3176: asm("SSP1ADD equ 0212h");
[; <" SSP1ADD equ 0212h ;# ">
[; ;pic16lf1508.h: 3179: extern volatile unsigned char SSPADD @ 0x212;
"3181
[; ;pic16lf1508.h: 3181: asm("SSPADD equ 0212h");
[; <" SSPADD equ 0212h ;# ">
[; ;pic16lf1508.h: 3184: typedef union {
[; ;pic16lf1508.h: 3185: struct {
[; ;pic16lf1508.h: 3186: unsigned ADD :8;
[; ;pic16lf1508.h: 3187: };
[; ;pic16lf1508.h: 3188: } SSP1ADDbits_t;
[; ;pic16lf1508.h: 3189: extern volatile SSP1ADDbits_t SSP1ADDbits @ 0x212;
[; ;pic16lf1508.h: 3197: typedef union {
[; ;pic16lf1508.h: 3198: struct {
[; ;pic16lf1508.h: 3199: unsigned ADD :8;
[; ;pic16lf1508.h: 3200: };
[; ;pic16lf1508.h: 3201: } SSPADDbits_t;
[; ;pic16lf1508.h: 3202: extern volatile SSPADDbits_t SSPADDbits @ 0x212;
[; ;pic16lf1508.h: 3211: extern volatile unsigned char SSP1MSK @ 0x213;
"3213
[; ;pic16lf1508.h: 3213: asm("SSP1MSK equ 0213h");
[; <" SSP1MSK equ 0213h ;# ">
[; ;pic16lf1508.h: 3216: extern volatile unsigned char SSPMSK @ 0x213;
"3218
[; ;pic16lf1508.h: 3218: asm("SSPMSK equ 0213h");
[; <" SSPMSK equ 0213h ;# ">
[; ;pic16lf1508.h: 3221: typedef union {
[; ;pic16lf1508.h: 3222: struct {
[; ;pic16lf1508.h: 3223: unsigned MSK :8;
[; ;pic16lf1508.h: 3224: };
[; ;pic16lf1508.h: 3225: } SSP1MSKbits_t;
[; ;pic16lf1508.h: 3226: extern volatile SSP1MSKbits_t SSP1MSKbits @ 0x213;
[; ;pic16lf1508.h: 3234: typedef union {
[; ;pic16lf1508.h: 3235: struct {
[; ;pic16lf1508.h: 3236: unsigned MSK :8;
[; ;pic16lf1508.h: 3237: };
[; ;pic16lf1508.h: 3238: } SSPMSKbits_t;
[; ;pic16lf1508.h: 3239: extern volatile SSPMSKbits_t SSPMSKbits @ 0x213;
[; ;pic16lf1508.h: 3248: extern volatile unsigned char SSP1STAT @ 0x214;
"3250
[; ;pic16lf1508.h: 3250: asm("SSP1STAT equ 0214h");
[; <" SSP1STAT equ 0214h ;# ">
[; ;pic16lf1508.h: 3253: extern volatile unsigned char SSPSTAT @ 0x214;
"3255
[; ;pic16lf1508.h: 3255: asm("SSPSTAT equ 0214h");
[; <" SSPSTAT equ 0214h ;# ">
[; ;pic16lf1508.h: 3258: typedef union {
[; ;pic16lf1508.h: 3259: struct {
[; ;pic16lf1508.h: 3260: unsigned BF :1;
[; ;pic16lf1508.h: 3261: unsigned UA :1;
[; ;pic16lf1508.h: 3262: unsigned R_nW :1;
[; ;pic16lf1508.h: 3263: unsigned S :1;
[; ;pic16lf1508.h: 3264: unsigned P :1;
[; ;pic16lf1508.h: 3265: unsigned D_nA :1;
[; ;pic16lf1508.h: 3266: unsigned CKE :1;
[; ;pic16lf1508.h: 3267: unsigned SMP :1;
[; ;pic16lf1508.h: 3268: };
[; ;pic16lf1508.h: 3269: } SSP1STATbits_t;
[; ;pic16lf1508.h: 3270: extern volatile SSP1STATbits_t SSP1STATbits @ 0x214;
[; ;pic16lf1508.h: 3313: typedef union {
[; ;pic16lf1508.h: 3314: struct {
[; ;pic16lf1508.h: 3315: unsigned BF :1;
[; ;pic16lf1508.h: 3316: unsigned UA :1;
[; ;pic16lf1508.h: 3317: unsigned R_nW :1;
[; ;pic16lf1508.h: 3318: unsigned S :1;
[; ;pic16lf1508.h: 3319: unsigned P :1;
[; ;pic16lf1508.h: 3320: unsigned D_nA :1;
[; ;pic16lf1508.h: 3321: unsigned CKE :1;
[; ;pic16lf1508.h: 3322: unsigned SMP :1;
[; ;pic16lf1508.h: 3323: };
[; ;pic16lf1508.h: 3324: } SSPSTATbits_t;
[; ;pic16lf1508.h: 3325: extern volatile SSPSTATbits_t SSPSTATbits @ 0x214;
[; ;pic16lf1508.h: 3369: extern volatile unsigned char SSP1CON1 @ 0x215;
"3371
[; ;pic16lf1508.h: 3371: asm("SSP1CON1 equ 0215h");
[; <" SSP1CON1 equ 0215h ;# ">
[; ;pic16lf1508.h: 3374: extern volatile unsigned char SSPCON @ 0x215;
"3376
[; ;pic16lf1508.h: 3376: asm("SSPCON equ 0215h");
[; <" SSPCON equ 0215h ;# ">
[; ;pic16lf1508.h: 3378: extern volatile unsigned char SSPCON1 @ 0x215;
"3380
[; ;pic16lf1508.h: 3380: asm("SSPCON1 equ 0215h");
[; <" SSPCON1 equ 0215h ;# ">
[; ;pic16lf1508.h: 3383: typedef union {
[; ;pic16lf1508.h: 3384: struct {
[; ;pic16lf1508.h: 3385: unsigned SSPM0 :1;
[; ;pic16lf1508.h: 3386: unsigned SSPM1 :1;
[; ;pic16lf1508.h: 3387: unsigned SSPM2 :1;
[; ;pic16lf1508.h: 3388: unsigned SSPM3 :1;
[; ;pic16lf1508.h: 3389: unsigned CKP :1;
[; ;pic16lf1508.h: 3390: unsigned SSPEN :1;
[; ;pic16lf1508.h: 3391: unsigned SSPOV :1;
[; ;pic16lf1508.h: 3392: unsigned WCOL :1;
[; ;pic16lf1508.h: 3393: };
[; ;pic16lf1508.h: 3394: struct {
[; ;pic16lf1508.h: 3395: unsigned SSPM :4;
[; ;pic16lf1508.h: 3396: };
[; ;pic16lf1508.h: 3397: } SSP1CON1bits_t;
[; ;pic16lf1508.h: 3398: extern volatile SSP1CON1bits_t SSP1CON1bits @ 0x215;
[; ;pic16lf1508.h: 3446: typedef union {
[; ;pic16lf1508.h: 3447: struct {
[; ;pic16lf1508.h: 3448: unsigned SSPM0 :1;
[; ;pic16lf1508.h: 3449: unsigned SSPM1 :1;
[; ;pic16lf1508.h: 3450: unsigned SSPM2 :1;
[; ;pic16lf1508.h: 3451: unsigned SSPM3 :1;
[; ;pic16lf1508.h: 3452: unsigned CKP :1;
[; ;pic16lf1508.h: 3453: unsigned SSPEN :1;
[; ;pic16lf1508.h: 3454: unsigned SSPOV :1;
[; ;pic16lf1508.h: 3455: unsigned WCOL :1;
[; ;pic16lf1508.h: 3456: };
[; ;pic16lf1508.h: 3457: struct {
[; ;pic16lf1508.h: 3458: unsigned SSPM :4;
[; ;pic16lf1508.h: 3459: };
[; ;pic16lf1508.h: 3460: } SSPCONbits_t;
[; ;pic16lf1508.h: 3461: extern volatile SSPCONbits_t SSPCONbits @ 0x215;
[; ;pic16lf1508.h: 3508: typedef union {
[; ;pic16lf1508.h: 3509: struct {
[; ;pic16lf1508.h: 3510: unsigned SSPM0 :1;
[; ;pic16lf1508.h: 3511: unsigned SSPM1 :1;
[; ;pic16lf1508.h: 3512: unsigned SSPM2 :1;
[; ;pic16lf1508.h: 3513: unsigned SSPM3 :1;
[; ;pic16lf1508.h: 3514: unsigned CKP :1;
[; ;pic16lf1508.h: 3515: unsigned SSPEN :1;
[; ;pic16lf1508.h: 3516: unsigned SSPOV :1;
[; ;pic16lf1508.h: 3517: unsigned WCOL :1;
[; ;pic16lf1508.h: 3518: };
[; ;pic16lf1508.h: 3519: struct {
[; ;pic16lf1508.h: 3520: unsigned SSPM :4;
[; ;pic16lf1508.h: 3521: };
[; ;pic16lf1508.h: 3522: } SSPCON1bits_t;
[; ;pic16lf1508.h: 3523: extern volatile SSPCON1bits_t SSPCON1bits @ 0x215;
[; ;pic16lf1508.h: 3572: extern volatile unsigned char SSP1CON2 @ 0x216;
"3574
[; ;pic16lf1508.h: 3574: asm("SSP1CON2 equ 0216h");
[; <" SSP1CON2 equ 0216h ;# ">
[; ;pic16lf1508.h: 3577: extern volatile unsigned char SSPCON2 @ 0x216;
"3579
[; ;pic16lf1508.h: 3579: asm("SSPCON2 equ 0216h");
[; <" SSPCON2 equ 0216h ;# ">
[; ;pic16lf1508.h: 3582: typedef union {
[; ;pic16lf1508.h: 3583: struct {
[; ;pic16lf1508.h: 3584: unsigned SEN :1;
[; ;pic16lf1508.h: 3585: unsigned RSEN :1;
[; ;pic16lf1508.h: 3586: unsigned PEN :1;
[; ;pic16lf1508.h: 3587: unsigned RCEN :1;
[; ;pic16lf1508.h: 3588: unsigned ACKEN :1;
[; ;pic16lf1508.h: 3589: unsigned ACKDT :1;
[; ;pic16lf1508.h: 3590: unsigned ACKSTAT :1;
[; ;pic16lf1508.h: 3591: unsigned GCEN :1;
[; ;pic16lf1508.h: 3592: };
[; ;pic16lf1508.h: 3593: } SSP1CON2bits_t;
[; ;pic16lf1508.h: 3594: extern volatile SSP1CON2bits_t SSP1CON2bits @ 0x216;
[; ;pic16lf1508.h: 3637: typedef union {
[; ;pic16lf1508.h: 3638: struct {
[; ;pic16lf1508.h: 3639: unsigned SEN :1;
[; ;pic16lf1508.h: 3640: unsigned RSEN :1;
[; ;pic16lf1508.h: 3641: unsigned PEN :1;
[; ;pic16lf1508.h: 3642: unsigned RCEN :1;
[; ;pic16lf1508.h: 3643: unsigned ACKEN :1;
[; ;pic16lf1508.h: 3644: unsigned ACKDT :1;
[; ;pic16lf1508.h: 3645: unsigned ACKSTAT :1;
[; ;pic16lf1508.h: 3646: unsigned GCEN :1;
[; ;pic16lf1508.h: 3647: };
[; ;pic16lf1508.h: 3648: } SSPCON2bits_t;
[; ;pic16lf1508.h: 3649: extern volatile SSPCON2bits_t SSPCON2bits @ 0x216;
[; ;pic16lf1508.h: 3693: extern volatile unsigned char SSP1CON3 @ 0x217;
"3695
[; ;pic16lf1508.h: 3695: asm("SSP1CON3 equ 0217h");
[; <" SSP1CON3 equ 0217h ;# ">
[; ;pic16lf1508.h: 3698: extern volatile unsigned char SSPCON3 @ 0x217;
"3700
[; ;pic16lf1508.h: 3700: asm("SSPCON3 equ 0217h");
[; <" SSPCON3 equ 0217h ;# ">
[; ;pic16lf1508.h: 3703: typedef union {
[; ;pic16lf1508.h: 3704: struct {
[; ;pic16lf1508.h: 3705: unsigned DHEN :1;
[; ;pic16lf1508.h: 3706: unsigned AHEN :1;
[; ;pic16lf1508.h: 3707: unsigned SBCDE :1;
[; ;pic16lf1508.h: 3708: unsigned SDAHT :1;
[; ;pic16lf1508.h: 3709: unsigned BOEN :1;
[; ;pic16lf1508.h: 3710: unsigned SCIE :1;
[; ;pic16lf1508.h: 3711: unsigned PCIE :1;
[; ;pic16lf1508.h: 3712: unsigned ACKTIM :1;
[; ;pic16lf1508.h: 3713: };
[; ;pic16lf1508.h: 3714: } SSP1CON3bits_t;
[; ;pic16lf1508.h: 3715: extern volatile SSP1CON3bits_t SSP1CON3bits @ 0x217;
[; ;pic16lf1508.h: 3758: typedef union {
[; ;pic16lf1508.h: 3759: struct {
[; ;pic16lf1508.h: 3760: unsigned DHEN :1;
[; ;pic16lf1508.h: 3761: unsigned AHEN :1;
[; ;pic16lf1508.h: 3762: unsigned SBCDE :1;
[; ;pic16lf1508.h: 3763: unsigned SDAHT :1;
[; ;pic16lf1508.h: 3764: unsigned BOEN :1;
[; ;pic16lf1508.h: 3765: unsigned SCIE :1;
[; ;pic16lf1508.h: 3766: unsigned PCIE :1;
[; ;pic16lf1508.h: 3767: unsigned ACKTIM :1;
[; ;pic16lf1508.h: 3768: };
[; ;pic16lf1508.h: 3769: } SSPCON3bits_t;
[; ;pic16lf1508.h: 3770: extern volatile SSPCON3bits_t SSPCON3bits @ 0x217;
[; ;pic16lf1508.h: 3814: extern volatile unsigned char IOCAP @ 0x391;
"3816
[; ;pic16lf1508.h: 3816: asm("IOCAP equ 0391h");
[; <" IOCAP equ 0391h ;# ">
[; ;pic16lf1508.h: 3819: typedef union {
[; ;pic16lf1508.h: 3820: struct {
[; ;pic16lf1508.h: 3821: unsigned IOCAP0 :1;
[; ;pic16lf1508.h: 3822: unsigned IOCAP1 :1;
[; ;pic16lf1508.h: 3823: unsigned IOCAP2 :1;
[; ;pic16lf1508.h: 3824: unsigned IOCAP3 :1;
[; ;pic16lf1508.h: 3825: unsigned IOCAP4 :1;
[; ;pic16lf1508.h: 3826: unsigned IOCAP5 :1;
[; ;pic16lf1508.h: 3827: };
[; ;pic16lf1508.h: 3828: struct {
[; ;pic16lf1508.h: 3829: unsigned IOCAP :6;
[; ;pic16lf1508.h: 3830: };
[; ;pic16lf1508.h: 3831: } IOCAPbits_t;
[; ;pic16lf1508.h: 3832: extern volatile IOCAPbits_t IOCAPbits @ 0x391;
[; ;pic16lf1508.h: 3871: extern volatile unsigned char IOCAN @ 0x392;
"3873
[; ;pic16lf1508.h: 3873: asm("IOCAN equ 0392h");
[; <" IOCAN equ 0392h ;# ">
[; ;pic16lf1508.h: 3876: typedef union {
[; ;pic16lf1508.h: 3877: struct {
[; ;pic16lf1508.h: 3878: unsigned IOCAN0 :1;
[; ;pic16lf1508.h: 3879: unsigned IOCAN1 :1;
[; ;pic16lf1508.h: 3880: unsigned IOCAN2 :1;
[; ;pic16lf1508.h: 3881: unsigned IOCAN3 :1;
[; ;pic16lf1508.h: 3882: unsigned IOCAN4 :1;
[; ;pic16lf1508.h: 3883: unsigned IOCAN5 :1;
[; ;pic16lf1508.h: 3884: };
[; ;pic16lf1508.h: 3885: struct {
[; ;pic16lf1508.h: 3886: unsigned IOCAN :6;
[; ;pic16lf1508.h: 3887: };
[; ;pic16lf1508.h: 3888: } IOCANbits_t;
[; ;pic16lf1508.h: 3889: extern volatile IOCANbits_t IOCANbits @ 0x392;
[; ;pic16lf1508.h: 3928: extern volatile unsigned char IOCAF @ 0x393;
"3930
[; ;pic16lf1508.h: 3930: asm("IOCAF equ 0393h");
[; <" IOCAF equ 0393h ;# ">
[; ;pic16lf1508.h: 3933: typedef union {
[; ;pic16lf1508.h: 3934: struct {
[; ;pic16lf1508.h: 3935: unsigned IOCAF0 :1;
[; ;pic16lf1508.h: 3936: unsigned IOCAF1 :1;
[; ;pic16lf1508.h: 3937: unsigned IOCAF2 :1;
[; ;pic16lf1508.h: 3938: unsigned IOCAF3 :1;
[; ;pic16lf1508.h: 3939: unsigned IOCAF4 :1;
[; ;pic16lf1508.h: 3940: unsigned IOCAF5 :1;
[; ;pic16lf1508.h: 3941: };
[; ;pic16lf1508.h: 3942: struct {
[; ;pic16lf1508.h: 3943: unsigned IOCAF :6;
[; ;pic16lf1508.h: 3944: };
[; ;pic16lf1508.h: 3945: } IOCAFbits_t;
[; ;pic16lf1508.h: 3946: extern volatile IOCAFbits_t IOCAFbits @ 0x393;
[; ;pic16lf1508.h: 3985: extern volatile unsigned char IOCBP @ 0x394;
"3987
[; ;pic16lf1508.h: 3987: asm("IOCBP equ 0394h");
[; <" IOCBP equ 0394h ;# ">
[; ;pic16lf1508.h: 3990: typedef union {
[; ;pic16lf1508.h: 3991: struct {
[; ;pic16lf1508.h: 3992: unsigned :4;
[; ;pic16lf1508.h: 3993: unsigned IOCBP4 :1;
[; ;pic16lf1508.h: 3994: unsigned IOCBP5 :1;
[; ;pic16lf1508.h: 3995: unsigned IOCBP6 :1;
[; ;pic16lf1508.h: 3996: unsigned IOCBP7 :1;
[; ;pic16lf1508.h: 3997: };
[; ;pic16lf1508.h: 3998: struct {
[; ;pic16lf1508.h: 3999: unsigned :4;
[; ;pic16lf1508.h: 4000: unsigned IOCBP :4;
[; ;pic16lf1508.h: 4001: };
[; ;pic16lf1508.h: 4002: } IOCBPbits_t;
[; ;pic16lf1508.h: 4003: extern volatile IOCBPbits_t IOCBPbits @ 0x394;
[; ;pic16lf1508.h: 4032: extern volatile unsigned char IOCBN @ 0x395;
"4034
[; ;pic16lf1508.h: 4034: asm("IOCBN equ 0395h");
[; <" IOCBN equ 0395h ;# ">
[; ;pic16lf1508.h: 4037: typedef union {
[; ;pic16lf1508.h: 4038: struct {
[; ;pic16lf1508.h: 4039: unsigned :4;
[; ;pic16lf1508.h: 4040: unsigned IOCBN4 :1;
[; ;pic16lf1508.h: 4041: unsigned IOCBN5 :1;
[; ;pic16lf1508.h: 4042: unsigned IOCBN6 :1;
[; ;pic16lf1508.h: 4043: unsigned IOCBN7 :1;
[; ;pic16lf1508.h: 4044: };
[; ;pic16lf1508.h: 4045: struct {
[; ;pic16lf1508.h: 4046: unsigned :4;
[; ;pic16lf1508.h: 4047: unsigned IOCBN :4;
[; ;pic16lf1508.h: 4048: };
[; ;pic16lf1508.h: 4049: } IOCBNbits_t;
[; ;pic16lf1508.h: 4050: extern volatile IOCBNbits_t IOCBNbits @ 0x395;
[; ;pic16lf1508.h: 4079: extern volatile unsigned char IOCBF @ 0x396;
"4081
[; ;pic16lf1508.h: 4081: asm("IOCBF equ 0396h");
[; <" IOCBF equ 0396h ;# ">
[; ;pic16lf1508.h: 4084: typedef union {
[; ;pic16lf1508.h: 4085: struct {
[; ;pic16lf1508.h: 4086: unsigned :4;
[; ;pic16lf1508.h: 4087: unsigned IOCBF4 :1;
[; ;pic16lf1508.h: 4088: unsigned IOCBF5 :1;
[; ;pic16lf1508.h: 4089: unsigned IOCBF6 :1;
[; ;pic16lf1508.h: 4090: unsigned IOCBF7 :1;
[; ;pic16lf1508.h: 4091: };
[; ;pic16lf1508.h: 4092: struct {
[; ;pic16lf1508.h: 4093: unsigned :4;
[; ;pic16lf1508.h: 4094: unsigned IOCBF :4;
[; ;pic16lf1508.h: 4095: };
[; ;pic16lf1508.h: 4096: } IOCBFbits_t;
[; ;pic16lf1508.h: 4097: extern volatile IOCBFbits_t IOCBFbits @ 0x396;
[; ;pic16lf1508.h: 4127: extern volatile unsigned short long NCO1ACC @ 0x498;
"4130
[; ;pic16lf1508.h: 4130: asm("NCO1ACC equ 0498h");
[; <" NCO1ACC equ 0498h ;# ">
[; ;pic16lf1508.h: 4134: extern volatile unsigned char NCO1ACCL @ 0x498;
"4136
[; ;pic16lf1508.h: 4136: asm("NCO1ACCL equ 0498h");
[; <" NCO1ACCL equ 0498h ;# ">
[; ;pic16lf1508.h: 4139: typedef union {
[; ;pic16lf1508.h: 4140: struct {
[; ;pic16lf1508.h: 4141: unsigned NCO1ACC0 :1;
[; ;pic16lf1508.h: 4142: unsigned NCO1ACC1 :1;
[; ;pic16lf1508.h: 4143: unsigned NCO1ACC2 :1;
[; ;pic16lf1508.h: 4144: unsigned NCO1ACC3 :1;
[; ;pic16lf1508.h: 4145: unsigned NCO1ACC4 :1;
[; ;pic16lf1508.h: 4146: unsigned NCO1ACC5 :1;
[; ;pic16lf1508.h: 4147: unsigned NCO1ACC6 :1;
[; ;pic16lf1508.h: 4148: unsigned NCO1ACC7 :1;
[; ;pic16lf1508.h: 4149: };
[; ;pic16lf1508.h: 4150: } NCO1ACCLbits_t;
[; ;pic16lf1508.h: 4151: extern volatile NCO1ACCLbits_t NCO1ACCLbits @ 0x498;
[; ;pic16lf1508.h: 4195: extern volatile unsigned char NCO1ACCH @ 0x499;
"4197
[; ;pic16lf1508.h: 4197: asm("NCO1ACCH equ 0499h");
[; <" NCO1ACCH equ 0499h ;# ">
[; ;pic16lf1508.h: 4200: typedef union {
[; ;pic16lf1508.h: 4201: struct {
[; ;pic16lf1508.h: 4202: unsigned NCO1ACC8 :1;
[; ;pic16lf1508.h: 4203: unsigned NCO1ACC9 :1;
[; ;pic16lf1508.h: 4204: unsigned NCO1ACC10 :1;
[; ;pic16lf1508.h: 4205: unsigned NCO1ACC11 :1;
[; ;pic16lf1508.h: 4206: unsigned NCO1ACC12 :1;
[; ;pic16lf1508.h: 4207: unsigned NCO1ACC13 :1;
[; ;pic16lf1508.h: 4208: unsigned NCO1ACC14 :1;
[; ;pic16lf1508.h: 4209: unsigned NCO1ACC15 :1;
[; ;pic16lf1508.h: 4210: };
[; ;pic16lf1508.h: 4211: } NCO1ACCHbits_t;
[; ;pic16lf1508.h: 4212: extern volatile NCO1ACCHbits_t NCO1ACCHbits @ 0x499;
[; ;pic16lf1508.h: 4256: extern volatile unsigned char NCO1ACCU @ 0x49A;
"4258
[; ;pic16lf1508.h: 4258: asm("NCO1ACCU equ 049Ah");
[; <" NCO1ACCU equ 049Ah ;# ">
[; ;pic16lf1508.h: 4261: typedef union {
[; ;pic16lf1508.h: 4262: struct {
[; ;pic16lf1508.h: 4263: unsigned NCO1ACC16 :1;
[; ;pic16lf1508.h: 4264: unsigned NCO1ACC17 :1;
[; ;pic16lf1508.h: 4265: unsigned NCO1ACC18 :1;
[; ;pic16lf1508.h: 4266: unsigned NCO1ACC19 :1;
[; ;pic16lf1508.h: 4267: };
[; ;pic16lf1508.h: 4268: } NCO1ACCUbits_t;
[; ;pic16lf1508.h: 4269: extern volatile NCO1ACCUbits_t NCO1ACCUbits @ 0x49A;
[; ;pic16lf1508.h: 4294: extern volatile unsigned short long NCO1INC @ 0x49B;
"4297
[; ;pic16lf1508.h: 4297: asm("NCO1INC equ 049Bh");
[; <" NCO1INC equ 049Bh ;# ">
[; ;pic16lf1508.h: 4301: extern volatile unsigned char NCO1INCL @ 0x49B;
"4303
[; ;pic16lf1508.h: 4303: asm("NCO1INCL equ 049Bh");
[; <" NCO1INCL equ 049Bh ;# ">
[; ;pic16lf1508.h: 4306: typedef union {
[; ;pic16lf1508.h: 4307: struct {
[; ;pic16lf1508.h: 4308: unsigned NCO1INC0 :1;
[; ;pic16lf1508.h: 4309: unsigned NCO1INC1 :1;
[; ;pic16lf1508.h: 4310: unsigned NCO1INC2 :1;
[; ;pic16lf1508.h: 4311: unsigned NCO1INC3 :1;
[; ;pic16lf1508.h: 4312: unsigned NCO1INC4 :1;
[; ;pic16lf1508.h: 4313: unsigned NCO1INC5 :1;
[; ;pic16lf1508.h: 4314: unsigned NCO1INC6 :1;
[; ;pic16lf1508.h: 4315: unsigned NCO1INC7 :1;
[; ;pic16lf1508.h: 4316: };
[; ;pic16lf1508.h: 4317: } NCO1INCLbits_t;
[; ;pic16lf1508.h: 4318: extern volatile NCO1INCLbits_t NCO1INCLbits @ 0x49B;
[; ;pic16lf1508.h: 4362: extern volatile unsigned char NCO1INCH @ 0x49C;
"4364
[; ;pic16lf1508.h: 4364: asm("NCO1INCH equ 049Ch");
[; <" NCO1INCH equ 049Ch ;# ">
[; ;pic16lf1508.h: 4367: typedef union {
[; ;pic16lf1508.h: 4368: struct {
[; ;pic16lf1508.h: 4369: unsigned NCO1INC8 :1;
[; ;pic16lf1508.h: 4370: unsigned NCO1INC9 :1;
[; ;pic16lf1508.h: 4371: unsigned NCO1INC10 :1;
[; ;pic16lf1508.h: 4372: unsigned NCO1INC11 :1;
[; ;pic16lf1508.h: 4373: unsigned NCO1INC12 :1;
[; ;pic16lf1508.h: 4374: unsigned NCO1INC13 :1;
[; ;pic16lf1508.h: 4375: unsigned NCO1INC14 :1;
[; ;pic16lf1508.h: 4376: unsigned NCO1INC15 :1;
[; ;pic16lf1508.h: 4377: };
[; ;pic16lf1508.h: 4378: } NCO1INCHbits_t;
[; ;pic16lf1508.h: 4379: extern volatile NCO1INCHbits_t NCO1INCHbits @ 0x49C;
[; ;pic16lf1508.h: 4423: extern volatile unsigned char NCO1INCU @ 0x49D;
"4425
[; ;pic16lf1508.h: 4425: asm("NCO1INCU equ 049Dh");
[; <" NCO1INCU equ 049Dh ;# ">
[; ;pic16lf1508.h: 4429: extern volatile unsigned char NCO1CON @ 0x49E;
"4431
[; ;pic16lf1508.h: 4431: asm("NCO1CON equ 049Eh");
[; <" NCO1CON equ 049Eh ;# ">
[; ;pic16lf1508.h: 4434: typedef union {
[; ;pic16lf1508.h: 4435: struct {
[; ;pic16lf1508.h: 4436: unsigned N1PFM :1;
[; ;pic16lf1508.h: 4437: unsigned :3;
[; ;pic16lf1508.h: 4438: unsigned N1POL :1;
[; ;pic16lf1508.h: 4439: unsigned N1OUT :1;
[; ;pic16lf1508.h: 4440: unsigned N1OE :1;
[; ;pic16lf1508.h: 4441: unsigned N1EN :1;
[; ;pic16lf1508.h: 4442: };
[; ;pic16lf1508.h: 4443: } NCO1CONbits_t;
[; ;pic16lf1508.h: 4444: extern volatile NCO1CONbits_t NCO1CONbits @ 0x49E;
[; ;pic16lf1508.h: 4473: extern volatile unsigned char NCO1CLK @ 0x49F;
"4475
[; ;pic16lf1508.h: 4475: asm("NCO1CLK equ 049Fh");
[; <" NCO1CLK equ 049Fh ;# ">
[; ;pic16lf1508.h: 4478: typedef union {
[; ;pic16lf1508.h: 4479: struct {
[; ;pic16lf1508.h: 4480: unsigned N1CKS :4;
[; ;pic16lf1508.h: 4481: unsigned :1;
[; ;pic16lf1508.h: 4482: unsigned N1PWS :3;
[; ;pic16lf1508.h: 4483: };
[; ;pic16lf1508.h: 4484: struct {
[; ;pic16lf1508.h: 4485: unsigned N1CKS0 :1;
[; ;pic16lf1508.h: 4486: unsigned N1CKS1 :1;
[; ;pic16lf1508.h: 4487: unsigned :3;
[; ;pic16lf1508.h: 4488: unsigned N1PWS0 :1;
[; ;pic16lf1508.h: 4489: unsigned N1PWS1 :1;
[; ;pic16lf1508.h: 4490: unsigned N1PWS2 :1;
[; ;pic16lf1508.h: 4491: };
[; ;pic16lf1508.h: 4492: } NCO1CLKbits_t;
[; ;pic16lf1508.h: 4493: extern volatile NCO1CLKbits_t NCO1CLKbits @ 0x49F;
[; ;pic16lf1508.h: 4532: extern volatile unsigned char PWM1DCL @ 0x611;
"4534
[; ;pic16lf1508.h: 4534: asm("PWM1DCL equ 0611h");
[; <" PWM1DCL equ 0611h ;# ">
[; ;pic16lf1508.h: 4537: typedef union {
[; ;pic16lf1508.h: 4538: struct {
[; ;pic16lf1508.h: 4539: unsigned :6;
[; ;pic16lf1508.h: 4540: unsigned PWM1DCL :2;
[; ;pic16lf1508.h: 4541: };
[; ;pic16lf1508.h: 4542: struct {
[; ;pic16lf1508.h: 4543: unsigned :6;
[; ;pic16lf1508.h: 4544: unsigned PWM1DCL0 :1;
[; ;pic16lf1508.h: 4545: unsigned PWM1DCL1 :1;
[; ;pic16lf1508.h: 4546: };
[; ;pic16lf1508.h: 4547: } PWM1DCLbits_t;
[; ;pic16lf1508.h: 4548: extern volatile PWM1DCLbits_t PWM1DCLbits @ 0x611;
[; ;pic16lf1508.h: 4567: extern volatile unsigned char PWM1DCH @ 0x612;
"4569
[; ;pic16lf1508.h: 4569: asm("PWM1DCH equ 0612h");
[; <" PWM1DCH equ 0612h ;# ">
[; ;pic16lf1508.h: 4572: typedef union {
[; ;pic16lf1508.h: 4573: struct {
[; ;pic16lf1508.h: 4574: unsigned PWM1DCH :8;
[; ;pic16lf1508.h: 4575: };
[; ;pic16lf1508.h: 4576: struct {
[; ;pic16lf1508.h: 4577: unsigned PWM1DCH0 :1;
[; ;pic16lf1508.h: 4578: unsigned PWM1DCH1 :1;
[; ;pic16lf1508.h: 4579: unsigned PWM1DCH2 :1;
[; ;pic16lf1508.h: 4580: unsigned PWM1DCH3 :1;
[; ;pic16lf1508.h: 4581: unsigned PWM1DCH4 :1;
[; ;pic16lf1508.h: 4582: unsigned PWM1DCH5 :1;
[; ;pic16lf1508.h: 4583: unsigned PWM1DCH6 :1;
[; ;pic16lf1508.h: 4584: unsigned PWM1DCH7 :1;
[; ;pic16lf1508.h: 4585: };
[; ;pic16lf1508.h: 4586: } PWM1DCHbits_t;
[; ;pic16lf1508.h: 4587: extern volatile PWM1DCHbits_t PWM1DCHbits @ 0x612;
[; ;pic16lf1508.h: 4636: extern volatile unsigned char PWM1CON @ 0x613;
"4638
[; ;pic16lf1508.h: 4638: asm("PWM1CON equ 0613h");
[; <" PWM1CON equ 0613h ;# ">
[; ;pic16lf1508.h: 4641: extern volatile unsigned char PWM1CON0 @ 0x613;
"4643
[; ;pic16lf1508.h: 4643: asm("PWM1CON0 equ 0613h");
[; <" PWM1CON0 equ 0613h ;# ">
[; ;pic16lf1508.h: 4646: typedef union {
[; ;pic16lf1508.h: 4647: struct {
[; ;pic16lf1508.h: 4648: unsigned :4;
[; ;pic16lf1508.h: 4649: unsigned PWM1POL :1;
[; ;pic16lf1508.h: 4650: unsigned PWM1OUT :1;
[; ;pic16lf1508.h: 4651: unsigned PWM1OE :1;
[; ;pic16lf1508.h: 4652: unsigned PWM1EN :1;
[; ;pic16lf1508.h: 4653: };
[; ;pic16lf1508.h: 4654: } PWM1CONbits_t;
[; ;pic16lf1508.h: 4655: extern volatile PWM1CONbits_t PWM1CONbits @ 0x613;
[; ;pic16lf1508.h: 4678: typedef union {
[; ;pic16lf1508.h: 4679: struct {
[; ;pic16lf1508.h: 4680: unsigned :4;
[; ;pic16lf1508.h: 4681: unsigned PWM1POL :1;
[; ;pic16lf1508.h: 4682: unsigned PWM1OUT :1;
[; ;pic16lf1508.h: 4683: unsigned PWM1OE :1;
[; ;pic16lf1508.h: 4684: unsigned PWM1EN :1;
[; ;pic16lf1508.h: 4685: };
[; ;pic16lf1508.h: 4686: } PWM1CON0bits_t;
[; ;pic16lf1508.h: 4687: extern volatile PWM1CON0bits_t PWM1CON0bits @ 0x613;
[; ;pic16lf1508.h: 4711: extern volatile unsigned char PWM2DCL @ 0x614;
"4713
[; ;pic16lf1508.h: 4713: asm("PWM2DCL equ 0614h");
[; <" PWM2DCL equ 0614h ;# ">
[; ;pic16lf1508.h: 4716: typedef union {
[; ;pic16lf1508.h: 4717: struct {
[; ;pic16lf1508.h: 4718: unsigned :6;
[; ;pic16lf1508.h: 4719: unsigned PWM2DCL :2;
[; ;pic16lf1508.h: 4720: };
[; ;pic16lf1508.h: 4721: struct {
[; ;pic16lf1508.h: 4722: unsigned :6;
[; ;pic16lf1508.h: 4723: unsigned PWM2DCL0 :1;
[; ;pic16lf1508.h: 4724: unsigned PWM2DCL1 :1;
[; ;pic16lf1508.h: 4725: };
[; ;pic16lf1508.h: 4726: } PWM2DCLbits_t;
[; ;pic16lf1508.h: 4727: extern volatile PWM2DCLbits_t PWM2DCLbits @ 0x614;
[; ;pic16lf1508.h: 4746: extern volatile unsigned char PWM2DCH @ 0x615;
"4748
[; ;pic16lf1508.h: 4748: asm("PWM2DCH equ 0615h");
[; <" PWM2DCH equ 0615h ;# ">
[; ;pic16lf1508.h: 4751: typedef union {
[; ;pic16lf1508.h: 4752: struct {
[; ;pic16lf1508.h: 4753: unsigned PWM2DCH :8;
[; ;pic16lf1508.h: 4754: };
[; ;pic16lf1508.h: 4755: struct {
[; ;pic16lf1508.h: 4756: unsigned PWM2DCH0 :1;
[; ;pic16lf1508.h: 4757: unsigned PWM2DCH1 :1;
[; ;pic16lf1508.h: 4758: unsigned PWM2DCH2 :1;
[; ;pic16lf1508.h: 4759: unsigned PWM2DCH3 :1;
[; ;pic16lf1508.h: 4760: unsigned PWM2DCH4 :1;
[; ;pic16lf1508.h: 4761: unsigned PWM2DCH5 :1;
[; ;pic16lf1508.h: 4762: unsigned PWM2DCH6 :1;
[; ;pic16lf1508.h: 4763: unsigned PWM2DCH7 :1;
[; ;pic16lf1508.h: 4764: };
[; ;pic16lf1508.h: 4765: } PWM2DCHbits_t;
[; ;pic16lf1508.h: 4766: extern volatile PWM2DCHbits_t PWM2DCHbits @ 0x615;
[; ;pic16lf1508.h: 4815: extern volatile unsigned char PWM2CON @ 0x616;
"4817
[; ;pic16lf1508.h: 4817: asm("PWM2CON equ 0616h");
[; <" PWM2CON equ 0616h ;# ">
[; ;pic16lf1508.h: 4820: extern volatile unsigned char PWM2CON0 @ 0x616;
"4822
[; ;pic16lf1508.h: 4822: asm("PWM2CON0 equ 0616h");
[; <" PWM2CON0 equ 0616h ;# ">
[; ;pic16lf1508.h: 4825: typedef union {
[; ;pic16lf1508.h: 4826: struct {
[; ;pic16lf1508.h: 4827: unsigned :4;
[; ;pic16lf1508.h: 4828: unsigned PWM2POL :1;
[; ;pic16lf1508.h: 4829: unsigned PWM2OUT :1;
[; ;pic16lf1508.h: 4830: unsigned PWM2OE :1;
[; ;pic16lf1508.h: 4831: unsigned PWM2EN :1;
[; ;pic16lf1508.h: 4832: };
[; ;pic16lf1508.h: 4833: } PWM2CONbits_t;
[; ;pic16lf1508.h: 4834: extern volatile PWM2CONbits_t PWM2CONbits @ 0x616;
[; ;pic16lf1508.h: 4857: typedef union {
[; ;pic16lf1508.h: 4858: struct {
[; ;pic16lf1508.h: 4859: unsigned :4;
[; ;pic16lf1508.h: 4860: unsigned PWM2POL :1;
[; ;pic16lf1508.h: 4861: unsigned PWM2OUT :1;
[; ;pic16lf1508.h: 4862: unsigned PWM2OE :1;
[; ;pic16lf1508.h: 4863: unsigned PWM2EN :1;
[; ;pic16lf1508.h: 4864: };
[; ;pic16lf1508.h: 4865: } PWM2CON0bits_t;
[; ;pic16lf1508.h: 4866: extern volatile PWM2CON0bits_t PWM2CON0bits @ 0x616;
[; ;pic16lf1508.h: 4890: extern volatile unsigned char PWM3DCL @ 0x617;
"4892
[; ;pic16lf1508.h: 4892: asm("PWM3DCL equ 0617h");
[; <" PWM3DCL equ 0617h ;# ">
[; ;pic16lf1508.h: 4895: typedef union {
[; ;pic16lf1508.h: 4896: struct {
[; ;pic16lf1508.h: 4897: unsigned :6;
[; ;pic16lf1508.h: 4898: unsigned PWM3DCL :2;
[; ;pic16lf1508.h: 4899: };
[; ;pic16lf1508.h: 4900: struct {
[; ;pic16lf1508.h: 4901: unsigned :6;
[; ;pic16lf1508.h: 4902: unsigned PWM3DCL0 :1;
[; ;pic16lf1508.h: 4903: unsigned PWM3DCL1 :1;
[; ;pic16lf1508.h: 4904: };
[; ;pic16lf1508.h: 4905: } PWM3DCLbits_t;
[; ;pic16lf1508.h: 4906: extern volatile PWM3DCLbits_t PWM3DCLbits @ 0x617;
[; ;pic16lf1508.h: 4925: extern volatile unsigned char PWM3DCH @ 0x618;
"4927
[; ;pic16lf1508.h: 4927: asm("PWM3DCH equ 0618h");
[; <" PWM3DCH equ 0618h ;# ">
[; ;pic16lf1508.h: 4930: typedef union {
[; ;pic16lf1508.h: 4931: struct {
[; ;pic16lf1508.h: 4932: unsigned PWM3DCH :8;
[; ;pic16lf1508.h: 4933: };
[; ;pic16lf1508.h: 4934: struct {
[; ;pic16lf1508.h: 4935: unsigned PWM3DCH0 :1;
[; ;pic16lf1508.h: 4936: unsigned PWM3DCH1 :1;
[; ;pic16lf1508.h: 4937: unsigned PWM3DCH2 :1;
[; ;pic16lf1508.h: 4938: unsigned PWM3DCH3 :1;
[; ;pic16lf1508.h: 4939: unsigned PWM3DCH4 :1;
[; ;pic16lf1508.h: 4940: unsigned PWM3DCH5 :1;
[; ;pic16lf1508.h: 4941: unsigned PWM3DCH6 :1;
[; ;pic16lf1508.h: 4942: unsigned PWM3DCH7 :1;
[; ;pic16lf1508.h: 4943: };
[; ;pic16lf1508.h: 4944: } PWM3DCHbits_t;
[; ;pic16lf1508.h: 4945: extern volatile PWM3DCHbits_t PWM3DCHbits @ 0x618;
[; ;pic16lf1508.h: 4994: extern volatile unsigned char PWM3CON @ 0x619;
"4996
[; ;pic16lf1508.h: 4996: asm("PWM3CON equ 0619h");
[; <" PWM3CON equ 0619h ;# ">
[; ;pic16lf1508.h: 4999: extern volatile unsigned char PWM3CON0 @ 0x619;
"5001
[; ;pic16lf1508.h: 5001: asm("PWM3CON0 equ 0619h");
[; <" PWM3CON0 equ 0619h ;# ">
[; ;pic16lf1508.h: 5004: typedef union {
[; ;pic16lf1508.h: 5005: struct {
[; ;pic16lf1508.h: 5006: unsigned :4;
[; ;pic16lf1508.h: 5007: unsigned PWM3POL :1;
[; ;pic16lf1508.h: 5008: unsigned PWM3OUT :1;
[; ;pic16lf1508.h: 5009: unsigned PWM3OE :1;
[; ;pic16lf1508.h: 5010: unsigned PWM3EN :1;
[; ;pic16lf1508.h: 5011: };
[; ;pic16lf1508.h: 5012: } PWM3CONbits_t;
[; ;pic16lf1508.h: 5013: extern volatile PWM3CONbits_t PWM3CONbits @ 0x619;
[; ;pic16lf1508.h: 5036: typedef union {
[; ;pic16lf1508.h: 5037: struct {
[; ;pic16lf1508.h: 5038: unsigned :4;
[; ;pic16lf1508.h: 5039: unsigned PWM3POL :1;
[; ;pic16lf1508.h: 5040: unsigned PWM3OUT :1;
[; ;pic16lf1508.h: 5041: unsigned PWM3OE :1;
[; ;pic16lf1508.h: 5042: unsigned PWM3EN :1;
[; ;pic16lf1508.h: 5043: };
[; ;pic16lf1508.h: 5044: } PWM3CON0bits_t;
[; ;pic16lf1508.h: 5045: extern volatile PWM3CON0bits_t PWM3CON0bits @ 0x619;
[; ;pic16lf1508.h: 5069: extern volatile unsigned char PWM4DCL @ 0x61A;
"5071
[; ;pic16lf1508.h: 5071: asm("PWM4DCL equ 061Ah");
[; <" PWM4DCL equ 061Ah ;# ">
[; ;pic16lf1508.h: 5074: typedef union {
[; ;pic16lf1508.h: 5075: struct {
[; ;pic16lf1508.h: 5076: unsigned :6;
[; ;pic16lf1508.h: 5077: unsigned PWM4DCL :2;
[; ;pic16lf1508.h: 5078: };
[; ;pic16lf1508.h: 5079: struct {
[; ;pic16lf1508.h: 5080: unsigned :6;
[; ;pic16lf1508.h: 5081: unsigned PWM4DCL0 :1;
[; ;pic16lf1508.h: 5082: unsigned PWM4DCL1 :1;
[; ;pic16lf1508.h: 5083: };
[; ;pic16lf1508.h: 5084: } PWM4DCLbits_t;
[; ;pic16lf1508.h: 5085: extern volatile PWM4DCLbits_t PWM4DCLbits @ 0x61A;
[; ;pic16lf1508.h: 5104: extern volatile unsigned char PWM4DCH @ 0x61B;
"5106
[; ;pic16lf1508.h: 5106: asm("PWM4DCH equ 061Bh");
[; <" PWM4DCH equ 061Bh ;# ">
[; ;pic16lf1508.h: 5109: typedef union {
[; ;pic16lf1508.h: 5110: struct {
[; ;pic16lf1508.h: 5111: unsigned PWM4DCH :8;
[; ;pic16lf1508.h: 5112: };
[; ;pic16lf1508.h: 5113: struct {
[; ;pic16lf1508.h: 5114: unsigned PWM4DCH0 :1;
[; ;pic16lf1508.h: 5115: unsigned PWM4DCH1 :1;
[; ;pic16lf1508.h: 5116: unsigned PWM4DCH2 :1;
[; ;pic16lf1508.h: 5117: unsigned PWM4DCH3 :1;
[; ;pic16lf1508.h: 5118: unsigned PWM4DCH4 :1;
[; ;pic16lf1508.h: 5119: unsigned PWM4DCH5 :1;
[; ;pic16lf1508.h: 5120: unsigned PWM4DCH6 :1;
[; ;pic16lf1508.h: 5121: unsigned PWM4DCH7 :1;
[; ;pic16lf1508.h: 5122: };
[; ;pic16lf1508.h: 5123: } PWM4DCHbits_t;
[; ;pic16lf1508.h: 5124: extern volatile PWM4DCHbits_t PWM4DCHbits @ 0x61B;
[; ;pic16lf1508.h: 5173: extern volatile unsigned char PWM4CON @ 0x61C;
"5175
[; ;pic16lf1508.h: 5175: asm("PWM4CON equ 061Ch");
[; <" PWM4CON equ 061Ch ;# ">
[; ;pic16lf1508.h: 5178: extern volatile unsigned char PWM4CON0 @ 0x61C;
"5180
[; ;pic16lf1508.h: 5180: asm("PWM4CON0 equ 061Ch");
[; <" PWM4CON0 equ 061Ch ;# ">
[; ;pic16lf1508.h: 5183: typedef union {
[; ;pic16lf1508.h: 5184: struct {
[; ;pic16lf1508.h: 5185: unsigned :4;
[; ;pic16lf1508.h: 5186: unsigned PWM4POL :1;
[; ;pic16lf1508.h: 5187: unsigned PWM4OUT :1;
[; ;pic16lf1508.h: 5188: unsigned PWM4OE :1;
[; ;pic16lf1508.h: 5189: unsigned PWM4EN :1;
[; ;pic16lf1508.h: 5190: };
[; ;pic16lf1508.h: 5191: } PWM4CONbits_t;
[; ;pic16lf1508.h: 5192: extern volatile PWM4CONbits_t PWM4CONbits @ 0x61C;
[; ;pic16lf1508.h: 5215: typedef union {
[; ;pic16lf1508.h: 5216: struct {
[; ;pic16lf1508.h: 5217: unsigned :4;
[; ;pic16lf1508.h: 5218: unsigned PWM4POL :1;
[; ;pic16lf1508.h: 5219: unsigned PWM4OUT :1;
[; ;pic16lf1508.h: 5220: unsigned PWM4OE :1;
[; ;pic16lf1508.h: 5221: unsigned PWM4EN :1;
[; ;pic16lf1508.h: 5222: };
[; ;pic16lf1508.h: 5223: } PWM4CON0bits_t;
[; ;pic16lf1508.h: 5224: extern volatile PWM4CON0bits_t PWM4CON0bits @ 0x61C;
[; ;pic16lf1508.h: 5248: extern volatile unsigned char CWG1DBR @ 0x691;
"5250
[; ;pic16lf1508.h: 5250: asm("CWG1DBR equ 0691h");
[; <" CWG1DBR equ 0691h ;# ">
[; ;pic16lf1508.h: 5253: typedef union {
[; ;pic16lf1508.h: 5254: struct {
[; ;pic16lf1508.h: 5255: unsigned CWG1DBR :6;
[; ;pic16lf1508.h: 5256: };
[; ;pic16lf1508.h: 5257: struct {
[; ;pic16lf1508.h: 5258: unsigned CWG1DBR0 :1;
[; ;pic16lf1508.h: 5259: unsigned CWG1DBR1 :1;
[; ;pic16lf1508.h: 5260: unsigned CWG1DBR2 :1;
[; ;pic16lf1508.h: 5261: unsigned CWG1DBR3 :1;
[; ;pic16lf1508.h: 5262: unsigned CWG1DBR4 :1;
[; ;pic16lf1508.h: 5263: unsigned CWG1DBR5 :1;
[; ;pic16lf1508.h: 5264: };
[; ;pic16lf1508.h: 5265: } CWG1DBRbits_t;
[; ;pic16lf1508.h: 5266: extern volatile CWG1DBRbits_t CWG1DBRbits @ 0x691;
[; ;pic16lf1508.h: 5305: extern volatile unsigned char CWG1DBF @ 0x692;
"5307
[; ;pic16lf1508.h: 5307: asm("CWG1DBF equ 0692h");
[; <" CWG1DBF equ 0692h ;# ">
[; ;pic16lf1508.h: 5310: typedef union {
[; ;pic16lf1508.h: 5311: struct {
[; ;pic16lf1508.h: 5312: unsigned CWG1DBF :6;
[; ;pic16lf1508.h: 5313: };
[; ;pic16lf1508.h: 5314: struct {
[; ;pic16lf1508.h: 5315: unsigned CWG1DBF0 :1;
[; ;pic16lf1508.h: 5316: unsigned CWG1DBF1 :1;
[; ;pic16lf1508.h: 5317: unsigned CWG1DBF2 :1;
[; ;pic16lf1508.h: 5318: unsigned CWG1DBF3 :1;
[; ;pic16lf1508.h: 5319: unsigned CWG1DBF4 :1;
[; ;pic16lf1508.h: 5320: unsigned CWG1DBF5 :1;
[; ;pic16lf1508.h: 5321: };
[; ;pic16lf1508.h: 5322: } CWG1DBFbits_t;
[; ;pic16lf1508.h: 5323: extern volatile CWG1DBFbits_t CWG1DBFbits @ 0x692;
[; ;pic16lf1508.h: 5362: extern volatile unsigned char CWG1CON0 @ 0x693;
"5364
[; ;pic16lf1508.h: 5364: asm("CWG1CON0 equ 0693h");
[; <" CWG1CON0 equ 0693h ;# ">
[; ;pic16lf1508.h: 5367: typedef union {
[; ;pic16lf1508.h: 5368: struct {
[; ;pic16lf1508.h: 5369: unsigned G1CS0 :1;
[; ;pic16lf1508.h: 5370: unsigned :2;
[; ;pic16lf1508.h: 5371: unsigned G1POLA :1;
[; ;pic16lf1508.h: 5372: unsigned G1POLB :1;
[; ;pic16lf1508.h: 5373: unsigned G1OEA :1;
[; ;pic16lf1508.h: 5374: unsigned G1OEB :1;
[; ;pic16lf1508.h: 5375: unsigned G1EN :1;
[; ;pic16lf1508.h: 5376: };
[; ;pic16lf1508.h: 5377: struct {
[; ;pic16lf1508.h: 5378: unsigned G1CS :2;
[; ;pic16lf1508.h: 5379: };
[; ;pic16lf1508.h: 5380: } CWG1CON0bits_t;
[; ;pic16lf1508.h: 5381: extern volatile CWG1CON0bits_t CWG1CON0bits @ 0x693;
[; ;pic16lf1508.h: 5420: extern volatile unsigned char CWG1CON1 @ 0x694;
"5422
[; ;pic16lf1508.h: 5422: asm("CWG1CON1 equ 0694h");
[; <" CWG1CON1 equ 0694h ;# ">
[; ;pic16lf1508.h: 5425: typedef union {
[; ;pic16lf1508.h: 5426: struct {
[; ;pic16lf1508.h: 5427: unsigned G1IS0 :1;
[; ;pic16lf1508.h: 5428: unsigned G1IS1 :1;
[; ;pic16lf1508.h: 5429: unsigned G1IS2 :1;
[; ;pic16lf1508.h: 5430: unsigned :1;
[; ;pic16lf1508.h: 5431: unsigned G1ASDLA :2;
[; ;pic16lf1508.h: 5432: unsigned G1ASDLB :2;
[; ;pic16lf1508.h: 5433: };
[; ;pic16lf1508.h: 5434: struct {
[; ;pic16lf1508.h: 5435: unsigned G1IS :4;
[; ;pic16lf1508.h: 5436: unsigned G1ASDLA0 :1;
[; ;pic16lf1508.h: 5437: unsigned G1ASDLA1 :1;
[; ;pic16lf1508.h: 5438: unsigned G1ASDLB0 :1;
[; ;pic16lf1508.h: 5439: unsigned G1ASDLB1 :1;
[; ;pic16lf1508.h: 5440: };
[; ;pic16lf1508.h: 5441: } CWG1CON1bits_t;
[; ;pic16lf1508.h: 5442: extern volatile CWG1CON1bits_t CWG1CON1bits @ 0x694;
[; ;pic16lf1508.h: 5496: extern volatile unsigned char CWG1CON2 @ 0x695;
"5498
[; ;pic16lf1508.h: 5498: asm("CWG1CON2 equ 0695h");
[; <" CWG1CON2 equ 0695h ;# ">
[; ;pic16lf1508.h: 5501: typedef union {
[; ;pic16lf1508.h: 5502: struct {
[; ;pic16lf1508.h: 5503: unsigned G1ASDSCLC2 :1;
[; ;pic16lf1508.h: 5504: unsigned G1ASDSFLT :1;
[; ;pic16lf1508.h: 5505: unsigned G1ASDSC1 :1;
[; ;pic16lf1508.h: 5506: unsigned G1ASDSC2 :1;
[; ;pic16lf1508.h: 5507: unsigned :2;
[; ;pic16lf1508.h: 5508: unsigned G1ARSEN :1;
[; ;pic16lf1508.h: 5509: unsigned G1ASE :1;
[; ;pic16lf1508.h: 5510: };
[; ;pic16lf1508.h: 5511: } CWG1CON2bits_t;
[; ;pic16lf1508.h: 5512: extern volatile CWG1CON2bits_t CWG1CON2bits @ 0x695;
[; ;pic16lf1508.h: 5546: extern volatile unsigned char CLCDATA @ 0xF0F;
"5548
[; ;pic16lf1508.h: 5548: asm("CLCDATA equ 0F0Fh");
[; <" CLCDATA equ 0F0Fh ;# ">
[; ;pic16lf1508.h: 5551: typedef union {
[; ;pic16lf1508.h: 5552: struct {
[; ;pic16lf1508.h: 5553: unsigned MCLC1OUT :1;
[; ;pic16lf1508.h: 5554: unsigned MCLC2OUT :1;
[; ;pic16lf1508.h: 5555: unsigned MCLC3OUT :1;
[; ;pic16lf1508.h: 5556: unsigned MCLC4OUT :1;
[; ;pic16lf1508.h: 5557: };
[; ;pic16lf1508.h: 5558: } CLCDATAbits_t;
[; ;pic16lf1508.h: 5559: extern volatile CLCDATAbits_t CLCDATAbits @ 0xF0F;
[; ;pic16lf1508.h: 5583: extern volatile unsigned char CLC1CON @ 0xF10;
"5585
[; ;pic16lf1508.h: 5585: asm("CLC1CON equ 0F10h");
[; <" CLC1CON equ 0F10h ;# ">
[; ;pic16lf1508.h: 5588: typedef union {
[; ;pic16lf1508.h: 5589: struct {
[; ;pic16lf1508.h: 5590: unsigned LC1MODE0 :1;
[; ;pic16lf1508.h: 5591: unsigned LC1MODE1 :1;
[; ;pic16lf1508.h: 5592: unsigned LC1MODE2 :1;
[; ;pic16lf1508.h: 5593: unsigned LC1INTN :1;
[; ;pic16lf1508.h: 5594: unsigned LC1INTP :1;
[; ;pic16lf1508.h: 5595: unsigned LC1OUT :1;
[; ;pic16lf1508.h: 5596: unsigned LC1OE :1;
[; ;pic16lf1508.h: 5597: unsigned LC1EN :1;
[; ;pic16lf1508.h: 5598: };
[; ;pic16lf1508.h: 5599: struct {
[; ;pic16lf1508.h: 5600: unsigned LCMODE0 :1;
[; ;pic16lf1508.h: 5601: unsigned LCMODE1 :1;
[; ;pic16lf1508.h: 5602: unsigned LCMODE2 :1;
[; ;pic16lf1508.h: 5603: unsigned LCINTN :1;
[; ;pic16lf1508.h: 5604: unsigned LCINTP :1;
[; ;pic16lf1508.h: 5605: unsigned LCOUT :1;
[; ;pic16lf1508.h: 5606: unsigned LCOE :1;
[; ;pic16lf1508.h: 5607: unsigned LCEN :1;
[; ;pic16lf1508.h: 5608: };
[; ;pic16lf1508.h: 5609: struct {
[; ;pic16lf1508.h: 5610: unsigned LC1MODE :3;
[; ;pic16lf1508.h: 5611: };
[; ;pic16lf1508.h: 5612: } CLC1CONbits_t;
[; ;pic16lf1508.h: 5613: extern volatile CLC1CONbits_t CLC1CONbits @ 0xF10;
[; ;pic16lf1508.h: 5702: extern volatile unsigned char CLC1POL @ 0xF11;
"5704
[; ;pic16lf1508.h: 5704: asm("CLC1POL equ 0F11h");
[; <" CLC1POL equ 0F11h ;# ">
[; ;pic16lf1508.h: 5707: typedef union {
[; ;pic16lf1508.h: 5708: struct {
[; ;pic16lf1508.h: 5709: unsigned LC1G1POL :1;
[; ;pic16lf1508.h: 5710: unsigned LC1G2POL :1;
[; ;pic16lf1508.h: 5711: unsigned LC1G3POL :1;
[; ;pic16lf1508.h: 5712: unsigned LC1G4POL :1;
[; ;pic16lf1508.h: 5713: unsigned :3;
[; ;pic16lf1508.h: 5714: unsigned LC1POL :1;
[; ;pic16lf1508.h: 5715: };
[; ;pic16lf1508.h: 5716: struct {
[; ;pic16lf1508.h: 5717: unsigned G1POL :1;
[; ;pic16lf1508.h: 5718: unsigned G2POL :1;
[; ;pic16lf1508.h: 5719: unsigned G3POL :1;
[; ;pic16lf1508.h: 5720: unsigned G4POL :1;
[; ;pic16lf1508.h: 5721: unsigned :3;
[; ;pic16lf1508.h: 5722: unsigned POL :1;
[; ;pic16lf1508.h: 5723: };
[; ;pic16lf1508.h: 5724: } CLC1POLbits_t;
[; ;pic16lf1508.h: 5725: extern volatile CLC1POLbits_t CLC1POLbits @ 0xF11;
[; ;pic16lf1508.h: 5779: extern volatile unsigned char CLC1SEL0 @ 0xF12;
"5781
[; ;pic16lf1508.h: 5781: asm("CLC1SEL0 equ 0F12h");
[; <" CLC1SEL0 equ 0F12h ;# ">
[; ;pic16lf1508.h: 5784: typedef union {
[; ;pic16lf1508.h: 5785: struct {
[; ;pic16lf1508.h: 5786: unsigned LC1D1S0 :1;
[; ;pic16lf1508.h: 5787: unsigned LC1D1S1 :1;
[; ;pic16lf1508.h: 5788: unsigned LC1D1S2 :1;
[; ;pic16lf1508.h: 5789: unsigned :1;
[; ;pic16lf1508.h: 5790: unsigned LC1D2S0 :1;
[; ;pic16lf1508.h: 5791: unsigned LC1D2S1 :1;
[; ;pic16lf1508.h: 5792: unsigned LC1D2S2 :1;
[; ;pic16lf1508.h: 5793: };
[; ;pic16lf1508.h: 5794: struct {
[; ;pic16lf1508.h: 5795: unsigned D1S0 :1;
[; ;pic16lf1508.h: 5796: unsigned D1S1 :1;
[; ;pic16lf1508.h: 5797: unsigned D1S2 :1;
[; ;pic16lf1508.h: 5798: unsigned :1;
[; ;pic16lf1508.h: 5799: unsigned D2S0 :1;
[; ;pic16lf1508.h: 5800: unsigned D2S1 :1;
[; ;pic16lf1508.h: 5801: unsigned D2S2 :1;
[; ;pic16lf1508.h: 5802: };
[; ;pic16lf1508.h: 5803: struct {
[; ;pic16lf1508.h: 5804: unsigned LC1D1S :3;
[; ;pic16lf1508.h: 5805: unsigned :1;
[; ;pic16lf1508.h: 5806: unsigned LC1D2S :3;
[; ;pic16lf1508.h: 5807: };
[; ;pic16lf1508.h: 5808: } CLC1SEL0bits_t;
[; ;pic16lf1508.h: 5809: extern volatile CLC1SEL0bits_t CLC1SEL0bits @ 0xF12;
[; ;pic16lf1508.h: 5883: extern volatile unsigned char CLC1SEL1 @ 0xF13;
"5885
[; ;pic16lf1508.h: 5885: asm("CLC1SEL1 equ 0F13h");
[; <" CLC1SEL1 equ 0F13h ;# ">
[; ;pic16lf1508.h: 5888: typedef union {
[; ;pic16lf1508.h: 5889: struct {
[; ;pic16lf1508.h: 5890: unsigned LC1D3S0 :1;
[; ;pic16lf1508.h: 5891: unsigned LC1D3S1 :1;
[; ;pic16lf1508.h: 5892: unsigned LC1D3S2 :1;
[; ;pic16lf1508.h: 5893: unsigned :1;
[; ;pic16lf1508.h: 5894: unsigned LC1D4S0 :1;
[; ;pic16lf1508.h: 5895: unsigned LC1D4S1 :1;
[; ;pic16lf1508.h: 5896: unsigned LC1D4S2 :1;
[; ;pic16lf1508.h: 5897: };
[; ;pic16lf1508.h: 5898: struct {
[; ;pic16lf1508.h: 5899: unsigned D3S0 :1;
[; ;pic16lf1508.h: 5900: unsigned D3S1 :1;
[; ;pic16lf1508.h: 5901: unsigned D3S2 :1;
[; ;pic16lf1508.h: 5902: unsigned :1;
[; ;pic16lf1508.h: 5903: unsigned D4S0 :1;
[; ;pic16lf1508.h: 5904: unsigned D4S1 :1;
[; ;pic16lf1508.h: 5905: unsigned D4S2 :1;
[; ;pic16lf1508.h: 5906: };
[; ;pic16lf1508.h: 5907: struct {
[; ;pic16lf1508.h: 5908: unsigned LC1D3S :3;
[; ;pic16lf1508.h: 5909: unsigned :1;
[; ;pic16lf1508.h: 5910: unsigned LC1D4S :3;
[; ;pic16lf1508.h: 5911: };
[; ;pic16lf1508.h: 5912: } CLC1SEL1bits_t;
[; ;pic16lf1508.h: 5913: extern volatile CLC1SEL1bits_t CLC1SEL1bits @ 0xF13;
[; ;pic16lf1508.h: 5987: extern volatile unsigned char CLC1GLS0 @ 0xF14;
"5989
[; ;pic16lf1508.h: 5989: asm("CLC1GLS0 equ 0F14h");
[; <" CLC1GLS0 equ 0F14h ;# ">
[; ;pic16lf1508.h: 5992: typedef union {
[; ;pic16lf1508.h: 5993: struct {
[; ;pic16lf1508.h: 5994: unsigned LC1G1D1N :1;
[; ;pic16lf1508.h: 5995: unsigned LC1G1D1T :1;
[; ;pic16lf1508.h: 5996: unsigned LC1G1D2N :1;
[; ;pic16lf1508.h: 5997: unsigned LC1G1D2T :1;
[; ;pic16lf1508.h: 5998: unsigned LC1G1D3N :1;
[; ;pic16lf1508.h: 5999: unsigned LC1G1D3T :1;
[; ;pic16lf1508.h: 6000: unsigned LC1G1D4N :1;
[; ;pic16lf1508.h: 6001: unsigned LC1G1D4T :1;
[; ;pic16lf1508.h: 6002: };
[; ;pic16lf1508.h: 6003: struct {
[; ;pic16lf1508.h: 6004: unsigned D1N :1;
[; ;pic16lf1508.h: 6005: unsigned D1T :1;
[; ;pic16lf1508.h: 6006: unsigned D2N :1;
[; ;pic16lf1508.h: 6007: unsigned D2T :1;
[; ;pic16lf1508.h: 6008: unsigned D3N :1;
[; ;pic16lf1508.h: 6009: unsigned D3T :1;
[; ;pic16lf1508.h: 6010: unsigned D4N :1;
[; ;pic16lf1508.h: 6011: unsigned D4T :1;
[; ;pic16lf1508.h: 6012: };
[; ;pic16lf1508.h: 6013: } CLC1GLS0bits_t;
[; ;pic16lf1508.h: 6014: extern volatile CLC1GLS0bits_t CLC1GLS0bits @ 0xF14;
[; ;pic16lf1508.h: 6098: extern volatile unsigned char CLC1GLS1 @ 0xF15;
"6100
[; ;pic16lf1508.h: 6100: asm("CLC1GLS1 equ 0F15h");
[; <" CLC1GLS1 equ 0F15h ;# ">
[; ;pic16lf1508.h: 6103: typedef union {
[; ;pic16lf1508.h: 6104: struct {
[; ;pic16lf1508.h: 6105: unsigned LC1G2D1N :1;
[; ;pic16lf1508.h: 6106: unsigned LC1G2D1T :1;
[; ;pic16lf1508.h: 6107: unsigned LC1G2D2N :1;
[; ;pic16lf1508.h: 6108: unsigned LC1G2D2T :1;
[; ;pic16lf1508.h: 6109: unsigned LC1G2D3N :1;
[; ;pic16lf1508.h: 6110: unsigned LC1G2D3T :1;
[; ;pic16lf1508.h: 6111: unsigned LC1G2D4N :1;
[; ;pic16lf1508.h: 6112: unsigned LC1G2D4T :1;
[; ;pic16lf1508.h: 6113: };
[; ;pic16lf1508.h: 6114: struct {
[; ;pic16lf1508.h: 6115: unsigned D1N :1;
[; ;pic16lf1508.h: 6116: unsigned D1T :1;
[; ;pic16lf1508.h: 6117: unsigned D2N :1;
[; ;pic16lf1508.h: 6118: unsigned D2T :1;
[; ;pic16lf1508.h: 6119: unsigned D3N :1;
[; ;pic16lf1508.h: 6120: unsigned D3T :1;
[; ;pic16lf1508.h: 6121: unsigned D4N :1;
[; ;pic16lf1508.h: 6122: unsigned D4T :1;
[; ;pic16lf1508.h: 6123: };
[; ;pic16lf1508.h: 6124: } CLC1GLS1bits_t;
[; ;pic16lf1508.h: 6125: extern volatile CLC1GLS1bits_t CLC1GLS1bits @ 0xF15;
[; ;pic16lf1508.h: 6209: extern volatile unsigned char CLC1GLS2 @ 0xF16;
"6211
[; ;pic16lf1508.h: 6211: asm("CLC1GLS2 equ 0F16h");
[; <" CLC1GLS2 equ 0F16h ;# ">
[; ;pic16lf1508.h: 6214: typedef union {
[; ;pic16lf1508.h: 6215: struct {
[; ;pic16lf1508.h: 6216: unsigned LC1G3D1N :1;
[; ;pic16lf1508.h: 6217: unsigned LC1G3D1T :1;
[; ;pic16lf1508.h: 6218: unsigned LC1G3D2N :1;
[; ;pic16lf1508.h: 6219: unsigned LC1G3D2T :1;
[; ;pic16lf1508.h: 6220: unsigned LC1G3D3N :1;
[; ;pic16lf1508.h: 6221: unsigned LC1G3D3T :1;
[; ;pic16lf1508.h: 6222: unsigned LC1G3D4N :1;
[; ;pic16lf1508.h: 6223: unsigned LC1G3D4T :1;
[; ;pic16lf1508.h: 6224: };
[; ;pic16lf1508.h: 6225: struct {
[; ;pic16lf1508.h: 6226: unsigned D1N :1;
[; ;pic16lf1508.h: 6227: unsigned D1T :1;
[; ;pic16lf1508.h: 6228: unsigned D2N :1;
[; ;pic16lf1508.h: 6229: unsigned D2T :1;
[; ;pic16lf1508.h: 6230: unsigned D3N :1;
[; ;pic16lf1508.h: 6231: unsigned D3T :1;
[; ;pic16lf1508.h: 6232: unsigned D4N :1;
[; ;pic16lf1508.h: 6233: unsigned D4T :1;
[; ;pic16lf1508.h: 6234: };
[; ;pic16lf1508.h: 6235: } CLC1GLS2bits_t;
[; ;pic16lf1508.h: 6236: extern volatile CLC1GLS2bits_t CLC1GLS2bits @ 0xF16;
[; ;pic16lf1508.h: 6320: extern volatile unsigned char CLC1GLS3 @ 0xF17;
"6322
[; ;pic16lf1508.h: 6322: asm("CLC1GLS3 equ 0F17h");
[; <" CLC1GLS3 equ 0F17h ;# ">
[; ;pic16lf1508.h: 6325: typedef union {
[; ;pic16lf1508.h: 6326: struct {
[; ;pic16lf1508.h: 6327: unsigned LC1G4D1N :1;
[; ;pic16lf1508.h: 6328: unsigned LC1G4D1T :1;
[; ;pic16lf1508.h: 6329: unsigned LC1G4D2N :1;
[; ;pic16lf1508.h: 6330: unsigned LC1G4D2T :1;
[; ;pic16lf1508.h: 6331: unsigned LC1G4D3N :1;
[; ;pic16lf1508.h: 6332: unsigned LC1G4D3T :1;
[; ;pic16lf1508.h: 6333: unsigned LC1G4D4N :1;
[; ;pic16lf1508.h: 6334: unsigned LC1G4D4T :1;
[; ;pic16lf1508.h: 6335: };
[; ;pic16lf1508.h: 6336: struct {
[; ;pic16lf1508.h: 6337: unsigned G4D1N :1;
[; ;pic16lf1508.h: 6338: unsigned G4D1T :1;
[; ;pic16lf1508.h: 6339: unsigned G4D2N :1;
[; ;pic16lf1508.h: 6340: unsigned G4D2T :1;
[; ;pic16lf1508.h: 6341: unsigned G4D3N :1;
[; ;pic16lf1508.h: 6342: unsigned G4D3T :1;
[; ;pic16lf1508.h: 6343: unsigned G4D4N :1;
[; ;pic16lf1508.h: 6344: unsigned G4D4T :1;
[; ;pic16lf1508.h: 6345: };
[; ;pic16lf1508.h: 6346: } CLC1GLS3bits_t;
[; ;pic16lf1508.h: 6347: extern volatile CLC1GLS3bits_t CLC1GLS3bits @ 0xF17;
[; ;pic16lf1508.h: 6431: extern volatile unsigned char CLC2CON @ 0xF18;
"6433
[; ;pic16lf1508.h: 6433: asm("CLC2CON equ 0F18h");
[; <" CLC2CON equ 0F18h ;# ">
[; ;pic16lf1508.h: 6436: typedef union {
[; ;pic16lf1508.h: 6437: struct {
[; ;pic16lf1508.h: 6438: unsigned LC2MODE0 :1;
[; ;pic16lf1508.h: 6439: unsigned LC2MODE1 :1;
[; ;pic16lf1508.h: 6440: unsigned LC2MODE2 :1;
[; ;pic16lf1508.h: 6441: unsigned LC2INTN :1;
[; ;pic16lf1508.h: 6442: unsigned LC2INTP :1;
[; ;pic16lf1508.h: 6443: unsigned LC2OUT :1;
[; ;pic16lf1508.h: 6444: unsigned LC2OE :1;
[; ;pic16lf1508.h: 6445: unsigned LC2EN :1;
[; ;pic16lf1508.h: 6446: };
[; ;pic16lf1508.h: 6447: struct {
[; ;pic16lf1508.h: 6448: unsigned LCMODE0 :1;
[; ;pic16lf1508.h: 6449: unsigned LCMODE1 :1;
[; ;pic16lf1508.h: 6450: unsigned LCMODE2 :1;
[; ;pic16lf1508.h: 6451: unsigned LCINTN :1;
[; ;pic16lf1508.h: 6452: unsigned LCINTP :1;
[; ;pic16lf1508.h: 6453: unsigned LCOUT :1;
[; ;pic16lf1508.h: 6454: unsigned LCOE :1;
[; ;pic16lf1508.h: 6455: unsigned LCEN :1;
[; ;pic16lf1508.h: 6456: };
[; ;pic16lf1508.h: 6457: struct {
[; ;pic16lf1508.h: 6458: unsigned LC2MODE :3;
[; ;pic16lf1508.h: 6459: };
[; ;pic16lf1508.h: 6460: } CLC2CONbits_t;
[; ;pic16lf1508.h: 6461: extern volatile CLC2CONbits_t CLC2CONbits @ 0xF18;
[; ;pic16lf1508.h: 6550: extern volatile unsigned char CLC2POL @ 0xF19;
"6552
[; ;pic16lf1508.h: 6552: asm("CLC2POL equ 0F19h");
[; <" CLC2POL equ 0F19h ;# ">
[; ;pic16lf1508.h: 6555: typedef union {
[; ;pic16lf1508.h: 6556: struct {
[; ;pic16lf1508.h: 6557: unsigned LC2G1POL :1;
[; ;pic16lf1508.h: 6558: unsigned LC2G2POL :1;
[; ;pic16lf1508.h: 6559: unsigned LC2G3POL :1;
[; ;pic16lf1508.h: 6560: unsigned LC2G4POL :1;
[; ;pic16lf1508.h: 6561: unsigned :3;
[; ;pic16lf1508.h: 6562: unsigned LC2POL :1;
[; ;pic16lf1508.h: 6563: };
[; ;pic16lf1508.h: 6564: struct {
[; ;pic16lf1508.h: 6565: unsigned G1POL :1;
[; ;pic16lf1508.h: 6566: unsigned G2POL :1;
[; ;pic16lf1508.h: 6567: unsigned G3POL :1;
[; ;pic16lf1508.h: 6568: unsigned G4POL :1;
[; ;pic16lf1508.h: 6569: unsigned :3;
[; ;pic16lf1508.h: 6570: unsigned POL :1;
[; ;pic16lf1508.h: 6571: };
[; ;pic16lf1508.h: 6572: } CLC2POLbits_t;
[; ;pic16lf1508.h: 6573: extern volatile CLC2POLbits_t CLC2POLbits @ 0xF19;
[; ;pic16lf1508.h: 6627: extern volatile unsigned char CLC2SEL0 @ 0xF1A;
"6629
[; ;pic16lf1508.h: 6629: asm("CLC2SEL0 equ 0F1Ah");
[; <" CLC2SEL0 equ 0F1Ah ;# ">
[; ;pic16lf1508.h: 6632: typedef union {
[; ;pic16lf1508.h: 6633: struct {
[; ;pic16lf1508.h: 6634: unsigned LC2D1S0 :1;
[; ;pic16lf1508.h: 6635: unsigned LC2D1S1 :1;
[; ;pic16lf1508.h: 6636: unsigned LC2D1S2 :1;
[; ;pic16lf1508.h: 6637: unsigned :1;
[; ;pic16lf1508.h: 6638: unsigned LC2D2S0 :1;
[; ;pic16lf1508.h: 6639: unsigned LC2D2S1 :1;
[; ;pic16lf1508.h: 6640: unsigned LC2D2S2 :1;
[; ;pic16lf1508.h: 6641: };
[; ;pic16lf1508.h: 6642: struct {
[; ;pic16lf1508.h: 6643: unsigned D1S0 :1;
[; ;pic16lf1508.h: 6644: unsigned D1S1 :1;
[; ;pic16lf1508.h: 6645: unsigned D1S2 :1;
[; ;pic16lf1508.h: 6646: unsigned :1;
[; ;pic16lf1508.h: 6647: unsigned D2S0 :1;
[; ;pic16lf1508.h: 6648: unsigned D2S1 :1;
[; ;pic16lf1508.h: 6649: unsigned D2S2 :1;
[; ;pic16lf1508.h: 6650: };
[; ;pic16lf1508.h: 6651: struct {
[; ;pic16lf1508.h: 6652: unsigned LC2D1S :3;
[; ;pic16lf1508.h: 6653: unsigned :1;
[; ;pic16lf1508.h: 6654: unsigned LC2D2S :3;
[; ;pic16lf1508.h: 6655: };
[; ;pic16lf1508.h: 6656: } CLC2SEL0bits_t;
[; ;pic16lf1508.h: 6657: extern volatile CLC2SEL0bits_t CLC2SEL0bits @ 0xF1A;
[; ;pic16lf1508.h: 6731: extern volatile unsigned char CLC2SEL1 @ 0xF1B;
"6733
[; ;pic16lf1508.h: 6733: asm("CLC2SEL1 equ 0F1Bh");
[; <" CLC2SEL1 equ 0F1Bh ;# ">
[; ;pic16lf1508.h: 6736: typedef union {
[; ;pic16lf1508.h: 6737: struct {
[; ;pic16lf1508.h: 6738: unsigned LC2D3S0 :1;
[; ;pic16lf1508.h: 6739: unsigned LC2D3S1 :1;
[; ;pic16lf1508.h: 6740: unsigned LC2D3S2 :1;
[; ;pic16lf1508.h: 6741: unsigned :1;
[; ;pic16lf1508.h: 6742: unsigned LC2D4S0 :1;
[; ;pic16lf1508.h: 6743: unsigned LC2D4S1 :1;
[; ;pic16lf1508.h: 6744: unsigned LC2D4S2 :1;
[; ;pic16lf1508.h: 6745: };
[; ;pic16lf1508.h: 6746: struct {
[; ;pic16lf1508.h: 6747: unsigned D3S0 :1;
[; ;pic16lf1508.h: 6748: unsigned D3S1 :1;
[; ;pic16lf1508.h: 6749: unsigned D3S2 :1;
[; ;pic16lf1508.h: 6750: unsigned :1;
[; ;pic16lf1508.h: 6751: unsigned D4S0 :1;
[; ;pic16lf1508.h: 6752: unsigned D4S1 :1;
[; ;pic16lf1508.h: 6753: unsigned D4S2 :1;
[; ;pic16lf1508.h: 6754: };
[; ;pic16lf1508.h: 6755: struct {
[; ;pic16lf1508.h: 6756: unsigned LC2D3S :3;
[; ;pic16lf1508.h: 6757: unsigned :1;
[; ;pic16lf1508.h: 6758: unsigned LC2D4S :3;
[; ;pic16lf1508.h: 6759: };
[; ;pic16lf1508.h: 6760: } CLC2SEL1bits_t;
[; ;pic16lf1508.h: 6761: extern volatile CLC2SEL1bits_t CLC2SEL1bits @ 0xF1B;
[; ;pic16lf1508.h: 6835: extern volatile unsigned char CLC2GLS0 @ 0xF1C;
"6837
[; ;pic16lf1508.h: 6837: asm("CLC2GLS0 equ 0F1Ch");
[; <" CLC2GLS0 equ 0F1Ch ;# ">
[; ;pic16lf1508.h: 6840: typedef union {
[; ;pic16lf1508.h: 6841: struct {
[; ;pic16lf1508.h: 6842: unsigned LC2G1D1N :1;
[; ;pic16lf1508.h: 6843: unsigned LC2G1D1T :1;
[; ;pic16lf1508.h: 6844: unsigned LC2G1D2N :1;
[; ;pic16lf1508.h: 6845: unsigned LC2G1D2T :1;
[; ;pic16lf1508.h: 6846: unsigned LC2G1D3N :1;
[; ;pic16lf1508.h: 6847: unsigned LC2G1D3T :1;
[; ;pic16lf1508.h: 6848: unsigned LC2G1D4N :1;
[; ;pic16lf1508.h: 6849: unsigned LC2G1D4T :1;
[; ;pic16lf1508.h: 6850: };
[; ;pic16lf1508.h: 6851: struct {
[; ;pic16lf1508.h: 6852: unsigned D1N :1;
[; ;pic16lf1508.h: 6853: unsigned D1T :1;
[; ;pic16lf1508.h: 6854: unsigned D2N :1;
[; ;pic16lf1508.h: 6855: unsigned D2T :1;
[; ;pic16lf1508.h: 6856: unsigned D3N :1;
[; ;pic16lf1508.h: 6857: unsigned D3T :1;
[; ;pic16lf1508.h: 6858: unsigned D4N :1;
[; ;pic16lf1508.h: 6859: unsigned D4T :1;
[; ;pic16lf1508.h: 6860: };
[; ;pic16lf1508.h: 6861: } CLC2GLS0bits_t;
[; ;pic16lf1508.h: 6862: extern volatile CLC2GLS0bits_t CLC2GLS0bits @ 0xF1C;
[; ;pic16lf1508.h: 6946: extern volatile unsigned char CLC2GLS1 @ 0xF1D;
"6948
[; ;pic16lf1508.h: 6948: asm("CLC2GLS1 equ 0F1Dh");
[; <" CLC2GLS1 equ 0F1Dh ;# ">
[; ;pic16lf1508.h: 6951: typedef union {
[; ;pic16lf1508.h: 6952: struct {
[; ;pic16lf1508.h: 6953: unsigned LC2G2D1N :1;
[; ;pic16lf1508.h: 6954: unsigned LC2G2D1T :1;
[; ;pic16lf1508.h: 6955: unsigned LC2G2D2N :1;
[; ;pic16lf1508.h: 6956: unsigned LC2G2D2T :1;
[; ;pic16lf1508.h: 6957: unsigned LC2G2D3N :1;
[; ;pic16lf1508.h: 6958: unsigned LC2G2D3T :1;
[; ;pic16lf1508.h: 6959: unsigned LC2G2D4N :1;
[; ;pic16lf1508.h: 6960: unsigned LC2G2D4T :1;
[; ;pic16lf1508.h: 6961: };
[; ;pic16lf1508.h: 6962: struct {
[; ;pic16lf1508.h: 6963: unsigned D1N :1;
[; ;pic16lf1508.h: 6964: unsigned D1T :1;
[; ;pic16lf1508.h: 6965: unsigned D2N :1;
[; ;pic16lf1508.h: 6966: unsigned D2T :1;
[; ;pic16lf1508.h: 6967: unsigned D3N :1;
[; ;pic16lf1508.h: 6968: unsigned D3T :1;
[; ;pic16lf1508.h: 6969: unsigned D4N :1;
[; ;pic16lf1508.h: 6970: unsigned D4T :1;
[; ;pic16lf1508.h: 6971: };
[; ;pic16lf1508.h: 6972: } CLC2GLS1bits_t;
[; ;pic16lf1508.h: 6973: extern volatile CLC2GLS1bits_t CLC2GLS1bits @ 0xF1D;
[; ;pic16lf1508.h: 7057: extern volatile unsigned char CLC2GLS2 @ 0xF1E;
"7059
[; ;pic16lf1508.h: 7059: asm("CLC2GLS2 equ 0F1Eh");
[; <" CLC2GLS2 equ 0F1Eh ;# ">
[; ;pic16lf1508.h: 7062: typedef union {
[; ;pic16lf1508.h: 7063: struct {
[; ;pic16lf1508.h: 7064: unsigned LC2G3D1N :1;
[; ;pic16lf1508.h: 7065: unsigned LC2G3D1T :1;
[; ;pic16lf1508.h: 7066: unsigned LC2G3D2N :1;
[; ;pic16lf1508.h: 7067: unsigned LC2G3D2T :1;
[; ;pic16lf1508.h: 7068: unsigned LC2G3D3N :1;
[; ;pic16lf1508.h: 7069: unsigned LC2G3D3T :1;
[; ;pic16lf1508.h: 7070: unsigned LC2G3D4N :1;
[; ;pic16lf1508.h: 7071: unsigned LC2G3D4T :1;
[; ;pic16lf1508.h: 7072: };
[; ;pic16lf1508.h: 7073: struct {
[; ;pic16lf1508.h: 7074: unsigned D1N :1;
[; ;pic16lf1508.h: 7075: unsigned D1T :1;
[; ;pic16lf1508.h: 7076: unsigned D2N :1;
[; ;pic16lf1508.h: 7077: unsigned D2T :1;
[; ;pic16lf1508.h: 7078: unsigned D3N :1;
[; ;pic16lf1508.h: 7079: unsigned D3T :1;
[; ;pic16lf1508.h: 7080: unsigned D4N :1;
[; ;pic16lf1508.h: 7081: unsigned D4T :1;
[; ;pic16lf1508.h: 7082: };
[; ;pic16lf1508.h: 7083: } CLC2GLS2bits_t;
[; ;pic16lf1508.h: 7084: extern volatile CLC2GLS2bits_t CLC2GLS2bits @ 0xF1E;
[; ;pic16lf1508.h: 7168: extern volatile unsigned char CLC2GLS3 @ 0xF1F;
"7170
[; ;pic16lf1508.h: 7170: asm("CLC2GLS3 equ 0F1Fh");
[; <" CLC2GLS3 equ 0F1Fh ;# ">
[; ;pic16lf1508.h: 7173: typedef union {
[; ;pic16lf1508.h: 7174: struct {
[; ;pic16lf1508.h: 7175: unsigned LC2G4D1N :1;
[; ;pic16lf1508.h: 7176: unsigned LC2G4D1T :1;
[; ;pic16lf1508.h: 7177: unsigned LC2G4D2N :1;
[; ;pic16lf1508.h: 7178: unsigned LC2G4D2T :1;
[; ;pic16lf1508.h: 7179: unsigned LC2G4D3N :1;
[; ;pic16lf1508.h: 7180: unsigned LC2G4D3T :1;
[; ;pic16lf1508.h: 7181: unsigned LC2G4D4N :1;
[; ;pic16lf1508.h: 7182: unsigned LC2G4D4T :1;
[; ;pic16lf1508.h: 7183: };
[; ;pic16lf1508.h: 7184: struct {
[; ;pic16lf1508.h: 7185: unsigned G4D1N :1;
[; ;pic16lf1508.h: 7186: unsigned G4D1T :1;
[; ;pic16lf1508.h: 7187: unsigned G4D2N :1;
[; ;pic16lf1508.h: 7188: unsigned G4D2T :1;
[; ;pic16lf1508.h: 7189: unsigned G4D3N :1;
[; ;pic16lf1508.h: 7190: unsigned G4D3T :1;
[; ;pic16lf1508.h: 7191: unsigned G4D4N :1;
[; ;pic16lf1508.h: 7192: unsigned G4D4T :1;
[; ;pic16lf1508.h: 7193: };
[; ;pic16lf1508.h: 7194: } CLC2GLS3bits_t;
[; ;pic16lf1508.h: 7195: extern volatile CLC2GLS3bits_t CLC2GLS3bits @ 0xF1F;
[; ;pic16lf1508.h: 7279: extern volatile unsigned char CLC3CON @ 0xF20;
"7281
[; ;pic16lf1508.h: 7281: asm("CLC3CON equ 0F20h");
[; <" CLC3CON equ 0F20h ;# ">
[; ;pic16lf1508.h: 7284: typedef union {
[; ;pic16lf1508.h: 7285: struct {
[; ;pic16lf1508.h: 7286: unsigned LC3MODE0 :1;
[; ;pic16lf1508.h: 7287: unsigned LC3MODE1 :1;
[; ;pic16lf1508.h: 7288: unsigned LC3MODE2 :1;
[; ;pic16lf1508.h: 7289: unsigned LC3INTN :1;
[; ;pic16lf1508.h: 7290: unsigned LC3INTP :1;
[; ;pic16lf1508.h: 7291: unsigned LC3OUT :1;
[; ;pic16lf1508.h: 7292: unsigned LC3OE :1;
[; ;pic16lf1508.h: 7293: unsigned LC3EN :1;
[; ;pic16lf1508.h: 7294: };
[; ;pic16lf1508.h: 7295: struct {
[; ;pic16lf1508.h: 7296: unsigned LCMODE0 :1;
[; ;pic16lf1508.h: 7297: unsigned LCMODE1 :1;
[; ;pic16lf1508.h: 7298: unsigned LCMODE2 :1;
[; ;pic16lf1508.h: 7299: unsigned LCINTN :1;
[; ;pic16lf1508.h: 7300: unsigned LCINTP :1;
[; ;pic16lf1508.h: 7301: unsigned LCOUT :1;
[; ;pic16lf1508.h: 7302: unsigned LCOE :1;
[; ;pic16lf1508.h: 7303: unsigned LCEN :1;
[; ;pic16lf1508.h: 7304: };
[; ;pic16lf1508.h: 7305: struct {
[; ;pic16lf1508.h: 7306: unsigned LC3MODE :3;
[; ;pic16lf1508.h: 7307: };
[; ;pic16lf1508.h: 7308: } CLC3CONbits_t;
[; ;pic16lf1508.h: 7309: extern volatile CLC3CONbits_t CLC3CONbits @ 0xF20;
[; ;pic16lf1508.h: 7398: extern volatile unsigned char CLC3POL @ 0xF21;
"7400
[; ;pic16lf1508.h: 7400: asm("CLC3POL equ 0F21h");
[; <" CLC3POL equ 0F21h ;# ">
[; ;pic16lf1508.h: 7403: typedef union {
[; ;pic16lf1508.h: 7404: struct {
[; ;pic16lf1508.h: 7405: unsigned LC3G1POL :1;
[; ;pic16lf1508.h: 7406: unsigned LC3G2POL :1;
[; ;pic16lf1508.h: 7407: unsigned LC3G3POL :1;
[; ;pic16lf1508.h: 7408: unsigned LC3G4POL :1;
[; ;pic16lf1508.h: 7409: unsigned :3;
[; ;pic16lf1508.h: 7410: unsigned LC3POL :1;
[; ;pic16lf1508.h: 7411: };
[; ;pic16lf1508.h: 7412: struct {
[; ;pic16lf1508.h: 7413: unsigned G1POL :1;
[; ;pic16lf1508.h: 7414: unsigned G2POL :1;
[; ;pic16lf1508.h: 7415: unsigned G3POL :1;
[; ;pic16lf1508.h: 7416: unsigned G4POL :1;
[; ;pic16lf1508.h: 7417: unsigned :3;
[; ;pic16lf1508.h: 7418: unsigned POL :1;
[; ;pic16lf1508.h: 7419: };
[; ;pic16lf1508.h: 7420: } CLC3POLbits_t;
[; ;pic16lf1508.h: 7421: extern volatile CLC3POLbits_t CLC3POLbits @ 0xF21;
[; ;pic16lf1508.h: 7475: extern volatile unsigned char CLC3SEL0 @ 0xF22;
"7477
[; ;pic16lf1508.h: 7477: asm("CLC3SEL0 equ 0F22h");
[; <" CLC3SEL0 equ 0F22h ;# ">
[; ;pic16lf1508.h: 7480: typedef union {
[; ;pic16lf1508.h: 7481: struct {
[; ;pic16lf1508.h: 7482: unsigned LC3D1S0 :1;
[; ;pic16lf1508.h: 7483: unsigned LC3D1S1 :1;
[; ;pic16lf1508.h: 7484: unsigned LC3D1S2 :1;
[; ;pic16lf1508.h: 7485: unsigned :1;
[; ;pic16lf1508.h: 7486: unsigned LC3D2S0 :1;
[; ;pic16lf1508.h: 7487: unsigned LC3D2S1 :1;
[; ;pic16lf1508.h: 7488: unsigned LC3D2S2 :1;
[; ;pic16lf1508.h: 7489: };
[; ;pic16lf1508.h: 7490: struct {
[; ;pic16lf1508.h: 7491: unsigned D1S0 :1;
[; ;pic16lf1508.h: 7492: unsigned D1S1 :1;
[; ;pic16lf1508.h: 7493: unsigned D1S2 :1;
[; ;pic16lf1508.h: 7494: unsigned :1;
[; ;pic16lf1508.h: 7495: unsigned D2S0 :1;
[; ;pic16lf1508.h: 7496: unsigned D2S1 :1;
[; ;pic16lf1508.h: 7497: unsigned D2S2 :1;
[; ;pic16lf1508.h: 7498: };
[; ;pic16lf1508.h: 7499: struct {
[; ;pic16lf1508.h: 7500: unsigned LC3D1S :3;
[; ;pic16lf1508.h: 7501: unsigned :1;
[; ;pic16lf1508.h: 7502: unsigned LC3D2S :3;
[; ;pic16lf1508.h: 7503: };
[; ;pic16lf1508.h: 7504: } CLC3SEL0bits_t;
[; ;pic16lf1508.h: 7505: extern volatile CLC3SEL0bits_t CLC3SEL0bits @ 0xF22;
[; ;pic16lf1508.h: 7579: extern volatile unsigned char CLC3SEL1 @ 0xF23;
"7581
[; ;pic16lf1508.h: 7581: asm("CLC3SEL1 equ 0F23h");
[; <" CLC3SEL1 equ 0F23h ;# ">
[; ;pic16lf1508.h: 7584: typedef union {
[; ;pic16lf1508.h: 7585: struct {
[; ;pic16lf1508.h: 7586: unsigned LC3D3S0 :1;
[; ;pic16lf1508.h: 7587: unsigned LC3D3S1 :1;
[; ;pic16lf1508.h: 7588: unsigned LC3D3S2 :1;
[; ;pic16lf1508.h: 7589: unsigned :1;
[; ;pic16lf1508.h: 7590: unsigned LC3D4S0 :1;
[; ;pic16lf1508.h: 7591: unsigned LC3D4S1 :1;
[; ;pic16lf1508.h: 7592: unsigned LC3D4S2 :1;
[; ;pic16lf1508.h: 7593: };
[; ;pic16lf1508.h: 7594: struct {
[; ;pic16lf1508.h: 7595: unsigned D3S0 :1;
[; ;pic16lf1508.h: 7596: unsigned D3S1 :1;
[; ;pic16lf1508.h: 7597: unsigned D3S2 :1;
[; ;pic16lf1508.h: 7598: unsigned :1;
[; ;pic16lf1508.h: 7599: unsigned D4S0 :1;
[; ;pic16lf1508.h: 7600: unsigned D4S1 :1;
[; ;pic16lf1508.h: 7601: unsigned D4S2 :1;
[; ;pic16lf1508.h: 7602: };
[; ;pic16lf1508.h: 7603: struct {
[; ;pic16lf1508.h: 7604: unsigned LC3D3S :3;
[; ;pic16lf1508.h: 7605: unsigned :1;
[; ;pic16lf1508.h: 7606: unsigned LC3D4S :3;
[; ;pic16lf1508.h: 7607: };
[; ;pic16lf1508.h: 7608: } CLC3SEL1bits_t;
[; ;pic16lf1508.h: 7609: extern volatile CLC3SEL1bits_t CLC3SEL1bits @ 0xF23;
[; ;pic16lf1508.h: 7683: extern volatile unsigned char CLC3GLS0 @ 0xF24;
"7685
[; ;pic16lf1508.h: 7685: asm("CLC3GLS0 equ 0F24h");
[; <" CLC3GLS0 equ 0F24h ;# ">
[; ;pic16lf1508.h: 7688: typedef union {
[; ;pic16lf1508.h: 7689: struct {
[; ;pic16lf1508.h: 7690: unsigned LC3G1D1N :1;
[; ;pic16lf1508.h: 7691: unsigned LC3G1D1T :1;
[; ;pic16lf1508.h: 7692: unsigned LC3G1D2N :1;
[; ;pic16lf1508.h: 7693: unsigned LC3G1D2T :1;
[; ;pic16lf1508.h: 7694: unsigned LC3G1D3N :1;
[; ;pic16lf1508.h: 7695: unsigned LC3G1D3T :1;
[; ;pic16lf1508.h: 7696: unsigned LC3G1D4N :1;
[; ;pic16lf1508.h: 7697: unsigned LC3G1D4T :1;
[; ;pic16lf1508.h: 7698: };
[; ;pic16lf1508.h: 7699: struct {
[; ;pic16lf1508.h: 7700: unsigned D1N :1;
[; ;pic16lf1508.h: 7701: unsigned D1T :1;
[; ;pic16lf1508.h: 7702: unsigned D2N :1;
[; ;pic16lf1508.h: 7703: unsigned D2T :1;
[; ;pic16lf1508.h: 7704: unsigned D3N :1;
[; ;pic16lf1508.h: 7705: unsigned D3T :1;
[; ;pic16lf1508.h: 7706: unsigned D4N :1;
[; ;pic16lf1508.h: 7707: unsigned D4T :1;
[; ;pic16lf1508.h: 7708: };
[; ;pic16lf1508.h: 7709: } CLC3GLS0bits_t;
[; ;pic16lf1508.h: 7710: extern volatile CLC3GLS0bits_t CLC3GLS0bits @ 0xF24;
[; ;pic16lf1508.h: 7794: extern volatile unsigned char CLC3GLS1 @ 0xF25;
"7796
[; ;pic16lf1508.h: 7796: asm("CLC3GLS1 equ 0F25h");
[; <" CLC3GLS1 equ 0F25h ;# ">
[; ;pic16lf1508.h: 7799: typedef union {
[; ;pic16lf1508.h: 7800: struct {
[; ;pic16lf1508.h: 7801: unsigned LC3G2D1N :1;
[; ;pic16lf1508.h: 7802: unsigned LC3G2D1T :1;
[; ;pic16lf1508.h: 7803: unsigned LC3G2D2N :1;
[; ;pic16lf1508.h: 7804: unsigned LC3G2D2T :1;
[; ;pic16lf1508.h: 7805: unsigned LC3G2D3N :1;
[; ;pic16lf1508.h: 7806: unsigned LC3G2D3T :1;
[; ;pic16lf1508.h: 7807: unsigned LC3G2D4N :1;
[; ;pic16lf1508.h: 7808: unsigned LC3G2D4T :1;
[; ;pic16lf1508.h: 7809: };
[; ;pic16lf1508.h: 7810: struct {
[; ;pic16lf1508.h: 7811: unsigned D1N :1;
[; ;pic16lf1508.h: 7812: unsigned D1T :1;
[; ;pic16lf1508.h: 7813: unsigned D2N :1;
[; ;pic16lf1508.h: 7814: unsigned D2T :1;
[; ;pic16lf1508.h: 7815: unsigned D3N :1;
[; ;pic16lf1508.h: 7816: unsigned D3T :1;
[; ;pic16lf1508.h: 7817: unsigned D4N :1;
[; ;pic16lf1508.h: 7818: unsigned D4T :1;
[; ;pic16lf1508.h: 7819: };
[; ;pic16lf1508.h: 7820: } CLC3GLS1bits_t;
[; ;pic16lf1508.h: 7821: extern volatile CLC3GLS1bits_t CLC3GLS1bits @ 0xF25;
[; ;pic16lf1508.h: 7905: extern volatile unsigned char CLC3GLS2 @ 0xF26;
"7907
[; ;pic16lf1508.h: 7907: asm("CLC3GLS2 equ 0F26h");
[; <" CLC3GLS2 equ 0F26h ;# ">
[; ;pic16lf1508.h: 7910: typedef union {
[; ;pic16lf1508.h: 7911: struct {
[; ;pic16lf1508.h: 7912: unsigned LC3G3D1N :1;
[; ;pic16lf1508.h: 7913: unsigned LC3G3D1T :1;
[; ;pic16lf1508.h: 7914: unsigned LC3G3D2N :1;
[; ;pic16lf1508.h: 7915: unsigned LC3G3D2T :1;
[; ;pic16lf1508.h: 7916: unsigned LC3G3D3N :1;
[; ;pic16lf1508.h: 7917: unsigned LC3G3D3T :1;
[; ;pic16lf1508.h: 7918: unsigned LC3G3D4N :1;
[; ;pic16lf1508.h: 7919: unsigned LC3G3D4T :1;
[; ;pic16lf1508.h: 7920: };
[; ;pic16lf1508.h: 7921: struct {
[; ;pic16lf1508.h: 7922: unsigned D1N :1;
[; ;pic16lf1508.h: 7923: unsigned D1T :1;
[; ;pic16lf1508.h: 7924: unsigned D2N :1;
[; ;pic16lf1508.h: 7925: unsigned D2T :1;
[; ;pic16lf1508.h: 7926: unsigned D3N :1;
[; ;pic16lf1508.h: 7927: unsigned D3T :1;
[; ;pic16lf1508.h: 7928: unsigned D4N :1;
[; ;pic16lf1508.h: 7929: unsigned D4T :1;
[; ;pic16lf1508.h: 7930: };
[; ;pic16lf1508.h: 7931: } CLC3GLS2bits_t;
[; ;pic16lf1508.h: 7932: extern volatile CLC3GLS2bits_t CLC3GLS2bits @ 0xF26;
[; ;pic16lf1508.h: 8016: extern volatile unsigned char CLC3GLS3 @ 0xF27;
"8018
[; ;pic16lf1508.h: 8018: asm("CLC3GLS3 equ 0F27h");
[; <" CLC3GLS3 equ 0F27h ;# ">
[; ;pic16lf1508.h: 8021: typedef union {
[; ;pic16lf1508.h: 8022: struct {
[; ;pic16lf1508.h: 8023: unsigned LC3G4D1N :1;
[; ;pic16lf1508.h: 8024: unsigned LC3G4D1T :1;
[; ;pic16lf1508.h: 8025: unsigned LC3G4D2N :1;
[; ;pic16lf1508.h: 8026: unsigned LC3G4D2T :1;
[; ;pic16lf1508.h: 8027: unsigned LC3G4D3N :1;
[; ;pic16lf1508.h: 8028: unsigned LC3G4D3T :1;
[; ;pic16lf1508.h: 8029: unsigned LC3G4D4N :1;
[; ;pic16lf1508.h: 8030: unsigned LC3G4D4T :1;
[; ;pic16lf1508.h: 8031: };
[; ;pic16lf1508.h: 8032: struct {
[; ;pic16lf1508.h: 8033: unsigned G4D1N :1;
[; ;pic16lf1508.h: 8034: unsigned G4D1T :1;
[; ;pic16lf1508.h: 8035: unsigned G4D2N :1;
[; ;pic16lf1508.h: 8036: unsigned G4D2T :1;
[; ;pic16lf1508.h: 8037: unsigned G4D3N :1;
[; ;pic16lf1508.h: 8038: unsigned G4D3T :1;
[; ;pic16lf1508.h: 8039: unsigned G4D4N :1;
[; ;pic16lf1508.h: 8040: unsigned G4D4T :1;
[; ;pic16lf1508.h: 8041: };
[; ;pic16lf1508.h: 8042: } CLC3GLS3bits_t;
[; ;pic16lf1508.h: 8043: extern volatile CLC3GLS3bits_t CLC3GLS3bits @ 0xF27;
[; ;pic16lf1508.h: 8127: extern volatile unsigned char CLC4CON @ 0xF28;
"8129
[; ;pic16lf1508.h: 8129: asm("CLC4CON equ 0F28h");
[; <" CLC4CON equ 0F28h ;# ">
[; ;pic16lf1508.h: 8132: typedef union {
[; ;pic16lf1508.h: 8133: struct {
[; ;pic16lf1508.h: 8134: unsigned LC4MODE0 :1;
[; ;pic16lf1508.h: 8135: unsigned LC4MODE1 :1;
[; ;pic16lf1508.h: 8136: unsigned LC4MODE2 :1;
[; ;pic16lf1508.h: 8137: unsigned LC4INTN :1;
[; ;pic16lf1508.h: 8138: unsigned LC4INTP :1;
[; ;pic16lf1508.h: 8139: unsigned LC4OUT :1;
[; ;pic16lf1508.h: 8140: unsigned LC4OE :1;
[; ;pic16lf1508.h: 8141: unsigned LC4EN :1;
[; ;pic16lf1508.h: 8142: };
[; ;pic16lf1508.h: 8143: struct {
[; ;pic16lf1508.h: 8144: unsigned LCMODE0 :1;
[; ;pic16lf1508.h: 8145: unsigned LCMODE1 :1;
[; ;pic16lf1508.h: 8146: unsigned LCMODE2 :1;
[; ;pic16lf1508.h: 8147: unsigned LCINTN :1;
[; ;pic16lf1508.h: 8148: unsigned LCINTP :1;
[; ;pic16lf1508.h: 8149: unsigned LCOUT :1;
[; ;pic16lf1508.h: 8150: unsigned LCOE :1;
[; ;pic16lf1508.h: 8151: unsigned LCEN :1;
[; ;pic16lf1508.h: 8152: };
[; ;pic16lf1508.h: 8153: struct {
[; ;pic16lf1508.h: 8154: unsigned LC4MODE :3;
[; ;pic16lf1508.h: 8155: };
[; ;pic16lf1508.h: 8156: } CLC4CONbits_t;
[; ;pic16lf1508.h: 8157: extern volatile CLC4CONbits_t CLC4CONbits @ 0xF28;
[; ;pic16lf1508.h: 8246: extern volatile unsigned char CLC4POL @ 0xF29;
"8248
[; ;pic16lf1508.h: 8248: asm("CLC4POL equ 0F29h");
[; <" CLC4POL equ 0F29h ;# ">
[; ;pic16lf1508.h: 8251: typedef union {
[; ;pic16lf1508.h: 8252: struct {
[; ;pic16lf1508.h: 8253: unsigned LC4G1POL :1;
[; ;pic16lf1508.h: 8254: unsigned LC4G2POL :1;
[; ;pic16lf1508.h: 8255: unsigned LC4G3POL :1;
[; ;pic16lf1508.h: 8256: unsigned LC4G4POL :1;
[; ;pic16lf1508.h: 8257: unsigned :3;
[; ;pic16lf1508.h: 8258: unsigned LC4POL :1;
[; ;pic16lf1508.h: 8259: };
[; ;pic16lf1508.h: 8260: struct {
[; ;pic16lf1508.h: 8261: unsigned G1POL :1;
[; ;pic16lf1508.h: 8262: unsigned G2POL :1;
[; ;pic16lf1508.h: 8263: unsigned G3POL :1;
[; ;pic16lf1508.h: 8264: unsigned G4POL :1;
[; ;pic16lf1508.h: 8265: unsigned :3;
[; ;pic16lf1508.h: 8266: unsigned POL :1;
[; ;pic16lf1508.h: 8267: };
[; ;pic16lf1508.h: 8268: } CLC4POLbits_t;
[; ;pic16lf1508.h: 8269: extern volatile CLC4POLbits_t CLC4POLbits @ 0xF29;
[; ;pic16lf1508.h: 8323: extern volatile unsigned char CLC4SEL0 @ 0xF2A;
"8325
[; ;pic16lf1508.h: 8325: asm("CLC4SEL0 equ 0F2Ah");
[; <" CLC4SEL0 equ 0F2Ah ;# ">
[; ;pic16lf1508.h: 8328: typedef union {
[; ;pic16lf1508.h: 8329: struct {
[; ;pic16lf1508.h: 8330: unsigned LC4D1S0 :1;
[; ;pic16lf1508.h: 8331: unsigned LC4D1S1 :1;
[; ;pic16lf1508.h: 8332: unsigned LC4D1S2 :1;
[; ;pic16lf1508.h: 8333: unsigned :1;
[; ;pic16lf1508.h: 8334: unsigned LC4D2S0 :1;
[; ;pic16lf1508.h: 8335: unsigned LC4D2S1 :1;
[; ;pic16lf1508.h: 8336: unsigned LC4D2S2 :1;
[; ;pic16lf1508.h: 8337: };
[; ;pic16lf1508.h: 8338: struct {
[; ;pic16lf1508.h: 8339: unsigned D1S0 :1;
[; ;pic16lf1508.h: 8340: unsigned D1S1 :1;
[; ;pic16lf1508.h: 8341: unsigned D1S2 :1;
[; ;pic16lf1508.h: 8342: unsigned :1;
[; ;pic16lf1508.h: 8343: unsigned D2S0 :1;
[; ;pic16lf1508.h: 8344: unsigned D2S1 :1;
[; ;pic16lf1508.h: 8345: unsigned D2S2 :1;
[; ;pic16lf1508.h: 8346: };
[; ;pic16lf1508.h: 8347: struct {
[; ;pic16lf1508.h: 8348: unsigned LC4D1S :3;
[; ;pic16lf1508.h: 8349: unsigned :1;
[; ;pic16lf1508.h: 8350: unsigned LC4D2S :3;
[; ;pic16lf1508.h: 8351: };
[; ;pic16lf1508.h: 8352: } CLC4SEL0bits_t;
[; ;pic16lf1508.h: 8353: extern volatile CLC4SEL0bits_t CLC4SEL0bits @ 0xF2A;
[; ;pic16lf1508.h: 8427: extern volatile unsigned char CLC4SEL1 @ 0xF2B;
"8429
[; ;pic16lf1508.h: 8429: asm("CLC4SEL1 equ 0F2Bh");
[; <" CLC4SEL1 equ 0F2Bh ;# ">
[; ;pic16lf1508.h: 8432: typedef union {
[; ;pic16lf1508.h: 8433: struct {
[; ;pic16lf1508.h: 8434: unsigned LC4D3S0 :1;
[; ;pic16lf1508.h: 8435: unsigned LC4D3S1 :1;
[; ;pic16lf1508.h: 8436: unsigned LC4D3S2 :1;
[; ;pic16lf1508.h: 8437: unsigned :1;
[; ;pic16lf1508.h: 8438: unsigned LC4D4S0 :1;
[; ;pic16lf1508.h: 8439: unsigned LC4D4S1 :1;
[; ;pic16lf1508.h: 8440: unsigned LC4D4S2 :1;
[; ;pic16lf1508.h: 8441: };
[; ;pic16lf1508.h: 8442: struct {
[; ;pic16lf1508.h: 8443: unsigned D3S0 :1;
[; ;pic16lf1508.h: 8444: unsigned D3S1 :1;
[; ;pic16lf1508.h: 8445: unsigned D3S2 :1;
[; ;pic16lf1508.h: 8446: unsigned :1;
[; ;pic16lf1508.h: 8447: unsigned D4S0 :1;
[; ;pic16lf1508.h: 8448: unsigned D4S1 :1;
[; ;pic16lf1508.h: 8449: unsigned D4S2 :1;
[; ;pic16lf1508.h: 8450: };
[; ;pic16lf1508.h: 8451: struct {
[; ;pic16lf1508.h: 8452: unsigned LC4D3S :3;
[; ;pic16lf1508.h: 8453: unsigned :1;
[; ;pic16lf1508.h: 8454: unsigned LC4D4S :3;
[; ;pic16lf1508.h: 8455: };
[; ;pic16lf1508.h: 8456: } CLC4SEL1bits_t;
[; ;pic16lf1508.h: 8457: extern volatile CLC4SEL1bits_t CLC4SEL1bits @ 0xF2B;
[; ;pic16lf1508.h: 8531: extern volatile unsigned char CLC4GLS0 @ 0xF2C;
"8533
[; ;pic16lf1508.h: 8533: asm("CLC4GLS0 equ 0F2Ch");
[; <" CLC4GLS0 equ 0F2Ch ;# ">
[; ;pic16lf1508.h: 8536: typedef union {
[; ;pic16lf1508.h: 8537: struct {
[; ;pic16lf1508.h: 8538: unsigned LC4G1D1N :1;
[; ;pic16lf1508.h: 8539: unsigned LC4G1D1T :1;
[; ;pic16lf1508.h: 8540: unsigned LC4G1D2N :1;
[; ;pic16lf1508.h: 8541: unsigned LC4G1D2T :1;
[; ;pic16lf1508.h: 8542: unsigned LC4G1D3N :1;
[; ;pic16lf1508.h: 8543: unsigned LC4G1D3T :1;
[; ;pic16lf1508.h: 8544: unsigned LC4G1D4N :1;
[; ;pic16lf1508.h: 8545: unsigned LC4G1D4T :1;
[; ;pic16lf1508.h: 8546: };
[; ;pic16lf1508.h: 8547: struct {
[; ;pic16lf1508.h: 8548: unsigned D1N :1;
[; ;pic16lf1508.h: 8549: unsigned D1T :1;
[; ;pic16lf1508.h: 8550: unsigned D2N :1;
[; ;pic16lf1508.h: 8551: unsigned D2T :1;
[; ;pic16lf1508.h: 8552: unsigned D3N :1;
[; ;pic16lf1508.h: 8553: unsigned D3T :1;
[; ;pic16lf1508.h: 8554: unsigned D4N :1;
[; ;pic16lf1508.h: 8555: unsigned D4T :1;
[; ;pic16lf1508.h: 8556: };
[; ;pic16lf1508.h: 8557: } CLC4GLS0bits_t;
[; ;pic16lf1508.h: 8558: extern volatile CLC4GLS0bits_t CLC4GLS0bits @ 0xF2C;
[; ;pic16lf1508.h: 8642: extern volatile unsigned char CLC4GLS1 @ 0xF2D;
"8644
[; ;pic16lf1508.h: 8644: asm("CLC4GLS1 equ 0F2Dh");
[; <" CLC4GLS1 equ 0F2Dh ;# ">
[; ;pic16lf1508.h: 8647: typedef union {
[; ;pic16lf1508.h: 8648: struct {
[; ;pic16lf1508.h: 8649: unsigned LC4G2D1N :1;
[; ;pic16lf1508.h: 8650: unsigned LC4G2D1T :1;
[; ;pic16lf1508.h: 8651: unsigned LC4G2D2N :1;
[; ;pic16lf1508.h: 8652: unsigned LC4G2D2T :1;
[; ;pic16lf1508.h: 8653: unsigned LC4G2D3N :1;
[; ;pic16lf1508.h: 8654: unsigned LC4G2D3T :1;
[; ;pic16lf1508.h: 8655: unsigned LC4G2D4N :1;
[; ;pic16lf1508.h: 8656: unsigned LC4G2D4T :1;
[; ;pic16lf1508.h: 8657: };
[; ;pic16lf1508.h: 8658: struct {
[; ;pic16lf1508.h: 8659: unsigned D1N :1;
[; ;pic16lf1508.h: 8660: unsigned D1T :1;
[; ;pic16lf1508.h: 8661: unsigned D2N :1;
[; ;pic16lf1508.h: 8662: unsigned D2T :1;
[; ;pic16lf1508.h: 8663: unsigned D3N :1;
[; ;pic16lf1508.h: 8664: unsigned D3T :1;
[; ;pic16lf1508.h: 8665: unsigned D4N :1;
[; ;pic16lf1508.h: 8666: unsigned D4T :1;
[; ;pic16lf1508.h: 8667: };
[; ;pic16lf1508.h: 8668: } CLC4GLS1bits_t;
[; ;pic16lf1508.h: 8669: extern volatile CLC4GLS1bits_t CLC4GLS1bits @ 0xF2D;
[; ;pic16lf1508.h: 8753: extern volatile unsigned char CLC4GLS2 @ 0xF2E;
"8755
[; ;pic16lf1508.h: 8755: asm("CLC4GLS2 equ 0F2Eh");
[; <" CLC4GLS2 equ 0F2Eh ;# ">
[; ;pic16lf1508.h: 8758: typedef union {
[; ;pic16lf1508.h: 8759: struct {
[; ;pic16lf1508.h: 8760: unsigned LC4G3D1N :1;
[; ;pic16lf1508.h: 8761: unsigned LC4G3D1T :1;
[; ;pic16lf1508.h: 8762: unsigned LC4G3D2N :1;
[; ;pic16lf1508.h: 8763: unsigned LC4G3D2T :1;
[; ;pic16lf1508.h: 8764: unsigned LC4G3D3N :1;
[; ;pic16lf1508.h: 8765: unsigned LC4G3D3T :1;
[; ;pic16lf1508.h: 8766: unsigned LC4G3D4N :1;
[; ;pic16lf1508.h: 8767: unsigned LC4G3D4T :1;
[; ;pic16lf1508.h: 8768: };
[; ;pic16lf1508.h: 8769: struct {
[; ;pic16lf1508.h: 8770: unsigned D1N :1;
[; ;pic16lf1508.h: 8771: unsigned D1T :1;
[; ;pic16lf1508.h: 8772: unsigned D2N :1;
[; ;pic16lf1508.h: 8773: unsigned D2T :1;
[; ;pic16lf1508.h: 8774: unsigned D3N :1;
[; ;pic16lf1508.h: 8775: unsigned D3T :1;
[; ;pic16lf1508.h: 8776: unsigned D4N :1;
[; ;pic16lf1508.h: 8777: unsigned D4T :1;
[; ;pic16lf1508.h: 8778: };
[; ;pic16lf1508.h: 8779: } CLC4GLS2bits_t;
[; ;pic16lf1508.h: 8780: extern volatile CLC4GLS2bits_t CLC4GLS2bits @ 0xF2E;
[; ;pic16lf1508.h: 8864: extern volatile unsigned char CLC4GLS3 @ 0xF2F;
"8866
[; ;pic16lf1508.h: 8866: asm("CLC4GLS3 equ 0F2Fh");
[; <" CLC4GLS3 equ 0F2Fh ;# ">
[; ;pic16lf1508.h: 8869: typedef union {
[; ;pic16lf1508.h: 8870: struct {
[; ;pic16lf1508.h: 8871: unsigned LC4G4D1N :1;
[; ;pic16lf1508.h: 8872: unsigned LC4G4D1T :1;
[; ;pic16lf1508.h: 8873: unsigned LC4G4D2N :1;
[; ;pic16lf1508.h: 8874: unsigned LC4G4D2T :1;
[; ;pic16lf1508.h: 8875: unsigned LC4G4D3N :1;
[; ;pic16lf1508.h: 8876: unsigned LC4G4D3T :1;
[; ;pic16lf1508.h: 8877: unsigned LC4G4D4N :1;
[; ;pic16lf1508.h: 8878: unsigned LC4G4D4T :1;
[; ;pic16lf1508.h: 8879: };
[; ;pic16lf1508.h: 8880: struct {
[; ;pic16lf1508.h: 8881: unsigned G4D1N :1;
[; ;pic16lf1508.h: 8882: unsigned G4D1T :1;
[; ;pic16lf1508.h: 8883: unsigned G4D2N :1;
[; ;pic16lf1508.h: 8884: unsigned G4D2T :1;
[; ;pic16lf1508.h: 8885: unsigned G4D3N :1;
[; ;pic16lf1508.h: 8886: unsigned G4D3T :1;
[; ;pic16lf1508.h: 8887: unsigned G4D4N :1;
[; ;pic16lf1508.h: 8888: unsigned G4D4T :1;
[; ;pic16lf1508.h: 8889: };
[; ;pic16lf1508.h: 8890: } CLC4GLS3bits_t;
[; ;pic16lf1508.h: 8891: extern volatile CLC4GLS3bits_t CLC4GLS3bits @ 0xF2F;
[; ;pic16lf1508.h: 8975: extern volatile unsigned char ICDIO @ 0xF8C;
"8977
[; ;pic16lf1508.h: 8977: asm("ICDIO equ 0F8Ch");
[; <" ICDIO equ 0F8Ch ;# ">
[; ;pic16lf1508.h: 8980: typedef union {
[; ;pic16lf1508.h: 8981: struct {
[; ;pic16lf1508.h: 8982: unsigned :2;
[; ;pic16lf1508.h: 8983: unsigned TRIS_ICDCLK :1;
[; ;pic16lf1508.h: 8984: unsigned TRIS_ICDDAT :1;
[; ;pic16lf1508.h: 8985: unsigned LAT_ICDCLK :1;
[; ;pic16lf1508.h: 8986: unsigned LAT_ICDDAT :1;
[; ;pic16lf1508.h: 8987: unsigned PORT_ICDCLK :1;
[; ;pic16lf1508.h: 8988: unsigned PORT_ICDDAT :1;
[; ;pic16lf1508.h: 8989: };
[; ;pic16lf1508.h: 8990: } ICDIObits_t;
[; ;pic16lf1508.h: 8991: extern volatile ICDIObits_t ICDIObits @ 0xF8C;
[; ;pic16lf1508.h: 9025: extern volatile unsigned char ICDCON0 @ 0xF8D;
"9027
[; ;pic16lf1508.h: 9027: asm("ICDCON0 equ 0F8Dh");
[; <" ICDCON0 equ 0F8Dh ;# ">
[; ;pic16lf1508.h: 9030: typedef union {
[; ;pic16lf1508.h: 9031: struct {
[; ;pic16lf1508.h: 9032: unsigned RSTVEC :1;
[; ;pic16lf1508.h: 9033: unsigned :2;
[; ;pic16lf1508.h: 9034: unsigned DBGINEX :1;
[; ;pic16lf1508.h: 9035: unsigned :1;
[; ;pic16lf1508.h: 9036: unsigned SSTEP :1;
[; ;pic16lf1508.h: 9037: unsigned FREEZ :1;
[; ;pic16lf1508.h: 9038: unsigned INBUG :1;
[; ;pic16lf1508.h: 9039: };
[; ;pic16lf1508.h: 9040: } ICDCON0bits_t;
[; ;pic16lf1508.h: 9041: extern volatile ICDCON0bits_t ICDCON0bits @ 0xF8D;
[; ;pic16lf1508.h: 9070: extern volatile unsigned char ICDSTAT @ 0xF91;
"9072
[; ;pic16lf1508.h: 9072: asm("ICDSTAT equ 0F91h");
[; <" ICDSTAT equ 0F91h ;# ">
[; ;pic16lf1508.h: 9075: typedef union {
[; ;pic16lf1508.h: 9076: struct {
[; ;pic16lf1508.h: 9077: unsigned :1;
[; ;pic16lf1508.h: 9078: unsigned USRHLTF :1;
[; ;pic16lf1508.h: 9079: unsigned :4;
[; ;pic16lf1508.h: 9080: unsigned TRP0HLTF :1;
[; ;pic16lf1508.h: 9081: unsigned TRP1HLTF :1;
[; ;pic16lf1508.h: 9082: };
[; ;pic16lf1508.h: 9083: } ICDSTATbits_t;
[; ;pic16lf1508.h: 9084: extern volatile ICDSTATbits_t ICDSTATbits @ 0xF91;
[; ;pic16lf1508.h: 9103: extern volatile unsigned char DEVSEL @ 0xF95;
"9105
[; ;pic16lf1508.h: 9105: asm("DEVSEL equ 0F95h");
[; <" DEVSEL equ 0F95h ;# ">
[; ;pic16lf1508.h: 9108: typedef union {
[; ;pic16lf1508.h: 9109: struct {
[; ;pic16lf1508.h: 9110: unsigned DEVSEL0 :1;
[; ;pic16lf1508.h: 9111: unsigned DEVSEL1 :1;
[; ;pic16lf1508.h: 9112: unsigned DEVSEL2 :1;
[; ;pic16lf1508.h: 9113: };
[; ;pic16lf1508.h: 9114: } DEVSELbits_t;
[; ;pic16lf1508.h: 9115: extern volatile DEVSELbits_t DEVSELbits @ 0xF95;
[; ;pic16lf1508.h: 9134: extern volatile unsigned char ICDINSTL @ 0xF96;
"9136
[; ;pic16lf1508.h: 9136: asm("ICDINSTL equ 0F96h");
[; <" ICDINSTL equ 0F96h ;# ">
[; ;pic16lf1508.h: 9139: typedef union {
[; ;pic16lf1508.h: 9140: struct {
[; ;pic16lf1508.h: 9141: unsigned DBGIN0 :1;
[; ;pic16lf1508.h: 9142: unsigned DBGIN1 :1;
[; ;pic16lf1508.h: 9143: unsigned DBGIN2 :1;
[; ;pic16lf1508.h: 9144: unsigned DBGIN3 :1;
[; ;pic16lf1508.h: 9145: unsigned DBGIN4 :1;
[; ;pic16lf1508.h: 9146: unsigned DBGIN5 :1;
[; ;pic16lf1508.h: 9147: unsigned DBGIN6 :1;
[; ;pic16lf1508.h: 9148: unsigned DBGIN7 :1;
[; ;pic16lf1508.h: 9149: };
[; ;pic16lf1508.h: 9150: } ICDINSTLbits_t;
[; ;pic16lf1508.h: 9151: extern volatile ICDINSTLbits_t ICDINSTLbits @ 0xF96;
[; ;pic16lf1508.h: 9195: extern volatile unsigned char ICDINSTH @ 0xF97;
"9197
[; ;pic16lf1508.h: 9197: asm("ICDINSTH equ 0F97h");
[; <" ICDINSTH equ 0F97h ;# ">
[; ;pic16lf1508.h: 9200: typedef union {
[; ;pic16lf1508.h: 9201: struct {
[; ;pic16lf1508.h: 9202: unsigned DBGIN8 :1;
[; ;pic16lf1508.h: 9203: unsigned DBGIN9 :1;
[; ;pic16lf1508.h: 9204: unsigned DBGIN10 :1;
[; ;pic16lf1508.h: 9205: unsigned DBGIN11 :1;
[; ;pic16lf1508.h: 9206: unsigned DBGIN12 :1;
[; ;pic16lf1508.h: 9207: unsigned DBGIN13 :1;
[; ;pic16lf1508.h: 9208: };
[; ;pic16lf1508.h: 9209: } ICDINSTHbits_t;
[; ;pic16lf1508.h: 9210: extern volatile ICDINSTHbits_t ICDINSTHbits @ 0xF97;
[; ;pic16lf1508.h: 9244: extern volatile unsigned char ICDBK0CON @ 0xF9C;
"9246
[; ;pic16lf1508.h: 9246: asm("ICDBK0CON equ 0F9Ch");
[; <" ICDBK0CON equ 0F9Ch ;# ">
[; ;pic16lf1508.h: 9249: typedef union {
[; ;pic16lf1508.h: 9250: struct {
[; ;pic16lf1508.h: 9251: unsigned BKHLT :1;
[; ;pic16lf1508.h: 9252: unsigned :6;
[; ;pic16lf1508.h: 9253: unsigned BKEN :1;
[; ;pic16lf1508.h: 9254: };
[; ;pic16lf1508.h: 9255: } ICDBK0CONbits_t;
[; ;pic16lf1508.h: 9256: extern volatile ICDBK0CONbits_t ICDBK0CONbits @ 0xF9C;
[; ;pic16lf1508.h: 9270: extern volatile unsigned char ICDBK0L @ 0xF9D;
"9272
[; ;pic16lf1508.h: 9272: asm("ICDBK0L equ 0F9Dh");
[; <" ICDBK0L equ 0F9Dh ;# ">
[; ;pic16lf1508.h: 9275: typedef union {
[; ;pic16lf1508.h: 9276: struct {
[; ;pic16lf1508.h: 9277: unsigned BKA0 :1;
[; ;pic16lf1508.h: 9278: unsigned BKA1 :1;
[; ;pic16lf1508.h: 9279: unsigned BKA2 :1;
[; ;pic16lf1508.h: 9280: unsigned BKA3 :1;
[; ;pic16lf1508.h: 9281: unsigned BKA4 :1;
[; ;pic16lf1508.h: 9282: unsigned BKA5 :1;
[; ;pic16lf1508.h: 9283: unsigned BKA6 :1;
[; ;pic16lf1508.h: 9284: unsigned BKA7 :1;
[; ;pic16lf1508.h: 9285: };
[; ;pic16lf1508.h: 9286: } ICDBK0Lbits_t;
[; ;pic16lf1508.h: 9287: extern volatile ICDBK0Lbits_t ICDBK0Lbits @ 0xF9D;
[; ;pic16lf1508.h: 9331: extern volatile unsigned char ICDBK0H @ 0xF9E;
"9333
[; ;pic16lf1508.h: 9333: asm("ICDBK0H equ 0F9Eh");
[; <" ICDBK0H equ 0F9Eh ;# ">
[; ;pic16lf1508.h: 9336: typedef union {
[; ;pic16lf1508.h: 9337: struct {
[; ;pic16lf1508.h: 9338: unsigned BKA8 :1;
[; ;pic16lf1508.h: 9339: unsigned BKA9 :1;
[; ;pic16lf1508.h: 9340: unsigned BKA10 :1;
[; ;pic16lf1508.h: 9341: unsigned BKA11 :1;
[; ;pic16lf1508.h: 9342: unsigned BKA12 :1;
[; ;pic16lf1508.h: 9343: unsigned BKA13 :1;
[; ;pic16lf1508.h: 9344: unsigned BKA14 :1;
[; ;pic16lf1508.h: 9345: };
[; ;pic16lf1508.h: 9346: } ICDBK0Hbits_t;
[; ;pic16lf1508.h: 9347: extern volatile ICDBK0Hbits_t ICDBK0Hbits @ 0xF9E;
[; ;pic16lf1508.h: 9386: extern volatile unsigned char BSRICDSHAD @ 0xFE3;
"9388
[; ;pic16lf1508.h: 9388: asm("BSRICDSHAD equ 0FE3h");
[; <" BSRICDSHAD equ 0FE3h ;# ">
[; ;pic16lf1508.h: 9391: typedef union {
[; ;pic16lf1508.h: 9392: struct {
[; ;pic16lf1508.h: 9393: unsigned BSR_ICDSHAD :5;
[; ;pic16lf1508.h: 9394: };
[; ;pic16lf1508.h: 9395: } BSRICDSHADbits_t;
[; ;pic16lf1508.h: 9396: extern volatile BSRICDSHADbits_t BSRICDSHADbits @ 0xFE3;
[; ;pic16lf1508.h: 9405: extern volatile unsigned char STATUS_SHAD @ 0xFE4;
"9407
[; ;pic16lf1508.h: 9407: asm("STATUS_SHAD equ 0FE4h");
[; <" STATUS_SHAD equ 0FE4h ;# ">
[; ;pic16lf1508.h: 9410: typedef union {
[; ;pic16lf1508.h: 9411: struct {
[; ;pic16lf1508.h: 9412: unsigned C_SHAD :1;
[; ;pic16lf1508.h: 9413: unsigned DC_SHAD :1;
[; ;pic16lf1508.h: 9414: unsigned Z_SHAD :1;
[; ;pic16lf1508.h: 9415: };
[; ;pic16lf1508.h: 9416: } STATUS_SHADbits_t;
[; ;pic16lf1508.h: 9417: extern volatile STATUS_SHADbits_t STATUS_SHADbits @ 0xFE4;
[; ;pic16lf1508.h: 9436: extern volatile unsigned char WREG_SHAD @ 0xFE5;
"9438
[; ;pic16lf1508.h: 9438: asm("WREG_SHAD equ 0FE5h");
[; <" WREG_SHAD equ 0FE5h ;# ">
[; ;pic16lf1508.h: 9441: typedef union {
[; ;pic16lf1508.h: 9442: struct {
[; ;pic16lf1508.h: 9443: unsigned WREG_SHAD :8;
[; ;pic16lf1508.h: 9444: };
[; ;pic16lf1508.h: 9445: } WREG_SHADbits_t;
[; ;pic16lf1508.h: 9446: extern volatile WREG_SHADbits_t WREG_SHADbits @ 0xFE5;
[; ;pic16lf1508.h: 9455: extern volatile unsigned char BSR_SHAD @ 0xFE6;
"9457
[; ;pic16lf1508.h: 9457: asm("BSR_SHAD equ 0FE6h");
[; <" BSR_SHAD equ 0FE6h ;# ">
[; ;pic16lf1508.h: 9460: typedef union {
[; ;pic16lf1508.h: 9461: struct {
[; ;pic16lf1508.h: 9462: unsigned BSR_SHAD :5;
[; ;pic16lf1508.h: 9463: };
[; ;pic16lf1508.h: 9464: } BSR_SHADbits_t;
[; ;pic16lf1508.h: 9465: extern volatile BSR_SHADbits_t BSR_SHADbits @ 0xFE6;
[; ;pic16lf1508.h: 9474: extern volatile unsigned char PCLATH_SHAD @ 0xFE7;
"9476
[; ;pic16lf1508.h: 9476: asm("PCLATH_SHAD equ 0FE7h");
[; <" PCLATH_SHAD equ 0FE7h ;# ">
[; ;pic16lf1508.h: 9479: typedef union {
[; ;pic16lf1508.h: 9480: struct {
[; ;pic16lf1508.h: 9481: unsigned PCLATH_SHAD :7;
[; ;pic16lf1508.h: 9482: };
[; ;pic16lf1508.h: 9483: } PCLATH_SHADbits_t;
[; ;pic16lf1508.h: 9484: extern volatile PCLATH_SHADbits_t PCLATH_SHADbits @ 0xFE7;
[; ;pic16lf1508.h: 9493: extern volatile unsigned char FSR0L_SHAD @ 0xFE8;
"9495
[; ;pic16lf1508.h: 9495: asm("FSR0L_SHAD equ 0FE8h");
[; <" FSR0L_SHAD equ 0FE8h ;# ">
[; ;pic16lf1508.h: 9498: typedef union {
[; ;pic16lf1508.h: 9499: struct {
[; ;pic16lf1508.h: 9500: unsigned FSR0L_SHAD :8;
[; ;pic16lf1508.h: 9501: };
[; ;pic16lf1508.h: 9502: } FSR0L_SHADbits_t;
[; ;pic16lf1508.h: 9503: extern volatile FSR0L_SHADbits_t FSR0L_SHADbits @ 0xFE8;
[; ;pic16lf1508.h: 9512: extern volatile unsigned char FSR0H_SHAD @ 0xFE9;
"9514
[; ;pic16lf1508.h: 9514: asm("FSR0H_SHAD equ 0FE9h");
[; <" FSR0H_SHAD equ 0FE9h ;# ">
[; ;pic16lf1508.h: 9517: typedef union {
[; ;pic16lf1508.h: 9518: struct {
[; ;pic16lf1508.h: 9519: unsigned FSR0H_SHAD :8;
[; ;pic16lf1508.h: 9520: };
[; ;pic16lf1508.h: 9521: } FSR0H_SHADbits_t;
[; ;pic16lf1508.h: 9522: extern volatile FSR0H_SHADbits_t FSR0H_SHADbits @ 0xFE9;
[; ;pic16lf1508.h: 9531: extern volatile unsigned char FSR1L_SHAD @ 0xFEA;
"9533
[; ;pic16lf1508.h: 9533: asm("FSR1L_SHAD equ 0FEAh");
[; <" FSR1L_SHAD equ 0FEAh ;# ">
[; ;pic16lf1508.h: 9536: typedef union {
[; ;pic16lf1508.h: 9537: struct {
[; ;pic16lf1508.h: 9538: unsigned FSR1L_SHAD :8;
[; ;pic16lf1508.h: 9539: };
[; ;pic16lf1508.h: 9540: } FSR1L_SHADbits_t;
[; ;pic16lf1508.h: 9541: extern volatile FSR1L_SHADbits_t FSR1L_SHADbits @ 0xFEA;
[; ;pic16lf1508.h: 9550: extern volatile unsigned char FSR1H_SHAD @ 0xFEB;
"9552
[; ;pic16lf1508.h: 9552: asm("FSR1H_SHAD equ 0FEBh");
[; <" FSR1H_SHAD equ 0FEBh ;# ">
[; ;pic16lf1508.h: 9555: typedef union {
[; ;pic16lf1508.h: 9556: struct {
[; ;pic16lf1508.h: 9557: unsigned FSR1H_SHAD :8;
[; ;pic16lf1508.h: 9558: };
[; ;pic16lf1508.h: 9559: } FSR1H_SHADbits_t;
[; ;pic16lf1508.h: 9560: extern volatile FSR1H_SHADbits_t FSR1H_SHADbits @ 0xFEB;
[; ;pic16lf1508.h: 9569: extern volatile unsigned char STKPTR @ 0xFED;
"9571
[; ;pic16lf1508.h: 9571: asm("STKPTR equ 0FEDh");
[; <" STKPTR equ 0FEDh ;# ">
[; ;pic16lf1508.h: 9574: typedef union {
[; ;pic16lf1508.h: 9575: struct {
[; ;pic16lf1508.h: 9576: unsigned STKPTR :5;
[; ;pic16lf1508.h: 9577: };
[; ;pic16lf1508.h: 9578: } STKPTRbits_t;
[; ;pic16lf1508.h: 9579: extern volatile STKPTRbits_t STKPTRbits @ 0xFED;
[; ;pic16lf1508.h: 9588: extern volatile unsigned char TOSL @ 0xFEE;
"9590
[; ;pic16lf1508.h: 9590: asm("TOSL equ 0FEEh");
[; <" TOSL equ 0FEEh ;# ">
[; ;pic16lf1508.h: 9593: typedef union {
[; ;pic16lf1508.h: 9594: struct {
[; ;pic16lf1508.h: 9595: unsigned TOSL :8;
[; ;pic16lf1508.h: 9596: };
[; ;pic16lf1508.h: 9597: } TOSLbits_t;
[; ;pic16lf1508.h: 9598: extern volatile TOSLbits_t TOSLbits @ 0xFEE;
[; ;pic16lf1508.h: 9607: extern volatile unsigned char TOSH @ 0xFEF;
"9609
[; ;pic16lf1508.h: 9609: asm("TOSH equ 0FEFh");
[; <" TOSH equ 0FEFh ;# ">
[; ;pic16lf1508.h: 9612: typedef union {
[; ;pic16lf1508.h: 9613: struct {
[; ;pic16lf1508.h: 9614: unsigned TOSH :7;
[; ;pic16lf1508.h: 9615: };
[; ;pic16lf1508.h: 9616: } TOSHbits_t;
[; ;pic16lf1508.h: 9617: extern volatile TOSHbits_t TOSHbits @ 0xFEF;
[; ;pic16lf1508.h: 9632: extern volatile __bit ABDEN @ (((unsigned) &BAUDCON)*8) + 0;
[; ;pic16lf1508.h: 9634: extern volatile __bit ABDOVF @ (((unsigned) &BAUDCON)*8) + 7;
[; ;pic16lf1508.h: 9636: extern volatile __bit ACKDT @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic16lf1508.h: 9638: extern volatile __bit ACKEN @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic16lf1508.h: 9640: extern volatile __bit ACKSTAT @ (((unsigned) &SSP1CON2)*8) + 6;
[; ;pic16lf1508.h: 9642: extern volatile __bit ACKTIM @ (((unsigned) &SSP1CON3)*8) + 7;
[; ;pic16lf1508.h: 9644: extern volatile __bit ADDEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic16lf1508.h: 9646: extern volatile __bit ADFM @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic16lf1508.h: 9648: extern volatile __bit ADFVR0 @ (((unsigned) &FVRCON)*8) + 0;
[; ;pic16lf1508.h: 9650: extern volatile __bit ADFVR1 @ (((unsigned) &FVRCON)*8) + 1;
[; ;pic16lf1508.h: 9652: extern volatile __bit ADGO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16lf1508.h: 9654: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic16lf1508.h: 9656: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic16lf1508.h: 9658: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic16lf1508.h: 9660: extern volatile __bit ADPREF0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic16lf1508.h: 9662: extern volatile __bit ADPREF1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic16lf1508.h: 9664: extern volatile __bit AHEN @ (((unsigned) &SSP1CON3)*8) + 1;
[; ;pic16lf1508.h: 9666: extern volatile __bit ANSA0 @ (((unsigned) &ANSELA)*8) + 0;
[; ;pic16lf1508.h: 9668: extern volatile __bit ANSA1 @ (((unsigned) &ANSELA)*8) + 1;
[; ;pic16lf1508.h: 9670: extern volatile __bit ANSA2 @ (((unsigned) &ANSELA)*8) + 2;
[; ;pic16lf1508.h: 9672: extern volatile __bit ANSA4 @ (((unsigned) &ANSELA)*8) + 4;
[; ;pic16lf1508.h: 9674: extern volatile __bit ANSB4 @ (((unsigned) &ANSELB)*8) + 4;
[; ;pic16lf1508.h: 9676: extern volatile __bit ANSB5 @ (((unsigned) &ANSELB)*8) + 5;
[; ;pic16lf1508.h: 9678: extern volatile __bit ANSC0 @ (((unsigned) &ANSELC)*8) + 0;
[; ;pic16lf1508.h: 9680: extern volatile __bit ANSC1 @ (((unsigned) &ANSELC)*8) + 1;
[; ;pic16lf1508.h: 9682: extern volatile __bit ANSC2 @ (((unsigned) &ANSELC)*8) + 2;
[; ;pic16lf1508.h: 9684: extern volatile __bit ANSC3 @ (((unsigned) &ANSELC)*8) + 3;
[; ;pic16lf1508.h: 9686: extern volatile __bit ANSC6 @ (((unsigned) &ANSELC)*8) + 6;
[; ;pic16lf1508.h: 9688: extern volatile __bit ANSC7 @ (((unsigned) &ANSELC)*8) + 7;
[; ;pic16lf1508.h: 9690: extern volatile __bit BCL1IE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic16lf1508.h: 9692: extern volatile __bit BCL1IF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic16lf1508.h: 9694: extern volatile __bit BF @ (((unsigned) &SSP1STAT)*8) + 0;
[; ;pic16lf1508.h: 9696: extern volatile __bit BKA0 @ (((unsigned) &ICDBK0L)*8) + 0;
[; ;pic16lf1508.h: 9698: extern volatile __bit BKA1 @ (((unsigned) &ICDBK0L)*8) + 1;
[; ;pic16lf1508.h: 9700: extern volatile __bit BKA10 @ (((unsigned) &ICDBK0H)*8) + 2;
[; ;pic16lf1508.h: 9702: extern volatile __bit BKA11 @ (((unsigned) &ICDBK0H)*8) + 3;
[; ;pic16lf1508.h: 9704: extern volatile __bit BKA12 @ (((unsigned) &ICDBK0H)*8) + 4;
[; ;pic16lf1508.h: 9706: extern volatile __bit BKA13 @ (((unsigned) &ICDBK0H)*8) + 5;
[; ;pic16lf1508.h: 9708: extern volatile __bit BKA14 @ (((unsigned) &ICDBK0H)*8) + 6;
[; ;pic16lf1508.h: 9710: extern volatile __bit BKA2 @ (((unsigned) &ICDBK0L)*8) + 2;
[; ;pic16lf1508.h: 9712: extern volatile __bit BKA3 @ (((unsigned) &ICDBK0L)*8) + 3;
[; ;pic16lf1508.h: 9714: extern volatile __bit BKA4 @ (((unsigned) &ICDBK0L)*8) + 4;
[; ;pic16lf1508.h: 9716: extern volatile __bit BKA5 @ (((unsigned) &ICDBK0L)*8) + 5;
[; ;pic16lf1508.h: 9718: extern volatile __bit BKA6 @ (((unsigned) &ICDBK0L)*8) + 6;
[; ;pic16lf1508.h: 9720: extern volatile __bit BKA7 @ (((unsigned) &ICDBK0L)*8) + 7;
[; ;pic16lf1508.h: 9722: extern volatile __bit BKA8 @ (((unsigned) &ICDBK0H)*8) + 0;
[; ;pic16lf1508.h: 9724: extern volatile __bit BKA9 @ (((unsigned) &ICDBK0H)*8) + 1;
[; ;pic16lf1508.h: 9726: extern volatile __bit BKEN @ (((unsigned) &ICDBK0CON)*8) + 7;
[; ;pic16lf1508.h: 9728: extern volatile __bit BKHLT @ (((unsigned) &ICDBK0CON)*8) + 0;
[; ;pic16lf1508.h: 9730: extern volatile __bit BOEN @ (((unsigned) &SSP1CON3)*8) + 4;
[; ;pic16lf1508.h: 9732: extern volatile __bit BORFS @ (((unsigned) &BORCON)*8) + 6;
[; ;pic16lf1508.h: 9734: extern volatile __bit BORRDY @ (((unsigned) &BORCON)*8) + 0;
[; ;pic16lf1508.h: 9736: extern volatile __bit BRG16 @ (((unsigned) &BAUDCON)*8) + 3;
[; ;pic16lf1508.h: 9738: extern volatile __bit BRGH @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic16lf1508.h: 9740: extern volatile __bit BSR0 @ (((unsigned) &BSR)*8) + 0;
[; ;pic16lf1508.h: 9742: extern volatile __bit BSR1 @ (((unsigned) &BSR)*8) + 1;
[; ;pic16lf1508.h: 9744: extern volatile __bit BSR2 @ (((unsigned) &BSR)*8) + 2;
[; ;pic16lf1508.h: 9746: extern volatile __bit BSR3 @ (((unsigned) &BSR)*8) + 3;
[; ;pic16lf1508.h: 9748: extern volatile __bit BSR4 @ (((unsigned) &BSR)*8) + 4;
[; ;pic16lf1508.h: 9750: extern volatile __bit C1HYS @ (((unsigned) &CM1CON0)*8) + 1;
[; ;pic16lf1508.h: 9752: extern volatile __bit C1IE @ (((unsigned) &PIE2)*8) + 5;
[; ;pic16lf1508.h: 9754: extern volatile __bit C1IF @ (((unsigned) &PIR2)*8) + 5;
[; ;pic16lf1508.h: 9756: extern volatile __bit C1INTN @ (((unsigned) &CM1CON1)*8) + 6;
[; ;pic16lf1508.h: 9758: extern volatile __bit C1INTP @ (((unsigned) &CM1CON1)*8) + 7;
[; ;pic16lf1508.h: 9760: extern volatile __bit C1NCH0 @ (((unsigned) &CM1CON1)*8) + 0;
[; ;pic16lf1508.h: 9762: extern volatile __bit C1NCH1 @ (((unsigned) &CM1CON1)*8) + 1;
[; ;pic16lf1508.h: 9764: extern volatile __bit C1NCH2 @ (((unsigned) &CM1CON1)*8) + 2;
[; ;pic16lf1508.h: 9766: extern volatile __bit C1OE @ (((unsigned) &CM1CON0)*8) + 5;
[; ;pic16lf1508.h: 9768: extern volatile __bit C1ON @ (((unsigned) &CM1CON0)*8) + 7;
[; ;pic16lf1508.h: 9770: extern volatile __bit C1OUT @ (((unsigned) &CM1CON0)*8) + 6;
[; ;pic16lf1508.h: 9772: extern volatile __bit C1PCH0 @ (((unsigned) &CM1CON1)*8) + 4;
[; ;pic16lf1508.h: 9774: extern volatile __bit C1PCH1 @ (((unsigned) &CM1CON1)*8) + 5;
[; ;pic16lf1508.h: 9776: extern volatile __bit C1POL @ (((unsigned) &CM1CON0)*8) + 4;
[; ;pic16lf1508.h: 9778: extern volatile __bit C1SP @ (((unsigned) &CM1CON0)*8) + 2;
[; ;pic16lf1508.h: 9780: extern volatile __bit C1SYNC @ (((unsigned) &CM1CON0)*8) + 0;
[; ;pic16lf1508.h: 9782: extern volatile __bit C2HYS @ (((unsigned) &CM2CON0)*8) + 1;
[; ;pic16lf1508.h: 9784: extern volatile __bit C2IE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic16lf1508.h: 9786: extern volatile __bit C2IF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic16lf1508.h: 9788: extern volatile __bit C2INTN @ (((unsigned) &CM2CON1)*8) + 6;
[; ;pic16lf1508.h: 9790: extern volatile __bit C2INTP @ (((unsigned) &CM2CON1)*8) + 7;
[; ;pic16lf1508.h: 9792: extern volatile __bit C2NCH0 @ (((unsigned) &CM2CON1)*8) + 0;
[; ;pic16lf1508.h: 9794: extern volatile __bit C2NCH1 @ (((unsigned) &CM2CON1)*8) + 1;
[; ;pic16lf1508.h: 9796: extern volatile __bit C2NCH2 @ (((unsigned) &CM2CON1)*8) + 2;
[; ;pic16lf1508.h: 9798: extern volatile __bit C2OE @ (((unsigned) &CM2CON0)*8) + 5;
[; ;pic16lf1508.h: 9800: extern volatile __bit C2ON @ (((unsigned) &CM2CON0)*8) + 7;
[; ;pic16lf1508.h: 9802: extern volatile __bit C2OUT @ (((unsigned) &CM2CON0)*8) + 6;
[; ;pic16lf1508.h: 9804: extern volatile __bit C2PCH0 @ (((unsigned) &CM2CON1)*8) + 4;
[; ;pic16lf1508.h: 9806: extern volatile __bit C2PCH1 @ (((unsigned) &CM2CON1)*8) + 5;
[; ;pic16lf1508.h: 9808: extern volatile __bit C2POL @ (((unsigned) &CM2CON0)*8) + 4;
[; ;pic16lf1508.h: 9810: extern volatile __bit C2SP @ (((unsigned) &CM2CON0)*8) + 2;
[; ;pic16lf1508.h: 9812: extern volatile __bit C2SYNC @ (((unsigned) &CM2CON0)*8) + 0;
[; ;pic16lf1508.h: 9814: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic16lf1508.h: 9816: extern volatile __bit CDAFVR0 @ (((unsigned) &FVRCON)*8) + 2;
[; ;pic16lf1508.h: 9818: extern volatile __bit CDAFVR1 @ (((unsigned) &FVRCON)*8) + 3;
[; ;pic16lf1508.h: 9820: extern volatile __bit CFGS @ (((unsigned) &PMCON1)*8) + 6;
[; ;pic16lf1508.h: 9822: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic16lf1508.h: 9824: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic16lf1508.h: 9826: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic16lf1508.h: 9828: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic16lf1508.h: 9830: extern volatile __bit CHS4 @ (((unsigned) &ADCON0)*8) + 6;
[; ;pic16lf1508.h: 9832: extern volatile __bit CKE @ (((unsigned) &SSP1STAT)*8) + 6;
[; ;pic16lf1508.h: 9834: extern volatile __bit CKP @ (((unsigned) &SSP1CON1)*8) + 4;
[; ;pic16lf1508.h: 9836: extern volatile __bit CLC1IE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic16lf1508.h: 9838: extern volatile __bit CLC1IF @ (((unsigned) &PIR3)*8) + 0;
[; ;pic16lf1508.h: 9840: extern volatile __bit CLC1SEL @ (((unsigned) &APFCON)*8) + 1;
[; ;pic16lf1508.h: 9842: extern volatile __bit CLC2IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic16lf1508.h: 9844: extern volatile __bit CLC2IF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic16lf1508.h: 9846: extern volatile __bit CLC3IE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic16lf1508.h: 9848: extern volatile __bit CLC3IF @ (((unsigned) &PIR3)*8) + 2;
[; ;pic16lf1508.h: 9850: extern volatile __bit CLC4IE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic16lf1508.h: 9852: extern volatile __bit CLC4IF @ (((unsigned) &PIR3)*8) + 3;
[; ;pic16lf1508.h: 9854: extern volatile __bit CREN @ (((unsigned) &RCSTA)*8) + 4;
[; ;pic16lf1508.h: 9856: extern volatile __bit CSRC @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic16lf1508.h: 9858: extern volatile __bit CWG1DBF0 @ (((unsigned) &CWG1DBF)*8) + 0;
[; ;pic16lf1508.h: 9860: extern volatile __bit CWG1DBF1 @ (((unsigned) &CWG1DBF)*8) + 1;
[; ;pic16lf1508.h: 9862: extern volatile __bit CWG1DBF2 @ (((unsigned) &CWG1DBF)*8) + 2;
[; ;pic16lf1508.h: 9864: extern volatile __bit CWG1DBF3 @ (((unsigned) &CWG1DBF)*8) + 3;
[; ;pic16lf1508.h: 9866: extern volatile __bit CWG1DBF4 @ (((unsigned) &CWG1DBF)*8) + 4;
[; ;pic16lf1508.h: 9868: extern volatile __bit CWG1DBF5 @ (((unsigned) &CWG1DBF)*8) + 5;
[; ;pic16lf1508.h: 9870: extern volatile __bit CWG1DBR0 @ (((unsigned) &CWG1DBR)*8) + 0;
[; ;pic16lf1508.h: 9872: extern volatile __bit CWG1DBR1 @ (((unsigned) &CWG1DBR)*8) + 1;
[; ;pic16lf1508.h: 9874: extern volatile __bit CWG1DBR2 @ (((unsigned) &CWG1DBR)*8) + 2;
[; ;pic16lf1508.h: 9876: extern volatile __bit CWG1DBR3 @ (((unsigned) &CWG1DBR)*8) + 3;
[; ;pic16lf1508.h: 9878: extern volatile __bit CWG1DBR4 @ (((unsigned) &CWG1DBR)*8) + 4;
[; ;pic16lf1508.h: 9880: extern volatile __bit CWG1DBR5 @ (((unsigned) &CWG1DBR)*8) + 5;
[; ;pic16lf1508.h: 9882: extern volatile __bit C_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 0;
[; ;pic16lf1508.h: 9884: extern volatile __bit DACEN @ (((unsigned) &DACCON0)*8) + 7;
[; ;pic16lf1508.h: 9886: extern volatile __bit DACOE1 @ (((unsigned) &DACCON0)*8) + 5;
[; ;pic16lf1508.h: 9888: extern volatile __bit DACOE2 @ (((unsigned) &DACCON0)*8) + 4;
[; ;pic16lf1508.h: 9890: extern volatile __bit DACPSS @ (((unsigned) &DACCON0)*8) + 2;
[; ;pic16lf1508.h: 9892: extern volatile __bit DACR0 @ (((unsigned) &DACCON1)*8) + 0;
[; ;pic16lf1508.h: 9894: extern volatile __bit DACR1 @ (((unsigned) &DACCON1)*8) + 1;
[; ;pic16lf1508.h: 9896: extern volatile __bit DACR2 @ (((unsigned) &DACCON1)*8) + 2;
[; ;pic16lf1508.h: 9898: extern volatile __bit DACR3 @ (((unsigned) &DACCON1)*8) + 3;
[; ;pic16lf1508.h: 9900: extern volatile __bit DACR4 @ (((unsigned) &DACCON1)*8) + 4;
[; ;pic16lf1508.h: 9902: extern volatile __bit DBGIN0 @ (((unsigned) &ICDINSTL)*8) + 0;
[; ;pic16lf1508.h: 9904: extern volatile __bit DBGIN1 @ (((unsigned) &ICDINSTL)*8) + 1;
[; ;pic16lf1508.h: 9906: extern volatile __bit DBGIN10 @ (((unsigned) &ICDINSTH)*8) + 2;
[; ;pic16lf1508.h: 9908: extern volatile __bit DBGIN11 @ (((unsigned) &ICDINSTH)*8) + 3;
[; ;pic16lf1508.h: 9910: extern volatile __bit DBGIN12 @ (((unsigned) &ICDINSTH)*8) + 4;
[; ;pic16lf1508.h: 9912: extern volatile __bit DBGIN13 @ (((unsigned) &ICDINSTH)*8) + 5;
[; ;pic16lf1508.h: 9914: extern volatile __bit DBGIN2 @ (((unsigned) &ICDINSTL)*8) + 2;
[; ;pic16lf1508.h: 9916: extern volatile __bit DBGIN3 @ (((unsigned) &ICDINSTL)*8) + 3;
[; ;pic16lf1508.h: 9918: extern volatile __bit DBGIN4 @ (((unsigned) &ICDINSTL)*8) + 4;
[; ;pic16lf1508.h: 9920: extern volatile __bit DBGIN5 @ (((unsigned) &ICDINSTL)*8) + 5;
[; ;pic16lf1508.h: 9922: extern volatile __bit DBGIN6 @ (((unsigned) &ICDINSTL)*8) + 6;
[; ;pic16lf1508.h: 9924: extern volatile __bit DBGIN7 @ (((unsigned) &ICDINSTL)*8) + 7;
[; ;pic16lf1508.h: 9926: extern volatile __bit DBGIN8 @ (((unsigned) &ICDINSTH)*8) + 0;
[; ;pic16lf1508.h: 9928: extern volatile __bit DBGIN9 @ (((unsigned) &ICDINSTH)*8) + 1;
[; ;pic16lf1508.h: 9930: extern volatile __bit DBGINEX @ (((unsigned) &ICDCON0)*8) + 3;
[; ;pic16lf1508.h: 9932: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic16lf1508.h: 9934: extern volatile __bit DC_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 1;
[; ;pic16lf1508.h: 9936: extern volatile __bit DEVSEL0 @ (((unsigned) &DEVSEL)*8) + 0;
[; ;pic16lf1508.h: 9938: extern volatile __bit DEVSEL1 @ (((unsigned) &DEVSEL)*8) + 1;
[; ;pic16lf1508.h: 9940: extern volatile __bit DEVSEL2 @ (((unsigned) &DEVSEL)*8) + 2;
[; ;pic16lf1508.h: 9942: extern volatile __bit DHEN @ (((unsigned) &SSP1CON3)*8) + 0;
[; ;pic16lf1508.h: 9944: extern volatile __bit D_nA @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic16lf1508.h: 9946: extern volatile __bit FERR @ (((unsigned) &RCSTA)*8) + 2;
[; ;pic16lf1508.h: 9948: extern volatile __bit FREE @ (((unsigned) &PMCON1)*8) + 4;
[; ;pic16lf1508.h: 9950: extern volatile __bit FREEZ @ (((unsigned) &ICDCON0)*8) + 6;
[; ;pic16lf1508.h: 9952: extern volatile __bit FVREN @ (((unsigned) &FVRCON)*8) + 7;
[; ;pic16lf1508.h: 9954: extern volatile __bit FVRRDY @ (((unsigned) &FVRCON)*8) + 6;
[; ;pic16lf1508.h: 9956: extern volatile __bit G1ARSEN @ (((unsigned) &CWG1CON2)*8) + 6;
[; ;pic16lf1508.h: 9958: extern volatile __bit G1ASDLA0 @ (((unsigned) &CWG1CON1)*8) + 4;
[; ;pic16lf1508.h: 9960: extern volatile __bit G1ASDLA1 @ (((unsigned) &CWG1CON1)*8) + 5;
[; ;pic16lf1508.h: 9962: extern volatile __bit G1ASDLB0 @ (((unsigned) &CWG1CON1)*8) + 6;
[; ;pic16lf1508.h: 9964: extern volatile __bit G1ASDLB1 @ (((unsigned) &CWG1CON1)*8) + 7;
[; ;pic16lf1508.h: 9966: extern volatile __bit G1ASDSC1 @ (((unsigned) &CWG1CON2)*8) + 2;
[; ;pic16lf1508.h: 9968: extern volatile __bit G1ASDSC2 @ (((unsigned) &CWG1CON2)*8) + 3;
[; ;pic16lf1508.h: 9970: extern volatile __bit G1ASDSCLC2 @ (((unsigned) &CWG1CON2)*8) + 0;
[; ;pic16lf1508.h: 9972: extern volatile __bit G1ASDSFLT @ (((unsigned) &CWG1CON2)*8) + 1;
[; ;pic16lf1508.h: 9974: extern volatile __bit G1ASE @ (((unsigned) &CWG1CON2)*8) + 7;
[; ;pic16lf1508.h: 9976: extern volatile __bit G1CS0 @ (((unsigned) &CWG1CON0)*8) + 0;
[; ;pic16lf1508.h: 9978: extern volatile __bit G1EN @ (((unsigned) &CWG1CON0)*8) + 7;
[; ;pic16lf1508.h: 9980: extern volatile __bit G1IS0 @ (((unsigned) &CWG1CON1)*8) + 0;
[; ;pic16lf1508.h: 9982: extern volatile __bit G1IS1 @ (((unsigned) &CWG1CON1)*8) + 1;
[; ;pic16lf1508.h: 9984: extern volatile __bit G1IS2 @ (((unsigned) &CWG1CON1)*8) + 2;
[; ;pic16lf1508.h: 9986: extern volatile __bit G1OEA @ (((unsigned) &CWG1CON0)*8) + 5;
[; ;pic16lf1508.h: 9988: extern volatile __bit G1OEB @ (((unsigned) &CWG1CON0)*8) + 6;
[; ;pic16lf1508.h: 9990: extern volatile __bit G1POLA @ (((unsigned) &CWG1CON0)*8) + 3;
[; ;pic16lf1508.h: 9992: extern volatile __bit G1POLB @ (((unsigned) &CWG1CON0)*8) + 4;
[; ;pic16lf1508.h: 9994: extern volatile __bit GCEN @ (((unsigned) &SSP1CON2)*8) + 7;
[; ;pic16lf1508.h: 9996: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic16lf1508.h: 9998: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16lf1508.h: 10000: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16lf1508.h: 10002: extern volatile __bit HFIOFR @ (((unsigned) &OSCSTAT)*8) + 4;
[; ;pic16lf1508.h: 10004: extern volatile __bit HFIOFS @ (((unsigned) &OSCSTAT)*8) + 0;
[; ;pic16lf1508.h: 10006: extern volatile __bit INBUG @ (((unsigned) &ICDCON0)*8) + 7;
[; ;pic16lf1508.h: 10008: extern volatile __bit INTE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic16lf1508.h: 10010: extern volatile __bit INTEDG @ (((unsigned) &OPTION_REG)*8) + 6;
[; ;pic16lf1508.h: 10012: extern volatile __bit INTF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic16lf1508.h: 10014: extern volatile __bit IOCAF0 @ (((unsigned) &IOCAF)*8) + 0;
[; ;pic16lf1508.h: 10016: extern volatile __bit IOCAF1 @ (((unsigned) &IOCAF)*8) + 1;
[; ;pic16lf1508.h: 10018: extern volatile __bit IOCAF2 @ (((unsigned) &IOCAF)*8) + 2;
[; ;pic16lf1508.h: 10020: extern volatile __bit IOCAF3 @ (((unsigned) &IOCAF)*8) + 3;
[; ;pic16lf1508.h: 10022: extern volatile __bit IOCAF4 @ (((unsigned) &IOCAF)*8) + 4;
[; ;pic16lf1508.h: 10024: extern volatile __bit IOCAF5 @ (((unsigned) &IOCAF)*8) + 5;
[; ;pic16lf1508.h: 10026: extern volatile __bit IOCAN0 @ (((unsigned) &IOCAN)*8) + 0;
[; ;pic16lf1508.h: 10028: extern volatile __bit IOCAN1 @ (((unsigned) &IOCAN)*8) + 1;
[; ;pic16lf1508.h: 10030: extern volatile __bit IOCAN2 @ (((unsigned) &IOCAN)*8) + 2;
[; ;pic16lf1508.h: 10032: extern volatile __bit IOCAN3 @ (((unsigned) &IOCAN)*8) + 3;
[; ;pic16lf1508.h: 10034: extern volatile __bit IOCAN4 @ (((unsigned) &IOCAN)*8) + 4;
[; ;pic16lf1508.h: 10036: extern volatile __bit IOCAN5 @ (((unsigned) &IOCAN)*8) + 5;
[; ;pic16lf1508.h: 10038: extern volatile __bit IOCAP0 @ (((unsigned) &IOCAP)*8) + 0;
[; ;pic16lf1508.h: 10040: extern volatile __bit IOCAP1 @ (((unsigned) &IOCAP)*8) + 1;
[; ;pic16lf1508.h: 10042: extern volatile __bit IOCAP2 @ (((unsigned) &IOCAP)*8) + 2;
[; ;pic16lf1508.h: 10044: extern volatile __bit IOCAP3 @ (((unsigned) &IOCAP)*8) + 3;
[; ;pic16lf1508.h: 10046: extern volatile __bit IOCAP4 @ (((unsigned) &IOCAP)*8) + 4;
[; ;pic16lf1508.h: 10048: extern volatile __bit IOCAP5 @ (((unsigned) &IOCAP)*8) + 5;
[; ;pic16lf1508.h: 10050: extern volatile __bit IOCBF4 @ (((unsigned) &IOCBF)*8) + 4;
[; ;pic16lf1508.h: 10052: extern volatile __bit IOCBF5 @ (((unsigned) &IOCBF)*8) + 5;
[; ;pic16lf1508.h: 10054: extern volatile __bit IOCBF6 @ (((unsigned) &IOCBF)*8) + 6;
[; ;pic16lf1508.h: 10056: extern volatile __bit IOCBF7 @ (((unsigned) &IOCBF)*8) + 7;
[; ;pic16lf1508.h: 10058: extern volatile __bit IOCBN4 @ (((unsigned) &IOCBN)*8) + 4;
[; ;pic16lf1508.h: 10060: extern volatile __bit IOCBN5 @ (((unsigned) &IOCBN)*8) + 5;
[; ;pic16lf1508.h: 10062: extern volatile __bit IOCBN6 @ (((unsigned) &IOCBN)*8) + 6;
[; ;pic16lf1508.h: 10064: extern volatile __bit IOCBN7 @ (((unsigned) &IOCBN)*8) + 7;
[; ;pic16lf1508.h: 10066: extern volatile __bit IOCBP4 @ (((unsigned) &IOCBP)*8) + 4;
[; ;pic16lf1508.h: 10068: extern volatile __bit IOCBP5 @ (((unsigned) &IOCBP)*8) + 5;
[; ;pic16lf1508.h: 10070: extern volatile __bit IOCBP6 @ (((unsigned) &IOCBP)*8) + 6;
[; ;pic16lf1508.h: 10072: extern volatile __bit IOCBP7 @ (((unsigned) &IOCBP)*8) + 7;
[; ;pic16lf1508.h: 10074: extern volatile __bit IOCIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic16lf1508.h: 10076: extern volatile __bit IOCIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic16lf1508.h: 10078: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic16lf1508.h: 10080: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic16lf1508.h: 10082: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic16lf1508.h: 10084: extern volatile __bit IRCF3 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic16lf1508.h: 10086: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic16lf1508.h: 10088: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic16lf1508.h: 10090: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic16lf1508.h: 10092: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic16lf1508.h: 10094: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic16lf1508.h: 10096: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic16lf1508.h: 10098: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic16lf1508.h: 10100: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic16lf1508.h: 10102: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic16lf1508.h: 10104: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic16lf1508.h: 10106: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic16lf1508.h: 10108: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic16lf1508.h: 10110: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic16lf1508.h: 10112: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic16lf1508.h: 10114: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic16lf1508.h: 10116: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic16lf1508.h: 10118: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic16lf1508.h: 10120: extern volatile __bit LAT_ICDCLK @ (((unsigned) &ICDIO)*8) + 4;
[; ;pic16lf1508.h: 10122: extern volatile __bit LAT_ICDDAT @ (((unsigned) &ICDIO)*8) + 5;
[; ;pic16lf1508.h: 10124: extern volatile __bit LC1D1S0 @ (((unsigned) &CLC1SEL0)*8) + 0;
[; ;pic16lf1508.h: 10126: extern volatile __bit LC1D1S1 @ (((unsigned) &CLC1SEL0)*8) + 1;
[; ;pic16lf1508.h: 10128: extern volatile __bit LC1D1S2 @ (((unsigned) &CLC1SEL0)*8) + 2;
[; ;pic16lf1508.h: 10130: extern volatile __bit LC1D2S0 @ (((unsigned) &CLC1SEL0)*8) + 4;
[; ;pic16lf1508.h: 10132: extern volatile __bit LC1D2S1 @ (((unsigned) &CLC1SEL0)*8) + 5;
[; ;pic16lf1508.h: 10134: extern volatile __bit LC1D2S2 @ (((unsigned) &CLC1SEL0)*8) + 6;
[; ;pic16lf1508.h: 10136: extern volatile __bit LC1D3S0 @ (((unsigned) &CLC1SEL1)*8) + 0;
[; ;pic16lf1508.h: 10138: extern volatile __bit LC1D3S1 @ (((unsigned) &CLC1SEL1)*8) + 1;
[; ;pic16lf1508.h: 10140: extern volatile __bit LC1D3S2 @ (((unsigned) &CLC1SEL1)*8) + 2;
[; ;pic16lf1508.h: 10142: extern volatile __bit LC1D4S0 @ (((unsigned) &CLC1SEL1)*8) + 4;
[; ;pic16lf1508.h: 10144: extern volatile __bit LC1D4S1 @ (((unsigned) &CLC1SEL1)*8) + 5;
[; ;pic16lf1508.h: 10146: extern volatile __bit LC1D4S2 @ (((unsigned) &CLC1SEL1)*8) + 6;
[; ;pic16lf1508.h: 10148: extern volatile __bit LC1EN @ (((unsigned) &CLC1CON)*8) + 7;
[; ;pic16lf1508.h: 10150: extern volatile __bit LC1G1D1N @ (((unsigned) &CLC1GLS0)*8) + 0;
[; ;pic16lf1508.h: 10152: extern volatile __bit LC1G1D1T @ (((unsigned) &CLC1GLS0)*8) + 1;
[; ;pic16lf1508.h: 10154: extern volatile __bit LC1G1D2N @ (((unsigned) &CLC1GLS0)*8) + 2;
[; ;pic16lf1508.h: 10156: extern volatile __bit LC1G1D2T @ (((unsigned) &CLC1GLS0)*8) + 3;
[; ;pic16lf1508.h: 10158: extern volatile __bit LC1G1D3N @ (((unsigned) &CLC1GLS0)*8) + 4;
[; ;pic16lf1508.h: 10160: extern volatile __bit LC1G1D3T @ (((unsigned) &CLC1GLS0)*8) + 5;
[; ;pic16lf1508.h: 10162: extern volatile __bit LC1G1D4N @ (((unsigned) &CLC1GLS0)*8) + 6;
[; ;pic16lf1508.h: 10164: extern volatile __bit LC1G1D4T @ (((unsigned) &CLC1GLS0)*8) + 7;
[; ;pic16lf1508.h: 10166: extern volatile __bit LC1G1POL @ (((unsigned) &CLC1POL)*8) + 0;
[; ;pic16lf1508.h: 10168: extern volatile __bit LC1G2D1N @ (((unsigned) &CLC1GLS1)*8) + 0;
[; ;pic16lf1508.h: 10170: extern volatile __bit LC1G2D1T @ (((unsigned) &CLC1GLS1)*8) + 1;
[; ;pic16lf1508.h: 10172: extern volatile __bit LC1G2D2N @ (((unsigned) &CLC1GLS1)*8) + 2;
[; ;pic16lf1508.h: 10174: extern volatile __bit LC1G2D2T @ (((unsigned) &CLC1GLS1)*8) + 3;
[; ;pic16lf1508.h: 10176: extern volatile __bit LC1G2D3N @ (((unsigned) &CLC1GLS1)*8) + 4;
[; ;pic16lf1508.h: 10178: extern volatile __bit LC1G2D3T @ (((unsigned) &CLC1GLS1)*8) + 5;
[; ;pic16lf1508.h: 10180: extern volatile __bit LC1G2D4N @ (((unsigned) &CLC1GLS1)*8) + 6;
[; ;pic16lf1508.h: 10182: extern volatile __bit LC1G2D4T @ (((unsigned) &CLC1GLS1)*8) + 7;
[; ;pic16lf1508.h: 10184: extern volatile __bit LC1G2POL @ (((unsigned) &CLC1POL)*8) + 1;
[; ;pic16lf1508.h: 10186: extern volatile __bit LC1G3D1N @ (((unsigned) &CLC1GLS2)*8) + 0;
[; ;pic16lf1508.h: 10188: extern volatile __bit LC1G3D1T @ (((unsigned) &CLC1GLS2)*8) + 1;
[; ;pic16lf1508.h: 10190: extern volatile __bit LC1G3D2N @ (((unsigned) &CLC1GLS2)*8) + 2;
[; ;pic16lf1508.h: 10192: extern volatile __bit LC1G3D2T @ (((unsigned) &CLC1GLS2)*8) + 3;
[; ;pic16lf1508.h: 10194: extern volatile __bit LC1G3D3N @ (((unsigned) &CLC1GLS2)*8) + 4;
[; ;pic16lf1508.h: 10196: extern volatile __bit LC1G3D3T @ (((unsigned) &CLC1GLS2)*8) + 5;
[; ;pic16lf1508.h: 10198: extern volatile __bit LC1G3D4N @ (((unsigned) &CLC1GLS2)*8) + 6;
[; ;pic16lf1508.h: 10200: extern volatile __bit LC1G3D4T @ (((unsigned) &CLC1GLS2)*8) + 7;
[; ;pic16lf1508.h: 10202: extern volatile __bit LC1G3POL @ (((unsigned) &CLC1POL)*8) + 2;
[; ;pic16lf1508.h: 10204: extern volatile __bit LC1G4D1N @ (((unsigned) &CLC1GLS3)*8) + 0;
[; ;pic16lf1508.h: 10206: extern volatile __bit LC1G4D1T @ (((unsigned) &CLC1GLS3)*8) + 1;
[; ;pic16lf1508.h: 10208: extern volatile __bit LC1G4D2N @ (((unsigned) &CLC1GLS3)*8) + 2;
[; ;pic16lf1508.h: 10210: extern volatile __bit LC1G4D2T @ (((unsigned) &CLC1GLS3)*8) + 3;
[; ;pic16lf1508.h: 10212: extern volatile __bit LC1G4D3N @ (((unsigned) &CLC1GLS3)*8) + 4;
[; ;pic16lf1508.h: 10214: extern volatile __bit LC1G4D3T @ (((unsigned) &CLC1GLS3)*8) + 5;
[; ;pic16lf1508.h: 10216: extern volatile __bit LC1G4D4N @ (((unsigned) &CLC1GLS3)*8) + 6;
[; ;pic16lf1508.h: 10218: extern volatile __bit LC1G4D4T @ (((unsigned) &CLC1GLS3)*8) + 7;
[; ;pic16lf1508.h: 10220: extern volatile __bit LC1G4POL @ (((unsigned) &CLC1POL)*8) + 3;
[; ;pic16lf1508.h: 10222: extern volatile __bit LC1INTN @ (((unsigned) &CLC1CON)*8) + 3;
[; ;pic16lf1508.h: 10224: extern volatile __bit LC1INTP @ (((unsigned) &CLC1CON)*8) + 4;
[; ;pic16lf1508.h: 10226: extern volatile __bit LC1MODE0 @ (((unsigned) &CLC1CON)*8) + 0;
[; ;pic16lf1508.h: 10228: extern volatile __bit LC1MODE1 @ (((unsigned) &CLC1CON)*8) + 1;
[; ;pic16lf1508.h: 10230: extern volatile __bit LC1MODE2 @ (((unsigned) &CLC1CON)*8) + 2;
[; ;pic16lf1508.h: 10232: extern volatile __bit LC1OE @ (((unsigned) &CLC1CON)*8) + 6;
[; ;pic16lf1508.h: 10234: extern volatile __bit LC1OUT @ (((unsigned) &CLC1CON)*8) + 5;
[; ;pic16lf1508.h: 10236: extern volatile __bit LC1POL @ (((unsigned) &CLC1POL)*8) + 7;
[; ;pic16lf1508.h: 10238: extern volatile __bit LC2D1S0 @ (((unsigned) &CLC2SEL0)*8) + 0;
[; ;pic16lf1508.h: 10240: extern volatile __bit LC2D1S1 @ (((unsigned) &CLC2SEL0)*8) + 1;
[; ;pic16lf1508.h: 10242: extern volatile __bit LC2D1S2 @ (((unsigned) &CLC2SEL0)*8) + 2;
[; ;pic16lf1508.h: 10244: extern volatile __bit LC2D2S0 @ (((unsigned) &CLC2SEL0)*8) + 4;
[; ;pic16lf1508.h: 10246: extern volatile __bit LC2D2S1 @ (((unsigned) &CLC2SEL0)*8) + 5;
[; ;pic16lf1508.h: 10248: extern volatile __bit LC2D2S2 @ (((unsigned) &CLC2SEL0)*8) + 6;
[; ;pic16lf1508.h: 10250: extern volatile __bit LC2D3S0 @ (((unsigned) &CLC2SEL1)*8) + 0;
[; ;pic16lf1508.h: 10252: extern volatile __bit LC2D3S1 @ (((unsigned) &CLC2SEL1)*8) + 1;
[; ;pic16lf1508.h: 10254: extern volatile __bit LC2D3S2 @ (((unsigned) &CLC2SEL1)*8) + 2;
[; ;pic16lf1508.h: 10256: extern volatile __bit LC2D4S0 @ (((unsigned) &CLC2SEL1)*8) + 4;
[; ;pic16lf1508.h: 10258: extern volatile __bit LC2D4S1 @ (((unsigned) &CLC2SEL1)*8) + 5;
[; ;pic16lf1508.h: 10260: extern volatile __bit LC2D4S2 @ (((unsigned) &CLC2SEL1)*8) + 6;
[; ;pic16lf1508.h: 10262: extern volatile __bit LC2EN @ (((unsigned) &CLC2CON)*8) + 7;
[; ;pic16lf1508.h: 10264: extern volatile __bit LC2G1D1N @ (((unsigned) &CLC2GLS0)*8) + 0;
[; ;pic16lf1508.h: 10266: extern volatile __bit LC2G1D1T @ (((unsigned) &CLC2GLS0)*8) + 1;
[; ;pic16lf1508.h: 10268: extern volatile __bit LC2G1D2N @ (((unsigned) &CLC2GLS0)*8) + 2;
[; ;pic16lf1508.h: 10270: extern volatile __bit LC2G1D2T @ (((unsigned) &CLC2GLS0)*8) + 3;
[; ;pic16lf1508.h: 10272: extern volatile __bit LC2G1D3N @ (((unsigned) &CLC2GLS0)*8) + 4;
[; ;pic16lf1508.h: 10274: extern volatile __bit LC2G1D3T @ (((unsigned) &CLC2GLS0)*8) + 5;
[; ;pic16lf1508.h: 10276: extern volatile __bit LC2G1D4N @ (((unsigned) &CLC2GLS0)*8) + 6;
[; ;pic16lf1508.h: 10278: extern volatile __bit LC2G1D4T @ (((unsigned) &CLC2GLS0)*8) + 7;
[; ;pic16lf1508.h: 10280: extern volatile __bit LC2G1POL @ (((unsigned) &CLC2POL)*8) + 0;
[; ;pic16lf1508.h: 10282: extern volatile __bit LC2G2D1N @ (((unsigned) &CLC2GLS1)*8) + 0;
[; ;pic16lf1508.h: 10284: extern volatile __bit LC2G2D1T @ (((unsigned) &CLC2GLS1)*8) + 1;
[; ;pic16lf1508.h: 10286: extern volatile __bit LC2G2D2N @ (((unsigned) &CLC2GLS1)*8) + 2;
[; ;pic16lf1508.h: 10288: extern volatile __bit LC2G2D2T @ (((unsigned) &CLC2GLS1)*8) + 3;
[; ;pic16lf1508.h: 10290: extern volatile __bit LC2G2D3N @ (((unsigned) &CLC2GLS1)*8) + 4;
[; ;pic16lf1508.h: 10292: extern volatile __bit LC2G2D3T @ (((unsigned) &CLC2GLS1)*8) + 5;
[; ;pic16lf1508.h: 10294: extern volatile __bit LC2G2D4N @ (((unsigned) &CLC2GLS1)*8) + 6;
[; ;pic16lf1508.h: 10296: extern volatile __bit LC2G2D4T @ (((unsigned) &CLC2GLS1)*8) + 7;
[; ;pic16lf1508.h: 10298: extern volatile __bit LC2G2POL @ (((unsigned) &CLC2POL)*8) + 1;
[; ;pic16lf1508.h: 10300: extern volatile __bit LC2G3D1N @ (((unsigned) &CLC2GLS2)*8) + 0;
[; ;pic16lf1508.h: 10302: extern volatile __bit LC2G3D1T @ (((unsigned) &CLC2GLS2)*8) + 1;
[; ;pic16lf1508.h: 10304: extern volatile __bit LC2G3D2N @ (((unsigned) &CLC2GLS2)*8) + 2;
[; ;pic16lf1508.h: 10306: extern volatile __bit LC2G3D2T @ (((unsigned) &CLC2GLS2)*8) + 3;
[; ;pic16lf1508.h: 10308: extern volatile __bit LC2G3D3N @ (((unsigned) &CLC2GLS2)*8) + 4;
[; ;pic16lf1508.h: 10310: extern volatile __bit LC2G3D3T @ (((unsigned) &CLC2GLS2)*8) + 5;
[; ;pic16lf1508.h: 10312: extern volatile __bit LC2G3D4N @ (((unsigned) &CLC2GLS2)*8) + 6;
[; ;pic16lf1508.h: 10314: extern volatile __bit LC2G3D4T @ (((unsigned) &CLC2GLS2)*8) + 7;
[; ;pic16lf1508.h: 10316: extern volatile __bit LC2G3POL @ (((unsigned) &CLC2POL)*8) + 2;
[; ;pic16lf1508.h: 10318: extern volatile __bit LC2G4D1N @ (((unsigned) &CLC2GLS3)*8) + 0;
[; ;pic16lf1508.h: 10320: extern volatile __bit LC2G4D1T @ (((unsigned) &CLC2GLS3)*8) + 1;
[; ;pic16lf1508.h: 10322: extern volatile __bit LC2G4D2N @ (((unsigned) &CLC2GLS3)*8) + 2;
[; ;pic16lf1508.h: 10324: extern volatile __bit LC2G4D2T @ (((unsigned) &CLC2GLS3)*8) + 3;
[; ;pic16lf1508.h: 10326: extern volatile __bit LC2G4D3N @ (((unsigned) &CLC2GLS3)*8) + 4;
[; ;pic16lf1508.h: 10328: extern volatile __bit LC2G4D3T @ (((unsigned) &CLC2GLS3)*8) + 5;
[; ;pic16lf1508.h: 10330: extern volatile __bit LC2G4D4N @ (((unsigned) &CLC2GLS3)*8) + 6;
[; ;pic16lf1508.h: 10332: extern volatile __bit LC2G4D4T @ (((unsigned) &CLC2GLS3)*8) + 7;
[; ;pic16lf1508.h: 10334: extern volatile __bit LC2G4POL @ (((unsigned) &CLC2POL)*8) + 3;
[; ;pic16lf1508.h: 10336: extern volatile __bit LC2INTN @ (((unsigned) &CLC2CON)*8) + 3;
[; ;pic16lf1508.h: 10338: extern volatile __bit LC2INTP @ (((unsigned) &CLC2CON)*8) + 4;
[; ;pic16lf1508.h: 10340: extern volatile __bit LC2MODE0 @ (((unsigned) &CLC2CON)*8) + 0;
[; ;pic16lf1508.h: 10342: extern volatile __bit LC2MODE1 @ (((unsigned) &CLC2CON)*8) + 1;
[; ;pic16lf1508.h: 10344: extern volatile __bit LC2MODE2 @ (((unsigned) &CLC2CON)*8) + 2;
[; ;pic16lf1508.h: 10346: extern volatile __bit LC2OE @ (((unsigned) &CLC2CON)*8) + 6;
[; ;pic16lf1508.h: 10348: extern volatile __bit LC2OUT @ (((unsigned) &CLC2CON)*8) + 5;
[; ;pic16lf1508.h: 10350: extern volatile __bit LC2POL @ (((unsigned) &CLC2POL)*8) + 7;
[; ;pic16lf1508.h: 10352: extern volatile __bit LC3D1S0 @ (((unsigned) &CLC3SEL0)*8) + 0;
[; ;pic16lf1508.h: 10354: extern volatile __bit LC3D1S1 @ (((unsigned) &CLC3SEL0)*8) + 1;
[; ;pic16lf1508.h: 10356: extern volatile __bit LC3D1S2 @ (((unsigned) &CLC3SEL0)*8) + 2;
[; ;pic16lf1508.h: 10358: extern volatile __bit LC3D2S0 @ (((unsigned) &CLC3SEL0)*8) + 4;
[; ;pic16lf1508.h: 10360: extern volatile __bit LC3D2S1 @ (((unsigned) &CLC3SEL0)*8) + 5;
[; ;pic16lf1508.h: 10362: extern volatile __bit LC3D2S2 @ (((unsigned) &CLC3SEL0)*8) + 6;
[; ;pic16lf1508.h: 10364: extern volatile __bit LC3D3S0 @ (((unsigned) &CLC3SEL1)*8) + 0;
[; ;pic16lf1508.h: 10366: extern volatile __bit LC3D3S1 @ (((unsigned) &CLC3SEL1)*8) + 1;
[; ;pic16lf1508.h: 10368: extern volatile __bit LC3D3S2 @ (((unsigned) &CLC3SEL1)*8) + 2;
[; ;pic16lf1508.h: 10370: extern volatile __bit LC3D4S0 @ (((unsigned) &CLC3SEL1)*8) + 4;
[; ;pic16lf1508.h: 10372: extern volatile __bit LC3D4S1 @ (((unsigned) &CLC3SEL1)*8) + 5;
[; ;pic16lf1508.h: 10374: extern volatile __bit LC3D4S2 @ (((unsigned) &CLC3SEL1)*8) + 6;
[; ;pic16lf1508.h: 10376: extern volatile __bit LC3EN @ (((unsigned) &CLC3CON)*8) + 7;
[; ;pic16lf1508.h: 10378: extern volatile __bit LC3G1D1N @ (((unsigned) &CLC3GLS0)*8) + 0;
[; ;pic16lf1508.h: 10380: extern volatile __bit LC3G1D1T @ (((unsigned) &CLC3GLS0)*8) + 1;
[; ;pic16lf1508.h: 10382: extern volatile __bit LC3G1D2N @ (((unsigned) &CLC3GLS0)*8) + 2;
[; ;pic16lf1508.h: 10384: extern volatile __bit LC3G1D2T @ (((unsigned) &CLC3GLS0)*8) + 3;
[; ;pic16lf1508.h: 10386: extern volatile __bit LC3G1D3N @ (((unsigned) &CLC3GLS0)*8) + 4;
[; ;pic16lf1508.h: 10388: extern volatile __bit LC3G1D3T @ (((unsigned) &CLC3GLS0)*8) + 5;
[; ;pic16lf1508.h: 10390: extern volatile __bit LC3G1D4N @ (((unsigned) &CLC3GLS0)*8) + 6;
[; ;pic16lf1508.h: 10392: extern volatile __bit LC3G1D4T @ (((unsigned) &CLC3GLS0)*8) + 7;
[; ;pic16lf1508.h: 10394: extern volatile __bit LC3G1POL @ (((unsigned) &CLC3POL)*8) + 0;
[; ;pic16lf1508.h: 10396: extern volatile __bit LC3G2D1N @ (((unsigned) &CLC3GLS1)*8) + 0;
[; ;pic16lf1508.h: 10398: extern volatile __bit LC3G2D1T @ (((unsigned) &CLC3GLS1)*8) + 1;
[; ;pic16lf1508.h: 10400: extern volatile __bit LC3G2D2N @ (((unsigned) &CLC3GLS1)*8) + 2;
[; ;pic16lf1508.h: 10402: extern volatile __bit LC3G2D2T @ (((unsigned) &CLC3GLS1)*8) + 3;
[; ;pic16lf1508.h: 10404: extern volatile __bit LC3G2D3N @ (((unsigned) &CLC3GLS1)*8) + 4;
[; ;pic16lf1508.h: 10406: extern volatile __bit LC3G2D3T @ (((unsigned) &CLC3GLS1)*8) + 5;
[; ;pic16lf1508.h: 10408: extern volatile __bit LC3G2D4N @ (((unsigned) &CLC3GLS1)*8) + 6;
[; ;pic16lf1508.h: 10410: extern volatile __bit LC3G2D4T @ (((unsigned) &CLC3GLS1)*8) + 7;
[; ;pic16lf1508.h: 10412: extern volatile __bit LC3G2POL @ (((unsigned) &CLC3POL)*8) + 1;
[; ;pic16lf1508.h: 10414: extern volatile __bit LC3G3D1N @ (((unsigned) &CLC3GLS2)*8) + 0;
[; ;pic16lf1508.h: 10416: extern volatile __bit LC3G3D1T @ (((unsigned) &CLC3GLS2)*8) + 1;
[; ;pic16lf1508.h: 10418: extern volatile __bit LC3G3D2N @ (((unsigned) &CLC3GLS2)*8) + 2;
[; ;pic16lf1508.h: 10420: extern volatile __bit LC3G3D2T @ (((unsigned) &CLC3GLS2)*8) + 3;
[; ;pic16lf1508.h: 10422: extern volatile __bit LC3G3D3N @ (((unsigned) &CLC3GLS2)*8) + 4;
[; ;pic16lf1508.h: 10424: extern volatile __bit LC3G3D3T @ (((unsigned) &CLC3GLS2)*8) + 5;
[; ;pic16lf1508.h: 10426: extern volatile __bit LC3G3D4N @ (((unsigned) &CLC3GLS2)*8) + 6;
[; ;pic16lf1508.h: 10428: extern volatile __bit LC3G3D4T @ (((unsigned) &CLC3GLS2)*8) + 7;
[; ;pic16lf1508.h: 10430: extern volatile __bit LC3G3POL @ (((unsigned) &CLC3POL)*8) + 2;
[; ;pic16lf1508.h: 10432: extern volatile __bit LC3G4D1N @ (((unsigned) &CLC3GLS3)*8) + 0;
[; ;pic16lf1508.h: 10434: extern volatile __bit LC3G4D1T @ (((unsigned) &CLC3GLS3)*8) + 1;
[; ;pic16lf1508.h: 10436: extern volatile __bit LC3G4D2N @ (((unsigned) &CLC3GLS3)*8) + 2;
[; ;pic16lf1508.h: 10438: extern volatile __bit LC3G4D2T @ (((unsigned) &CLC3GLS3)*8) + 3;
[; ;pic16lf1508.h: 10440: extern volatile __bit LC3G4D3N @ (((unsigned) &CLC3GLS3)*8) + 4;
[; ;pic16lf1508.h: 10442: extern volatile __bit LC3G4D3T @ (((unsigned) &CLC3GLS3)*8) + 5;
[; ;pic16lf1508.h: 10444: extern volatile __bit LC3G4D4N @ (((unsigned) &CLC3GLS3)*8) + 6;
[; ;pic16lf1508.h: 10446: extern volatile __bit LC3G4D4T @ (((unsigned) &CLC3GLS3)*8) + 7;
[; ;pic16lf1508.h: 10448: extern volatile __bit LC3G4POL @ (((unsigned) &CLC3POL)*8) + 3;
[; ;pic16lf1508.h: 10450: extern volatile __bit LC3INTN @ (((unsigned) &CLC3CON)*8) + 3;
[; ;pic16lf1508.h: 10452: extern volatile __bit LC3INTP @ (((unsigned) &CLC3CON)*8) + 4;
[; ;pic16lf1508.h: 10454: extern volatile __bit LC3MODE0 @ (((unsigned) &CLC3CON)*8) + 0;
[; ;pic16lf1508.h: 10456: extern volatile __bit LC3MODE1 @ (((unsigned) &CLC3CON)*8) + 1;
[; ;pic16lf1508.h: 10458: extern volatile __bit LC3MODE2 @ (((unsigned) &CLC3CON)*8) + 2;
[; ;pic16lf1508.h: 10460: extern volatile __bit LC3OE @ (((unsigned) &CLC3CON)*8) + 6;
[; ;pic16lf1508.h: 10462: extern volatile __bit LC3OUT @ (((unsigned) &CLC3CON)*8) + 5;
[; ;pic16lf1508.h: 10464: extern volatile __bit LC3POL @ (((unsigned) &CLC3POL)*8) + 7;
[; ;pic16lf1508.h: 10466: extern volatile __bit LC4D1S0 @ (((unsigned) &CLC4SEL0)*8) + 0;
[; ;pic16lf1508.h: 10468: extern volatile __bit LC4D1S1 @ (((unsigned) &CLC4SEL0)*8) + 1;
[; ;pic16lf1508.h: 10470: extern volatile __bit LC4D1S2 @ (((unsigned) &CLC4SEL0)*8) + 2;
[; ;pic16lf1508.h: 10472: extern volatile __bit LC4D2S0 @ (((unsigned) &CLC4SEL0)*8) + 4;
[; ;pic16lf1508.h: 10474: extern volatile __bit LC4D2S1 @ (((unsigned) &CLC4SEL0)*8) + 5;
[; ;pic16lf1508.h: 10476: extern volatile __bit LC4D2S2 @ (((unsigned) &CLC4SEL0)*8) + 6;
[; ;pic16lf1508.h: 10478: extern volatile __bit LC4D3S0 @ (((unsigned) &CLC4SEL1)*8) + 0;
[; ;pic16lf1508.h: 10480: extern volatile __bit LC4D3S1 @ (((unsigned) &CLC4SEL1)*8) + 1;
[; ;pic16lf1508.h: 10482: extern volatile __bit LC4D3S2 @ (((unsigned) &CLC4SEL1)*8) + 2;
[; ;pic16lf1508.h: 10484: extern volatile __bit LC4D4S0 @ (((unsigned) &CLC4SEL1)*8) + 4;
[; ;pic16lf1508.h: 10486: extern volatile __bit LC4D4S1 @ (((unsigned) &CLC4SEL1)*8) + 5;
[; ;pic16lf1508.h: 10488: extern volatile __bit LC4D4S2 @ (((unsigned) &CLC4SEL1)*8) + 6;
[; ;pic16lf1508.h: 10490: extern volatile __bit LC4EN @ (((unsigned) &CLC4CON)*8) + 7;
[; ;pic16lf1508.h: 10492: extern volatile __bit LC4G1D1N @ (((unsigned) &CLC4GLS0)*8) + 0;
[; ;pic16lf1508.h: 10494: extern volatile __bit LC4G1D1T @ (((unsigned) &CLC4GLS0)*8) + 1;
[; ;pic16lf1508.h: 10496: extern volatile __bit LC4G1D2N @ (((unsigned) &CLC4GLS0)*8) + 2;
[; ;pic16lf1508.h: 10498: extern volatile __bit LC4G1D2T @ (((unsigned) &CLC4GLS0)*8) + 3;
[; ;pic16lf1508.h: 10500: extern volatile __bit LC4G1D3N @ (((unsigned) &CLC4GLS0)*8) + 4;
[; ;pic16lf1508.h: 10502: extern volatile __bit LC4G1D3T @ (((unsigned) &CLC4GLS0)*8) + 5;
[; ;pic16lf1508.h: 10504: extern volatile __bit LC4G1D4N @ (((unsigned) &CLC4GLS0)*8) + 6;
[; ;pic16lf1508.h: 10506: extern volatile __bit LC4G1D4T @ (((unsigned) &CLC4GLS0)*8) + 7;
[; ;pic16lf1508.h: 10508: extern volatile __bit LC4G1POL @ (((unsigned) &CLC4POL)*8) + 0;
[; ;pic16lf1508.h: 10510: extern volatile __bit LC4G2D1N @ (((unsigned) &CLC4GLS1)*8) + 0;
[; ;pic16lf1508.h: 10512: extern volatile __bit LC4G2D1T @ (((unsigned) &CLC4GLS1)*8) + 1;
[; ;pic16lf1508.h: 10514: extern volatile __bit LC4G2D2N @ (((unsigned) &CLC4GLS1)*8) + 2;
[; ;pic16lf1508.h: 10516: extern volatile __bit LC4G2D2T @ (((unsigned) &CLC4GLS1)*8) + 3;
[; ;pic16lf1508.h: 10518: extern volatile __bit LC4G2D3N @ (((unsigned) &CLC4GLS1)*8) + 4;
[; ;pic16lf1508.h: 10520: extern volatile __bit LC4G2D3T @ (((unsigned) &CLC4GLS1)*8) + 5;
[; ;pic16lf1508.h: 10522: extern volatile __bit LC4G2D4N @ (((unsigned) &CLC4GLS1)*8) + 6;
[; ;pic16lf1508.h: 10524: extern volatile __bit LC4G2D4T @ (((unsigned) &CLC4GLS1)*8) + 7;
[; ;pic16lf1508.h: 10526: extern volatile __bit LC4G2POL @ (((unsigned) &CLC4POL)*8) + 1;
[; ;pic16lf1508.h: 10528: extern volatile __bit LC4G3D1N @ (((unsigned) &CLC4GLS2)*8) + 0;
[; ;pic16lf1508.h: 10530: extern volatile __bit LC4G3D1T @ (((unsigned) &CLC4GLS2)*8) + 1;
[; ;pic16lf1508.h: 10532: extern volatile __bit LC4G3D2N @ (((unsigned) &CLC4GLS2)*8) + 2;
[; ;pic16lf1508.h: 10534: extern volatile __bit LC4G3D2T @ (((unsigned) &CLC4GLS2)*8) + 3;
[; ;pic16lf1508.h: 10536: extern volatile __bit LC4G3D3N @ (((unsigned) &CLC4GLS2)*8) + 4;
[; ;pic16lf1508.h: 10538: extern volatile __bit LC4G3D3T @ (((unsigned) &CLC4GLS2)*8) + 5;
[; ;pic16lf1508.h: 10540: extern volatile __bit LC4G3D4N @ (((unsigned) &CLC4GLS2)*8) + 6;
[; ;pic16lf1508.h: 10542: extern volatile __bit LC4G3D4T @ (((unsigned) &CLC4GLS2)*8) + 7;
[; ;pic16lf1508.h: 10544: extern volatile __bit LC4G3POL @ (((unsigned) &CLC4POL)*8) + 2;
[; ;pic16lf1508.h: 10546: extern volatile __bit LC4G4D1N @ (((unsigned) &CLC4GLS3)*8) + 0;
[; ;pic16lf1508.h: 10548: extern volatile __bit LC4G4D1T @ (((unsigned) &CLC4GLS3)*8) + 1;
[; ;pic16lf1508.h: 10550: extern volatile __bit LC4G4D2N @ (((unsigned) &CLC4GLS3)*8) + 2;
[; ;pic16lf1508.h: 10552: extern volatile __bit LC4G4D2T @ (((unsigned) &CLC4GLS3)*8) + 3;
[; ;pic16lf1508.h: 10554: extern volatile __bit LC4G4D3N @ (((unsigned) &CLC4GLS3)*8) + 4;
[; ;pic16lf1508.h: 10556: extern volatile __bit LC4G4D3T @ (((unsigned) &CLC4GLS3)*8) + 5;
[; ;pic16lf1508.h: 10558: extern volatile __bit LC4G4D4N @ (((unsigned) &CLC4GLS3)*8) + 6;
[; ;pic16lf1508.h: 10560: extern volatile __bit LC4G4D4T @ (((unsigned) &CLC4GLS3)*8) + 7;
[; ;pic16lf1508.h: 10562: extern volatile __bit LC4G4POL @ (((unsigned) &CLC4POL)*8) + 3;
[; ;pic16lf1508.h: 10564: extern volatile __bit LC4INTN @ (((unsigned) &CLC4CON)*8) + 3;
[; ;pic16lf1508.h: 10566: extern volatile __bit LC4INTP @ (((unsigned) &CLC4CON)*8) + 4;
[; ;pic16lf1508.h: 10568: extern volatile __bit LC4MODE0 @ (((unsigned) &CLC4CON)*8) + 0;
[; ;pic16lf1508.h: 10570: extern volatile __bit LC4MODE1 @ (((unsigned) &CLC4CON)*8) + 1;
[; ;pic16lf1508.h: 10572: extern volatile __bit LC4MODE2 @ (((unsigned) &CLC4CON)*8) + 2;
[; ;pic16lf1508.h: 10574: extern volatile __bit LC4OE @ (((unsigned) &CLC4CON)*8) + 6;
[; ;pic16lf1508.h: 10576: extern volatile __bit LC4OUT @ (((unsigned) &CLC4CON)*8) + 5;
[; ;pic16lf1508.h: 10578: extern volatile __bit LC4POL @ (((unsigned) &CLC4POL)*8) + 7;
[; ;pic16lf1508.h: 10580: extern volatile __bit LFIOFR @ (((unsigned) &OSCSTAT)*8) + 1;
[; ;pic16lf1508.h: 10582: extern volatile __bit LWLO @ (((unsigned) &PMCON1)*8) + 5;
[; ;pic16lf1508.h: 10584: extern volatile __bit MC1OUT @ (((unsigned) &CMOUT)*8) + 0;
[; ;pic16lf1508.h: 10586: extern volatile __bit MC2OUT @ (((unsigned) &CMOUT)*8) + 1;
[; ;pic16lf1508.h: 10588: extern volatile __bit MCLC1OUT @ (((unsigned) &CLCDATA)*8) + 0;
[; ;pic16lf1508.h: 10590: extern volatile __bit MCLC2OUT @ (((unsigned) &CLCDATA)*8) + 1;
[; ;pic16lf1508.h: 10592: extern volatile __bit MCLC3OUT @ (((unsigned) &CLCDATA)*8) + 2;
[; ;pic16lf1508.h: 10594: extern volatile __bit MCLC4OUT @ (((unsigned) &CLCDATA)*8) + 3;
[; ;pic16lf1508.h: 10596: extern volatile __bit N1CKS0 @ (((unsigned) &NCO1CLK)*8) + 0;
[; ;pic16lf1508.h: 10598: extern volatile __bit N1CKS1 @ (((unsigned) &NCO1CLK)*8) + 1;
[; ;pic16lf1508.h: 10600: extern volatile __bit N1EN @ (((unsigned) &NCO1CON)*8) + 7;
[; ;pic16lf1508.h: 10602: extern volatile __bit N1OE @ (((unsigned) &NCO1CON)*8) + 6;
[; ;pic16lf1508.h: 10604: extern volatile __bit N1OUT @ (((unsigned) &NCO1CON)*8) + 5;
[; ;pic16lf1508.h: 10606: extern volatile __bit N1PFM @ (((unsigned) &NCO1CON)*8) + 0;
[; ;pic16lf1508.h: 10608: extern volatile __bit N1POL @ (((unsigned) &NCO1CON)*8) + 4;
[; ;pic16lf1508.h: 10610: extern volatile __bit N1PWS0 @ (((unsigned) &NCO1CLK)*8) + 5;
[; ;pic16lf1508.h: 10612: extern volatile __bit N1PWS1 @ (((unsigned) &NCO1CLK)*8) + 6;
[; ;pic16lf1508.h: 10614: extern volatile __bit N1PWS2 @ (((unsigned) &NCO1CLK)*8) + 7;
[; ;pic16lf1508.h: 10616: extern volatile __bit NCO1ACC0 @ (((unsigned) &NCO1ACCL)*8) + 0;
[; ;pic16lf1508.h: 10618: extern volatile __bit NCO1ACC1 @ (((unsigned) &NCO1ACCL)*8) + 1;
[; ;pic16lf1508.h: 10620: extern volatile __bit NCO1ACC10 @ (((unsigned) &NCO1ACCH)*8) + 2;
[; ;pic16lf1508.h: 10622: extern volatile __bit NCO1ACC11 @ (((unsigned) &NCO1ACCH)*8) + 3;
[; ;pic16lf1508.h: 10624: extern volatile __bit NCO1ACC12 @ (((unsigned) &NCO1ACCH)*8) + 4;
[; ;pic16lf1508.h: 10626: extern volatile __bit NCO1ACC13 @ (((unsigned) &NCO1ACCH)*8) + 5;
[; ;pic16lf1508.h: 10628: extern volatile __bit NCO1ACC14 @ (((unsigned) &NCO1ACCH)*8) + 6;
[; ;pic16lf1508.h: 10630: extern volatile __bit NCO1ACC15 @ (((unsigned) &NCO1ACCH)*8) + 7;
[; ;pic16lf1508.h: 10632: extern volatile __bit NCO1ACC16 @ (((unsigned) &NCO1ACCU)*8) + 0;
[; ;pic16lf1508.h: 10634: extern volatile __bit NCO1ACC17 @ (((unsigned) &NCO1ACCU)*8) + 1;
[; ;pic16lf1508.h: 10636: extern volatile __bit NCO1ACC18 @ (((unsigned) &NCO1ACCU)*8) + 2;
[; ;pic16lf1508.h: 10638: extern volatile __bit NCO1ACC19 @ (((unsigned) &NCO1ACCU)*8) + 3;
[; ;pic16lf1508.h: 10640: extern volatile __bit NCO1ACC2 @ (((unsigned) &NCO1ACCL)*8) + 2;
[; ;pic16lf1508.h: 10642: extern volatile __bit NCO1ACC3 @ (((unsigned) &NCO1ACCL)*8) + 3;
[; ;pic16lf1508.h: 10644: extern volatile __bit NCO1ACC4 @ (((unsigned) &NCO1ACCL)*8) + 4;
[; ;pic16lf1508.h: 10646: extern volatile __bit NCO1ACC5 @ (((unsigned) &NCO1ACCL)*8) + 5;
[; ;pic16lf1508.h: 10648: extern volatile __bit NCO1ACC6 @ (((unsigned) &NCO1ACCL)*8) + 6;
[; ;pic16lf1508.h: 10650: extern volatile __bit NCO1ACC7 @ (((unsigned) &NCO1ACCL)*8) + 7;
[; ;pic16lf1508.h: 10652: extern volatile __bit NCO1ACC8 @ (((unsigned) &NCO1ACCH)*8) + 0;
[; ;pic16lf1508.h: 10654: extern volatile __bit NCO1ACC9 @ (((unsigned) &NCO1ACCH)*8) + 1;
[; ;pic16lf1508.h: 10656: extern volatile __bit NCO1IE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic16lf1508.h: 10658: extern volatile __bit NCO1IF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic16lf1508.h: 10660: extern volatile __bit NCO1INC0 @ (((unsigned) &NCO1INCL)*8) + 0;
[; ;pic16lf1508.h: 10662: extern volatile __bit NCO1INC1 @ (((unsigned) &NCO1INCL)*8) + 1;
[; ;pic16lf1508.h: 10664: extern volatile __bit NCO1INC10 @ (((unsigned) &NCO1INCH)*8) + 2;
[; ;pic16lf1508.h: 10666: extern volatile __bit NCO1INC11 @ (((unsigned) &NCO1INCH)*8) + 3;
[; ;pic16lf1508.h: 10668: extern volatile __bit NCO1INC12 @ (((unsigned) &NCO1INCH)*8) + 4;
[; ;pic16lf1508.h: 10670: extern volatile __bit NCO1INC13 @ (((unsigned) &NCO1INCH)*8) + 5;
[; ;pic16lf1508.h: 10672: extern volatile __bit NCO1INC14 @ (((unsigned) &NCO1INCH)*8) + 6;
[; ;pic16lf1508.h: 10674: extern volatile __bit NCO1INC15 @ (((unsigned) &NCO1INCH)*8) + 7;
[; ;pic16lf1508.h: 10676: extern volatile __bit NCO1INC2 @ (((unsigned) &NCO1INCL)*8) + 2;
[; ;pic16lf1508.h: 10678: extern volatile __bit NCO1INC3 @ (((unsigned) &NCO1INCL)*8) + 3;
[; ;pic16lf1508.h: 10680: extern volatile __bit NCO1INC4 @ (((unsigned) &NCO1INCL)*8) + 4;
[; ;pic16lf1508.h: 10682: extern volatile __bit NCO1INC5 @ (((unsigned) &NCO1INCL)*8) + 5;
[; ;pic16lf1508.h: 10684: extern volatile __bit NCO1INC6 @ (((unsigned) &NCO1INCL)*8) + 6;
[; ;pic16lf1508.h: 10686: extern volatile __bit NCO1INC7 @ (((unsigned) &NCO1INCL)*8) + 7;
[; ;pic16lf1508.h: 10688: extern volatile __bit NCO1INC8 @ (((unsigned) &NCO1INCH)*8) + 0;
[; ;pic16lf1508.h: 10690: extern volatile __bit NCO1INC9 @ (((unsigned) &NCO1INCH)*8) + 1;
[; ;pic16lf1508.h: 10692: extern volatile __bit NCO1SEL @ (((unsigned) &APFCON)*8) + 0;
[; ;pic16lf1508.h: 10694: extern volatile __bit OERR @ (((unsigned) &RCSTA)*8) + 1;
[; ;pic16lf1508.h: 10696: extern volatile __bit OSFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic16lf1508.h: 10698: extern volatile __bit OSFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic16lf1508.h: 10700: extern volatile __bit OSTS @ (((unsigned) &OSCSTAT)*8) + 5;
[; ;pic16lf1508.h: 10702: extern volatile __bit PCIE @ (((unsigned) &SSP1CON3)*8) + 6;
[; ;pic16lf1508.h: 10704: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic16lf1508.h: 10706: extern volatile __bit PEN @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic16lf1508.h: 10708: extern volatile __bit PORT_ICDCLK @ (((unsigned) &ICDIO)*8) + 6;
[; ;pic16lf1508.h: 10710: extern volatile __bit PORT_ICDDAT @ (((unsigned) &ICDIO)*8) + 7;
[; ;pic16lf1508.h: 10712: extern volatile __bit PS0 @ (((unsigned) &OPTION_REG)*8) + 0;
[; ;pic16lf1508.h: 10714: extern volatile __bit PS1 @ (((unsigned) &OPTION_REG)*8) + 1;
[; ;pic16lf1508.h: 10716: extern volatile __bit PS2 @ (((unsigned) &OPTION_REG)*8) + 2;
[; ;pic16lf1508.h: 10718: extern volatile __bit PSA @ (((unsigned) &OPTION_REG)*8) + 3;
[; ;pic16lf1508.h: 10720: extern volatile __bit PWM1DCH0 @ (((unsigned) &PWM1DCH)*8) + 0;
[; ;pic16lf1508.h: 10722: extern volatile __bit PWM1DCH1 @ (((unsigned) &PWM1DCH)*8) + 1;
[; ;pic16lf1508.h: 10724: extern volatile __bit PWM1DCH2 @ (((unsigned) &PWM1DCH)*8) + 2;
[; ;pic16lf1508.h: 10726: extern volatile __bit PWM1DCH3 @ (((unsigned) &PWM1DCH)*8) + 3;
[; ;pic16lf1508.h: 10728: extern volatile __bit PWM1DCH4 @ (((unsigned) &PWM1DCH)*8) + 4;
[; ;pic16lf1508.h: 10730: extern volatile __bit PWM1DCH5 @ (((unsigned) &PWM1DCH)*8) + 5;
[; ;pic16lf1508.h: 10732: extern volatile __bit PWM1DCH6 @ (((unsigned) &PWM1DCH)*8) + 6;
[; ;pic16lf1508.h: 10734: extern volatile __bit PWM1DCH7 @ (((unsigned) &PWM1DCH)*8) + 7;
[; ;pic16lf1508.h: 10736: extern volatile __bit PWM1DCL0 @ (((unsigned) &PWM1DCL)*8) + 6;
[; ;pic16lf1508.h: 10738: extern volatile __bit PWM1DCL1 @ (((unsigned) &PWM1DCL)*8) + 7;
[; ;pic16lf1508.h: 10740: extern volatile __bit PWM1EN @ (((unsigned) &PWM1CON)*8) + 7;
[; ;pic16lf1508.h: 10742: extern volatile __bit PWM1OE @ (((unsigned) &PWM1CON)*8) + 6;
[; ;pic16lf1508.h: 10744: extern volatile __bit PWM1OUT @ (((unsigned) &PWM1CON)*8) + 5;
[; ;pic16lf1508.h: 10746: extern volatile __bit PWM1POL @ (((unsigned) &PWM1CON)*8) + 4;
[; ;pic16lf1508.h: 10748: extern volatile __bit PWM2DCH0 @ (((unsigned) &PWM2DCH)*8) + 0;
[; ;pic16lf1508.h: 10750: extern volatile __bit PWM2DCH1 @ (((unsigned) &PWM2DCH)*8) + 1;
[; ;pic16lf1508.h: 10752: extern volatile __bit PWM2DCH2 @ (((unsigned) &PWM2DCH)*8) + 2;
[; ;pic16lf1508.h: 10754: extern volatile __bit PWM2DCH3 @ (((unsigned) &PWM2DCH)*8) + 3;
[; ;pic16lf1508.h: 10756: extern volatile __bit PWM2DCH4 @ (((unsigned) &PWM2DCH)*8) + 4;
[; ;pic16lf1508.h: 10758: extern volatile __bit PWM2DCH5 @ (((unsigned) &PWM2DCH)*8) + 5;
[; ;pic16lf1508.h: 10760: extern volatile __bit PWM2DCH6 @ (((unsigned) &PWM2DCH)*8) + 6;
[; ;pic16lf1508.h: 10762: extern volatile __bit PWM2DCH7 @ (((unsigned) &PWM2DCH)*8) + 7;
[; ;pic16lf1508.h: 10764: extern volatile __bit PWM2DCL0 @ (((unsigned) &PWM2DCL)*8) + 6;
[; ;pic16lf1508.h: 10766: extern volatile __bit PWM2DCL1 @ (((unsigned) &PWM2DCL)*8) + 7;
[; ;pic16lf1508.h: 10768: extern volatile __bit PWM2EN @ (((unsigned) &PWM2CON)*8) + 7;
[; ;pic16lf1508.h: 10770: extern volatile __bit PWM2OE @ (((unsigned) &PWM2CON)*8) + 6;
[; ;pic16lf1508.h: 10772: extern volatile __bit PWM2OUT @ (((unsigned) &PWM2CON)*8) + 5;
[; ;pic16lf1508.h: 10774: extern volatile __bit PWM2POL @ (((unsigned) &PWM2CON)*8) + 4;
[; ;pic16lf1508.h: 10776: extern volatile __bit PWM3DCH0 @ (((unsigned) &PWM3DCH)*8) + 0;
[; ;pic16lf1508.h: 10778: extern volatile __bit PWM3DCH1 @ (((unsigned) &PWM3DCH)*8) + 1;
[; ;pic16lf1508.h: 10780: extern volatile __bit PWM3DCH2 @ (((unsigned) &PWM3DCH)*8) + 2;
[; ;pic16lf1508.h: 10782: extern volatile __bit PWM3DCH3 @ (((unsigned) &PWM3DCH)*8) + 3;
[; ;pic16lf1508.h: 10784: extern volatile __bit PWM3DCH4 @ (((unsigned) &PWM3DCH)*8) + 4;
[; ;pic16lf1508.h: 10786: extern volatile __bit PWM3DCH5 @ (((unsigned) &PWM3DCH)*8) + 5;
[; ;pic16lf1508.h: 10788: extern volatile __bit PWM3DCH6 @ (((unsigned) &PWM3DCH)*8) + 6;
[; ;pic16lf1508.h: 10790: extern volatile __bit PWM3DCH7 @ (((unsigned) &PWM3DCH)*8) + 7;
[; ;pic16lf1508.h: 10792: extern volatile __bit PWM3DCL0 @ (((unsigned) &PWM3DCL)*8) + 6;
[; ;pic16lf1508.h: 10794: extern volatile __bit PWM3DCL1 @ (((unsigned) &PWM3DCL)*8) + 7;
[; ;pic16lf1508.h: 10796: extern volatile __bit PWM3EN @ (((unsigned) &PWM3CON)*8) + 7;
[; ;pic16lf1508.h: 10798: extern volatile __bit PWM3OE @ (((unsigned) &PWM3CON)*8) + 6;
[; ;pic16lf1508.h: 10800: extern volatile __bit PWM3OUT @ (((unsigned) &PWM3CON)*8) + 5;
[; ;pic16lf1508.h: 10802: extern volatile __bit PWM3POL @ (((unsigned) &PWM3CON)*8) + 4;
[; ;pic16lf1508.h: 10804: extern volatile __bit PWM4DCH0 @ (((unsigned) &PWM4DCH)*8) + 0;
[; ;pic16lf1508.h: 10806: extern volatile __bit PWM4DCH1 @ (((unsigned) &PWM4DCH)*8) + 1;
[; ;pic16lf1508.h: 10808: extern volatile __bit PWM4DCH2 @ (((unsigned) &PWM4DCH)*8) + 2;
[; ;pic16lf1508.h: 10810: extern volatile __bit PWM4DCH3 @ (((unsigned) &PWM4DCH)*8) + 3;
[; ;pic16lf1508.h: 10812: extern volatile __bit PWM4DCH4 @ (((unsigned) &PWM4DCH)*8) + 4;
[; ;pic16lf1508.h: 10814: extern volatile __bit PWM4DCH5 @ (((unsigned) &PWM4DCH)*8) + 5;
[; ;pic16lf1508.h: 10816: extern volatile __bit PWM4DCH6 @ (((unsigned) &PWM4DCH)*8) + 6;
[; ;pic16lf1508.h: 10818: extern volatile __bit PWM4DCH7 @ (((unsigned) &PWM4DCH)*8) + 7;
[; ;pic16lf1508.h: 10820: extern volatile __bit PWM4DCL0 @ (((unsigned) &PWM4DCL)*8) + 6;
[; ;pic16lf1508.h: 10822: extern volatile __bit PWM4DCL1 @ (((unsigned) &PWM4DCL)*8) + 7;
[; ;pic16lf1508.h: 10824: extern volatile __bit PWM4EN @ (((unsigned) &PWM4CON)*8) + 7;
[; ;pic16lf1508.h: 10826: extern volatile __bit PWM4OE @ (((unsigned) &PWM4CON)*8) + 6;
[; ;pic16lf1508.h: 10828: extern volatile __bit PWM4OUT @ (((unsigned) &PWM4CON)*8) + 5;
[; ;pic16lf1508.h: 10830: extern volatile __bit PWM4POL @ (((unsigned) &PWM4CON)*8) + 4;
[; ;pic16lf1508.h: 10832: extern volatile __bit RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic16lf1508.h: 10834: extern volatile __bit RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic16lf1508.h: 10836: extern volatile __bit RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic16lf1508.h: 10838: extern volatile __bit RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic16lf1508.h: 10840: extern volatile __bit RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic16lf1508.h: 10842: extern volatile __bit RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic16lf1508.h: 10844: extern volatile __bit RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic16lf1508.h: 10846: extern volatile __bit RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic16lf1508.h: 10848: extern volatile __bit RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic16lf1508.h: 10850: extern volatile __bit RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic16lf1508.h: 10852: extern volatile __bit RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic16lf1508.h: 10854: extern volatile __bit RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic16lf1508.h: 10856: extern volatile __bit RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic16lf1508.h: 10858: extern volatile __bit RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic16lf1508.h: 10860: extern volatile __bit RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic16lf1508.h: 10862: extern volatile __bit RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic16lf1508.h: 10864: extern volatile __bit RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic16lf1508.h: 10866: extern volatile __bit RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic16lf1508.h: 10868: extern volatile __bit RCEN @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic16lf1508.h: 10870: extern volatile __bit RCIDL @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic16lf1508.h: 10872: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic16lf1508.h: 10874: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic16lf1508.h: 10876: extern volatile __bit RD @ (((unsigned) &PMCON1)*8) + 0;
[; ;pic16lf1508.h: 10878: extern volatile __bit RSEN @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic16lf1508.h: 10880: extern volatile __bit RSTVEC @ (((unsigned) &ICDCON0)*8) + 0;
[; ;pic16lf1508.h: 10882: extern volatile __bit RX9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic16lf1508.h: 10884: extern volatile __bit RX9D @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic16lf1508.h: 10886: extern volatile __bit R_nW @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic16lf1508.h: 10888: extern volatile __bit SBCDE @ (((unsigned) &SSP1CON3)*8) + 2;
[; ;pic16lf1508.h: 10890: extern volatile __bit SBOREN @ (((unsigned) &BORCON)*8) + 7;
[; ;pic16lf1508.h: 10892: extern volatile __bit SCIE @ (((unsigned) &SSP1CON3)*8) + 5;
[; ;pic16lf1508.h: 10894: extern volatile __bit SCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic16lf1508.h: 10896: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic16lf1508.h: 10898: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic16lf1508.h: 10900: extern volatile __bit SDAHT @ (((unsigned) &SSP1CON3)*8) + 3;
[; ;pic16lf1508.h: 10902: extern volatile __bit SEN @ (((unsigned) &SSP1CON2)*8) + 0;
[; ;pic16lf1508.h: 10904: extern volatile __bit SENDB @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic16lf1508.h: 10906: extern volatile __bit SMP @ (((unsigned) &SSP1STAT)*8) + 7;
[; ;pic16lf1508.h: 10908: extern volatile __bit SOSCR @ (((unsigned) &OSCSTAT)*8) + 7;
[; ;pic16lf1508.h: 10910: extern volatile __bit SPEN @ (((unsigned) &RCSTA)*8) + 7;
[; ;pic16lf1508.h: 10912: extern volatile __bit SREN @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic16lf1508.h: 10914: extern volatile __bit SSP1IE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic16lf1508.h: 10916: extern volatile __bit SSP1IF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic16lf1508.h: 10918: extern volatile __bit SSPEN @ (((unsigned) &SSP1CON1)*8) + 5;
[; ;pic16lf1508.h: 10920: extern volatile __bit SSPM0 @ (((unsigned) &SSP1CON1)*8) + 0;
[; ;pic16lf1508.h: 10922: extern volatile __bit SSPM1 @ (((unsigned) &SSP1CON1)*8) + 1;
[; ;pic16lf1508.h: 10924: extern volatile __bit SSPM2 @ (((unsigned) &SSP1CON1)*8) + 2;
[; ;pic16lf1508.h: 10926: extern volatile __bit SSPM3 @ (((unsigned) &SSP1CON1)*8) + 3;
[; ;pic16lf1508.h: 10928: extern volatile __bit SSPOV @ (((unsigned) &SSP1CON1)*8) + 6;
[; ;pic16lf1508.h: 10930: extern volatile __bit SSSEL @ (((unsigned) &APFCON)*8) + 4;
[; ;pic16lf1508.h: 10932: extern volatile __bit SSTEP @ (((unsigned) &ICDCON0)*8) + 5;
[; ;pic16lf1508.h: 10934: extern volatile __bit STKOVF @ (((unsigned) &PCON)*8) + 7;
[; ;pic16lf1508.h: 10936: extern volatile __bit STKUNF @ (((unsigned) &PCON)*8) + 6;
[; ;pic16lf1508.h: 10938: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic16lf1508.h: 10940: extern volatile __bit SYNC @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic16lf1508.h: 10942: extern volatile __bit T0CS @ (((unsigned) &OPTION_REG)*8) + 5;
[; ;pic16lf1508.h: 10944: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic16lf1508.h: 10946: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic16lf1508.h: 10948: extern volatile __bit T0SE @ (((unsigned) &OPTION_REG)*8) + 4;
[; ;pic16lf1508.h: 10950: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic16lf1508.h: 10952: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic16lf1508.h: 10954: extern volatile __bit T1GGO_nDONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic16lf1508.h: 10956: extern volatile __bit T1GPOL @ (((unsigned) &T1GCON)*8) + 6;
[; ;pic16lf1508.h: 10958: extern volatile __bit T1GSEL @ (((unsigned) &APFCON)*8) + 3;
[; ;pic16lf1508.h: 10960: extern volatile __bit T1GSPM @ (((unsigned) &T1GCON)*8) + 4;
[; ;pic16lf1508.h: 10962: extern volatile __bit T1GSS0 @ (((unsigned) &T1GCON)*8) + 0;
[; ;pic16lf1508.h: 10964: extern volatile __bit T1GSS1 @ (((unsigned) &T1GCON)*8) + 1;
[; ;pic16lf1508.h: 10966: extern volatile __bit T1GTM @ (((unsigned) &T1GCON)*8) + 5;
[; ;pic16lf1508.h: 10968: extern volatile __bit T1GVAL @ (((unsigned) &T1GCON)*8) + 2;
[; ;pic16lf1508.h: 10970: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic16lf1508.h: 10972: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic16lf1508.h: 10974: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic16lf1508.h: 10976: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic16lf1508.h: 10978: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic16lf1508.h: 10980: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic16lf1508.h: 10982: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic16lf1508.h: 10984: extern volatile __bit TMR0CS @ (((unsigned) &OPTION_REG)*8) + 5;
[; ;pic16lf1508.h: 10986: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic16lf1508.h: 10988: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic16lf1508.h: 10990: extern volatile __bit TMR0SE @ (((unsigned) &OPTION_REG)*8) + 4;
[; ;pic16lf1508.h: 10992: extern volatile __bit TMR1CS0 @ (((unsigned) &T1CON)*8) + 6;
[; ;pic16lf1508.h: 10994: extern volatile __bit TMR1CS1 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic16lf1508.h: 10996: extern volatile __bit TMR1GE @ (((unsigned) &T1GCON)*8) + 7;
[; ;pic16lf1508.h: 10998: extern volatile __bit TMR1GIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic16lf1508.h: 11000: extern volatile __bit TMR1GIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic16lf1508.h: 11002: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic16lf1508.h: 11004: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic16lf1508.h: 11006: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic16lf1508.h: 11008: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic16lf1508.h: 11010: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic16lf1508.h: 11012: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic16lf1508.h: 11014: extern volatile __bit TRIGSEL0 @ (((unsigned) &ADCON2)*8) + 4;
[; ;pic16lf1508.h: 11016: extern volatile __bit TRIGSEL1 @ (((unsigned) &ADCON2)*8) + 5;
[; ;pic16lf1508.h: 11018: extern volatile __bit TRIGSEL2 @ (((unsigned) &ADCON2)*8) + 6;
[; ;pic16lf1508.h: 11020: extern volatile __bit TRIGSEL3 @ (((unsigned) &ADCON2)*8) + 7;
[; ;pic16lf1508.h: 11022: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic16lf1508.h: 11024: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic16lf1508.h: 11026: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic16lf1508.h: 11028: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic16lf1508.h: 11030: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic16lf1508.h: 11032: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic16lf1508.h: 11034: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic16lf1508.h: 11036: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic16lf1508.h: 11038: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic16lf1508.h: 11040: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic16lf1508.h: 11042: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic16lf1508.h: 11044: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic16lf1508.h: 11046: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic16lf1508.h: 11048: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic16lf1508.h: 11050: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic16lf1508.h: 11052: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic16lf1508.h: 11054: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic16lf1508.h: 11056: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic16lf1508.h: 11058: extern volatile __bit TRIS_ICDCLK @ (((unsigned) &ICDIO)*8) + 2;
[; ;pic16lf1508.h: 11060: extern volatile __bit TRIS_ICDDAT @ (((unsigned) &ICDIO)*8) + 3;
[; ;pic16lf1508.h: 11062: extern volatile __bit TRMT @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic16lf1508.h: 11064: extern volatile __bit TRP0HLTF @ (((unsigned) &ICDSTAT)*8) + 6;
[; ;pic16lf1508.h: 11066: extern volatile __bit TRP1HLTF @ (((unsigned) &ICDSTAT)*8) + 7;
[; ;pic16lf1508.h: 11068: extern volatile __bit TSEN @ (((unsigned) &FVRCON)*8) + 5;
[; ;pic16lf1508.h: 11070: extern volatile __bit TSRNG @ (((unsigned) &FVRCON)*8) + 4;
[; ;pic16lf1508.h: 11072: extern volatile __bit TX9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic16lf1508.h: 11074: extern volatile __bit TX9D @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic16lf1508.h: 11076: extern volatile __bit TXEN @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic16lf1508.h: 11078: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic16lf1508.h: 11080: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic16lf1508.h: 11082: extern volatile __bit UA @ (((unsigned) &SSP1STAT)*8) + 1;
[; ;pic16lf1508.h: 11084: extern volatile __bit USRHLTF @ (((unsigned) &ICDSTAT)*8) + 1;
[; ;pic16lf1508.h: 11086: extern volatile __bit WCOL @ (((unsigned) &SSP1CON1)*8) + 7;
[; ;pic16lf1508.h: 11088: extern volatile __bit WDTPS0 @ (((unsigned) &WDTCON)*8) + 1;
[; ;pic16lf1508.h: 11090: extern volatile __bit WDTPS1 @ (((unsigned) &WDTCON)*8) + 2;
[; ;pic16lf1508.h: 11092: extern volatile __bit WDTPS2 @ (((unsigned) &WDTCON)*8) + 3;
[; ;pic16lf1508.h: 11094: extern volatile __bit WDTPS3 @ (((unsigned) &WDTCON)*8) + 4;
[; ;pic16lf1508.h: 11096: extern volatile __bit WDTPS4 @ (((unsigned) &WDTCON)*8) + 5;
[; ;pic16lf1508.h: 11098: extern volatile __bit WPUA0 @ (((unsigned) &WPUA)*8) + 0;
[; ;pic16lf1508.h: 11100: extern volatile __bit WPUA1 @ (((unsigned) &WPUA)*8) + 1;
[; ;pic16lf1508.h: 11102: extern volatile __bit WPUA2 @ (((unsigned) &WPUA)*8) + 2;
[; ;pic16lf1508.h: 11104: extern volatile __bit WPUA3 @ (((unsigned) &WPUA)*8) + 3;
[; ;pic16lf1508.h: 11106: extern volatile __bit WPUA4 @ (((unsigned) &WPUA)*8) + 4;
[; ;pic16lf1508.h: 11108: extern volatile __bit WPUA5 @ (((unsigned) &WPUA)*8) + 5;
[; ;pic16lf1508.h: 11110: extern volatile __bit WPUB4 @ (((unsigned) &WPUB)*8) + 4;
[; ;pic16lf1508.h: 11112: extern volatile __bit WPUB5 @ (((unsigned) &WPUB)*8) + 5;
[; ;pic16lf1508.h: 11114: extern volatile __bit WPUB6 @ (((unsigned) &WPUB)*8) + 6;
[; ;pic16lf1508.h: 11116: extern volatile __bit WPUB7 @ (((unsigned) &WPUB)*8) + 7;
[; ;pic16lf1508.h: 11118: extern volatile __bit WR @ (((unsigned) &PMCON1)*8) + 1;
[; ;pic16lf1508.h: 11120: extern volatile __bit WREN @ (((unsigned) &PMCON1)*8) + 2;
[; ;pic16lf1508.h: 11122: extern volatile __bit WRERR @ (((unsigned) &PMCON1)*8) + 3;
[; ;pic16lf1508.h: 11124: extern volatile __bit WUE @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic16lf1508.h: 11126: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic16lf1508.h: 11128: extern volatile __bit Z_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 2;
[; ;pic16lf1508.h: 11130: extern volatile __bit nBOR @ (((unsigned) &PCON)*8) + 0;
[; ;pic16lf1508.h: 11132: extern volatile __bit nPD @ (((unsigned) &STATUS)*8) + 3;
[; ;pic16lf1508.h: 11134: extern volatile __bit nPOR @ (((unsigned) &PCON)*8) + 1;
[; ;pic16lf1508.h: 11136: extern volatile __bit nRI @ (((unsigned) &PCON)*8) + 2;
[; ;pic16lf1508.h: 11138: extern volatile __bit nRMCLR @ (((unsigned) &PCON)*8) + 3;
[; ;pic16lf1508.h: 11140: extern volatile __bit nRWDT @ (((unsigned) &PCON)*8) + 4;
[; ;pic16lf1508.h: 11142: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic16lf1508.h: 11144: extern volatile __bit nTO @ (((unsigned) &STATUS)*8) + 4;
[; ;pic16lf1508.h: 11146: extern volatile __bit nWPUEN @ (((unsigned) &OPTION_REG)*8) + 7;
[; ;pic.h: 28: extern void __nop(void);
[; ;pic.h: 76: extern unsigned int flash_read(unsigned short addr);
[; ;pic.h: 150: extern __nonreentrant void _delay(unsigned long);
[; ;pic.h: 184: extern unsigned char __resetbits;
[; ;pic.h: 185: extern __bit __powerdown;
[; ;pic.h: 186: extern __bit __timeout;
"17 main.c
[p x FOSC=INTOSC ]
"18
[p x WDTE=OFF ]
"19
[p x PWRTE=ON ]
"20
[p x MCLRE=ON ]
"21
[p x CP=OFF ]
"22
[p x BOREN=ON ]
"23
[p x CLKOUTEN=OFF ]
"24
[p x IESO=ON ]
"25
[p x FCMEN=ON ]
"28
[p x WRT=OFF ]
"29
[p x STVREN=ON ]
"30
[p x BORV=LO ]
"31
[p x LPBOR=OFF ]
"32
[p x LVP=OFF ]
[; ;main.c: 39: unsigned char sci_Init(unsigned long int, unsigned char);
[; ;main.c: 40: void sci_PutByte(unsigned char);
[; ;main.c: 41: unsigned char sci_GetByte(void);
[; ;main.c: 42: void sci_PutNinth(unsigned char);
[; ;main.c: 43: unsigned char sci_GetNinth(void);
[; ;main.c: 44: unsigned char sci_GetFERR(void);
[; ;main.c: 45: unsigned char sci_CheckOERR(void);
"58
[v _sci_Init `(uc ~T0 @X0 1 ef2`ul`uc ]
"59
{
[; ;main.c: 57: unsigned char
[; ;main.c: 58: sci_Init(unsigned long int baud, unsigned char ninebits)
[; ;main.c: 59: {
[e :U _sci_Init ]
"58
[v _baud `ul ~T0 @X0 1 r1 ]
[v _ninebits `uc ~T0 @X0 1 r2 ]
"59
[f ]
"60
[v _X `i ~T0 @X0 1 a ]
"61
[v _tmp `ul ~T0 @X0 1 a ]
[; ;main.c: 60: int X;
[; ;main.c: 61: unsigned long tmp;
[; ;main.c: 85: SPBRG = 207;
"85
[e = _SPBRG -> -> 207 `i `us ]
[; ;main.c: 86: BRGH = 1;
"86
[e = _BRGH -> -> 1 `i `b ]
[; ;main.c: 87: BRG16 = 0;
"87
[e = _BRG16 -> -> 0 `i `b ]
[; ;main.c: 89: SYNC = 0;
"89
[e = _SYNC -> -> 0 `i `b ]
[; ;main.c: 90: SPEN = 1;
"90
[e = _SPEN -> -> 1 `i `b ]
[; ;main.c: 91: CREN = 1;
"91
[e = _CREN -> -> 1 `i `b ]
[; ;main.c: 92: SREN = 0;
"92
[e = _SREN -> -> 0 `i `b ]
[; ;main.c: 93: TXIE = 0;
"93
[e = _TXIE -> -> 0 `i `b ]
[; ;main.c: 94: RCIE = 0;
"94
[e = _RCIE -> -> 0 `i `b ]
[; ;main.c: 95: TX9 = ninebits?1:0;
"95
[e = _TX9 -> ? != -> _ninebits `i -> -> -> 0 `i `uc `i : -> 1 `i -> 0 `i `b ]
[; ;main.c: 96: RX9 = ninebits?1:0;
"96
[e = _RX9 -> ? != -> _ninebits `i -> -> -> 0 `i `uc `i : -> 1 `i -> 0 `i `b ]
[; ;main.c: 97: TXEN = 1;
"97
[e = _TXEN -> -> 1 `i `b ]
[; ;main.c: 107: return 0;
"107
[e ) -> -> 0 `i `uc ]
[e $UE 447  ]
[; ;main.c: 108: }
"108
[e :UE 447 ]
}
"111
[v _sci_PutByte `(v ~T0 @X0 1 ef1`uc ]
"112
{
[; ;main.c: 110: void
[; ;main.c: 111: sci_PutByte(unsigned char byte)
[; ;main.c: 112: {
[e :U _sci_PutByte ]
"111
[v _byte `uc ~T0 @X0 1 r1 ]
"112
[f ]
[; ;main.c: 113: while(!TXIF)
"113
[e $U 449  ]
[e :U 450 ]
[; ;main.c: 114: continue;
"114
[e $U 449  ]
[e :U 449 ]
"113
[e $ ! _TXIF 450  ]
[e :U 451 ]
[; ;main.c: 115: TXREG = byte;
"115
[e = _TXREG _byte ]
[; ;main.c: 117: return;
"117
[e $UE 448  ]
[; ;main.c: 118: }
"118
[e :UE 448 ]
}
"121
[v _sci_GetByte `(uc ~T0 @X0 1 ef ]
"122
{
[; ;main.c: 120: unsigned char
[; ;main.c: 121: sci_GetByte(void)
[; ;main.c: 122: {
[e :U _sci_GetByte ]
[f ]
[; ;main.c: 123: while(!RCIF)
"123
[e $U 453  ]
[e :U 454 ]
[; ;main.c: 124: continue;
"124
[e $U 453  ]
[e :U 453 ]
"123
[e $ ! _RCIF 454  ]
[e :U 455 ]
[; ;main.c: 126: return RCREG;
"126
[e ) _RCREG ]
[e $UE 452  ]
[; ;main.c: 127: }
"127
[e :UE 452 ]
}
"130
[v _sci_CheckOERR `(uc ~T0 @X0 1 ef ]
"131
{
[; ;main.c: 129: unsigned char
[; ;main.c: 130: sci_CheckOERR(void)
[; ;main.c: 131: {
[e :U _sci_CheckOERR ]
[f ]
[; ;main.c: 132: if(OERR)
"132
[e $ ! _OERR 457  ]
[; ;main.c: 133: {
"133
{
[; ;main.c: 134: CREN = 0;
"134
[e = _CREN -> -> 0 `i `b ]
[; ;main.c: 135: CREN = 1;
"135
[e = _CREN -> -> 1 `i `b ]
[; ;main.c: 136: return 1;
"136
[e ) -> -> 1 `i `uc ]
[e $UE 456  ]
"137
}
[e :U 457 ]
[; ;main.c: 137: }
[; ;main.c: 139: return 0;
"139
[e ) -> -> 0 `i `uc ]
[e $UE 456  ]
[; ;main.c: 140: }
"140
[e :UE 456 ]
}
"145
[v _sci_GetNinth `(uc ~T0 @X0 1 ef ]
"146
{
[; ;main.c: 144: unsigned char
[; ;main.c: 145: sci_GetNinth(void)
[; ;main.c: 146: {
[e :U _sci_GetNinth ]
[f ]
[; ;main.c: 147: while(!RCIF)
"147
[e $U 459  ]
[e :U 460 ]
[; ;main.c: 148: continue;
"148
[e $U 459  ]
[e :U 459 ]
"147
[e $ ! _RCIF 460  ]
[e :U 461 ]
[; ;main.c: 150: return RX9D;
"150
[e ) -> -> _RX9D `i `uc ]
[e $UE 458  ]
[; ;main.c: 151: }
"151
[e :UE 458 ]
}
"154
[v _sci_GetFERR `(uc ~T0 @X0 1 ef ]
"155
{
[; ;main.c: 153: unsigned char
[; ;main.c: 154: sci_GetFERR(void)
[; ;main.c: 155: {
[e :U _sci_GetFERR ]
[f ]
[; ;main.c: 156: while(!RCIF)
"156
[e $U 463  ]
[e :U 464 ]
[; ;main.c: 157: continue;
"157
[e $U 463  ]
[e :U 463 ]
"156
[e $ ! _RCIF 464  ]
[e :U 465 ]
[; ;main.c: 159: return FERR;
"159
[e ) -> -> _FERR `i `uc ]
[e $UE 462  ]
[; ;main.c: 160: }
"160
[e :UE 462 ]
}
"162
[v _putch `(v ~T0 @X0 1 ef1`uc ]
"163
{
[; ;main.c: 162: void putch(unsigned char data)
[; ;main.c: 163: {
[e :U _putch ]
"162
[v _data `uc ~T0 @X0 1 r1 ]
"163
[f ]
[; ;main.c: 164: while (!TXIF)
"164
[e $U 467  ]
[e :U 468 ]
[; ;main.c: 165: ;
"165
[e :U 467 ]
"164
[e $ ! _TXIF 468  ]
[e :U 469 ]
[; ;main.c: 166: TXREG = data;
"166
[e = _TXREG _data ]
[; ;main.c: 167: }
"167
[e :UE 466 ]
}
"194
[v _SetAltVal `(v ~T0 @X0 1 ef1`uc ]
"195
{
[; ;main.c: 194: void SetAltVal(char val)
[; ;main.c: 195: {
[e :U _SetAltVal ]
"194
[v _val `uc ~T0 @X0 1 r1 ]
"195
[f ]
[; ;main.c: 196: PWM1DCH = (val>>2);
"196
[e = _PWM1DCH -> >> -> _val `i -> 2 `i `uc ]
[; ;main.c: 197: PWM1DCL = (val<<6);
"197
[e = _PWM1DCL -> << -> _val `i -> 6 `i `uc ]
[; ;main.c: 198: }
"198
[e :UE 470 ]
}
"200
[v _SetAzVal `(v ~T0 @X0 1 ef1`uc ]
"201
{
[; ;main.c: 200: void SetAzVal(char val)
[; ;main.c: 201: {
[e :U _SetAzVal ]
"200
[v _val `uc ~T0 @X0 1 r1 ]
"201
[f ]
[; ;main.c: 202: PWM2DCH = (val>>2);
"202
[e = _PWM2DCH -> >> -> _val `i -> 2 `i `uc ]
[; ;main.c: 203: PWM2DCL = (val<<6);
"203
[e = _PWM2DCL -> << -> _val `i -> 6 `i `uc ]
[; ;main.c: 204: }
"204
[e :UE 471 ]
}
"206
[v _init `(v ~T0 @X0 1 ef ]
"207
{
[; ;main.c: 206: void init()
[; ;main.c: 207: {
[e :U _init ]
[f ]
[; ;main.c: 209: OSCCON = 0b01100011;
"209
[e = _OSCCON -> -> 99 `i `uc ]
[; ;main.c: 212: TRISCbits.TRISC0 = 1;
"212
[e = . . _TRISCbits 0 0 -> -> 1 `i `uc ]
[; ;main.c: 213: TRISCbits.TRISC1 = 1;
"213
[e = . . _TRISCbits 0 1 -> -> 1 `i `uc ]
[; ;main.c: 214: TRISCbits.TRISC2 = 1;
"214
[e = . . _TRISCbits 0 2 -> -> 1 `i `uc ]
[; ;main.c: 215: TRISCbits.TRISC3 = 0;
"215
[e = . . _TRISCbits 0 3 -> -> 0 `i `uc ]
[; ;main.c: 216: TRISCbits.TRISC4 = 0;
"216
[e = . . _TRISCbits 0 4 -> -> 0 `i `uc ]
[; ;main.c: 217: TRISCbits.TRISC5 = 0;
"217
[e = . . _TRISCbits 0 5 -> -> 0 `i `uc ]
[; ;main.c: 218: TRISCbits.TRISC6 = 1;
"218
[e = . . _TRISCbits 0 6 -> -> 1 `i `uc ]
[; ;main.c: 219: TRISCbits.TRISC7 = 0;
"219
[e = . . _TRISCbits 0 7 -> -> 0 `i `uc ]
[; ;main.c: 220: ANSELCbits.ANSELC = 0b00000000;
"220
[e = . . _ANSELCbits 1 0 -> -> 0 `i `uc ]
[; ;main.c: 223: TRISAbits.TRISA2 = 0;
"223
[e = . . _TRISAbits 0 2 -> -> 0 `i `uc ]
[; ;main.c: 224: TRISAbits.TRISA4 = 0;
"224
[e = . . _TRISAbits 0 4 -> -> 0 `i `uc ]
[; ;main.c: 225: TRISAbits.TRISA5 = 0;
"225
[e = . . _TRISAbits 0 5 -> -> 0 `i `uc ]
[; ;main.c: 227: ANSELAbits.ANSELA = 0b00000000;
"227
[e = . . _ANSELAbits 1 0 -> -> 0 `i `uc ]
[; ;main.c: 230: T2CON = 0x07;
"230
[e = _T2CON -> -> 7 `i `uc ]
[; ;main.c: 231: PR2 = 0x9B;
"231
[e = _PR2 -> -> 155 `i `uc ]
[; ;main.c: 234: PWM1CON = 0b11010000;
"234
[e = _PWM1CON -> -> 208 `i `uc ]
[; ;main.c: 235: PWM1DCH = 0;
"235
[e = _PWM1DCH -> -> 0 `i `uc ]
[; ;main.c: 236: PWM1DCL = 0b00000000;
"236
[e = _PWM1DCL -> -> 0 `i `uc ]
[; ;main.c: 238: SetAltVal(0x10);
"238
[e ( _SetAltVal (1 -> -> 16 `i `uc ]
[; ;main.c: 242: PWM2CON = 0b11010000;
"242
[e = _PWM2CON -> -> 208 `i `uc ]
[; ;main.c: 243: PWM2DCH = 0;
"243
[e = _PWM2DCH -> -> 0 `i `uc ]
[; ;main.c: 244: PWM2DCL = 0b00000000;
"244
[e = _PWM2DCL -> -> 0 `i `uc ]
[; ;main.c: 246: SetAzVal(0x00);
"246
[e ( _SetAzVal (1 -> -> 0 `i `uc ]
[; ;main.c: 249: sci_Init(0, 0);
"249
[e ( _sci_Init (2 , -> -> -> 0 `i `l `ul -> -> 0 `i `uc ]
[; ;main.c: 250: }
"250
[e :UE 472 ]
}
"264
[v _PrintStrToUART `(v ~T0 @X0 1 ef2`*uc`uc ]
"265
{
[; ;main.c: 264: void PrintStrToUART(char* str, unsigned char len)
[; ;main.c: 265: {
[e :U _PrintStrToUART ]
"264
[v _str `*uc ~T0 @X0 1 r1 ]
[v _len `uc ~T0 @X0 1 r2 ]
"265
[f ]
"266
[v _ii `uc ~T0 @X0 1 a ]
[; ;main.c: 266: unsigned char ii;
[; ;main.c: 267: for( ii = 0; ii < len; ii++)
"267
{
[e = _ii -> -> 0 `i `uc ]
[e $U 477  ]
"268
[e :U 474 ]
[; ;main.c: 268: {
{
[; ;main.c: 269: putch(str[ii]);
"269
[e ( _putch (1 *U + _str * -> _ii `ux -> -> # *U _str `ui `ux ]
[; ;main.c: 271: if( (str[ii] == '\0') || (str[ii] == '\r') )
"271
[e $ ! || == -> *U + _str * -> _ii `ux -> -> # *U _str `ui `ux `ui -> 0 `ui == -> *U + _str * -> _ii `ux -> -> # *U _str `ui `ux `ui -> 13 `ui 478  ]
[; ;main.c: 272: break;
"272
[e $U 475  ]
[e :U 478 ]
"273
}
"267
[e ++ _ii -> -> 1 `i `uc ]
[e :U 477 ]
[e $ < -> _ii `i -> _len `i 474  ]
[e :U 475 ]
"273
}
[; ;main.c: 273: }
[; ;main.c: 274: }
"274
[e :UE 473 ]
}
"276
[v _main `(v ~T0 @X0 1 ef ]
"277
{
[; ;main.c: 276: void main(void)
[; ;main.c: 277: {
[e :U _main ]
[f ]
"278
[v _altDir `uc ~T0 @X0 1 a ]
[; ;main.c: 278: char altDir = 0;
[e = _altDir -> -> 0 `i `uc ]
"279
[v _azDir `uc ~T0 @X0 1 a ]
[; ;main.c: 279: char azDir = 0;
[e = _azDir -> -> 0 `i `uc ]
"280
[v _wasMove `uc ~T0 @X0 1 a ]
[; ;main.c: 280: char wasMove = 0;
[e = _wasMove -> -> 0 `i `uc ]
"281
[v _altVal `uc ~T0 @X0 1 a ]
[; ;main.c: 281: char altVal = 0x10;
[e = _altVal -> -> 16 `i `uc ]
"282
[v _str `uc ~T0 @X0 -> 20 `i a ]
[v F4271 `uc ~T0 @X0 -> 3 `i s ]
[i F4271
:U ..
-> 32 `c
-> 32 `c
-> 0 `c
..
]
"283
[v _azstr `uc ~T0 @X0 -> 3 `i a ]
[; ;main.c: 282: char str[20];
[; ;main.c: 283: char azstr[3] = "  ";
[e = _azstr F4271 ]
[; ;main.c: 286: init();
"286
[e ( _init ..  ]
[; ;main.c: 287: PORTCbits.RC4 = 1;
"287
[e = . . _PORTCbits 0 4 -> -> 1 `i `uc ]
[; ;main.c: 288: _delay((unsigned long)((1000)*(2000000/4000.0)));
"288
[e ( __delay (1 -> * -> -> 1000 `i `d / -> -> 2000000 `l `d .4000.0 `ul ]
[; ;main.c: 289: PORTCbits.RC4 = 0;
"289
[e = . . _PORTCbits 0 4 -> -> 0 `i `uc ]
[; ;main.c: 291: while(1)
"291
[e :U 481 ]
[; ;main.c: 292: {
"292
{
[; ;main.c: 294: wasMove = 0;
"294
[e = _wasMove -> -> 0 `i `uc ]
[; ;main.c: 295: altDir = 0;
"295
[e = _altDir -> -> 0 `i `uc ]
[; ;main.c: 296: azDir = 0;
"296
[e = _azDir -> -> 0 `i `uc ]
[; ;main.c: 298: PORTAbits.RA2 = 0;
"298
[e = . . _PORTAbits 0 2 -> -> 0 `i `uc ]
[; ;main.c: 299: PORTAbits.RA4 = 0;
"299
[e = . . _PORTAbits 0 4 -> -> 0 `i `uc ]
[; ;main.c: 300: PORTAbits.RA5 = 0;
"300
[e = . . _PORTAbits 0 5 -> -> 0 `i `uc ]
[; ;main.c: 301: PORTCbits.RC7 = 0;
"301
[e = . . _PORTCbits 0 7 -> -> 0 `i `uc ]
[; ;main.c: 304: if( PORTCbits.RC2 != 0 )
"304
[e $ ! != -> . . _PORTCbits 0 2 `i -> 0 `i 483  ]
[; ;main.c: 305: altDir++;
"305
[e ++ _altDir -> -> 1 `i `uc ]
[e :U 483 ]
[; ;main.c: 306: if( PORTCbits.RC6 != 0 )
"306
[e $ ! != -> . . _PORTCbits 0 6 `i -> 0 `i 484  ]
[; ;main.c: 307: altDir--;
"307
[e -- _altDir -> -> 1 `i `uc ]
[e :U 484 ]
[; ;main.c: 308: if( PORTCbits.RC0 != 0 )
"308
[e $ ! != -> . . _PORTCbits 0 0 `i -> 0 `i 485  ]
[; ;main.c: 309: azDir++;
"309
[e ++ _azDir -> -> 1 `i `uc ]
[e :U 485 ]
[; ;main.c: 310: if( PORTCbits.RC1 != 0 )
"310
[e $ ! != -> . . _PORTCbits 0 1 `i -> 0 `i 486  ]
[; ;main.c: 311: azDir--;
"311
[e -- _azDir -> -> 1 `i `uc ]
[e :U 486 ]
[; ;main.c: 314: if( (azDir != 0) || (altDir != 0) )
"314
[e $ ! || != -> _azDir `i -> 0 `i != -> _altDir `i -> 0 `i 487  ]
[; ;main.c: 315: wasMove = 1;
"315
[e = _wasMove -> -> 1 `i `uc ]
[e :U 487 ]
[; ;main.c: 318: switch( altDir )
"318
[e $U 489  ]
[; ;main.c: 319: {
"319
{
[; ;main.c: 320: case 1:
"320
[e :U 490 ]
[; ;main.c: 324: if( altVal > 0x10)
"324
[e $ ! > -> _altVal `i -> 16 `i 491  ]
[; ;main.c: 325: altVal--;
"325
[e -- _altVal -> -> 1 `i `uc ]
[e :U 491 ]
[; ;main.c: 326: break;
"326
[e $U 488  ]
[; ;main.c: 328: case -1:
"328
[e :U 492 ]
[; ;main.c: 329: if( altVal < 0x2F)
"329
[e $ ! < -> _altVal `i -> 47 `i 493  ]
[; ;main.c: 330: altVal++;
"330
[e ++ _altVal -> -> 1 `i `uc ]
[e :U 493 ]
[; ;main.c: 331: break;
"331
[e $U 488  ]
[; ;main.c: 332: default:
"332
[e :U 494 ]
[; ;main.c: 334: break;
"334
[e $U 488  ]
"335
}
[; ;main.c: 335: }
[e $U 488  ]
"318
[e :U 489 ]
[e [\ _altDir , $ -> -> 1 `i `uc 490
 , $ -> -U -> 1 `i `uc 492
 494 ]
"335
[e :U 488 ]
[; ;main.c: 338: SetAltVal(altVal);
"338
[e ( _SetAltVal (1 _altVal ]
[; ;main.c: 340: if( altVal <= 0x10)
"340
[e $ ! <= -> _altVal `i -> 16 `i 495  ]
[; ;main.c: 341: PORTAbits.RA4 = 1;
"341
[e = . . _PORTAbits 0 4 -> -> 1 `i `uc ]
[e $U 496  ]
"342
[e :U 495 ]
[; ;main.c: 342: else
[; ;main.c: 343: PORTAbits.RA4 = 0;
"343
[e = . . _PORTAbits 0 4 -> -> 0 `i `uc ]
[e :U 496 ]
[; ;main.c: 345: if( altVal >= 0x2F )
"345
[e $ ! >= -> _altVal `i -> 47 `i 497  ]
[; ;main.c: 346: PORTAbits.RA2 = 1;
"346
[e = . . _PORTAbits 0 2 -> -> 1 `i `uc ]
[e $U 498  ]
"347
[e :U 497 ]
[; ;main.c: 347: else
[; ;main.c: 348: PORTAbits.RA2 = 0;
"348
[e = . . _PORTAbits 0 2 -> -> 0 `i `uc ]
[e :U 498 ]
[; ;main.c: 351: switch( azDir )
"351
[e $U 500  ]
[; ;main.c: 352: {
"352
{
[; ;main.c: 353: case 1:
"353
[e :U 501 ]
[; ;main.c: 354: SetAzVal(0x2D);
"354
[e ( _SetAzVal (1 -> -> 45 `i `uc ]
[; ;main.c: 355: break;
"355
[e $U 499  ]
[; ;main.c: 356: case -1:
"356
[e :U 502 ]
[; ;main.c: 357: SetAzVal(0x30);
"357
[e ( _SetAzVal (1 -> -> 48 `i `uc ]
[; ;main.c: 358: break;
"358
[e $U 499  ]
[; ;main.c: 359: default:
"359
[e :U 503 ]
[; ;main.c: 361: SetAzVal(0x00);
"361
[e ( _SetAzVal (1 -> -> 0 `i `uc ]
[; ;main.c: 362: break;
"362
[e $U 499  ]
"363
}
[; ;main.c: 363: }
[e $U 499  ]
"351
[e :U 500 ]
[e [\ _azDir , $ -> -> 1 `i `uc 501
 , $ -> -U -> 1 `i `uc 502
 503 ]
"363
[e :U 499 ]
[; ;main.c: 367: if( azDir != 0 )
"367
[e $ ! != -> _azDir `i -> 0 `i 504  ]
[; ;main.c: 368: {
"368
{
[; ;main.c: 369: _delay((unsigned long)((40)*(2000000/4000.0)));
"369
[e ( __delay (1 -> * -> -> 40 `i `d / -> -> 2000000 `l `d .4000.0 `ul ]
[; ;main.c: 370: SetAzVal(0x00);
"370
[e ( _SetAzVal (1 -> -> 0 `i `uc ]
"371
}
[e :U 504 ]
[; ;main.c: 371: }
[; ;main.c: 374: if( wasMove != 0 )
"374
[e $ ! != -> _wasMove `i -> 0 `i 505  ]
[; ;main.c: 375: {
"375
{
[; ;main.c: 376: if( (azDir != 1) && (azDir != 0))
"376
[e $ ! && != -> _azDir `i -> 1 `i != -> _azDir `i -> 0 `i 506  ]
[; ;main.c: 377: azstr[0] = '-';
"377
[e = *U + &U _azstr * -> -> -> 0 `i `ui `ux -> -> # *U &U _azstr `ui `ux -> -> 45 `ui `uc ]
[e $U 507  ]
"378
[e :U 506 ]
[; ;main.c: 378: else
[; ;main.c: 379: azstr[0] = ' ';
"379
[e = *U + &U _azstr * -> -> -> 0 `i `ui `ux -> -> # *U &U _azstr `ui `ux -> -> 32 `ui `uc ]
[e :U 507 ]
[; ;main.c: 381: if( azDir != 0)
"381
[e $ ! != -> _azDir `i -> 0 `i 508  ]
[; ;main.c: 382: azstr[1] = '1';
"382
[e = *U + &U _azstr * -> -> -> 1 `i `ui `ux -> -> # *U &U _azstr `ui `ux -> -> 49 `ui `uc ]
[e $U 509  ]
"383
[e :U 508 ]
[; ;main.c: 383: else
[; ;main.c: 384: azstr[1] = '0';
"384
[e = *U + &U _azstr * -> -> -> 1 `i `ui `ux -> -> # *U &U _azstr `ui `ux -> -> 48 `ui `uc ]
[e :U 509 ]
[; ;main.c: 386: sprintf(str, "Alt: 0x%02X Az: %s \n\r", altVal, azstr );
"386
[e ( _sprintf (1 , , (. , &U _str :s 1C -> _altVal `i -> &U _azstr `*Cuc ]
[; ;main.c: 387: PrintStrToUART(str, 20);
"387
[e ( _PrintStrToUART (2 , &U _str -> -> 20 `i `uc ]
"388
}
[e :U 505 ]
[; ;main.c: 388: }
[; ;main.c: 391: _delay((unsigned long)((1000)*(2000000/4000.0)));
"391
[e ( __delay (1 -> * -> -> 1000 `i `d / -> -> 2000000 `l `d .4000.0 `ul ]
"392
}
[e :U 480 ]
"291
[e $U 481  ]
[e :U 482 ]
[; ;main.c: 392: }
[; ;main.c: 393: return;
"393
[e $UE 479  ]
[; ;main.c: 394: }
"394
[e :UE 479 ]
}
[p f _sprintf 10780676 ]
[a 1C 65 108 116 58 32 48 120 37 48 50 88 32 65 122 58 32 37 115 32 10 13 0 ]

