	component PLL is
		port (
			clkin_clk   : in  std_logic := 'X'; -- clk
			clkout_clk  : out std_logic;        -- clk
			reset_reset : in  std_logic := 'X'  -- reset
		);
	end component PLL;

