Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun Apr 17 19:21:31 2022
| Host         : Brent_laptop running 64-bit major release  (build 9200)
| Command      : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 3
+--------+----------+------------------------+------------+
| Rule   | Severity | Description            | Violations |
+--------+----------+------------------------+------------+
| DPIP-1 | Warning  | Input pipelining       | 2          |
| DPOP-1 | Warning  | PREG Output pipelining | 1          |
+--------+----------+------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/mac_muladd_16s_16s_16ns_16_4_1_U52/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/p input design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/mac_muladd_16s_16s_16ns_16_4_1_U52/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/mac_muladd_8ns_8ns_15ns_16_4_1_U50/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_4_U/p_reg_reg input design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/mac_muladd_8ns_8ns_15ns_16_4_1_U50/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_4_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/mac_muladd_16s_16s_16ns_16_4_1_U52/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/p output design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/mac_muladd_16s_16s_16ns_16_4_1_U52/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>


