# DCE12MISP/alu

The implementation for a basic ALU in a MIPS processor in Verilog, 
including testbench.

Compile:

    $ make

Testbench options is decided on `testbench.v`.

Requirement: `icarus`, `gtkwave`
