<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/R600MachineScheduler.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;9.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">R600MachineScheduler.cpp</div></div>
</div><!--header-->
<div class="contents">
<a href="R600MachineScheduler_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===-- R600MachineScheduler.cpp - R600 Scheduler Interface -*- C++ -*-----===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span><span class="comment"></span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">/// \file</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">/// R600 Machine Scheduler interface</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span> </div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#include &quot;<a class="code" href="R600MachineScheduler_8h.html">R600MachineScheduler.h</a>&quot;</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPUSubtarget_8h.html">AMDGPUSubtarget.h</a>&quot;</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &quot;<a class="code" href="R600InstrInfo_8h.html">R600InstrInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPUMCTargetDesc_8h.html">MCTargetDesc/AMDGPUMCTargetDesc.h</a>&quot;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &quot;<a class="code" href="LegacyPassManager_8h.html">llvm/IR/LegacyPassManager.h</a>&quot;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &quot;<a class="code" href="Pass_8h.html">llvm/Pass.h</a>&quot;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="keyword">using namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span> </div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="R600MachineScheduler_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   25</a></span><span class="preprocessor">#define DEBUG_TYPE &quot;machine-scheduler&quot;</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="classllvm_1_1R600SchedStrategy.html#a2c1760a96cdc9e6f584b99740060fcee">   27</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1R600SchedStrategy.html#a2c1760a96cdc9e6f584b99740060fcee">R600SchedStrategy::initialize</a>(<a class="code hl_class" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *dag) {</div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(dag-&gt;<a class="code hl_function" href="classllvm_1_1ScheduleDAGMI.html#a78c0f3feb8a81ca338f843494cff564e">hasVRegLiveness</a>() &amp;&amp; <span class="stringliteral">&quot;R600SchedStrategy needs vreg liveness&quot;</span>);</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span>  DAG = <span class="keyword">static_cast&lt;</span><a class="code hl_class" href="classllvm_1_1ScheduleDAGMILive.html">ScheduleDAGMILive</a>*<span class="keyword">&gt;</span>(dag);</div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1R600Subtarget.html">R600Subtarget</a> &amp;ST = DAG-&gt;<a class="code hl_variable" href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">MF</a>.<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>&lt;<a class="code hl_class" href="classllvm_1_1R600Subtarget.html">R600Subtarget</a>&gt;();</div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span>  TII = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code hl_class" href="classllvm_1_1R600InstrInfo.html">R600InstrInfo</a>*<span class="keyword">&gt;</span>(DAG-&gt;<a class="code hl_variable" href="classllvm_1_1ScheduleDAG.html#a348590624c488b04d0f9e227e6c3960e">TII</a>);</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span>  TRI = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code hl_struct" href="structllvm_1_1R600RegisterInfo.html">R600RegisterInfo</a>*<span class="keyword">&gt;</span>(DAG-&gt;<a class="code hl_variable" href="classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">TRI</a>);</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span>  VLIW5 = !ST.hasCaymanISA();</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>  MRI = &amp;DAG-&gt;<a class="code hl_variable" href="classllvm_1_1ScheduleDAG.html#a1b09f4d9c91e25f7bc2ac60b3b929d11">MRI</a>;</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span>  CurInstKind = IDOther;</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span>  CurEmitted = 0;</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span>  OccupedSlotsMask = 31;</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span>  InstKindLimit[IDAlu] = <a class="code hl_variable" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;getMaxAlusPerClause();</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span>  InstKindLimit[IDOther] = 32;</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>  InstKindLimit[IDFetch] = ST.getTexVTXClauseSize();</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>  AluInstCount = 0;</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>  FetchInstCount = 0;</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span>}</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span> </div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="keywordtype">void</span> R600SchedStrategy::MoveUnits(std::vector&lt;SUnit *&gt; &amp;QSrc,</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>                                  std::vector&lt;SUnit *&gt; &amp;QDst)</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>{</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>  QDst.insert(QDst.end(), QSrc.begin(), QSrc.end());</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>  QSrc.clear();</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>}</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span> </div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="R600MachineScheduler_8cpp.html#a2f6f6af2f9b25d2bd1d436e3cba97a57">   52</a></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="R600MachineScheduler_8cpp.html#a2f6f6af2f9b25d2bd1d436e3cba97a57">getWFCountLimitedByGPR</a>(<span class="keywordtype">unsigned</span> GPRCount) {</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a> (GPRCount &amp;&amp; <span class="stringliteral">&quot;GPRCount cannot be 0&quot;</span>);</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>  <span class="keywordflow">return</span> 248 / GPRCount;</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>}</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span> </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="classllvm_1_1R600SchedStrategy.html#a3351536ef89bb6fe156f754d2ee7c24c">   57</a></span><a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a>* R600SchedStrategy::pickNode(<span class="keywordtype">bool</span> &amp;IsTopNode) {</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>  <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>  NextInstKind = IDOther;</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span> </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>  IsTopNode = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span> </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>  <span class="comment">// check if we might want to switch current clause type</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>  <span class="keywordtype">bool</span> AllowSwitchToAlu = (CurEmitted &gt;= InstKindLimit[CurInstKind]) ||</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>      (Available[CurInstKind].<a class="code hl_function" href="namespacellvm.html#a824f3e0d9eb261d9345fcc96b36852f5">empty</a>());</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>  <span class="keywordtype">bool</span> AllowSwitchFromAlu = (CurEmitted &gt;= InstKindLimit[CurInstKind]) &amp;&amp;</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>      (!Available[IDFetch].<a class="code hl_function" href="namespacellvm.html#a824f3e0d9eb261d9345fcc96b36852f5">empty</a>() || !Available[IDOther].empty());</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span> </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>  <span class="keywordflow">if</span> (CurInstKind == IDAlu &amp;&amp; !Available[IDFetch].<a class="code hl_function" href="namespacellvm.html#a824f3e0d9eb261d9345fcc96b36852f5">empty</a>()) {</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>    <span class="comment">// We use the heuristic provided by AMD Accelerated Parallel Processing</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>    <span class="comment">// OpenCL Programming Guide :</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>    <span class="comment">// The approx. number of WF that allows TEX inst to hide ALU inst is :</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>    <span class="comment">// 500 (cycles for TEX) / (AluFetchRatio * 8 (cycles for ALU))</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>    <span class="keywordtype">float</span> ALUFetchRationEstimate =</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>        (AluInstCount + AvailablesAluCount() + Pending[IDAlu].size()) /</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>        (FetchInstCount + Available[IDFetch].<a class="code hl_function" href="namespacellvm.html#ab66b3b214d7927e7eeeadd6f50e81030">size</a>());</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>    <span class="keywordflow">if</span> (ALUFetchRationEstimate == 0) {</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>      AllowSwitchFromAlu = <span class="keyword">true</span>;</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>      <span class="keywordtype">unsigned</span> NeededWF = 62.5f / ALUFetchRationEstimate;</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>      <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; NeededWF &lt;&lt; <span class="stringliteral">&quot; approx. Wavefronts Required\n&quot;</span>);</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>      <span class="comment">// We assume the local GPR requirements to be &quot;dominated&quot; by the requirement</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>      <span class="comment">// of the TEX clause (which consumes 128 bits regs) ; ALU inst before and</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>      <span class="comment">// after TEX are indeed likely to consume or generate values from/for the</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>      <span class="comment">// TEX clause.</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>      <span class="comment">// Available[IDFetch].size() * 2 : GPRs required in the Fetch clause</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>      <span class="comment">// We assume that fetch instructions are either TnXYZW = TEX TnXYZW (need</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>      <span class="comment">// one GPR) or TmXYZW = TnXYZW (need 2 GPR).</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>      <span class="comment">// (TODO : use RegisterPressure)</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>      <span class="comment">// If we are going too use too many GPR, we flush Fetch instruction to lower</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>      <span class="comment">// register pressure on 128 bits regs.</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>      <span class="keywordtype">unsigned</span> NearRegisterRequirement = 2 * Available[IDFetch].size();</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>      <span class="keywordflow">if</span> (NeededWF &gt; <a class="code hl_function" href="R600MachineScheduler_8cpp.html#a2f6f6af2f9b25d2bd1d436e3cba97a57">getWFCountLimitedByGPR</a>(NearRegisterRequirement))</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>        AllowSwitchFromAlu = <span class="keyword">true</span>;</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>    }</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>  }</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span> </div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>  <span class="keywordflow">if</span> (!SU &amp;&amp; ((AllowSwitchToAlu &amp;&amp; CurInstKind != IDAlu) ||</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>      (!AllowSwitchFromAlu &amp;&amp; CurInstKind == IDAlu))) {</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>    <span class="comment">// try to pick ALU</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>    SU = pickAlu();</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>    <span class="keywordflow">if</span> (!SU &amp;&amp; !PhysicalRegCopy.empty()) {</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>      SU = PhysicalRegCopy.front();</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>      PhysicalRegCopy.erase(PhysicalRegCopy.begin());</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>    }</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>    <span class="keywordflow">if</span> (SU) {</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>      <span class="keywordflow">if</span> (CurEmitted &gt;= InstKindLimit[IDAlu])</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>        CurEmitted = 0;</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>      NextInstKind = IDAlu;</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>    }</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>  }</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span> </div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>  <span class="keywordflow">if</span> (!SU) {</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>    <span class="comment">// try to pick FETCH</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>    SU = pickOther(IDFetch);</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>    <span class="keywordflow">if</span> (SU)</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>      NextInstKind = IDFetch;</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>  }</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span> </div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>  <span class="comment">// try to pick other</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>  <span class="keywordflow">if</span> (!SU) {</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>    SU = pickOther(IDOther);</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>    <span class="keywordflow">if</span> (SU)</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>      NextInstKind = IDOther;</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>  }</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span> </div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>  <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<span class="keywordflow">if</span> (SU) {</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>    <a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; ** Pick node **\n&quot;</span>;</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>    DAG-&gt;<a class="code hl_function" href="classllvm_1_1ScheduleDAGInstrs.html#aa5f22315c4064579fca6cd88fb36ea5a">dumpNode</a>(*SU);</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>    <a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;NO NODE \n&quot;</span>;</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; DAG-&gt;<a class="code hl_variable" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>.size(); i++) {</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> &amp;S = DAG-&gt;<a class="code hl_variable" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[i];</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>      <span class="keywordflow">if</span> (!S.<a class="code hl_variable" href="classllvm_1_1SUnit.html#a8c201d7a769bda1cd75d8d6788123068">isScheduled</a>)</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>        DAG-&gt;<a class="code hl_function" href="classllvm_1_1ScheduleDAGInstrs.html#aa5f22315c4064579fca6cd88fb36ea5a">dumpNode</a>(S);</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>    }</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>  });</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span> </div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>  <span class="keywordflow">return</span> SU;</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>}</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span> </div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="classllvm_1_1R600SchedStrategy.html#abe1c22281512c39286cbb9bca97ae7b8">  142</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1R600SchedStrategy.html#abe1c22281512c39286cbb9bca97ae7b8">R600SchedStrategy::schedNode</a>(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">bool</span> IsTopNode) {</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>  <span class="keywordflow">if</span> (NextInstKind != CurInstKind) {</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>    <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Instruction Type Switch\n&quot;</span>);</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>    <span class="keywordflow">if</span> (NextInstKind != IDAlu)</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>      OccupedSlotsMask |= 31;</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>    CurEmitted = 0;</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>    CurInstKind = NextInstKind;</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>  }</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span> </div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>  <span class="keywordflow">if</span> (CurInstKind == IDAlu) {</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>    AluInstCount ++;</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>    <span class="keywordflow">switch</span> (getAluKind(SU)) {</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>    <span class="keywordflow">case</span> AluT_XYZW:</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>      CurEmitted += 4;</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>    <span class="keywordflow">case</span> AluDiscarded:</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>    <span class="keywordflow">default</span>: {</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>      ++CurEmitted;</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>      <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineInstr::mop_iterator</a> It = SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#afc98c2c5417cad1a90fc4fe241fe8ba4">getInstr</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a0037ac891190e1408b04a48156c3368c">operands_begin</a>(),</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>          <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a> = SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#afc98c2c5417cad1a90fc4fe241fe8ba4">getInstr</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a6e6014fca5895fa5f9487ff7c79678b0">operands_end</a>(); It != <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>; ++It) {</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>        <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = *It;</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>        <span class="keywordflow">if</span> (MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == R600::ALU_LITERAL_X)</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>          ++CurEmitted;</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>      }</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>    }</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>    }</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>    ++CurEmitted;</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>  }</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span> </div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>  <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; CurEmitted &lt;&lt; <span class="stringliteral">&quot; Instructions Emitted in this clause\n&quot;</span>);</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span> </div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>  <span class="keywordflow">if</span> (CurInstKind != IDFetch) {</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>    MoveUnits(Pending[IDFetch], Available[IDFetch]);</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>  } <span class="keywordflow">else</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>    FetchInstCount++;</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>}</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span> </div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="keyword">static</span> <span class="keywordtype">bool</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="R600MachineScheduler_8cpp.html#a36a05e9e7b987965c35b08b2a864502f">  182</a></span><a class="code hl_function" href="R600MachineScheduler_8cpp.html#a36a05e9e7b987965c35b08b2a864502f">isPhysicalRegCopy</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOpcode() != R600::COPY)</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span> </div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>  <span class="keywordflow">return</span> !<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(1).getReg());</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>}</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span> </div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="classllvm_1_1R600SchedStrategy.html#aa3c3bb2e44bfef1d9e7c5ea8d3f8be60">  189</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1R600SchedStrategy.html#aa3c3bb2e44bfef1d9e7c5ea8d3f8be60">R600SchedStrategy::releaseTopNode</a>(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU) {</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>  <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Top Releasing &quot;</span>; DAG-&gt;<a class="code hl_function" href="classllvm_1_1ScheduleDAGInstrs.html#aa5f22315c4064579fca6cd88fb36ea5a">dumpNode</a>(*SU));</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>}</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span> </div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="classllvm_1_1R600SchedStrategy.html#a4ae49efe3ba813f5cb7a746245b9b0e1">  193</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1R600SchedStrategy.html#a4ae49efe3ba813f5cb7a746245b9b0e1">R600SchedStrategy::releaseBottomNode</a>(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU) {</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>  <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Bottom Releasing &quot;</span>; DAG-&gt;<a class="code hl_function" href="classllvm_1_1ScheduleDAGInstrs.html#aa5f22315c4064579fca6cd88fb36ea5a">dumpNode</a>(*SU));</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="R600MachineScheduler_8cpp.html#a36a05e9e7b987965c35b08b2a864502f">isPhysicalRegCopy</a>(SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#afc98c2c5417cad1a90fc4fe241fe8ba4">getInstr</a>())) {</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>    PhysicalRegCopy.push_back(SU);</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>  }</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span> </div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>  <span class="keywordtype">int</span> IK = getInstKind(SU);</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span> </div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>  <span class="comment">// There is no export clause, we can schedule one as soon as its ready</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>  <span class="keywordflow">if</span> (IK == IDOther)</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>    Available[IDOther].push_back(SU);</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>    Pending[IK].push_back(SU);</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span> </div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>}</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span> </div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="keywordtype">bool</span> R600SchedStrategy::regBelongsToClass(<span class="keywordtype">unsigned</span> Reg,</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>                                          <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>  <span class="keywordflow">if</span> (!<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(Reg)) {</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>    <span class="keywordflow">return</span> RC-&gt;<a class="code hl_function" href="classllvm_1_1TargetRegisterClass.html#abd520c7b7939c6d4c37dff9e30e23fc6">contains</a>(Reg);</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>    <span class="keywordflow">return</span> MRI-&gt;<a class="code hl_function" href="classllvm_1_1MachineRegisterInfo.html#a6aee152989b2b5db20a72b927b67c614">getRegClass</a>(Reg) == RC;</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>  }</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>}</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span> </div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>R600SchedStrategy::AluKind R600SchedStrategy::getAluKind(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#afc98c2c5417cad1a90fc4fe241fe8ba4">getInstr</a>();</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span> </div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>  <span class="keywordflow">if</span> (TII-&gt;<a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#a6b3de1aca767b960a302308f3c463317">isTransOnly</a>(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>))</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>    <span class="keywordflow">return</span> AluTrans;</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span> </div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>  <span class="keywordflow">switch</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOpcode()) {</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>  <span class="keywordflow">case</span> R600::PRED_X:</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>    <span class="keywordflow">return</span> AluPredX;</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>  <span class="keywordflow">case</span> R600::INTERP_PAIR_XY:</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>  <span class="keywordflow">case</span> R600::INTERP_PAIR_ZW:</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>  <span class="keywordflow">case</span> R600::INTERP_VEC_LOAD:</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>  <span class="keywordflow">case</span> R600::DOT_4:</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>    <span class="keywordflow">return</span> AluT_XYZW;</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>  <span class="keywordflow">case</span> R600::COPY:</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(1).isUndef()) {</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>      <span class="comment">// MI will become a KILL, don&#39;t considers it in scheduling</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>      <span class="keywordflow">return</span> AluDiscarded;</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>    }</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>  }</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span> </div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>  <span class="comment">// Does the instruction take a whole IG ?</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>  <span class="comment">// XXX: Is it possible to add a helper function in R600InstrInfo that can</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>  <span class="comment">// be used here and in R600PacketizerList::isSoloInstruction() ?</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>  <span class="keywordflow">if</span>(TII-&gt;<a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#a5bad3393698345347bc9ef02419fd8cd">isVector</a>(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) ||</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>     TII-&gt;<a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#a891797e1ad8f29e9ed5d3443f10dc82e">isCubeOp</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOpcode()) ||</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>     TII-&gt;<a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#a7f44398d0ba1f70349d99b68940febde">isReductionOp</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOpcode()) ||</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>     <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOpcode() == R600::GROUP_BARRIER) {</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>    <span class="keywordflow">return</span> AluT_XYZW;</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>  }</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span> </div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>  <span class="keywordflow">if</span> (TII-&gt;<a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#a89de148c8666da38bdf2b414f9e254ec">isLDSInstr</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOpcode())) {</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>    <span class="keywordflow">return</span> AluT_X;</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>  }</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span> </div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>  <span class="comment">// Is the result already assigned to a channel ?</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>  <span class="keywordtype">unsigned</span> DestSubReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(0).getSubReg();</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>  <span class="keywordflow">switch</span> (DestSubReg) {</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>  <span class="keywordflow">case</span> R600::sub0:</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>    <span class="keywordflow">return</span> AluT_X;</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>  <span class="keywordflow">case</span> R600::sub1:</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>    <span class="keywordflow">return</span> AluT_Y;</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>  <span class="keywordflow">case</span> R600::sub2:</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>    <span class="keywordflow">return</span> AluT_Z;</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>  <span class="keywordflow">case</span> R600::sub3:</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>    <span class="keywordflow">return</span> AluT_W;</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>  }</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span> </div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>  <span class="comment">// Is the result already member of a X/Y/Z/W class ?</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>  <span class="keywordtype">unsigned</span> DestReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(0).getReg();</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>  <span class="keywordflow">if</span> (regBelongsToClass(DestReg, &amp;R600::R600_TReg32_XRegClass) ||</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>      regBelongsToClass(DestReg, &amp;R600::R600_AddrRegClass))</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>    <span class="keywordflow">return</span> AluT_X;</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>  <span class="keywordflow">if</span> (regBelongsToClass(DestReg, &amp;R600::R600_TReg32_YRegClass))</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>    <span class="keywordflow">return</span> AluT_Y;</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>  <span class="keywordflow">if</span> (regBelongsToClass(DestReg, &amp;R600::R600_TReg32_ZRegClass))</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>    <span class="keywordflow">return</span> AluT_Z;</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>  <span class="keywordflow">if</span> (regBelongsToClass(DestReg, &amp;R600::R600_TReg32_WRegClass))</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>    <span class="keywordflow">return</span> AluT_W;</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>  <span class="keywordflow">if</span> (regBelongsToClass(DestReg, &amp;R600::R600_Reg128RegClass))</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>    <span class="keywordflow">return</span> AluT_XYZW;</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span> </div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>  <span class="comment">// LDS src registers cannot be used in the Trans slot.</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>  <span class="keywordflow">if</span> (TII-&gt;<a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#acbfbaa0e925b1f975b016053d752e899">readsLDSSrcReg</a>(*<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>))</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>    <span class="keywordflow">return</span> AluT_XYZW;</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span> </div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>  <span class="keywordflow">return</span> AluAny;</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>}</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span> </div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="keywordtype">int</span> R600SchedStrategy::getInstKind(<a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a>* SU) {</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>  <span class="keywordtype">int</span> Opcode = SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#afc98c2c5417cad1a90fc4fe241fe8ba4">getInstr</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span> </div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>  <span class="keywordflow">if</span> (TII-&gt;<a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#a2a26ade8a5837be3ac8373a6edc81350">usesTextureCache</a>(Opcode) || TII-&gt;<a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#a0220f9eee026db654316584948dede8d">usesVertexCache</a>(Opcode))</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>    <span class="keywordflow">return</span> IDFetch;</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span> </div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>  <span class="keywordflow">if</span> (TII-&gt;<a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#ad80e1e5645d57c506cb63732f576ce81">isALUInstr</a>(Opcode)) {</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>    <span class="keywordflow">return</span> IDAlu;</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>  }</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span> </div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>  <span class="keywordflow">switch</span> (Opcode) {</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>  <span class="keywordflow">case</span> R600::PRED_X:</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>  <span class="keywordflow">case</span> R600::COPY:</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>  <span class="keywordflow">case</span> R600::CONST_COPY:</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>  <span class="keywordflow">case</span> R600::INTERP_PAIR_XY:</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>  <span class="keywordflow">case</span> R600::INTERP_PAIR_ZW:</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>  <span class="keywordflow">case</span> R600::INTERP_VEC_LOAD:</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>  <span class="keywordflow">case</span> R600::DOT_4:</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>    <span class="keywordflow">return</span> IDAlu;</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>    <span class="keywordflow">return</span> IDOther;</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>  }</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>}</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span> </div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *R600SchedStrategy::PopInst(std::vector&lt;SUnit *&gt; &amp;Q, <span class="keywordtype">bool</span> AnyALU) {</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>  <span class="keywordflow">if</span> (Q.empty())</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>  <span class="keywordflow">for</span> (std::vector&lt;SUnit *&gt;::reverse_iterator It = Q.rbegin(), <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a> = Q.rend();</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>      It != <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>; ++It) {</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>    <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU = *It;</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>    InstructionsGroupCandidate.push_back(SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#afc98c2c5417cad1a90fc4fe241fe8ba4">getInstr</a>());</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>    <span class="keywordflow">if</span> (TII-&gt;<a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#a537788ca2a4d7bbdbfad2ac8e5dfabca">fitsConstReadLimitations</a>(InstructionsGroupCandidate) &amp;&amp;</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>        (!AnyALU || !TII-&gt;<a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#adbb5663da5534317c035227ab390bf36">isVectorOnly</a>(*SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#afc98c2c5417cad1a90fc4fe241fe8ba4">getInstr</a>()))) {</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>      InstructionsGroupCandidate.pop_back();</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>      Q.erase((It + 1).base());</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>      <span class="keywordflow">return</span> SU;</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>      InstructionsGroupCandidate.pop_back();</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>    }</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>  }</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>}</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span> </div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="keywordtype">void</span> R600SchedStrategy::LoadAlu() {</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>  std::vector&lt;SUnit *&gt; &amp;QSrc = Pending[IDAlu];</div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = QSrc.size(); i &lt; e; ++i) {</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>    AluKind AK = getAluKind(QSrc[i]);</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>    AvailableAlus[AK].push_back(QSrc[i]);</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>  }</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>  QSrc.clear();</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>}</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span> </div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="keywordtype">void</span> R600SchedStrategy::PrepareNextSlot() {</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>  <a class="code hl_define" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code hl_function" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;New Slot\n&quot;</span>);</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a> (OccupedSlotsMask &amp;&amp; <span class="stringliteral">&quot;Slot wasn&#39;t filled&quot;</span>);</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>  OccupedSlotsMask = 0;</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="comment">//  if (HwGen == AMDGPUSubtarget::NORTHERN_ISLANDS)</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment">//    OccupedSlotsMask |= 16;</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>  InstructionsGroupCandidate.clear();</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>  LoadAlu();</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>}</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span> </div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="keywordtype">void</span> R600SchedStrategy::AssignSlot(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> Slot) {</div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>  <span class="keywordtype">int</span> DstIndex = TII-&gt;<a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#addaf6e56f2c83eb6d2300026c5430c6d">getOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOpcode(), R600::OpName::dst);</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>  <span class="keywordflow">if</span> (DstIndex == -1) {</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>  }</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span>  <span class="keywordtype">unsigned</span> DestReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getOperand(DstIndex).getReg();</div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>  <span class="comment">// PressureRegister crashes if an operand is def and used in the same inst</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>  <span class="comment">// and we try to constraint its regclass</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>  <span class="keywordflow">for</span> (<a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineInstr::mop_iterator</a> It = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;operands_begin(),</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>      <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;operands_end(); It != <a class="code hl_variable" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>; ++It) {</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = *It;</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>    <span class="keywordflow">if</span> (MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; !MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>() &amp;&amp;</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>        MO.<a class="code hl_function" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == DestReg)</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>  }</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span>  <span class="comment">// Constrains the regclass of DestReg to assign it to Slot</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>  <span class="keywordflow">switch</span> (Slot) {</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>  <span class="keywordflow">case</span> 0:</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>    MRI-&gt;<a class="code hl_function" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a>(DestReg, &amp;R600::R600_TReg32_XRegClass);</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span>  <span class="keywordflow">case</span> 1:</div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>    MRI-&gt;<a class="code hl_function" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a>(DestReg, &amp;R600::R600_TReg32_YRegClass);</div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>  <span class="keywordflow">case</span> 2:</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>    MRI-&gt;<a class="code hl_function" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a>(DestReg, &amp;R600::R600_TReg32_ZRegClass);</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>  <span class="keywordflow">case</span> 3:</div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>    MRI-&gt;<a class="code hl_function" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a>(DestReg, &amp;R600::R600_TReg32_WRegClass);</div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>  }</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>}</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span> </div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *R600SchedStrategy::AttemptFillSlot(<span class="keywordtype">unsigned</span> Slot, <span class="keywordtype">bool</span> AnyAlu) {</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>  <span class="keyword">static</span> <span class="keyword">const</span> AluKind IndexToID[] = {AluT_X, AluT_Y, AluT_Z, AluT_W};</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>  <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SlotedSU = PopInst(AvailableAlus[IndexToID[Slot]], AnyAlu);</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>  <span class="keywordflow">if</span> (SlotedSU)</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>    <span class="keywordflow">return</span> SlotedSU;</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>  <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *UnslotedSU = PopInst(AvailableAlus[AluAny], AnyAlu);</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>  <span class="keywordflow">if</span> (UnslotedSU)</div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>    AssignSlot(UnslotedSU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#afc98c2c5417cad1a90fc4fe241fe8ba4">getInstr</a>(), Slot);</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>  <span class="keywordflow">return</span> UnslotedSU;</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>}</div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span> </div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="keywordtype">unsigned</span> R600SchedStrategy::AvailablesAluCount()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>  <span class="keywordflow">return</span> AvailableAlus[AluAny].size() + AvailableAlus[AluT_XYZW].size() +</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>      AvailableAlus[AluT_X].size() + AvailableAlus[AluT_Y].size() +</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>      AvailableAlus[AluT_Z].size() + AvailableAlus[AluT_W].size() +</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>      AvailableAlus[AluTrans].size() + AvailableAlus[AluDiscarded].size() +</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>      AvailableAlus[AluPredX].size();</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>}</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span> </div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a>* R600SchedStrategy::pickAlu() {</div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>  <span class="keywordflow">while</span> (AvailablesAluCount() || !Pending[IDAlu].<a class="code hl_function" href="namespacellvm.html#a824f3e0d9eb261d9345fcc96b36852f5">empty</a>()) {</div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span>    <span class="keywordflow">if</span> (!OccupedSlotsMask) {</div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>      <span class="comment">// Bottom up scheduling : predX must comes first</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>      <span class="keywordflow">if</span> (!AvailableAlus[AluPredX].<a class="code hl_function" href="namespacellvm.html#a824f3e0d9eb261d9345fcc96b36852f5">empty</a>()) {</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>        OccupedSlotsMask |= 31;</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span>        <span class="keywordflow">return</span> PopInst(AvailableAlus[AluPredX], <span class="keyword">false</span>);</div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>      }</div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>      <span class="comment">// Flush physical reg copies (RA will discard them)</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span>      <span class="keywordflow">if</span> (!AvailableAlus[AluDiscarded].<a class="code hl_function" href="namespacellvm.html#a824f3e0d9eb261d9345fcc96b36852f5">empty</a>()) {</div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>        OccupedSlotsMask |= 31;</div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>        <span class="keywordflow">return</span> PopInst(AvailableAlus[AluDiscarded], <span class="keyword">false</span>);</div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span>      }</div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span>      <span class="comment">// If there is a T_XYZW alu available, use it</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span>      <span class="keywordflow">if</span> (!AvailableAlus[AluT_XYZW].<a class="code hl_function" href="namespacellvm.html#a824f3e0d9eb261d9345fcc96b36852f5">empty</a>()) {</div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>        OccupedSlotsMask |= 15;</div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>        <span class="keywordflow">return</span> PopInst(AvailableAlus[AluT_XYZW], <span class="keyword">false</span>);</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span>      }</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>    }</div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>    <span class="keywordtype">bool</span> TransSlotOccuped = OccupedSlotsMask &amp; 16;</div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>    <span class="keywordflow">if</span> (!TransSlotOccuped &amp;&amp; VLIW5) {</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>      <span class="keywordflow">if</span> (!AvailableAlus[AluTrans].<a class="code hl_function" href="namespacellvm.html#a824f3e0d9eb261d9345fcc96b36852f5">empty</a>()) {</div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>        OccupedSlotsMask |= 16;</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>        <span class="keywordflow">return</span> PopInst(AvailableAlus[AluTrans], <span class="keyword">false</span>);</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>      }</div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span>      <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU = AttemptFillSlot(3, <span class="keyword">true</span>);</div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>      <span class="keywordflow">if</span> (SU) {</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>        OccupedSlotsMask |= 16;</div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>        <span class="keywordflow">return</span> SU;</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>      }</div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>    }</div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> Chan = 3; Chan &gt; -1; --Chan) {</div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>      <span class="keywordtype">bool</span> isOccupied = OccupedSlotsMask &amp; (1 &lt;&lt; Chan);</div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>      <span class="keywordflow">if</span> (!isOccupied) {</div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>        <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU = AttemptFillSlot(Chan, <span class="keyword">false</span>);</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>        <span class="keywordflow">if</span> (SU) {</div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>          OccupedSlotsMask |= (1 &lt;&lt; Chan);</div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>          InstructionsGroupCandidate.push_back(SU-&gt;<a class="code hl_function" href="classllvm_1_1SUnit.html#afc98c2c5417cad1a90fc4fe241fe8ba4">getInstr</a>());</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>          <span class="keywordflow">return</span> SU;</div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>        }</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>      }</div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>    }</div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>    PrepareNextSlot();</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>  }</div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>}</div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span> </div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a>* R600SchedStrategy::pickOther(<span class="keywordtype">int</span> QID) {</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>  <a class="code hl_class" href="classllvm_1_1SUnit.html">SUnit</a> *SU = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>  std::vector&lt;SUnit *&gt; &amp;AQ = Available[QID];</div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span> </div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span>  <span class="keywordflow">if</span> (AQ.empty()) {</div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span>    MoveUnits(Pending[QID], AQ);</div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span>  }</div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span>  <span class="keywordflow">if</span> (!AQ.empty()) {</div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span>    SU = AQ.back();</div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span>    AQ.pop_back();</div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span>  }</div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span>  <span class="keywordflow">return</span> SU;</div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span>}</div>
<div class="ttc" id="aAMDGPUMCTargetDesc_8h_html"><div class="ttname"><a href="AMDGPUMCTargetDesc_8h.html">AMDGPUMCTargetDesc.h</a></div><div class="ttdoc">Provides AMDGPU specific target descriptions.</div></div>
<div class="ttc" id="aAMDGPUSubtarget_8h_html"><div class="ttname"><a href="AMDGPUSubtarget_8h.html">AMDGPUSubtarget.h</a></div><div class="ttdoc">AMDGPU specific subclass of TargetSubtarget.</div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_ab5899ca200d34e3cc6bb09ebce5e5b3c"><div class="ttname"><a href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="aDebug_8h_html_a08efc68d15935eb8889400a46c3749ba"><div class="ttname"><a href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a></div><div class="ttdeci">#define LLVM_DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8h_source.html#l00122">Debug.h:122</a></div></div>
<div class="ttc" id="aHexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00127">HexagonCopyToCombine.cpp:127</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00091">IRTranslator.cpp:91</a></div></div>
<div class="ttc" id="aLegacyPassManager_8h_html"><div class="ttname"><a href="LegacyPassManager_8h.html">LegacyPassManager.h</a></div></div>
<div class="ttc" id="aMachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="aPass_8h_html"><div class="ttname"><a href="Pass_8h.html">Pass.h</a></div></div>
<div class="ttc" id="aR600InstrInfo_8h_html"><div class="ttname"><a href="R600InstrInfo_8h.html">R600InstrInfo.h</a></div><div class="ttdoc">Interface definition for R600InstrInfo.</div></div>
<div class="ttc" id="aR600MachineScheduler_8cpp_html_a2f6f6af2f9b25d2bd1d436e3cba97a57"><div class="ttname"><a href="R600MachineScheduler_8cpp.html#a2f6f6af2f9b25d2bd1d436e3cba97a57">getWFCountLimitedByGPR</a></div><div class="ttdeci">static unsigned getWFCountLimitedByGPR(unsigned GPRCount)</div><div class="ttdef"><b>Definition:</b> <a href="R600MachineScheduler_8cpp_source.html#l00052">R600MachineScheduler.cpp:52</a></div></div>
<div class="ttc" id="aR600MachineScheduler_8cpp_html_a36a05e9e7b987965c35b08b2a864502f"><div class="ttname"><a href="R600MachineScheduler_8cpp.html#a36a05e9e7b987965c35b08b2a864502f">isPhysicalRegCopy</a></div><div class="ttdeci">static bool isPhysicalRegCopy(MachineInstr *MI)</div><div class="ttdef"><b>Definition:</b> <a href="R600MachineScheduler_8cpp_source.html#l00182">R600MachineScheduler.cpp:182</a></div></div>
<div class="ttc" id="aR600MachineScheduler_8h_html"><div class="ttname"><a href="R600MachineScheduler_8h.html">R600MachineScheduler.h</a></div><div class="ttdoc">R600 Machine Scheduler interface.</div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a3825368aca2bc1550d173660df4da6a6"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a3825368aca2bc1550d173660df4da6a6">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00464">MachineFunction.h:464</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00064">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a0037ac891190e1408b04a48156c3368c"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0037ac891190e1408b04a48156c3368c">llvm::MachineInstr::operands_begin</a></div><div class="ttdeci">mop_iterator operands_begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00471">MachineInstr.h:471</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a0363204b5fbab08a46f5a7cd7f376f78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Returns the opcode of this MachineInstr.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00427">MachineInstr.h:427</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a6e6014fca5895fa5f9487ff7c79678b0"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a6e6014fca5895fa5f9487ff7c79678b0">llvm::MachineInstr::operands_end</a></div><div class="ttdeci">mop_iterator operands_end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00472">MachineInstr.h:472</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00049">MachineOperand.h:49</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a4c9594c955fec80c73ddd964b5efd554"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdoc">isReg - Tests if this is a MO_Register operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00311">MachineOperand.h:311</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a75eb135014670ce946e78739cdc9b51b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">llvm::MachineOperand::isDef</a></div><div class="ttdeci">bool isDef() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00364">MachineOperand.h:364</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00349">MachineOperand.h:349</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a4312b4757ac75bf9be905acfeefd6838"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">llvm::MachineRegisterInfo::constrainRegClass</a></div><div class="ttdeci">const TargetRegisterClass * constrainRegClass(unsigned Reg, const TargetRegisterClass *RC, unsigned MinNumRegs=0)</div><div class="ttdoc">constrainRegClass - Constrain the register class of the specified virtual register to be a common sub...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00085">MachineRegisterInfo.cpp:85</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a6aee152989b2b5db20a72b927b67c614"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a6aee152989b2b5db20a72b927b67c614">llvm::MachineRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(unsigned Reg) const</div><div class="ttdoc">Return the register class of the specified virtual register.</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00631">MachineRegisterInfo.h:631</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8h_source.html#l00039">R600InstrInfo.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a0220f9eee026db654316584948dede8d"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a0220f9eee026db654316584948dede8d">llvm::R600InstrInfo::usesVertexCache</a></div><div class="ttdeci">bool usesVertexCache(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00199">R600InstrInfo.cpp:199</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a2a26ade8a5837be3ac8373a6edc81350"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a2a26ade8a5837be3ac8373a6edc81350">llvm::R600InstrInfo::usesTextureCache</a></div><div class="ttdeci">bool usesTextureCache(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00209">R600InstrInfo.cpp:209</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a537788ca2a4d7bbdbfad2ac8e5dfabca"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a537788ca2a4d7bbdbfad2ac8e5dfabca">llvm::R600InstrInfo::fitsConstReadLimitations</a></div><div class="ttdeci">bool fitsConstReadLimitations(const std::vector&lt; MachineInstr * &gt; &amp;) const</div><div class="ttdoc">An instruction group can only access 2 channel pair (either [XY] or [ZW]) from KCache bank on R700+.</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00609">R600InstrInfo.cpp:609</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a5bad3393698345347bc9ef02419fd8cd"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a5bad3393698345347bc9ef02419fd8cd">llvm::R600InstrInfo::isVector</a></div><div class="ttdeci">bool isVector(const MachineInstr &amp;MI) const</div><div class="ttdoc">Vector instructions are instructions that must fill all instruction slots within an instruction group...</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00057">R600InstrInfo.cpp:57</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a6b3de1aca767b960a302308f3c463317"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a6b3de1aca767b960a302308f3c463317">llvm::R600InstrInfo::isTransOnly</a></div><div class="ttdeci">bool isTransOnly(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00177">R600InstrInfo.cpp:177</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a7f44398d0ba1f70349d99b68940febde"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a7f44398d0ba1f70349d99b68940febde">llvm::R600InstrInfo::isReductionOp</a></div><div class="ttdeci">bool isReductionOp(unsigned opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00118">R600InstrInfo.cpp:118</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a891797e1ad8f29e9ed5d3443f10dc82e"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a891797e1ad8f29e9ed5d3443f10dc82e">llvm::R600InstrInfo::isCubeOp</a></div><div class="ttdeci">bool isCubeOp(unsigned opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00122">R600InstrInfo.cpp:122</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a89de148c8666da38bdf2b414f9e254ec"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a89de148c8666da38bdf2b414f9e254ec">llvm::R600InstrInfo::isLDSInstr</a></div><div class="ttdeci">bool isLDSInstr(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00147">R600InstrInfo.cpp:147</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_acbfbaa0e925b1f975b016053d752e899"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#acbfbaa0e925b1f975b016053d752e899">llvm::R600InstrInfo::readsLDSSrcReg</a></div><div class="ttdeci">bool readsLDSSrcReg(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00238">R600InstrInfo.cpp:238</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_ad80e1e5645d57c506cb63732f576ce81"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#ad80e1e5645d57c506cb63732f576ce81">llvm::R600InstrInfo::isALUInstr</a></div><div class="ttdeci">bool isALUInstr(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00133">R600InstrInfo.cpp:133</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_adbb5663da5534317c035227ab390bf36"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#adbb5663da5534317c035227ab390bf36">llvm::R600InstrInfo::isVectorOnly</a></div><div class="ttdeci">bool isVectorOnly(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00187">R600InstrInfo.cpp:187</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_addaf6e56f2c83eb6d2300026c5430c6d"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#addaf6e56f2c83eb6d2300026c5430c6d">llvm::R600InstrInfo::getOperandIdx</a></div><div class="ttdeci">int getOperandIdx(const MachineInstr &amp;MI, unsigned Op) const</div><div class="ttdoc">Get the index of Op in the MachineInstr.</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01382">R600InstrInfo.cpp:1382</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600SchedStrategy_html_a2c1760a96cdc9e6f584b99740060fcee"><div class="ttname"><a href="classllvm_1_1R600SchedStrategy.html#a2c1760a96cdc9e6f584b99740060fcee">llvm::R600SchedStrategy::initialize</a></div><div class="ttdeci">void initialize(ScheduleDAGMI *dag) override</div><div class="ttdoc">Initialize the strategy after building the DAG for a new region.</div><div class="ttdef"><b>Definition:</b> <a href="R600MachineScheduler_8cpp_source.html#l00027">R600MachineScheduler.cpp:27</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600SchedStrategy_html_a4ae49efe3ba813f5cb7a746245b9b0e1"><div class="ttname"><a href="classllvm_1_1R600SchedStrategy.html#a4ae49efe3ba813f5cb7a746245b9b0e1">llvm::R600SchedStrategy::releaseBottomNode</a></div><div class="ttdeci">void releaseBottomNode(SUnit *SU) override</div><div class="ttdoc">When all successor dependencies have been resolved, free this node for bottom-up scheduling.</div><div class="ttdef"><b>Definition:</b> <a href="R600MachineScheduler_8cpp_source.html#l00193">R600MachineScheduler.cpp:193</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600SchedStrategy_html_aa3c3bb2e44bfef1d9e7c5ea8d3f8be60"><div class="ttname"><a href="classllvm_1_1R600SchedStrategy.html#aa3c3bb2e44bfef1d9e7c5ea8d3f8be60">llvm::R600SchedStrategy::releaseTopNode</a></div><div class="ttdeci">void releaseTopNode(SUnit *SU) override</div><div class="ttdoc">When all predecessor dependencies have been resolved, free this node for top-down scheduling.</div><div class="ttdef"><b>Definition:</b> <a href="R600MachineScheduler_8cpp_source.html#l00189">R600MachineScheduler.cpp:189</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600SchedStrategy_html_abe1c22281512c39286cbb9bca97ae7b8"><div class="ttname"><a href="classllvm_1_1R600SchedStrategy.html#abe1c22281512c39286cbb9bca97ae7b8">llvm::R600SchedStrategy::schedNode</a></div><div class="ttdeci">void schedNode(SUnit *SU, bool IsTopNode) override</div><div class="ttdoc">Notify MachineSchedStrategy that ScheduleDAGMI has scheduled an instruction and updated scheduled/rem...</div><div class="ttdef"><b>Definition:</b> <a href="R600MachineScheduler_8cpp_source.html#l00142">R600MachineScheduler.cpp:142</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600Subtarget_html"><div class="ttname"><a href="classllvm_1_1R600Subtarget.html">llvm::R600Subtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l01179">AMDGPUSubtarget.h:1180</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html"><div class="ttname"><a href="classllvm_1_1SUnit.html">llvm::SUnit</a></div><div class="ttdoc">Scheduling unit. This is a node in the scheduling DAG.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00242">ScheduleDAG.h:242</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a8c201d7a769bda1cd75d8d6788123068"><div class="ttname"><a href="classllvm_1_1SUnit.html#a8c201d7a769bda1cd75d8d6788123068">llvm::SUnit::isScheduled</a></div><div class="ttdeci">bool isScheduled</div><div class="ttdoc">True once scheduled.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00284">ScheduleDAG.h:284</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_afc98c2c5417cad1a90fc4fe241fe8ba4"><div class="ttname"><a href="classllvm_1_1SUnit.html#afc98c2c5417cad1a90fc4fe241fe8ba4">llvm::SUnit::getInstr</a></div><div class="ttdeci">MachineInstr * getInstr() const</div><div class="ttdoc">Returns the representative MachineInstr for this SUnit.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00373">ScheduleDAG.h:373</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html_aa5f22315c4064579fca6cd88fb36ea5a"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#aa5f22315c4064579fca6cd88fb36ea5a">llvm::ScheduleDAGInstrs::dumpNode</a></div><div class="ttdeci">void dumpNode(const SUnit &amp;SU) const override</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l01137">ScheduleDAGInstrs.cpp:1137</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html">llvm::ScheduleDAGMILive</a></div><div class="ttdoc">ScheduleDAGMILive is an implementation of ScheduleDAGInstrs that schedules machine instructions while...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00380">MachineScheduler.h:380</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html">llvm::ScheduleDAGMI</a></div><div class="ttdoc">ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00261">MachineScheduler.h:261</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html_a78c0f3feb8a81ca338f843494cff564e"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a78c0f3feb8a81ca338f843494cff564e">llvm::ScheduleDAGMI::hasVRegLiveness</a></div><div class="ttdeci">virtual bool hasVRegLiveness() const</div><div class="ttdoc">Return true if this DAG supports VReg liveness and RegPressure.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00306">MachineScheduler.h:306</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAG_html_a1b09f4d9c91e25f7bc2ac60b3b929d11"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html#a1b09f4d9c91e25f7bc2ac60b3b929d11">llvm::ScheduleDAG::MRI</a></div><div class="ttdeci">MachineRegisterInfo &amp; MRI</div><div class="ttdoc">Virtual/real register map.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00561">ScheduleDAG.h:561</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAG_html_a348590624c488b04d0f9e227e6c3960e"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html#a348590624c488b04d0f9e227e6c3960e">llvm::ScheduleDAG::TII</a></div><div class="ttdeci">const TargetInstrInfo * TII</div><div class="ttdoc">Target instruction information.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00558">ScheduleDAG.h:558</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAG_html_a3d5aacd5fc7d6a739ce913974ed1e53d"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">llvm::ScheduleDAG::SUnits</a></div><div class="ttdeci">std::vector&lt; SUnit &gt; SUnits</div><div class="ttdoc">The scheduling units.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00562">ScheduleDAG.h:562</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAG_html_a418bc6d3f660325fa6d5b9fb269add62"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">llvm::ScheduleDAG::TRI</a></div><div class="ttdeci">const TargetRegisterInfo * TRI</div><div class="ttdoc">Target processor register info.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00559">ScheduleDAG.h:559</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAG_html_a5a3d3d075a208011a24a0918b58d7daa"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">llvm::ScheduleDAG::MF</a></div><div class="ttdeci">MachineFunction &amp; MF</div><div class="ttdoc">Machine function.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00560">ScheduleDAG.h:560</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html_abd520c7b7939c6d4c37dff9e30e23fc6"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#abd520c7b7939c6d4c37dff9e30e23fc6">llvm::TargetRegisterClass::contains</a></div><div class="ttdeci">bool contains(unsigned Reg) const</div><div class="ttdoc">Return true if the specified register is included in this register class.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00089">TargetRegisterInfo.h:89</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_ae62c5ea35b71f9020caa94340bc78f37"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">llvm::TargetRegisterInfo::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the virtual register namespace.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00294">TargetRegisterInfo.h:294</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants.</div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages.</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00132">Debug.cpp:132</a></div></div>
<div class="ttc" id="anamespacellvm_html_a824f3e0d9eb261d9345fcc96b36852f5"><div class="ttname"><a href="namespacellvm.html#a824f3e0d9eb261d9345fcc96b36852f5">llvm::empty</a></div><div class="ttdeci">constexpr bool empty(const T &amp;RangeOrContainer)</div><div class="ttdoc">Test whether RangeOrContainer is empty. Similar to C++17 std::empty.</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l00209">STLExtras.h:209</a></div></div>
<div class="ttc" id="anamespacellvm_html_ab66b3b214d7927e7eeeadd6f50e81030"><div class="ttname"><a href="namespacellvm.html#ab66b3b214d7927e7eeeadd6f50e81030">llvm::size</a></div><div class="ttdeci">auto size(R &amp;&amp;Range, typename std::enable_if&lt; std::is_same&lt; typename std::iterator_traits&lt; decltype(Range.begin())&gt;::iterator_category, std::random_access_iterator_tag &gt;::value, void &gt;::type *=nullptr) -&gt; decltype(std::distance(Range.begin(), Range.end()))</div><div class="ttdoc">Get the size of a range.</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01173">STLExtras.h:1173</a></div></div>
<div class="ttc" id="araw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="astructllvm_1_1R600RegisterInfo_html"><div class="ttname"><a href="structllvm_1_1R600RegisterInfo.html">llvm::R600RegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="R600RegisterInfo_8h_source.html#l00022">R600RegisterInfo.h:22</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jul 13 2022 11:23:41 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
