---------------------------------------------------------------------------------------------------
--
-- Title       : ControlUnit.vhd
-- Design      : Control Unit Template for Multicycle MIPS
-- Author      : L. Leiva
-- Company     : UNICEN
--
--
---------------------------------------------------------------------------------------------------


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity ControlUnit is
    Port ( clk : in STD_LOGIC;
           Reset : in STD_LOGIC;
           OpCode:  in STD_LOGIC_VECTOR(5 downto 0);
           PCSource: out STD_LOGIC;
           TargetWrite: out STD_LOGIC;
           AluOp: out STD_LOGIC_VECTOR(1 downto 0);
           AluSelA: out STD_LOGIC;
           AluSelB: out STD_LOGIC_VECTOR(1 downto 0);
           RegWrite: out STD_LOGIC;
           RegDst: out STD_LOGIC;
           PCWrite: out STD_LOGIC;
           PCWriteCond: out STD_LOGIC;
           IorD: out STD_LOGIC;
           MemRead: out STD_LOGIC;
           MemWrite: out STD_LOGIC;
           IRWrite: out STD_LOGIC;
           MemToReg: out STD_LOGIC);
end ControlUnit;

architecture Behavioral of ControlUnit is
    signal state, next_state: std_logic_vector(3 downto 0); 
begin

comb_process: process(OpCode, state)
begin
    PCSource <= '0'; 
    TargetWrite <='0';  
    AluOp <= "00"; 
    AluSelA <= '0'; 
    AluSelB <= "00"; 
    RegWrite <= '0'; 
    RegDst <= '0'; 
    PCWrite <= '0'; 
    PCWriteCond <= '0'; 
    IorD <= '0'; 
    MemRead <= '0'; 
    MemWrite <= '0'; 
    IRWrite <= '0'; 
    MemToReg <= '0'; 
    next_state <= "0000";
    case state is 
        when "0000" =>
        -- debe completarse las señales de control para este estado
               AluSelB <= "01";
               PCWrite <=  '1';
               MemRead <= '1';
               IRWrite <= '1';
			   next_state <= "0001";
        when "0001" =>
            AluSelA <= '0';
            AluSelB <= "11";
            AluOp <= "00";
            TargetWrite <= '1';
            case OpCode is
                when "000000" => --type -R
                    next_state <= "0110";
                when ("100011" or "101011") => --type  -LW and -SW
                    next_state <= "0010";
                when "000100" => --type - BEQ
                    next_state <= "1000";
                when others => next_state <= "0000";
            end case;
        when "0010" =>
            AluSelA <= '1';
            AluSelB <= "10";
            AluOp <= "00";
            case OpCode is
                when "101011" => --type -SW
                    next_state <= "0101";
                when ("100011") => --type  -LW
                    next_state <= "0011";
                when others => next_state <= "0000";
            end case;
         when "0011" =>
            MemRead <= '1';
            AluSelA <= '1';
            AluSelB <= "10";
            AluOp <= "00";
            next_state <= "0100";
          when "0100" =>
            MemRead <= '1';
            AluSelA <= '1';
            AluSelB <= "10";
            AluOp <= "00";
            IorD <= '1';
            MemRead <= '1';
            RegWrite <= '1';
            MemToReg <= '1';
            RegDst <= '0';
            next_state <= "0000";
          when "0101" =>
            MemWrite <= '1';
            AluSelA <= '1';
            AluSelB <= "10";
            AluOp <= "00";
            IorD <= '1';
            next_state <= "0000";
         when "0110" =>
            AluSelA <= '1';
            AluSelB <= "00";
            AluOp <= "10";
            next_state <= "0111";
        when "0111" =>
            AluSelA <= '1';
            AluSelB <= "00";
            AluOp <= "10";
            MemToReg <= '0';
            RegDst <= '1';
            RegWrite <= '1';
            next_state <= "0000";
         when "1000" =>
            AluSelA <= '1';
            AluSelB <= "00";
            AluOp <= "01";
            PcWriteCond <= '1';
            PcSource <= '1';
            next_state <= "0000";
        -- debe completarse las señales de control para este estado, y para el resto de los estados
        when others =>
               PCSource <= '0'; 
               TargetWrite <='0';  
               AluOp <= "00"; 
               AluSelA <= '0'; 
               AluSelB <= "00"; 
               RegWrite <= '0'; 
               RegDst <= '0'; 
               PCWrite <= '0'; 
               PCWriteCond <= '0'; 
               IorD <= '0'; 
               MemRead <= '0'; 
               MemWrite <= '0'; 
               IRWrite <= '0'; 
               MemToReg <= '0'; 
			   next_state <= "0000"; 
    end case;  
 end process; 

seq_process: process(clk, reset)
begin
    if reset = '1' then
        state <= (others => '0'); 
    elsif rising_edge(clk) then 
        state <= next_state; 
    end if; 
end process; 


end Behavioral;
