Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

<<<<<<< HEAD
Mon Apr 26 14:37:42 2021
=======
Sat Apr 24 15:18:33 2021
>>>>>>> 78b4e5dacc355a77d8acb0e1d6c1e5541be14cf7

All signals are completely routed.

WARNING:ParHelpers:361 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   btn<1>_IBUF
   btn<2>_IBUF


