{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1769988614229 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1769988614240 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 01 18:30:13 2026 " "Processing started: Sun Feb 01 18:30:13 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1769988614240 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1769988614240 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map fpMultiplier -c fpMultiplier_qsim --generate_functional_sim_netlist " "Command: quartus_map fpMultiplier -c fpMultiplier_qsim --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1769988614240 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1769988615448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genericadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genericadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genericAdder-structural " "Found design unit 1: genericAdder-structural" {  } { { "genericAdder.vhd" "" { Text "H:/CEG3156 Labs/Multfina/genericAdder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769988616039 ""} { "Info" "ISGN_ENTITY_NAME" "1 genericAdder " "Found entity 1: genericAdder" {  } { { "genericAdder.vhd" "" { Text "H:/CEG3156 Labs/Multfina/genericAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769988616039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1769988616039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genericregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genericregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genericRegister-structural " "Found design unit 1: genericRegister-structural" {  } { { "genericRegister.vhd" "" { Text "H:/CEG3156 Labs/Multfina/genericRegister.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769988616076 ""} { "Info" "ISGN_ENTITY_NAME" "1 genericRegister " "Found entity 1: genericRegister" {  } { { "genericRegister.vhd" "" { Text "H:/CEG3156 Labs/Multfina/genericRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769988616076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1769988616076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genericcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genericcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genericComparator-structural " "Found design unit 1: genericComparator-structural" {  } { { "genericComparator.vhd" "" { Text "H:/CEG3156 Labs/Multfina/genericComparator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769988616114 ""} { "Info" "ISGN_ENTITY_NAME" "1 genericComparator " "Found entity 1: genericComparator" {  } { { "genericComparator.vhd" "" { Text "H:/CEG3156 Labs/Multfina/genericComparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769988616114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1769988616114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genericmux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genericmux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genericMux2to1-structural " "Found design unit 1: genericMux2to1-structural" {  } { { "genericMux2to1.vhd" "" { Text "H:/CEG3156 Labs/Multfina/genericMux2to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769988616157 ""} { "Info" "ISGN_ENTITY_NAME" "1 genericMux2to1 " "Found entity 1: genericMux2to1" {  } { { "genericMux2to1.vhd" "" { Text "H:/CEG3156 Labs/Multfina/genericMux2to1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769988616157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1769988616157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complementreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file complementreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 complementReg-structural " "Found design unit 1: complementReg-structural" {  } { { "complementReg.vhd" "" { Text "H:/CEG3156 Labs/Multfina/complementReg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769988616231 ""} { "Info" "ISGN_ENTITY_NAME" "1 complementReg " "Found entity 1: complementReg" {  } { { "complementReg.vhd" "" { Text "H:/CEG3156 Labs/Multfina/complementReg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769988616231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1769988616231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "enARdFF_2.vhd" "" { Text "H:/CEG3156 Labs/Multfina/enARdFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769988616275 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "enARdFF_2.vhd" "" { Text "H:/CEG3156 Labs/Multfina/enARdFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769988616275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1769988616275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "expadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file expadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ExpAdder-structural " "Found design unit 1: ExpAdder-structural" {  } { { "ExpAdder.vhd" "" { Text "H:/CEG3156 Labs/Multfina/ExpAdder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769988616329 ""} { "Info" "ISGN_ENTITY_NAME" "1 ExpAdder " "Found entity 1: ExpAdder" {  } { { "ExpAdder.vhd" "" { Text "H:/CEG3156 Labs/Multfina/ExpAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769988616329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1769988616329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitAdder-rtl " "Found design unit 1: oneBitAdder-rtl" {  } { { "oneBitAdder.vhd" "" { Text "H:/CEG3156 Labs/Multfina/oneBitAdder.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769988616372 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitAdder " "Found entity 1: oneBitAdder" {  } { { "oneBitAdder.vhd" "" { Text "H:/CEG3156 Labs/Multfina/oneBitAdder.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769988616372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1769988616372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_multiplier_array.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fp_multiplier_array.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_multiplier_array-structural " "Found design unit 1: fp_multiplier_array-structural" {  } { { "fp_multiplier_array.vhd" "" { Text "H:/CEG3156 Labs/Multfina/fp_multiplier_array.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769988616411 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp_multiplier_array " "Found entity 1: fp_multiplier_array" {  } { { "fp_multiplier_array.vhd" "" { Text "H:/CEG3156 Labs/Multfina/fp_multiplier_array.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769988616411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1769988616411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp_counter7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exp_counter7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exp_counter7-structural " "Found design unit 1: exp_counter7-structural" {  } { { "exp_counter7.vhd" "" { Text "H:/CEG3156 Labs/Multfina/exp_counter7.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769988616461 ""} { "Info" "ISGN_ENTITY_NAME" "1 exp_counter7 " "Found entity 1: exp_counter7" {  } { { "exp_counter7.vhd" "" { Text "H:/CEG3156 Labs/Multfina/exp_counter7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769988616461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1769988616461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_shiftright_norm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fp_shiftright_norm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_shiftright_norm-structural " "Found design unit 1: fp_shiftright_norm-structural" {  } { { "fp_shiftright_norm.vhd" "" { Text "H:/CEG3156 Labs/Multfina/fp_shiftright_norm.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769988616526 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp_shiftright_norm " "Found entity 1: fp_shiftright_norm" {  } { { "fp_shiftright_norm.vhd" "" { Text "H:/CEG3156 Labs/Multfina/fp_shiftright_norm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769988616526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1769988616526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitmux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitmux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitMux2to1-structural " "Found design unit 1: oneBitMux2to1-structural" {  } { { "oneBitMux2to1.vhd" "" { Text "H:/CEG3156 Labs/Multfina/oneBitMux2to1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769988616566 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitMux2to1 " "Found entity 1: oneBitMux2to1" {  } { { "oneBitMux2to1.vhd" "" { Text "H:/CEG3156 Labs/Multfina/oneBitMux2to1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769988616566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1769988616566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitrightshift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitrightshift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitRightShift-rtl " "Found design unit 1: eightBitRightShift-rtl" {  } { { "eightBitRightShift.vhd" "" { Text "H:/CEG3156 Labs/Multfina/eightBitRightShift.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769988616601 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitRightShift " "Found entity 1: eightBitRightShift" {  } { { "eightBitRightShift.vhd" "" { Text "H:/CEG3156 Labs/Multfina/eightBitRightShift.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769988616601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1769988616601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpmultiplier.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fpmultiplier.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fpMultiplier " "Found entity 1: fpMultiplier" {  } { { "fpMultiplier.bdf" "" { Schematic "H:/CEG3156 Labs/Multfina/fpMultiplier.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769988616678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1769988616678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitComparator-rtl " "Found design unit 1: oneBitComparator-rtl" {  } { { "oneBitComparator.vhd" "" { Text "H:/CEG3156 Labs/Multfina/oneBitComparator.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769988616718 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitComparator " "Found entity 1: oneBitComparator" {  } { { "oneBitComparator.vhd" "" { Text "H:/CEG3156 Labs/Multfina/oneBitComparator.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769988616718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1769988616718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlpath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlpath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlPath-structural " "Found design unit 1: ControlPath-structural" {  } { { "ControlPath.vhd" "" { Text "H:/CEG3156 Labs/Multfina/ControlPath.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769988616759 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlPath " "Found entity 1: ControlPath" {  } { { "ControlPath.vhd" "" { Text "H:/CEG3156 Labs/Multfina/ControlPath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769988616759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1769988616759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enasdff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enasdff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enASdFF_2-rtl " "Found design unit 1: enASdFF_2-rtl" {  } { { "enASdFF_2.vhd" "" { Text "H:/CEG3156 Labs/Multfina/enASdFF_2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769988616800 ""} { "Info" "ISGN_ENTITY_NAME" "1 enASdFF_2 " "Found entity 1: enASdFF_2" {  } { { "enASdFF_2.vhd" "" { Text "H:/CEG3156 Labs/Multfina/enASdFF_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769988616800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1769988616800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevelmmult.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevelmmult.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 toplevelmMULT " "Found entity 1: toplevelmMULT" {  } { { "toplevelmMULT.bdf" "" { Schematic "H:/CEG3156 Labs/Multfina/toplevelmMULT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769988616858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1769988616858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_sign.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor_sign.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_sign-rtl " "Found design unit 1: xor_sign-rtl" {  } { { "xor_sign.vhd" "" { Text "H:/CEG3156 Labs/Multfina/xor_sign.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769988616903 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_sign " "Found entity 1: xor_sign" {  } { { "xor_sign.vhd" "" { Text "H:/CEG3156 Labs/Multfina/xor_sign.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769988616903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1769988616903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "expoverunderunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file expoverunderunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 expOverUnderUnit-structural " "Found design unit 1: expOverUnderUnit-structural" {  } { { "expOverUnderUnit.vhd" "" { Text "H:/CEG3156 Labs/Multfina/expOverUnderUnit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769988616963 ""} { "Info" "ISGN_ENTITY_NAME" "1 expOverUnderUnit " "Found entity 1: expOverUnderUnit" {  } { { "expOverUnderUnit.vhd" "" { Text "H:/CEG3156 Labs/Multfina/expOverUnderUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769988616963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1769988616963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "overflow_underflow_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file overflow_underflow_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 overflow_underflow_unit-structural " "Found design unit 1: overflow_underflow_unit-structural" {  } { { "overflow_underflow_unit.vhd" "" { Text "H:/CEG3156 Labs/Multfina/overflow_underflow_unit.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769988617003 ""} { "Info" "ISGN_ENTITY_NAME" "1 overflow_underflow_unit " "Found entity 1: overflow_underflow_unit" {  } { { "overflow_underflow_unit.vhd" "" { Text "H:/CEG3156 Labs/Multfina/overflow_underflow_unit.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1769988617003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1769988617003 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exp_counter7 " "Elaborating entity \"exp_counter7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1769988617076 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inc_cout exp_counter7.vhd(35) " "Verilog HDL or VHDL warning at exp_counter7.vhd(35): object \"inc_cout\" assigned a value but never read" {  } { { "exp_counter7.vhd" "" { Text "H:/CEG3156 Labs/Multfina/exp_counter7.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1769988617077 "|exp_counter7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "doneOp exp_counter7.vhd(36) " "VHDL Signal Declaration warning at exp_counter7.vhd(36): used implicit default value for signal \"doneOp\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "exp_counter7.vhd" "" { Text "H:/CEG3156 Labs/Multfina/exp_counter7.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1769988617077 "|exp_counter7"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "o_done exp_counter7.vhd(14) " "Using initial value X (don't care) for net \"o_done\" at exp_counter7.vhd(14)" {  } { { "exp_counter7.vhd" "" { Text "H:/CEG3156 Labs/Multfina/exp_counter7.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1769988617078 "|exp_counter7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genericAdder genericAdder:u_inc " "Elaborating entity \"genericAdder\" for hierarchy \"genericAdder:u_inc\"" {  } { { "exp_counter7.vhd" "u_inc" { Text "H:/CEG3156 Labs/Multfina/exp_counter7.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1769988617084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitAdder genericAdder:u_inc\|oneBitAdder:add0 " "Elaborating entity \"oneBitAdder\" for hierarchy \"genericAdder:u_inc\|oneBitAdder:add0\"" {  } { { "genericAdder.vhd" "add0" { Text "H:/CEG3156 Labs/Multfina/genericAdder.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1769988617093 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4618 " "Peak virtual memory: 4618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1769988617861 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 01 18:30:17 2026 " "Processing ended: Sun Feb 01 18:30:17 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1769988617861 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1769988617861 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1769988617861 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1769988617861 ""}
