# Reading D:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:46 on May 14,2023
# vlog -reportprogress 300 ./dff_single.sv 
# -- Compiling module dff_single
# 
# Top level modules:
# 	dff_single
# End time: 16:04:46 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:46 on May 14,2023
# vlog -reportprogress 300 ./dff_pair.sv 
# -- Compiling module dff_pair
# 
# Top level modules:
# 	dff_pair
# End time: 16:04:46 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:46 on May 14,2023
# vlog -reportprogress 300 ./button_fsm.sv 
# -- Compiling module button_fsm
# -- Compiling module button_fsm_testbench
# 
# Top level modules:
# 	button_fsm_testbench
# End time: 16:04:46 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:46 on May 14,2023
# vlog -reportprogress 300 ./center_light.sv 
# -- Compiling module center_light
# -- Compiling module center_light_testbench
# 
# Top level modules:
# 	center_light_testbench
# End time: 16:04:47 on May 14,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:47 on May 14,2023
# vlog -reportprogress 300 ./normal_light.sv 
# -- Compiling module normal_light
# 
# Top level modules:
# 	normal_light
# End time: 16:04:47 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:47 on May 14,2023
# vlog -reportprogress 300 ./end_light_left.sv 
# -- Compiling module end_light_left
# ** Error (suppressible): (vlog-2997) ./end_light_left.sv(49): Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[2:0]'.
# ** Error (suppressible): (vlog-2997) ./end_light_left.sv(62): Case item comparison:  Cannot assign a packed type 'reg' to an unpacked type 'reg $[2:0]'.
# End time: 16:04:47 on May 14,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: D:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 12
# D:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./end_light_left.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:44 on May 14,2023
# vlog -reportprogress 300 ./dff_single.sv 
# -- Compiling module dff_single
# 
# Top level modules:
# 	dff_single
# End time: 16:05:44 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:44 on May 14,2023
# vlog -reportprogress 300 ./dff_pair.sv 
# -- Compiling module dff_pair
# 
# Top level modules:
# 	dff_pair
# End time: 16:05:44 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:44 on May 14,2023
# vlog -reportprogress 300 ./button_fsm.sv 
# -- Compiling module button_fsm
# -- Compiling module button_fsm_testbench
# 
# Top level modules:
# 	button_fsm_testbench
# End time: 16:05:44 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:44 on May 14,2023
# vlog -reportprogress 300 ./center_light.sv 
# -- Compiling module center_light
# -- Compiling module center_light_testbench
# 
# Top level modules:
# 	center_light_testbench
# End time: 16:05:44 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:44 on May 14,2023
# vlog -reportprogress 300 ./normal_light.sv 
# -- Compiling module normal_light
# 
# Top level modules:
# 	normal_light
# End time: 16:05:44 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:44 on May 14,2023
# vlog -reportprogress 300 ./end_light_left.sv 
# -- Compiling module end_light_left
# ** Error (suppressible): (vlog-2997) ./end_light_left.sv(49): Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg $[2:0]'.
# ** Error (suppressible): (vlog-2997) ./end_light_left.sv(62): Case item comparison:  Cannot assign a packed type 'reg' to an unpacked type 'reg $[2:0]'.
# End time: 16:05:44 on May 14,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: D:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 12
# D:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./end_light_left.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:14 on May 14,2023
# vlog -reportprogress 300 ./dff_single.sv 
# -- Compiling module dff_single
# 
# Top level modules:
# 	dff_single
# End time: 16:08:14 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:14 on May 14,2023
# vlog -reportprogress 300 ./dff_pair.sv 
# -- Compiling module dff_pair
# 
# Top level modules:
# 	dff_pair
# End time: 16:08:14 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:14 on May 14,2023
# vlog -reportprogress 300 ./button_fsm.sv 
# -- Compiling module button_fsm
# -- Compiling module button_fsm_testbench
# 
# Top level modules:
# 	button_fsm_testbench
# End time: 16:08:14 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:14 on May 14,2023
# vlog -reportprogress 300 ./center_light.sv 
# -- Compiling module center_light
# -- Compiling module center_light_testbench
# 
# Top level modules:
# 	center_light_testbench
# End time: 16:08:14 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:14 on May 14,2023
# vlog -reportprogress 300 ./normal_light.sv 
# -- Compiling module normal_light
# 
# Top level modules:
# 	normal_light
# End time: 16:08:14 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:14 on May 14,2023
# vlog -reportprogress 300 ./end_light_left.sv 
# -- Compiling module end_light_left
# 
# Top level modules:
# 	end_light_left
# End time: 16:08:14 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:14 on May 14,2023
# vlog -reportprogress 300 ./end_light_right.sv 
# -- Compiling module end_light_right
# 
# Top level modules:
# 	end_light_right
# End time: 16:08:14 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:14 on May 14,2023
# vlog -reportprogress 300 ./DE1_SOC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SOC_testbench
# 
# Top level modules:
# 	DE1_SOC_testbench
# End time: 16:08:14 on May 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SOC_testbench 
# Start time: 16:08:14 on May 14,2023
# Loading sv_std.std
# Loading work.DE1_SOC_testbench
# Loading work.DE1_SoC
# Loading work.dff_pair
# Loading work.dff_single
# Loading work.button_fsm
# Loading work.end_light_right
# Loading work.normal_light
# Loading work.center_light
# Loading work.end_light_left
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SOC.sv(153)
#    Time: 2150 ps  Iteration: 1  Instance: /DE1_SOC_testbench
# Break in Module DE1_SOC_testbench at ./DE1_SOC.sv line 153
# End time: 16:08:35 on May 14,2023, Elapsed time: 0:00:21
# Errors: 0, Warnings: 0
