INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX/Memory_Design/Basic_Memory_Design/Basic_Memory_Design.srcs/sources_1/new/Basic_Memory_Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Basic_Memory_Design
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX/Memory_Design/Basic_Memory_Design/Basic_Memory_Design.srcs/sim_1/new/Basic_Memory_Design_Tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Basic_Memory_Design_Tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX/Memory_Design/Basic_Memory_Design/Basic_Memory_Design.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
