module testbenchR();
logic[4:0] A1, A2, A3;
logic[31:0] WD3;
logic WE3, clk, rst;
logic[31:0] RD1, RD2, probe;

register_file top(clk, rst, A1, A2, A3, WD3, WE3, RD1, RD2, probe);
always
begin
clk = 1; #5; clk = 0; #5;
end
initial
begin
rst <=0; A3<= 21; #100;

rst <= 1; WE3<=0; A1 <= 12; A2 <= 27; #100;
WD3 <=128; WE3 <= 1; #100;

end

endmodule
