Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /sw/xilinx/pkgs/vivado/2020.2/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 8b276f56865043e2b299f678c406824b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot float_to_int_sim_behav xil_defaultlib.float_to_int_sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/tfowler6/riscv32/src/fpu_src/float_to_int.sv" Line 5. Module float_to_int doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/tfowler6/riscv32/src/fpu_src/float_to_int.sv" Line 5. Module float_to_int doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_int
Compiling module xil_defaultlib.float_to_int_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot float_to_int_sim_behav
