#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Dec 19 10:51:06 2023
# Process ID: 175085
# Current directory: /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v
# Command line: vivado
# Log file: /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/vivado.log
# Journal file: /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/vivado.jou
# Running On: administrator-Precision-3660, OS: Linux, CPU Frequency: 2006.690 MHz, CPU Physical cores: 12, Host memory: 33319 MB
#-----------------------------------------------------------
start_gui
open_project /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 8361.957 ; gain = 833.891 ; free physical = 11874 ; free virtual = 39798
update_compile_order -fileset sources_1
open_bd_design {/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.srcs/sources_1/bd/riscv/riscv.bd}
Reading block design file </home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.srcs/sources_1/bd/riscv/riscv.bd>...
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc_1
Adding component instance block -- xilinx.com:module_ref:mem_reset_control:1.0 - mem_reset_control_0
Adding component instance block -- xilinx.com:ip:mig_7series:4.2 - mig_7series_0
Adding component instance block -- xilinx.com:module_ref:ethernet:1.0 - Ethernet
Adding component instance block -- xilinx.com:module_ref:sdc_controller:1.0 - SD
Adding component instance block -- xilinx.com:module_ref:uart:1.0 - UART
Adding component instance block -- xilinx.com:ip:xadc_wiz:3.3 - XADC
Adding component instance block -- xilinx.com:module_ref:ethernet_nexys_video:1.0 - ethernet_stream_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - io_axi_m
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - io_axi_s
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:module_ref:Rocket32s2:1.0 - RocketChip
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_50M
Successfully read diagram <riscv> from block design file </home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.srcs/sources_1/bd/riscv/riscv.bd>
set_property name IO_out_led_8bits [get_bd_intf_nets IO_dip_switches_8bits]
IO_out_led_8bits
set_property name IO_out_led_8bits [get_bd_intf_ports dip_switches_8bits]
set_property NAME IO_out_led_8bits [get_bd_intf_pins /IO/dip_switches_8bits]
save_bd_design
Wrote  : </home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.srcs/sources_1/bd/riscv/riscv.bd> 
Wrote  : </home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.srcs/sources_1/bd/riscv/ui/bd_32edb0cf.ui> 
Wrote  : </home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.srcs/sources_1/bd/riscv/ui/bd_9d4d4b95.ui> 
generate_target all [get_files /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.srcs/sources_1/bd/riscv/riscv.bd]
clk_domain: riscv_sys_clock, clk_domain_1: riscv_sys_clock, clkDomainValSrc_1: PROPAGATED, clk_domain_ctrl: 0
INFO: [BD 5-943] Reserving offset range <0x0_0000_0000 [ 4G ]> from slave interface '/IO/io_axi_m/S00_AXI' to master interface '/IO/io_axi_m/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x0_0000_0000 [ 4G ]> from slave interface '/IO/io_axi_m/S01_AXI' to master interface '/IO/io_axi_m/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] riscv_io_axi_m_0: SmartConnect riscv_io_axi_m_0 is in High-performance Mode.
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 512M ]> from slave interface '/DDR/axi_smc_1/S00_AXI' to master interface '/DDR/axi_smc_1/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] riscv_axi_smc_1_0: SmartConnect riscv_axi_smc_1_0 is in High-performance Mode.
INFO: [BD 5-943] Reserving offset range <0x6001_0000 [ 64K ]> from slave interface '/IO/io_axi_s/S00_AXI' to master interface '/IO/io_axi_s/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x6000_0000 [ 64K ]> from slave interface '/IO/io_axi_s/S00_AXI' to master interface '/IO/io_axi_s/M01_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x6002_0000 [ 64K ]> from slave interface '/IO/io_axi_s/S00_AXI' to master interface '/IO/io_axi_s/M02_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x6003_0000 [ 64K ]> from slave interface '/IO/io_axi_s/S00_AXI' to master interface '/IO/io_axi_s/M03_AXI'. This will be used by smartconnect on path for routing.
INFO: [BD 5-943] Reserving offset range <0x4000_0000 [ 64K ]> from slave interface '/IO/io_axi_s/S00_AXI' to master interface '/IO/io_axi_s/M04_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] riscv_io_axi_s_0: SmartConnect riscv_io_axi_s_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] riscv_io_axi_s_0: IP riscv_io_axi_s_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] riscv_io_axi_s_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /riscv_io_axi_s_0]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : </home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.srcs/sources_1/bd/riscv/riscv.bd> 
Wrote  : </home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.srcs/sources_1/bd/riscv/ui/bd_32edb0cf.ui> 
Wrote  : </home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.srcs/sources_1/bd/riscv/ui/bd_9d4d4b95.ui> 
Verilog Output written to : /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/synth/riscv.v
Verilog Output written to : /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/sim/riscv.v
Verilog Output written to : /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/hdl/riscv_wrapper.v
Wrote  : </home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.srcs/sources_1/bd/riscv/ui/bd_32edb0cf.ui> 
Wrote  : </home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.srcs/sources_1/bd/riscv/ui/bd_9d4d4b95.ui> 
Exporting to file /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/hw_handoff/riscv_axi_smc_1_0.hwh
Generated Hardware Definition File /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/synth/riscv_axi_smc_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block DDR/axi_smc_1 .
Exporting to file /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/hw_handoff/riscv_io_axi_m_0.hwh
Generated Hardware Definition File /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/synth/riscv_io_axi_m_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block IO/io_axi_m .
Exporting to file /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/hw_handoff/riscv_io_axi_s_0.hwh
Generated Hardware Definition File /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/synth/riscv_io_axi_s_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block IO/io_axi_s .
Exporting to file /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/hw_handoff/riscv.hwh
Generated Hardware Definition File /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/synth/riscv.hwdef
generate_target: Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 9088.055 ; gain = 173.766 ; free physical = 10972 ; free virtual = 38931
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.srcs/sources_1/bd/riscv/riscv.bd]
launch_runs riscv_axi_smc_1_0_synth_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: riscv_axi_smc_1_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 0b3195154e4b57b6 to dir: /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.cache/ip/2023.2/0/b/0b3195154e4b57b6/riscv_axi_smc_1_0_stub.vhdl to /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/riscv_axi_smc_1_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/riscv_axi_smc_1_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.cache/ip/2023.2/0/b/0b3195154e4b57b6/riscv_axi_smc_1_0_stub.v to /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/riscv_axi_smc_1_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/riscv_axi_smc_1_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.cache/ip/2023.2/0/b/0b3195154e4b57b6/riscv_axi_smc_1_0_sim_netlist.v to /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/riscv_axi_smc_1_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/riscv_axi_smc_1_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.cache/ip/2023.2/0/b/0b3195154e4b57b6/riscv_axi_smc_1_0.dcp to /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/riscv_axi_smc_1_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/riscv_axi_smc_1_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.cache/ip/2023.2/0/b/0b3195154e4b57b6/riscv_axi_smc_1_0_sim_netlist.vhdl to /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/riscv_axi_smc_1_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/riscv_axi_smc_1_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP riscv_axi_smc_1_0, cache-ID = 0b3195154e4b57b6; cache size = 99.965 MB.
[Tue Dec 19 11:05:29 2023] Launched riscv_axi_smc_1_0_synth_1...
Run output will be captured here: /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.runs/riscv_axi_smc_1_0_synth_1/runme.log
wait_on_run riscv_axi_smc_1_0_synth_1
[Tue Dec 19 11:05:29 2023] Waiting for riscv_axi_smc_1_0_synth_1 to finish...
[Tue Dec 19 11:05:34 2023] Waiting for riscv_axi_smc_1_0_synth_1 to finish...
[Tue Dec 19 11:05:39 2023] Waiting for riscv_axi_smc_1_0_synth_1 to finish...

*** Running vivado
    with args -log riscv_axi_smc_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source riscv_axi_smc_1_0.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source riscv_axi_smc_1_0.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: riscv_axi_smc_1_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 0b3195154e4b57b6 to dir: /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.runs/riscv_axi_smc_1_0_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.cache/ip/2023.2/0/b/0b3195154e4b57b6/riscv_axi_smc_1_0_stub.vhdl to /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.runs/riscv_axi_smc_1_0_synth_1/riscv_axi_smc_1_0_stub.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.cache/ip/2023.2/0/b/0b3195154e4b57b6/riscv_axi_smc_1_0_stub.v to /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.runs/riscv_axi_smc_1_0_synth_1/riscv_axi_smc_1_0_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.cache/ip/2023.2/0/b/0b3195154e4b57b6/riscv_axi_smc_1_0_sim_netlist.v to /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.runs/riscv_axi_smc_1_0_synth_1/riscv_axi_smc_1_0_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.cache/ip/2023.2/0/b/0b3195154e4b57b6/riscv_axi_smc_1_0.dcp to /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.runs/riscv_axi_smc_1_0_synth_1/riscv_axi_smc_1_0.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.cache/ip/2023.2/0/b/0b3195154e4b57b6/riscv_axi_smc_1_0_sim_netlist.vhdl to /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.runs/riscv_axi_smc_1_0_synth_1/riscv_axi_smc_1_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP riscv_axi_smc_1_0, cache-ID = 0b3195154e4b57b6.
INFO: [Common 17-206] Exiting Vivado at Tue Dec 19 11:05:38 2023...
[Tue Dec 19 11:05:39 2023] riscv_axi_smc_1_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 10119.973 ; gain = 0.000 ; free physical = 10956 ; free virtual = 38912
launch_runs riscv_io_axi_m_0_synth_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: riscv_io_axi_m_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 17d90d1e3d5e15cc to dir: /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.cache/ip/2023.2/1/7/17d90d1e3d5e15cc/riscv_io_axi_m_0_stub.vhdl to /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/riscv_io_axi_m_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/riscv_io_axi_m_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.cache/ip/2023.2/1/7/17d90d1e3d5e15cc/riscv_io_axi_m_0.dcp to /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/riscv_io_axi_m_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/riscv_io_axi_m_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.cache/ip/2023.2/1/7/17d90d1e3d5e15cc/riscv_io_axi_m_0_sim_netlist.vhdl to /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/riscv_io_axi_m_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/riscv_io_axi_m_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.cache/ip/2023.2/1/7/17d90d1e3d5e15cc/riscv_io_axi_m_0_sim_netlist.v to /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/riscv_io_axi_m_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/riscv_io_axi_m_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.cache/ip/2023.2/1/7/17d90d1e3d5e15cc/riscv_io_axi_m_0_stub.v to /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/riscv_io_axi_m_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/riscv_io_axi_m_0_stub.v
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP riscv_io_axi_m_0, cache-ID = 17d90d1e3d5e15cc; cache size = 99.965 MB.
[Tue Dec 19 11:05:40 2023] Launched riscv_io_axi_m_0_synth_1...
Run output will be captured here: /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.runs/riscv_io_axi_m_0_synth_1/runme.log
wait_on_run riscv_io_axi_m_0_synth_1
[Tue Dec 19 11:05:40 2023] Waiting for riscv_io_axi_m_0_synth_1 to finish...
[Tue Dec 19 11:05:45 2023] Waiting for riscv_io_axi_m_0_synth_1 to finish...
[Tue Dec 19 11:05:50 2023] Waiting for riscv_io_axi_m_0_synth_1 to finish...

*** Running vivado
    with args -log riscv_io_axi_m_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source riscv_io_axi_m_0.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source riscv_io_axi_m_0.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: riscv_io_axi_m_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 17d90d1e3d5e15cc to dir: /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.runs/riscv_io_axi_m_0_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.cache/ip/2023.2/1/7/17d90d1e3d5e15cc/riscv_io_axi_m_0_stub.vhdl to /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.runs/riscv_io_axi_m_0_synth_1/riscv_io_axi_m_0_stub.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.cache/ip/2023.2/1/7/17d90d1e3d5e15cc/riscv_io_axi_m_0.dcp to /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.runs/riscv_io_axi_m_0_synth_1/riscv_io_axi_m_0.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.cache/ip/2023.2/1/7/17d90d1e3d5e15cc/riscv_io_axi_m_0_sim_netlist.vhdl to /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.runs/riscv_io_axi_m_0_synth_1/riscv_io_axi_m_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.cache/ip/2023.2/1/7/17d90d1e3d5e15cc/riscv_io_axi_m_0_sim_netlist.v to /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.runs/riscv_io_axi_m_0_synth_1/riscv_io_axi_m_0_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.cache/ip/2023.2/1/7/17d90d1e3d5e15cc/riscv_io_axi_m_0_stub.v to /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.runs/riscv_io_axi_m_0_synth_1/riscv_io_axi_m_0_stub.v.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP riscv_io_axi_m_0, cache-ID = 17d90d1e3d5e15cc.
INFO: [Common 17-206] Exiting Vivado at Tue Dec 19 11:05:50 2023...
[Tue Dec 19 11:05:50 2023] riscv_io_axi_m_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:10 . Memory (MB): peak = 10206.828 ; gain = 0.000 ; free physical = 10929 ; free virtual = 38889
launch_runs riscv_io_axi_s_0_synth_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: riscv_io_axi_s_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a2363de08a8aef14 to dir: /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.cache/ip/2023.2/a/2/a2363de08a8aef14/riscv_io_axi_s_0_stub.v to /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/riscv_io_axi_s_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/riscv_io_axi_s_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.cache/ip/2023.2/a/2/a2363de08a8aef14/riscv_io_axi_s_0_sim_netlist.v to /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/riscv_io_axi_s_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/riscv_io_axi_s_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.cache/ip/2023.2/a/2/a2363de08a8aef14/riscv_io_axi_s_0.dcp to /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/riscv_io_axi_s_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/riscv_io_axi_s_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.cache/ip/2023.2/a/2/a2363de08a8aef14/riscv_io_axi_s_0_stub.vhdl to /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/riscv_io_axi_s_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/riscv_io_axi_s_0_stub.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.cache/ip/2023.2/a/2/a2363de08a8aef14/riscv_io_axi_s_0_sim_netlist.vhdl to /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/riscv_io_axi_s_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/riscv_io_axi_s_0_sim_netlist.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP riscv_io_axi_s_0, cache-ID = a2363de08a8aef14; cache size = 99.965 MB.
[Tue Dec 19 11:05:52 2023] Launched riscv_io_axi_s_0_synth_1...
Run output will be captured here: /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.runs/riscv_io_axi_s_0_synth_1/runme.log
wait_on_run riscv_io_axi_s_0_synth_1
[Tue Dec 19 11:05:52 2023] Waiting for riscv_io_axi_s_0_synth_1 to finish...
[Tue Dec 19 11:05:57 2023] Waiting for riscv_io_axi_s_0_synth_1 to finish...
[Tue Dec 19 11:06:02 2023] Waiting for riscv_io_axi_s_0_synth_1 to finish...
[Tue Dec 19 11:06:07 2023] Waiting for riscv_io_axi_s_0_synth_1 to finish...

*** Running vivado
    with args -log riscv_io_axi_s_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source riscv_io_axi_s_0.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source riscv_io_axi_s_0.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: riscv_io_axi_s_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a2363de08a8aef14 to dir: /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.runs/riscv_io_axi_s_0_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.cache/ip/2023.2/a/2/a2363de08a8aef14/riscv_io_axi_s_0_stub.v to /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.runs/riscv_io_axi_s_0_synth_1/riscv_io_axi_s_0_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.cache/ip/2023.2/a/2/a2363de08a8aef14/riscv_io_axi_s_0_sim_netlist.v to /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.runs/riscv_io_axi_s_0_synth_1/riscv_io_axi_s_0_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.cache/ip/2023.2/a/2/a2363de08a8aef14/riscv_io_axi_s_0.dcp to /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.runs/riscv_io_axi_s_0_synth_1/riscv_io_axi_s_0.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.cache/ip/2023.2/a/2/a2363de08a8aef14/riscv_io_axi_s_0_stub.vhdl to /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.runs/riscv_io_axi_s_0_synth_1/riscv_io_axi_s_0_stub.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.cache/ip/2023.2/a/2/a2363de08a8aef14/riscv_io_axi_s_0_sim_netlist.vhdl to /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.runs/riscv_io_axi_s_0_synth_1/riscv_io_axi_s_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP riscv_io_axi_s_0, cache-ID = a2363de08a8aef14.
INFO: [Common 17-206] Exiting Vivado at Tue Dec 19 11:06:01 2023...
[Tue Dec 19 11:06:12 2023] riscv_io_axi_s_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 10576.832 ; gain = 10.000 ; free physical = 10914 ; free virtual = 38875
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a200tsbg484-1
Top: riscv_wrapper
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 177975
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 10816.254 ; gain = 196.074 ; free physical = 10065 ; free virtual = 38027
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'S_KEEP_WIDTH_INT' becomes localparam in 'axis_adapter' with formal parameter declaration list [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/rtl/axis_adapter.v:93]
WARNING: [Synth 8-11065] parameter 'M_KEEP_WIDTH_INT' becomes localparam in 'axis_adapter' with formal parameter declaration list [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/rtl/axis_adapter.v:94]
WARNING: [Synth 8-11065] parameter 'S_DATA_WORD_SIZE' becomes localparam in 'axis_adapter' with formal parameter declaration list [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/rtl/axis_adapter.v:97]
WARNING: [Synth 8-11065] parameter 'M_DATA_WORD_SIZE' becomes localparam in 'axis_adapter' with formal parameter declaration list [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/rtl/axis_adapter.v:98]
WARNING: [Synth 8-11065] parameter 'EXPAND_BUS' becomes localparam in 'axis_adapter' with formal parameter declaration list [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/rtl/axis_adapter.v:100]
WARNING: [Synth 8-11065] parameter 'DATA_WIDTH' becomes localparam in 'axis_adapter' with formal parameter declaration list [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/rtl/axis_adapter.v:102]
WARNING: [Synth 8-11065] parameter 'KEEP_WIDTH' becomes localparam in 'axis_adapter' with formal parameter declaration list [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/rtl/axis_adapter.v:103]
WARNING: [Synth 8-11065] parameter 'SEGMENT_COUNT' becomes localparam in 'axis_adapter' with formal parameter declaration list [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/rtl/axis_adapter.v:105]
WARNING: [Synth 8-11065] parameter 'SEGMENT_COUNT_WIDTH' becomes localparam in 'axis_adapter' with formal parameter declaration list [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/rtl/axis_adapter.v:106]
WARNING: [Synth 8-11065] parameter 'SEGMENT_DATA_WIDTH' becomes localparam in 'axis_adapter' with formal parameter declaration list [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/rtl/axis_adapter.v:108]
WARNING: [Synth 8-11065] parameter 'SEGMENT_KEEP_WIDTH' becomes localparam in 'axis_adapter' with formal parameter declaration list [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/rtl/axis_adapter.v:109]
WARNING: [Synth 8-11065] parameter 'ADDR_WIDTH' becomes localparam in 'axis_async_fifo' with formal parameter declaration list [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/rtl/axis_async_fifo.v:125]
WARNING: [Synth 8-11065] parameter 'OUTPUT_FIFO_ADDR_WIDTH' becomes localparam in 'axis_async_fifo' with formal parameter declaration list [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/rtl/axis_async_fifo.v:127]
WARNING: [Synth 8-11065] parameter 'S_KEEP_WIDTH_INT' becomes localparam in 'axis_async_fifo_adapter' with formal parameter declaration list [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/rtl/axis_async_fifo_adapter.v:131]
WARNING: [Synth 8-11065] parameter 'M_KEEP_WIDTH_INT' becomes localparam in 'axis_async_fifo_adapter' with formal parameter declaration list [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/rtl/axis_async_fifo_adapter.v:132]
WARNING: [Synth 8-11065] parameter 'S_DATA_WORD_SIZE' becomes localparam in 'axis_async_fifo_adapter' with formal parameter declaration list [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/rtl/axis_async_fifo_adapter.v:135]
WARNING: [Synth 8-11065] parameter 'M_DATA_WORD_SIZE' becomes localparam in 'axis_async_fifo_adapter' with formal parameter declaration list [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/rtl/axis_async_fifo_adapter.v:136]
WARNING: [Synth 8-11065] parameter 'EXPAND_BUS' becomes localparam in 'axis_async_fifo_adapter' with formal parameter declaration list [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/rtl/axis_async_fifo_adapter.v:138]
WARNING: [Synth 8-11065] parameter 'DATA_WIDTH' becomes localparam in 'axis_async_fifo_adapter' with formal parameter declaration list [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/rtl/axis_async_fifo_adapter.v:140]
WARNING: [Synth 8-11065] parameter 'KEEP_WIDTH' becomes localparam in 'axis_async_fifo_adapter' with formal parameter declaration list [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/rtl/axis_async_fifo_adapter.v:141]
WARNING: [Synth 8-11065] parameter 'MIN_LEN_WIDTH' becomes localparam in 'axis_gmii_tx' with formal parameter declaration list [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/ethernet/verilog-ethernet/rtl/axis_gmii_tx.v:91]
WARNING: [Synth 8-11065] parameter 'STYLE_INT' becomes localparam in 'lfsr' with formal parameter declaration list [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/ethernet/verilog-ethernet/rtl/lfsr.v:368]
INFO: [Synth 8-6157] synthesizing module 'riscv_wrapper' [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/hdl/riscv_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'riscv' [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1390]
INFO: [Synth 8-6157] synthesizing module 'DDR_imp_10J4PB3' [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/synth/riscv.v:13]
INFO: [Synth 8-6157] synthesizing module 'riscv_axi_smc_1_0' [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/.Xil/Vivado-175085-administrator-Precision-3660/realtime/riscv_axi_smc_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'riscv_axi_smc_1_0' (0#1) [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/.Xil/Vivado-175085-administrator-Precision-3660/realtime/riscv_axi_smc_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'riscv_mem_reset_control_0_0' [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/.Xil/Vivado-175085-administrator-Precision-3660/realtime/riscv_mem_reset_control_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'riscv_mem_reset_control_0_0' (0#1) [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/.Xil/Vivado-175085-administrator-Precision-3660/realtime/riscv_mem_reset_control_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'riscv_mig_7series_0_0' [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/.Xil/Vivado-175085-administrator-Precision-3660/realtime/riscv_mig_7series_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'riscv_mig_7series_0_0' (0#1) [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/.Xil/Vivado-175085-administrator-Precision-3660/realtime/riscv_mig_7series_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'app_sr_active' of module 'riscv_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/synth/riscv.v:364]
WARNING: [Synth 8-7071] port 'app_ref_ack' of module 'riscv_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/synth/riscv.v:364]
WARNING: [Synth 8-7071] port 'app_zq_ack' of module 'riscv_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/synth/riscv.v:364]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'riscv_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/synth/riscv.v:364]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'riscv_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/synth/riscv.v:364]
WARNING: [Synth 8-7071] port 'device_temp' of module 'riscv_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/synth/riscv.v:364]
WARNING: [Synth 8-7023] instance 'mig_7series_0' of module 'riscv_mig_7series_0_0' has 63 connections declared, but only 57 given [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/synth/riscv.v:364]
INFO: [Synth 8-6155] done synthesizing module 'DDR_imp_10J4PB3' (0#1) [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/synth/riscv.v:13]
INFO: [Synth 8-6157] synthesizing module 'IO_imp_44488Y' [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/synth/riscv.v:424]
INFO: [Synth 8-6157] synthesizing module 'riscv_Ethernet_0' [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/.Xil/Vivado-175085-administrator-Precision-3660/realtime/riscv_Ethernet_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'riscv_Ethernet_0' (0#1) [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/.Xil/Vivado-175085-administrator-Precision-3660/realtime/riscv_Ethernet_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'riscv_SD_0' [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/.Xil/Vivado-175085-administrator-Precision-3660/realtime/riscv_SD_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'riscv_SD_0' (0#1) [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/.Xil/Vivado-175085-administrator-Precision-3660/realtime/riscv_SD_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'riscv_UART_0' [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/.Xil/Vivado-175085-administrator-Precision-3660/realtime/riscv_UART_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'riscv_UART_0' (0#1) [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/.Xil/Vivado-175085-administrator-Precision-3660/realtime/riscv_UART_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'riscv_XADC_0' [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/.Xil/Vivado-175085-administrator-Precision-3660/realtime/riscv_XADC_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'riscv_XADC_0' (0#1) [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/.Xil/Vivado-175085-administrator-Precision-3660/realtime/riscv_XADC_0_stub.v:6]
WARNING: [Synth 8-7071] port 'ip2intc_irpt' of module 'riscv_XADC_0' is unconnected for instance 'XADC' [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1082]
WARNING: [Synth 8-7071] port 'channel_out' of module 'riscv_XADC_0' is unconnected for instance 'XADC' [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1082]
WARNING: [Synth 8-7071] port 'busy_out' of module 'riscv_XADC_0' is unconnected for instance 'XADC' [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1082]
WARNING: [Synth 8-7071] port 'eoc_out' of module 'riscv_XADC_0' is unconnected for instance 'XADC' [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1082]
WARNING: [Synth 8-7071] port 'eos_out' of module 'riscv_XADC_0' is unconnected for instance 'XADC' [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1082]
WARNING: [Synth 8-7071] port 'ot_out' of module 'riscv_XADC_0' is unconnected for instance 'XADC' [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1082]
WARNING: [Synth 8-7071] port 'user_temp_alarm_out' of module 'riscv_XADC_0' is unconnected for instance 'XADC' [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1082]
WARNING: [Synth 8-7071] port 'alarm_out' of module 'riscv_XADC_0' is unconnected for instance 'XADC' [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1082]
WARNING: [Synth 8-7023] instance 'XADC' of module 'riscv_XADC_0' has 30 connections declared, but only 22 given [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1082]
INFO: [Synth 8-6157] synthesizing module 'riscv_axi_gpio_0_1' [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/.Xil/Vivado-175085-administrator-Precision-3660/realtime/riscv_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'riscv_axi_gpio_0_1' (0#1) [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/.Xil/Vivado-175085-administrator-Precision-3660/realtime/riscv_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'riscv_ethernet_stream_0_0' [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/.Xil/Vivado-175085-administrator-Precision-3660/realtime/riscv_ethernet_stream_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'riscv_ethernet_stream_0_0' (0#1) [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/.Xil/Vivado-175085-administrator-Precision-3660/realtime/riscv_ethernet_stream_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'riscv_io_axi_m_0' [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/.Xil/Vivado-175085-administrator-Precision-3660/realtime/riscv_io_axi_m_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'riscv_io_axi_m_0' (0#1) [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/.Xil/Vivado-175085-administrator-Precision-3660/realtime/riscv_io_axi_m_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'riscv_io_axi_s_0' [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/.Xil/Vivado-175085-administrator-Precision-3660/realtime/riscv_io_axi_s_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'riscv_io_axi_s_0' (0#1) [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/.Xil/Vivado-175085-administrator-Precision-3660/realtime/riscv_io_axi_s_0_stub.v:6]
WARNING: [Synth 8-7071] port 'M00_AXI_awprot' of module 'riscv_io_axi_s_0' is unconnected for instance 'io_axi_s' [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1254]
WARNING: [Synth 8-7071] port 'M00_AXI_wstrb' of module 'riscv_io_axi_s_0' is unconnected for instance 'io_axi_s' [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1254]
WARNING: [Synth 8-7071] port 'M00_AXI_arprot' of module 'riscv_io_axi_s_0' is unconnected for instance 'io_axi_s' [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1254]
WARNING: [Synth 8-7071] port 'M01_AXI_awprot' of module 'riscv_io_axi_s_0' is unconnected for instance 'io_axi_s' [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1254]
WARNING: [Synth 8-7071] port 'M01_AXI_wstrb' of module 'riscv_io_axi_s_0' is unconnected for instance 'io_axi_s' [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1254]
WARNING: [Synth 8-7071] port 'M01_AXI_arprot' of module 'riscv_io_axi_s_0' is unconnected for instance 'io_axi_s' [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1254]
WARNING: [Synth 8-7071] port 'M02_AXI_awprot' of module 'riscv_io_axi_s_0' is unconnected for instance 'io_axi_s' [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1254]
WARNING: [Synth 8-7071] port 'M02_AXI_wstrb' of module 'riscv_io_axi_s_0' is unconnected for instance 'io_axi_s' [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1254]
WARNING: [Synth 8-7071] port 'M02_AXI_arprot' of module 'riscv_io_axi_s_0' is unconnected for instance 'io_axi_s' [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1254]
WARNING: [Synth 8-7071] port 'M03_AXI_awprot' of module 'riscv_io_axi_s_0' is unconnected for instance 'io_axi_s' [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1254]
WARNING: [Synth 8-7071] port 'M03_AXI_arprot' of module 'riscv_io_axi_s_0' is unconnected for instance 'io_axi_s' [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1254]
WARNING: [Synth 8-7071] port 'M04_AXI_awprot' of module 'riscv_io_axi_s_0' is unconnected for instance 'io_axi_s' [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1254]
WARNING: [Synth 8-7071] port 'M04_AXI_arprot' of module 'riscv_io_axi_s_0' is unconnected for instance 'io_axi_s' [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1254]
WARNING: [Synth 8-7023] instance 'io_axi_s' of module 'riscv_io_axi_s_0' has 136 connections declared, but only 123 given [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1254]
INFO: [Synth 8-6157] synthesizing module 'riscv_xlconcat_0_0' [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_xlconcat_0_0/synth/riscv_xlconcat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_5_xlconcat' [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ipshared/147b/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_5_xlconcat' (0#1) [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ipshared/147b/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'riscv_xlconcat_0_0' (0#1) [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_xlconcat_0_0/synth/riscv_xlconcat_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'IO_imp_44488Y' (0#1) [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/synth/riscv.v:424]
WARNING: [Synth 8-7071] port 'uart_rtsn' of module 'IO_imp_44488Y' is unconnected for instance 'IO' [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1705]
WARNING: [Synth 8-7023] instance 'IO' of module 'IO_imp_44488Y' has 99 connections declared, but only 98 given [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1705]
INFO: [Synth 8-6157] synthesizing module 'riscv_RocketChip_0' [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/.Xil/Vivado-175085-administrator-Precision-3660/realtime/riscv_RocketChip_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'riscv_RocketChip_0' (0#1) [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/.Xil/Vivado-175085-administrator-Precision-3660/realtime/riscv_RocketChip_0_stub.v:6]
WARNING: [Synth 8-7071] port 'dma_axi4_bid' of module 'riscv_RocketChip_0' is unconnected for instance 'RocketChip' [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1804]
WARNING: [Synth 8-7071] port 'dma_axi4_rid' of module 'riscv_RocketChip_0' is unconnected for instance 'RocketChip' [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1804]
WARNING: [Synth 8-7023] instance 'RocketChip' of module 'riscv_RocketChip_0' has 118 connections declared, but only 116 given [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1804]
INFO: [Synth 8-6157] synthesizing module 'riscv_clk_wiz_0_0' [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/.Xil/Vivado-175085-administrator-Precision-3660/realtime/riscv_clk_wiz_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'riscv_clk_wiz_0_0' (0#1) [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/.Xil/Vivado-175085-administrator-Precision-3660/realtime/riscv_clk_wiz_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'riscv_rst_clk_wiz_0_50M_5' [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/.Xil/Vivado-175085-administrator-Precision-3660/realtime/riscv_rst_clk_wiz_0_50M_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'riscv_rst_clk_wiz_0_50M_5' (0#1) [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/.Xil/Vivado-175085-administrator-Precision-3660/realtime/riscv_rst_clk_wiz_0_50M_5_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'riscv_rst_clk_wiz_0_50M_5' is unconnected for instance 'rst_clk_wiz_0_50M' [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1929]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'riscv_rst_clk_wiz_0_50M_5' is unconnected for instance 'rst_clk_wiz_0_50M' [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1929]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'riscv_rst_clk_wiz_0_50M_5' is unconnected for instance 'rst_clk_wiz_0_50M' [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1929]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'riscv_rst_clk_wiz_0_50M_5' is unconnected for instance 'rst_clk_wiz_0_50M' [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1929]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_0_50M' of module 'riscv_rst_clk_wiz_0_50M_5' has 10 connections declared, but only 6 given [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1929]
INFO: [Synth 8-6157] synthesizing module 'riscv_util_vector_logic_0_0' [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/.Xil/Vivado-175085-administrator-Precision-3660/realtime/riscv_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'riscv_util_vector_logic_0_0' (0#1) [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/.Xil/Vivado-175085-administrator-Precision-3660/realtime/riscv_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'riscv' (0#1) [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1390]
INFO: [Synth 8-6155] done synthesizing module 'riscv_wrapper' (0#1) [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/hdl/riscv_wrapper.v:13]
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In101[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In102[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In103[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In104[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In105[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In106[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In107[0] in module xlconcat_v2_1_5_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 10904.223 ; gain = 284.043 ; free physical = 9958 ; free virtual = 37921
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 10904.223 ; gain = 284.043 ; free physical = 9957 ; free virtual = 37920
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 10904.223 ; gain = 284.043 ; free physical = 9957 ; free virtual = 37920
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_RocketChip_0/riscv_RocketChip_0.dcp' for cell 'riscv_i/RocketChip'
INFO: [Project 1-454] Reading design checkpoint '/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0.dcp' for cell 'riscv_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_rst_clk_wiz_0_50M_5/riscv_rst_clk_wiz_0_50M_5.dcp' for cell 'riscv_i/rst_clk_wiz_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_util_vector_logic_0_0/riscv_util_vector_logic_0_0.dcp' for cell 'riscv_i/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/riscv_axi_smc_1_0.dcp' for cell 'riscv_i/DDR/axi_smc_1'
INFO: [Project 1-454] Reading design checkpoint '/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_mem_reset_control_0_0/riscv_mem_reset_control_0_0.dcp' for cell 'riscv_i/DDR/mem_reset_control_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0.dcp' for cell 'riscv_i/DDR/mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_Ethernet_0/riscv_Ethernet_0.dcp' for cell 'riscv_i/IO/Ethernet'
INFO: [Project 1-454] Reading design checkpoint '/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_SD_0/riscv_SD_0.dcp' for cell 'riscv_i/IO/SD'
INFO: [Project 1-454] Reading design checkpoint '/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_UART_0/riscv_UART_0.dcp' for cell 'riscv_i/IO/UART'
INFO: [Project 1-454] Reading design checkpoint '/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_XADC_0/riscv_XADC_0.dcp' for cell 'riscv_i/IO/XADC'
INFO: [Project 1-454] Reading design checkpoint '/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_gpio_0_1/riscv_axi_gpio_0_1.dcp' for cell 'riscv_i/IO/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_ethernet_stream_0_0/riscv_ethernet_stream_0_0.dcp' for cell 'riscv_i/IO/ethernet_stream_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/riscv_io_axi_m_0.dcp' for cell 'riscv_i/IO/io_axi_m'
INFO: [Project 1-454] Reading design checkpoint '/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/riscv_io_axi_s_0.dcp' for cell 'riscv_i/IO/io_axi_s'
Netlist sorting complete. Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.61 . Memory (MB): peak = 10904.230 ; gain = 0.000 ; free physical = 10241 ; free virtual = 38203
INFO: [Netlist 29-17] Analyzing 4422 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_28/bd_9a00_sbn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/s00_nodes/s00_b_node/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_28/bd_9a00_sbn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/s00_nodes/s00_b_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_28/bd_9a00_sbn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_41/bd_9a00_m01bn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m01_nodes/m01_b_node/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_41/bd_9a00_m01bn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m01_nodes/m01_b_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_41/bd_9a00_m01bn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_40/bd_9a00_m01wn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m01_nodes/m01_w_node/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_40/bd_9a00_m01wn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m01_nodes/m01_w_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_40/bd_9a00_m01wn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_39/bd_9a00_m01awn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m01_nodes/m01_aw_node/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_39/bd_9a00_m01awn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m01_nodes/m01_aw_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_39/bd_9a00_m01awn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_38/bd_9a00_m01rn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m01_nodes/m01_r_node/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_38/bd_9a00_m01rn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m01_nodes/m01_r_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_38/bd_9a00_m01rn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_37/bd_9a00_m01arn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m01_nodes/m01_ar_node/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_37/bd_9a00_m01arn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m01_nodes/m01_ar_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_37/bd_9a00_m01arn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_34/bd_9a00_m00bn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m00_nodes/m00_b_node/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_34/bd_9a00_m00bn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m00_nodes/m00_b_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_34/bd_9a00_m00bn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_33/bd_9a00_m00wn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m00_nodes/m00_w_node/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_33/bd_9a00_m00wn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m00_nodes/m00_w_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_33/bd_9a00_m00wn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_32/bd_9a00_m00awn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m00_nodes/m00_aw_node/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_32/bd_9a00_m00awn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m00_nodes/m00_aw_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_32/bd_9a00_m00awn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_31/bd_9a00_m00rn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m00_nodes/m00_r_node/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_31/bd_9a00_m00rn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m00_nodes/m00_r_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_31/bd_9a00_m00rn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_30/bd_9a00_m00arn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m00_nodes/m00_ar_node/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_30/bd_9a00_m00arn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m00_nodes/m00_ar_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_30/bd_9a00_m00arn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_44/bd_9a00_m02arn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_ar_node/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_44/bd_9a00_m02arn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_ar_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_44/bd_9a00_m02arn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_27/bd_9a00_swn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/s00_nodes/s00_w_node/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_27/bd_9a00_swn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/s00_nodes/s00_w_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_27/bd_9a00_swn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_26/bd_9a00_sawn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/s00_nodes/s00_aw_node/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_26/bd_9a00_sawn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/s00_nodes/s00_aw_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_26/bd_9a00_sawn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_25/bd_9a00_srn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/s00_nodes/s00_r_node/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_25/bd_9a00_srn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/s00_nodes/s00_r_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_25/bd_9a00_srn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_24/bd_9a00_sarn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/s00_nodes/s00_ar_node/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_24/bd_9a00_sarn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/s00_nodes/s00_ar_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_24/bd_9a00_sarn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_19/bd_9a00_bni_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_b_node/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_19/bd_9a00_bni_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_b_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_19/bd_9a00_bni_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_18/bd_9a00_wni_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_w_node/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_18/bd_9a00_wni_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_w_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_18/bd_9a00_wni_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_17/bd_9a00_awni_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_aw_node/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_17/bd_9a00_awni_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_aw_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_17/bd_9a00_awni_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_16/bd_9a00_rni_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_r_node/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_16/bd_9a00_rni_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_r_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_16/bd_9a00_rni_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_15/bd_9a00_arni_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_ar_node/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_15/bd_9a00_arni_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_ar_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_15/bd_9a00_arni_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_4/bd_9a00_psr_aclk2_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk2/U0'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_4/bd_9a00_psr_aclk2_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk2/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_4/bd_9a00_psr_aclk2_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_59/bd_9a00_m04rn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m04_nodes/m04_r_node/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_59/bd_9a00_m04rn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m04_nodes/m04_r_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_59/bd_9a00_m04rn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_rst_clk_wiz_0_50M_5/riscv_rst_clk_wiz_0_50M_5.xdc] for cell 'riscv_i/rst_clk_wiz_0_50M/U0'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_rst_clk_wiz_0_50M_5/riscv_rst_clk_wiz_0_50M_5.xdc] for cell 'riscv_i/rst_clk_wiz_0_50M/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_rst_clk_wiz_0_50M_5/riscv_rst_clk_wiz_0_50M_5.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_rst_clk_wiz_0_50M_5/riscv_rst_clk_wiz_0_50M_5_board.xdc] for cell 'riscv_i/rst_clk_wiz_0_50M/U0'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_rst_clk_wiz_0_50M_5/riscv_rst_clk_wiz_0_50M_5_board.xdc] for cell 'riscv_i/rst_clk_wiz_0_50M/U0'
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0.xdc] for cell 'riscv_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0.xdc] for cell 'riscv_i/clk_wiz_0/inst'
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0_board.xdc] for cell 'riscv_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0_board.xdc] for cell 'riscv_i/clk_wiz_0/inst'
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_gpio_0_1/riscv_axi_gpio_0_1.xdc] for cell 'riscv_i/IO/axi_gpio_0/U0'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_gpio_0_1/riscv_axi_gpio_0_1.xdc] for cell 'riscv_i/IO/axi_gpio_0/U0'
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_gpio_0_1/riscv_axi_gpio_0_1_board.xdc] for cell 'riscv_i/IO/axi_gpio_0/U0'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_gpio_0_1/riscv_axi_gpio_0_1_board.xdc] for cell 'riscv_i/IO/axi_gpio_0/U0'
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/smartconnect.xdc] for cell 'riscv_i/IO/io_axi_s/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/smartconnect.xdc] for cell 'riscv_i/IO/io_axi_s/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/smartconnect.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_62/bd_9a00_m04bn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m04_nodes/m04_b_node/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_62/bd_9a00_m04bn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m04_nodes/m04_b_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_62/bd_9a00_m04bn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_61/bd_9a00_m04wn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m04_nodes/m04_w_node/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_61/bd_9a00_m04wn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m04_nodes/m04_w_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_61/bd_9a00_m04wn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_60/bd_9a00_m04awn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m04_nodes/m04_aw_node/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_60/bd_9a00_m04awn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m04_nodes/m04_aw_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_60/bd_9a00_m04awn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_4/bd_9a00_psr_aclk2_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk2/U0'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_4/bd_9a00_psr_aclk2_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk2/U0'
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_58/bd_9a00_m04arn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m04_nodes/m04_ar_node/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_58/bd_9a00_m04arn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m04_nodes/m04_ar_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_58/bd_9a00_m04arn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_55/bd_9a00_m03bn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m03_nodes/m03_b_node/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_55/bd_9a00_m03bn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m03_nodes/m03_b_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_55/bd_9a00_m03bn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_54/bd_9a00_m03wn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m03_nodes/m03_w_node/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_54/bd_9a00_m03wn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m03_nodes/m03_w_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_54/bd_9a00_m03wn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_53/bd_9a00_m03awn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m03_nodes/m03_aw_node/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_53/bd_9a00_m03awn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m03_nodes/m03_aw_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_53/bd_9a00_m03awn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_52/bd_9a00_m03rn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m03_nodes/m03_r_node/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_52/bd_9a00_m03rn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m03_nodes/m03_r_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_52/bd_9a00_m03rn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_51/bd_9a00_m03arn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m03_nodes/m03_ar_node/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_51/bd_9a00_m03arn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m03_nodes/m03_ar_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_51/bd_9a00_m03arn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_48/bd_9a00_m02bn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_b_node/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_48/bd_9a00_m02bn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_b_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_48/bd_9a00_m02bn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_47/bd_9a00_m02wn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_w_node/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_47/bd_9a00_m02wn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_w_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_47/bd_9a00_m02wn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_46/bd_9a00_m02awn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_aw_node/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_46/bd_9a00_m02awn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_aw_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_46/bd_9a00_m02awn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_45/bd_9a00_m02rn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_r_node/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_45/bd_9a00_m02rn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_r_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_45/bd_9a00_m02rn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/smartconnect.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/smartconnect.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/smartconnect.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_4/bd_9c60_psr_aclk2_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk2/U0'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_4/bd_9c60_psr_aclk2_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk2/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_4/bd_9c60_psr_aclk2_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_4/bd_9c60_psr_aclk2_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk2/U0'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_4/bd_9c60_psr_aclk2_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk2/U0'
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_3/bd_9c60_psr_aclk1_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_3/bd_9c60_psr_aclk1_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_3/bd_9c60_psr_aclk1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_3/bd_9c60_psr_aclk1_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_3/bd_9c60_psr_aclk1_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_2/bd_9c60_psr_aclk_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_2/bd_9c60_psr_aclk_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_2/bd_9c60_psr_aclk_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_2/bd_9c60_psr_aclk_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_2/bd_9c60_psr_aclk_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_1/bd_9c60_psr0_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_1/bd_9c60_psr0_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_1/bd_9c60_psr0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_1/bd_9c60_psr0_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_1/bd_9c60_psr0_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr0/U0'
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_XADC_0/riscv_XADC_0.xdc] for cell 'riscv_i/IO/XADC/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_XADC_0/riscv_XADC_0.xdc] for cell 'riscv_i/IO/XADC/inst'
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/constraints/riscv_mig_7series_0_0.xdc] for cell 'riscv_i/DDR/mig_7series_0'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/constraints/riscv_mig_7series_0_0.xdc:344]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/constraints/riscv_mig_7series_0_0.xdc:351]
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/constraints/riscv_mig_7series_0_0.xdc] for cell 'riscv_i/DDR/mig_7series_0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/constraints/riscv_mig_7series_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_14/bd_9c60_sarn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_14/bd_9c60_sarn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_14/bd_9c60_sarn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_12/bd_fe52_sbn_0_clocks.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_12/bd_fe52_sbn_0_clocks.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_12/bd_fe52_sbn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_11/bd_fe52_swn_0_clocks.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_11/bd_fe52_swn_0_clocks.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_11/bd_fe52_swn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_10/bd_fe52_sawn_0_clocks.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_10/bd_fe52_sawn_0_clocks.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_10/bd_fe52_sawn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_9/bd_fe52_srn_0_clocks.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_9/bd_fe52_srn_0_clocks.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_9/bd_fe52_srn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_8/bd_fe52_sarn_0_clocks.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_8/bd_fe52_sarn_0_clocks.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_8/bd_fe52_sarn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_3/bd_fe52_psr_aclk1_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_3/bd_fe52_psr_aclk1_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_3/bd_fe52_psr_aclk1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_3/bd_fe52_psr_aclk1_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_3/bd_fe52_psr_aclk1_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_2/bd_fe52_psr_aclk_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_2/bd_fe52_psr_aclk_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_2/bd_fe52_psr_aclk_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_2/bd_fe52_psr_aclk_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_2/bd_fe52_psr_aclk_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_1/bd_fe52_psr0_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_1/bd_fe52_psr0_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_1/bd_fe52_psr0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_30/bd_9c60_m00rn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_30/bd_9c60_m00rn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_30/bd_9c60_m00rn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_3/bd_9a00_psr_aclk1_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_3/bd_9a00_psr_aclk1_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_3/bd_9a00_psr_aclk1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_3/bd_9a00_psr_aclk1_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_3/bd_9a00_psr_aclk1_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_2/bd_9a00_psr_aclk_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_2/bd_9a00_psr_aclk_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_2/bd_9a00_psr_aclk_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_2/bd_9a00_psr_aclk_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_2/bd_9a00_psr_aclk_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_1/bd_9a00_psr0_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_1/bd_9a00_psr0_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_1/bd_9a00_psr0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_1/bd_9a00_psr0_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_1/bd_9a00_psr0_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr0/U0'
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/smartconnect.xdc] for cell 'riscv_i/IO/io_axi_m/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/smartconnect.xdc] for cell 'riscv_i/IO/io_axi_m/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/smartconnect.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_33/bd_9c60_m00bn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_33/bd_9c60_m00bn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_33/bd_9c60_m00bn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_32/bd_9c60_m00wn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_32/bd_9c60_m00wn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_32/bd_9c60_m00wn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_31/bd_9c60_m00awn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_31/bd_9c60_m00awn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_31/bd_9c60_m00awn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_1/bd_fe52_psr0_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_1/bd_fe52_psr0_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr0/U0'
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_29/bd_9c60_m00arn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_29/bd_9c60_m00arn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_29/bd_9c60_m00arn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_27/bd_9c60_sbn_1_clocks.xdc] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_b_node/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_27/bd_9c60_sbn_1_clocks.xdc] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_b_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_27/bd_9c60_sbn_1_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_26/bd_9c60_swn_1_clocks.xdc] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_26/bd_9c60_swn_1_clocks.xdc] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_26/bd_9c60_swn_1_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_25/bd_9c60_sawn_1_clocks.xdc] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_aw_node/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_25/bd_9c60_sawn_1_clocks.xdc] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_aw_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_25/bd_9c60_sawn_1_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_24/bd_9c60_srn_1_clocks.xdc] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_r_node/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_24/bd_9c60_srn_1_clocks.xdc] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_r_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_24/bd_9c60_srn_1_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_23/bd_9c60_sarn_1_clocks.xdc] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_ar_node/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_23/bd_9c60_sarn_1_clocks.xdc] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_ar_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_23/bd_9c60_sarn_1_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_18/bd_9c60_sbn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_18/bd_9c60_sbn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_18/bd_9c60_sbn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_17/bd_9c60_swn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_17/bd_9c60_swn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_17/bd_9c60_swn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_16/bd_9c60_sawn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_16/bd_9c60_sawn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_16/bd_9c60_sawn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_15/bd_9c60_srn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_15/bd_9c60_srn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_15/bd_9c60_srn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0_late.xdc] for cell 'riscv_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0_late.xdc] for cell 'riscv_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 244 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 11313.328 ; gain = 1.000 ; free physical = 10041 ; free virtual = 38006
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1107 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 6 instances
  IOBUFDS_DIFF_OUT_INTERMDISABLE => IOBUFDS_DIFF_OUT_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 128 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 884 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 48 instances
  RAM64M => RAM64M (RAMD64E(x4)): 22 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 11674.535 ; gain = 1054.355 ; free physical = 9805 ; free virtual = 37782
143 Infos, 164 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 11674.535 ; gain = 1097.703 ; free physical = 9805 ; free virtual = 37782
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3410.202; main = 3410.202; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 11546.477; main = 11546.477; forked = 0.000
set_property IOSTANDARD LVCMOS25 [get_ports [list {IO_out_led_8bits_tri_o[6]}]]
set_property IOSTANDARD LVCMOS25 [get_ports [list {IO_out_led_8bits_tri_o[6]}]]
set_property IOSTANDARD LVCMOS25 [get_ports [list {IO_out_led_8bits_tri_o[6]}]]
set_property IOSTANDARD LVCMOS25 [get_ports [list {IO_out_led_8bits_tri_o[6]}]]
set_property IOSTANDARD LVCMOS25 [get_ports [list {IO_out_led_8bits_tri_o[0]}]]
set_property IOSTANDARD LVCMOS25 [get_ports [list {IO_out_led_8bits_tri_o[1]}]]
set_property IOSTANDARD LVCMOS25 [get_ports [list {IO_out_led_8bits_tri_o[2]}]]
set_property IOSTANDARD LVCMOS25 [get_ports [list {IO_out_led_8bits_tri_o[3]}]]
set_property IOSTANDARD LVCMOS25 [get_ports [list {IO_out_led_8bits_tri_o[4]}]]
set_property IOSTANDARD LVCMOS25 [get_ports [list {IO_out_led_8bits_tri_o[5]}]]
set_property IOSTANDARD LVCMOS25 [get_ports [list {IO_out_led_8bits_tri_o[7]}]]
set_property IOSTANDARD LVCMOS25 [get_ports [list {IO_out_led_8bits_tri_o[7]}]]
set_property PULLTYPE NONE [get_ports [list {IO_out_led_8bits_tri_o[7]}]]
set_property PULLTYPE PULLUP [get_ports [list {IO_out_led_8bits_tri_o[5]}]]
set_property PULLTYPE NONE [get_ports [list {IO_out_led_8bits_tri_o[5]}]]
file mkdir /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.srcs/constrs_1/new
close [ open /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.srcs/constrs_1/new/io.xdc w ]
add_files -fileset constrs_1 /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.srcs/constrs_1/new/io.xdc
set_property target_constrs_file /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.srcs/constrs_1/new/io.xdc [current_fileset -constrset]
save_constraints -force
open_bd_design {/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.srcs/sources_1/bd/riscv/riscv.bd}
open_bd_design {/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.srcs/sources_1/bd/riscv/riscv.bd}
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.srcs/utils_1/imports/synth_1/riscv_wrapper.dcp with file /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.runs/synth_1/riscv_wrapper.dcp
launch_runs synth_1 -jobs 20
[Tue Dec 19 11:21:03 2023] Launched synth_1...
Run output will be captured here: /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.runs/synth_1/runme.log
launch_runs impl_1 -jobs 20
[Tue Dec 19 11:21:42 2023] Launched impl_1...
Run output will be captured here: /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.runs/impl_1/runme.log
open_bd_design {/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.srcs/sources_1/bd/riscv/riscv.bd}
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Tue Dec 19 11:26:14 2023] Launched impl_1...
Run output will be captured here: /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.54 . Memory (MB): peak = 11771.578 ; gain = 0.000 ; free physical = 6573 ; free virtual = 35702
INFO: [Netlist 29-17] Analyzing 4405 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 11795.273 ; gain = 11.508 ; free physical = 6389 ; free virtual = 35510
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 12496.422 ; gain = 0.000 ; free physical = 5742 ; free virtual = 34864
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 12496.422 ; gain = 0.000 ; free physical = 5742 ; free virtual = 34864
Read PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 12531.312 ; gain = 34.891 ; free physical = 5718 ; free virtual = 34839
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 12531.312 ; gain = 0.000 ; free physical = 5718 ; free virtual = 34839
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.6 . Memory (MB): peak = 12550.312 ; gain = 19.000 ; free physical = 5705 ; free virtual = 34826
Read Physdb Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 12550.312 ; gain = 53.891 ; free physical = 5705 ; free virtual = 34826
Restored from archive | CPU: 1.950000 secs | Memory: 76.342720 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 12550.312 ; gain = 53.891 ; free physical = 5705 ; free virtual = 34826
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 12550.312 ; gain = 0.000 ; free physical = 5703 ; free virtual = 34826
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1093 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 6 instances
  IOBUFDS_DIFF_OUT_INTERMDISABLE => IOBUFDS_DIFF_OUT_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 128 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 873 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 44 instances
  RAM64M => RAM64M (RAMD64E(x4)): 22 instances
  SRLC32E => SRL16E: 1 instance 

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 12676.051 ; gain = 904.473 ; free physical = 5618 ; free virtual = 34754
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/synth/riscv.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/hdl/riscv_wrapper.v:]
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.srcs/utils_1/imports/synth_1/riscv_wrapper.dcp with file /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.runs/synth_1/riscv_wrapper.dcp
launch_runs synth_1 -jobs 20
[Tue Dec 19 11:29:29 2023] Launched synth_1...
Run output will be captured here: /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.runs/synth_1/runme.log
launch_runs impl_1 -jobs 20
[Tue Dec 19 11:29:59 2023] Launched impl_1...
Run output will be captured here: /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.runs/impl_1/runme.log
