Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Feb 14 18:38:45 2024
| Host         : carrie running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file compare_2bit_timing_summary_routed.rpt -pb compare_2bit_timing_summary_routed.pb -rpx compare_2bit_timing_summary_routed.rpx -warn_on_violation
| Design       : compare_2bit
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    3          inf        0.000                      0                    3           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            b_greater
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.782ns  (logic 5.270ns (53.873%)  route 4.512ns (46.127%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    U18                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  b_IBUF[2]_inst/O
                         net (fo=3, routed)           1.976     3.458    b_IBUF[2]
    SLICE_X0Y35          LUT6 (Prop_lut6_I5_O)        0.124     3.582 r  b_greater_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.674     4.256    b_greater_OBUF_inst_i_2_n_0
    SLICE_X0Y35          LUT3 (Prop_lut3_I0_O)        0.124     4.380 r  b_greater_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.862     6.242    b_greater_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.540     9.782 r  b_greater_OBUF_inst/O
                         net (fo=0)                   0.000     9.782    b_greater
    R12                                                               r  b_greater (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            a_greater
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.413ns  (logic 5.475ns (58.168%)  route 3.938ns (41.832%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    U18                  IBUF (Prop_ibuf_I_O)         1.482     1.482 f  b_IBUF[2]_inst/O
                         net (fo=3, routed)           1.622     3.103    b_IBUF[2]
    SLICE_X0Y35          LUT6 (Prop_lut6_I4_O)        0.124     3.227 r  a_greater_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.444     3.671    a_greater_OBUF_inst_i_2_n_0
    SLICE_X0Y35          LUT3 (Prop_lut3_I0_O)        0.150     3.821 r  a_greater_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.872     5.693    a_greater_OBUF
    M16                  OBUF (Prop_obuf_I_O)         3.720     9.413 r  a_greater_OBUF_inst/O
                         net (fo=0)                   0.000     9.413    a_greater
    M16                                                               r  a_greater (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            b_a_equal
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.278ns  (logic 5.261ns (56.709%)  route 4.016ns (43.291%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    U18                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  b_IBUF[2]_inst/O
                         net (fo=3, routed)           1.980     3.462    b_IBUF[2]
    SLICE_X0Y35          LUT6 (Prop_lut6_I3_O)        0.124     3.586 r  b_a_equal_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.303     3.889    b_a_equal_OBUF_inst_i_2_n_0
    SLICE_X0Y34          LUT3 (Prop_lut3_I2_O)        0.124     4.013 r  b_a_equal_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.733     5.746    b_a_equal_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.532     9.278 r  b_a_equal_OBUF_inst/O
                         net (fo=0)                   0.000     9.278    b_a_equal
    N15                                                               r  b_a_equal (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[3]
                            (input port)
  Destination:            b_a_equal
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.326ns  (logic 1.531ns (65.807%)  route 0.795ns (34.193%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  b[3] (IN)
                         net (fo=0)                   0.000     0.000    b[3]
    R13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  b_IBUF[3]_inst/O
                         net (fo=3, routed)           0.428     0.681    b_IBUF[3]
    SLICE_X0Y34          LUT3 (Prop_lut3_I0_O)        0.045     0.726 r  b_a_equal_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.367     1.093    b_a_equal_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.232     2.326 r  b_a_equal_OBUF_inst/O
                         net (fo=0)                   0.000     2.326    b_a_equal
    N15                                                               r  b_a_equal (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            b_greater
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.589ns  (logic 1.523ns (58.811%)  route 1.066ns (41.189%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 f  a_IBUF[3]_inst/O
                         net (fo=3, routed)           0.666     0.903    a_IBUF[3]
    SLICE_X0Y35          LUT3 (Prop_lut3_I1_O)        0.045     0.948 r  b_greater_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.400     1.348    b_greater_OBUF
    R12                  OBUF (Prop_obuf_I_O)         1.241     2.589 r  b_greater_OBUF_inst/O
                         net (fo=0)                   0.000     2.589    b_greater
    R12                                                               r  b_greater (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            a_greater
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.620ns  (logic 1.631ns (62.245%)  route 0.989ns (37.755%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 f  b_IBUF[1]_inst/O
                         net (fo=3, routed)           0.421     0.680    b_IBUF[1]
    SLICE_X0Y35          LUT6 (Prop_lut6_I2_O)        0.045     0.725 r  a_greater_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.146     0.871    a_greater_OBUF_inst_i_2_n_0
    SLICE_X0Y35          LUT3 (Prop_lut3_I0_O)        0.046     0.917 r  a_greater_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.422     1.339    a_greater_OBUF
    M16                  OBUF (Prop_obuf_I_O)         1.281     2.620 r  a_greater_OBUF_inst/O
                         net (fo=0)                   0.000     2.620    a_greater
    M16                                                               r  a_greater (OUT)
  -------------------------------------------------------------------    -------------------





