# Project2

## About

This is the project2 of Computer Architecture. In this project, we need to add cache to our 5-stage pipeline architecture.

## Catalog

* [cache_architecture.md](./cache_architecture.md)
* [result.txt](./result.txt)
* [sim-pipe.c](./sim-pipe.c)
* [sim-pipe.h](./sim-pipe.h)
* [ucache.h](./ucache.h)