// Seed: 2330516687
module module_0 (
    module_0,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  assign module_1.id_3 = 0;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_7 = id_7;
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    input wor id_2,
    input tri1 id_3
);
  logic [1 : -1] id_5;
  parameter id_6 = (~1);
  logic id_7;
  ;
  always @(posedge ~id_2 && -1) begin : LABEL_0
    disable id_8;
  end
  localparam id_9 = (id_6);
  logic id_10;
  assign id_5 = id_5;
  wire id_11;
  module_0 modCall_1 (
      id_10,
      id_5,
      id_7,
      id_9,
      id_9,
      id_5,
      id_6,
      id_10
  );
endmodule
