# Antoine's Logbook 

## Role

I was in charge of designing the **ALU unit**, as well as testbenching my own modules, and then working as a team on pipelining, cache memory and branch prediction.
I also took on the responsability of being repo master. I also worked on integration and testbenching on lab 4. 

## Timetable details

### 14/11/2024
    - Got familiar with the top level design of RISC V, understanding the different units
    - Created a first draft of TopLevelCPU.sv and top-4_tb.cpp files
    - Got to meet other team members
    - Started formatting the repo

### 21/11/2024
    - Pulled and pushed a lot, reformatted the entire repo entirely
    - Testing the integrated TopLevelCPU.sv file using verilator and gtkwave
    - Allocated new roles, started working on ALU
    - Worked on the logbooks and personal statements
