$date
	Thu Oct 22 11:55:07 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 12 ! Y [11:0] $end
$var reg 12 " DLOAD [11:0] $end
$var reg 1 # ENABLE $end
$var reg 1 $ LOAD $end
$var reg 1 % RESET $end
$var reg 1 & clk $end
$scope module conteo $end
$var wire 12 ' Bload [11:0] $end
$var wire 1 # ENABLE $end
$var wire 1 $ LOAD $end
$var wire 1 & clk $end
$var wire 1 % reset $end
$var reg 12 ( Y [11:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b111100 '
0&
1%
0$
0#
b111100 "
b0 !
$end
#1
0%
1&
#2
1#
0&
#3
b1 !
b1 (
1&
#4
0&
#5
b10 !
b10 (
1&
#6
0&
#7
b11 !
b11 (
1&
#8
0&
#9
b100 !
b100 (
1&
#10
0&
#11
b101 !
b101 (
1&
#12
0&
#13
b110 !
b110 (
1&
#14
0&
#15
b111 !
b111 (
1&
#16
0&
#17
b1000 !
b1000 (
1&
#18
0&
#19
b1001 !
b1001 (
1&
#20
0&
#21
b1010 !
b1010 (
1&
#22
0&
0#
#23
1&
#24
0&
#25
1&
#26
0&
#27
1&
#28
0&
#29
1&
#30
0&
#31
1&
#32
0&
#33
1&
#34
0&
#35
1&
#36
0&
#37
1&
#38
0&
#39
1&
#40
0&
#41
1&
#42
b111100 !
b111100 (
0&
1$
#43
1&
0$
#44
0&
1#
#45
b111101 !
b111101 (
1&
#46
0&
#47
b111110 !
b111110 (
1&
#48
0&
#49
b111111 !
b111111 (
1&
#50
0&
#51
b1000000 !
b1000000 (
1&
#52
0&
#53
b1000001 !
b1000001 (
1&
#54
0&
#55
b1000010 !
b1000010 (
1&
#56
0&
#57
b1000011 !
b1000011 (
1&
#58
0&
#59
b1000100 !
b1000100 (
1&
#60
0&
#61
b1000101 !
b1000101 (
1&
#62
0&
#63
b1000110 !
b1000110 (
1&
#64
0&
0#
#65
1&
#66
0&
#67
1&
#68
0&
#69
1&
#70
0&
#71
1&
#72
0&
#73
1&
#74
b0 !
b0 (
0&
1%
#75
1&
0%
#76
0&
#77
1&
#78
0&
#79
1&
#80
0&
#81
1&
#82
0&
#83
1&
#84
0&
#85
1&
#86
0&
#87
1&
#88
0&
#89
1&
#90
0&
#91
1&
#92
0&
#93
1&
#94
0&
#95
1&
#96
0&
#97
1&
#98
0&
#99
1&
#100
0&
