x86/cpu: Add Atom Tremont (Jacobsville)

jira LE-1907
Rebuild_History Non-Buildable kernel-3.10.0-1062.el7
Rebuild_CHGLOG: - [x86] cpu: Add Atom Tremont (Jacobsville) (Steve Best) [1482403]
Rebuild_FUZZ: 94.59%
commit-author Kan Liang <kan.liang@linux.intel.com>
commit 00ae831dfe4474ef6029558f5eb3ef0332d80043
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-3.10.0-1062.el7/00ae831d.failed

Add the Atom Tremont model number to the Intel family list.

[ Tony: Also update comment at head of file to say "_X" suffix is
  also used for microserver parts. ]

	Signed-off-by: Kan Liang <kan.liang@linux.intel.com>
	Signed-off-by: Qiuxu Zhuo <qiuxu.zhuo@intel.com>
	Signed-off-by: Tony Luck <tony.luck@intel.com>
	Signed-off-by: Borislav Petkov <bp@suse.de>
	Cc: Andy Shevchenko <andriy.shevchenko@linux.intel.com>
	Cc: Aristeu Rozanski <aris@redhat.com>
	Cc: "H. Peter Anvin" <hpa@zytor.com>
	Cc: Ingo Molnar <mingo@redhat.com>
	Cc: linux-edac <linux-edac@vger.kernel.org>
	Cc: Mauro Carvalho Chehab <mchehab@s-opensource.com>
	Cc: Megha Dey <megha.dey@linux.intel.com>
	Cc: Peter Zijlstra <peterz@infradead.org>
	Cc: Qiuxu Zhuo <qiuxu.zhuo@intel.com>
	Cc: Rajneesh Bhardwaj <rajneesh.bhardwaj@intel.com>
	Cc: Thomas Gleixner <tglx@linutronix.de>
	Cc: x86-ml <x86@kernel.org>
Link: https://lkml.kernel.org/r/20190125195902.17109-4-tony.luck@intel.com
(cherry picked from commit 00ae831dfe4474ef6029558f5eb3ef0332d80043)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	arch/x86/include/asm/intel-family.h
diff --cc arch/x86/include/asm/intel-family.h
index 64904c15c5ce,d9a9993af882..000000000000
--- a/arch/x86/include/asm/intel-family.h
+++ b/arch/x86/include/asm/intel-family.h
@@@ -5,11 -6,8 +5,11 @@@
   * "Big Core" Processors (Branded as Core, Xeon, etc...)
   *
   * The "_X" parts are generally the EP and EX Xeons, or the
-  * "Extreme" ones, like Broadwell-E.
+  * "Extreme" ones, like Broadwell-E, or Atom microserver.
   *
 + * Things ending in "2" are usually because we have no better
 + * name for them.  There's no processor called "WESTMERE2".
 + *
   * While adding a new CPUID for a new microarchitecture, add a new
   * group to keep logically sorted out in chronological order. Within
   * that group keep the CPUID for the variants sorted by model number.
@@@ -52,23 -52,26 +52,44 @@@
  
  #define INTEL_FAM6_CANNONLAKE_MOBILE	0x66
  
 +#define INTEL_FAM6_ICELAKE_MOBILE	0x7E
 +
  /* "Small Core" Processors (Atom) */
  
++<<<<<<< HEAD
 +#define INTEL_FAM6_ATOM_PINEVIEW	0x1C
 +#define INTEL_FAM6_ATOM_LINCROFT	0x26
 +#define INTEL_FAM6_ATOM_PENWELL		0x27
 +#define INTEL_FAM6_ATOM_CLOVERVIEW	0x35
 +#define INTEL_FAM6_ATOM_CEDARVIEW	0x36
 +#define INTEL_FAM6_ATOM_SILVERMONT1	0x37 /* BayTrail/BYT / Valleyview */
 +#define INTEL_FAM6_ATOM_SILVERMONT2	0x4D /* Avaton/Rangely */
 +#define INTEL_FAM6_ATOM_AIRMONT		0x4C /* CherryTrail / Braswell */
 +#define INTEL_FAM6_ATOM_MERRIFIELD	0x4A /* Tangier */
 +#define INTEL_FAM6_ATOM_MOOREFIELD	0x5A /* Annidale */
 +#define INTEL_FAM6_ATOM_GOLDMONT	0x5C
 +#define INTEL_FAM6_ATOM_GEMINI_LAKE	0x7A
 +#define INTEL_FAM6_ATOM_DENVERTON	0x5F /* Goldmont Microserver */
++=======
+ #define INTEL_FAM6_ATOM_BONNELL		0x1C /* Diamondville, Pineview */
+ #define INTEL_FAM6_ATOM_BONNELL_MID	0x26 /* Silverthorne, Lincroft */
+ 
+ #define INTEL_FAM6_ATOM_SALTWELL	0x36 /* Cedarview */
+ #define INTEL_FAM6_ATOM_SALTWELL_MID	0x27 /* Penwell */
+ #define INTEL_FAM6_ATOM_SALTWELL_TABLET	0x35 /* Cloverview */
+ 
+ #define INTEL_FAM6_ATOM_SILVERMONT	0x37 /* Bay Trail, Valleyview */
+ #define INTEL_FAM6_ATOM_SILVERMONT_X	0x4D /* Avaton, Rangely */
+ #define INTEL_FAM6_ATOM_SILVERMONT_MID	0x4A /* Merriefield */
+ 
+ #define INTEL_FAM6_ATOM_AIRMONT		0x4C /* Cherry Trail, Braswell */
+ #define INTEL_FAM6_ATOM_AIRMONT_MID	0x5A /* Moorefield */
+ 
+ #define INTEL_FAM6_ATOM_GOLDMONT	0x5C /* Apollo Lake */
+ #define INTEL_FAM6_ATOM_GOLDMONT_X	0x5F /* Denverton */
+ #define INTEL_FAM6_ATOM_GOLDMONT_PLUS	0x7A /* Gemini Lake */
+ #define INTEL_FAM6_ATOM_TREMONT_X	0x86 /* Jacobsville */
++>>>>>>> 00ae831dfe44 (x86/cpu: Add Atom Tremont (Jacobsville))
  
  /* Xeon Phi */
  
* Unmerged path arch/x86/include/asm/intel-family.h
