/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Wed Sep 14 16:45:41 2016
 *                 Full Compile MD5 Checksum  2d2ed423991a1e4e4d03ca98bc390b2c
 *                     (minus title and desc)
 *                 MD5 Checksum               8cad5c3953d7e5df4439153720b00628
 *
 * lock_release:   r_1099
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1119
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_XPT_WDMA_PM_INTR_L2_H__
#define BCHP_XPT_WDMA_PM_INTR_L2_H__

/***************************************************************************
 *XPT_WDMA_PM_INTR_L2 - L2 PerfMeter Interrupts
 ***************************************************************************/
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_STATUS      0x02280500 /* [RO][32] CPU interrupt Status Register */
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_SET         0x02280504 /* [WO][32] CPU interrupt Set Register */
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_CLEAR       0x02280508 /* [WO][32] CPU interrupt Clear Register */
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_MASK_STATUS 0x0228050c /* [RO][32] CPU interrupt Mask Status Register */
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_MASK_SET    0x02280510 /* [WO][32] CPU interrupt Mask Set Register */
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_MASK_CLEAR  0x02280514 /* [WO][32] CPU interrupt Mask Clear Register */
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_STATUS      0x02280518 /* [RO][32] PCI interrupt Status Register */
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_SET         0x0228051c /* [WO][32] PCI interrupt Set Register */
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_CLEAR       0x02280520 /* [WO][32] PCI interrupt Clear Register */
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_MASK_STATUS 0x02280524 /* [RO][32] PCI interrupt Mask Status Register */
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_MASK_SET    0x02280528 /* [WO][32] PCI interrupt Mask Set Register */
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_MASK_CLEAR  0x0228052c /* [WO][32] PCI interrupt Mask Clear Register */
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_STATUS     0x02280530 /* [RO][32] SCPU interrupt Status Register */
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_SET        0x02280534 /* [WO][32] SCPU interrupt Set Register */
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_CLEAR      0x02280538 /* [WO][32] SCPU interrupt Clear Register */
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_MASK_STATUS 0x0228053c /* [RO][32] SCPU interrupt Mask Status Register */
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_MASK_SET   0x02280540 /* [WO][32] SCPU interrupt Mask Set Register */
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_MASK_CLEAR 0x02280544 /* [WO][32] SCPU interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* XPT_WDMA_PM_INTR_L2 :: CPU_STATUS :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_STATUS_reserved0_MASK         0xfffffffe
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_STATUS_reserved0_SHIFT        1

/* XPT_WDMA_PM_INTR_L2 :: CPU_STATUS :: WDMA_INTR [00:00] */
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_STATUS_WDMA_INTR_MASK         0x00000001
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_STATUS_WDMA_INTR_SHIFT        0
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_STATUS_WDMA_INTR_DEFAULT      0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* XPT_WDMA_PM_INTR_L2 :: CPU_SET :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_SET_reserved0_MASK            0xfffffffe
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_SET_reserved0_SHIFT           1

/* XPT_WDMA_PM_INTR_L2 :: CPU_SET :: WDMA_INTR [00:00] */
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_SET_WDMA_INTR_MASK            0x00000001
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_SET_WDMA_INTR_SHIFT           0
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_SET_WDMA_INTR_DEFAULT         0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* XPT_WDMA_PM_INTR_L2 :: CPU_CLEAR :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_CLEAR_reserved0_MASK          0xfffffffe
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_CLEAR_reserved0_SHIFT         1

/* XPT_WDMA_PM_INTR_L2 :: CPU_CLEAR :: WDMA_INTR [00:00] */
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_CLEAR_WDMA_INTR_MASK          0x00000001
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_CLEAR_WDMA_INTR_SHIFT         0
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_CLEAR_WDMA_INTR_DEFAULT       0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* XPT_WDMA_PM_INTR_L2 :: CPU_MASK_STATUS :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_MASK_STATUS_reserved0_MASK    0xfffffffe
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_MASK_STATUS_reserved0_SHIFT   1

/* XPT_WDMA_PM_INTR_L2 :: CPU_MASK_STATUS :: WDMA_INTR [00:00] */
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_MASK_STATUS_WDMA_INTR_MASK    0x00000001
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_MASK_STATUS_WDMA_INTR_SHIFT   0
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_MASK_STATUS_WDMA_INTR_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* XPT_WDMA_PM_INTR_L2 :: CPU_MASK_SET :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_MASK_SET_reserved0_MASK       0xfffffffe
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_MASK_SET_reserved0_SHIFT      1

/* XPT_WDMA_PM_INTR_L2 :: CPU_MASK_SET :: WDMA_INTR [00:00] */
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_MASK_SET_WDMA_INTR_MASK       0x00000001
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_MASK_SET_WDMA_INTR_SHIFT      0
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_MASK_SET_WDMA_INTR_DEFAULT    0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* XPT_WDMA_PM_INTR_L2 :: CPU_MASK_CLEAR :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_MASK_CLEAR_reserved0_MASK     0xfffffffe
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_MASK_CLEAR_reserved0_SHIFT    1

/* XPT_WDMA_PM_INTR_L2 :: CPU_MASK_CLEAR :: WDMA_INTR [00:00] */
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_MASK_CLEAR_WDMA_INTR_MASK     0x00000001
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_MASK_CLEAR_WDMA_INTR_SHIFT    0
#define BCHP_XPT_WDMA_PM_INTR_L2_CPU_MASK_CLEAR_WDMA_INTR_DEFAULT  0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* XPT_WDMA_PM_INTR_L2 :: PCI_STATUS :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_STATUS_reserved0_MASK         0xfffffffe
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_STATUS_reserved0_SHIFT        1

/* XPT_WDMA_PM_INTR_L2 :: PCI_STATUS :: WDMA_INTR [00:00] */
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_STATUS_WDMA_INTR_MASK         0x00000001
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_STATUS_WDMA_INTR_SHIFT        0
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_STATUS_WDMA_INTR_DEFAULT      0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* XPT_WDMA_PM_INTR_L2 :: PCI_SET :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_SET_reserved0_MASK            0xfffffffe
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_SET_reserved0_SHIFT           1

/* XPT_WDMA_PM_INTR_L2 :: PCI_SET :: WDMA_INTR [00:00] */
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_SET_WDMA_INTR_MASK            0x00000001
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_SET_WDMA_INTR_SHIFT           0
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_SET_WDMA_INTR_DEFAULT         0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* XPT_WDMA_PM_INTR_L2 :: PCI_CLEAR :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_CLEAR_reserved0_MASK          0xfffffffe
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_CLEAR_reserved0_SHIFT         1

/* XPT_WDMA_PM_INTR_L2 :: PCI_CLEAR :: WDMA_INTR [00:00] */
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_CLEAR_WDMA_INTR_MASK          0x00000001
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_CLEAR_WDMA_INTR_SHIFT         0
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_CLEAR_WDMA_INTR_DEFAULT       0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* XPT_WDMA_PM_INTR_L2 :: PCI_MASK_STATUS :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_MASK_STATUS_reserved0_MASK    0xfffffffe
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_MASK_STATUS_reserved0_SHIFT   1

/* XPT_WDMA_PM_INTR_L2 :: PCI_MASK_STATUS :: WDMA_INTR [00:00] */
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_MASK_STATUS_WDMA_INTR_MASK    0x00000001
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_MASK_STATUS_WDMA_INTR_SHIFT   0
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_MASK_STATUS_WDMA_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* XPT_WDMA_PM_INTR_L2 :: PCI_MASK_SET :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_MASK_SET_reserved0_MASK       0xfffffffe
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_MASK_SET_reserved0_SHIFT      1

/* XPT_WDMA_PM_INTR_L2 :: PCI_MASK_SET :: WDMA_INTR [00:00] */
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_MASK_SET_WDMA_INTR_MASK       0x00000001
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_MASK_SET_WDMA_INTR_SHIFT      0
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_MASK_SET_WDMA_INTR_DEFAULT    0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* XPT_WDMA_PM_INTR_L2 :: PCI_MASK_CLEAR :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_MASK_CLEAR_reserved0_MASK     0xfffffffe
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_MASK_CLEAR_reserved0_SHIFT    1

/* XPT_WDMA_PM_INTR_L2 :: PCI_MASK_CLEAR :: WDMA_INTR [00:00] */
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_MASK_CLEAR_WDMA_INTR_MASK     0x00000001
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_MASK_CLEAR_WDMA_INTR_SHIFT    0
#define BCHP_XPT_WDMA_PM_INTR_L2_PCI_MASK_CLEAR_WDMA_INTR_DEFAULT  0x00000001

/***************************************************************************
 *SCPU_STATUS - SCPU interrupt Status Register
 ***************************************************************************/
/* XPT_WDMA_PM_INTR_L2 :: SCPU_STATUS :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_STATUS_reserved0_MASK        0xfffffffe
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_STATUS_reserved0_SHIFT       1

/* XPT_WDMA_PM_INTR_L2 :: SCPU_STATUS :: WDMA_INTR [00:00] */
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_STATUS_WDMA_INTR_MASK        0x00000001
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_STATUS_WDMA_INTR_SHIFT       0
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_STATUS_WDMA_INTR_DEFAULT     0x00000000

/***************************************************************************
 *SCPU_SET - SCPU interrupt Set Register
 ***************************************************************************/
/* XPT_WDMA_PM_INTR_L2 :: SCPU_SET :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_SET_reserved0_MASK           0xfffffffe
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_SET_reserved0_SHIFT          1

/* XPT_WDMA_PM_INTR_L2 :: SCPU_SET :: WDMA_INTR [00:00] */
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_SET_WDMA_INTR_MASK           0x00000001
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_SET_WDMA_INTR_SHIFT          0
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_SET_WDMA_INTR_DEFAULT        0x00000000

/***************************************************************************
 *SCPU_CLEAR - SCPU interrupt Clear Register
 ***************************************************************************/
/* XPT_WDMA_PM_INTR_L2 :: SCPU_CLEAR :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_CLEAR_reserved0_MASK         0xfffffffe
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_CLEAR_reserved0_SHIFT        1

/* XPT_WDMA_PM_INTR_L2 :: SCPU_CLEAR :: WDMA_INTR [00:00] */
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_CLEAR_WDMA_INTR_MASK         0x00000001
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_CLEAR_WDMA_INTR_SHIFT        0
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_CLEAR_WDMA_INTR_DEFAULT      0x00000000

/***************************************************************************
 *SCPU_MASK_STATUS - SCPU interrupt Mask Status Register
 ***************************************************************************/
/* XPT_WDMA_PM_INTR_L2 :: SCPU_MASK_STATUS :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_MASK_STATUS_reserved0_MASK   0xfffffffe
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_MASK_STATUS_reserved0_SHIFT  1

/* XPT_WDMA_PM_INTR_L2 :: SCPU_MASK_STATUS :: WDMA_INTR [00:00] */
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_MASK_STATUS_WDMA_INTR_MASK   0x00000001
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_MASK_STATUS_WDMA_INTR_SHIFT  0
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_MASK_STATUS_WDMA_INTR_DEFAULT 0x00000001

/***************************************************************************
 *SCPU_MASK_SET - SCPU interrupt Mask Set Register
 ***************************************************************************/
/* XPT_WDMA_PM_INTR_L2 :: SCPU_MASK_SET :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_MASK_SET_reserved0_MASK      0xfffffffe
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_MASK_SET_reserved0_SHIFT     1

/* XPT_WDMA_PM_INTR_L2 :: SCPU_MASK_SET :: WDMA_INTR [00:00] */
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_MASK_SET_WDMA_INTR_MASK      0x00000001
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_MASK_SET_WDMA_INTR_SHIFT     0
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_MASK_SET_WDMA_INTR_DEFAULT   0x00000001

/***************************************************************************
 *SCPU_MASK_CLEAR - SCPU interrupt Mask Clear Register
 ***************************************************************************/
/* XPT_WDMA_PM_INTR_L2 :: SCPU_MASK_CLEAR :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_MASK_CLEAR_reserved0_MASK    0xfffffffe
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_MASK_CLEAR_reserved0_SHIFT   1

/* XPT_WDMA_PM_INTR_L2 :: SCPU_MASK_CLEAR :: WDMA_INTR [00:00] */
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_MASK_CLEAR_WDMA_INTR_MASK    0x00000001
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_MASK_CLEAR_WDMA_INTR_SHIFT   0
#define BCHP_XPT_WDMA_PM_INTR_L2_SCPU_MASK_CLEAR_WDMA_INTR_DEFAULT 0x00000001

#endif /* #ifndef BCHP_XPT_WDMA_PM_INTR_L2_H__ */

/* End of File */
