clk 1 std_logic bool
rst 1 std_logic sc_logic
vec_rsc_0_0_s_tdone 1 std_logic sc_logic
vec_rsc_0_0_tr_write_done 1 std_logic sc_logic
vec_rsc_0_0_RREADY 1 std_logic sc_logic
vec_rsc_0_0_RVALID 1 std_logic sc_logic
vec_rsc_0_0_RUSER 1 std_logic sc_logic
vec_rsc_0_0_RLAST 1 std_logic sc_logic
vec_rsc_0_0_RRESP 2 std_logic_vector sc_lv
vec_rsc_0_0_RDATA 64 std_logic_vector sc_lv
vec_rsc_0_0_RID 1 std_logic sc_logic
vec_rsc_0_0_ARREADY 1 std_logic sc_logic
vec_rsc_0_0_ARVALID 1 std_logic sc_logic
vec_rsc_0_0_ARUSER 1 std_logic sc_logic
vec_rsc_0_0_ARREGION 4 std_logic_vector sc_lv
vec_rsc_0_0_ARQOS 4 std_logic_vector sc_lv
vec_rsc_0_0_ARPROT 3 std_logic_vector sc_lv
vec_rsc_0_0_ARCACHE 4 std_logic_vector sc_lv
vec_rsc_0_0_ARLOCK 1 std_logic sc_logic
vec_rsc_0_0_ARBURST 2 std_logic_vector sc_lv
vec_rsc_0_0_ARSIZE 3 std_logic_vector sc_lv
vec_rsc_0_0_ARLEN 8 std_logic_vector sc_lv
vec_rsc_0_0_ARADDR 12 std_logic_vector sc_lv
vec_rsc_0_0_ARID 1 std_logic sc_logic
vec_rsc_0_0_BREADY 1 std_logic sc_logic
vec_rsc_0_0_BVALID 1 std_logic sc_logic
vec_rsc_0_0_BUSER 1 std_logic sc_logic
vec_rsc_0_0_BRESP 2 std_logic_vector sc_lv
vec_rsc_0_0_BID 1 std_logic sc_logic
vec_rsc_0_0_WREADY 1 std_logic sc_logic
vec_rsc_0_0_WVALID 1 std_logic sc_logic
vec_rsc_0_0_WUSER 1 std_logic sc_logic
vec_rsc_0_0_WLAST 1 std_logic sc_logic
vec_rsc_0_0_WSTRB 8 std_logic_vector sc_lv
vec_rsc_0_0_WDATA 64 std_logic_vector sc_lv
vec_rsc_0_0_AWREADY 1 std_logic sc_logic
vec_rsc_0_0_AWVALID 1 std_logic sc_logic
vec_rsc_0_0_AWUSER 1 std_logic sc_logic
vec_rsc_0_0_AWREGION 4 std_logic_vector sc_lv
vec_rsc_0_0_AWQOS 4 std_logic_vector sc_lv
vec_rsc_0_0_AWPROT 3 std_logic_vector sc_lv
vec_rsc_0_0_AWCACHE 4 std_logic_vector sc_lv
vec_rsc_0_0_AWLOCK 1 std_logic sc_logic
vec_rsc_0_0_AWBURST 2 std_logic_vector sc_lv
vec_rsc_0_0_AWSIZE 3 std_logic_vector sc_lv
vec_rsc_0_0_AWLEN 8 std_logic_vector sc_lv
vec_rsc_0_0_AWADDR 12 std_logic_vector sc_lv
vec_rsc_0_0_AWID 1 std_logic sc_logic
vec_rsc_triosy_0_0_lz 1 std_logic sc_logic
vec_rsc_0_1_s_tdone 1 std_logic sc_logic
vec_rsc_0_1_tr_write_done 1 std_logic sc_logic
vec_rsc_0_1_RREADY 1 std_logic sc_logic
vec_rsc_0_1_RVALID 1 std_logic sc_logic
vec_rsc_0_1_RUSER 1 std_logic sc_logic
vec_rsc_0_1_RLAST 1 std_logic sc_logic
vec_rsc_0_1_RRESP 2 std_logic_vector sc_lv
vec_rsc_0_1_RDATA 64 std_logic_vector sc_lv
vec_rsc_0_1_RID 1 std_logic sc_logic
vec_rsc_0_1_ARREADY 1 std_logic sc_logic
vec_rsc_0_1_ARVALID 1 std_logic sc_logic
vec_rsc_0_1_ARUSER 1 std_logic sc_logic
vec_rsc_0_1_ARREGION 4 std_logic_vector sc_lv
vec_rsc_0_1_ARQOS 4 std_logic_vector sc_lv
vec_rsc_0_1_ARPROT 3 std_logic_vector sc_lv
vec_rsc_0_1_ARCACHE 4 std_logic_vector sc_lv
vec_rsc_0_1_ARLOCK 1 std_logic sc_logic
vec_rsc_0_1_ARBURST 2 std_logic_vector sc_lv
vec_rsc_0_1_ARSIZE 3 std_logic_vector sc_lv
vec_rsc_0_1_ARLEN 8 std_logic_vector sc_lv
vec_rsc_0_1_ARADDR 12 std_logic_vector sc_lv
vec_rsc_0_1_ARID 1 std_logic sc_logic
vec_rsc_0_1_BREADY 1 std_logic sc_logic
vec_rsc_0_1_BVALID 1 std_logic sc_logic
vec_rsc_0_1_BUSER 1 std_logic sc_logic
vec_rsc_0_1_BRESP 2 std_logic_vector sc_lv
vec_rsc_0_1_BID 1 std_logic sc_logic
vec_rsc_0_1_WREADY 1 std_logic sc_logic
vec_rsc_0_1_WVALID 1 std_logic sc_logic
vec_rsc_0_1_WUSER 1 std_logic sc_logic
vec_rsc_0_1_WLAST 1 std_logic sc_logic
vec_rsc_0_1_WSTRB 8 std_logic_vector sc_lv
vec_rsc_0_1_WDATA 64 std_logic_vector sc_lv
vec_rsc_0_1_AWREADY 1 std_logic sc_logic
vec_rsc_0_1_AWVALID 1 std_logic sc_logic
vec_rsc_0_1_AWUSER 1 std_logic sc_logic
vec_rsc_0_1_AWREGION 4 std_logic_vector sc_lv
vec_rsc_0_1_AWQOS 4 std_logic_vector sc_lv
vec_rsc_0_1_AWPROT 3 std_logic_vector sc_lv
vec_rsc_0_1_AWCACHE 4 std_logic_vector sc_lv
vec_rsc_0_1_AWLOCK 1 std_logic sc_logic
vec_rsc_0_1_AWBURST 2 std_logic_vector sc_lv
vec_rsc_0_1_AWSIZE 3 std_logic_vector sc_lv
vec_rsc_0_1_AWLEN 8 std_logic_vector sc_lv
vec_rsc_0_1_AWADDR 12 std_logic_vector sc_lv
vec_rsc_0_1_AWID 1 std_logic sc_logic
vec_rsc_triosy_0_1_lz 1 std_logic sc_logic
p_rsc_dat 64 std_logic_vector sc_lv
p_rsc_triosy_lz 1 std_logic sc_logic
r_rsc_dat 64 std_logic_vector sc_lv
r_rsc_triosy_lz 1 std_logic sc_logic
twiddle_rsc_0_0_s_tdone 1 std_logic sc_logic
twiddle_rsc_0_0_tr_write_done 1 std_logic sc_logic
twiddle_rsc_0_0_RREADY 1 std_logic sc_logic
twiddle_rsc_0_0_RVALID 1 std_logic sc_logic
twiddle_rsc_0_0_RUSER 1 std_logic sc_logic
twiddle_rsc_0_0_RLAST 1 std_logic sc_logic
twiddle_rsc_0_0_RRESP 2 std_logic_vector sc_lv
twiddle_rsc_0_0_RDATA 64 std_logic_vector sc_lv
twiddle_rsc_0_0_RID 1 std_logic sc_logic
twiddle_rsc_0_0_ARREADY 1 std_logic sc_logic
twiddle_rsc_0_0_ARVALID 1 std_logic sc_logic
twiddle_rsc_0_0_ARUSER 1 std_logic sc_logic
twiddle_rsc_0_0_ARREGION 4 std_logic_vector sc_lv
twiddle_rsc_0_0_ARQOS 4 std_logic_vector sc_lv
twiddle_rsc_0_0_ARPROT 3 std_logic_vector sc_lv
twiddle_rsc_0_0_ARCACHE 4 std_logic_vector sc_lv
twiddle_rsc_0_0_ARLOCK 1 std_logic sc_logic
twiddle_rsc_0_0_ARBURST 2 std_logic_vector sc_lv
twiddle_rsc_0_0_ARSIZE 3 std_logic_vector sc_lv
twiddle_rsc_0_0_ARLEN 8 std_logic_vector sc_lv
twiddle_rsc_0_0_ARADDR 12 std_logic_vector sc_lv
twiddle_rsc_0_0_ARID 1 std_logic sc_logic
twiddle_rsc_0_0_BREADY 1 std_logic sc_logic
twiddle_rsc_0_0_BVALID 1 std_logic sc_logic
twiddle_rsc_0_0_BUSER 1 std_logic sc_logic
twiddle_rsc_0_0_BRESP 2 std_logic_vector sc_lv
twiddle_rsc_0_0_BID 1 std_logic sc_logic
twiddle_rsc_0_0_WREADY 1 std_logic sc_logic
twiddle_rsc_0_0_WVALID 1 std_logic sc_logic
twiddle_rsc_0_0_WUSER 1 std_logic sc_logic
twiddle_rsc_0_0_WLAST 1 std_logic sc_logic
twiddle_rsc_0_0_WSTRB 8 std_logic_vector sc_lv
twiddle_rsc_0_0_WDATA 64 std_logic_vector sc_lv
twiddle_rsc_0_0_AWREADY 1 std_logic sc_logic
twiddle_rsc_0_0_AWVALID 1 std_logic sc_logic
twiddle_rsc_0_0_AWUSER 1 std_logic sc_logic
twiddle_rsc_0_0_AWREGION 4 std_logic_vector sc_lv
twiddle_rsc_0_0_AWQOS 4 std_logic_vector sc_lv
twiddle_rsc_0_0_AWPROT 3 std_logic_vector sc_lv
twiddle_rsc_0_0_AWCACHE 4 std_logic_vector sc_lv
twiddle_rsc_0_0_AWLOCK 1 std_logic sc_logic
twiddle_rsc_0_0_AWBURST 2 std_logic_vector sc_lv
twiddle_rsc_0_0_AWSIZE 3 std_logic_vector sc_lv
twiddle_rsc_0_0_AWLEN 8 std_logic_vector sc_lv
twiddle_rsc_0_0_AWADDR 12 std_logic_vector sc_lv
twiddle_rsc_0_0_AWID 1 std_logic sc_logic
twiddle_rsc_triosy_0_0_lz 1 std_logic sc_logic
twiddle_rsc_0_1_s_tdone 1 std_logic sc_logic
twiddle_rsc_0_1_tr_write_done 1 std_logic sc_logic
twiddle_rsc_0_1_RREADY 1 std_logic sc_logic
twiddle_rsc_0_1_RVALID 1 std_logic sc_logic
twiddle_rsc_0_1_RUSER 1 std_logic sc_logic
twiddle_rsc_0_1_RLAST 1 std_logic sc_logic
twiddle_rsc_0_1_RRESP 2 std_logic_vector sc_lv
twiddle_rsc_0_1_RDATA 64 std_logic_vector sc_lv
twiddle_rsc_0_1_RID 1 std_logic sc_logic
twiddle_rsc_0_1_ARREADY 1 std_logic sc_logic
twiddle_rsc_0_1_ARVALID 1 std_logic sc_logic
twiddle_rsc_0_1_ARUSER 1 std_logic sc_logic
twiddle_rsc_0_1_ARREGION 4 std_logic_vector sc_lv
twiddle_rsc_0_1_ARQOS 4 std_logic_vector sc_lv
twiddle_rsc_0_1_ARPROT 3 std_logic_vector sc_lv
twiddle_rsc_0_1_ARCACHE 4 std_logic_vector sc_lv
twiddle_rsc_0_1_ARLOCK 1 std_logic sc_logic
twiddle_rsc_0_1_ARBURST 2 std_logic_vector sc_lv
twiddle_rsc_0_1_ARSIZE 3 std_logic_vector sc_lv
twiddle_rsc_0_1_ARLEN 8 std_logic_vector sc_lv
twiddle_rsc_0_1_ARADDR 12 std_logic_vector sc_lv
twiddle_rsc_0_1_ARID 1 std_logic sc_logic
twiddle_rsc_0_1_BREADY 1 std_logic sc_logic
twiddle_rsc_0_1_BVALID 1 std_logic sc_logic
twiddle_rsc_0_1_BUSER 1 std_logic sc_logic
twiddle_rsc_0_1_BRESP 2 std_logic_vector sc_lv
twiddle_rsc_0_1_BID 1 std_logic sc_logic
twiddle_rsc_0_1_WREADY 1 std_logic sc_logic
twiddle_rsc_0_1_WVALID 1 std_logic sc_logic
twiddle_rsc_0_1_WUSER 1 std_logic sc_logic
twiddle_rsc_0_1_WLAST 1 std_logic sc_logic
twiddle_rsc_0_1_WSTRB 8 std_logic_vector sc_lv
twiddle_rsc_0_1_WDATA 64 std_logic_vector sc_lv
twiddle_rsc_0_1_AWREADY 1 std_logic sc_logic
twiddle_rsc_0_1_AWVALID 1 std_logic sc_logic
twiddle_rsc_0_1_AWUSER 1 std_logic sc_logic
twiddle_rsc_0_1_AWREGION 4 std_logic_vector sc_lv
twiddle_rsc_0_1_AWQOS 4 std_logic_vector sc_lv
twiddle_rsc_0_1_AWPROT 3 std_logic_vector sc_lv
twiddle_rsc_0_1_AWCACHE 4 std_logic_vector sc_lv
twiddle_rsc_0_1_AWLOCK 1 std_logic sc_logic
twiddle_rsc_0_1_AWBURST 2 std_logic_vector sc_lv
twiddle_rsc_0_1_AWSIZE 3 std_logic_vector sc_lv
twiddle_rsc_0_1_AWLEN 8 std_logic_vector sc_lv
twiddle_rsc_0_1_AWADDR 12 std_logic_vector sc_lv
twiddle_rsc_0_1_AWID 1 std_logic sc_logic
twiddle_rsc_triosy_0_1_lz 1 std_logic sc_logic
