
/******************************************************************
 *        CADENCE                    Copyright (c) 2001-2022      *
 *                                   Cadence Design Systems, Inc. *
 *                                   All rights reserved.         *
 *                                                                *
 *  This work may not be copied, modified, re-published,          *
 *  uploaded, executed, or distributed in any way, in any medium, *
 *  whether in whole or in part, without prior written permission *
 *  from Cadence Design Systems, Inc.                             *
 ******************************************************************
 ******************************************************************
 *                                                                 
 *   Module:         define.h
 *   Date:           Tue Aug  9 19:05:02 PDT 2022
 *   Documentation:  Configuration header
 *   Info:           
 ******************************************************************
 ******************************************************************/

/*****************************************************************
 * WARNING:  This file was automatically generated.  Manual
 * editing may result in undetermined behavior, and may be in
 * violation of the Denali Support Agreement.
 *****************************************************************/
// REL: seehi.chengdu.sh100-LPDDR4__20220809 Commit ID: 2ddadd2cea5793adea25ae6124a590291c6640e5

// timescale 10ps/1ps

#define COMMAND_BUS_WIDTH              8                    // 
#define PI_16BIT_DRAM_CONNECT_ADDR     26 + PI_BASE_ADDR   // 
#define PI_16BIT_DRAM_CONNECT_OFFSET   24                   // 
#define PI_16BIT_DRAM_CONNECT_WIDTH    1                    // 
#define PI_ACT_ROW_WIDTH               17                   // 
#define PI_ADDITIVE_LAT_WIDTH          1                    // 
#define PI_ADDR_ARRAY_0_WIDTH          30                   // 
#define PI_ADDR_ARRAY_1_WIDTH          30                   // 
#define PI_ADDR_ARRAY_2_WIDTH          30                   // 
#define PI_ADDR_ARRAY_3_WIDTH          30                   // 
#define PI_ADDR_ARRAY_4_WIDTH          30                   // 
#define PI_ADDR_ARRAY_5_WIDTH          30                   // 
#define PI_ADDR_ARRAY_6_WIDTH          30                   // 
#define PI_ADDR_ARRAY_7_WIDTH          30                   // 
#define PI_ADDR_ARRAY_8_WIDTH          30                   // 
#define PI_ADDR_ARRAY_9_WIDTH          30                   // 
#define PI_ADDR_ARRAY_10_WIDTH         30                   // 
#define PI_ADDR_ARRAY_11_WIDTH         30                   // 
#define PI_ADDR_ARRAY_12_WIDTH         30                   // 
#define PI_ADDR_ARRAY_13_WIDTH         30                   // 
#define PI_ADDR_ARRAY_14_WIDTH         30                   // 
#define PI_ADDR_ARRAY_15_WIDTH         30                   // 
#define PI_ADDR_ARRAY_BANK_0_ADDR      1096 + PI_BASE_ADDR // 
#define PI_ADDR_ARRAY_BANK_0_OFFSET    24                   // 
#define PI_ADDR_ARRAY_BANK_0_WIDTH     3                    // 
#define PI_ADDR_ARRAY_BANK_1_ADDR      1098 + PI_BASE_ADDR // 
#define PI_ADDR_ARRAY_BANK_1_OFFSET    16                   // 
#define PI_ADDR_ARRAY_BANK_1_WIDTH     3                    // 
#define PI_ADDR_ARRAY_BANK_2_ADDR      1100 + PI_BASE_ADDR // 
#define PI_ADDR_ARRAY_BANK_2_OFFSET    16                   // 
#define PI_ADDR_ARRAY_BANK_2_WIDTH     3                    // 
#define PI_ADDR_ARRAY_BANK_3_ADDR      1102 + PI_BASE_ADDR // 
#define PI_ADDR_ARRAY_BANK_3_OFFSET    16                   // 
#define PI_ADDR_ARRAY_BANK_3_WIDTH     3                    // 
#define PI_ADDR_ARRAY_BANK_4_ADDR      1104 + PI_BASE_ADDR // 
#define PI_ADDR_ARRAY_BANK_4_OFFSET    16                   // 
#define PI_ADDR_ARRAY_BANK_4_WIDTH     3                    // 
#define PI_ADDR_ARRAY_BANK_5_ADDR      1106 + PI_BASE_ADDR // 
#define PI_ADDR_ARRAY_BANK_5_OFFSET    16                   // 
#define PI_ADDR_ARRAY_BANK_5_WIDTH     3                    // 
#define PI_ADDR_ARRAY_BANK_6_ADDR      1108 + PI_BASE_ADDR // 
#define PI_ADDR_ARRAY_BANK_6_OFFSET    16                   // 
#define PI_ADDR_ARRAY_BANK_6_WIDTH     3                    // 
#define PI_ADDR_ARRAY_BANK_7_ADDR      1110 + PI_BASE_ADDR // 
#define PI_ADDR_ARRAY_BANK_7_OFFSET    16                   // 
#define PI_ADDR_ARRAY_BANK_7_WIDTH     3                    // 
#define PI_ADDR_ARRAY_BANK_8_ADDR      1112 + PI_BASE_ADDR // 
#define PI_ADDR_ARRAY_BANK_8_OFFSET    16                   // 
#define PI_ADDR_ARRAY_BANK_8_WIDTH     3                    // 
#define PI_ADDR_ARRAY_BANK_9_ADDR      1114 + PI_BASE_ADDR // 
#define PI_ADDR_ARRAY_BANK_9_OFFSET    16                   // 
#define PI_ADDR_ARRAY_BANK_9_WIDTH     3                    // 
#define PI_ADDR_ARRAY_BANK_10_ADDR     1116 + PI_BASE_ADDR // 
#define PI_ADDR_ARRAY_BANK_10_OFFSET   16                   // 
#define PI_ADDR_ARRAY_BANK_10_WIDTH    3                    // 
#define PI_ADDR_ARRAY_BANK_11_ADDR     1118 + PI_BASE_ADDR // 
#define PI_ADDR_ARRAY_BANK_11_OFFSET   16                   // 
#define PI_ADDR_ARRAY_BANK_11_WIDTH    3                    // 
#define PI_ADDR_ARRAY_BANK_12_ADDR     1120 + PI_BASE_ADDR // 
#define PI_ADDR_ARRAY_BANK_12_OFFSET   16                   // 
#define PI_ADDR_ARRAY_BANK_12_WIDTH    3                    // 
#define PI_ADDR_ARRAY_BANK_13_ADDR     1122 + PI_BASE_ADDR // 
#define PI_ADDR_ARRAY_BANK_13_OFFSET   16                   // 
#define PI_ADDR_ARRAY_BANK_13_WIDTH    3                    // 
#define PI_ADDR_ARRAY_BANK_14_ADDR     1124 + PI_BASE_ADDR // 
#define PI_ADDR_ARRAY_BANK_14_OFFSET   16                   // 
#define PI_ADDR_ARRAY_BANK_14_WIDTH    3                    // 
#define PI_ADDR_ARRAY_BANK_15_ADDR     1126 + PI_BASE_ADDR // 
#define PI_ADDR_ARRAY_BANK_15_OFFSET   16                   // 
#define PI_ADDR_ARRAY_BANK_15_WIDTH    3                    // 
#define PI_ADDR_ARRAY_COL_0_ADDR       1098 + PI_BASE_ADDR // 
#define PI_ADDR_ARRAY_COL_0_OFFSET     0                    // 
#define PI_ADDR_ARRAY_COL_0_WIDTH      10                   // 
#define PI_ADDR_ARRAY_COL_1_ADDR       1100 + PI_BASE_ADDR // 
#define PI_ADDR_ARRAY_COL_1_OFFSET     0                    // 
#define PI_ADDR_ARRAY_COL_1_WIDTH      10                   // 
#define PI_ADDR_ARRAY_COL_2_ADDR       1102 + PI_BASE_ADDR // 
#define PI_ADDR_ARRAY_COL_2_OFFSET     0                    // 
#define PI_ADDR_ARRAY_COL_2_WIDTH      10                   // 
#define PI_ADDR_ARRAY_COL_3_ADDR       1104 + PI_BASE_ADDR // 
#define PI_ADDR_ARRAY_COL_3_OFFSET     0                    // 
#define PI_ADDR_ARRAY_COL_3_WIDTH      10                   // 
#define PI_ADDR_ARRAY_COL_4_ADDR       1106 + PI_BASE_ADDR // 
#define PI_ADDR_ARRAY_COL_4_OFFSET     0                    // 
#define PI_ADDR_ARRAY_COL_4_WIDTH      10                   // 
#define PI_ADDR_ARRAY_COL_5_ADDR       1108 + PI_BASE_ADDR // 
#define PI_ADDR_ARRAY_COL_5_OFFSET     0                    // 
#define PI_ADDR_ARRAY_COL_5_WIDTH      10                   // 
#define PI_ADDR_ARRAY_COL_6_ADDR       1110 + PI_BASE_ADDR // 
#define PI_ADDR_ARRAY_COL_6_OFFSET     0                    // 
#define PI_ADDR_ARRAY_COL_6_WIDTH      10                   // 
#define PI_ADDR_ARRAY_COL_7_ADDR       1112 + PI_BASE_ADDR // 
#define PI_ADDR_ARRAY_COL_7_OFFSET     0                    // 
#define PI_ADDR_ARRAY_COL_7_WIDTH      10                   // 
#define PI_ADDR_ARRAY_COL_8_ADDR       1114 + PI_BASE_ADDR // 
#define PI_ADDR_ARRAY_COL_8_OFFSET     0                    // 
#define PI_ADDR_ARRAY_COL_8_WIDTH      10                   // 
#define PI_ADDR_ARRAY_COL_9_ADDR       1116 + PI_BASE_ADDR // 
#define PI_ADDR_ARRAY_COL_9_OFFSET     0                    // 
#define PI_ADDR_ARRAY_COL_9_WIDTH      10                   // 
#define PI_ADDR_ARRAY_COL_10_ADDR      1118 + PI_BASE_ADDR // 
#define PI_ADDR_ARRAY_COL_10_OFFSET    0                    // 
#define PI_ADDR_ARRAY_COL_10_WIDTH     10                   // 
#define PI_ADDR_ARRAY_COL_11_ADDR      1120 + PI_BASE_ADDR // 
#define PI_ADDR_ARRAY_COL_11_OFFSET    0                    // 
#define PI_ADDR_ARRAY_COL_11_WIDTH     10                   // 
#define PI_ADDR_ARRAY_COL_12_ADDR      1122 + PI_BASE_ADDR // 
#define PI_ADDR_ARRAY_COL_12_OFFSET    0                    // 
#define PI_ADDR_ARRAY_COL_12_WIDTH     10                   // 
#define PI_ADDR_ARRAY_COL_13_ADDR      1124 + PI_BASE_ADDR // 
#define PI_ADDR_ARRAY_COL_13_OFFSET    0                    // 
#define PI_ADDR_ARRAY_COL_13_WIDTH     10                   // 
#define PI_ADDR_ARRAY_COL_14_ADDR      1126 + PI_BASE_ADDR // 
#define PI_ADDR_ARRAY_COL_14_OFFSET    0                    // 
#define PI_ADDR_ARRAY_COL_14_WIDTH     10                   // 
#define PI_ADDR_ARRAY_COL_15_ADDR      1128 + PI_BASE_ADDR // 
#define PI_ADDR_ARRAY_COL_15_OFFSET    0                    // 
#define PI_ADDR_ARRAY_COL_15_WIDTH     10                   // 
#define PI_ADDR_ARRAY_NUM_WIDTH        4                    // 
#define PI_ADDR_ARRAY_PARAM_0_ADDR     1128 + PI_BASE_ADDR // 
#define PI_ADDR_ARRAY_PARAM_0_OFFSET   16                   // 
#define PI_ADDR_ARRAY_PARAM_0_WIDTH    16                   // 
#define PI_ADDR_ARRAY_PARAM_1_ADDR     1129 + PI_BASE_ADDR // 
#define PI_ADDR_ARRAY_PARAM_1_OFFSET   0                    // 
#define PI_ADDR_ARRAY_PARAM_1_WIDTH    16                   // 
#define PI_ADDR_ARRAY_PARAM_2_ADDR     1129 + PI_BASE_ADDR // 
#define PI_ADDR_ARRAY_PARAM_2_OFFSET   16                   // 
#define PI_ADDR_ARRAY_PARAM_2_WIDTH    16                   // 
#define PI_ADDR_ARRAY_PARAM_3_ADDR     1130 + PI_BASE_ADDR // 
#define PI_ADDR_ARRAY_PARAM_3_OFFSET   0                    // 
#define PI_ADDR_ARRAY_PARAM_3_WIDTH    16                   // 
#define PI_ADDR_ARRAY_PARAM_NUM_WIDTH  4                    // 
#define PI_ADDR_ARRAY_PARAM_WIDTH      16                   // 
#define PI_ADDR_ARRAY_ROW_0_ADDR       1097 + PI_BASE_ADDR // 
#define PI_ADDR_ARRAY_ROW_0_OFFSET     0                    // 
#define PI_ADDR_ARRAY_ROW_0_WIDTH      17                   // 
#define PI_ADDR_ARRAY_ROW_1_ADDR       1099 + PI_BASE_ADDR // 
#define PI_ADDR_ARRAY_ROW_1_OFFSET     0                    // 
#define PI_ADDR_ARRAY_ROW_1_WIDTH      17                   // 
#define PI_ADDR_ARRAY_ROW_2_ADDR       1101 + PI_BASE_ADDR // 
#define PI_ADDR_ARRAY_ROW_2_OFFSET     0                    // 
#define PI_ADDR_ARRAY_ROW_2_WIDTH      17                   // 
#define PI_ADDR_ARRAY_ROW_3_ADDR       1103 + PI_BASE_ADDR // 
#define PI_ADDR_ARRAY_ROW_3_OFFSET     0                    // 
#define PI_ADDR_ARRAY_ROW_3_WIDTH      17                   // 
#define PI_ADDR_ARRAY_ROW_4_ADDR       1105 + PI_BASE_ADDR // 
#define PI_ADDR_ARRAY_ROW_4_OFFSET     0                    // 
#define PI_ADDR_ARRAY_ROW_4_WIDTH      17                   // 
#define PI_ADDR_ARRAY_ROW_5_ADDR       1107 + PI_BASE_ADDR // 
#define PI_ADDR_ARRAY_ROW_5_OFFSET     0                    // 
#define PI_ADDR_ARRAY_ROW_5_WIDTH      17                   // 
#define PI_ADDR_ARRAY_ROW_6_ADDR       1109 + PI_BASE_ADDR // 
#define PI_ADDR_ARRAY_ROW_6_OFFSET     0                    // 
#define PI_ADDR_ARRAY_ROW_6_WIDTH      17                   // 
#define PI_ADDR_ARRAY_ROW_7_ADDR       1111 + PI_BASE_ADDR // 
#define PI_ADDR_ARRAY_ROW_7_OFFSET     0                    // 
#define PI_ADDR_ARRAY_ROW_7_WIDTH      17                   // 
#define PI_ADDR_ARRAY_ROW_8_ADDR       1113 + PI_BASE_ADDR // 
#define PI_ADDR_ARRAY_ROW_8_OFFSET     0                    // 
#define PI_ADDR_ARRAY_ROW_8_WIDTH      17                   // 
#define PI_ADDR_ARRAY_ROW_9_ADDR       1115 + PI_BASE_ADDR // 
#define PI_ADDR_ARRAY_ROW_9_OFFSET     0                    // 
#define PI_ADDR_ARRAY_ROW_9_WIDTH      17                   // 
#define PI_ADDR_ARRAY_ROW_10_ADDR      1117 + PI_BASE_ADDR // 
#define PI_ADDR_ARRAY_ROW_10_OFFSET    0                    // 
#define PI_ADDR_ARRAY_ROW_10_WIDTH     17                   // 
#define PI_ADDR_ARRAY_ROW_11_ADDR      1119 + PI_BASE_ADDR // 
#define PI_ADDR_ARRAY_ROW_11_OFFSET    0                    // 
#define PI_ADDR_ARRAY_ROW_11_WIDTH     17                   // 
#define PI_ADDR_ARRAY_ROW_12_ADDR      1121 + PI_BASE_ADDR // 
#define PI_ADDR_ARRAY_ROW_12_OFFSET    0                    // 
#define PI_ADDR_ARRAY_ROW_12_WIDTH     17                   // 
#define PI_ADDR_ARRAY_ROW_13_ADDR      1123 + PI_BASE_ADDR // 
#define PI_ADDR_ARRAY_ROW_13_OFFSET    0                    // 
#define PI_ADDR_ARRAY_ROW_13_WIDTH     17                   // 
#define PI_ADDR_ARRAY_ROW_14_ADDR      1125 + PI_BASE_ADDR // 
#define PI_ADDR_ARRAY_ROW_14_OFFSET    0                    // 
#define PI_ADDR_ARRAY_ROW_14_WIDTH     17                   // 
#define PI_ADDR_ARRAY_ROW_15_ADDR      1127 + PI_BASE_ADDR // 
#define PI_ADDR_ARRAY_ROW_15_OFFSET    0                    // 
#define PI_ADDR_ARRAY_ROW_15_WIDTH     17                   // 
#define PI_ADDR_ARRAY_VALUE_WIDTH      30                   // 
#define PI_ADDR_MUX_0_ADDR             210 + PI_BASE_ADDR  // 
#define PI_ADDR_MUX_0_OFFSET           0                    // 
#define PI_ADDR_MUX_0_WIDTH            4                    // 
#define PI_ADDR_MUX_1_ADDR             210 + PI_BASE_ADDR  // 
#define PI_ADDR_MUX_1_OFFSET           8                    // 
#define PI_ADDR_MUX_1_WIDTH            4                    // 
#define PI_ADDR_MUX_2_ADDR             210 + PI_BASE_ADDR  // 
#define PI_ADDR_MUX_2_OFFSET           16                   // 
#define PI_ADDR_MUX_2_WIDTH            4                    // 
#define PI_ADDR_MUX_3_ADDR             210 + PI_BASE_ADDR  // 
#define PI_ADDR_MUX_3_OFFSET           24                   // 
#define PI_ADDR_MUX_3_WIDTH            4                    // 
#define PI_ADDR_MUX_4_ADDR             211 + PI_BASE_ADDR  // 
#define PI_ADDR_MUX_4_OFFSET           0                    // 
#define PI_ADDR_MUX_4_WIDTH            4                    // 
#define PI_ADDR_MUX_5_ADDR             211 + PI_BASE_ADDR  // 
#define PI_ADDR_MUX_5_OFFSET           8                    // 
#define PI_ADDR_MUX_5_WIDTH            4                    // 
#define PI_ADDR_MUX_6_ADDR             211 + PI_BASE_ADDR  // 
#define PI_ADDR_MUX_6_OFFSET           16                   // 
#define PI_ADDR_MUX_6_WIDTH            4                    // 
#define PI_ADDR_MUX_7_ADDR             211 + PI_BASE_ADDR  // 
#define PI_ADDR_MUX_7_OFFSET           24                   // 
#define PI_ADDR_MUX_7_WIDTH            4                    // 
#define PI_ADDR_MUX_8_ADDR             212 + PI_BASE_ADDR  // 
#define PI_ADDR_MUX_8_OFFSET           0                    // 
#define PI_ADDR_MUX_8_WIDTH            4                    // 
#define PI_ADDR_MUX_9_ADDR             212 + PI_BASE_ADDR  // 
#define PI_ADDR_MUX_9_OFFSET           8                    // 
#define PI_ADDR_MUX_9_WIDTH            4                    // 
#define PI_ADDR_MUX_10_ADDR            212 + PI_BASE_ADDR  // 
#define PI_ADDR_MUX_10_OFFSET          16                   // 
#define PI_ADDR_MUX_10_WIDTH           4                    // 
#define PI_ADDR_MUX_11_ADDR            212 + PI_BASE_ADDR  // 
#define PI_ADDR_MUX_11_OFFSET          24                   // 
#define PI_ADDR_MUX_11_WIDTH           4                    // 
#define PI_ADDR_MUX_WIDTH              4                    // 
#define PI_ADDR_SPACE_ADDR             216 + PI_BASE_ADDR  // 
#define PI_ADDR_SPACE_OFFSET           0                    // 
#define PI_ADDR_SPACE_WIDTH            8                    // 
#define PI_ADDRESS_WIDTH               24                   // 
#define PI_APREBIT_CS_WIDTH            5                    // 
#define PI_AREF_CMD_COUNT_ADDR         291 + PI_BASE_ADDR  // 
#define PI_AREF_CMD_COUNT_OFFSET       0                    // 
#define PI_AREF_CMD_COUNT_WIDTH        3                    // 
#define PI_AREF_DISABLE_ADDR           15 + PI_BASE_ADDR   // 
#define PI_AREF_DISABLE_OFFSET         24                   // 
#define PI_AREF_DISABLE_WIDTH          1                    // 
#define PI_AREF_ENABLE_INIT_ADDR       277 + PI_BASE_ADDR  // 
#define PI_AREF_ENABLE_INIT_OFFSET     24                   // 
#define PI_AREF_ENABLE_INIT_WIDTH      1                    // 
#define PI_AREF_TICK0_ADDR             290 + PI_BASE_ADDR  // 
#define PI_AREF_TICK0_OFFSET           0                    // 
#define PI_AREF_TICK0_VALID_ADDR       290 + PI_BASE_ADDR  // 
#define PI_AREF_TICK0_VALID_OFFSET     8                    // 
#define PI_AREF_TICK0_VALID_WIDTH      8                    // 
#define PI_AREF_TICK0_WIDTH            8                    // 
#define PI_AREF_TICK1_ADDR             290 + PI_BASE_ADDR  // 
#define PI_AREF_TICK1_OFFSET           16                   // 
#define PI_AREF_TICK1_VALID_ADDR       290 + PI_BASE_ADDR  // 
#define PI_AREF_TICK1_VALID_OFFSET     24                   // 
#define PI_AREF_TICK1_VALID_WIDTH      8                    // 
#define PI_AREF_TICK1_WIDTH            8                    // 
#define PI_BANK_DIFF_ADDR              121 + PI_BASE_ADDR  // 
#define PI_BANK_DIFF_OFFSET            16                   // 
#define PI_BANK_DIFF_WIDTH             2                    // 
#define PI_BANK_WIDTH                  3                    // 
#define PI_BASE_ADDR                   2048                 // 
#define PI_BIST_ADDR_CHECK_ADDR        216 + PI_BASE_ADDR  // 
#define PI_BIST_ADDR_CHECK_OFFSET      16                   // 
#define PI_BIST_ADDR_CHECK_WIDTH       1                    // 
#define PI_BIST_ADDR_MASK_0_ADDR       223 + PI_BASE_ADDR  // 
#define PI_BIST_ADDR_MASK_0_OFFSET     0                    // 
#define PI_BIST_ADDR_MASK_0_WIDTH      34                   // 
#define PI_BIST_ADDR_MASK_1_ADDR       225 + PI_BASE_ADDR  // 
#define PI_BIST_ADDR_MASK_1_OFFSET     0                    // 
#define PI_BIST_ADDR_MASK_1_WIDTH      34                   // 
#define PI_BIST_ADDR_MASK_2_ADDR       227 + PI_BASE_ADDR  // 
#define PI_BIST_ADDR_MASK_2_OFFSET     0                    // 
#define PI_BIST_ADDR_MASK_2_WIDTH      34                   // 
#define PI_BIST_ADDR_MASK_3_ADDR       229 + PI_BASE_ADDR  // 
#define PI_BIST_ADDR_MASK_3_OFFSET     0                    // 
#define PI_BIST_ADDR_MASK_3_WIDTH      34                   // 
#define PI_BIST_ADDR_MASK_4_ADDR       231 + PI_BASE_ADDR  // 
#define PI_BIST_ADDR_MASK_4_OFFSET     0                    // 
#define PI_BIST_ADDR_MASK_4_WIDTH      34                   // 
#define PI_BIST_ADDR_MASK_5_ADDR       233 + PI_BASE_ADDR  // 
#define PI_BIST_ADDR_MASK_5_OFFSET     0                    // 
#define PI_BIST_ADDR_MASK_5_WIDTH      34                   // 
#define PI_BIST_ADDR_MASK_6_ADDR       235 + PI_BASE_ADDR  // 
#define PI_BIST_ADDR_MASK_6_OFFSET     0                    // 
#define PI_BIST_ADDR_MASK_6_WIDTH      34                   // 
#define PI_BIST_ADDR_MASK_7_ADDR       237 + PI_BASE_ADDR  // 
#define PI_BIST_ADDR_MASK_7_OFFSET     0                    // 
#define PI_BIST_ADDR_MASK_7_WIDTH      34                   // 
#define PI_BIST_ADDR_MASK_8_ADDR       239 + PI_BASE_ADDR  // 
#define PI_BIST_ADDR_MASK_8_OFFSET     0                    // 
#define PI_BIST_ADDR_MASK_8_WIDTH      34                   // 
#define PI_BIST_ADDR_MASK_9_ADDR       241 + PI_BASE_ADDR  // 
#define PI_BIST_ADDR_MASK_9_OFFSET     0                    // 
#define PI_BIST_ADDR_MASK_9_WIDTH      34                   // 
#define PI_BIST_ADDR_MODE_ADDR         242 + PI_BASE_ADDR  // 
#define PI_BIST_ADDR_MODE_OFFSET       16                   // 
#define PI_BIST_ADDR_MODE_WIDTH        2                    // 
#define PI_BIST_DATA_CHECK_ADDR        216 + PI_BASE_ADDR  // 
#define PI_BIST_DATA_CHECK_OFFSET      8                    // 
#define PI_BIST_DATA_CHECK_WIDTH       1                    // 
#define PI_BIST_DATA_MASK_ADDR         220 + PI_BASE_ADDR  // 
#define PI_BIST_DATA_MASK_OFFSET       0                    // 
#define PI_BIST_DATA_MASK_WIDTH        64                   // 
#define PI_BIST_DONE_BIT               13                   // PI_IRQBIT_13: The BIST operation has been completed.
#define PI_BIST_DONE_WIDTH             1                    // 
#define PI_BIST_ERR_COUNT_ADDR         222 + PI_BASE_ADDR  // 
#define PI_BIST_ERR_COUNT_OFFSET       0                    // 
#define PI_BIST_ERR_COUNT_WIDTH        12                   // 
#define PI_BIST_ERR_STOP_ADDR          222 + PI_BASE_ADDR  // 
#define PI_BIST_ERR_STOP_OFFSET        16                   // 
#define PI_BIST_ERR_STOP_WIDTH         12                   // 
#define PI_BIST_EXP_DATA_ADDR          192 + PI_BASE_ADDR  // 
#define PI_BIST_EXP_DATA_OFFSET        0                    // 
#define PI_BIST_EXP_DATA_WIDTH         256                  // 
#define PI_BIST_FAIL_ADDR_ADDR         208 + PI_BASE_ADDR  // 
#define PI_BIST_FAIL_ADDR_OFFSET       0                    // 
#define PI_BIST_FAIL_ADDR_WIDTH        33                   // 
#define PI_BIST_FAIL_DATA_ADDR         200 + PI_BASE_ADDR  // 
#define PI_BIST_FAIL_DATA_OFFSET       0                    // 
#define PI_BIST_FAIL_DATA_WIDTH        256                  // 
#define PI_BIST_GO_ADDR                215 + PI_BASE_ADDR  // 
#define PI_BIST_GO_OFFSET              8                    // 
#define PI_BIST_GO_WIDTH               1                    // 
#define PI_BIST_LFSR_PATTERN_DONE_ADDR 215 + PI_BASE_ADDR  // 
#define PI_BIST_LFSR_PATTERN_DONE_OFFSET 24                   // 
#define PI_BIST_LFSR_PATTERN_DONE_WIDTH 1                    // 
#define PI_BIST_MODE_ADDR              242 + PI_BASE_ADDR  // 
#define PI_BIST_MODE_OFFSET            8                    // 
#define PI_BIST_MODE_WIDTH             3                    // 
#define PI_BIST_NUM_OF_BG_WIDTH        8                    // 
#define PI_BIST_PAT_MODE_ADDR          242 + PI_BASE_ADDR  // 
#define PI_BIST_PAT_MODE_OFFSET        24                   // 
#define PI_BIST_PAT_MODE_WIDTH         2                    // 
#define PI_BIST_PAT_NUM_ADDR           251 + PI_BASE_ADDR  // 
#define PI_BIST_PAT_NUM_OFFSET         0                    // 
#define PI_BIST_PAT_NUM_WIDTH          4                    // 
#define PI_BIST_RD_FIFO_DEPTH          95                   // 
#define PI_BIST_RD_FIFO_DEPTH_WIDTH    7                    // 
#define PI_BIST_RESULT_ADDR            215 + PI_BASE_ADDR  // 
#define PI_BIST_RESULT_OFFSET          16                   // 
#define PI_BIST_RESULT_WIDTH           2                    // 
#define PI_BIST_STAGE_0_ADDR           252 + PI_BASE_ADDR  // 
#define PI_BIST_STAGE_0_OFFSET         0                    // 
#define PI_BIST_STAGE_0_WIDTH          30                   // 
#define PI_BIST_STAGE_1_ADDR           253 + PI_BASE_ADDR  // 
#define PI_BIST_STAGE_1_OFFSET         0                    // 
#define PI_BIST_STAGE_1_WIDTH          30                   // 
#define PI_BIST_STAGE_2_ADDR           254 + PI_BASE_ADDR  // 
#define PI_BIST_STAGE_2_OFFSET         0                    // 
#define PI_BIST_STAGE_2_WIDTH          30                   // 
#define PI_BIST_STAGE_3_ADDR           255 + PI_BASE_ADDR  // 
#define PI_BIST_STAGE_3_OFFSET         0                    // 
#define PI_BIST_STAGE_3_WIDTH          30                   // 
#define PI_BIST_STAGE_4_ADDR           256 + PI_BASE_ADDR  // 
#define PI_BIST_STAGE_4_OFFSET         0                    // 
#define PI_BIST_STAGE_4_WIDTH          30                   // 
#define PI_BIST_STAGE_5_ADDR           257 + PI_BASE_ADDR  // 
#define PI_BIST_STAGE_5_OFFSET         0                    // 
#define PI_BIST_STAGE_5_WIDTH          30                   // 
#define PI_BIST_STAGE_6_ADDR           258 + PI_BASE_ADDR  // 
#define PI_BIST_STAGE_6_OFFSET         0                    // 
#define PI_BIST_STAGE_6_WIDTH          30                   // 
#define PI_BIST_STAGE_7_ADDR           259 + PI_BASE_ADDR  // 
#define PI_BIST_STAGE_7_OFFSET         0                    // 
#define PI_BIST_STAGE_7_WIDTH          30                   // 
#define PI_BIST_START_ADDRESS_ADDR     217 + PI_BASE_ADDR  // 
#define PI_BIST_START_ADDRESS_OFFSET   0                    // 
#define PI_BIST_START_ADDRESS_WIDTH    33                   // 
#define PI_BIST_USER_PAT_ADDR          243 + PI_BASE_ADDR  // 
#define PI_BIST_USER_PAT_OFFSET        0                    // 
#define PI_BIST_USER_PAT_WIDTH         256                  // 
#define PI_BIST_WRD_ADDR_WIDTH         33                   // 
#define PI_BITS_PER_SLICE              8                    // 
#define PI_BOOT_FROM_WORK_FREQ_ADDR    13 + PI_BASE_ADDR   // 
#define PI_BOOT_FROM_WORK_FREQ_OFFSET  0                    // 
#define PI_BOOT_FROM_WORK_FREQ_WIDTH   1                    // 
#define PI_BSTLEN_ADDR                 209 + PI_BASE_ADDR  // 
#define PI_BSTLEN_OFFSET               8                    // 
#define PI_BSTLEN_WIDTH                5                    // 
#define PI_BSTNUM_WIDTH                24                   // 
#define PI_BSTOF8                      3 // 
#define PI_BSTOF16                     4 // 
#define PI_BSTOF32                     5 // 
#define PI_BYPASS_MC_CKE_ADDR          14 + PI_BASE_ADDR   // 
#define PI_BYPASS_MC_CKE_OFFSET        16                   // 
#define PI_BYPASS_MC_CKE_WIDTH         4                    // 
#define PI_BYTE_LANE_WIDTH             8                    // 
#define PI_BYTE_MODE_EN_ADDR           288 + PI_BASE_ADDR  // 
#define PI_BYTE_MODE_EN_OFFSET         0                    // 
#define PI_BYTE_MODE_EN_WIDTH          1                    // 
#define PI_CA_FREQ_CHANGE_CLK_ON_ADDR  279 + PI_BASE_ADDR  // 
#define PI_CA_FREQ_CHANGE_CLK_ON_OFFSET 0                    // 
#define PI_CA_FREQ_CHANGE_CLK_ON_WIDTH 1                    // 
#define PI_CA_PARITY_LAT_WIDTH         1                    // 
#define PI_CA_TRAIN_VREF_EN_ADDR       60 + PI_BASE_ADDR   // 
#define PI_CA_TRAIN_VREF_EN_OFFSET     0                    // 
#define PI_CA_TRAIN_VREF_EN_WIDTH      1                    // 
#define PI_CA_VREF_WIDTH               7                    // 
#define PI_CA_WIDE_CS_ENABLE_ADDR      54 + PI_BASE_ADDR   // 
#define PI_CA_WIDE_CS_ENABLE_OFFSET    0                    // 
#define PI_CA_WIDE_CS_ENABLE_WIDTH     4                    // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_0_0_F0_ADDR 159 + PI_BASE_ADDR  // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_0_0_F0_OFFSET 24                   // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_0_0_F0_WIDTH 8                    // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_0_0_F1_ADDR 160 + PI_BASE_ADDR  // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_0_0_F1_OFFSET 16                   // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_0_0_F1_WIDTH 8                    // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_0_0_F2_ADDR 161 + PI_BASE_ADDR  // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_0_0_F2_OFFSET 16                   // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_0_0_F2_WIDTH 8                    // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_0_1_F0_ADDR 171 + PI_BASE_ADDR  // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_0_1_F0_OFFSET 16                   // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_0_1_F0_WIDTH 8                    // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_0_1_F1_ADDR 172 + PI_BASE_ADDR  // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_0_1_F1_OFFSET 16                   // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_0_1_F1_WIDTH 8                    // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_0_1_F2_ADDR 173 + PI_BASE_ADDR  // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_0_1_F2_OFFSET 16                   // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_0_1_F2_WIDTH 8                    // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_1_0_F0_ADDR 162 + PI_BASE_ADDR  // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_1_0_F0_OFFSET 16                   // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_1_0_F0_WIDTH 8                    // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_1_0_F1_ADDR 163 + PI_BASE_ADDR  // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_1_0_F1_OFFSET 16                   // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_1_0_F1_WIDTH 8                    // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_1_0_F2_ADDR 164 + PI_BASE_ADDR  // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_1_0_F2_OFFSET 16                   // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_1_0_F2_WIDTH 8                    // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_1_1_F0_ADDR 174 + PI_BASE_ADDR  // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_1_1_F0_OFFSET 16                   // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_1_1_F0_WIDTH 8                    // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_1_1_F1_ADDR 175 + PI_BASE_ADDR  // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_1_1_F1_OFFSET 16                   // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_1_1_F1_WIDTH 8                    // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_1_1_F2_ADDR 176 + PI_BASE_ADDR  // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_1_1_F2_OFFSET 16                   // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_1_1_F2_WIDTH 8                    // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_2_0_F0_ADDR 165 + PI_BASE_ADDR  // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_2_0_F0_OFFSET 16                   // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_2_0_F0_WIDTH 8                    // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_2_0_F1_ADDR 166 + PI_BASE_ADDR  // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_2_0_F1_OFFSET 16                   // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_2_0_F1_WIDTH 8                    // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_2_0_F2_ADDR 167 + PI_BASE_ADDR  // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_2_0_F2_OFFSET 16                   // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_2_0_F2_WIDTH 8                    // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_2_1_F0_ADDR 177 + PI_BASE_ADDR  // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_2_1_F0_OFFSET 16                   // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_2_1_F0_WIDTH 8                    // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_2_1_F1_ADDR 178 + PI_BASE_ADDR  // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_2_1_F1_OFFSET 16                   // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_2_1_F1_WIDTH 8                    // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_2_1_F2_ADDR 179 + PI_BASE_ADDR  // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_2_1_F2_OFFSET 16                   // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_2_1_F2_WIDTH 8                    // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_3_0_F0_ADDR 168 + PI_BASE_ADDR  // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_3_0_F0_OFFSET 16                   // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_3_0_F0_WIDTH 8                    // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_3_0_F1_ADDR 169 + PI_BASE_ADDR  // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_3_0_F1_OFFSET 16                   // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_3_0_F1_WIDTH 8                    // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_3_0_F2_ADDR 170 + PI_BASE_ADDR  // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_3_0_F2_OFFSET 16                   // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_3_0_F2_WIDTH 8                    // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_3_1_F0_ADDR 180 + PI_BASE_ADDR  // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_3_1_F0_OFFSET 16                   // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_3_1_F0_WIDTH 8                    // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_3_1_F1_ADDR 181 + PI_BASE_ADDR  // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_3_1_F1_OFFSET 16                   // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_3_1_F1_WIDTH 8                    // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_3_1_F2_ADDR 182 + PI_BASE_ADDR  // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_3_1_F2_OFFSET 16                   // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_3_1_F2_WIDTH 8                    // 
#define PI_CALVL_BEST_VREF_LOWER_OBS_WIDTH 8                    // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_0_0_F0_ADDR 160 + PI_BASE_ADDR  // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_0_0_F0_OFFSET 0                    // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_0_0_F0_WIDTH 12                   // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_0_0_F1_ADDR 161 + PI_BASE_ADDR  // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_0_0_F1_OFFSET 0                    // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_0_0_F1_WIDTH 12                   // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_0_0_F2_ADDR 162 + PI_BASE_ADDR  // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_0_0_F2_OFFSET 0                    // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_0_0_F2_WIDTH 12                   // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_0_1_F0_ADDR 172 + PI_BASE_ADDR  // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_0_1_F0_OFFSET 0                    // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_0_1_F0_WIDTH 12                   // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_0_1_F1_ADDR 173 + PI_BASE_ADDR  // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_0_1_F1_OFFSET 0                    // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_0_1_F1_WIDTH 12                   // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_0_1_F2_ADDR 174 + PI_BASE_ADDR  // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_0_1_F2_OFFSET 0                    // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_0_1_F2_WIDTH 12                   // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_1_0_F0_ADDR 163 + PI_BASE_ADDR  // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_1_0_F0_OFFSET 0                    // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_1_0_F0_WIDTH 12                   // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_1_0_F1_ADDR 164 + PI_BASE_ADDR  // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_1_0_F1_OFFSET 0                    // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_1_0_F1_WIDTH 12                   // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_1_0_F2_ADDR 165 + PI_BASE_ADDR  // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_1_0_F2_OFFSET 0                    // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_1_0_F2_WIDTH 12                   // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_1_1_F0_ADDR 175 + PI_BASE_ADDR  // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_1_1_F0_OFFSET 0                    // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_1_1_F0_WIDTH 12                   // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_1_1_F1_ADDR 176 + PI_BASE_ADDR  // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_1_1_F1_OFFSET 0                    // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_1_1_F1_WIDTH 12                   // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_1_1_F2_ADDR 177 + PI_BASE_ADDR  // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_1_1_F2_OFFSET 0                    // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_1_1_F2_WIDTH 12                   // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_2_0_F0_ADDR 166 + PI_BASE_ADDR  // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_2_0_F0_OFFSET 0                    // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_2_0_F0_WIDTH 12                   // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_2_0_F1_ADDR 167 + PI_BASE_ADDR  // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_2_0_F1_OFFSET 0                    // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_2_0_F1_WIDTH 12                   // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_2_0_F2_ADDR 168 + PI_BASE_ADDR  // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_2_0_F2_OFFSET 0                    // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_2_0_F2_WIDTH 12                   // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_2_1_F0_ADDR 178 + PI_BASE_ADDR  // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_2_1_F0_OFFSET 0                    // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_2_1_F0_WIDTH 12                   // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_2_1_F1_ADDR 179 + PI_BASE_ADDR  // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_2_1_F1_OFFSET 0                    // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_2_1_F1_WIDTH 12                   // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_2_1_F2_ADDR 180 + PI_BASE_ADDR  // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_2_1_F2_OFFSET 0                    // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_2_1_F2_WIDTH 12                   // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_3_0_F0_ADDR 169 + PI_BASE_ADDR  // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_3_0_F0_OFFSET 0                    // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_3_0_F0_WIDTH 12                   // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_3_0_F1_ADDR 170 + PI_BASE_ADDR  // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_3_0_F1_OFFSET 0                    // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_3_0_F1_WIDTH 12                   // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_3_0_F2_ADDR 171 + PI_BASE_ADDR  // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_3_0_F2_OFFSET 0                    // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_3_0_F2_WIDTH 12                   // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_3_1_F0_ADDR 181 + PI_BASE_ADDR  // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_3_1_F0_OFFSET 0                    // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_3_1_F0_WIDTH 12                   // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_3_1_F1_ADDR 182 + PI_BASE_ADDR  // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_3_1_F1_OFFSET 0                    // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_3_1_F1_WIDTH 12                   // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_3_1_F2_ADDR 183 + PI_BASE_ADDR  // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_3_1_F2_OFFSET 0                    // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_3_1_F2_WIDTH 12                   // 
#define PI_CALVL_BEST_VREF_UPPER_OBS_WIDTH 12                   // 
#define PI_CALVL_BG_PAT_WIDTH          20                   // 
#define PI_CALVL_BS_VREF_EN_ADDR       158 + PI_BASE_ADDR  // 
#define PI_CALVL_BS_VREF_EN_OFFSET     16                   // 
#define PI_CALVL_BS_VREF_EN_WIDTH      1                    // 
#define PI_CALVL_CLK_ON_ADDR           279 + PI_BASE_ADDR  // 
#define PI_CALVL_CLK_ON_OFFSET         8                    // 
#define PI_CALVL_CLK_ON_WIDTH          1                    // 
#define PI_CALVL_CS_MAP_ADDR           55 + PI_BASE_ADDR   // 
#define PI_CALVL_CS_MAP_OFFSET         16                   // 
#define PI_CALVL_CS_MAP_WIDTH          4                    // 
#define PI_CALVL_CS_SW_ADDR            53 + PI_BASE_ADDR   // 
#define PI_CALVL_CS_SW_OFFSET          24                   // 
#define PI_CALVL_CS_SW_WIDTH           4                    // 
#define PI_CALVL_DISABLE_DFS_ADDR      55 + PI_BASE_ADDR   // 
#define PI_CALVL_DISABLE_DFS_OFFSET    0                    // 
#define PI_CALVL_DISABLE_DFS_WIDTH     1                    // 
#define PI_CALVL_DONE_BIT              24                   // PI_IRQBIT_24: A CA training operation has been done.
#define PI_CALVL_EN_F0_ADDR            326 + PI_BASE_ADDR  // 
#define PI_CALVL_EN_F0_OFFSET          0                    // 
#define PI_CALVL_EN_F0_WIDTH           2                    // 
#define PI_CALVL_EN_F1_ADDR            326 + PI_BASE_ADDR  // 
#define PI_CALVL_EN_F1_OFFSET          8                    // 
#define PI_CALVL_EN_F1_WIDTH           2                    // 
#define PI_CALVL_EN_F2_ADDR            326 + PI_BASE_ADDR  // 
#define PI_CALVL_EN_F2_OFFSET          16                   // 
#define PI_CALVL_EN_F2_WIDTH           2                    // 
#define PI_CALVL_EN_WIDTH              2                    // 
#define PI_CALVL_ENTER_SEQ_0_ADDR      437 + PI_BASE_ADDR  // 
#define PI_CALVL_ENTER_SEQ_0_OFFSET    0                    // 
#define PI_CALVL_ENTER_SEQ_0_WIDTH     27                   // 
#define PI_CALVL_ENTER_SEQ_1_ADDR      438 + PI_BASE_ADDR  // 
#define PI_CALVL_ENTER_SEQ_1_OFFSET    0                    // 
#define PI_CALVL_ENTER_SEQ_1_WIDTH     27                   // 
#define PI_CALVL_ENTER_SEQ_2_ADDR      439 + PI_BASE_ADDR  // 
#define PI_CALVL_ENTER_SEQ_2_OFFSET    0                    // 
#define PI_CALVL_ENTER_SEQ_2_WIDTH     27                   // 
#define PI_CALVL_ENTER_SEQ_3_ADDR      440 + PI_BASE_ADDR  // 
#define PI_CALVL_ENTER_SEQ_3_OFFSET    0                    // 
#define PI_CALVL_ENTER_SEQ_3_WIDTH     27                   // 
#define PI_CALVL_ENTER_SEQ_4_ADDR      441 + PI_BASE_ADDR  // 
#define PI_CALVL_ENTER_SEQ_4_OFFSET    0                    // 
#define PI_CALVL_ENTER_SEQ_4_WIDTH     27                   // 
#define PI_CALVL_ENTER_SEQ_5_ADDR      442 + PI_BASE_ADDR  // 
#define PI_CALVL_ENTER_SEQ_5_OFFSET    0                    // 
#define PI_CALVL_ENTER_SEQ_5_WIDTH     27                   // 
#define PI_CALVL_ERROR_BIT             4                    // PI_IRQBIT_4: A CA training error has occurred. Error information can be found in the CALVL_ERROR_STATUS parameter.
#define PI_CALVL_ERROR_STATUS_ADDR     58 + PI_BASE_ADDR   // 
#define PI_CALVL_ERROR_STATUS_OFFSET   8                    // 
#define PI_CALVL_ERROR_STATUS_WIDTH    2                    // 
#define PI_CALVL_FINAL_VREF_OFFSET_F0_ADDR 159 + PI_BASE_ADDR  // 
#define PI_CALVL_FINAL_VREF_OFFSET_F0_OFFSET 0                    // 
#define PI_CALVL_FINAL_VREF_OFFSET_F0_WIDTH 4                    // 
#define PI_CALVL_FINAL_VREF_OFFSET_F1_ADDR 159 + PI_BASE_ADDR  // 
#define PI_CALVL_FINAL_VREF_OFFSET_F1_OFFSET 8                    // 
#define PI_CALVL_FINAL_VREF_OFFSET_F1_WIDTH 4                    // 
#define PI_CALVL_FINAL_VREF_OFFSET_F2_ADDR 159 + PI_BASE_ADDR  // 
#define PI_CALVL_FINAL_VREF_OFFSET_F2_OFFSET 16                   // 
#define PI_CALVL_FINAL_VREF_OFFSET_F2_WIDTH 4                    // 
#define PI_CALVL_FINAL_VREF_OFFSET_WIDTH 4                    // 
#define PI_CALVL_INTER1_SEQ_0_ADDR     455 + PI_BASE_ADDR  // 
#define PI_CALVL_INTER1_SEQ_0_OFFSET   0                    // 
#define PI_CALVL_INTER1_SEQ_0_WIDTH    27                   // 
#define PI_CALVL_INTER1_SEQ_1_ADDR     456 + PI_BASE_ADDR  // 
#define PI_CALVL_INTER1_SEQ_1_OFFSET   0                    // 
#define PI_CALVL_INTER1_SEQ_1_WIDTH    27                   // 
#define PI_CALVL_INTER1_SEQ_2_ADDR     457 + PI_BASE_ADDR  // 
#define PI_CALVL_INTER1_SEQ_2_OFFSET   0                    // 
#define PI_CALVL_INTER1_SEQ_2_WIDTH    27                   // 
#define PI_CALVL_INTER1_SEQ_3_ADDR     458 + PI_BASE_ADDR  // 
#define PI_CALVL_INTER1_SEQ_3_OFFSET   0                    // 
#define PI_CALVL_INTER1_SEQ_3_WIDTH    27                   // 
#define PI_CALVL_INTER1_SEQ_4_ADDR     459 + PI_BASE_ADDR  // 
#define PI_CALVL_INTER1_SEQ_4_OFFSET   0                    // 
#define PI_CALVL_INTER1_SEQ_4_WIDTH    27                   // 
#define PI_CALVL_INTER1_SEQ_5_ADDR     460 + PI_BASE_ADDR  // 
#define PI_CALVL_INTER1_SEQ_5_OFFSET   0                    // 
#define PI_CALVL_INTER1_SEQ_5_WIDTH    27                   // 
#define PI_CALVL_INTER1_SEQ_6_ADDR     461 + PI_BASE_ADDR  // 
#define PI_CALVL_INTER1_SEQ_6_OFFSET   0                    // 
#define PI_CALVL_INTER1_SEQ_6_WIDTH    27                   // 
#define PI_CALVL_INTER1_SEQ_7_ADDR     462 + PI_BASE_ADDR  // 
#define PI_CALVL_INTER1_SEQ_7_OFFSET   0                    // 
#define PI_CALVL_INTER1_SEQ_7_WIDTH    27                   // 
#define PI_CALVL_INTER1_SEQ_8_ADDR     463 + PI_BASE_ADDR  // 
#define PI_CALVL_INTER1_SEQ_8_OFFSET   0                    // 
#define PI_CALVL_INTER1_SEQ_8_WIDTH    27                   // 
#define PI_CALVL_INTER1_SEQ_9_ADDR     464 + PI_BASE_ADDR  // 
#define PI_CALVL_INTER1_SEQ_9_OFFSET   0                    // 
#define PI_CALVL_INTER1_SEQ_9_WIDTH    27                   // 
#define PI_CALVL_INTER1_SEQ_10_ADDR    465 + PI_BASE_ADDR  // 
#define PI_CALVL_INTER1_SEQ_10_OFFSET  0                    // 
#define PI_CALVL_INTER1_SEQ_10_WIDTH   27                   // 
#define PI_CALVL_INTER1_SEQ_11_ADDR    466 + PI_BASE_ADDR  // 
#define PI_CALVL_INTER1_SEQ_11_OFFSET  0                    // 
#define PI_CALVL_INTER1_SEQ_11_WIDTH   27                   // 
#define PI_CALVL_INTER1_SEQ_12_ADDR    467 + PI_BASE_ADDR  // 
#define PI_CALVL_INTER1_SEQ_12_OFFSET  0                    // 
#define PI_CALVL_INTER1_SEQ_12_WIDTH   27                   // 
#define PI_CALVL_INTER1_SEQ_13_ADDR    468 + PI_BASE_ADDR  // 
#define PI_CALVL_INTER1_SEQ_13_OFFSET  0                    // 
#define PI_CALVL_INTER1_SEQ_13_WIDTH   27                   // 
#define PI_CALVL_INTER1_SEQ_14_ADDR    469 + PI_BASE_ADDR  // 
#define PI_CALVL_INTER1_SEQ_14_OFFSET  0                    // 
#define PI_CALVL_INTER1_SEQ_14_WIDTH   27                   // 
#define PI_CALVL_INTER2_SEQ_0_ADDR     470 + PI_BASE_ADDR  // 
#define PI_CALVL_INTER2_SEQ_0_OFFSET   0                    // 
#define PI_CALVL_INTER2_SEQ_0_WIDTH    27                   // 
#define PI_CALVL_INTER2_SEQ_1_ADDR     471 + PI_BASE_ADDR  // 
#define PI_CALVL_INTER2_SEQ_1_OFFSET   0                    // 
#define PI_CALVL_INTER2_SEQ_1_WIDTH    27                   // 
#define PI_CALVL_INTER2_SEQ_2_ADDR     472 + PI_BASE_ADDR  // 
#define PI_CALVL_INTER2_SEQ_2_OFFSET   0                    // 
#define PI_CALVL_INTER2_SEQ_2_WIDTH    27                   // 
#define PI_CALVL_INTER2_SEQ_3_ADDR     473 + PI_BASE_ADDR  // 
#define PI_CALVL_INTER2_SEQ_3_OFFSET   0                    // 
#define PI_CALVL_INTER2_SEQ_3_WIDTH    27                   // 
#define PI_CALVL_INTER2_SEQ_4_ADDR     474 + PI_BASE_ADDR  // 
#define PI_CALVL_INTER2_SEQ_4_OFFSET   0                    // 
#define PI_CALVL_INTER2_SEQ_4_WIDTH    27                   // 
#define PI_CALVL_INTER2_SEQ_5_ADDR     475 + PI_BASE_ADDR  // 
#define PI_CALVL_INTER2_SEQ_5_OFFSET   0                    // 
#define PI_CALVL_INTER2_SEQ_5_WIDTH    27                   // 
#define PI_CALVL_INTER2_SEQ_6_ADDR     476 + PI_BASE_ADDR  // 
#define PI_CALVL_INTER2_SEQ_6_OFFSET   0                    // 
#define PI_CALVL_INTER2_SEQ_6_WIDTH    27                   // 
#define PI_CALVL_INTER2_SEQ_7_ADDR     477 + PI_BASE_ADDR  // 
#define PI_CALVL_INTER2_SEQ_7_OFFSET   0                    // 
#define PI_CALVL_INTER2_SEQ_7_WIDTH    27                   // 
#define PI_CALVL_INTER2_SEQ_8_ADDR     478 + PI_BASE_ADDR  // 
#define PI_CALVL_INTER2_SEQ_8_OFFSET   0                    // 
#define PI_CALVL_INTER2_SEQ_8_WIDTH    27                   // 
#define PI_CALVL_INTER2_SEQ_9_ADDR     479 + PI_BASE_ADDR  // 
#define PI_CALVL_INTER2_SEQ_9_OFFSET   0                    // 
#define PI_CALVL_INTER2_SEQ_9_WIDTH    27                   // 
#define PI_CALVL_INTER2_SEQ_10_ADDR    480 + PI_BASE_ADDR  // 
#define PI_CALVL_INTER2_SEQ_10_OFFSET  0                    // 
#define PI_CALVL_INTER2_SEQ_10_WIDTH   27                   // 
#define PI_CALVL_INTER2_SEQ_11_ADDR    481 + PI_BASE_ADDR  // 
#define PI_CALVL_INTER2_SEQ_11_OFFSET  0                    // 
#define PI_CALVL_INTER2_SEQ_11_WIDTH   27                   // 
#define PI_CALVL_INTER2_SEQ_12_ADDR    482 + PI_BASE_ADDR  // 
#define PI_CALVL_INTER2_SEQ_12_OFFSET  0                    // 
#define PI_CALVL_INTER2_SEQ_12_WIDTH   27                   // 
#define PI_CALVL_INTER2_SEQ_13_ADDR    483 + PI_BASE_ADDR  // 
#define PI_CALVL_INTER2_SEQ_13_OFFSET  0                    // 
#define PI_CALVL_INTER2_SEQ_13_WIDTH   27                   // 
#define PI_CALVL_INTER2_SEQ_14_ADDR    484 + PI_BASE_ADDR  // 
#define PI_CALVL_INTER2_SEQ_14_OFFSET  0                    // 
#define PI_CALVL_INTER2_SEQ_14_WIDTH   27                   // 
#define PI_CALVL_INTER_SEQ_0_ADDR      443 + PI_BASE_ADDR  // 
#define PI_CALVL_INTER_SEQ_0_OFFSET    0                    // 
#define PI_CALVL_INTER_SEQ_0_WIDTH     27                   // 
#define PI_CALVL_INTER_SEQ_1_ADDR      444 + PI_BASE_ADDR  // 
#define PI_CALVL_INTER_SEQ_1_OFFSET    0                    // 
#define PI_CALVL_INTER_SEQ_1_WIDTH     27                   // 
#define PI_CALVL_INTER_SEQ_2_ADDR      445 + PI_BASE_ADDR  // 
#define PI_CALVL_INTER_SEQ_2_OFFSET    0                    // 
#define PI_CALVL_INTER_SEQ_2_WIDTH     27                   // 
#define PI_CALVL_INTER_SEQ_3_ADDR      446 + PI_BASE_ADDR  // 
#define PI_CALVL_INTER_SEQ_3_OFFSET    0                    // 
#define PI_CALVL_INTER_SEQ_3_WIDTH     27                   // 
#define PI_CALVL_INTER_SEQ_4_ADDR      447 + PI_BASE_ADDR  // 
#define PI_CALVL_INTER_SEQ_4_OFFSET    0                    // 
#define PI_CALVL_INTER_SEQ_4_WIDTH     27                   // 
#define PI_CALVL_INTER_SEQ_5_ADDR      448 + PI_BASE_ADDR  // 
#define PI_CALVL_INTER_SEQ_5_OFFSET    0                    // 
#define PI_CALVL_INTER_SEQ_5_WIDTH     27                   // 
#define PI_CALVL_INTER_SEQ_6_ADDR      449 + PI_BASE_ADDR  // 
#define PI_CALVL_INTER_SEQ_6_OFFSET    0                    // 
#define PI_CALVL_INTER_SEQ_6_WIDTH     27                   // 
#define PI_CALVL_INTER_SEQ_7_ADDR      450 + PI_BASE_ADDR  // 
#define PI_CALVL_INTER_SEQ_7_OFFSET    0                    // 
#define PI_CALVL_INTER_SEQ_7_WIDTH     27                   // 
#define PI_CALVL_INTER_SEQ_8_ADDR      451 + PI_BASE_ADDR  // 
#define PI_CALVL_INTER_SEQ_8_OFFSET    0                    // 
#define PI_CALVL_INTER_SEQ_8_WIDTH     27                   // 
#define PI_CALVL_INTER_SEQ_9_ADDR      452 + PI_BASE_ADDR  // 
#define PI_CALVL_INTER_SEQ_9_OFFSET    0                    // 
#define PI_CALVL_INTER_SEQ_9_WIDTH     27                   // 
#define PI_CALVL_INTER_SEQ_10_ADDR     453 + PI_BASE_ADDR  // 
#define PI_CALVL_INTER_SEQ_10_OFFSET   0                    // 
#define PI_CALVL_INTER_SEQ_10_WIDTH    27                   // 
#define PI_CALVL_INTER_SEQ_11_ADDR     454 + PI_BASE_ADDR  // 
#define PI_CALVL_INTER_SEQ_11_OFFSET   0                    // 
#define PI_CALVL_INTER_SEQ_11_WIDTH    27                   // 
#define PI_CALVL_INTERVAL_ADDR         58 + PI_BASE_ADDR   // 
#define PI_CALVL_INTERVAL_OFFSET       16                   // 
#define PI_CALVL_INTERVAL_WIDTH        16                   // 
#define PI_CALVL_MODE_ADDR             62 + PI_BASE_ADDR   // 
#define PI_CALVL_MODE_OFFSET           24                   // 
#define PI_CALVL_MODE_WIDTH            1                    // 
#define PI_CALVL_ON_SREF_EXIT_ADDR     54 + PI_BASE_ADDR   // 
#define PI_CALVL_ON_SREF_EXIT_OFFSET   24                   // 
#define PI_CALVL_ON_SREF_EXIT_WIDTH    1                    // 
#define PI_CALVL_PAT_0_ADDR            61 + PI_BASE_ADDR   // 
#define PI_CALVL_PAT_0_OFFSET          16                   // 
#define PI_CALVL_PAT_0_WIDTH           6                    // 
#define PI_CALVL_PAT_1_ADDR            61 + PI_BASE_ADDR   // 
#define PI_CALVL_PAT_1_OFFSET          24                   // 
#define PI_CALVL_PAT_1_WIDTH           6                    // 
#define PI_CALVL_PAT_2_ADDR            62 + PI_BASE_ADDR   // 
#define PI_CALVL_PAT_2_OFFSET          0                    // 
#define PI_CALVL_PAT_2_WIDTH           6                    // 
#define PI_CALVL_PAT_3_ADDR            62 + PI_BASE_ADDR   // 
#define PI_CALVL_PAT_3_OFFSET          8                    // 
#define PI_CALVL_PAT_3_WIDTH           6                    // 
#define PI_CALVL_PAT_NUM_ADDR          62 + PI_BASE_ADDR   // 
#define PI_CALVL_PAT_NUM_OFFSET        16                   // 
#define PI_CALVL_PAT_NUM_WIDTH         2                    // 
#define PI_CALVL_PAT_WIDTH             6                    // 
#define PI_CALVL_PERIODIC_ADDR         54 + PI_BASE_ADDR   // 
#define PI_CALVL_PERIODIC_OFFSET       16                   // 
#define PI_CALVL_PERIODIC_WIDTH        1                    // 
#define PI_CALVL_PREP_SEQ_0_ADDR       417 + PI_BASE_ADDR  // 
#define PI_CALVL_PREP_SEQ_0_OFFSET     0                    // 
#define PI_CALVL_PREP_SEQ_0_WIDTH      29                   // 
#define PI_CALVL_PREP_SEQ_1_ADDR       418 + PI_BASE_ADDR  // 
#define PI_CALVL_PREP_SEQ_1_OFFSET     0                    // 
#define PI_CALVL_PREP_SEQ_1_WIDTH      29                   // 
#define PI_CALVL_PREP_SEQ_2_ADDR       419 + PI_BASE_ADDR  // 
#define PI_CALVL_PREP_SEQ_2_OFFSET     0                    // 
#define PI_CALVL_PREP_SEQ_2_WIDTH      29                   // 
#define PI_CALVL_PREP_SEQ_3_ADDR       420 + PI_BASE_ADDR  // 
#define PI_CALVL_PREP_SEQ_3_OFFSET     0                    // 
#define PI_CALVL_PREP_SEQ_3_WIDTH      29                   // 
#define PI_CALVL_PREP_SEQ_4_ADDR       421 + PI_BASE_ADDR  // 
#define PI_CALVL_PREP_SEQ_4_OFFSET     0                    // 
#define PI_CALVL_PREP_SEQ_4_WIDTH      29                   // 
#define PI_CALVL_PREP_SEQ_5_ADDR       422 + PI_BASE_ADDR  // 
#define PI_CALVL_PREP_SEQ_5_OFFSET     0                    // 
#define PI_CALVL_PREP_SEQ_5_WIDTH      29                   // 
#define PI_CALVL_PREP_SEQ_6_ADDR       423 + PI_BASE_ADDR  // 
#define PI_CALVL_PREP_SEQ_6_OFFSET     0                    // 
#define PI_CALVL_PREP_SEQ_6_WIDTH      29                   // 
#define PI_CALVL_PREP_SEQ_7_ADDR       424 + PI_BASE_ADDR  // 
#define PI_CALVL_PREP_SEQ_7_OFFSET     0                    // 
#define PI_CALVL_PREP_SEQ_7_WIDTH      29                   // 
#define PI_CALVL_PREP_SEQ_8_ADDR       425 + PI_BASE_ADDR  // 
#define PI_CALVL_PREP_SEQ_8_OFFSET     0                    // 
#define PI_CALVL_PREP_SEQ_8_WIDTH      29                   // 
#define PI_CALVL_PREP_SEQ_9_ADDR       426 + PI_BASE_ADDR  // 
#define PI_CALVL_PREP_SEQ_9_OFFSET     0                    // 
#define PI_CALVL_PREP_SEQ_9_WIDTH      29                   // 
#define PI_CALVL_PREP_SEQ_10_ADDR      427 + PI_BASE_ADDR  // 
#define PI_CALVL_PREP_SEQ_10_OFFSET    0                    // 
#define PI_CALVL_PREP_SEQ_10_WIDTH     29                   // 
#define PI_CALVL_PREP_SEQ_11_ADDR      428 + PI_BASE_ADDR  // 
#define PI_CALVL_PREP_SEQ_11_OFFSET    0                    // 
#define PI_CALVL_PREP_SEQ_11_WIDTH     29                   // 
#define PI_CALVL_PREP_SEQ_12_ADDR      429 + PI_BASE_ADDR  // 
#define PI_CALVL_PREP_SEQ_12_OFFSET    0                    // 
#define PI_CALVL_PREP_SEQ_12_WIDTH     29                   // 
#define PI_CALVL_PREP_SEQ_13_ADDR      430 + PI_BASE_ADDR  // 
#define PI_CALVL_PREP_SEQ_13_OFFSET    0                    // 
#define PI_CALVL_PREP_SEQ_13_WIDTH     29                   // 
#define PI_CALVL_PREP_SEQ_14_ADDR      431 + PI_BASE_ADDR  // 
#define PI_CALVL_PREP_SEQ_14_OFFSET    0                    // 
#define PI_CALVL_PREP_SEQ_14_WIDTH     29                   // 
#define PI_CALVL_PREP_SEQ_15_ADDR      432 + PI_BASE_ADDR  // 
#define PI_CALVL_PREP_SEQ_15_OFFSET    0                    // 
#define PI_CALVL_PREP_SEQ_15_WIDTH     29                   // 
#define PI_CALVL_PREP_SEQ_16_ADDR      433 + PI_BASE_ADDR  // 
#define PI_CALVL_PREP_SEQ_16_OFFSET    0                    // 
#define PI_CALVL_PREP_SEQ_16_WIDTH     29                   // 
#define PI_CALVL_PREP_SEQ_17_ADDR      434 + PI_BASE_ADDR  // 
#define PI_CALVL_PREP_SEQ_17_OFFSET    0                    // 
#define PI_CALVL_PREP_SEQ_17_WIDTH     29                   // 
#define PI_CALVL_PREP_SEQ_18_ADDR      435 + PI_BASE_ADDR  // 
#define PI_CALVL_PREP_SEQ_18_OFFSET    0                    // 
#define PI_CALVL_PREP_SEQ_18_WIDTH     29                   // 
#define PI_CALVL_PREP_SEQ_19_ADDR      436 + PI_BASE_ADDR  // 
#define PI_CALVL_PREP_SEQ_19_OFFSET    0                    // 
#define PI_CALVL_PREP_SEQ_19_WIDTH     29                   // 
#define PI_CALVL_QUIT_SEQ_0_ADDR       485 + PI_BASE_ADDR  // 
#define PI_CALVL_QUIT_SEQ_0_OFFSET     0                    // 
#define PI_CALVL_QUIT_SEQ_0_WIDTH      27                   // 
#define PI_CALVL_QUIT_SEQ_1_ADDR       486 + PI_BASE_ADDR  // 
#define PI_CALVL_QUIT_SEQ_1_OFFSET     0                    // 
#define PI_CALVL_QUIT_SEQ_1_WIDTH      27                   // 
#define PI_CALVL_QUIT_SEQ_2_ADDR       487 + PI_BASE_ADDR  // 
#define PI_CALVL_QUIT_SEQ_2_OFFSET     0                    // 
#define PI_CALVL_QUIT_SEQ_2_WIDTH      27                   // 
#define PI_CALVL_QUIT_SEQ_3_ADDR       488 + PI_BASE_ADDR  // 
#define PI_CALVL_QUIT_SEQ_3_OFFSET     0                    // 
#define PI_CALVL_QUIT_SEQ_3_WIDTH      27                   // 
#define PI_CALVL_QUIT_SEQ_4_ADDR       489 + PI_BASE_ADDR  // 
#define PI_CALVL_QUIT_SEQ_4_OFFSET     0                    // 
#define PI_CALVL_QUIT_SEQ_4_WIDTH      27                   // 
#define PI_CALVL_QUIT_SEQ_5_ADDR       490 + PI_BASE_ADDR  // 
#define PI_CALVL_QUIT_SEQ_5_OFFSET     0                    // 
#define PI_CALVL_QUIT_SEQ_5_WIDTH      27                   // 
#define PI_CALVL_RCVR_SEQ_0_ADDR       491 + PI_BASE_ADDR  // 
#define PI_CALVL_RCVR_SEQ_0_OFFSET     0                    // 
#define PI_CALVL_RCVR_SEQ_0_WIDTH      27                   // 
#define PI_CALVL_RCVR_SEQ_1_ADDR       492 + PI_BASE_ADDR  // 
#define PI_CALVL_RCVR_SEQ_1_OFFSET     0                    // 
#define PI_CALVL_RCVR_SEQ_1_WIDTH      27                   // 
#define PI_CALVL_RCVR_SEQ_2_ADDR       493 + PI_BASE_ADDR  // 
#define PI_CALVL_RCVR_SEQ_2_OFFSET     0                    // 
#define PI_CALVL_RCVR_SEQ_2_WIDTH      27                   // 
#define PI_CALVL_RCVR_SEQ_3_ADDR       494 + PI_BASE_ADDR  // 
#define PI_CALVL_RCVR_SEQ_3_OFFSET     0                    // 
#define PI_CALVL_RCVR_SEQ_3_WIDTH      27                   // 
#define PI_CALVL_RCVR_SEQ_4_ADDR       495 + PI_BASE_ADDR  // 
#define PI_CALVL_RCVR_SEQ_4_OFFSET     0                    // 
#define PI_CALVL_RCVR_SEQ_4_WIDTH      27                   // 
#define PI_CALVL_RCVR_SEQ_5_ADDR       496 + PI_BASE_ADDR  // 
#define PI_CALVL_RCVR_SEQ_5_OFFSET     0                    // 
#define PI_CALVL_RCVR_SEQ_5_WIDTH      27                   // 
#define PI_CALVL_RCVR_SEQ_6_ADDR       497 + PI_BASE_ADDR  // 
#define PI_CALVL_RCVR_SEQ_6_OFFSET     0                    // 
#define PI_CALVL_RCVR_SEQ_6_WIDTH      27                   // 
#define PI_CALVL_RCVR_SEQ_7_ADDR       498 + PI_BASE_ADDR  // 
#define PI_CALVL_RCVR_SEQ_7_OFFSET     0                    // 
#define PI_CALVL_RCVR_SEQ_7_WIDTH      27                   // 
#define PI_CALVL_RCVR_SEQ_8_ADDR       499 + PI_BASE_ADDR  // 
#define PI_CALVL_RCVR_SEQ_8_OFFSET     0                    // 
#define PI_CALVL_RCVR_SEQ_8_WIDTH      27                   // 
#define PI_CALVL_RCVR_SEQ_9_ADDR       500 + PI_BASE_ADDR  // 
#define PI_CALVL_RCVR_SEQ_9_OFFSET     0                    // 
#define PI_CALVL_RCVR_SEQ_9_WIDTH      27                   // 
#define PI_CALVL_RCVR_SEQ_10_ADDR      501 + PI_BASE_ADDR  // 
#define PI_CALVL_RCVR_SEQ_10_OFFSET    0                    // 
#define PI_CALVL_RCVR_SEQ_10_WIDTH     27                   // 
#define PI_CALVL_RCVR_SEQ_11_ADDR      502 + PI_BASE_ADDR  // 
#define PI_CALVL_RCVR_SEQ_11_OFFSET    0                    // 
#define PI_CALVL_RCVR_SEQ_11_WIDTH     27                   // 
#define PI_CALVL_RCVR_SEQ_12_ADDR      503 + PI_BASE_ADDR  // 
#define PI_CALVL_RCVR_SEQ_12_OFFSET    0                    // 
#define PI_CALVL_RCVR_SEQ_12_WIDTH     27                   // 
#define PI_CALVL_RCVR_SEQ_13_ADDR      504 + PI_BASE_ADDR  // 
#define PI_CALVL_RCVR_SEQ_13_OFFSET    0                    // 
#define PI_CALVL_RCVR_SEQ_13_WIDTH     27                   // 
#define PI_CALVL_RCVR_SEQ_14_ADDR      505 + PI_BASE_ADDR  // 
#define PI_CALVL_RCVR_SEQ_14_OFFSET    0                    // 
#define PI_CALVL_RCVR_SEQ_14_WIDTH     27                   // 
#define PI_CALVL_RCVR_SEQ_15_ADDR      506 + PI_BASE_ADDR  // 
#define PI_CALVL_RCVR_SEQ_15_OFFSET    0                    // 
#define PI_CALVL_RCVR_SEQ_15_WIDTH     27                   // 
#define PI_CALVL_RCVR_SEQ_16_ADDR      507 + PI_BASE_ADDR  // 
#define PI_CALVL_RCVR_SEQ_16_OFFSET    0                    // 
#define PI_CALVL_RCVR_SEQ_16_WIDTH     27                   // 
#define PI_CALVL_RCVR_SEQ_17_ADDR      508 + PI_BASE_ADDR  // 
#define PI_CALVL_RCVR_SEQ_17_OFFSET    0                    // 
#define PI_CALVL_RCVR_SEQ_17_WIDTH     27                   // 
#define PI_CALVL_RCVR_SEQ_18_ADDR      509 + PI_BASE_ADDR  // 
#define PI_CALVL_RCVR_SEQ_18_OFFSET    0                    // 
#define PI_CALVL_RCVR_SEQ_18_WIDTH     27                   // 
#define PI_CALVL_RCVR_SEQ_19_ADDR      510 + PI_BASE_ADDR  // 
#define PI_CALVL_RCVR_SEQ_19_OFFSET    0                    // 
#define PI_CALVL_RCVR_SEQ_19_WIDTH     27                   // 
#define PI_CALVL_REQ_ADDR              53 + PI_BASE_ADDR   // 
#define PI_CALVL_REQ_BIT               10                   // PI_IRQBIT_10: A CA training operation has been requested.
#define PI_CALVL_REQ_OFFSET            16                   // 
#define PI_CALVL_REQ_WIDTH             1                    // 
#define PI_CALVL_RESP_MASK_ADDR        58 + PI_BASE_ADDR   // 
#define PI_CALVL_RESP_MASK_OFFSET      0                    // 
#define PI_CALVL_RESP_MASK_WIDTH       1                    // 
#define PI_CALVL_ROTATE_ADDR           55 + PI_BASE_ADDR   // 
#define PI_CALVL_ROTATE_OFFSET         8                    // 
#define PI_CALVL_ROTATE_WIDTH          1                    // 
#define PI_CALVL_SEQ_EN_ADDR           54 + PI_BASE_ADDR   // 
#define PI_CALVL_SEQ_EN_OFFSET         8                    // 
#define PI_CALVL_SEQ_EN_WIDTH          2                    // 
#define PI_CALVL_SEQ_MODE_ADDR         511 + PI_BASE_ADDR  // 
#define PI_CALVL_SEQ_MODE_OFFSET       16                   // 
#define PI_CALVL_SEQ_MODE_WIDTH        2                    // 
#define PI_CALVL_SEQUENCER_EN_ADDR     511 + PI_BASE_ADDR  // 
#define PI_CALVL_SEQUENCER_EN_OFFSET   0                    // 
#define PI_CALVL_SEQUENCER_EN_WIDTH    7                    // 
#define PI_CALVL_STROBE_NUM_ADDR       61 + PI_BASE_ADDR   // 
#define PI_CALVL_STROBE_NUM_OFFSET     0                    // 
#define PI_CALVL_STROBE_NUM_WIDTH      5                    // 
#define PI_CALVL_VREF_DELTA_F0_ADDR    337 + PI_BASE_ADDR  // 
#define PI_CALVL_VREF_DELTA_F0_OFFSET  16                   // 
#define PI_CALVL_VREF_DELTA_F0_WIDTH   4                    // 
#define PI_CALVL_VREF_DELTA_F1_ADDR    338 + PI_BASE_ADDR  // 
#define PI_CALVL_VREF_DELTA_F1_OFFSET  8                    // 
#define PI_CALVL_VREF_DELTA_F1_WIDTH   4                    // 
#define PI_CALVL_VREF_DELTA_F2_ADDR    339 + PI_BASE_ADDR  // 
#define PI_CALVL_VREF_DELTA_F2_OFFSET  0                    // 
#define PI_CALVL_VREF_DELTA_F2_WIDTH   4                    // 
#define PI_CALVL_VREF_DELTA_WIDTH      4                    // 
#define PI_CALVL_VREF_INITIAL_START_POINT_F0_ADDR 337 + PI_BASE_ADDR  // 
#define PI_CALVL_VREF_INITIAL_START_POINT_F0_OFFSET 0                    // 
#define PI_CALVL_VREF_INITIAL_START_POINT_F0_WIDTH 7                    // 
#define PI_CALVL_VREF_INITIAL_START_POINT_F1_ADDR 337 + PI_BASE_ADDR  // 
#define PI_CALVL_VREF_INITIAL_START_POINT_F1_OFFSET 24                   // 
#define PI_CALVL_VREF_INITIAL_START_POINT_F1_WIDTH 7                    // 
#define PI_CALVL_VREF_INITIAL_START_POINT_F2_ADDR 338 + PI_BASE_ADDR  // 
#define PI_CALVL_VREF_INITIAL_START_POINT_F2_OFFSET 16                   // 
#define PI_CALVL_VREF_INITIAL_START_POINT_F2_WIDTH 7                    // 
#define PI_CALVL_VREF_INITIAL_START_POINT_WIDTH 7                    // 
#define PI_CALVL_VREF_INITIAL_STEPSIZE_ADDR 60 + PI_BASE_ADDR   // 
#define PI_CALVL_VREF_INITIAL_STEPSIZE_OFFSET 8                    // 
#define PI_CALVL_VREF_INITIAL_STEPSIZE_WIDTH 4                    // 
#define PI_CALVL_VREF_INITIAL_STOP_POINT_F0_ADDR 337 + PI_BASE_ADDR  // 
#define PI_CALVL_VREF_INITIAL_STOP_POINT_F0_OFFSET 8                    // 
#define PI_CALVL_VREF_INITIAL_STOP_POINT_F0_WIDTH 7                    // 
#define PI_CALVL_VREF_INITIAL_STOP_POINT_F1_ADDR 338 + PI_BASE_ADDR  // 
#define PI_CALVL_VREF_INITIAL_STOP_POINT_F1_OFFSET 0                    // 
#define PI_CALVL_VREF_INITIAL_STOP_POINT_F1_WIDTH 7                    // 
#define PI_CALVL_VREF_INITIAL_STOP_POINT_F2_ADDR 338 + PI_BASE_ADDR  // 
#define PI_CALVL_VREF_INITIAL_STOP_POINT_F2_OFFSET 24                   // 
#define PI_CALVL_VREF_INITIAL_STOP_POINT_F2_WIDTH 7                    // 
#define PI_CALVL_VREF_INITIAL_STOP_POINT_WIDTH 7                    // 
#define PI_CALVL_VREF_NORMAL_STEPSIZE_ADDR 60 + PI_BASE_ADDR   // 
#define PI_CALVL_VREF_NORMAL_STEPSIZE_OFFSET 16                   // 
#define PI_CALVL_VREF_NORMAL_STEPSIZE_WIDTH 4                    // 
#define PI_CALVL_VREF_OUTLIER_ADDR     158 + PI_BASE_ADDR  // 
#define PI_CALVL_VREF_OUTLIER_OFFSET   24                   // 
#define PI_CALVL_VREF_OUTLIER_WIDTH    3                    // 
#define PI_CALVL_VREF_START_POINT_WIDTH 7                    // 
#define PI_CALVL_VREF_STEPSIZE_WIDTH   4                    // 
#define PI_CALVL_VREF_STOP_POINT_WIDTH 7                    // 
#define PI_CASLAT_F0_ADDR              300 + PI_BASE_ADDR  // 
#define PI_CASLAT_F0_OFFSET            8                    // 
#define PI_CASLAT_F0_WIDTH             7                    // 
#define PI_CASLAT_F1_ADDR              301 + PI_BASE_ADDR  // 
#define PI_CASLAT_F1_OFFSET            0                    // 
#define PI_CASLAT_F1_WIDTH             7                    // 
#define PI_CASLAT_F2_ADDR              301 + PI_BASE_ADDR  // 
#define PI_CASLAT_F2_OFFSET            24                   // 
#define PI_CASLAT_F2_WIDTH             7                    // 
#define PI_CASLAT_LIN_F0_ADDR          300 + PI_BASE_ADDR  // 
#define PI_CASLAT_LIN_F0_OFFSET        16                   // 
#define PI_CASLAT_LIN_F0_WIDTH         7                    // 
#define PI_CASLAT_LIN_F1_ADDR          301 + PI_BASE_ADDR  // 
#define PI_CASLAT_LIN_F1_OFFSET        8                    // 
#define PI_CASLAT_LIN_F1_WIDTH         7                    // 
#define PI_CASLAT_LIN_F2_ADDR          302 + PI_BASE_ADDR  // 
#define PI_CASLAT_LIN_F2_OFFSET        0                    // 
#define PI_CASLAT_LIN_F2_WIDTH         7                    // 
#define PI_CASLAT_LIN_WIDTH            7                    // 
#define PI_CASLAT_WIDTH                7                    // 
#define PI_CATR_ADDR                   285 + PI_BASE_ADDR  // 
#define PI_CATR_OFFSET                 24                   // 
#define PI_CATR_WIDTH                  4                    // 
#define PI_CKE_BIT0                    8                    // CMDBIT_8: {mux source is dfi_cke_bit0}
#define PI_CKE_BIT1                    9                    // CMDBIT_9: {mux source is dfi_cke_bit1}
#define PI_CKE_BIT2                    10                   // CMDBIT_10: {mux source is dfi_cke_bit2}
#define PI_CKE_BIT3                    11                   // CMDBIT_11: {mux source is dfi_cke_bit3}
#define PI_CKE_CLK_ON_ADDR             279 + PI_BASE_ADDR  // 
#define PI_CKE_CLK_ON_OFFSET           16                   // 
#define PI_CKE_CLK_ON_WIDTH            1                    // 
#define PI_CKE_INACTIVE_ADDR           263 + PI_BASE_ADDR  // 
#define PI_CKE_INACTIVE_OFFSET         0                    // 
#define PI_CKE_INACTIVE_WIDTH          32                   // 
#define PI_CKE_MUX_0_ADDR              408 + PI_BASE_ADDR  // 
#define PI_CKE_MUX_0_OFFSET            24                   // 
#define PI_CKE_MUX_0_WIDTH             4                    // 
#define PI_CKE_MUX_1_ADDR              409 + PI_BASE_ADDR  // 
#define PI_CKE_MUX_1_OFFSET            0                    // 
#define PI_CKE_MUX_1_WIDTH             4                    // 
#define PI_CKE_MUX_2_ADDR              409 + PI_BASE_ADDR  // 
#define PI_CKE_MUX_2_OFFSET            8                    // 
#define PI_CKE_MUX_2_WIDTH             4                    // 
#define PI_CKE_MUX_3_ADDR              409 + PI_BASE_ADDR  // 
#define PI_CKE_MUX_3_OFFSET            16                   // 
#define PI_CKE_MUX_3_WIDTH             4                    // 
#define PI_CKE_SHIFT_WIDTH             8                    // 
#define PI_CLKDISABLE_2_INIT_START_ADDR 63 + PI_BASE_ADDR   // 
#define PI_CLKDISABLE_2_INIT_START_OFFSET 0                    // 
#define PI_CLKDISABLE_2_INIT_START_WIDTH 8                    // 
#define PI_CMD_FREQ_RATIO_ADDR         287 + PI_BASE_ADDR  // 
#define PI_CMD_FREQ_RATIO_OFFSET       0                    // 
#define PI_CMD_FREQ_RATIO_WIDTH        2                    // 
#define PI_CMD_GROUP_WIDTH             12                   // 
#define PI_CMD_SWAP_EN_ADDR            209 + PI_BASE_ADDR  // 
#define PI_CMD_SWAP_EN_OFFSET          24                   // 
#define PI_CMD_SWAP_EN_WIDTH           1                    // 
#define PI_COL_DIFF_ADDR               260 + PI_BASE_ADDR  // 
#define PI_COL_DIFF_OFFSET             16                   // 
#define PI_COL_DIFF_WIDTH              4                    // 
#define PI_CONTROL_CLEAR_LVL_REQ_DISABLE_WIDTH 1                    // 
#define PI_CONTROL_WORD_WIDTH          34                   // 
#define PI_CS_BIT0                     4                    // CMDBIT_4: {mux source is dfi_cs_bit0}
#define PI_CS_BIT1                     5                    // CMDBIT_5: {mux source is dfi_cs_bit1}
#define PI_CS_BIT2                     6                    // CMDBIT_6: {mux source is dfi_cs_bit2}
#define PI_CS_BIT3                     7                    // CMDBIT_7: {mux source is dfi_cs_bit3}
#define PI_CS_DIFF_WIDTH               1                    // 
#define PI_CS_MAP_ADDR                 13 + PI_BASE_ADDR   // 
#define PI_CS_MAP_OFFSET               24                   // 
#define PI_CS_MAP_WIDTH                4                    // 
#define PI_CS_MUX_0_ADDR               409 + PI_BASE_ADDR  // 
#define PI_CS_MUX_0_OFFSET             24                   // 
#define PI_CS_MUX_0_WIDTH              4                    // 
#define PI_CS_MUX_1_ADDR               410 + PI_BASE_ADDR  // 
#define PI_CS_MUX_1_OFFSET             0                    // 
#define PI_CS_MUX_1_WIDTH              4                    // 
#define PI_CS_MUX_2_ADDR               410 + PI_BASE_ADDR  // 
#define PI_CS_MUX_2_OFFSET             8                    // 
#define PI_CS_MUX_2_WIDTH              4                    // 
#define PI_CS_MUX_3_ADDR               410 + PI_BASE_ADDR  // 
#define PI_CS_MUX_3_OFFSET             16                   // 
#define PI_CS_MUX_3_WIDTH              4                    // 
#define PI_CS_WIDTH                    2                    // 
#define PI_CS_WRDATA_LAT_WIDTH         8                    // 
#define PI_CTL_REG_ADDR_WIDTH          11                   // 
#define PI_CTRLUPD_REQ_PER_AREF_EN_ADDR 214 + PI_BASE_ADDR  // 
#define PI_CTRLUPD_REQ_PER_AREF_EN_OFFSET 8                    // 
#define PI_CTRLUPD_REQ_PER_AREF_EN_WIDTH 1                    // 
#define PI_CUST_PATT_IDX_WIDTH         2                    // 
#define PI_CUSTOM_PATT0_ADDR           94 + PI_BASE_ADDR   // 
#define PI_CUSTOM_PATT0_OFFSET         0                    // 
#define PI_CUSTOM_PATT0_WIDTH          16                   // 
#define PI_CUSTOM_PATT1_ADDR           94 + PI_BASE_ADDR   // 
#define PI_CUSTOM_PATT1_OFFSET         16                   // 
#define PI_CUSTOM_PATT1_WIDTH          16                   // 
#define PI_CUSTOM_PATT2_ADDR           95 + PI_BASE_ADDR   // 
#define PI_CUSTOM_PATT2_OFFSET         0                    // 
#define PI_CUSTOM_PATT2_WIDTH          16                   // 
#define PI_CUSTOM_PATT3_ADDR           95 + PI_BASE_ADDR   // 
#define PI_CUSTOM_PATT3_OFFSET         16                   // 
#define PI_CUSTOM_PATT3_WIDTH          16                   // 
#define PI_CUSTOM_PATT_WIDTH           16                   // 
#define PI_DARRAY0_0_ADDR              1130 + PI_BASE_ADDR // 
#define PI_DARRAY0_0_MAP_ADDR          1339 + PI_BASE_ADDR // 
#define PI_DARRAY0_0_MAP_OFFSET        0                    // 
#define PI_DARRAY0_0_MAP_WIDTH         8                    // 
#define PI_DARRAY0_0_OFFSET            16                   // 
#define PI_DARRAY0_0_WIDTH             8                    // 
#define PI_DARRAY0_1_ADDR              1130 + PI_BASE_ADDR // 
#define PI_DARRAY0_1_MAP_ADDR          1339 + PI_BASE_ADDR // 
#define PI_DARRAY0_1_MAP_OFFSET        8                    // 
#define PI_DARRAY0_1_MAP_WIDTH         8                    // 
#define PI_DARRAY0_1_OFFSET            24                   // 
#define PI_DARRAY0_1_WIDTH             8                    // 
#define PI_DARRAY0_2_ADDR              1131 + PI_BASE_ADDR // 
#define PI_DARRAY0_2_MAP_ADDR          1339 + PI_BASE_ADDR // 
#define PI_DARRAY0_2_MAP_OFFSET        16                   // 
#define PI_DARRAY0_2_MAP_WIDTH         8                    // 
#define PI_DARRAY0_2_OFFSET            0                    // 
#define PI_DARRAY0_2_WIDTH             8                    // 
#define PI_DARRAY0_3_ADDR              1131 + PI_BASE_ADDR // 
#define PI_DARRAY0_3_MAP_ADDR          1339 + PI_BASE_ADDR // 
#define PI_DARRAY0_3_MAP_OFFSET        24                   // 
#define PI_DARRAY0_3_MAP_WIDTH         8                    // 
#define PI_DARRAY0_3_OFFSET            8                    // 
#define PI_DARRAY0_3_WIDTH             8                    // 
#define PI_DARRAY0_4_ADDR              1131 + PI_BASE_ADDR // 
#define PI_DARRAY0_4_MAP_ADDR          1340 + PI_BASE_ADDR // 
#define PI_DARRAY0_4_MAP_OFFSET        0                    // 
#define PI_DARRAY0_4_MAP_WIDTH         8                    // 
#define PI_DARRAY0_4_OFFSET            16                   // 
#define PI_DARRAY0_4_WIDTH             8                    // 
#define PI_DARRAY0_5_ADDR              1131 + PI_BASE_ADDR // 
#define PI_DARRAY0_5_MAP_ADDR          1340 + PI_BASE_ADDR // 
#define PI_DARRAY0_5_MAP_OFFSET        8                    // 
#define PI_DARRAY0_5_MAP_WIDTH         8                    // 
#define PI_DARRAY0_5_OFFSET            24                   // 
#define PI_DARRAY0_5_WIDTH             8                    // 
#define PI_DARRAY0_6_ADDR              1132 + PI_BASE_ADDR // 
#define PI_DARRAY0_6_MAP_ADDR          1340 + PI_BASE_ADDR // 
#define PI_DARRAY0_6_MAP_OFFSET        16                   // 
#define PI_DARRAY0_6_MAP_WIDTH         8                    // 
#define PI_DARRAY0_6_OFFSET            0                    // 
#define PI_DARRAY0_6_WIDTH             8                    // 
#define PI_DARRAY0_7_ADDR              1132 + PI_BASE_ADDR // 
#define PI_DARRAY0_7_MAP_ADDR          1340 + PI_BASE_ADDR // 
#define PI_DARRAY0_7_MAP_OFFSET        24                   // 
#define PI_DARRAY0_7_MAP_WIDTH         8                    // 
#define PI_DARRAY0_7_OFFSET            8                    // 
#define PI_DARRAY0_7_WIDTH             8                    // 
#define PI_DARRAY0_8_ADDR              1132 + PI_BASE_ADDR // 
#define PI_DARRAY0_8_MAP_ADDR          1341 + PI_BASE_ADDR // 
#define PI_DARRAY0_8_MAP_OFFSET        0                    // 
#define PI_DARRAY0_8_MAP_WIDTH         8                    // 
#define PI_DARRAY0_8_OFFSET            16                   // 
#define PI_DARRAY0_8_WIDTH             8                    // 
#define PI_DARRAY0_9_ADDR              1132 + PI_BASE_ADDR // 
#define PI_DARRAY0_9_MAP_ADDR          1341 + PI_BASE_ADDR // 
#define PI_DARRAY0_9_MAP_OFFSET        8                    // 
#define PI_DARRAY0_9_MAP_WIDTH         8                    // 
#define PI_DARRAY0_9_OFFSET            24                   // 
#define PI_DARRAY0_9_WIDTH             8                    // 
#define PI_DARRAY0_10_ADDR             1133 + PI_BASE_ADDR // 
#define PI_DARRAY0_10_MAP_ADDR         1341 + PI_BASE_ADDR // 
#define PI_DARRAY0_10_MAP_OFFSET       16                   // 
#define PI_DARRAY0_10_MAP_WIDTH        8                    // 
#define PI_DARRAY0_10_OFFSET           0                    // 
#define PI_DARRAY0_10_WIDTH            8                    // 
#define PI_DARRAY0_11_ADDR             1133 + PI_BASE_ADDR // 
#define PI_DARRAY0_11_MAP_ADDR         1341 + PI_BASE_ADDR // 
#define PI_DARRAY0_11_MAP_OFFSET       24                   // 
#define PI_DARRAY0_11_MAP_WIDTH        8                    // 
#define PI_DARRAY0_11_OFFSET           8                    // 
#define PI_DARRAY0_11_WIDTH            8                    // 
#define PI_DARRAY0_12_ADDR             1133 + PI_BASE_ADDR // 
#define PI_DARRAY0_12_MAP_ADDR         1342 + PI_BASE_ADDR // 
#define PI_DARRAY0_12_MAP_OFFSET       0                    // 
#define PI_DARRAY0_12_MAP_WIDTH        8                    // 
#define PI_DARRAY0_12_OFFSET           16                   // 
#define PI_DARRAY0_12_WIDTH            8                    // 
#define PI_DARRAY0_13_ADDR             1133 + PI_BASE_ADDR // 
#define PI_DARRAY0_13_MAP_ADDR         1342 + PI_BASE_ADDR // 
#define PI_DARRAY0_13_MAP_OFFSET       8                    // 
#define PI_DARRAY0_13_MAP_WIDTH        8                    // 
#define PI_DARRAY0_13_OFFSET           24                   // 
#define PI_DARRAY0_13_WIDTH            8                    // 
#define PI_DARRAY0_14_ADDR             1134 + PI_BASE_ADDR // 
#define PI_DARRAY0_14_MAP_ADDR         1342 + PI_BASE_ADDR // 
#define PI_DARRAY0_14_MAP_OFFSET       16                   // 
#define PI_DARRAY0_14_MAP_WIDTH        8                    // 
#define PI_DARRAY0_14_OFFSET           0                    // 
#define PI_DARRAY0_14_WIDTH            8                    // 
#define PI_DARRAY0_15_ADDR             1134 + PI_BASE_ADDR // 
#define PI_DARRAY0_15_MAP_ADDR         1342 + PI_BASE_ADDR // 
#define PI_DARRAY0_15_MAP_OFFSET       24                   // 
#define PI_DARRAY0_15_MAP_WIDTH        8                    // 
#define PI_DARRAY0_15_OFFSET           8                    // 
#define PI_DARRAY0_15_WIDTH            8                    // 
#define PI_DARRAY0_16_ADDR             1134 + PI_BASE_ADDR // 
#define PI_DARRAY0_16_MAP_ADDR         1343 + PI_BASE_ADDR // 
#define PI_DARRAY0_16_MAP_OFFSET       0                    // 
#define PI_DARRAY0_16_MAP_WIDTH        8                    // 
#define PI_DARRAY0_16_OFFSET           16                   // 
#define PI_DARRAY0_16_WIDTH            8                    // 
#define PI_DARRAY0_17_ADDR             1134 + PI_BASE_ADDR // 
#define PI_DARRAY0_17_MAP_ADDR         1343 + PI_BASE_ADDR // 
#define PI_DARRAY0_17_MAP_OFFSET       8                    // 
#define PI_DARRAY0_17_MAP_WIDTH        8                    // 
#define PI_DARRAY0_17_OFFSET           24                   // 
#define PI_DARRAY0_17_WIDTH            8                    // 
#define PI_DARRAY0_18_ADDR             1135 + PI_BASE_ADDR // 
#define PI_DARRAY0_18_MAP_ADDR         1343 + PI_BASE_ADDR // 
#define PI_DARRAY0_18_MAP_OFFSET       16                   // 
#define PI_DARRAY0_18_MAP_WIDTH        8                    // 
#define PI_DARRAY0_18_OFFSET           0                    // 
#define PI_DARRAY0_18_WIDTH            8                    // 
#define PI_DARRAY0_19_ADDR             1135 + PI_BASE_ADDR // 
#define PI_DARRAY0_19_MAP_ADDR         1343 + PI_BASE_ADDR // 
#define PI_DARRAY0_19_MAP_OFFSET       24                   // 
#define PI_DARRAY0_19_MAP_WIDTH        8                    // 
#define PI_DARRAY0_19_OFFSET           8                    // 
#define PI_DARRAY0_19_WIDTH            8                    // 
#define PI_DARRAY0_20_ADDR             1135 + PI_BASE_ADDR // 
#define PI_DARRAY0_20_MAP_ADDR         1344 + PI_BASE_ADDR // 
#define PI_DARRAY0_20_MAP_OFFSET       0                    // 
#define PI_DARRAY0_20_MAP_WIDTH        8                    // 
#define PI_DARRAY0_20_OFFSET           16                   // 
#define PI_DARRAY0_20_WIDTH            8                    // 
#define PI_DARRAY0_21_ADDR             1135 + PI_BASE_ADDR // 
#define PI_DARRAY0_21_MAP_ADDR         1344 + PI_BASE_ADDR // 
#define PI_DARRAY0_21_MAP_OFFSET       8                    // 
#define PI_DARRAY0_21_MAP_WIDTH        8                    // 
#define PI_DARRAY0_21_OFFSET           24                   // 
#define PI_DARRAY0_21_WIDTH            8                    // 
#define PI_DARRAY0_22_ADDR             1136 + PI_BASE_ADDR // 
#define PI_DARRAY0_22_MAP_ADDR         1344 + PI_BASE_ADDR // 
#define PI_DARRAY0_22_MAP_OFFSET       16                   // 
#define PI_DARRAY0_22_MAP_WIDTH        8                    // 
#define PI_DARRAY0_22_OFFSET           0                    // 
#define PI_DARRAY0_22_WIDTH            8                    // 
#define PI_DARRAY0_23_ADDR             1136 + PI_BASE_ADDR // 
#define PI_DARRAY0_23_MAP_ADDR         1344 + PI_BASE_ADDR // 
#define PI_DARRAY0_23_MAP_OFFSET       24                   // 
#define PI_DARRAY0_23_MAP_WIDTH        8                    // 
#define PI_DARRAY0_23_OFFSET           8                    // 
#define PI_DARRAY0_23_WIDTH            8                    // 
#define PI_DARRAY0_24_ADDR             1136 + PI_BASE_ADDR // 
#define PI_DARRAY0_24_MAP_ADDR         1345 + PI_BASE_ADDR // 
#define PI_DARRAY0_24_MAP_OFFSET       0                    // 
#define PI_DARRAY0_24_MAP_WIDTH        8                    // 
#define PI_DARRAY0_24_OFFSET           16                   // 
#define PI_DARRAY0_24_WIDTH            8                    // 
#define PI_DARRAY0_25_ADDR             1136 + PI_BASE_ADDR // 
#define PI_DARRAY0_25_MAP_ADDR         1345 + PI_BASE_ADDR // 
#define PI_DARRAY0_25_MAP_OFFSET       8                    // 
#define PI_DARRAY0_25_MAP_WIDTH        8                    // 
#define PI_DARRAY0_25_OFFSET           24                   // 
#define PI_DARRAY0_25_WIDTH            8                    // 
#define PI_DARRAY0_26_ADDR             1137 + PI_BASE_ADDR // 
#define PI_DARRAY0_26_MAP_ADDR         1345 + PI_BASE_ADDR // 
#define PI_DARRAY0_26_MAP_OFFSET       16                   // 
#define PI_DARRAY0_26_MAP_WIDTH        8                    // 
#define PI_DARRAY0_26_OFFSET           0                    // 
#define PI_DARRAY0_26_WIDTH            8                    // 
#define PI_DARRAY0_27_ADDR             1137 + PI_BASE_ADDR // 
#define PI_DARRAY0_27_MAP_ADDR         1345 + PI_BASE_ADDR // 
#define PI_DARRAY0_27_MAP_OFFSET       24                   // 
#define PI_DARRAY0_27_MAP_WIDTH        8                    // 
#define PI_DARRAY0_27_OFFSET           8                    // 
#define PI_DARRAY0_27_WIDTH            8                    // 
#define PI_DARRAY0_28_ADDR             1137 + PI_BASE_ADDR // 
#define PI_DARRAY0_28_MAP_ADDR         1346 + PI_BASE_ADDR // 
#define PI_DARRAY0_28_MAP_OFFSET       0                    // 
#define PI_DARRAY0_28_MAP_WIDTH        8                    // 
#define PI_DARRAY0_28_OFFSET           16                   // 
#define PI_DARRAY0_28_WIDTH            8                    // 
#define PI_DARRAY0_29_ADDR             1137 + PI_BASE_ADDR // 
#define PI_DARRAY0_29_MAP_ADDR         1346 + PI_BASE_ADDR // 
#define PI_DARRAY0_29_MAP_OFFSET       8                    // 
#define PI_DARRAY0_29_MAP_WIDTH        8                    // 
#define PI_DARRAY0_29_OFFSET           24                   // 
#define PI_DARRAY0_29_WIDTH            8                    // 
#define PI_DARRAY0_30_ADDR             1138 + PI_BASE_ADDR // 
#define PI_DARRAY0_30_MAP_ADDR         1346 + PI_BASE_ADDR // 
#define PI_DARRAY0_30_MAP_OFFSET       16                   // 
#define PI_DARRAY0_30_MAP_WIDTH        8                    // 
#define PI_DARRAY0_30_OFFSET           0                    // 
#define PI_DARRAY0_30_WIDTH            8                    // 
#define PI_DARRAY0_31_ADDR             1138 + PI_BASE_ADDR // 
#define PI_DARRAY0_31_MAP_ADDR         1346 + PI_BASE_ADDR // 
#define PI_DARRAY0_31_MAP_OFFSET       24                   // 
#define PI_DARRAY0_31_MAP_WIDTH        8                    // 
#define PI_DARRAY0_31_OFFSET           8                    // 
#define PI_DARRAY0_31_WIDTH            8                    // 
#define PI_DARRAY0_32_ADDR             1138 + PI_BASE_ADDR // 
#define PI_DARRAY0_32_MAP_ADDR         1347 + PI_BASE_ADDR // 
#define PI_DARRAY0_32_MAP_OFFSET       0                    // 
#define PI_DARRAY0_32_MAP_WIDTH        8                    // 
#define PI_DARRAY0_32_OFFSET           16                   // 
#define PI_DARRAY0_32_WIDTH            8                    // 
#define PI_DARRAY0_33_ADDR             1138 + PI_BASE_ADDR // 
#define PI_DARRAY0_33_MAP_ADDR         1347 + PI_BASE_ADDR // 
#define PI_DARRAY0_33_MAP_OFFSET       8                    // 
#define PI_DARRAY0_33_MAP_WIDTH        8                    // 
#define PI_DARRAY0_33_OFFSET           24                   // 
#define PI_DARRAY0_33_WIDTH            8                    // 
#define PI_DARRAY0_34_ADDR             1139 + PI_BASE_ADDR // 
#define PI_DARRAY0_34_MAP_ADDR         1347 + PI_BASE_ADDR // 
#define PI_DARRAY0_34_MAP_OFFSET       16                   // 
#define PI_DARRAY0_34_MAP_WIDTH        8                    // 
#define PI_DARRAY0_34_OFFSET           0                    // 
#define PI_DARRAY0_34_WIDTH            8                    // 
#define PI_DARRAY0_35_ADDR             1139 + PI_BASE_ADDR // 
#define PI_DARRAY0_35_MAP_ADDR         1347 + PI_BASE_ADDR // 
#define PI_DARRAY0_35_MAP_OFFSET       24                   // 
#define PI_DARRAY0_35_MAP_WIDTH        8                    // 
#define PI_DARRAY0_35_OFFSET           8                    // 
#define PI_DARRAY0_35_WIDTH            8                    // 
#define PI_DARRAY0_36_ADDR             1139 + PI_BASE_ADDR // 
#define PI_DARRAY0_36_MAP_ADDR         1348 + PI_BASE_ADDR // 
#define PI_DARRAY0_36_MAP_OFFSET       0                    // 
#define PI_DARRAY0_36_MAP_WIDTH        8                    // 
#define PI_DARRAY0_36_OFFSET           16                   // 
#define PI_DARRAY0_36_WIDTH            8                    // 
#define PI_DARRAY0_37_ADDR             1139 + PI_BASE_ADDR // 
#define PI_DARRAY0_37_MAP_ADDR         1348 + PI_BASE_ADDR // 
#define PI_DARRAY0_37_MAP_OFFSET       8                    // 
#define PI_DARRAY0_37_MAP_WIDTH        8                    // 
#define PI_DARRAY0_37_OFFSET           24                   // 
#define PI_DARRAY0_37_WIDTH            8                    // 
#define PI_DARRAY0_38_ADDR             1140 + PI_BASE_ADDR // 
#define PI_DARRAY0_38_MAP_ADDR         1348 + PI_BASE_ADDR // 
#define PI_DARRAY0_38_MAP_OFFSET       16                   // 
#define PI_DARRAY0_38_MAP_WIDTH        8                    // 
#define PI_DARRAY0_38_OFFSET           0                    // 
#define PI_DARRAY0_38_WIDTH            8                    // 
#define PI_DARRAY0_39_ADDR             1140 + PI_BASE_ADDR // 
#define PI_DARRAY0_39_MAP_ADDR         1348 + PI_BASE_ADDR // 
#define PI_DARRAY0_39_MAP_OFFSET       24                   // 
#define PI_DARRAY0_39_MAP_WIDTH        8                    // 
#define PI_DARRAY0_39_OFFSET           8                    // 
#define PI_DARRAY0_39_WIDTH            8                    // 
#define PI_DARRAY0_40_ADDR             1140 + PI_BASE_ADDR // 
#define PI_DARRAY0_40_MAP_ADDR         1349 + PI_BASE_ADDR // 
#define PI_DARRAY0_40_MAP_OFFSET       0                    // 
#define PI_DARRAY0_40_MAP_WIDTH        8                    // 
#define PI_DARRAY0_40_OFFSET           16                   // 
#define PI_DARRAY0_40_WIDTH            8                    // 
#define PI_DARRAY0_41_ADDR             1140 + PI_BASE_ADDR // 
#define PI_DARRAY0_41_MAP_ADDR         1349 + PI_BASE_ADDR // 
#define PI_DARRAY0_41_MAP_OFFSET       8                    // 
#define PI_DARRAY0_41_MAP_WIDTH        8                    // 
#define PI_DARRAY0_41_OFFSET           24                   // 
#define PI_DARRAY0_41_WIDTH            8                    // 
#define PI_DARRAY0_42_ADDR             1141 + PI_BASE_ADDR // 
#define PI_DARRAY0_42_MAP_ADDR         1349 + PI_BASE_ADDR // 
#define PI_DARRAY0_42_MAP_OFFSET       16                   // 
#define PI_DARRAY0_42_MAP_WIDTH        8                    // 
#define PI_DARRAY0_42_OFFSET           0                    // 
#define PI_DARRAY0_42_WIDTH            8                    // 
#define PI_DARRAY0_43_ADDR             1141 + PI_BASE_ADDR // 
#define PI_DARRAY0_43_MAP_ADDR         1349 + PI_BASE_ADDR // 
#define PI_DARRAY0_43_MAP_OFFSET       24                   // 
#define PI_DARRAY0_43_MAP_WIDTH        8                    // 
#define PI_DARRAY0_43_OFFSET           8                    // 
#define PI_DARRAY0_43_WIDTH            8                    // 
#define PI_DARRAY0_44_ADDR             1141 + PI_BASE_ADDR // 
#define PI_DARRAY0_44_MAP_ADDR         1350 + PI_BASE_ADDR // 
#define PI_DARRAY0_44_MAP_OFFSET       0                    // 
#define PI_DARRAY0_44_MAP_WIDTH        8                    // 
#define PI_DARRAY0_44_OFFSET           16                   // 
#define PI_DARRAY0_44_WIDTH            8                    // 
#define PI_DARRAY0_45_ADDR             1141 + PI_BASE_ADDR // 
#define PI_DARRAY0_45_MAP_ADDR         1350 + PI_BASE_ADDR // 
#define PI_DARRAY0_45_MAP_OFFSET       8                    // 
#define PI_DARRAY0_45_MAP_WIDTH        8                    // 
#define PI_DARRAY0_45_OFFSET           24                   // 
#define PI_DARRAY0_45_WIDTH            8                    // 
#define PI_DARRAY0_46_ADDR             1142 + PI_BASE_ADDR // 
#define PI_DARRAY0_46_MAP_ADDR         1350 + PI_BASE_ADDR // 
#define PI_DARRAY0_46_MAP_OFFSET       16                   // 
#define PI_DARRAY0_46_MAP_WIDTH        8                    // 
#define PI_DARRAY0_46_OFFSET           0                    // 
#define PI_DARRAY0_46_WIDTH            8                    // 
#define PI_DARRAY0_47_ADDR             1142 + PI_BASE_ADDR // 
#define PI_DARRAY0_47_MAP_ADDR         1350 + PI_BASE_ADDR // 
#define PI_DARRAY0_47_MAP_OFFSET       24                   // 
#define PI_DARRAY0_47_MAP_WIDTH        8                    // 
#define PI_DARRAY0_47_OFFSET           8                    // 
#define PI_DARRAY0_47_WIDTH            8                    // 
#define PI_DARRAY0_48_ADDR             1142 + PI_BASE_ADDR // 
#define PI_DARRAY0_48_MAP_ADDR         1351 + PI_BASE_ADDR // 
#define PI_DARRAY0_48_MAP_OFFSET       0                    // 
#define PI_DARRAY0_48_MAP_WIDTH        8                    // 
#define PI_DARRAY0_48_OFFSET           16                   // 
#define PI_DARRAY0_48_WIDTH            8                    // 
#define PI_DARRAY0_49_ADDR             1142 + PI_BASE_ADDR // 
#define PI_DARRAY0_49_MAP_ADDR         1351 + PI_BASE_ADDR // 
#define PI_DARRAY0_49_MAP_OFFSET       8                    // 
#define PI_DARRAY0_49_MAP_WIDTH        8                    // 
#define PI_DARRAY0_49_OFFSET           24                   // 
#define PI_DARRAY0_49_WIDTH            8                    // 
#define PI_DARRAY0_50_ADDR             1143 + PI_BASE_ADDR // 
#define PI_DARRAY0_50_MAP_ADDR         1351 + PI_BASE_ADDR // 
#define PI_DARRAY0_50_MAP_OFFSET       16                   // 
#define PI_DARRAY0_50_MAP_WIDTH        8                    // 
#define PI_DARRAY0_50_OFFSET           0                    // 
#define PI_DARRAY0_50_WIDTH            8                    // 
#define PI_DARRAY0_51_ADDR             1143 + PI_BASE_ADDR // 
#define PI_DARRAY0_51_MAP_ADDR         1351 + PI_BASE_ADDR // 
#define PI_DARRAY0_51_MAP_OFFSET       24                   // 
#define PI_DARRAY0_51_MAP_WIDTH        8                    // 
#define PI_DARRAY0_51_OFFSET           8                    // 
#define PI_DARRAY0_51_WIDTH            8                    // 
#define PI_DARRAY0_52_ADDR             1143 + PI_BASE_ADDR // 
#define PI_DARRAY0_52_MAP_ADDR         1352 + PI_BASE_ADDR // 
#define PI_DARRAY0_52_MAP_OFFSET       0                    // 
#define PI_DARRAY0_52_MAP_WIDTH        8                    // 
#define PI_DARRAY0_52_OFFSET           16                   // 
#define PI_DARRAY0_52_WIDTH            8                    // 
#define PI_DARRAY0_53_ADDR             1143 + PI_BASE_ADDR // 
#define PI_DARRAY0_53_MAP_ADDR         1352 + PI_BASE_ADDR // 
#define PI_DARRAY0_53_MAP_OFFSET       8                    // 
#define PI_DARRAY0_53_MAP_WIDTH        8                    // 
#define PI_DARRAY0_53_OFFSET           24                   // 
#define PI_DARRAY0_53_WIDTH            8                    // 
#define PI_DARRAY0_54_ADDR             1144 + PI_BASE_ADDR // 
#define PI_DARRAY0_54_MAP_ADDR         1352 + PI_BASE_ADDR // 
#define PI_DARRAY0_54_MAP_OFFSET       16                   // 
#define PI_DARRAY0_54_MAP_WIDTH        8                    // 
#define PI_DARRAY0_54_OFFSET           0                    // 
#define PI_DARRAY0_54_WIDTH            8                    // 
#define PI_DARRAY0_55_ADDR             1144 + PI_BASE_ADDR // 
#define PI_DARRAY0_55_MAP_ADDR         1352 + PI_BASE_ADDR // 
#define PI_DARRAY0_55_MAP_OFFSET       24                   // 
#define PI_DARRAY0_55_MAP_WIDTH        8                    // 
#define PI_DARRAY0_55_OFFSET           8                    // 
#define PI_DARRAY0_55_WIDTH            8                    // 
#define PI_DARRAY0_56_ADDR             1144 + PI_BASE_ADDR // 
#define PI_DARRAY0_56_MAP_ADDR         1353 + PI_BASE_ADDR // 
#define PI_DARRAY0_56_MAP_OFFSET       0                    // 
#define PI_DARRAY0_56_MAP_WIDTH        8                    // 
#define PI_DARRAY0_56_OFFSET           16                   // 
#define PI_DARRAY0_56_WIDTH            8                    // 
#define PI_DARRAY0_57_ADDR             1144 + PI_BASE_ADDR // 
#define PI_DARRAY0_57_MAP_ADDR         1353 + PI_BASE_ADDR // 
#define PI_DARRAY0_57_MAP_OFFSET       8                    // 
#define PI_DARRAY0_57_MAP_WIDTH        8                    // 
#define PI_DARRAY0_57_OFFSET           24                   // 
#define PI_DARRAY0_57_WIDTH            8                    // 
#define PI_DARRAY0_58_ADDR             1145 + PI_BASE_ADDR // 
#define PI_DARRAY0_58_MAP_ADDR         1353 + PI_BASE_ADDR // 
#define PI_DARRAY0_58_MAP_OFFSET       16                   // 
#define PI_DARRAY0_58_MAP_WIDTH        8                    // 
#define PI_DARRAY0_58_OFFSET           0                    // 
#define PI_DARRAY0_58_WIDTH            8                    // 
#define PI_DARRAY0_59_ADDR             1145 + PI_BASE_ADDR // 
#define PI_DARRAY0_59_MAP_ADDR         1353 + PI_BASE_ADDR // 
#define PI_DARRAY0_59_MAP_OFFSET       24                   // 
#define PI_DARRAY0_59_MAP_WIDTH        8                    // 
#define PI_DARRAY0_59_OFFSET           8                    // 
#define PI_DARRAY0_59_WIDTH            8                    // 
#define PI_DARRAY0_60_ADDR             1145 + PI_BASE_ADDR // 
#define PI_DARRAY0_60_MAP_ADDR         1354 + PI_BASE_ADDR // 
#define PI_DARRAY0_60_MAP_OFFSET       0                    // 
#define PI_DARRAY0_60_MAP_WIDTH        8                    // 
#define PI_DARRAY0_60_OFFSET           16                   // 
#define PI_DARRAY0_60_WIDTH            8                    // 
#define PI_DARRAY0_61_ADDR             1145 + PI_BASE_ADDR // 
#define PI_DARRAY0_61_MAP_ADDR         1354 + PI_BASE_ADDR // 
#define PI_DARRAY0_61_MAP_OFFSET       8                    // 
#define PI_DARRAY0_61_MAP_WIDTH        8                    // 
#define PI_DARRAY0_61_OFFSET           24                   // 
#define PI_DARRAY0_61_WIDTH            8                    // 
#define PI_DARRAY0_62_ADDR             1146 + PI_BASE_ADDR // 
#define PI_DARRAY0_62_MAP_ADDR         1354 + PI_BASE_ADDR // 
#define PI_DARRAY0_62_MAP_OFFSET       16                   // 
#define PI_DARRAY0_62_MAP_WIDTH        8                    // 
#define PI_DARRAY0_62_OFFSET           0                    // 
#define PI_DARRAY0_62_WIDTH            8                    // 
#define PI_DARRAY0_63_ADDR             1146 + PI_BASE_ADDR // 
#define PI_DARRAY0_63_MAP_ADDR         1354 + PI_BASE_ADDR // 
#define PI_DARRAY0_63_MAP_OFFSET       24                   // 
#define PI_DARRAY0_63_MAP_WIDTH        8                    // 
#define PI_DARRAY0_63_OFFSET           8                    // 
#define PI_DARRAY0_63_WIDTH            8                    // 
#define PI_DARRAY0_64_ADDR             1147 + PI_BASE_ADDR // 
#define PI_DARRAY0_64_MAP_ADDR         1355 + PI_BASE_ADDR // 
#define PI_DARRAY0_64_MAP_OFFSET       0                    // 
#define PI_DARRAY0_64_MAP_WIDTH        8                    // 
#define PI_DARRAY0_64_OFFSET           0                    // 
#define PI_DARRAY0_64_WIDTH            256                  // 
#define PI_DARRAY0_65_ADDR             1155 + PI_BASE_ADDR // 
#define PI_DARRAY0_65_MAP_ADDR         1355 + PI_BASE_ADDR // 
#define PI_DARRAY0_65_MAP_OFFSET       8                    // 
#define PI_DARRAY0_65_MAP_WIDTH        8                    // 
#define PI_DARRAY0_65_OFFSET           0                    // 
#define PI_DARRAY0_65_WIDTH            256                  // 
#define PI_DARRAY0_66_ADDR             1163 + PI_BASE_ADDR // 
#define PI_DARRAY0_66_MAP_ADDR         1355 + PI_BASE_ADDR // 
#define PI_DARRAY0_66_MAP_OFFSET       16                   // 
#define PI_DARRAY0_66_MAP_WIDTH        8                    // 
#define PI_DARRAY0_66_OFFSET           0                    // 
#define PI_DARRAY0_66_WIDTH            256                  // 
#define PI_DARRAY0_67_ADDR             1171 + PI_BASE_ADDR // 
#define PI_DARRAY0_67_MAP_ADDR         1355 + PI_BASE_ADDR // 
#define PI_DARRAY0_67_MAP_OFFSET       24                   // 
#define PI_DARRAY0_67_MAP_WIDTH        8                    // 
#define PI_DARRAY0_67_OFFSET           0                    // 
#define PI_DARRAY0_67_WIDTH            256                  // 
#define PI_DARRAY0_68_ADDR             1179 + PI_BASE_ADDR // 
#define PI_DARRAY0_68_MAP_ADDR         1356 + PI_BASE_ADDR // 
#define PI_DARRAY0_68_MAP_OFFSET       0                    // 
#define PI_DARRAY0_68_MAP_WIDTH        8                    // 
#define PI_DARRAY0_68_OFFSET           0                    // 
#define PI_DARRAY0_68_WIDTH            256                  // 
#define PI_DARRAY0_69_ADDR             1187 + PI_BASE_ADDR // 
#define PI_DARRAY0_69_MAP_ADDR         1356 + PI_BASE_ADDR // 
#define PI_DARRAY0_69_MAP_OFFSET       8                    // 
#define PI_DARRAY0_69_MAP_WIDTH        8                    // 
#define PI_DARRAY0_69_OFFSET           0                    // 
#define PI_DARRAY0_69_WIDTH            256                  // 
#define PI_DARRAY0_70_ADDR             1195 + PI_BASE_ADDR // 
#define PI_DARRAY0_70_MAP_ADDR         1356 + PI_BASE_ADDR // 
#define PI_DARRAY0_70_MAP_OFFSET       16                   // 
#define PI_DARRAY0_70_MAP_WIDTH        8                    // 
#define PI_DARRAY0_70_OFFSET           0                    // 
#define PI_DARRAY0_70_WIDTH            256                  // 
#define PI_DARRAY0_71_ADDR             1203 + PI_BASE_ADDR // 
#define PI_DARRAY0_71_MAP_ADDR         1356 + PI_BASE_ADDR // 
#define PI_DARRAY0_71_MAP_OFFSET       24                   // 
#define PI_DARRAY0_71_MAP_WIDTH        8                    // 
#define PI_DARRAY0_71_OFFSET           0                    // 
#define PI_DARRAY0_71_WIDTH            256                  // 
#define PI_DARRAY0_72_ADDR             1211 + PI_BASE_ADDR // 
#define PI_DARRAY0_72_MAP_ADDR         1357 + PI_BASE_ADDR // 
#define PI_DARRAY0_72_MAP_OFFSET       0                    // 
#define PI_DARRAY0_72_MAP_WIDTH        8                    // 
#define PI_DARRAY0_72_OFFSET           0                    // 
#define PI_DARRAY0_72_WIDTH            32                   // 
#define PI_DARRAY0_73_ADDR             1212 + PI_BASE_ADDR // 
#define PI_DARRAY0_73_MAP_ADDR         1357 + PI_BASE_ADDR // 
#define PI_DARRAY0_73_MAP_OFFSET       8                    // 
#define PI_DARRAY0_73_MAP_WIDTH        8                    // 
#define PI_DARRAY0_73_OFFSET           0                    // 
#define PI_DARRAY0_73_WIDTH            32                   // 
#define PI_DARRAY0_74_ADDR             1213 + PI_BASE_ADDR // 
#define PI_DARRAY0_74_MAP_ADDR         1357 + PI_BASE_ADDR // 
#define PI_DARRAY0_74_MAP_OFFSET       16                   // 
#define PI_DARRAY0_74_MAP_WIDTH        8                    // 
#define PI_DARRAY0_74_OFFSET           0                    // 
#define PI_DARRAY0_74_WIDTH            32                   // 
#define PI_DARRAY0_75_ADDR             1214 + PI_BASE_ADDR // 
#define PI_DARRAY0_75_MAP_ADDR         1357 + PI_BASE_ADDR // 
#define PI_DARRAY0_75_MAP_OFFSET       24                   // 
#define PI_DARRAY0_75_MAP_WIDTH        8                    // 
#define PI_DARRAY0_75_OFFSET           0                    // 
#define PI_DARRAY0_75_WIDTH            32                   // 
#define PI_DARRAY0_76_ADDR             1215 + PI_BASE_ADDR // 
#define PI_DARRAY0_76_MAP_ADDR         1358 + PI_BASE_ADDR // 
#define PI_DARRAY0_76_MAP_OFFSET       0                    // 
#define PI_DARRAY0_76_MAP_WIDTH        8                    // 
#define PI_DARRAY0_76_OFFSET           0                    // 
#define PI_DARRAY0_76_WIDTH            32                   // 
#define PI_DARRAY0_77_ADDR             1216 + PI_BASE_ADDR // 
#define PI_DARRAY0_77_MAP_ADDR         1358 + PI_BASE_ADDR // 
#define PI_DARRAY0_77_MAP_OFFSET       8                    // 
#define PI_DARRAY0_77_MAP_WIDTH        8                    // 
#define PI_DARRAY0_77_OFFSET           0                    // 
#define PI_DARRAY0_77_WIDTH            32                   // 
#define PI_DARRAY0_78_ADDR             1217 + PI_BASE_ADDR // 
#define PI_DARRAY0_78_MAP_ADDR         1358 + PI_BASE_ADDR // 
#define PI_DARRAY0_78_MAP_OFFSET       16                   // 
#define PI_DARRAY0_78_MAP_WIDTH        8                    // 
#define PI_DARRAY0_78_OFFSET           0                    // 
#define PI_DARRAY0_78_WIDTH            32                   // 
#define PI_DARRAY0_79_ADDR             1218 + PI_BASE_ADDR // 
#define PI_DARRAY0_79_MAP_ADDR         1358 + PI_BASE_ADDR // 
#define PI_DARRAY0_79_MAP_OFFSET       24                   // 
#define PI_DARRAY0_79_MAP_WIDTH        8                    // 
#define PI_DARRAY0_79_OFFSET           0                    // 
#define PI_DARRAY0_79_WIDTH            32                   // 
#define PI_DARRAY0_MAP_WIDTH           8                    // 
#define PI_DARRAY3_0_CS0_F0_ADDR       1219 + PI_BASE_ADDR // 
#define PI_DARRAY3_0_CS0_F0_OFFSET     0                    // 
#define PI_DARRAY3_0_CS0_F0_WIDTH      8                    // 
#define PI_DARRAY3_0_CS0_F1_ADDR       1229 + PI_BASE_ADDR // 
#define PI_DARRAY3_0_CS0_F1_OFFSET     0                    // 
#define PI_DARRAY3_0_CS0_F1_WIDTH      8                    // 
#define PI_DARRAY3_0_CS0_F2_ADDR       1239 + PI_BASE_ADDR // 
#define PI_DARRAY3_0_CS0_F2_OFFSET     0                    // 
#define PI_DARRAY3_0_CS0_F2_WIDTH      8                    // 
#define PI_DARRAY3_0_CS0_WIDTH         8                    // 
#define PI_DARRAY3_0_CS1_F0_ADDR       1249 + PI_BASE_ADDR // 
#define PI_DARRAY3_0_CS1_F0_OFFSET     0                    // 
#define PI_DARRAY3_0_CS1_F0_WIDTH      8                    // 
#define PI_DARRAY3_0_CS1_F1_ADDR       1259 + PI_BASE_ADDR // 
#define PI_DARRAY3_0_CS1_F1_OFFSET     0                    // 
#define PI_DARRAY3_0_CS1_F1_WIDTH      8                    // 
#define PI_DARRAY3_0_CS1_F2_ADDR       1269 + PI_BASE_ADDR // 
#define PI_DARRAY3_0_CS1_F2_OFFSET     0                    // 
#define PI_DARRAY3_0_CS1_F2_WIDTH      8                    // 
#define PI_DARRAY3_0_CS1_WIDTH         8                    // 
#define PI_DARRAY3_0_CS2_F0_ADDR       1279 + PI_BASE_ADDR // 
#define PI_DARRAY3_0_CS2_F0_OFFSET     0                    // 
#define PI_DARRAY3_0_CS2_F0_WIDTH      8                    // 
#define PI_DARRAY3_0_CS2_F1_ADDR       1289 + PI_BASE_ADDR // 
#define PI_DARRAY3_0_CS2_F1_OFFSET     0                    // 
#define PI_DARRAY3_0_CS2_F1_WIDTH      8                    // 
#define PI_DARRAY3_0_CS2_F2_ADDR       1299 + PI_BASE_ADDR // 
#define PI_DARRAY3_0_CS2_F2_OFFSET     0                    // 
#define PI_DARRAY3_0_CS2_F2_WIDTH      8                    // 
#define PI_DARRAY3_0_CS2_WIDTH         8                    // 
#define PI_DARRAY3_0_CS3_F0_ADDR       1309 + PI_BASE_ADDR // 
#define PI_DARRAY3_0_CS3_F0_OFFSET     0                    // 
#define PI_DARRAY3_0_CS3_F0_WIDTH      8                    // 
#define PI_DARRAY3_0_CS3_F1_ADDR       1319 + PI_BASE_ADDR // 
#define PI_DARRAY3_0_CS3_F1_OFFSET     0                    // 
#define PI_DARRAY3_0_CS3_F1_WIDTH      8                    // 
#define PI_DARRAY3_0_CS3_F2_ADDR       1329 + PI_BASE_ADDR // 
#define PI_DARRAY3_0_CS3_F2_OFFSET     0                    // 
#define PI_DARRAY3_0_CS3_F2_WIDTH      8                    // 
#define PI_DARRAY3_0_CS3_WIDTH         8                    // 
#define PI_DARRAY3_0_MAP_ADDR          1359 + PI_BASE_ADDR // 
#define PI_DARRAY3_0_MAP_OFFSET        0                    // 
#define PI_DARRAY3_0_MAP_WIDTH         8                    // 
#define PI_DARRAY3_1_CS0_F0_ADDR       1219 + PI_BASE_ADDR // 
#define PI_DARRAY3_1_CS0_F0_OFFSET     8                    // 
#define PI_DARRAY3_1_CS0_F0_WIDTH      8                    // 
#define PI_DARRAY3_1_CS0_F1_ADDR       1229 + PI_BASE_ADDR // 
#define PI_DARRAY3_1_CS0_F1_OFFSET     8                    // 
#define PI_DARRAY3_1_CS0_F1_WIDTH      8                    // 
#define PI_DARRAY3_1_CS0_F2_ADDR       1239 + PI_BASE_ADDR // 
#define PI_DARRAY3_1_CS0_F2_OFFSET     8                    // 
#define PI_DARRAY3_1_CS0_F2_WIDTH      8                    // 
#define PI_DARRAY3_1_CS0_WIDTH         8                    // 
#define PI_DARRAY3_1_CS1_F0_ADDR       1249 + PI_BASE_ADDR // 
#define PI_DARRAY3_1_CS1_F0_OFFSET     8                    // 
#define PI_DARRAY3_1_CS1_F0_WIDTH      8                    // 
#define PI_DARRAY3_1_CS1_F1_ADDR       1259 + PI_BASE_ADDR // 
#define PI_DARRAY3_1_CS1_F1_OFFSET     8                    // 
#define PI_DARRAY3_1_CS1_F1_WIDTH      8                    // 
#define PI_DARRAY3_1_CS1_F2_ADDR       1269 + PI_BASE_ADDR // 
#define PI_DARRAY3_1_CS1_F2_OFFSET     8                    // 
#define PI_DARRAY3_1_CS1_F2_WIDTH      8                    // 
#define PI_DARRAY3_1_CS1_WIDTH         8                    // 
#define PI_DARRAY3_1_CS2_F0_ADDR       1279 + PI_BASE_ADDR // 
#define PI_DARRAY3_1_CS2_F0_OFFSET     8                    // 
#define PI_DARRAY3_1_CS2_F0_WIDTH      8                    // 
#define PI_DARRAY3_1_CS2_F1_ADDR       1289 + PI_BASE_ADDR // 
#define PI_DARRAY3_1_CS2_F1_OFFSET     8                    // 
#define PI_DARRAY3_1_CS2_F1_WIDTH      8                    // 
#define PI_DARRAY3_1_CS2_F2_ADDR       1299 + PI_BASE_ADDR // 
#define PI_DARRAY3_1_CS2_F2_OFFSET     8                    // 
#define PI_DARRAY3_1_CS2_F2_WIDTH      8                    // 
#define PI_DARRAY3_1_CS2_WIDTH         8                    // 
#define PI_DARRAY3_1_CS3_F0_ADDR       1309 + PI_BASE_ADDR // 
#define PI_DARRAY3_1_CS3_F0_OFFSET     8                    // 
#define PI_DARRAY3_1_CS3_F0_WIDTH      8                    // 
#define PI_DARRAY3_1_CS3_F1_ADDR       1319 + PI_BASE_ADDR // 
#define PI_DARRAY3_1_CS3_F1_OFFSET     8                    // 
#define PI_DARRAY3_1_CS3_F1_WIDTH      8                    // 
#define PI_DARRAY3_1_CS3_F2_ADDR       1329 + PI_BASE_ADDR // 
#define PI_DARRAY3_1_CS3_F2_OFFSET     8                    // 
#define PI_DARRAY3_1_CS3_F2_WIDTH      8                    // 
#define PI_DARRAY3_1_CS3_WIDTH         8                    // 
#define PI_DARRAY3_1_MAP_ADDR          1359 + PI_BASE_ADDR // 
#define PI_DARRAY3_1_MAP_OFFSET        8                    // 
#define PI_DARRAY3_1_MAP_WIDTH         8                    // 
#define PI_DARRAY3_2_CS0_F0_ADDR       1219 + PI_BASE_ADDR // 
#define PI_DARRAY3_2_CS0_F0_OFFSET     16                   // 
#define PI_DARRAY3_2_CS0_F0_WIDTH      8                    // 
#define PI_DARRAY3_2_CS0_F1_ADDR       1229 + PI_BASE_ADDR // 
#define PI_DARRAY3_2_CS0_F1_OFFSET     16                   // 
#define PI_DARRAY3_2_CS0_F1_WIDTH      8                    // 
#define PI_DARRAY3_2_CS0_F2_ADDR       1239 + PI_BASE_ADDR // 
#define PI_DARRAY3_2_CS0_F2_OFFSET     16                   // 
#define PI_DARRAY3_2_CS0_F2_WIDTH      8                    // 
#define PI_DARRAY3_2_CS0_WIDTH         8                    // 
#define PI_DARRAY3_2_CS1_F0_ADDR       1249 + PI_BASE_ADDR // 
#define PI_DARRAY3_2_CS1_F0_OFFSET     16                   // 
#define PI_DARRAY3_2_CS1_F0_WIDTH      8                    // 
#define PI_DARRAY3_2_CS1_F1_ADDR       1259 + PI_BASE_ADDR // 
#define PI_DARRAY3_2_CS1_F1_OFFSET     16                   // 
#define PI_DARRAY3_2_CS1_F1_WIDTH      8                    // 
#define PI_DARRAY3_2_CS1_F2_ADDR       1269 + PI_BASE_ADDR // 
#define PI_DARRAY3_2_CS1_F2_OFFSET     16                   // 
#define PI_DARRAY3_2_CS1_F2_WIDTH      8                    // 
#define PI_DARRAY3_2_CS1_WIDTH         8                    // 
#define PI_DARRAY3_2_CS2_F0_ADDR       1279 + PI_BASE_ADDR // 
#define PI_DARRAY3_2_CS2_F0_OFFSET     16                   // 
#define PI_DARRAY3_2_CS2_F0_WIDTH      8                    // 
#define PI_DARRAY3_2_CS2_F1_ADDR       1289 + PI_BASE_ADDR // 
#define PI_DARRAY3_2_CS2_F1_OFFSET     16                   // 
#define PI_DARRAY3_2_CS2_F1_WIDTH      8                    // 
#define PI_DARRAY3_2_CS2_F2_ADDR       1299 + PI_BASE_ADDR // 
#define PI_DARRAY3_2_CS2_F2_OFFSET     16                   // 
#define PI_DARRAY3_2_CS2_F2_WIDTH      8                    // 
#define PI_DARRAY3_2_CS2_WIDTH         8                    // 
#define PI_DARRAY3_2_CS3_F0_ADDR       1309 + PI_BASE_ADDR // 
#define PI_DARRAY3_2_CS3_F0_OFFSET     16                   // 
#define PI_DARRAY3_2_CS3_F0_WIDTH      8                    // 
#define PI_DARRAY3_2_CS3_F1_ADDR       1319 + PI_BASE_ADDR // 
#define PI_DARRAY3_2_CS3_F1_OFFSET     16                   // 
#define PI_DARRAY3_2_CS3_F1_WIDTH      8                    // 
#define PI_DARRAY3_2_CS3_F2_ADDR       1329 + PI_BASE_ADDR // 
#define PI_DARRAY3_2_CS3_F2_OFFSET     16                   // 
#define PI_DARRAY3_2_CS3_F2_WIDTH      8                    // 
#define PI_DARRAY3_2_CS3_WIDTH         8                    // 
#define PI_DARRAY3_2_MAP_ADDR          1359 + PI_BASE_ADDR // 
#define PI_DARRAY3_2_MAP_OFFSET        16                   // 
#define PI_DARRAY3_2_MAP_WIDTH         8                    // 
#define PI_DARRAY3_3_CS0_F0_ADDR       1219 + PI_BASE_ADDR // 
#define PI_DARRAY3_3_CS0_F0_OFFSET     24                   // 
#define PI_DARRAY3_3_CS0_F0_WIDTH      8                    // 
#define PI_DARRAY3_3_CS0_F1_ADDR       1229 + PI_BASE_ADDR // 
#define PI_DARRAY3_3_CS0_F1_OFFSET     24                   // 
#define PI_DARRAY3_3_CS0_F1_WIDTH      8                    // 
#define PI_DARRAY3_3_CS0_F2_ADDR       1239 + PI_BASE_ADDR // 
#define PI_DARRAY3_3_CS0_F2_OFFSET     24                   // 
#define PI_DARRAY3_3_CS0_F2_WIDTH      8                    // 
#define PI_DARRAY3_3_CS0_WIDTH         8                    // 
#define PI_DARRAY3_3_CS1_F0_ADDR       1249 + PI_BASE_ADDR // 
#define PI_DARRAY3_3_CS1_F0_OFFSET     24                   // 
#define PI_DARRAY3_3_CS1_F0_WIDTH      8                    // 
#define PI_DARRAY3_3_CS1_F1_ADDR       1259 + PI_BASE_ADDR // 
#define PI_DARRAY3_3_CS1_F1_OFFSET     24                   // 
#define PI_DARRAY3_3_CS1_F1_WIDTH      8                    // 
#define PI_DARRAY3_3_CS1_F2_ADDR       1269 + PI_BASE_ADDR // 
#define PI_DARRAY3_3_CS1_F2_OFFSET     24                   // 
#define PI_DARRAY3_3_CS1_F2_WIDTH      8                    // 
#define PI_DARRAY3_3_CS1_WIDTH         8                    // 
#define PI_DARRAY3_3_CS2_F0_ADDR       1279 + PI_BASE_ADDR // 
#define PI_DARRAY3_3_CS2_F0_OFFSET     24                   // 
#define PI_DARRAY3_3_CS2_F0_WIDTH      8                    // 
#define PI_DARRAY3_3_CS2_F1_ADDR       1289 + PI_BASE_ADDR // 
#define PI_DARRAY3_3_CS2_F1_OFFSET     24                   // 
#define PI_DARRAY3_3_CS2_F1_WIDTH      8                    // 
#define PI_DARRAY3_3_CS2_F2_ADDR       1299 + PI_BASE_ADDR // 
#define PI_DARRAY3_3_CS2_F2_OFFSET     24                   // 
#define PI_DARRAY3_3_CS2_F2_WIDTH      8                    // 
#define PI_DARRAY3_3_CS2_WIDTH         8                    // 
#define PI_DARRAY3_3_CS3_F0_ADDR       1309 + PI_BASE_ADDR // 
#define PI_DARRAY3_3_CS3_F0_OFFSET     24                   // 
#define PI_DARRAY3_3_CS3_F0_WIDTH      8                    // 
#define PI_DARRAY3_3_CS3_F1_ADDR       1319 + PI_BASE_ADDR // 
#define PI_DARRAY3_3_CS3_F1_OFFSET     24                   // 
#define PI_DARRAY3_3_CS3_F1_WIDTH      8                    // 
#define PI_DARRAY3_3_CS3_F2_ADDR       1329 + PI_BASE_ADDR // 
#define PI_DARRAY3_3_CS3_F2_OFFSET     24                   // 
#define PI_DARRAY3_3_CS3_F2_WIDTH      8                    // 
#define PI_DARRAY3_3_CS3_WIDTH         8                    // 
#define PI_DARRAY3_3_MAP_ADDR          1359 + PI_BASE_ADDR // 
#define PI_DARRAY3_3_MAP_OFFSET        24                   // 
#define PI_DARRAY3_3_MAP_WIDTH         8                    // 
#define PI_DARRAY3_4_CS0_F0_ADDR       1220 + PI_BASE_ADDR // 
#define PI_DARRAY3_4_CS0_F0_OFFSET     0                    // 
#define PI_DARRAY3_4_CS0_F0_WIDTH      8                    // 
#define PI_DARRAY3_4_CS0_F1_ADDR       1230 + PI_BASE_ADDR // 
#define PI_DARRAY3_4_CS0_F1_OFFSET     0                    // 
#define PI_DARRAY3_4_CS0_F1_WIDTH      8                    // 
#define PI_DARRAY3_4_CS0_F2_ADDR       1240 + PI_BASE_ADDR // 
#define PI_DARRAY3_4_CS0_F2_OFFSET     0                    // 
#define PI_DARRAY3_4_CS0_F2_WIDTH      8                    // 
#define PI_DARRAY3_4_CS0_WIDTH         8                    // 
#define PI_DARRAY3_4_CS1_F0_ADDR       1250 + PI_BASE_ADDR // 
#define PI_DARRAY3_4_CS1_F0_OFFSET     0                    // 
#define PI_DARRAY3_4_CS1_F0_WIDTH      8                    // 
#define PI_DARRAY3_4_CS1_F1_ADDR       1260 + PI_BASE_ADDR // 
#define PI_DARRAY3_4_CS1_F1_OFFSET     0                    // 
#define PI_DARRAY3_4_CS1_F1_WIDTH      8                    // 
#define PI_DARRAY3_4_CS1_F2_ADDR       1270 + PI_BASE_ADDR // 
#define PI_DARRAY3_4_CS1_F2_OFFSET     0                    // 
#define PI_DARRAY3_4_CS1_F2_WIDTH      8                    // 
#define PI_DARRAY3_4_CS1_WIDTH         8                    // 
#define PI_DARRAY3_4_CS2_F0_ADDR       1280 + PI_BASE_ADDR // 
#define PI_DARRAY3_4_CS2_F0_OFFSET     0                    // 
#define PI_DARRAY3_4_CS2_F0_WIDTH      8                    // 
#define PI_DARRAY3_4_CS2_F1_ADDR       1290 + PI_BASE_ADDR // 
#define PI_DARRAY3_4_CS2_F1_OFFSET     0                    // 
#define PI_DARRAY3_4_CS2_F1_WIDTH      8                    // 
#define PI_DARRAY3_4_CS2_F2_ADDR       1300 + PI_BASE_ADDR // 
#define PI_DARRAY3_4_CS2_F2_OFFSET     0                    // 
#define PI_DARRAY3_4_CS2_F2_WIDTH      8                    // 
#define PI_DARRAY3_4_CS2_WIDTH         8                    // 
#define PI_DARRAY3_4_CS3_F0_ADDR       1310 + PI_BASE_ADDR // 
#define PI_DARRAY3_4_CS3_F0_OFFSET     0                    // 
#define PI_DARRAY3_4_CS3_F0_WIDTH      8                    // 
#define PI_DARRAY3_4_CS3_F1_ADDR       1320 + PI_BASE_ADDR // 
#define PI_DARRAY3_4_CS3_F1_OFFSET     0                    // 
#define PI_DARRAY3_4_CS3_F1_WIDTH      8                    // 
#define PI_DARRAY3_4_CS3_F2_ADDR       1330 + PI_BASE_ADDR // 
#define PI_DARRAY3_4_CS3_F2_OFFSET     0                    // 
#define PI_DARRAY3_4_CS3_F2_WIDTH      8                    // 
#define PI_DARRAY3_4_CS3_WIDTH         8                    // 
#define PI_DARRAY3_4_MAP_ADDR          1360 + PI_BASE_ADDR // 
#define PI_DARRAY3_4_MAP_OFFSET        0                    // 
#define PI_DARRAY3_4_MAP_WIDTH         8                    // 
#define PI_DARRAY3_5_CS0_F0_ADDR       1220 + PI_BASE_ADDR // 
#define PI_DARRAY3_5_CS0_F0_OFFSET     8                    // 
#define PI_DARRAY3_5_CS0_F0_WIDTH      8                    // 
#define PI_DARRAY3_5_CS0_F1_ADDR       1230 + PI_BASE_ADDR // 
#define PI_DARRAY3_5_CS0_F1_OFFSET     8                    // 
#define PI_DARRAY3_5_CS0_F1_WIDTH      8                    // 
#define PI_DARRAY3_5_CS0_F2_ADDR       1240 + PI_BASE_ADDR // 
#define PI_DARRAY3_5_CS0_F2_OFFSET     8                    // 
#define PI_DARRAY3_5_CS0_F2_WIDTH      8                    // 
#define PI_DARRAY3_5_CS0_WIDTH         8                    // 
#define PI_DARRAY3_5_CS1_F0_ADDR       1250 + PI_BASE_ADDR // 
#define PI_DARRAY3_5_CS1_F0_OFFSET     8                    // 
#define PI_DARRAY3_5_CS1_F0_WIDTH      8                    // 
#define PI_DARRAY3_5_CS1_F1_ADDR       1260 + PI_BASE_ADDR // 
#define PI_DARRAY3_5_CS1_F1_OFFSET     8                    // 
#define PI_DARRAY3_5_CS1_F1_WIDTH      8                    // 
#define PI_DARRAY3_5_CS1_F2_ADDR       1270 + PI_BASE_ADDR // 
#define PI_DARRAY3_5_CS1_F2_OFFSET     8                    // 
#define PI_DARRAY3_5_CS1_F2_WIDTH      8                    // 
#define PI_DARRAY3_5_CS1_WIDTH         8                    // 
#define PI_DARRAY3_5_CS2_F0_ADDR       1280 + PI_BASE_ADDR // 
#define PI_DARRAY3_5_CS2_F0_OFFSET     8                    // 
#define PI_DARRAY3_5_CS2_F0_WIDTH      8                    // 
#define PI_DARRAY3_5_CS2_F1_ADDR       1290 + PI_BASE_ADDR // 
#define PI_DARRAY3_5_CS2_F1_OFFSET     8                    // 
#define PI_DARRAY3_5_CS2_F1_WIDTH      8                    // 
#define PI_DARRAY3_5_CS2_F2_ADDR       1300 + PI_BASE_ADDR // 
#define PI_DARRAY3_5_CS2_F2_OFFSET     8                    // 
#define PI_DARRAY3_5_CS2_F2_WIDTH      8                    // 
#define PI_DARRAY3_5_CS2_WIDTH         8                    // 
#define PI_DARRAY3_5_CS3_F0_ADDR       1310 + PI_BASE_ADDR // 
#define PI_DARRAY3_5_CS3_F0_OFFSET     8                    // 
#define PI_DARRAY3_5_CS3_F0_WIDTH      8                    // 
#define PI_DARRAY3_5_CS3_F1_ADDR       1320 + PI_BASE_ADDR // 
#define PI_DARRAY3_5_CS3_F1_OFFSET     8                    // 
#define PI_DARRAY3_5_CS3_F1_WIDTH      8                    // 
#define PI_DARRAY3_5_CS3_F2_ADDR       1330 + PI_BASE_ADDR // 
#define PI_DARRAY3_5_CS3_F2_OFFSET     8                    // 
#define PI_DARRAY3_5_CS3_F2_WIDTH      8                    // 
#define PI_DARRAY3_5_CS3_WIDTH         8                    // 
#define PI_DARRAY3_5_MAP_ADDR          1360 + PI_BASE_ADDR // 
#define PI_DARRAY3_5_MAP_OFFSET        8                    // 
#define PI_DARRAY3_5_MAP_WIDTH         8                    // 
#define PI_DARRAY3_6_CS0_F0_ADDR       1220 + PI_BASE_ADDR // 
#define PI_DARRAY3_6_CS0_F0_OFFSET     16                   // 
#define PI_DARRAY3_6_CS0_F0_WIDTH      8                    // 
#define PI_DARRAY3_6_CS0_F1_ADDR       1230 + PI_BASE_ADDR // 
#define PI_DARRAY3_6_CS0_F1_OFFSET     16                   // 
#define PI_DARRAY3_6_CS0_F1_WIDTH      8                    // 
#define PI_DARRAY3_6_CS0_F2_ADDR       1240 + PI_BASE_ADDR // 
#define PI_DARRAY3_6_CS0_F2_OFFSET     16                   // 
#define PI_DARRAY3_6_CS0_F2_WIDTH      8                    // 
#define PI_DARRAY3_6_CS0_WIDTH         8                    // 
#define PI_DARRAY3_6_CS1_F0_ADDR       1250 + PI_BASE_ADDR // 
#define PI_DARRAY3_6_CS1_F0_OFFSET     16                   // 
#define PI_DARRAY3_6_CS1_F0_WIDTH      8                    // 
#define PI_DARRAY3_6_CS1_F1_ADDR       1260 + PI_BASE_ADDR // 
#define PI_DARRAY3_6_CS1_F1_OFFSET     16                   // 
#define PI_DARRAY3_6_CS1_F1_WIDTH      8                    // 
#define PI_DARRAY3_6_CS1_F2_ADDR       1270 + PI_BASE_ADDR // 
#define PI_DARRAY3_6_CS1_F2_OFFSET     16                   // 
#define PI_DARRAY3_6_CS1_F2_WIDTH      8                    // 
#define PI_DARRAY3_6_CS1_WIDTH         8                    // 
#define PI_DARRAY3_6_CS2_F0_ADDR       1280 + PI_BASE_ADDR // 
#define PI_DARRAY3_6_CS2_F0_OFFSET     16                   // 
#define PI_DARRAY3_6_CS2_F0_WIDTH      8                    // 
#define PI_DARRAY3_6_CS2_F1_ADDR       1290 + PI_BASE_ADDR // 
#define PI_DARRAY3_6_CS2_F1_OFFSET     16                   // 
#define PI_DARRAY3_6_CS2_F1_WIDTH      8                    // 
#define PI_DARRAY3_6_CS2_F2_ADDR       1300 + PI_BASE_ADDR // 
#define PI_DARRAY3_6_CS2_F2_OFFSET     16                   // 
#define PI_DARRAY3_6_CS2_F2_WIDTH      8                    // 
#define PI_DARRAY3_6_CS2_WIDTH         8                    // 
#define PI_DARRAY3_6_CS3_F0_ADDR       1310 + PI_BASE_ADDR // 
#define PI_DARRAY3_6_CS3_F0_OFFSET     16                   // 
#define PI_DARRAY3_6_CS3_F0_WIDTH      8                    // 
#define PI_DARRAY3_6_CS3_F1_ADDR       1320 + PI_BASE_ADDR // 
#define PI_DARRAY3_6_CS3_F1_OFFSET     16                   // 
#define PI_DARRAY3_6_CS3_F1_WIDTH      8                    // 
#define PI_DARRAY3_6_CS3_F2_ADDR       1330 + PI_BASE_ADDR // 
#define PI_DARRAY3_6_CS3_F2_OFFSET     16                   // 
#define PI_DARRAY3_6_CS3_F2_WIDTH      8                    // 
#define PI_DARRAY3_6_CS3_WIDTH         8                    // 
#define PI_DARRAY3_6_MAP_ADDR          1360 + PI_BASE_ADDR // 
#define PI_DARRAY3_6_MAP_OFFSET        16                   // 
#define PI_DARRAY3_6_MAP_WIDTH         8                    // 
#define PI_DARRAY3_7_CS0_F0_ADDR       1220 + PI_BASE_ADDR // 
#define PI_DARRAY3_7_CS0_F0_OFFSET     24                   // 
#define PI_DARRAY3_7_CS0_F0_WIDTH      8                    // 
#define PI_DARRAY3_7_CS0_F1_ADDR       1230 + PI_BASE_ADDR // 
#define PI_DARRAY3_7_CS0_F1_OFFSET     24                   // 
#define PI_DARRAY3_7_CS0_F1_WIDTH      8                    // 
#define PI_DARRAY3_7_CS0_F2_ADDR       1240 + PI_BASE_ADDR // 
#define PI_DARRAY3_7_CS0_F2_OFFSET     24                   // 
#define PI_DARRAY3_7_CS0_F2_WIDTH      8                    // 
#define PI_DARRAY3_7_CS0_WIDTH         8                    // 
#define PI_DARRAY3_7_CS1_F0_ADDR       1250 + PI_BASE_ADDR // 
#define PI_DARRAY3_7_CS1_F0_OFFSET     24                   // 
#define PI_DARRAY3_7_CS1_F0_WIDTH      8                    // 
#define PI_DARRAY3_7_CS1_F1_ADDR       1260 + PI_BASE_ADDR // 
#define PI_DARRAY3_7_CS1_F1_OFFSET     24                   // 
#define PI_DARRAY3_7_CS1_F1_WIDTH      8                    // 
#define PI_DARRAY3_7_CS1_F2_ADDR       1270 + PI_BASE_ADDR // 
#define PI_DARRAY3_7_CS1_F2_OFFSET     24                   // 
#define PI_DARRAY3_7_CS1_F2_WIDTH      8                    // 
#define PI_DARRAY3_7_CS1_WIDTH         8                    // 
#define PI_DARRAY3_7_CS2_F0_ADDR       1280 + PI_BASE_ADDR // 
#define PI_DARRAY3_7_CS2_F0_OFFSET     24                   // 
#define PI_DARRAY3_7_CS2_F0_WIDTH      8                    // 
#define PI_DARRAY3_7_CS2_F1_ADDR       1290 + PI_BASE_ADDR // 
#define PI_DARRAY3_7_CS2_F1_OFFSET     24                   // 
#define PI_DARRAY3_7_CS2_F1_WIDTH      8                    // 
#define PI_DARRAY3_7_CS2_F2_ADDR       1300 + PI_BASE_ADDR // 
#define PI_DARRAY3_7_CS2_F2_OFFSET     24                   // 
#define PI_DARRAY3_7_CS2_F2_WIDTH      8                    // 
#define PI_DARRAY3_7_CS2_WIDTH         8                    // 
#define PI_DARRAY3_7_CS3_F0_ADDR       1310 + PI_BASE_ADDR // 
#define PI_DARRAY3_7_CS3_F0_OFFSET     24                   // 
#define PI_DARRAY3_7_CS3_F0_WIDTH      8                    // 
#define PI_DARRAY3_7_CS3_F1_ADDR       1320 + PI_BASE_ADDR // 
#define PI_DARRAY3_7_CS3_F1_OFFSET     24                   // 
#define PI_DARRAY3_7_CS3_F1_WIDTH      8                    // 
#define PI_DARRAY3_7_CS3_F2_ADDR       1330 + PI_BASE_ADDR // 
#define PI_DARRAY3_7_CS3_F2_OFFSET     24                   // 
#define PI_DARRAY3_7_CS3_F2_WIDTH      8                    // 
#define PI_DARRAY3_7_CS3_WIDTH         8                    // 
#define PI_DARRAY3_7_MAP_ADDR          1360 + PI_BASE_ADDR // 
#define PI_DARRAY3_7_MAP_OFFSET        24                   // 
#define PI_DARRAY3_7_MAP_WIDTH         8                    // 
#define PI_DARRAY3_8_CS0_F0_ADDR       1221 + PI_BASE_ADDR // 
#define PI_DARRAY3_8_CS0_F0_OFFSET     0                    // 
#define PI_DARRAY3_8_CS0_F0_WIDTH      8                    // 
#define PI_DARRAY3_8_CS0_F1_ADDR       1231 + PI_BASE_ADDR // 
#define PI_DARRAY3_8_CS0_F1_OFFSET     0                    // 
#define PI_DARRAY3_8_CS0_F1_WIDTH      8                    // 
#define PI_DARRAY3_8_CS0_F2_ADDR       1241 + PI_BASE_ADDR // 
#define PI_DARRAY3_8_CS0_F2_OFFSET     0                    // 
#define PI_DARRAY3_8_CS0_F2_WIDTH      8                    // 
#define PI_DARRAY3_8_CS0_WIDTH         8                    // 
#define PI_DARRAY3_8_CS1_F0_ADDR       1251 + PI_BASE_ADDR // 
#define PI_DARRAY3_8_CS1_F0_OFFSET     0                    // 
#define PI_DARRAY3_8_CS1_F0_WIDTH      8                    // 
#define PI_DARRAY3_8_CS1_F1_ADDR       1261 + PI_BASE_ADDR // 
#define PI_DARRAY3_8_CS1_F1_OFFSET     0                    // 
#define PI_DARRAY3_8_CS1_F1_WIDTH      8                    // 
#define PI_DARRAY3_8_CS1_F2_ADDR       1271 + PI_BASE_ADDR // 
#define PI_DARRAY3_8_CS1_F2_OFFSET     0                    // 
#define PI_DARRAY3_8_CS1_F2_WIDTH      8                    // 
#define PI_DARRAY3_8_CS1_WIDTH         8                    // 
#define PI_DARRAY3_8_CS2_F0_ADDR       1281 + PI_BASE_ADDR // 
#define PI_DARRAY3_8_CS2_F0_OFFSET     0                    // 
#define PI_DARRAY3_8_CS2_F0_WIDTH      8                    // 
#define PI_DARRAY3_8_CS2_F1_ADDR       1291 + PI_BASE_ADDR // 
#define PI_DARRAY3_8_CS2_F1_OFFSET     0                    // 
#define PI_DARRAY3_8_CS2_F1_WIDTH      8                    // 
#define PI_DARRAY3_8_CS2_F2_ADDR       1301 + PI_BASE_ADDR // 
#define PI_DARRAY3_8_CS2_F2_OFFSET     0                    // 
#define PI_DARRAY3_8_CS2_F2_WIDTH      8                    // 
#define PI_DARRAY3_8_CS2_WIDTH         8                    // 
#define PI_DARRAY3_8_CS3_F0_ADDR       1311 + PI_BASE_ADDR // 
#define PI_DARRAY3_8_CS3_F0_OFFSET     0                    // 
#define PI_DARRAY3_8_CS3_F0_WIDTH      8                    // 
#define PI_DARRAY3_8_CS3_F1_ADDR       1321 + PI_BASE_ADDR // 
#define PI_DARRAY3_8_CS3_F1_OFFSET     0                    // 
#define PI_DARRAY3_8_CS3_F1_WIDTH      8                    // 
#define PI_DARRAY3_8_CS3_F2_ADDR       1331 + PI_BASE_ADDR // 
#define PI_DARRAY3_8_CS3_F2_OFFSET     0                    // 
#define PI_DARRAY3_8_CS3_F2_WIDTH      8                    // 
#define PI_DARRAY3_8_CS3_WIDTH         8                    // 
#define PI_DARRAY3_8_MAP_ADDR          1361 + PI_BASE_ADDR // 
#define PI_DARRAY3_8_MAP_OFFSET        0                    // 
#define PI_DARRAY3_8_MAP_WIDTH         8                    // 
#define PI_DARRAY3_9_CS0_F0_ADDR       1221 + PI_BASE_ADDR // 
#define PI_DARRAY3_9_CS0_F0_OFFSET     8                    // 
#define PI_DARRAY3_9_CS0_F0_WIDTH      8                    // 
#define PI_DARRAY3_9_CS0_F1_ADDR       1231 + PI_BASE_ADDR // 
#define PI_DARRAY3_9_CS0_F1_OFFSET     8                    // 
#define PI_DARRAY3_9_CS0_F1_WIDTH      8                    // 
#define PI_DARRAY3_9_CS0_F2_ADDR       1241 + PI_BASE_ADDR // 
#define PI_DARRAY3_9_CS0_F2_OFFSET     8                    // 
#define PI_DARRAY3_9_CS0_F2_WIDTH      8                    // 
#define PI_DARRAY3_9_CS0_WIDTH         8                    // 
#define PI_DARRAY3_9_CS1_F0_ADDR       1251 + PI_BASE_ADDR // 
#define PI_DARRAY3_9_CS1_F0_OFFSET     8                    // 
#define PI_DARRAY3_9_CS1_F0_WIDTH      8                    // 
#define PI_DARRAY3_9_CS1_F1_ADDR       1261 + PI_BASE_ADDR // 
#define PI_DARRAY3_9_CS1_F1_OFFSET     8                    // 
#define PI_DARRAY3_9_CS1_F1_WIDTH      8                    // 
#define PI_DARRAY3_9_CS1_F2_ADDR       1271 + PI_BASE_ADDR // 
#define PI_DARRAY3_9_CS1_F2_OFFSET     8                    // 
#define PI_DARRAY3_9_CS1_F2_WIDTH      8                    // 
#define PI_DARRAY3_9_CS1_WIDTH         8                    // 
#define PI_DARRAY3_9_CS2_F0_ADDR       1281 + PI_BASE_ADDR // 
#define PI_DARRAY3_9_CS2_F0_OFFSET     8                    // 
#define PI_DARRAY3_9_CS2_F0_WIDTH      8                    // 
#define PI_DARRAY3_9_CS2_F1_ADDR       1291 + PI_BASE_ADDR // 
#define PI_DARRAY3_9_CS2_F1_OFFSET     8                    // 
#define PI_DARRAY3_9_CS2_F1_WIDTH      8                    // 
#define PI_DARRAY3_9_CS2_F2_ADDR       1301 + PI_BASE_ADDR // 
#define PI_DARRAY3_9_CS2_F2_OFFSET     8                    // 
#define PI_DARRAY3_9_CS2_F2_WIDTH      8                    // 
#define PI_DARRAY3_9_CS2_WIDTH         8                    // 
#define PI_DARRAY3_9_CS3_F0_ADDR       1311 + PI_BASE_ADDR // 
#define PI_DARRAY3_9_CS3_F0_OFFSET     8                    // 
#define PI_DARRAY3_9_CS3_F0_WIDTH      8                    // 
#define PI_DARRAY3_9_CS3_F1_ADDR       1321 + PI_BASE_ADDR // 
#define PI_DARRAY3_9_CS3_F1_OFFSET     8                    // 
#define PI_DARRAY3_9_CS3_F1_WIDTH      8                    // 
#define PI_DARRAY3_9_CS3_F2_ADDR       1331 + PI_BASE_ADDR // 
#define PI_DARRAY3_9_CS3_F2_OFFSET     8                    // 
#define PI_DARRAY3_9_CS3_F2_WIDTH      8                    // 
#define PI_DARRAY3_9_CS3_WIDTH         8                    // 
#define PI_DARRAY3_9_MAP_ADDR          1361 + PI_BASE_ADDR // 
#define PI_DARRAY3_9_MAP_OFFSET        8                    // 
#define PI_DARRAY3_9_MAP_WIDTH         8                    // 
#define PI_DARRAY3_10_CS0_F0_ADDR      1221 + PI_BASE_ADDR // 
#define PI_DARRAY3_10_CS0_F0_OFFSET    16                   // 
#define PI_DARRAY3_10_CS0_F0_WIDTH     8                    // 
#define PI_DARRAY3_10_CS0_F1_ADDR      1231 + PI_BASE_ADDR // 
#define PI_DARRAY3_10_CS0_F1_OFFSET    16                   // 
#define PI_DARRAY3_10_CS0_F1_WIDTH     8                    // 
#define PI_DARRAY3_10_CS0_F2_ADDR      1241 + PI_BASE_ADDR // 
#define PI_DARRAY3_10_CS0_F2_OFFSET    16                   // 
#define PI_DARRAY3_10_CS0_F2_WIDTH     8                    // 
#define PI_DARRAY3_10_CS0_WIDTH        8                    // 
#define PI_DARRAY3_10_CS1_F0_ADDR      1251 + PI_BASE_ADDR // 
#define PI_DARRAY3_10_CS1_F0_OFFSET    16                   // 
#define PI_DARRAY3_10_CS1_F0_WIDTH     8                    // 
#define PI_DARRAY3_10_CS1_F1_ADDR      1261 + PI_BASE_ADDR // 
#define PI_DARRAY3_10_CS1_F1_OFFSET    16                   // 
#define PI_DARRAY3_10_CS1_F1_WIDTH     8                    // 
#define PI_DARRAY3_10_CS1_F2_ADDR      1271 + PI_BASE_ADDR // 
#define PI_DARRAY3_10_CS1_F2_OFFSET    16                   // 
#define PI_DARRAY3_10_CS1_F2_WIDTH     8                    // 
#define PI_DARRAY3_10_CS1_WIDTH        8                    // 
#define PI_DARRAY3_10_CS2_F0_ADDR      1281 + PI_BASE_ADDR // 
#define PI_DARRAY3_10_CS2_F0_OFFSET    16                   // 
#define PI_DARRAY3_10_CS2_F0_WIDTH     8                    // 
#define PI_DARRAY3_10_CS2_F1_ADDR      1291 + PI_BASE_ADDR // 
#define PI_DARRAY3_10_CS2_F1_OFFSET    16                   // 
#define PI_DARRAY3_10_CS2_F1_WIDTH     8                    // 
#define PI_DARRAY3_10_CS2_F2_ADDR      1301 + PI_BASE_ADDR // 
#define PI_DARRAY3_10_CS2_F2_OFFSET    16                   // 
#define PI_DARRAY3_10_CS2_F2_WIDTH     8                    // 
#define PI_DARRAY3_10_CS2_WIDTH        8                    // 
#define PI_DARRAY3_10_CS3_F0_ADDR      1311 + PI_BASE_ADDR // 
#define PI_DARRAY3_10_CS3_F0_OFFSET    16                   // 
#define PI_DARRAY3_10_CS3_F0_WIDTH     8                    // 
#define PI_DARRAY3_10_CS3_F1_ADDR      1321 + PI_BASE_ADDR // 
#define PI_DARRAY3_10_CS3_F1_OFFSET    16                   // 
#define PI_DARRAY3_10_CS3_F1_WIDTH     8                    // 
#define PI_DARRAY3_10_CS3_F2_ADDR      1331 + PI_BASE_ADDR // 
#define PI_DARRAY3_10_CS3_F2_OFFSET    16                   // 
#define PI_DARRAY3_10_CS3_F2_WIDTH     8                    // 
#define PI_DARRAY3_10_CS3_WIDTH        8                    // 
#define PI_DARRAY3_10_MAP_ADDR         1361 + PI_BASE_ADDR // 
#define PI_DARRAY3_10_MAP_OFFSET       16                   // 
#define PI_DARRAY3_10_MAP_WIDTH        8                    // 
#define PI_DARRAY3_11_CS0_F0_ADDR      1221 + PI_BASE_ADDR // 
#define PI_DARRAY3_11_CS0_F0_OFFSET    24                   // 
#define PI_DARRAY3_11_CS0_F0_WIDTH     8                    // 
#define PI_DARRAY3_11_CS0_F1_ADDR      1231 + PI_BASE_ADDR // 
#define PI_DARRAY3_11_CS0_F1_OFFSET    24                   // 
#define PI_DARRAY3_11_CS0_F1_WIDTH     8                    // 
#define PI_DARRAY3_11_CS0_F2_ADDR      1241 + PI_BASE_ADDR // 
#define PI_DARRAY3_11_CS0_F2_OFFSET    24                   // 
#define PI_DARRAY3_11_CS0_F2_WIDTH     8                    // 
#define PI_DARRAY3_11_CS0_WIDTH        8                    // 
#define PI_DARRAY3_11_CS1_F0_ADDR      1251 + PI_BASE_ADDR // 
#define PI_DARRAY3_11_CS1_F0_OFFSET    24                   // 
#define PI_DARRAY3_11_CS1_F0_WIDTH     8                    // 
#define PI_DARRAY3_11_CS1_F1_ADDR      1261 + PI_BASE_ADDR // 
#define PI_DARRAY3_11_CS1_F1_OFFSET    24                   // 
#define PI_DARRAY3_11_CS1_F1_WIDTH     8                    // 
#define PI_DARRAY3_11_CS1_F2_ADDR      1271 + PI_BASE_ADDR // 
#define PI_DARRAY3_11_CS1_F2_OFFSET    24                   // 
#define PI_DARRAY3_11_CS1_F2_WIDTH     8                    // 
#define PI_DARRAY3_11_CS1_WIDTH        8                    // 
#define PI_DARRAY3_11_CS2_F0_ADDR      1281 + PI_BASE_ADDR // 
#define PI_DARRAY3_11_CS2_F0_OFFSET    24                   // 
#define PI_DARRAY3_11_CS2_F0_WIDTH     8                    // 
#define PI_DARRAY3_11_CS2_F1_ADDR      1291 + PI_BASE_ADDR // 
#define PI_DARRAY3_11_CS2_F1_OFFSET    24                   // 
#define PI_DARRAY3_11_CS2_F1_WIDTH     8                    // 
#define PI_DARRAY3_11_CS2_F2_ADDR      1301 + PI_BASE_ADDR // 
#define PI_DARRAY3_11_CS2_F2_OFFSET    24                   // 
#define PI_DARRAY3_11_CS2_F2_WIDTH     8                    // 
#define PI_DARRAY3_11_CS2_WIDTH        8                    // 
#define PI_DARRAY3_11_CS3_F0_ADDR      1311 + PI_BASE_ADDR // 
#define PI_DARRAY3_11_CS3_F0_OFFSET    24                   // 
#define PI_DARRAY3_11_CS3_F0_WIDTH     8                    // 
#define PI_DARRAY3_11_CS3_F1_ADDR      1321 + PI_BASE_ADDR // 
#define PI_DARRAY3_11_CS3_F1_OFFSET    24                   // 
#define PI_DARRAY3_11_CS3_F1_WIDTH     8                    // 
#define PI_DARRAY3_11_CS3_F2_ADDR      1331 + PI_BASE_ADDR // 
#define PI_DARRAY3_11_CS3_F2_OFFSET    24                   // 
#define PI_DARRAY3_11_CS3_F2_WIDTH     8                    // 
#define PI_DARRAY3_11_CS3_WIDTH        8                    // 
#define PI_DARRAY3_11_MAP_ADDR         1361 + PI_BASE_ADDR // 
#define PI_DARRAY3_11_MAP_OFFSET       24                   // 
#define PI_DARRAY3_11_MAP_WIDTH        8                    // 
#define PI_DARRAY3_12_CS0_F0_ADDR      1222 + PI_BASE_ADDR // 
#define PI_DARRAY3_12_CS0_F0_OFFSET    0                    // 
#define PI_DARRAY3_12_CS0_F0_WIDTH     8                    // 
#define PI_DARRAY3_12_CS0_F1_ADDR      1232 + PI_BASE_ADDR // 
#define PI_DARRAY3_12_CS0_F1_OFFSET    0                    // 
#define PI_DARRAY3_12_CS0_F1_WIDTH     8                    // 
#define PI_DARRAY3_12_CS0_F2_ADDR      1242 + PI_BASE_ADDR // 
#define PI_DARRAY3_12_CS0_F2_OFFSET    0                    // 
#define PI_DARRAY3_12_CS0_F2_WIDTH     8                    // 
#define PI_DARRAY3_12_CS0_WIDTH        8                    // 
#define PI_DARRAY3_12_CS1_F0_ADDR      1252 + PI_BASE_ADDR // 
#define PI_DARRAY3_12_CS1_F0_OFFSET    0                    // 
#define PI_DARRAY3_12_CS1_F0_WIDTH     8                    // 
#define PI_DARRAY3_12_CS1_F1_ADDR      1262 + PI_BASE_ADDR // 
#define PI_DARRAY3_12_CS1_F1_OFFSET    0                    // 
#define PI_DARRAY3_12_CS1_F1_WIDTH     8                    // 
#define PI_DARRAY3_12_CS1_F2_ADDR      1272 + PI_BASE_ADDR // 
#define PI_DARRAY3_12_CS1_F2_OFFSET    0                    // 
#define PI_DARRAY3_12_CS1_F2_WIDTH     8                    // 
#define PI_DARRAY3_12_CS1_WIDTH        8                    // 
#define PI_DARRAY3_12_CS2_F0_ADDR      1282 + PI_BASE_ADDR // 
#define PI_DARRAY3_12_CS2_F0_OFFSET    0                    // 
#define PI_DARRAY3_12_CS2_F0_WIDTH     8                    // 
#define PI_DARRAY3_12_CS2_F1_ADDR      1292 + PI_BASE_ADDR // 
#define PI_DARRAY3_12_CS2_F1_OFFSET    0                    // 
#define PI_DARRAY3_12_CS2_F1_WIDTH     8                    // 
#define PI_DARRAY3_12_CS2_F2_ADDR      1302 + PI_BASE_ADDR // 
#define PI_DARRAY3_12_CS2_F2_OFFSET    0                    // 
#define PI_DARRAY3_12_CS2_F2_WIDTH     8                    // 
#define PI_DARRAY3_12_CS2_WIDTH        8                    // 
#define PI_DARRAY3_12_CS3_F0_ADDR      1312 + PI_BASE_ADDR // 
#define PI_DARRAY3_12_CS3_F0_OFFSET    0                    // 
#define PI_DARRAY3_12_CS3_F0_WIDTH     8                    // 
#define PI_DARRAY3_12_CS3_F1_ADDR      1322 + PI_BASE_ADDR // 
#define PI_DARRAY3_12_CS3_F1_OFFSET    0                    // 
#define PI_DARRAY3_12_CS3_F1_WIDTH     8                    // 
#define PI_DARRAY3_12_CS3_F2_ADDR      1332 + PI_BASE_ADDR // 
#define PI_DARRAY3_12_CS3_F2_OFFSET    0                    // 
#define PI_DARRAY3_12_CS3_F2_WIDTH     8                    // 
#define PI_DARRAY3_12_CS3_WIDTH        8                    // 
#define PI_DARRAY3_12_MAP_ADDR         1362 + PI_BASE_ADDR // 
#define PI_DARRAY3_12_MAP_OFFSET       0                    // 
#define PI_DARRAY3_12_MAP_WIDTH        8                    // 
#define PI_DARRAY3_13_CS0_F0_ADDR      1222 + PI_BASE_ADDR // 
#define PI_DARRAY3_13_CS0_F0_OFFSET    8                    // 
#define PI_DARRAY3_13_CS0_F0_WIDTH     8                    // 
#define PI_DARRAY3_13_CS0_F1_ADDR      1232 + PI_BASE_ADDR // 
#define PI_DARRAY3_13_CS0_F1_OFFSET    8                    // 
#define PI_DARRAY3_13_CS0_F1_WIDTH     8                    // 
#define PI_DARRAY3_13_CS0_F2_ADDR      1242 + PI_BASE_ADDR // 
#define PI_DARRAY3_13_CS0_F2_OFFSET    8                    // 
#define PI_DARRAY3_13_CS0_F2_WIDTH     8                    // 
#define PI_DARRAY3_13_CS0_WIDTH        8                    // 
#define PI_DARRAY3_13_CS1_F0_ADDR      1252 + PI_BASE_ADDR // 
#define PI_DARRAY3_13_CS1_F0_OFFSET    8                    // 
#define PI_DARRAY3_13_CS1_F0_WIDTH     8                    // 
#define PI_DARRAY3_13_CS1_F1_ADDR      1262 + PI_BASE_ADDR // 
#define PI_DARRAY3_13_CS1_F1_OFFSET    8                    // 
#define PI_DARRAY3_13_CS1_F1_WIDTH     8                    // 
#define PI_DARRAY3_13_CS1_F2_ADDR      1272 + PI_BASE_ADDR // 
#define PI_DARRAY3_13_CS1_F2_OFFSET    8                    // 
#define PI_DARRAY3_13_CS1_F2_WIDTH     8                    // 
#define PI_DARRAY3_13_CS1_WIDTH        8                    // 
#define PI_DARRAY3_13_CS2_F0_ADDR      1282 + PI_BASE_ADDR // 
#define PI_DARRAY3_13_CS2_F0_OFFSET    8                    // 
#define PI_DARRAY3_13_CS2_F0_WIDTH     8                    // 
#define PI_DARRAY3_13_CS2_F1_ADDR      1292 + PI_BASE_ADDR // 
#define PI_DARRAY3_13_CS2_F1_OFFSET    8                    // 
#define PI_DARRAY3_13_CS2_F1_WIDTH     8                    // 
#define PI_DARRAY3_13_CS2_F2_ADDR      1302 + PI_BASE_ADDR // 
#define PI_DARRAY3_13_CS2_F2_OFFSET    8                    // 
#define PI_DARRAY3_13_CS2_F2_WIDTH     8                    // 
#define PI_DARRAY3_13_CS2_WIDTH        8                    // 
#define PI_DARRAY3_13_CS3_F0_ADDR      1312 + PI_BASE_ADDR // 
#define PI_DARRAY3_13_CS3_F0_OFFSET    8                    // 
#define PI_DARRAY3_13_CS3_F0_WIDTH     8                    // 
#define PI_DARRAY3_13_CS3_F1_ADDR      1322 + PI_BASE_ADDR // 
#define PI_DARRAY3_13_CS3_F1_OFFSET    8                    // 
#define PI_DARRAY3_13_CS3_F1_WIDTH     8                    // 
#define PI_DARRAY3_13_CS3_F2_ADDR      1332 + PI_BASE_ADDR // 
#define PI_DARRAY3_13_CS3_F2_OFFSET    8                    // 
#define PI_DARRAY3_13_CS3_F2_WIDTH     8                    // 
#define PI_DARRAY3_13_CS3_WIDTH        8                    // 
#define PI_DARRAY3_13_MAP_ADDR         1362 + PI_BASE_ADDR // 
#define PI_DARRAY3_13_MAP_OFFSET       8                    // 
#define PI_DARRAY3_13_MAP_WIDTH        8                    // 
#define PI_DARRAY3_14_CS0_F0_ADDR      1222 + PI_BASE_ADDR // 
#define PI_DARRAY3_14_CS0_F0_OFFSET    16                   // 
#define PI_DARRAY3_14_CS0_F0_WIDTH     8                    // 
#define PI_DARRAY3_14_CS0_F1_ADDR      1232 + PI_BASE_ADDR // 
#define PI_DARRAY3_14_CS0_F1_OFFSET    16                   // 
#define PI_DARRAY3_14_CS0_F1_WIDTH     8                    // 
#define PI_DARRAY3_14_CS0_F2_ADDR      1242 + PI_BASE_ADDR // 
#define PI_DARRAY3_14_CS0_F2_OFFSET    16                   // 
#define PI_DARRAY3_14_CS0_F2_WIDTH     8                    // 
#define PI_DARRAY3_14_CS0_WIDTH        8                    // 
#define PI_DARRAY3_14_CS1_F0_ADDR      1252 + PI_BASE_ADDR // 
#define PI_DARRAY3_14_CS1_F0_OFFSET    16                   // 
#define PI_DARRAY3_14_CS1_F0_WIDTH     8                    // 
#define PI_DARRAY3_14_CS1_F1_ADDR      1262 + PI_BASE_ADDR // 
#define PI_DARRAY3_14_CS1_F1_OFFSET    16                   // 
#define PI_DARRAY3_14_CS1_F1_WIDTH     8                    // 
#define PI_DARRAY3_14_CS1_F2_ADDR      1272 + PI_BASE_ADDR // 
#define PI_DARRAY3_14_CS1_F2_OFFSET    16                   // 
#define PI_DARRAY3_14_CS1_F2_WIDTH     8                    // 
#define PI_DARRAY3_14_CS1_WIDTH        8                    // 
#define PI_DARRAY3_14_CS2_F0_ADDR      1282 + PI_BASE_ADDR // 
#define PI_DARRAY3_14_CS2_F0_OFFSET    16                   // 
#define PI_DARRAY3_14_CS2_F0_WIDTH     8                    // 
#define PI_DARRAY3_14_CS2_F1_ADDR      1292 + PI_BASE_ADDR // 
#define PI_DARRAY3_14_CS2_F1_OFFSET    16                   // 
#define PI_DARRAY3_14_CS2_F1_WIDTH     8                    // 
#define PI_DARRAY3_14_CS2_F2_ADDR      1302 + PI_BASE_ADDR // 
#define PI_DARRAY3_14_CS2_F2_OFFSET    16                   // 
#define PI_DARRAY3_14_CS2_F2_WIDTH     8                    // 
#define PI_DARRAY3_14_CS2_WIDTH        8                    // 
#define PI_DARRAY3_14_CS3_F0_ADDR      1312 + PI_BASE_ADDR // 
#define PI_DARRAY3_14_CS3_F0_OFFSET    16                   // 
#define PI_DARRAY3_14_CS3_F0_WIDTH     8                    // 
#define PI_DARRAY3_14_CS3_F1_ADDR      1322 + PI_BASE_ADDR // 
#define PI_DARRAY3_14_CS3_F1_OFFSET    16                   // 
#define PI_DARRAY3_14_CS3_F1_WIDTH     8                    // 
#define PI_DARRAY3_14_CS3_F2_ADDR      1332 + PI_BASE_ADDR // 
#define PI_DARRAY3_14_CS3_F2_OFFSET    16                   // 
#define PI_DARRAY3_14_CS3_F2_WIDTH     8                    // 
#define PI_DARRAY3_14_CS3_WIDTH        8                    // 
#define PI_DARRAY3_14_MAP_ADDR         1362 + PI_BASE_ADDR // 
#define PI_DARRAY3_14_MAP_OFFSET       16                   // 
#define PI_DARRAY3_14_MAP_WIDTH        8                    // 
#define PI_DARRAY3_15_CS0_F0_ADDR      1222 + PI_BASE_ADDR // 
#define PI_DARRAY3_15_CS0_F0_OFFSET    24                   // 
#define PI_DARRAY3_15_CS0_F0_WIDTH     8                    // 
#define PI_DARRAY3_15_CS0_F1_ADDR      1232 + PI_BASE_ADDR // 
#define PI_DARRAY3_15_CS0_F1_OFFSET    24                   // 
#define PI_DARRAY3_15_CS0_F1_WIDTH     8                    // 
#define PI_DARRAY3_15_CS0_F2_ADDR      1242 + PI_BASE_ADDR // 
#define PI_DARRAY3_15_CS0_F2_OFFSET    24                   // 
#define PI_DARRAY3_15_CS0_F2_WIDTH     8                    // 
#define PI_DARRAY3_15_CS0_WIDTH        8                    // 
#define PI_DARRAY3_15_CS1_F0_ADDR      1252 + PI_BASE_ADDR // 
#define PI_DARRAY3_15_CS1_F0_OFFSET    24                   // 
#define PI_DARRAY3_15_CS1_F0_WIDTH     8                    // 
#define PI_DARRAY3_15_CS1_F1_ADDR      1262 + PI_BASE_ADDR // 
#define PI_DARRAY3_15_CS1_F1_OFFSET    24                   // 
#define PI_DARRAY3_15_CS1_F1_WIDTH     8                    // 
#define PI_DARRAY3_15_CS1_F2_ADDR      1272 + PI_BASE_ADDR // 
#define PI_DARRAY3_15_CS1_F2_OFFSET    24                   // 
#define PI_DARRAY3_15_CS1_F2_WIDTH     8                    // 
#define PI_DARRAY3_15_CS1_WIDTH        8                    // 
#define PI_DARRAY3_15_CS2_F0_ADDR      1282 + PI_BASE_ADDR // 
#define PI_DARRAY3_15_CS2_F0_OFFSET    24                   // 
#define PI_DARRAY3_15_CS2_F0_WIDTH     8                    // 
#define PI_DARRAY3_15_CS2_F1_ADDR      1292 + PI_BASE_ADDR // 
#define PI_DARRAY3_15_CS2_F1_OFFSET    24                   // 
#define PI_DARRAY3_15_CS2_F1_WIDTH     8                    // 
#define PI_DARRAY3_15_CS2_F2_ADDR      1302 + PI_BASE_ADDR // 
#define PI_DARRAY3_15_CS2_F2_OFFSET    24                   // 
#define PI_DARRAY3_15_CS2_F2_WIDTH     8                    // 
#define PI_DARRAY3_15_CS2_WIDTH        8                    // 
#define PI_DARRAY3_15_CS3_F0_ADDR      1312 + PI_BASE_ADDR // 
#define PI_DARRAY3_15_CS3_F0_OFFSET    24                   // 
#define PI_DARRAY3_15_CS3_F0_WIDTH     8                    // 
#define PI_DARRAY3_15_CS3_F1_ADDR      1322 + PI_BASE_ADDR // 
#define PI_DARRAY3_15_CS3_F1_OFFSET    24                   // 
#define PI_DARRAY3_15_CS3_F1_WIDTH     8                    // 
#define PI_DARRAY3_15_CS3_F2_ADDR      1332 + PI_BASE_ADDR // 
#define PI_DARRAY3_15_CS3_F2_OFFSET    24                   // 
#define PI_DARRAY3_15_CS3_F2_WIDTH     8                    // 
#define PI_DARRAY3_15_CS3_WIDTH        8                    // 
#define PI_DARRAY3_15_MAP_ADDR         1362 + PI_BASE_ADDR // 
#define PI_DARRAY3_15_MAP_OFFSET       24                   // 
#define PI_DARRAY3_15_MAP_WIDTH        8                    // 
#define PI_DARRAY3_16_CS0_F0_ADDR      1223 + PI_BASE_ADDR // 
#define PI_DARRAY3_16_CS0_F0_OFFSET    0                    // 
#define PI_DARRAY3_16_CS0_F0_WIDTH     8                    // 
#define PI_DARRAY3_16_CS0_F1_ADDR      1233 + PI_BASE_ADDR // 
#define PI_DARRAY3_16_CS0_F1_OFFSET    0                    // 
#define PI_DARRAY3_16_CS0_F1_WIDTH     8                    // 
#define PI_DARRAY3_16_CS0_F2_ADDR      1243 + PI_BASE_ADDR // 
#define PI_DARRAY3_16_CS0_F2_OFFSET    0                    // 
#define PI_DARRAY3_16_CS0_F2_WIDTH     8                    // 
#define PI_DARRAY3_16_CS0_WIDTH        8                    // 
#define PI_DARRAY3_16_CS1_F0_ADDR      1253 + PI_BASE_ADDR // 
#define PI_DARRAY3_16_CS1_F0_OFFSET    0                    // 
#define PI_DARRAY3_16_CS1_F0_WIDTH     8                    // 
#define PI_DARRAY3_16_CS1_F1_ADDR      1263 + PI_BASE_ADDR // 
#define PI_DARRAY3_16_CS1_F1_OFFSET    0                    // 
#define PI_DARRAY3_16_CS1_F1_WIDTH     8                    // 
#define PI_DARRAY3_16_CS1_F2_ADDR      1273 + PI_BASE_ADDR // 
#define PI_DARRAY3_16_CS1_F2_OFFSET    0                    // 
#define PI_DARRAY3_16_CS1_F2_WIDTH     8                    // 
#define PI_DARRAY3_16_CS1_WIDTH        8                    // 
#define PI_DARRAY3_16_CS2_F0_ADDR      1283 + PI_BASE_ADDR // 
#define PI_DARRAY3_16_CS2_F0_OFFSET    0                    // 
#define PI_DARRAY3_16_CS2_F0_WIDTH     8                    // 
#define PI_DARRAY3_16_CS2_F1_ADDR      1293 + PI_BASE_ADDR // 
#define PI_DARRAY3_16_CS2_F1_OFFSET    0                    // 
#define PI_DARRAY3_16_CS2_F1_WIDTH     8                    // 
#define PI_DARRAY3_16_CS2_F2_ADDR      1303 + PI_BASE_ADDR // 
#define PI_DARRAY3_16_CS2_F2_OFFSET    0                    // 
#define PI_DARRAY3_16_CS2_F2_WIDTH     8                    // 
#define PI_DARRAY3_16_CS2_WIDTH        8                    // 
#define PI_DARRAY3_16_CS3_F0_ADDR      1313 + PI_BASE_ADDR // 
#define PI_DARRAY3_16_CS3_F0_OFFSET    0                    // 
#define PI_DARRAY3_16_CS3_F0_WIDTH     8                    // 
#define PI_DARRAY3_16_CS3_F1_ADDR      1323 + PI_BASE_ADDR // 
#define PI_DARRAY3_16_CS3_F1_OFFSET    0                    // 
#define PI_DARRAY3_16_CS3_F1_WIDTH     8                    // 
#define PI_DARRAY3_16_CS3_F2_ADDR      1333 + PI_BASE_ADDR // 
#define PI_DARRAY3_16_CS3_F2_OFFSET    0                    // 
#define PI_DARRAY3_16_CS3_F2_WIDTH     8                    // 
#define PI_DARRAY3_16_CS3_WIDTH        8                    // 
#define PI_DARRAY3_16_MAP_ADDR         1363 + PI_BASE_ADDR // 
#define PI_DARRAY3_16_MAP_OFFSET       0                    // 
#define PI_DARRAY3_16_MAP_WIDTH        8                    // 
#define PI_DARRAY3_17_CS0_F0_ADDR      1223 + PI_BASE_ADDR // 
#define PI_DARRAY3_17_CS0_F0_OFFSET    8                    // 
#define PI_DARRAY3_17_CS0_F0_WIDTH     8                    // 
#define PI_DARRAY3_17_CS0_F1_ADDR      1233 + PI_BASE_ADDR // 
#define PI_DARRAY3_17_CS0_F1_OFFSET    8                    // 
#define PI_DARRAY3_17_CS0_F1_WIDTH     8                    // 
#define PI_DARRAY3_17_CS0_F2_ADDR      1243 + PI_BASE_ADDR // 
#define PI_DARRAY3_17_CS0_F2_OFFSET    8                    // 
#define PI_DARRAY3_17_CS0_F2_WIDTH     8                    // 
#define PI_DARRAY3_17_CS0_WIDTH        8                    // 
#define PI_DARRAY3_17_CS1_F0_ADDR      1253 + PI_BASE_ADDR // 
#define PI_DARRAY3_17_CS1_F0_OFFSET    8                    // 
#define PI_DARRAY3_17_CS1_F0_WIDTH     8                    // 
#define PI_DARRAY3_17_CS1_F1_ADDR      1263 + PI_BASE_ADDR // 
#define PI_DARRAY3_17_CS1_F1_OFFSET    8                    // 
#define PI_DARRAY3_17_CS1_F1_WIDTH     8                    // 
#define PI_DARRAY3_17_CS1_F2_ADDR      1273 + PI_BASE_ADDR // 
#define PI_DARRAY3_17_CS1_F2_OFFSET    8                    // 
#define PI_DARRAY3_17_CS1_F2_WIDTH     8                    // 
#define PI_DARRAY3_17_CS1_WIDTH        8                    // 
#define PI_DARRAY3_17_CS2_F0_ADDR      1283 + PI_BASE_ADDR // 
#define PI_DARRAY3_17_CS2_F0_OFFSET    8                    // 
#define PI_DARRAY3_17_CS2_F0_WIDTH     8                    // 
#define PI_DARRAY3_17_CS2_F1_ADDR      1293 + PI_BASE_ADDR // 
#define PI_DARRAY3_17_CS2_F1_OFFSET    8                    // 
#define PI_DARRAY3_17_CS2_F1_WIDTH     8                    // 
#define PI_DARRAY3_17_CS2_F2_ADDR      1303 + PI_BASE_ADDR // 
#define PI_DARRAY3_17_CS2_F2_OFFSET    8                    // 
#define PI_DARRAY3_17_CS2_F2_WIDTH     8                    // 
#define PI_DARRAY3_17_CS2_WIDTH        8                    // 
#define PI_DARRAY3_17_CS3_F0_ADDR      1313 + PI_BASE_ADDR // 
#define PI_DARRAY3_17_CS3_F0_OFFSET    8                    // 
#define PI_DARRAY3_17_CS3_F0_WIDTH     8                    // 
#define PI_DARRAY3_17_CS3_F1_ADDR      1323 + PI_BASE_ADDR // 
#define PI_DARRAY3_17_CS3_F1_OFFSET    8                    // 
#define PI_DARRAY3_17_CS3_F1_WIDTH     8                    // 
#define PI_DARRAY3_17_CS3_F2_ADDR      1333 + PI_BASE_ADDR // 
#define PI_DARRAY3_17_CS3_F2_OFFSET    8                    // 
#define PI_DARRAY3_17_CS3_F2_WIDTH     8                    // 
#define PI_DARRAY3_17_CS3_WIDTH        8                    // 
#define PI_DARRAY3_17_MAP_ADDR         1363 + PI_BASE_ADDR // 
#define PI_DARRAY3_17_MAP_OFFSET       8                    // 
#define PI_DARRAY3_17_MAP_WIDTH        8                    // 
#define PI_DARRAY3_18_CS0_F0_ADDR      1223 + PI_BASE_ADDR // 
#define PI_DARRAY3_18_CS0_F0_OFFSET    16                   // 
#define PI_DARRAY3_18_CS0_F0_WIDTH     8                    // 
#define PI_DARRAY3_18_CS0_F1_ADDR      1233 + PI_BASE_ADDR // 
#define PI_DARRAY3_18_CS0_F1_OFFSET    16                   // 
#define PI_DARRAY3_18_CS0_F1_WIDTH     8                    // 
#define PI_DARRAY3_18_CS0_F2_ADDR      1243 + PI_BASE_ADDR // 
#define PI_DARRAY3_18_CS0_F2_OFFSET    16                   // 
#define PI_DARRAY3_18_CS0_F2_WIDTH     8                    // 
#define PI_DARRAY3_18_CS0_WIDTH        8                    // 
#define PI_DARRAY3_18_CS1_F0_ADDR      1253 + PI_BASE_ADDR // 
#define PI_DARRAY3_18_CS1_F0_OFFSET    16                   // 
#define PI_DARRAY3_18_CS1_F0_WIDTH     8                    // 
#define PI_DARRAY3_18_CS1_F1_ADDR      1263 + PI_BASE_ADDR // 
#define PI_DARRAY3_18_CS1_F1_OFFSET    16                   // 
#define PI_DARRAY3_18_CS1_F1_WIDTH     8                    // 
#define PI_DARRAY3_18_CS1_F2_ADDR      1273 + PI_BASE_ADDR // 
#define PI_DARRAY3_18_CS1_F2_OFFSET    16                   // 
#define PI_DARRAY3_18_CS1_F2_WIDTH     8                    // 
#define PI_DARRAY3_18_CS1_WIDTH        8                    // 
#define PI_DARRAY3_18_CS2_F0_ADDR      1283 + PI_BASE_ADDR // 
#define PI_DARRAY3_18_CS2_F0_OFFSET    16                   // 
#define PI_DARRAY3_18_CS2_F0_WIDTH     8                    // 
#define PI_DARRAY3_18_CS2_F1_ADDR      1293 + PI_BASE_ADDR // 
#define PI_DARRAY3_18_CS2_F1_OFFSET    16                   // 
#define PI_DARRAY3_18_CS2_F1_WIDTH     8                    // 
#define PI_DARRAY3_18_CS2_F2_ADDR      1303 + PI_BASE_ADDR // 
#define PI_DARRAY3_18_CS2_F2_OFFSET    16                   // 
#define PI_DARRAY3_18_CS2_F2_WIDTH     8                    // 
#define PI_DARRAY3_18_CS2_WIDTH        8                    // 
#define PI_DARRAY3_18_CS3_F0_ADDR      1313 + PI_BASE_ADDR // 
#define PI_DARRAY3_18_CS3_F0_OFFSET    16                   // 
#define PI_DARRAY3_18_CS3_F0_WIDTH     8                    // 
#define PI_DARRAY3_18_CS3_F1_ADDR      1323 + PI_BASE_ADDR // 
#define PI_DARRAY3_18_CS3_F1_OFFSET    16                   // 
#define PI_DARRAY3_18_CS3_F1_WIDTH     8                    // 
#define PI_DARRAY3_18_CS3_F2_ADDR      1333 + PI_BASE_ADDR // 
#define PI_DARRAY3_18_CS3_F2_OFFSET    16                   // 
#define PI_DARRAY3_18_CS3_F2_WIDTH     8                    // 
#define PI_DARRAY3_18_CS3_WIDTH        8                    // 
#define PI_DARRAY3_18_MAP_ADDR         1363 + PI_BASE_ADDR // 
#define PI_DARRAY3_18_MAP_OFFSET       16                   // 
#define PI_DARRAY3_18_MAP_WIDTH        8                    // 
#define PI_DARRAY3_19_CS0_F0_ADDR      1223 + PI_BASE_ADDR // 
#define PI_DARRAY3_19_CS0_F0_OFFSET    24                   // 
#define PI_DARRAY3_19_CS0_F0_WIDTH     8                    // 
#define PI_DARRAY3_19_CS0_F1_ADDR      1233 + PI_BASE_ADDR // 
#define PI_DARRAY3_19_CS0_F1_OFFSET    24                   // 
#define PI_DARRAY3_19_CS0_F1_WIDTH     8                    // 
#define PI_DARRAY3_19_CS0_F2_ADDR      1243 + PI_BASE_ADDR // 
#define PI_DARRAY3_19_CS0_F2_OFFSET    24                   // 
#define PI_DARRAY3_19_CS0_F2_WIDTH     8                    // 
#define PI_DARRAY3_19_CS0_WIDTH        8                    // 
#define PI_DARRAY3_19_CS1_F0_ADDR      1253 + PI_BASE_ADDR // 
#define PI_DARRAY3_19_CS1_F0_OFFSET    24                   // 
#define PI_DARRAY3_19_CS1_F0_WIDTH     8                    // 
#define PI_DARRAY3_19_CS1_F1_ADDR      1263 + PI_BASE_ADDR // 
#define PI_DARRAY3_19_CS1_F1_OFFSET    24                   // 
#define PI_DARRAY3_19_CS1_F1_WIDTH     8                    // 
#define PI_DARRAY3_19_CS1_F2_ADDR      1273 + PI_BASE_ADDR // 
#define PI_DARRAY3_19_CS1_F2_OFFSET    24                   // 
#define PI_DARRAY3_19_CS1_F2_WIDTH     8                    // 
#define PI_DARRAY3_19_CS1_WIDTH        8                    // 
#define PI_DARRAY3_19_CS2_F0_ADDR      1283 + PI_BASE_ADDR // 
#define PI_DARRAY3_19_CS2_F0_OFFSET    24                   // 
#define PI_DARRAY3_19_CS2_F0_WIDTH     8                    // 
#define PI_DARRAY3_19_CS2_F1_ADDR      1293 + PI_BASE_ADDR // 
#define PI_DARRAY3_19_CS2_F1_OFFSET    24                   // 
#define PI_DARRAY3_19_CS2_F1_WIDTH     8                    // 
#define PI_DARRAY3_19_CS2_F2_ADDR      1303 + PI_BASE_ADDR // 
#define PI_DARRAY3_19_CS2_F2_OFFSET    24                   // 
#define PI_DARRAY3_19_CS2_F2_WIDTH     8                    // 
#define PI_DARRAY3_19_CS2_WIDTH        8                    // 
#define PI_DARRAY3_19_CS3_F0_ADDR      1313 + PI_BASE_ADDR // 
#define PI_DARRAY3_19_CS3_F0_OFFSET    24                   // 
#define PI_DARRAY3_19_CS3_F0_WIDTH     8                    // 
#define PI_DARRAY3_19_CS3_F1_ADDR      1323 + PI_BASE_ADDR // 
#define PI_DARRAY3_19_CS3_F1_OFFSET    24                   // 
#define PI_DARRAY3_19_CS3_F1_WIDTH     8                    // 
#define PI_DARRAY3_19_CS3_F2_ADDR      1333 + PI_BASE_ADDR // 
#define PI_DARRAY3_19_CS3_F2_OFFSET    24                   // 
#define PI_DARRAY3_19_CS3_F2_WIDTH     8                    // 
#define PI_DARRAY3_19_CS3_WIDTH        8                    // 
#define PI_DARRAY3_19_MAP_ADDR         1363 + PI_BASE_ADDR // 
#define PI_DARRAY3_19_MAP_OFFSET       24                   // 
#define PI_DARRAY3_19_MAP_WIDTH        8                    // 
#define PI_DARRAY3_20_CS0_F0_ADDR      1224 + PI_BASE_ADDR // 
#define PI_DARRAY3_20_CS0_F0_OFFSET    0                    // 
#define PI_DARRAY3_20_CS0_F0_WIDTH     8                    // 
#define PI_DARRAY3_20_CS0_F1_ADDR      1234 + PI_BASE_ADDR // 
#define PI_DARRAY3_20_CS0_F1_OFFSET    0                    // 
#define PI_DARRAY3_20_CS0_F1_WIDTH     8                    // 
#define PI_DARRAY3_20_CS0_F2_ADDR      1244 + PI_BASE_ADDR // 
#define PI_DARRAY3_20_CS0_F2_OFFSET    0                    // 
#define PI_DARRAY3_20_CS0_F2_WIDTH     8                    // 
#define PI_DARRAY3_20_CS0_WIDTH        8                    // 
#define PI_DARRAY3_20_CS1_F0_ADDR      1254 + PI_BASE_ADDR // 
#define PI_DARRAY3_20_CS1_F0_OFFSET    0                    // 
#define PI_DARRAY3_20_CS1_F0_WIDTH     8                    // 
#define PI_DARRAY3_20_CS1_F1_ADDR      1264 + PI_BASE_ADDR // 
#define PI_DARRAY3_20_CS1_F1_OFFSET    0                    // 
#define PI_DARRAY3_20_CS1_F1_WIDTH     8                    // 
#define PI_DARRAY3_20_CS1_F2_ADDR      1274 + PI_BASE_ADDR // 
#define PI_DARRAY3_20_CS1_F2_OFFSET    0                    // 
#define PI_DARRAY3_20_CS1_F2_WIDTH     8                    // 
#define PI_DARRAY3_20_CS1_WIDTH        8                    // 
#define PI_DARRAY3_20_CS2_F0_ADDR      1284 + PI_BASE_ADDR // 
#define PI_DARRAY3_20_CS2_F0_OFFSET    0                    // 
#define PI_DARRAY3_20_CS2_F0_WIDTH     8                    // 
#define PI_DARRAY3_20_CS2_F1_ADDR      1294 + PI_BASE_ADDR // 
#define PI_DARRAY3_20_CS2_F1_OFFSET    0                    // 
#define PI_DARRAY3_20_CS2_F1_WIDTH     8                    // 
#define PI_DARRAY3_20_CS2_F2_ADDR      1304 + PI_BASE_ADDR // 
#define PI_DARRAY3_20_CS2_F2_OFFSET    0                    // 
#define PI_DARRAY3_20_CS2_F2_WIDTH     8                    // 
#define PI_DARRAY3_20_CS2_WIDTH        8                    // 
#define PI_DARRAY3_20_CS3_F0_ADDR      1314 + PI_BASE_ADDR // 
#define PI_DARRAY3_20_CS3_F0_OFFSET    0                    // 
#define PI_DARRAY3_20_CS3_F0_WIDTH     8                    // 
#define PI_DARRAY3_20_CS3_F1_ADDR      1324 + PI_BASE_ADDR // 
#define PI_DARRAY3_20_CS3_F1_OFFSET    0                    // 
#define PI_DARRAY3_20_CS3_F1_WIDTH     8                    // 
#define PI_DARRAY3_20_CS3_F2_ADDR      1334 + PI_BASE_ADDR // 
#define PI_DARRAY3_20_CS3_F2_OFFSET    0                    // 
#define PI_DARRAY3_20_CS3_F2_WIDTH     8                    // 
#define PI_DARRAY3_20_CS3_WIDTH        8                    // 
#define PI_DARRAY3_20_MAP_ADDR         1364 + PI_BASE_ADDR // 
#define PI_DARRAY3_20_MAP_OFFSET       0                    // 
#define PI_DARRAY3_20_MAP_WIDTH        8                    // 
#define PI_DARRAY3_21_CS0_F0_ADDR      1224 + PI_BASE_ADDR // 
#define PI_DARRAY3_21_CS0_F0_OFFSET    8                    // 
#define PI_DARRAY3_21_CS0_F0_WIDTH     8                    // 
#define PI_DARRAY3_21_CS0_F1_ADDR      1234 + PI_BASE_ADDR // 
#define PI_DARRAY3_21_CS0_F1_OFFSET    8                    // 
#define PI_DARRAY3_21_CS0_F1_WIDTH     8                    // 
#define PI_DARRAY3_21_CS0_F2_ADDR      1244 + PI_BASE_ADDR // 
#define PI_DARRAY3_21_CS0_F2_OFFSET    8                    // 
#define PI_DARRAY3_21_CS0_F2_WIDTH     8                    // 
#define PI_DARRAY3_21_CS0_WIDTH        8                    // 
#define PI_DARRAY3_21_CS1_F0_ADDR      1254 + PI_BASE_ADDR // 
#define PI_DARRAY3_21_CS1_F0_OFFSET    8                    // 
#define PI_DARRAY3_21_CS1_F0_WIDTH     8                    // 
#define PI_DARRAY3_21_CS1_F1_ADDR      1264 + PI_BASE_ADDR // 
#define PI_DARRAY3_21_CS1_F1_OFFSET    8                    // 
#define PI_DARRAY3_21_CS1_F1_WIDTH     8                    // 
#define PI_DARRAY3_21_CS1_F2_ADDR      1274 + PI_BASE_ADDR // 
#define PI_DARRAY3_21_CS1_F2_OFFSET    8                    // 
#define PI_DARRAY3_21_CS1_F2_WIDTH     8                    // 
#define PI_DARRAY3_21_CS1_WIDTH        8                    // 
#define PI_DARRAY3_21_CS2_F0_ADDR      1284 + PI_BASE_ADDR // 
#define PI_DARRAY3_21_CS2_F0_OFFSET    8                    // 
#define PI_DARRAY3_21_CS2_F0_WIDTH     8                    // 
#define PI_DARRAY3_21_CS2_F1_ADDR      1294 + PI_BASE_ADDR // 
#define PI_DARRAY3_21_CS2_F1_OFFSET    8                    // 
#define PI_DARRAY3_21_CS2_F1_WIDTH     8                    // 
#define PI_DARRAY3_21_CS2_F2_ADDR      1304 + PI_BASE_ADDR // 
#define PI_DARRAY3_21_CS2_F2_OFFSET    8                    // 
#define PI_DARRAY3_21_CS2_F2_WIDTH     8                    // 
#define PI_DARRAY3_21_CS2_WIDTH        8                    // 
#define PI_DARRAY3_21_CS3_F0_ADDR      1314 + PI_BASE_ADDR // 
#define PI_DARRAY3_21_CS3_F0_OFFSET    8                    // 
#define PI_DARRAY3_21_CS3_F0_WIDTH     8                    // 
#define PI_DARRAY3_21_CS3_F1_ADDR      1324 + PI_BASE_ADDR // 
#define PI_DARRAY3_21_CS3_F1_OFFSET    8                    // 
#define PI_DARRAY3_21_CS3_F1_WIDTH     8                    // 
#define PI_DARRAY3_21_CS3_F2_ADDR      1334 + PI_BASE_ADDR // 
#define PI_DARRAY3_21_CS3_F2_OFFSET    8                    // 
#define PI_DARRAY3_21_CS3_F2_WIDTH     8                    // 
#define PI_DARRAY3_21_CS3_WIDTH        8                    // 
#define PI_DARRAY3_21_MAP_ADDR         1364 + PI_BASE_ADDR // 
#define PI_DARRAY3_21_MAP_OFFSET       8                    // 
#define PI_DARRAY3_21_MAP_WIDTH        8                    // 
#define PI_DARRAY3_22_CS0_F0_ADDR      1224 + PI_BASE_ADDR // 
#define PI_DARRAY3_22_CS0_F0_OFFSET    16                   // 
#define PI_DARRAY3_22_CS0_F0_WIDTH     8                    // 
#define PI_DARRAY3_22_CS0_F1_ADDR      1234 + PI_BASE_ADDR // 
#define PI_DARRAY3_22_CS0_F1_OFFSET    16                   // 
#define PI_DARRAY3_22_CS0_F1_WIDTH     8                    // 
#define PI_DARRAY3_22_CS0_F2_ADDR      1244 + PI_BASE_ADDR // 
#define PI_DARRAY3_22_CS0_F2_OFFSET    16                   // 
#define PI_DARRAY3_22_CS0_F2_WIDTH     8                    // 
#define PI_DARRAY3_22_CS0_WIDTH        8                    // 
#define PI_DARRAY3_22_CS1_F0_ADDR      1254 + PI_BASE_ADDR // 
#define PI_DARRAY3_22_CS1_F0_OFFSET    16                   // 
#define PI_DARRAY3_22_CS1_F0_WIDTH     8                    // 
#define PI_DARRAY3_22_CS1_F1_ADDR      1264 + PI_BASE_ADDR // 
#define PI_DARRAY3_22_CS1_F1_OFFSET    16                   // 
#define PI_DARRAY3_22_CS1_F1_WIDTH     8                    // 
#define PI_DARRAY3_22_CS1_F2_ADDR      1274 + PI_BASE_ADDR // 
#define PI_DARRAY3_22_CS1_F2_OFFSET    16                   // 
#define PI_DARRAY3_22_CS1_F2_WIDTH     8                    // 
#define PI_DARRAY3_22_CS1_WIDTH        8                    // 
#define PI_DARRAY3_22_CS2_F0_ADDR      1284 + PI_BASE_ADDR // 
#define PI_DARRAY3_22_CS2_F0_OFFSET    16                   // 
#define PI_DARRAY3_22_CS2_F0_WIDTH     8                    // 
#define PI_DARRAY3_22_CS2_F1_ADDR      1294 + PI_BASE_ADDR // 
#define PI_DARRAY3_22_CS2_F1_OFFSET    16                   // 
#define PI_DARRAY3_22_CS2_F1_WIDTH     8                    // 
#define PI_DARRAY3_22_CS2_F2_ADDR      1304 + PI_BASE_ADDR // 
#define PI_DARRAY3_22_CS2_F2_OFFSET    16                   // 
#define PI_DARRAY3_22_CS2_F2_WIDTH     8                    // 
#define PI_DARRAY3_22_CS2_WIDTH        8                    // 
#define PI_DARRAY3_22_CS3_F0_ADDR      1314 + PI_BASE_ADDR // 
#define PI_DARRAY3_22_CS3_F0_OFFSET    16                   // 
#define PI_DARRAY3_22_CS3_F0_WIDTH     8                    // 
#define PI_DARRAY3_22_CS3_F1_ADDR      1324 + PI_BASE_ADDR // 
#define PI_DARRAY3_22_CS3_F1_OFFSET    16                   // 
#define PI_DARRAY3_22_CS3_F1_WIDTH     8                    // 
#define PI_DARRAY3_22_CS3_F2_ADDR      1334 + PI_BASE_ADDR // 
#define PI_DARRAY3_22_CS3_F2_OFFSET    16                   // 
#define PI_DARRAY3_22_CS3_F2_WIDTH     8                    // 
#define PI_DARRAY3_22_CS3_WIDTH        8                    // 
#define PI_DARRAY3_22_MAP_ADDR         1364 + PI_BASE_ADDR // 
#define PI_DARRAY3_22_MAP_OFFSET       16                   // 
#define PI_DARRAY3_22_MAP_WIDTH        8                    // 
#define PI_DARRAY3_23_CS0_F0_ADDR      1224 + PI_BASE_ADDR // 
#define PI_DARRAY3_23_CS0_F0_OFFSET    24                   // 
#define PI_DARRAY3_23_CS0_F0_WIDTH     8                    // 
#define PI_DARRAY3_23_CS0_F1_ADDR      1234 + PI_BASE_ADDR // 
#define PI_DARRAY3_23_CS0_F1_OFFSET    24                   // 
#define PI_DARRAY3_23_CS0_F1_WIDTH     8                    // 
#define PI_DARRAY3_23_CS0_F2_ADDR      1244 + PI_BASE_ADDR // 
#define PI_DARRAY3_23_CS0_F2_OFFSET    24                   // 
#define PI_DARRAY3_23_CS0_F2_WIDTH     8                    // 
#define PI_DARRAY3_23_CS0_WIDTH        8                    // 
#define PI_DARRAY3_23_CS1_F0_ADDR      1254 + PI_BASE_ADDR // 
#define PI_DARRAY3_23_CS1_F0_OFFSET    24                   // 
#define PI_DARRAY3_23_CS1_F0_WIDTH     8                    // 
#define PI_DARRAY3_23_CS1_F1_ADDR      1264 + PI_BASE_ADDR // 
#define PI_DARRAY3_23_CS1_F1_OFFSET    24                   // 
#define PI_DARRAY3_23_CS1_F1_WIDTH     8                    // 
#define PI_DARRAY3_23_CS1_F2_ADDR      1274 + PI_BASE_ADDR // 
#define PI_DARRAY3_23_CS1_F2_OFFSET    24                   // 
#define PI_DARRAY3_23_CS1_F2_WIDTH     8                    // 
#define PI_DARRAY3_23_CS1_WIDTH        8                    // 
#define PI_DARRAY3_23_CS2_F0_ADDR      1284 + PI_BASE_ADDR // 
#define PI_DARRAY3_23_CS2_F0_OFFSET    24                   // 
#define PI_DARRAY3_23_CS2_F0_WIDTH     8                    // 
#define PI_DARRAY3_23_CS2_F1_ADDR      1294 + PI_BASE_ADDR // 
#define PI_DARRAY3_23_CS2_F1_OFFSET    24                   // 
#define PI_DARRAY3_23_CS2_F1_WIDTH     8                    // 
#define PI_DARRAY3_23_CS2_F2_ADDR      1304 + PI_BASE_ADDR // 
#define PI_DARRAY3_23_CS2_F2_OFFSET    24                   // 
#define PI_DARRAY3_23_CS2_F2_WIDTH     8                    // 
#define PI_DARRAY3_23_CS2_WIDTH        8                    // 
#define PI_DARRAY3_23_CS3_F0_ADDR      1314 + PI_BASE_ADDR // 
#define PI_DARRAY3_23_CS3_F0_OFFSET    24                   // 
#define PI_DARRAY3_23_CS3_F0_WIDTH     8                    // 
#define PI_DARRAY3_23_CS3_F1_ADDR      1324 + PI_BASE_ADDR // 
#define PI_DARRAY3_23_CS3_F1_OFFSET    24                   // 
#define PI_DARRAY3_23_CS3_F1_WIDTH     8                    // 
#define PI_DARRAY3_23_CS3_F2_ADDR      1334 + PI_BASE_ADDR // 
#define PI_DARRAY3_23_CS3_F2_OFFSET    24                   // 
#define PI_DARRAY3_23_CS3_F2_WIDTH     8                    // 
#define PI_DARRAY3_23_CS3_WIDTH        8                    // 
#define PI_DARRAY3_23_MAP_ADDR         1364 + PI_BASE_ADDR // 
#define PI_DARRAY3_23_MAP_OFFSET       24                   // 
#define PI_DARRAY3_23_MAP_WIDTH        8                    // 
#define PI_DARRAY3_24_CS0_F0_ADDR      1225 + PI_BASE_ADDR // 
#define PI_DARRAY3_24_CS0_F0_OFFSET    0                    // 
#define PI_DARRAY3_24_CS0_F0_WIDTH     8                    // 
#define PI_DARRAY3_24_CS0_F1_ADDR      1235 + PI_BASE_ADDR // 
#define PI_DARRAY3_24_CS0_F1_OFFSET    0                    // 
#define PI_DARRAY3_24_CS0_F1_WIDTH     8                    // 
#define PI_DARRAY3_24_CS0_F2_ADDR      1245 + PI_BASE_ADDR // 
#define PI_DARRAY3_24_CS0_F2_OFFSET    0                    // 
#define PI_DARRAY3_24_CS0_F2_WIDTH     8                    // 
#define PI_DARRAY3_24_CS0_WIDTH        8                    // 
#define PI_DARRAY3_24_CS1_F0_ADDR      1255 + PI_BASE_ADDR // 
#define PI_DARRAY3_24_CS1_F0_OFFSET    0                    // 
#define PI_DARRAY3_24_CS1_F0_WIDTH     8                    // 
#define PI_DARRAY3_24_CS1_F1_ADDR      1265 + PI_BASE_ADDR // 
#define PI_DARRAY3_24_CS1_F1_OFFSET    0                    // 
#define PI_DARRAY3_24_CS1_F1_WIDTH     8                    // 
#define PI_DARRAY3_24_CS1_F2_ADDR      1275 + PI_BASE_ADDR // 
#define PI_DARRAY3_24_CS1_F2_OFFSET    0                    // 
#define PI_DARRAY3_24_CS1_F2_WIDTH     8                    // 
#define PI_DARRAY3_24_CS1_WIDTH        8                    // 
#define PI_DARRAY3_24_CS2_F0_ADDR      1285 + PI_BASE_ADDR // 
#define PI_DARRAY3_24_CS2_F0_OFFSET    0                    // 
#define PI_DARRAY3_24_CS2_F0_WIDTH     8                    // 
#define PI_DARRAY3_24_CS2_F1_ADDR      1295 + PI_BASE_ADDR // 
#define PI_DARRAY3_24_CS2_F1_OFFSET    0                    // 
#define PI_DARRAY3_24_CS2_F1_WIDTH     8                    // 
#define PI_DARRAY3_24_CS2_F2_ADDR      1305 + PI_BASE_ADDR // 
#define PI_DARRAY3_24_CS2_F2_OFFSET    0                    // 
#define PI_DARRAY3_24_CS2_F2_WIDTH     8                    // 
#define PI_DARRAY3_24_CS2_WIDTH        8                    // 
#define PI_DARRAY3_24_CS3_F0_ADDR      1315 + PI_BASE_ADDR // 
#define PI_DARRAY3_24_CS3_F0_OFFSET    0                    // 
#define PI_DARRAY3_24_CS3_F0_WIDTH     8                    // 
#define PI_DARRAY3_24_CS3_F1_ADDR      1325 + PI_BASE_ADDR // 
#define PI_DARRAY3_24_CS3_F1_OFFSET    0                    // 
#define PI_DARRAY3_24_CS3_F1_WIDTH     8                    // 
#define PI_DARRAY3_24_CS3_F2_ADDR      1335 + PI_BASE_ADDR // 
#define PI_DARRAY3_24_CS3_F2_OFFSET    0                    // 
#define PI_DARRAY3_24_CS3_F2_WIDTH     8                    // 
#define PI_DARRAY3_24_CS3_WIDTH        8                    // 
#define PI_DARRAY3_24_MAP_ADDR         1365 + PI_BASE_ADDR // 
#define PI_DARRAY3_24_MAP_OFFSET       0                    // 
#define PI_DARRAY3_24_MAP_WIDTH        8                    // 
#define PI_DARRAY3_25_CS0_F0_ADDR      1225 + PI_BASE_ADDR // 
#define PI_DARRAY3_25_CS0_F0_OFFSET    8                    // 
#define PI_DARRAY3_25_CS0_F0_WIDTH     8                    // 
#define PI_DARRAY3_25_CS0_F1_ADDR      1235 + PI_BASE_ADDR // 
#define PI_DARRAY3_25_CS0_F1_OFFSET    8                    // 
#define PI_DARRAY3_25_CS0_F1_WIDTH     8                    // 
#define PI_DARRAY3_25_CS0_F2_ADDR      1245 + PI_BASE_ADDR // 
#define PI_DARRAY3_25_CS0_F2_OFFSET    8                    // 
#define PI_DARRAY3_25_CS0_F2_WIDTH     8                    // 
#define PI_DARRAY3_25_CS0_WIDTH        8                    // 
#define PI_DARRAY3_25_CS1_F0_ADDR      1255 + PI_BASE_ADDR // 
#define PI_DARRAY3_25_CS1_F0_OFFSET    8                    // 
#define PI_DARRAY3_25_CS1_F0_WIDTH     8                    // 
#define PI_DARRAY3_25_CS1_F1_ADDR      1265 + PI_BASE_ADDR // 
#define PI_DARRAY3_25_CS1_F1_OFFSET    8                    // 
#define PI_DARRAY3_25_CS1_F1_WIDTH     8                    // 
#define PI_DARRAY3_25_CS1_F2_ADDR      1275 + PI_BASE_ADDR // 
#define PI_DARRAY3_25_CS1_F2_OFFSET    8                    // 
#define PI_DARRAY3_25_CS1_F2_WIDTH     8                    // 
#define PI_DARRAY3_25_CS1_WIDTH        8                    // 
#define PI_DARRAY3_25_CS2_F0_ADDR      1285 + PI_BASE_ADDR // 
#define PI_DARRAY3_25_CS2_F0_OFFSET    8                    // 
#define PI_DARRAY3_25_CS2_F0_WIDTH     8                    // 
#define PI_DARRAY3_25_CS2_F1_ADDR      1295 + PI_BASE_ADDR // 
#define PI_DARRAY3_25_CS2_F1_OFFSET    8                    // 
#define PI_DARRAY3_25_CS2_F1_WIDTH     8                    // 
#define PI_DARRAY3_25_CS2_F2_ADDR      1305 + PI_BASE_ADDR // 
#define PI_DARRAY3_25_CS2_F2_OFFSET    8                    // 
#define PI_DARRAY3_25_CS2_F2_WIDTH     8                    // 
#define PI_DARRAY3_25_CS2_WIDTH        8                    // 
#define PI_DARRAY3_25_CS3_F0_ADDR      1315 + PI_BASE_ADDR // 
#define PI_DARRAY3_25_CS3_F0_OFFSET    8                    // 
#define PI_DARRAY3_25_CS3_F0_WIDTH     8                    // 
#define PI_DARRAY3_25_CS3_F1_ADDR      1325 + PI_BASE_ADDR // 
#define PI_DARRAY3_25_CS3_F1_OFFSET    8                    // 
#define PI_DARRAY3_25_CS3_F1_WIDTH     8                    // 
#define PI_DARRAY3_25_CS3_F2_ADDR      1335 + PI_BASE_ADDR // 
#define PI_DARRAY3_25_CS3_F2_OFFSET    8                    // 
#define PI_DARRAY3_25_CS3_F2_WIDTH     8                    // 
#define PI_DARRAY3_25_CS3_WIDTH        8                    // 
#define PI_DARRAY3_25_MAP_ADDR         1365 + PI_BASE_ADDR // 
#define PI_DARRAY3_25_MAP_OFFSET       8                    // 
#define PI_DARRAY3_25_MAP_WIDTH        8                    // 
#define PI_DARRAY3_26_CS0_F0_ADDR      1225 + PI_BASE_ADDR // 
#define PI_DARRAY3_26_CS0_F0_OFFSET    16                   // 
#define PI_DARRAY3_26_CS0_F0_WIDTH     8                    // 
#define PI_DARRAY3_26_CS0_F1_ADDR      1235 + PI_BASE_ADDR // 
#define PI_DARRAY3_26_CS0_F1_OFFSET    16                   // 
#define PI_DARRAY3_26_CS0_F1_WIDTH     8                    // 
#define PI_DARRAY3_26_CS0_F2_ADDR      1245 + PI_BASE_ADDR // 
#define PI_DARRAY3_26_CS0_F2_OFFSET    16                   // 
#define PI_DARRAY3_26_CS0_F2_WIDTH     8                    // 
#define PI_DARRAY3_26_CS0_WIDTH        8                    // 
#define PI_DARRAY3_26_CS1_F0_ADDR      1255 + PI_BASE_ADDR // 
#define PI_DARRAY3_26_CS1_F0_OFFSET    16                   // 
#define PI_DARRAY3_26_CS1_F0_WIDTH     8                    // 
#define PI_DARRAY3_26_CS1_F1_ADDR      1265 + PI_BASE_ADDR // 
#define PI_DARRAY3_26_CS1_F1_OFFSET    16                   // 
#define PI_DARRAY3_26_CS1_F1_WIDTH     8                    // 
#define PI_DARRAY3_26_CS1_F2_ADDR      1275 + PI_BASE_ADDR // 
#define PI_DARRAY3_26_CS1_F2_OFFSET    16                   // 
#define PI_DARRAY3_26_CS1_F2_WIDTH     8                    // 
#define PI_DARRAY3_26_CS1_WIDTH        8                    // 
#define PI_DARRAY3_26_CS2_F0_ADDR      1285 + PI_BASE_ADDR // 
#define PI_DARRAY3_26_CS2_F0_OFFSET    16                   // 
#define PI_DARRAY3_26_CS2_F0_WIDTH     8                    // 
#define PI_DARRAY3_26_CS2_F1_ADDR      1295 + PI_BASE_ADDR // 
#define PI_DARRAY3_26_CS2_F1_OFFSET    16                   // 
#define PI_DARRAY3_26_CS2_F1_WIDTH     8                    // 
#define PI_DARRAY3_26_CS2_F2_ADDR      1305 + PI_BASE_ADDR // 
#define PI_DARRAY3_26_CS2_F2_OFFSET    16                   // 
#define PI_DARRAY3_26_CS2_F2_WIDTH     8                    // 
#define PI_DARRAY3_26_CS2_WIDTH        8                    // 
#define PI_DARRAY3_26_CS3_F0_ADDR      1315 + PI_BASE_ADDR // 
#define PI_DARRAY3_26_CS3_F0_OFFSET    16                   // 
#define PI_DARRAY3_26_CS3_F0_WIDTH     8                    // 
#define PI_DARRAY3_26_CS3_F1_ADDR      1325 + PI_BASE_ADDR // 
#define PI_DARRAY3_26_CS3_F1_OFFSET    16                   // 
#define PI_DARRAY3_26_CS3_F1_WIDTH     8                    // 
#define PI_DARRAY3_26_CS3_F2_ADDR      1335 + PI_BASE_ADDR // 
#define PI_DARRAY3_26_CS3_F2_OFFSET    16                   // 
#define PI_DARRAY3_26_CS3_F2_WIDTH     8                    // 
#define PI_DARRAY3_26_CS3_WIDTH        8                    // 
#define PI_DARRAY3_26_MAP_ADDR         1365 + PI_BASE_ADDR // 
#define PI_DARRAY3_26_MAP_OFFSET       16                   // 
#define PI_DARRAY3_26_MAP_WIDTH        8                    // 
#define PI_DARRAY3_27_CS0_F0_ADDR      1225 + PI_BASE_ADDR // 
#define PI_DARRAY3_27_CS0_F0_OFFSET    24                   // 
#define PI_DARRAY3_27_CS0_F0_WIDTH     8                    // 
#define PI_DARRAY3_27_CS0_F1_ADDR      1235 + PI_BASE_ADDR // 
#define PI_DARRAY3_27_CS0_F1_OFFSET    24                   // 
#define PI_DARRAY3_27_CS0_F1_WIDTH     8                    // 
#define PI_DARRAY3_27_CS0_F2_ADDR      1245 + PI_BASE_ADDR // 
#define PI_DARRAY3_27_CS0_F2_OFFSET    24                   // 
#define PI_DARRAY3_27_CS0_F2_WIDTH     8                    // 
#define PI_DARRAY3_27_CS0_WIDTH        8                    // 
#define PI_DARRAY3_27_CS1_F0_ADDR      1255 + PI_BASE_ADDR // 
#define PI_DARRAY3_27_CS1_F0_OFFSET    24                   // 
#define PI_DARRAY3_27_CS1_F0_WIDTH     8                    // 
#define PI_DARRAY3_27_CS1_F1_ADDR      1265 + PI_BASE_ADDR // 
#define PI_DARRAY3_27_CS1_F1_OFFSET    24                   // 
#define PI_DARRAY3_27_CS1_F1_WIDTH     8                    // 
#define PI_DARRAY3_27_CS1_F2_ADDR      1275 + PI_BASE_ADDR // 
#define PI_DARRAY3_27_CS1_F2_OFFSET    24                   // 
#define PI_DARRAY3_27_CS1_F2_WIDTH     8                    // 
#define PI_DARRAY3_27_CS1_WIDTH        8                    // 
#define PI_DARRAY3_27_CS2_F0_ADDR      1285 + PI_BASE_ADDR // 
#define PI_DARRAY3_27_CS2_F0_OFFSET    24                   // 
#define PI_DARRAY3_27_CS2_F0_WIDTH     8                    // 
#define PI_DARRAY3_27_CS2_F1_ADDR      1295 + PI_BASE_ADDR // 
#define PI_DARRAY3_27_CS2_F1_OFFSET    24                   // 
#define PI_DARRAY3_27_CS2_F1_WIDTH     8                    // 
#define PI_DARRAY3_27_CS2_F2_ADDR      1305 + PI_BASE_ADDR // 
#define PI_DARRAY3_27_CS2_F2_OFFSET    24                   // 
#define PI_DARRAY3_27_CS2_F2_WIDTH     8                    // 
#define PI_DARRAY3_27_CS2_WIDTH        8                    // 
#define PI_DARRAY3_27_CS3_F0_ADDR      1315 + PI_BASE_ADDR // 
#define PI_DARRAY3_27_CS3_F0_OFFSET    24                   // 
#define PI_DARRAY3_27_CS3_F0_WIDTH     8                    // 
#define PI_DARRAY3_27_CS3_F1_ADDR      1325 + PI_BASE_ADDR // 
#define PI_DARRAY3_27_CS3_F1_OFFSET    24                   // 
#define PI_DARRAY3_27_CS3_F1_WIDTH     8                    // 
#define PI_DARRAY3_27_CS3_F2_ADDR      1335 + PI_BASE_ADDR // 
#define PI_DARRAY3_27_CS3_F2_OFFSET    24                   // 
#define PI_DARRAY3_27_CS3_F2_WIDTH     8                    // 
#define PI_DARRAY3_27_CS3_WIDTH        8                    // 
#define PI_DARRAY3_27_MAP_ADDR         1365 + PI_BASE_ADDR // 
#define PI_DARRAY3_27_MAP_OFFSET       24                   // 
#define PI_DARRAY3_27_MAP_WIDTH        8                    // 
#define PI_DARRAY3_28_CS0_F0_ADDR      1226 + PI_BASE_ADDR // 
#define PI_DARRAY3_28_CS0_F0_OFFSET    0                    // 
#define PI_DARRAY3_28_CS0_F0_WIDTH     8                    // 
#define PI_DARRAY3_28_CS0_F1_ADDR      1236 + PI_BASE_ADDR // 
#define PI_DARRAY3_28_CS0_F1_OFFSET    0                    // 
#define PI_DARRAY3_28_CS0_F1_WIDTH     8                    // 
#define PI_DARRAY3_28_CS0_F2_ADDR      1246 + PI_BASE_ADDR // 
#define PI_DARRAY3_28_CS0_F2_OFFSET    0                    // 
#define PI_DARRAY3_28_CS0_F2_WIDTH     8                    // 
#define PI_DARRAY3_28_CS0_WIDTH        8                    // 
#define PI_DARRAY3_28_CS1_F0_ADDR      1256 + PI_BASE_ADDR // 
#define PI_DARRAY3_28_CS1_F0_OFFSET    0                    // 
#define PI_DARRAY3_28_CS1_F0_WIDTH     8                    // 
#define PI_DARRAY3_28_CS1_F1_ADDR      1266 + PI_BASE_ADDR // 
#define PI_DARRAY3_28_CS1_F1_OFFSET    0                    // 
#define PI_DARRAY3_28_CS1_F1_WIDTH     8                    // 
#define PI_DARRAY3_28_CS1_F2_ADDR      1276 + PI_BASE_ADDR // 
#define PI_DARRAY3_28_CS1_F2_OFFSET    0                    // 
#define PI_DARRAY3_28_CS1_F2_WIDTH     8                    // 
#define PI_DARRAY3_28_CS1_WIDTH        8                    // 
#define PI_DARRAY3_28_CS2_F0_ADDR      1286 + PI_BASE_ADDR // 
#define PI_DARRAY3_28_CS2_F0_OFFSET    0                    // 
#define PI_DARRAY3_28_CS2_F0_WIDTH     8                    // 
#define PI_DARRAY3_28_CS2_F1_ADDR      1296 + PI_BASE_ADDR // 
#define PI_DARRAY3_28_CS2_F1_OFFSET    0                    // 
#define PI_DARRAY3_28_CS2_F1_WIDTH     8                    // 
#define PI_DARRAY3_28_CS2_F2_ADDR      1306 + PI_BASE_ADDR // 
#define PI_DARRAY3_28_CS2_F2_OFFSET    0                    // 
#define PI_DARRAY3_28_CS2_F2_WIDTH     8                    // 
#define PI_DARRAY3_28_CS2_WIDTH        8                    // 
#define PI_DARRAY3_28_CS3_F0_ADDR      1316 + PI_BASE_ADDR // 
#define PI_DARRAY3_28_CS3_F0_OFFSET    0                    // 
#define PI_DARRAY3_28_CS3_F0_WIDTH     8                    // 
#define PI_DARRAY3_28_CS3_F1_ADDR      1326 + PI_BASE_ADDR // 
#define PI_DARRAY3_28_CS3_F1_OFFSET    0                    // 
#define PI_DARRAY3_28_CS3_F1_WIDTH     8                    // 
#define PI_DARRAY3_28_CS3_F2_ADDR      1336 + PI_BASE_ADDR // 
#define PI_DARRAY3_28_CS3_F2_OFFSET    0                    // 
#define PI_DARRAY3_28_CS3_F2_WIDTH     8                    // 
#define PI_DARRAY3_28_CS3_WIDTH        8                    // 
#define PI_DARRAY3_28_MAP_ADDR         1366 + PI_BASE_ADDR // 
#define PI_DARRAY3_28_MAP_OFFSET       0                    // 
#define PI_DARRAY3_28_MAP_WIDTH        8                    // 
#define PI_DARRAY3_29_CS0_F0_ADDR      1226 + PI_BASE_ADDR // 
#define PI_DARRAY3_29_CS0_F0_OFFSET    8                    // 
#define PI_DARRAY3_29_CS0_F0_WIDTH     8                    // 
#define PI_DARRAY3_29_CS0_F1_ADDR      1236 + PI_BASE_ADDR // 
#define PI_DARRAY3_29_CS0_F1_OFFSET    8                    // 
#define PI_DARRAY3_29_CS0_F1_WIDTH     8                    // 
#define PI_DARRAY3_29_CS0_F2_ADDR      1246 + PI_BASE_ADDR // 
#define PI_DARRAY3_29_CS0_F2_OFFSET    8                    // 
#define PI_DARRAY3_29_CS0_F2_WIDTH     8                    // 
#define PI_DARRAY3_29_CS0_WIDTH        8                    // 
#define PI_DARRAY3_29_CS1_F0_ADDR      1256 + PI_BASE_ADDR // 
#define PI_DARRAY3_29_CS1_F0_OFFSET    8                    // 
#define PI_DARRAY3_29_CS1_F0_WIDTH     8                    // 
#define PI_DARRAY3_29_CS1_F1_ADDR      1266 + PI_BASE_ADDR // 
#define PI_DARRAY3_29_CS1_F1_OFFSET    8                    // 
#define PI_DARRAY3_29_CS1_F1_WIDTH     8                    // 
#define PI_DARRAY3_29_CS1_F2_ADDR      1276 + PI_BASE_ADDR // 
#define PI_DARRAY3_29_CS1_F2_OFFSET    8                    // 
#define PI_DARRAY3_29_CS1_F2_WIDTH     8                    // 
#define PI_DARRAY3_29_CS1_WIDTH        8                    // 
#define PI_DARRAY3_29_CS2_F0_ADDR      1286 + PI_BASE_ADDR // 
#define PI_DARRAY3_29_CS2_F0_OFFSET    8                    // 
#define PI_DARRAY3_29_CS2_F0_WIDTH     8                    // 
#define PI_DARRAY3_29_CS2_F1_ADDR      1296 + PI_BASE_ADDR // 
#define PI_DARRAY3_29_CS2_F1_OFFSET    8                    // 
#define PI_DARRAY3_29_CS2_F1_WIDTH     8                    // 
#define PI_DARRAY3_29_CS2_F2_ADDR      1306 + PI_BASE_ADDR // 
#define PI_DARRAY3_29_CS2_F2_OFFSET    8                    // 
#define PI_DARRAY3_29_CS2_F2_WIDTH     8                    // 
#define PI_DARRAY3_29_CS2_WIDTH        8                    // 
#define PI_DARRAY3_29_CS3_F0_ADDR      1316 + PI_BASE_ADDR // 
#define PI_DARRAY3_29_CS3_F0_OFFSET    8                    // 
#define PI_DARRAY3_29_CS3_F0_WIDTH     8                    // 
#define PI_DARRAY3_29_CS3_F1_ADDR      1326 + PI_BASE_ADDR // 
#define PI_DARRAY3_29_CS3_F1_OFFSET    8                    // 
#define PI_DARRAY3_29_CS3_F1_WIDTH     8                    // 
#define PI_DARRAY3_29_CS3_F2_ADDR      1336 + PI_BASE_ADDR // 
#define PI_DARRAY3_29_CS3_F2_OFFSET    8                    // 
#define PI_DARRAY3_29_CS3_F2_WIDTH     8                    // 
#define PI_DARRAY3_29_CS3_WIDTH        8                    // 
#define PI_DARRAY3_29_MAP_ADDR         1366 + PI_BASE_ADDR // 
#define PI_DARRAY3_29_MAP_OFFSET       8                    // 
#define PI_DARRAY3_29_MAP_WIDTH        8                    // 
#define PI_DARRAY3_30_CS0_F0_ADDR      1226 + PI_BASE_ADDR // 
#define PI_DARRAY3_30_CS0_F0_OFFSET    16                   // 
#define PI_DARRAY3_30_CS0_F0_WIDTH     8                    // 
#define PI_DARRAY3_30_CS0_F1_ADDR      1236 + PI_BASE_ADDR // 
#define PI_DARRAY3_30_CS0_F1_OFFSET    16                   // 
#define PI_DARRAY3_30_CS0_F1_WIDTH     8                    // 
#define PI_DARRAY3_30_CS0_F2_ADDR      1246 + PI_BASE_ADDR // 
#define PI_DARRAY3_30_CS0_F2_OFFSET    16                   // 
#define PI_DARRAY3_30_CS0_F2_WIDTH     8                    // 
#define PI_DARRAY3_30_CS0_WIDTH        8                    // 
#define PI_DARRAY3_30_CS1_F0_ADDR      1256 + PI_BASE_ADDR // 
#define PI_DARRAY3_30_CS1_F0_OFFSET    16                   // 
#define PI_DARRAY3_30_CS1_F0_WIDTH     8                    // 
#define PI_DARRAY3_30_CS1_F1_ADDR      1266 + PI_BASE_ADDR // 
#define PI_DARRAY3_30_CS1_F1_OFFSET    16                   // 
#define PI_DARRAY3_30_CS1_F1_WIDTH     8                    // 
#define PI_DARRAY3_30_CS1_F2_ADDR      1276 + PI_BASE_ADDR // 
#define PI_DARRAY3_30_CS1_F2_OFFSET    16                   // 
#define PI_DARRAY3_30_CS1_F2_WIDTH     8                    // 
#define PI_DARRAY3_30_CS1_WIDTH        8                    // 
#define PI_DARRAY3_30_CS2_F0_ADDR      1286 + PI_BASE_ADDR // 
#define PI_DARRAY3_30_CS2_F0_OFFSET    16                   // 
#define PI_DARRAY3_30_CS2_F0_WIDTH     8                    // 
#define PI_DARRAY3_30_CS2_F1_ADDR      1296 + PI_BASE_ADDR // 
#define PI_DARRAY3_30_CS2_F1_OFFSET    16                   // 
#define PI_DARRAY3_30_CS2_F1_WIDTH     8                    // 
#define PI_DARRAY3_30_CS2_F2_ADDR      1306 + PI_BASE_ADDR // 
#define PI_DARRAY3_30_CS2_F2_OFFSET    16                   // 
#define PI_DARRAY3_30_CS2_F2_WIDTH     8                    // 
#define PI_DARRAY3_30_CS2_WIDTH        8                    // 
#define PI_DARRAY3_30_CS3_F0_ADDR      1316 + PI_BASE_ADDR // 
#define PI_DARRAY3_30_CS3_F0_OFFSET    16                   // 
#define PI_DARRAY3_30_CS3_F0_WIDTH     8                    // 
#define PI_DARRAY3_30_CS3_F1_ADDR      1326 + PI_BASE_ADDR // 
#define PI_DARRAY3_30_CS3_F1_OFFSET    16                   // 
#define PI_DARRAY3_30_CS3_F1_WIDTH     8                    // 
#define PI_DARRAY3_30_CS3_F2_ADDR      1336 + PI_BASE_ADDR // 
#define PI_DARRAY3_30_CS3_F2_OFFSET    16                   // 
#define PI_DARRAY3_30_CS3_F2_WIDTH     8                    // 
#define PI_DARRAY3_30_CS3_WIDTH        8                    // 
#define PI_DARRAY3_30_MAP_ADDR         1366 + PI_BASE_ADDR // 
#define PI_DARRAY3_30_MAP_OFFSET       16                   // 
#define PI_DARRAY3_30_MAP_WIDTH        8                    // 
#define PI_DARRAY3_31_CS0_F0_ADDR      1226 + PI_BASE_ADDR // 
#define PI_DARRAY3_31_CS0_F0_OFFSET    24                   // 
#define PI_DARRAY3_31_CS0_F0_WIDTH     8                    // 
#define PI_DARRAY3_31_CS0_F1_ADDR      1236 + PI_BASE_ADDR // 
#define PI_DARRAY3_31_CS0_F1_OFFSET    24                   // 
#define PI_DARRAY3_31_CS0_F1_WIDTH     8                    // 
#define PI_DARRAY3_31_CS0_F2_ADDR      1246 + PI_BASE_ADDR // 
#define PI_DARRAY3_31_CS0_F2_OFFSET    24                   // 
#define PI_DARRAY3_31_CS0_F2_WIDTH     8                    // 
#define PI_DARRAY3_31_CS0_WIDTH        8                    // 
#define PI_DARRAY3_31_CS1_F0_ADDR      1256 + PI_BASE_ADDR // 
#define PI_DARRAY3_31_CS1_F0_OFFSET    24                   // 
#define PI_DARRAY3_31_CS1_F0_WIDTH     8                    // 
#define PI_DARRAY3_31_CS1_F1_ADDR      1266 + PI_BASE_ADDR // 
#define PI_DARRAY3_31_CS1_F1_OFFSET    24                   // 
#define PI_DARRAY3_31_CS1_F1_WIDTH     8                    // 
#define PI_DARRAY3_31_CS1_F2_ADDR      1276 + PI_BASE_ADDR // 
#define PI_DARRAY3_31_CS1_F2_OFFSET    24                   // 
#define PI_DARRAY3_31_CS1_F2_WIDTH     8                    // 
#define PI_DARRAY3_31_CS1_WIDTH        8                    // 
#define PI_DARRAY3_31_CS2_F0_ADDR      1286 + PI_BASE_ADDR // 
#define PI_DARRAY3_31_CS2_F0_OFFSET    24                   // 
#define PI_DARRAY3_31_CS2_F0_WIDTH     8                    // 
#define PI_DARRAY3_31_CS2_F1_ADDR      1296 + PI_BASE_ADDR // 
#define PI_DARRAY3_31_CS2_F1_OFFSET    24                   // 
#define PI_DARRAY3_31_CS2_F1_WIDTH     8                    // 
#define PI_DARRAY3_31_CS2_F2_ADDR      1306 + PI_BASE_ADDR // 
#define PI_DARRAY3_31_CS2_F2_OFFSET    24                   // 
#define PI_DARRAY3_31_CS2_F2_WIDTH     8                    // 
#define PI_DARRAY3_31_CS2_WIDTH        8                    // 
#define PI_DARRAY3_31_CS3_F0_ADDR      1316 + PI_BASE_ADDR // 
#define PI_DARRAY3_31_CS3_F0_OFFSET    24                   // 
#define PI_DARRAY3_31_CS3_F0_WIDTH     8                    // 
#define PI_DARRAY3_31_CS3_F1_ADDR      1326 + PI_BASE_ADDR // 
#define PI_DARRAY3_31_CS3_F1_OFFSET    24                   // 
#define PI_DARRAY3_31_CS3_F1_WIDTH     8                    // 
#define PI_DARRAY3_31_CS3_F2_ADDR      1336 + PI_BASE_ADDR // 
#define PI_DARRAY3_31_CS3_F2_OFFSET    24                   // 
#define PI_DARRAY3_31_CS3_F2_WIDTH     8                    // 
#define PI_DARRAY3_31_CS3_WIDTH        8                    // 
#define PI_DARRAY3_31_MAP_ADDR         1366 + PI_BASE_ADDR // 
#define PI_DARRAY3_31_MAP_OFFSET       24                   // 
#define PI_DARRAY3_31_MAP_WIDTH        8                    // 
#define PI_DARRAY3_32_CS0_F0_ADDR      1227 + PI_BASE_ADDR // 
#define PI_DARRAY3_32_CS0_F0_OFFSET    0                    // 
#define PI_DARRAY3_32_CS0_F0_WIDTH     8                    // 
#define PI_DARRAY3_32_CS0_F1_ADDR      1237 + PI_BASE_ADDR // 
#define PI_DARRAY3_32_CS0_F1_OFFSET    0                    // 
#define PI_DARRAY3_32_CS0_F1_WIDTH     8                    // 
#define PI_DARRAY3_32_CS0_F2_ADDR      1247 + PI_BASE_ADDR // 
#define PI_DARRAY3_32_CS0_F2_OFFSET    0                    // 
#define PI_DARRAY3_32_CS0_F2_WIDTH     8                    // 
#define PI_DARRAY3_32_CS0_WIDTH        8                    // 
#define PI_DARRAY3_32_CS1_F0_ADDR      1257 + PI_BASE_ADDR // 
#define PI_DARRAY3_32_CS1_F0_OFFSET    0                    // 
#define PI_DARRAY3_32_CS1_F0_WIDTH     8                    // 
#define PI_DARRAY3_32_CS1_F1_ADDR      1267 + PI_BASE_ADDR // 
#define PI_DARRAY3_32_CS1_F1_OFFSET    0                    // 
#define PI_DARRAY3_32_CS1_F1_WIDTH     8                    // 
#define PI_DARRAY3_32_CS1_F2_ADDR      1277 + PI_BASE_ADDR // 
#define PI_DARRAY3_32_CS1_F2_OFFSET    0                    // 
#define PI_DARRAY3_32_CS1_F2_WIDTH     8                    // 
#define PI_DARRAY3_32_CS1_WIDTH        8                    // 
#define PI_DARRAY3_32_CS2_F0_ADDR      1287 + PI_BASE_ADDR // 
#define PI_DARRAY3_32_CS2_F0_OFFSET    0                    // 
#define PI_DARRAY3_32_CS2_F0_WIDTH     8                    // 
#define PI_DARRAY3_32_CS2_F1_ADDR      1297 + PI_BASE_ADDR // 
#define PI_DARRAY3_32_CS2_F1_OFFSET    0                    // 
#define PI_DARRAY3_32_CS2_F1_WIDTH     8                    // 
#define PI_DARRAY3_32_CS2_F2_ADDR      1307 + PI_BASE_ADDR // 
#define PI_DARRAY3_32_CS2_F2_OFFSET    0                    // 
#define PI_DARRAY3_32_CS2_F2_WIDTH     8                    // 
#define PI_DARRAY3_32_CS2_WIDTH        8                    // 
#define PI_DARRAY3_32_CS3_F0_ADDR      1317 + PI_BASE_ADDR // 
#define PI_DARRAY3_32_CS3_F0_OFFSET    0                    // 
#define PI_DARRAY3_32_CS3_F0_WIDTH     8                    // 
#define PI_DARRAY3_32_CS3_F1_ADDR      1327 + PI_BASE_ADDR // 
#define PI_DARRAY3_32_CS3_F1_OFFSET    0                    // 
#define PI_DARRAY3_32_CS3_F1_WIDTH     8                    // 
#define PI_DARRAY3_32_CS3_F2_ADDR      1337 + PI_BASE_ADDR // 
#define PI_DARRAY3_32_CS3_F2_OFFSET    0                    // 
#define PI_DARRAY3_32_CS3_F2_WIDTH     8                    // 
#define PI_DARRAY3_32_CS3_WIDTH        8                    // 
#define PI_DARRAY3_32_MAP_ADDR         1367 + PI_BASE_ADDR // 
#define PI_DARRAY3_32_MAP_OFFSET       0                    // 
#define PI_DARRAY3_32_MAP_WIDTH        8                    // 
#define PI_DARRAY3_33_CS0_F0_ADDR      1227 + PI_BASE_ADDR // 
#define PI_DARRAY3_33_CS0_F0_OFFSET    8                    // 
#define PI_DARRAY3_33_CS0_F0_WIDTH     8                    // 
#define PI_DARRAY3_33_CS0_F1_ADDR      1237 + PI_BASE_ADDR // 
#define PI_DARRAY3_33_CS0_F1_OFFSET    8                    // 
#define PI_DARRAY3_33_CS0_F1_WIDTH     8                    // 
#define PI_DARRAY3_33_CS0_F2_ADDR      1247 + PI_BASE_ADDR // 
#define PI_DARRAY3_33_CS0_F2_OFFSET    8                    // 
#define PI_DARRAY3_33_CS0_F2_WIDTH     8                    // 
#define PI_DARRAY3_33_CS0_WIDTH        8                    // 
#define PI_DARRAY3_33_CS1_F0_ADDR      1257 + PI_BASE_ADDR // 
#define PI_DARRAY3_33_CS1_F0_OFFSET    8                    // 
#define PI_DARRAY3_33_CS1_F0_WIDTH     8                    // 
#define PI_DARRAY3_33_CS1_F1_ADDR      1267 + PI_BASE_ADDR // 
#define PI_DARRAY3_33_CS1_F1_OFFSET    8                    // 
#define PI_DARRAY3_33_CS1_F1_WIDTH     8                    // 
#define PI_DARRAY3_33_CS1_F2_ADDR      1277 + PI_BASE_ADDR // 
#define PI_DARRAY3_33_CS1_F2_OFFSET    8                    // 
#define PI_DARRAY3_33_CS1_F2_WIDTH     8                    // 
#define PI_DARRAY3_33_CS1_WIDTH        8                    // 
#define PI_DARRAY3_33_CS2_F0_ADDR      1287 + PI_BASE_ADDR // 
#define PI_DARRAY3_33_CS2_F0_OFFSET    8                    // 
#define PI_DARRAY3_33_CS2_F0_WIDTH     8                    // 
#define PI_DARRAY3_33_CS2_F1_ADDR      1297 + PI_BASE_ADDR // 
#define PI_DARRAY3_33_CS2_F1_OFFSET    8                    // 
#define PI_DARRAY3_33_CS2_F1_WIDTH     8                    // 
#define PI_DARRAY3_33_CS2_F2_ADDR      1307 + PI_BASE_ADDR // 
#define PI_DARRAY3_33_CS2_F2_OFFSET    8                    // 
#define PI_DARRAY3_33_CS2_F2_WIDTH     8                    // 
#define PI_DARRAY3_33_CS2_WIDTH        8                    // 
#define PI_DARRAY3_33_CS3_F0_ADDR      1317 + PI_BASE_ADDR // 
#define PI_DARRAY3_33_CS3_F0_OFFSET    8                    // 
#define PI_DARRAY3_33_CS3_F0_WIDTH     8                    // 
#define PI_DARRAY3_33_CS3_F1_ADDR      1327 + PI_BASE_ADDR // 
#define PI_DARRAY3_33_CS3_F1_OFFSET    8                    // 
#define PI_DARRAY3_33_CS3_F1_WIDTH     8                    // 
#define PI_DARRAY3_33_CS3_F2_ADDR      1337 + PI_BASE_ADDR // 
#define PI_DARRAY3_33_CS3_F2_OFFSET    8                    // 
#define PI_DARRAY3_33_CS3_F2_WIDTH     8                    // 
#define PI_DARRAY3_33_CS3_WIDTH        8                    // 
#define PI_DARRAY3_33_MAP_ADDR         1367 + PI_BASE_ADDR // 
#define PI_DARRAY3_33_MAP_OFFSET       8                    // 
#define PI_DARRAY3_33_MAP_WIDTH        8                    // 
#define PI_DARRAY3_34_CS0_F0_ADDR      1227 + PI_BASE_ADDR // 
#define PI_DARRAY3_34_CS0_F0_OFFSET    16                   // 
#define PI_DARRAY3_34_CS0_F0_WIDTH     8                    // 
#define PI_DARRAY3_34_CS0_F1_ADDR      1237 + PI_BASE_ADDR // 
#define PI_DARRAY3_34_CS0_F1_OFFSET    16                   // 
#define PI_DARRAY3_34_CS0_F1_WIDTH     8                    // 
#define PI_DARRAY3_34_CS0_F2_ADDR      1247 + PI_BASE_ADDR // 
#define PI_DARRAY3_34_CS0_F2_OFFSET    16                   // 
#define PI_DARRAY3_34_CS0_F2_WIDTH     8                    // 
#define PI_DARRAY3_34_CS0_WIDTH        8                    // 
#define PI_DARRAY3_34_CS1_F0_ADDR      1257 + PI_BASE_ADDR // 
#define PI_DARRAY3_34_CS1_F0_OFFSET    16                   // 
#define PI_DARRAY3_34_CS1_F0_WIDTH     8                    // 
#define PI_DARRAY3_34_CS1_F1_ADDR      1267 + PI_BASE_ADDR // 
#define PI_DARRAY3_34_CS1_F1_OFFSET    16                   // 
#define PI_DARRAY3_34_CS1_F1_WIDTH     8                    // 
#define PI_DARRAY3_34_CS1_F2_ADDR      1277 + PI_BASE_ADDR // 
#define PI_DARRAY3_34_CS1_F2_OFFSET    16                   // 
#define PI_DARRAY3_34_CS1_F2_WIDTH     8                    // 
#define PI_DARRAY3_34_CS1_WIDTH        8                    // 
#define PI_DARRAY3_34_CS2_F0_ADDR      1287 + PI_BASE_ADDR // 
#define PI_DARRAY3_34_CS2_F0_OFFSET    16                   // 
#define PI_DARRAY3_34_CS2_F0_WIDTH     8                    // 
#define PI_DARRAY3_34_CS2_F1_ADDR      1297 + PI_BASE_ADDR // 
#define PI_DARRAY3_34_CS2_F1_OFFSET    16                   // 
#define PI_DARRAY3_34_CS2_F1_WIDTH     8                    // 
#define PI_DARRAY3_34_CS2_F2_ADDR      1307 + PI_BASE_ADDR // 
#define PI_DARRAY3_34_CS2_F2_OFFSET    16                   // 
#define PI_DARRAY3_34_CS2_F2_WIDTH     8                    // 
#define PI_DARRAY3_34_CS2_WIDTH        8                    // 
#define PI_DARRAY3_34_CS3_F0_ADDR      1317 + PI_BASE_ADDR // 
#define PI_DARRAY3_34_CS3_F0_OFFSET    16                   // 
#define PI_DARRAY3_34_CS3_F0_WIDTH     8                    // 
#define PI_DARRAY3_34_CS3_F1_ADDR      1327 + PI_BASE_ADDR // 
#define PI_DARRAY3_34_CS3_F1_OFFSET    16                   // 
#define PI_DARRAY3_34_CS3_F1_WIDTH     8                    // 
#define PI_DARRAY3_34_CS3_F2_ADDR      1337 + PI_BASE_ADDR // 
#define PI_DARRAY3_34_CS3_F2_OFFSET    16                   // 
#define PI_DARRAY3_34_CS3_F2_WIDTH     8                    // 
#define PI_DARRAY3_34_CS3_WIDTH        8                    // 
#define PI_DARRAY3_34_MAP_ADDR         1367 + PI_BASE_ADDR // 
#define PI_DARRAY3_34_MAP_OFFSET       16                   // 
#define PI_DARRAY3_34_MAP_WIDTH        8                    // 
#define PI_DARRAY3_35_CS0_F0_ADDR      1227 + PI_BASE_ADDR // 
#define PI_DARRAY3_35_CS0_F0_OFFSET    24                   // 
#define PI_DARRAY3_35_CS0_F0_WIDTH     8                    // 
#define PI_DARRAY3_35_CS0_F1_ADDR      1237 + PI_BASE_ADDR // 
#define PI_DARRAY3_35_CS0_F1_OFFSET    24                   // 
#define PI_DARRAY3_35_CS0_F1_WIDTH     8                    // 
#define PI_DARRAY3_35_CS0_F2_ADDR      1247 + PI_BASE_ADDR // 
#define PI_DARRAY3_35_CS0_F2_OFFSET    24                   // 
#define PI_DARRAY3_35_CS0_F2_WIDTH     8                    // 
#define PI_DARRAY3_35_CS0_WIDTH        8                    // 
#define PI_DARRAY3_35_CS1_F0_ADDR      1257 + PI_BASE_ADDR // 
#define PI_DARRAY3_35_CS1_F0_OFFSET    24                   // 
#define PI_DARRAY3_35_CS1_F0_WIDTH     8                    // 
#define PI_DARRAY3_35_CS1_F1_ADDR      1267 + PI_BASE_ADDR // 
#define PI_DARRAY3_35_CS1_F1_OFFSET    24                   // 
#define PI_DARRAY3_35_CS1_F1_WIDTH     8                    // 
#define PI_DARRAY3_35_CS1_F2_ADDR      1277 + PI_BASE_ADDR // 
#define PI_DARRAY3_35_CS1_F2_OFFSET    24                   // 
#define PI_DARRAY3_35_CS1_F2_WIDTH     8                    // 
#define PI_DARRAY3_35_CS1_WIDTH        8                    // 
#define PI_DARRAY3_35_CS2_F0_ADDR      1287 + PI_BASE_ADDR // 
#define PI_DARRAY3_35_CS2_F0_OFFSET    24                   // 
#define PI_DARRAY3_35_CS2_F0_WIDTH     8                    // 
#define PI_DARRAY3_35_CS2_F1_ADDR      1297 + PI_BASE_ADDR // 
#define PI_DARRAY3_35_CS2_F1_OFFSET    24                   // 
#define PI_DARRAY3_35_CS2_F1_WIDTH     8                    // 
#define PI_DARRAY3_35_CS2_F2_ADDR      1307 + PI_BASE_ADDR // 
#define PI_DARRAY3_35_CS2_F2_OFFSET    24                   // 
#define PI_DARRAY3_35_CS2_F2_WIDTH     8                    // 
#define PI_DARRAY3_35_CS2_WIDTH        8                    // 
#define PI_DARRAY3_35_CS3_F0_ADDR      1317 + PI_BASE_ADDR // 
#define PI_DARRAY3_35_CS3_F0_OFFSET    24                   // 
#define PI_DARRAY3_35_CS3_F0_WIDTH     8                    // 
#define PI_DARRAY3_35_CS3_F1_ADDR      1327 + PI_BASE_ADDR // 
#define PI_DARRAY3_35_CS3_F1_OFFSET    24                   // 
#define PI_DARRAY3_35_CS3_F1_WIDTH     8                    // 
#define PI_DARRAY3_35_CS3_F2_ADDR      1337 + PI_BASE_ADDR // 
#define PI_DARRAY3_35_CS3_F2_OFFSET    24                   // 
#define PI_DARRAY3_35_CS3_F2_WIDTH     8                    // 
#define PI_DARRAY3_35_CS3_WIDTH        8                    // 
#define PI_DARRAY3_35_MAP_ADDR         1367 + PI_BASE_ADDR // 
#define PI_DARRAY3_35_MAP_OFFSET       24                   // 
#define PI_DARRAY3_35_MAP_WIDTH        8                    // 
#define PI_DARRAY3_36_CS0_F0_ADDR      1228 + PI_BASE_ADDR // 
#define PI_DARRAY3_36_CS0_F0_OFFSET    0                    // 
#define PI_DARRAY3_36_CS0_F0_WIDTH     8                    // 
#define PI_DARRAY3_36_CS0_F1_ADDR      1238 + PI_BASE_ADDR // 
#define PI_DARRAY3_36_CS0_F1_OFFSET    0                    // 
#define PI_DARRAY3_36_CS0_F1_WIDTH     8                    // 
#define PI_DARRAY3_36_CS0_F2_ADDR      1248 + PI_BASE_ADDR // 
#define PI_DARRAY3_36_CS0_F2_OFFSET    0                    // 
#define PI_DARRAY3_36_CS0_F2_WIDTH     8                    // 
#define PI_DARRAY3_36_CS0_WIDTH        8                    // 
#define PI_DARRAY3_36_CS1_F0_ADDR      1258 + PI_BASE_ADDR // 
#define PI_DARRAY3_36_CS1_F0_OFFSET    0                    // 
#define PI_DARRAY3_36_CS1_F0_WIDTH     8                    // 
#define PI_DARRAY3_36_CS1_F1_ADDR      1268 + PI_BASE_ADDR // 
#define PI_DARRAY3_36_CS1_F1_OFFSET    0                    // 
#define PI_DARRAY3_36_CS1_F1_WIDTH     8                    // 
#define PI_DARRAY3_36_CS1_F2_ADDR      1278 + PI_BASE_ADDR // 
#define PI_DARRAY3_36_CS1_F2_OFFSET    0                    // 
#define PI_DARRAY3_36_CS1_F2_WIDTH     8                    // 
#define PI_DARRAY3_36_CS1_WIDTH        8                    // 
#define PI_DARRAY3_36_CS2_F0_ADDR      1288 + PI_BASE_ADDR // 
#define PI_DARRAY3_36_CS2_F0_OFFSET    0                    // 
#define PI_DARRAY3_36_CS2_F0_WIDTH     8                    // 
#define PI_DARRAY3_36_CS2_F1_ADDR      1298 + PI_BASE_ADDR // 
#define PI_DARRAY3_36_CS2_F1_OFFSET    0                    // 
#define PI_DARRAY3_36_CS2_F1_WIDTH     8                    // 
#define PI_DARRAY3_36_CS2_F2_ADDR      1308 + PI_BASE_ADDR // 
#define PI_DARRAY3_36_CS2_F2_OFFSET    0                    // 
#define PI_DARRAY3_36_CS2_F2_WIDTH     8                    // 
#define PI_DARRAY3_36_CS2_WIDTH        8                    // 
#define PI_DARRAY3_36_CS3_F0_ADDR      1318 + PI_BASE_ADDR // 
#define PI_DARRAY3_36_CS3_F0_OFFSET    0                    // 
#define PI_DARRAY3_36_CS3_F0_WIDTH     8                    // 
#define PI_DARRAY3_36_CS3_F1_ADDR      1328 + PI_BASE_ADDR // 
#define PI_DARRAY3_36_CS3_F1_OFFSET    0                    // 
#define PI_DARRAY3_36_CS3_F1_WIDTH     8                    // 
#define PI_DARRAY3_36_CS3_F2_ADDR      1338 + PI_BASE_ADDR // 
#define PI_DARRAY3_36_CS3_F2_OFFSET    0                    // 
#define PI_DARRAY3_36_CS3_F2_WIDTH     8                    // 
#define PI_DARRAY3_36_CS3_WIDTH        8                    // 
#define PI_DARRAY3_36_MAP_ADDR         1368 + PI_BASE_ADDR // 
#define PI_DARRAY3_36_MAP_OFFSET       0                    // 
#define PI_DARRAY3_36_MAP_WIDTH        8                    // 
#define PI_DARRAY3_37_CS0_F0_ADDR      1228 + PI_BASE_ADDR // 
#define PI_DARRAY3_37_CS0_F0_OFFSET    8                    // 
#define PI_DARRAY3_37_CS0_F0_WIDTH     8                    // 
#define PI_DARRAY3_37_CS0_F1_ADDR      1238 + PI_BASE_ADDR // 
#define PI_DARRAY3_37_CS0_F1_OFFSET    8                    // 
#define PI_DARRAY3_37_CS0_F1_WIDTH     8                    // 
#define PI_DARRAY3_37_CS0_F2_ADDR      1248 + PI_BASE_ADDR // 
#define PI_DARRAY3_37_CS0_F2_OFFSET    8                    // 
#define PI_DARRAY3_37_CS0_F2_WIDTH     8                    // 
#define PI_DARRAY3_37_CS0_WIDTH        8                    // 
#define PI_DARRAY3_37_CS1_F0_ADDR      1258 + PI_BASE_ADDR // 
#define PI_DARRAY3_37_CS1_F0_OFFSET    8                    // 
#define PI_DARRAY3_37_CS1_F0_WIDTH     8                    // 
#define PI_DARRAY3_37_CS1_F1_ADDR      1268 + PI_BASE_ADDR // 
#define PI_DARRAY3_37_CS1_F1_OFFSET    8                    // 
#define PI_DARRAY3_37_CS1_F1_WIDTH     8                    // 
#define PI_DARRAY3_37_CS1_F2_ADDR      1278 + PI_BASE_ADDR // 
#define PI_DARRAY3_37_CS1_F2_OFFSET    8                    // 
#define PI_DARRAY3_37_CS1_F2_WIDTH     8                    // 
#define PI_DARRAY3_37_CS1_WIDTH        8                    // 
#define PI_DARRAY3_37_CS2_F0_ADDR      1288 + PI_BASE_ADDR // 
#define PI_DARRAY3_37_CS2_F0_OFFSET    8                    // 
#define PI_DARRAY3_37_CS2_F0_WIDTH     8                    // 
#define PI_DARRAY3_37_CS2_F1_ADDR      1298 + PI_BASE_ADDR // 
#define PI_DARRAY3_37_CS2_F1_OFFSET    8                    // 
#define PI_DARRAY3_37_CS2_F1_WIDTH     8                    // 
#define PI_DARRAY3_37_CS2_F2_ADDR      1308 + PI_BASE_ADDR // 
#define PI_DARRAY3_37_CS2_F2_OFFSET    8                    // 
#define PI_DARRAY3_37_CS2_F2_WIDTH     8                    // 
#define PI_DARRAY3_37_CS2_WIDTH        8                    // 
#define PI_DARRAY3_37_CS3_F0_ADDR      1318 + PI_BASE_ADDR // 
#define PI_DARRAY3_37_CS3_F0_OFFSET    8                    // 
#define PI_DARRAY3_37_CS3_F0_WIDTH     8                    // 
#define PI_DARRAY3_37_CS3_F1_ADDR      1328 + PI_BASE_ADDR // 
#define PI_DARRAY3_37_CS3_F1_OFFSET    8                    // 
#define PI_DARRAY3_37_CS3_F1_WIDTH     8                    // 
#define PI_DARRAY3_37_CS3_F2_ADDR      1338 + PI_BASE_ADDR // 
#define PI_DARRAY3_37_CS3_F2_OFFSET    8                    // 
#define PI_DARRAY3_37_CS3_F2_WIDTH     8                    // 
#define PI_DARRAY3_37_CS3_WIDTH        8                    // 
#define PI_DARRAY3_37_MAP_ADDR         1368 + PI_BASE_ADDR // 
#define PI_DARRAY3_37_MAP_OFFSET       8                    // 
#define PI_DARRAY3_37_MAP_WIDTH        8                    // 
#define PI_DARRAY3_38_CS0_F0_ADDR      1228 + PI_BASE_ADDR // 
#define PI_DARRAY3_38_CS0_F0_OFFSET    16                   // 
#define PI_DARRAY3_38_CS0_F0_WIDTH     8                    // 
#define PI_DARRAY3_38_CS0_F1_ADDR      1238 + PI_BASE_ADDR // 
#define PI_DARRAY3_38_CS0_F1_OFFSET    16                   // 
#define PI_DARRAY3_38_CS0_F1_WIDTH     8                    // 
#define PI_DARRAY3_38_CS0_F2_ADDR      1248 + PI_BASE_ADDR // 
#define PI_DARRAY3_38_CS0_F2_OFFSET    16                   // 
#define PI_DARRAY3_38_CS0_F2_WIDTH     8                    // 
#define PI_DARRAY3_38_CS0_WIDTH        8                    // 
#define PI_DARRAY3_38_CS1_F0_ADDR      1258 + PI_BASE_ADDR // 
#define PI_DARRAY3_38_CS1_F0_OFFSET    16                   // 
#define PI_DARRAY3_38_CS1_F0_WIDTH     8                    // 
#define PI_DARRAY3_38_CS1_F1_ADDR      1268 + PI_BASE_ADDR // 
#define PI_DARRAY3_38_CS1_F1_OFFSET    16                   // 
#define PI_DARRAY3_38_CS1_F1_WIDTH     8                    // 
#define PI_DARRAY3_38_CS1_F2_ADDR      1278 + PI_BASE_ADDR // 
#define PI_DARRAY3_38_CS1_F2_OFFSET    16                   // 
#define PI_DARRAY3_38_CS1_F2_WIDTH     8                    // 
#define PI_DARRAY3_38_CS1_WIDTH        8                    // 
#define PI_DARRAY3_38_CS2_F0_ADDR      1288 + PI_BASE_ADDR // 
#define PI_DARRAY3_38_CS2_F0_OFFSET    16                   // 
#define PI_DARRAY3_38_CS2_F0_WIDTH     8                    // 
#define PI_DARRAY3_38_CS2_F1_ADDR      1298 + PI_BASE_ADDR // 
#define PI_DARRAY3_38_CS2_F1_OFFSET    16                   // 
#define PI_DARRAY3_38_CS2_F1_WIDTH     8                    // 
#define PI_DARRAY3_38_CS2_F2_ADDR      1308 + PI_BASE_ADDR // 
#define PI_DARRAY3_38_CS2_F2_OFFSET    16                   // 
#define PI_DARRAY3_38_CS2_F2_WIDTH     8                    // 
#define PI_DARRAY3_38_CS2_WIDTH        8                    // 
#define PI_DARRAY3_38_CS3_F0_ADDR      1318 + PI_BASE_ADDR // 
#define PI_DARRAY3_38_CS3_F0_OFFSET    16                   // 
#define PI_DARRAY3_38_CS3_F0_WIDTH     8                    // 
#define PI_DARRAY3_38_CS3_F1_ADDR      1328 + PI_BASE_ADDR // 
#define PI_DARRAY3_38_CS3_F1_OFFSET    16                   // 
#define PI_DARRAY3_38_CS3_F1_WIDTH     8                    // 
#define PI_DARRAY3_38_CS3_F2_ADDR      1338 + PI_BASE_ADDR // 
#define PI_DARRAY3_38_CS3_F2_OFFSET    16                   // 
#define PI_DARRAY3_38_CS3_F2_WIDTH     8                    // 
#define PI_DARRAY3_38_CS3_WIDTH        8                    // 
#define PI_DARRAY3_38_MAP_ADDR         1368 + PI_BASE_ADDR // 
#define PI_DARRAY3_38_MAP_OFFSET       16                   // 
#define PI_DARRAY3_38_MAP_WIDTH        8                    // 
#define PI_DARRAY3_39_CS0_F0_ADDR      1228 + PI_BASE_ADDR // 
#define PI_DARRAY3_39_CS0_F0_OFFSET    24                   // 
#define PI_DARRAY3_39_CS0_F0_WIDTH     8                    // 
#define PI_DARRAY3_39_CS0_F1_ADDR      1238 + PI_BASE_ADDR // 
#define PI_DARRAY3_39_CS0_F1_OFFSET    24                   // 
#define PI_DARRAY3_39_CS0_F1_WIDTH     8                    // 
#define PI_DARRAY3_39_CS0_F2_ADDR      1248 + PI_BASE_ADDR // 
#define PI_DARRAY3_39_CS0_F2_OFFSET    24                   // 
#define PI_DARRAY3_39_CS0_F2_WIDTH     8                    // 
#define PI_DARRAY3_39_CS0_WIDTH        8                    // 
#define PI_DARRAY3_39_CS1_F0_ADDR      1258 + PI_BASE_ADDR // 
#define PI_DARRAY3_39_CS1_F0_OFFSET    24                   // 
#define PI_DARRAY3_39_CS1_F0_WIDTH     8                    // 
#define PI_DARRAY3_39_CS1_F1_ADDR      1268 + PI_BASE_ADDR // 
#define PI_DARRAY3_39_CS1_F1_OFFSET    24                   // 
#define PI_DARRAY3_39_CS1_F1_WIDTH     8                    // 
#define PI_DARRAY3_39_CS1_F2_ADDR      1278 + PI_BASE_ADDR // 
#define PI_DARRAY3_39_CS1_F2_OFFSET    24                   // 
#define PI_DARRAY3_39_CS1_F2_WIDTH     8                    // 
#define PI_DARRAY3_39_CS1_WIDTH        8                    // 
#define PI_DARRAY3_39_CS2_F0_ADDR      1288 + PI_BASE_ADDR // 
#define PI_DARRAY3_39_CS2_F0_OFFSET    24                   // 
#define PI_DARRAY3_39_CS2_F0_WIDTH     8                    // 
#define PI_DARRAY3_39_CS2_F1_ADDR      1298 + PI_BASE_ADDR // 
#define PI_DARRAY3_39_CS2_F1_OFFSET    24                   // 
#define PI_DARRAY3_39_CS2_F1_WIDTH     8                    // 
#define PI_DARRAY3_39_CS2_F2_ADDR      1308 + PI_BASE_ADDR // 
#define PI_DARRAY3_39_CS2_F2_OFFSET    24                   // 
#define PI_DARRAY3_39_CS2_F2_WIDTH     8                    // 
#define PI_DARRAY3_39_CS2_WIDTH        8                    // 
#define PI_DARRAY3_39_CS3_F0_ADDR      1318 + PI_BASE_ADDR // 
#define PI_DARRAY3_39_CS3_F0_OFFSET    24                   // 
#define PI_DARRAY3_39_CS3_F0_WIDTH     8                    // 
#define PI_DARRAY3_39_CS3_F1_ADDR      1328 + PI_BASE_ADDR // 
#define PI_DARRAY3_39_CS3_F1_OFFSET    24                   // 
#define PI_DARRAY3_39_CS3_F1_WIDTH     8                    // 
#define PI_DARRAY3_39_CS3_F2_ADDR      1338 + PI_BASE_ADDR // 
#define PI_DARRAY3_39_CS3_F2_OFFSET    24                   // 
#define PI_DARRAY3_39_CS3_F2_WIDTH     8                    // 
#define PI_DARRAY3_39_CS3_WIDTH        8                    // 
#define PI_DARRAY3_39_MAP_ADDR         1368 + PI_BASE_ADDR // 
#define PI_DARRAY3_39_MAP_OFFSET       24                   // 
#define PI_DARRAY3_39_MAP_WIDTH        8                    // 
#define PI_DARRAY3_MAP_WIDTH           8                    // 
#define PI_DATA_ARRAY_DEV_WIDTH        2                    // 
#define PI_DATA_ARRAY_FREQ_WIDTH       5                    // 
#define PI_DATA_ARRAY_NUM_WIDTH        8                    // 
#define PI_DATA_ARRAY_RANK_WIDTH       4                    // 
#define PI_DATA_ARRAY_TYPE_WIDTH       3                    // 
#define PI_DATA_ARRAY_VALUE_WIDTH      8                    // 
#define PI_DATA_BYTE_SWAP_EN_ADDR      213 + PI_BASE_ADDR  // 
#define PI_DATA_BYTE_SWAP_EN_OFFSET    0                    // 
#define PI_DATA_BYTE_SWAP_EN_WIDTH     1                    // 
#define PI_DATA_BYTE_SWAP_SLICE0_ADDR  213 + PI_BASE_ADDR  // 
#define PI_DATA_BYTE_SWAP_SLICE0_OFFSET 8                    // 
#define PI_DATA_BYTE_SWAP_SLICE0_WIDTH 2                    // 
#define PI_DATA_BYTE_SWAP_SLICE1_ADDR  213 + PI_BASE_ADDR  // 
#define PI_DATA_BYTE_SWAP_SLICE1_OFFSET 16                   // 
#define PI_DATA_BYTE_SWAP_SLICE1_WIDTH 2                    // 
#define PI_DATA_BYTE_SWAP_SLICE2_ADDR  213 + PI_BASE_ADDR  // 
#define PI_DATA_BYTE_SWAP_SLICE2_OFFSET 24                   // 
#define PI_DATA_BYTE_SWAP_SLICE2_WIDTH 2                    // 
#define PI_DATA_BYTE_SWAP_SLICE3_ADDR  214 + PI_BASE_ADDR  // 
#define PI_DATA_BYTE_SWAP_SLICE3_OFFSET 0                    // 
#define PI_DATA_BYTE_SWAP_SLICE3_WIDTH 2                    // 
#define PI_DATA_FREQ_RATIO_ADDR        287 + PI_BASE_ADDR  // 
#define PI_DATA_FREQ_RATIO_OFFSET      16                   // 
#define PI_DATA_FREQ_RATIO_WIDTH       2                    // 
#define PI_DATA_RETENTION_ADDR         17 + PI_BASE_ADDR   // 
#define PI_DATA_RETENTION_OFFSET       0                    // 
#define PI_DATA_RETENTION_WIDTH        1                    // 
#define PI_DDR2_CLASS                  2 // 
#define PI_DDR3_CLASS                  3 // 
#define PI_DDR4_CLASS                  5 // 
#define PI_DDR5_CLASS                  6 // 
#define PI_DDR_MODE_WIDTH              3                    // 
#define PI_DECODED_BSTLEN_WIDTH        6                    // 
#define PI_DFI40_POLARITY_ADDR         26 + PI_BASE_ADDR   // 
#define PI_DFI40_POLARITY_OFFSET       16                   // 
#define PI_DFI40_POLARITY_WIDTH        1                    // 
#define PI_DFI_ADDRESS_COPY_WIDTH      12                   // 
#define PI_DFI_ADDRESS_WIDTH           12                   // 
#define PI_DFI_CALVL_CA_SEL_WIDTH      1                    // 
#define PI_DFI_CALVL_CAPTURE_WIDTH     1                    // 
#define PI_DFI_CALVL_DONE_WIDTH        1                    // 
#define PI_DFI_CALVL_EN_WIDTH          1                    // 
#define PI_DFI_CALVL_RESP_WIDTH        2                    // 
#define PI_DFI_CALVL_RESULT_WIDTH      8                    // 
#define PI_DFI_CALVL_SLICE_WIDTH       4                    // 
#define PI_DFI_CMD_COUNT_WIDTH         3                    // 
#define PI_DFI_CTLR_DATA_WIDTH         256                  // 
#define PI_DFI_CTLR_WRDATA_MASK_WIDTH  32                   // 
#define PI_DFI_CTRLMSG_DATA_WIDTH      16                   // 
#define PI_DFI_CTRLMSG_WIDTH           8                    // 
#define PI_DFI_DATA_BYTE_WIDTH         4                    // 
#define PI_DFI_DATA_SLICE_WIDTH        4                    // 
#define PI_DFI_DATA_SWAP_WIDTH         64                   // 
#define PI_DFI_DATA_WIDTH              64                   // 
#define PI_DFI_DBI_WIDTH               8                    // 
#define PI_DFI_DNV_WIDTH               8                    // 
#define PI_DFI_ERROR_INFO_WIDTH        20                   // 
#define PI_DFI_ERROR_WIDTH             5                    // 
#define PI_DFI_FULL_RDDATA_WIDTH       64                   // 
#define PI_DFI_LVL_PERIODIC_WIDTH      1                    // 
#define PI_DFI_MONITOR_WIDTH           32                   // 
#define PI_DFI_PHYMSTR_CS_STATE_R_ADDR 3 + PI_BASE_ADDR    // 
#define PI_DFI_PHYMSTR_CS_STATE_R_OFFSET 16                   // 
#define PI_DFI_PHYMSTR_CS_STATE_R_WIDTH 1                    // 
#define PI_DFI_PHYMSTR_STATE_SEL_R_ADDR 3 + PI_BASE_ADDR    // 
#define PI_DFI_PHYMSTR_STATE_SEL_R_OFFSET 24                   // 
#define PI_DFI_PHYMSTR_STATE_SEL_R_WIDTH 1                    // 
#define PI_DFI_PHYMSTR_TYPE_ADDR       3 + PI_BASE_ADDR    // 
#define PI_DFI_PHYMSTR_TYPE_OFFSET     8                    // 
#define PI_DFI_PHYMSTR_TYPE_WIDTH      2                    // 
#define PI_DFI_RDDATA_EN_DELAY_CLK_ON_ADDR 279 + PI_BASE_ADDR  // 
#define PI_DFI_RDDATA_EN_DELAY_CLK_ON_OFFSET 24                   // 
#define PI_DFI_RDDATA_EN_DELAY_CLK_ON_WIDTH 1                    // 
#define PI_DFI_RDLVL_RESP_WIDTH        8                    // 
#define PI_DFI_RDLVL_SLICE_WIDTH       4                    // 
#define PI_DFI_VERSION_ADDR            3 + PI_BASE_ADDR    // 
#define PI_DFI_VERSION_OFFSET          0                    // 
#define PI_DFI_VERSION_WIDTH           1                    // 
#define PI_DFI_WDQLVL_RESP_WIDTH       8                    // 
#define PI_DFI_WDQLVL_RESULT_WIDTH     8                    // 
#define PI_DFI_WDQLVL_SLICE_WIDTH      4                    // 
#define PI_DFI_WRDATA_MASK_WIDTH       8                    // 
#define PI_DFI_WRLVL_RESP_WIDTH        4                    // 
#define PI_DFI_WRLVL_SLICE_WIDTH       4                    // 
#define PI_DFS_ENTRY_SEQ_0_ADDR        933 + PI_BASE_ADDR  // 
#define PI_DFS_ENTRY_SEQ_0_OFFSET      0                    // 
#define PI_DFS_ENTRY_SEQ_0_WIDTH       29                   // 
#define PI_DFS_ENTRY_SEQ_1_ADDR        934 + PI_BASE_ADDR  // 
#define PI_DFS_ENTRY_SEQ_1_OFFSET      0                    // 
#define PI_DFS_ENTRY_SEQ_1_WIDTH       29                   // 
#define PI_DFS_ENTRY_SEQ_2_ADDR        935 + PI_BASE_ADDR  // 
#define PI_DFS_ENTRY_SEQ_2_OFFSET      0                    // 
#define PI_DFS_ENTRY_SEQ_2_WIDTH       29                   // 
#define PI_DFS_ENTRY_SEQ_3_ADDR        936 + PI_BASE_ADDR  // 
#define PI_DFS_ENTRY_SEQ_3_OFFSET      0                    // 
#define PI_DFS_ENTRY_SEQ_3_WIDTH       29                   // 
#define PI_DFS_ENTRY_SEQ_4_ADDR        937 + PI_BASE_ADDR  // 
#define PI_DFS_ENTRY_SEQ_4_OFFSET      0                    // 
#define PI_DFS_ENTRY_SEQ_4_WIDTH       29                   // 
#define PI_DFS_ENTRY_SEQ_5_ADDR        938 + PI_BASE_ADDR  // 
#define PI_DFS_ENTRY_SEQ_5_OFFSET      0                    // 
#define PI_DFS_ENTRY_SEQ_5_WIDTH       29                   // 
#define PI_DFS_ENTRY_SEQ_6_ADDR        939 + PI_BASE_ADDR  // 
#define PI_DFS_ENTRY_SEQ_6_OFFSET      0                    // 
#define PI_DFS_ENTRY_SEQ_6_WIDTH       29                   // 
#define PI_DFS_ENTRY_SEQ_7_ADDR        940 + PI_BASE_ADDR  // 
#define PI_DFS_ENTRY_SEQ_7_OFFSET      0                    // 
#define PI_DFS_ENTRY_SEQ_7_WIDTH       29                   // 
#define PI_DFS_ENTRY_SEQ_8_ADDR        941 + PI_BASE_ADDR  // 
#define PI_DFS_ENTRY_SEQ_8_OFFSET      0                    // 
#define PI_DFS_ENTRY_SEQ_8_WIDTH       29                   // 
#define PI_DFS_ENTRY_SEQ_9_ADDR        942 + PI_BASE_ADDR  // 
#define PI_DFS_ENTRY_SEQ_9_OFFSET      0                    // 
#define PI_DFS_ENTRY_SEQ_9_WIDTH       29                   // 
#define PI_DFS_ENTRY_SEQ_10_ADDR       943 + PI_BASE_ADDR  // 
#define PI_DFS_ENTRY_SEQ_10_OFFSET     0                    // 
#define PI_DFS_ENTRY_SEQ_10_WIDTH      29                   // 
#define PI_DFS_ENTRY_SEQ_11_ADDR       944 + PI_BASE_ADDR  // 
#define PI_DFS_ENTRY_SEQ_11_OFFSET     0                    // 
#define PI_DFS_ENTRY_SEQ_11_WIDTH      29                   // 
#define PI_DFS_ENTRY_SEQ_12_ADDR       945 + PI_BASE_ADDR  // 
#define PI_DFS_ENTRY_SEQ_12_OFFSET     0                    // 
#define PI_DFS_ENTRY_SEQ_12_WIDTH      29                   // 
#define PI_DFS_ENTRY_SEQ_13_ADDR       946 + PI_BASE_ADDR  // 
#define PI_DFS_ENTRY_SEQ_13_OFFSET     0                    // 
#define PI_DFS_ENTRY_SEQ_13_WIDTH      29                   // 
#define PI_DFS_ENTRY_SEQ_14_ADDR       947 + PI_BASE_ADDR  // 
#define PI_DFS_ENTRY_SEQ_14_OFFSET     0                    // 
#define PI_DFS_ENTRY_SEQ_14_WIDTH      29                   // 
#define PI_DFS_ENTRY_SEQ_15_ADDR       948 + PI_BASE_ADDR  // 
#define PI_DFS_ENTRY_SEQ_15_OFFSET     0                    // 
#define PI_DFS_ENTRY_SEQ_15_WIDTH      29                   // 
#define PI_DFS_ENTRY_SEQ_16_ADDR       949 + PI_BASE_ADDR  // 
#define PI_DFS_ENTRY_SEQ_16_OFFSET     0                    // 
#define PI_DFS_ENTRY_SEQ_16_WIDTH      29                   // 
#define PI_DFS_ENTRY_SEQ_17_ADDR       950 + PI_BASE_ADDR  // 
#define PI_DFS_ENTRY_SEQ_17_OFFSET     0                    // 
#define PI_DFS_ENTRY_SEQ_17_WIDTH      29                   // 
#define PI_DFS_ENTRY_SEQ_18_ADDR       951 + PI_BASE_ADDR  // 
#define PI_DFS_ENTRY_SEQ_18_OFFSET     0                    // 
#define PI_DFS_ENTRY_SEQ_18_WIDTH      29                   // 
#define PI_DFS_ENTRY_SEQ_19_ADDR       952 + PI_BASE_ADDR  // 
#define PI_DFS_ENTRY_SEQ_19_OFFSET     0                    // 
#define PI_DFS_ENTRY_SEQ_19_WIDTH      29                   // 
#define PI_DFS_ENTRY_SEQ_20_ADDR       953 + PI_BASE_ADDR  // 
#define PI_DFS_ENTRY_SEQ_20_OFFSET     0                    // 
#define PI_DFS_ENTRY_SEQ_20_WIDTH      29                   // 
#define PI_DFS_ENTRY_SEQ_21_ADDR       954 + PI_BASE_ADDR  // 
#define PI_DFS_ENTRY_SEQ_21_OFFSET     0                    // 
#define PI_DFS_ENTRY_SEQ_21_WIDTH      29                   // 
#define PI_DFS_ENTRY_SEQ_22_ADDR       955 + PI_BASE_ADDR  // 
#define PI_DFS_ENTRY_SEQ_22_OFFSET     0                    // 
#define PI_DFS_ENTRY_SEQ_22_WIDTH      29                   // 
#define PI_DFS_ENTRY_SEQ_23_ADDR       956 + PI_BASE_ADDR  // 
#define PI_DFS_ENTRY_SEQ_23_OFFSET     0                    // 
#define PI_DFS_ENTRY_SEQ_23_WIDTH      29                   // 
#define PI_DFS_ENTRY_SEQ_24_ADDR       957 + PI_BASE_ADDR  // 
#define PI_DFS_ENTRY_SEQ_24_OFFSET     0                    // 
#define PI_DFS_ENTRY_SEQ_24_WIDTH      29                   // 
#define PI_DFS_ENTRY_SEQ_25_ADDR       958 + PI_BASE_ADDR  // 
#define PI_DFS_ENTRY_SEQ_25_OFFSET     0                    // 
#define PI_DFS_ENTRY_SEQ_25_WIDTH      29                   // 
#define PI_DFS_ENTRY_SEQ_26_ADDR       959 + PI_BASE_ADDR  // 
#define PI_DFS_ENTRY_SEQ_26_OFFSET     0                    // 
#define PI_DFS_ENTRY_SEQ_26_WIDTH      29                   // 
#define PI_DFS_ENTRY_SEQ_27_ADDR       960 + PI_BASE_ADDR  // 
#define PI_DFS_ENTRY_SEQ_27_OFFSET     0                    // 
#define PI_DFS_ENTRY_SEQ_27_WIDTH      29                   // 
#define PI_DFS_ENTRY_SEQ_28_ADDR       961 + PI_BASE_ADDR  // 
#define PI_DFS_ENTRY_SEQ_28_OFFSET     0                    // 
#define PI_DFS_ENTRY_SEQ_28_WIDTH      29                   // 
#define PI_DFS_ENTRY_SEQ_29_ADDR       962 + PI_BASE_ADDR  // 
#define PI_DFS_ENTRY_SEQ_29_OFFSET     0                    // 
#define PI_DFS_ENTRY_SEQ_29_WIDTH      29                   // 
#define PI_DFS_ENTRY_SEQ_30_ADDR       963 + PI_BASE_ADDR  // 
#define PI_DFS_ENTRY_SEQ_30_OFFSET     0                    // 
#define PI_DFS_ENTRY_SEQ_30_WIDTH      29                   // 
#define PI_DFS_ENTRY_SEQ_31_ADDR       964 + PI_BASE_ADDR  // 
#define PI_DFS_ENTRY_SEQ_31_OFFSET     0                    // 
#define PI_DFS_ENTRY_SEQ_31_WIDTH      29                   // 
#define PI_DFS_ENTRY_SEQ_32_ADDR       965 + PI_BASE_ADDR  // 
#define PI_DFS_ENTRY_SEQ_32_OFFSET     0                    // 
#define PI_DFS_ENTRY_SEQ_32_WIDTH      29                   // 
#define PI_DFS_ENTRY_SEQ_33_ADDR       966 + PI_BASE_ADDR  // 
#define PI_DFS_ENTRY_SEQ_33_OFFSET     0                    // 
#define PI_DFS_ENTRY_SEQ_33_WIDTH      29                   // 
#define PI_DFS_ENTRY_SEQ_34_ADDR       967 + PI_BASE_ADDR  // 
#define PI_DFS_ENTRY_SEQ_34_OFFSET     0                    // 
#define PI_DFS_ENTRY_SEQ_34_WIDTH      29                   // 
#define PI_DFS_ENTRY_SEQ_35_ADDR       968 + PI_BASE_ADDR  // 
#define PI_DFS_ENTRY_SEQ_35_OFFSET     0                    // 
#define PI_DFS_ENTRY_SEQ_35_WIDTH      29                   // 
#define PI_DFS_ENTRY_SEQ_36_ADDR       969 + PI_BASE_ADDR  // 
#define PI_DFS_ENTRY_SEQ_36_OFFSET     0                    // 
#define PI_DFS_ENTRY_SEQ_36_WIDTH      29                   // 
#define PI_DFS_ENTRY_SEQ_37_ADDR       970 + PI_BASE_ADDR  // 
#define PI_DFS_ENTRY_SEQ_37_OFFSET     0                    // 
#define PI_DFS_ENTRY_SEQ_37_WIDTH      29                   // 
#define PI_DFS_ENTRY_SEQ_38_ADDR       971 + PI_BASE_ADDR  // 
#define PI_DFS_ENTRY_SEQ_38_OFFSET     0                    // 
#define PI_DFS_ENTRY_SEQ_38_WIDTH      29                   // 
#define PI_DFS_ENTRY_SEQ_39_ADDR       972 + PI_BASE_ADDR  // 
#define PI_DFS_ENTRY_SEQ_39_OFFSET     0                    // 
#define PI_DFS_ENTRY_SEQ_39_WIDTH      29                   // 
#define PI_DFS_ENTRY_SEQ_EN_ADDR       517 + PI_BASE_ADDR  // 
#define PI_DFS_ENTRY_SEQ_EN_OFFSET     24                   // 
#define PI_DFS_ENTRY_SEQ_EN_WIDTH      1                    // 
#define PI_DFS_INITIALIZATION_SEQ_0_ADDR 973 + PI_BASE_ADDR  // 
#define PI_DFS_INITIALIZATION_SEQ_0_OFFSET 0                    // 
#define PI_DFS_INITIALIZATION_SEQ_0_WIDTH 29                   // 
#define PI_DFS_INITIALIZATION_SEQ_1_ADDR 974 + PI_BASE_ADDR  // 
#define PI_DFS_INITIALIZATION_SEQ_1_OFFSET 0                    // 
#define PI_DFS_INITIALIZATION_SEQ_1_WIDTH 29                   // 
#define PI_DFS_INITIALIZATION_SEQ_2_ADDR 975 + PI_BASE_ADDR  // 
#define PI_DFS_INITIALIZATION_SEQ_2_OFFSET 0                    // 
#define PI_DFS_INITIALIZATION_SEQ_2_WIDTH 29                   // 
#define PI_DFS_INITIALIZATION_SEQ_3_ADDR 976 + PI_BASE_ADDR  // 
#define PI_DFS_INITIALIZATION_SEQ_3_OFFSET 0                    // 
#define PI_DFS_INITIALIZATION_SEQ_3_WIDTH 29                   // 
#define PI_DFS_INITIALIZATION_SEQ_4_ADDR 977 + PI_BASE_ADDR  // 
#define PI_DFS_INITIALIZATION_SEQ_4_OFFSET 0                    // 
#define PI_DFS_INITIALIZATION_SEQ_4_WIDTH 29                   // 
#define PI_DFS_INITIALIZATION_SEQ_5_ADDR 978 + PI_BASE_ADDR  // 
#define PI_DFS_INITIALIZATION_SEQ_5_OFFSET 0                    // 
#define PI_DFS_INITIALIZATION_SEQ_5_WIDTH 29                   // 
#define PI_DFS_INITIALIZATION_SEQ_6_ADDR 979 + PI_BASE_ADDR  // 
#define PI_DFS_INITIALIZATION_SEQ_6_OFFSET 0                    // 
#define PI_DFS_INITIALIZATION_SEQ_6_WIDTH 29                   // 
#define PI_DFS_INITIALIZATION_SEQ_7_ADDR 980 + PI_BASE_ADDR  // 
#define PI_DFS_INITIALIZATION_SEQ_7_OFFSET 0                    // 
#define PI_DFS_INITIALIZATION_SEQ_7_WIDTH 29                   // 
#define PI_DFS_INITIALIZATION_SEQ_8_ADDR 981 + PI_BASE_ADDR  // 
#define PI_DFS_INITIALIZATION_SEQ_8_OFFSET 0                    // 
#define PI_DFS_INITIALIZATION_SEQ_8_WIDTH 29                   // 
#define PI_DFS_INITIALIZATION_SEQ_9_ADDR 982 + PI_BASE_ADDR  // 
#define PI_DFS_INITIALIZATION_SEQ_9_OFFSET 0                    // 
#define PI_DFS_INITIALIZATION_SEQ_9_WIDTH 29                   // 
#define PI_DFS_INITIALIZATION_SEQ_10_ADDR 983 + PI_BASE_ADDR  // 
#define PI_DFS_INITIALIZATION_SEQ_10_OFFSET 0                    // 
#define PI_DFS_INITIALIZATION_SEQ_10_WIDTH 29                   // 
#define PI_DFS_INITIALIZATION_SEQ_11_ADDR 984 + PI_BASE_ADDR  // 
#define PI_DFS_INITIALIZATION_SEQ_11_OFFSET 0                    // 
#define PI_DFS_INITIALIZATION_SEQ_11_WIDTH 29                   // 
#define PI_DFS_INITIALIZATION_SEQ_12_ADDR 985 + PI_BASE_ADDR  // 
#define PI_DFS_INITIALIZATION_SEQ_12_OFFSET 0                    // 
#define PI_DFS_INITIALIZATION_SEQ_12_WIDTH 29                   // 
#define PI_DFS_INITIALIZATION_SEQ_13_ADDR 986 + PI_BASE_ADDR  // 
#define PI_DFS_INITIALIZATION_SEQ_13_OFFSET 0                    // 
#define PI_DFS_INITIALIZATION_SEQ_13_WIDTH 29                   // 
#define PI_DFS_INITIALIZATION_SEQ_14_ADDR 987 + PI_BASE_ADDR  // 
#define PI_DFS_INITIALIZATION_SEQ_14_OFFSET 0                    // 
#define PI_DFS_INITIALIZATION_SEQ_14_WIDTH 29                   // 
#define PI_DFS_INITIALIZATION_SEQ_15_ADDR 988 + PI_BASE_ADDR  // 
#define PI_DFS_INITIALIZATION_SEQ_15_OFFSET 0                    // 
#define PI_DFS_INITIALIZATION_SEQ_15_WIDTH 29                   // 
#define PI_DFS_INITIALIZATION_SEQ_16_ADDR 989 + PI_BASE_ADDR  // 
#define PI_DFS_INITIALIZATION_SEQ_16_OFFSET 0                    // 
#define PI_DFS_INITIALIZATION_SEQ_16_WIDTH 29                   // 
#define PI_DFS_INITIALIZATION_SEQ_17_ADDR 990 + PI_BASE_ADDR  // 
#define PI_DFS_INITIALIZATION_SEQ_17_OFFSET 0                    // 
#define PI_DFS_INITIALIZATION_SEQ_17_WIDTH 29                   // 
#define PI_DFS_INITIALIZATION_SEQ_18_ADDR 991 + PI_BASE_ADDR  // 
#define PI_DFS_INITIALIZATION_SEQ_18_OFFSET 0                    // 
#define PI_DFS_INITIALIZATION_SEQ_18_WIDTH 29                   // 
#define PI_DFS_INITIALIZATION_SEQ_19_ADDR 992 + PI_BASE_ADDR  // 
#define PI_DFS_INITIALIZATION_SEQ_19_OFFSET 0                    // 
#define PI_DFS_INITIALIZATION_SEQ_19_WIDTH 29                   // 
#define PI_DFS_INITIALIZATION_SEQ_20_ADDR 993 + PI_BASE_ADDR  // 
#define PI_DFS_INITIALIZATION_SEQ_20_OFFSET 0                    // 
#define PI_DFS_INITIALIZATION_SEQ_20_WIDTH 29                   // 
#define PI_DFS_INITIALIZATION_SEQ_21_ADDR 994 + PI_BASE_ADDR  // 
#define PI_DFS_INITIALIZATION_SEQ_21_OFFSET 0                    // 
#define PI_DFS_INITIALIZATION_SEQ_21_WIDTH 29                   // 
#define PI_DFS_INITIALIZATION_SEQ_22_ADDR 995 + PI_BASE_ADDR  // 
#define PI_DFS_INITIALIZATION_SEQ_22_OFFSET 0                    // 
#define PI_DFS_INITIALIZATION_SEQ_22_WIDTH 29                   // 
#define PI_DFS_INITIALIZATION_SEQ_23_ADDR 996 + PI_BASE_ADDR  // 
#define PI_DFS_INITIALIZATION_SEQ_23_OFFSET 0                    // 
#define PI_DFS_INITIALIZATION_SEQ_23_WIDTH 29                   // 
#define PI_DFS_INITIALIZATION_SEQ_24_ADDR 997 + PI_BASE_ADDR  // 
#define PI_DFS_INITIALIZATION_SEQ_24_OFFSET 0                    // 
#define PI_DFS_INITIALIZATION_SEQ_24_WIDTH 29                   // 
#define PI_DFS_INITIALIZATION_SEQ_25_ADDR 998 + PI_BASE_ADDR  // 
#define PI_DFS_INITIALIZATION_SEQ_25_OFFSET 0                    // 
#define PI_DFS_INITIALIZATION_SEQ_25_WIDTH 29                   // 
#define PI_DFS_INITIALIZATION_SEQ_26_ADDR 999 + PI_BASE_ADDR  // 
#define PI_DFS_INITIALIZATION_SEQ_26_OFFSET 0                    // 
#define PI_DFS_INITIALIZATION_SEQ_26_WIDTH 29                   // 
#define PI_DFS_INITIALIZATION_SEQ_27_ADDR 1000 + PI_BASE_ADDR // 
#define PI_DFS_INITIALIZATION_SEQ_27_OFFSET 0                    // 
#define PI_DFS_INITIALIZATION_SEQ_27_WIDTH 29                   // 
#define PI_DFS_INITIALIZATION_SEQ_28_ADDR 1001 + PI_BASE_ADDR // 
#define PI_DFS_INITIALIZATION_SEQ_28_OFFSET 0                    // 
#define PI_DFS_INITIALIZATION_SEQ_28_WIDTH 29                   // 
#define PI_DFS_INITIALIZATION_SEQ_29_ADDR 1002 + PI_BASE_ADDR // 
#define PI_DFS_INITIALIZATION_SEQ_29_OFFSET 0                    // 
#define PI_DFS_INITIALIZATION_SEQ_29_WIDTH 29                   // 
#define PI_DFS_INITIALIZATION_SEQ_AREF_EN_ADDR 518 + PI_BASE_ADDR  // 
#define PI_DFS_INITIALIZATION_SEQ_AREF_EN_OFFSET 16                   // 
#define PI_DFS_INITIALIZATION_SEQ_AREF_EN_WIDTH 1                    // 
#define PI_DFS_INITIALIZATION_SEQ_EN_ADDR 518 + PI_BASE_ADDR  // 
#define PI_DFS_INITIALIZATION_SEQ_EN_OFFSET 0                    // 
#define PI_DFS_INITIALIZATION_SEQ_EN_WIDTH 1                    // 
#define PI_DFS_INITIALIZATION_SEQ_NORMAL_LVL_EN_ADDR 518 + PI_BASE_ADDR  // 
#define PI_DFS_INITIALIZATION_SEQ_NORMAL_LVL_EN_OFFSET 24                   // 
#define PI_DFS_INITIALIZATION_SEQ_NORMAL_LVL_EN_WIDTH 1                    // 
#define PI_DFS_PERIOD_EN_ADDR          26 + PI_BASE_ADDR   // 
#define PI_DFS_PERIOD_EN_OFFSET        0                    // 
#define PI_DFS_PERIOD_EN_WIDTH         1                    // 
#define PI_DFS_SEQ_POST_TIME_F0_ADDR   519 + PI_BASE_ADDR  // 
#define PI_DFS_SEQ_POST_TIME_F0_OFFSET 24                   // 
#define PI_DFS_SEQ_POST_TIME_F0_WIDTH  4                    // 
#define PI_DFS_SEQ_POST_TIME_F1_ADDR   520 + PI_BASE_ADDR  // 
#define PI_DFS_SEQ_POST_TIME_F1_OFFSET 0                    // 
#define PI_DFS_SEQ_POST_TIME_F1_WIDTH  4                    // 
#define PI_DFS_SEQ_POST_TIME_F2_ADDR   520 + PI_BASE_ADDR  // 
#define PI_DFS_SEQ_POST_TIME_F2_OFFSET 8                    // 
#define PI_DFS_SEQ_POST_TIME_F2_WIDTH  4                    // 
#define PI_DFS_SEQ_POST_TIME_WIDTH     4                    // 
#define PI_DFS_SEQ_PRE_TIME_F0_ADDR    519 + PI_BASE_ADDR  // 
#define PI_DFS_SEQ_PRE_TIME_F0_OFFSET  0                    // 
#define PI_DFS_SEQ_PRE_TIME_F0_WIDTH   4                    // 
#define PI_DFS_SEQ_PRE_TIME_F1_ADDR    519 + PI_BASE_ADDR  // 
#define PI_DFS_SEQ_PRE_TIME_F1_OFFSET  8                    // 
#define PI_DFS_SEQ_PRE_TIME_F1_WIDTH   4                    // 
#define PI_DFS_SEQ_PRE_TIME_F2_ADDR    519 + PI_BASE_ADDR  // 
#define PI_DFS_SEQ_PRE_TIME_F2_OFFSET  16                   // 
#define PI_DFS_SEQ_PRE_TIME_F2_WIDTH   4                    // 
#define PI_DFS_SEQ_PRE_TIME_WIDTH      4                    // 
#define PI_DISCONNECT_MC_ADDR          286 + PI_BASE_ADDR  // 
#define PI_DISCONNECT_MC_OFFSET        16                   // 
#define PI_DISCONNECT_MC_WIDTH         1                    // 
#define PI_DLL_LOCK_ADDR               277 + PI_BASE_ADDR  // 
#define PI_DLL_LOCK_OFFSET             0                    // 
#define PI_DLL_LOCK_STATE_CHANGE_BIT   15                   // PI_IRQBIT_15: A state change has been detected on the dfi_init_complete signal after initialization.
#define PI_DLL_LOCK_WIDTH              1                    // 
#define PI_DLL_RST_ADDR                264 + PI_BASE_ADDR  // 
#define PI_DLL_RST_ADJ_DLY_ADDR        265 + PI_BASE_ADDR  // 
#define PI_DLL_RST_ADJ_DLY_OFFSET      0                    // 
#define PI_DLL_RST_ADJ_DLY_WIDTH       8                    // 
#define PI_DLL_RST_DELAY_ADDR          264 + PI_BASE_ADDR  // 
#define PI_DLL_RST_DELAY_OFFSET        16                   // 
#define PI_DLL_RST_DELAY_WIDTH         16                   // 
#define PI_DLL_RST_OFFSET              0                    // 
#define PI_DLL_RST_WIDTH               1                    // 
#define PI_DM_WIDTH                    8                    // 
#define PI_DQ_TYPE_PATT0_EVEN_ADDR     104 + PI_BASE_ADDR  // 
#define PI_DQ_TYPE_PATT0_EVEN_OFFSET   0                    // 
#define PI_DQ_TYPE_PATT0_EVEN_WIDTH    27                   // 
#define PI_DQ_TYPE_PATT0_ODD_ADDR      112 + PI_BASE_ADDR  // 
#define PI_DQ_TYPE_PATT0_ODD_OFFSET    0                    // 
#define PI_DQ_TYPE_PATT0_ODD_WIDTH     27                   // 
#define PI_DQ_TYPE_PATT1_EVEN_ADDR     105 + PI_BASE_ADDR  // 
#define PI_DQ_TYPE_PATT1_EVEN_OFFSET   0                    // 
#define PI_DQ_TYPE_PATT1_EVEN_WIDTH    27                   // 
#define PI_DQ_TYPE_PATT1_ODD_ADDR      113 + PI_BASE_ADDR  // 
#define PI_DQ_TYPE_PATT1_ODD_OFFSET    0                    // 
#define PI_DQ_TYPE_PATT1_ODD_WIDTH     27                   // 
#define PI_DQ_TYPE_PATT2_EVEN_ADDR     106 + PI_BASE_ADDR  // 
#define PI_DQ_TYPE_PATT2_EVEN_OFFSET   0                    // 
#define PI_DQ_TYPE_PATT2_EVEN_WIDTH    27                   // 
#define PI_DQ_TYPE_PATT2_ODD_ADDR      114 + PI_BASE_ADDR  // 
#define PI_DQ_TYPE_PATT2_ODD_OFFSET    0                    // 
#define PI_DQ_TYPE_PATT2_ODD_WIDTH     27                   // 
#define PI_DQ_TYPE_PATT3_EVEN_ADDR     107 + PI_BASE_ADDR  // 
#define PI_DQ_TYPE_PATT3_EVEN_OFFSET   0                    // 
#define PI_DQ_TYPE_PATT3_EVEN_WIDTH    27                   // 
#define PI_DQ_TYPE_PATT3_ODD_ADDR      115 + PI_BASE_ADDR  // 
#define PI_DQ_TYPE_PATT3_ODD_OFFSET    0                    // 
#define PI_DQ_TYPE_PATT3_ODD_WIDTH     27                   // 
#define PI_DQ_TYPE_PATT4_EVEN_ADDR     108 + PI_BASE_ADDR  // 
#define PI_DQ_TYPE_PATT4_EVEN_OFFSET   0                    // 
#define PI_DQ_TYPE_PATT4_EVEN_WIDTH    27                   // 
#define PI_DQ_TYPE_PATT4_ODD_ADDR      116 + PI_BASE_ADDR  // 
#define PI_DQ_TYPE_PATT4_ODD_OFFSET    0                    // 
#define PI_DQ_TYPE_PATT4_ODD_WIDTH     27                   // 
#define PI_DQ_TYPE_PATT5_EVEN_ADDR     109 + PI_BASE_ADDR  // 
#define PI_DQ_TYPE_PATT5_EVEN_OFFSET   0                    // 
#define PI_DQ_TYPE_PATT5_EVEN_WIDTH    27                   // 
#define PI_DQ_TYPE_PATT5_ODD_ADDR      117 + PI_BASE_ADDR  // 
#define PI_DQ_TYPE_PATT5_ODD_OFFSET    0                    // 
#define PI_DQ_TYPE_PATT5_ODD_WIDTH     27                   // 
#define PI_DQ_TYPE_PATT6_EVEN_ADDR     110 + PI_BASE_ADDR  // 
#define PI_DQ_TYPE_PATT6_EVEN_OFFSET   0                    // 
#define PI_DQ_TYPE_PATT6_EVEN_WIDTH    27                   // 
#define PI_DQ_TYPE_PATT6_ODD_ADDR      118 + PI_BASE_ADDR  // 
#define PI_DQ_TYPE_PATT6_ODD_OFFSET    0                    // 
#define PI_DQ_TYPE_PATT6_ODD_WIDTH     27                   // 
#define PI_DQ_TYPE_PATT7_EVEN_ADDR     111 + PI_BASE_ADDR  // 
#define PI_DQ_TYPE_PATT7_EVEN_OFFSET   0                    // 
#define PI_DQ_TYPE_PATT7_EVEN_WIDTH    27                   // 
#define PI_DQ_TYPE_PATT7_ODD_ADDR      119 + PI_BASE_ADDR  // 
#define PI_DQ_TYPE_PATT7_ODD_OFFSET    0                    // 
#define PI_DQ_TYPE_PATT7_ODD_WIDTH     27                   // 
#define PI_DQ_TYPE_PATT_WIDTH          27                   // 
#define PI_DQS_OSC_BASE_VALUE_0_0_ADDR 415 + PI_BASE_ADDR  // 
#define PI_DQS_OSC_BASE_VALUE_0_0_OFFSET 0                    // 
#define PI_DQS_OSC_BASE_VALUE_0_0_WIDTH 16                   // 
#define PI_DQS_OSC_BASE_VALUE_0_1_ADDR 416 + PI_BASE_ADDR  // 
#define PI_DQS_OSC_BASE_VALUE_0_1_OFFSET 0                    // 
#define PI_DQS_OSC_BASE_VALUE_0_1_WIDTH 16                   // 
#define PI_DQS_OSC_BASE_VALUE_1_0_ADDR 415 + PI_BASE_ADDR  // 
#define PI_DQS_OSC_BASE_VALUE_1_0_OFFSET 16                   // 
#define PI_DQS_OSC_BASE_VALUE_1_0_WIDTH 16                   // 
#define PI_DQS_OSC_BASE_VALUE_1_1_ADDR 416 + PI_BASE_ADDR  // 
#define PI_DQS_OSC_BASE_VALUE_1_1_OFFSET 16                   // 
#define PI_DQS_OSC_BASE_VALUE_1_1_WIDTH 16                   // 
#define PI_DQS_OSC_HIGH_MR_INDEX_WIDTH 8                    // 
#define PI_DQS_OSC_LOW_MR_INDEX_WIDTH  8                    // 
#define PI_DQS_OSC_PERIOD_EN_ADDR      121 + PI_BASE_ADDR  // 
#define PI_DQS_OSC_PERIOD_EN_OFFSET    0                    // 
#define PI_DQS_OSC_PERIOD_EN_WIDTH     1                    // 
#define PI_DQS_OSC_READ_DONE_BIT       26                   // PI_IRQBIT_26: A DQS OSC Counter read has been done.
#define PI_DRAM_CLASS_ADDR             0 + PI_BASE_ADDR    // 
#define PI_DRAM_CLASS_OFFSET           8                    // 
#define PI_DRAM_CLASS_WIDTH            4                    // 
#define PI_DRAM_CLK_DISABLE_DEASSERT_SEL_ADDR 63 + PI_BASE_ADDR   // 
#define PI_DRAM_CLK_DISABLE_DEASSERT_SEL_OFFSET 16                   // 
#define PI_DRAM_CLK_DISABLE_DEASSERT_SEL_WIDTH 1                    // 
#define PI_DRAM_INIT_EN_ADDR           264 + PI_BASE_ADDR  // 
#define PI_DRAM_INIT_EN_OFFSET         8                    // 
#define PI_DRAM_INIT_EN_WIDTH          1                    // 
#define PI_END_COL                     2                    // 
#define PI_FIX_PATT0_ADDR              100 + PI_BASE_ADDR  // 
#define PI_FIX_PATT0_OFFSET            0                    // 
#define PI_FIX_PATT0_WIDTH             18                   // 
#define PI_FIX_PATT1_ADDR              101 + PI_BASE_ADDR  // 
#define PI_FIX_PATT1_OFFSET            0                    // 
#define PI_FIX_PATT1_WIDTH             18                   // 
#define PI_FIX_PATT2_ADDR              102 + PI_BASE_ADDR  // 
#define PI_FIX_PATT2_OFFSET            0                    // 
#define PI_FIX_PATT2_WIDTH             18                   // 
#define PI_FIX_PATT3_ADDR              103 + PI_BASE_ADDR  // 
#define PI_FIX_PATT3_OFFSET            0                    // 
#define PI_FIX_PATT3_WIDTH             18                   // 
#define PI_FIX_PATT_WIDTH              18                   // 
#define PI_FREQ_CHANGE_DONE_BIT        20                   // PI_IRQBIT_20: The frequency change hardware has completed all operations.
#define PI_FREQ_CHANGE_REG_COPY_ADDR   284 + PI_BASE_ADDR  // 
#define PI_FREQ_CHANGE_REG_COPY_OFFSET 0                    // 
#define PI_FREQ_CHANGE_REG_COPY_WIDTH  5                    // 
#define PI_FREQ_FSP_WIDTH              2                    // 
#define PI_FREQ_MAP_ADDR               10 + PI_BASE_ADDR   // 
#define PI_FREQ_MAP_OFFSET             0                    // 
#define PI_FREQ_MAP_WIDTH              32                   // 
#define PI_FREQ_NUMBER_STATUS_ADDR     277 + PI_BASE_ADDR  // 
#define PI_FREQ_NUMBER_STATUS_OFFSET   8                    // 
#define PI_FREQ_NUMBER_STATUS_WIDTH    5                    // 
#define PI_FREQ_RETENTION_NUM_ADDR     277 + PI_BASE_ADDR  // 
#define PI_FREQ_RETENTION_NUM_OFFSET   16                   // 
#define PI_FREQ_RETENTION_NUM_WIDTH    5                    // 
#define PI_FREQ_SEL_FROM_REGIF_ADDR    285 + PI_BASE_ADDR  // 
#define PI_FREQ_SEL_FROM_REGIF_OFFSET  0                    // 
#define PI_FREQ_SEL_FROM_REGIF_WIDTH   1                    // 
#define PI_FSP0_FREQ_ADDR              9 + PI_BASE_ADDR    // 
#define PI_FSP0_FREQ_OFFSET            16                   // 
#define PI_FSP0_FREQ_WIDTH             5                    // 
#define PI_FSP1_FREQ_ADDR              9 + PI_BASE_ADDR    // 
#define PI_FSP1_FREQ_OFFSET            24                   // 
#define PI_FSP1_FREQ_WIDTH             5                    // 
#define PI_FSP_FREQ_EN_ADDR            9 + PI_BASE_ADDR    // 
#define PI_FSP_FREQ_EN_OFFSET          8                    // 
#define PI_FSP_FREQ_EN_WIDTH           1                    // 
#define PI_FSP_WIDTH                   2                    // 
#define PI_FSPOP_FSPWR_TICK0_ADDR      293 + PI_BASE_ADDR  // 
#define PI_FSPOP_FSPWR_TICK0_OFFSET    24                   // 
#define PI_FSPOP_FSPWR_TICK0_VALID_ADDR 294 + PI_BASE_ADDR  // 
#define PI_FSPOP_FSPWR_TICK0_VALID_OFFSET 0                    // 
#define PI_FSPOP_FSPWR_TICK0_VALID_WIDTH 8                    // 
#define PI_FSPOP_FSPWR_TICK0_WIDTH     8                    // 
#define PI_FSPOP_FSPWR_TICK1_ADDR      294 + PI_BASE_ADDR  // 
#define PI_FSPOP_FSPWR_TICK1_OFFSET    8                    // 
#define PI_FSPOP_FSPWR_TICK1_VALID_ADDR 294 + PI_BASE_ADDR  // 
#define PI_FSPOP_FSPWR_TICK1_VALID_OFFSET 16                   // 
#define PI_FSPOP_FSPWR_TICK1_VALID_WIDTH 8                    // 
#define PI_FSPOP_FSPWR_TICK1_WIDTH     8                    // 
#define PI_GTLVL_ENTRY_SEQ_0_ADDR      648 + PI_BASE_ADDR  // 
#define PI_GTLVL_ENTRY_SEQ_0_OFFSET    0                    // 
#define PI_GTLVL_ENTRY_SEQ_0_WIDTH     27                   // 
#define PI_GTLVL_ENTRY_SEQ_1_ADDR      649 + PI_BASE_ADDR  // 
#define PI_GTLVL_ENTRY_SEQ_1_OFFSET    0                    // 
#define PI_GTLVL_ENTRY_SEQ_1_WIDTH     27                   // 
#define PI_GTLVL_ENTRY_SEQ_2_ADDR      650 + PI_BASE_ADDR  // 
#define PI_GTLVL_ENTRY_SEQ_2_OFFSET    0                    // 
#define PI_GTLVL_ENTRY_SEQ_2_WIDTH     27                   // 
#define PI_GTLVL_ENTRY_SEQ_3_ADDR      651 + PI_BASE_ADDR  // 
#define PI_GTLVL_ENTRY_SEQ_3_OFFSET    0                    // 
#define PI_GTLVL_ENTRY_SEQ_3_WIDTH     27                   // 
#define PI_GTLVL_ENTRY_SEQ_4_ADDR      652 + PI_BASE_ADDR  // 
#define PI_GTLVL_ENTRY_SEQ_4_OFFSET    0                    // 
#define PI_GTLVL_ENTRY_SEQ_4_WIDTH     27                   // 
#define PI_GTLVL_ENTRY_SEQ_5_ADDR      653 + PI_BASE_ADDR  // 
#define PI_GTLVL_ENTRY_SEQ_5_OFFSET    0                    // 
#define PI_GTLVL_ENTRY_SEQ_5_WIDTH     27                   // 
#define PI_GTLVL_ENTRY_SEQ_6_ADDR      654 + PI_BASE_ADDR  // 
#define PI_GTLVL_ENTRY_SEQ_6_OFFSET    0                    // 
#define PI_GTLVL_ENTRY_SEQ_6_WIDTH     27                   // 
#define PI_GTLVL_ENTRY_SEQ_7_ADDR      655 + PI_BASE_ADDR  // 
#define PI_GTLVL_ENTRY_SEQ_7_OFFSET    0                    // 
#define PI_GTLVL_ENTRY_SEQ_7_WIDTH     27                   // 
#define PI_GTLVL_ENTRY_SEQ_8_ADDR      656 + PI_BASE_ADDR  // 
#define PI_GTLVL_ENTRY_SEQ_8_OFFSET    0                    // 
#define PI_GTLVL_ENTRY_SEQ_8_WIDTH     27                   // 
#define PI_GTLVL_ENTRY_SEQ_9_ADDR      657 + PI_BASE_ADDR  // 
#define PI_GTLVL_ENTRY_SEQ_9_OFFSET    0                    // 
#define PI_GTLVL_ENTRY_SEQ_9_WIDTH     27                   // 
#define PI_GTLVL_ENTRY_SEQ_10_ADDR     658 + PI_BASE_ADDR  // 
#define PI_GTLVL_ENTRY_SEQ_10_OFFSET   0                    // 
#define PI_GTLVL_ENTRY_SEQ_10_WIDTH    27                   // 
#define PI_GTLVL_ENTRY_SEQ_11_ADDR     659 + PI_BASE_ADDR  // 
#define PI_GTLVL_ENTRY_SEQ_11_OFFSET   0                    // 
#define PI_GTLVL_ENTRY_SEQ_11_WIDTH    27                   // 
#define PI_GTLVL_ENTRY_SEQ_12_ADDR     660 + PI_BASE_ADDR  // 
#define PI_GTLVL_ENTRY_SEQ_12_OFFSET   0                    // 
#define PI_GTLVL_ENTRY_SEQ_12_WIDTH    27                   // 
#define PI_GTLVL_ENTRY_SEQ_13_ADDR     661 + PI_BASE_ADDR  // 
#define PI_GTLVL_ENTRY_SEQ_13_OFFSET   0                    // 
#define PI_GTLVL_ENTRY_SEQ_13_WIDTH    27                   // 
#define PI_GTLVL_ENTRY_SEQ_14_ADDR     662 + PI_BASE_ADDR  // 
#define PI_GTLVL_ENTRY_SEQ_14_OFFSET   0                    // 
#define PI_GTLVL_ENTRY_SEQ_14_WIDTH    27                   // 
#define PI_GTLVL_ENTRY_SEQ_15_ADDR     663 + PI_BASE_ADDR  // 
#define PI_GTLVL_ENTRY_SEQ_15_OFFSET   0                    // 
#define PI_GTLVL_ENTRY_SEQ_15_WIDTH    27                   // 
#define PI_GTLVL_EXIT_SEQ_0_ADDR       664 + PI_BASE_ADDR  // 
#define PI_GTLVL_EXIT_SEQ_0_OFFSET     0                    // 
#define PI_GTLVL_EXIT_SEQ_0_WIDTH      27                   // 
#define PI_GTLVL_EXIT_SEQ_1_ADDR       665 + PI_BASE_ADDR  // 
#define PI_GTLVL_EXIT_SEQ_1_OFFSET     0                    // 
#define PI_GTLVL_EXIT_SEQ_1_WIDTH      27                   // 
#define PI_GTLVL_EXIT_SEQ_2_ADDR       666 + PI_BASE_ADDR  // 
#define PI_GTLVL_EXIT_SEQ_2_OFFSET     0                    // 
#define PI_GTLVL_EXIT_SEQ_2_WIDTH      27                   // 
#define PI_GTLVL_EXIT_SEQ_3_ADDR       667 + PI_BASE_ADDR  // 
#define PI_GTLVL_EXIT_SEQ_3_OFFSET     0                    // 
#define PI_GTLVL_EXIT_SEQ_3_WIDTH      27                   // 
#define PI_GTLVL_EXIT_SEQ_4_ADDR       668 + PI_BASE_ADDR  // 
#define PI_GTLVL_EXIT_SEQ_4_OFFSET     0                    // 
#define PI_GTLVL_EXIT_SEQ_4_WIDTH      27                   // 
#define PI_GTLVL_EXIT_SEQ_5_ADDR       669 + PI_BASE_ADDR  // 
#define PI_GTLVL_EXIT_SEQ_5_OFFSET     0                    // 
#define PI_GTLVL_EXIT_SEQ_5_WIDTH      27                   // 
#define PI_GTLVL_EXIT_SEQ_6_ADDR       670 + PI_BASE_ADDR  // 
#define PI_GTLVL_EXIT_SEQ_6_OFFSET     0                    // 
#define PI_GTLVL_EXIT_SEQ_6_WIDTH      27                   // 
#define PI_GTLVL_EXIT_SEQ_7_ADDR       671 + PI_BASE_ADDR  // 
#define PI_GTLVL_EXIT_SEQ_7_OFFSET     0                    // 
#define PI_GTLVL_EXIT_SEQ_7_WIDTH      27                   // 
#define PI_GTLVL_EXIT_SEQ_8_ADDR       672 + PI_BASE_ADDR  // 
#define PI_GTLVL_EXIT_SEQ_8_OFFSET     0                    // 
#define PI_GTLVL_EXIT_SEQ_8_WIDTH      27                   // 
#define PI_GTLVL_EXIT_SEQ_9_ADDR       673 + PI_BASE_ADDR  // 
#define PI_GTLVL_EXIT_SEQ_9_OFFSET     0                    // 
#define PI_GTLVL_EXIT_SEQ_9_WIDTH      27                   // 
#define PI_GTLVL_EXIT_SEQ_10_ADDR      674 + PI_BASE_ADDR  // 
#define PI_GTLVL_EXIT_SEQ_10_OFFSET    0                    // 
#define PI_GTLVL_EXIT_SEQ_10_WIDTH     27                   // 
#define PI_GTLVL_EXIT_SEQ_11_ADDR      675 + PI_BASE_ADDR  // 
#define PI_GTLVL_EXIT_SEQ_11_OFFSET    0                    // 
#define PI_GTLVL_EXIT_SEQ_11_WIDTH     27                   // 
#define PI_GTLVL_EXIT_SEQ_12_ADDR      676 + PI_BASE_ADDR  // 
#define PI_GTLVL_EXIT_SEQ_12_OFFSET    0                    // 
#define PI_GTLVL_EXIT_SEQ_12_WIDTH     27                   // 
#define PI_GTLVL_EXIT_SEQ_13_ADDR      677 + PI_BASE_ADDR  // 
#define PI_GTLVL_EXIT_SEQ_13_OFFSET    0                    // 
#define PI_GTLVL_EXIT_SEQ_13_WIDTH     27                   // 
#define PI_GTLVL_EXIT_SEQ_14_ADDR      678 + PI_BASE_ADDR  // 
#define PI_GTLVL_EXIT_SEQ_14_OFFSET    0                    // 
#define PI_GTLVL_EXIT_SEQ_14_WIDTH     27                   // 
#define PI_GTLVL_EXIT_SEQ_15_ADDR      679 + PI_BASE_ADDR  // 
#define PI_GTLVL_EXIT_SEQ_15_OFFSET    0                    // 
#define PI_GTLVL_EXIT_SEQ_15_WIDTH     27                   // 
#define PI_GTLVL_SEQ_MODE_ADDR         512 + PI_BASE_ADDR  // 
#define PI_GTLVL_SEQ_MODE_OFFSET       0                    // 
#define PI_GTLVL_SEQ_MODE_WIDTH        2                    // 
#define PI_INHIBIT_CMD_WIDTH           30                   // 
#define PI_INHIBIT_DRAM_CMD_WIDTH      2                    // 
#define PI_INIT_DFS_CALVL_ONLY_ADDR    9 + PI_BASE_ADDR    // 
#define PI_INIT_DFS_CALVL_ONLY_OFFSET  0                    // 
#define PI_INIT_DFS_CALVL_ONLY_WIDTH   1                    // 
#define PI_INIT_DFS_DISABLE_MAP_ADDR   12 + PI_BASE_ADDR   // 
#define PI_INIT_DFS_DISABLE_MAP_OFFSET 0                    // 
#define PI_INIT_DFS_DISABLE_MAP_WIDTH  32                   // 
#define PI_INIT_DONE_BIT               0                    // PI_IRQBIT_0: The MC initialization has been completed.
#define PI_INIT_LEVEL_SEQ_CLK_ON_ADDR  280 + PI_BASE_ADDR  // 
#define PI_INIT_LEVEL_SEQ_CLK_ON_OFFSET 0                    // 
#define PI_INIT_LEVEL_SEQ_CLK_ON_WIDTH 1                    // 
#define PI_INIT_LVL_EN_ADDR            1 + PI_BASE_ADDR    // 
#define PI_INIT_LVL_EN_OFFSET          16                   // 
#define PI_INIT_LVL_EN_WIDTH           1                    // 
#define PI_INIT_SEQ_MR_FREQ_SEL_ADDR   514 + PI_BASE_ADDR  // 
#define PI_INIT_SEQ_MR_FREQ_SEL_OFFSET 16                   // 
#define PI_INIT_SEQ_MR_FREQ_SEL_WIDTH  5                    // 
#define PI_INIT_STARTORCOMPLETE_2_CLKDISABLE_ADDR 63 + PI_BASE_ADDR   // 
#define PI_INIT_STARTORCOMPLETE_2_CLKDISABLE_OFFSET 8                    // 
#define PI_INIT_STARTORCOMPLETE_2_CLKDISABLE_WIDTH 8                    // 
#define PI_INIT_WORK_FREQ_ADDR         11 + PI_BASE_ADDR   // 
#define PI_INIT_WORK_FREQ_OFFSET       0                    // 
#define PI_INIT_WORK_FREQ_WIDTH        5                    // 
#define PI_INITIALIZATION_AT_SEQ_0_ADDR 585 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_AT_SEQ_0_OFFSET 0                    // 
#define PI_INITIALIZATION_AT_SEQ_0_WIDTH 27                   // 
#define PI_INITIALIZATION_AT_SEQ_1_ADDR 586 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_AT_SEQ_1_OFFSET 0                    // 
#define PI_INITIALIZATION_AT_SEQ_1_WIDTH 27                   // 
#define PI_INITIALIZATION_AT_SEQ_2_ADDR 587 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_AT_SEQ_2_OFFSET 0                    // 
#define PI_INITIALIZATION_AT_SEQ_2_WIDTH 27                   // 
#define PI_INITIALIZATION_AT_SEQ_3_ADDR 588 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_AT_SEQ_3_OFFSET 0                    // 
#define PI_INITIALIZATION_AT_SEQ_3_WIDTH 27                   // 
#define PI_INITIALIZATION_AT_SEQ_4_ADDR 589 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_AT_SEQ_4_OFFSET 0                    // 
#define PI_INITIALIZATION_AT_SEQ_4_WIDTH 27                   // 
#define PI_INITIALIZATION_AT_SEQ_5_ADDR 590 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_AT_SEQ_5_OFFSET 0                    // 
#define PI_INITIALIZATION_AT_SEQ_5_WIDTH 27                   // 
#define PI_INITIALIZATION_AT_SEQ_6_ADDR 591 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_AT_SEQ_6_OFFSET 0                    // 
#define PI_INITIALIZATION_AT_SEQ_6_WIDTH 27                   // 
#define PI_INITIALIZATION_AT_SEQ_7_ADDR 592 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_AT_SEQ_7_OFFSET 0                    // 
#define PI_INITIALIZATION_AT_SEQ_7_WIDTH 27                   // 
#define PI_INITIALIZATION_AT_SEQ_8_ADDR 593 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_AT_SEQ_8_OFFSET 0                    // 
#define PI_INITIALIZATION_AT_SEQ_8_WIDTH 27                   // 
#define PI_INITIALIZATION_AT_SEQ_9_ADDR 594 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_AT_SEQ_9_OFFSET 0                    // 
#define PI_INITIALIZATION_AT_SEQ_9_WIDTH 27                   // 
#define PI_INITIALIZATION_AT_SEQ_10_ADDR 595 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_AT_SEQ_10_OFFSET 0                    // 
#define PI_INITIALIZATION_AT_SEQ_10_WIDTH 27                   // 
#define PI_INITIALIZATION_AT_SEQ_11_ADDR 596 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_AT_SEQ_11_OFFSET 0                    // 
#define PI_INITIALIZATION_AT_SEQ_11_WIDTH 27                   // 
#define PI_INITIALIZATION_AT_SEQ_12_ADDR 597 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_AT_SEQ_12_OFFSET 0                    // 
#define PI_INITIALIZATION_AT_SEQ_12_WIDTH 27                   // 
#define PI_INITIALIZATION_AT_SEQ_13_ADDR 598 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_AT_SEQ_13_OFFSET 0                    // 
#define PI_INITIALIZATION_AT_SEQ_13_WIDTH 27                   // 
#define PI_INITIALIZATION_AT_SEQ_14_ADDR 599 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_AT_SEQ_14_OFFSET 0                    // 
#define PI_INITIALIZATION_AT_SEQ_14_WIDTH 27                   // 
#define PI_INITIALIZATION_AT_SEQ_15_ADDR 600 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_AT_SEQ_15_OFFSET 0                    // 
#define PI_INITIALIZATION_AT_SEQ_15_WIDTH 27                   // 
#define PI_INITIALIZATION_AT_SEQ_16_ADDR 601 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_AT_SEQ_16_OFFSET 0                    // 
#define PI_INITIALIZATION_AT_SEQ_16_WIDTH 27                   // 
#define PI_INITIALIZATION_AT_SEQ_17_ADDR 602 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_AT_SEQ_17_OFFSET 0                    // 
#define PI_INITIALIZATION_AT_SEQ_17_WIDTH 27                   // 
#define PI_INITIALIZATION_AT_SEQ_18_ADDR 603 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_AT_SEQ_18_OFFSET 0                    // 
#define PI_INITIALIZATION_AT_SEQ_18_WIDTH 27                   // 
#define PI_INITIALIZATION_AT_SEQ_19_ADDR 604 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_AT_SEQ_19_OFFSET 0                    // 
#define PI_INITIALIZATION_AT_SEQ_19_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_0_ADDR 521 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_0_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_0_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_1_ADDR 522 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_1_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_1_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_2_ADDR 523 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_2_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_2_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_3_ADDR 524 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_3_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_3_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_4_ADDR 525 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_4_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_4_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_5_ADDR 526 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_5_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_5_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_6_ADDR 527 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_6_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_6_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_7_ADDR 528 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_7_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_7_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_8_ADDR 529 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_8_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_8_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_9_ADDR 530 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_9_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_9_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_10_ADDR 531 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_10_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_10_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_11_ADDR 532 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_11_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_11_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_12_ADDR 533 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_12_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_12_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_13_ADDR 534 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_13_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_13_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_14_ADDR 535 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_14_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_14_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_15_ADDR 536 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_15_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_15_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_16_ADDR 537 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_16_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_16_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_17_ADDR 538 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_17_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_17_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_18_ADDR 539 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_18_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_18_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_19_ADDR 540 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_19_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_19_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_20_ADDR 541 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_20_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_20_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_21_ADDR 542 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_21_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_21_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_22_ADDR 543 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_22_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_22_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_23_ADDR 544 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_23_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_23_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_24_ADDR 545 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_24_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_24_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_25_ADDR 546 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_25_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_25_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_26_ADDR 547 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_26_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_26_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_27_ADDR 548 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_27_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_27_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_28_ADDR 549 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_28_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_28_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_29_ADDR 550 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_29_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_29_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_30_ADDR 551 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_30_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_30_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_31_ADDR 552 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_31_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_31_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_32_ADDR 553 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_32_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_32_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_33_ADDR 554 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_33_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_33_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_34_ADDR 555 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_34_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_34_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_35_ADDR 556 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_35_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_35_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_36_ADDR 557 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_36_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_36_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_37_ADDR 558 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_37_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_37_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_38_ADDR 559 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_38_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_38_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_39_ADDR 560 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_39_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_39_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_40_ADDR 561 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_40_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_40_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_41_ADDR 562 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_41_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_41_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_42_ADDR 563 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_42_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_42_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_43_ADDR 564 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_43_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_43_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_44_ADDR 565 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_44_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_44_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_45_ADDR 566 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_45_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_45_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_46_ADDR 567 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_46_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_46_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_47_ADDR 568 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_47_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_47_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_48_ADDR 569 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_48_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_48_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_49_ADDR 570 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_49_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_49_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_50_ADDR 571 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_50_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_50_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_51_ADDR 572 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_51_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_51_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_52_ADDR 573 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_52_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_52_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_53_ADDR 574 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_53_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_53_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_54_ADDR 575 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_54_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_54_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_55_ADDR 576 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_55_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_55_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_56_ADDR 577 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_56_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_56_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_57_ADDR 578 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_57_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_57_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_58_ADDR 579 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_58_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_58_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_59_ADDR 580 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_59_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_59_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_60_ADDR 581 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_60_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_60_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_61_ADDR 582 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_61_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_61_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_62_ADDR 583 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_62_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_62_WIDTH 27                   // 
#define PI_INITIALIZATION_BT_SEQ_63_ADDR 584 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_BT_SEQ_63_OFFSET 0                    // 
#define PI_INITIALIZATION_BT_SEQ_63_WIDTH 27                   // 
#define PI_INITIALIZATION_SRX_SEQ_0_ADDR 605 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_SRX_SEQ_0_OFFSET 0                    // 
#define PI_INITIALIZATION_SRX_SEQ_0_WIDTH 27                   // 
#define PI_INITIALIZATION_SRX_SEQ_1_ADDR 606 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_SRX_SEQ_1_OFFSET 0                    // 
#define PI_INITIALIZATION_SRX_SEQ_1_WIDTH 27                   // 
#define PI_INITIALIZATION_SRX_SEQ_2_ADDR 607 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_SRX_SEQ_2_OFFSET 0                    // 
#define PI_INITIALIZATION_SRX_SEQ_2_WIDTH 27                   // 
#define PI_INITIALIZATION_SRX_SEQ_3_ADDR 608 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_SRX_SEQ_3_OFFSET 0                    // 
#define PI_INITIALIZATION_SRX_SEQ_3_WIDTH 27                   // 
#define PI_INITIALIZATION_SRX_SEQ_4_ADDR 609 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_SRX_SEQ_4_OFFSET 0                    // 
#define PI_INITIALIZATION_SRX_SEQ_4_WIDTH 27                   // 
#define PI_INITIALIZATION_SRX_SEQ_5_ADDR 610 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_SRX_SEQ_5_OFFSET 0                    // 
#define PI_INITIALIZATION_SRX_SEQ_5_WIDTH 27                   // 
#define PI_INITIALIZATION_SRX_SEQ_6_ADDR 611 + PI_BASE_ADDR  // 
#define PI_INITIALIZATION_SRX_SEQ_6_OFFSET 0                    // 
#define PI_INITIALIZATION_SRX_SEQ_6_WIDTH 27                   // 
#define PI_INT_ACK_ADDR                190 + PI_BASE_ADDR  // 
#define PI_INT_ACK_OFFSET              0                    // 
#define PI_INT_ACK_WIDTH               28                   // 
#define PI_INT_MASK_ADDR               191 + PI_BASE_ADDR  // 
#define PI_INT_MASK_OFFSET             0                    // 
#define PI_INT_MASK_WIDTH              29                   // 
#define PI_INT_STATUS_ADDR             189 + PI_BASE_ADDR  // 
#define PI_INT_STATUS_OFFSET           0                    // 
#define PI_INT_STATUS_WIDTH            29                   // 
#define PI_INVERT_PATT0_ADDR           96 + PI_BASE_ADDR   // 
#define PI_INVERT_PATT0_OFFSET         0                    // 
#define PI_INVERT_PATT0_WIDTH          18                   // 
#define PI_INVERT_PATT1_ADDR           97 + PI_BASE_ADDR   // 
#define PI_INVERT_PATT1_OFFSET         0                    // 
#define PI_INVERT_PATT1_WIDTH          18                   // 
#define PI_INVERT_PATT2_ADDR           98 + PI_BASE_ADDR   // 
#define PI_INVERT_PATT2_OFFSET         0                    // 
#define PI_INVERT_PATT2_WIDTH          18                   // 
#define PI_INVERT_PATT3_ADDR           99 + PI_BASE_ADDR   // 
#define PI_INVERT_PATT3_OFFSET         0                    // 
#define PI_INVERT_PATT3_WIDTH          18                   // 
#define PI_INVERT_PATT_WIDTH           18                   // 
#define PI_LONG_COUNT_MASK_ADDR        209 + PI_BASE_ADDR  // 
#define PI_LONG_COUNT_MASK_OFFSET      16                   // 
#define PI_LONG_COUNT_MASK_WIDTH       5                    // 
#define PI_LP4_CHNUM                   2                    // 
#define PI_LP_INST                     4                    // 
#define PI_LPC_SHUTDOWN_ABORT_ADDR     13 + PI_BASE_ADDR   // 
#define PI_LPC_SHUTDOWN_ABORT_OFFSET   16                   // 
#define PI_LPC_SHUTDOWN_ABORT_WIDTH    1                    // 
#define PI_LVL_DATA_VALID_WIDTH        4                    // 
#define PI_LVL_DATA_WIDTH              72                   // 
#define PI_LVL_DONE_BIT                12                   // PI_IRQBIT_12: The leveling operation has completed.
#define PI_LVL_MODE_WIDTH              16                   // 
#define PI_LVL_PATTERN_WIDTH           4                    // 
#define PI_LVL_REQ_WIDTH               5                    // 
#define PI_LVL_RESP_WIDTH              8                    // 
#define PI_LVL_SLICE_CALC_READY_WIDTH  4                    // 
#define PI_MASK_INIT_COMPLETE_ADDR     286 + PI_BASE_ADDR  // 
#define PI_MASK_INIT_COMPLETE_OFFSET   8                    // 
#define PI_MASK_INIT_COMPLETE_WIDTH    1                    // 
#define PI_MASTER_ACK_DURATION_MIN_ADDR 2 + PI_BASE_ADDR    // 
#define PI_MASTER_ACK_DURATION_MIN_OFFSET 16                   // 
#define PI_MASTER_ACK_DURATION_MIN_WIDTH 8                    // 
#define PI_MASTER_LONG_COUNTER_WIDTH   10                   // 
#define PI_MAX_BST_CYCLES              16                   // 
#define PI_MAX_BYTE_WORD               2                    // 
#define PI_MAX_COL                     10                   // 
#define PI_MAX_CS                      4                    // 
#define PI_MAX_CS_REG_WIDTH            3                    // 
#define PI_MAX_REG_ADDR_WIDTH          12                   // 
#define PI_MAX_USER_ADDR_WIDTH         33                   // 
#define PI_MBIST_ADDRCHECK_COL_STRIPE_ADDR 219 + PI_BASE_ADDR  // 
#define PI_MBIST_ADDRCHECK_COL_STRIPE_OFFSET 16                   // 
#define PI_MBIST_ADDRCHECK_COL_STRIPE_WIDTH 2                    // 
#define PI_MBIST_CLK_ON_ADDR           280 + PI_BASE_ADDR  // 
#define PI_MBIST_CLK_ON_OFFSET         8                    // 
#define PI_MBIST_CLK_ON_WIDTH          1                    // 
#define PI_MBIST_DATACHECK_COL_STRIPE_ADDR 219 + PI_BASE_ADDR  // 
#define PI_MBIST_DATACHECK_COL_STRIPE_OFFSET 24                   // 
#define PI_MBIST_DATACHECK_COL_STRIPE_WIDTH 2                    // 
#define PI_MBIST_ENTRY_SEQ_0_ADDR      908 + PI_BASE_ADDR  // 
#define PI_MBIST_ENTRY_SEQ_0_OFFSET    0                    // 
#define PI_MBIST_ENTRY_SEQ_0_WIDTH     28                   // 
#define PI_MBIST_ENTRY_SEQ_1_ADDR      909 + PI_BASE_ADDR  // 
#define PI_MBIST_ENTRY_SEQ_1_OFFSET    0                    // 
#define PI_MBIST_ENTRY_SEQ_1_WIDTH     28                   // 
#define PI_MBIST_ENTRY_SEQ_2_ADDR      910 + PI_BASE_ADDR  // 
#define PI_MBIST_ENTRY_SEQ_2_OFFSET    0                    // 
#define PI_MBIST_ENTRY_SEQ_2_WIDTH     28                   // 
#define PI_MBIST_ENTRY_SEQ_3_ADDR      911 + PI_BASE_ADDR  // 
#define PI_MBIST_ENTRY_SEQ_3_OFFSET    0                    // 
#define PI_MBIST_ENTRY_SEQ_3_WIDTH     28                   // 
#define PI_MBIST_ENTRY_SEQ_4_ADDR      912 + PI_BASE_ADDR  // 
#define PI_MBIST_ENTRY_SEQ_4_OFFSET    0                    // 
#define PI_MBIST_ENTRY_SEQ_4_WIDTH     28                   // 
#define PI_MBIST_ENTRY_SEQ_5_ADDR      913 + PI_BASE_ADDR  // 
#define PI_MBIST_ENTRY_SEQ_5_OFFSET    0                    // 
#define PI_MBIST_ENTRY_SEQ_5_WIDTH     28                   // 
#define PI_MBIST_ENTRY_SEQ_6_ADDR      914 + PI_BASE_ADDR  // 
#define PI_MBIST_ENTRY_SEQ_6_OFFSET    0                    // 
#define PI_MBIST_ENTRY_SEQ_6_WIDTH     28                   // 
#define PI_MBIST_ENTRY_SEQ_7_ADDR      915 + PI_BASE_ADDR  // 
#define PI_MBIST_ENTRY_SEQ_7_OFFSET    0                    // 
#define PI_MBIST_ENTRY_SEQ_7_WIDTH     28                   // 
#define PI_MBIST_ENTRY_SEQ_8_ADDR      916 + PI_BASE_ADDR  // 
#define PI_MBIST_ENTRY_SEQ_8_OFFSET    0                    // 
#define PI_MBIST_ENTRY_SEQ_8_WIDTH     28                   // 
#define PI_MBIST_EXIT_SEQ_0_ADDR       917 + PI_BASE_ADDR  // 
#define PI_MBIST_EXIT_SEQ_0_OFFSET     0                    // 
#define PI_MBIST_EXIT_SEQ_0_WIDTH      28                   // 
#define PI_MBIST_EXIT_SEQ_1_ADDR       918 + PI_BASE_ADDR  // 
#define PI_MBIST_EXIT_SEQ_1_OFFSET     0                    // 
#define PI_MBIST_EXIT_SEQ_1_WIDTH      28                   // 
#define PI_MBIST_EXIT_SEQ_2_ADDR       919 + PI_BASE_ADDR  // 
#define PI_MBIST_EXIT_SEQ_2_OFFSET     0                    // 
#define PI_MBIST_EXIT_SEQ_2_WIDTH      28                   // 
#define PI_MBIST_EXIT_SEQ_3_ADDR       920 + PI_BASE_ADDR  // 
#define PI_MBIST_EXIT_SEQ_3_OFFSET     0                    // 
#define PI_MBIST_EXIT_SEQ_3_WIDTH      28                   // 
#define PI_MBIST_EXIT_SEQ_4_ADDR       921 + PI_BASE_ADDR  // 
#define PI_MBIST_EXIT_SEQ_4_OFFSET     0                    // 
#define PI_MBIST_EXIT_SEQ_4_WIDTH      28                   // 
#define PI_MBIST_EXIT_SEQ_5_ADDR       922 + PI_BASE_ADDR  // 
#define PI_MBIST_EXIT_SEQ_5_OFFSET     0                    // 
#define PI_MBIST_EXIT_SEQ_5_WIDTH      28                   // 
#define PI_MBIST_INIT_PATTERN_ADDR     218 + PI_BASE_ADDR  // 
#define PI_MBIST_INIT_PATTERN_OFFSET   8                    // 
#define PI_MBIST_INIT_PATTERN_WIDTH    8                    // 
#define PI_MBIST_R2R_SCALE_ADDR        218 + PI_BASE_ADDR  // 
#define PI_MBIST_R2R_SCALE_OFFSET      24                   // 
#define PI_MBIST_R2R_SCALE_WIDTH       3                    // 
#define PI_MBIST_R2W_SCALE_ADDR        218 + PI_BASE_ADDR  // 
#define PI_MBIST_R2W_SCALE_OFFSET      16                   // 
#define PI_MBIST_R2W_SCALE_WIDTH       3                    // 
#define PI_MBIST_W2R_SCALE_ADDR        219 + PI_BASE_ADDR  // 
#define PI_MBIST_W2R_SCALE_OFFSET      8                    // 
#define PI_MBIST_W2R_SCALE_WIDTH       3                    // 
#define PI_MBIST_W2W_SCALE_ADDR        219 + PI_BASE_ADDR  // 
#define PI_MBIST_W2W_SCALE_OFFSET      0                    // 
#define PI_MBIST_W2W_SCALE_WIDTH       3                    // 
#define PI_MC_CMD_FREQ_RATIO_ADDR      287 + PI_BASE_ADDR  // 
#define PI_MC_CMD_FREQ_RATIO_OFFSET    8                    // 
#define PI_MC_CMD_FREQ_RATIO_WIDTH     2                    // 
#define PI_MC_CS_MAP_ADDR              14 + PI_BASE_ADDR   // 
#define PI_MC_CS_MAP_OFFSET            0                    // 
#define PI_MC_CS_MAP_WIDTH             4                    // 
#define PI_MC_DATA_FREQ_RATIO_F0_ADDR  406 + PI_BASE_ADDR  // 
#define PI_MC_DATA_FREQ_RATIO_F0_OFFSET 16                   // 
#define PI_MC_DATA_FREQ_RATIO_F0_WIDTH 2                    // 
#define PI_MC_DATA_FREQ_RATIO_F1_ADDR  406 + PI_BASE_ADDR  // 
#define PI_MC_DATA_FREQ_RATIO_F1_OFFSET 24                   // 
#define PI_MC_DATA_FREQ_RATIO_F1_WIDTH 2                    // 
#define PI_MC_DATA_FREQ_RATIO_F2_ADDR  407 + PI_BASE_ADDR  // 
#define PI_MC_DATA_FREQ_RATIO_F2_OFFSET 0                    // 
#define PI_MC_DATA_FREQ_RATIO_F2_WIDTH 2                    // 
#define PI_MC_DATA_FREQ_RATIO_WIDTH    2                    // 
#define PI_MC_DFS_PI_SET_VREF_ENABLE_ADDR 65 + PI_BASE_ADDR   // 
#define PI_MC_DFS_PI_SET_VREF_ENABLE_OFFSET 0                    // 
#define PI_MC_DFS_PI_SET_VREF_ENABLE_WIDTH 1                    // 
#define PI_MC_TRFC_F0_ADDR             403 + PI_BASE_ADDR  // 
#define PI_MC_TRFC_F0_OFFSET           8                    // 
#define PI_MC_TRFC_F0_WIDTH            10                   // 
#define PI_MC_TRFC_F1_ADDR             404 + PI_BASE_ADDR  // 
#define PI_MC_TRFC_F1_OFFSET           0                    // 
#define PI_MC_TRFC_F1_WIDTH            10                   // 
#define PI_MC_TRFC_F2_ADDR             404 + PI_BASE_ADDR  // 
#define PI_MC_TRFC_F2_OFFSET           16                   // 
#define PI_MC_TRFC_F2_WIDTH            10                   // 
#define PI_MC_TRFC_WIDTH               10                   // 
#define PI_MCAREF_FORWARD_ONLY_ADDR    15 + PI_BASE_ADDR   // 
#define PI_MCAREF_FORWARD_ONLY_OFFSET  16                   // 
#define PI_MCAREF_FORWARD_ONLY_WIDTH   1                    // 
#define PI_MEM_BANK_WIDTH              3                    // 
#define PI_MEM_DATA_WIDTH              32                   // 
#define PI_MEM_RST_VALID_BIT           17                   // PI_IRQBIT_17: The memory reset is valid on the DFI bus.
#define PI_MONITOR_0_ADDR              270 + PI_BASE_ADDR  // 
#define PI_MONITOR_0_OFFSET            16                   // 
#define PI_MONITOR_0_WIDTH             8                    // 
#define PI_MONITOR_1_ADDR              271 + PI_BASE_ADDR  // 
#define PI_MONITOR_1_OFFSET            8                    // 
#define PI_MONITOR_1_WIDTH             8                    // 
#define PI_MONITOR_2_ADDR              272 + PI_BASE_ADDR  // 
#define PI_MONITOR_2_OFFSET            0                    // 
#define PI_MONITOR_2_WIDTH             8                    // 
#define PI_MONITOR_3_ADDR              272 + PI_BASE_ADDR  // 
#define PI_MONITOR_3_OFFSET            24                   // 
#define PI_MONITOR_3_WIDTH             8                    // 
#define PI_MONITOR_4_ADDR              273 + PI_BASE_ADDR  // 
#define PI_MONITOR_4_OFFSET            16                   // 
#define PI_MONITOR_4_WIDTH             8                    // 
#define PI_MONITOR_5_ADDR              274 + PI_BASE_ADDR  // 
#define PI_MONITOR_5_OFFSET            8                    // 
#define PI_MONITOR_5_WIDTH             8                    // 
#define PI_MONITOR_6_ADDR              275 + PI_BASE_ADDR  // 
#define PI_MONITOR_6_OFFSET            0                    // 
#define PI_MONITOR_6_WIDTH             8                    // 
#define PI_MONITOR_7_ADDR              275 + PI_BASE_ADDR  // 
#define PI_MONITOR_7_OFFSET            24                   // 
#define PI_MONITOR_7_WIDTH             8                    // 
#define PI_MONITOR_CAP_SEL_0_ADDR      270 + PI_BASE_ADDR  // 
#define PI_MONITOR_CAP_SEL_0_OFFSET    8                    // 
#define PI_MONITOR_CAP_SEL_0_WIDTH     1                    // 
#define PI_MONITOR_CAP_SEL_1_ADDR      271 + PI_BASE_ADDR  // 
#define PI_MONITOR_CAP_SEL_1_OFFSET    0                    // 
#define PI_MONITOR_CAP_SEL_1_WIDTH     1                    // 
#define PI_MONITOR_CAP_SEL_2_ADDR      271 + PI_BASE_ADDR  // 
#define PI_MONITOR_CAP_SEL_2_OFFSET    24                   // 
#define PI_MONITOR_CAP_SEL_2_WIDTH     1                    // 
#define PI_MONITOR_CAP_SEL_3_ADDR      272 + PI_BASE_ADDR  // 
#define PI_MONITOR_CAP_SEL_3_OFFSET    16                   // 
#define PI_MONITOR_CAP_SEL_3_WIDTH     1                    // 
#define PI_MONITOR_CAP_SEL_4_ADDR      273 + PI_BASE_ADDR  // 
#define PI_MONITOR_CAP_SEL_4_OFFSET    8                    // 
#define PI_MONITOR_CAP_SEL_4_WIDTH     1                    // 
#define PI_MONITOR_CAP_SEL_5_ADDR      274 + PI_BASE_ADDR  // 
#define PI_MONITOR_CAP_SEL_5_OFFSET    0                    // 
#define PI_MONITOR_CAP_SEL_5_WIDTH     1                    // 
#define PI_MONITOR_CAP_SEL_6_ADDR      274 + PI_BASE_ADDR  // 
#define PI_MONITOR_CAP_SEL_6_OFFSET    24                   // 
#define PI_MONITOR_CAP_SEL_6_WIDTH     1                    // 
#define PI_MONITOR_CAP_SEL_7_ADDR      275 + PI_BASE_ADDR  // 
#define PI_MONITOR_CAP_SEL_7_OFFSET    16                   // 
#define PI_MONITOR_CAP_SEL_7_WIDTH     1                    // 
#define PI_MONITOR_CAP_SEL_WIDTH       1                    // 
#define PI_MONITOR_SRC_SEL_0_ADDR      270 + PI_BASE_ADDR  // 
#define PI_MONITOR_SRC_SEL_0_OFFSET    0                    // 
#define PI_MONITOR_SRC_SEL_0_WIDTH     5                    // 
#define PI_MONITOR_SRC_SEL_1_ADDR      270 + PI_BASE_ADDR  // 
#define PI_MONITOR_SRC_SEL_1_OFFSET    24                   // 
#define PI_MONITOR_SRC_SEL_1_WIDTH     5                    // 
#define PI_MONITOR_SRC_SEL_2_ADDR      271 + PI_BASE_ADDR  // 
#define PI_MONITOR_SRC_SEL_2_OFFSET    16                   // 
#define PI_MONITOR_SRC_SEL_2_WIDTH     5                    // 
#define PI_MONITOR_SRC_SEL_3_ADDR      272 + PI_BASE_ADDR  // 
#define PI_MONITOR_SRC_SEL_3_OFFSET    8                    // 
#define PI_MONITOR_SRC_SEL_3_WIDTH     5                    // 
#define PI_MONITOR_SRC_SEL_4_ADDR      273 + PI_BASE_ADDR  // 
#define PI_MONITOR_SRC_SEL_4_OFFSET    0                    // 
#define PI_MONITOR_SRC_SEL_4_WIDTH     5                    // 
#define PI_MONITOR_SRC_SEL_5_ADDR      273 + PI_BASE_ADDR  // 
#define PI_MONITOR_SRC_SEL_5_OFFSET    24                   // 
#define PI_MONITOR_SRC_SEL_5_WIDTH     5                    // 
#define PI_MONITOR_SRC_SEL_6_ADDR      274 + PI_BASE_ADDR  // 
#define PI_MONITOR_SRC_SEL_6_OFFSET    16                   // 
#define PI_MONITOR_SRC_SEL_6_WIDTH     5                    // 
#define PI_MONITOR_SRC_SEL_7_ADDR      275 + PI_BASE_ADDR  // 
#define PI_MONITOR_SRC_SEL_7_OFFSET    8                    // 
#define PI_MONITOR_SRC_SEL_7_WIDTH     5                    // 
#define PI_MONITOR_SRC_SEL_WIDTH       5                    // 
#define PI_MONITOR_STROBE_ADDR         276 + PI_BASE_ADDR  // 
#define PI_MONITOR_STROBE_OFFSET       0                    // 
#define PI_MONITOR_STROBE_WIDTH        8                    // 
#define PI_MONITOR_WIDTH               8                    // 
#define PI_MPC_CLK_ON_ADDR             280 + PI_BASE_ADDR  // 
#define PI_MPC_CLK_ON_OFFSET           16                   // 
#define PI_MPC_CLK_ON_WIDTH            1                    // 
#define PI_MR1_DATA_WIDTH              8                    // 
#define PI_MR2_DATA_0_WIDTH            8                    // 
#define PI_MR2_DATA_WIDTH              8                    // 
#define PI_MR3_DATA_WIDTH              8                    // 
#define PI_MR11_DATA_WIDTH             8                    // 
#define PI_MR12_DATA_BEST_0_F0_ADDR    122 + PI_BASE_ADDR  // 
#define PI_MR12_DATA_BEST_0_F0_OFFSET  0                    // 
#define PI_MR12_DATA_BEST_0_F0_WIDTH   16                   // 
#define PI_MR12_DATA_BEST_0_F1_ADDR    122 + PI_BASE_ADDR  // 
#define PI_MR12_DATA_BEST_0_F1_OFFSET  16                   // 
#define PI_MR12_DATA_BEST_0_F1_WIDTH   16                   // 
#define PI_MR12_DATA_BEST_0_F2_ADDR    123 + PI_BASE_ADDR  // 
#define PI_MR12_DATA_BEST_0_F2_OFFSET  0                    // 
#define PI_MR12_DATA_BEST_0_F2_WIDTH   16                   // 
#define PI_MR12_DATA_BEST_1_F0_ADDR    123 + PI_BASE_ADDR  // 
#define PI_MR12_DATA_BEST_1_F0_OFFSET  16                   // 
#define PI_MR12_DATA_BEST_1_F0_WIDTH   16                   // 
#define PI_MR12_DATA_BEST_1_F1_ADDR    124 + PI_BASE_ADDR  // 
#define PI_MR12_DATA_BEST_1_F1_OFFSET  0                    // 
#define PI_MR12_DATA_BEST_1_F1_WIDTH   16                   // 
#define PI_MR12_DATA_BEST_1_F2_ADDR    124 + PI_BASE_ADDR  // 
#define PI_MR12_DATA_BEST_1_F2_OFFSET  16                   // 
#define PI_MR12_DATA_BEST_1_F2_WIDTH   16                   // 
#define PI_MR12_DATA_BEST_2_F0_ADDR    125 + PI_BASE_ADDR  // 
#define PI_MR12_DATA_BEST_2_F0_OFFSET  0                    // 
#define PI_MR12_DATA_BEST_2_F0_WIDTH   16                   // 
#define PI_MR12_DATA_BEST_2_F1_ADDR    125 + PI_BASE_ADDR  // 
#define PI_MR12_DATA_BEST_2_F1_OFFSET  16                   // 
#define PI_MR12_DATA_BEST_2_F1_WIDTH   16                   // 
#define PI_MR12_DATA_BEST_2_F2_ADDR    126 + PI_BASE_ADDR  // 
#define PI_MR12_DATA_BEST_2_F2_OFFSET  0                    // 
#define PI_MR12_DATA_BEST_2_F2_WIDTH   16                   // 
#define PI_MR12_DATA_BEST_3_F0_ADDR    126 + PI_BASE_ADDR  // 
#define PI_MR12_DATA_BEST_3_F0_OFFSET  16                   // 
#define PI_MR12_DATA_BEST_3_F0_WIDTH   16                   // 
#define PI_MR12_DATA_BEST_3_F1_ADDR    127 + PI_BASE_ADDR  // 
#define PI_MR12_DATA_BEST_3_F1_OFFSET  0                    // 
#define PI_MR12_DATA_BEST_3_F1_WIDTH   16                   // 
#define PI_MR12_DATA_BEST_3_F2_ADDR    127 + PI_BASE_ADDR  // 
#define PI_MR12_DATA_BEST_3_F2_OFFSET  16                   // 
#define PI_MR12_DATA_BEST_3_F2_WIDTH   16                   // 
#define PI_MR12_DATA_WIDTH             16                   // 
#define PI_MR13_DATA_WIDTH             8                    // 
#define PI_MR14_DATA_BEST_0_F0_ADDR    128 + PI_BASE_ADDR  // 
#define PI_MR14_DATA_BEST_0_F0_OFFSET  0                    // 
#define PI_MR14_DATA_BEST_0_F0_WIDTH   16                   // 
#define PI_MR14_DATA_BEST_0_F1_ADDR    128 + PI_BASE_ADDR  // 
#define PI_MR14_DATA_BEST_0_F1_OFFSET  16                   // 
#define PI_MR14_DATA_BEST_0_F1_WIDTH   16                   // 
#define PI_MR14_DATA_BEST_0_F2_ADDR    129 + PI_BASE_ADDR  // 
#define PI_MR14_DATA_BEST_0_F2_OFFSET  0                    // 
#define PI_MR14_DATA_BEST_0_F2_WIDTH   16                   // 
#define PI_MR14_DATA_BEST_1_F0_ADDR    129 + PI_BASE_ADDR  // 
#define PI_MR14_DATA_BEST_1_F0_OFFSET  16                   // 
#define PI_MR14_DATA_BEST_1_F0_WIDTH   16                   // 
#define PI_MR14_DATA_BEST_1_F1_ADDR    130 + PI_BASE_ADDR  // 
#define PI_MR14_DATA_BEST_1_F1_OFFSET  0                    // 
#define PI_MR14_DATA_BEST_1_F1_WIDTH   16                   // 
#define PI_MR14_DATA_BEST_1_F2_ADDR    130 + PI_BASE_ADDR  // 
#define PI_MR14_DATA_BEST_1_F2_OFFSET  16                   // 
#define PI_MR14_DATA_BEST_1_F2_WIDTH   16                   // 
#define PI_MR14_DATA_BEST_2_F0_ADDR    131 + PI_BASE_ADDR  // 
#define PI_MR14_DATA_BEST_2_F0_OFFSET  0                    // 
#define PI_MR14_DATA_BEST_2_F0_WIDTH   16                   // 
#define PI_MR14_DATA_BEST_2_F1_ADDR    131 + PI_BASE_ADDR  // 
#define PI_MR14_DATA_BEST_2_F1_OFFSET  16                   // 
#define PI_MR14_DATA_BEST_2_F1_WIDTH   16                   // 
#define PI_MR14_DATA_BEST_2_F2_ADDR    132 + PI_BASE_ADDR  // 
#define PI_MR14_DATA_BEST_2_F2_OFFSET  0                    // 
#define PI_MR14_DATA_BEST_2_F2_WIDTH   16                   // 
#define PI_MR14_DATA_BEST_3_F0_ADDR    132 + PI_BASE_ADDR  // 
#define PI_MR14_DATA_BEST_3_F0_OFFSET  16                   // 
#define PI_MR14_DATA_BEST_3_F0_WIDTH   16                   // 
#define PI_MR14_DATA_BEST_3_F1_ADDR    133 + PI_BASE_ADDR  // 
#define PI_MR14_DATA_BEST_3_F1_OFFSET  0                    // 
#define PI_MR14_DATA_BEST_3_F1_WIDTH   16                   // 
#define PI_MR14_DATA_BEST_3_F2_ADDR    133 + PI_BASE_ADDR  // 
#define PI_MR14_DATA_BEST_3_F2_OFFSET  16                   // 
#define PI_MR14_DATA_BEST_3_F2_WIDTH   16                   // 
#define PI_MR14_DATA_WIDTH             16                   // 
#define PI_MR15_DATA_WIDTH             8                    // 
#define PI_MR16_DATA_WIDTH             8                    // 
#define PI_MR17_DATA_WIDTH             8                    // 
#define PI_MR20_DATA_WIDTH             8                    // 
#define PI_MR22_DATA_WIDTH             8                    // 
#define PI_MR23_DATA_WIDTH             8                    // 
#define PI_MR30_DATA_WIDTH             8                    // 
#define PI_MR31_DATA_WIDTH             8                    // 
#define PI_MR32_DATA_WIDTH             8                    // 
#define PI_MR40_DATA_WIDTH             8                    // 
#define PI_MR_DATA_WIDTH               8                    // 
#define PI_MRR_CLK_ON_ADDR             280 + PI_BASE_ADDR  // 
#define PI_MRR_CLK_ON_OFFSET           24                   // 
#define PI_MRR_CLK_ON_WIDTH            1                    // 
#define PI_MRR_CMD_SOURCE_WIDTH        3                    // 
#define PI_MRR_DATA_WIDTH              16                   // 
#define PI_MRR_NUM_CMD_SOURCES         5                    // 
#define PI_MRS_WIDTH                   8                    // 
#define PI_MRSINGLE_DATA_0_ADDR        411 + PI_BASE_ADDR  // 
#define PI_MRSINGLE_DATA_0_OFFSET      24                   // 
#define PI_MRSINGLE_DATA_0_WIDTH       8                    // 
#define PI_MRSINGLE_DATA_1_ADDR        412 + PI_BASE_ADDR  // 
#define PI_MRSINGLE_DATA_1_OFFSET      0                    // 
#define PI_MRSINGLE_DATA_1_WIDTH       8                    // 
#define PI_MRSINGLE_DATA_2_ADDR        412 + PI_BASE_ADDR  // 
#define PI_MRSINGLE_DATA_2_OFFSET      8                    // 
#define PI_MRSINGLE_DATA_2_WIDTH       8                    // 
#define PI_MRSINGLE_DATA_3_ADDR        412 + PI_BASE_ADDR  // 
#define PI_MRSINGLE_DATA_3_OFFSET      16                   // 
#define PI_MRSINGLE_DATA_3_WIDTH       8                    // 
#define PI_MRSINGLE_DATA_WIDTH         8                    // 
#define PI_MRW_ARB_CALVL               8                    // index pointer to the one hot arbitration for an MRW initiated for CA training
#define PI_MRW_ARB_DFS_VREF            7                    // index pointer to the one hot arbitration for an MRW initiated for VREF set
#define PI_MRW_ARB_FREQ_CHANGE         3                    // index pointer to the one hot arbitration for an MRW initiated during a frequency change
#define PI_MRW_ARB_LPDDR4_INIT         11                   // index pointer to the one hot arbitration for an MRW initiated by LPDDR4 Initiaization sequence
#define PI_MRW_ARB_MBIST               12                   // index pointer to the one hot arbitration for an MRW initiated by LPDDR4 Initiaization sequence
#define PI_MRW_ARB_NUM_REQ             26                   // The number of requestest in the MRW's  one hot arbitration
#define PI_MRW_ARB_PWR_ON_DLLRST       2                    // index pointer to the one hot arbitration for an MRW initiated at power on for the DLL reset
#define PI_MRW_ARB_PWR_ON_SM           1                    // index pointer to the one hot arbitration for an MRW initiated by at power on
#define PI_MRW_ARB_RDLVL               6                    // index pointer to the one hot arbitration for an MRW initiated for a read leveling
#define PI_MRW_ARB_SOFTWARE            0                    // index pointer to the one hot arbitration for an MRW initiated by software
#define PI_MRW_ARB_VRCG                13                   // index pointer to the one hot arbitration for MR13.OP3 VRCG clear after frequence change completed
#define PI_MRW_ARB_VREF_CALVL          10                   // index pointer to the one hot arbitration for an MRW initiated by LPDDR4 CA training module
#define PI_MRW_ARB_WDQLVL              9                    // index pointer to the one hot arbitration for an MRW initiated by Write DQ Training
#define PI_MRW_ARB_WRLVL               5                    // index pointer to the one hot arbitration for an MRW initiated for a write leveling
#define PI_MRW_ARB_ZQ                  4                    // index pointer to the one hot arbitration for an MRW initiated for zq calibration
#define PI_MRW_CS_WIDTH                8                    // 
#define PI_MRW_CSNUM_END               8                    // 
#define PI_MRW_CSNUM_START             15                   // 
#define PI_MRW_MODEBIT_ALL             16                   // 
#define PI_MRW_MODEBIT_BASE            17                   // 
#define PI_MRW_MODEBIT_PASR            18                   // 
#define PI_MRW_MODEBIT_SINGLE          23                   // 
#define PI_MRW_MODEBIT_START           25                   // 
#define PI_MRW_MODEBIT_UPDATEALL       24                   // 
#define PI_MRW_REGNUM_END              0                    // 
#define PI_MRW_REGNUM_START            7                    // 
#define PI_MRW_REGNUM_WIDTH            8                    // 
#define PI_MRW_STATUS_ADDR             267 + PI_BASE_ADDR  // 
#define PI_MRW_STATUS_OFFSET           0                    // 
#define PI_MRW_STATUS_WIDTH            8                    // 
#define PI_NO_AUTO_MRR_INIT_ADDR       261 + PI_BASE_ADDR  // 
#define PI_NO_AUTO_MRR_INIT_OFFSET     24                   // 
#define PI_NO_AUTO_MRR_INIT_WIDTH      1                    // 
#define PI_NO_CATR_READ_ADDR           286 + PI_BASE_ADDR  // 
#define PI_NO_CATR_READ_OFFSET         0                    // 
#define PI_NO_CATR_READ_WIDTH          1                    // 
#define PI_NO_PHY_IND_TRAIN_INIT_ADDR  261 + PI_BASE_ADDR  // 
#define PI_NO_PHY_IND_TRAIN_INIT_OFFSET 16                   // 
#define PI_NO_PHY_IND_TRAIN_INIT_WIDTH 1                    // 
#define PI_NO_ZQ_INIT_WIDTH            1                    // 
#define PI_NON_INHIBIT_CMD_WIDTH       5                    // 
#define PI_NORMAL_CALVL_MRW_RECOVERY_NUM_ADDR 285 + PI_BASE_ADDR  // 
#define PI_NORMAL_CALVL_MRW_RECOVERY_NUM_OFFSET 8                    // 
#define PI_NORMAL_CALVL_MRW_RECOVERY_NUM_WIDTH 5                    // 
#define PI_NORMAL_LVL_SEQ_ADDR         1 + PI_BASE_ADDR    // 
#define PI_NORMAL_LVL_SEQ_OFFSET       8                    // 
#define PI_NORMAL_LVL_SEQ_WIDTH        1                    // 
#define PI_NOTCARE_MC_INIT_START_ADDR  286 + PI_BASE_ADDR  // 
#define PI_NOTCARE_MC_INIT_START_OFFSET 24                   // 
#define PI_NOTCARE_MC_INIT_START_WIDTH 1                    // 
#define PI_NOTCARE_PHYUPD_ADDR         1 + PI_BASE_ADDR    // 
#define PI_NOTCARE_PHYUPD_OFFSET       24                   // 
#define PI_NOTCARE_PHYUPD_WIDTH        1                    // 
#define PI_NTP_MULT_TRAIN_ADDR         351 + PI_BASE_ADDR  // 
#define PI_NTP_MULT_TRAIN_OFFSET       8                    // 
#define PI_NTP_MULT_TRAIN_WIDTH        1                    // 
#define PI_NTP_TRAIN_EN_F0_ADDR        353 + PI_BASE_ADDR  // 
#define PI_NTP_TRAIN_EN_F0_OFFSET      16                   // 
#define PI_NTP_TRAIN_EN_F0_WIDTH       4                    // 
#define PI_NTP_TRAIN_EN_F1_ADDR        356 + PI_BASE_ADDR  // 
#define PI_NTP_TRAIN_EN_F1_OFFSET      0                    // 
#define PI_NTP_TRAIN_EN_F1_WIDTH       4                    // 
#define PI_NTP_TRAIN_EN_F2_ADDR        358 + PI_BASE_ADDR  // 
#define PI_NTP_TRAIN_EN_F2_OFFSET      16                   // 
#define PI_NTP_TRAIN_EN_F2_WIDTH       4                    // 
#define PI_NTP_TRAIN_EN_WIDTH          4                    // 
#define PI_NUM_BANK                    32                   // 
#define PI_NUM_INT_SOURCES             28                   // 
#define PI_NUM_PORTS                   4                    // 
#define PI_ODT_CA_TERMINATING_WIDTH    4                    // 
#define PI_ODT_EN_F0_ADDR              311 + PI_BASE_ADDR  // 
#define PI_ODT_EN_F0_OFFSET            24                   // 
#define PI_ODT_EN_F0_WIDTH             1                    // 
#define PI_ODT_EN_F1_ADDR              312 + PI_BASE_ADDR  // 
#define PI_ODT_EN_F1_OFFSET            8                    // 
#define PI_ODT_EN_F1_WIDTH             1                    // 
#define PI_ODT_EN_F2_ADDR              312 + PI_BASE_ADDR  // 
#define PI_ODT_EN_F2_OFFSET            24                   // 
#define PI_ODT_EN_F2_WIDTH             1                    // 
#define PI_ODT_EN_WIDTH                1                    // 
#define PI_ODT_VALUE_ADDR              34 + PI_BASE_ADDR   // 
#define PI_ODT_VALUE_OFFSET            0                    // 
#define PI_ODT_VALUE_WIDTH             4                    // 
#define PI_ODTLON_F0_ADDR              313 + PI_BASE_ADDR  // 
#define PI_ODTLON_F0_OFFSET            0                    // 
#define PI_ODTLON_F0_WIDTH             4                    // 
#define PI_ODTLON_F1_ADDR              313 + PI_BASE_ADDR  // 
#define PI_ODTLON_F1_OFFSET            16                   // 
#define PI_ODTLON_F1_WIDTH             4                    // 
#define PI_ODTLON_F2_ADDR              314 + PI_BASE_ADDR  // 
#define PI_ODTLON_F2_OFFSET            0                    // 
#define PI_ODTLON_F2_WIDTH             4                    // 
#define PI_ODTLON_WIDTH                4                    // 
#define PI_ON_DFIBUS_ADDR              16 + PI_BASE_ADDR   // 
#define PI_ON_DFIBUS_OFFSET            24                   // 
#define PI_ON_DFIBUS_WIDTH             1                    // 
#define PI_PAGE_WIDTH                  21                   // 
#define PI_PARALLEL_CALVL_EN_ADDR      285 + PI_BASE_ADDR  // 
#define PI_PARALLEL_CALVL_EN_OFFSET    16                   // 
#define PI_PARALLEL_CALVL_EN_WIDTH     1                    // 
#define PI_PARALLEL_WDQLVL_EN_ADDR     121 + PI_BASE_ADDR  // 
#define PI_PARALLEL_WDQLVL_EN_OFFSET   8                    // 
#define PI_PARALLEL_WDQLVL_EN_WIDTH    1                    // 
#define PI_PARAM_CLK_GATING_DISABLE_ADDR 278 + PI_BASE_ADDR  // 
#define PI_PARAM_CLK_GATING_DISABLE_OFFSET 8                    // 
#define PI_PARAM_CLK_GATING_DISABLE_WIDTH 1                    // 
#define PI_PATT_LEN                    16                   // 
#define PI_PERIPHERAL_MRR_DATA_0_ADDR  268 + PI_BASE_ADDR  // 
#define PI_PERIPHERAL_MRR_DATA_0_OFFSET 0                    // 
#define PI_PERIPHERAL_MRR_DATA_0_WIDTH 24                   // 
#define PI_PERIPHERAL_MRR_DONE_BIT     19                   // PI_IRQBIT_19: The requested mode register read has completed. The chip and data can be read in the PERIPHERAL_MRR_DATA parameter.
#define PI_PHASE1_FLAG_DISABLE_ADDR    287 + PI_BASE_ADDR  // 
#define PI_PHASE1_FLAG_DISABLE_OFFSET  24                   // 
#define PI_PHASE1_FLAG_DISABLE_WIDTH   1                    // 
#define PI_PHY_MAX_CS_PRE              2                    // 
#define PI_PHY_MAX_REG_ADDR_WIDTH      12                   // 
#define PI_PHYMSTR_REQ_EXTEND_NUM_F0_ADDR 405 + PI_BASE_ADDR  // 
#define PI_PHYMSTR_REQ_EXTEND_NUM_F0_OFFSET 0                    // 
#define PI_PHYMSTR_REQ_EXTEND_NUM_F0_WIDTH 4                    // 
#define PI_PHYMSTR_REQ_EXTEND_NUM_F1_ADDR 405 + PI_BASE_ADDR  // 
#define PI_PHYMSTR_REQ_EXTEND_NUM_F1_OFFSET 16                   // 
#define PI_PHYMSTR_REQ_EXTEND_NUM_F1_WIDTH 4                    // 
#define PI_PHYMSTR_REQ_EXTEND_NUM_F2_ADDR 406 + PI_BASE_ADDR  // 
#define PI_PHYMSTR_REQ_EXTEND_NUM_F2_OFFSET 0                    // 
#define PI_PHYMSTR_REQ_EXTEND_NUM_F2_WIDTH 4                    // 
#define PI_PHYMSTR_REQ_EXTEND_NUM_WIDTH 4                    // 
#define PI_PHYMSTR_TYPE_ADDR           278 + PI_BASE_ADDR  // 
#define PI_PHYMSTR_TYPE_OFFSET         0                    // 
#define PI_PHYMSTR_TYPE_WIDTH          2                    // 
#define PI_PORT_WIDTH                  2                    // 
#define PI_POWER_ON_SEQ_CLK_ON_ADDR    281 + PI_BASE_ADDR  // 
#define PI_POWER_ON_SEQ_CLK_ON_OFFSET  0                    // 
#define PI_POWER_ON_SEQ_CLK_ON_WIDTH   1                    // 
#define PI_POWER_ON_SEQ_DFS_SEQ_EN_ADDR 518 + PI_BASE_ADDR  // 
#define PI_POWER_ON_SEQ_DFS_SEQ_EN_OFFSET 8                    // 
#define PI_POWER_ON_SEQ_DFS_SEQ_EN_WIDTH 1                    // 
#define PI_POWER_ON_SEQ_MODE_ADDR      511 + PI_BASE_ADDR  // 
#define PI_POWER_ON_SEQ_MODE_OFFSET    8                    // 
#define PI_POWER_ON_SEQ_MODE_WIDTH     2                    // 
#define PI_POWER_REDUC_EN_ADDR         278 + PI_BASE_ADDR  // 
#define PI_POWER_REDUC_EN_OFFSET       16                   // 
#define PI_POWER_REDUC_EN_WIDTH        1                    // 
#define PI_PRBS7_0_SEED_ADDR           82 + PI_BASE_ADDR   // 
#define PI_PRBS7_0_SEED_OFFSET         16                   // 
#define PI_PRBS7_0_SEED_WIDTH          7                    // 
#define PI_PRBS7_1_SEED_ADDR           82 + PI_BASE_ADDR   // 
#define PI_PRBS7_1_SEED_OFFSET         24                   // 
#define PI_PRBS7_1_SEED_WIDTH          7                    // 
#define PI_PRBS7_SEED_WIDTH            7                    // 
#define PI_PRBS8_0_SEED_ADDR           82 + PI_BASE_ADDR   // 
#define PI_PRBS8_0_SEED_OFFSET         0                    // 
#define PI_PRBS8_0_SEED_WIDTH          8                    // 
#define PI_PRBS8_1_SEED_ADDR           82 + PI_BASE_ADDR   // 
#define PI_PRBS8_1_SEED_OFFSET         8                    // 
#define PI_PRBS8_1_SEED_WIDTH          8                    // 
#define PI_PRBS8_SEED_WIDTH            8                    // 
#define PI_PRBS11_0_SEED_ADDR          81 + PI_BASE_ADDR   // 
#define PI_PRBS11_0_SEED_OFFSET        0                    // 
#define PI_PRBS11_0_SEED_WIDTH         11                   // 
#define PI_PRBS11_1_SEED_ADDR          81 + PI_BASE_ADDR   // 
#define PI_PRBS11_1_SEED_OFFSET        16                   // 
#define PI_PRBS11_1_SEED_WIDTH         11                   // 
#define PI_PRBS11_SEED_WIDTH           11                   // 
#define PI_PRBS15_0_SEED_ADDR          80 + PI_BASE_ADDR   // 
#define PI_PRBS15_0_SEED_OFFSET        0                    // 
#define PI_PRBS15_0_SEED_WIDTH         15                   // 
#define PI_PRBS15_1_SEED_ADDR          80 + PI_BASE_ADDR   // 
#define PI_PRBS15_1_SEED_OFFSET        16                   // 
#define PI_PRBS15_1_SEED_WIDTH         15                   // 
#define PI_PRBS15_SEED_WIDTH           15                   // 
#define PI_PRBS23_0_SEED_ADDR          78 + PI_BASE_ADDR   // 
#define PI_PRBS23_0_SEED_OFFSET        0                    // 
#define PI_PRBS23_0_SEED_WIDTH         23                   // 
#define PI_PRBS23_1_SEED_ADDR          79 + PI_BASE_ADDR   // 
#define PI_PRBS23_1_SEED_OFFSET        0                    // 
#define PI_PRBS23_1_SEED_WIDTH         23                   // 
#define PI_PRBS23_SEED_WIDTH           23                   // 
#define PI_PRBS_BYTE_LANE_OFFSET_WIDTH 32                   // 
#define PI_PRBS_EVEN_BYTE_LANE_OFFSET_ADDR 90 + PI_BASE_ADDR   // 
#define PI_PRBS_EVEN_BYTE_LANE_OFFSET_ADV_ADDR 92 + PI_BASE_ADDR   // 
#define PI_PRBS_EVEN_BYTE_LANE_OFFSET_ADV_OFFSET 0                    // 
#define PI_PRBS_EVEN_BYTE_LANE_OFFSET_ADV_WIDTH 32                   // 
#define PI_PRBS_EVEN_BYTE_LANE_OFFSET_OFFSET 0                    // 
#define PI_PRBS_EVEN_BYTE_LANE_OFFSET_WIDTH 32                   // 
#define PI_PRBS_LENGTH_ADDR            83 + PI_BASE_ADDR   // 
#define PI_PRBS_LENGTH_DIV_ADV_F0_ADDR 84 + PI_BASE_ADDR   // 
#define PI_PRBS_LENGTH_DIV_ADV_F0_OFFSET 16                   // 
#define PI_PRBS_LENGTH_DIV_ADV_F0_WIDTH 5                    // 
#define PI_PRBS_LENGTH_DIV_ADV_F1_ADDR 84 + PI_BASE_ADDR   // 
#define PI_PRBS_LENGTH_DIV_ADV_F1_OFFSET 24                   // 
#define PI_PRBS_LENGTH_DIV_ADV_F1_WIDTH 5                    // 
#define PI_PRBS_LENGTH_DIV_ADV_F2_ADDR 85 + PI_BASE_ADDR   // 
#define PI_PRBS_LENGTH_DIV_ADV_F2_OFFSET 0                    // 
#define PI_PRBS_LENGTH_DIV_ADV_F2_WIDTH 5                    // 
#define PI_PRBS_LENGTH_DIV_ADV_WIDTH   5                    // 
#define PI_PRBS_LENGTH_DIV_F0_ADDR     83 + PI_BASE_ADDR   // 
#define PI_PRBS_LENGTH_DIV_F0_OFFSET   24                   // 
#define PI_PRBS_LENGTH_DIV_F0_WIDTH    5                    // 
#define PI_PRBS_LENGTH_DIV_F1_ADDR     84 + PI_BASE_ADDR   // 
#define PI_PRBS_LENGTH_DIV_F1_OFFSET   0                    // 
#define PI_PRBS_LENGTH_DIV_F1_WIDTH    5                    // 
#define PI_PRBS_LENGTH_DIV_F2_ADDR     84 + PI_BASE_ADDR   // 
#define PI_PRBS_LENGTH_DIV_F2_OFFSET   8                    // 
#define PI_PRBS_LENGTH_DIV_F2_WIDTH    5                    // 
#define PI_PRBS_LENGTH_DIV_WIDTH       5                    // 
#define PI_PRBS_LENGTH_OFFSET          0                    // 
#define PI_PRBS_LENGTH_WIDTH           24                   // 
#define PI_PRBS_MAX_LEN                32                   // 
#define PI_PRBS_ODD_BYTE_LANE_OFFSET_ADDR 91 + PI_BASE_ADDR   // 
#define PI_PRBS_ODD_BYTE_LANE_OFFSET_ADV_ADDR 93 + PI_BASE_ADDR   // 
#define PI_PRBS_ODD_BYTE_LANE_OFFSET_ADV_OFFSET 0                    // 
#define PI_PRBS_ODD_BYTE_LANE_OFFSET_ADV_WIDTH 32                   // 
#define PI_PRBS_ODD_BYTE_LANE_OFFSET_OFFSET 0                    // 
#define PI_PRBS_ODD_BYTE_LANE_OFFSET_WIDTH 32                   // 
#define PI_PRBS_PATT_LEN               16                   // 
#define PI_PREAMBLE_SUPPORT_F0_ADDR    407 + PI_BASE_ADDR  // 
#define PI_PREAMBLE_SUPPORT_F0_OFFSET  8                    // 
#define PI_PREAMBLE_SUPPORT_F0_WIDTH   2                    // 
#define PI_PREAMBLE_SUPPORT_F1_ADDR    407 + PI_BASE_ADDR  // 
#define PI_PREAMBLE_SUPPORT_F1_OFFSET  16                   // 
#define PI_PREAMBLE_SUPPORT_F1_WIDTH   2                    // 
#define PI_PREAMBLE_SUPPORT_F2_ADDR    407 + PI_BASE_ADDR  // 
#define PI_PREAMBLE_SUPPORT_F2_OFFSET  24                   // 
#define PI_PREAMBLE_SUPPORT_F2_WIDTH   2                    // 
#define PI_PREAMBLE_SUPPORT_WIDTH      2                    // 
#define PI_PRI_ARB_REQ_WIDTH           6                    // 
#define PI_PWRUP_SREFRESH_EXIT_ADDR    261 + PI_BASE_ADDR  // 
#define PI_PWRUP_SREFRESH_EXIT_OFFSET  0                    // 
#define PI_PWRUP_SREFRESH_EXIT_WIDTH   1                    // 
#define PI_RD_B2B_INTERVAL_F0_ADDR     85 + PI_BASE_ADDR   // 
#define PI_RD_B2B_INTERVAL_F0_OFFSET   8                    // 
#define PI_RD_B2B_INTERVAL_F0_WIDTH    24                   // 
#define PI_RD_B2B_INTERVAL_F1_ADDR     86 + PI_BASE_ADDR   // 
#define PI_RD_B2B_INTERVAL_F1_OFFSET   0                    // 
#define PI_RD_B2B_INTERVAL_F1_WIDTH    24                   // 
#define PI_RD_B2B_INTERVAL_F2_ADDR     87 + PI_BASE_ADDR   // 
#define PI_RD_B2B_INTERVAL_F2_OFFSET   0                    // 
#define PI_RD_B2B_INTERVAL_F2_WIDTH    24                   // 
#define PI_RD_B2B_INTERVAL_WIDTH       24                   // 
#define PI_RD_DBI_EN_ADDR              260 + PI_BASE_ADDR  // 
#define PI_RD_DBI_EN_OFFSET            8                    // 
#define PI_RD_DBI_EN_WIDTH             1                    // 
#define PI_RD_PATT_UI_IGNORE_F0_ADDR   120 + PI_BASE_ADDR  // 
#define PI_RD_PATT_UI_IGNORE_F0_OFFSET 0                    // 
#define PI_RD_PATT_UI_IGNORE_F0_WIDTH  8                    // 
#define PI_RD_PATT_UI_IGNORE_F1_ADDR   120 + PI_BASE_ADDR  // 
#define PI_RD_PATT_UI_IGNORE_F1_OFFSET 8                    // 
#define PI_RD_PATT_UI_IGNORE_F1_WIDTH  8                    // 
#define PI_RD_PATT_UI_IGNORE_F2_ADDR   120 + PI_BASE_ADDR  // 
#define PI_RD_PATT_UI_IGNORE_F2_OFFSET 16                   // 
#define PI_RD_PATT_UI_IGNORE_F2_WIDTH  8                    // 
#define PI_RD_PATT_UI_IGNORE_WIDTH     8                    // 
#define PI_RD_PREAMBLE_TRAINING_EN_ADDR 52 + PI_BASE_ADDR   // 
#define PI_RD_PREAMBLE_TRAINING_EN_OFFSET 16                   // 
#define PI_RD_PREAMBLE_TRAINING_EN_WIDTH 1                    // 
#define PI_RDDATA_EN_MAX               128                  // 
#define PI_RDDATA_EN_TUNE_MINUS_ADDR   289 + PI_BASE_ADDR  // 
#define PI_RDDATA_EN_TUNE_MINUS_OFFSET 8                    // 
#define PI_RDDATA_EN_TUNE_MINUS_WIDTH  4                    // 
#define PI_RDDATA_EN_TUNE_PLUS_ADDR    289 + PI_BASE_ADDR  // 
#define PI_RDDATA_EN_TUNE_PLUS_OFFSET  0                    // 
#define PI_RDDATA_EN_TUNE_PLUS_WIDTH   4                    // 
#define PI_RDDATA_GATHER_FIFO_PTR_WIDTH 4                    // 
#define PI_RDDATA_INFO_FIFO_PTR_WIDTH  6                    // 
#define PI_RDDATA_INFO_FIFO_WIDTH      7                    // 
#define PI_RDIMM_CW_VAL_WIDTH          8                    // 
#define PI_RDIMM_CW_WIDTH              8                    // 
#define PI_RDLAT_ADJ_F0_ADDR           320 + PI_BASE_ADDR  // 
#define PI_RDLAT_ADJ_F0_OFFSET         16                   // 
#define PI_RDLAT_ADJ_F0_WIDTH          7                    // 
#define PI_RDLAT_ADJ_F1_ADDR           320 + PI_BASE_ADDR  // 
#define PI_RDLAT_ADJ_F1_OFFSET         24                   // 
#define PI_RDLAT_ADJ_F1_WIDTH          7                    // 
#define PI_RDLAT_ADJ_F2_ADDR           321 + PI_BASE_ADDR  // 
#define PI_RDLAT_ADJ_F2_OFFSET         0                    // 
#define PI_RDLAT_ADJ_F2_WIDTH          7                    // 
#define PI_RDLAT_ADJ_WIDTH             7                    // 
#define PI_RDLVL_ADVANCED_EN_F0_ADDR   358 + PI_BASE_ADDR  // 
#define PI_RDLVL_ADVANCED_EN_F0_OFFSET 24                   // 
#define PI_RDLVL_ADVANCED_EN_F0_WIDTH  2                    // 
#define PI_RDLVL_ADVANCED_EN_F1_ADDR   359 + PI_BASE_ADDR  // 
#define PI_RDLVL_ADVANCED_EN_F1_OFFSET 0                    // 
#define PI_RDLVL_ADVANCED_EN_F1_WIDTH  2                    // 
#define PI_RDLVL_ADVANCED_EN_F2_ADDR   359 + PI_BASE_ADDR  // 
#define PI_RDLVL_ADVANCED_EN_F2_OFFSET 8                    // 
#define PI_RDLVL_ADVANCED_EN_F2_WIDTH  2                    // 
#define PI_RDLVL_ADVANCED_EN_WIDTH     2                    // 
#define PI_RDLVL_BURST_DATA1_0_ADDR    1025 + PI_BASE_ADDR // 
#define PI_RDLVL_BURST_DATA1_0_OFFSET  0                    // 
#define PI_RDLVL_BURST_DATA1_0_WIDTH   8                    // 
#define PI_RDLVL_BURST_DATA1_1_ADDR    1025 + PI_BASE_ADDR // 
#define PI_RDLVL_BURST_DATA1_1_OFFSET  8                    // 
#define PI_RDLVL_BURST_DATA1_1_WIDTH   8                    // 
#define PI_RDLVL_BURST_DATA1_2_ADDR    1025 + PI_BASE_ADDR // 
#define PI_RDLVL_BURST_DATA1_2_OFFSET  16                   // 
#define PI_RDLVL_BURST_DATA1_2_WIDTH   8                    // 
#define PI_RDLVL_BURST_DATA1_3_ADDR    1025 + PI_BASE_ADDR // 
#define PI_RDLVL_BURST_DATA1_3_OFFSET  24                   // 
#define PI_RDLVL_BURST_DATA1_3_WIDTH   8                    // 
#define PI_RDLVL_BURST_DATA1_4_ADDR    1026 + PI_BASE_ADDR // 
#define PI_RDLVL_BURST_DATA1_4_OFFSET  0                    // 
#define PI_RDLVL_BURST_DATA1_4_WIDTH   8                    // 
#define PI_RDLVL_BURST_DATA1_5_ADDR    1026 + PI_BASE_ADDR // 
#define PI_RDLVL_BURST_DATA1_5_OFFSET  8                    // 
#define PI_RDLVL_BURST_DATA1_5_WIDTH   8                    // 
#define PI_RDLVL_BURST_DATA1_6_ADDR    1026 + PI_BASE_ADDR // 
#define PI_RDLVL_BURST_DATA1_6_OFFSET  16                   // 
#define PI_RDLVL_BURST_DATA1_6_WIDTH   8                    // 
#define PI_RDLVL_BURST_DATA1_7_ADDR    1026 + PI_BASE_ADDR // 
#define PI_RDLVL_BURST_DATA1_7_OFFSET  24                   // 
#define PI_RDLVL_BURST_DATA1_7_WIDTH   8                    // 
#define PI_RDLVL_BURST_DATA1_8_ADDR    1027 + PI_BASE_ADDR // 
#define PI_RDLVL_BURST_DATA1_8_OFFSET  0                    // 
#define PI_RDLVL_BURST_DATA1_8_WIDTH   8                    // 
#define PI_RDLVL_BURST_DATA1_9_ADDR    1027 + PI_BASE_ADDR // 
#define PI_RDLVL_BURST_DATA1_9_OFFSET  8                    // 
#define PI_RDLVL_BURST_DATA1_9_WIDTH   8                    // 
#define PI_RDLVL_BURST_DATA1_10_ADDR   1027 + PI_BASE_ADDR // 
#define PI_RDLVL_BURST_DATA1_10_OFFSET 16                   // 
#define PI_RDLVL_BURST_DATA1_10_WIDTH  8                    // 
#define PI_RDLVL_BURST_DATA1_11_ADDR   1027 + PI_BASE_ADDR // 
#define PI_RDLVL_BURST_DATA1_11_OFFSET 24                   // 
#define PI_RDLVL_BURST_DATA1_11_WIDTH  8                    // 
#define PI_RDLVL_BURST_DATA1_12_ADDR   1028 + PI_BASE_ADDR // 
#define PI_RDLVL_BURST_DATA1_12_OFFSET 0                    // 
#define PI_RDLVL_BURST_DATA1_12_WIDTH  8                    // 
#define PI_RDLVL_BURST_DATA1_13_ADDR   1028 + PI_BASE_ADDR // 
#define PI_RDLVL_BURST_DATA1_13_OFFSET 8                    // 
#define PI_RDLVL_BURST_DATA1_13_WIDTH  8                    // 
#define PI_RDLVL_BURST_DATA1_14_ADDR   1028 + PI_BASE_ADDR // 
#define PI_RDLVL_BURST_DATA1_14_OFFSET 16                   // 
#define PI_RDLVL_BURST_DATA1_14_WIDTH  8                    // 
#define PI_RDLVL_BURST_DATA1_15_ADDR   1028 + PI_BASE_ADDR // 
#define PI_RDLVL_BURST_DATA1_15_OFFSET 24                   // 
#define PI_RDLVL_BURST_DATA1_15_WIDTH  8                    // 
#define PI_RDLVL_BURST_DATA2_0_ADDR    1029 + PI_BASE_ADDR // 
#define PI_RDLVL_BURST_DATA2_0_OFFSET  0                    // 
#define PI_RDLVL_BURST_DATA2_0_WIDTH   8                    // 
#define PI_RDLVL_BURST_DATA2_1_ADDR    1029 + PI_BASE_ADDR // 
#define PI_RDLVL_BURST_DATA2_1_OFFSET  8                    // 
#define PI_RDLVL_BURST_DATA2_1_WIDTH   8                    // 
#define PI_RDLVL_BURST_DATA2_2_ADDR    1029 + PI_BASE_ADDR // 
#define PI_RDLVL_BURST_DATA2_2_OFFSET  16                   // 
#define PI_RDLVL_BURST_DATA2_2_WIDTH   8                    // 
#define PI_RDLVL_BURST_DATA2_3_ADDR    1029 + PI_BASE_ADDR // 
#define PI_RDLVL_BURST_DATA2_3_OFFSET  24                   // 
#define PI_RDLVL_BURST_DATA2_3_WIDTH   8                    // 
#define PI_RDLVL_BURST_DATA2_4_ADDR    1030 + PI_BASE_ADDR // 
#define PI_RDLVL_BURST_DATA2_4_OFFSET  0                    // 
#define PI_RDLVL_BURST_DATA2_4_WIDTH   8                    // 
#define PI_RDLVL_BURST_DATA2_5_ADDR    1030 + PI_BASE_ADDR // 
#define PI_RDLVL_BURST_DATA2_5_OFFSET  8                    // 
#define PI_RDLVL_BURST_DATA2_5_WIDTH   8                    // 
#define PI_RDLVL_BURST_DATA2_6_ADDR    1030 + PI_BASE_ADDR // 
#define PI_RDLVL_BURST_DATA2_6_OFFSET  16                   // 
#define PI_RDLVL_BURST_DATA2_6_WIDTH   8                    // 
#define PI_RDLVL_BURST_DATA2_7_ADDR    1030 + PI_BASE_ADDR // 
#define PI_RDLVL_BURST_DATA2_7_OFFSET  24                   // 
#define PI_RDLVL_BURST_DATA2_7_WIDTH   8                    // 
#define PI_RDLVL_BURST_DATA2_8_ADDR    1031 + PI_BASE_ADDR // 
#define PI_RDLVL_BURST_DATA2_8_OFFSET  0                    // 
#define PI_RDLVL_BURST_DATA2_8_WIDTH   8                    // 
#define PI_RDLVL_BURST_DATA2_9_ADDR    1031 + PI_BASE_ADDR // 
#define PI_RDLVL_BURST_DATA2_9_OFFSET  8                    // 
#define PI_RDLVL_BURST_DATA2_9_WIDTH   8                    // 
#define PI_RDLVL_BURST_DATA2_10_ADDR   1031 + PI_BASE_ADDR // 
#define PI_RDLVL_BURST_DATA2_10_OFFSET 16                   // 
#define PI_RDLVL_BURST_DATA2_10_WIDTH  8                    // 
#define PI_RDLVL_BURST_DATA2_11_ADDR   1031 + PI_BASE_ADDR // 
#define PI_RDLVL_BURST_DATA2_11_OFFSET 24                   // 
#define PI_RDLVL_BURST_DATA2_11_WIDTH  8                    // 
#define PI_RDLVL_BURST_DATA2_12_ADDR   1032 + PI_BASE_ADDR // 
#define PI_RDLVL_BURST_DATA2_12_OFFSET 0                    // 
#define PI_RDLVL_BURST_DATA2_12_WIDTH  8                    // 
#define PI_RDLVL_BURST_DATA2_13_ADDR   1032 + PI_BASE_ADDR // 
#define PI_RDLVL_BURST_DATA2_13_OFFSET 8                    // 
#define PI_RDLVL_BURST_DATA2_13_WIDTH  8                    // 
#define PI_RDLVL_BURST_DATA2_14_ADDR   1032 + PI_BASE_ADDR // 
#define PI_RDLVL_BURST_DATA2_14_OFFSET 16                   // 
#define PI_RDLVL_BURST_DATA2_14_WIDTH  8                    // 
#define PI_RDLVL_BURST_DATA2_15_ADDR   1032 + PI_BASE_ADDR // 
#define PI_RDLVL_BURST_DATA2_15_OFFSET 24                   // 
#define PI_RDLVL_BURST_DATA2_15_WIDTH  8                    // 
#define PI_RDLVL_BURST_MASK1_0_ADDR    1035 + PI_BASE_ADDR // 
#define PI_RDLVL_BURST_MASK1_0_OFFSET  0                    // 
#define PI_RDLVL_BURST_MASK1_0_WIDTH   8                    // 
#define PI_RDLVL_BURST_MASK1_1_ADDR    1035 + PI_BASE_ADDR // 
#define PI_RDLVL_BURST_MASK1_1_OFFSET  8                    // 
#define PI_RDLVL_BURST_MASK1_1_WIDTH   8                    // 
#define PI_RDLVL_BURST_MASK1_2_ADDR    1035 + PI_BASE_ADDR // 
#define PI_RDLVL_BURST_MASK1_2_OFFSET  16                   // 
#define PI_RDLVL_BURST_MASK1_2_WIDTH   8                    // 
#define PI_RDLVL_BURST_MASK1_3_ADDR    1035 + PI_BASE_ADDR // 
#define PI_RDLVL_BURST_MASK1_3_OFFSET  24                   // 
#define PI_RDLVL_BURST_MASK1_3_WIDTH   8                    // 
#define PI_RDLVL_BURST_MASK1_4_ADDR    1036 + PI_BASE_ADDR // 
#define PI_RDLVL_BURST_MASK1_4_OFFSET  0                    // 
#define PI_RDLVL_BURST_MASK1_4_WIDTH   8                    // 
#define PI_RDLVL_BURST_MASK1_5_ADDR    1036 + PI_BASE_ADDR // 
#define PI_RDLVL_BURST_MASK1_5_OFFSET  8                    // 
#define PI_RDLVL_BURST_MASK1_5_WIDTH   8                    // 
#define PI_RDLVL_BURST_MASK1_6_ADDR    1036 + PI_BASE_ADDR // 
#define PI_RDLVL_BURST_MASK1_6_OFFSET  16                   // 
#define PI_RDLVL_BURST_MASK1_6_WIDTH   8                    // 
#define PI_RDLVL_BURST_MASK1_7_ADDR    1036 + PI_BASE_ADDR // 
#define PI_RDLVL_BURST_MASK1_7_OFFSET  24                   // 
#define PI_RDLVL_BURST_MASK1_7_WIDTH   8                    // 
#define PI_RDLVL_BURST_MASK2_0_ADDR    1037 + PI_BASE_ADDR // 
#define PI_RDLVL_BURST_MASK2_0_OFFSET  0                    // 
#define PI_RDLVL_BURST_MASK2_0_WIDTH   8                    // 
#define PI_RDLVL_BURST_MASK2_1_ADDR    1037 + PI_BASE_ADDR // 
#define PI_RDLVL_BURST_MASK2_1_OFFSET  8                    // 
#define PI_RDLVL_BURST_MASK2_1_WIDTH   8                    // 
#define PI_RDLVL_BURST_MASK2_2_ADDR    1037 + PI_BASE_ADDR // 
#define PI_RDLVL_BURST_MASK2_2_OFFSET  16                   // 
#define PI_RDLVL_BURST_MASK2_2_WIDTH   8                    // 
#define PI_RDLVL_BURST_MASK2_3_ADDR    1037 + PI_BASE_ADDR // 
#define PI_RDLVL_BURST_MASK2_3_OFFSET  24                   // 
#define PI_RDLVL_BURST_MASK2_3_WIDTH   8                    // 
#define PI_RDLVL_BURST_MASK2_4_ADDR    1038 + PI_BASE_ADDR // 
#define PI_RDLVL_BURST_MASK2_4_OFFSET  0                    // 
#define PI_RDLVL_BURST_MASK2_4_WIDTH   8                    // 
#define PI_RDLVL_BURST_MASK2_5_ADDR    1038 + PI_BASE_ADDR // 
#define PI_RDLVL_BURST_MASK2_5_OFFSET  8                    // 
#define PI_RDLVL_BURST_MASK2_5_WIDTH   8                    // 
#define PI_RDLVL_BURST_MASK2_6_ADDR    1038 + PI_BASE_ADDR // 
#define PI_RDLVL_BURST_MASK2_6_OFFSET  16                   // 
#define PI_RDLVL_BURST_MASK2_6_WIDTH   8                    // 
#define PI_RDLVL_BURST_MASK2_7_ADDR    1038 + PI_BASE_ADDR // 
#define PI_RDLVL_BURST_MASK2_7_OFFSET  24                   // 
#define PI_RDLVL_BURST_MASK2_7_WIDTH   8                    // 
#define PI_RDLVL_CS_MAP_ADDR           45 + PI_BASE_ADDR   // 
#define PI_RDLVL_CS_MAP_OFFSET         8                    // 
#define PI_RDLVL_CS_MAP_WIDTH          4                    // 
#define PI_RDLVL_CS_SW_ADDR            34 + PI_BASE_ADDR   // 
#define PI_RDLVL_CS_SW_OFFSET          24                   // 
#define PI_RDLVL_CS_SW_WIDTH           4                    // 
#define PI_RDLVL_DFE_EN_F0_ADDR        317 + PI_BASE_ADDR  // 
#define PI_RDLVL_DFE_EN_F0_OFFSET      0                    // 
#define PI_RDLVL_DFE_EN_F0_WIDTH       4                    // 
#define PI_RDLVL_DFE_EN_F1_ADDR        318 + PI_BASE_ADDR  // 
#define PI_RDLVL_DFE_EN_F1_OFFSET      16                   // 
#define PI_RDLVL_DFE_EN_F1_WIDTH       4                    // 
#define PI_RDLVL_DFE_EN_F2_ADDR        320 + PI_BASE_ADDR  // 
#define PI_RDLVL_DFE_EN_F2_OFFSET      0                    // 
#define PI_RDLVL_DFE_EN_F2_WIDTH       4                    // 
#define PI_RDLVL_DFE_EN_WIDTH          4                    // 
#define PI_RDLVL_DISABLE_DFS_ADDR      43 + PI_BASE_ADDR   // 
#define PI_RDLVL_DISABLE_DFS_OFFSET    24                   // 
#define PI_RDLVL_DISABLE_DFS_WIDTH     1                    // 
#define PI_RDLVL_DONE_BIT              22                   // PI_IRQBIT_22: A read leveling operation has been done.
#define PI_RDLVL_EN_F0_ADDR            314 + PI_BASE_ADDR  // 
#define PI_RDLVL_EN_F0_OFFSET          16                   // 
#define PI_RDLVL_EN_F0_WIDTH           2                    // 
#define PI_RDLVL_EN_F1_ADDR            315 + PI_BASE_ADDR  // 
#define PI_RDLVL_EN_F1_OFFSET          0                    // 
#define PI_RDLVL_EN_F1_WIDTH           2                    // 
#define PI_RDLVL_EN_F2_ADDR            315 + PI_BASE_ADDR  // 
#define PI_RDLVL_EN_F2_OFFSET          16                   // 
#define PI_RDLVL_EN_F2_WIDTH           2                    // 
#define PI_RDLVL_EN_WIDTH              2                    // 
#define PI_RDLVL_ENTRY_SEQ_0_ADDR      680 + PI_BASE_ADDR  // 
#define PI_RDLVL_ENTRY_SEQ_0_OFFSET    0                    // 
#define PI_RDLVL_ENTRY_SEQ_0_WIDTH     27                   // 
#define PI_RDLVL_ENTRY_SEQ_1_ADDR      681 + PI_BASE_ADDR  // 
#define PI_RDLVL_ENTRY_SEQ_1_OFFSET    0                    // 
#define PI_RDLVL_ENTRY_SEQ_1_WIDTH     27                   // 
#define PI_RDLVL_ENTRY_SEQ_2_ADDR      682 + PI_BASE_ADDR  // 
#define PI_RDLVL_ENTRY_SEQ_2_OFFSET    0                    // 
#define PI_RDLVL_ENTRY_SEQ_2_WIDTH     27                   // 
#define PI_RDLVL_ENTRY_SEQ_3_ADDR      683 + PI_BASE_ADDR  // 
#define PI_RDLVL_ENTRY_SEQ_3_OFFSET    0                    // 
#define PI_RDLVL_ENTRY_SEQ_3_WIDTH     27                   // 
#define PI_RDLVL_ENTRY_SEQ_4_ADDR      684 + PI_BASE_ADDR  // 
#define PI_RDLVL_ENTRY_SEQ_4_OFFSET    0                    // 
#define PI_RDLVL_ENTRY_SEQ_4_WIDTH     27                   // 
#define PI_RDLVL_ENTRY_SEQ_5_ADDR      685 + PI_BASE_ADDR  // 
#define PI_RDLVL_ENTRY_SEQ_5_OFFSET    0                    // 
#define PI_RDLVL_ENTRY_SEQ_5_WIDTH     27                   // 
#define PI_RDLVL_ENTRY_SEQ_6_ADDR      686 + PI_BASE_ADDR  // 
#define PI_RDLVL_ENTRY_SEQ_6_OFFSET    0                    // 
#define PI_RDLVL_ENTRY_SEQ_6_WIDTH     27                   // 
#define PI_RDLVL_ENTRY_SEQ_7_ADDR      687 + PI_BASE_ADDR  // 
#define PI_RDLVL_ENTRY_SEQ_7_OFFSET    0                    // 
#define PI_RDLVL_ENTRY_SEQ_7_WIDTH     27                   // 
#define PI_RDLVL_ENTRY_SEQ_8_ADDR      688 + PI_BASE_ADDR  // 
#define PI_RDLVL_ENTRY_SEQ_8_OFFSET    0                    // 
#define PI_RDLVL_ENTRY_SEQ_8_WIDTH     27                   // 
#define PI_RDLVL_ENTRY_SEQ_9_ADDR      689 + PI_BASE_ADDR  // 
#define PI_RDLVL_ENTRY_SEQ_9_OFFSET    0                    // 
#define PI_RDLVL_ENTRY_SEQ_9_WIDTH     27                   // 
#define PI_RDLVL_ENTRY_SEQ_10_ADDR     690 + PI_BASE_ADDR  // 
#define PI_RDLVL_ENTRY_SEQ_10_OFFSET   0                    // 
#define PI_RDLVL_ENTRY_SEQ_10_WIDTH    27                   // 
#define PI_RDLVL_ENTRY_SEQ_11_ADDR     691 + PI_BASE_ADDR  // 
#define PI_RDLVL_ENTRY_SEQ_11_OFFSET   0                    // 
#define PI_RDLVL_ENTRY_SEQ_11_WIDTH    27                   // 
#define PI_RDLVL_ENTRY_SEQ_12_ADDR     692 + PI_BASE_ADDR  // 
#define PI_RDLVL_ENTRY_SEQ_12_OFFSET   0                    // 
#define PI_RDLVL_ENTRY_SEQ_12_WIDTH    27                   // 
#define PI_RDLVL_ENTRY_SEQ_13_ADDR     693 + PI_BASE_ADDR  // 
#define PI_RDLVL_ENTRY_SEQ_13_OFFSET   0                    // 
#define PI_RDLVL_ENTRY_SEQ_13_WIDTH    27                   // 
#define PI_RDLVL_ENTRY_SEQ_14_ADDR     694 + PI_BASE_ADDR  // 
#define PI_RDLVL_ENTRY_SEQ_14_OFFSET   0                    // 
#define PI_RDLVL_ENTRY_SEQ_14_WIDTH    27                   // 
#define PI_RDLVL_ENTRY_SEQ_15_ADDR     695 + PI_BASE_ADDR  // 
#define PI_RDLVL_ENTRY_SEQ_15_OFFSET   0                    // 
#define PI_RDLVL_ENTRY_SEQ_15_WIDTH    27                   // 
#define PI_RDLVL_ERROR_BIT             1                    // PI_IRQBIT_1: A read leveling error has occurred. Error information can be found in the RDLVL_ERROR_STATUS parameter.
#define PI_RDLVL_ERROR_STATUS_ADDR     50 + PI_BASE_ADDR   // 
#define PI_RDLVL_ERROR_STATUS_OFFSET   0                    // 
#define PI_RDLVL_ERROR_STATUS_WIDTH    1                    // 
#define PI_RDLVL_EXIT_SEQ_0_ADDR       710 + PI_BASE_ADDR  // 
#define PI_RDLVL_EXIT_SEQ_0_OFFSET     0                    // 
#define PI_RDLVL_EXIT_SEQ_0_WIDTH      27                   // 
#define PI_RDLVL_EXIT_SEQ_1_ADDR       711 + PI_BASE_ADDR  // 
#define PI_RDLVL_EXIT_SEQ_1_OFFSET     0                    // 
#define PI_RDLVL_EXIT_SEQ_1_WIDTH      27                   // 
#define PI_RDLVL_EXIT_SEQ_2_ADDR       712 + PI_BASE_ADDR  // 
#define PI_RDLVL_EXIT_SEQ_2_OFFSET     0                    // 
#define PI_RDLVL_EXIT_SEQ_2_WIDTH      27                   // 
#define PI_RDLVL_EXIT_SEQ_3_ADDR       713 + PI_BASE_ADDR  // 
#define PI_RDLVL_EXIT_SEQ_3_OFFSET     0                    // 
#define PI_RDLVL_EXIT_SEQ_3_WIDTH      27                   // 
#define PI_RDLVL_EXIT_SEQ_4_ADDR       714 + PI_BASE_ADDR  // 
#define PI_RDLVL_EXIT_SEQ_4_OFFSET     0                    // 
#define PI_RDLVL_EXIT_SEQ_4_WIDTH      27                   // 
#define PI_RDLVL_EXIT_SEQ_5_ADDR       715 + PI_BASE_ADDR  // 
#define PI_RDLVL_EXIT_SEQ_5_OFFSET     0                    // 
#define PI_RDLVL_EXIT_SEQ_5_WIDTH      27                   // 
#define PI_RDLVL_EXIT_SEQ_6_ADDR       716 + PI_BASE_ADDR  // 
#define PI_RDLVL_EXIT_SEQ_6_OFFSET     0                    // 
#define PI_RDLVL_EXIT_SEQ_6_WIDTH      27                   // 
#define PI_RDLVL_EXIT_SEQ_7_ADDR       717 + PI_BASE_ADDR  // 
#define PI_RDLVL_EXIT_SEQ_7_OFFSET     0                    // 
#define PI_RDLVL_EXIT_SEQ_7_WIDTH      27                   // 
#define PI_RDLVL_EXIT_SEQ_8_ADDR       718 + PI_BASE_ADDR  // 
#define PI_RDLVL_EXIT_SEQ_8_OFFSET     0                    // 
#define PI_RDLVL_EXIT_SEQ_8_WIDTH      27                   // 
#define PI_RDLVL_EXIT_SEQ_9_ADDR       719 + PI_BASE_ADDR  // 
#define PI_RDLVL_EXIT_SEQ_9_OFFSET     0                    // 
#define PI_RDLVL_EXIT_SEQ_9_WIDTH      27                   // 
#define PI_RDLVL_FTRANS_SEQ_0_ADDR     860 + PI_BASE_ADDR  // 
#define PI_RDLVL_FTRANS_SEQ_0_OFFSET   0                    // 
#define PI_RDLVL_FTRANS_SEQ_0_WIDTH    29                   // 
#define PI_RDLVL_FTRANS_SEQ_1_ADDR     861 + PI_BASE_ADDR  // 
#define PI_RDLVL_FTRANS_SEQ_1_OFFSET   0                    // 
#define PI_RDLVL_FTRANS_SEQ_1_WIDTH    29                   // 
#define PI_RDLVL_FTRANS_SEQ_2_ADDR     862 + PI_BASE_ADDR  // 
#define PI_RDLVL_FTRANS_SEQ_2_OFFSET   0                    // 
#define PI_RDLVL_FTRANS_SEQ_2_WIDTH    29                   // 
#define PI_RDLVL_FTRANS_SEQ_3_ADDR     863 + PI_BASE_ADDR  // 
#define PI_RDLVL_FTRANS_SEQ_3_OFFSET   0                    // 
#define PI_RDLVL_FTRANS_SEQ_3_WIDTH    29                   // 
#define PI_RDLVL_FTRANS_SEQ_4_ADDR     864 + PI_BASE_ADDR  // 
#define PI_RDLVL_FTRANS_SEQ_4_OFFSET   0                    // 
#define PI_RDLVL_FTRANS_SEQ_4_WIDTH    29                   // 
#define PI_RDLVL_FTRANS_SEQ_5_ADDR     865 + PI_BASE_ADDR  // 
#define PI_RDLVL_FTRANS_SEQ_5_OFFSET   0                    // 
#define PI_RDLVL_FTRANS_SEQ_5_WIDTH    29                   // 
#define PI_RDLVL_GATE_CS_MAP_ADDR      45 + PI_BASE_ADDR   // 
#define PI_RDLVL_GATE_CS_MAP_OFFSET    16                   // 
#define PI_RDLVL_GATE_CS_MAP_WIDTH     4                    // 
#define PI_RDLVL_GATE_DISABLE_DFS_ADDR 44 + PI_BASE_ADDR   // 
#define PI_RDLVL_GATE_DISABLE_DFS_OFFSET 16                   // 
#define PI_RDLVL_GATE_DISABLE_DFS_WIDTH 1                    // 
#define PI_RDLVL_GATE_DONE_BIT         21                   // PI_IRQBIT_21: A read gate leveling operation has been done.
#define PI_RDLVL_GATE_EN_F0_ADDR       314 + PI_BASE_ADDR  // 
#define PI_RDLVL_GATE_EN_F0_OFFSET     24                   // 
#define PI_RDLVL_GATE_EN_F0_WIDTH      2                    // 
#define PI_RDLVL_GATE_EN_F1_ADDR       315 + PI_BASE_ADDR  // 
#define PI_RDLVL_GATE_EN_F1_OFFSET     8                    // 
#define PI_RDLVL_GATE_EN_F1_WIDTH      2                    // 
#define PI_RDLVL_GATE_EN_F2_ADDR       315 + PI_BASE_ADDR  // 
#define PI_RDLVL_GATE_EN_F2_OFFSET     24                   // 
#define PI_RDLVL_GATE_EN_F2_WIDTH      2                    // 
#define PI_RDLVL_GATE_EN_WIDTH         2                    // 
#define PI_RDLVL_GATE_ERROR_BIT        2                    // PI_IRQBIT_2: A read leveling gate training error has occurred. Error information can be found in the RDLVL_ERROR_STATUS parameter.
#define PI_RDLVL_GATE_INTERVAL_ADDR    51 + PI_BASE_ADDR   // 
#define PI_RDLVL_GATE_INTERVAL_OFFSET  0                    // 
#define PI_RDLVL_GATE_INTERVAL_WIDTH   16                   // 
#define PI_RDLVL_GATE_ON_SREF_EXIT_ADDR 44 + PI_BASE_ADDR   // 
#define PI_RDLVL_GATE_ON_SREF_EXIT_OFFSET 8                    // 
#define PI_RDLVL_GATE_ON_SREF_EXIT_WIDTH 1                    // 
#define PI_RDLVL_GATE_PERIODIC_ADDR    44 + PI_BASE_ADDR   // 
#define PI_RDLVL_GATE_PERIODIC_OFFSET  0                    // 
#define PI_RDLVL_GATE_PERIODIC_WIDTH   1                    // 
#define PI_RDLVL_GATE_REQ_ADDR         34 + PI_BASE_ADDR   // 
#define PI_RDLVL_GATE_REQ_BIT          8                    // PI_IRQBIT_8: A read leveling gate training operation has been requested.
#define PI_RDLVL_GATE_REQ_OFFSET       16                   // 
#define PI_RDLVL_GATE_REQ_WIDTH        1                    // 
#define PI_RDLVL_GATE_ROTATE_ADDR      45 + PI_BASE_ADDR   // 
#define PI_RDLVL_GATE_ROTATE_OFFSET    0                    // 
#define PI_RDLVL_GATE_ROTATE_WIDTH     1                    // 
#define PI_RDLVL_GATE_STROBE_NUM_ADDR  52 + PI_BASE_ADDR   // 
#define PI_RDLVL_GATE_STROBE_NUM_OFFSET 8                    // 
#define PI_RDLVL_GATE_STROBE_NUM_WIDTH 5                    // 
#define PI_RDLVL_INTER_SEQ_0_ADDR      696 + PI_BASE_ADDR  // 
#define PI_RDLVL_INTER_SEQ_0_OFFSET    0                    // 
#define PI_RDLVL_INTER_SEQ_0_WIDTH     27                   // 
#define PI_RDLVL_INTER_SEQ_1_ADDR      697 + PI_BASE_ADDR  // 
#define PI_RDLVL_INTER_SEQ_1_OFFSET    0                    // 
#define PI_RDLVL_INTER_SEQ_1_WIDTH     27                   // 
#define PI_RDLVL_INTER_SEQ_2_ADDR      698 + PI_BASE_ADDR  // 
#define PI_RDLVL_INTER_SEQ_2_OFFSET    0                    // 
#define PI_RDLVL_INTER_SEQ_2_WIDTH     27                   // 
#define PI_RDLVL_INTER_SEQ_3_ADDR      699 + PI_BASE_ADDR  // 
#define PI_RDLVL_INTER_SEQ_3_OFFSET    0                    // 
#define PI_RDLVL_INTER_SEQ_3_WIDTH     27                   // 
#define PI_RDLVL_INTER_SEQ_4_ADDR      700 + PI_BASE_ADDR  // 
#define PI_RDLVL_INTER_SEQ_4_OFFSET    0                    // 
#define PI_RDLVL_INTER_SEQ_4_WIDTH     27                   // 
#define PI_RDLVL_INTER_SEQ_5_ADDR      701 + PI_BASE_ADDR  // 
#define PI_RDLVL_INTER_SEQ_5_OFFSET    0                    // 
#define PI_RDLVL_INTER_SEQ_5_WIDTH     27                   // 
#define PI_RDLVL_INTER_SEQ_6_ADDR      702 + PI_BASE_ADDR  // 
#define PI_RDLVL_INTER_SEQ_6_OFFSET    0                    // 
#define PI_RDLVL_INTER_SEQ_6_WIDTH     27                   // 
#define PI_RDLVL_INTER_SEQ_7_ADDR      703 + PI_BASE_ADDR  // 
#define PI_RDLVL_INTER_SEQ_7_OFFSET    0                    // 
#define PI_RDLVL_INTER_SEQ_7_WIDTH     27                   // 
#define PI_RDLVL_INTER_SEQ_8_ADDR      704 + PI_BASE_ADDR  // 
#define PI_RDLVL_INTER_SEQ_8_OFFSET    0                    // 
#define PI_RDLVL_INTER_SEQ_8_WIDTH     27                   // 
#define PI_RDLVL_INTER_SEQ_9_ADDR      705 + PI_BASE_ADDR  // 
#define PI_RDLVL_INTER_SEQ_9_OFFSET    0                    // 
#define PI_RDLVL_INTER_SEQ_9_WIDTH     27                   // 
#define PI_RDLVL_INTERVAL_ADDR         50 + PI_BASE_ADDR   // 
#define PI_RDLVL_INTERVAL_OFFSET       8                    // 
#define PI_RDLVL_INTERVAL_WIDTH        16                   // 
#define PI_RDLVL_INV_DATA1_0_ADDR      1033 + PI_BASE_ADDR // 
#define PI_RDLVL_INV_DATA1_0_OFFSET    0                    // 
#define PI_RDLVL_INV_DATA1_0_WIDTH     8                    // 
#define PI_RDLVL_INV_DATA1_1_ADDR      1033 + PI_BASE_ADDR // 
#define PI_RDLVL_INV_DATA1_1_OFFSET    8                    // 
#define PI_RDLVL_INV_DATA1_1_WIDTH     8                    // 
#define PI_RDLVL_INV_DATA1_2_ADDR      1033 + PI_BASE_ADDR // 
#define PI_RDLVL_INV_DATA1_2_OFFSET    16                   // 
#define PI_RDLVL_INV_DATA1_2_WIDTH     8                    // 
#define PI_RDLVL_INV_DATA1_3_ADDR      1033 + PI_BASE_ADDR // 
#define PI_RDLVL_INV_DATA1_3_OFFSET    24                   // 
#define PI_RDLVL_INV_DATA1_3_WIDTH     8                    // 
#define PI_RDLVL_INV_DATA2_0_ADDR      1034 + PI_BASE_ADDR // 
#define PI_RDLVL_INV_DATA2_0_OFFSET    0                    // 
#define PI_RDLVL_INV_DATA2_0_WIDTH     8                    // 
#define PI_RDLVL_INV_DATA2_1_ADDR      1034 + PI_BASE_ADDR // 
#define PI_RDLVL_INV_DATA2_1_OFFSET    8                    // 
#define PI_RDLVL_INV_DATA2_1_WIDTH     8                    // 
#define PI_RDLVL_INV_DATA2_2_ADDR      1034 + PI_BASE_ADDR // 
#define PI_RDLVL_INV_DATA2_2_OFFSET    16                   // 
#define PI_RDLVL_INV_DATA2_2_WIDTH     8                    // 
#define PI_RDLVL_INV_DATA2_3_ADDR      1034 + PI_BASE_ADDR // 
#define PI_RDLVL_INV_DATA2_3_OFFSET    24                   // 
#define PI_RDLVL_INV_DATA2_3_WIDTH     8                    // 
#define PI_RDLVL_MODE_WIDTH            4                    // 
#define PI_RDLVL_MULTI_EN_F0_ADDR      317 + PI_BASE_ADDR  // 
#define PI_RDLVL_MULTI_EN_F0_OFFSET    8                    // 
#define PI_RDLVL_MULTI_EN_F0_WIDTH     4                    // 
#define PI_RDLVL_MULTI_EN_F1_ADDR      318 + PI_BASE_ADDR  // 
#define PI_RDLVL_MULTI_EN_F1_OFFSET    24                   // 
#define PI_RDLVL_MULTI_EN_F1_WIDTH     4                    // 
#define PI_RDLVL_MULTI_EN_F2_ADDR      320 + PI_BASE_ADDR  // 
#define PI_RDLVL_MULTI_EN_F2_OFFSET    8                    // 
#define PI_RDLVL_MULTI_EN_F2_WIDTH     4                    // 
#define PI_RDLVL_MULTI_EN_WIDTH        4                    // 
#define PI_RDLVL_ON_SREF_EXIT_ADDR     43 + PI_BASE_ADDR   // 
#define PI_RDLVL_ON_SREF_EXIT_OFFSET   16                   // 
#define PI_RDLVL_ON_SREF_EXIT_WIDTH    1                    // 
#define PI_RDLVL_PAT0_EN_F0_ADDR       316 + PI_BASE_ADDR  // 
#define PI_RDLVL_PAT0_EN_F0_OFFSET     16                   // 
#define PI_RDLVL_PAT0_EN_F0_WIDTH      2                    // 
#define PI_RDLVL_PAT0_EN_F1_ADDR       318 + PI_BASE_ADDR  // 
#define PI_RDLVL_PAT0_EN_F1_OFFSET     0                    // 
#define PI_RDLVL_PAT0_EN_F1_WIDTH      2                    // 
#define PI_RDLVL_PAT0_EN_F2_ADDR       319 + PI_BASE_ADDR  // 
#define PI_RDLVL_PAT0_EN_F2_OFFSET     16                   // 
#define PI_RDLVL_PAT0_EN_F2_WIDTH      2                    // 
#define PI_RDLVL_PAT0_EN_WIDTH         2                    // 
#define PI_RDLVL_PAT_0_ADDR            35 + PI_BASE_ADDR   // 
#define PI_RDLVL_PAT_0_OFFSET          0                    // 
#define PI_RDLVL_PAT_0_WIDTH           32                   // 
#define PI_RDLVL_PAT_1_ADDR            36 + PI_BASE_ADDR   // 
#define PI_RDLVL_PAT_1_OFFSET          0                    // 
#define PI_RDLVL_PAT_1_WIDTH           32                   // 
#define PI_RDLVL_PAT_2_ADDR            37 + PI_BASE_ADDR   // 
#define PI_RDLVL_PAT_2_OFFSET          0                    // 
#define PI_RDLVL_PAT_2_WIDTH           32                   // 
#define PI_RDLVL_PAT_3_ADDR            38 + PI_BASE_ADDR   // 
#define PI_RDLVL_PAT_3_OFFSET          0                    // 
#define PI_RDLVL_PAT_3_WIDTH           32                   // 
#define PI_RDLVL_PAT_4_ADDR            39 + PI_BASE_ADDR   // 
#define PI_RDLVL_PAT_4_OFFSET          0                    // 
#define PI_RDLVL_PAT_4_WIDTH           32                   // 
#define PI_RDLVL_PAT_5_ADDR            40 + PI_BASE_ADDR   // 
#define PI_RDLVL_PAT_5_OFFSET          0                    // 
#define PI_RDLVL_PAT_5_WIDTH           32                   // 
#define PI_RDLVL_PAT_6_ADDR            41 + PI_BASE_ADDR   // 
#define PI_RDLVL_PAT_6_OFFSET          0                    // 
#define PI_RDLVL_PAT_6_WIDTH           32                   // 
#define PI_RDLVL_PAT_7_ADDR            42 + PI_BASE_ADDR   // 
#define PI_RDLVL_PAT_7_OFFSET          0                    // 
#define PI_RDLVL_PAT_7_WIDTH           32                   // 
#define PI_RDLVL_PAT_WIDTH             32                   // 
#define PI_RDLVL_PATTERN_NUM_ADDR      51 + PI_BASE_ADDR   // 
#define PI_RDLVL_PATTERN_NUM_OFFSET    24                   // 
#define PI_RDLVL_PATTERN_NUM_WIDTH     4                    // 
#define PI_RDLVL_PATTERN_START_ADDR    51 + PI_BASE_ADDR   // 
#define PI_RDLVL_PATTERN_START_OFFSET  16                   // 
#define PI_RDLVL_PATTERN_START_WIDTH   4                    // 
#define PI_RDLVL_PERIODIC_ADDR         43 + PI_BASE_ADDR   // 
#define PI_RDLVL_PERIODIC_OFFSET       8                    // 
#define PI_RDLVL_PERIODIC_WIDTH        1                    // 
#define PI_RDLVL_RDDQ_EN_F0_ADDR       316 + PI_BASE_ADDR  // 
#define PI_RDLVL_RDDQ_EN_F0_OFFSET     0                    // 
#define PI_RDLVL_RDDQ_EN_F0_WIDTH      4                    // 
#define PI_RDLVL_RDDQ_EN_F1_ADDR       317 + PI_BASE_ADDR  // 
#define PI_RDLVL_RDDQ_EN_F1_OFFSET     16                   // 
#define PI_RDLVL_RDDQ_EN_F1_WIDTH      4                    // 
#define PI_RDLVL_RDDQ_EN_F2_ADDR       319 + PI_BASE_ADDR  // 
#define PI_RDLVL_RDDQ_EN_F2_OFFSET     0                    // 
#define PI_RDLVL_RDDQ_EN_F2_WIDTH      4                    // 
#define PI_RDLVL_RDDQ_EN_WIDTH         4                    // 
#define PI_RDLVL_REQ_ADDR              34 + PI_BASE_ADDR   // 
#define PI_RDLVL_REQ_BIT               7                    // PI_IRQBIT_7: A read leveling operation has been requested.
#define PI_RDLVL_REQ_OFFSET            8                    // 
#define PI_RDLVL_REQ_WIDTH             1                    // 
#define PI_RDLVL_RESP_MASK_ADDR        48 + PI_BASE_ADDR   // 
#define PI_RDLVL_RESP_MASK_OFFSET      0                    // 
#define PI_RDLVL_RESP_MASK_WIDTH       4                    // 
#define PI_RDLVL_ROTATE_ADDR           44 + PI_BASE_ADDR   // 
#define PI_RDLVL_ROTATE_OFFSET         24                   // 
#define PI_RDLVL_ROTATE_WIDTH          1                    // 
#define PI_RDLVL_RXCAL_EN_F0_ADDR      316 + PI_BASE_ADDR  // 
#define PI_RDLVL_RXCAL_EN_F0_OFFSET    24                   // 
#define PI_RDLVL_RXCAL_EN_F0_WIDTH     2                    // 
#define PI_RDLVL_RXCAL_EN_F1_ADDR      318 + PI_BASE_ADDR  // 
#define PI_RDLVL_RXCAL_EN_F1_OFFSET    8                    // 
#define PI_RDLVL_RXCAL_EN_F1_WIDTH     2                    // 
#define PI_RDLVL_RXCAL_EN_F2_ADDR      319 + PI_BASE_ADDR  // 
#define PI_RDLVL_RXCAL_EN_F2_OFFSET    24                   // 
#define PI_RDLVL_RXCAL_EN_F2_WIDTH     2                    // 
#define PI_RDLVL_RXCAL_EN_WIDTH        2                    // 
#define PI_RDLVL_SEQ_EN_ADDR           43 + PI_BASE_ADDR   // 
#define PI_RDLVL_SEQ_EN_OFFSET         0                    // 
#define PI_RDLVL_SEQ_EN_WIDTH          4                    // 
#define PI_RDLVL_SEQ_MODE_ADDR         512 + PI_BASE_ADDR  // 
#define PI_RDLVL_SEQ_MODE_OFFSET       8                    // 
#define PI_RDLVL_SEQ_MODE_WIDTH        2                    // 
#define PI_RDLVL_STROBE_NUM_ADDR       52 + PI_BASE_ADDR   // 
#define PI_RDLVL_STROBE_NUM_OFFSET     0                    // 
#define PI_RDLVL_STROBE_NUM_WIDTH      5                    // 
#define PI_RDLVL_STROBE_SEQ_0_ADDR     706 + PI_BASE_ADDR  // 
#define PI_RDLVL_STROBE_SEQ_0_OFFSET   0                    // 
#define PI_RDLVL_STROBE_SEQ_0_WIDTH    27                   // 
#define PI_RDLVL_STROBE_SEQ_1_ADDR     707 + PI_BASE_ADDR  // 
#define PI_RDLVL_STROBE_SEQ_1_OFFSET   0                    // 
#define PI_RDLVL_STROBE_SEQ_1_WIDTH    27                   // 
#define PI_RDLVL_STROBE_SEQ_2_ADDR     708 + PI_BASE_ADDR  // 
#define PI_RDLVL_STROBE_SEQ_2_OFFSET   0                    // 
#define PI_RDLVL_STROBE_SEQ_2_WIDTH    27                   // 
#define PI_RDLVL_STROBE_SEQ_3_ADDR     709 + PI_BASE_ADDR  // 
#define PI_RDLVL_STROBE_SEQ_3_OFFSET   0                    // 
#define PI_RDLVL_STROBE_SEQ_3_WIDTH    27                   // 
#define PI_RDLVL_TRAIN_SEQ_0_ADDR      1003 + PI_BASE_ADDR // 
#define PI_RDLVL_TRAIN_SEQ_0_OFFSET    0                    // 
#define PI_RDLVL_TRAIN_SEQ_0_WIDTH     27                   // 
#define PI_RDLVL_TRAIN_SEQ_1_ADDR      1004 + PI_BASE_ADDR // 
#define PI_RDLVL_TRAIN_SEQ_1_OFFSET    0                    // 
#define PI_RDLVL_TRAIN_SEQ_1_WIDTH     27                   // 
#define PI_RDLVL_TRAIN_SEQ_2_ADDR      1005 + PI_BASE_ADDR // 
#define PI_RDLVL_TRAIN_SEQ_2_OFFSET    0                    // 
#define PI_RDLVL_TRAIN_SEQ_2_WIDTH     27                   // 
#define PI_RDLVL_TRAIN_SEQ_3_ADDR      1006 + PI_BASE_ADDR // 
#define PI_RDLVL_TRAIN_SEQ_3_OFFSET    0                    // 
#define PI_RDLVL_TRAIN_SEQ_3_WIDTH     27                   // 
#define PI_RDLVL_TRAIN_SEQ_4_ADDR      1007 + PI_BASE_ADDR // 
#define PI_RDLVL_TRAIN_SEQ_4_OFFSET    0                    // 
#define PI_RDLVL_TRAIN_SEQ_4_WIDTH     27                   // 
#define PI_RDLVL_TRAIN_SEQ_5_ADDR      1008 + PI_BASE_ADDR // 
#define PI_RDLVL_TRAIN_SEQ_5_OFFSET    0                    // 
#define PI_RDLVL_TRAIN_SEQ_5_WIDTH     27                   // 
#define PI_RDLVL_TRAIN_SEQ_6_ADDR      1009 + PI_BASE_ADDR // 
#define PI_RDLVL_TRAIN_SEQ_6_OFFSET    0                    // 
#define PI_RDLVL_TRAIN_SEQ_6_WIDTH     27                   // 
#define PI_RDLVL_TRAIN_SEQ_7_ADDR      1010 + PI_BASE_ADDR // 
#define PI_RDLVL_TRAIN_SEQ_7_OFFSET    0                    // 
#define PI_RDLVL_TRAIN_SEQ_7_WIDTH     27                   // 
#define PI_RDLVL_TRAIN_SEQ_8_ADDR      1011 + PI_BASE_ADDR // 
#define PI_RDLVL_TRAIN_SEQ_8_OFFSET    0                    // 
#define PI_RDLVL_TRAIN_SEQ_8_WIDTH     27                   // 
#define PI_RDLVL_TRAIN_SEQ_9_ADDR      1012 + PI_BASE_ADDR // 
#define PI_RDLVL_TRAIN_SEQ_9_OFFSET    0                    // 
#define PI_RDLVL_TRAIN_SEQ_9_WIDTH     27                   // 
#define PI_RDLVL_TRAIN_SEQ_10_ADDR     1013 + PI_BASE_ADDR // 
#define PI_RDLVL_TRAIN_SEQ_10_OFFSET   0                    // 
#define PI_RDLVL_TRAIN_SEQ_10_WIDTH    27                   // 
#define PI_RDLVL_TRAIN_SEQ_11_ADDR     1014 + PI_BASE_ADDR // 
#define PI_RDLVL_TRAIN_SEQ_11_OFFSET   0                    // 
#define PI_RDLVL_TRAIN_SEQ_11_WIDTH    27                   // 
#define PI_RDLVL_TRAIN_SEQ_12_ADDR     1015 + PI_BASE_ADDR // 
#define PI_RDLVL_TRAIN_SEQ_12_OFFSET   0                    // 
#define PI_RDLVL_TRAIN_SEQ_12_WIDTH    27                   // 
#define PI_RDLVL_TRAIN_SEQ_13_ADDR     1016 + PI_BASE_ADDR // 
#define PI_RDLVL_TRAIN_SEQ_13_OFFSET   0                    // 
#define PI_RDLVL_TRAIN_SEQ_13_WIDTH    27                   // 
#define PI_RDLVL_TRAIN_SEQ_14_ADDR     1017 + PI_BASE_ADDR // 
#define PI_RDLVL_TRAIN_SEQ_14_OFFSET   0                    // 
#define PI_RDLVL_TRAIN_SEQ_14_WIDTH    27                   // 
#define PI_RDLVL_TRAIN_SEQ_15_ADDR     1018 + PI_BASE_ADDR // 
#define PI_RDLVL_TRAIN_SEQ_15_OFFSET   0                    // 
#define PI_RDLVL_TRAIN_SEQ_15_WIDTH    27                   // 
#define PI_RDLVL_TRAIN_SEQ_16_ADDR     1019 + PI_BASE_ADDR // 
#define PI_RDLVL_TRAIN_SEQ_16_OFFSET   0                    // 
#define PI_RDLVL_TRAIN_SEQ_16_WIDTH    27                   // 
#define PI_RDLVL_TRAIN_SEQ_17_ADDR     1020 + PI_BASE_ADDR // 
#define PI_RDLVL_TRAIN_SEQ_17_OFFSET   0                    // 
#define PI_RDLVL_TRAIN_SEQ_17_WIDTH    27                   // 
#define PI_RDLVL_TRAIN_SEQ_18_ADDR     1021 + PI_BASE_ADDR // 
#define PI_RDLVL_TRAIN_SEQ_18_OFFSET   0                    // 
#define PI_RDLVL_TRAIN_SEQ_18_WIDTH    27                   // 
#define PI_RDLVL_TRAIN_SEQ_19_ADDR     1022 + PI_BASE_ADDR // 
#define PI_RDLVL_TRAIN_SEQ_19_OFFSET   0                    // 
#define PI_RDLVL_TRAIN_SEQ_19_WIDTH    27                   // 
#define PI_RDLVL_TRAIN_SEQ_20_ADDR     1023 + PI_BASE_ADDR // 
#define PI_RDLVL_TRAIN_SEQ_20_OFFSET   0                    // 
#define PI_RDLVL_TRAIN_SEQ_20_WIDTH    27                   // 
#define PI_RDLVL_TRAIN_SEQ_21_ADDR     1024 + PI_BASE_ADDR // 
#define PI_RDLVL_TRAIN_SEQ_21_OFFSET   0                    // 
#define PI_RDLVL_TRAIN_SEQ_21_WIDTH    27                   // 
#define PI_RDLVL_TRAIN_SEQ_COUNTER_WIDTH 8                    // 
#define PI_RDLVL_TRAIN_SEQ_WIDTH       27                   // 
#define PI_RDLVL_VREF_EN_F0_ADDR       316 + PI_BASE_ADDR  // 
#define PI_RDLVL_VREF_EN_F0_OFFSET     8                    // 
#define PI_RDLVL_VREF_EN_F0_WIDTH      4                    // 
#define PI_RDLVL_VREF_EN_F1_ADDR       317 + PI_BASE_ADDR  // 
#define PI_RDLVL_VREF_EN_F1_OFFSET     24                   // 
#define PI_RDLVL_VREF_EN_F1_WIDTH      4                    // 
#define PI_RDLVL_VREF_EN_F2_ADDR       319 + PI_BASE_ADDR  // 
#define PI_RDLVL_VREF_EN_F2_OFFSET     8                    // 
#define PI_RDLVL_VREF_EN_F2_WIDTH      4                    // 
#define PI_RDLVL_VREF_EN_WIDTH         4                    // 
#define PI_READ_LEVEL_CLK_ON_ADDR      281 + PI_BASE_ADDR  // 
#define PI_READ_LEVEL_CLK_ON_OFFSET    8                    // 
#define PI_READ_LEVEL_CLK_ON_WIDTH     1                    // 
#define PI_READ_MODEREG_ADDR           267 + PI_BASE_ADDR  // 
#define PI_READ_MODEREG_OFFSET         8                    // 
#define PI_READ_MODEREG_WIDTH          17                   // 
#define PI_REG_DATA_WIDTH              32                   // 
#define PI_REG_DIMM_ENABLE_ADDR        52 + PI_BASE_ADDR   // 
#define PI_REG_DIMM_ENABLE_OFFSET      24                   // 
#define PI_REG_DIMM_ENABLE_WIDTH       1                    // 
#define PI_REG_MASK_WIDTH              4                    // 
#define PI_RELEASE_DFI_ADDR            1 + PI_BASE_ADDR    // 
#define PI_RELEASE_DFI_OFFSET          0                    // 
#define PI_RELEASE_DFI_WIDTH           1                    // 
#define PI_REQ_EXTEND_MASK_CMD_EN_F0_ADDR 405 + PI_BASE_ADDR  // 
#define PI_REQ_EXTEND_MASK_CMD_EN_F0_OFFSET 8                    // 
#define PI_REQ_EXTEND_MASK_CMD_EN_F0_WIDTH 1                    // 
#define PI_REQ_EXTEND_MASK_CMD_EN_F1_ADDR 405 + PI_BASE_ADDR  // 
#define PI_REQ_EXTEND_MASK_CMD_EN_F1_OFFSET 24                   // 
#define PI_REQ_EXTEND_MASK_CMD_EN_F1_WIDTH 1                    // 
#define PI_REQ_EXTEND_MASK_CMD_EN_F2_ADDR 406 + PI_BASE_ADDR  // 
#define PI_REQ_EXTEND_MASK_CMD_EN_F2_OFFSET 8                    // 
#define PI_REQ_EXTEND_MASK_CMD_EN_F2_WIDTH 1                    // 
#define PI_REQ_EXTEND_MASK_CMD_EN_WIDTH 1                    // 
#define PI_RESET_N_BIT0                0                    // CMDBIT_0: {mux source is dfi_reset_n_bit0}
#define PI_RESET_N_BIT1                1                    // CMDBIT_1: {mux source is dfi_reset_n_bit1}
#define PI_RESET_N_BIT2                2                    // CMDBIT_2: {mux source is dfi_reset_n_bit2}
#define PI_RESET_N_BIT3                3                    // CMDBIT_3: {mux source is dfi_reset_n_bit3}
#define PI_RESET_N_MUX_0_ADDR          410 + PI_BASE_ADDR  // 
#define PI_RESET_N_MUX_0_OFFSET        24                   // 
#define PI_RESET_N_MUX_0_WIDTH         4                    // 
#define PI_RESET_N_MUX_1_ADDR          411 + PI_BASE_ADDR  // 
#define PI_RESET_N_MUX_1_OFFSET        0                    // 
#define PI_RESET_N_MUX_1_WIDTH         4                    // 
#define PI_RESET_N_MUX_2_ADDR          411 + PI_BASE_ADDR  // 
#define PI_RESET_N_MUX_2_OFFSET        8                    // 
#define PI_RESET_N_MUX_2_WIDTH         4                    // 
#define PI_RESET_N_MUX_3_ADDR          411 + PI_BASE_ADDR  // 
#define PI_RESET_N_MUX_3_OFFSET        16                   // 
#define PI_RESET_N_MUX_3_WIDTH         4                    // 
#define PI_RL_TICK_MINUS_ADJ_ADDR      184 + PI_BASE_ADDR  // 
#define PI_RL_TICK_MINUS_ADJ_OFFSET    16                   // 
#define PI_RL_TICK_MINUS_ADJ_WIDTH     4                    // 
#define PI_RL_TICK_PLUS_ADJ_ADDR       184 + PI_BASE_ADDR  // 
#define PI_RL_TICK_PLUS_ADJ_OFFSET     8                    // 
#define PI_RL_TICK_PLUS_ADJ_WIDTH      4                    // 
#define PI_ROOT_CLK_ON_ADDR            278 + PI_BASE_ADDR  // 
#define PI_ROOT_CLK_ON_OFFSET          24                   // 
#define PI_ROOT_CLK_ON_WIDTH           1                    // 
#define PI_ROW_DIFF_ADDR               121 + PI_BASE_ADDR  // 
#define PI_ROW_DIFF_OFFSET             24                   // 
#define PI_ROW_DIFF_WIDTH              3                    // 
#define PI_SD                          #4                   // synchronous logic delay in the PI
#define PI_SDRAM_BANK_WIDTH            3                    // 
#define PI_SELF_REFRESH_EN_ADDR        260 + PI_BASE_ADDR  // 
#define PI_SELF_REFRESH_EN_OFFSET      24                   // 
#define PI_SELF_REFRESH_EN_WIDTH       1                    // 
#define PI_SEQ_CS_ADDR                 514 + PI_BASE_ADDR  // 
#define PI_SEQ_CS_OFFSET               8                    // 
#define PI_SEQ_CS_WIDTH                4                    // 
#define PI_SEQ_DEC_DATA_WIDTH          27                   // 
#define PI_SEQ_DEC_SW_CS_ADDR          517 + PI_BASE_ADDR  // 
#define PI_SEQ_DEC_SW_CS_OFFSET        0                    // 
#define PI_SEQ_DEC_SW_CS_WIDTH         4                    // 
#define PI_SEQ_DEC_SW_DATA_ADDR        516 + PI_BASE_ADDR  // 
#define PI_SEQ_DEC_SW_DATA_OFFSET      0                    // 
#define PI_SEQ_DEC_SW_DATA_WIDTH       27                   // 
#define PI_SEQ_DEC_SW_DONE_ADDR        517 + PI_BASE_ADDR  // 
#define PI_SEQ_DEC_SW_DONE_OFFSET      8                    // 
#define PI_SEQ_DEC_SW_DONE_WIDTH       1                    // 
#define PI_SEQ_DEC_SW_REQ_ADDR         515 + PI_BASE_ADDR  // 
#define PI_SEQ_DEC_SW_REQ_OFFSET       0                    // 
#define PI_SEQ_DEC_SW_REQ_WIDTH        1                    // 
#define PI_SEQ_MODE_WIDTH              2                    // 
#define PI_SEQ_PAUSE_ADDR              513 + PI_BASE_ADDR  // 
#define PI_SEQ_PAUSE_CONT_ADDR         514 + PI_BASE_ADDR  // 
#define PI_SEQ_PAUSE_CONT_OFFSET       24                   // 
#define PI_SEQ_PAUSE_CONT_WIDTH        1                    // 
#define PI_SEQ_PAUSE_OFFSET            0                    // 
#define PI_SEQ_PAUSE_WIDTH             34                   // 
#define PI_SEQ_WAIT_0_ADDR             1039 + PI_BASE_ADDR // 
#define PI_SEQ_WAIT_0_OFFSET           0                    // 
#define PI_SEQ_WAIT_0_WIDTH            24                   // 
#define PI_SEQ_WAIT_1_ADDR             1040 + PI_BASE_ADDR // 
#define PI_SEQ_WAIT_1_OFFSET           0                    // 
#define PI_SEQ_WAIT_1_WIDTH            24                   // 
#define PI_SEQ_WAIT_2_ADDR             1041 + PI_BASE_ADDR // 
#define PI_SEQ_WAIT_2_OFFSET           0                    // 
#define PI_SEQ_WAIT_2_WIDTH            24                   // 
#define PI_SEQ_WAIT_3_ADDR             1042 + PI_BASE_ADDR // 
#define PI_SEQ_WAIT_3_OFFSET           0                    // 
#define PI_SEQ_WAIT_3_WIDTH            24                   // 
#define PI_SEQ_WAIT_4_ADDR             1043 + PI_BASE_ADDR // 
#define PI_SEQ_WAIT_4_OFFSET           0                    // 
#define PI_SEQ_WAIT_4_WIDTH            24                   // 
#define PI_SEQ_WAIT_5_ADDR             1044 + PI_BASE_ADDR // 
#define PI_SEQ_WAIT_5_OFFSET           0                    // 
#define PI_SEQ_WAIT_5_WIDTH            24                   // 
#define PI_SEQ_WAIT_6_ADDR             1045 + PI_BASE_ADDR // 
#define PI_SEQ_WAIT_6_OFFSET           0                    // 
#define PI_SEQ_WAIT_6_WIDTH            24                   // 
#define PI_SEQ_WAIT_7_ADDR             1046 + PI_BASE_ADDR // 
#define PI_SEQ_WAIT_7_OFFSET           0                    // 
#define PI_SEQ_WAIT_7_WIDTH            24                   // 
#define PI_SEQ_WAIT_8_ADDR             1047 + PI_BASE_ADDR // 
#define PI_SEQ_WAIT_8_OFFSET           0                    // 
#define PI_SEQ_WAIT_8_WIDTH            24                   // 
#define PI_SEQ_WAIT_9_ADDR             1048 + PI_BASE_ADDR // 
#define PI_SEQ_WAIT_9_OFFSET           0                    // 
#define PI_SEQ_WAIT_9_WIDTH            24                   // 
#define PI_SEQ_WAIT_10_ADDR            1049 + PI_BASE_ADDR // 
#define PI_SEQ_WAIT_10_OFFSET          0                    // 
#define PI_SEQ_WAIT_10_WIDTH           24                   // 
#define PI_SEQ_WAIT_11_ADDR            1050 + PI_BASE_ADDR // 
#define PI_SEQ_WAIT_11_OFFSET          0                    // 
#define PI_SEQ_WAIT_11_WIDTH           24                   // 
#define PI_SEQ_WAIT_12_ADDR            1051 + PI_BASE_ADDR // 
#define PI_SEQ_WAIT_12_OFFSET          0                    // 
#define PI_SEQ_WAIT_12_WIDTH           24                   // 
#define PI_SEQ_WAIT_13_ADDR            1052 + PI_BASE_ADDR // 
#define PI_SEQ_WAIT_13_OFFSET          0                    // 
#define PI_SEQ_WAIT_13_WIDTH           24                   // 
#define PI_SEQ_WAIT_14_ADDR            1053 + PI_BASE_ADDR // 
#define PI_SEQ_WAIT_14_OFFSET          0                    // 
#define PI_SEQ_WAIT_14_WIDTH           24                   // 
#define PI_SEQ_WAIT_15_ADDR            1054 + PI_BASE_ADDR // 
#define PI_SEQ_WAIT_15_OFFSET          0                    // 
#define PI_SEQ_WAIT_15_WIDTH           24                   // 
#define PI_SEQ_WAIT_16_F0_ADDR         1055 + PI_BASE_ADDR // 
#define PI_SEQ_WAIT_16_F0_OFFSET       0                    // 
#define PI_SEQ_WAIT_16_F0_WIDTH        24                   // 
#define PI_SEQ_WAIT_16_F1_ADDR         1056 + PI_BASE_ADDR // 
#define PI_SEQ_WAIT_16_F1_OFFSET       0                    // 
#define PI_SEQ_WAIT_16_F1_WIDTH        24                   // 
#define PI_SEQ_WAIT_16_F2_ADDR         1057 + PI_BASE_ADDR // 
#define PI_SEQ_WAIT_16_F2_OFFSET       0                    // 
#define PI_SEQ_WAIT_16_F2_WIDTH        24                   // 
#define PI_SEQ_WAIT_16_WIDTH           24                   // 
#define PI_SEQ_WAIT_17_F0_ADDR         1058 + PI_BASE_ADDR // 
#define PI_SEQ_WAIT_17_F0_OFFSET       0                    // 
#define PI_SEQ_WAIT_17_F0_WIDTH        24                   // 
#define PI_SEQ_WAIT_17_F1_ADDR         1059 + PI_BASE_ADDR // 
#define PI_SEQ_WAIT_17_F1_OFFSET       0                    // 
#define PI_SEQ_WAIT_17_F1_WIDTH        24                   // 
#define PI_SEQ_WAIT_17_F2_ADDR         1060 + PI_BASE_ADDR // 
#define PI_SEQ_WAIT_17_F2_OFFSET       0                    // 
#define PI_SEQ_WAIT_17_F2_WIDTH        24                   // 
#define PI_SEQ_WAIT_17_WIDTH           24                   // 
#define PI_SEQ_WAIT_18_F0_ADDR         1061 + PI_BASE_ADDR // 
#define PI_SEQ_WAIT_18_F0_OFFSET       0                    // 
#define PI_SEQ_WAIT_18_F0_WIDTH        24                   // 
#define PI_SEQ_WAIT_18_F1_ADDR         1062 + PI_BASE_ADDR // 
#define PI_SEQ_WAIT_18_F1_OFFSET       0                    // 
#define PI_SEQ_WAIT_18_F1_WIDTH        24                   // 
#define PI_SEQ_WAIT_18_F2_ADDR         1063 + PI_BASE_ADDR // 
#define PI_SEQ_WAIT_18_F2_OFFSET       0                    // 
#define PI_SEQ_WAIT_18_F2_WIDTH        24                   // 
#define PI_SEQ_WAIT_18_WIDTH           24                   // 
#define PI_SEQ_WAIT_19_F0_ADDR         1064 + PI_BASE_ADDR // 
#define PI_SEQ_WAIT_19_F0_OFFSET       0                    // 
#define PI_SEQ_WAIT_19_F0_WIDTH        24                   // 
#define PI_SEQ_WAIT_19_F1_ADDR         1065 + PI_BASE_ADDR // 
#define PI_SEQ_WAIT_19_F1_OFFSET       0                    // 
#define PI_SEQ_WAIT_19_F1_WIDTH        24                   // 
#define PI_SEQ_WAIT_19_F2_ADDR         1066 + PI_BASE_ADDR // 
#define PI_SEQ_WAIT_19_F2_OFFSET       0                    // 
#define PI_SEQ_WAIT_19_F2_WIDTH        24                   // 
#define PI_SEQ_WAIT_19_WIDTH           24                   // 
#define PI_SEQ_WAIT_20_F0_ADDR         1067 + PI_BASE_ADDR // 
#define PI_SEQ_WAIT_20_F0_OFFSET       0                    // 
#define PI_SEQ_WAIT_20_F0_WIDTH        24                   // 
#define PI_SEQ_WAIT_20_F1_ADDR         1068 + PI_BASE_ADDR // 
#define PI_SEQ_WAIT_20_F1_OFFSET       0                    // 
#define PI_SEQ_WAIT_20_F1_WIDTH        24                   // 
#define PI_SEQ_WAIT_20_F2_ADDR         1069 + PI_BASE_ADDR // 
#define PI_SEQ_WAIT_20_F2_OFFSET       0                    // 
#define PI_SEQ_WAIT_20_F2_WIDTH        24                   // 
#define PI_SEQ_WAIT_20_WIDTH           24                   // 
#define PI_SEQ_WAIT_21_F0_ADDR         1070 + PI_BASE_ADDR // 
#define PI_SEQ_WAIT_21_F0_OFFSET       0                    // 
#define PI_SEQ_WAIT_21_F0_WIDTH        24                   // 
#define PI_SEQ_WAIT_21_F1_ADDR         1071 + PI_BASE_ADDR // 
#define PI_SEQ_WAIT_21_F1_OFFSET       0                    // 
#define PI_SEQ_WAIT_21_F1_WIDTH        24                   // 
#define PI_SEQ_WAIT_21_F2_ADDR         1072 + PI_BASE_ADDR // 
#define PI_SEQ_WAIT_21_F2_OFFSET       0                    // 
#define PI_SEQ_WAIT_21_F2_WIDTH        24                   // 
#define PI_SEQ_WAIT_21_WIDTH           24                   // 
#define PI_SEQ_WAIT_22_F0_ADDR         1073 + PI_BASE_ADDR // 
#define PI_SEQ_WAIT_22_F0_OFFSET       0                    // 
#define PI_SEQ_WAIT_22_F0_WIDTH        24                   // 
#define PI_SEQ_WAIT_22_F1_ADDR         1074 + PI_BASE_ADDR // 
#define PI_SEQ_WAIT_22_F1_OFFSET       0                    // 
#define PI_SEQ_WAIT_22_F1_WIDTH        24                   // 
#define PI_SEQ_WAIT_22_F2_ADDR         1075 + PI_BASE_ADDR // 
#define PI_SEQ_WAIT_22_F2_OFFSET       0                    // 
#define PI_SEQ_WAIT_22_F2_WIDTH        24                   // 
#define PI_SEQ_WAIT_22_WIDTH           24                   // 
#define PI_SEQ_WAIT_23_F0_ADDR         1076 + PI_BASE_ADDR // 
#define PI_SEQ_WAIT_23_F0_OFFSET       0                    // 
#define PI_SEQ_WAIT_23_F0_WIDTH        24                   // 
#define PI_SEQ_WAIT_23_F1_ADDR         1077 + PI_BASE_ADDR // 
#define PI_SEQ_WAIT_23_F1_OFFSET       0                    // 
#define PI_SEQ_WAIT_23_F1_WIDTH        24                   // 
#define PI_SEQ_WAIT_23_F2_ADDR         1078 + PI_BASE_ADDR // 
#define PI_SEQ_WAIT_23_F2_OFFSET       0                    // 
#define PI_SEQ_WAIT_23_F2_WIDTH        24                   // 
#define PI_SEQ_WAIT_23_WIDTH           24                   // 
#define PI_SEQ_WAIT_24_F0_ADDR         1079 + PI_BASE_ADDR // 
#define PI_SEQ_WAIT_24_F0_OFFSET       0                    // 
#define PI_SEQ_WAIT_24_F0_WIDTH        24                   // 
#define PI_SEQ_WAIT_24_F1_ADDR         1080 + PI_BASE_ADDR // 
#define PI_SEQ_WAIT_24_F1_OFFSET       0                    // 
#define PI_SEQ_WAIT_24_F1_WIDTH        24                   // 
#define PI_SEQ_WAIT_24_F2_ADDR         1081 + PI_BASE_ADDR // 
#define PI_SEQ_WAIT_24_F2_OFFSET       0                    // 
#define PI_SEQ_WAIT_24_F2_WIDTH        24                   // 
#define PI_SEQ_WAIT_24_WIDTH           24                   // 
#define PI_SEQ_WAIT_25_F0_ADDR         1082 + PI_BASE_ADDR // 
#define PI_SEQ_WAIT_25_F0_OFFSET       0                    // 
#define PI_SEQ_WAIT_25_F0_WIDTH        24                   // 
#define PI_SEQ_WAIT_25_F1_ADDR         1083 + PI_BASE_ADDR // 
#define PI_SEQ_WAIT_25_F1_OFFSET       0                    // 
#define PI_SEQ_WAIT_25_F1_WIDTH        24                   // 
#define PI_SEQ_WAIT_25_F2_ADDR         1084 + PI_BASE_ADDR // 
#define PI_SEQ_WAIT_25_F2_OFFSET       0                    // 
#define PI_SEQ_WAIT_25_F2_WIDTH        24                   // 
#define PI_SEQ_WAIT_25_WIDTH           24                   // 
#define PI_SEQ_WAIT_26_F0_ADDR         1085 + PI_BASE_ADDR // 
#define PI_SEQ_WAIT_26_F0_OFFSET       0                    // 
#define PI_SEQ_WAIT_26_F0_WIDTH        24                   // 
#define PI_SEQ_WAIT_26_F1_ADDR         1086 + PI_BASE_ADDR // 
#define PI_SEQ_WAIT_26_F1_OFFSET       0                    // 
#define PI_SEQ_WAIT_26_F1_WIDTH        24                   // 
#define PI_SEQ_WAIT_26_F2_ADDR         1087 + PI_BASE_ADDR // 
#define PI_SEQ_WAIT_26_F2_OFFSET       0                    // 
#define PI_SEQ_WAIT_26_F2_WIDTH        24                   // 
#define PI_SEQ_WAIT_26_WIDTH           24                   // 
#define PI_SEQ_WAIT_27_F0_ADDR         1088 + PI_BASE_ADDR // 
#define PI_SEQ_WAIT_27_F0_OFFSET       0                    // 
#define PI_SEQ_WAIT_27_F0_WIDTH        24                   // 
#define PI_SEQ_WAIT_27_F1_ADDR         1089 + PI_BASE_ADDR // 
#define PI_SEQ_WAIT_27_F1_OFFSET       0                    // 
#define PI_SEQ_WAIT_27_F1_WIDTH        24                   // 
#define PI_SEQ_WAIT_27_F2_ADDR         1090 + PI_BASE_ADDR // 
#define PI_SEQ_WAIT_27_F2_OFFSET       0                    // 
#define PI_SEQ_WAIT_27_F2_WIDTH        24                   // 
#define PI_SEQ_WAIT_27_WIDTH           24                   // 
#define PI_SEQ_WAIT_28_F0_ADDR         1091 + PI_BASE_ADDR // 
#define PI_SEQ_WAIT_28_F0_OFFSET       0                    // 
#define PI_SEQ_WAIT_28_F0_WIDTH        24                   // 
#define PI_SEQ_WAIT_28_F1_ADDR         1092 + PI_BASE_ADDR // 
#define PI_SEQ_WAIT_28_F1_OFFSET       0                    // 
#define PI_SEQ_WAIT_28_F1_WIDTH        24                   // 
#define PI_SEQ_WAIT_28_F2_ADDR         1093 + PI_BASE_ADDR // 
#define PI_SEQ_WAIT_28_F2_OFFSET       0                    // 
#define PI_SEQ_WAIT_28_F2_WIDTH        24                   // 
#define PI_SEQ_WAIT_28_WIDTH           24                   // 
#define PI_SEQ_WAIT_29_F0_ADDR         1094 + PI_BASE_ADDR // 
#define PI_SEQ_WAIT_29_F0_OFFSET       0                    // 
#define PI_SEQ_WAIT_29_F0_WIDTH        24                   // 
#define PI_SEQ_WAIT_29_F1_ADDR         1095 + PI_BASE_ADDR // 
#define PI_SEQ_WAIT_29_F1_OFFSET       0                    // 
#define PI_SEQ_WAIT_29_F1_WIDTH        24                   // 
#define PI_SEQ_WAIT_29_F2_ADDR         1096 + PI_BASE_ADDR // 
#define PI_SEQ_WAIT_29_F2_OFFSET       0                    // 
#define PI_SEQ_WAIT_29_F2_WIDTH        24                   // 
#define PI_SEQ_WAIT_29_WIDTH           24                   // 
#define PI_SEQ_WIDTH                   27                   // 
#define PI_SEQUENTIAL_LVL_REQ_ADDR     25 + PI_BASE_ADDR   // 
#define PI_SEQUENTIAL_LVL_REQ_OFFSET   16                   // 
#define PI_SEQUENTIAL_LVL_REQ_WIDTH    1                    // 
#define PI_SMBUS_ADDRESS_WIDTH         9                    // 
#define PI_SRE_CMD_COUNT_ADDR          292 + PI_BASE_ADDR  // 
#define PI_SRE_CMD_COUNT_OFFSET        8                    // 
#define PI_SRE_CMD_COUNT_WIDTH         3                    // 
#define PI_SRE_PERIOD_EN_ADDR          26 + PI_BASE_ADDR   // 
#define PI_SRE_PERIOD_EN_OFFSET        8                    // 
#define PI_SRE_PERIOD_EN_WIDTH         1                    // 
#define PI_SRE_TICK0_ADDR              291 + PI_BASE_ADDR  // 
#define PI_SRE_TICK0_OFFSET            8                    // 
#define PI_SRE_TICK0_VALID_ADDR        291 + PI_BASE_ADDR  // 
#define PI_SRE_TICK0_VALID_OFFSET      16                   // 
#define PI_SRE_TICK0_VALID_WIDTH       8                    // 
#define PI_SRE_TICK0_WIDTH             8                    // 
#define PI_SRE_TICK1_ADDR              291 + PI_BASE_ADDR  // 
#define PI_SRE_TICK1_OFFSET            24                   // 
#define PI_SRE_TICK1_VALID_ADDR        292 + PI_BASE_ADDR  // 
#define PI_SRE_TICK1_VALID_OFFSET      0                    // 
#define PI_SRE_TICK1_VALID_WIDTH       8                    // 
#define PI_SRE_TICK1_WIDTH             8                    // 
#define PI_SREF_ENTRY_REQ_ADDR         261 + PI_BASE_ADDR  // 
#define PI_SREF_ENTRY_REQ_OFFSET       8                    // 
#define PI_SREF_ENTRY_REQ_WIDTH        1                    // 
#define PI_SRX_CMD_COUNT_ADDR          293 + PI_BASE_ADDR  // 
#define PI_SRX_CMD_COUNT_OFFSET        16                   // 
#define PI_SRX_CMD_COUNT_WIDTH         3                    // 
#define PI_SRX_LVL_TARGET_CS_EN_ADDR   14 + PI_BASE_ADDR   // 
#define PI_SRX_LVL_TARGET_CS_EN_OFFSET 8                    // 
#define PI_SRX_LVL_TARGET_CS_EN_WIDTH  1                    // 
#define PI_SRX_TICK0_ADDR              292 + PI_BASE_ADDR  // 
#define PI_SRX_TICK0_OFFSET            16                   // 
#define PI_SRX_TICK0_VALID_ADDR        292 + PI_BASE_ADDR  // 
#define PI_SRX_TICK0_VALID_OFFSET      24                   // 
#define PI_SRX_TICK0_VALID_WIDTH       8                    // 
#define PI_SRX_TICK0_WIDTH             8                    // 
#define PI_SRX_TICK1_ADDR              293 + PI_BASE_ADDR  // 
#define PI_SRX_TICK1_OFFSET            0                    // 
#define PI_SRX_TICK1_VALID_ADDR        293 + PI_BASE_ADDR  // 
#define PI_SRX_TICK1_VALID_OFFSET      8                    // 
#define PI_SRX_TICK1_VALID_WIDTH       8                    // 
#define PI_SRX_TICK1_WIDTH             8                    // 
#define PI_START_ADDR                  0 + PI_BASE_ADDR    // 
#define PI_START_BANK                  14                   // 
#define PI_START_COL                   11                   // 
#define PI_START_OFFSET                0                    // 
#define PI_START_ROW                   31                   // 
#define PI_START_WIDTH                 1                    // 
#define PI_SW_CA_TRAIN_VREF_ADDR       61 + PI_BASE_ADDR   // 
#define PI_SW_CA_TRAIN_VREF_OFFSET     8                    // 
#define PI_SW_CA_TRAIN_VREF_WIDTH      7                    // 
#define PI_SW_CALVL_RESP_0_ADDR        19 + PI_BASE_ADDR   // 
#define PI_SW_CALVL_RESP_0_OFFSET      24                   // 
#define PI_SW_CALVL_RESP_0_WIDTH       2                    // 
#define PI_SW_CALVL_RESP_WIDTH         2                    // 
#define PI_SW_LEVELING_MODE_ADDR       20 + PI_BASE_ADDR   // 
#define PI_SW_LEVELING_MODE_OFFSET     0                    // 
#define PI_SW_LEVELING_MODE_WIDTH      3                    // 
#define PI_SW_RDLVL_RESP_0_ADDR        18 + PI_BASE_ADDR   // 
#define PI_SW_RDLVL_RESP_0_OFFSET      24                   // 
#define PI_SW_RDLVL_RESP_0_WIDTH       2                    // 
#define PI_SW_RDLVL_RESP_1_ADDR        19 + PI_BASE_ADDR   // 
#define PI_SW_RDLVL_RESP_1_OFFSET      0                    // 
#define PI_SW_RDLVL_RESP_1_WIDTH       2                    // 
#define PI_SW_RDLVL_RESP_2_ADDR        19 + PI_BASE_ADDR   // 
#define PI_SW_RDLVL_RESP_2_OFFSET      8                    // 
#define PI_SW_RDLVL_RESP_2_WIDTH       2                    // 
#define PI_SW_RDLVL_RESP_3_ADDR        19 + PI_BASE_ADDR   // 
#define PI_SW_RDLVL_RESP_3_OFFSET      16                   // 
#define PI_SW_RDLVL_RESP_3_WIDTH       2                    // 
#define PI_SW_RDLVL_RESP_WIDTH         2                    // 
#define PI_SW_RST_N_ADDR               13 + PI_BASE_ADDR   // 
#define PI_SW_RST_N_OFFSET             8                    // 
#define PI_SW_RST_N_WIDTH              1                    // 
#define PI_SW_SEQ_0_ADDR               923 + PI_BASE_ADDR  // 
#define PI_SW_SEQ_0_OFFSET             0                    // 
#define PI_SW_SEQ_0_WIDTH              27                   // 
#define PI_SW_SEQ_1_ADDR               924 + PI_BASE_ADDR  // 
#define PI_SW_SEQ_1_OFFSET             0                    // 
#define PI_SW_SEQ_1_WIDTH              27                   // 
#define PI_SW_SEQ_2_ADDR               925 + PI_BASE_ADDR  // 
#define PI_SW_SEQ_2_OFFSET             0                    // 
#define PI_SW_SEQ_2_WIDTH              27                   // 
#define PI_SW_SEQ_3_ADDR               926 + PI_BASE_ADDR  // 
#define PI_SW_SEQ_3_OFFSET             0                    // 
#define PI_SW_SEQ_3_WIDTH              27                   // 
#define PI_SW_SEQ_4_ADDR               927 + PI_BASE_ADDR  // 
#define PI_SW_SEQ_4_OFFSET             0                    // 
#define PI_SW_SEQ_4_WIDTH              27                   // 
#define PI_SW_SEQ_5_ADDR               928 + PI_BASE_ADDR  // 
#define PI_SW_SEQ_5_OFFSET             0                    // 
#define PI_SW_SEQ_5_WIDTH              27                   // 
#define PI_SW_SEQ_6_ADDR               929 + PI_BASE_ADDR  // 
#define PI_SW_SEQ_6_OFFSET             0                    // 
#define PI_SW_SEQ_6_WIDTH              27                   // 
#define PI_SW_SEQ_7_ADDR               930 + PI_BASE_ADDR  // 
#define PI_SW_SEQ_7_OFFSET             0                    // 
#define PI_SW_SEQ_7_WIDTH              27                   // 
#define PI_SW_SEQ_8_ADDR               931 + PI_BASE_ADDR  // 
#define PI_SW_SEQ_8_OFFSET             0                    // 
#define PI_SW_SEQ_8_WIDTH              27                   // 
#define PI_SW_SEQ_9_ADDR               932 + PI_BASE_ADDR  // 
#define PI_SW_SEQ_9_OFFSET             0                    // 
#define PI_SW_SEQ_9_WIDTH              27                   // 
#define PI_SW_SEQ_START_ADDR           517 + PI_BASE_ADDR  // 
#define PI_SW_SEQ_START_OFFSET         16                   // 
#define PI_SW_SEQ_START_WIDTH          1                    // 
#define PI_SW_SEQUENCER_DONE_BIT       16                   // PI_IRQBIT_16: PI software Sequencer has completed; Or the register interface-initiated mode register write has completed and another mode register write may be issued.
#define PI_SW_WDQLVL_RESP_0_ADDR       21 + PI_BASE_ADDR   // 
#define PI_SW_WDQLVL_RESP_0_OFFSET     16                   // 
#define PI_SW_WDQLVL_RESP_0_WIDTH      2                    // 
#define PI_SW_WDQLVL_RESP_1_ADDR       22 + PI_BASE_ADDR   // 
#define PI_SW_WDQLVL_RESP_1_OFFSET     16                   // 
#define PI_SW_WDQLVL_RESP_1_WIDTH      2                    // 
#define PI_SW_WDQLVL_RESP_2_ADDR       23 + PI_BASE_ADDR   // 
#define PI_SW_WDQLVL_RESP_2_OFFSET     16                   // 
#define PI_SW_WDQLVL_RESP_2_WIDTH      2                    // 
#define PI_SW_WDQLVL_RESP_3_ADDR       24 + PI_BASE_ADDR   // 
#define PI_SW_WDQLVL_RESP_3_OFFSET     16                   // 
#define PI_SW_WDQLVL_RESP_3_WIDTH      2                    // 
#define PI_SW_WDQLVL_RESP_WIDTH        2                    // 
#define PI_SW_WRLVL_RESP_0_ADDR        17 + PI_BASE_ADDR   // 
#define PI_SW_WRLVL_RESP_0_OFFSET      24                   // 
#define PI_SW_WRLVL_RESP_0_WIDTH       1                    // 
#define PI_SW_WRLVL_RESP_1_ADDR        18 + PI_BASE_ADDR   // 
#define PI_SW_WRLVL_RESP_1_OFFSET      0                    // 
#define PI_SW_WRLVL_RESP_1_WIDTH       1                    // 
#define PI_SW_WRLVL_RESP_2_ADDR        18 + PI_BASE_ADDR   // 
#define PI_SW_WRLVL_RESP_2_OFFSET      8                    // 
#define PI_SW_WRLVL_RESP_2_WIDTH       1                    // 
#define PI_SW_WRLVL_RESP_3_ADDR        18 + PI_BASE_ADDR   // 
#define PI_SW_WRLVL_RESP_3_OFFSET      16                   // 
#define PI_SW_WRLVL_RESP_3_WIDTH       1                    // 
#define PI_SW_WRLVL_RESP_WIDTH         1                    // 
#define PI_SWLVL_EXIT_ADDR             20 + PI_BASE_ADDR   // 
#define PI_SWLVL_EXIT_OFFSET           16                   // 
#define PI_SWLVL_EXIT_WIDTH            1                    // 
#define PI_SWLVL_LOAD_ADDR             17 + PI_BASE_ADDR   // 
#define PI_SWLVL_LOAD_OFFSET           8                    // 
#define PI_SWLVL_LOAD_WIDTH            1                    // 
#define PI_SWLVL_OP_DONE_ADDR          17 + PI_BASE_ADDR   // 
#define PI_SWLVL_OP_DONE_OFFSET        16                   // 
#define PI_SWLVL_OP_DONE_WIDTH         1                    // 
#define PI_SWLVL_RD_SLICE_0_ADDR       21 + PI_BASE_ADDR   // 
#define PI_SWLVL_RD_SLICE_0_OFFSET     0                    // 
#define PI_SWLVL_RD_SLICE_0_WIDTH      1                    // 
#define PI_SWLVL_RD_SLICE_1_ADDR       22 + PI_BASE_ADDR   // 
#define PI_SWLVL_RD_SLICE_1_OFFSET     0                    // 
#define PI_SWLVL_RD_SLICE_1_WIDTH      1                    // 
#define PI_SWLVL_RD_SLICE_2_ADDR       23 + PI_BASE_ADDR   // 
#define PI_SWLVL_RD_SLICE_2_OFFSET     0                    // 
#define PI_SWLVL_RD_SLICE_2_WIDTH      1                    // 
#define PI_SWLVL_RD_SLICE_3_ADDR       24 + PI_BASE_ADDR   // 
#define PI_SWLVL_RD_SLICE_3_OFFSET     0                    // 
#define PI_SWLVL_RD_SLICE_3_WIDTH      1                    // 
#define PI_SWLVL_RD_SLICE_WIDTH        1                    // 
#define PI_SWLVL_REQ_ADDR              25 + PI_BASE_ADDR   // 
#define PI_SWLVL_REQ_OFFSET            24                   // 
#define PI_SWLVL_REQ_WIDTH             5                    // 
#define PI_SWLVL_SM2_RD_ADDR           25 + PI_BASE_ADDR   // 
#define PI_SWLVL_SM2_RD_OFFSET         8                    // 
#define PI_SWLVL_SM2_RD_WIDTH          1                    // 
#define PI_SWLVL_SM2_START_ADDR        24 + PI_BASE_ADDR   // 
#define PI_SWLVL_SM2_START_OFFSET      24                   // 
#define PI_SWLVL_SM2_START_WIDTH       1                    // 
#define PI_SWLVL_SM2_WR_ADDR           25 + PI_BASE_ADDR   // 
#define PI_SWLVL_SM2_WR_OFFSET         0                    // 
#define PI_SWLVL_SM2_WR_WIDTH          1                    // 
#define PI_SWLVL_START_ADDR            20 + PI_BASE_ADDR   // 
#define PI_SWLVL_START_OFFSET          8                    // 
#define PI_SWLVL_START_WIDTH           1                    // 
#define PI_SWLVL_VREF_UPDATE_SLICE_0_ADDR 21 + PI_BASE_ADDR   // 
#define PI_SWLVL_VREF_UPDATE_SLICE_0_OFFSET 8                    // 
#define PI_SWLVL_VREF_UPDATE_SLICE_0_WIDTH 1                    // 
#define PI_SWLVL_VREF_UPDATE_SLICE_1_ADDR 22 + PI_BASE_ADDR   // 
#define PI_SWLVL_VREF_UPDATE_SLICE_1_OFFSET 8                    // 
#define PI_SWLVL_VREF_UPDATE_SLICE_1_WIDTH 1                    // 
#define PI_SWLVL_VREF_UPDATE_SLICE_2_ADDR 23 + PI_BASE_ADDR   // 
#define PI_SWLVL_VREF_UPDATE_SLICE_2_OFFSET 8                    // 
#define PI_SWLVL_VREF_UPDATE_SLICE_2_WIDTH 1                    // 
#define PI_SWLVL_VREF_UPDATE_SLICE_3_ADDR 24 + PI_BASE_ADDR   // 
#define PI_SWLVL_VREF_UPDATE_SLICE_3_OFFSET 8                    // 
#define PI_SWLVL_VREF_UPDATE_SLICE_3_WIDTH 1                    // 
#define PI_SWLVL_WR_SLICE_0_ADDR       20 + PI_BASE_ADDR   // 
#define PI_SWLVL_WR_SLICE_0_OFFSET     24                   // 
#define PI_SWLVL_WR_SLICE_0_WIDTH      1                    // 
#define PI_SWLVL_WR_SLICE_1_ADDR       21 + PI_BASE_ADDR   // 
#define PI_SWLVL_WR_SLICE_1_OFFSET     24                   // 
#define PI_SWLVL_WR_SLICE_1_WIDTH      1                    // 
#define PI_SWLVL_WR_SLICE_2_ADDR       22 + PI_BASE_ADDR   // 
#define PI_SWLVL_WR_SLICE_2_OFFSET     24                   // 
#define PI_SWLVL_WR_SLICE_2_WIDTH      1                    // 
#define PI_SWLVL_WR_SLICE_3_ADDR       23 + PI_BASE_ADDR   // 
#define PI_SWLVL_WR_SLICE_3_OFFSET     24                   // 
#define PI_SWLVL_WR_SLICE_3_WIDTH      1                    // 
#define PI_SWLVL_WR_SLICE_WIDTH        1                    // 
#define PI_SYS_CS                      2                    // 
#define PI_SYS_CS_WIDTH                1                    // 
#define PI_SYS_DFI_RDLVL_RESP_WIDTH    8                    // 
#define PI_TCACKEH_ADDR                59 + PI_BASE_ADDR   // 
#define PI_TCACKEH_OFFSET              16                   // 
#define PI_TCACKEH_WIDTH               5                    // 
#define PI_TCACKEL_ADDR                59 + PI_BASE_ADDR   // 
#define PI_TCACKEL_OFFSET              0                    // 
#define PI_TCACKEL_WIDTH               5                    // 
#define PI_TCAENT_F0_ADDR              327 + PI_BASE_ADDR  // 
#define PI_TCAENT_F0_OFFSET            0                    // 
#define PI_TCAENT_F0_WIDTH             14                   // 
#define PI_TCAENT_F1_ADDR              328 + PI_BASE_ADDR  // 
#define PI_TCAENT_F1_OFFSET            0                    // 
#define PI_TCAENT_F1_WIDTH             14                   // 
#define PI_TCAENT_F2_ADDR              329 + PI_BASE_ADDR  // 
#define PI_TCAENT_F2_OFFSET            0                    // 
#define PI_TCAENT_F2_WIDTH             14                   // 
#define PI_TCAENT_WIDTH                14                   // 
#define PI_TCAEXT_ADDR                 59 + PI_BASE_ADDR   // 
#define PI_TCAEXT_OFFSET               24                   // 
#define PI_TCAEXT_WIDTH                5                    // 
#define PI_TCAMRD_ADDR                 59 + PI_BASE_ADDR   // 
#define PI_TCAMRD_OFFSET               8                    // 
#define PI_TCAMRD_WIDTH                7                    // 
#define PI_TCCD_ADDR                   183 + PI_BASE_ADDR  // 
#define PI_TCCD_L_WIDTH                5                    // 
#define PI_TCCD_L_WR_WIDTH             6                    // 
#define PI_TCCD_OFFSET                 16                   // 
#define PI_TCCD_S_WIDTH                5                    // 
#define PI_TCCD_WIDTH                  5                    // 
#define PI_TCCDMW_F0_ADDR              362 + PI_BASE_ADDR  // 
#define PI_TCCDMW_F0_OFFSET            24                   // 
#define PI_TCCDMW_F0_WIDTH             6                    // 
#define PI_TCCDMW_F1_ADDR              366 + PI_BASE_ADDR  // 
#define PI_TCCDMW_F1_OFFSET            8                    // 
#define PI_TCCDMW_F1_WIDTH             6                    // 
#define PI_TCCDMW_F2_ADDR              369 + PI_BASE_ADDR  // 
#define PI_TCCDMW_F2_OFFSET            24                   // 
#define PI_TCCDMW_F2_WIDTH             6                    // 
#define PI_TCCDMW_WIDTH                6                    // 
#define PI_TCKCKEH_ADDR                64 + PI_BASE_ADDR   // 
#define PI_TCKCKEH_OFFSET              0                    // 
#define PI_TCKCKEH_WIDTH               4                    // 
#define PI_TCKCKEL_F0_ADDR             64 + PI_BASE_ADDR   // 
#define PI_TCKCKEL_F0_OFFSET           8                    // 
#define PI_TCKCKEL_F0_WIDTH            4                    // 
#define PI_TCKCKEL_F1_ADDR             64 + PI_BASE_ADDR   // 
#define PI_TCKCKEL_F1_OFFSET           16                   // 
#define PI_TCKCKEL_F1_WIDTH            4                    // 
#define PI_TCKCKEL_F2_ADDR             64 + PI_BASE_ADDR   // 
#define PI_TCKCKEL_F2_OFFSET           24                   // 
#define PI_TCKCKEL_F2_WIDTH            4                    // 
#define PI_TCKCKEL_WIDTH               4                    // 
#define PI_TCKEHDQS_F0_ADDR            347 + PI_BASE_ADDR  // 
#define PI_TCKEHDQS_F0_OFFSET          24                   // 
#define PI_TCKEHDQS_F0_WIDTH           6                    // 
#define PI_TCKEHDQS_F1_ADDR            348 + PI_BASE_ADDR  // 
#define PI_TCKEHDQS_F1_OFFSET          16                   // 
#define PI_TCKEHDQS_F1_WIDTH           6                    // 
#define PI_TCKEHDQS_F2_ADDR            349 + PI_BASE_ADDR  // 
#define PI_TCKEHDQS_F2_OFFSET          16                   // 
#define PI_TCKEHDQS_F2_WIDTH           6                    // 
#define PI_TCKEHDQS_WIDTH              6                    // 
#define PI_TCKELCK_F0_ADDR             340 + PI_BASE_ADDR  // 
#define PI_TCKELCK_F0_OFFSET           0                    // 
#define PI_TCKELCK_F0_WIDTH            5                    // 
#define PI_TCKELCK_F1_ADDR             341 + PI_BASE_ADDR  // 
#define PI_TCKELCK_F1_OFFSET           0                    // 
#define PI_TCKELCK_F1_WIDTH            5                    // 
#define PI_TCKELCK_F2_ADDR             342 + PI_BASE_ADDR  // 
#define PI_TCKELCK_F2_OFFSET           0                    // 
#define PI_TCKELCK_F2_WIDTH            5                    // 
#define PI_TCKELCK_WIDTH               5                    // 
#define PI_TCMD_GAP_ADDR               2 + PI_BASE_ADDR    // 
#define PI_TCMD_GAP_OFFSET             0                    // 
#define PI_TCMD_GAP_WIDTH              16                   // 
#define PI_TDELAY_RDWR_2_BUS_IDLE_F0_ADDR 296 + PI_BASE_ADDR  // 
#define PI_TDELAY_RDWR_2_BUS_IDLE_F0_OFFSET 0                    // 
#define PI_TDELAY_RDWR_2_BUS_IDLE_F0_WIDTH 8                    // 
#define PI_TDELAY_RDWR_2_BUS_IDLE_F1_ADDR 297 + PI_BASE_ADDR  // 
#define PI_TDELAY_RDWR_2_BUS_IDLE_F1_OFFSET 0                    // 
#define PI_TDELAY_RDWR_2_BUS_IDLE_F1_WIDTH 8                    // 
#define PI_TDELAY_RDWR_2_BUS_IDLE_F2_ADDR 298 + PI_BASE_ADDR  // 
#define PI_TDELAY_RDWR_2_BUS_IDLE_F2_OFFSET 0                    // 
#define PI_TDELAY_RDWR_2_BUS_IDLE_F2_WIDTH 8                    // 
#define PI_TDELAY_RDWR_2_BUS_IDLE_WIDTH 8                    // 
#define PI_TDFI_CACSCA_F0_ADDR         329 + PI_BASE_ADDR  // 
#define PI_TDFI_CACSCA_F0_OFFSET       16                   // 
#define PI_TDFI_CACSCA_F0_WIDTH        5                    // 
#define PI_TDFI_CACSCA_F1_ADDR         332 + PI_BASE_ADDR  // 
#define PI_TDFI_CACSCA_F1_OFFSET       0                    // 
#define PI_TDFI_CACSCA_F1_WIDTH        5                    // 
#define PI_TDFI_CACSCA_F2_ADDR         334 + PI_BASE_ADDR  // 
#define PI_TDFI_CACSCA_F2_OFFSET       16                   // 
#define PI_TDFI_CACSCA_F2_WIDTH        5                    // 
#define PI_TDFI_CACSCA_WIDTH           5                    // 
#define PI_TDFI_CALVL_CAPTURE_F0_ADDR  323 + PI_BASE_ADDR  // 
#define PI_TDFI_CALVL_CAPTURE_F0_OFFSET 16                   // 
#define PI_TDFI_CALVL_CAPTURE_F0_WIDTH 10                   // 
#define PI_TDFI_CALVL_CAPTURE_F1_ADDR  324 + PI_BASE_ADDR  // 
#define PI_TDFI_CALVL_CAPTURE_F1_OFFSET 16                   // 
#define PI_TDFI_CALVL_CAPTURE_F1_WIDTH 10                   // 
#define PI_TDFI_CALVL_CAPTURE_F2_ADDR  325 + PI_BASE_ADDR  // 
#define PI_TDFI_CALVL_CAPTURE_F2_OFFSET 16                   // 
#define PI_TDFI_CALVL_CAPTURE_F2_WIDTH 10                   // 
#define PI_TDFI_CALVL_CAPTURE_WIDTH    10                   // 
#define PI_TDFI_CALVL_CC_F0_ADDR       323 + PI_BASE_ADDR  // 
#define PI_TDFI_CALVL_CC_F0_OFFSET     0                    // 
#define PI_TDFI_CALVL_CC_F0_WIDTH      10                   // 
#define PI_TDFI_CALVL_CC_F1_ADDR       324 + PI_BASE_ADDR  // 
#define PI_TDFI_CALVL_CC_F1_OFFSET     0                    // 
#define PI_TDFI_CALVL_CC_F1_WIDTH      10                   // 
#define PI_TDFI_CALVL_CC_F2_ADDR       325 + PI_BASE_ADDR  // 
#define PI_TDFI_CALVL_CC_F2_OFFSET     0                    // 
#define PI_TDFI_CALVL_CC_F2_WIDTH      10                   // 
#define PI_TDFI_CALVL_CC_WIDTH         10                   // 
#define PI_TDFI_CALVL_EN_ADDR          55 + PI_BASE_ADDR   // 
#define PI_TDFI_CALVL_EN_OFFSET        24                   // 
#define PI_TDFI_CALVL_EN_WIDTH         8                    // 
#define PI_TDFI_CALVL_MAX_ADDR         57 + PI_BASE_ADDR   // 
#define PI_TDFI_CALVL_MAX_OFFSET       0                    // 
#define PI_TDFI_CALVL_MAX_WIDTH        32                   // 
#define PI_TDFI_CALVL_RESP_ADDR        56 + PI_BASE_ADDR   // 
#define PI_TDFI_CALVL_RESP_OFFSET      0                    // 
#define PI_TDFI_CALVL_RESP_WIDTH       32                   // 
#define PI_TDFI_CALVL_STROBE_F0_ADDR   339 + PI_BASE_ADDR  // 
#define PI_TDFI_CALVL_STROBE_F0_OFFSET 8                    // 
#define PI_TDFI_CALVL_STROBE_F0_WIDTH  4                    // 
#define PI_TDFI_CALVL_STROBE_F1_ADDR   340 + PI_BASE_ADDR  // 
#define PI_TDFI_CALVL_STROBE_F1_OFFSET 8                    // 
#define PI_TDFI_CALVL_STROBE_F1_WIDTH  4                    // 
#define PI_TDFI_CALVL_STROBE_F2_ADDR   341 + PI_BASE_ADDR  // 
#define PI_TDFI_CALVL_STROBE_F2_OFFSET 8                    // 
#define PI_TDFI_CALVL_STROBE_F2_WIDTH  4                    // 
#define PI_TDFI_CALVL_STROBE_WIDTH     4                    // 
#define PI_TDFI_CASEL_F0_ADDR          329 + PI_BASE_ADDR  // 
#define PI_TDFI_CASEL_F0_OFFSET        24                   // 
#define PI_TDFI_CASEL_F0_WIDTH         5                    // 
#define PI_TDFI_CASEL_F1_ADDR          332 + PI_BASE_ADDR  // 
#define PI_TDFI_CASEL_F1_OFFSET        8                    // 
#define PI_TDFI_CASEL_F1_WIDTH         5                    // 
#define PI_TDFI_CASEL_F2_ADDR          334 + PI_BASE_ADDR  // 
#define PI_TDFI_CASEL_F2_OFFSET        24                   // 
#define PI_TDFI_CASEL_F2_WIDTH         5                    // 
#define PI_TDFI_CASEL_WIDTH            5                    // 
#define PI_TDFI_CTRL_DELAY_F0_ADDR     307 + PI_BASE_ADDR  // 
#define PI_TDFI_CTRL_DELAY_F0_OFFSET   24                   // 
#define PI_TDFI_CTRL_DELAY_F0_WIDTH    4                    // 
#define PI_TDFI_CTRL_DELAY_F1_ADDR     308 + PI_BASE_ADDR  // 
#define PI_TDFI_CTRL_DELAY_F1_OFFSET   0                    // 
#define PI_TDFI_CTRL_DELAY_F1_WIDTH    4                    // 
#define PI_TDFI_CTRL_DELAY_F2_ADDR     308 + PI_BASE_ADDR  // 
#define PI_TDFI_CTRL_DELAY_F2_OFFSET   8                    // 
#define PI_TDFI_CTRL_DELAY_F2_WIDTH    4                    // 
#define PI_TDFI_CTRL_DELAY_WIDTH       4                    // 
#define PI_TDFI_CTRLUPD_INTERVAL_F0_ADDR 372 + PI_BASE_ADDR  // 
#define PI_TDFI_CTRLUPD_INTERVAL_F0_OFFSET 0                    // 
#define PI_TDFI_CTRLUPD_INTERVAL_F0_WIDTH 32                   // 
#define PI_TDFI_CTRLUPD_INTERVAL_F1_ADDR 374 + PI_BASE_ADDR  // 
#define PI_TDFI_CTRLUPD_INTERVAL_F1_OFFSET 0                    // 
#define PI_TDFI_CTRLUPD_INTERVAL_F1_WIDTH 32                   // 
#define PI_TDFI_CTRLUPD_INTERVAL_F2_ADDR 376 + PI_BASE_ADDR  // 
#define PI_TDFI_CTRLUPD_INTERVAL_F2_OFFSET 0                    // 
#define PI_TDFI_CTRLUPD_INTERVAL_F2_WIDTH 32                   // 
#define PI_TDFI_CTRLUPD_INTERVAL_WIDTH 32                   // 
#define PI_TDFI_CTRLUPD_MAX_F0_ADDR    371 + PI_BASE_ADDR  // 
#define PI_TDFI_CTRLUPD_MAX_F0_OFFSET  0                    // 
#define PI_TDFI_CTRLUPD_MAX_F0_WIDTH   21                   // 
#define PI_TDFI_CTRLUPD_MAX_F1_ADDR    373 + PI_BASE_ADDR  // 
#define PI_TDFI_CTRLUPD_MAX_F1_OFFSET  0                    // 
#define PI_TDFI_CTRLUPD_MAX_F1_WIDTH   21                   // 
#define PI_TDFI_CTRLUPD_MAX_F2_ADDR    375 + PI_BASE_ADDR  // 
#define PI_TDFI_CTRLUPD_MAX_F2_OFFSET  0                    // 
#define PI_TDFI_CTRLUPD_MAX_F2_WIDTH   21                   // 
#define PI_TDFI_CTRLUPD_MAX_WIDTH      21                   // 
#define PI_TDFI_CTRLUPD_MIN_ADDR       214 + PI_BASE_ADDR  // 
#define PI_TDFI_CTRLUPD_MIN_OFFSET     16                   // 
#define PI_TDFI_CTRLUPD_MIN_WIDTH      16                   // 
#define PI_TDFI_INIT_COMPLETE_F0_ADDR  343 + PI_BASE_ADDR  // 
#define PI_TDFI_INIT_COMPLETE_F0_OFFSET 0                    // 
#define PI_TDFI_INIT_COMPLETE_F0_WIDTH 24                   // 
#define PI_TDFI_INIT_COMPLETE_F1_ADDR  345 + PI_BASE_ADDR  // 
#define PI_TDFI_INIT_COMPLETE_F1_OFFSET 0                    // 
#define PI_TDFI_INIT_COMPLETE_F1_WIDTH 24                   // 
#define PI_TDFI_INIT_COMPLETE_F2_ADDR  347 + PI_BASE_ADDR  // 
#define PI_TDFI_INIT_COMPLETE_F2_OFFSET 0                    // 
#define PI_TDFI_INIT_COMPLETE_F2_WIDTH 24                   // 
#define PI_TDFI_INIT_COMPLETE_MIN_ADDR 63 + PI_BASE_ADDR   // 
#define PI_TDFI_INIT_COMPLETE_MIN_OFFSET 24                   // 
#define PI_TDFI_INIT_COMPLETE_MIN_WIDTH 8                    // 
#define PI_TDFI_INIT_COMPLETE_WIDTH    24                   // 
#define PI_TDFI_INIT_START_F0_ADDR     342 + PI_BASE_ADDR  // 
#define PI_TDFI_INIT_START_F0_OFFSET   8                    // 
#define PI_TDFI_INIT_START_F0_WIDTH    24                   // 
#define PI_TDFI_INIT_START_F1_ADDR     344 + PI_BASE_ADDR  // 
#define PI_TDFI_INIT_START_F1_OFFSET   0                    // 
#define PI_TDFI_INIT_START_F1_WIDTH    24                   // 
#define PI_TDFI_INIT_START_F2_ADDR     346 + PI_BASE_ADDR  // 
#define PI_TDFI_INIT_START_F2_OFFSET   0                    // 
#define PI_TDFI_INIT_START_F2_WIDTH    24                   // 
#define PI_TDFI_INIT_START_MIN_ADDR    60 + PI_BASE_ADDR   // 
#define PI_TDFI_INIT_START_MIN_OFFSET  24                   // 
#define PI_TDFI_INIT_START_MIN_WIDTH   8                    // 
#define PI_TDFI_INIT_START_WIDTH       24                   // 
#define PI_TDFI_INIT_TIME_OUT_BIT      14                   // PI_IRQBIT_14: The tDFI init complete timed out.
#define PI_TDFI_PHY_WRDATA_F0_ADDR     322 + PI_BASE_ADDR  // 
#define PI_TDFI_PHY_WRDATA_F0_OFFSET   0                    // 
#define PI_TDFI_PHY_WRDATA_F0_WIDTH    3                    // 
#define PI_TDFI_PHY_WRDATA_F1_ADDR     322 + PI_BASE_ADDR  // 
#define PI_TDFI_PHY_WRDATA_F1_OFFSET   8                    // 
#define PI_TDFI_PHY_WRDATA_F1_WIDTH    3                    // 
#define PI_TDFI_PHY_WRDATA_F2_ADDR     322 + PI_BASE_ADDR  // 
#define PI_TDFI_PHY_WRDATA_F2_OFFSET   16                   // 
#define PI_TDFI_PHY_WRDATA_F2_WIDTH    3                    // 
#define PI_TDFI_PHY_WRDATA_WIDTH       3                    // 
#define PI_TDFI_PHY_WRLAT_ADDR         53 + PI_BASE_ADDR   // 
#define PI_TDFI_PHY_WRLAT_OFFSET       8                    // 
#define PI_TDFI_PHY_WRLAT_WIDTH        7                    // 
#define PI_TDFI_PHYMSTR_MAX_ADDR       4 + PI_BASE_ADDR    // 
#define PI_TDFI_PHYMSTR_MAX_OFFSET     0                    // 
#define PI_TDFI_PHYMSTR_MAX_WIDTH      32                   // 
#define PI_TDFI_PHYMSTR_RESP_ADDR      5 + PI_BASE_ADDR    // 
#define PI_TDFI_PHYMSTR_RESP_OFFSET    0                    // 
#define PI_TDFI_PHYMSTR_RESP_WIDTH     20                   // 
#define PI_TDFI_PHYUPD_MAX_ADDR        7 + PI_BASE_ADDR    // 
#define PI_TDFI_PHYUPD_MAX_OFFSET      0                    // 
#define PI_TDFI_PHYUPD_MAX_WIDTH       32                   // 
#define PI_TDFI_PHYUPD_RESP_ADDR       6 + PI_BASE_ADDR    // 
#define PI_TDFI_PHYUPD_RESP_OFFSET     0                    // 
#define PI_TDFI_PHYUPD_RESP_WIDTH      20                   // 
#define PI_TDFI_RDDATA_EN_ADDR         53 + PI_BASE_ADDR   // 
#define PI_TDFI_RDDATA_EN_OFFSET       0                    // 
#define PI_TDFI_RDDATA_EN_WIDTH        7                    // 
#define PI_TDFI_RDLVL_EN_ADDR          48 + PI_BASE_ADDR   // 
#define PI_TDFI_RDLVL_EN_OFFSET        8                    // 
#define PI_TDFI_RDLVL_EN_WIDTH         8                    // 
#define PI_TDFI_RDLVL_MAX_ADDR         49 + PI_BASE_ADDR   // 
#define PI_TDFI_RDLVL_MAX_OFFSET       0                    // 
#define PI_TDFI_RDLVL_MAX_WIDTH        32                   // 
#define PI_TDFI_RDLVL_RESP_ADDR        47 + PI_BASE_ADDR   // 
#define PI_TDFI_RDLVL_RESP_OFFSET      0                    // 
#define PI_TDFI_RDLVL_RESP_WIDTH       32                   // 
#define PI_TDFI_RDLVL_RR_ADDR          46 + PI_BASE_ADDR   // 
#define PI_TDFI_RDLVL_RR_OFFSET        0                    // 
#define PI_TDFI_RDLVL_RR_WIDTH         10                   // 
#define PI_TDFI_WDQLVL_EN_ADDR         68 + PI_BASE_ADDR   // 
#define PI_TDFI_WDQLVL_EN_OFFSET       0                    // 
#define PI_TDFI_WDQLVL_EN_WIDTH        8                    // 
#define PI_TDFI_WDQLVL_MAX_ADDR        70 + PI_BASE_ADDR   // 
#define PI_TDFI_WDQLVL_MAX_OFFSET      0                    // 
#define PI_TDFI_WDQLVL_MAX_WIDTH       32                   // 
#define PI_TDFI_WDQLVL_RESP_ADDR       69 + PI_BASE_ADDR   // 
#define PI_TDFI_WDQLVL_RESP_OFFSET     0                    // 
#define PI_TDFI_WDQLVL_RESP_WIDTH      32                   // 
#define PI_TDFI_WDQLVL_RW_F0_ADDR      352 + PI_BASE_ADDR  // 
#define PI_TDFI_WDQLVL_RW_F0_OFFSET    0                    // 
#define PI_TDFI_WDQLVL_RW_F0_WIDTH     10                   // 
#define PI_TDFI_WDQLVL_RW_F1_ADDR      354 + PI_BASE_ADDR  // 
#define PI_TDFI_WDQLVL_RW_F1_OFFSET    16                   // 
#define PI_TDFI_WDQLVL_RW_F1_WIDTH     10                   // 
#define PI_TDFI_WDQLVL_RW_F2_ADDR      357 + PI_BASE_ADDR  // 
#define PI_TDFI_WDQLVL_RW_F2_OFFSET    0                    // 
#define PI_TDFI_WDQLVL_RW_F2_WIDTH     10                   // 
#define PI_TDFI_WDQLVL_RW_WIDTH        10                   // 
#define PI_TDFI_WDQLVL_WR_F0_ADDR      351 + PI_BASE_ADDR  // 
#define PI_TDFI_WDQLVL_WR_F0_OFFSET    16                   // 
#define PI_TDFI_WDQLVL_WR_F0_WIDTH     10                   // 
#define PI_TDFI_WDQLVL_WR_F1_ADDR      354 + PI_BASE_ADDR  // 
#define PI_TDFI_WDQLVL_WR_F1_OFFSET    0                    // 
#define PI_TDFI_WDQLVL_WR_F1_WIDTH     10                   // 
#define PI_TDFI_WDQLVL_WR_F2_ADDR      356 + PI_BASE_ADDR  // 
#define PI_TDFI_WDQLVL_WR_F2_OFFSET    8                    // 
#define PI_TDFI_WDQLVL_WR_F2_WIDTH     10                   // 
#define PI_TDFI_WDQLVL_WR_WIDTH        10                   // 
#define PI_TDFI_WRLVL_EN_ADDR          30 + PI_BASE_ADDR   // 
#define PI_TDFI_WRLVL_EN_OFFSET        8                    // 
#define PI_TDFI_WRLVL_EN_WIDTH         8                    // 
#define PI_TDFI_WRLVL_MAX_ADDR         32 + PI_BASE_ADDR   // 
#define PI_TDFI_WRLVL_MAX_OFFSET       0                    // 
#define PI_TDFI_WRLVL_MAX_WIDTH        32                   // 
#define PI_TDFI_WRLVL_RESP_ADDR        31 + PI_BASE_ADDR   // 
#define PI_TDFI_WRLVL_RESP_OFFSET      0                    // 
#define PI_TDFI_WRLVL_RESP_WIDTH       32                   // 
#define PI_TDFI_WRLVL_WW_F0_ADDR       309 + PI_BASE_ADDR  // 
#define PI_TDFI_WRLVL_WW_F0_OFFSET     0                    // 
#define PI_TDFI_WRLVL_WW_F0_WIDTH      10                   // 
#define PI_TDFI_WRLVL_WW_F1_ADDR       310 + PI_BASE_ADDR  // 
#define PI_TDFI_WRLVL_WW_F1_OFFSET     0                    // 
#define PI_TDFI_WRLVL_WW_F1_WIDTH      10                   // 
#define PI_TDFI_WRLVL_WW_F2_ADDR       311 + PI_BASE_ADDR  // 
#define PI_TDFI_WRLVL_WW_F2_OFFSET     0                    // 
#define PI_TDFI_WRLVL_WW_F2_WIDTH      10                   // 
#define PI_TDFI_WRLVL_WW_WIDTH         10                   // 
#define PI_TDH_TRAIN_F0_ADDR           402 + PI_BASE_ADDR  // 
#define PI_TDH_TRAIN_F0_OFFSET         0                    // 
#define PI_TDH_TRAIN_F0_WIDTH          4                    // 
#define PI_TDH_TRAIN_F1_ADDR           402 + PI_BASE_ADDR  // 
#define PI_TDH_TRAIN_F1_OFFSET         16                   // 
#define PI_TDH_TRAIN_F1_WIDTH          4                    // 
#define PI_TDH_TRAIN_F2_ADDR           403 + PI_BASE_ADDR  // 
#define PI_TDH_TRAIN_F2_OFFSET         0                    // 
#define PI_TDH_TRAIN_F2_WIDTH          4                    // 
#define PI_TDH_TRAIN_WIDTH             4                    // 
#define PI_TDQSCK_MAX_F0_ADDR          362 + PI_BASE_ADDR  // 
#define PI_TDQSCK_MAX_F0_OFFSET        16                   // 
#define PI_TDQSCK_MAX_F0_WIDTH         4                    // 
#define PI_TDQSCK_MAX_F1_ADDR          366 + PI_BASE_ADDR  // 
#define PI_TDQSCK_MAX_F1_OFFSET        0                    // 
#define PI_TDQSCK_MAX_F1_WIDTH         4                    // 
#define PI_TDQSCK_MAX_F2_ADDR          369 + PI_BASE_ADDR  // 
#define PI_TDQSCK_MAX_F2_OFFSET        16                   // 
#define PI_TDQSCK_MAX_F2_WIDTH         4                    // 
#define PI_TDQSCK_MAX_WIDTH            4                    // 
#define PI_TDS_TRAIN_F0_ADDR           401 + PI_BASE_ADDR  // 
#define PI_TDS_TRAIN_F0_OFFSET         24                   // 
#define PI_TDS_TRAIN_F0_WIDTH          4                    // 
#define PI_TDS_TRAIN_F1_ADDR           402 + PI_BASE_ADDR  // 
#define PI_TDS_TRAIN_F1_OFFSET         8                    // 
#define PI_TDS_TRAIN_F1_WIDTH          4                    // 
#define PI_TDS_TRAIN_F2_ADDR           402 + PI_BASE_ADDR  // 
#define PI_TDS_TRAIN_F2_OFFSET         24                   // 
#define PI_TDS_TRAIN_F2_WIDTH          4                    // 
#define PI_TDS_TRAIN_WIDTH             4                    // 
#define PI_TEXCKE_F0_ADDR              378 + PI_BASE_ADDR  // 
#define PI_TEXCKE_F0_OFFSET            16                   // 
#define PI_TEXCKE_F0_WIDTH             6                    // 
#define PI_TEXCKE_F1_ADDR              378 + PI_BASE_ADDR  // 
#define PI_TEXCKE_F1_OFFSET            24                   // 
#define PI_TEXCKE_F1_WIDTH             6                    // 
#define PI_TEXCKE_F2_ADDR              379 + PI_BASE_ADDR  // 
#define PI_TEXCKE_F2_OFFSET            0                    // 
#define PI_TEXCKE_F2_WIDTH             6                    // 
#define PI_TEXCKE_WIDTH                6                    // 
#define PI_TFC_F0_ADDR                 348 + PI_BASE_ADDR  // 
#define PI_TFC_F0_OFFSET               0                    // 
#define PI_TFC_F0_WIDTH                10                   // 
#define PI_TFC_F1_ADDR                 349 + PI_BASE_ADDR  // 
#define PI_TFC_F1_OFFSET               0                    // 
#define PI_TFC_F1_WIDTH                10                   // 
#define PI_TFC_F2_ADDR                 350 + PI_BASE_ADDR  // 
#define PI_TFC_F2_OFFSET               0                    // 
#define PI_TFC_F2_WIDTH                10                   // 
#define PI_TFC_WIDTH                   10                   // 
#define PI_TIMING_ARRAY_NUM_WIDTH      8                    // 
#define PI_TIMING_ARRAY_VALUE_WIDTH    24                   // 
#define PI_TINIT3_F0_ADDR              380 + PI_BASE_ADDR  // 
#define PI_TINIT3_F0_OFFSET            0                    // 
#define PI_TINIT3_F0_WIDTH             24                   // 
#define PI_TINIT3_F1_ADDR              385 + PI_BASE_ADDR  // 
#define PI_TINIT3_F1_OFFSET            0                    // 
#define PI_TINIT3_F1_WIDTH             24                   // 
#define PI_TINIT3_F2_ADDR              390 + PI_BASE_ADDR  // 
#define PI_TINIT3_F2_OFFSET            0                    // 
#define PI_TINIT3_F2_WIDTH             24                   // 
#define PI_TINIT3_WIDTH                24                   // 
#define PI_TINIT4_F0_ADDR              381 + PI_BASE_ADDR  // 
#define PI_TINIT4_F0_OFFSET            0                    // 
#define PI_TINIT4_F0_WIDTH             24                   // 
#define PI_TINIT4_F1_ADDR              386 + PI_BASE_ADDR  // 
#define PI_TINIT4_F1_OFFSET            0                    // 
#define PI_TINIT4_F1_WIDTH             24                   // 
#define PI_TINIT4_F2_ADDR              391 + PI_BASE_ADDR  // 
#define PI_TINIT4_F2_OFFSET            0                    // 
#define PI_TINIT4_F2_WIDTH             24                   // 
#define PI_TINIT4_WIDTH                24                   // 
#define PI_TINIT5_F0_ADDR              382 + PI_BASE_ADDR  // 
#define PI_TINIT5_F0_OFFSET            0                    // 
#define PI_TINIT5_F0_WIDTH             24                   // 
#define PI_TINIT5_F1_ADDR              387 + PI_BASE_ADDR  // 
#define PI_TINIT5_F1_OFFSET            0                    // 
#define PI_TINIT5_F1_WIDTH             24                   // 
#define PI_TINIT5_F2_ADDR              392 + PI_BASE_ADDR  // 
#define PI_TINIT5_F2_OFFSET            0                    // 
#define PI_TINIT5_F2_WIDTH             24                   // 
#define PI_TINIT5_WIDTH                24                   // 
#define PI_TINIT_F0_ADDR               379 + PI_BASE_ADDR  // 
#define PI_TINIT_F0_OFFSET             8                    // 
#define PI_TINIT_F0_WIDTH              24                   // 
#define PI_TINIT_F1_ADDR               384 + PI_BASE_ADDR  // 
#define PI_TINIT_F1_OFFSET             0                    // 
#define PI_TINIT_F1_WIDTH              24                   // 
#define PI_TINIT_F2_ADDR               389 + PI_BASE_ADDR  // 
#define PI_TINIT_F2_OFFSET             0                    // 
#define PI_TINIT_F2_WIDTH              24                   // 
#define PI_TINIT_WIDTH                 24                   // 
#define PI_TMOD_WIDTH                  8                    // 
#define PI_TMRD_F0_ADDR                363 + PI_BASE_ADDR  // 
#define PI_TMRD_F0_OFFSET              8                    // 
#define PI_TMRD_F0_WIDTH               8                    // 
#define PI_TMRD_F1_ADDR                366 + PI_BASE_ADDR  // 
#define PI_TMRD_F1_OFFSET              24                   // 
#define PI_TMRD_F1_WIDTH               8                    // 
#define PI_TMRD_F2_ADDR                370 + PI_BASE_ADDR  // 
#define PI_TMRD_F2_OFFSET              8                    // 
#define PI_TMRD_F2_WIDTH               8                    // 
#define PI_TMRD_TICK_MINUS_ADJ_ADDR    186 + PI_BASE_ADDR  // 
#define PI_TMRD_TICK_MINUS_ADJ_OFFSET  0                    // 
#define PI_TMRD_TICK_MINUS_ADJ_WIDTH   4                    // 
#define PI_TMRD_TICK_PLUS_ADJ_ADDR     185 + PI_BASE_ADDR  // 
#define PI_TMRD_TICK_PLUS_ADJ_OFFSET   24                   // 
#define PI_TMRD_TICK_PLUS_ADJ_WIDTH    4                    // 
#define PI_TMRD_WIDTH                  8                    // 
#define PI_TMRR_F0_ADDR                408 + PI_BASE_ADDR  // 
#define PI_TMRR_F0_OFFSET              0                    // 
#define PI_TMRR_F0_WIDTH               4                    // 
#define PI_TMRR_F1_ADDR                408 + PI_BASE_ADDR  // 
#define PI_TMRR_F1_OFFSET              8                    // 
#define PI_TMRR_F1_WIDTH               4                    // 
#define PI_TMRR_F2_ADDR                408 + PI_BASE_ADDR  // 
#define PI_TMRR_F2_OFFSET              16                   // 
#define PI_TMRR_F2_WIDTH               4                    // 
#define PI_TMRR_TICK_MINUS_ADJ_ADDR    185 + PI_BASE_ADDR  // 
#define PI_TMRR_TICK_MINUS_ADJ_OFFSET  16                   // 
#define PI_TMRR_TICK_MINUS_ADJ_WIDTH   4                    // 
#define PI_TMRR_TICK_PLUS_ADJ_ADDR     185 + PI_BASE_ADDR  // 
#define PI_TMRR_TICK_PLUS_ADJ_OFFSET   8                    // 
#define PI_TMRR_TICK_PLUS_ADJ_WIDTH    4                    // 
#define PI_TMRR_WIDTH                  4                    // 
#define PI_TMRW_F0_ADDR                363 + PI_BASE_ADDR  // 
#define PI_TMRW_F0_OFFSET              16                   // 
#define PI_TMRW_F0_WIDTH               8                    // 
#define PI_TMRW_F1_ADDR                367 + PI_BASE_ADDR  // 
#define PI_TMRW_F1_OFFSET              0                    // 
#define PI_TMRW_F1_WIDTH               8                    // 
#define PI_TMRW_F2_ADDR                370 + PI_BASE_ADDR  // 
#define PI_TMRW_F2_OFFSET              16                   // 
#define PI_TMRW_F2_WIDTH               8                    // 
#define PI_TMRW_WIDTH                  8                    // 
#define PI_TMRWCKEL_F0_ADDR            339 + PI_BASE_ADDR  // 
#define PI_TMRWCKEL_F0_OFFSET          24                   // 
#define PI_TMRWCKEL_F0_WIDTH           8                    // 
#define PI_TMRWCKEL_F1_ADDR            340 + PI_BASE_ADDR  // 
#define PI_TMRWCKEL_F1_OFFSET          24                   // 
#define PI_TMRWCKEL_F1_WIDTH           8                    // 
#define PI_TMRWCKEL_F2_ADDR            341 + PI_BASE_ADDR  // 
#define PI_TMRWCKEL_F2_OFFSET          24                   // 
#define PI_TMRWCKEL_F2_WIDTH           8                    // 
#define PI_TMRWCKEL_WIDTH              8                    // 
#define PI_TMRZ_F0_ADDR                326 + PI_BASE_ADDR  // 
#define PI_TMRZ_F0_OFFSET              24                   // 
#define PI_TMRZ_F0_WIDTH               5                    // 
#define PI_TMRZ_F1_ADDR                327 + PI_BASE_ADDR  // 
#define PI_TMRZ_F1_OFFSET              16                   // 
#define PI_TMRZ_F1_WIDTH               5                    // 
#define PI_TMRZ_F2_ADDR                328 + PI_BASE_ADDR  // 
#define PI_TMRZ_F2_OFFSET              16                   // 
#define PI_TMRZ_F2_WIDTH               5                    // 
#define PI_TMRZ_WIDTH                  5                    // 
#define PI_TODTH_RD_ADDR               33 + PI_BASE_ADDR   // 
#define PI_TODTH_RD_OFFSET             24                   // 
#define PI_TODTH_RD_WIDTH              4                    // 
#define PI_TODTH_WR_ADDR               33 + PI_BASE_ADDR   // 
#define PI_TODTH_WR_OFFSET             16                   // 
#define PI_TODTH_WR_WIDTH              4                    // 
#define PI_TODTL_2CMD_F0_ADDR          311 + PI_BASE_ADDR  // 
#define PI_TODTL_2CMD_F0_OFFSET        16                   // 
#define PI_TODTL_2CMD_F0_WIDTH         8                    // 
#define PI_TODTL_2CMD_F1_ADDR          312 + PI_BASE_ADDR  // 
#define PI_TODTL_2CMD_F1_OFFSET        0                    // 
#define PI_TODTL_2CMD_F1_WIDTH         8                    // 
#define PI_TODTL_2CMD_F2_ADDR          312 + PI_BASE_ADDR  // 
#define PI_TODTL_2CMD_F2_OFFSET        16                   // 
#define PI_TODTL_2CMD_F2_WIDTH         8                    // 
#define PI_TODTL_2CMD_WIDTH            8                    // 
#define PI_TODTON_MIN_F0_ADDR          313 + PI_BASE_ADDR  // 
#define PI_TODTON_MIN_F0_OFFSET        8                    // 
#define PI_TODTON_MIN_F0_WIDTH         4                    // 
#define PI_TODTON_MIN_F1_ADDR          313 + PI_BASE_ADDR  // 
#define PI_TODTON_MIN_F1_OFFSET        24                   // 
#define PI_TODTON_MIN_F1_WIDTH         4                    // 
#define PI_TODTON_MIN_F2_ADDR          314 + PI_BASE_ADDR  // 
#define PI_TODTON_MIN_F2_OFFSET        8                    // 
#define PI_TODTON_MIN_F2_WIDTH         4                    // 
#define PI_TODTON_MIN_WIDTH            4                    // 
#define PI_TOTAL_BANK                  8                    // 
#define PI_TPHYMSTR_RESP_ADDR          8 + PI_BASE_ADDR    // 
#define PI_TPHYMSTR_RESP_OFFSET        0                    // 
#define PI_TPHYMSTR_RESP_VIOLATION_BIT 27                   // PI_IRQBIT_27: PI_TPHYMSTR_RESP violation, dfi_phymstr_ack does not assert for a PI_TPHYMSTR_RESP cycles after dfi_phymstr_req asserts.
#define PI_TPHYMSTR_RESP_WIDTH         32                   // 
#define PI_TRAIN_ALL_FREQ_REQ_ADDR     2 + PI_BASE_ADDR    // 
#define PI_TRAIN_ALL_FREQ_REQ_OFFSET   24                   // 
#define PI_TRAIN_ALL_FREQ_REQ_WIDTH    1                    // 
#define PI_TRAIN_SEQ_DEC_DATA_WIDTH    31                   // 
#define PI_TRAS_MAX_F0_ADDR            361 + PI_BASE_ADDR  // 
#define PI_TRAS_MAX_F0_OFFSET          16                   // 
#define PI_TRAS_MAX_F0_WIDTH           16                   // 
#define PI_TRAS_MAX_F1_ADDR            365 + PI_BASE_ADDR  // 
#define PI_TRAS_MAX_F1_OFFSET          0                    // 
#define PI_TRAS_MAX_F1_WIDTH           16                   // 
#define PI_TRAS_MAX_F2_ADDR            368 + PI_BASE_ADDR  // 
#define PI_TRAS_MAX_F2_OFFSET          16                   // 
#define PI_TRAS_MAX_F2_WIDTH           16                   // 
#define PI_TRAS_MAX_WIDTH              16                   // 
#define PI_TRAS_MIN_F0_ADDR            362 + PI_BASE_ADDR  // 
#define PI_TRAS_MIN_F0_OFFSET          0                    // 
#define PI_TRAS_MIN_F0_WIDTH           9                    // 
#define PI_TRAS_MIN_F1_ADDR            365 + PI_BASE_ADDR  // 
#define PI_TRAS_MIN_F1_OFFSET          16                   // 
#define PI_TRAS_MIN_F1_WIDTH           9                    // 
#define PI_TRAS_MIN_F2_ADDR            369 + PI_BASE_ADDR  // 
#define PI_TRAS_MIN_F2_OFFSET          0                    // 
#define PI_TRAS_MIN_F2_WIDTH           9                    // 
#define PI_TRAS_MIN_WIDTH              9                    // 
#define PI_TRAS_TICK_MINUS_ADJ_ADDR    187 + PI_BASE_ADDR  // 
#define PI_TRAS_TICK_MINUS_ADJ_OFFSET  0                    // 
#define PI_TRAS_TICK_MINUS_ADJ_WIDTH   4                    // 
#define PI_TRAS_TICK_PLUS_ADJ_ADDR     186 + PI_BASE_ADDR  // 
#define PI_TRAS_TICK_PLUS_ADJ_OFFSET   24                   // 
#define PI_TRAS_TICK_PLUS_ADJ_WIDTH    4                    // 
#define PI_TRCD_F0_ADDR                360 + PI_BASE_ADDR  // 
#define PI_TRCD_F0_OFFSET              24                   // 
#define PI_TRCD_F0_WIDTH               8                    // 
#define PI_TRCD_F1_ADDR                364 + PI_BASE_ADDR  // 
#define PI_TRCD_F1_OFFSET              8                    // 
#define PI_TRCD_F1_WIDTH               8                    // 
#define PI_TRCD_F2_ADDR                367 + PI_BASE_ADDR  // 
#define PI_TRCD_F2_OFFSET              24                   // 
#define PI_TRCD_F2_WIDTH               8                    // 
#define PI_TRCD_WIDTH                  8                    // 
#define PI_TREF_DIV4_SEL_ADDR          283 + PI_BASE_ADDR  // 
#define PI_TREF_DIV4_SEL_OFFSET        16                   // 
#define PI_TREF_DIV4_SEL_WIDTH         1                    // 
#define PI_TREF_F0_ADDR                303 + PI_BASE_ADDR  // 
#define PI_TREF_F0_OFFSET              0                    // 
#define PI_TREF_F0_WIDTH               20                   // 
#define PI_TREF_F1_ADDR                305 + PI_BASE_ADDR  // 
#define PI_TREF_F1_OFFSET              0                    // 
#define PI_TREF_F1_WIDTH               20                   // 
#define PI_TREF_F2_ADDR                307 + PI_BASE_ADDR  // 
#define PI_TREF_F2_OFFSET              0                    // 
#define PI_TREF_F2_WIDTH               20                   // 
#define PI_TREF_INTERVAL_ADDR          16 + PI_BASE_ADDR   // 
#define PI_TREF_INTERVAL_OFFSET        0                    // 
#define PI_TREF_INTERVAL_WIDTH         20                   // 
#define PI_TREF_WIDTH                  20                   // 
#define PI_TREFBW_THR_ADDR             283 + PI_BASE_ADDR  // 
#define PI_TREFBW_THR_OFFSET           0                    // 
#define PI_TREFBW_THR_WIDTH            9                    // 
#define PI_TRFC_F0_ADDR                302 + PI_BASE_ADDR  // 
#define PI_TRFC_F0_OFFSET              8                    // 
#define PI_TRFC_F0_WIDTH               10                   // 
#define PI_TRFC_F1_ADDR                304 + PI_BASE_ADDR  // 
#define PI_TRFC_F1_OFFSET              0                    // 
#define PI_TRFC_F1_WIDTH               10                   // 
#define PI_TRFC_F2_ADDR                306 + PI_BASE_ADDR  // 
#define PI_TRFC_F2_OFFSET              0                    // 
#define PI_TRFC_F2_WIDTH               10                   // 
#define PI_TRFC_OPT_THRESHOLD_WIDTH    3                    // 
#define PI_TRFC_TICK_MINUS_ADJ_ADDR    184 + PI_BASE_ADDR  // 
#define PI_TRFC_TICK_MINUS_ADJ_OFFSET  0                    // 
#define PI_TRFC_TICK_MINUS_ADJ_WIDTH   4                    // 
#define PI_TRFC_TICK_PLUS_ADJ_ADDR     183 + PI_BASE_ADDR  // 
#define PI_TRFC_TICK_PLUS_ADJ_OFFSET   24                   // 
#define PI_TRFC_TICK_PLUS_ADJ_WIDTH    4                    // 
#define PI_TRFC_WIDTH                  10                   // 
#define PI_TRP_F0_ADDR                 360 + PI_BASE_ADDR  // 
#define PI_TRP_F0_OFFSET               16                   // 
#define PI_TRP_F0_WIDTH                8                    // 
#define PI_TRP_F1_ADDR                 364 + PI_BASE_ADDR  // 
#define PI_TRP_F1_OFFSET               0                    // 
#define PI_TRP_F1_WIDTH                8                    // 
#define PI_TRP_F2_ADDR                 367 + PI_BASE_ADDR  // 
#define PI_TRP_F2_OFFSET               16                   // 
#define PI_TRP_F2_WIDTH                8                    // 
#define PI_TRP_TICK_MINUS_ADJ_ADDR     186 + PI_BASE_ADDR  // 
#define PI_TRP_TICK_MINUS_ADJ_OFFSET   16                   // 
#define PI_TRP_TICK_MINUS_ADJ_WIDTH    4                    // 
#define PI_TRP_TICK_PLUS_ADJ_ADDR      186 + PI_BASE_ADDR  // 
#define PI_TRP_TICK_PLUS_ADJ_OFFSET    8                    // 
#define PI_TRP_TICK_PLUS_ADJ_WIDTH     4                    // 
#define PI_TRP_WIDTH                   8                    // 
#define PI_TRST_PWRON_ADDR             262 + PI_BASE_ADDR  // 
#define PI_TRST_PWRON_OFFSET           0                    // 
#define PI_TRST_PWRON_WIDTH            32                   // 
#define PI_TRTP_F0_ADDR                360 + PI_BASE_ADDR  // 
#define PI_TRTP_F0_OFFSET              8                    // 
#define PI_TRTP_F0_WIDTH               8                    // 
#define PI_TRTP_F1_ADDR                363 + PI_BASE_ADDR  // 
#define PI_TRTP_F1_OFFSET              24                   // 
#define PI_TRTP_F1_WIDTH               8                    // 
#define PI_TRTP_F2_ADDR                367 + PI_BASE_ADDR  // 
#define PI_TRTP_F2_OFFSET              8                    // 
#define PI_TRTP_F2_WIDTH               8                    // 
#define PI_TRTP_TICK_MINUS_ADJ_ADDR    187 + PI_BASE_ADDR  // 
#define PI_TRTP_TICK_MINUS_ADJ_OFFSET  16                   // 
#define PI_TRTP_TICK_MINUS_ADJ_WIDTH   4                    // 
#define PI_TRTP_TICK_PLUS_ADJ_ADDR     187 + PI_BASE_ADDR  // 
#define PI_TRTP_TICK_PLUS_ADJ_OFFSET   8                    // 
#define PI_TRTP_TICK_PLUS_ADJ_WIDTH    4                    // 
#define PI_TRTP_WIDTH                  8                    // 
#define PI_TSDO_F0_ADDR                294 + PI_BASE_ADDR  // 
#define PI_TSDO_F0_OFFSET              24                   // 
#define PI_TSDO_F0_WIDTH               8                    // 
#define PI_TSDO_F1_ADDR                295 + PI_BASE_ADDR  // 
#define PI_TSDO_F1_OFFSET              0                    // 
#define PI_TSDO_F1_WIDTH               8                    // 
#define PI_TSDO_F2_ADDR                295 + PI_BASE_ADDR  // 
#define PI_TSDO_F2_OFFSET              8                    // 
#define PI_TSDO_F2_WIDTH               8                    // 
#define PI_TSDO_WIDTH                  8                    // 
#define PI_TSR_F0_ADDR                 363 + PI_BASE_ADDR  // 
#define PI_TSR_F0_OFFSET               0                    // 
#define PI_TSR_F0_WIDTH                8                    // 
#define PI_TSR_F1_ADDR                 366 + PI_BASE_ADDR  // 
#define PI_TSR_F1_OFFSET               16                   // 
#define PI_TSR_F1_WIDTH                8                    // 
#define PI_TSR_F2_ADDR                 370 + PI_BASE_ADDR  // 
#define PI_TSR_F2_OFFSET               0                    // 
#define PI_TSR_F2_WIDTH                8                    // 
#define PI_TSR_WIDTH                   8                    // 
#define PI_TVRCG_DISABLE_F0_ADDR       331 + PI_BASE_ADDR  // 
#define PI_TVRCG_DISABLE_F0_OFFSET     16                   // 
#define PI_TVRCG_DISABLE_F0_WIDTH      10                   // 
#define PI_TVRCG_DISABLE_F1_ADDR       334 + PI_BASE_ADDR  // 
#define PI_TVRCG_DISABLE_F1_OFFSET     0                    // 
#define PI_TVRCG_DISABLE_F1_WIDTH      10                   // 
#define PI_TVRCG_DISABLE_F2_ADDR       336 + PI_BASE_ADDR  // 
#define PI_TVRCG_DISABLE_F2_OFFSET     16                   // 
#define PI_TVRCG_DISABLE_F2_WIDTH      10                   // 
#define PI_TVRCG_DISABLE_WIDTH         10                   // 
#define PI_TVRCG_ENABLE_F0_ADDR        331 + PI_BASE_ADDR  // 
#define PI_TVRCG_ENABLE_F0_OFFSET      0                    // 
#define PI_TVRCG_ENABLE_F0_WIDTH       10                   // 
#define PI_TVRCG_ENABLE_F1_ADDR        333 + PI_BASE_ADDR  // 
#define PI_TVRCG_ENABLE_F1_OFFSET      16                   // 
#define PI_TVRCG_ENABLE_F1_WIDTH       10                   // 
#define PI_TVRCG_ENABLE_F2_ADDR        336 + PI_BASE_ADDR  // 
#define PI_TVRCG_ENABLE_F2_OFFSET      0                    // 
#define PI_TVRCG_ENABLE_F2_WIDTH       10                   // 
#define PI_TVRCG_ENABLE_WIDTH          10                   // 
#define PI_TVREF_LONG_F0_ADDR          330 + PI_BASE_ADDR  // 
#define PI_TVREF_LONG_F0_OFFSET        16                   // 
#define PI_TVREF_LONG_F0_WIDTH         10                   // 
#define PI_TVREF_LONG_F1_ADDR          333 + PI_BASE_ADDR  // 
#define PI_TVREF_LONG_F1_OFFSET        0                    // 
#define PI_TVREF_LONG_F1_WIDTH         10                   // 
#define PI_TVREF_LONG_F2_ADDR          335 + PI_BASE_ADDR  // 
#define PI_TVREF_LONG_F2_OFFSET        16                   // 
#define PI_TVREF_LONG_F2_WIDTH         10                   // 
#define PI_TVREF_LONG_WIDTH            10                   // 
#define PI_TVREF_SHORT_F0_ADDR         330 + PI_BASE_ADDR  // 
#define PI_TVREF_SHORT_F0_OFFSET       0                    // 
#define PI_TVREF_SHORT_F0_WIDTH        10                   // 
#define PI_TVREF_SHORT_F1_ADDR         332 + PI_BASE_ADDR  // 
#define PI_TVREF_SHORT_F1_OFFSET       16                   // 
#define PI_TVREF_SHORT_F1_WIDTH        10                   // 
#define PI_TVREF_SHORT_F2_ADDR         335 + PI_BASE_ADDR  // 
#define PI_TVREF_SHORT_F2_OFFSET       0                    // 
#define PI_TVREF_SHORT_F2_WIDTH        10                   // 
#define PI_TVREF_SHORT_WIDTH           10                   // 
#define PI_TWO_PASS_GATE_WIDTH         1                    // 
#define PI_TWR_F0_ADDR                 361 + PI_BASE_ADDR  // 
#define PI_TWR_F0_OFFSET               8                    // 
#define PI_TWR_F0_WIDTH                8                    // 
#define PI_TWR_F1_ADDR                 364 + PI_BASE_ADDR  // 
#define PI_TWR_F1_OFFSET               24                   // 
#define PI_TWR_F1_WIDTH                8                    // 
#define PI_TWR_F2_ADDR                 368 + PI_BASE_ADDR  // 
#define PI_TWR_F2_OFFSET               8                    // 
#define PI_TWR_F2_WIDTH                8                    // 
#define PI_TWR_TICK_MINUS_ADJ_ADDR     188 + PI_BASE_ADDR  // 
#define PI_TWR_TICK_MINUS_ADJ_OFFSET   16                   // 
#define PI_TWR_TICK_MINUS_ADJ_WIDTH    4                    // 
#define PI_TWR_TICK_PLUS_ADJ_ADDR      188 + PI_BASE_ADDR  // 
#define PI_TWR_TICK_PLUS_ADJ_OFFSET    8                    // 
#define PI_TWR_TICK_PLUS_ADJ_WIDTH     4                    // 
#define PI_TWR_WIDTH                   8                    // 
#define PI_TWTR_F0_ADDR                361 + PI_BASE_ADDR  // 
#define PI_TWTR_F0_OFFSET              0                    // 
#define PI_TWTR_F0_WIDTH               6                    // 
#define PI_TWTR_F1_ADDR                364 + PI_BASE_ADDR  // 
#define PI_TWTR_F1_OFFSET              16                   // 
#define PI_TWTR_F1_WIDTH               6                    // 
#define PI_TWTR_F2_ADDR                368 + PI_BASE_ADDR  // 
#define PI_TWTR_F2_OFFSET              0                    // 
#define PI_TWTR_F2_WIDTH               6                    // 
#define PI_TWTR_TICK_MINUS_ADJ_ADDR    188 + PI_BASE_ADDR  // 
#define PI_TWTR_TICK_MINUS_ADJ_OFFSET  0                    // 
#define PI_TWTR_TICK_MINUS_ADJ_WIDTH   4                    // 
#define PI_TWTR_TICK_PLUS_ADJ_ADDR     187 + PI_BASE_ADDR  // 
#define PI_TWTR_TICK_PLUS_ADJ_OFFSET   24                   // 
#define PI_TWTR_TICK_PLUS_ADJ_WIDTH    4                    // 
#define PI_TWTR_WIDTH                  6                    // 
#define PI_TXP_F0_ADDR                 339 + PI_BASE_ADDR  // 
#define PI_TXP_F0_OFFSET               16                   // 
#define PI_TXP_F0_WIDTH                5                    // 
#define PI_TXP_F1_ADDR                 340 + PI_BASE_ADDR  // 
#define PI_TXP_F1_OFFSET               16                   // 
#define PI_TXP_F1_WIDTH                5                    // 
#define PI_TXP_F2_ADDR                 341 + PI_BASE_ADDR  // 
#define PI_TXP_F2_OFFSET               16                   // 
#define PI_TXP_F2_WIDTH                5                    // 
#define PI_TXP_WIDTH                   5                    // 
#define PI_TXSNR_F0_ADDR               383 + PI_BASE_ADDR  // 
#define PI_TXSNR_F0_OFFSET             0                    // 
#define PI_TXSNR_F0_WIDTH              16                   // 
#define PI_TXSNR_F1_ADDR               388 + PI_BASE_ADDR  // 
#define PI_TXSNR_F1_OFFSET             0                    // 
#define PI_TXSNR_F1_WIDTH              16                   // 
#define PI_TXSNR_F2_ADDR               393 + PI_BASE_ADDR  // 
#define PI_TXSNR_F2_OFFSET             0                    // 
#define PI_TXSNR_F2_WIDTH              16                   // 
#define PI_TXSNR_WIDTH                 16                   // 
#define PI_TXSR_F0_ADDR                377 + PI_BASE_ADDR  // 
#define PI_TXSR_F0_OFFSET              0                    // 
#define PI_TXSR_F0_WIDTH               16                   // 
#define PI_TXSR_F1_ADDR                377 + PI_BASE_ADDR  // 
#define PI_TXSR_F1_OFFSET              16                   // 
#define PI_TXSR_F1_WIDTH               16                   // 
#define PI_TXSR_F2_ADDR                378 + PI_BASE_ADDR  // 
#define PI_TXSR_F2_OFFSET              0                    // 
#define PI_TXSR_F2_WIDTH               16                   // 
#define PI_TXSR_WIDTH                  16                   // 
#define PI_TYPE_WIDTH                  1                    // 
#define PI_TZQCAL_F0_ADDR              394 + PI_BASE_ADDR  // 
#define PI_TZQCAL_F0_OFFSET            16                   // 
#define PI_TZQCAL_F0_WIDTH             12                   // 
#define PI_TZQCAL_F1_ADDR              396 + PI_BASE_ADDR  // 
#define PI_TZQCAL_F1_OFFSET            16                   // 
#define PI_TZQCAL_F1_WIDTH             12                   // 
#define PI_TZQCAL_F2_ADDR              398 + PI_BASE_ADDR  // 
#define PI_TZQCAL_F2_OFFSET            16                   // 
#define PI_TZQCAL_F2_WIDTH             12                   // 
#define PI_TZQCAL_WIDTH                12                   // 
#define PI_TZQLAT_F0_ADDR              395 + PI_BASE_ADDR  // 
#define PI_TZQLAT_F0_OFFSET            0                    // 
#define PI_TZQLAT_F0_WIDTH             7                    // 
#define PI_TZQLAT_F1_ADDR              397 + PI_BASE_ADDR  // 
#define PI_TZQLAT_F1_OFFSET            0                    // 
#define PI_TZQLAT_F1_WIDTH             7                    // 
#define PI_TZQLAT_F2_ADDR              399 + PI_BASE_ADDR  // 
#define PI_TZQLAT_F2_OFFSET            0                    // 
#define PI_TZQLAT_F2_WIDTH             7                    // 
#define PI_TZQLAT_WIDTH                7                    // 
#define PI_UNMAP_CS_ADDR               15 + PI_BASE_ADDR   // 
#define PI_UNMAP_CS_OFFSET             0                    // 
#define PI_UNMAP_CS_WIDTH              1                    // 
#define PI_UNMAP_RESET_ADDR            15 + PI_BASE_ADDR   // 
#define PI_UNMAP_RESET_OFFSET          8                    // 
#define PI_UNMAP_RESET_WIDTH           1                    // 
#define PI_UPDATE_ERROR_BIT            6                    // PI_IRQBIT_6: A DFI update error has occurred. Error information can be found in the UPDATE_ERROR_STATUS parameter.
#define PI_UPDATE_ERROR_STATUS_ADDR    215 + PI_BASE_ADDR  // 
#define PI_UPDATE_ERROR_STATUS_OFFSET  0                    // 
#define PI_UPDATE_ERROR_STATUS_WIDTH   2                    // 
#define PI_USER_DATA_WIDTH             256                  // 
#define PI_USER_DM_WIDTH               32                   // 
#define PI_USER_MASK_WIDTH             32                   // 
#define PI_USER_PATT0_ADDR             73 + PI_BASE_ADDR   // 
#define PI_USER_PATT0_OFFSET           0                    // 
#define PI_USER_PATT0_WIDTH            32                   // 
#define PI_USER_PATT1_ADDR             74 + PI_BASE_ADDR   // 
#define PI_USER_PATT1_OFFSET           0                    // 
#define PI_USER_PATT1_WIDTH            32                   // 
#define PI_USER_PATT2_ADDR             75 + PI_BASE_ADDR   // 
#define PI_USER_PATT2_OFFSET           0                    // 
#define PI_USER_PATT2_WIDTH            32                   // 
#define PI_USER_PATT3_ADDR             76 + PI_BASE_ADDR   // 
#define PI_USER_PATT3_OFFSET           0                    // 
#define PI_USER_PATT3_WIDTH            32                   // 
#define PI_USER_PATT4_ADDR             77 + PI_BASE_ADDR   // 
#define PI_USER_PATT4_OFFSET           0                    // 
#define PI_USER_PATT4_WIDTH            16                   // 
#define PI_USER_PATT_WIDTH             32                   // 
#define PI_VERSION_ADDR                0 + PI_BASE_ADDR    // 
#define PI_VERSION_OFFSET              16                   // 
#define PI_VERSION_WIDTH               16                   // 
#define PI_VRCG_EN_ADDR                14 + PI_BASE_ADDR   // 
#define PI_VRCG_EN_OFFSET              24                   // 
#define PI_VRCG_EN_WIDTH               3                    // 
#define PI_VREF_SET_CLK_ON_ADDR        281 + PI_BASE_ADDR  // 
#define PI_VREF_SET_CLK_ON_OFFSET      16                   // 
#define PI_VREF_SET_CLK_ON_WIDTH       1                    // 
#define PI_WDQ_LEVEL_CLK_ON_ADDR       281 + PI_BASE_ADDR  // 
#define PI_WDQ_LEVEL_CLK_ON_OFFSET     24                   // 
#define PI_WDQ_LEVEL_CLK_ON_WIDTH      1                    // 
#define PI_WDQ_OSC_CODE_WIDTH          4                    // 
#define PI_WDQ_OSC_DELTA_INDEX_F0_ADDR 401 + PI_BASE_ADDR  // 
#define PI_WDQ_OSC_DELTA_INDEX_F0_OFFSET 0                    // 
#define PI_WDQ_OSC_DELTA_INDEX_F0_WIDTH 4                    // 
#define PI_WDQ_OSC_DELTA_INDEX_F1_ADDR 401 + PI_BASE_ADDR  // 
#define PI_WDQ_OSC_DELTA_INDEX_F1_OFFSET 8                    // 
#define PI_WDQ_OSC_DELTA_INDEX_F1_WIDTH 4                    // 
#define PI_WDQ_OSC_DELTA_INDEX_F2_ADDR 401 + PI_BASE_ADDR  // 
#define PI_WDQ_OSC_DELTA_INDEX_F2_OFFSET 16                   // 
#define PI_WDQ_OSC_DELTA_INDEX_F2_WIDTH 4                    // 
#define PI_WDQ_OSC_DELTA_INDEX_WIDTH   4                    // 
#define PI_WDQ_VREF_RANGE_BIT          6                    // 
#define PI_WDQ_VREF_VALUE_WIDTH        6                    // 
#define PI_WDQ_VREF_WIDTH              7                    // 
#define PI_WDQLVL_ADVANCED_EN_F0_ADDR  359 + PI_BASE_ADDR  // 
#define PI_WDQLVL_ADVANCED_EN_F0_OFFSET 16                   // 
#define PI_WDQLVL_ADVANCED_EN_F0_WIDTH 2                    // 
#define PI_WDQLVL_ADVANCED_EN_F1_ADDR  359 + PI_BASE_ADDR  // 
#define PI_WDQLVL_ADVANCED_EN_F1_OFFSET 24                   // 
#define PI_WDQLVL_ADVANCED_EN_F1_WIDTH 2                    // 
#define PI_WDQLVL_ADVANCED_EN_F2_ADDR  360 + PI_BASE_ADDR  // 
#define PI_WDQLVL_ADVANCED_EN_F2_OFFSET 0                    // 
#define PI_WDQLVL_ADVANCED_EN_F2_WIDTH 2                    // 
#define PI_WDQLVL_ADVANCED_EN_WIDTH    2                    // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_0_0_F0_ADDR 135 + PI_BASE_ADDR  // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_0_0_F0_OFFSET 8                    // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_0_0_F0_WIDTH 8                    // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_0_0_F1_ADDR 136 + PI_BASE_ADDR  // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_0_0_F1_OFFSET 0                    // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_0_0_F1_WIDTH 8                    // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_0_0_F2_ADDR 136 + PI_BASE_ADDR  // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_0_0_F2_OFFSET 24                   // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_0_0_F2_WIDTH 8                    // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_0_1_F0_ADDR 146 + PI_BASE_ADDR  // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_0_1_F0_OFFSET 16                   // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_0_1_F0_WIDTH 8                    // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_0_1_F1_ADDR 147 + PI_BASE_ADDR  // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_0_1_F1_OFFSET 16                   // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_0_1_F1_WIDTH 8                    // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_0_1_F2_ADDR 148 + PI_BASE_ADDR  // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_0_1_F2_OFFSET 16                   // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_0_1_F2_WIDTH 8                    // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_1_0_F0_ADDR 137 + PI_BASE_ADDR  // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_1_0_F0_OFFSET 16                   // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_1_0_F0_WIDTH 8                    // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_1_0_F1_ADDR 138 + PI_BASE_ADDR  // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_1_0_F1_OFFSET 16                   // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_1_0_F1_WIDTH 8                    // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_1_0_F2_ADDR 139 + PI_BASE_ADDR  // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_1_0_F2_OFFSET 16                   // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_1_0_F2_WIDTH 8                    // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_1_1_F0_ADDR 149 + PI_BASE_ADDR  // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_1_1_F0_OFFSET 16                   // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_1_1_F0_WIDTH 8                    // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_1_1_F1_ADDR 150 + PI_BASE_ADDR  // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_1_1_F1_OFFSET 16                   // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_1_1_F1_WIDTH 8                    // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_1_1_F2_ADDR 151 + PI_BASE_ADDR  // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_1_1_F2_OFFSET 16                   // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_1_1_F2_WIDTH 8                    // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_2_0_F0_ADDR 140 + PI_BASE_ADDR  // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_2_0_F0_OFFSET 16                   // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_2_0_F0_WIDTH 8                    // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_2_0_F1_ADDR 141 + PI_BASE_ADDR  // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_2_0_F1_OFFSET 16                   // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_2_0_F1_WIDTH 8                    // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_2_0_F2_ADDR 142 + PI_BASE_ADDR  // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_2_0_F2_OFFSET 16                   // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_2_0_F2_WIDTH 8                    // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_2_1_F0_ADDR 152 + PI_BASE_ADDR  // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_2_1_F0_OFFSET 16                   // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_2_1_F0_WIDTH 8                    // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_2_1_F1_ADDR 153 + PI_BASE_ADDR  // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_2_1_F1_OFFSET 16                   // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_2_1_F1_WIDTH 8                    // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_2_1_F2_ADDR 154 + PI_BASE_ADDR  // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_2_1_F2_OFFSET 16                   // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_2_1_F2_WIDTH 8                    // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_3_0_F0_ADDR 143 + PI_BASE_ADDR  // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_3_0_F0_OFFSET 16                   // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_3_0_F0_WIDTH 8                    // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_3_0_F1_ADDR 144 + PI_BASE_ADDR  // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_3_0_F1_OFFSET 16                   // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_3_0_F1_WIDTH 8                    // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_3_0_F2_ADDR 145 + PI_BASE_ADDR  // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_3_0_F2_OFFSET 16                   // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_3_0_F2_WIDTH 8                    // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_3_1_F0_ADDR 155 + PI_BASE_ADDR  // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_3_1_F0_OFFSET 16                   // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_3_1_F0_WIDTH 8                    // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_3_1_F1_ADDR 156 + PI_BASE_ADDR  // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_3_1_F1_OFFSET 16                   // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_3_1_F1_WIDTH 8                    // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_3_1_F2_ADDR 157 + PI_BASE_ADDR  // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_3_1_F2_OFFSET 16                   // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_3_1_F2_WIDTH 8                    // 
#define PI_WDQLVL_BEST_VREF_LOWER_OBS_WIDTH 8                    // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_0_0_F0_ADDR 135 + PI_BASE_ADDR  // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_0_0_F0_OFFSET 16                   // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_0_0_F0_WIDTH 12                   // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_0_0_F1_ADDR 136 + PI_BASE_ADDR  // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_0_0_F1_OFFSET 8                    // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_0_0_F1_WIDTH 12                   // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_0_0_F2_ADDR 137 + PI_BASE_ADDR  // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_0_0_F2_OFFSET 0                    // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_0_0_F2_WIDTH 12                   // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_0_1_F0_ADDR 147 + PI_BASE_ADDR  // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_0_1_F0_OFFSET 0                    // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_0_1_F0_WIDTH 12                   // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_0_1_F1_ADDR 148 + PI_BASE_ADDR  // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_0_1_F1_OFFSET 0                    // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_0_1_F1_WIDTH 12                   // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_0_1_F2_ADDR 149 + PI_BASE_ADDR  // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_0_1_F2_OFFSET 0                    // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_0_1_F2_WIDTH 12                   // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_1_0_F0_ADDR 138 + PI_BASE_ADDR  // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_1_0_F0_OFFSET 0                    // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_1_0_F0_WIDTH 12                   // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_1_0_F1_ADDR 139 + PI_BASE_ADDR  // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_1_0_F1_OFFSET 0                    // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_1_0_F1_WIDTH 12                   // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_1_0_F2_ADDR 140 + PI_BASE_ADDR  // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_1_0_F2_OFFSET 0                    // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_1_0_F2_WIDTH 12                   // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_1_1_F0_ADDR 150 + PI_BASE_ADDR  // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_1_1_F0_OFFSET 0                    // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_1_1_F0_WIDTH 12                   // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_1_1_F1_ADDR 151 + PI_BASE_ADDR  // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_1_1_F1_OFFSET 0                    // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_1_1_F1_WIDTH 12                   // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_1_1_F2_ADDR 152 + PI_BASE_ADDR  // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_1_1_F2_OFFSET 0                    // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_1_1_F2_WIDTH 12                   // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_2_0_F0_ADDR 141 + PI_BASE_ADDR  // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_2_0_F0_OFFSET 0                    // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_2_0_F0_WIDTH 12                   // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_2_0_F1_ADDR 142 + PI_BASE_ADDR  // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_2_0_F1_OFFSET 0                    // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_2_0_F1_WIDTH 12                   // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_2_0_F2_ADDR 143 + PI_BASE_ADDR  // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_2_0_F2_OFFSET 0                    // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_2_0_F2_WIDTH 12                   // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_2_1_F0_ADDR 153 + PI_BASE_ADDR  // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_2_1_F0_OFFSET 0                    // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_2_1_F0_WIDTH 12                   // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_2_1_F1_ADDR 154 + PI_BASE_ADDR  // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_2_1_F1_OFFSET 0                    // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_2_1_F1_WIDTH 12                   // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_2_1_F2_ADDR 155 + PI_BASE_ADDR  // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_2_1_F2_OFFSET 0                    // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_2_1_F2_WIDTH 12                   // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_3_0_F0_ADDR 144 + PI_BASE_ADDR  // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_3_0_F0_OFFSET 0                    // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_3_0_F0_WIDTH 12                   // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_3_0_F1_ADDR 145 + PI_BASE_ADDR  // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_3_0_F1_OFFSET 0                    // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_3_0_F1_WIDTH 12                   // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_3_0_F2_ADDR 146 + PI_BASE_ADDR  // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_3_0_F2_OFFSET 0                    // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_3_0_F2_WIDTH 12                   // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_3_1_F0_ADDR 156 + PI_BASE_ADDR  // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_3_1_F0_OFFSET 0                    // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_3_1_F0_WIDTH 12                   // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_3_1_F1_ADDR 157 + PI_BASE_ADDR  // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_3_1_F1_OFFSET 0                    // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_3_1_F1_WIDTH 12                   // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_3_1_F2_ADDR 158 + PI_BASE_ADDR  // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_3_1_F2_OFFSET 0                    // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_3_1_F2_WIDTH 12                   // 
#define PI_WDQLVL_BEST_VREF_UPPER_OBS_WIDTH 12                   // 
#define PI_WDQLVL_BS_VREF_EN_ADDR      134 + PI_BASE_ADDR  // 
#define PI_WDQLVL_BS_VREF_EN_OFFSET    0                    // 
#define PI_WDQLVL_BS_VREF_EN_WIDTH     1                    // 
#define PI_WDQLVL_BST_NUM_ADDR         65 + PI_BASE_ADDR   // 
#define PI_WDQLVL_BST_NUM_OFFSET       16                   // 
#define PI_WDQLVL_BST_NUM_WIDTH        3                    // 
#define PI_WDQLVL_BYTE_MODE_EN_ADDR    288 + PI_BASE_ADDR  // 
#define PI_WDQLVL_BYTE_MODE_EN_OFFSET  8                    // 
#define PI_WDQLVL_BYTE_MODE_EN_WIDTH   1                    // 
#define PI_WDQLVL_CS_MAP_ADDR          66 + PI_BASE_ADDR   // 
#define PI_WDQLVL_CS_MAP_OFFSET        8                    // 
#define PI_WDQLVL_CS_MAP_WIDTH         4                    // 
#define PI_WDQLVL_CS_SW_ADDR           67 + PI_BASE_ADDR   // 
#define PI_WDQLVL_CS_SW_OFFSET         24                   // 
#define PI_WDQLVL_CS_SW_WIDTH          4                    // 
#define PI_WDQLVL_CWL_DIFF_F0_ADDR     87 + PI_BASE_ADDR   // 
#define PI_WDQLVL_CWL_DIFF_F0_OFFSET   24                   // 
#define PI_WDQLVL_CWL_DIFF_F0_WIDTH    1                    // 
#define PI_WDQLVL_CWL_DIFF_F1_ADDR     88 + PI_BASE_ADDR   // 
#define PI_WDQLVL_CWL_DIFF_F1_OFFSET   8                    // 
#define PI_WDQLVL_CWL_DIFF_F1_WIDTH    1                    // 
#define PI_WDQLVL_CWL_DIFF_F2_ADDR     88 + PI_BASE_ADDR   // 
#define PI_WDQLVL_CWL_DIFF_F2_OFFSET   24                   // 
#define PI_WDQLVL_CWL_DIFF_F2_WIDTH    1                    // 
#define PI_WDQLVL_CWL_DIFF_WIDTH       1                    // 
#define PI_WDQLVL_CWL_F0_ADDR          88 + PI_BASE_ADDR   // 
#define PI_WDQLVL_CWL_F0_OFFSET        0                    // 
#define PI_WDQLVL_CWL_F0_WIDTH         3                    // 
#define PI_WDQLVL_CWL_F1_ADDR          88 + PI_BASE_ADDR   // 
#define PI_WDQLVL_CWL_F1_OFFSET        16                   // 
#define PI_WDQLVL_CWL_F1_WIDTH         3                    // 
#define PI_WDQLVL_CWL_F2_ADDR          89 + PI_BASE_ADDR   // 
#define PI_WDQLVL_CWL_F2_OFFSET        0                    // 
#define PI_WDQLVL_CWL_F2_WIDTH         3                    // 
#define PI_WDQLVL_CWL_WIDTH            3                    // 
#define PI_WDQLVL_DISABLE_DFS_ADDR     71 + PI_BASE_ADDR   // 
#define PI_WDQLVL_DISABLE_DFS_OFFSET   24                   // 
#define PI_WDQLVL_DISABLE_DFS_WIDTH    1                    // 
#define PI_WDQLVL_DM_LEVEL_EN_ADDR     72 + PI_BASE_ADDR   // 
#define PI_WDQLVL_DM_LEVEL_EN_OFFSET   16                   // 
#define PI_WDQLVL_DM_LEVEL_EN_WIDTH    4                    // 
#define PI_WDQLVL_DONE_BIT             25                   // PI_IRQBIT_25: A WDQ training operation has been done.
#define PI_WDQLVL_EN_F0_ADDR           353 + PI_BASE_ADDR  // 
#define PI_WDQLVL_EN_F0_OFFSET         8                    // 
#define PI_WDQLVL_EN_F0_WIDTH          2                    // 
#define PI_WDQLVL_EN_F1_ADDR           355 + PI_BASE_ADDR  // 
#define PI_WDQLVL_EN_F1_OFFSET         24                   // 
#define PI_WDQLVL_EN_F1_WIDTH          2                    // 
#define PI_WDQLVL_EN_F2_ADDR           358 + PI_BASE_ADDR  // 
#define PI_WDQLVL_EN_F2_OFFSET         8                    // 
#define PI_WDQLVL_EN_F2_WIDTH          2                    // 
#define PI_WDQLVL_EN_WIDTH             2                    // 
#define PI_WDQLVL_ENTRY_SEQ_0_ADDR     752 + PI_BASE_ADDR  // 
#define PI_WDQLVL_ENTRY_SEQ_0_OFFSET   0                    // 
#define PI_WDQLVL_ENTRY_SEQ_0_WIDTH    31                   // 
#define PI_WDQLVL_ENTRY_SEQ_1_ADDR     753 + PI_BASE_ADDR  // 
#define PI_WDQLVL_ENTRY_SEQ_1_OFFSET   0                    // 
#define PI_WDQLVL_ENTRY_SEQ_1_WIDTH    31                   // 
#define PI_WDQLVL_ENTRY_SEQ_2_ADDR     754 + PI_BASE_ADDR  // 
#define PI_WDQLVL_ENTRY_SEQ_2_OFFSET   0                    // 
#define PI_WDQLVL_ENTRY_SEQ_2_WIDTH    31                   // 
#define PI_WDQLVL_ENTRY_SEQ_3_ADDR     755 + PI_BASE_ADDR  // 
#define PI_WDQLVL_ENTRY_SEQ_3_OFFSET   0                    // 
#define PI_WDQLVL_ENTRY_SEQ_3_WIDTH    31                   // 
#define PI_WDQLVL_ENTRY_SEQ_4_ADDR     756 + PI_BASE_ADDR  // 
#define PI_WDQLVL_ENTRY_SEQ_4_OFFSET   0                    // 
#define PI_WDQLVL_ENTRY_SEQ_4_WIDTH    31                   // 
#define PI_WDQLVL_ENTRY_SEQ_5_ADDR     757 + PI_BASE_ADDR  // 
#define PI_WDQLVL_ENTRY_SEQ_5_OFFSET   0                    // 
#define PI_WDQLVL_ENTRY_SEQ_5_WIDTH    31                   // 
#define PI_WDQLVL_ENTRY_SEQ_6_ADDR     758 + PI_BASE_ADDR  // 
#define PI_WDQLVL_ENTRY_SEQ_6_OFFSET   0                    // 
#define PI_WDQLVL_ENTRY_SEQ_6_WIDTH    31                   // 
#define PI_WDQLVL_ENTRY_SEQ_7_ADDR     759 + PI_BASE_ADDR  // 
#define PI_WDQLVL_ENTRY_SEQ_7_OFFSET   0                    // 
#define PI_WDQLVL_ENTRY_SEQ_7_WIDTH    31                   // 
#define PI_WDQLVL_ENTRY_SEQ_8_ADDR     760 + PI_BASE_ADDR  // 
#define PI_WDQLVL_ENTRY_SEQ_8_OFFSET   0                    // 
#define PI_WDQLVL_ENTRY_SEQ_8_WIDTH    31                   // 
#define PI_WDQLVL_ENTRY_SEQ_9_ADDR     761 + PI_BASE_ADDR  // 
#define PI_WDQLVL_ENTRY_SEQ_9_OFFSET   0                    // 
#define PI_WDQLVL_ENTRY_SEQ_9_WIDTH    31                   // 
#define PI_WDQLVL_ENTRY_SEQ_10_ADDR    762 + PI_BASE_ADDR  // 
#define PI_WDQLVL_ENTRY_SEQ_10_OFFSET  0                    // 
#define PI_WDQLVL_ENTRY_SEQ_10_WIDTH   31                   // 
#define PI_WDQLVL_ENTRY_SEQ_11_ADDR    763 + PI_BASE_ADDR  // 
#define PI_WDQLVL_ENTRY_SEQ_11_OFFSET  0                    // 
#define PI_WDQLVL_ENTRY_SEQ_11_WIDTH   31                   // 
#define PI_WDQLVL_ENTRY_SEQ_12_ADDR    764 + PI_BASE_ADDR  // 
#define PI_WDQLVL_ENTRY_SEQ_12_OFFSET  0                    // 
#define PI_WDQLVL_ENTRY_SEQ_12_WIDTH   31                   // 
#define PI_WDQLVL_ENTRY_SEQ_13_ADDR    765 + PI_BASE_ADDR  // 
#define PI_WDQLVL_ENTRY_SEQ_13_OFFSET  0                    // 
#define PI_WDQLVL_ENTRY_SEQ_13_WIDTH   31                   // 
#define PI_WDQLVL_ENTRY_SEQ_14_ADDR    766 + PI_BASE_ADDR  // 
#define PI_WDQLVL_ENTRY_SEQ_14_OFFSET  0                    // 
#define PI_WDQLVL_ENTRY_SEQ_14_WIDTH   31                   // 
#define PI_WDQLVL_ENTRY_SEQ_15_ADDR    767 + PI_BASE_ADDR  // 
#define PI_WDQLVL_ENTRY_SEQ_15_OFFSET  0                    // 
#define PI_WDQLVL_ENTRY_SEQ_15_WIDTH   31                   // 
#define PI_WDQLVL_ENTRY_SEQ_16_ADDR    768 + PI_BASE_ADDR  // 
#define PI_WDQLVL_ENTRY_SEQ_16_OFFSET  0                    // 
#define PI_WDQLVL_ENTRY_SEQ_16_WIDTH   31                   // 
#define PI_WDQLVL_ENTRY_SEQ_17_ADDR    769 + PI_BASE_ADDR  // 
#define PI_WDQLVL_ENTRY_SEQ_17_OFFSET  0                    // 
#define PI_WDQLVL_ENTRY_SEQ_17_WIDTH   31                   // 
#define PI_WDQLVL_ENTRY_SEQ_18_ADDR    770 + PI_BASE_ADDR  // 
#define PI_WDQLVL_ENTRY_SEQ_18_OFFSET  0                    // 
#define PI_WDQLVL_ENTRY_SEQ_18_WIDTH   31                   // 
#define PI_WDQLVL_ENTRY_SEQ_19_ADDR    771 + PI_BASE_ADDR  // 
#define PI_WDQLVL_ENTRY_SEQ_19_OFFSET  0                    // 
#define PI_WDQLVL_ENTRY_SEQ_19_WIDTH   31                   // 
#define PI_WDQLVL_ENTRY_SEQ_20_ADDR    772 + PI_BASE_ADDR  // 
#define PI_WDQLVL_ENTRY_SEQ_20_OFFSET  0                    // 
#define PI_WDQLVL_ENTRY_SEQ_20_WIDTH   31                   // 
#define PI_WDQLVL_ENTRY_SEQ_21_ADDR    773 + PI_BASE_ADDR  // 
#define PI_WDQLVL_ENTRY_SEQ_21_OFFSET  0                    // 
#define PI_WDQLVL_ENTRY_SEQ_21_WIDTH   31                   // 
#define PI_WDQLVL_ENTRY_SEQ_22_ADDR    774 + PI_BASE_ADDR  // 
#define PI_WDQLVL_ENTRY_SEQ_22_OFFSET  0                    // 
#define PI_WDQLVL_ENTRY_SEQ_22_WIDTH   31                   // 
#define PI_WDQLVL_ENTRY_SEQ_23_ADDR    775 + PI_BASE_ADDR  // 
#define PI_WDQLVL_ENTRY_SEQ_23_OFFSET  0                    // 
#define PI_WDQLVL_ENTRY_SEQ_23_WIDTH   31                   // 
#define PI_WDQLVL_ERROR_BIT            5                    // PI_IRQBIT_5: A WDQ training error has occurred. Error information can be found in the WDQLVL_ERROR_STATUS parameter.
#define PI_WDQLVL_ERROR_STATUS_ADDR    72 + PI_BASE_ADDR   // 
#define PI_WDQLVL_ERROR_STATUS_OFFSET  0                    // 
#define PI_WDQLVL_ERROR_STATUS_WIDTH   2                    // 
#define PI_WDQLVL_EXIT_SEQ_0_ADDR      776 + PI_BASE_ADDR  // 
#define PI_WDQLVL_EXIT_SEQ_0_OFFSET    0                    // 
#define PI_WDQLVL_EXIT_SEQ_0_WIDTH     28                   // 
#define PI_WDQLVL_EXIT_SEQ_1_ADDR      777 + PI_BASE_ADDR  // 
#define PI_WDQLVL_EXIT_SEQ_1_OFFSET    0                    // 
#define PI_WDQLVL_EXIT_SEQ_1_WIDTH     28                   // 
#define PI_WDQLVL_EXIT_SEQ_2_ADDR      778 + PI_BASE_ADDR  // 
#define PI_WDQLVL_EXIT_SEQ_2_OFFSET    0                    // 
#define PI_WDQLVL_EXIT_SEQ_2_WIDTH     28                   // 
#define PI_WDQLVL_EXIT_SEQ_3_ADDR      779 + PI_BASE_ADDR  // 
#define PI_WDQLVL_EXIT_SEQ_3_OFFSET    0                    // 
#define PI_WDQLVL_EXIT_SEQ_3_WIDTH     28                   // 
#define PI_WDQLVL_EXIT_SEQ_4_ADDR      780 + PI_BASE_ADDR  // 
#define PI_WDQLVL_EXIT_SEQ_4_OFFSET    0                    // 
#define PI_WDQLVL_EXIT_SEQ_4_WIDTH     28                   // 
#define PI_WDQLVL_EXIT_SEQ_5_ADDR      781 + PI_BASE_ADDR  // 
#define PI_WDQLVL_EXIT_SEQ_5_OFFSET    0                    // 
#define PI_WDQLVL_EXIT_SEQ_5_WIDTH     28                   // 
#define PI_WDQLVL_EXIT_SEQ_6_ADDR      782 + PI_BASE_ADDR  // 
#define PI_WDQLVL_EXIT_SEQ_6_OFFSET    0                    // 
#define PI_WDQLVL_EXIT_SEQ_6_WIDTH     28                   // 
#define PI_WDQLVL_EXIT_SEQ_7_ADDR      783 + PI_BASE_ADDR  // 
#define PI_WDQLVL_EXIT_SEQ_7_OFFSET    0                    // 
#define PI_WDQLVL_EXIT_SEQ_7_WIDTH     28                   // 
#define PI_WDQLVL_EXIT_SEQ_8_ADDR      784 + PI_BASE_ADDR  // 
#define PI_WDQLVL_EXIT_SEQ_8_OFFSET    0                    // 
#define PI_WDQLVL_EXIT_SEQ_8_WIDTH     28                   // 
#define PI_WDQLVL_FINAL_VREF_OFFSET_F0_ADDR 134 + PI_BASE_ADDR  // 
#define PI_WDQLVL_FINAL_VREF_OFFSET_F0_OFFSET 16                   // 
#define PI_WDQLVL_FINAL_VREF_OFFSET_F0_WIDTH 4                    // 
#define PI_WDQLVL_FINAL_VREF_OFFSET_F1_ADDR 134 + PI_BASE_ADDR  // 
#define PI_WDQLVL_FINAL_VREF_OFFSET_F1_OFFSET 24                   // 
#define PI_WDQLVL_FINAL_VREF_OFFSET_F1_WIDTH 4                    // 
#define PI_WDQLVL_FINAL_VREF_OFFSET_F2_ADDR 135 + PI_BASE_ADDR  // 
#define PI_WDQLVL_FINAL_VREF_OFFSET_F2_OFFSET 0                    // 
#define PI_WDQLVL_FINAL_VREF_OFFSET_F2_WIDTH 4                    // 
#define PI_WDQLVL_FINAL_VREF_OFFSET_WIDTH 4                    // 
#define PI_WDQLVL_FTRANS_SEQ_0_ADDR    854 + PI_BASE_ADDR  // 
#define PI_WDQLVL_FTRANS_SEQ_0_OFFSET  0                    // 
#define PI_WDQLVL_FTRANS_SEQ_0_WIDTH   29                   // 
#define PI_WDQLVL_FTRANS_SEQ_1_ADDR    855 + PI_BASE_ADDR  // 
#define PI_WDQLVL_FTRANS_SEQ_1_OFFSET  0                    // 
#define PI_WDQLVL_FTRANS_SEQ_1_WIDTH   29                   // 
#define PI_WDQLVL_FTRANS_SEQ_2_ADDR    856 + PI_BASE_ADDR  // 
#define PI_WDQLVL_FTRANS_SEQ_2_OFFSET  0                    // 
#define PI_WDQLVL_FTRANS_SEQ_2_WIDTH   29                   // 
#define PI_WDQLVL_FTRANS_SEQ_3_ADDR    857 + PI_BASE_ADDR  // 
#define PI_WDQLVL_FTRANS_SEQ_3_OFFSET  0                    // 
#define PI_WDQLVL_FTRANS_SEQ_3_WIDTH   29                   // 
#define PI_WDQLVL_FTRANS_SEQ_4_ADDR    858 + PI_BASE_ADDR  // 
#define PI_WDQLVL_FTRANS_SEQ_4_OFFSET  0                    // 
#define PI_WDQLVL_FTRANS_SEQ_4_WIDTH   29                   // 
#define PI_WDQLVL_FTRANS_SEQ_5_ADDR    859 + PI_BASE_ADDR  // 
#define PI_WDQLVL_FTRANS_SEQ_5_OFFSET  0                    // 
#define PI_WDQLVL_FTRANS_SEQ_5_WIDTH   29                   // 
#define PI_WDQLVL_INTER0_SEQ_0_ADDR    720 + PI_BASE_ADDR  // 
#define PI_WDQLVL_INTER0_SEQ_0_OFFSET  0                    // 
#define PI_WDQLVL_INTER0_SEQ_0_WIDTH   27                   // 
#define PI_WDQLVL_INTER0_SEQ_1_ADDR    721 + PI_BASE_ADDR  // 
#define PI_WDQLVL_INTER0_SEQ_1_OFFSET  0                    // 
#define PI_WDQLVL_INTER0_SEQ_1_WIDTH   27                   // 
#define PI_WDQLVL_INTER0_SEQ_2_ADDR    722 + PI_BASE_ADDR  // 
#define PI_WDQLVL_INTER0_SEQ_2_OFFSET  0                    // 
#define PI_WDQLVL_INTER0_SEQ_2_WIDTH   27                   // 
#define PI_WDQLVL_INTER0_SEQ_3_ADDR    723 + PI_BASE_ADDR  // 
#define PI_WDQLVL_INTER0_SEQ_3_OFFSET  0                    // 
#define PI_WDQLVL_INTER0_SEQ_3_WIDTH   27                   // 
#define PI_WDQLVL_INTER0_SEQ_4_ADDR    724 + PI_BASE_ADDR  // 
#define PI_WDQLVL_INTER0_SEQ_4_OFFSET  0                    // 
#define PI_WDQLVL_INTER0_SEQ_4_WIDTH   27                   // 
#define PI_WDQLVL_INTER0_SEQ_5_ADDR    725 + PI_BASE_ADDR  // 
#define PI_WDQLVL_INTER0_SEQ_5_OFFSET  0                    // 
#define PI_WDQLVL_INTER0_SEQ_5_WIDTH   27                   // 
#define PI_WDQLVL_INTER0_SEQ_6_ADDR    726 + PI_BASE_ADDR  // 
#define PI_WDQLVL_INTER0_SEQ_6_OFFSET  0                    // 
#define PI_WDQLVL_INTER0_SEQ_6_WIDTH   27                   // 
#define PI_WDQLVL_INTER0_SEQ_7_ADDR    727 + PI_BASE_ADDR  // 
#define PI_WDQLVL_INTER0_SEQ_7_OFFSET  0                    // 
#define PI_WDQLVL_INTER0_SEQ_7_WIDTH   27                   // 
#define PI_WDQLVL_INTER0_SEQ_8_ADDR    728 + PI_BASE_ADDR  // 
#define PI_WDQLVL_INTER0_SEQ_8_OFFSET  0                    // 
#define PI_WDQLVL_INTER0_SEQ_8_WIDTH   27                   // 
#define PI_WDQLVL_INTER0_SEQ_9_ADDR    729 + PI_BASE_ADDR  // 
#define PI_WDQLVL_INTER0_SEQ_9_OFFSET  0                    // 
#define PI_WDQLVL_INTER0_SEQ_9_WIDTH   27                   // 
#define PI_WDQLVL_INTER0_SEQ_10_ADDR   730 + PI_BASE_ADDR  // 
#define PI_WDQLVL_INTER0_SEQ_10_OFFSET 0                    // 
#define PI_WDQLVL_INTER0_SEQ_10_WIDTH  27                   // 
#define PI_WDQLVL_INTER0_SEQ_11_ADDR   731 + PI_BASE_ADDR  // 
#define PI_WDQLVL_INTER0_SEQ_11_OFFSET 0                    // 
#define PI_WDQLVL_INTER0_SEQ_11_WIDTH  27                   // 
#define PI_WDQLVL_INTER0_SEQ_12_ADDR   732 + PI_BASE_ADDR  // 
#define PI_WDQLVL_INTER0_SEQ_12_OFFSET 0                    // 
#define PI_WDQLVL_INTER0_SEQ_12_WIDTH  27                   // 
#define PI_WDQLVL_INTER0_SEQ_13_ADDR   733 + PI_BASE_ADDR  // 
#define PI_WDQLVL_INTER0_SEQ_13_OFFSET 0                    // 
#define PI_WDQLVL_INTER0_SEQ_13_WIDTH  27                   // 
#define PI_WDQLVL_INTER0_SEQ_14_ADDR   734 + PI_BASE_ADDR  // 
#define PI_WDQLVL_INTER0_SEQ_14_OFFSET 0                    // 
#define PI_WDQLVL_INTER0_SEQ_14_WIDTH  27                   // 
#define PI_WDQLVL_INTER0_SEQ_15_ADDR   735 + PI_BASE_ADDR  // 
#define PI_WDQLVL_INTER0_SEQ_15_OFFSET 0                    // 
#define PI_WDQLVL_INTER0_SEQ_15_WIDTH  27                   // 
#define PI_WDQLVL_INTER1_SEQ_0_ADDR    736 + PI_BASE_ADDR  // 
#define PI_WDQLVL_INTER1_SEQ_0_OFFSET  0                    // 
#define PI_WDQLVL_INTER1_SEQ_0_WIDTH   27                   // 
#define PI_WDQLVL_INTER1_SEQ_1_ADDR    737 + PI_BASE_ADDR  // 
#define PI_WDQLVL_INTER1_SEQ_1_OFFSET  0                    // 
#define PI_WDQLVL_INTER1_SEQ_1_WIDTH   27                   // 
#define PI_WDQLVL_INTER1_SEQ_2_ADDR    738 + PI_BASE_ADDR  // 
#define PI_WDQLVL_INTER1_SEQ_2_OFFSET  0                    // 
#define PI_WDQLVL_INTER1_SEQ_2_WIDTH   27                   // 
#define PI_WDQLVL_INTER1_SEQ_3_ADDR    739 + PI_BASE_ADDR  // 
#define PI_WDQLVL_INTER1_SEQ_3_OFFSET  0                    // 
#define PI_WDQLVL_INTER1_SEQ_3_WIDTH   27                   // 
#define PI_WDQLVL_INTER1_SEQ_4_ADDR    740 + PI_BASE_ADDR  // 
#define PI_WDQLVL_INTER1_SEQ_4_OFFSET  0                    // 
#define PI_WDQLVL_INTER1_SEQ_4_WIDTH   27                   // 
#define PI_WDQLVL_INTER1_SEQ_5_ADDR    741 + PI_BASE_ADDR  // 
#define PI_WDQLVL_INTER1_SEQ_5_OFFSET  0                    // 
#define PI_WDQLVL_INTER1_SEQ_5_WIDTH   27                   // 
#define PI_WDQLVL_INTER1_SEQ_6_ADDR    742 + PI_BASE_ADDR  // 
#define PI_WDQLVL_INTER1_SEQ_6_OFFSET  0                    // 
#define PI_WDQLVL_INTER1_SEQ_6_WIDTH   27                   // 
#define PI_WDQLVL_INTER1_SEQ_7_ADDR    743 + PI_BASE_ADDR  // 
#define PI_WDQLVL_INTER1_SEQ_7_OFFSET  0                    // 
#define PI_WDQLVL_INTER1_SEQ_7_WIDTH   27                   // 
#define PI_WDQLVL_INTER1_SEQ_8_ADDR    744 + PI_BASE_ADDR  // 
#define PI_WDQLVL_INTER1_SEQ_8_OFFSET  0                    // 
#define PI_WDQLVL_INTER1_SEQ_8_WIDTH   27                   // 
#define PI_WDQLVL_INTER1_SEQ_9_ADDR    745 + PI_BASE_ADDR  // 
#define PI_WDQLVL_INTER1_SEQ_9_OFFSET  0                    // 
#define PI_WDQLVL_INTER1_SEQ_9_WIDTH   27                   // 
#define PI_WDQLVL_INTER1_SEQ_10_ADDR   746 + PI_BASE_ADDR  // 
#define PI_WDQLVL_INTER1_SEQ_10_OFFSET 0                    // 
#define PI_WDQLVL_INTER1_SEQ_10_WIDTH  27                   // 
#define PI_WDQLVL_INTER1_SEQ_11_ADDR   747 + PI_BASE_ADDR  // 
#define PI_WDQLVL_INTER1_SEQ_11_OFFSET 0                    // 
#define PI_WDQLVL_INTER1_SEQ_11_WIDTH  27                   // 
#define PI_WDQLVL_INTER1_SEQ_12_ADDR   748 + PI_BASE_ADDR  // 
#define PI_WDQLVL_INTER1_SEQ_12_OFFSET 0                    // 
#define PI_WDQLVL_INTER1_SEQ_12_WIDTH  27                   // 
#define PI_WDQLVL_INTER1_SEQ_13_ADDR   749 + PI_BASE_ADDR  // 
#define PI_WDQLVL_INTER1_SEQ_13_OFFSET 0                    // 
#define PI_WDQLVL_INTER1_SEQ_13_WIDTH  27                   // 
#define PI_WDQLVL_INTER1_SEQ_14_ADDR   750 + PI_BASE_ADDR  // 
#define PI_WDQLVL_INTER1_SEQ_14_OFFSET 0                    // 
#define PI_WDQLVL_INTER1_SEQ_14_WIDTH  27                   // 
#define PI_WDQLVL_INTER1_SEQ_15_ADDR   751 + PI_BASE_ADDR  // 
#define PI_WDQLVL_INTER1_SEQ_15_OFFSET 0                    // 
#define PI_WDQLVL_INTER1_SEQ_15_WIDTH  27                   // 
#define PI_WDQLVL_INTERVAL_ADDR        71 + PI_BASE_ADDR   // 
#define PI_WDQLVL_INTERVAL_OFFSET      0                    // 
#define PI_WDQLVL_INTERVAL_WIDTH       16                   // 
#define PI_WDQLVL_NEED_SAVE_RESTORE_ADDR 72 + PI_BASE_ADDR   // 
#define PI_WDQLVL_NEED_SAVE_RESTORE_OFFSET 8                    // 
#define PI_WDQLVL_NEED_SAVE_RESTORE_WIDTH 2                    // 
#define PI_WDQLVL_NTP_VREF_START_POINT_ADDR 350 + PI_BASE_ADDR  // 
#define PI_WDQLVL_NTP_VREF_START_POINT_OFFSET 16                   // 
#define PI_WDQLVL_NTP_VREF_START_POINT_WIDTH 7                    // 
#define PI_WDQLVL_NTP_VREF_STEPSIZE_ADDR 351 + PI_BASE_ADDR  // 
#define PI_WDQLVL_NTP_VREF_STEPSIZE_OFFSET 0                    // 
#define PI_WDQLVL_NTP_VREF_STEPSIZE_WIDTH 5                    // 
#define PI_WDQLVL_NTP_VREF_STOP_POINT_ADDR 350 + PI_BASE_ADDR  // 
#define PI_WDQLVL_NTP_VREF_STOP_POINT_OFFSET 24                   // 
#define PI_WDQLVL_NTP_VREF_STOP_POINT_WIDTH 7                    // 
#define PI_WDQLVL_ON_SREF_EXIT_ADDR    71 + PI_BASE_ADDR   // 
#define PI_WDQLVL_ON_SREF_EXIT_OFFSET  16                   // 
#define PI_WDQLVL_ON_SREF_EXIT_WIDTH   1                    // 
#define PI_WDQLVL_OSC_EN_ADDR          120 + PI_BASE_ADDR  // 
#define PI_WDQLVL_OSC_EN_OFFSET        24                   // 
#define PI_WDQLVL_OSC_EN_WIDTH         1                    // 
#define PI_WDQLVL_OSC_SEQ_0_ADDR       872 + PI_BASE_ADDR  // 
#define PI_WDQLVL_OSC_SEQ_0_OFFSET     0                    // 
#define PI_WDQLVL_OSC_SEQ_0_WIDTH      27                   // 
#define PI_WDQLVL_OSC_SEQ_1_ADDR       873 + PI_BASE_ADDR  // 
#define PI_WDQLVL_OSC_SEQ_1_OFFSET     0                    // 
#define PI_WDQLVL_OSC_SEQ_1_WIDTH      27                   // 
#define PI_WDQLVL_OSC_SEQ_2_ADDR       874 + PI_BASE_ADDR  // 
#define PI_WDQLVL_OSC_SEQ_2_OFFSET     0                    // 
#define PI_WDQLVL_OSC_SEQ_2_WIDTH      27                   // 
#define PI_WDQLVL_OSC_SEQ_3_ADDR       875 + PI_BASE_ADDR  // 
#define PI_WDQLVL_OSC_SEQ_3_OFFSET     0                    // 
#define PI_WDQLVL_OSC_SEQ_3_WIDTH      27                   // 
#define PI_WDQLVL_PERIODIC_ADDR        67 + PI_BASE_ADDR   // 
#define PI_WDQLVL_PERIODIC_NUM_ADDR    67 + PI_BASE_ADDR   // 
#define PI_WDQLVL_PERIODIC_NUM_OFFSET  8                    // 
#define PI_WDQLVL_PERIODIC_NUM_WIDTH   8                    // 
#define PI_WDQLVL_PERIODIC_OFFSET      0                    // 
#define PI_WDQLVL_PERIODIC_WIDTH       1                    // 
#define PI_WDQLVL_PREP_SEQ_0_ADDR      830 + PI_BASE_ADDR  // 
#define PI_WDQLVL_PREP_SEQ_0_OFFSET    0                    // 
#define PI_WDQLVL_PREP_SEQ_0_WIDTH     27                   // 
#define PI_WDQLVL_PREP_SEQ_1_ADDR      831 + PI_BASE_ADDR  // 
#define PI_WDQLVL_PREP_SEQ_1_OFFSET    0                    // 
#define PI_WDQLVL_PREP_SEQ_1_WIDTH     27                   // 
#define PI_WDQLVL_PREP_SEQ_2_ADDR      832 + PI_BASE_ADDR  // 
#define PI_WDQLVL_PREP_SEQ_2_OFFSET    0                    // 
#define PI_WDQLVL_PREP_SEQ_2_WIDTH     27                   // 
#define PI_WDQLVL_PREP_SEQ_3_ADDR      833 + PI_BASE_ADDR  // 
#define PI_WDQLVL_PREP_SEQ_3_OFFSET    0                    // 
#define PI_WDQLVL_PREP_SEQ_3_WIDTH     27                   // 
#define PI_WDQLVL_PREP_SEQ_4_ADDR      834 + PI_BASE_ADDR  // 
#define PI_WDQLVL_PREP_SEQ_4_OFFSET    0                    // 
#define PI_WDQLVL_PREP_SEQ_4_WIDTH     27                   // 
#define PI_WDQLVL_PREP_SEQ_5_ADDR      835 + PI_BASE_ADDR  // 
#define PI_WDQLVL_PREP_SEQ_5_OFFSET    0                    // 
#define PI_WDQLVL_PREP_SEQ_5_WIDTH     27                   // 
#define PI_WDQLVL_PREP_SEQ_6_ADDR      836 + PI_BASE_ADDR  // 
#define PI_WDQLVL_PREP_SEQ_6_OFFSET    0                    // 
#define PI_WDQLVL_PREP_SEQ_6_WIDTH     27                   // 
#define PI_WDQLVL_PREP_SEQ_7_ADDR      837 + PI_BASE_ADDR  // 
#define PI_WDQLVL_PREP_SEQ_7_OFFSET    0                    // 
#define PI_WDQLVL_PREP_SEQ_7_WIDTH     27                   // 
#define PI_WDQLVL_PREP_SEQ_8_ADDR      838 + PI_BASE_ADDR  // 
#define PI_WDQLVL_PREP_SEQ_8_OFFSET    0                    // 
#define PI_WDQLVL_PREP_SEQ_8_WIDTH     27                   // 
#define PI_WDQLVL_PREP_SEQ_9_ADDR      839 + PI_BASE_ADDR  // 
#define PI_WDQLVL_PREP_SEQ_9_OFFSET    0                    // 
#define PI_WDQLVL_PREP_SEQ_9_WIDTH     27                   // 
#define PI_WDQLVL_PREP_SEQ_10_ADDR     840 + PI_BASE_ADDR  // 
#define PI_WDQLVL_PREP_SEQ_10_OFFSET   0                    // 
#define PI_WDQLVL_PREP_SEQ_10_WIDTH    27                   // 
#define PI_WDQLVL_PREP_SEQ_11_ADDR     841 + PI_BASE_ADDR  // 
#define PI_WDQLVL_PREP_SEQ_11_OFFSET   0                    // 
#define PI_WDQLVL_PREP_SEQ_11_WIDTH    27                   // 
#define PI_WDQLVL_PREP_SEQ_12_ADDR     842 + PI_BASE_ADDR  // 
#define PI_WDQLVL_PREP_SEQ_12_OFFSET   0                    // 
#define PI_WDQLVL_PREP_SEQ_12_WIDTH    27                   // 
#define PI_WDQLVL_PREP_SEQ_13_ADDR     843 + PI_BASE_ADDR  // 
#define PI_WDQLVL_PREP_SEQ_13_OFFSET   0                    // 
#define PI_WDQLVL_PREP_SEQ_13_WIDTH    27                   // 
#define PI_WDQLVL_PREP_SEQ_14_ADDR     844 + PI_BASE_ADDR  // 
#define PI_WDQLVL_PREP_SEQ_14_OFFSET   0                    // 
#define PI_WDQLVL_PREP_SEQ_14_WIDTH    27                   // 
#define PI_WDQLVL_PREP_SEQ_15_ADDR     845 + PI_BASE_ADDR  // 
#define PI_WDQLVL_PREP_SEQ_15_OFFSET   0                    // 
#define PI_WDQLVL_PREP_SEQ_15_WIDTH    27                   // 
#define PI_WDQLVL_RECOVERY_SEQ_0_ADDR  846 + PI_BASE_ADDR  // 
#define PI_WDQLVL_RECOVERY_SEQ_0_OFFSET 0                    // 
#define PI_WDQLVL_RECOVERY_SEQ_0_WIDTH 27                   // 
#define PI_WDQLVL_RECOVERY_SEQ_1_ADDR  847 + PI_BASE_ADDR  // 
#define PI_WDQLVL_RECOVERY_SEQ_1_OFFSET 0                    // 
#define PI_WDQLVL_RECOVERY_SEQ_1_WIDTH 27                   // 
#define PI_WDQLVL_RECOVERY_SEQ_2_ADDR  848 + PI_BASE_ADDR  // 
#define PI_WDQLVL_RECOVERY_SEQ_2_OFFSET 0                    // 
#define PI_WDQLVL_RECOVERY_SEQ_2_WIDTH 27                   // 
#define PI_WDQLVL_RECOVERY_SEQ_3_ADDR  849 + PI_BASE_ADDR  // 
#define PI_WDQLVL_RECOVERY_SEQ_3_OFFSET 0                    // 
#define PI_WDQLVL_RECOVERY_SEQ_3_WIDTH 27                   // 
#define PI_WDQLVL_RECOVERY_SEQ_4_ADDR  850 + PI_BASE_ADDR  // 
#define PI_WDQLVL_RECOVERY_SEQ_4_OFFSET 0                    // 
#define PI_WDQLVL_RECOVERY_SEQ_4_WIDTH 27                   // 
#define PI_WDQLVL_RECOVERY_SEQ_5_ADDR  851 + PI_BASE_ADDR  // 
#define PI_WDQLVL_RECOVERY_SEQ_5_OFFSET 0                    // 
#define PI_WDQLVL_RECOVERY_SEQ_5_WIDTH 27                   // 
#define PI_WDQLVL_RECOVERY_SEQ_6_ADDR  852 + PI_BASE_ADDR  // 
#define PI_WDQLVL_RECOVERY_SEQ_6_OFFSET 0                    // 
#define PI_WDQLVL_RECOVERY_SEQ_6_WIDTH 27                   // 
#define PI_WDQLVL_RECOVERY_SEQ_7_ADDR  853 + PI_BASE_ADDR  // 
#define PI_WDQLVL_RECOVERY_SEQ_7_OFFSET 0                    // 
#define PI_WDQLVL_RECOVERY_SEQ_7_WIDTH 27                   // 
#define PI_WDQLVL_REQ_ADDR             67 + PI_BASE_ADDR   // 
#define PI_WDQLVL_REQ_BIT              11                   // PI_IRQBIT_11: A WDQ training operation has been requested.
#define PI_WDQLVL_REQ_OFFSET           16                   // 
#define PI_WDQLVL_REQ_WIDTH            1                    // 
#define PI_WDQLVL_RESP_MASK_ADDR       65 + PI_BASE_ADDR   // 
#define PI_WDQLVL_RESP_MASK_OFFSET     24                   // 
#define PI_WDQLVL_RESP_MASK_WIDTH      4                    // 
#define PI_WDQLVL_ROTATE_ADDR          66 + PI_BASE_ADDR   // 
#define PI_WDQLVL_ROTATE_OFFSET        0                    // 
#define PI_WDQLVL_ROTATE_WIDTH         1                    // 
#define PI_WDQLVL_SEQ_MODE_ADDR        512 + PI_BASE_ADDR  // 
#define PI_WDQLVL_SEQ_MODE_OFFSET      16                   // 
#define PI_WDQLVL_SEQ_MODE_WIDTH       2                    // 
#define PI_WDQLVL_TRAIN_SEQ_0_ADDR     785 + PI_BASE_ADDR  // 
#define PI_WDQLVL_TRAIN_SEQ_0_OFFSET   0                    // 
#define PI_WDQLVL_TRAIN_SEQ_0_WIDTH    31                   // 
#define PI_WDQLVL_TRAIN_SEQ_1_ADDR     786 + PI_BASE_ADDR  // 
#define PI_WDQLVL_TRAIN_SEQ_1_OFFSET   0                    // 
#define PI_WDQLVL_TRAIN_SEQ_1_WIDTH    31                   // 
#define PI_WDQLVL_TRAIN_SEQ_2_ADDR     787 + PI_BASE_ADDR  // 
#define PI_WDQLVL_TRAIN_SEQ_2_OFFSET   0                    // 
#define PI_WDQLVL_TRAIN_SEQ_2_WIDTH    31                   // 
#define PI_WDQLVL_TRAIN_SEQ_3_ADDR     788 + PI_BASE_ADDR  // 
#define PI_WDQLVL_TRAIN_SEQ_3_OFFSET   0                    // 
#define PI_WDQLVL_TRAIN_SEQ_3_WIDTH    31                   // 
#define PI_WDQLVL_TRAIN_SEQ_4_ADDR     789 + PI_BASE_ADDR  // 
#define PI_WDQLVL_TRAIN_SEQ_4_OFFSET   0                    // 
#define PI_WDQLVL_TRAIN_SEQ_4_WIDTH    31                   // 
#define PI_WDQLVL_TRAIN_SEQ_5_ADDR     790 + PI_BASE_ADDR  // 
#define PI_WDQLVL_TRAIN_SEQ_5_OFFSET   0                    // 
#define PI_WDQLVL_TRAIN_SEQ_5_WIDTH    31                   // 
#define PI_WDQLVL_TRAIN_SEQ_6_ADDR     791 + PI_BASE_ADDR  // 
#define PI_WDQLVL_TRAIN_SEQ_6_OFFSET   0                    // 
#define PI_WDQLVL_TRAIN_SEQ_6_WIDTH    31                   // 
#define PI_WDQLVL_TRAIN_SEQ_7_ADDR     792 + PI_BASE_ADDR  // 
#define PI_WDQLVL_TRAIN_SEQ_7_OFFSET   0                    // 
#define PI_WDQLVL_TRAIN_SEQ_7_WIDTH    31                   // 
#define PI_WDQLVL_TRAIN_SEQ_8_ADDR     793 + PI_BASE_ADDR  // 
#define PI_WDQLVL_TRAIN_SEQ_8_OFFSET   0                    // 
#define PI_WDQLVL_TRAIN_SEQ_8_WIDTH    31                   // 
#define PI_WDQLVL_TRAIN_SEQ_9_ADDR     794 + PI_BASE_ADDR  // 
#define PI_WDQLVL_TRAIN_SEQ_9_OFFSET   0                    // 
#define PI_WDQLVL_TRAIN_SEQ_9_WIDTH    31                   // 
#define PI_WDQLVL_TRAIN_SEQ_10_ADDR    795 + PI_BASE_ADDR  // 
#define PI_WDQLVL_TRAIN_SEQ_10_OFFSET  0                    // 
#define PI_WDQLVL_TRAIN_SEQ_10_WIDTH   31                   // 
#define PI_WDQLVL_TRAIN_SEQ_11_ADDR    796 + PI_BASE_ADDR  // 
#define PI_WDQLVL_TRAIN_SEQ_11_OFFSET  0                    // 
#define PI_WDQLVL_TRAIN_SEQ_11_WIDTH   31                   // 
#define PI_WDQLVL_TRAIN_SEQ_12_ADDR    797 + PI_BASE_ADDR  // 
#define PI_WDQLVL_TRAIN_SEQ_12_OFFSET  0                    // 
#define PI_WDQLVL_TRAIN_SEQ_12_WIDTH   31                   // 
#define PI_WDQLVL_TRAIN_SEQ_13_ADDR    798 + PI_BASE_ADDR  // 
#define PI_WDQLVL_TRAIN_SEQ_13_OFFSET  0                    // 
#define PI_WDQLVL_TRAIN_SEQ_13_WIDTH   31                   // 
#define PI_WDQLVL_TRAIN_SEQ_14_ADDR    799 + PI_BASE_ADDR  // 
#define PI_WDQLVL_TRAIN_SEQ_14_OFFSET  0                    // 
#define PI_WDQLVL_TRAIN_SEQ_14_WIDTH   31                   // 
#define PI_WDQLVL_TRAIN_SEQ_15_ADDR    800 + PI_BASE_ADDR  // 
#define PI_WDQLVL_TRAIN_SEQ_15_OFFSET  0                    // 
#define PI_WDQLVL_TRAIN_SEQ_15_WIDTH   31                   // 
#define PI_WDQLVL_TRAIN_SEQ_16_ADDR    801 + PI_BASE_ADDR  // 
#define PI_WDQLVL_TRAIN_SEQ_16_OFFSET  0                    // 
#define PI_WDQLVL_TRAIN_SEQ_16_WIDTH   31                   // 
#define PI_WDQLVL_TRAIN_SEQ_17_ADDR    802 + PI_BASE_ADDR  // 
#define PI_WDQLVL_TRAIN_SEQ_17_OFFSET  0                    // 
#define PI_WDQLVL_TRAIN_SEQ_17_WIDTH   31                   // 
#define PI_WDQLVL_TRAIN_SEQ_18_ADDR    803 + PI_BASE_ADDR  // 
#define PI_WDQLVL_TRAIN_SEQ_18_OFFSET  0                    // 
#define PI_WDQLVL_TRAIN_SEQ_18_WIDTH   31                   // 
#define PI_WDQLVL_TRAIN_SEQ_19_ADDR    804 + PI_BASE_ADDR  // 
#define PI_WDQLVL_TRAIN_SEQ_19_OFFSET  0                    // 
#define PI_WDQLVL_TRAIN_SEQ_19_WIDTH   31                   // 
#define PI_WDQLVL_TRAIN_SEQ_20_ADDR    805 + PI_BASE_ADDR  // 
#define PI_WDQLVL_TRAIN_SEQ_20_OFFSET  0                    // 
#define PI_WDQLVL_TRAIN_SEQ_20_WIDTH   31                   // 
#define PI_WDQLVL_TRAIN_SEQ_21_ADDR    806 + PI_BASE_ADDR  // 
#define PI_WDQLVL_TRAIN_SEQ_21_OFFSET  0                    // 
#define PI_WDQLVL_TRAIN_SEQ_21_WIDTH   31                   // 
#define PI_WDQLVL_TRAIN_SEQ_22_ADDR    807 + PI_BASE_ADDR  // 
#define PI_WDQLVL_TRAIN_SEQ_22_OFFSET  0                    // 
#define PI_WDQLVL_TRAIN_SEQ_22_WIDTH   31                   // 
#define PI_WDQLVL_TRAIN_SEQ_23_ADDR    808 + PI_BASE_ADDR  // 
#define PI_WDQLVL_TRAIN_SEQ_23_OFFSET  0                    // 
#define PI_WDQLVL_TRAIN_SEQ_23_WIDTH   31                   // 
#define PI_WDQLVL_TRAIN_SEQ_24_ADDR    809 + PI_BASE_ADDR  // 
#define PI_WDQLVL_TRAIN_SEQ_24_OFFSET  0                    // 
#define PI_WDQLVL_TRAIN_SEQ_24_WIDTH   31                   // 
#define PI_WDQLVL_TRAIN_SEQ_25_ADDR    810 + PI_BASE_ADDR  // 
#define PI_WDQLVL_TRAIN_SEQ_25_OFFSET  0                    // 
#define PI_WDQLVL_TRAIN_SEQ_25_WIDTH   31                   // 
#define PI_WDQLVL_TRAIN_SEQ_26_ADDR    811 + PI_BASE_ADDR  // 
#define PI_WDQLVL_TRAIN_SEQ_26_OFFSET  0                    // 
#define PI_WDQLVL_TRAIN_SEQ_26_WIDTH   31                   // 
#define PI_WDQLVL_TRAIN_SEQ_27_ADDR    812 + PI_BASE_ADDR  // 
#define PI_WDQLVL_TRAIN_SEQ_27_OFFSET  0                    // 
#define PI_WDQLVL_TRAIN_SEQ_27_WIDTH   31                   // 
#define PI_WDQLVL_TRAIN_SEQ_28_ADDR    813 + PI_BASE_ADDR  // 
#define PI_WDQLVL_TRAIN_SEQ_28_OFFSET  0                    // 
#define PI_WDQLVL_TRAIN_SEQ_28_WIDTH   31                   // 
#define PI_WDQLVL_TRAIN_SEQ_29_ADDR    814 + PI_BASE_ADDR  // 
#define PI_WDQLVL_TRAIN_SEQ_29_OFFSET  0                    // 
#define PI_WDQLVL_TRAIN_SEQ_29_WIDTH   31                   // 
#define PI_WDQLVL_TRAIN_SEQ_30_ADDR    815 + PI_BASE_ADDR  // 
#define PI_WDQLVL_TRAIN_SEQ_30_OFFSET  0                    // 
#define PI_WDQLVL_TRAIN_SEQ_30_WIDTH   31                   // 
#define PI_WDQLVL_TRAIN_SEQ_31_ADDR    816 + PI_BASE_ADDR  // 
#define PI_WDQLVL_TRAIN_SEQ_31_OFFSET  0                    // 
#define PI_WDQLVL_TRAIN_SEQ_31_WIDTH   31                   // 
#define PI_WDQLVL_TRAIN_SEQ_32_ADDR    817 + PI_BASE_ADDR  // 
#define PI_WDQLVL_TRAIN_SEQ_32_OFFSET  0                    // 
#define PI_WDQLVL_TRAIN_SEQ_32_WIDTH   31                   // 
#define PI_WDQLVL_TRAIN_SEQ_33_ADDR    818 + PI_BASE_ADDR  // 
#define PI_WDQLVL_TRAIN_SEQ_33_OFFSET  0                    // 
#define PI_WDQLVL_TRAIN_SEQ_33_WIDTH   31                   // 
#define PI_WDQLVL_TRAIN_SEQ_34_ADDR    819 + PI_BASE_ADDR  // 
#define PI_WDQLVL_TRAIN_SEQ_34_OFFSET  0                    // 
#define PI_WDQLVL_TRAIN_SEQ_34_WIDTH   31                   // 
#define PI_WDQLVL_TRAIN_SEQ_35_ADDR    820 + PI_BASE_ADDR  // 
#define PI_WDQLVL_TRAIN_SEQ_35_OFFSET  0                    // 
#define PI_WDQLVL_TRAIN_SEQ_35_WIDTH   31                   // 
#define PI_WDQLVL_TRAIN_SEQ_36_ADDR    821 + PI_BASE_ADDR  // 
#define PI_WDQLVL_TRAIN_SEQ_36_OFFSET  0                    // 
#define PI_WDQLVL_TRAIN_SEQ_36_WIDTH   31                   // 
#define PI_WDQLVL_TRAIN_SEQ_37_ADDR    822 + PI_BASE_ADDR  // 
#define PI_WDQLVL_TRAIN_SEQ_37_OFFSET  0                    // 
#define PI_WDQLVL_TRAIN_SEQ_37_WIDTH   31                   // 
#define PI_WDQLVL_TRAIN_SEQ_38_ADDR    823 + PI_BASE_ADDR  // 
#define PI_WDQLVL_TRAIN_SEQ_38_OFFSET  0                    // 
#define PI_WDQLVL_TRAIN_SEQ_38_WIDTH   31                   // 
#define PI_WDQLVL_TRAIN_SEQ_39_ADDR    824 + PI_BASE_ADDR  // 
#define PI_WDQLVL_TRAIN_SEQ_39_OFFSET  0                    // 
#define PI_WDQLVL_TRAIN_SEQ_39_WIDTH   31                   // 
#define PI_WDQLVL_TRAIN_SEQ_40_ADDR    825 + PI_BASE_ADDR  // 
#define PI_WDQLVL_TRAIN_SEQ_40_OFFSET  0                    // 
#define PI_WDQLVL_TRAIN_SEQ_40_WIDTH   31                   // 
#define PI_WDQLVL_TRAIN_SEQ_41_ADDR    826 + PI_BASE_ADDR  // 
#define PI_WDQLVL_TRAIN_SEQ_41_OFFSET  0                    // 
#define PI_WDQLVL_TRAIN_SEQ_41_WIDTH   31                   // 
#define PI_WDQLVL_TRAIN_SEQ_42_ADDR    827 + PI_BASE_ADDR  // 
#define PI_WDQLVL_TRAIN_SEQ_42_OFFSET  0                    // 
#define PI_WDQLVL_TRAIN_SEQ_42_WIDTH   31                   // 
#define PI_WDQLVL_TRAIN_SEQ_43_ADDR    828 + PI_BASE_ADDR  // 
#define PI_WDQLVL_TRAIN_SEQ_43_OFFSET  0                    // 
#define PI_WDQLVL_TRAIN_SEQ_43_WIDTH   31                   // 
#define PI_WDQLVL_TRAIN_SEQ_44_ADDR    829 + PI_BASE_ADDR  // 
#define PI_WDQLVL_TRAIN_SEQ_44_OFFSET  0                    // 
#define PI_WDQLVL_TRAIN_SEQ_44_WIDTH   31                   // 
#define PI_WDQLVL_TRAIN_SEQ_WIDTH      31                   // 
#define PI_WDQLVL_TRANS_SEQ_0_ADDR     866 + PI_BASE_ADDR  // 
#define PI_WDQLVL_TRANS_SEQ_0_OFFSET   0                    // 
#define PI_WDQLVL_TRANS_SEQ_0_WIDTH    29                   // 
#define PI_WDQLVL_TRANS_SEQ_1_ADDR     867 + PI_BASE_ADDR  // 
#define PI_WDQLVL_TRANS_SEQ_1_OFFSET   0                    // 
#define PI_WDQLVL_TRANS_SEQ_1_WIDTH    29                   // 
#define PI_WDQLVL_TRANS_SEQ_2_ADDR     868 + PI_BASE_ADDR  // 
#define PI_WDQLVL_TRANS_SEQ_2_OFFSET   0                    // 
#define PI_WDQLVL_TRANS_SEQ_2_WIDTH    29                   // 
#define PI_WDQLVL_TRANS_SEQ_3_ADDR     869 + PI_BASE_ADDR  // 
#define PI_WDQLVL_TRANS_SEQ_3_OFFSET   0                    // 
#define PI_WDQLVL_TRANS_SEQ_3_WIDTH    29                   // 
#define PI_WDQLVL_TRANS_SEQ_4_ADDR     870 + PI_BASE_ADDR  // 
#define PI_WDQLVL_TRANS_SEQ_4_OFFSET   0                    // 
#define PI_WDQLVL_TRANS_SEQ_4_WIDTH    29                   // 
#define PI_WDQLVL_TRANS_SEQ_5_ADDR     871 + PI_BASE_ADDR  // 
#define PI_WDQLVL_TRANS_SEQ_5_OFFSET   0                    // 
#define PI_WDQLVL_TRANS_SEQ_5_WIDTH    29                   // 
#define PI_WDQLVL_VREF0_SEQ_0_ADDR     876 + PI_BASE_ADDR  // 
#define PI_WDQLVL_VREF0_SEQ_0_OFFSET   0                    // 
#define PI_WDQLVL_VREF0_SEQ_0_WIDTH    27                   // 
#define PI_WDQLVL_VREF0_SEQ_1_ADDR     877 + PI_BASE_ADDR  // 
#define PI_WDQLVL_VREF0_SEQ_1_OFFSET   0                    // 
#define PI_WDQLVL_VREF0_SEQ_1_WIDTH    27                   // 
#define PI_WDQLVL_VREF0_SEQ_2_ADDR     878 + PI_BASE_ADDR  // 
#define PI_WDQLVL_VREF0_SEQ_2_OFFSET   0                    // 
#define PI_WDQLVL_VREF0_SEQ_2_WIDTH    27                   // 
#define PI_WDQLVL_VREF0_SEQ_3_ADDR     879 + PI_BASE_ADDR  // 
#define PI_WDQLVL_VREF0_SEQ_3_OFFSET   0                    // 
#define PI_WDQLVL_VREF0_SEQ_3_WIDTH    27                   // 
#define PI_WDQLVL_VREF0_SEQ_4_ADDR     880 + PI_BASE_ADDR  // 
#define PI_WDQLVL_VREF0_SEQ_4_OFFSET   0                    // 
#define PI_WDQLVL_VREF0_SEQ_4_WIDTH    27                   // 
#define PI_WDQLVL_VREF0_SEQ_5_ADDR     881 + PI_BASE_ADDR  // 
#define PI_WDQLVL_VREF0_SEQ_5_OFFSET   0                    // 
#define PI_WDQLVL_VREF0_SEQ_5_WIDTH    27                   // 
#define PI_WDQLVL_VREF0_SEQ_6_ADDR     882 + PI_BASE_ADDR  // 
#define PI_WDQLVL_VREF0_SEQ_6_OFFSET   0                    // 
#define PI_WDQLVL_VREF0_SEQ_6_WIDTH    27                   // 
#define PI_WDQLVL_VREF0_SEQ_7_ADDR     883 + PI_BASE_ADDR  // 
#define PI_WDQLVL_VREF0_SEQ_7_OFFSET   0                    // 
#define PI_WDQLVL_VREF0_SEQ_7_WIDTH    27                   // 
#define PI_WDQLVL_VREF0_SEQ_8_ADDR     884 + PI_BASE_ADDR  // 
#define PI_WDQLVL_VREF0_SEQ_8_OFFSET   0                    // 
#define PI_WDQLVL_VREF0_SEQ_8_WIDTH    27                   // 
#define PI_WDQLVL_VREF0_SEQ_9_ADDR     885 + PI_BASE_ADDR  // 
#define PI_WDQLVL_VREF0_SEQ_9_OFFSET   0                    // 
#define PI_WDQLVL_VREF0_SEQ_9_WIDTH    27                   // 
#define PI_WDQLVL_VREF0_SEQ_10_ADDR    886 + PI_BASE_ADDR  // 
#define PI_WDQLVL_VREF0_SEQ_10_OFFSET  0                    // 
#define PI_WDQLVL_VREF0_SEQ_10_WIDTH   27                   // 
#define PI_WDQLVL_VREF0_SEQ_11_ADDR    887 + PI_BASE_ADDR  // 
#define PI_WDQLVL_VREF0_SEQ_11_OFFSET  0                    // 
#define PI_WDQLVL_VREF0_SEQ_11_WIDTH   27                   // 
#define PI_WDQLVL_VREF0_SEQ_12_ADDR    888 + PI_BASE_ADDR  // 
#define PI_WDQLVL_VREF0_SEQ_12_OFFSET  0                    // 
#define PI_WDQLVL_VREF0_SEQ_12_WIDTH   27                   // 
#define PI_WDQLVL_VREF0_SEQ_13_ADDR    889 + PI_BASE_ADDR  // 
#define PI_WDQLVL_VREF0_SEQ_13_OFFSET  0                    // 
#define PI_WDQLVL_VREF0_SEQ_13_WIDTH   27                   // 
#define PI_WDQLVL_VREF0_SEQ_14_ADDR    890 + PI_BASE_ADDR  // 
#define PI_WDQLVL_VREF0_SEQ_14_OFFSET  0                    // 
#define PI_WDQLVL_VREF0_SEQ_14_WIDTH   27                   // 
#define PI_WDQLVL_VREF0_SEQ_15_ADDR    891 + PI_BASE_ADDR  // 
#define PI_WDQLVL_VREF0_SEQ_15_OFFSET  0                    // 
#define PI_WDQLVL_VREF0_SEQ_15_WIDTH   27                   // 
#define PI_WDQLVL_VREF1_SEQ_0_ADDR     892 + PI_BASE_ADDR  // 
#define PI_WDQLVL_VREF1_SEQ_0_OFFSET   0                    // 
#define PI_WDQLVL_VREF1_SEQ_0_WIDTH    27                   // 
#define PI_WDQLVL_VREF1_SEQ_1_ADDR     893 + PI_BASE_ADDR  // 
#define PI_WDQLVL_VREF1_SEQ_1_OFFSET   0                    // 
#define PI_WDQLVL_VREF1_SEQ_1_WIDTH    27                   // 
#define PI_WDQLVL_VREF1_SEQ_2_ADDR     894 + PI_BASE_ADDR  // 
#define PI_WDQLVL_VREF1_SEQ_2_OFFSET   0                    // 
#define PI_WDQLVL_VREF1_SEQ_2_WIDTH    27                   // 
#define PI_WDQLVL_VREF1_SEQ_3_ADDR     895 + PI_BASE_ADDR  // 
#define PI_WDQLVL_VREF1_SEQ_3_OFFSET   0                    // 
#define PI_WDQLVL_VREF1_SEQ_3_WIDTH    27                   // 
#define PI_WDQLVL_VREF1_SEQ_4_ADDR     896 + PI_BASE_ADDR  // 
#define PI_WDQLVL_VREF1_SEQ_4_OFFSET   0                    // 
#define PI_WDQLVL_VREF1_SEQ_4_WIDTH    27                   // 
#define PI_WDQLVL_VREF1_SEQ_5_ADDR     897 + PI_BASE_ADDR  // 
#define PI_WDQLVL_VREF1_SEQ_5_OFFSET   0                    // 
#define PI_WDQLVL_VREF1_SEQ_5_WIDTH    27                   // 
#define PI_WDQLVL_VREF1_SEQ_6_ADDR     898 + PI_BASE_ADDR  // 
#define PI_WDQLVL_VREF1_SEQ_6_OFFSET   0                    // 
#define PI_WDQLVL_VREF1_SEQ_6_WIDTH    27                   // 
#define PI_WDQLVL_VREF1_SEQ_7_ADDR     899 + PI_BASE_ADDR  // 
#define PI_WDQLVL_VREF1_SEQ_7_OFFSET   0                    // 
#define PI_WDQLVL_VREF1_SEQ_7_WIDTH    27                   // 
#define PI_WDQLVL_VREF1_SEQ_8_ADDR     900 + PI_BASE_ADDR  // 
#define PI_WDQLVL_VREF1_SEQ_8_OFFSET   0                    // 
#define PI_WDQLVL_VREF1_SEQ_8_WIDTH    27                   // 
#define PI_WDQLVL_VREF1_SEQ_9_ADDR     901 + PI_BASE_ADDR  // 
#define PI_WDQLVL_VREF1_SEQ_9_OFFSET   0                    // 
#define PI_WDQLVL_VREF1_SEQ_9_WIDTH    27                   // 
#define PI_WDQLVL_VREF1_SEQ_10_ADDR    902 + PI_BASE_ADDR  // 
#define PI_WDQLVL_VREF1_SEQ_10_OFFSET  0                    // 
#define PI_WDQLVL_VREF1_SEQ_10_WIDTH   27                   // 
#define PI_WDQLVL_VREF1_SEQ_11_ADDR    903 + PI_BASE_ADDR  // 
#define PI_WDQLVL_VREF1_SEQ_11_OFFSET  0                    // 
#define PI_WDQLVL_VREF1_SEQ_11_WIDTH   27                   // 
#define PI_WDQLVL_VREF1_SEQ_12_ADDR    904 + PI_BASE_ADDR  // 
#define PI_WDQLVL_VREF1_SEQ_12_OFFSET  0                    // 
#define PI_WDQLVL_VREF1_SEQ_12_WIDTH   27                   // 
#define PI_WDQLVL_VREF1_SEQ_13_ADDR    905 + PI_BASE_ADDR  // 
#define PI_WDQLVL_VREF1_SEQ_13_OFFSET  0                    // 
#define PI_WDQLVL_VREF1_SEQ_13_WIDTH   27                   // 
#define PI_WDQLVL_VREF1_SEQ_14_ADDR    906 + PI_BASE_ADDR  // 
#define PI_WDQLVL_VREF1_SEQ_14_OFFSET  0                    // 
#define PI_WDQLVL_VREF1_SEQ_14_WIDTH   27                   // 
#define PI_WDQLVL_VREF1_SEQ_15_ADDR    907 + PI_BASE_ADDR  // 
#define PI_WDQLVL_VREF1_SEQ_15_OFFSET  0                    // 
#define PI_WDQLVL_VREF1_SEQ_15_WIDTH   27                   // 
#define PI_WDQLVL_VREF_DELTA_F0_ADDR   353 + PI_BASE_ADDR  // 
#define PI_WDQLVL_VREF_DELTA_F0_OFFSET 0                    // 
#define PI_WDQLVL_VREF_DELTA_F0_WIDTH  4                    // 
#define PI_WDQLVL_VREF_DELTA_F1_ADDR   355 + PI_BASE_ADDR  // 
#define PI_WDQLVL_VREF_DELTA_F1_OFFSET 16                   // 
#define PI_WDQLVL_VREF_DELTA_F1_WIDTH  4                    // 
#define PI_WDQLVL_VREF_DELTA_F2_ADDR   358 + PI_BASE_ADDR  // 
#define PI_WDQLVL_VREF_DELTA_F2_OFFSET 0                    // 
#define PI_WDQLVL_VREF_DELTA_F2_WIDTH  4                    // 
#define PI_WDQLVL_VREF_DELTA_WIDTH     4                    // 
#define PI_WDQLVL_VREF_EN_ADDR         65 + PI_BASE_ADDR   // 
#define PI_WDQLVL_VREF_EN_OFFSET       8                    // 
#define PI_WDQLVL_VREF_EN_WIDTH        4                    // 
#define PI_WDQLVL_VREF_INITIAL_START_POINT_F0_ADDR 352 + PI_BASE_ADDR  // 
#define PI_WDQLVL_VREF_INITIAL_START_POINT_F0_OFFSET 16                   // 
#define PI_WDQLVL_VREF_INITIAL_START_POINT_F0_WIDTH 7                    // 
#define PI_WDQLVL_VREF_INITIAL_START_POINT_F1_ADDR 355 + PI_BASE_ADDR  // 
#define PI_WDQLVL_VREF_INITIAL_START_POINT_F1_OFFSET 0                    // 
#define PI_WDQLVL_VREF_INITIAL_START_POINT_F1_WIDTH 7                    // 
#define PI_WDQLVL_VREF_INITIAL_START_POINT_F2_ADDR 357 + PI_BASE_ADDR  // 
#define PI_WDQLVL_VREF_INITIAL_START_POINT_F2_OFFSET 16                   // 
#define PI_WDQLVL_VREF_INITIAL_START_POINT_F2_WIDTH 7                    // 
#define PI_WDQLVL_VREF_INITIAL_START_POINT_WIDTH 7                    // 
#define PI_WDQLVL_VREF_INITIAL_STEPSIZE_ADDR 66 + PI_BASE_ADDR   // 
#define PI_WDQLVL_VREF_INITIAL_STEPSIZE_OFFSET 16                   // 
#define PI_WDQLVL_VREF_INITIAL_STEPSIZE_WIDTH 5                    // 
#define PI_WDQLVL_VREF_INITIAL_STOP_POINT_F0_ADDR 352 + PI_BASE_ADDR  // 
#define PI_WDQLVL_VREF_INITIAL_STOP_POINT_F0_OFFSET 24                   // 
#define PI_WDQLVL_VREF_INITIAL_STOP_POINT_F0_WIDTH 7                    // 
#define PI_WDQLVL_VREF_INITIAL_STOP_POINT_F1_ADDR 355 + PI_BASE_ADDR  // 
#define PI_WDQLVL_VREF_INITIAL_STOP_POINT_F1_OFFSET 8                    // 
#define PI_WDQLVL_VREF_INITIAL_STOP_POINT_F1_WIDTH 7                    // 
#define PI_WDQLVL_VREF_INITIAL_STOP_POINT_F2_ADDR 357 + PI_BASE_ADDR  // 
#define PI_WDQLVL_VREF_INITIAL_STOP_POINT_F2_OFFSET 24                   // 
#define PI_WDQLVL_VREF_INITIAL_STOP_POINT_F2_WIDTH 7                    // 
#define PI_WDQLVL_VREF_INITIAL_STOP_POINT_WIDTH 7                    // 
#define PI_WDQLVL_VREF_NORMAL_STEPSIZE_ADDR 66 + PI_BASE_ADDR   // 
#define PI_WDQLVL_VREF_NORMAL_STEPSIZE_OFFSET 24                   // 
#define PI_WDQLVL_VREF_NORMAL_STEPSIZE_WIDTH 5                    // 
#define PI_WDQLVL_VREF_OUTLIER_ADDR    134 + PI_BASE_ADDR  // 
#define PI_WDQLVL_VREF_OUTLIER_OFFSET  8                    // 
#define PI_WDQLVL_VREF_OUTLIER_WIDTH   3                    // 
#define PI_WDQLVL_VREF_START_POINT_WIDTH 7                    // 
#define PI_WDQLVL_VREF_STEPSIZE_WIDTH  5                    // 
#define PI_WDQLVL_VREF_STOP_POINT_WIDTH 7                    // 
#define PI_WL_TICK_MINUS_ADJ_ADDR      185 + PI_BASE_ADDR  // 
#define PI_WL_TICK_MINUS_ADJ_OFFSET    0                    // 
#define PI_WL_TICK_MINUS_ADJ_WIDTH     4                    // 
#define PI_WL_TICK_PLUS_ADJ_ADDR       184 + PI_BASE_ADDR  // 
#define PI_WL_TICK_PLUS_ADJ_OFFSET     24                   // 
#define PI_WL_TICK_PLUS_ADJ_WIDTH      4                    // 
#define PI_WLDQSEN_ADDR                27 + PI_BASE_ADDR   // 
#define PI_WLDQSEN_OFFSET              16                   // 
#define PI_WLDQSEN_WIDTH               6                    // 
#define PI_WLMRD_ADDR                  27 + PI_BASE_ADDR   // 
#define PI_WLMRD_OFFSET                24                   // 
#define PI_WLMRD_WIDTH                 6                    // 
#define PI_WR_DBI_EN_ADDR              260 + PI_BASE_ADDR  // 
#define PI_WR_DBI_EN_OFFSET            0                    // 
#define PI_WR_DBI_EN_WIDTH             1                    // 
#define PI_WRDATA_EN_MAX               128                  // 
#define PI_WRDATA_EN_TUNE_MINUS_ADDR   288 + PI_BASE_ADDR  // 
#define PI_WRDATA_EN_TUNE_MINUS_OFFSET 24                   // 
#define PI_WRDATA_EN_TUNE_MINUS_WIDTH  4                    // 
#define PI_WRDATA_EN_TUNE_PLUS_ADDR    288 + PI_BASE_ADDR  // 
#define PI_WRDATA_EN_TUNE_PLUS_OFFSET  16                   // 
#define PI_WRDATA_EN_TUNE_PLUS_WIDTH   4                    // 
#define PI_WRDATA_TUNE_MINUS_ADDR      289 + PI_BASE_ADDR  // 
#define PI_WRDATA_TUNE_MINUS_OFFSET    24                   // 
#define PI_WRDATA_TUNE_MINUS_WIDTH     2                    // 
#define PI_WRDATA_TUNE_PLUS_ADDR       289 + PI_BASE_ADDR  // 
#define PI_WRDATA_TUNE_PLUS_OFFSET     16                   // 
#define PI_WRDATA_TUNE_PLUS_WIDTH      2                    // 
#define PI_WRITE_DATA_CLK_ON_ADDR      282 + PI_BASE_ADDR  // 
#define PI_WRITE_DATA_CLK_ON_OFFSET    0                    // 
#define PI_WRITE_DATA_CLK_ON_WIDTH     1                    // 
#define PI_WRITE_FIFO_STATUS_WIDTH     8                    // 
#define PI_WRITE_LEVEL_CLK_ON_ADDR     282 + PI_BASE_ADDR  // 
#define PI_WRITE_LEVEL_CLK_ON_OFFSET   8                    // 
#define PI_WRITE_LEVEL_CLK_ON_WIDTH    1                    // 
#define PI_WRITE_MODEREG_ADDR          266 + PI_BASE_ADDR  // 
#define PI_WRITE_MODEREG_OFFSET        0                    // 
#define PI_WRITE_MODEREG_WIDTH         26                   // 
#define PI_WRLAT_ADJ_F0_ADDR           321 + PI_BASE_ADDR  // 
#define PI_WRLAT_ADJ_F0_OFFSET         8                    // 
#define PI_WRLAT_ADJ_F0_WIDTH          7                    // 
#define PI_WRLAT_ADJ_F1_ADDR           321 + PI_BASE_ADDR  // 
#define PI_WRLAT_ADJ_F1_OFFSET         16                   // 
#define PI_WRLAT_ADJ_F1_WIDTH          7                    // 
#define PI_WRLAT_ADJ_F2_ADDR           321 + PI_BASE_ADDR  // 
#define PI_WRLAT_ADJ_F2_OFFSET         24                   // 
#define PI_WRLAT_ADJ_F2_WIDTH          7                    // 
#define PI_WRLAT_ADJ_WIDTH             7                    // 
#define PI_WRLAT_F0_ADDR               300 + PI_BASE_ADDR  // 
#define PI_WRLAT_F0_OFFSET             0                    // 
#define PI_WRLAT_F0_WIDTH              7                    // 
#define PI_WRLAT_F1_ADDR               300 + PI_BASE_ADDR  // 
#define PI_WRLAT_F1_OFFSET             24                   // 
#define PI_WRLAT_F1_WIDTH              7                    // 
#define PI_WRLAT_F2_ADDR               301 + PI_BASE_ADDR  // 
#define PI_WRLAT_F2_OFFSET             16                   // 
#define PI_WRLAT_F2_WIDTH              7                    // 
#define PI_WRLAT_WIDTH                 7                    // 
#define PI_WRLVL_CS_MAP_ADDR           29 + PI_BASE_ADDR   // 
#define PI_WRLVL_CS_MAP_OFFSET         24                   // 
#define PI_WRLVL_CS_MAP_WIDTH          4                    // 
#define PI_WRLVL_CS_SW_ADDR            27 + PI_BASE_ADDR   // 
#define PI_WRLVL_CS_SW_OFFSET          8                    // 
#define PI_WRLVL_CS_SW_WIDTH           4                    // 
#define PI_WRLVL_DISABLE_DFS_ADDR      29 + PI_BASE_ADDR   // 
#define PI_WRLVL_DISABLE_DFS_OFFSET    0                    // 
#define PI_WRLVL_DISABLE_DFS_WIDTH     1                    // 
#define PI_WRLVL_DONE_BIT              23                   // PI_IRQBIT_23: A write leveling operation has been done.
#define PI_WRLVL_EN_F0_ADDR            308 + PI_BASE_ADDR  // 
#define PI_WRLVL_EN_F0_OFFSET          24                   // 
#define PI_WRLVL_EN_F0_WIDTH           2                    // 
#define PI_WRLVL_EN_F1_ADDR            309 + PI_BASE_ADDR  // 
#define PI_WRLVL_EN_F1_OFFSET          16                   // 
#define PI_WRLVL_EN_F1_WIDTH           2                    // 
#define PI_WRLVL_EN_F2_ADDR            310 + PI_BASE_ADDR  // 
#define PI_WRLVL_EN_F2_OFFSET          16                   // 
#define PI_WRLVL_EN_F2_WIDTH           2                    // 
#define PI_WRLVL_EN_OFF_TIMING_ADDR    33 + PI_BASE_ADDR   // 
#define PI_WRLVL_EN_OFF_TIMING_OFFSET  8                    // 
#define PI_WRLVL_EN_OFF_TIMING_WIDTH   8                    // 
#define PI_WRLVL_EN_WIDTH              2                    // 
#define PI_WRLVL_ENTRY_SEQ_0_ADDR      612 + PI_BASE_ADDR  // 
#define PI_WRLVL_ENTRY_SEQ_0_OFFSET    0                    // 
#define PI_WRLVL_ENTRY_SEQ_0_WIDTH     27                   // 
#define PI_WRLVL_ENTRY_SEQ_1_ADDR      613 + PI_BASE_ADDR  // 
#define PI_WRLVL_ENTRY_SEQ_1_OFFSET    0                    // 
#define PI_WRLVL_ENTRY_SEQ_1_WIDTH     27                   // 
#define PI_WRLVL_ENTRY_SEQ_2_ADDR      614 + PI_BASE_ADDR  // 
#define PI_WRLVL_ENTRY_SEQ_2_OFFSET    0                    // 
#define PI_WRLVL_ENTRY_SEQ_2_WIDTH     27                   // 
#define PI_WRLVL_ENTRY_SEQ_3_ADDR      615 + PI_BASE_ADDR  // 
#define PI_WRLVL_ENTRY_SEQ_3_OFFSET    0                    // 
#define PI_WRLVL_ENTRY_SEQ_3_WIDTH     27                   // 
#define PI_WRLVL_ENTRY_SEQ_4_ADDR      616 + PI_BASE_ADDR  // 
#define PI_WRLVL_ENTRY_SEQ_4_OFFSET    0                    // 
#define PI_WRLVL_ENTRY_SEQ_4_WIDTH     27                   // 
#define PI_WRLVL_ENTRY_SEQ_5_ADDR      617 + PI_BASE_ADDR  // 
#define PI_WRLVL_ENTRY_SEQ_5_OFFSET    0                    // 
#define PI_WRLVL_ENTRY_SEQ_5_WIDTH     27                   // 
#define PI_WRLVL_ENTRY_SEQ_6_ADDR      618 + PI_BASE_ADDR  // 
#define PI_WRLVL_ENTRY_SEQ_6_OFFSET    0                    // 
#define PI_WRLVL_ENTRY_SEQ_6_WIDTH     27                   // 
#define PI_WRLVL_ENTRY_SEQ_7_ADDR      619 + PI_BASE_ADDR  // 
#define PI_WRLVL_ENTRY_SEQ_7_OFFSET    0                    // 
#define PI_WRLVL_ENTRY_SEQ_7_WIDTH     27                   // 
#define PI_WRLVL_ENTRY_SEQ_8_ADDR      620 + PI_BASE_ADDR  // 
#define PI_WRLVL_ENTRY_SEQ_8_OFFSET    0                    // 
#define PI_WRLVL_ENTRY_SEQ_8_WIDTH     27                   // 
#define PI_WRLVL_ERROR_BIT             3                    // PI_IRQBIT_3: A write leveling error has occurred. Error information can be found in the WRLVL_ERROR_STATUS parameter.
#define PI_WRLVL_ERROR_STATUS_ADDR     30 + PI_BASE_ADDR   // 
#define PI_WRLVL_ERROR_STATUS_OFFSET   0                    // 
#define PI_WRLVL_ERROR_STATUS_WIDTH    1                    // 
#define PI_WRLVL_EXIT_SEQ_0_ADDR       621 + PI_BASE_ADDR  // 
#define PI_WRLVL_EXIT_SEQ_0_OFFSET     0                    // 
#define PI_WRLVL_EXIT_SEQ_0_WIDTH      28                   // 
#define PI_WRLVL_EXIT_SEQ_1_ADDR       622 + PI_BASE_ADDR  // 
#define PI_WRLVL_EXIT_SEQ_1_OFFSET     0                    // 
#define PI_WRLVL_EXIT_SEQ_1_WIDTH      28                   // 
#define PI_WRLVL_EXIT_SEQ_2_ADDR       623 + PI_BASE_ADDR  // 
#define PI_WRLVL_EXIT_SEQ_2_OFFSET     0                    // 
#define PI_WRLVL_EXIT_SEQ_2_WIDTH      28                   // 
#define PI_WRLVL_EXIT_SEQ_3_ADDR       624 + PI_BASE_ADDR  // 
#define PI_WRLVL_EXIT_SEQ_3_OFFSET     0                    // 
#define PI_WRLVL_EXIT_SEQ_3_WIDTH      28                   // 
#define PI_WRLVL_EXIT_SEQ_4_ADDR       625 + PI_BASE_ADDR  // 
#define PI_WRLVL_EXIT_SEQ_4_OFFSET     0                    // 
#define PI_WRLVL_EXIT_SEQ_4_WIDTH      28                   // 
#define PI_WRLVL_EXIT_SEQ_5_ADDR       626 + PI_BASE_ADDR  // 
#define PI_WRLVL_EXIT_SEQ_5_OFFSET     0                    // 
#define PI_WRLVL_EXIT_SEQ_5_WIDTH      28                   // 
#define PI_WRLVL_INTER_SEQ_0_ADDR      636 + PI_BASE_ADDR  // 
#define PI_WRLVL_INTER_SEQ_0_OFFSET    0                    // 
#define PI_WRLVL_INTER_SEQ_0_WIDTH     28                   // 
#define PI_WRLVL_INTER_SEQ_1_ADDR      637 + PI_BASE_ADDR  // 
#define PI_WRLVL_INTER_SEQ_1_OFFSET    0                    // 
#define PI_WRLVL_INTER_SEQ_1_WIDTH     28                   // 
#define PI_WRLVL_INTER_SEQ_2_ADDR      638 + PI_BASE_ADDR  // 
#define PI_WRLVL_INTER_SEQ_2_OFFSET    0                    // 
#define PI_WRLVL_INTER_SEQ_2_WIDTH     28                   // 
#define PI_WRLVL_INTER_SEQ_3_ADDR      639 + PI_BASE_ADDR  // 
#define PI_WRLVL_INTER_SEQ_3_OFFSET    0                    // 
#define PI_WRLVL_INTER_SEQ_3_WIDTH     28                   // 
#define PI_WRLVL_INTER_SEQ_4_ADDR      640 + PI_BASE_ADDR  // 
#define PI_WRLVL_INTER_SEQ_4_OFFSET    0                    // 
#define PI_WRLVL_INTER_SEQ_4_WIDTH     28                   // 
#define PI_WRLVL_INTER_SEQ_5_ADDR      641 + PI_BASE_ADDR  // 
#define PI_WRLVL_INTER_SEQ_5_OFFSET    0                    // 
#define PI_WRLVL_INTER_SEQ_5_WIDTH     28                   // 
#define PI_WRLVL_INTERVAL_ADDR         28 + PI_BASE_ADDR   // 
#define PI_WRLVL_INTERVAL_OFFSET       0                    // 
#define PI_WRLVL_INTERVAL_WIDTH        16                   // 
#define PI_WRLVL_MAX_STROBE_PEND_ADDR  282 + PI_BASE_ADDR  // 
#define PI_WRLVL_MAX_STROBE_PEND_OFFSET 24                   // 
#define PI_WRLVL_MAX_STROBE_PEND_WIDTH 8                    // 
#define PI_WRLVL_ON_SREF_EXIT_ADDR     28 + PI_BASE_ADDR   // 
#define PI_WRLVL_ON_SREF_EXIT_OFFSET   24                   // 
#define PI_WRLVL_ON_SREF_EXIT_WIDTH    1                    // 
#define PI_WRLVL_PERIODIC_ADDR         28 + PI_BASE_ADDR   // 
#define PI_WRLVL_PERIODIC_OFFSET       16                   // 
#define PI_WRLVL_PERIODIC_WIDTH        1                    // 
#define PI_WRLVL_PREP_SEQ_0_ADDR       627 + PI_BASE_ADDR  // 
#define PI_WRLVL_PREP_SEQ_0_OFFSET     0                    // 
#define PI_WRLVL_PREP_SEQ_0_WIDTH      28                   // 
#define PI_WRLVL_PREP_SEQ_1_ADDR       628 + PI_BASE_ADDR  // 
#define PI_WRLVL_PREP_SEQ_1_OFFSET     0                    // 
#define PI_WRLVL_PREP_SEQ_1_WIDTH      28                   // 
#define PI_WRLVL_PREP_SEQ_2_ADDR       629 + PI_BASE_ADDR  // 
#define PI_WRLVL_PREP_SEQ_2_OFFSET     0                    // 
#define PI_WRLVL_PREP_SEQ_2_WIDTH      28                   // 
#define PI_WRLVL_PREP_SEQ_3_ADDR       630 + PI_BASE_ADDR  // 
#define PI_WRLVL_PREP_SEQ_3_OFFSET     0                    // 
#define PI_WRLVL_PREP_SEQ_3_WIDTH      28                   // 
#define PI_WRLVL_PREP_SEQ_4_ADDR       631 + PI_BASE_ADDR  // 
#define PI_WRLVL_PREP_SEQ_4_OFFSET     0                    // 
#define PI_WRLVL_PREP_SEQ_4_WIDTH      28                   // 
#define PI_WRLVL_PREP_SEQ_5_ADDR       632 + PI_BASE_ADDR  // 
#define PI_WRLVL_PREP_SEQ_5_OFFSET     0                    // 
#define PI_WRLVL_PREP_SEQ_5_WIDTH      28                   // 
#define PI_WRLVL_PREP_SEQ_6_ADDR       633 + PI_BASE_ADDR  // 
#define PI_WRLVL_PREP_SEQ_6_OFFSET     0                    // 
#define PI_WRLVL_PREP_SEQ_6_WIDTH      28                   // 
#define PI_WRLVL_PREP_SEQ_7_ADDR       634 + PI_BASE_ADDR  // 
#define PI_WRLVL_PREP_SEQ_7_OFFSET     0                    // 
#define PI_WRLVL_PREP_SEQ_7_WIDTH      28                   // 
#define PI_WRLVL_PREP_SEQ_8_ADDR       635 + PI_BASE_ADDR  // 
#define PI_WRLVL_PREP_SEQ_8_OFFSET     0                    // 
#define PI_WRLVL_PREP_SEQ_8_WIDTH      28                   // 
#define PI_WRLVL_RECOVERY_SEQ_0_ADDR   642 + PI_BASE_ADDR  // 
#define PI_WRLVL_RECOVERY_SEQ_0_OFFSET 0                    // 
#define PI_WRLVL_RECOVERY_SEQ_0_WIDTH  27                   // 
#define PI_WRLVL_RECOVERY_SEQ_1_ADDR   643 + PI_BASE_ADDR  // 
#define PI_WRLVL_RECOVERY_SEQ_1_OFFSET 0                    // 
#define PI_WRLVL_RECOVERY_SEQ_1_WIDTH  27                   // 
#define PI_WRLVL_RECOVERY_SEQ_2_ADDR   644 + PI_BASE_ADDR  // 
#define PI_WRLVL_RECOVERY_SEQ_2_OFFSET 0                    // 
#define PI_WRLVL_RECOVERY_SEQ_2_WIDTH  27                   // 
#define PI_WRLVL_RECOVERY_SEQ_3_ADDR   645 + PI_BASE_ADDR  // 
#define PI_WRLVL_RECOVERY_SEQ_3_OFFSET 0                    // 
#define PI_WRLVL_RECOVERY_SEQ_3_WIDTH  27                   // 
#define PI_WRLVL_RECOVERY_SEQ_4_ADDR   646 + PI_BASE_ADDR  // 
#define PI_WRLVL_RECOVERY_SEQ_4_OFFSET 0                    // 
#define PI_WRLVL_RECOVERY_SEQ_4_WIDTH  27                   // 
#define PI_WRLVL_RECOVERY_SEQ_5_ADDR   647 + PI_BASE_ADDR  // 
#define PI_WRLVL_RECOVERY_SEQ_5_OFFSET 0                    // 
#define PI_WRLVL_RECOVERY_SEQ_5_WIDTH  27                   // 
#define PI_WRLVL_REQ_ADDR              27 + PI_BASE_ADDR   // 
#define PI_WRLVL_REQ_BIT               9                    // PI_IRQBIT_9: A write leveling operation has been requested.
#define PI_WRLVL_REQ_OFFSET            0                    // 
#define PI_WRLVL_REQ_WIDTH             1                    // 
#define PI_WRLVL_RESP_MASK_ADDR        29 + PI_BASE_ADDR   // 
#define PI_WRLVL_RESP_MASK_OFFSET      8                    // 
#define PI_WRLVL_RESP_MASK_WIDTH       4                    // 
#define PI_WRLVL_ROTATE_ADDR           29 + PI_BASE_ADDR   // 
#define PI_WRLVL_ROTATE_OFFSET         16                   // 
#define PI_WRLVL_ROTATE_WIDTH          1                    // 
#define PI_WRLVL_SEQ_MODE_ADDR         511 + PI_BASE_ADDR  // 
#define PI_WRLVL_SEQ_MODE_OFFSET       24                   // 
#define PI_WRLVL_SEQ_MODE_WIDTH        2                    // 
#define PI_WRLVL_STROBE_NUM_ADDR       33 + PI_BASE_ADDR   // 
#define PI_WRLVL_STROBE_NUM_OFFSET     0                    // 
#define PI_WRLVL_STROBE_NUM_WIDTH      5                    // 
#define PI_WRLVL_WICA_EN_ADDR          308 + PI_BASE_ADDR  // 
#define PI_WRLVL_WICA_EN_OFFSET        16                   // 
#define PI_WRLVL_WICA_EN_WIDTH         1                    // 
#define PI_ZQ_ARB_REQ_WIDTH            4                    // 
#define PI_ZQ_CAL_LATCH_MAP_0_ADDR     413 + PI_BASE_ADDR  // 
#define PI_ZQ_CAL_LATCH_MAP_0_OFFSET   0                    // 
#define PI_ZQ_CAL_LATCH_MAP_0_WIDTH    4                    // 
#define PI_ZQ_CAL_LATCH_MAP_1_ADDR     413 + PI_BASE_ADDR  // 
#define PI_ZQ_CAL_LATCH_MAP_1_OFFSET   16                   // 
#define PI_ZQ_CAL_LATCH_MAP_1_WIDTH    4                    // 
#define PI_ZQ_CAL_LATCH_MAP_2_ADDR     414 + PI_BASE_ADDR  // 
#define PI_ZQ_CAL_LATCH_MAP_2_OFFSET   0                    // 
#define PI_ZQ_CAL_LATCH_MAP_2_WIDTH    4                    // 
#define PI_ZQ_CAL_LATCH_MAP_3_ADDR     414 + PI_BASE_ADDR  // 
#define PI_ZQ_CAL_LATCH_MAP_3_OFFSET   16                   // 
#define PI_ZQ_CAL_LATCH_MAP_3_WIDTH    4                    // 
#define PI_ZQ_CAL_START_MAP_0_ADDR     412 + PI_BASE_ADDR  // 
#define PI_ZQ_CAL_START_MAP_0_OFFSET   24                   // 
#define PI_ZQ_CAL_START_MAP_0_WIDTH    4                    // 
#define PI_ZQ_CAL_START_MAP_1_ADDR     413 + PI_BASE_ADDR  // 
#define PI_ZQ_CAL_START_MAP_1_OFFSET   8                    // 
#define PI_ZQ_CAL_START_MAP_1_WIDTH    4                    // 
#define PI_ZQ_CAL_START_MAP_2_ADDR     413 + PI_BASE_ADDR  // 
#define PI_ZQ_CAL_START_MAP_2_OFFSET   24                   // 
#define PI_ZQ_CAL_START_MAP_2_WIDTH    4                    // 
#define PI_ZQ_CAL_START_MAP_3_ADDR     414 + PI_BASE_ADDR  // 
#define PI_ZQ_CAL_START_MAP_3_OFFSET   8                    // 
#define PI_ZQ_CAL_START_MAP_3_WIDTH    4                    // 
#define PI_ZQ_CALINIT_CS_CL_STATUS_WIDTH 2                    // 
#define PI_ZQ_CALLATCH_STATUS_WIDTH    2                    // 
#define PI_ZQ_CALSTART_STATUS_WIDTH    2                    // 
#define PI_ZQ_CLK_ON_ADDR              282 + PI_BASE_ADDR  // 
#define PI_ZQ_CLK_ON_OFFSET            16                   // 
#define PI_ZQ_CLK_ON_WIDTH             1                    // 
#define PI_ZQ_CMD_REQ_WIDTH            4                    // 
#define PI_ZQ_REQ_ADDR                 269 + PI_BASE_ADDR  // 
#define PI_ZQ_REQ_OFFSET               0                    // 
#define PI_ZQ_REQ_PENDING_ADDR         269 + PI_BASE_ADDR  // 
#define PI_ZQ_REQ_PENDING_OFFSET       8                    // 
#define PI_ZQ_REQ_PENDING_WIDTH        1                    // 
#define PI_ZQ_REQ_WIDTH                4                    // 
#define PI_ZQ_STATUS_BIT               18                   // PI_IRQBIT_18: The ZQ calibration operation has resulted in a status bit being set.
#define PI_ZQ_STATUS_WIDTH             2                    // 
#define PI_ZQ_SW_REQ_START_LATCH_MAP_ADDR 268 + PI_BASE_ADDR  // 
#define PI_ZQ_SW_REQ_START_LATCH_MAP_OFFSET 24                   // 
#define PI_ZQ_SW_REQ_START_LATCH_MAP_WIDTH 4                    // 
#define PI_ZQCL_F0_ADDR                393 + PI_BASE_ADDR  // 
#define PI_ZQCL_F0_OFFSET              16                   // 
#define PI_ZQCL_F0_WIDTH               12                   // 
#define PI_ZQCL_F1_ADDR                395 + PI_BASE_ADDR  // 
#define PI_ZQCL_F1_OFFSET              8                    // 
#define PI_ZQCL_F1_WIDTH               12                   // 
#define PI_ZQCL_F2_ADDR                397 + PI_BASE_ADDR  // 
#define PI_ZQCL_F2_OFFSET              8                    // 
#define PI_ZQCL_F2_WIDTH               12                   // 
#define PI_ZQCL_WIDTH                  12                   // 
#define PI_ZQCS_F0_ADDR                394 + PI_BASE_ADDR  // 
#define PI_ZQCS_F0_OFFSET              0                    // 
#define PI_ZQCS_F0_WIDTH               12                   // 
#define PI_ZQCS_F1_ADDR                396 + PI_BASE_ADDR  // 
#define PI_ZQCS_F1_OFFSET              0                    // 
#define PI_ZQCS_F1_WIDTH               12                   // 
#define PI_ZQCS_F2_ADDR                398 + PI_BASE_ADDR  // 
#define PI_ZQCS_F2_OFFSET              0                    // 
#define PI_ZQCS_F2_WIDTH               12                   // 
#define PI_ZQCS_OPT_THRESHOLD_ADDR     269 + PI_BASE_ADDR  // 
#define PI_ZQCS_OPT_THRESHOLD_OFFSET   24                   // 
#define PI_ZQCS_OPT_THRESHOLD_WIDTH    3                    // 
#define PI_ZQCS_ROTATE_ADDR            269 + PI_BASE_ADDR  // 
#define PI_ZQCS_ROTATE_OFFSET          16                   // 
#define PI_ZQCS_ROTATE_WIDTH           1                    // 
#define PI_ZQCS_WIDTH                  12                   // 
#define PI_ZQINIT_F0_ADDR              298 + PI_BASE_ADDR  // 
#define PI_ZQINIT_F0_OFFSET            8                    // 
#define PI_ZQINIT_F0_WIDTH             12                   // 
#define PI_ZQINIT_F1_ADDR              299 + PI_BASE_ADDR  // 
#define PI_ZQINIT_F1_OFFSET            0                    // 
#define PI_ZQINIT_F1_WIDTH             12                   // 
#define PI_ZQINIT_F2_ADDR              299 + PI_BASE_ADDR  // 
#define PI_ZQINIT_F2_OFFSET            16                   // 
#define PI_ZQINIT_F2_WIDTH             12                   // 
#define PI_ZQINIT_WIDTH                12                   // 
#define PI_ZQRESET_F0_ADDR             399 + PI_BASE_ADDR  // 
#define PI_ZQRESET_F0_OFFSET           8                    // 
#define PI_ZQRESET_F0_WIDTH            12                   // 
#define PI_ZQRESET_F1_ADDR             400 + PI_BASE_ADDR  // 
#define PI_ZQRESET_F1_OFFSET           0                    // 
#define PI_ZQRESET_F1_WIDTH            12                   // 
#define PI_ZQRESET_F2_ADDR             400 + PI_BASE_ADDR  // 
#define PI_ZQRESET_F2_OFFSET           16                   // 
#define PI_ZQRESET_F2_WIDTH            12                   // 
#define PI_ZQRESET_WIDTH               12                   // 
#define SEQ_AREF                       28                   // 
#define SEQ_CKE_ASSERT                 6                    // 
#define SEQ_COUNTERT_WIDTH             8                    // 
#define SEQ_CTRLUPD_REQ                10                   // 
#define SEQ_CWW                        23                   // 
#define SEQ_IMM_DATA                   17                   // 
#define SEQ_LVL_REQ                    27                   // 
#define SEQ_MPC                        29                   // 
#define SEQ_MPC_IMM                    4                    // 
#define SEQ_MRR                        3                    // 
#define SEQ_MRW                        1                    // 
#define SEQ_MRW_FSOP                   2                    // 
#define SEQ_NOP                        0                    // 
#define SEQ_NOP_DDR5                   20                   // 
#define SEQ_PARAM_ACCESS               16                   // 
#define SEQ_PAUSE                      11                   // 
#define SEQ_PDE_WAIT                   14                   // 
#define SEQ_PDX_WAIT_LP5               15                   // 
#define SEQ_RDIMM_INIT                 19                   // 
#define SEQ_READ                       8                    // 
#define SEQ_RESET_DEASSERT             7                    // 
#define SEQ_SMCMD_DDR5                 22                   // 
#define SEQ_SRE                        12                   // 
#define SEQ_SRX                        13                   // 
#define SEQ_STOP                       31                   // 
#define SEQ_TRAIN_RD_WR                26                   // 
#define SEQ_VREFCA_DDR5                21                   // 
#define SEQ_WAIT                       5                    // 
#define SEQ_WAIT_INIT_COMPLETE         8                    // 
#define SEQ_WRITE                      30                   // 
#define SEQ_ZQCAL                      9                    // 


// HIERARCHY VARIABLES -- edit to suit your environment

//#define TIER_MEMCD_PI  memcd_test.asic.ddr_subsystem.cdn_hs_phy_top.cdn_hs_phy.inst_pi.lvl_control  // 
