# compile verilog/system verilog design source files
verilog blk_mem_gen_v8_4_9  \
"../../../../cpu_third.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v" \

verilog xil_defaultlib  \
"../../../../cpu_third.gen/sources_1/ip/data_ram/sim/data_ram.v" \
"../../../../cpu_third.gen/sources_1/ip/inst_rom/sim/inst_rom.v" \
"../../../../cpu_third.srcs/sources_1/imports/7_multi_cycle_cpu/adder.v" \
"../../../../cpu_third.srcs/sources_1/imports/7_multi_cycle_cpu/alu.v" \
"../../../../cpu_third.srcs/sources_1/imports/7_multi_cycle_cpu/decode.v" \
"../../../../cpu_third.srcs/sources_1/imports/7_multi_cycle_cpu/exe.v" \
"../../../../cpu_third.srcs/sources_1/imports/7_multi_cycle_cpu/fetch.v" \
"../../../../cpu_third.srcs/sources_1/imports/7_multi_cycle_cpu/mem.v" \
"../../../../cpu_third.srcs/sources_1/imports/7_multi_cycle_cpu/multi_cycle_cpu.v" \
"../../../../cpu_third.srcs/sources_1/imports/7_multi_cycle_cpu/regfile.v" \
"../../../../cpu_third.srcs/sources_1/imports/7_multi_cycle_cpu/wb.v" \
"../../../../cpu_third.srcs/sources_1/imports/7_multi_cycle_cpu/tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
