
#include "emu.h"
#include "debugger.h"
#include "hcd62121.h"


enum
{
	_REG=1,		/* register */
	_REGREG,	/* register1, register2, or register2, register1 or register1, imm byte */
	_IRG,		/* register indirect */
	_IRGREG,	/* 2 register indirect */
	_A16,		/* 16bit address */
	_A24,		/* seg:address */
	_F,			/* flag register */
	_CS,		/* cs register */
	_DS,		/* ds register */
	_SS,		/* ss register */
	_PC,		/* program counter */
	_SP,		/* stack pointer */
	_I8,		/* immediate 8 bit value */
	_I16,		/* immediate 16 bit value */
	_I64,		/* immediate 64 bit value */
	_I80,		/* immediate 80 bit value */
	_ILR,		/* indirect last address register access */
	_LAR,		/* last address register */
	_DSZ,		/* dsize register? */
	_TIM,		/* timing related register? */
	_KLO,		/* KO1 - KO8 output lines */
	_KHI,		/* KO9 - KO14(?) output lines */
	_KI,		/* K input lines */
	_4,			/* for nibble shifts */
};

typedef struct
{
	const char *str;
	UINT8		arg1;
	UINT8		arg2;
} hcd62121_dasm;


static const hcd62121_dasm hcd62121_ops[256] =
{
	/* 0x00 */
	{ "shlb",  _REG,   _4 }, { "shlw",  _REG,   _4 }, { "shlq",  _REG,   _4 }, { "shlt",  _REG,   _4 },
	{ "mskb",  _REGREG, 0 }, { "mskw",  _REGREG, 0 }, { "mskq",  _REGREG, 0 }, { "mskt",  _REGREG, 0 },
	{ "shrb",  _REG,   _4 }, { "shrw",  _REG,   _4 }, { "shrq",  _REG,   _4 }, { "shrt",  _REG,   _4 },
	{ "tstb",  _REGREG, 0 }, { "tstw",  _REGREG, 0 }, { "tstq",  _REGREG, 0 }, { "tstt",  _REGREG, 0 },
	{ "xorb",  _REGREG, 0 }, { "xorw",  _REGREG, 0 }, { "xorq",  _REGREG, 0 }, { "xort",  _REGREG, 0 },
	{ "cmpb",  _REGREG, 0 }, { "cmpw",  _REGREG, 0 }, { "cmpq",  _REGREG, 0 }, { "cmpt",  _REGREG, 0 },
	{ "movb",  _REGREG, 0 }, { "movw",  _REGREG, 0 }, { "movq",  _REGREG, 0 }, { "movt",  _REGREG, 0 },
	{ "imskb", _REGREG, 0 }, { "imskw", _REGREG, 0 }, { "imskq", _REGREG, 0 }, { "imskt", _REGREG, 0 },

	/* 0x20 */
	{ "shrb",  _REG,    0 }, { "shrw",  _REG,    0 }, { "shrq",  _REG,    0 }, { "shrt",  _REG,    0 },
	{ "orb",   _REGREG, 0 }, { "orw",   _REGREG, 0 }, { "orq",   _REGREG, 0 }, { "ort",   _REGREG, 0 },
	{ "shlb",  _REG,    0 }, { "shlw",  _REG,    0 }, { "shlq",  _REG,    0 }, { "shlt",  _REG,    0 },
	{ "andb",  _REGREG, 0 }, { "andw",  _REGREG, 0 }, { "andq",  _REGREG, 0 }, { "andt",  _REGREG, 0 },
	{ "sbbb",  _REGREG, 0 }, { "sbbw",  _REGREG, 0 }, { "sbbq",  _REGREG, 0 }, { "sbbt",  _REGREG, 0 },		/* BCD SUB */
	{ "subb",  _REGREG, 0 }, { "subw",  _REGREG, 0 }, { "subq",  _REGREG, 0 }, { "subt",  _REGREG, 0 },
	{ "adbb",  _REGREG, 0 }, { "adbw",  _REGREG, 0 }, { "adbq",  _REGREG, 0 }, { "adbt",  _REGREG, 0 },		/* BCD ADD */
	{ "addb",  _REGREG, 0 }, { "addw",  _REGREG, 0 }, { "addq",  _REGREG, 0 }, { "addt",  _REGREG, 0 },

	/* 0x40 */
	{ "shrb?", _IRG,    0 }, { "shrw?", _IRG,    0 }, { "shrq?", _IRG,    0 }, { "shrt?", _IRG,    0 },
	{ "mskb",  _IRGREG, 0 }, { "mskw",  _IRGREG, 0 }, { "mskq",  _IRGREG, 0 }, { "mskt",  _IRGREG, 0 },
	{ "shrb",  _IRG,    0 }, { "shrw",  _IRG,    0 }, { "shrq",  _IRG,    0 }, { "shrt",  _IRG,    0 },
	{ "tstb",  _IRGREG, 0 }, { "tstw",  _IRGREG, 0 }, { "tstq",  _IRGREG, 0 }, { "tstt",  _IRGREG, 0 },
	{ "xorb",  _IRGREG, 0 }, { "xorw",  _IRGREG, 0 }, { "xorq",  _IRGREG, 0 }, { "xort",  _IRGREG, 0 },
	{ "cmpb",  _IRGREG, 0 }, { "cmpw",  _IRGREG, 0 }, { "cmpq",  _IRGREG, 0 }, { "cmpt",  _IRGREG, 0 },
	{ "movb",  _IRGREG, 0 }, { "movw",  _IRGREG, 0 }, { "movq",  _IRGREG, 0 }, { "movt",  _IRGREG, 0 },
	{ "imskb", _IRGREG, 0 }, { "imskw", _IRGREG, 0 }, { "imskq", _IRGREG, 0 }, { "imskt", _IRGREG, 0 },

	/* 0x60 */
	{ "shrb",  _IRG,    0 }, { "shrw",  _IRG,    0 }, { "shrq",  _IRG,    0 }, { "shrt",  _IRG,    0 },
	{ "orb",   _IRGREG, 0 }, { "orw",   _IRGREG, 0 }, { "orq",   _IRGREG, 0 }, { "ort",   _IRGREG, 0 },
	{ "shlb",  _IRG,    0 }, { "shlw",  _IRG,    0 }, { "shlq",  _IRG,    0 }, { "shlt",  _IRG,    0 },
	{ "andb",  _IRGREG, 0 }, { "andw",  _IRGREG, 0 }, { "andq",  _IRGREG, 0 }, { "andt",  _IRGREG, 0 },
	{ "sbbb",  _IRGREG, 0 }, { "sbbw",  _IRGREG, 0 }, { "sbbq",  _IRGREG, 0 }, { "sbbt",  _IRGREG, 0 },     /* BCD SUB */
	{ "subb",  _IRGREG, 0 }, { "subw",  _IRGREG, 0 }, { "subq",  _IRGREG, 0 }, { "subt",  _IRGREG, 0 },
	{ "adbb",  _IRGREG, 0 }, { "adbw",  _IRGREG, 0 }, { "adbq",  _IRGREG, 0 }, { "adbt",  _IRGREG, 0 },     /* BCD ADD */
	{ "addb",  _IRGREG, 0 }, { "addw",  _IRGREG, 0 }, { "addq",  _IRGREG, 0 }, { "addt",  _IRGREG, 0 },

	/* 0x80 */
	{ "un80?",    0,    0 }, { "un81?",    0,    0 }, { "un82?",    0,    0 }, { "un83?",    0,    0 },
	{ "un84?",    0,    0 }, { "un85?",    0,    0 }, { "un86?",    0,    0 }, { "un87?",    0,    0 },
	{ "jump",  _A16,    0 }, { "jump",  _A24,    0 }, { "call",  _A16,    0 }, { "un8b?",    0,    0 },
	{ "un8C?",    0,    0 }, { "un8D?",    0,    0 }, { "un8E?",    0,    0 }, { "un8F?",    0,    0 },
	{ "retzh",    0,    0 }, { "retzl",    0,    0 }, { "retc",     0,    0 }, { "retz",     0,    0 },
	{ "retzc",    0,    0 }, { "retcl",    0,    0 }, { "retnc",    0,    0 }, { "retnz",    0,    0 },
	{ "jump",  _IRG,    0 }, { "un99?",    0,    0 }, { "un9A?",    0,    0 }, { "un9b?",    0,    0 },
	{ "un9C?",    0,    0 }, { "un9D?",    0,    0 }, { "reti",     0,    0 }, { "ret",      0,    0 },

	/* 0xa0 */
	{ "jmpzh",  _A16,   0 }, { "jmpzl",  _A16,   0 }, { "jmpc",   _A16,   0 }, { "jmpz",   _A16,   0 },
	{ "jmpzc",  _A16,   0 }, { "jmpcl",  _A16,   0 }, { "jmpnc",  _A16,   0 }, { "jmpnz",  _A16,   0 },
	{ "callzh", _A16,   0 }, { "callzl", _A16,   0 }, { "callc",  _A16,   0 }, { "callz",  _A16,   0 },
	{ "callzc", _A16,   0 }, { "callcl", _A16,   0 }, { "callnc", _A16,   0 }, { "callnz", _A16,   0 },
	{ "unB0?",     0,   0 }, { "unB1?",   _I8,   0 }, { "unB2?",     0,   0 }, { "unB3?",   _I8,   0 },
	{ "out",   _KHI, _REG }, { "out",    _KHI, _I8 }, { "out",   _KLO, _REG }, { "out",    _KLO, _I8 },
	{ "unB8?",     0,   0 }, { "unB9?",   _I8,   0 }, { "unBA?",     0,   0 }, { "jmpcl?", _A16,   0 },
	{ "unBC?",     0,   0 }, { "unBD?",     0,   0 }, { "unBE?",     0,   0 }, { "jmpncl?", _A16,  0 },

	/* 0xc0 */
	{ "movb",  _REG,  _I8 }, { "movw",  _REG, _I16 }, { "movq",  _REG, _I64 }, { "movt",  _REG, _I80 },
	{ "movb",  _ILR, _ILR }, { "movw",  _ILR, _ILR }, { "movq",  _ILR, _ILR }, { "movt",  _ILR, _ILR },
	{ "unC8?",    0,    0 }, { "unC9?",    0,    0 }, { "unCA?",    0,    0 }, { "unCb?",    0,    0 },
	{ "swapb", _IRGREG, 0 }, { "swapw", _IRGREG, 0 }, { "swapq", _IRGREG, 0 }, { "swapt", _IRGREG, 0 },
	{ "movb",   _CS, _REG }, { "movb",   _CS,  _I8 }, { "movb",  _DSZ, _REG }, { "movb",  _DSZ,  _I8 },
	{ "movb",   _SS, _REG }, { "movb",   _SS,  _I8 }, { "movw",   _SP, _REG }, { "movw",   _SP, _I16 },
	{ "movb",    _F, _REG }, { "movb",    _F,  _I8 }, { "unDA?",    0,    0 }, { "unDb?",    0,    0 },
	{ "movb",   _DS, _REG }, { "movb",   _DS,  _I8 }, { "movw",  _LAR, _REG }, { "movw?",  _LAR, _I16 },

	/* 0xe0 */
	{ "unE0?",  _I8,    0 }, { "unE1?",  _I8,    0 }, { "in",    _REG,  _KI }, { "movb",  _REG, _DSZ },
	{ "movb",  _REG,   _F }, { "movb",  _REG, _TIM }, { "unE6?",  _I8,    0 }, { "unE7?",  _I8,    0 },
	{ "movw",  _REG, _LAR }, { "movw?", _REG, _LAR }, { "movw",  _REG,  _PC }, { "movw",  _REG,  _SP },
	{ "unEC?",    0,    0 }, { "movb",  _REG,  _DS }, { "movb",  _REG,  _CS }, { "movb",  _REG,  _SS },
	{ "unF0?",  _I8,    0 }, { "unF1?",  _I8,    0 }, { "unF2?",  _I8,    0 }, { "unF3?",  _I8,    0 },
	{ "unF4?",  _I8,    0 }, { "unF5?",  _I8,    0 }, { "unF6?",  _I8,    0 }, { "unF7?",  _I8,    0 },
	{ "unF8?",    0,    0 }, { "unF9?",    0,    0 }, { "unFA?",    0,    0 }, { "unFb?",    0,    0 },
	{ "unFC?",    0,    0 }, { "unFD?",    0,    0 }, { "unFE?",    0,    0 }, { "nop",      0,    0 }
};


CPU_DISASSEMBLE( hcd62121 )
{
	UINT8 op, op1=0, op2=0;
	int pos = 0;
	const hcd62121_dasm *inst;

	op = oprom[pos++];

	inst = &hcd62121_ops[op];

	buffer += sprintf(buffer,"%-8s", inst->str);

	switch( inst->arg1 )
	{
	case _REGREG:
		op1 = oprom[pos++];
		op2 = oprom[pos++];
		if ( op1 & 0x80 )
		{
			buffer += sprintf( buffer, "r%02x,0x%02x", op1 & 0x7f, op2 );
		}
		else
		{
			if ( op2 & 0x80 )
				buffer += sprintf( buffer, "r%02x,r%02x", op1 & 0x7f, op2 & 0x7f );
			else
				buffer += sprintf( buffer, "r%02x,r%02x", op2 & 0x7f, op1 & 0x7f );
		}
		break;
	case _REG:
		buffer += sprintf( buffer, "r%02x", oprom[pos++] & 0x7f );
		break;
	case _IRGREG:
		/* bit 6 = direction. 0 - regular, 1 - reverse */
		op1 = oprom[pos++];
		op2 = oprom[pos++];
		if ( op1 & 0x80 )
		{
			buffer += sprintf( buffer, "(r%02x),0x%02x", 0x40 | ( op1 & 0x3f ), op2 );
		}
		else
		{
			if ( op2 & 0x80 )
				buffer += sprintf( buffer, "(r%02x%s),r%02x", 0x40 | ( op1 & 0x3f ), (op1 & 0x40) ? ".r" : "", op2 & 0x7f );
			else
				buffer += sprintf( buffer, "r%02x,(r%02x%s)", op2 & 0x7f, 0x40 | ( op1 & 0x3f ), (op1 & 0x40) ? ".r" : "" );
		}
		break;
	case _IRG:
		/* bit 6 = direction. 0 - regular, 1 - reverse */
		op1 = oprom[pos++];
		buffer += sprintf( buffer, "(r%02x%s)", 0x40 | ( op1 & 0x3f ), (op1 & 0x40) ? ".r" : "" );
		break;
	case _F:
		buffer += sprintf( buffer, "F" );
		break;
	case _CS:
		buffer += sprintf( buffer, "CS" );
		break;
	case _DS:
		buffer += sprintf( buffer, "DS" );
		break;
	case _SS:
		buffer += sprintf( buffer, "SS" );
		break;
	case _PC:
		buffer += sprintf( buffer, "PC" );
		break;
	case _SP:
		buffer += sprintf( buffer, "SP" );
		break;
	case _I8:
		buffer += sprintf( buffer, "0x%02x", oprom[pos++] );
		break;
	case _I16:
	case _A16:
		buffer += sprintf( buffer, "0x%02x", oprom[pos++] );
		buffer += sprintf( buffer, "%02x", oprom[pos++] );
		break;
	case _I64:
		buffer += sprintf( buffer, "0x%02x", oprom[pos++] );
		buffer += sprintf( buffer, "%02x", oprom[pos++] );
		buffer += sprintf( buffer, "%02x", oprom[pos++] );
		buffer += sprintf( buffer, "%02x", oprom[pos++] );
		buffer += sprintf( buffer, "%02x", oprom[pos++] );
		buffer += sprintf( buffer, "%02x", oprom[pos++] );
		buffer += sprintf( buffer, "%02x", oprom[pos++] );
		buffer += sprintf( buffer, "%02x", oprom[pos++] );
		break;
	case _I80:
		buffer += sprintf( buffer, "0x%02x", oprom[pos++] );
		buffer += sprintf( buffer, "%02x", oprom[pos++] );
		buffer += sprintf( buffer, "%02x", oprom[pos++] );
		buffer += sprintf( buffer, "%02x", oprom[pos++] );
		buffer += sprintf( buffer, "%02x", oprom[pos++] );
		buffer += sprintf( buffer, "%02x", oprom[pos++] );
		buffer += sprintf( buffer, "%02x", oprom[pos++] );
		buffer += sprintf( buffer, "%02x", oprom[pos++] );
		buffer += sprintf( buffer, "%02x", oprom[pos++] );
		buffer += sprintf( buffer, "%02x", oprom[pos++] );
		break;
	case _A24:
		buffer += sprintf( buffer, "0x%02x:", oprom[pos++] );
		buffer += sprintf( buffer, "0x%02x", oprom[pos++] );
		buffer += sprintf( buffer, "%02x", oprom[pos++] );
		break;
	case _ILR:
		op1 = oprom[pos++];
		op2 = oprom[pos++];
		if ( op1 & 0x80 )
		{
			/* (lar),reg */
			 buffer += sprintf( buffer, "(%slar%s),r%02x", (op1 & 0x20) ? ( (op1 & 0x40) ? "--" : "++" ) : "", (op1 & 0x20) ? "" : ( (op1 & 0x40) ? "--" : "++" ), op2 & 0x7f );
		}
		else
		{
			/* reg,(lar) */
			buffer += sprintf( buffer, "r%02x,(%slar%s)", op2 & 0x7f, (op1 & 0x20) ? ( (op1 & 0x40) ? "--" : "++" ) : "", (op1 & 0x20) ? "" : ( (op1 & 0x40) ? "--" : "++" ) );
		}
		break;
	case _LAR:
		buffer += sprintf( buffer, "lar" );
		break;
	case _DSZ:
		buffer += sprintf( buffer, "dsize" );
		break;
	case _TIM:
		buffer += sprintf( buffer, "TIM?" );
		break;
	case _KLO:
		buffer += sprintf( buffer, "KOL" );
		break;
	case _KHI:
		buffer += sprintf( buffer, "KOH" );
		break;
	default:
		break;
	}

	switch( inst->arg2 )
	{
	case _REG:
		buffer += sprintf( buffer, ",r%02x", oprom[pos++] & 0x7f );
		break;
	case _F:
		buffer += sprintf( buffer, ",F" );
		break;
	case _CS:
		buffer += sprintf( buffer, ",CS" );
		break;
	case _DS:
		buffer += sprintf( buffer, ",DS" );
		break;
	case _SS:
		buffer += sprintf( buffer, ",SS" );
		break;
	case _PC:
		buffer += sprintf( buffer, ",PC" );
		break;
	case _SP:
		buffer += sprintf( buffer, ",SP" );
		break;
	case _I8:
		buffer += sprintf( buffer, ",0x%02x", oprom[pos++] );
		break;
	case _I16:
	case _A16:
		buffer += sprintf( buffer, ",0x%02x", oprom[pos++] );
		buffer += sprintf( buffer, "%02x", oprom[pos++] );
		break;
	case _I64:
		buffer += sprintf( buffer, ",0x%02x", oprom[pos++] );
		buffer += sprintf( buffer, "%02x", oprom[pos++] );
		buffer += sprintf( buffer, "%02x", oprom[pos++] );
		buffer += sprintf( buffer, "%02x", oprom[pos++] );
		buffer += sprintf( buffer, "%02x", oprom[pos++] );
		buffer += sprintf( buffer, "%02x", oprom[pos++] );
		buffer += sprintf( buffer, "%02x", oprom[pos++] );
		buffer += sprintf( buffer, "%02x", oprom[pos++] );
		break;
	case _I80:
		buffer += sprintf( buffer, ",0x%02x", oprom[pos++] );
		buffer += sprintf( buffer, "%02x", oprom[pos++] );
		buffer += sprintf( buffer, "%02x", oprom[pos++] );
		buffer += sprintf( buffer, "%02x", oprom[pos++] );
		buffer += sprintf( buffer, "%02x", oprom[pos++] );
		buffer += sprintf( buffer, "%02x", oprom[pos++] );
		buffer += sprintf( buffer, "%02x", oprom[pos++] );
		buffer += sprintf( buffer, "%02x", oprom[pos++] );
		buffer += sprintf( buffer, "%02x", oprom[pos++] );
		buffer += sprintf( buffer, "%02x", oprom[pos++] );
		break;
	case _A24:
		buffer += sprintf( buffer, ",0x%02x:", oprom[pos++] );
		buffer += sprintf( buffer, "0x%02x", oprom[pos++] );
		buffer += sprintf( buffer, "%02x", oprom[pos++] );
		break;
	case _ILR:
		/* Implemented by _ILR section for arg1 */
		break;
	case _LAR:
		buffer += sprintf( buffer, ",lar" );
		break;
	case _DSZ:
		buffer += sprintf( buffer, ",dsize" );
		break;
	case _TIM:
		buffer += sprintf( buffer, ",TIM?" );
		break;
	case _KI:
		buffer += sprintf( buffer, ",KI" );
		break;
	case _4:
		buffer += sprintf( buffer, ",4" );
		break;
	default:
		break;
	}

	return pos | DASMFLAG_SUPPORTED;
}

