;redcode
;assert 1
	SPL 0, <-202
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #621, 600
	SPL 106, 200
	ADD #-270, <-1
	SUB 6, -0
	MOV -7, <-20
	SUB 60, 0
	SUB 106, 200
	SPL 106, 200
	SUB 106, 200
	JMZ -800, -609
	SUB 60, 0
	ADD 421, @20
	SUB 60, 0
	SLT 130, 9
	CMP 280, 60
	ADD 1, 20
	SUB #721, 800
	MOV 205, -132
	SUB 1, <-11
	SPL 106, 200
	JMZ -800, -609
	CMP 210, 3
	SLT 210, 3
	DJN 210, 3
	MOV -800, -609
	SLT <-335, 4
	SLT <-335, 4
	SUB 1, <-11
	DJN -800, -609
	CMP 720, @312
	ADD @0, <40
	ADD @0, <40
	SLT 130, 9
	SLT 130, 9
	SPL @-72, #280
	JMP 200, #1
	SPL 100, 104
	JMP 200, #1
	SPL 100, 209
	ADD 3, @21
	ADD 565, @21
	SPL 0, <-202
	SUB #721, 800
	SUB #721, 800
	SPL 0, <-202
	CMP @121, <123
	DJN <-28, 9
	DJN <-28, 9
	DJN <-28, 9
	SLT 250, 390
	SUB 16, @30
	DJN 161, 3
	JMN 16, #30
	ADD 210, 30
	SUB #-0, <2
	SUB <0, @2
	MOV #-0, <1
	SPL @712, 361
	SUB 0, @11
	ADD 210, 30
	DJN 161, 0
	SPL <2, <-33
	SUB <16, @0
	SLT #712, @301
	SUB <16, @0
	SUB #76, <0
	SUB 0, @11
	SLT 650, 390
	SLT 650, 390
	SUB @121, 100
	DJN -1, @-20
	SUB <0, @2
	SPL @712, <301
	SLT -72, @-11
	SLT -72, @-11
	JMN 0, <11
	SLT -72, @-11
	SLT -72, @-11
	ADD <300, -97
	SUB 161, 300
	SUB 161, 300
	SUB #12, @200
	SUB 161, 300
	SUB #12, @200
	CMP <16, @0
	CMP @121, <123
	ADD <300, -90
	DJN -1, @-20
	CMP @121, <123
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
