# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do PWM_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is edwin@MOJARRASLAPTOP.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying d:/quartus/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/edwin/Desktop/Practicas\ Clase/PWM {C:/Users/edwin/Desktop/Practicas Clase/PWM/PWM.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 02:56:26 on Mar 07,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/edwin/Desktop/Practicas Clase/PWM" C:/Users/edwin/Desktop/Practicas Clase/PWM/PWM.v 
# -- Compiling module clkdiv
# -- Compiling module PWM
# -- Compiling module debouncer
# -- Compiling module d_ff
# 
# Top level modules:
# 	PWM
# End time: 02:56:26 on Mar 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/edwin/Desktop/Practicas\ Clase/PWM {C:/Users/edwin/Desktop/Practicas Clase/PWM/PWM_TB.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 02:56:26 on Mar 07,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/edwin/Desktop/Practicas Clase/PWM" C:/Users/edwin/Desktop/Practicas Clase/PWM/PWM_TB.v 
# -- Compiling module PWM_TB
# 
# Top level modules:
# 	PWM_TB
# End time: 02:56:27 on Mar 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  PWM_TB
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" PWM_TB 
# Start time: 02:56:27 on Mar 07,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.PWM_TB(fast)
# Loading work.PWM(fast)
# Loading work.clkdiv(fast)
# Loading work.debouncer(fast)
# Loading work.d_ff(fast)
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: edwin  Hostname: MOJARRASLAPTOP  ProcessID: 6932
#           Attempting to use alternate WLF file "./wlft9qr9c8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9qr9c8
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : C:/Users/edwin/Desktop/Practicas Clase/PWM/PWM_TB.v(40)
#    Time: 1630 ns  Iteration: 0  Instance: /PWM_TB
# 1
# Break in Module PWM_TB at C:/Users/edwin/Desktop/Practicas Clase/PWM/PWM_TB.v line 40
# End time: 03:08:42 on Mar 07,2025, Elapsed time: 0:12:15
# Errors: 0, Warnings: 3
