#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "G:\iverilog\lib\ivl\system.vpi";
:vpi_module "G:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "G:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "G:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "G:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "G:\iverilog\lib\ivl\v2009.vpi";
S_000002c34c5525e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002c34c552900 .scope module, "input_buffer_ctrl_tb" "input_buffer_ctrl_tb" 3 7;
 .timescale -9 -12;
v000002c34c5532d0_0 .var "clk", 0 0;
v000002c34c5caa00_0 .var/i "err_cnt", 31 0;
v000002c34c5ca6e0_0 .var "i_bank_swap", 0 0;
v000002c34c5ca280_0 .var "i_rd_en", 0 0;
v000002c34c5cb400_0 .net "o_array_vec", 95 0, L_000002c34c5680f0;  1 drivers
v000002c34c5cbb80_0 .var "rst_n", 0 0;
v000002c34c5ca780_0 .var "s_axis_tdata", 63 0;
v000002c34c5cb220_0 .var "s_axis_tlast", 0 0;
L_000002c34c950088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002c34c5cba40_0 .net "s_axis_tready", 0 0, L_000002c34c950088;  1 drivers
v000002c34c5cb720_0 .var "s_axis_tvalid", 0 0;
S_000002c34c571490 .scope module, "dut" "input_buffer_ctrl" 3 19, 4 10 0, S_000002c34c552900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 64 "s_axis_tdata";
    .port_info 3 /INPUT 1 "s_axis_tvalid";
    .port_info 4 /OUTPUT 1 "s_axis_tready";
    .port_info 5 /INPUT 1 "s_axis_tlast";
    .port_info 6 /INPUT 1 "i_rd_en";
    .port_info 7 /OUTPUT 96 "o_array_vec";
    .port_info 8 /INPUT 1 "i_bank_swap";
P_000002c34c573bb0 .param/l "DEPTH_LOG2" 0 4 11, +C4<00000000000000000000000000001000>;
L_000002c34c568010 .functor NOT 1, v000002c34c5530f0_0, C4<0>, C4<0>, C4<0>;
L_000002c34c5680f0 .functor BUFZ 96, v000002c34c553c30_0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v000002c34c553550_0 .net *"_ivl_4", 0 0, L_000002c34c568010;  1 drivers
v000002c34c5530f0_0 .var "bank_sel", 0 0;
v000002c34c5537d0_0 .net "clk", 0 0, v000002c34c5532d0_0;  1 drivers
v000002c34c553a50_0 .net "final_rd_addr", 8 0, L_000002c34c5cb2c0;  1 drivers
v000002c34c553d70_0 .net "final_wr_addr", 8 0, L_000002c34c5cabe0;  1 drivers
v000002c34c553410_0 .var "gb_state", 1 0;
v000002c34c5535f0_0 .net "i_bank_swap", 0 0, v000002c34c5ca6e0_0;  1 drivers
v000002c34c553690_0 .net "i_rd_en", 0 0, v000002c34c5ca280_0;  1 drivers
v000002c34c553e10_0 .net "o_array_vec", 95 0, L_000002c34c5680f0;  alias, 1 drivers
v000002c34c553eb0 .array "ram", 511 0, 95 0;
v000002c34c553c30_0 .var "ram_out_reg", 95 0;
v000002c34c553370_0 .var "ram_wdata", 95 0;
v000002c34c553910_0 .var "ram_wen", 0 0;
v000002c34c553cd0_0 .var "rd_ptr", 7 0;
v000002c34c553b90_0 .net "rst_n", 0 0, v000002c34c5cbb80_0;  1 drivers
v000002c34c553f50_0 .net "s_axis_tdata", 63 0, v000002c34c5ca780_0;  1 drivers
v000002c34c553230_0 .net "s_axis_tlast", 0 0, v000002c34c5cb220_0;  1 drivers
v000002c34c5539b0_0 .net "s_axis_tready", 0 0, L_000002c34c950088;  alias, 1 drivers
v000002c34c5534b0_0 .net "s_axis_tvalid", 0 0, v000002c34c5cb720_0;  1 drivers
v000002c34c553190_0 .var "temp_reg", 63 0;
v000002c34c553870_0 .var "wr_addr_pipe", 7 0;
v000002c34c553050_0 .var "wr_ptr", 7 0;
E_000002c34c573bf0 .event posedge, v000002c34c5537d0_0;
E_000002c34c5732f0/0 .event negedge, v000002c34c553b90_0;
E_000002c34c5732f0/1 .event posedge, v000002c34c5537d0_0;
E_000002c34c5732f0 .event/or E_000002c34c5732f0/0, E_000002c34c5732f0/1;
L_000002c34c5cabe0 .concat [ 8 1 0 0], v000002c34c553870_0, v000002c34c5530f0_0;
L_000002c34c5cb2c0 .concat [ 8 1 0 0], v000002c34c553cd0_0, L_000002c34c568010;
S_000002c34c50dd20 .scope task, "send_word" "send_word" 3 30, 3 30 0, S_000002c34c552900;
 .timescale -9 -12;
v000002c34c553af0_0 .var "data", 63 0;
TD_input_buffer_ctrl_tb.send_word ;
    %load/vec4 v000002c34c553af0_0;
    %assign/vec4 v000002c34c5ca780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c34c5cb720_0, 0;
    %wait E_000002c34c573bf0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c34c5cb720_0, 0;
    %end;
    .scope S_000002c34c571490;
T_1 ;
    %wait E_000002c34c5732f0;
    %load/vec4 v000002c34c553b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c34c5530f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002c34c5535f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000002c34c5530f0_0;
    %inv;
    %assign/vec4 v000002c34c5530f0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002c34c571490;
T_2 ;
    %wait E_000002c34c5732f0;
    %load/vec4 v000002c34c553b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002c34c553410_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002c34c553050_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002c34c553870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c34c553910_0, 0;
    %pushi/vec4 0, 0, 96;
    %assign/vec4 v000002c34c553370_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v000002c34c553190_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c34c553910_0, 0;
    %load/vec4 v000002c34c5535f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002c34c553050_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002c34c553410_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000002c34c5534b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v000002c34c553410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %jmp T_2.9;
T_2.6 ;
    %load/vec4 v000002c34c553f50_0;
    %assign/vec4 v000002c34c553190_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002c34c553410_0, 0;
    %jmp T_2.9;
T_2.7 ;
    %load/vec4 v000002c34c553f50_0;
    %parti/s 32, 0, 2;
    %load/vec4 v000002c34c553190_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002c34c553370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c34c553910_0, 0;
    %load/vec4 v000002c34c553050_0;
    %assign/vec4 v000002c34c553870_0, 0;
    %load/vec4 v000002c34c553050_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002c34c553050_0, 0;
    %load/vec4 v000002c34c553f50_0;
    %parti/s 32, 32, 7;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002c34c553190_0, 4, 5;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002c34c553410_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v000002c34c553f50_0;
    %load/vec4 v000002c34c553190_0;
    %parti/s 32, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002c34c553370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c34c553910_0, 0;
    %load/vec4 v000002c34c553050_0;
    %assign/vec4 v000002c34c553870_0, 0;
    %load/vec4 v000002c34c553050_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002c34c553050_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002c34c553410_0, 0;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002c34c571490;
T_3 ;
    %wait E_000002c34c573bf0;
    %load/vec4 v000002c34c553910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000002c34c553370_0;
    %load/vec4 v000002c34c553d70_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002c34c553eb0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002c34c571490;
T_4 ;
    %wait E_000002c34c5732f0;
    %load/vec4 v000002c34c553b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002c34c553cd0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002c34c5535f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002c34c553cd0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000002c34c553690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002c34c553cd0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002c34c553cd0_0, 0;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002c34c571490;
T_5 ;
    %wait E_000002c34c573bf0;
    %load/vec4 v000002c34c553a50_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v000002c34c553eb0, 4;
    %assign/vec4 v000002c34c553c30_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_000002c34c552900;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c34c5caa00_0, 0, 32;
    %end;
    .thread T_6, $init;
    .scope S_000002c34c552900;
T_7 ;
    %delay 5000, 0;
    %load/vec4 v000002c34c5532d0_0;
    %inv;
    %store/vec4 v000002c34c5532d0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_000002c34c552900;
T_8 ;
    %vpi_call/w 3 44 "$dumpfile", "buffer_verify.vcd" {0 0 0};
    %vpi_call/w 3 45 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002c34c552900 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c34c5532d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c34c5cbb80_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v000002c34c5ca780_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c34c5cb720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c34c5cb220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c34c5ca280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c34c5ca6e0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c34c5cbb80_0, 0, 1;
    %delay 20000, 0;
    %vpi_call/w 3 54 "$display", "=== START BUFFER VERIFICATION ===" {0 0 0};
    %vpi_call/w 3 70 "$display", "[TB] Writing 3x64-bit words to Bank 0..." {0 0 0};
    %pushi/vec4 2290649224, 0, 35;
    %concati/vec4 0, 0, 29;
    %store/vec4 v000002c34c553af0_0, 0, 64;
    %fork TD_input_buffer_ctrl_tb.send_word, S_000002c34c50dd20;
    %join;
    %pushi/vec4 3435973836, 0, 34;
    %concati/vec4 572662306, 0, 30;
    %store/vec4 v000002c34c553af0_0, 0, 64;
    %fork TD_input_buffer_ctrl_tb.send_word, S_000002c34c50dd20;
    %join;
    %pushi/vec4 2863311530, 0, 33;
    %concati/vec4 1145324612, 0, 31;
    %store/vec4 v000002c34c553af0_0, 0, 64;
    %fork TD_input_buffer_ctrl_tb.send_word, S_000002c34c50dd20;
    %join;
    %delay 20000, 0;
    %vpi_call/w 3 82 "$display", "[TB] Swapping Banks..." {0 0 0};
    %wait E_000002c34c573bf0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c34c5ca6e0_0, 0, 1;
    %wait E_000002c34c573bf0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c34c5ca6e0_0, 0, 1;
    %vpi_call/w 3 88 "$display", "[TB] Reading from Bank 0..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c34c5ca280_0, 0, 1;
    %wait E_000002c34c573bf0;
    %wait E_000002c34c573bf0;
    %load/vec4 v000002c34c5cb400_0;
    %pushi/vec4 2290649224, 0, 34;
    %concati/vec4 2290649224, 0, 33;
    %concati/vec4 0, 0, 29;
    %cmp/e;
    %jmp/0xz  T_8.0, 6;
    %vpi_call/w 3 97 "$display", "[PASS] CP2a: Vec 0 Data Match." {0 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 99 "$display", "[FAIL] CP2a: Expected 22..11..00, Got %h", v000002c34c5cb400_0 {0 0 0};
    %load/vec4 v000002c34c5caa00_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c34c5caa00_0, 0, 32;
T_8.1 ;
    %wait E_000002c34c573bf0;
    %load/vec4 v000002c34c5cb400_0;
    %pushi/vec4 2863311530, 0, 33;
    %concati/vec4 2290649224, 0, 32;
    %concati/vec4 858993459, 0, 31;
    %cmp/e;
    %jmp/0xz  T_8.2, 6;
    %vpi_call/w 3 108 "$display", "[PASS] CP2b: Vec 1 Data Match." {0 0 0};
    %jmp T_8.3;
T_8.2 ;
    %vpi_call/w 3 110 "$display", "[FAIL] CP2b: Expected 55..44..33, Got %h", v000002c34c5cb400_0 {0 0 0};
    %load/vec4 v000002c34c5caa00_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c34c5caa00_0, 0, 32;
T_8.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c34c5ca280_0, 0, 1;
    %vpi_call/w 3 122 "$display", "[TB] Writing to Bank 1 while Bank 0 is active for read..." {0 0 0};
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %store/vec4 v000002c34c553af0_0, 0, 64;
    %fork TD_input_buffer_ctrl_tb.send_word, S_000002c34c50dd20;
    %join;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %store/vec4 v000002c34c553af0_0, 0, 64;
    %fork TD_input_buffer_ctrl_tb.send_word, S_000002c34c50dd20;
    %join;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %store/vec4 v000002c34c553af0_0, 0, 64;
    %fork TD_input_buffer_ctrl_tb.send_word, S_000002c34c50dd20;
    %join;
    %wait E_000002c34c573bf0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c34c5ca6e0_0, 0, 1;
    %wait E_000002c34c573bf0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c34c5ca6e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c34c5ca280_0, 0, 1;
    %wait E_000002c34c573bf0;
    %wait E_000002c34c573bf0;
    %load/vec4 v000002c34c5cb400_0;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %concati/vec4 4294967295, 0, 32;
    %cmp/e;
    %jmp/0xz  T_8.4, 6;
    %vpi_call/w 3 138 "$display", "[PASS] CP3: Bank 1 Written Correctly." {0 0 0};
    %jmp T_8.5;
T_8.4 ;
    %vpi_call/w 3 140 "$display", "[FAIL] CP3: Bank 1 Data Mismatch. Got %h", v000002c34c5cb400_0 {0 0 0};
    %load/vec4 v000002c34c5caa00_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c34c5caa00_0, 0, 32;
T_8.5 ;
    %load/vec4 v000002c34c5caa00_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_call/w 3 145 "$display", "\012=== SUCCESS: All Checkpoints Passed! ===\012" {0 0 0};
    %jmp T_8.7;
T_8.6 ;
    %vpi_call/w 3 146 "$display", "\012=== FAILURE: Found %0d Errors ===\012", v000002c34c5caa00_0 {0 0 0};
T_8.7 ;
    %vpi_call/w 3 147 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "src/input_buffer_ctrl_tb.v";
    "src/input_buffer_ctrl.v";
