
centos-preinstalled/ssh-add:     file format elf32-littlearm


Disassembly of section .init:

000030e0 <_init@@Base>:
    30e0:	push	{r3, lr}
    30e4:	bl	4974 <__printf_chk@plt+0xdd0>
    30e8:	pop	{r3, pc}

Disassembly of section .plt:

000030ec <RSA_blinding_on@plt-0x14>:
    30ec:	push	{lr}		; (str lr, [sp, #-4]!)
    30f0:	ldr	lr, [pc, #4]	; 30fc <_init@@Base+0x1c>
    30f4:	add	lr, pc, lr
    30f8:	ldr	pc, [lr, #8]!
    30fc:	andeq	r4, r6, ip, lsl #22

00003100 <RSA_blinding_on@plt>:
    3100:	add	ip, pc, #0, 12
    3104:	add	ip, ip, #100, 20	; 0x64000
    3108:	ldr	pc, [ip, #2828]!	; 0xb0c

0000310c <EC_GROUP_cmp@plt>:
    310c:	add	ip, pc, #0, 12
    3110:	add	ip, ip, #100, 20	; 0x64000
    3114:	ldr	pc, [ip, #2820]!	; 0xb04

00003118 <EVP_CIPHER_CTX_free@plt>:
    3118:	add	ip, pc, #0, 12
    311c:	add	ip, ip, #100, 20	; 0x64000
    3120:	ldr	pc, [ip, #2812]!	; 0xafc

00003124 <getpwnam@plt>:
    3124:	add	ip, pc, #0, 12
    3128:	add	ip, ip, #100, 20	; 0x64000
    312c:	ldr	pc, [ip, #2804]!	; 0xaf4

00003130 <seteuid@plt>:
    3130:	add	ip, pc, #0, 12
    3134:	add	ip, ip, #100, 20	; 0x64000
    3138:	ldr	pc, [ip, #2796]!	; 0xaec

0000313c <EC_POINT_mul@plt>:
    313c:	add	ip, pc, #0, 12
    3140:	add	ip, ip, #100, 20	; 0x64000
    3144:	ldr	pc, [ip, #2788]!	; 0xae4

00003148 <DSA_do_sign@plt>:
    3148:	add	ip, pc, #0, 12
    314c:	add	ip, ip, #100, 20	; 0x64000
    3150:	ldr	pc, [ip, #2780]!	; 0xadc

00003154 <getpid@plt>:
    3154:	add	ip, pc, #0, 12
    3158:	add	ip, ip, #100, 20	; 0x64000
    315c:	ldr	pc, [ip, #2772]!	; 0xad4

00003160 <BIO_ctrl@plt>:
    3160:	add	ip, pc, #0, 12
    3164:	add	ip, ip, #100, 20	; 0x64000
    3168:	ldr	pc, [ip, #2764]!	; 0xacc

0000316c <EVP_PKEY_free@plt>:
    316c:	add	ip, pc, #0, 12
    3170:	add	ip, ip, #100, 20	; 0x64000
    3174:	ldr	pc, [ip, #2756]!	; 0xac4

00003178 <__memcpy_chk@plt>:
    3178:	add	ip, pc, #0, 12
    317c:	add	ip, ip, #100, 20	; 0x64000
    3180:	ldr	pc, [ip, #2748]!	; 0xabc

00003184 <EVP_DigestFinal_ex@plt>:
    3184:	add	ip, pc, #0, 12
    3188:	add	ip, ip, #100, 20	; 0x64000
    318c:	ldr	pc, [ip, #2740]!	; 0xab4

00003190 <gettimeofday@plt>:
    3190:	add	ip, pc, #0, 12
    3194:	add	ip, ip, #100, 20	; 0x64000
    3198:	ldr	pc, [ip, #2732]!	; 0xaac

0000319c <setegid@plt>:
    319c:	add	ip, pc, #0, 12
    31a0:	add	ip, ip, #100, 20	; 0x64000
    31a4:	ldr	pc, [ip, #2724]!	; 0xaa4

000031a8 <EC_KEY_set_asn1_flag@plt>:
    31a8:	add	ip, pc, #0, 12
    31ac:	add	ip, ip, #100, 20	; 0x64000
    31b0:	ldr	pc, [ip, #2716]!	; 0xa9c

000031b4 <BN_print_fp@plt>:
    31b4:	add	ip, pc, #0, 12
    31b8:	add	ip, ip, #100, 20	; 0x64000
    31bc:	ldr	pc, [ip, #2708]!	; 0xa94

000031c0 <EVP_CipherInit@plt>:
    31c0:	add	ip, pc, #0, 12
    31c4:	add	ip, ip, #100, 20	; 0x64000
    31c8:	ldr	pc, [ip, #2700]!	; 0xa8c

000031cc <EC_POINT_is_at_infinity@plt>:
    31cc:	add	ip, pc, #0, 12
    31d0:	add	ip, ip, #100, 20	; 0x64000
    31d4:	ldr	pc, [ip, #2692]!	; 0xa84

000031d8 <setresgid@plt>:
    31d8:	add	ip, pc, #0, 12
    31dc:	add	ip, ip, #100, 20	; 0x64000
    31e0:	ldr	pc, [ip, #2684]!	; 0xa7c

000031e4 <OPENSSL_add_all_algorithms_noconf@plt>:
    31e4:	add	ip, pc, #0, 12
    31e8:	add	ip, ip, #100, 20	; 0x64000
    31ec:	ldr	pc, [ip, #2676]!	; 0xa74

000031f0 <getsockopt@plt>:
    31f0:	add	ip, pc, #0, 12
    31f4:	add	ip, ip, #100, 20	; 0x64000
    31f8:	ldr	pc, [ip, #2668]!	; 0xa6c

000031fc <strcasecmp@plt>:
    31fc:	add	ip, pc, #0, 12
    3200:	add	ip, ip, #100, 20	; 0x64000
    3204:	ldr	pc, [ip, #2660]!	; 0xa64

00003208 <BIO_write@plt>:
    3208:	add	ip, pc, #0, 12
    320c:	add	ip, ip, #100, 20	; 0x64000
    3210:	ldr	pc, [ip, #2652]!	; 0xa5c

00003214 <getsid@plt>:
    3214:	add	ip, pc, #0, 12
    3218:	add	ip, ip, #100, 20	; 0x64000
    321c:	ldr	pc, [ip, #2644]!	; 0xa54

00003220 <freeaddrinfo@plt>:
    3220:	add	ip, pc, #0, 12
    3224:	add	ip, ip, #100, 20	; 0x64000
    3228:	ldr	pc, [ip, #2636]!	; 0xa4c

0000322c <EC_KEY_set_private_key@plt>:
    322c:	add	ip, pc, #0, 12
    3230:	add	ip, ip, #100, 20	; 0x64000
    3234:	ldr	pc, [ip, #2628]!	; 0xa44

00003238 <strtol@plt>:
    3238:	add	ip, pc, #0, 12
    323c:	add	ip, ip, #100, 20	; 0x64000
    3240:	ldr	pc, [ip, #2620]!	; 0xa3c

00003244 <free@plt>:
    3244:	add	ip, pc, #0, 12
    3248:	add	ip, ip, #100, 20	; 0x64000
    324c:	ldr	pc, [ip, #2612]!	; 0xa34

00003250 <EVP_aes_128_cbc@plt>:
    3250:	add	ip, pc, #0, 12
    3254:	add	ip, ip, #100, 20	; 0x64000
    3258:	ldr	pc, [ip, #2604]!	; 0xa2c

0000325c <getaddrinfo@plt>:
    325c:	add	ip, pc, #0, 12
    3260:	add	ip, ip, #100, 20	; 0x64000
    3264:	ldr	pc, [ip, #2596]!	; 0xa24

00003268 <EVP_CIPHER_CTX_iv_length@plt>:
    3268:	add	ip, pc, #0, 12
    326c:	add	ip, ip, #100, 20	; 0x64000
    3270:	ldr	pc, [ip, #2588]!	; 0xa1c

00003274 <RAND_load_file@plt>:
    3274:	add	ip, pc, #0, 12
    3278:	add	ip, ip, #100, 20	; 0x64000
    327c:	ldr	pc, [ip, #2580]!	; 0xa14

00003280 <BN_dup@plt>:
    3280:	add	ip, pc, #0, 12
    3284:	add	ip, ip, #100, 20	; 0x64000
    3288:	ldr	pc, [ip, #2572]!	; 0xa0c

0000328c <EVP_MD_block_size@plt>:
    328c:	add	ip, pc, #0, 12
    3290:	add	ip, ip, #100, 20	; 0x64000
    3294:	ldr	pc, [ip, #2564]!	; 0xa04

00003298 <EC_KEY_set_public_key@plt>:
    3298:	add	ip, pc, #0, 12
    329c:	add	ip, ip, #100, 20	; 0x64000
    32a0:	ldr	pc, [ip, #2556]!	; 0x9fc

000032a4 <__xstat64@plt>:
    32a4:	add	ip, pc, #0, 12
    32a8:	add	ip, ip, #100, 20	; 0x64000
    32ac:	ldr	pc, [ip, #2548]!	; 0x9f4

000032b0 <EC_KEY_generate_key@plt>:
    32b0:	add	ip, pc, #0, 12
    32b4:	add	ip, ip, #100, 20	; 0x64000
    32b8:	ldr	pc, [ip, #2540]!	; 0x9ec

000032bc <EVP_CIPHER_CTX_ctrl@plt>:
    32bc:	add	ip, pc, #0, 12
    32c0:	add	ip, ip, #100, 20	; 0x64000
    32c4:	ldr	pc, [ip, #2532]!	; 0x9e4

000032c8 <EC_POINT_get_affine_coordinates_GFp@plt>:
    32c8:	add	ip, pc, #0, 12
    32cc:	add	ip, ip, #100, 20	; 0x64000
    32d0:	ldr	pc, [ip, #2524]!	; 0x9dc

000032d4 <strncmp@plt>:
    32d4:	add	ip, pc, #0, 12
    32d8:	add	ip, ip, #100, 20	; 0x64000
    32dc:	ldr	pc, [ip, #2516]!	; 0x9d4

000032e0 <getppid@plt>:
    32e0:	add	ip, pc, #0, 12
    32e4:	add	ip, ip, #100, 20	; 0x64000
    32e8:	ldr	pc, [ip, #2508]!	; 0x9cc

000032ec <BN_bn2bin@plt>:
    32ec:	add	ip, pc, #0, 12
    32f0:	add	ip, ip, #100, 20	; 0x64000
    32f4:	ldr	pc, [ip, #2500]!	; 0x9c4

000032f8 <fgetc@plt>:
    32f8:	add	ip, pc, #0, 12
    32fc:	add	ip, ip, #100, 20	; 0x64000
    3300:	ldr	pc, [ip, #2492]!	; 0x9bc

00003304 <BN_CTX_get@plt>:
    3304:	add	ip, pc, #0, 12
    3308:	add	ip, ip, #100, 20	; 0x64000
    330c:	ldr	pc, [ip, #2484]!	; 0x9b4

00003310 <ENGINE_register_all_complete@plt>:
    3310:	add	ip, pc, #0, 12
    3314:	add	ip, ip, #100, 20	; 0x64000
    3318:	ldr	pc, [ip, #2476]!	; 0x9ac

0000331c <EC_POINT_free@plt>:
    331c:	add	ip, pc, #0, 12
    3320:	add	ip, ip, #100, 20	; 0x64000
    3324:	ldr	pc, [ip, #2468]!	; 0x9a4

00003328 <RSA_public_encrypt@plt>:
    3328:	add	ip, pc, #0, 12
    332c:	add	ip, ip, #100, 20	; 0x64000
    3330:	ldr	pc, [ip, #2460]!	; 0x99c

00003334 <exit@plt>:
    3334:	add	ip, pc, #0, 12
    3338:	add	ip, ip, #100, 20	; 0x64000
    333c:	ldr	pc, [ip, #2452]!	; 0x994

00003340 <getegid@plt>:
    3340:	add	ip, pc, #0, 12
    3344:	add	ip, ip, #100, 20	; 0x64000
    3348:	ldr	pc, [ip, #2444]!	; 0x98c

0000334c <strerror@plt>:
    334c:	add	ip, pc, #0, 12
    3350:	add	ip, ip, #100, 20	; 0x64000
    3354:	ldr	pc, [ip, #2436]!	; 0x984

00003358 <initgroups@plt>:
    3358:	add	ip, pc, #0, 12
    335c:	add	ip, ip, #100, 20	; 0x64000
    3360:	ldr	pc, [ip, #2428]!	; 0x97c

00003364 <RSA_private_decrypt@plt>:
    3364:	add	ip, pc, #0, 12
    3368:	add	ip, ip, #100, 20	; 0x64000
    336c:	ldr	pc, [ip, #2420]!	; 0x974

00003370 <__vsnprintf_chk@plt>:
    3370:	add	ip, pc, #0, 12
    3374:	add	ip, ip, #100, 20	; 0x64000
    3378:	ldr	pc, [ip, #2412]!	; 0x96c

0000337c <EC_KEY_get0_public_key@plt>:
    337c:	add	ip, pc, #0, 12
    3380:	add	ip, ip, #100, 20	; 0x64000
    3384:	ldr	pc, [ip, #2404]!	; 0x964

00003388 <BN_free@plt>:
    3388:	add	ip, pc, #0, 12
    338c:	add	ip, ip, #100, 20	; 0x64000
    3390:	ldr	pc, [ip, #2396]!	; 0x95c

00003394 <BIO_free@plt>:
    3394:	add	ip, pc, #0, 12
    3398:	add	ip, ip, #100, 20	; 0x64000
    339c:	ldr	pc, [ip, #2388]!	; 0x954

000033a0 <BN_bn2dec@plt>:
    33a0:	add	ip, pc, #0, 12
    33a4:	add	ip, ip, #100, 20	; 0x64000
    33a8:	ldr	pc, [ip, #2380]!	; 0x94c

000033ac <feof@plt>:
    33ac:	add	ip, pc, #0, 12
    33b0:	add	ip, ip, #100, 20	; 0x64000
    33b4:	ldr	pc, [ip, #2372]!	; 0x944

000033b8 <puts@plt>:
    33b8:	add	ip, pc, #0, 12
    33bc:	add	ip, ip, #100, 20	; 0x64000
    33c0:	ldr	pc, [ip, #2364]!	; 0x93c

000033c4 <perror@plt>:
    33c4:	add	ip, pc, #0, 12
    33c8:	add	ip, ip, #100, 20	; 0x64000
    33cc:	ldr	pc, [ip, #2356]!	; 0x934

000033d0 <strtoll@plt>:
    33d0:	add	ip, pc, #0, 12
    33d4:	add	ip, ip, #100, 20	; 0x64000
    33d8:	ldr	pc, [ip, #2348]!	; 0x92c

000033dc <EVP_PKEY_get1_RSA@plt>:
    33dc:	add	ip, pc, #0, 12
    33e0:	add	ip, ip, #100, 20	; 0x64000
    33e4:	ldr	pc, [ip, #2340]!	; 0x924

000033e8 <getpwuid@plt>:
    33e8:	add	ip, pc, #0, 12
    33ec:	add	ip, ip, #100, 20	; 0x64000
    33f0:	ldr	pc, [ip, #2332]!	; 0x91c

000033f4 <__fprintf_chk@plt>:
    33f4:	add	ip, pc, #0, 12
    33f8:	add	ip, ip, #100, 20	; 0x64000
    33fc:	ldr	pc, [ip, #2324]!	; 0x914

00003400 <ECDSA_do_sign@plt>:
    3400:	add	ip, pc, #0, 12
    3404:	add	ip, ip, #100, 20	; 0x64000
    3408:	ldr	pc, [ip, #2316]!	; 0x90c

0000340c <EVP_CIPHER_CTX_set_app_data@plt>:
    340c:	add	ip, pc, #0, 12
    3410:	add	ip, ip, #100, 20	; 0x64000
    3414:	ldr	pc, [ip, #2308]!	; 0x904

00003418 <strtoul@plt>:
    3418:	add	ip, pc, #0, 12
    341c:	add	ip, ip, #100, 20	; 0x64000
    3420:	ldr	pc, [ip, #2300]!	; 0x8fc

00003424 <nanosleep@plt>:
    3424:	add	ip, pc, #0, 12
    3428:	add	ip, ip, #100, 20	; 0x64000
    342c:	ldr	pc, [ip, #2292]!	; 0x8f4

00003430 <ECDSA_SIG_free@plt>:
    3430:	add	ip, pc, #0, 12
    3434:	add	ip, ip, #100, 20	; 0x64000
    3438:	ldr	pc, [ip, #2284]!	; 0x8ec

0000343c <strftime@plt>:
    343c:	add	ip, pc, #0, 12
    3440:	add	ip, ip, #100, 20	; 0x64000
    3444:	ldr	pc, [ip, #2276]!	; 0x8e4

00003448 <EVP_CIPHER_CTX_get_app_data@plt>:
    3448:	add	ip, pc, #0, 12
    344c:	add	ip, ip, #100, 20	; 0x64000
    3450:	ldr	pc, [ip, #2268]!	; 0x8dc

00003454 <memset@plt>:
    3454:	add	ip, pc, #0, 12
    3458:	add	ip, ip, #100, 20	; 0x64000
    345c:	ldr	pc, [ip, #2260]!	; 0x8d4

00003460 <__fxstat64@plt>:
    3460:	add	ip, pc, #0, 12
    3464:	add	ip, ip, #100, 20	; 0x64000
    3468:	ldr	pc, [ip, #2252]!	; 0x8cc

0000346c <closelog@plt>:
    346c:	add	ip, pc, #0, 12
    3470:	add	ip, ip, #100, 20	; 0x64000
    3474:	ldr	pc, [ip, #2244]!	; 0x8c4

00003478 <strspn@plt>:
    3478:	add	ip, pc, #0, 12
    347c:	add	ip, ip, #100, 20	; 0x64000
    3480:	ldr	pc, [ip, #2236]!	; 0x8bc

00003484 <DSA_SIG_free@plt>:
    3484:	add	ip, pc, #0, 12
    3488:	add	ip, ip, #100, 20	; 0x64000
    348c:	ldr	pc, [ip, #2228]!	; 0x8b4

00003490 <EVP_MD_CTX_md@plt>:
    3490:	add	ip, pc, #0, 12
    3494:	add	ip, ip, #100, 20	; 0x64000
    3498:	ldr	pc, [ip, #2220]!	; 0x8ac

0000349c <fcntl@plt>:
    349c:	add	ip, pc, #0, 12
    34a0:	add	ip, ip, #100, 20	; 0x64000
    34a4:	ldr	pc, [ip, #2212]!	; 0x8a4

000034a8 <EC_GROUP_get_curve_name@plt>:
    34a8:	add	ip, pc, #0, 12
    34ac:	add	ip, ip, #100, 20	; 0x64000
    34b0:	ldr	pc, [ip, #2204]!	; 0x89c

000034b4 <getgroups@plt>:
    34b4:	add	ip, pc, #0, 12
    34b8:	add	ip, ip, #100, 20	; 0x64000
    34bc:	ldr	pc, [ip, #2196]!	; 0x894

000034c0 <listen@plt>:
    34c0:	add	ip, pc, #0, 12
    34c4:	add	ip, ip, #100, 20	; 0x64000
    34c8:	ldr	pc, [ip, #2188]!	; 0x88c

000034cc <snprintf@plt>:
    34cc:	add	ip, pc, #0, 12
    34d0:	add	ip, ip, #100, 20	; 0x64000
    34d4:	ldr	pc, [ip, #2180]!	; 0x884

000034d8 <EVP_CIPHER_CTX_init@plt>:
    34d8:	add	ip, pc, #0, 12
    34dc:	add	ip, ip, #100, 20	; 0x64000
    34e0:	ldr	pc, [ip, #2172]!	; 0x87c

000034e4 <__strdup@plt>:
    34e4:	add	ip, pc, #0, 12
    34e8:	add	ip, ip, #100, 20	; 0x64000
    34ec:	ldr	pc, [ip, #2164]!	; 0x874

000034f0 <close@plt>:
    34f0:	add	ip, pc, #0, 12
    34f4:	add	ip, ip, #100, 20	; 0x64000
    34f8:	ldr	pc, [ip, #2156]!	; 0x86c

000034fc <ECDSA_SIG_new@plt>:
    34fc:	add	ip, pc, #0, 12
    3500:	add	ip, ip, #100, 20	; 0x64000
    3504:	ldr	pc, [ip, #2148]!	; 0x864

00003508 <EC_KEY_get0_private_key@plt>:
    3508:	add	ip, pc, #0, 12
    350c:	add	ip, ip, #100, 20	; 0x64000
    3510:	ldr	pc, [ip, #2140]!	; 0x85c

00003514 <read@plt>:
    3514:	add	ip, pc, #0, 12
    3518:	add	ip, ip, #100, 20	; 0x64000
    351c:	ldr	pc, [ip, #2132]!	; 0x854

00003520 <BN_sub@plt>:
    3520:	add	ip, pc, #0, 12
    3524:	add	ip, ip, #100, 20	; 0x64000
    3528:	ldr	pc, [ip, #2124]!	; 0x84c

0000352c <abort@plt>:
    352c:	add	ip, pc, #0, 12
    3530:	add	ip, ip, #100, 20	; 0x64000
    3534:	ldr	pc, [ip, #2116]!	; 0x844

00003538 <EC_KEY_set_group@plt>:
    3538:	add	ip, pc, #0, 12
    353c:	add	ip, ip, #100, 20	; 0x64000
    3540:	ldr	pc, [ip, #2108]!	; 0x83c

00003544 <poll@plt>:
    3544:	add	ip, pc, #0, 12
    3548:	add	ip, ip, #100, 20	; 0x64000
    354c:	ldr	pc, [ip, #2100]!	; 0x834

00003550 <EVP_des_cbc@plt>:
    3550:	add	ip, pc, #0, 12
    3554:	add	ip, ip, #100, 20	; 0x64000
    3558:	ldr	pc, [ip, #2092]!	; 0x82c

0000355c <BN_div@plt>:
    355c:	add	ip, pc, #0, 12
    3560:	add	ip, ip, #100, 20	; 0x64000
    3564:	ldr	pc, [ip, #2084]!	; 0x824

00003568 <__ctype_toupper_loc@plt>:
    3568:	add	ip, pc, #0, 12
    356c:	add	ip, ip, #100, 20	; 0x64000
    3570:	ldr	pc, [ip, #2076]!	; 0x81c

00003574 <memmove@plt>:
    3574:	add	ip, pc, #0, 12
    3578:	add	ip, ip, #100, 20	; 0x64000
    357c:	ldr	pc, [ip, #2068]!	; 0x814

00003580 <EVP_CIPHER_CTX_set_key_length@plt>:
    3580:	add	ip, pc, #0, 12
    3584:	add	ip, ip, #100, 20	; 0x64000
    3588:	ldr	pc, [ip, #2060]!	; 0x80c

0000358c <strpbrk@plt>:
    358c:	add	ip, pc, #0, 12
    3590:	add	ip, ip, #100, 20	; 0x64000
    3594:	ldr	pc, [ip, #2052]!	; 0x804

00003598 <BN_CTX_new@plt>:
    3598:	add	ip, pc, #0, 12
    359c:	add	ip, ip, #100, 20	; 0x64000
    35a0:	ldr	pc, [ip, #2044]!	; 0x7fc

000035a4 <unlink@plt>:
    35a4:	add	ip, pc, #0, 12
    35a8:	add	ip, ip, #100, 20	; 0x64000
    35ac:	ldr	pc, [ip, #2036]!	; 0x7f4

000035b0 <PEM_write_bio_RSAPrivateKey@plt>:
    35b0:	add	ip, pc, #0, 12
    35b4:	add	ip, ip, #100, 20	; 0x64000
    35b8:	ldr	pc, [ip, #2028]!	; 0x7ec

000035bc <RSA_new@plt>:
    35bc:	add	ip, pc, #0, 12
    35c0:	add	ip, ip, #100, 20	; 0x64000
    35c4:	ldr	pc, [ip, #2020]!	; 0x7e4

000035c8 <kill@plt>:
    35c8:	add	ip, pc, #0, 12
    35cc:	add	ip, ip, #100, 20	; 0x64000
    35d0:	ldr	pc, [ip, #2012]!	; 0x7dc

000035d4 <ioctl@plt>:
    35d4:	add	ip, pc, #0, 12
    35d8:	add	ip, ip, #100, 20	; 0x64000
    35dc:	ldr	pc, [ip, #2004]!	; 0x7d4

000035e0 <dup2@plt>:
    35e0:	add	ip, pc, #0, 12
    35e4:	add	ip, ip, #100, 20	; 0x64000
    35e8:	ldr	pc, [ip, #1996]!	; 0x7cc

000035ec <localtime@plt>:
    35ec:	add	ip, pc, #0, 12
    35f0:	add	ip, ip, #100, 20	; 0x64000
    35f4:	ldr	pc, [ip, #1988]!	; 0x7c4

000035f8 <EVP_PKEY_get1_DSA@plt>:
    35f8:	add	ip, pc, #0, 12
    35fc:	add	ip, ip, #100, 20	; 0x64000
    3600:	ldr	pc, [ip, #1980]!	; 0x7bc

00003604 <clock_gettime@plt>:
    3604:	add	ip, pc, #0, 12
    3608:	add	ip, ip, #100, 20	; 0x64000
    360c:	ldr	pc, [ip, #1972]!	; 0x7b4

00003610 <realloc@plt>:
    3610:	add	ip, pc, #0, 12
    3614:	add	ip, ip, #100, 20	; 0x64000
    3618:	ldr	pc, [ip, #1964]!	; 0x7ac

0000361c <setresuid@plt>:
    361c:	add	ip, pc, #0, 12
    3620:	add	ip, ip, #100, 20	; 0x64000
    3624:	ldr	pc, [ip, #1956]!	; 0x7a4

00003628 <BN_dec2bn@plt>:
    3628:	add	ip, pc, #0, 12
    362c:	add	ip, ip, #100, 20	; 0x64000
    3630:	ldr	pc, [ip, #1948]!	; 0x79c

00003634 <open64@plt>:
    3634:	add	ip, pc, #0, 12
    3638:	add	ip, ip, #100, 20	; 0x64000
    363c:	ldr	pc, [ip, #1940]!	; 0x794

00003640 <BN_clear_free@plt>:
    3640:	add	ip, pc, #0, 12
    3644:	add	ip, ip, #100, 20	; 0x64000
    3648:	ldr	pc, [ip, #1932]!	; 0x78c

0000364c <EC_GROUP_method_of@plt>:
    364c:	add	ip, pc, #0, 12
    3650:	add	ip, ip, #100, 20	; 0x64000
    3654:	ldr	pc, [ip, #1924]!	; 0x784

00003658 <EVP_CIPHER_CTX_cleanup@plt>:
    3658:	add	ip, pc, #0, 12
    365c:	add	ip, ip, #100, 20	; 0x64000
    3660:	ldr	pc, [ip, #1916]!	; 0x77c

00003664 <bind@plt>:
    3664:	add	ip, pc, #0, 12
    3668:	add	ip, ip, #100, 20	; 0x64000
    366c:	ldr	pc, [ip, #1908]!	; 0x774

00003670 <waitpid@plt>:
    3670:	add	ip, pc, #0, 12
    3674:	add	ip, ip, #100, 20	; 0x64000
    3678:	ldr	pc, [ip, #1900]!	; 0x76c

0000367c <RSA_free@plt>:
    367c:	add	ip, pc, #0, 12
    3680:	add	ip, ip, #100, 20	; 0x64000
    3684:	ldr	pc, [ip, #1892]!	; 0x764

00003688 <ECDSA_do_verify@plt>:
    3688:	add	ip, pc, #0, 12
    368c:	add	ip, ip, #100, 20	; 0x64000
    3690:	ldr	pc, [ip, #1884]!	; 0x75c

00003694 <BIO_new@plt>:
    3694:	add	ip, pc, #0, 12
    3698:	add	ip, ip, #100, 20	; 0x64000
    369c:	ldr	pc, [ip, #1876]!	; 0x754

000036a0 <EVP_Cipher@plt>:
    36a0:	add	ip, pc, #0, 12
    36a4:	add	ip, ip, #100, 20	; 0x64000
    36a8:	ldr	pc, [ip, #1868]!	; 0x74c

000036ac <tcsetattr@plt>:
    36ac:	add	ip, pc, #0, 12
    36b0:	add	ip, ip, #100, 20	; 0x64000
    36b4:	ldr	pc, [ip, #1860]!	; 0x744

000036b8 <BN_bin2bn@plt>:
    36b8:	add	ip, pc, #0, 12
    36bc:	add	ip, ip, #100, 20	; 0x64000
    36c0:	ldr	pc, [ip, #1852]!	; 0x73c

000036c4 <setgroups@plt>:
    36c4:	add	ip, pc, #0, 12
    36c8:	add	ip, ip, #100, 20	; 0x64000
    36cc:	ldr	pc, [ip, #1844]!	; 0x734

000036d0 <DSA_generate_key@plt>:
    36d0:	add	ip, pc, #0, 12
    36d4:	add	ip, ip, #100, 20	; 0x64000
    36d8:	ldr	pc, [ip, #1836]!	; 0x72c

000036dc <setgid@plt>:
    36dc:	add	ip, pc, #0, 12
    36e0:	add	ip, ip, #100, 20	; 0x64000
    36e4:	ldr	pc, [ip, #1828]!	; 0x724

000036e8 <__syslog_chk@plt>:
    36e8:	add	ip, pc, #0, 12
    36ec:	add	ip, ip, #100, 20	; 0x64000
    36f0:	ldr	pc, [ip, #1820]!	; 0x71c

000036f4 <__stack_chk_fail@plt>:
    36f4:	add	ip, pc, #0, 12
    36f8:	add	ip, ip, #100, 20	; 0x64000
    36fc:	ldr	pc, [ip, #1812]!	; 0x714

00003700 <EC_GROUP_get_order@plt>:
    3700:	add	ip, pc, #0, 12
    3704:	add	ip, ip, #100, 20	; 0x64000
    3708:	ldr	pc, [ip, #1804]!	; 0x70c

0000370c <DSA_generate_parameters_ex@plt>:
    370c:	add	ip, pc, #0, 12
    3710:	add	ip, ip, #100, 20	; 0x64000
    3714:	ldr	pc, [ip, #1796]!	; 0x704

00003718 <fork@plt>:
    3718:	add	ip, pc, #0, 12
    371c:	add	ip, ip, #100, 20	; 0x64000
    3720:	ldr	pc, [ip, #1788]!	; 0x6fc

00003724 <socket@plt>:
    3724:	add	ip, pc, #0, 12
    3728:	add	ip, ip, #100, 20	; 0x64000
    372c:	ldr	pc, [ip, #1780]!	; 0x6f4

00003730 <EC_METHOD_get_field_type@plt>:
    3730:	add	ip, pc, #0, 12
    3734:	add	ip, ip, #100, 20	; 0x64000
    3738:	ldr	pc, [ip, #1772]!	; 0x6ec

0000373c <BN_set_word@plt>:
    373c:	add	ip, pc, #0, 12
    3740:	add	ip, ip, #100, 20	; 0x64000
    3744:	ldr	pc, [ip, #1764]!	; 0x6e4

00003748 <isatty@plt>:
    3748:	add	ip, pc, #0, 12
    374c:	add	ip, ip, #100, 20	; 0x64000
    3750:	ldr	pc, [ip, #1756]!	; 0x6dc

00003754 <EC_GROUP_free@plt>:
    3754:	add	ip, pc, #0, 12
    3758:	add	ip, ip, #100, 20	; 0x64000
    375c:	ldr	pc, [ip, #1748]!	; 0x6d4

00003760 <__cxa_atexit@plt>:
    3760:	add	ip, pc, #0, 12
    3764:	add	ip, ip, #100, 20	; 0x64000
    3768:	ldr	pc, [ip, #1740]!	; 0x6cc

0000376c <EC_GROUP_set_asn1_flag@plt>:
    376c:	add	ip, pc, #0, 12
    3770:	add	ip, ip, #100, 20	; 0x64000
    3774:	ldr	pc, [ip, #1732]!	; 0x6c4

00003778 <PEM_write_bio_DSAPrivateKey@plt>:
    3778:	add	ip, pc, #0, 12
    377c:	add	ip, ip, #100, 20	; 0x64000
    3780:	ldr	pc, [ip, #1724]!	; 0x6bc

00003784 <OPENSSL_config@plt>:
    3784:	add	ip, pc, #0, 12
    3788:	add	ip, ip, #100, 20	; 0x64000
    378c:	ldr	pc, [ip, #1716]!	; 0x6b4

00003790 <CRYPTO_free@plt>:
    3790:	add	ip, pc, #0, 12
    3794:	add	ip, ip, #100, 20	; 0x64000
    3798:	ldr	pc, [ip, #1708]!	; 0x6ac

0000379c <FIPS_mode@plt>:
    379c:	add	ip, pc, #0, 12
    37a0:	add	ip, ip, #100, 20	; 0x64000
    37a4:	ldr	pc, [ip, #1700]!	; 0x6a4

000037a8 <EC_POINT_point2oct@plt>:
    37a8:	add	ip, pc, #0, 12
    37ac:	add	ip, ip, #100, 20	; 0x64000
    37b0:	ldr	pc, [ip, #1692]!	; 0x69c

000037b4 <EVP_MD_CTX_cleanup@plt>:
    37b4:	add	ip, pc, #0, 12
    37b8:	add	ip, ip, #100, 20	; 0x64000
    37bc:	ldr	pc, [ip, #1684]!	; 0x694

000037c0 <ERR_get_error@plt>:
    37c0:	add	ip, pc, #0, 12
    37c4:	add	ip, ip, #100, 20	; 0x64000
    37c8:	ldr	pc, [ip, #1676]!	; 0x68c

000037cc <__asprintf_chk@plt>:
    37cc:	add	ip, pc, #0, 12
    37d0:	add	ip, ip, #100, 20	; 0x64000
    37d4:	ldr	pc, [ip, #1668]!	; 0x684

000037d8 <SSLeay@plt>:
    37d8:	add	ip, pc, #0, 12
    37dc:	add	ip, ip, #100, 20	; 0x64000
    37e0:	ldr	pc, [ip, #1660]!	; 0x67c

000037e4 <setsockopt@plt>:
    37e4:	add	ip, pc, #0, 12
    37e8:	add	ip, ip, #100, 20	; 0x64000
    37ec:	ldr	pc, [ip, #1652]!	; 0x674

000037f0 <EC_KEY_get0_group@plt>:
    37f0:	add	ip, pc, #0, 12
    37f4:	add	ip, ip, #100, 20	; 0x64000
    37f8:	ldr	pc, [ip, #1644]!	; 0x66c

000037fc <raise@plt>:
    37fc:	add	ip, pc, #0, 12
    3800:	add	ip, ip, #100, 20	; 0x64000
    3804:	ldr	pc, [ip, #1636]!	; 0x664

00003808 <setuid@plt>:
    3808:	add	ip, pc, #0, 12
    380c:	add	ip, ip, #100, 20	; 0x64000
    3810:	ldr	pc, [ip, #1628]!	; 0x65c

00003814 <__ctype_b_loc@plt>:
    3814:	add	ip, pc, #0, 12
    3818:	add	ip, ip, #100, 20	; 0x64000
    381c:	ldr	pc, [ip, #1620]!	; 0x654

00003820 <RAND_bytes@plt>:
    3820:	add	ip, pc, #0, 12
    3824:	add	ip, ip, #100, 20	; 0x64000
    3828:	ldr	pc, [ip, #1612]!	; 0x64c

0000382c <getuid@plt>:
    382c:	add	ip, pc, #0, 12
    3830:	add	ip, ip, #100, 20	; 0x64000
    3834:	ldr	pc, [ip, #1604]!	; 0x644

00003838 <connect@plt>:
    3838:	add	ip, pc, #0, 12
    383c:	add	ip, ip, #100, 20	; 0x64000
    3840:	ldr	pc, [ip, #1596]!	; 0x63c

00003844 <execlp@plt>:
    3844:	add	ip, pc, #0, 12
    3848:	add	ip, ip, #100, 20	; 0x64000
    384c:	ldr	pc, [ip, #1588]!	; 0x634

00003850 <sigaction@plt>:
    3850:	add	ip, pc, #0, 12
    3854:	add	ip, ip, #100, 20	; 0x64000
    3858:	ldr	pc, [ip, #1580]!	; 0x62c

0000385c <calloc@plt>:
    385c:	add	ip, pc, #0, 12
    3860:	add	ip, ip, #100, 20	; 0x64000
    3864:	ldr	pc, [ip, #1572]!	; 0x624

00003868 <fgets@plt>:
    3868:	add	ip, pc, #0, 12
    386c:	add	ip, ip, #100, 20	; 0x64000
    3870:	ldr	pc, [ip, #1564]!	; 0x61c

00003874 <RSA_public_decrypt@plt>:
    3874:	add	ip, pc, #0, 12
    3878:	add	ip, ip, #100, 20	; 0x64000
    387c:	ldr	pc, [ip, #1556]!	; 0x614

00003880 <BN_cmp@plt>:
    3880:	add	ip, pc, #0, 12
    3884:	add	ip, ip, #100, 20	; 0x64000
    3888:	ldr	pc, [ip, #1548]!	; 0x60c

0000388c <fputc@plt>:
    388c:	add	ip, pc, #0, 12
    3890:	add	ip, ip, #100, 20	; 0x64000
    3894:	ldr	pc, [ip, #1540]!	; 0x604

00003898 <setvbuf@plt>:
    3898:	add	ip, pc, #0, 12
    389c:	add	ip, ip, #100, 20	; 0x64000
    38a0:	ldr	pc, [ip, #1532]!	; 0x5fc

000038a4 <fwrite@plt>:
    38a4:	add	ip, pc, #0, 12
    38a8:	add	ip, ip, #100, 20	; 0x64000
    38ac:	ldr	pc, [ip, #1524]!	; 0x5f4

000038b0 <BN_num_bits@plt>:
    38b0:	add	ip, pc, #0, 12
    38b4:	add	ip, ip, #100, 20	; 0x64000
    38b8:	ldr	pc, [ip, #1516]!	; 0x5ec

000038bc <EVP_CIPHER_CTX_new@plt>:
    38bc:	add	ip, pc, #0, 12
    38c0:	add	ip, ip, #100, 20	; 0x64000
    38c4:	ldr	pc, [ip, #1508]!	; 0x5e4

000038c8 <memcpy@plt>:
    38c8:	add	ip, pc, #0, 12
    38cc:	add	ip, ip, #100, 20	; 0x64000
    38d0:	ldr	pc, [ip, #1500]!	; 0x5dc

000038d4 <BN_CTX_start@plt>:
    38d4:	add	ip, pc, #0, 12
    38d8:	add	ip, ip, #100, 20	; 0x64000
    38dc:	ldr	pc, [ip, #1492]!	; 0x5d4

000038e0 <geteuid@plt>:
    38e0:	add	ip, pc, #0, 12
    38e4:	add	ip, ip, #100, 20	; 0x64000
    38e8:	ldr	pc, [ip, #1484]!	; 0x5cc

000038ec <getgid@plt>:
    38ec:	add	ip, pc, #0, 12
    38f0:	add	ip, ip, #100, 20	; 0x64000
    38f4:	ldr	pc, [ip, #1476]!	; 0x5c4

000038f8 <malloc@plt>:
    38f8:	add	ip, pc, #0, 12
    38fc:	add	ip, ip, #100, 20	; 0x64000
    3900:	ldr	pc, [ip, #1468]!	; 0x5bc

00003904 <DSA_free@plt>:
    3904:	add	ip, pc, #0, 12
    3908:	add	ip, ip, #100, 20	; 0x64000
    390c:	ldr	pc, [ip, #1460]!	; 0x5b4

00003910 <strlen@plt>:
    3910:	add	ip, pc, #0, 12
    3914:	add	ip, ip, #100, 20	; 0x64000
    3918:	ldr	pc, [ip, #1452]!	; 0x5ac

0000391c <PEM_read_bio_PrivateKey@plt>:
    391c:	add	ip, pc, #0, 12
    3920:	add	ip, ip, #100, 20	; 0x64000
    3924:	ldr	pc, [ip, #1444]!	; 0x5a4

00003928 <__snprintf_chk@plt>:
    3928:	add	ip, pc, #0, 12
    392c:	add	ip, ip, #100, 20	; 0x64000
    3930:	ldr	pc, [ip, #1436]!	; 0x59c

00003934 <__memmove_chk@plt>:
    3934:	add	ip, pc, #0, 12
    3938:	add	ip, ip, #100, 20	; 0x64000
    393c:	ldr	pc, [ip, #1428]!	; 0x594

00003940 <EVP_bf_cbc@plt>:
    3940:	add	ip, pc, #0, 12
    3944:	add	ip, ip, #100, 20	; 0x64000
    3948:	ldr	pc, [ip, #1420]!	; 0x58c

0000394c <fclose@plt>:
    394c:	add	ip, pc, #0, 12
    3950:	add	ip, ip, #100, 20	; 0x64000
    3954:	ldr	pc, [ip, #1412]!	; 0x584

00003958 <write@plt>:
    3958:	add	ip, pc, #0, 12
    395c:	add	ip, ip, #100, 20	; 0x64000
    3960:	ldr	pc, [ip, #1404]!	; 0x57c

00003964 <EC_KEY_free@plt>:
    3964:	add	ip, pc, #0, 12
    3968:	add	ip, ip, #100, 20	; 0x64000
    396c:	ldr	pc, [ip, #1396]!	; 0x574

00003970 <RSA_sign@plt>:
    3970:	add	ip, pc, #0, 12
    3974:	add	ip, ip, #100, 20	; 0x64000
    3978:	ldr	pc, [ip, #1388]!	; 0x56c

0000397c <DSA_SIG_new@plt>:
    397c:	add	ip, pc, #0, 12
    3980:	add	ip, ip, #100, 20	; 0x64000
    3984:	ldr	pc, [ip, #1380]!	; 0x564

00003988 <PEM_write_bio_ECPrivateKey@plt>:
    3988:	add	ip, pc, #0, 12
    398c:	add	ip, ip, #100, 20	; 0x64000
    3990:	ldr	pc, [ip, #1372]!	; 0x55c

00003994 <EC_POINT_oct2point@plt>:
    3994:	add	ip, pc, #0, 12
    3998:	add	ip, ip, #100, 20	; 0x64000
    399c:	ldr	pc, [ip, #1364]!	; 0x554

000039a0 <ENGINE_load_builtin_engines@plt>:
    39a0:	add	ip, pc, #0, 12
    39a4:	add	ip, ip, #100, 20	; 0x64000
    39a8:	ldr	pc, [ip, #1356]!	; 0x54c

000039ac <_exit@plt>:
    39ac:	add	ip, pc, #0, 12
    39b0:	add	ip, ip, #100, 20	; 0x64000
    39b4:	ldr	pc, [ip, #1348]!	; 0x544

000039b8 <EVP_DigestUpdate@plt>:
    39b8:	add	ip, pc, #0, 12
    39bc:	add	ip, ip, #100, 20	; 0x64000
    39c0:	ldr	pc, [ip, #1340]!	; 0x53c

000039c4 <EVP_Digest@plt>:
    39c4:	add	ip, pc, #0, 12
    39c8:	add	ip, ip, #100, 20	; 0x64000
    39cc:	ldr	pc, [ip, #1332]!	; 0x534

000039d0 <EC_POINT_new@plt>:
    39d0:	add	ip, pc, #0, 12
    39d4:	add	ip, ip, #100, 20	; 0x64000
    39d8:	ldr	pc, [ip, #1324]!	; 0x52c

000039dc <EC_GROUP_new_by_curve_name@plt>:
    39dc:	add	ip, pc, #0, 12
    39e0:	add	ip, ip, #100, 20	; 0x64000
    39e4:	ldr	pc, [ip, #1316]!	; 0x524

000039e8 <EC_KEY_new_by_curve_name@plt>:
    39e8:	add	ip, pc, #0, 12
    39ec:	add	ip, ip, #100, 20	; 0x64000
    39f0:	ldr	pc, [ip, #1308]!	; 0x51c

000039f4 <RSA_generate_key_ex@plt>:
    39f4:	add	ip, pc, #0, 12
    39f8:	add	ip, ip, #100, 20	; 0x64000
    39fc:	ldr	pc, [ip, #1300]!	; 0x514

00003a00 <strcmp@plt>:
    3a00:	add	ip, pc, #0, 12
    3a04:	add	ip, ip, #100, 20	; 0x64000
    3a08:	ldr	pc, [ip, #1292]!	; 0x50c

00003a0c <BN_value_one@plt>:
    3a0c:	add	ip, pc, #0, 12
    3a10:	add	ip, ip, #100, 20	; 0x64000
    3a14:	ldr	pc, [ip, #1284]!	; 0x504

00003a18 <time@plt>:
    3a18:	add	ip, pc, #0, 12
    3a1c:	add	ip, ip, #100, 20	; 0x64000
    3a20:	ldr	pc, [ip, #1276]!	; 0x4fc

00003a24 <EVP_MD_CTX_init@plt>:
    3a24:	add	ip, pc, #0, 12
    3a28:	add	ip, ip, #100, 20	; 0x64000
    3a2c:	ldr	pc, [ip, #1268]!	; 0x4f4

00003a30 <tcgetattr@plt>:
    3a30:	add	ip, pc, #0, 12
    3a34:	add	ip, ip, #100, 20	; 0x64000
    3a38:	ldr	pc, [ip, #1260]!	; 0x4ec

00003a3c <__errno_location@plt>:
    3a3c:	add	ip, pc, #0, 12
    3a40:	add	ip, ip, #100, 20	; 0x64000
    3a44:	ldr	pc, [ip, #1252]!	; 0x4e4

00003a48 <memchr@plt>:
    3a48:	add	ip, pc, #0, 12
    3a4c:	add	ip, ip, #100, 20	; 0x64000
    3a50:	ldr	pc, [ip, #1244]!	; 0x4dc

00003a54 <EVP_PKEY_get1_EC_KEY@plt>:
    3a54:	add	ip, pc, #0, 12
    3a58:	add	ip, ip, #100, 20	; 0x64000
    3a5c:	ldr	pc, [ip, #1236]!	; 0x4d4

00003a60 <fflush@plt>:
    3a60:	add	ip, pc, #0, 12
    3a64:	add	ip, ip, #100, 20	; 0x64000
    3a68:	ldr	pc, [ip, #1228]!	; 0x4cc

00003a6c <EVP_CIPHER_CTX_key_length@plt>:
    3a6c:	add	ip, pc, #0, 12
    3a70:	add	ip, ip, #100, 20	; 0x64000
    3a74:	ldr	pc, [ip, #1220]!	; 0x4c4

00003a78 <fopen64@plt>:
    3a78:	add	ip, pc, #0, 12
    3a7c:	add	ip, ip, #100, 20	; 0x64000
    3a80:	ldr	pc, [ip, #1212]!	; 0x4bc

00003a84 <memcmp@plt>:
    3a84:	add	ip, pc, #0, 12
    3a88:	add	ip, ip, #100, 20	; 0x64000
    3a8c:	ldr	pc, [ip, #1204]!	; 0x4b4

00003a90 <gai_strerror@plt>:
    3a90:	add	ip, pc, #0, 12
    3a94:	add	ip, ip, #100, 20	; 0x64000
    3a98:	ldr	pc, [ip, #1196]!	; 0x4ac

00003a9c <BN_CTX_free@plt>:
    3a9c:	add	ip, pc, #0, 12
    3aa0:	add	ip, ip, #100, 20	; 0x64000
    3aa4:	ldr	pc, [ip, #1188]!	; 0x4a4

00003aa8 <RAND_status@plt>:
    3aa8:	add	ip, pc, #0, 12
    3aac:	add	ip, ip, #100, 20	; 0x64000
    3ab0:	ldr	pc, [ip, #1180]!	; 0x49c

00003ab4 <sigemptyset@plt>:
    3ab4:	add	ip, pc, #0, 12
    3ab8:	add	ip, ip, #100, 20	; 0x64000
    3abc:	ldr	pc, [ip, #1172]!	; 0x494

00003ac0 <RSA_size@plt>:
    3ac0:	add	ip, pc, #0, 12
    3ac4:	add	ip, ip, #100, 20	; 0x64000
    3ac8:	ldr	pc, [ip, #1164]!	; 0x48c

00003acc <__vasprintf_chk@plt>:
    3acc:	add	ip, pc, #0, 12
    3ad0:	add	ip, ip, #100, 20	; 0x64000
    3ad4:	ldr	pc, [ip, #1156]!	; 0x484

00003ad8 <__ctype_tolower_loc@plt>:
    3ad8:	add	ip, pc, #0, 12
    3adc:	add	ip, ip, #100, 20	; 0x64000
    3ae0:	ldr	pc, [ip, #1148]!	; 0x47c

00003ae4 <BN_copy@plt>:
    3ae4:	add	ip, pc, #0, 12
    3ae8:	add	ip, ip, #100, 20	; 0x64000
    3aec:	ldr	pc, [ip, #1140]!	; 0x474

00003af0 <openlog@plt>:
    3af0:	add	ip, pc, #0, 12
    3af4:	add	ip, ip, #100, 20	; 0x64000
    3af8:	ldr	pc, [ip, #1132]!	; 0x46c

00003afc <DSA_new@plt>:
    3afc:	add	ip, pc, #0, 12
    3b00:	add	ip, ip, #100, 20	; 0x64000
    3b04:	ldr	pc, [ip, #1124]!	; 0x464

00003b08 <getenv@plt>:
    3b08:	add	ip, pc, #0, 12
    3b0c:	add	ip, ip, #100, 20	; 0x64000
    3b10:	ldr	pc, [ip, #1116]!	; 0x45c

00003b14 <__libc_start_main@plt>:
    3b14:	add	ip, pc, #0, 12
    3b18:	add	ip, ip, #100, 20	; 0x64000
    3b1c:	ldr	pc, [ip, #1108]!	; 0x454

00003b20 <__gmon_start__@plt>:
    3b20:	add	ip, pc, #0, 12
    3b24:	add	ip, ip, #100, 20	; 0x64000
    3b28:	ldr	pc, [ip, #1100]!	; 0x44c

00003b2c <EVP_MD_CTX_copy_ex@plt>:
    3b2c:	add	ip, pc, #0, 12
    3b30:	add	ip, ip, #100, 20	; 0x64000
    3b34:	ldr	pc, [ip, #1092]!	; 0x444

00003b38 <EC_POINT_cmp@plt>:
    3b38:	add	ip, pc, #0, 12
    3b3c:	add	ip, ip, #100, 20	; 0x64000
    3b40:	ldr	pc, [ip, #1084]!	; 0x43c

00003b44 <getgrnam@plt>:
    3b44:	add	ip, pc, #0, 12
    3b48:	add	ip, ip, #100, 20	; 0x64000
    3b4c:	ldr	pc, [ip, #1076]!	; 0x434

00003b50 <BN_new@plt>:
    3b50:	add	ip, pc, #0, 12
    3b54:	add	ip, ip, #100, 20	; 0x64000
    3b58:	ldr	pc, [ip, #1068]!	; 0x42c

00003b5c <strchr@plt>:
    3b5c:	add	ip, pc, #0, 12
    3b60:	add	ip, ip, #100, 20	; 0x64000
    3b64:	ldr	pc, [ip, #1060]!	; 0x424

00003b68 <__cxa_finalize@plt>:
    3b68:	add	ip, pc, #0, 12
    3b6c:	add	ip, ip, #100, 20	; 0x64000
    3b70:	ldr	pc, [ip, #1052]!	; 0x41c

00003b74 <EVP_DigestInit_ex@plt>:
    3b74:	add	ip, pc, #0, 12
    3b78:	add	ip, ip, #100, 20	; 0x64000
    3b7c:	ldr	pc, [ip, #1044]!	; 0x414

00003b80 <DSA_do_verify@plt>:
    3b80:	add	ip, pc, #0, 12
    3b84:	add	ip, ip, #100, 20	; 0x64000
    3b88:	ldr	pc, [ip, #1036]!	; 0x40c

00003b8c <BIO_s_mem@plt>:
    3b8c:	add	ip, pc, #0, 12
    3b90:	add	ip, ip, #100, 20	; 0x64000
    3b94:	ldr	pc, [ip, #1028]!	; 0x404

00003b98 <pipe@plt>:
    3b98:	add	ip, pc, #0, 12
    3b9c:	add	ip, ip, #100, 20	; 0x64000
    3ba0:	ldr	pc, [ip, #1020]!	; 0x3fc

00003ba4 <__printf_chk@plt>:
    3ba4:	stmia	r6!, {}
    3ba6:	b.n	40c8 <__printf_chk@plt+0x524>
    3ba8:	ldmia	r2, {r2, r5, r6}
    3baa:	b.n	40c6 <__printf_chk@plt+0x522>
    3bac:	blx	7f8728 <__bss_end__@@Base+0x7900b8>

Disassembly of section .text:

00003bb0 <__libc_csu_init@@Base-0x33734>:
    3bb0:	push	{r3, lr}
    3bb4:	mov	r1, #0
    3bb8:	mov	r0, #11
    3bbc:	bl	320e0 <__printf_chk@plt+0x2e53c>
    3bc0:	mov	r0, #11
    3bc4:	bl	37fc <raise@plt>
    3bc8:	mvn	r0, #0
    3bcc:	pop	{r3, pc}
    3bd0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3bd4:	sub	sp, sp, #4288	; 0x10c0
    3bd8:	ldr	r4, [pc, #3140]	; 4824 <__printf_chk@plt+0xc80>
    3bdc:	sub	sp, sp, #4
    3be0:	ldr	r3, [pc, #3136]	; 4828 <__printf_chk@plt+0xc84>
    3be4:	mov	r6, r0
    3be8:	add	r4, pc, r4
    3bec:	add	r0, sp, #8192	; 0x2000
    3bf0:	mov	r5, r1
    3bf4:	add	r9, sp, #128	; 0x80
    3bf8:	ldr	r3, [r4, r3]
    3bfc:	str	r3, [sp, #28]
    3c00:	ldr	r3, [r3]
    3c04:	str	r3, [r0, #-3908]	; 0xfffff0bc
    3c08:	bl	14778 <__printf_chk@plt+0x10bd4>
    3c0c:	bl	172e8 <__printf_chk@plt+0x13744>
    3c10:	ldr	r0, [r5]
    3c14:	bl	32094 <__printf_chk@plt+0x2e4f0>
    3c18:	ldr	r3, [pc, #3084]	; 482c <__printf_chk@plt+0xc88>
    3c1c:	ldr	r3, [r4, r3]
    3c20:	str	r3, [sp, #24]
    3c24:	str	r0, [r3]
    3c28:	bl	19470 <__printf_chk@plt+0x158cc>
    3c2c:	bl	32208 <__printf_chk@plt+0x2e664>
    3c30:	ldr	r0, [pc, #3064]	; 4830 <__printf_chk@plt+0xc8c>
    3c34:	mov	r1, #0
    3c38:	mov	r2, #1
    3c3c:	mov	r3, r1
    3c40:	ldr	r0, [r4, r0]
    3c44:	str	r0, [sp, #32]
    3c48:	ldr	r0, [r0]
    3c4c:	bl	3898 <setvbuf@plt>
    3c50:	sub	r0, r9, #52	; 0x34
    3c54:	bl	faec <__printf_chk@plt+0xbf48>
    3c58:	cmn	r0, #47	; 0x2f
    3c5c:	mov	r8, r0
    3c60:	beq	4074 <__printf_chk@plt+0x4d0>
    3c64:	cmp	r0, #0
    3c68:	bne	3da8 <__printf_chk@plt+0x204>
    3c6c:	ldr	r7, [pc, #3008]	; 4834 <__printf_chk@plt+0xc90>
    3c70:	mov	fp, r0
    3c74:	ldr	r3, [pc, #3004]	; 4838 <__printf_chk@plt+0xc94>
    3c78:	mov	sl, r0
    3c7c:	ldr	ip, [pc, #3000]	; 483c <__printf_chk@plt+0xc98>
    3c80:	add	r7, pc, r7
    3c84:	add	r3, pc, r3
    3c88:	str	r3, [sp, #48]	; 0x30
    3c8c:	ldr	r3, [pc, #2988]	; 4840 <__printf_chk@plt+0xc9c>
    3c90:	add	ip, pc, ip
    3c94:	str	r0, [sp, #44]	; 0x2c
    3c98:	add	r3, pc, r3
    3c9c:	str	r0, [sp, #40]	; 0x28
    3ca0:	str	r0, [sp, #36]	; 0x24
    3ca4:	str	ip, [sp, #52]	; 0x34
    3ca8:	str	r3, [sp, #56]	; 0x38
    3cac:	mov	r0, r6
    3cb0:	mov	r1, r5
    3cb4:	mov	r2, r7
    3cb8:	bl	3439c <__printf_chk@plt+0x307f8>
    3cbc:	cmn	r0, #1
    3cc0:	beq	409c <__printf_chk@plt+0x4f8>
    3cc4:	sub	r3, r0, #68	; 0x44
    3cc8:	cmp	r3, #52	; 0x34
    3ccc:	addls	pc, pc, r3, lsl #2
    3cd0:	b	3ed8 <__printf_chk@plt+0x334>
    3cd4:	b	3e4c <__printf_chk@plt+0x2a8>
    3cd8:	b	3e14 <__printf_chk@plt+0x270>
    3cdc:	b	3ed8 <__printf_chk@plt+0x334>
    3ce0:	b	3ed8 <__printf_chk@plt+0x334>
    3ce4:	b	3ed8 <__printf_chk@plt+0x334>
    3ce8:	b	3ed8 <__printf_chk@plt+0x334>
    3cec:	b	3ed8 <__printf_chk@plt+0x334>
    3cf0:	b	3ed8 <__printf_chk@plt+0x334>
    3cf4:	b	3e04 <__printf_chk@plt+0x260>
    3cf8:	b	3ed8 <__printf_chk@plt+0x334>
    3cfc:	b	3ed8 <__printf_chk@plt+0x334>
    3d00:	b	3ed8 <__printf_chk@plt+0x334>
    3d04:	b	3ed8 <__printf_chk@plt+0x334>
    3d08:	b	3ed8 <__printf_chk@plt+0x334>
    3d0c:	b	3ed8 <__printf_chk@plt+0x334>
    3d10:	b	3ed8 <__printf_chk@plt+0x334>
    3d14:	b	3ed8 <__printf_chk@plt+0x334>
    3d18:	b	3ed8 <__printf_chk@plt+0x334>
    3d1c:	b	3ed8 <__printf_chk@plt+0x334>
    3d20:	b	3ed8 <__printf_chk@plt+0x334>
    3d24:	b	3df4 <__printf_chk@plt+0x250>
    3d28:	b	3ed8 <__printf_chk@plt+0x334>
    3d2c:	b	3ed8 <__printf_chk@plt+0x334>
    3d30:	b	3ed8 <__printf_chk@plt+0x334>
    3d34:	b	3ed8 <__printf_chk@plt+0x334>
    3d38:	b	3ed8 <__printf_chk@plt+0x334>
    3d3c:	b	3ed8 <__printf_chk@plt+0x334>
    3d40:	b	3ed8 <__printf_chk@plt+0x334>
    3d44:	b	3ed8 <__printf_chk@plt+0x334>
    3d48:	b	3ed8 <__printf_chk@plt+0x334>
    3d4c:	b	3ed8 <__printf_chk@plt+0x334>
    3d50:	b	3de4 <__printf_chk@plt+0x240>
    3d54:	b	3dd8 <__printf_chk@plt+0x234>
    3d58:	b	3ebc <__printf_chk@plt+0x318>
    3d5c:	b	3ed8 <__printf_chk@plt+0x334>
    3d60:	b	3ed8 <__printf_chk@plt+0x334>
    3d64:	b	3ed8 <__printf_chk@plt+0x334>
    3d68:	b	3ed8 <__printf_chk@plt+0x334>
    3d6c:	b	3ed8 <__printf_chk@plt+0x334>
    3d70:	b	3eb0 <__printf_chk@plt+0x30c>
    3d74:	b	3e04 <__printf_chk@plt+0x260>
    3d78:	b	3ed8 <__printf_chk@plt+0x334>
    3d7c:	b	3ed8 <__printf_chk@plt+0x334>
    3d80:	b	3ed8 <__printf_chk@plt+0x334>
    3d84:	b	3ed8 <__printf_chk@plt+0x334>
    3d88:	b	3ed8 <__printf_chk@plt+0x334>
    3d8c:	b	3ed8 <__printf_chk@plt+0x334>
    3d90:	b	3e9c <__printf_chk@plt+0x2f8>
    3d94:	b	3e54 <__printf_chk@plt+0x2b0>
    3d98:	b	3ed8 <__printf_chk@plt+0x334>
    3d9c:	b	3ed8 <__printf_chk@plt+0x334>
    3da0:	b	3ed8 <__printf_chk@plt+0x334>
    3da4:	b	3df4 <__printf_chk@plt+0x250>
    3da8:	ldr	r3, [pc, #2708]	; 4844 <__printf_chk@plt+0xca0>
    3dac:	ldr	r3, [r4, r3]
    3db0:	ldr	r4, [r3]
    3db4:	bl	5538 <__printf_chk@plt+0x1994>
    3db8:	ldr	r2, [pc, #2696]	; 4848 <__printf_chk@plt+0xca4>
    3dbc:	mov	r1, #1
    3dc0:	add	r2, pc, r2
    3dc4:	mov	r3, r0
    3dc8:	mov	r0, r4
    3dcc:	bl	33f4 <__fprintf_chk@plt>
    3dd0:	mov	r0, #2
    3dd4:	bl	3334 <exit@plt>
    3dd8:	mov	ip, #1
    3ddc:	str	ip, [sp, #40]	; 0x28
    3de0:	b	3cac <__printf_chk@plt+0x108>
    3de4:	ldr	r3, [sp, #52]	; 0x34
    3de8:	mov	ip, #1
    3dec:	str	ip, [r3, #4]
    3df0:	b	3cac <__printf_chk@plt+0x108>
    3df4:	cmp	sl, #0
    3df8:	bne	4804 <__printf_chk@plt+0xc60>
    3dfc:	mov	sl, r0
    3e00:	b	3cac <__printf_chk@plt+0x108>
    3e04:	cmp	fp, #0
    3e08:	bne	4814 <__printf_chk@plt+0xc70>
    3e0c:	mov	fp, r0
    3e10:	b	3cac <__printf_chk@plt+0x108>
    3e14:	ldr	r3, [pc, #2608]	; 484c <__printf_chk@plt+0xca8>
    3e18:	ldr	r3, [r4, r3]
    3e1c:	ldr	r0, [r3]
    3e20:	str	r3, [sp, #60]	; 0x3c
    3e24:	bl	19c5c <__printf_chk@plt+0x160b8>
    3e28:	ldr	ip, [sp, #56]	; 0x38
    3e2c:	cmn	r0, #1
    3e30:	str	r0, [ip]
    3e34:	bne	3cac <__printf_chk@plt+0x108>
    3e38:	ldr	r2, [sp, #60]	; 0x3c
    3e3c:	ldr	r0, [pc, #2572]	; 4850 <__printf_chk@plt+0xcac>
    3e40:	ldr	r1, [r2]
    3e44:	add	r0, pc, r0
    3e48:	bl	12c64 <__printf_chk@plt+0xf0c0>
    3e4c:	mov	r8, #1
    3e50:	b	3cac <__printf_chk@plt+0x108>
    3e54:	ldr	r3, [pc, #2544]	; 484c <__printf_chk@plt+0xca8>
    3e58:	ldr	r3, [r4, r3]
    3e5c:	ldr	r0, [r3]
    3e60:	bl	16624 <__printf_chk@plt+0x12a80>
    3e64:	ldr	r3, [sp, #48]	; 0x30
    3e68:	cmn	r0, #1
    3e6c:	str	r0, [r3, #8]
    3e70:	bne	3cac <__printf_chk@plt+0x108>
    3e74:	ldr	r3, [pc, #2504]	; 4844 <__printf_chk@plt+0xca0>
    3e78:	mov	r1, #1
    3e7c:	ldr	r0, [pc, #2512]	; 4854 <__printf_chk@plt+0xcb0>
    3e80:	mov	r2, #17
    3e84:	mov	r6, r1
    3e88:	ldr	r3, [r4, r3]
    3e8c:	add	r0, pc, r0
    3e90:	ldr	r3, [r3]
    3e94:	bl	38a4 <fwrite@plt>
    3e98:	b	4038 <__printf_chk@plt+0x494>
    3e9c:	ldr	r3, [pc, #2472]	; 484c <__printf_chk@plt+0xca8>
    3ea0:	ldr	r3, [r4, r3]
    3ea4:	ldr	r3, [r3]
    3ea8:	str	r3, [sp, #36]	; 0x24
    3eac:	b	3cac <__printf_chk@plt+0x108>
    3eb0:	mov	ip, #1
    3eb4:	str	ip, [sp, #44]	; 0x2c
    3eb8:	b	3cac <__printf_chk@plt+0x108>
    3ebc:	ldr	r3, [pc, #2440]	; 484c <__printf_chk@plt+0xca8>
    3ec0:	mov	ip, #1
    3ec4:	str	ip, [sp, #40]	; 0x28
    3ec8:	ldr	r3, [r4, r3]
    3ecc:	ldr	r3, [r3]
    3ed0:	str	r3, [sp, #36]	; 0x24
    3ed4:	b	3cac <__printf_chk@plt+0x108>
    3ed8:	ldr	r0, [pc, #2404]	; 4844 <__printf_chk@plt+0xca0>
    3edc:	mov	r1, #1
    3ee0:	ldr	ip, [sp, #24]
    3ee4:	mov	r6, r1
    3ee8:	ldr	r2, [pc, #2408]	; 4858 <__printf_chk@plt+0xcb4>
    3eec:	ldr	r4, [r4, r0]
    3ef0:	ldr	r3, [ip]
    3ef4:	add	r2, pc, r2
    3ef8:	ldr	r0, [r4]
    3efc:	bl	33f4 <__fprintf_chk@plt>
    3f00:	ldr	r0, [pc, #2388]	; 485c <__printf_chk@plt+0xcb8>
    3f04:	ldr	r3, [r4]
    3f08:	mov	r1, r6
    3f0c:	mov	r2, #9
    3f10:	add	r0, pc, r0
    3f14:	bl	38a4 <fwrite@plt>
    3f18:	ldr	r0, [pc, #2368]	; 4860 <__printf_chk@plt+0xcbc>
    3f1c:	ldr	r3, [r4]
    3f20:	mov	r1, r6
    3f24:	mov	r2, #51	; 0x33
    3f28:	add	r0, pc, r0
    3f2c:	bl	38a4 <fwrite@plt>
    3f30:	ldr	r0, [pc, #2348]	; 4864 <__printf_chk@plt+0xcc0>
    3f34:	ldr	r3, [r4]
    3f38:	mov	r1, r6
    3f3c:	mov	r2, #60	; 0x3c
    3f40:	add	r0, pc, r0
    3f44:	bl	38a4 <fwrite@plt>
    3f48:	ldr	r0, [pc, #2328]	; 4868 <__printf_chk@plt+0xcc4>
    3f4c:	ldr	r3, [r4]
    3f50:	mov	r1, r6
    3f54:	mov	r2, #60	; 0x3c
    3f58:	add	r0, pc, r0
    3f5c:	bl	38a4 <fwrite@plt>
    3f60:	ldr	r0, [pc, #2308]	; 486c <__printf_chk@plt+0xcc8>
    3f64:	ldr	r3, [r4]
    3f68:	mov	r1, r6
    3f6c:	mov	r2, #51	; 0x33
    3f70:	add	r0, pc, r0
    3f74:	bl	38a4 <fwrite@plt>
    3f78:	ldr	r0, [pc, #2288]	; 4870 <__printf_chk@plt+0xccc>
    3f7c:	ldr	r3, [r4]
    3f80:	mov	r1, r6
    3f84:	mov	r2, #60	; 0x3c
    3f88:	add	r0, pc, r0
    3f8c:	bl	38a4 <fwrite@plt>
    3f90:	ldr	r0, [pc, #2268]	; 4874 <__printf_chk@plt+0xcd0>
    3f94:	ldr	r3, [r4]
    3f98:	mov	r1, r6
    3f9c:	mov	r2, #64	; 0x40
    3fa0:	add	r0, pc, r0
    3fa4:	bl	38a4 <fwrite@plt>
    3fa8:	ldr	r0, [pc, #2248]	; 4878 <__printf_chk@plt+0xcd4>
    3fac:	ldr	r3, [r4]
    3fb0:	mov	r1, r6
    3fb4:	mov	r2, #31
    3fb8:	add	r0, pc, r0
    3fbc:	bl	38a4 <fwrite@plt>
    3fc0:	ldr	r0, [pc, #2228]	; 487c <__printf_chk@plt+0xcd8>
    3fc4:	ldr	r3, [r4]
    3fc8:	mov	r1, r6
    3fcc:	mov	r2, #37	; 0x25
    3fd0:	add	r0, pc, r0
    3fd4:	bl	38a4 <fwrite@plt>
    3fd8:	ldr	r0, [pc, #2208]	; 4880 <__printf_chk@plt+0xcdc>
    3fdc:	ldr	r3, [r4]
    3fe0:	mov	r1, r6
    3fe4:	mov	r2, #26
    3fe8:	add	r0, pc, r0
    3fec:	bl	38a4 <fwrite@plt>
    3ff0:	ldr	r0, [pc, #2188]	; 4884 <__printf_chk@plt+0xce0>
    3ff4:	ldr	r3, [r4]
    3ff8:	mov	r1, r6
    3ffc:	mov	r2, #28
    4000:	add	r0, pc, r0
    4004:	bl	38a4 <fwrite@plt>
    4008:	ldr	r0, [pc, #2168]	; 4888 <__printf_chk@plt+0xce4>
    400c:	ldr	r3, [r4]
    4010:	mov	r1, r6
    4014:	mov	r2, #46	; 0x2e
    4018:	add	r0, pc, r0
    401c:	bl	38a4 <fwrite@plt>
    4020:	ldr	r0, [pc, #2148]	; 488c <__printf_chk@plt+0xce8>
    4024:	ldr	r3, [r4]
    4028:	mov	r1, r6
    402c:	add	r0, pc, r0
    4030:	mov	r2, #56	; 0x38
    4034:	bl	38a4 <fwrite@plt>
    4038:	add	ip, sp, #4288	; 0x10c0
    403c:	movw	r3, #61324	; 0xef8c
    4040:	movt	r3, #65535	; 0xffff
    4044:	ldr	r0, [ip, r3]
    4048:	bl	fc14 <__printf_chk@plt+0xc070>
    404c:	ldr	ip, [sp, #28]
    4050:	add	r1, sp, #8192	; 0x2000
    4054:	mov	r0, r6
    4058:	ldr	r2, [r1, #-3908]	; 0xfffff0bc
    405c:	ldr	r3, [ip]
    4060:	cmp	r2, r3
    4064:	bne	4784 <__printf_chk@plt+0xbe0>
    4068:	add	sp, sp, #4288	; 0x10c0
    406c:	add	sp, sp, #4
    4070:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4074:	ldr	r3, [pc, #1992]	; 4844 <__printf_chk@plt+0xca0>
    4078:	mov	r1, #1
    407c:	ldr	r0, [pc, #2060]	; 4890 <__printf_chk@plt+0xcec>
    4080:	mov	r2, #58	; 0x3a
    4084:	ldr	r3, [r4, r3]
    4088:	add	r0, pc, r0
    408c:	ldr	r3, [r3]
    4090:	bl	38a4 <fwrite@plt>
    4094:	mov	r0, #2
    4098:	bl	3334 <exit@plt>
    409c:	adds	r7, sl, #0
    40a0:	movne	r7, #1
    40a4:	adds	r3, fp, #0
    40a8:	mov	r0, r7
    40ac:	movne	r3, #1
    40b0:	str	r3, [sp, #20]
    40b4:	mov	r1, r3
    40b8:	bl	368a4 <__printf_chk@plt+0x32d00>
    40bc:	mov	r1, r0
    40c0:	mov	r0, r8
    40c4:	bl	368a4 <__printf_chk@plt+0x32d00>
    40c8:	ldr	r3, [sp, #20]
    40cc:	cmp	r0, #1
    40d0:	bgt	47f8 <__printf_chk@plt+0xc54>
    40d4:	cmp	r7, #0
    40d8:	bne	4198 <__printf_chk@plt+0x5f4>
    40dc:	cmp	r3, #0
    40e0:	bne	424c <__printf_chk@plt+0x6a8>
    40e4:	cmp	r8, #0
    40e8:	bne	446c <__printf_chk@plt+0x8c8>
    40ec:	ldr	r3, [pc, #1952]	; 4894 <__printf_chk@plt+0xcf0>
    40f0:	ldr	ip, [sp, #36]	; 0x24
    40f4:	ldr	r3, [r4, r3]
    40f8:	cmp	ip, #0
    40fc:	ldr	sl, [r3]
    4100:	beq	4510 <__printf_chk@plt+0x96c>
    4104:	ldr	ip, [sp, #40]	; 0x28
    4108:	movw	r3, #61324	; 0xef8c
    410c:	add	r0, sp, #4288	; 0x10c0
    4110:	movt	r3, #65535	; 0xffff
    4114:	eors	r5, ip, #1
    4118:	ldr	r6, [r0, r3]
    411c:	bne	45e8 <__printf_chk@plt+0xa44>
    4120:	ldr	r3, [pc, #1904]	; 4898 <__printf_chk@plt+0xcf4>
    4124:	add	r3, pc, r3
    4128:	ldr	ip, [pc, #1900]	; 489c <__printf_chk@plt+0xcf8>
    412c:	mov	r0, r6
    4130:	mov	r1, r5
    4134:	ldr	r2, [sp, #36]	; 0x24
    4138:	add	ip, pc, ip
    413c:	ldmib	ip, {ip, lr}
    4140:	str	lr, [sp]
    4144:	str	ip, [sp, #4]
    4148:	bl	108e8 <__printf_chk@plt+0xcd44>
    414c:	ldr	r3, [pc, #1776]	; 4844 <__printf_chk@plt+0xca0>
    4150:	cmp	r0, #0
    4154:	bne	44c0 <__printf_chk@plt+0x91c>
    4158:	ldr	r3, [r4, r3]
    415c:	cmp	r5, #0
    4160:	ldr	r0, [r3]
    4164:	beq	4608 <__printf_chk@plt+0xa64>
    4168:	ldr	r3, [pc, #1840]	; 48a0 <__printf_chk@plt+0xcfc>
    416c:	add	r3, pc, r3
    4170:	ldr	ip, [sp, #36]	; 0x24
    4174:	mov	r1, #1
    4178:	ldr	r2, [pc, #1828]	; 48a4 <__printf_chk@plt+0xd00>
    417c:	mov	r6, #0
    4180:	str	ip, [sp]
    4184:	add	r2, pc, r2
    4188:	bl	33f4 <__fprintf_chk@plt>
    418c:	mov	r0, r8
    4190:	bl	3244 <free@plt>
    4194:	b	4038 <__printf_chk@plt+0x494>
    4198:	subs	ip, sl, #120	; 0x78
    419c:	add	r7, sp, #188	; 0xbc
    41a0:	rsbs	r6, ip, #0
    41a4:	ldr	r1, [pc, #1788]	; 48a8 <__printf_chk@plt+0xd04>
    41a8:	adcs	r6, r6, ip
    41ac:	movw	r3, #61324	; 0xef8c
    41b0:	add	ip, sp, #4288	; 0x10c0
    41b4:	movt	r3, #65535	; 0xffff
    41b8:	add	r1, pc, r1
    41bc:	mov	r2, #100	; 0x64
    41c0:	mov	r0, r7
    41c4:	ldr	r8, [ip, r3]
    41c8:	bl	351ac <__printf_chk@plt+0x31608>
    41cc:	mov	r0, r7
    41d0:	mov	r1, #2
    41d4:	bl	13ed4 <__printf_chk@plt+0x10330>
    41d8:	cmp	r6, #0
    41dc:	mov	r5, r0
    41e0:	bne	4590 <__printf_chk@plt+0x9ec>
    41e4:	mov	r0, r8
    41e8:	mov	r1, r6
    41ec:	mov	r2, r5
    41f0:	bl	fc40 <__printf_chk@plt+0xc09c>
    41f4:	ldr	r3, [pc, #1608]	; 4844 <__printf_chk@plt+0xca0>
    41f8:	cmp	r0, #0
    41fc:	bne	4748 <__printf_chk@plt+0xba4>
    4200:	ldr	r3, [r4, r3]
    4204:	cmp	r6, #0
    4208:	ldr	r0, [r3]
    420c:	bne	4584 <__printf_chk@plt+0x9e0>
    4210:	ldr	r3, [pc, #1684]	; 48ac <__printf_chk@plt+0xd08>
    4214:	add	r3, pc, r3
    4218:	ldr	r2, [pc, #1680]	; 48b0 <__printf_chk@plt+0xd0c>
    421c:	mov	r1, #1
    4220:	mov	r6, #0
    4224:	add	r2, pc, r2
    4228:	bl	33f4 <__fprintf_chk@plt>
    422c:	mov	r0, r5
    4230:	bl	3910 <strlen@plt>
    4234:	mov	r1, r0
    4238:	mov	r0, r5
    423c:	bl	35b90 <__printf_chk@plt+0x31fec>
    4240:	mov	r0, r5
    4244:	bl	3244 <free@plt>
    4248:	b	4038 <__printf_chk@plt+0x494>
    424c:	ldr	ip, [pc, #1632]	; 48b4 <__printf_chk@plt+0xd10>
    4250:	movw	r3, #61324	; 0xef8c
    4254:	add	r0, sp, #4288	; 0x10c0
    4258:	movt	r3, #65535	; 0xffff
    425c:	add	ip, pc, ip
    4260:	str	ip, [sp, #68]	; 0x44
    4264:	add	ip, sp, #80	; 0x50
    4268:	str	ip, [sp, #60]	; 0x3c
    426c:	ldr	ip, [pc, #1604]	; 48b8 <__printf_chk@plt+0xd14>
    4270:	mov	r8, #1
    4274:	ldr	r3, [r0, r3]
    4278:	add	ip, pc, ip
    427c:	str	ip, [sp, #48]	; 0x30
    4280:	ldr	ip, [pc, #1588]	; 48bc <__printf_chk@plt+0xd18>
    4284:	str	r3, [sp, #56]	; 0x38
    4288:	add	ip, pc, ip
    428c:	str	ip, [sp, #52]	; 0x34
    4290:	ldr	ip, [pc, #1576]	; 48c0 <__printf_chk@plt+0xd1c>
    4294:	str	r4, [sp, #44]	; 0x2c
    4298:	add	ip, pc, ip
    429c:	str	ip, [sp, #40]	; 0x28
    42a0:	ldr	r0, [sp, #56]	; 0x38
    42a4:	mov	r1, r8
    42a8:	add	r2, sp, #80	; 0x50
    42ac:	bl	fda4 <__printf_chk@plt+0xc200>
    42b0:	subs	r5, r0, #0
    42b4:	bne	4434 <__printf_chk@plt+0x890>
    42b8:	ldr	ip, [pc, #1540]	; 48c4 <__printf_chk@plt+0xd20>
    42bc:	movw	r6, #61328	; 0xef90
    42c0:	str	r8, [sp, #64]	; 0x40
    42c4:	movt	r6, #65535	; 0xffff
    42c8:	add	ip, pc, ip
    42cc:	str	ip, [sp, #24]
    42d0:	ldr	ip, [pc, #1520]	; 48c8 <__printf_chk@plt+0xd24>
    42d4:	mov	r2, r7
    42d8:	ldr	r9, [sp, #32]
    42dc:	add	ip, pc, ip
    42e0:	str	ip, [sp, #36]	; 0x24
    42e4:	b	436c <__printf_chk@plt+0x7c8>
    42e8:	ldr	ip, [sp, #40]	; 0x28
    42ec:	mov	r2, #0
    42f0:	ldr	r0, [r3, r5, lsl #2]
    42f4:	lsl	r8, r5, #2
    42f8:	ldr	r1, [ip]
    42fc:	bl	8584 <__printf_chk@plt+0x49e0>
    4300:	mov	r4, r0
    4304:	add	r0, sp, #4288	; 0x10c0
    4308:	ldr	r3, [r0, r6]
    430c:	ldr	r3, [r3, #4]
    4310:	ldr	r0, [r3, r5, lsl #2]
    4314:	bl	76a8 <__printf_chk@plt+0x3b04>
    4318:	add	r2, sp, #4288	; 0x10c0
    431c:	ldr	sl, [sp, #36]	; 0x24
    4320:	cmp	r4, #0
    4324:	ldr	r1, [r2, r6]
    4328:	movne	sl, r4
    432c:	mov	r7, r0
    4330:	ldmib	r1, {r0, r1}
    4334:	ldr	r0, [r0, r8]
    4338:	ldr	r8, [r1, r8]
    433c:	bl	7200 <__printf_chk@plt+0x365c>
    4340:	mov	r3, sl
    4344:	mov	r2, r7
    4348:	ldr	r1, [sp, #24]
    434c:	str	r8, [sp]
    4350:	str	r0, [sp, #4]
    4354:	mov	r0, #1
    4358:	bl	3ba4 <__printf_chk@plt>
    435c:	mov	r0, r4
    4360:	bl	3244 <free@plt>
    4364:	add	r5, r5, #1
    4368:	mov	r2, #1
    436c:	add	r1, sp, #4288	; 0x10c0
    4370:	ldr	r0, [r1, r6]
    4374:	ldr	r3, [r0]
    4378:	cmp	r5, r3
    437c:	bcs	43f0 <__printf_chk@plt+0x84c>
    4380:	cmp	fp, #108	; 0x6c
    4384:	ldr	r3, [r0, #4]
    4388:	beq	42e8 <__printf_chk@plt+0x744>
    438c:	ldr	r1, [r9]
    4390:	ldr	r0, [r3, r5, lsl #2]
    4394:	bl	8f90 <__printf_chk@plt+0x53ec>
    4398:	cmp	r0, #0
    439c:	beq	43cc <__printf_chk@plt+0x828>
    43a0:	ldr	ip, [sp, #44]	; 0x2c
    43a4:	ldr	r3, [pc, #1176]	; 4844 <__printf_chk@plt+0xca0>
    43a8:	ldr	r3, [ip, r3]
    43ac:	ldr	r4, [r3]
    43b0:	bl	5538 <__printf_chk@plt+0x1994>
    43b4:	mov	r1, #1
    43b8:	ldr	r2, [sp, #52]	; 0x34
    43bc:	mov	r3, r0
    43c0:	mov	r0, r4
    43c4:	bl	33f4 <__fprintf_chk@plt>
    43c8:	b	4364 <__printf_chk@plt+0x7c0>
    43cc:	add	r0, sp, #4288	; 0x10c0
    43d0:	mov	r1, #1
    43d4:	ldr	r2, [sp, #48]	; 0x30
    43d8:	ldr	r3, [r0, r6]
    43dc:	ldr	r0, [r9]
    43e0:	ldr	r3, [r3, #8]
    43e4:	ldr	r3, [r3, r5, lsl #2]
    43e8:	bl	33f4 <__fprintf_chk@plt>
    43ec:	b	4364 <__printf_chk@plt+0x7c0>
    43f0:	ldr	r8, [sp, #64]	; 0x40
    43f4:	mov	r7, r2
    43f8:	bl	fd3c <__printf_chk@plt+0xc198>
    43fc:	mov	r0, r8
    4400:	mov	r1, #1
    4404:	bl	368a4 <__printf_chk@plt+0x32d00>
    4408:	cmp	r0, #3
    440c:	mov	r8, r0
    4410:	bne	42a0 <__printf_chk@plt+0x6fc>
    4414:	cmp	r7, #0
    4418:	movne	r6, #0
    441c:	bne	4038 <__printf_chk@plt+0x494>
    4420:	ldr	r0, [pc, #1188]	; 48cc <__printf_chk@plt+0xd28>
    4424:	mov	r6, #1
    4428:	add	r0, pc, r0
    442c:	bl	33b8 <puts@plt>
    4430:	b	4038 <__printf_chk@plt+0x494>
    4434:	cmn	r5, #48	; 0x30
    4438:	beq	43fc <__printf_chk@plt+0x858>
    443c:	ldr	ip, [sp, #44]	; 0x2c
    4440:	ldr	r3, [pc, #1020]	; 4844 <__printf_chk@plt+0xca0>
    4444:	ldr	r3, [ip, r3]
    4448:	ldr	r5, [r3]
    444c:	bl	5538 <__printf_chk@plt+0x1994>
    4450:	mov	r1, #1
    4454:	ldr	r2, [sp, #68]	; 0x44
    4458:	mov	r3, r8
    445c:	str	r0, [sp]
    4460:	mov	r0, r5
    4464:	bl	33f4 <__fprintf_chk@plt>
    4468:	b	43fc <__printf_chk@plt+0x858>
    446c:	add	r2, sp, #4288	; 0x10c0
    4470:	movw	r3, #61324	; 0xef8c
    4474:	movt	r3, #65535	; 0xffff
    4478:	mov	r1, #2
    447c:	ldr	r5, [r2, r3]
    4480:	mov	r0, r5
    4484:	bl	10a40 <__printf_chk@plt+0xce9c>
    4488:	subs	r6, r0, #0
    448c:	bne	4788 <__printf_chk@plt+0xbe4>
    4490:	mov	r0, r5
    4494:	mov	r1, #1
    4498:	bl	10a40 <__printf_chk@plt+0xce9c>
    449c:	ldr	r3, [pc, #928]	; 4844 <__printf_chk@plt+0xca0>
    44a0:	ldr	r0, [pc, #1064]	; 48d0 <__printf_chk@plt+0xd2c>
    44a4:	mov	r1, #1
    44a8:	mov	r2, #24
    44ac:	ldr	r3, [r4, r3]
    44b0:	add	r0, pc, r0
    44b4:	ldr	r3, [r3]
    44b8:	bl	38a4 <fwrite@plt>
    44bc:	b	4038 <__printf_chk@plt+0x494>
    44c0:	ldr	r3, [r4, r3]
    44c4:	cmp	r5, #0
    44c8:	ldr	r4, [r3]
    44cc:	beq	4614 <__printf_chk@plt+0xa70>
    44d0:	ldr	r5, [pc, #1020]	; 48d4 <__printf_chk@plt+0xd30>
    44d4:	add	r5, pc, r5
    44d8:	bl	5538 <__printf_chk@plt+0x1994>
    44dc:	ldr	ip, [sp, #36]	; 0x24
    44e0:	ldr	r2, [pc, #1008]	; 48d8 <__printf_chk@plt+0xd34>
    44e4:	mov	r3, r5
    44e8:	mov	r1, #1
    44ec:	str	ip, [sp]
    44f0:	add	r2, pc, r2
    44f4:	str	r0, [sp, #4]
    44f8:	mov	r0, r4
    44fc:	bl	33f4 <__fprintf_chk@plt>
    4500:	mov	r0, r8
    4504:	bl	3244 <free@plt>
    4508:	mov	r6, #1
    450c:	b	4038 <__printf_chk@plt+0x494>
    4510:	mov	r0, r6
    4514:	mov	r1, sl
    4518:	bl	368e4 <__printf_chk@plt+0x32d40>
    451c:	subs	r7, r0, #0
    4520:	beq	4620 <__printf_chk@plt+0xa7c>
    4524:	ldr	r6, [sp, #36]	; 0x24
    4528:	add	r5, r5, sl, lsl #2
    452c:	movw	r8, #61324	; 0xef8c
    4530:	ldr	r9, [sp, #40]	; 0x28
    4534:	movt	r8, #65535	; 0xffff
    4538:	ldr	sl, [sp, #44]	; 0x2c
    453c:	mov	r4, r6
    4540:	b	4574 <__printf_chk@plt+0x9d0>
    4544:	add	r2, sp, #4288	; 0x10c0
    4548:	ldr	r3, [r5, r4, lsl #2]
    454c:	mov	r1, r9
    4550:	ldr	r0, [r2, r8]
    4554:	mov	r2, sl
    4558:	bl	528c <__printf_chk@plt+0x16e8>
    455c:	mov	r1, #1
    4560:	cmn	r0, #1
    4564:	mov	r0, r4
    4568:	moveq	r6, r1
    456c:	bl	368a4 <__printf_chk@plt+0x32d00>
    4570:	mov	r4, r0
    4574:	cmp	r4, r7
    4578:	blt	4544 <__printf_chk@plt+0x9a0>
    457c:	bl	4af8 <__printf_chk@plt+0xf54>
    4580:	b	4038 <__printf_chk@plt+0x494>
    4584:	ldr	r3, [pc, #848]	; 48dc <__printf_chk@plt+0xd38>
    4588:	add	r3, pc, r3
    458c:	b	4218 <__printf_chk@plt+0x674>
    4590:	ldr	r1, [pc, #840]	; 48e0 <__printf_chk@plt+0xd3c>
    4594:	mov	r2, #100	; 0x64
    4598:	mov	r0, r7
    459c:	add	r1, pc, r1
    45a0:	bl	351ac <__printf_chk@plt+0x31608>
    45a4:	mov	r0, r7
    45a8:	mov	r1, #2
    45ac:	bl	13ed4 <__printf_chk@plt+0x10330>
    45b0:	mov	r7, r0
    45b4:	mov	r0, r5
    45b8:	mov	r1, r7
    45bc:	bl	3a00 <strcmp@plt>
    45c0:	cmp	r0, #0
    45c4:	bne	46e8 <__printf_chk@plt+0xb44>
    45c8:	mov	r0, r7
    45cc:	bl	3910 <strlen@plt>
    45d0:	mov	r1, r0
    45d4:	mov	r0, r7
    45d8:	bl	35b90 <__printf_chk@plt+0x31fec>
    45dc:	mov	r0, r7
    45e0:	bl	3244 <free@plt>
    45e4:	b	41e4 <__printf_chk@plt+0x640>
    45e8:	ldr	r0, [pc, #756]	; 48e4 <__printf_chk@plt+0xd40>
    45ec:	mov	r1, #2
    45f0:	add	r0, pc, r0
    45f4:	bl	13ed4 <__printf_chk@plt+0x10330>
    45f8:	subs	r8, r0, #0
    45fc:	beq	4508 <__printf_chk@plt+0x964>
    4600:	mov	r3, r8
    4604:	b	4128 <__printf_chk@plt+0x584>
    4608:	ldr	r3, [pc, #728]	; 48e8 <__printf_chk@plt+0xd44>
    460c:	add	r3, pc, r3
    4610:	b	4170 <__printf_chk@plt+0x5cc>
    4614:	ldr	r5, [pc, #720]	; 48ec <__printf_chk@plt+0xd48>
    4618:	add	r5, pc, r5
    461c:	b	44d8 <__printf_chk@plt+0x934>
    4620:	bl	382c <getuid@plt>
    4624:	bl	33e8 <getpwuid@plt>
    4628:	subs	r5, r0, #0
    462c:	beq	47c8 <__printf_chk@plt+0xc24>
    4630:	ldr	r7, [pc, #696]	; 48f0 <__printf_chk@plt+0xd4c>
    4634:	movw	r8, #61324	; 0xef8c
    4638:	ldr	sl, [sp, #36]	; 0x24
    463c:	sub	r9, r9, #48	; 0x30
    4640:	ldr	fp, [pc, #684]	; 48f4 <__printf_chk@plt+0xd50>
    4644:	add	r7, pc, r7
    4648:	sub	r7, r7, #4
    464c:	add	r4, sp, #188	; 0xbc
    4650:	movt	r8, #65535	; 0xffff
    4654:	add	fp, pc, fp
    4658:	mov	r6, sl
    465c:	ldr	ip, [r7, #4]!
    4660:	cmp	ip, #0
    4664:	beq	46dc <__printf_chk@plt+0xb38>
    4668:	str	fp, [sp]
    466c:	mov	r1, #4096	; 0x1000
    4670:	ldr	lr, [r5, #20]
    4674:	mov	r3, r1
    4678:	str	ip, [sp, #8]
    467c:	mov	r2, #1
    4680:	mov	r0, r4
    4684:	str	lr, [sp, #4]
    4688:	bl	3928 <__snprintf_chk@plt>
    468c:	mov	r0, #3
    4690:	mov	r1, r4
    4694:	mov	r2, r9
    4698:	bl	32a4 <__xstat64@plt>
    469c:	cmp	r0, #0
    46a0:	blt	465c <__printf_chk@plt+0xab8>
    46a4:	add	r1, sp, #4288	; 0x10c0
    46a8:	ldr	r2, [sp, #44]	; 0x2c
    46ac:	mov	r3, r4
    46b0:	ldr	r0, [r1, r8]
    46b4:	ldr	r1, [sp, #40]	; 0x28
    46b8:	bl	528c <__printf_chk@plt+0x16e8>
    46bc:	cmn	r0, #1
    46c0:	moveq	r6, #1
    46c4:	beq	465c <__printf_chk@plt+0xab8>
    46c8:	mov	r0, sl
    46cc:	mov	r1, #1
    46d0:	bl	368a4 <__printf_chk@plt+0x32d00>
    46d4:	mov	sl, r0
    46d8:	b	465c <__printf_chk@plt+0xab8>
    46dc:	cmp	sl, #0
    46e0:	moveq	r6, #1
    46e4:	b	457c <__printf_chk@plt+0x9d8>
    46e8:	ldr	r3, [pc, #340]	; 4844 <__printf_chk@plt+0xca0>
    46ec:	mov	r1, #1
    46f0:	ldr	r0, [pc, #512]	; 48f8 <__printf_chk@plt+0xd54>
    46f4:	mov	r2, #24
    46f8:	ldr	r3, [r4, r3]
    46fc:	add	r0, pc, r0
    4700:	ldr	r3, [r3]
    4704:	bl	38a4 <fwrite@plt>
    4708:	mov	r0, r7
    470c:	bl	3910 <strlen@plt>
    4710:	mov	r1, r0
    4714:	mov	r0, r7
    4718:	bl	35b90 <__printf_chk@plt+0x31fec>
    471c:	mov	r0, r7
    4720:	bl	3244 <free@plt>
    4724:	mov	r0, r5
    4728:	mov	r6, #1
    472c:	bl	3910 <strlen@plt>
    4730:	mov	r1, r0
    4734:	mov	r0, r5
    4738:	bl	35b90 <__printf_chk@plt+0x31fec>
    473c:	mov	r0, r5
    4740:	bl	3244 <free@plt>
    4744:	b	4038 <__printf_chk@plt+0x494>
    4748:	ldr	r3, [r4, r3]
    474c:	cmp	r6, #0
    4750:	ldr	r6, [r3]
    4754:	beq	47bc <__printf_chk@plt+0xc18>
    4758:	ldr	r4, [pc, #412]	; 48fc <__printf_chk@plt+0xd58>
    475c:	add	r4, pc, r4
    4760:	bl	5538 <__printf_chk@plt+0x1994>
    4764:	ldr	r2, [pc, #404]	; 4900 <__printf_chk@plt+0xd5c>
    4768:	mov	r3, r4
    476c:	mov	r1, #1
    4770:	add	r2, pc, r2
    4774:	str	r0, [sp]
    4778:	mov	r0, r6
    477c:	bl	33f4 <__fprintf_chk@plt>
    4780:	b	4724 <__printf_chk@plt+0xb80>
    4784:	bl	36f4 <__stack_chk_fail@plt>
    4788:	mov	r0, r5
    478c:	mov	r1, #1
    4790:	bl	10a40 <__printf_chk@plt+0xce9c>
    4794:	ldr	r3, [pc, #168]	; 4844 <__printf_chk@plt+0xca0>
    4798:	ldr	r0, [pc, #356]	; 4904 <__printf_chk@plt+0xd60>
    479c:	mov	r1, #1
    47a0:	mov	r2, #33	; 0x21
    47a4:	mov	r6, r1
    47a8:	ldr	r3, [r4, r3]
    47ac:	add	r0, pc, r0
    47b0:	ldr	r3, [r3]
    47b4:	bl	38a4 <fwrite@plt>
    47b8:	b	4038 <__printf_chk@plt+0x494>
    47bc:	ldr	r4, [pc, #324]	; 4908 <__printf_chk@plt+0xd64>
    47c0:	add	r4, pc, r4
    47c4:	b	4760 <__printf_chk@plt+0xbbc>
    47c8:	ldr	r3, [pc, #116]	; 4844 <__printf_chk@plt+0xca0>
    47cc:	mov	r6, #1
    47d0:	ldr	r3, [r4, r3]
    47d4:	ldr	r4, [r3]
    47d8:	bl	382c <getuid@plt>
    47dc:	ldr	r2, [pc, #296]	; 490c <__printf_chk@plt+0xd68>
    47e0:	mov	r1, r6
    47e4:	add	r2, pc, r2
    47e8:	mov	r3, r0
    47ec:	mov	r0, r4
    47f0:	bl	33f4 <__fprintf_chk@plt>
    47f4:	b	4038 <__printf_chk@plt+0x494>
    47f8:	ldr	r0, [pc, #272]	; 4910 <__printf_chk@plt+0xd6c>
    47fc:	add	r0, pc, r0
    4800:	bl	12c64 <__printf_chk@plt+0xf0c0>
    4804:	ldr	r0, [pc, #264]	; 4914 <__printf_chk@plt+0xd70>
    4808:	mov	r1, sl
    480c:	add	r0, pc, r0
    4810:	bl	12c64 <__printf_chk@plt+0xf0c0>
    4814:	ldr	r0, [pc, #252]	; 4918 <__printf_chk@plt+0xd74>
    4818:	mov	r1, fp
    481c:	add	r0, pc, r0
    4820:	bl	12c64 <__printf_chk@plt+0xf0c0>
    4824:	andeq	r4, r6, r8, lsl r0
    4828:	muleq	r0, ip, r3
    482c:	andeq	r0, r0, r4, lsr #7
    4830:	ldrdeq	r0, [r0], -ip
    4834:			; <UNDEFINED> instruction: 0x00033cb0
    4838:	ldrdeq	r4, [r6], -r8
    483c:	andeq	r4, r6, ip, asr #7
    4840:	andeq	r4, r6, r4, ror #6
    4844:	andeq	r0, r0, r4, asr #7
    4848:	andeq	r3, r3, ip, ror r8
    484c:	andeq	r0, r0, ip, ror #7
    4850:	andeq	r3, r3, r8, lsl r8
    4854:	andeq	r3, r3, r8, lsl #16
    4858:			; <UNDEFINED> instruction: 0x000337b4
    485c:			; <UNDEFINED> instruction: 0x000337b8
    4860:	andeq	r3, r3, ip, lsr #15
    4864:	andeq	r3, r3, r8, asr #15
    4868:	strdeq	r3, [r3], -r0
    486c:	andeq	r3, r3, r8, lsl r8
    4870:	andeq	r3, r3, r4, lsr r8
    4874:	andeq	r3, r3, ip, asr r8
    4878:	andeq	r3, r3, r8, lsl #17
    487c:	muleq	r3, r0, r8
    4880:	andeq	r3, r3, r0, lsr #17
    4884:	andeq	r3, r3, r4, lsr #17
    4888:	andeq	r3, r3, ip, lsr #17
    488c:	andeq	r3, r3, r8, asr #17
    4890:	andeq	r3, r3, r8, ror r5
    4894:	andeq	r0, r0, r0, lsr #7
    4898:	strdeq	r4, [r3], -r0
    489c:	andeq	r3, r6, r4, lsr #30
    48a0:	andeq	r3, r3, r8, ror r4
    48a4:	andeq	r3, r3, r0, ror #17
    48a8:	andeq	r3, r3, ip, lsr #15
    48ac:	andeq	r3, r3, r4, asr #7
    48b0:	andeq	r3, r3, ip, ror r7
    48b4:	andeq	r3, r3, r4, ror r7
    48b8:	andeq	r3, r3, ip, lsr #4
    48bc:	andeq	r3, r3, r8, lsl #15
    48c0:	andeq	r3, r6, r4, ror #26
    48c4:	andeq	r3, r3, r8, lsr r7
    48c8:	andeq	r3, r3, r0, lsl #6
    48cc:	strdeq	r3, [r3], -ip
    48d0:	andeq	r3, r3, r4, lsl #12
    48d4:	andeq	r3, r3, r0, lsr #2
    48d8:	andeq	r3, r3, r4, lsl #11
    48dc:	andeq	r3, r3, ip, lsl #25
    48e0:	andeq	r3, r3, r0, ror #7
    48e4:	andeq	r3, r3, r4, asr r4
    48e8:	andeq	r2, r3, r0, ror #31
    48ec:	andeq	r2, r3, r0, ror #31
    48f0:	andeq	r2, r6, r4, lsr #24
    48f4:	andeq	r3, r3, r8, asr r4
    48f8:	andeq	r3, r3, r8, lsl #5
    48fc:			; <UNDEFINED> instruction: 0x00033ab8
    4900:	andeq	r3, r3, r4, asr #4
    4904:	andeq	r3, r3, r4, lsr #6
    4908:	andeq	r2, r3, r8, lsl lr
    490c:	andeq	r3, r3, ip, lsr #5
    4910:	andeq	r3, r3, r8, asr #2
    4914:	andeq	r2, r3, ip, ror #28
    4918:	andeq	r2, r3, ip, asr lr
    491c:	mov	fp, #0
    4920:	mov	lr, #0
    4924:	pop	{r1}		; (ldr r1, [sp], #4)
    4928:	mov	r2, sp
    492c:	push	{r2}		; (str r2, [sp, #-4]!)
    4930:	push	{r0}		; (str r0, [sp, #-4]!)
    4934:	ldr	sl, [pc, #40]	; 4964 <__printf_chk@plt+0xdc0>
    4938:	add	r3, pc, #36	; 0x24
    493c:	add	sl, sl, r3
    4940:	ldr	ip, [pc, #32]	; 4968 <__printf_chk@plt+0xdc4>
    4944:	ldr	ip, [sl, ip]
    4948:	push	{ip}		; (str ip, [sp, #-4]!)
    494c:	ldr	r3, [pc, #24]	; 496c <__printf_chk@plt+0xdc8>
    4950:	ldr	r3, [sl, r3]
    4954:	ldr	r0, [pc, #20]	; 4970 <__printf_chk@plt+0xdcc>
    4958:	ldr	r0, [sl, r0]
    495c:	bl	3b14 <__libc_start_main@plt>
    4960:	bl	352c <abort@plt>
    4964:	andeq	r3, r6, r4, lsr #5
    4968:	andeq	r0, r0, r4, ror #7
    496c:	ldrdeq	r0, [r0], -r4
    4970:	andeq	r0, r0, r8, lsr #7
    4974:	ldr	r3, [pc, #20]	; 4990 <__printf_chk@plt+0xdec>
    4978:	ldr	r2, [pc, #20]	; 4994 <__printf_chk@plt+0xdf0>
    497c:	add	r3, pc, r3
    4980:	ldr	r2, [r3, r2]
    4984:	cmp	r2, #0
    4988:	bxeq	lr
    498c:	b	3b20 <__gmon_start__@plt>
    4990:	andeq	r3, r6, r4, lsl #5
    4994:	andeq	r0, r0, r8, ror #7
    4998:	ldr	r2, [pc, #60]	; 49dc <__printf_chk@plt+0xe38>
    499c:	ldr	r0, [pc, #60]	; 49e0 <__printf_chk@plt+0xe3c>
    49a0:	add	r2, pc, r2
    49a4:	add	r0, pc, r0
    49a8:	add	r2, r2, #3
    49ac:	rsb	r2, r0, r2
    49b0:	push	{r3, lr}
    49b4:	cmp	r2, #6
    49b8:	ldr	r3, [pc, #36]	; 49e4 <__printf_chk@plt+0xe40>
    49bc:	add	r3, pc, r3
    49c0:	popls	{r3, pc}
    49c4:	ldr	r2, [pc, #28]	; 49e8 <__printf_chk@plt+0xe44>
    49c8:	ldr	r3, [r3, r2]
    49cc:	cmp	r3, #0
    49d0:	popeq	{r3, pc}
    49d4:	blx	r3
    49d8:	pop	{r3, pc}
    49dc:			; <UNDEFINED> instruction: 0x000636b8
    49e0:			; <UNDEFINED> instruction: 0x000636b4
    49e4:	andeq	r3, r6, r4, asr #4
    49e8:	andeq	r0, r0, r0, ror #7
    49ec:	push	{r3, lr}
    49f0:	ldr	r0, [pc, #64]	; 4a38 <__printf_chk@plt+0xe94>
    49f4:	ldr	r3, [pc, #64]	; 4a3c <__printf_chk@plt+0xe98>
    49f8:	add	r0, pc, r0
    49fc:	ldr	r2, [pc, #60]	; 4a40 <__printf_chk@plt+0xe9c>
    4a00:	add	r3, pc, r3
    4a04:	rsb	r3, r0, r3
    4a08:	add	r2, pc, r2
    4a0c:	asr	r3, r3, #2
    4a10:	add	r3, r3, r3, lsr #31
    4a14:	asrs	r3, r3, #1
    4a18:	popeq	{r3, pc}
    4a1c:	ldr	r1, [pc, #32]	; 4a44 <__printf_chk@plt+0xea0>
    4a20:	ldr	r2, [r2, r1]
    4a24:	cmp	r2, #0
    4a28:	popeq	{r3, pc}
    4a2c:	mov	r1, r3
    4a30:	blx	r2
    4a34:	pop	{r3, pc}
    4a38:	andeq	r3, r6, r0, ror #12
    4a3c:	andeq	r3, r6, r8, asr r6
    4a40:	strdeq	r3, [r6], -r8
    4a44:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4a48:	ldr	r2, [pc, #76]	; 4a9c <__printf_chk@plt+0xef8>
    4a4c:	push	{r3, lr}
    4a50:	add	r2, pc, r2
    4a54:	ldr	r3, [pc, #68]	; 4aa0 <__printf_chk@plt+0xefc>
    4a58:	ldrb	r2, [r2]
    4a5c:	add	r3, pc, r3
    4a60:	cmp	r2, #0
    4a64:	popne	{r3, pc}
    4a68:	ldr	r2, [pc, #52]	; 4aa4 <__printf_chk@plt+0xf00>
    4a6c:	ldr	r3, [r3, r2]
    4a70:	cmp	r3, #0
    4a74:	beq	4a84 <__printf_chk@plt+0xee0>
    4a78:	ldr	r0, [pc, #40]	; 4aa8 <__printf_chk@plt+0xf04>
    4a7c:	add	r0, pc, r0
    4a80:	bl	3b68 <__cxa_finalize@plt>
    4a84:	bl	4998 <__printf_chk@plt+0xdf4>
    4a88:	ldr	r3, [pc, #28]	; 4aac <__printf_chk@plt+0xf08>
    4a8c:	mov	r2, #1
    4a90:	add	r3, pc, r3
    4a94:	strb	r2, [r3]
    4a98:	pop	{r3, pc}
    4a9c:	andeq	r3, r6, r8, lsl #12
    4aa0:	andeq	r3, r6, r4, lsr #3
    4aa4:	strdeq	r0, [r0], -r4
    4aa8:	andeq	r2, r6, ip, lsl fp
    4aac:	andeq	r3, r6, r8, asr #11
    4ab0:	ldr	r0, [pc, #52]	; 4aec <__printf_chk@plt+0xf48>
    4ab4:	push	{r3, lr}
    4ab8:	add	r0, pc, r0
    4abc:	ldr	r3, [pc, #44]	; 4af0 <__printf_chk@plt+0xf4c>
    4ac0:	ldr	r2, [r0]
    4ac4:	add	r3, pc, r3
    4ac8:	cmp	r2, #0
    4acc:	beq	4ae4 <__printf_chk@plt+0xf40>
    4ad0:	ldr	r2, [pc, #28]	; 4af4 <__printf_chk@plt+0xf50>
    4ad4:	ldr	r3, [r3, r2]
    4ad8:	cmp	r3, #0
    4adc:	beq	4ae4 <__printf_chk@plt+0xf40>
    4ae0:	blx	r3
    4ae4:	pop	{r3, lr}
    4ae8:	b	49ec <__printf_chk@plt+0xe48>
    4aec:	andeq	r2, r6, ip, lsr #15
    4af0:	andeq	r3, r6, ip, lsr r1
    4af4:	andeq	r0, r0, r8, asr #7
    4af8:	push	{r3, r4, r5, lr}
    4afc:	ldr	r4, [pc, #52]	; 4b38 <__printf_chk@plt+0xf94>
    4b00:	add	r4, pc, r4
    4b04:	ldr	r5, [r4]
    4b08:	cmp	r5, #0
    4b0c:	popeq	{r3, r4, r5, pc}
    4b10:	mov	r0, r5
    4b14:	bl	3910 <strlen@plt>
    4b18:	mov	r1, r0
    4b1c:	mov	r0, r5
    4b20:	bl	35b90 <__printf_chk@plt+0x31fec>
    4b24:	ldr	r0, [r4]
    4b28:	bl	3244 <free@plt>
    4b2c:	mov	r3, #0
    4b30:	str	r3, [r4]
    4b34:	pop	{r3, r4, r5, pc}
    4b38:	andeq	r3, r6, ip, asr r5
    4b3c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4b40:	mov	r4, r1
    4b44:	ldr	r6, [pc, #1700]	; 51f0 <__printf_chk@plt+0x164c>
    4b48:	sub	sp, sp, #1088	; 0x440
    4b4c:	ldr	r1, [pc, #1696]	; 51f4 <__printf_chk@plt+0x1650>
    4b50:	sub	sp, sp, #12
    4b54:	add	r6, pc, r6
    4b58:	mov	r3, #0
    4b5c:	str	r0, [sp, #24]
    4b60:	str	r2, [sp, #20]
    4b64:	ldr	r1, [r6, r1]
    4b68:	ldrb	r0, [r4]
    4b6c:	str	r3, [sp, #60]	; 0x3c
    4b70:	str	r3, [sp, #64]	; 0x40
    4b74:	cmp	r0, #45	; 0x2d
    4b78:	ldr	r3, [r1]
    4b7c:	str	r1, [sp, #16]
    4b80:	str	r3, [sp, #1092]	; 0x444
    4b84:	beq	4bc0 <__printf_chk@plt+0x101c>
    4b88:	mov	r0, r4
    4b8c:	mov	r1, #0
    4b90:	bl	3634 <open64@plt>
    4b94:	subs	r7, r0, #0
    4b98:	blt	5030 <__printf_chk@plt+0x148c>
    4b9c:	beq	4bd4 <__printf_chk@plt+0x1030>
    4ba0:	mov	r1, r4
    4ba4:	bl	110b4 <__printf_chk@plt+0xd510>
    4ba8:	cmp	r0, #0
    4bac:	beq	4bd4 <__printf_chk@plt+0x1030>
    4bb0:	mov	r0, r7
    4bb4:	bl	34f0 <close@plt>
    4bb8:	mvn	r0, #0
    4bbc:	b	4ce8 <__printf_chk@plt+0x1144>
    4bc0:	ldrb	r7, [r4, #1]
    4bc4:	cmp	r7, #0
    4bc8:	bne	4b88 <__printf_chk@plt+0xfe4>
    4bcc:	ldr	r4, [pc, #1572]	; 51f8 <__printf_chk@plt+0x1654>
    4bd0:	add	r4, pc, r4
    4bd4:	bl	5a34 <__printf_chk@plt+0x1e90>
    4bd8:	subs	r5, r0, #0
    4bdc:	beq	51dc <__printf_chk@plt+0x1638>
    4be0:	mov	r0, r7
    4be4:	mov	r1, r5
    4be8:	bl	10ebc <__printf_chk@plt+0xd318>
    4bec:	cmp	r0, #0
    4bf0:	bne	5040 <__printf_chk@plt+0x149c>
    4bf4:	add	fp, sp, #56	; 0x38
    4bf8:	add	sl, sp, #72	; 0x48
    4bfc:	mov	r0, r7
    4c00:	sub	r8, fp, #4
    4c04:	bl	34f0 <close@plt>
    4c08:	sub	r9, sl, #12
    4c0c:	ldr	r1, [pc, #1512]	; 51fc <__printf_chk@plt+0x1658>
    4c10:	mov	r2, r8
    4c14:	mov	r3, r9
    4c18:	mov	r0, r5
    4c1c:	add	r1, pc, r1
    4c20:	bl	de28 <__printf_chk@plt+0xa284>
    4c24:	subs	r3, r0, #0
    4c28:	bne	4d08 <__printf_chk@plt+0x1164>
    4c2c:	ldr	r3, [sp, #52]	; 0x34
    4c30:	cmp	r3, #0
    4c34:	beq	4e74 <__printf_chk@plt+0x12d0>
    4c38:	ldr	r3, [sp, #60]	; 0x3c
    4c3c:	cmp	r3, #0
    4c40:	beq	4c50 <__printf_chk@plt+0x10ac>
    4c44:	ldrb	r3, [r3]
    4c48:	cmp	r3, #0
    4c4c:	bne	4c5c <__printf_chk@plt+0x10b8>
    4c50:	mov	r0, r4
    4c54:	bl	1485c <__printf_chk@plt+0x10cb8>
    4c58:	str	r0, [sp, #60]	; 0x3c
    4c5c:	ldr	r7, [pc, #1436]	; 5200 <__printf_chk@plt+0x165c>
    4c60:	mov	r0, r5
    4c64:	bl	5ccc <__printf_chk@plt+0x2128>
    4c68:	ldr	r1, [sp, #52]	; 0x34
    4c6c:	add	r7, pc, r7
    4c70:	ldr	r2, [sp, #60]	; 0x3c
    4c74:	ldr	r0, [sp, #24]
    4c78:	ldr	ip, [r7, #4]
    4c7c:	ldr	r3, [r7, #8]
    4c80:	str	ip, [sp]
    4c84:	bl	10524 <__printf_chk@plt+0xc980>
    4c88:	cmp	r0, #0
    4c8c:	beq	4d50 <__printf_chk@plt+0x11ac>
    4c90:	ldr	r3, [pc, #1388]	; 5204 <__printf_chk@plt+0x1660>
    4c94:	mvn	r5, #0
    4c98:	ldr	r6, [r6, r3]
    4c9c:	ldr	r7, [r6]
    4ca0:	bl	5538 <__printf_chk@plt+0x1994>
    4ca4:	ldr	r2, [pc, #1372]	; 5208 <__printf_chk@plt+0x1664>
    4ca8:	mov	r1, #1
    4cac:	mov	r3, r4
    4cb0:	add	r2, pc, r2
    4cb4:	str	r0, [sp]
    4cb8:	mov	r0, r7
    4cbc:	bl	33f4 <__fprintf_chk@plt>
    4cc0:	ldr	r1, [sp, #20]
    4cc4:	cmp	r1, #0
    4cc8:	beq	4dc0 <__printf_chk@plt+0x121c>
    4ccc:	ldr	r0, [sp, #64]	; 0x40
    4cd0:	bl	3244 <free@plt>
    4cd4:	ldr	r0, [sp, #60]	; 0x3c
    4cd8:	bl	3244 <free@plt>
    4cdc:	ldr	r0, [sp, #52]	; 0x34
    4ce0:	bl	7b24 <__printf_chk@plt+0x3f80>
    4ce4:	mov	r0, r5
    4ce8:	ldr	r1, [sp, #16]
    4cec:	ldr	r2, [sp, #1092]	; 0x444
    4cf0:	ldr	r3, [r1]
    4cf4:	cmp	r2, r3
    4cf8:	bne	51d8 <__printf_chk@plt+0x1634>
    4cfc:	add	sp, sp, #1088	; 0x440
    4d00:	add	sp, sp, #12
    4d04:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4d08:	cmn	r3, #43	; 0x2b
    4d0c:	beq	4c2c <__printf_chk@plt+0x1088>
    4d10:	ldr	r3, [pc, #1260]	; 5204 <__printf_chk@plt+0x1660>
    4d14:	ldr	r3, [r6, r3]
    4d18:	ldr	r6, [r3]
    4d1c:	bl	5538 <__printf_chk@plt+0x1994>
    4d20:	ldr	r2, [pc, #1252]	; 520c <__printf_chk@plt+0x1668>
    4d24:	mov	r3, r4
    4d28:	mov	r1, #1
    4d2c:	add	r2, pc, r2
    4d30:	str	r0, [sp]
    4d34:	mov	r0, r6
    4d38:	bl	33f4 <__fprintf_chk@plt>
    4d3c:	bl	4af8 <__printf_chk@plt+0xf54>
    4d40:	mov	r0, r5
    4d44:	bl	5ccc <__printf_chk@plt+0x2128>
    4d48:	mvn	r0, #0
    4d4c:	b	4ce8 <__printf_chk@plt+0x1144>
    4d50:	ldr	r0, [pc, #1196]	; 5204 <__printf_chk@plt+0x1660>
    4d54:	mov	r3, r4
    4d58:	ldr	ip, [sp, #60]	; 0x3c
    4d5c:	mov	r1, #1
    4d60:	ldr	r2, [pc, #1192]	; 5210 <__printf_chk@plt+0x166c>
    4d64:	ldr	r6, [r6, r0]
    4d68:	add	r2, pc, r2
    4d6c:	ldr	r0, [r6]
    4d70:	str	ip, [sp]
    4d74:	bl	33f4 <__fprintf_chk@plt>
    4d78:	ldr	r3, [r7, #8]
    4d7c:	cmp	r3, #0
    4d80:	bne	4fec <__printf_chk@plt+0x1448>
    4d84:	ldr	r3, [pc, #1160]	; 5214 <__printf_chk@plt+0x1670>
    4d88:	add	r3, pc, r3
    4d8c:	ldr	r5, [r3, #4]
    4d90:	cmp	r5, #0
    4d94:	beq	4cc0 <__printf_chk@plt+0x111c>
    4d98:	ldr	r0, [pc, #1144]	; 5218 <__printf_chk@plt+0x1674>
    4d9c:	mov	r1, #1
    4da0:	mov	r2, #42	; 0x2a
    4da4:	ldr	r3, [r6]
    4da8:	add	r0, pc, r0
    4dac:	mov	r5, #0
    4db0:	bl	38a4 <fwrite@plt>
    4db4:	ldr	r1, [sp, #20]
    4db8:	cmp	r1, #0
    4dbc:	bne	4ccc <__printf_chk@plt+0x1128>
    4dc0:	ldr	r1, [pc, #1108]	; 521c <__printf_chk@plt+0x1678>
    4dc4:	mov	r2, r4
    4dc8:	sub	r0, sl, #8
    4dcc:	add	r1, pc, r1
    4dd0:	bl	1488c <__printf_chk@plt+0x10ce8>
    4dd4:	mov	r1, fp
    4dd8:	ldr	r2, [sp, #20]
    4ddc:	ldr	r0, [sp, #64]	; 0x40
    4de0:	bl	113e8 <__printf_chk@plt+0xd844>
    4de4:	subs	r7, r0, #0
    4de8:	beq	4e28 <__printf_chk@plt+0x1284>
    4dec:	cmn	r7, #24
    4df0:	bne	4e04 <__printf_chk@plt+0x1260>
    4df4:	bl	3a3c <__errno_location@plt>
    4df8:	ldr	r3, [r0]
    4dfc:	cmp	r3, #2
    4e00:	beq	4ccc <__printf_chk@plt+0x1128>
    4e04:	mov	r0, r7
    4e08:	ldr	r4, [sp, #64]	; 0x40
    4e0c:	bl	5538 <__printf_chk@plt+0x1994>
    4e10:	mov	r1, r4
    4e14:	mov	r2, r0
    4e18:	ldr	r0, [pc, #1024]	; 5220 <__printf_chk@plt+0x167c>
    4e1c:	add	r0, pc, r0
    4e20:	bl	1351c <__printf_chk@plt+0xf978>
    4e24:	b	4ccc <__printf_chk@plt+0x1128>
    4e28:	ldr	r0, [sp, #56]	; 0x38
    4e2c:	ldr	r1, [sp, #52]	; 0x34
    4e30:	bl	7f50 <__printf_chk@plt+0x43ac>
    4e34:	cmp	r0, #0
    4e38:	beq	5004 <__printf_chk@plt+0x1460>
    4e3c:	ldr	r0, [sp, #52]	; 0x34
    4e40:	bl	9d64 <__printf_chk@plt+0x61c0>
    4e44:	cmp	r0, #0
    4e48:	beq	50bc <__printf_chk@plt+0x1518>
    4e4c:	bl	5538 <__printf_chk@plt+0x1994>
    4e50:	ldr	r1, [pc, #972]	; 5224 <__printf_chk@plt+0x1680>
    4e54:	add	r1, pc, r1
    4e58:	mov	r2, r0
    4e5c:	ldr	r0, [pc, #964]	; 5228 <__printf_chk@plt+0x1684>
    4e60:	add	r0, pc, r0
    4e64:	bl	1351c <__printf_chk@plt+0xf978>
    4e68:	ldr	r0, [sp, #56]	; 0x38
    4e6c:	bl	7b24 <__printf_chk@plt+0x3f80>
    4e70:	b	4ccc <__printf_chk@plt+0x1128>
    4e74:	ldr	r3, [pc, #944]	; 522c <__printf_chk@plt+0x1688>
    4e78:	ldr	r1, [pc, r3]
    4e7c:	cmp	r1, #0
    4e80:	beq	4ee0 <__printf_chk@plt+0x133c>
    4e84:	mov	r3, r9
    4e88:	mov	r0, r5
    4e8c:	mov	r2, r8
    4e90:	bl	de28 <__printf_chk@plt+0xa284>
    4e94:	subs	r3, r0, #0
    4e98:	beq	4ed4 <__printf_chk@plt+0x1330>
    4e9c:	cmn	r3, #43	; 0x2b
    4ea0:	beq	4ed4 <__printf_chk@plt+0x1330>
    4ea4:	ldr	r3, [pc, #856]	; 5204 <__printf_chk@plt+0x1660>
    4ea8:	ldr	r3, [r6, r3]
    4eac:	ldr	r6, [r3]
    4eb0:	bl	5538 <__printf_chk@plt+0x1994>
    4eb4:	ldr	r2, [pc, #884]	; 5230 <__printf_chk@plt+0x168c>
    4eb8:	mov	r3, r4
    4ebc:	mov	r1, #1
    4ec0:	add	r2, pc, r2
    4ec4:	str	r0, [sp]
    4ec8:	mov	r0, r6
    4ecc:	bl	33f4 <__fprintf_chk@plt>
    4ed0:	b	4d3c <__printf_chk@plt+0x1198>
    4ed4:	ldr	r3, [sp, #52]	; 0x34
    4ed8:	cmp	r3, #0
    4edc:	bne	4c38 <__printf_chk@plt+0x1094>
    4ee0:	bl	4af8 <__printf_chk@plt+0xf54>
    4ee4:	ldr	r3, [pc, #840]	; 5234 <__printf_chk@plt+0x1690>
    4ee8:	ldr	r2, [pc, #840]	; 5238 <__printf_chk@plt+0x1694>
    4eec:	add	r3, pc, r3
    4ef0:	add	r2, pc, r2
    4ef4:	ldr	r3, [r3, #4]
    4ef8:	cmp	r3, #0
    4efc:	bne	5024 <__printf_chk@plt+0x1480>
    4f00:	ldr	r3, [pc, #820]	; 523c <__printf_chk@plt+0x1698>
    4f04:	sub	r1, sl, #4
    4f08:	str	r1, [sp, #32]
    4f0c:	mov	r1, #1024	; 0x400
    4f10:	add	r3, pc, r3
    4f14:	str	r2, [sp, #8]
    4f18:	str	r3, [sp]
    4f1c:	mov	r2, #1
    4f20:	mov	r3, r1
    4f24:	str	r4, [sp, #4]
    4f28:	add	r0, sp, #68	; 0x44
    4f2c:	ldr	r7, [pc, #780]	; 5240 <__printf_chk@plt+0x169c>
    4f30:	bl	3928 <__snprintf_chk@plt>
    4f34:	ldr	r3, [pc, #776]	; 5244 <__printf_chk@plt+0x16a0>
    4f38:	ldr	ip, [pc, #776]	; 5248 <__printf_chk@plt+0x16a4>
    4f3c:	add	r7, pc, r7
    4f40:	add	r3, pc, r3
    4f44:	ldr	r2, [pc, #768]	; 524c <__printf_chk@plt+0x16a8>
    4f48:	add	ip, pc, ip
    4f4c:	str	r6, [sp, #40]	; 0x28
    4f50:	add	r2, pc, r2
    4f54:	str	fp, [sp, #44]	; 0x2c
    4f58:	str	sl, [sp, #32]
    4f5c:	add	r6, sp, #68	; 0x44
    4f60:	str	r2, [sp, #28]
    4f64:	mov	sl, r3
    4f68:	str	r3, [sp, #36]	; 0x24
    4f6c:	mov	fp, ip
    4f70:	b	4fcc <__printf_chk@plt+0x1428>
    4f74:	mov	r1, r0
    4f78:	mov	r3, r9
    4f7c:	mov	r0, r5
    4f80:	mov	r2, r8
    4f84:	bl	de28 <__printf_chk@plt+0xa284>
    4f88:	subs	r3, r0, #0
    4f8c:	beq	5078 <__printf_chk@plt+0x14d4>
    4f90:	cmn	r3, #43	; 0x2b
    4f94:	bne	5088 <__printf_chk@plt+0x14e4>
    4f98:	bl	4af8 <__printf_chk@plt+0xf54>
    4f9c:	ldr	r3, [r7, #4]
    4fa0:	ldr	r2, [sp, #28]
    4fa4:	mov	r1, #1024	; 0x400
    4fa8:	cmp	r3, #0
    4fac:	str	fp, [sp]
    4fb0:	str	r4, [sp, #4]
    4fb4:	mov	r3, r1
    4fb8:	movne	r2, sl
    4fbc:	mov	r0, r6
    4fc0:	str	r2, [sp, #8]
    4fc4:	mov	r2, #1
    4fc8:	bl	3928 <__snprintf_chk@plt>
    4fcc:	mov	r0, r6
    4fd0:	mov	r1, #2
    4fd4:	bl	13ed4 <__printf_chk@plt+0x10330>
    4fd8:	ldrb	r3, [r0]
    4fdc:	str	r0, [r7]
    4fe0:	cmp	r3, #0
    4fe4:	bne	4f74 <__printf_chk@plt+0x13d0>
    4fe8:	b	4d3c <__printf_chk@plt+0x1198>
    4fec:	ldr	r2, [pc, #604]	; 5250 <__printf_chk@plt+0x16ac>
    4ff0:	mov	r1, #1
    4ff4:	ldr	r0, [r6]
    4ff8:	add	r2, pc, r2
    4ffc:	bl	33f4 <__fprintf_chk@plt>
    5000:	b	4d84 <__printf_chk@plt+0x11e0>
    5004:	ldr	r0, [pc, #584]	; 5254 <__printf_chk@plt+0x16b0>
    5008:	mov	r2, r4
    500c:	ldr	r1, [sp, #64]	; 0x40
    5010:	add	r0, pc, r0
    5014:	bl	1351c <__printf_chk@plt+0xf978>
    5018:	ldr	r0, [sp, #56]	; 0x38
    501c:	bl	7b24 <__printf_chk@plt+0x3f80>
    5020:	b	4ccc <__printf_chk@plt+0x1128>
    5024:	ldr	r2, [pc, #556]	; 5258 <__printf_chk@plt+0x16b4>
    5028:	add	r2, pc, r2
    502c:	b	4f00 <__printf_chk@plt+0x135c>
    5030:	mov	r0, r4
    5034:	bl	33c4 <perror@plt>
    5038:	mvn	r0, #0
    503c:	b	4ce8 <__printf_chk@plt+0x1144>
    5040:	ldr	r3, [pc, #444]	; 5204 <__printf_chk@plt+0x1660>
    5044:	ldr	r3, [r6, r3]
    5048:	ldr	r6, [r3]
    504c:	bl	5538 <__printf_chk@plt+0x1994>
    5050:	ldr	r2, [pc, #516]	; 525c <__printf_chk@plt+0x16b8>
    5054:	mov	r3, r4
    5058:	mov	r1, #1
    505c:	add	r2, pc, r2
    5060:	str	r0, [sp]
    5064:	mov	r0, r6
    5068:	bl	33f4 <__fprintf_chk@plt>
    506c:	mov	r0, r5
    5070:	bl	5ccc <__printf_chk@plt+0x2128>
    5074:	b	4bb0 <__printf_chk@plt+0x100c>
    5078:	ldr	r6, [sp, #40]	; 0x28
    507c:	ldr	fp, [sp, #44]	; 0x2c
    5080:	ldr	sl, [sp, #32]
    5084:	b	4c38 <__printf_chk@plt+0x1094>
    5088:	ldr	r6, [sp, #40]	; 0x28
    508c:	ldr	r3, [pc, #368]	; 5204 <__printf_chk@plt+0x1660>
    5090:	ldr	r3, [r6, r3]
    5094:	ldr	r6, [r3]
    5098:	bl	5538 <__printf_chk@plt+0x1994>
    509c:	ldr	r2, [pc, #444]	; 5260 <__printf_chk@plt+0x16bc>
    50a0:	mov	r3, r4
    50a4:	mov	r1, #1
    50a8:	add	r2, pc, r2
    50ac:	str	r0, [sp]
    50b0:	mov	r0, r6
    50b4:	bl	33f4 <__fprintf_chk@plt>
    50b8:	b	4d3c <__printf_chk@plt+0x1198>
    50bc:	ldr	r0, [sp, #56]	; 0x38
    50c0:	ldr	r1, [sp, #52]	; 0x34
    50c4:	bl	982c <__printf_chk@plt+0x5c88>
    50c8:	cmp	r0, #0
    50cc:	beq	50f8 <__printf_chk@plt+0x1554>
    50d0:	bl	5538 <__printf_chk@plt+0x1994>
    50d4:	ldr	r1, [pc, #392]	; 5264 <__printf_chk@plt+0x16c0>
    50d8:	add	r1, pc, r1
    50dc:	mov	r2, r0
    50e0:	ldr	r0, [pc, #384]	; 5268 <__printf_chk@plt+0x16c4>
    50e4:	add	r0, pc, r0
    50e8:	bl	1351c <__printf_chk@plt+0xf978>
    50ec:	ldr	r0, [sp, #56]	; 0x38
    50f0:	bl	7b24 <__printf_chk@plt+0x3f80>
    50f4:	b	4ccc <__printf_chk@plt+0x1128>
    50f8:	ldr	r4, [pc, #364]	; 526c <__printf_chk@plt+0x16c8>
    50fc:	ldr	r0, [sp, #56]	; 0x38
    5100:	add	r4, pc, r4
    5104:	bl	7b24 <__printf_chk@plt+0x3f80>
    5108:	ldr	r1, [sp, #52]	; 0x34
    510c:	ldr	ip, [r4, #4]
    5110:	ldr	r3, [r4, #8]
    5114:	ldr	r0, [sp, #24]
    5118:	ldr	r2, [sp, #60]	; 0x3c
    511c:	str	ip, [sp]
    5120:	bl	10524 <__printf_chk@plt+0xc980>
    5124:	cmp	r0, #0
    5128:	beq	515c <__printf_chk@plt+0x15b8>
    512c:	ldr	r3, [sp, #52]	; 0x34
    5130:	ldr	r6, [sp, #64]	; 0x40
    5134:	ldr	r3, [r3, #32]
    5138:	ldr	r4, [r3, #16]
    513c:	bl	5538 <__printf_chk@plt+0x1994>
    5140:	mov	r1, r6
    5144:	mov	r2, r4
    5148:	mov	r3, r0
    514c:	ldr	r0, [pc, #284]	; 5270 <__printf_chk@plt+0x16cc>
    5150:	add	r0, pc, r0
    5154:	bl	1351c <__printf_chk@plt+0xf978>
    5158:	b	4ccc <__printf_chk@plt+0x1128>
    515c:	ldr	r2, [sp, #52]	; 0x34
    5160:	mov	r1, #1
    5164:	ldr	r0, [r6]
    5168:	ldr	r3, [sp, #64]	; 0x40
    516c:	ldr	ip, [r2, #32]
    5170:	ldr	r2, [pc, #252]	; 5274 <__printf_chk@plt+0x16d0>
    5174:	ldr	ip, [ip, #16]
    5178:	add	r2, pc, r2
    517c:	str	ip, [sp]
    5180:	bl	33f4 <__fprintf_chk@plt>
    5184:	ldr	r3, [r4, #8]
    5188:	cmp	r3, #0
    518c:	bne	51c0 <__printf_chk@plt+0x161c>
    5190:	ldr	r3, [pc, #224]	; 5278 <__printf_chk@plt+0x16d4>
    5194:	add	r3, pc, r3
    5198:	ldr	r3, [r3, #4]
    519c:	cmp	r3, #0
    51a0:	beq	4ccc <__printf_chk@plt+0x1128>
    51a4:	ldr	r0, [pc, #208]	; 527c <__printf_chk@plt+0x16d8>
    51a8:	mov	r1, #1
    51ac:	ldr	r3, [r6]
    51b0:	mov	r2, #42	; 0x2a
    51b4:	add	r0, pc, r0
    51b8:	bl	38a4 <fwrite@plt>
    51bc:	b	4ccc <__printf_chk@plt+0x1128>
    51c0:	ldr	r2, [pc, #184]	; 5280 <__printf_chk@plt+0x16dc>
    51c4:	mov	r1, #1
    51c8:	ldr	r0, [r6]
    51cc:	add	r2, pc, r2
    51d0:	bl	33f4 <__fprintf_chk@plt>
    51d4:	b	5190 <__printf_chk@plt+0x15ec>
    51d8:	bl	36f4 <__stack_chk_fail@plt>
    51dc:	ldr	r0, [pc, #160]	; 5284 <__printf_chk@plt+0x16e0>
    51e0:	ldr	r1, [pc, #160]	; 5288 <__printf_chk@plt+0x16e4>
    51e4:	add	r0, pc, r0
    51e8:	add	r1, pc, r1
    51ec:	bl	12c64 <__printf_chk@plt+0xf0c0>
    51f0:	andeq	r3, r6, ip, lsr #1
    51f4:	muleq	r0, ip, r3
    51f8:			; <UNDEFINED> instruction: 0x000327b8
    51fc:	strdeq	r3, [r3], -r8
    5200:	strdeq	r3, [r6], -r0
    5204:	andeq	r0, r0, r4, asr #7
    5208:	ldrdeq	r2, [r3], -r8
    520c:	muleq	r3, r8, r6
    5210:			; <UNDEFINED> instruction: 0x000326bc
    5214:	ldrdeq	r3, [r6], -r4
    5218:			; <UNDEFINED> instruction: 0x000326b4
    521c:	andeq	r2, r3, r0, ror #13
    5220:	muleq	r3, ip, r6
    5224:	andeq	r2, r3, r8, lsr #10
    5228:	andeq	r2, r3, ip, lsr #13
    522c:	andeq	r3, r6, r4, ror #3
    5230:	andeq	r2, r3, r4, lsl #10
    5234:	andeq	r3, r6, r0, ror r1
    5238:	andeq	r3, r3, r4, lsr #6
    523c:	ldrdeq	r2, [r3], -r0
    5240:	andeq	r3, r6, r0, lsr #2
    5244:	andeq	r2, r3, r0, asr r4
    5248:			; <UNDEFINED> instruction: 0x000324b4
    524c:	andeq	r3, r3, r4, asr #5
    5250:	andeq	r2, r3, r8, asr #8
    5254:	andeq	r2, r3, ip, asr #9
    5258:	andeq	r2, r3, r8, ror #6
    525c:	andeq	r2, r3, r8, ror #6
    5260:	andeq	r2, r3, ip, lsl r3
    5264:	andeq	r2, r3, r4, lsr #5
    5268:	andeq	r2, r3, r4, asr #8
    526c:	andeq	r2, r6, ip, asr pc
    5270:	strdeq	r2, [r3], -r0
    5274:	andeq	r2, r3, ip, ror #7
    5278:	andeq	r2, r6, r8, asr #29
    527c:	andeq	r2, r3, r8, lsr #5
    5280:	andeq	r2, r3, r4, ror r2
    5284:	andeq	r2, r3, r8, asr #3
    5288:	muleq	r3, r4, r1
    528c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5290:	cmp	r1, #0
    5294:	ldr	r4, [pc, #624]	; 550c <__printf_chk@plt+0x1968>
    5298:	mov	r6, r3
    529c:	ldr	r1, [pc, #620]	; 5510 <__printf_chk@plt+0x196c>
    52a0:	sub	sp, sp, #36	; 0x24
    52a4:	add	r4, pc, r4
    52a8:	mov	r8, r0
    52ac:	mov	r7, r2
    52b0:	ldr	r5, [r4, r1]
    52b4:	ldr	r3, [r5]
    52b8:	str	r3, [sp, #28]
    52bc:	beq	53b0 <__printf_chk@plt+0x180c>
    52c0:	add	r9, sp, #24
    52c4:	mov	r0, r6
    52c8:	add	r1, sp, #12
    52cc:	mov	r3, #0
    52d0:	mov	r2, r9
    52d4:	str	r3, [sp, #16]
    52d8:	str	r3, [sp, #20]
    52dc:	str	r3, [sp, #24]
    52e0:	bl	113e8 <__printf_chk@plt+0xd844>
    52e4:	cmp	r0, #0
    52e8:	bne	54d0 <__printf_chk@plt+0x192c>
    52ec:	mov	r0, r8
    52f0:	ldr	r1, [sp, #12]
    52f4:	bl	10740 <__printf_chk@plt+0xcb9c>
    52f8:	subs	sl, r0, #0
    52fc:	bne	5418 <__printf_chk@plt+0x1874>
    5300:	ldr	r0, [pc, #524]	; 5514 <__printf_chk@plt+0x1970>
    5304:	mov	r1, #1
    5308:	ldr	ip, [sp, #24]
    530c:	mov	r3, r6
    5310:	ldr	r2, [pc, #512]	; 5518 <__printf_chk@plt+0x1974>
    5314:	ldr	r4, [r4, r0]
    5318:	add	r2, pc, r2
    531c:	ldr	r0, [r4]
    5320:	str	ip, [sp]
    5324:	bl	33f4 <__fprintf_chk@plt>
    5328:	cmp	r7, #0
    532c:	bne	53e0 <__printf_chk@plt+0x183c>
    5330:	ldr	r0, [sp, #24]
    5334:	bl	3244 <free@plt>
    5338:	ldr	r1, [pc, #476]	; 551c <__printf_chk@plt+0x1978>
    533c:	mov	r2, r6
    5340:	add	r0, sp, #20
    5344:	add	r1, pc, r1
    5348:	str	r7, [sp, #24]
    534c:	bl	1488c <__printf_chk@plt+0x10ce8>
    5350:	mov	r2, r9
    5354:	ldr	r0, [sp, #20]
    5358:	add	r1, sp, #16
    535c:	bl	113e8 <__printf_chk@plt+0xd844>
    5360:	subs	r9, r0, #0
    5364:	beq	544c <__printf_chk@plt+0x18a8>
    5368:	cmn	r9, #24
    536c:	bne	5380 <__printf_chk@plt+0x17dc>
    5370:	bl	3a3c <__errno_location@plt>
    5374:	ldr	r3, [r0]
    5378:	cmp	r3, #2
    537c:	beq	53e0 <__printf_chk@plt+0x183c>
    5380:	mov	r0, r9
    5384:	ldr	r4, [sp, #20]
    5388:	bl	5538 <__printf_chk@plt+0x1994>
    538c:	cmn	sl, #1
    5390:	mov	r1, r4
    5394:	movne	r7, #0
    5398:	moveq	r7, #1
    539c:	mov	r2, r0
    53a0:	ldr	r0, [pc, #376]	; 5520 <__printf_chk@plt+0x197c>
    53a4:	add	r0, pc, r0
    53a8:	bl	1351c <__printf_chk@plt+0xf978>
    53ac:	b	53ec <__printf_chk@plt+0x1848>
    53b0:	mov	r1, r6
    53b4:	bl	4b3c <__printf_chk@plt+0xf98>
    53b8:	cmn	r0, #1
    53bc:	movne	r0, #0
    53c0:	moveq	r0, #1
    53c4:	bl	36938 <__printf_chk@plt+0x32d94>
    53c8:	ldr	r2, [sp, #28]
    53cc:	ldr	r3, [r5]
    53d0:	cmp	r2, r3
    53d4:	bne	54f4 <__printf_chk@plt+0x1950>
    53d8:	add	sp, sp, #36	; 0x24
    53dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    53e0:	cmn	sl, #1
    53e4:	movne	r7, #0
    53e8:	moveq	r7, #1
    53ec:	ldr	r0, [sp, #16]
    53f0:	bl	7b24 <__printf_chk@plt+0x3f80>
    53f4:	ldr	r0, [sp, #12]
    53f8:	bl	7b24 <__printf_chk@plt+0x3f80>
    53fc:	ldr	r0, [sp, #20]
    5400:	bl	3244 <free@plt>
    5404:	ldr	r0, [sp, #24]
    5408:	bl	3244 <free@plt>
    540c:	mov	r0, r7
    5410:	bl	36938 <__printf_chk@plt+0x32d94>
    5414:	b	53c8 <__printf_chk@plt+0x1824>
    5418:	ldr	r3, [pc, #244]	; 5514 <__printf_chk@plt+0x1970>
    541c:	mvn	sl, #0
    5420:	ldr	r4, [r4, r3]
    5424:	ldr	fp, [r4]
    5428:	bl	5538 <__printf_chk@plt+0x1994>
    542c:	ldr	r2, [pc, #240]	; 5524 <__printf_chk@plt+0x1980>
    5430:	mov	r1, #1
    5434:	mov	r3, r6
    5438:	add	r2, pc, r2
    543c:	str	r0, [sp]
    5440:	mov	r0, fp
    5444:	bl	33f4 <__fprintf_chk@plt>
    5448:	b	5328 <__printf_chk@plt+0x1784>
    544c:	ldr	r0, [sp, #16]
    5450:	ldr	r1, [sp, #12]
    5454:	bl	7f50 <__printf_chk@plt+0x43ac>
    5458:	cmp	r0, #0
    545c:	beq	54f8 <__printf_chk@plt+0x1954>
    5460:	mov	r0, r8
    5464:	ldr	r1, [sp, #16]
    5468:	bl	10740 <__printf_chk@plt+0xcb9c>
    546c:	cmp	r0, #0
    5470:	bne	5498 <__printf_chk@plt+0x18f4>
    5474:	ldr	ip, [sp, #24]
    5478:	mov	r1, #1
    547c:	ldr	r2, [pc, #164]	; 5528 <__printf_chk@plt+0x1984>
    5480:	ldr	r0, [r4]
    5484:	ldr	r3, [sp, #20]
    5488:	add	r2, pc, r2
    548c:	str	ip, [sp]
    5490:	bl	33f4 <__fprintf_chk@plt>
    5494:	b	53ec <__printf_chk@plt+0x1848>
    5498:	cmn	sl, #1
    549c:	ldr	r4, [r4]
    54a0:	ldr	r6, [sp, #20]
    54a4:	movne	r7, #0
    54a8:	moveq	r7, #1
    54ac:	bl	5538 <__printf_chk@plt+0x1994>
    54b0:	ldr	r2, [pc, #116]	; 552c <__printf_chk@plt+0x1988>
    54b4:	mov	r1, #1
    54b8:	mov	r3, r6
    54bc:	add	r2, pc, r2
    54c0:	str	r0, [sp]
    54c4:	mov	r0, r4
    54c8:	bl	33f4 <__fprintf_chk@plt>
    54cc:	b	53ec <__printf_chk@plt+0x1848>
    54d0:	bl	5538 <__printf_chk@plt+0x1994>
    54d4:	ldr	r1, [pc, #84]	; 5530 <__printf_chk@plt+0x198c>
    54d8:	mov	r2, r6
    54dc:	add	r1, pc, r1
    54e0:	mov	r3, r0
    54e4:	mov	r0, #1
    54e8:	bl	3ba4 <__printf_chk@plt>
    54ec:	mvn	r0, #0
    54f0:	b	53c8 <__printf_chk@plt+0x1824>
    54f4:	bl	36f4 <__stack_chk_fail@plt>
    54f8:	ldr	r0, [pc, #52]	; 5534 <__printf_chk@plt+0x1990>
    54fc:	mov	r2, r6
    5500:	ldr	r1, [sp, #20]
    5504:	add	r0, pc, r0
    5508:	bl	12c64 <__printf_chk@plt+0xf0c0>
    550c:	andeq	r2, r6, ip, asr r9
    5510:	muleq	r0, ip, r3
    5514:	andeq	r0, r0, r4, asr #7
    5518:	andeq	r2, r3, r0, lsl #5
    551c:	andeq	r2, r3, r8, ror #2
    5520:	andeq	r2, r3, r4, lsl r1
    5524:	andeq	r2, r3, ip, ror r1
    5528:	andeq	r2, r3, r0, lsl r1
    552c:	strdeq	r2, [r3], -r8
    5530:	andeq	r2, r3, r4, lsr #1
    5534:	ldrdeq	r1, [r3], -r8
    5538:	add	r0, r0, #55	; 0x37
    553c:	push	{r3, lr}
    5540:	cmp	r0, #55	; 0x37
    5544:	addls	pc, pc, r0, lsl #2
    5548:	b	58d0 <__printf_chk@plt+0x1d2c>
    554c:	b	58b8 <__printf_chk@plt+0x1d14>
    5550:	b	58ac <__printf_chk@plt+0x1d08>
    5554:	b	58a0 <__printf_chk@plt+0x1cfc>
    5558:	b	5894 <__printf_chk@plt+0x1cf0>
    555c:	b	5888 <__printf_chk@plt+0x1ce4>
    5560:	b	587c <__printf_chk@plt+0x1cd8>
    5564:	b	5870 <__printf_chk@plt+0x1ccc>
    5568:	b	5864 <__printf_chk@plt+0x1cc0>
    556c:	b	5858 <__printf_chk@plt+0x1cb4>
    5570:	b	584c <__printf_chk@plt+0x1ca8>
    5574:	b	5840 <__printf_chk@plt+0x1c9c>
    5578:	b	5834 <__printf_chk@plt+0x1c90>
    557c:	b	5828 <__printf_chk@plt+0x1c84>
    5580:	b	581c <__printf_chk@plt+0x1c78>
    5584:	b	5810 <__printf_chk@plt+0x1c6c>
    5588:	b	5804 <__printf_chk@plt+0x1c60>
    558c:	b	57f8 <__printf_chk@plt+0x1c54>
    5590:	b	57ec <__printf_chk@plt+0x1c48>
    5594:	b	57e0 <__printf_chk@plt+0x1c3c>
    5598:	b	57d4 <__printf_chk@plt+0x1c30>
    559c:	b	57c8 <__printf_chk@plt+0x1c24>
    55a0:	b	57bc <__printf_chk@plt+0x1c18>
    55a4:	b	57b0 <__printf_chk@plt+0x1c0c>
    55a8:	b	57a4 <__printf_chk@plt+0x1c00>
    55ac:	b	5798 <__printf_chk@plt+0x1bf4>
    55b0:	b	578c <__printf_chk@plt+0x1be8>
    55b4:	b	5780 <__printf_chk@plt+0x1bdc>
    55b8:	b	5774 <__printf_chk@plt+0x1bd0>
    55bc:	b	5768 <__printf_chk@plt+0x1bc4>
    55c0:	b	575c <__printf_chk@plt+0x1bb8>
    55c4:	b	5750 <__printf_chk@plt+0x1bac>
    55c8:	b	5740 <__printf_chk@plt+0x1b9c>
    55cc:	b	5734 <__printf_chk@plt+0x1b90>
    55d0:	b	5728 <__printf_chk@plt+0x1b84>
    55d4:	b	571c <__printf_chk@plt+0x1b78>
    55d8:	b	5710 <__printf_chk@plt+0x1b6c>
    55dc:	b	5704 <__printf_chk@plt+0x1b60>
    55e0:	b	56f8 <__printf_chk@plt+0x1b54>
    55e4:	b	56ec <__printf_chk@plt+0x1b48>
    55e8:	b	56e0 <__printf_chk@plt+0x1b3c>
    55ec:	b	56d4 <__printf_chk@plt+0x1b30>
    55f0:	b	56c8 <__printf_chk@plt+0x1b24>
    55f4:	b	56bc <__printf_chk@plt+0x1b18>
    55f8:	b	56b0 <__printf_chk@plt+0x1b0c>
    55fc:	b	56a4 <__printf_chk@plt+0x1b00>
    5600:	b	5698 <__printf_chk@plt+0x1af4>
    5604:	b	568c <__printf_chk@plt+0x1ae8>
    5608:	b	5680 <__printf_chk@plt+0x1adc>
    560c:	b	5674 <__printf_chk@plt+0x1ad0>
    5610:	b	5668 <__printf_chk@plt+0x1ac4>
    5614:	b	565c <__printf_chk@plt+0x1ab8>
    5618:	b	5650 <__printf_chk@plt+0x1aac>
    561c:	b	5644 <__printf_chk@plt+0x1aa0>
    5620:	b	5638 <__printf_chk@plt+0x1a94>
    5624:	b	562c <__printf_chk@plt+0x1a88>
    5628:	b	58c4 <__printf_chk@plt+0x1d20>
    562c:	ldr	r0, [pc, #680]	; 58dc <__printf_chk@plt+0x1d38>
    5630:	add	r0, pc, r0
    5634:	pop	{r3, pc}
    5638:	ldr	r0, [pc, #672]	; 58e0 <__printf_chk@plt+0x1d3c>
    563c:	add	r0, pc, r0
    5640:	pop	{r3, pc}
    5644:	ldr	r0, [pc, #664]	; 58e4 <__printf_chk@plt+0x1d40>
    5648:	add	r0, pc, r0
    564c:	pop	{r3, pc}
    5650:	ldr	r0, [pc, #656]	; 58e8 <__printf_chk@plt+0x1d44>
    5654:	add	r0, pc, r0
    5658:	pop	{r3, pc}
    565c:	ldr	r0, [pc, #648]	; 58ec <__printf_chk@plt+0x1d48>
    5660:	add	r0, pc, r0
    5664:	pop	{r3, pc}
    5668:	ldr	r0, [pc, #640]	; 58f0 <__printf_chk@plt+0x1d4c>
    566c:	add	r0, pc, r0
    5670:	pop	{r3, pc}
    5674:	ldr	r0, [pc, #632]	; 58f4 <__printf_chk@plt+0x1d50>
    5678:	add	r0, pc, r0
    567c:	pop	{r3, pc}
    5680:	ldr	r0, [pc, #624]	; 58f8 <__printf_chk@plt+0x1d54>
    5684:	add	r0, pc, r0
    5688:	pop	{r3, pc}
    568c:	ldr	r0, [pc, #616]	; 58fc <__printf_chk@plt+0x1d58>
    5690:	add	r0, pc, r0
    5694:	pop	{r3, pc}
    5698:	ldr	r0, [pc, #608]	; 5900 <__printf_chk@plt+0x1d5c>
    569c:	add	r0, pc, r0
    56a0:	pop	{r3, pc}
    56a4:	ldr	r0, [pc, #600]	; 5904 <__printf_chk@plt+0x1d60>
    56a8:	add	r0, pc, r0
    56ac:	pop	{r3, pc}
    56b0:	ldr	r0, [pc, #592]	; 5908 <__printf_chk@plt+0x1d64>
    56b4:	add	r0, pc, r0
    56b8:	pop	{r3, pc}
    56bc:	ldr	r0, [pc, #584]	; 590c <__printf_chk@plt+0x1d68>
    56c0:	add	r0, pc, r0
    56c4:	pop	{r3, pc}
    56c8:	ldr	r0, [pc, #576]	; 5910 <__printf_chk@plt+0x1d6c>
    56cc:	add	r0, pc, r0
    56d0:	pop	{r3, pc}
    56d4:	ldr	r0, [pc, #568]	; 5914 <__printf_chk@plt+0x1d70>
    56d8:	add	r0, pc, r0
    56dc:	pop	{r3, pc}
    56e0:	ldr	r0, [pc, #560]	; 5918 <__printf_chk@plt+0x1d74>
    56e4:	add	r0, pc, r0
    56e8:	pop	{r3, pc}
    56ec:	ldr	r0, [pc, #552]	; 591c <__printf_chk@plt+0x1d78>
    56f0:	add	r0, pc, r0
    56f4:	pop	{r3, pc}
    56f8:	ldr	r0, [pc, #544]	; 5920 <__printf_chk@plt+0x1d7c>
    56fc:	add	r0, pc, r0
    5700:	pop	{r3, pc}
    5704:	ldr	r0, [pc, #536]	; 5924 <__printf_chk@plt+0x1d80>
    5708:	add	r0, pc, r0
    570c:	pop	{r3, pc}
    5710:	ldr	r0, [pc, #528]	; 5928 <__printf_chk@plt+0x1d84>
    5714:	add	r0, pc, r0
    5718:	pop	{r3, pc}
    571c:	ldr	r0, [pc, #520]	; 592c <__printf_chk@plt+0x1d88>
    5720:	add	r0, pc, r0
    5724:	pop	{r3, pc}
    5728:	ldr	r0, [pc, #512]	; 5930 <__printf_chk@plt+0x1d8c>
    572c:	add	r0, pc, r0
    5730:	pop	{r3, pc}
    5734:	ldr	r0, [pc, #504]	; 5934 <__printf_chk@plt+0x1d90>
    5738:	add	r0, pc, r0
    573c:	pop	{r3, pc}
    5740:	bl	3a3c <__errno_location@plt>
    5744:	pop	{r3, lr}
    5748:	ldr	r0, [r0]
    574c:	b	334c <strerror@plt>
    5750:	ldr	r0, [pc, #480]	; 5938 <__printf_chk@plt+0x1d94>
    5754:	add	r0, pc, r0
    5758:	pop	{r3, pc}
    575c:	ldr	r0, [pc, #472]	; 593c <__printf_chk@plt+0x1d98>
    5760:	add	r0, pc, r0
    5764:	pop	{r3, pc}
    5768:	ldr	r0, [pc, #464]	; 5940 <__printf_chk@plt+0x1d9c>
    576c:	add	r0, pc, r0
    5770:	pop	{r3, pc}
    5774:	ldr	r0, [pc, #456]	; 5944 <__printf_chk@plt+0x1da0>
    5778:	add	r0, pc, r0
    577c:	pop	{r3, pc}
    5780:	ldr	r0, [pc, #448]	; 5948 <__printf_chk@plt+0x1da4>
    5784:	add	r0, pc, r0
    5788:	pop	{r3, pc}
    578c:	ldr	r0, [pc, #440]	; 594c <__printf_chk@plt+0x1da8>
    5790:	add	r0, pc, r0
    5794:	pop	{r3, pc}
    5798:	ldr	r0, [pc, #432]	; 5950 <__printf_chk@plt+0x1dac>
    579c:	add	r0, pc, r0
    57a0:	pop	{r3, pc}
    57a4:	ldr	r0, [pc, #424]	; 5954 <__printf_chk@plt+0x1db0>
    57a8:	add	r0, pc, r0
    57ac:	pop	{r3, pc}
    57b0:	ldr	r0, [pc, #416]	; 5958 <__printf_chk@plt+0x1db4>
    57b4:	add	r0, pc, r0
    57b8:	pop	{r3, pc}
    57bc:	ldr	r0, [pc, #408]	; 595c <__printf_chk@plt+0x1db8>
    57c0:	add	r0, pc, r0
    57c4:	pop	{r3, pc}
    57c8:	ldr	r0, [pc, #400]	; 5960 <__printf_chk@plt+0x1dbc>
    57cc:	add	r0, pc, r0
    57d0:	pop	{r3, pc}
    57d4:	ldr	r0, [pc, #392]	; 5964 <__printf_chk@plt+0x1dc0>
    57d8:	add	r0, pc, r0
    57dc:	pop	{r3, pc}
    57e0:	ldr	r0, [pc, #384]	; 5968 <__printf_chk@plt+0x1dc4>
    57e4:	add	r0, pc, r0
    57e8:	pop	{r3, pc}
    57ec:	ldr	r0, [pc, #376]	; 596c <__printf_chk@plt+0x1dc8>
    57f0:	add	r0, pc, r0
    57f4:	pop	{r3, pc}
    57f8:	ldr	r0, [pc, #368]	; 5970 <__printf_chk@plt+0x1dcc>
    57fc:	add	r0, pc, r0
    5800:	pop	{r3, pc}
    5804:	ldr	r0, [pc, #360]	; 5974 <__printf_chk@plt+0x1dd0>
    5808:	add	r0, pc, r0
    580c:	pop	{r3, pc}
    5810:	ldr	r0, [pc, #352]	; 5978 <__printf_chk@plt+0x1dd4>
    5814:	add	r0, pc, r0
    5818:	pop	{r3, pc}
    581c:	ldr	r0, [pc, #344]	; 597c <__printf_chk@plt+0x1dd8>
    5820:	add	r0, pc, r0
    5824:	pop	{r3, pc}
    5828:	ldr	r0, [pc, #336]	; 5980 <__printf_chk@plt+0x1ddc>
    582c:	add	r0, pc, r0
    5830:	pop	{r3, pc}
    5834:	ldr	r0, [pc, #328]	; 5984 <__printf_chk@plt+0x1de0>
    5838:	add	r0, pc, r0
    583c:	pop	{r3, pc}
    5840:	ldr	r0, [pc, #320]	; 5988 <__printf_chk@plt+0x1de4>
    5844:	add	r0, pc, r0
    5848:	pop	{r3, pc}
    584c:	ldr	r0, [pc, #312]	; 598c <__printf_chk@plt+0x1de8>
    5850:	add	r0, pc, r0
    5854:	pop	{r3, pc}
    5858:	ldr	r0, [pc, #304]	; 5990 <__printf_chk@plt+0x1dec>
    585c:	add	r0, pc, r0
    5860:	pop	{r3, pc}
    5864:	ldr	r0, [pc, #296]	; 5994 <__printf_chk@plt+0x1df0>
    5868:	add	r0, pc, r0
    586c:	pop	{r3, pc}
    5870:	ldr	r0, [pc, #288]	; 5998 <__printf_chk@plt+0x1df4>
    5874:	add	r0, pc, r0
    5878:	pop	{r3, pc}
    587c:	ldr	r0, [pc, #280]	; 599c <__printf_chk@plt+0x1df8>
    5880:	add	r0, pc, r0
    5884:	pop	{r3, pc}
    5888:	ldr	r0, [pc, #272]	; 59a0 <__printf_chk@plt+0x1dfc>
    588c:	add	r0, pc, r0
    5890:	pop	{r3, pc}
    5894:	ldr	r0, [pc, #264]	; 59a4 <__printf_chk@plt+0x1e00>
    5898:	add	r0, pc, r0
    589c:	pop	{r3, pc}
    58a0:	ldr	r0, [pc, #256]	; 59a8 <__printf_chk@plt+0x1e04>
    58a4:	add	r0, pc, r0
    58a8:	pop	{r3, pc}
    58ac:	ldr	r0, [pc, #248]	; 59ac <__printf_chk@plt+0x1e08>
    58b0:	add	r0, pc, r0
    58b4:	pop	{r3, pc}
    58b8:	ldr	r0, [pc, #240]	; 59b0 <__printf_chk@plt+0x1e0c>
    58bc:	add	r0, pc, r0
    58c0:	pop	{r3, pc}
    58c4:	ldr	r0, [pc, #232]	; 59b4 <__printf_chk@plt+0x1e10>
    58c8:	add	r0, pc, r0
    58cc:	pop	{r3, pc}
    58d0:	ldr	r0, [pc, #224]	; 59b8 <__printf_chk@plt+0x1e14>
    58d4:	add	r0, pc, r0
    58d8:	pop	{r3, pc}
    58dc:	andeq	r2, r3, r4, lsl r5
    58e0:	andeq	r2, r3, r4, lsr #10
    58e4:	andeq	r2, r3, r4, lsr r5
    58e8:	andeq	r3, r3, r4, lsr #29
    58ec:	andeq	r2, r3, r0, lsr r5
    58f0:	andeq	r2, r3, r8, lsr r5
    58f4:	andeq	r2, r3, r0, asr #10
    58f8:	andeq	r2, r3, r8, asr #10
    58fc:	andeq	r2, r3, r0, ror #10
    5900:	andeq	r2, r3, r0, ror r5
    5904:	andeq	r2, r3, r8, ror r5
    5908:	andeq	r2, r3, r4, lsl #11
    590c:	muleq	r3, r0, r5
    5910:	muleq	r3, ip, r5
    5914:			; <UNDEFINED> instruction: 0x000325b0
    5918:	andeq	r2, r3, r4, asr #11
    591c:	andeq	r2, r3, r8, ror #11
    5920:	strdeq	r2, [r3], -r8
    5924:	andeq	r2, r3, r4, lsl r6
    5928:	andeq	r2, r3, r8, lsr #12
    592c:	andeq	r2, r3, ip, lsr r6
    5930:	andeq	r2, r3, r4, asr #12
    5934:	andeq	r2, r3, ip, asr #12
    5938:	andeq	r2, r3, r8, asr r6
    593c:	andeq	r2, r3, r0, ror #12
    5940:	andeq	r2, r3, r4, ror r6
    5944:	andeq	r2, r3, r0, lsl #13
    5948:	muleq	r3, r0, r6
    594c:	muleq	r3, r4, r6
    5950:			; <UNDEFINED> instruction: 0x000326b0
    5954:	andeq	r2, r3, r0, asr #13
    5958:	andeq	r2, r3, ip, asr #13
    595c:	andeq	r2, r3, r8, ror #13
    5960:	andeq	r2, r3, r4, lsl #14
    5964:	andeq	r2, r3, r4, asr r7
    5968:	andeq	r2, r3, ip, lsl #14
    596c:	andeq	r2, r3, ip, lsl r7
    5970:	andeq	r2, r3, r8, asr #14
    5974:	andeq	r2, r3, ip, asr r7
    5978:	andeq	r2, r3, r4, lsl #15
    597c:	muleq	r3, r4, r7
    5980:			; <UNDEFINED> instruction: 0x000327b0
    5984:	ldrdeq	r2, [r3], -ip
    5988:	andeq	r2, r3, r0, ror #15
    598c:	strdeq	r2, [r3], -r4
    5990:	strdeq	r2, [r3], -r8
    5994:	andeq	r2, r3, r0, lsl #16
    5998:	andeq	r2, r3, r4, lsl r8
    599c:	andeq	r2, r3, ip, lsr #16
    59a0:	andeq	r2, r3, r4, asr #16
    59a4:	andeq	r2, r3, r8, asr #16
    59a8:	andeq	r2, r3, r0, asr r8
    59ac:	andeq	r2, r3, ip, asr r8
    59b0:	andeq	r2, r3, r8, ror #16
    59b4:	andeq	r2, r3, r4, ror r2
    59b8:	andeq	r2, r3, r0, ror #16
    59bc:	push	{r4, lr}
    59c0:	mov	r4, r0
    59c4:	ldr	r3, [r0, #8]
    59c8:	cmp	r3, #0
    59cc:	popeq	{r4, pc}
    59d0:	ldr	r2, [r0, #24]
    59d4:	cmp	r2, #0
    59d8:	popne	{r4, pc}
    59dc:	ldr	r2, [r0, #32]
    59e0:	cmp	r2, #1
    59e4:	pophi	{r4, pc}
    59e8:	cmp	r1, #0
    59ec:	ldrne	r2, [r0, #12]
    59f0:	bne	5a08 <__printf_chk@plt+0x1e64>
    59f4:	cmp	r3, #8192	; 0x2000
    59f8:	popcc	{r4, pc}
    59fc:	ldr	r2, [r0, #12]
    5a00:	cmp	r3, r2, lsr #1
    5a04:	popcc	{r4, pc}
    5a08:	ldr	r0, [r4]
    5a0c:	rsb	r2, r3, r2
    5a10:	add	r1, r0, r3
    5a14:	bl	3574 <memmove@plt>
    5a18:	ldr	r2, [r4, #12]
    5a1c:	ldr	r3, [r4, #8]
    5a20:	mov	r1, #0
    5a24:	str	r1, [r4, #8]
    5a28:	rsb	r3, r3, r2
    5a2c:	str	r3, [r4, #12]
    5a30:	pop	{r4, pc}
    5a34:	push	{r3, r4, r5, lr}
    5a38:	mov	r0, #40	; 0x28
    5a3c:	mov	r1, #1
    5a40:	bl	385c <calloc@plt>
    5a44:	subs	r4, r0, #0
    5a48:	beq	5a90 <__printf_chk@plt+0x1eec>
    5a4c:	mov	r3, #0
    5a50:	mov	r1, #256	; 0x100
    5a54:	mov	r0, #1
    5a58:	mov	r2, #134217728	; 0x8000000
    5a5c:	str	r1, [r4, #20]
    5a60:	str	r0, [r4, #32]
    5a64:	str	r2, [r4, #16]
    5a68:	str	r3, [r4, #24]
    5a6c:	str	r3, [r4, #36]	; 0x24
    5a70:	bl	385c <calloc@plt>
    5a74:	mov	r5, r0
    5a78:	cmp	r5, #0
    5a7c:	mov	r0, r4
    5a80:	str	r5, [r4]
    5a84:	str	r5, [r4, #4]
    5a88:	beq	5a98 <__printf_chk@plt+0x1ef4>
    5a8c:	pop	{r3, r4, r5, pc}
    5a90:	mov	r0, r4
    5a94:	pop	{r3, r4, r5, pc}
    5a98:	bl	3244 <free@plt>
    5a9c:	mov	r0, r5
    5aa0:	pop	{r3, r4, r5, pc}
    5aa4:	cmp	r1, #134217728	; 0x8000000
    5aa8:	push	{r4, r5, r6, lr}
    5aac:	movls	r5, #0
    5ab0:	movhi	r5, #1
    5ab4:	cmp	r0, #0
    5ab8:	orreq	r5, r5, #1
    5abc:	cmp	r5, #0
    5ac0:	mov	r4, r1
    5ac4:	mov	r6, r0
    5ac8:	bne	5b08 <__printf_chk@plt+0x1f64>
    5acc:	mov	r0, #40	; 0x28
    5ad0:	mov	r1, #1
    5ad4:	bl	385c <calloc@plt>
    5ad8:	subs	r3, r0, #0
    5adc:	beq	5b10 <__printf_chk@plt+0x1f6c>
    5ae0:	mov	r2, #1
    5ae4:	str	r4, [r3, #16]
    5ae8:	str	r4, [r3, #12]
    5aec:	mov	r0, r3
    5af0:	str	r4, [r3, #20]
    5af4:	str	r5, [r3, #36]	; 0x24
    5af8:	stm	r3, {r5, r6}
    5afc:	str	r2, [r3, #24]
    5b00:	str	r2, [r3, #32]
    5b04:	pop	{r4, r5, r6, pc}
    5b08:	mov	r0, #0
    5b0c:	pop	{r4, r5, r6, pc}
    5b10:	mov	r0, r3
    5b14:	pop	{r4, r5, r6, pc}
    5b18:	push	{r3, r4, r5, lr}
    5b1c:	subs	r4, r0, #0
    5b20:	mov	r5, r1
    5b24:	beq	5b64 <__printf_chk@plt+0x1fc0>
    5b28:	ldr	r3, [r4, #24]
    5b2c:	cmp	r3, #0
    5b30:	beq	5c14 <__printf_chk@plt+0x2070>
    5b34:	ldr	r2, [r4, #32]
    5b38:	sub	r2, r2, #1
    5b3c:	cmp	r2, #1048576	; 0x100000
    5b40:	bcs	5b64 <__printf_chk@plt+0x1fc0>
    5b44:	ldr	r2, [r4, #4]
    5b48:	cmp	r2, #0
    5b4c:	beq	5b64 <__printf_chk@plt+0x1fc0>
    5b50:	ldr	r2, [r4, #28]
    5b54:	cmp	r2, #0
    5b58:	beq	5c44 <__printf_chk@plt+0x20a0>
    5b5c:	cmp	r3, #0
    5b60:	beq	5c38 <__printf_chk@plt+0x2094>
    5b64:	bl	3bb0 <__printf_chk@plt+0xc>
    5b68:	cmp	r0, #0
    5b6c:	popne	{r3, r4, r5, pc}
    5b70:	cmp	r5, #0
    5b74:	beq	5bf0 <__printf_chk@plt+0x204c>
    5b78:	ldr	r3, [r5, #24]
    5b7c:	cmp	r3, #0
    5b80:	beq	5c28 <__printf_chk@plt+0x2084>
    5b84:	ldr	r2, [r5, #32]
    5b88:	sub	r2, r2, #1
    5b8c:	cmp	r2, #1048576	; 0x100000
    5b90:	bcs	5bf0 <__printf_chk@plt+0x204c>
    5b94:	ldr	r2, [r5, #4]
    5b98:	cmp	r2, #0
    5b9c:	beq	5bf0 <__printf_chk@plt+0x204c>
    5ba0:	ldr	r2, [r5, #28]
    5ba4:	cmp	r2, #0
    5ba8:	beq	5bc0 <__printf_chk@plt+0x201c>
    5bac:	cmp	r3, #0
    5bb0:	bne	5bf0 <__printf_chk@plt+0x204c>
    5bb4:	ldr	r3, [r5, #36]	; 0x24
    5bb8:	cmp	r3, #0
    5bbc:	bne	5bf0 <__printf_chk@plt+0x204c>
    5bc0:	ldr	r3, [r5, #16]
    5bc4:	cmp	r3, #134217728	; 0x8000000
    5bc8:	bhi	5bf0 <__printf_chk@plt+0x204c>
    5bcc:	ldr	r2, [r5, #20]
    5bd0:	cmp	r3, r2
    5bd4:	bcc	5bf0 <__printf_chk@plt+0x204c>
    5bd8:	ldr	r3, [r5, #12]
    5bdc:	cmp	r2, r3
    5be0:	bcc	5bf0 <__printf_chk@plt+0x204c>
    5be4:	ldr	r2, [r5, #8]
    5be8:	cmp	r3, r2
    5bec:	bcs	5bfc <__printf_chk@plt+0x2058>
    5bf0:	bl	3bb0 <__printf_chk@plt+0xc>
    5bf4:	cmp	r0, #0
    5bf8:	bne	5c24 <__printf_chk@plt+0x2080>
    5bfc:	str	r5, [r4, #36]	; 0x24
    5c00:	mov	r0, #0
    5c04:	ldr	r3, [r5, #32]
    5c08:	add	r3, r3, #1
    5c0c:	str	r3, [r5, #32]
    5c10:	pop	{r3, r4, r5, pc}
    5c14:	ldm	r4, {r1, r2}
    5c18:	cmp	r1, r2
    5c1c:	bne	5b64 <__printf_chk@plt+0x1fc0>
    5c20:	b	5b34 <__printf_chk@plt+0x1f90>
    5c24:	pop	{r3, r4, r5, pc}
    5c28:	ldm	r5, {r1, r2}
    5c2c:	cmp	r1, r2
    5c30:	bne	5bf0 <__printf_chk@plt+0x204c>
    5c34:	b	5b84 <__printf_chk@plt+0x1fe0>
    5c38:	ldr	r3, [r4, #36]	; 0x24
    5c3c:	cmp	r3, #0
    5c40:	bne	5b64 <__printf_chk@plt+0x1fc0>
    5c44:	ldr	r3, [r4, #16]
    5c48:	cmp	r3, #134217728	; 0x8000000
    5c4c:	bhi	5b64 <__printf_chk@plt+0x1fc0>
    5c50:	ldr	r2, [r4, #20]
    5c54:	cmp	r3, r2
    5c58:	bcc	5b64 <__printf_chk@plt+0x1fc0>
    5c5c:	ldr	r3, [r4, #12]
    5c60:	cmp	r2, r3
    5c64:	bcc	5b64 <__printf_chk@plt+0x1fc0>
    5c68:	ldr	r2, [r4, #8]
    5c6c:	cmp	r3, r2
    5c70:	bcc	5b64 <__printf_chk@plt+0x1fc0>
    5c74:	b	5b70 <__printf_chk@plt+0x1fcc>
    5c78:	push	{r4, lr}
    5c7c:	mov	r1, #40	; 0x28
    5c80:	mov	r4, r0
    5c84:	bl	35b90 <__printf_chk@plt+0x31fec>
    5c88:	mov	r3, #1
    5c8c:	mov	r2, #256	; 0x100
    5c90:	mov	r0, #134217728	; 0x8000000
    5c94:	mov	r1, #0
    5c98:	str	r0, [r4, #16]
    5c9c:	mov	r0, r3
    5ca0:	str	r1, [r4, #24]
    5ca4:	mov	r1, r2
    5ca8:	str	r2, [r4, #20]
    5cac:	str	r3, [r4, #28]
    5cb0:	str	r3, [r4, #32]
    5cb4:	bl	385c <calloc@plt>
    5cb8:	cmp	r0, #0
    5cbc:	str	r0, [r4]
    5cc0:	str	r0, [r4, #4]
    5cc4:	streq	r0, [r4, #20]
    5cc8:	pop	{r4, pc}
    5ccc:	push	{r3, r4, r5, lr}
    5cd0:	subs	r4, r0, #0
    5cd4:	popeq	{r3, r4, r5, pc}
    5cd8:	ldr	r3, [r4, #24]
    5cdc:	cmp	r3, #0
    5ce0:	bne	5d50 <__printf_chk@plt+0x21ac>
    5ce4:	ldm	r4, {r1, r2}
    5ce8:	cmp	r1, r2
    5cec:	beq	5d50 <__printf_chk@plt+0x21ac>
    5cf0:	bl	3bb0 <__printf_chk@plt+0xc>
    5cf4:	cmp	r0, #0
    5cf8:	popne	{r3, r4, r5, pc}
    5cfc:	ldr	r0, [r4, #36]	; 0x24
    5d00:	bl	5ccc <__printf_chk@plt+0x2128>
    5d04:	ldr	r3, [r4, #32]
    5d08:	mov	r2, #0
    5d0c:	str	r2, [r4, #36]	; 0x24
    5d10:	sub	r3, r3, #1
    5d14:	str	r3, [r4, #32]
    5d18:	cmp	r3, r2
    5d1c:	popne	{r3, r4, r5, pc}
    5d20:	ldr	r3, [r4, #24]
    5d24:	ldr	r5, [r4, #28]
    5d28:	cmp	r3, r2
    5d2c:	beq	5dac <__printf_chk@plt+0x2208>
    5d30:	mov	r0, r4
    5d34:	mov	r1, #40	; 0x28
    5d38:	bl	35b90 <__printf_chk@plt+0x31fec>
    5d3c:	cmp	r5, #0
    5d40:	popne	{r3, r4, r5, pc}
    5d44:	mov	r0, r4
    5d48:	pop	{r3, r4, r5, lr}
    5d4c:	b	3244 <free@plt>
    5d50:	ldr	r2, [r4, #32]
    5d54:	sub	r2, r2, #1
    5d58:	cmp	r2, #1048576	; 0x100000
    5d5c:	bcs	5cf0 <__printf_chk@plt+0x214c>
    5d60:	ldr	r2, [r4, #4]
    5d64:	cmp	r2, #0
    5d68:	beq	5cf0 <__printf_chk@plt+0x214c>
    5d6c:	ldr	r2, [r4, #28]
    5d70:	cmp	r2, #0
    5d74:	bne	5dc4 <__printf_chk@plt+0x2220>
    5d78:	ldr	r3, [r4, #16]
    5d7c:	cmp	r3, #134217728	; 0x8000000
    5d80:	bhi	5cf0 <__printf_chk@plt+0x214c>
    5d84:	ldr	r2, [r4, #20]
    5d88:	cmp	r3, r2
    5d8c:	bcc	5cf0 <__printf_chk@plt+0x214c>
    5d90:	ldr	r3, [r4, #12]
    5d94:	cmp	r2, r3
    5d98:	bcc	5cf0 <__printf_chk@plt+0x214c>
    5d9c:	ldr	r2, [r4, #8]
    5da0:	cmp	r3, r2
    5da4:	bcc	5cf0 <__printf_chk@plt+0x214c>
    5da8:	b	5cfc <__printf_chk@plt+0x2158>
    5dac:	ldr	r0, [r4]
    5db0:	ldr	r1, [r4, #20]
    5db4:	bl	35b90 <__printf_chk@plt+0x31fec>
    5db8:	ldr	r0, [r4]
    5dbc:	bl	3244 <free@plt>
    5dc0:	b	5d30 <__printf_chk@plt+0x218c>
    5dc4:	cmp	r3, #0
    5dc8:	bne	5cf0 <__printf_chk@plt+0x214c>
    5dcc:	ldr	r3, [r4, #36]	; 0x24
    5dd0:	cmp	r3, #0
    5dd4:	bne	5cf0 <__printf_chk@plt+0x214c>
    5dd8:	b	5d78 <__printf_chk@plt+0x21d4>
    5ddc:	push	{r3, r4, r5, lr}
    5de0:	subs	r4, r0, #0
    5de4:	beq	6020 <__printf_chk@plt+0x247c>
    5de8:	ldr	r3, [r4, #24]
    5dec:	cmp	r3, #0
    5df0:	beq	5e9c <__printf_chk@plt+0x22f8>
    5df4:	ldr	r2, [r4, #32]
    5df8:	sub	r2, r2, #1
    5dfc:	cmp	r2, #1048576	; 0x100000
    5e00:	bcc	5f88 <__printf_chk@plt+0x23e4>
    5e04:	bl	3bb0 <__printf_chk@plt+0xc>
    5e08:	cmp	r0, #0
    5e0c:	ldreq	r3, [r4, #24]
    5e10:	bne	5f80 <__printf_chk@plt+0x23dc>
    5e14:	cmp	r3, #0
    5e18:	bne	5f20 <__printf_chk@plt+0x237c>
    5e1c:	ldm	r4, {r1, r2}
    5e20:	cmp	r1, r2
    5e24:	beq	5f20 <__printf_chk@plt+0x237c>
    5e28:	bl	3bb0 <__printf_chk@plt+0xc>
    5e2c:	cmp	r0, #0
    5e30:	bne	5eac <__printf_chk@plt+0x2308>
    5e34:	ldr	r5, [r4, #4]
    5e38:	ldr	r2, [r4, #8]
    5e3c:	ldr	r3, [r4, #24]
    5e40:	cmp	r3, #0
    5e44:	add	r5, r5, r2
    5e48:	bne	5ec4 <__printf_chk@plt+0x2320>
    5e4c:	ldm	r4, {r1, r2}
    5e50:	cmp	r1, r2
    5e54:	beq	5ec4 <__printf_chk@plt+0x2320>
    5e58:	bl	3bb0 <__printf_chk@plt+0xc>
    5e5c:	cmp	r0, #0
    5e60:	movne	r1, #0
    5e64:	bne	5e74 <__printf_chk@plt+0x22d0>
    5e68:	ldr	r1, [r4, #12]
    5e6c:	ldr	r3, [r4, #8]
    5e70:	rsb	r1, r3, r1
    5e74:	mov	r0, r5
    5e78:	bl	5aa4 <__printf_chk@plt+0x1f00>
    5e7c:	subs	r5, r0, #0
    5e80:	beq	5f80 <__printf_chk@plt+0x23dc>
    5e84:	mov	r1, r4
    5e88:	bl	5b18 <__printf_chk@plt+0x1f74>
    5e8c:	cmp	r0, #0
    5e90:	mov	r0, r5
    5e94:	bne	5f7c <__printf_chk@plt+0x23d8>
    5e98:	pop	{r3, r4, r5, pc}
    5e9c:	ldm	r4, {r1, r2}
    5ea0:	cmp	r1, r2
    5ea4:	bne	5e04 <__printf_chk@plt+0x2260>
    5ea8:	b	5df4 <__printf_chk@plt+0x2250>
    5eac:	cmp	r4, #0
    5eb0:	beq	5fe8 <__printf_chk@plt+0x2444>
    5eb4:	ldr	r3, [r4, #24]
    5eb8:	mov	r5, #0
    5ebc:	cmp	r3, #0
    5ec0:	beq	5e4c <__printf_chk@plt+0x22a8>
    5ec4:	ldr	r2, [r4, #32]
    5ec8:	sub	r2, r2, #1
    5ecc:	cmp	r2, #1048576	; 0x100000
    5ed0:	bcs	5e58 <__printf_chk@plt+0x22b4>
    5ed4:	ldr	r2, [r4, #4]
    5ed8:	cmp	r2, #0
    5edc:	beq	5e58 <__printf_chk@plt+0x22b4>
    5ee0:	ldr	r2, [r4, #28]
    5ee4:	cmp	r2, #0
    5ee8:	bne	5ff0 <__printf_chk@plt+0x244c>
    5eec:	ldr	r3, [r4, #16]
    5ef0:	cmp	r3, #134217728	; 0x8000000
    5ef4:	bhi	5e58 <__printf_chk@plt+0x22b4>
    5ef8:	ldr	r2, [r4, #20]
    5efc:	cmp	r3, r2
    5f00:	bcc	5e58 <__printf_chk@plt+0x22b4>
    5f04:	ldr	r1, [r4, #12]
    5f08:	cmp	r2, r1
    5f0c:	bcc	5e58 <__printf_chk@plt+0x22b4>
    5f10:	ldr	r3, [r4, #8]
    5f14:	cmp	r1, r3
    5f18:	bcc	5e58 <__printf_chk@plt+0x22b4>
    5f1c:	b	5e70 <__printf_chk@plt+0x22cc>
    5f20:	ldr	r2, [r4, #32]
    5f24:	sub	r2, r2, #1
    5f28:	cmp	r2, #1048576	; 0x100000
    5f2c:	bcs	5e28 <__printf_chk@plt+0x2284>
    5f30:	ldr	r5, [r4, #4]
    5f34:	cmp	r5, #0
    5f38:	beq	5e28 <__printf_chk@plt+0x2284>
    5f3c:	ldr	r2, [r4, #28]
    5f40:	cmp	r2, #0
    5f44:	bne	6008 <__printf_chk@plt+0x2464>
    5f48:	ldr	r2, [r4, #16]
    5f4c:	cmp	r2, #134217728	; 0x8000000
    5f50:	bhi	5e28 <__printf_chk@plt+0x2284>
    5f54:	ldr	r1, [r4, #20]
    5f58:	cmp	r2, r1
    5f5c:	bcc	5e28 <__printf_chk@plt+0x2284>
    5f60:	ldr	r0, [r4, #12]
    5f64:	cmp	r1, r0
    5f68:	bcc	5e28 <__printf_chk@plt+0x2284>
    5f6c:	ldr	r2, [r4, #8]
    5f70:	cmp	r0, r2
    5f74:	bcc	5e28 <__printf_chk@plt+0x2284>
    5f78:	b	5e40 <__printf_chk@plt+0x229c>
    5f7c:	bl	5ccc <__printf_chk@plt+0x2128>
    5f80:	mov	r0, #0
    5f84:	pop	{r3, r4, r5, pc}
    5f88:	ldr	r2, [r4, #4]
    5f8c:	cmp	r2, #0
    5f90:	beq	5e04 <__printf_chk@plt+0x2260>
    5f94:	ldr	r2, [r4, #28]
    5f98:	cmp	r2, #0
    5f9c:	beq	5fb4 <__printf_chk@plt+0x2410>
    5fa0:	cmp	r3, #0
    5fa4:	bne	5e04 <__printf_chk@plt+0x2260>
    5fa8:	ldr	r2, [r4, #36]	; 0x24
    5fac:	cmp	r2, #0
    5fb0:	bne	5e04 <__printf_chk@plt+0x2260>
    5fb4:	ldr	r2, [r4, #16]
    5fb8:	cmp	r2, #134217728	; 0x8000000
    5fbc:	bhi	5e04 <__printf_chk@plt+0x2260>
    5fc0:	ldr	r1, [r4, #20]
    5fc4:	cmp	r2, r1
    5fc8:	bcc	5e04 <__printf_chk@plt+0x2260>
    5fcc:	ldr	r2, [r4, #12]
    5fd0:	cmp	r1, r2
    5fd4:	bcc	5e04 <__printf_chk@plt+0x2260>
    5fd8:	ldr	r1, [r4, #8]
    5fdc:	cmp	r2, r1
    5fe0:	bcc	5e04 <__printf_chk@plt+0x2260>
    5fe4:	b	5e14 <__printf_chk@plt+0x2270>
    5fe8:	mov	r5, r4
    5fec:	b	5e58 <__printf_chk@plt+0x22b4>
    5ff0:	cmp	r3, #0
    5ff4:	bne	5e58 <__printf_chk@plt+0x22b4>
    5ff8:	ldr	r3, [r4, #36]	; 0x24
    5ffc:	cmp	r3, #0
    6000:	bne	5e58 <__printf_chk@plt+0x22b4>
    6004:	b	5eec <__printf_chk@plt+0x2348>
    6008:	cmp	r3, #0
    600c:	bne	5e28 <__printf_chk@plt+0x2284>
    6010:	ldr	r2, [r4, #36]	; 0x24
    6014:	cmp	r2, #0
    6018:	bne	5e28 <__printf_chk@plt+0x2284>
    601c:	b	5f48 <__printf_chk@plt+0x23a4>
    6020:	bl	3bb0 <__printf_chk@plt+0xc>
    6024:	cmp	r0, #0
    6028:	beq	5e28 <__printf_chk@plt+0x2284>
    602c:	b	5f80 <__printf_chk@plt+0x23dc>
    6030:	push	{r4, lr}
    6034:	mov	r4, r0
    6038:	ldr	r3, [r0, #24]
    603c:	cmp	r3, #0
    6040:	bne	6050 <__printf_chk@plt+0x24ac>
    6044:	ldr	r3, [r0, #32]
    6048:	cmp	r3, #1
    604c:	bls	605c <__printf_chk@plt+0x24b8>
    6050:	ldr	r3, [r4, #12]
    6054:	str	r3, [r4, #8]
    6058:	pop	{r4, pc}
    605c:	ldr	r2, [r0]
    6060:	ldr	r1, [r0, #4]
    6064:	cmp	r2, r1
    6068:	beq	60b4 <__printf_chk@plt+0x2510>
    606c:	bl	3bb0 <__printf_chk@plt+0xc>
    6070:	cmp	r0, #0
    6074:	beq	610c <__printf_chk@plt+0x2568>
    6078:	ldr	r2, [r4, #20]
    607c:	mov	r3, #0
    6080:	str	r3, [r4, #12]
    6084:	cmp	r2, #256	; 0x100
    6088:	str	r3, [r4, #8]
    608c:	popeq	{r4, pc}
    6090:	ldr	r0, [r4]
    6094:	mov	r1, #256	; 0x100
    6098:	bl	3610 <realloc@plt>
    609c:	cmp	r0, #0
    60a0:	strne	r0, [r4]
    60a4:	strne	r0, [r4, #4]
    60a8:	movne	r3, #256	; 0x100
    60ac:	strne	r3, [r4, #20]
    60b0:	pop	{r4, pc}
    60b4:	cmp	r3, #0
    60b8:	beq	606c <__printf_chk@plt+0x24c8>
    60bc:	cmp	r2, #0
    60c0:	beq	606c <__printf_chk@plt+0x24c8>
    60c4:	ldr	r3, [r0, #28]
    60c8:	cmp	r3, #0
    60cc:	beq	60dc <__printf_chk@plt+0x2538>
    60d0:	ldr	r3, [r0, #36]	; 0x24
    60d4:	cmp	r3, #0
    60d8:	bne	606c <__printf_chk@plt+0x24c8>
    60dc:	ldr	r3, [r4, #16]
    60e0:	cmp	r3, #134217728	; 0x8000000
    60e4:	bhi	606c <__printf_chk@plt+0x24c8>
    60e8:	ldr	r2, [r4, #20]
    60ec:	cmp	r3, r2
    60f0:	bcc	606c <__printf_chk@plt+0x24c8>
    60f4:	ldr	r3, [r4, #12]
    60f8:	cmp	r2, r3
    60fc:	bcc	606c <__printf_chk@plt+0x24c8>
    6100:	ldr	r2, [r4, #8]
    6104:	cmp	r3, r2
    6108:	bcc	606c <__printf_chk@plt+0x24c8>
    610c:	ldr	r0, [r4]
    6110:	ldr	r1, [r4, #20]
    6114:	bl	35b90 <__printf_chk@plt+0x31fec>
    6118:	b	6078 <__printf_chk@plt+0x24d4>
    611c:	ldr	r0, [r0, #16]
    6120:	bx	lr
    6124:	ldr	r0, [r0, #20]
    6128:	bx	lr
    612c:	ldr	r0, [r0, #36]	; 0x24
    6130:	bx	lr
    6134:	ldr	r0, [r0, #32]
    6138:	bx	lr
    613c:	push	{r3, r4, r5, r6, r7, lr}
    6140:	subs	r4, r0, #0
    6144:	mov	r6, r1
    6148:	beq	6188 <__printf_chk@plt+0x25e4>
    614c:	ldr	r3, [r4, #24]
    6150:	cmp	r3, #0
    6154:	beq	6250 <__printf_chk@plt+0x26ac>
    6158:	ldr	r2, [r4, #32]
    615c:	sub	r2, r2, #1
    6160:	cmp	r2, #1048576	; 0x100000
    6164:	bcs	6188 <__printf_chk@plt+0x25e4>
    6168:	ldr	r2, [r4, #4]
    616c:	cmp	r2, #0
    6170:	beq	6188 <__printf_chk@plt+0x25e4>
    6174:	ldr	r2, [r4, #28]
    6178:	cmp	r2, #0
    617c:	beq	6280 <__printf_chk@plt+0x26dc>
    6180:	cmp	r3, #0
    6184:	beq	6274 <__printf_chk@plt+0x26d0>
    6188:	bl	3bb0 <__printf_chk@plt+0xc>
    618c:	subs	r5, r0, #0
    6190:	bne	6248 <__printf_chk@plt+0x26a4>
    6194:	ldr	r3, [r4, #16]
    6198:	cmp	r6, r3
    619c:	moveq	r5, #0
    61a0:	beq	6248 <__printf_chk@plt+0x26a4>
    61a4:	ldr	r5, [r4, #24]
    61a8:	cmp	r5, #0
    61ac:	bne	626c <__printf_chk@plt+0x26c8>
    61b0:	ldr	r3, [r4, #32]
    61b4:	cmp	r3, #1
    61b8:	bhi	626c <__printf_chk@plt+0x26c8>
    61bc:	cmp	r6, #134217728	; 0x8000000
    61c0:	bhi	6260 <__printf_chk@plt+0x26bc>
    61c4:	ldr	r1, [r4, #12]
    61c8:	mov	r0, r4
    61cc:	cmp	r1, r6
    61d0:	movls	r1, #0
    61d4:	movhi	r1, #1
    61d8:	bl	59bc <__printf_chk@plt+0x1e18>
    61dc:	ldr	r1, [r4, #20]
    61e0:	cmp	r6, r1
    61e4:	bcs	6244 <__printf_chk@plt+0x26a0>
    61e8:	ldr	r2, [r4, #12]
    61ec:	cmp	r6, r2
    61f0:	bls	6260 <__printf_chk@plt+0x26bc>
    61f4:	cmp	r2, #255	; 0xff
    61f8:	ldr	r0, [r4]
    61fc:	addhi	r7, r2, #255	; 0xff
    6200:	rsb	r1, r2, r1
    6204:	bichi	r7, r7, #255	; 0xff
    6208:	movls	r7, #256	; 0x100
    620c:	cmp	r7, r6
    6210:	movcs	r7, r6
    6214:	add	r0, r0, r2
    6218:	bl	35b90 <__printf_chk@plt+0x31fec>
    621c:	ldr	r0, [r4]
    6220:	mov	r1, r7
    6224:	bl	3610 <realloc@plt>
    6228:	cmp	r0, #0
    622c:	beq	62b4 <__printf_chk@plt+0x2710>
    6230:	cmp	r6, r7
    6234:	str	r0, [r4]
    6238:	str	r0, [r4, #4]
    623c:	str	r7, [r4, #20]
    6240:	bcc	6260 <__printf_chk@plt+0x26bc>
    6244:	str	r6, [r4, #16]
    6248:	mov	r0, r5
    624c:	pop	{r3, r4, r5, r6, r7, pc}
    6250:	ldm	r4, {r1, r2}
    6254:	cmp	r1, r2
    6258:	bne	6188 <__printf_chk@plt+0x25e4>
    625c:	b	6158 <__printf_chk@plt+0x25b4>
    6260:	mvn	r5, #8
    6264:	mov	r0, r5
    6268:	pop	{r3, r4, r5, r6, r7, pc}
    626c:	mvn	r5, #48	; 0x30
    6270:	b	6248 <__printf_chk@plt+0x26a4>
    6274:	ldr	r3, [r4, #36]	; 0x24
    6278:	cmp	r3, #0
    627c:	bne	6188 <__printf_chk@plt+0x25e4>
    6280:	ldr	r3, [r4, #16]
    6284:	cmp	r3, #134217728	; 0x8000000
    6288:	bhi	6188 <__printf_chk@plt+0x25e4>
    628c:	ldr	r2, [r4, #20]
    6290:	cmp	r3, r2
    6294:	bcc	6188 <__printf_chk@plt+0x25e4>
    6298:	ldr	r1, [r4, #12]
    629c:	cmp	r2, r1
    62a0:	bcc	6188 <__printf_chk@plt+0x25e4>
    62a4:	ldr	r2, [r4, #8]
    62a8:	cmp	r1, r2
    62ac:	bcc	6188 <__printf_chk@plt+0x25e4>
    62b0:	b	6198 <__printf_chk@plt+0x25f4>
    62b4:	mvn	r5, #1
    62b8:	b	6248 <__printf_chk@plt+0x26a4>
    62bc:	push	{r4, lr}
    62c0:	subs	r4, r0, #0
    62c4:	beq	6304 <__printf_chk@plt+0x2760>
    62c8:	ldr	r3, [r4, #24]
    62cc:	cmp	r3, #0
    62d0:	beq	6320 <__printf_chk@plt+0x277c>
    62d4:	ldr	r2, [r4, #32]
    62d8:	sub	r2, r2, #1
    62dc:	cmp	r2, #1048576	; 0x100000
    62e0:	bcs	6304 <__printf_chk@plt+0x2760>
    62e4:	ldr	r2, [r4, #4]
    62e8:	cmp	r2, #0
    62ec:	beq	6304 <__printf_chk@plt+0x2760>
    62f0:	ldr	r2, [r4, #28]
    62f4:	cmp	r2, #0
    62f8:	beq	634c <__printf_chk@plt+0x27a8>
    62fc:	cmp	r3, #0
    6300:	beq	6340 <__printf_chk@plt+0x279c>
    6304:	bl	3bb0 <__printf_chk@plt+0xc>
    6308:	cmp	r0, #0
    630c:	bne	6338 <__printf_chk@plt+0x2794>
    6310:	ldr	r0, [r4, #12]
    6314:	ldr	r3, [r4, #8]
    6318:	rsb	r0, r3, r0
    631c:	pop	{r4, pc}
    6320:	ldm	r4, {r1, r2}
    6324:	cmp	r1, r2
    6328:	beq	62d4 <__printf_chk@plt+0x2730>
    632c:	bl	3bb0 <__printf_chk@plt+0xc>
    6330:	cmp	r0, #0
    6334:	beq	6310 <__printf_chk@plt+0x276c>
    6338:	mov	r0, #0
    633c:	pop	{r4, pc}
    6340:	ldr	r3, [r4, #36]	; 0x24
    6344:	cmp	r3, #0
    6348:	bne	6304 <__printf_chk@plt+0x2760>
    634c:	ldr	r3, [r4, #16]
    6350:	cmp	r3, #134217728	; 0x8000000
    6354:	bhi	6304 <__printf_chk@plt+0x2760>
    6358:	ldr	r2, [r4, #20]
    635c:	cmp	r3, r2
    6360:	bcc	6304 <__printf_chk@plt+0x2760>
    6364:	ldr	r0, [r4, #12]
    6368:	cmp	r2, r0
    636c:	bcc	6304 <__printf_chk@plt+0x2760>
    6370:	ldr	r3, [r4, #8]
    6374:	cmp	r0, r3
    6378:	bcc	6304 <__printf_chk@plt+0x2760>
    637c:	b	6318 <__printf_chk@plt+0x2774>
    6380:	push	{r4, lr}
    6384:	subs	r4, r0, #0
    6388:	beq	63c8 <__printf_chk@plt+0x2824>
    638c:	ldr	r3, [r4, #24]
    6390:	cmp	r3, #0
    6394:	beq	63f4 <__printf_chk@plt+0x2850>
    6398:	ldr	r2, [r4, #32]
    639c:	sub	r2, r2, #1
    63a0:	cmp	r2, #1048576	; 0x100000
    63a4:	bcs	63c8 <__printf_chk@plt+0x2824>
    63a8:	ldr	r2, [r4, #4]
    63ac:	cmp	r2, #0
    63b0:	beq	63c8 <__printf_chk@plt+0x2824>
    63b4:	ldr	r2, [r4, #28]
    63b8:	cmp	r2, #0
    63bc:	beq	6428 <__printf_chk@plt+0x2884>
    63c0:	cmp	r3, #0
    63c4:	beq	641c <__printf_chk@plt+0x2878>
    63c8:	bl	3bb0 <__printf_chk@plt+0xc>
    63cc:	cmp	r0, #0
    63d0:	bne	63ec <__printf_chk@plt+0x2848>
    63d4:	ldr	r3, [r4, #24]
    63d8:	cmp	r3, #0
    63dc:	bne	63ec <__printf_chk@plt+0x2848>
    63e0:	ldr	r3, [r4, #32]
    63e4:	cmp	r3, #1
    63e8:	bls	6404 <__printf_chk@plt+0x2860>
    63ec:	mov	r0, #0
    63f0:	pop	{r4, pc}
    63f4:	ldm	r4, {r1, r2}
    63f8:	cmp	r1, r2
    63fc:	bne	63c8 <__printf_chk@plt+0x2824>
    6400:	b	6398 <__printf_chk@plt+0x27f4>
    6404:	ldr	r0, [r4, #8]
    6408:	ldr	r2, [r4, #16]
    640c:	ldr	r3, [r4, #12]
    6410:	add	r0, r0, r2
    6414:	rsb	r0, r3, r0
    6418:	pop	{r4, pc}
    641c:	ldr	r2, [r4, #36]	; 0x24
    6420:	cmp	r2, #0
    6424:	bne	63c8 <__printf_chk@plt+0x2824>
    6428:	ldr	r2, [r4, #16]
    642c:	cmp	r2, #134217728	; 0x8000000
    6430:	bhi	63c8 <__printf_chk@plt+0x2824>
    6434:	ldr	r1, [r4, #20]
    6438:	cmp	r2, r1
    643c:	bcc	63c8 <__printf_chk@plt+0x2824>
    6440:	ldr	r2, [r4, #12]
    6444:	cmp	r1, r2
    6448:	bcc	63c8 <__printf_chk@plt+0x2824>
    644c:	ldr	r1, [r4, #8]
    6450:	cmp	r2, r1
    6454:	bcc	63c8 <__printf_chk@plt+0x2824>
    6458:	b	63d8 <__printf_chk@plt+0x2834>
    645c:	push	{r4, lr}
    6460:	subs	r4, r0, #0
    6464:	beq	64a4 <__printf_chk@plt+0x2900>
    6468:	ldr	r3, [r4, #24]
    646c:	cmp	r3, #0
    6470:	beq	64bc <__printf_chk@plt+0x2918>
    6474:	ldr	r2, [r4, #32]
    6478:	sub	r2, r2, #1
    647c:	cmp	r2, #1048576	; 0x100000
    6480:	bcs	64a4 <__printf_chk@plt+0x2900>
    6484:	ldr	r0, [r4, #4]
    6488:	cmp	r0, #0
    648c:	beq	64a4 <__printf_chk@plt+0x2900>
    6490:	ldr	r2, [r4, #28]
    6494:	cmp	r2, #0
    6498:	beq	64e8 <__printf_chk@plt+0x2944>
    649c:	cmp	r3, #0
    64a0:	beq	64dc <__printf_chk@plt+0x2938>
    64a4:	bl	3bb0 <__printf_chk@plt+0xc>
    64a8:	cmp	r0, #0
    64ac:	bne	64d4 <__printf_chk@plt+0x2930>
    64b0:	ldmib	r4, {r0, r3}
    64b4:	add	r0, r0, r3
    64b8:	pop	{r4, pc}
    64bc:	ldm	r4, {r1, r2}
    64c0:	cmp	r1, r2
    64c4:	beq	6474 <__printf_chk@plt+0x28d0>
    64c8:	bl	3bb0 <__printf_chk@plt+0xc>
    64cc:	cmp	r0, #0
    64d0:	beq	64b0 <__printf_chk@plt+0x290c>
    64d4:	mov	r0, #0
    64d8:	pop	{r4, pc}
    64dc:	ldr	r3, [r4, #36]	; 0x24
    64e0:	cmp	r3, #0
    64e4:	bne	64a4 <__printf_chk@plt+0x2900>
    64e8:	ldr	r3, [r4, #16]
    64ec:	cmp	r3, #134217728	; 0x8000000
    64f0:	bhi	64a4 <__printf_chk@plt+0x2900>
    64f4:	ldr	r2, [r4, #20]
    64f8:	cmp	r3, r2
    64fc:	bcc	64a4 <__printf_chk@plt+0x2900>
    6500:	ldr	r1, [r4, #12]
    6504:	cmp	r2, r1
    6508:	bcc	64a4 <__printf_chk@plt+0x2900>
    650c:	ldr	r3, [r4, #8]
    6510:	cmp	r1, r3
    6514:	bcc	64a4 <__printf_chk@plt+0x2900>
    6518:	b	64b4 <__printf_chk@plt+0x2910>
    651c:	push	{r4, lr}
    6520:	subs	r4, r0, #0
    6524:	beq	6564 <__printf_chk@plt+0x29c0>
    6528:	ldr	r3, [r4, #24]
    652c:	cmp	r3, #0
    6530:	beq	6598 <__printf_chk@plt+0x29f4>
    6534:	ldr	r2, [r4, #32]
    6538:	sub	r2, r2, #1
    653c:	cmp	r2, #1048576	; 0x100000
    6540:	bcs	6564 <__printf_chk@plt+0x29c0>
    6544:	ldr	r2, [r4, #4]
    6548:	cmp	r2, #0
    654c:	beq	6564 <__printf_chk@plt+0x29c0>
    6550:	ldr	r2, [r4, #28]
    6554:	cmp	r2, #0
    6558:	beq	65c4 <__printf_chk@plt+0x2a20>
    655c:	cmp	r3, #0
    6560:	beq	65b8 <__printf_chk@plt+0x2a14>
    6564:	bl	3bb0 <__printf_chk@plt+0xc>
    6568:	cmp	r0, #0
    656c:	bne	65b0 <__printf_chk@plt+0x2a0c>
    6570:	ldr	r3, [r4, #24]
    6574:	cmp	r3, #0
    6578:	bne	65b0 <__printf_chk@plt+0x2a0c>
    657c:	ldr	r3, [r4, #32]
    6580:	cmp	r3, #1
    6584:	bhi	65b0 <__printf_chk@plt+0x2a0c>
    6588:	ldr	r0, [r4]
    658c:	ldr	r3, [r4, #8]
    6590:	add	r0, r0, r3
    6594:	pop	{r4, pc}
    6598:	ldm	r4, {r1, r2}
    659c:	cmp	r1, r2
    65a0:	beq	6534 <__printf_chk@plt+0x2990>
    65a4:	bl	3bb0 <__printf_chk@plt+0xc>
    65a8:	cmp	r0, #0
    65ac:	beq	6570 <__printf_chk@plt+0x29cc>
    65b0:	mov	r0, #0
    65b4:	pop	{r4, pc}
    65b8:	ldr	r2, [r4, #36]	; 0x24
    65bc:	cmp	r2, #0
    65c0:	bne	6564 <__printf_chk@plt+0x29c0>
    65c4:	ldr	r2, [r4, #16]
    65c8:	cmp	r2, #134217728	; 0x8000000
    65cc:	bhi	6564 <__printf_chk@plt+0x29c0>
    65d0:	ldr	r1, [r4, #20]
    65d4:	cmp	r2, r1
    65d8:	bcc	6564 <__printf_chk@plt+0x29c0>
    65dc:	ldr	r2, [r4, #12]
    65e0:	cmp	r1, r2
    65e4:	bcc	6564 <__printf_chk@plt+0x29c0>
    65e8:	ldr	r1, [r4, #8]
    65ec:	cmp	r2, r1
    65f0:	bcc	6564 <__printf_chk@plt+0x29c0>
    65f4:	b	6574 <__printf_chk@plt+0x29d0>
    65f8:	push	{r3, r4, r5, lr}
    65fc:	subs	r4, r0, #0
    6600:	mov	r5, r1
    6604:	beq	6644 <__printf_chk@plt+0x2aa0>
    6608:	ldr	r3, [r4, #24]
    660c:	cmp	r3, #0
    6610:	beq	6694 <__printf_chk@plt+0x2af0>
    6614:	ldr	r2, [r4, #32]
    6618:	sub	r2, r2, #1
    661c:	cmp	r2, #1048576	; 0x100000
    6620:	bcs	6644 <__printf_chk@plt+0x2aa0>
    6624:	ldr	r2, [r4, #4]
    6628:	cmp	r2, #0
    662c:	beq	6644 <__printf_chk@plt+0x2aa0>
    6630:	ldr	r2, [r4, #28]
    6634:	cmp	r2, #0
    6638:	beq	66b8 <__printf_chk@plt+0x2b14>
    663c:	cmp	r3, #0
    6640:	beq	66ac <__printf_chk@plt+0x2b08>
    6644:	bl	3bb0 <__printf_chk@plt+0xc>
    6648:	cmp	r0, #0
    664c:	popne	{r3, r4, r5, pc}
    6650:	ldr	r3, [r4, #24]
    6654:	cmp	r3, #0
    6658:	bne	66a4 <__printf_chk@plt+0x2b00>
    665c:	ldr	r3, [r4, #32]
    6660:	cmp	r3, #1
    6664:	bhi	66a4 <__printf_chk@plt+0x2b00>
    6668:	ldr	r3, [r4, #16]
    666c:	cmp	r5, r3
    6670:	bhi	66ec <__printf_chk@plt+0x2b48>
    6674:	rsb	r5, r5, r3
    6678:	ldr	r2, [r4, #12]
    667c:	ldr	r3, [r4, #8]
    6680:	rsb	r2, r3, r2
    6684:	cmp	r5, r2
    6688:	movcs	r0, #0
    668c:	mvncc	r0, #8
    6690:	pop	{r3, r4, r5, pc}
    6694:	ldm	r4, {r1, r2}
    6698:	cmp	r1, r2
    669c:	bne	6644 <__printf_chk@plt+0x2aa0>
    66a0:	b	6614 <__printf_chk@plt+0x2a70>
    66a4:	mvn	r0, #48	; 0x30
    66a8:	pop	{r3, r4, r5, pc}
    66ac:	ldr	r2, [r4, #36]	; 0x24
    66b0:	cmp	r2, #0
    66b4:	bne	6644 <__printf_chk@plt+0x2aa0>
    66b8:	ldr	r2, [r4, #16]
    66bc:	cmp	r2, #134217728	; 0x8000000
    66c0:	bhi	6644 <__printf_chk@plt+0x2aa0>
    66c4:	ldr	r1, [r4, #20]
    66c8:	cmp	r2, r1
    66cc:	bcc	6644 <__printf_chk@plt+0x2aa0>
    66d0:	ldr	r2, [r4, #12]
    66d4:	cmp	r1, r2
    66d8:	bcc	6644 <__printf_chk@plt+0x2aa0>
    66dc:	ldr	r1, [r4, #8]
    66e0:	cmp	r2, r1
    66e4:	bcc	6644 <__printf_chk@plt+0x2aa0>
    66e8:	b	6654 <__printf_chk@plt+0x2ab0>
    66ec:	mvn	r0, #8
    66f0:	pop	{r3, r4, r5, pc}
    66f4:	push	{r3, r4, r5, r6, r7, lr}
    66f8:	mov	r4, r0
    66fc:	mov	r5, r1
    6700:	bl	65f8 <__printf_chk@plt+0x2a54>
    6704:	subs	r7, r0, #0
    6708:	beq	6714 <__printf_chk@plt+0x2b70>
    670c:	mov	r0, r7
    6710:	pop	{r3, r4, r5, r6, r7, pc}
    6714:	ldr	r1, [r4, #12]
    6718:	mov	r0, r4
    671c:	ldr	r3, [r4, #16]
    6720:	add	r1, r5, r1
    6724:	cmp	r1, r3
    6728:	movls	r1, #0
    672c:	movhi	r1, #1
    6730:	bl	59bc <__printf_chk@plt+0x1e18>
    6734:	ldr	r6, [r4, #12]
    6738:	ldr	r3, [r4, #20]
    673c:	add	r6, r5, r6
    6740:	cmp	r6, r3
    6744:	bls	670c <__printf_chk@plt+0x2b68>
    6748:	add	r3, r6, #255	; 0xff
    674c:	ldr	r2, [r4, #16]
    6750:	bic	r3, r3, #255	; 0xff
    6754:	ldr	r0, [r4]
    6758:	cmp	r3, r2
    675c:	movls	r6, r3
    6760:	mov	r1, r6
    6764:	bl	3610 <realloc@plt>
    6768:	subs	r3, r0, #0
    676c:	beq	6790 <__printf_chk@plt+0x2bec>
    6770:	str	r6, [r4, #20]
    6774:	mov	r0, r4
    6778:	str	r3, [r4]
    677c:	mov	r1, r5
    6780:	str	r3, [r4, #4]
    6784:	bl	65f8 <__printf_chk@plt+0x2a54>
    6788:	and	r0, r0, r0, asr #31
    678c:	pop	{r3, r4, r5, r6, r7, pc}
    6790:	mvn	r0, #1
    6794:	pop	{r3, r4, r5, r6, r7, pc}
    6798:	push	{r4, r5, r6, lr}
    679c:	subs	r5, r2, #0
    67a0:	mov	r4, r0
    67a4:	mov	r6, r1
    67a8:	movne	r3, #0
    67ac:	strne	r3, [r5]
    67b0:	bl	66f4 <__printf_chk@plt+0x2b50>
    67b4:	cmp	r0, #0
    67b8:	popne	{r4, r5, r6, pc}
    67bc:	ldr	r3, [r4, #12]
    67c0:	cmp	r5, #0
    67c4:	ldr	r2, [r4]
    67c8:	add	r6, r6, r3
    67cc:	moveq	r0, r5
    67d0:	str	r6, [r4, #12]
    67d4:	add	r3, r2, r3
    67d8:	strne	r3, [r5]
    67dc:	pop	{r4, r5, r6, pc}
    67e0:	push	{r3, r4, r5, lr}
    67e4:	subs	r4, r0, #0
    67e8:	mov	r5, r1
    67ec:	beq	682c <__printf_chk@plt+0x2c88>
    67f0:	ldr	r3, [r4, #24]
    67f4:	cmp	r3, #0
    67f8:	beq	6848 <__printf_chk@plt+0x2ca4>
    67fc:	ldr	r2, [r4, #32]
    6800:	sub	r2, r2, #1
    6804:	cmp	r2, #1048576	; 0x100000
    6808:	bcs	682c <__printf_chk@plt+0x2c88>
    680c:	ldr	r2, [r4, #4]
    6810:	cmp	r2, #0
    6814:	beq	682c <__printf_chk@plt+0x2c88>
    6818:	ldr	r2, [r4, #28]
    681c:	cmp	r2, #0
    6820:	beq	693c <__printf_chk@plt+0x2d98>
    6824:	cmp	r3, #0
    6828:	beq	6930 <__printf_chk@plt+0x2d8c>
    682c:	bl	3bb0 <__printf_chk@plt+0xc>
    6830:	cmp	r0, #0
    6834:	bne	6860 <__printf_chk@plt+0x2cbc>
    6838:	cmp	r5, #0
    683c:	bne	6864 <__printf_chk@plt+0x2cc0>
    6840:	mov	r0, #0
    6844:	pop	{r3, r4, r5, pc}
    6848:	ldm	r4, {r1, r2}
    684c:	cmp	r1, r2
    6850:	beq	67fc <__printf_chk@plt+0x2c58>
    6854:	bl	3bb0 <__printf_chk@plt+0xc>
    6858:	cmp	r0, #0
    685c:	beq	6838 <__printf_chk@plt+0x2c94>
    6860:	pop	{r3, r4, r5, pc}
    6864:	cmp	r4, #0
    6868:	beq	68e4 <__printf_chk@plt+0x2d40>
    686c:	ldr	r3, [r4, #24]
    6870:	cmp	r3, #0
    6874:	beq	6920 <__printf_chk@plt+0x2d7c>
    6878:	ldr	r2, [r4, #32]
    687c:	sub	r2, r2, #1
    6880:	cmp	r2, #1048576	; 0x100000
    6884:	bcs	68e4 <__printf_chk@plt+0x2d40>
    6888:	ldr	r2, [r4, #4]
    688c:	cmp	r2, #0
    6890:	beq	68e4 <__printf_chk@plt+0x2d40>
    6894:	ldr	r2, [r4, #28]
    6898:	cmp	r2, #0
    689c:	beq	68b4 <__printf_chk@plt+0x2d10>
    68a0:	cmp	r3, #0
    68a4:	bne	68e4 <__printf_chk@plt+0x2d40>
    68a8:	ldr	r3, [r4, #36]	; 0x24
    68ac:	cmp	r3, #0
    68b0:	bne	68e4 <__printf_chk@plt+0x2d40>
    68b4:	ldr	r3, [r4, #16]
    68b8:	cmp	r3, #134217728	; 0x8000000
    68bc:	bhi	68e4 <__printf_chk@plt+0x2d40>
    68c0:	ldr	r2, [r4, #20]
    68c4:	cmp	r3, r2
    68c8:	bcc	68e4 <__printf_chk@plt+0x2d40>
    68cc:	ldr	r3, [r4, #12]
    68d0:	cmp	r2, r3
    68d4:	bcc	68e4 <__printf_chk@plt+0x2d40>
    68d8:	ldr	r2, [r4, #8]
    68dc:	cmp	r3, r2
    68e0:	bcs	6918 <__printf_chk@plt+0x2d74>
    68e4:	bl	3bb0 <__printf_chk@plt+0xc>
    68e8:	cmp	r0, #0
    68ec:	movne	r3, #0
    68f0:	beq	6910 <__printf_chk@plt+0x2d6c>
    68f4:	cmp	r5, r3
    68f8:	ldrls	r3, [r4, #8]
    68fc:	movls	r0, #0
    6900:	mvnhi	r0, #2
    6904:	addls	r5, r3, r5
    6908:	strls	r5, [r4, #8]
    690c:	pop	{r3, r4, r5, pc}
    6910:	ldr	r3, [r4, #12]
    6914:	ldr	r2, [r4, #8]
    6918:	rsb	r3, r2, r3
    691c:	b	68f4 <__printf_chk@plt+0x2d50>
    6920:	ldm	r4, {r1, r2}
    6924:	cmp	r1, r2
    6928:	bne	68e4 <__printf_chk@plt+0x2d40>
    692c:	b	6878 <__printf_chk@plt+0x2cd4>
    6930:	ldr	r2, [r4, #36]	; 0x24
    6934:	cmp	r2, #0
    6938:	bne	682c <__printf_chk@plt+0x2c88>
    693c:	ldr	r2, [r4, #16]
    6940:	cmp	r2, #134217728	; 0x8000000
    6944:	bhi	682c <__printf_chk@plt+0x2c88>
    6948:	ldr	r1, [r4, #20]
    694c:	cmp	r2, r1
    6950:	bcc	682c <__printf_chk@plt+0x2c88>
    6954:	ldr	r2, [r4, #12]
    6958:	cmp	r1, r2
    695c:	bcc	682c <__printf_chk@plt+0x2c88>
    6960:	ldr	r1, [r4, #8]
    6964:	cmp	r2, r1
    6968:	bcc	682c <__printf_chk@plt+0x2c88>
    696c:	cmp	r5, #0
    6970:	beq	6840 <__printf_chk@plt+0x2c9c>
    6974:	b	6870 <__printf_chk@plt+0x2ccc>
    6978:	push	{r3, r4, r5, lr}
    697c:	subs	r4, r0, #0
    6980:	mov	r5, r1
    6984:	beq	69c4 <__printf_chk@plt+0x2e20>
    6988:	ldr	r3, [r4, #24]
    698c:	cmp	r3, #0
    6990:	beq	69e0 <__printf_chk@plt+0x2e3c>
    6994:	ldr	r2, [r4, #32]
    6998:	sub	r2, r2, #1
    699c:	cmp	r2, #1048576	; 0x100000
    69a0:	bcs	69c4 <__printf_chk@plt+0x2e20>
    69a4:	ldr	r2, [r4, #4]
    69a8:	cmp	r2, #0
    69ac:	beq	69c4 <__printf_chk@plt+0x2e20>
    69b0:	ldr	r2, [r4, #28]
    69b4:	cmp	r2, #0
    69b8:	beq	6ad4 <__printf_chk@plt+0x2f30>
    69bc:	cmp	r3, #0
    69c0:	beq	6ac8 <__printf_chk@plt+0x2f24>
    69c4:	bl	3bb0 <__printf_chk@plt+0xc>
    69c8:	cmp	r0, #0
    69cc:	bne	69f8 <__printf_chk@plt+0x2e54>
    69d0:	cmp	r5, #0
    69d4:	bne	69fc <__printf_chk@plt+0x2e58>
    69d8:	mov	r0, #0
    69dc:	pop	{r3, r4, r5, pc}
    69e0:	ldm	r4, {r1, r2}
    69e4:	cmp	r1, r2
    69e8:	beq	6994 <__printf_chk@plt+0x2df0>
    69ec:	bl	3bb0 <__printf_chk@plt+0xc>
    69f0:	cmp	r0, #0
    69f4:	beq	69d0 <__printf_chk@plt+0x2e2c>
    69f8:	pop	{r3, r4, r5, pc}
    69fc:	cmp	r4, #0
    6a00:	beq	6a7c <__printf_chk@plt+0x2ed8>
    6a04:	ldr	r3, [r4, #24]
    6a08:	cmp	r3, #0
    6a0c:	beq	6ab8 <__printf_chk@plt+0x2f14>
    6a10:	ldr	r2, [r4, #32]
    6a14:	sub	r2, r2, #1
    6a18:	cmp	r2, #1048576	; 0x100000
    6a1c:	bcs	6a7c <__printf_chk@plt+0x2ed8>
    6a20:	ldr	r2, [r4, #4]
    6a24:	cmp	r2, #0
    6a28:	beq	6a7c <__printf_chk@plt+0x2ed8>
    6a2c:	ldr	r2, [r4, #28]
    6a30:	cmp	r2, #0
    6a34:	beq	6a4c <__printf_chk@plt+0x2ea8>
    6a38:	cmp	r3, #0
    6a3c:	bne	6a7c <__printf_chk@plt+0x2ed8>
    6a40:	ldr	r3, [r4, #36]	; 0x24
    6a44:	cmp	r3, #0
    6a48:	bne	6a7c <__printf_chk@plt+0x2ed8>
    6a4c:	ldr	r3, [r4, #16]
    6a50:	cmp	r3, #134217728	; 0x8000000
    6a54:	bhi	6a7c <__printf_chk@plt+0x2ed8>
    6a58:	ldr	r2, [r4, #20]
    6a5c:	cmp	r3, r2
    6a60:	bcc	6a7c <__printf_chk@plt+0x2ed8>
    6a64:	ldr	r3, [r4, #12]
    6a68:	cmp	r2, r3
    6a6c:	bcc	6a7c <__printf_chk@plt+0x2ed8>
    6a70:	ldr	r2, [r4, #8]
    6a74:	cmp	r3, r2
    6a78:	bcs	6ab0 <__printf_chk@plt+0x2f0c>
    6a7c:	bl	3bb0 <__printf_chk@plt+0xc>
    6a80:	cmp	r0, #0
    6a84:	movne	r3, #0
    6a88:	beq	6aa8 <__printf_chk@plt+0x2f04>
    6a8c:	cmp	r5, r3
    6a90:	ldrls	r3, [r4, #12]
    6a94:	movls	r0, #0
    6a98:	mvnhi	r0, #2
    6a9c:	rsbls	r5, r5, r3
    6aa0:	strls	r5, [r4, #12]
    6aa4:	pop	{r3, r4, r5, pc}
    6aa8:	ldr	r3, [r4, #12]
    6aac:	ldr	r2, [r4, #8]
    6ab0:	rsb	r3, r2, r3
    6ab4:	b	6a8c <__printf_chk@plt+0x2ee8>
    6ab8:	ldm	r4, {r1, r2}
    6abc:	cmp	r1, r2
    6ac0:	bne	6a7c <__printf_chk@plt+0x2ed8>
    6ac4:	b	6a10 <__printf_chk@plt+0x2e6c>
    6ac8:	ldr	r2, [r4, #36]	; 0x24
    6acc:	cmp	r2, #0
    6ad0:	bne	69c4 <__printf_chk@plt+0x2e20>
    6ad4:	ldr	r2, [r4, #16]
    6ad8:	cmp	r2, #134217728	; 0x8000000
    6adc:	bhi	69c4 <__printf_chk@plt+0x2e20>
    6ae0:	ldr	r1, [r4, #20]
    6ae4:	cmp	r2, r1
    6ae8:	bcc	69c4 <__printf_chk@plt+0x2e20>
    6aec:	ldr	r2, [r4, #12]
    6af0:	cmp	r1, r2
    6af4:	bcc	69c4 <__printf_chk@plt+0x2e20>
    6af8:	ldr	r1, [r4, #8]
    6afc:	cmp	r2, r1
    6b00:	bcc	69c4 <__printf_chk@plt+0x2e20>
    6b04:	cmp	r5, #0
    6b08:	beq	69d8 <__printf_chk@plt+0x2e34>
    6b0c:	b	6a08 <__printf_chk@plt+0x2e64>
    6b10:	push	{r3, r4, r5, r6, r7, lr}
    6b14:	subs	r6, r0, #0
    6b18:	mov	r5, r1
    6b1c:	mov	r7, r2
    6b20:	beq	6dec <__printf_chk@plt+0x3248>
    6b24:	ldr	r4, [r6]
    6b28:	ldr	r3, [pc, #724]	; 6e04 <__printf_chk@plt+0x3260>
    6b2c:	cmp	r4, #4
    6b30:	add	r3, pc, r3
    6b34:	add	r3, r3, #24
    6b38:	bne	6b48 <__printf_chk@plt+0x2fa4>
    6b3c:	b	6c0c <__printf_chk@plt+0x3068>
    6b40:	cmp	r4, ip
    6b44:	beq	6c14 <__printf_chk@plt+0x3070>
    6b48:	ldr	ip, [r3, #8]
    6b4c:	mov	r1, r3
    6b50:	add	r3, r3, #24
    6b54:	cmn	ip, #1
    6b58:	bne	6b40 <__printf_chk@plt+0x2f9c>
    6b5c:	mov	ip, r4
    6b60:	cmp	r7, #0
    6b64:	beq	6b8c <__printf_chk@plt+0x2fe8>
    6b68:	sub	r3, ip, #5
    6b6c:	cmp	r3, #3
    6b70:	addls	pc, pc, r3, lsl #2
    6b74:	b	6b8c <__printf_chk@plt+0x2fe8>
    6b78:	b	6dc4 <__printf_chk@plt+0x3220>
    6b7c:	b	6db8 <__printf_chk@plt+0x3214>
    6b80:	b	6b88 <__printf_chk@plt+0x2fe4>
    6b84:	b	6db0 <__printf_chk@plt+0x320c>
    6b88:	mov	ip, #3
    6b8c:	ldr	r1, [r6, #16]
    6b90:	ldr	r3, [pc, #624]	; 6e08 <__printf_chk@plt+0x3264>
    6b94:	mov	r2, #4
    6b98:	add	r3, pc, r3
    6b9c:	b	6bb0 <__printf_chk@plt+0x300c>
    6ba0:	add	r3, r3, #24
    6ba4:	ldr	r2, [r3, #8]
    6ba8:	cmn	r2, #1
    6bac:	beq	6c00 <__printf_chk@plt+0x305c>
    6bb0:	cmp	r2, ip
    6bb4:	bne	6ba0 <__printf_chk@plt+0x2ffc>
    6bb8:	ldr	r2, [r3, #12]
    6bbc:	cmp	r2, #0
    6bc0:	beq	6bcc <__printf_chk@plt+0x3028>
    6bc4:	cmp	r1, r2
    6bc8:	bne	6ba0 <__printf_chk@plt+0x2ffc>
    6bcc:	ldr	r1, [r3]
    6bd0:	sub	ip, ip, #1
    6bd4:	cmp	ip, #7
    6bd8:	addls	pc, pc, ip, lsl #2
    6bdc:	b	6dfc <__printf_chk@plt+0x3258>
    6be0:	b	6d68 <__printf_chk@plt+0x31c4>
    6be4:	b	6cf0 <__printf_chk@plt+0x314c>
    6be8:	b	6c88 <__printf_chk@plt+0x30e4>
    6bec:	b	6c58 <__printf_chk@plt+0x30b4>
    6bf0:	b	6c44 <__printf_chk@plt+0x30a0>
    6bf4:	b	6c44 <__printf_chk@plt+0x30a0>
    6bf8:	b	6c44 <__printf_chk@plt+0x30a0>
    6bfc:	b	6c44 <__printf_chk@plt+0x30a0>
    6c00:	ldr	r1, [pc, #516]	; 6e0c <__printf_chk@plt+0x3268>
    6c04:	add	r1, pc, r1
    6c08:	b	6bd0 <__printf_chk@plt+0x302c>
    6c0c:	ldr	r1, [pc, #508]	; 6e10 <__printf_chk@plt+0x326c>
    6c10:	add	r1, pc, r1
    6c14:	ldr	r3, [r1, #16]
    6c18:	cmp	r3, #0
    6c1c:	beq	6b5c <__printf_chk@plt+0x2fb8>
    6c20:	ldr	r3, [r6, #32]
    6c24:	cmp	r3, #0
    6c28:	beq	6df4 <__printf_chk@plt+0x3250>
    6c2c:	ldr	r0, [r3]
    6c30:	bl	62bc <__printf_chk@plt+0x2718>
    6c34:	cmp	r0, #0
    6c38:	beq	6de4 <__printf_chk@plt+0x3240>
    6c3c:	ldr	ip, [r6]
    6c40:	b	6b60 <__printf_chk@plt+0x2fbc>
    6c44:	ldr	r3, [r6, #32]
    6c48:	mov	r0, r5
    6c4c:	ldr	r1, [r3]
    6c50:	pop	{r3, r4, r5, r6, r7, lr}
    6c54:	b	e590 <__printf_chk@plt+0xa9ec>
    6c58:	ldr	r3, [r6, #28]
    6c5c:	cmp	r3, #0
    6c60:	beq	6dec <__printf_chk@plt+0x3248>
    6c64:	mov	r0, r5
    6c68:	bl	e9e8 <__printf_chk@plt+0xae44>
    6c6c:	cmp	r0, #0
    6c70:	popne	{r3, r4, r5, r6, r7, pc}
    6c74:	mov	r0, r5
    6c78:	ldr	r1, [r6, #28]
    6c7c:	mov	r2, #32
    6c80:	pop	{r3, r4, r5, r6, r7, lr}
    6c84:	b	e924 <__printf_chk@plt+0xad80>
    6c88:	ldr	r3, [r6, #20]
    6c8c:	cmp	r3, #0
    6c90:	beq	6dec <__printf_chk@plt+0x3248>
    6c94:	mov	r0, r5
    6c98:	bl	e9e8 <__printf_chk@plt+0xae44>
    6c9c:	cmp	r0, #0
    6ca0:	popne	{r3, r4, r5, r6, r7, pc}
    6ca4:	ldr	r3, [r6, #16]
    6ca8:	movw	r2, #715	; 0x2cb
    6cac:	cmp	r3, r2
    6cb0:	beq	6dcc <__printf_chk@plt+0x3228>
    6cb4:	cmp	r3, #716	; 0x2cc
    6cb8:	beq	6dd8 <__printf_chk@plt+0x3234>
    6cbc:	sub	r2, r2, #300	; 0x12c
    6cc0:	ldr	r1, [pc, #332]	; 6e14 <__printf_chk@plt+0x3270>
    6cc4:	cmp	r3, r2
    6cc8:	add	r1, pc, r1
    6ccc:	movne	r1, r0
    6cd0:	mov	r0, r5
    6cd4:	bl	e9e8 <__printf_chk@plt+0xae44>
    6cd8:	cmp	r0, #0
    6cdc:	popne	{r3, r4, r5, r6, r7, pc}
    6ce0:	mov	r0, r5
    6ce4:	ldr	r1, [r6, #20]
    6ce8:	pop	{r3, r4, r5, r6, r7, lr}
    6cec:	b	f8d4 <__printf_chk@plt+0xbd30>
    6cf0:	ldr	r3, [r6, #12]
    6cf4:	cmp	r3, #0
    6cf8:	beq	6dec <__printf_chk@plt+0x3248>
    6cfc:	mov	r0, r5
    6d00:	bl	e9e8 <__printf_chk@plt+0xae44>
    6d04:	cmp	r0, #0
    6d08:	popne	{r3, r4, r5, r6, r7, pc}
    6d0c:	ldr	r3, [r6, #12]
    6d10:	mov	r0, r5
    6d14:	ldr	r1, [r3, #12]
    6d18:	bl	f5b0 <__printf_chk@plt+0xba0c>
    6d1c:	cmp	r0, #0
    6d20:	popne	{r3, r4, r5, r6, r7, pc}
    6d24:	ldr	r3, [r6, #12]
    6d28:	mov	r0, r5
    6d2c:	ldr	r1, [r3, #16]
    6d30:	bl	f5b0 <__printf_chk@plt+0xba0c>
    6d34:	cmp	r0, #0
    6d38:	popne	{r3, r4, r5, r6, r7, pc}
    6d3c:	ldr	r3, [r6, #12]
    6d40:	mov	r0, r5
    6d44:	ldr	r1, [r3, #20]
    6d48:	bl	f5b0 <__printf_chk@plt+0xba0c>
    6d4c:	cmp	r0, #0
    6d50:	popne	{r3, r4, r5, r6, r7, pc}
    6d54:	ldr	r3, [r6, #12]
    6d58:	mov	r0, r5
    6d5c:	ldr	r1, [r3, #24]
    6d60:	pop	{r3, r4, r5, r6, r7, lr}
    6d64:	b	f5b0 <__printf_chk@plt+0xba0c>
    6d68:	ldr	r3, [r6, #8]
    6d6c:	cmp	r3, #0
    6d70:	beq	6dec <__printf_chk@plt+0x3248>
    6d74:	mov	r0, r5
    6d78:	bl	e9e8 <__printf_chk@plt+0xae44>
    6d7c:	cmp	r0, #0
    6d80:	popne	{r3, r4, r5, r6, r7, pc}
    6d84:	ldr	r3, [r6, #8]
    6d88:	mov	r0, r5
    6d8c:	ldr	r1, [r3, #20]
    6d90:	bl	f5b0 <__printf_chk@plt+0xba0c>
    6d94:	cmp	r0, #0
    6d98:	popne	{r3, r4, r5, r6, r7, pc}
    6d9c:	ldr	r3, [r6, #8]
    6da0:	mov	r0, r5
    6da4:	ldr	r1, [r3, #16]
    6da8:	pop	{r3, r4, r5, r6, r7, lr}
    6dac:	b	f5b0 <__printf_chk@plt+0xba0c>
    6db0:	mov	ip, #4
    6db4:	b	6b8c <__printf_chk@plt+0x2fe8>
    6db8:	ldr	r1, [r6, #16]
    6dbc:	mov	ip, #2
    6dc0:	b	6b90 <__printf_chk@plt+0x2fec>
    6dc4:	mov	ip, #1
    6dc8:	b	6b8c <__printf_chk@plt+0x2fe8>
    6dcc:	ldr	r1, [pc, #68]	; 6e18 <__printf_chk@plt+0x3274>
    6dd0:	add	r1, pc, r1
    6dd4:	b	6cd0 <__printf_chk@plt+0x312c>
    6dd8:	ldr	r1, [pc, #60]	; 6e1c <__printf_chk@plt+0x3278>
    6ddc:	add	r1, pc, r1
    6de0:	b	6cd0 <__printf_chk@plt+0x312c>
    6de4:	mvn	r0, #16
    6de8:	pop	{r3, r4, r5, r6, r7, pc}
    6dec:	mvn	r0, #9
    6df0:	pop	{r3, r4, r5, r6, r7, pc}
    6df4:	mvn	r0, #15
    6df8:	pop	{r3, r4, r5, r6, r7, pc}
    6dfc:	mvn	r0, #13
    6e00:	pop	{r3, r4, r5, r6, r7, pc}
    6e04:	andeq	r0, r6, r0, asr r7
    6e08:	andeq	r0, r6, r8, ror #13
    6e0c:	andeq	r1, r3, r4, asr #11
    6e10:	andeq	r0, r6, r0, ror r6
    6e14:	andeq	r1, r3, ip, lsl #10
    6e18:	andeq	r1, r3, r0, lsl r4
    6e1c:	andeq	r1, r3, r0, lsl r4
    6e20:	push	{r4, r5, r6, r7, r8, lr}
    6e24:	subs	r6, r2, #0
    6e28:	mov	r8, r3
    6e2c:	mov	r7, r0
    6e30:	movne	r3, #0
    6e34:	strne	r3, [r6]
    6e38:	cmp	r1, #0
    6e3c:	mov	r5, r1
    6e40:	movne	r3, #0
    6e44:	strne	r3, [r1]
    6e48:	bl	5a34 <__printf_chk@plt+0x1e90>
    6e4c:	subs	r4, r0, #0
    6e50:	beq	6ecc <__printf_chk@plt+0x3328>
    6e54:	mov	r0, r7
    6e58:	mov	r2, r8
    6e5c:	mov	r1, r4
    6e60:	bl	6b10 <__printf_chk@plt+0x2f6c>
    6e64:	subs	r7, r0, #0
    6e68:	beq	6e7c <__printf_chk@plt+0x32d8>
    6e6c:	mov	r0, r4
    6e70:	bl	5ccc <__printf_chk@plt+0x2128>
    6e74:	mov	r0, r7
    6e78:	pop	{r4, r5, r6, r7, r8, pc}
    6e7c:	mov	r0, r4
    6e80:	bl	62bc <__printf_chk@plt+0x2718>
    6e84:	cmp	r6, #0
    6e88:	strne	r0, [r6]
    6e8c:	cmp	r5, #0
    6e90:	mov	r8, r0
    6e94:	beq	6e6c <__printf_chk@plt+0x32c8>
    6e98:	bl	38f8 <malloc@plt>
    6e9c:	cmp	r0, #0
    6ea0:	mov	r6, r0
    6ea4:	str	r0, [r5]
    6ea8:	mvneq	r7, #1
    6eac:	beq	6e6c <__printf_chk@plt+0x32c8>
    6eb0:	mov	r0, r4
    6eb4:	bl	645c <__printf_chk@plt+0x28b8>
    6eb8:	mov	r2, r8
    6ebc:	mov	r1, r0
    6ec0:	mov	r0, r6
    6ec4:	bl	38c8 <memcpy@plt>
    6ec8:	b	6e6c <__printf_chk@plt+0x32c8>
    6ecc:	mvn	r0, #1
    6ed0:	pop	{r4, r5, r6, r7, r8, pc}
    6ed4:	ldr	r3, [pc, #292]	; 7000 <__printf_chk@plt+0x345c>
    6ed8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6edc:	mov	r8, r1
    6ee0:	ldr	r1, [pc, #284]	; 7004 <__printf_chk@plt+0x3460>
    6ee4:	add	r3, pc, r3
    6ee8:	sub	sp, sp, #44	; 0x2c
    6eec:	mov	r5, r2
    6ef0:	mov	r4, r0
    6ef4:	add	r6, r5, r5, lsl #1
    6ef8:	ldr	r1, [r3, r1]
    6efc:	add	r6, r6, #2
    6f00:	ldr	r3, [r1]
    6f04:	str	r1, [sp, #20]
    6f08:	str	r3, [sp, #36]	; 0x24
    6f0c:	bl	3910 <strlen@plt>
    6f10:	cmp	r5, #65536	; 0x10000
    6f14:	add	r6, r6, r0
    6f18:	bhi	6ff4 <__printf_chk@plt+0x3450>
    6f1c:	mov	r0, #1
    6f20:	mov	r1, r6
    6f24:	bl	385c <calloc@plt>
    6f28:	subs	r7, r0, #0
    6f2c:	beq	6ff4 <__printf_chk@plt+0x3450>
    6f30:	mov	r1, r4
    6f34:	mov	r2, r6
    6f38:	bl	351ac <__printf_chk@plt+0x31608>
    6f3c:	ldr	r1, [pc, #196]	; 7008 <__printf_chk@plt+0x3464>
    6f40:	mov	r0, r7
    6f44:	mov	r2, r6
    6f48:	add	r1, pc, r1
    6f4c:	bl	350d8 <__printf_chk@plt+0x31534>
    6f50:	cmp	r5, #0
    6f54:	beq	6fd4 <__printf_chk@plt+0x3430>
    6f58:	ldr	r3, [pc, #172]	; 700c <__printf_chk@plt+0x3468>
    6f5c:	mov	sl, #0
    6f60:	ldr	r9, [pc, #168]	; 7010 <__printf_chk@plt+0x346c>
    6f64:	add	r4, sp, #28
    6f68:	ldr	fp, [pc, #164]	; 7014 <__printf_chk@plt+0x3470>
    6f6c:	add	r3, pc, r3
    6f70:	ldr	r1, [pc, #160]	; 7018 <__printf_chk@plt+0x3474>
    6f74:	add	r9, pc, r9
    6f78:	add	fp, pc, fp
    6f7c:	add	r1, pc, r1
    6f80:	str	r1, [sp, #16]
    6f84:	b	6f94 <__printf_chk@plt+0x33f0>
    6f88:	ldr	r3, [sp, #16]
    6f8c:	cmp	sl, #0
    6f90:	movne	r3, fp
    6f94:	str	r3, [sp, #4]
    6f98:	mov	r1, #5
    6f9c:	str	r9, [sp]
    6fa0:	mov	r3, r1
    6fa4:	ldrb	lr, [r8, sl]
    6fa8:	mov	r2, #1
    6fac:	mov	r0, r4
    6fb0:	add	sl, sl, r2
    6fb4:	str	lr, [sp, #8]
    6fb8:	bl	3928 <__snprintf_chk@plt>
    6fbc:	mov	r0, r7
    6fc0:	mov	r1, r4
    6fc4:	mov	r2, r6
    6fc8:	bl	350d8 <__printf_chk@plt+0x31534>
    6fcc:	cmp	sl, r5
    6fd0:	bne	6f88 <__printf_chk@plt+0x33e4>
    6fd4:	mov	r0, r7
    6fd8:	ldr	r1, [sp, #20]
    6fdc:	ldr	r2, [sp, #36]	; 0x24
    6fe0:	ldr	r3, [r1]
    6fe4:	cmp	r2, r3
    6fe8:	bne	6ffc <__printf_chk@plt+0x3458>
    6fec:	add	sp, sp, #44	; 0x2c
    6ff0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6ff4:	mov	r0, #0
    6ff8:	b	6fd8 <__printf_chk@plt+0x3434>
    6ffc:	bl	36f4 <__stack_chk_fail@plt>
    7000:	andeq	r0, r6, ip, lsl sp
    7004:	muleq	r0, ip, r3
    7008:			; <UNDEFINED> instruction: 0x000312b0
    700c:	andeq	r1, r3, r8, lsr #5
    7010:	andeq	r1, r3, r8, lsl #5
    7014:	andeq	r1, r3, r0, lsl #5
    7018:	muleq	r3, r8, r2
    701c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    7020:	mov	r4, r2
    7024:	mov	sl, r1
    7028:	mov	r9, r0
    702c:	bl	3910 <strlen@plt>
    7030:	add	r7, r4, #2
    7034:	movw	r3, #43691	; 0xaaab
    7038:	movt	r3, #43690	; 0xaaaa
    703c:	cmp	r4, #65536	; 0x10000
    7040:	umull	r2, r7, r3, r7
    7044:	lsr	r7, r7, #1
    7048:	lsl	r7, r7, #2
    704c:	add	r7, r7, #1
    7050:	add	r8, r0, #1
    7054:	add	r5, r8, r7
    7058:	bhi	7114 <__printf_chk@plt+0x3570>
    705c:	mov	r0, #1
    7060:	mov	r1, r5
    7064:	bl	385c <calloc@plt>
    7068:	subs	r6, r0, #0
    706c:	beq	7114 <__printf_chk@plt+0x3570>
    7070:	mov	r1, r9
    7074:	mov	r2, r5
    7078:	bl	351ac <__printf_chk@plt+0x31608>
    707c:	ldr	r1, [pc, #160]	; 7124 <__printf_chk@plt+0x3580>
    7080:	mov	r0, r6
    7084:	mov	r2, r5
    7088:	add	r1, pc, r1
    708c:	bl	350d8 <__printf_chk@plt+0x31534>
    7090:	cmp	r4, #0
    7094:	bne	70a0 <__printf_chk@plt+0x34fc>
    7098:	mov	r0, r6
    709c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    70a0:	mov	r0, sl
    70a4:	mov	r1, r4
    70a8:	add	r2, r6, r8
    70ac:	mov	r3, r7
    70b0:	bl	32224 <__printf_chk@plt+0x2e680>
    70b4:	cmn	r0, #1
    70b8:	beq	7100 <__printf_chk@plt+0x355c>
    70bc:	ldrb	r3, [r6]
    70c0:	cmp	r3, #0
    70c4:	beq	711c <__printf_chk@plt+0x3578>
    70c8:	cmp	r3, #61	; 0x3d
    70cc:	addne	r3, r6, #1
    70d0:	bne	70e0 <__printf_chk@plt+0x353c>
    70d4:	b	711c <__printf_chk@plt+0x3578>
    70d8:	cmp	r2, #61	; 0x3d
    70dc:	beq	70f0 <__printf_chk@plt+0x354c>
    70e0:	mov	r1, r3
    70e4:	ldrb	r2, [r3], #1
    70e8:	cmp	r2, #0
    70ec:	bne	70d8 <__printf_chk@plt+0x3534>
    70f0:	mov	r3, #0
    70f4:	mov	r0, r6
    70f8:	strb	r3, [r1]
    70fc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    7100:	mov	r0, r6
    7104:	mov	r1, r5
    7108:	bl	35b90 <__printf_chk@plt+0x31fec>
    710c:	mov	r0, r6
    7110:	bl	3244 <free@plt>
    7114:	mov	r0, #0
    7118:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    711c:	mov	r1, r6
    7120:	b	70f0 <__printf_chk@plt+0x354c>
    7124:	andeq	r1, r3, r0, ror r1
    7128:	push	{r4, r5, r6, r7, r8, r9, lr}
    712c:	sub	sp, sp, #12
    7130:	ldr	r4, [r0]
    7134:	mov	r6, r0
    7138:	str	r1, [sp, #4]
    713c:	ldrb	r3, [r4]
    7140:	cmp	r3, #32
    7144:	cmpne	r3, #9
    7148:	bne	7164 <__printf_chk@plt+0x35c0>
    714c:	add	r3, r4, #1
    7150:	mov	r4, r3
    7154:	ldrb	r2, [r3], #1
    7158:	cmp	r2, #32
    715c:	cmpne	r2, #9
    7160:	beq	7150 <__printf_chk@plt+0x35ac>
    7164:	ldr	r1, [pc, #140]	; 71f8 <__printf_chk@plt+0x3654>
    7168:	mov	r0, r4
    716c:	add	r1, pc, r1
    7170:	bl	3478 <strspn@plt>
    7174:	subs	r5, r0, #0
    7178:	beq	71e8 <__printf_chk@plt+0x3644>
    717c:	cmp	r5, #6144	; 0x1800
    7180:	bhi	71f0 <__printf_chk@plt+0x364c>
    7184:	ldrb	r1, [r4, r5]
    7188:	add	r8, r4, r5
    718c:	cmp	r1, #0
    7190:	beq	71e0 <__printf_chk@plt+0x363c>
    7194:	ldr	r0, [pc, #96]	; 71fc <__printf_chk@plt+0x3658>
    7198:	add	r0, pc, r0
    719c:	bl	3b5c <strchr@plt>
    71a0:	cmp	r0, #0
    71a4:	beq	71e8 <__printf_chk@plt+0x3644>
    71a8:	mov	r9, #1
    71ac:	mov	r7, #0
    71b0:	add	r0, sp, #4
    71b4:	strb	r7, [r8]
    71b8:	mov	r1, r4
    71bc:	bl	3628 <BN_dec2bn@plt>
    71c0:	cmp	r0, r7
    71c4:	ble	71e8 <__printf_chk@plt+0x3644>
    71c8:	add	r5, r9, r5
    71cc:	mov	r0, r7
    71d0:	add	r4, r4, r5
    71d4:	str	r4, [r6]
    71d8:	add	sp, sp, #12
    71dc:	pop	{r4, r5, r6, r7, r8, r9, pc}
    71e0:	mov	r9, r1
    71e4:	b	71ac <__printf_chk@plt+0x3608>
    71e8:	mvn	r0, #3
    71ec:	b	71d8 <__printf_chk@plt+0x3634>
    71f0:	mvn	r0, #6
    71f4:	b	71d8 <__printf_chk@plt+0x3634>
    71f8:	muleq	r3, r8, r0
    71fc:	andeq	r1, r3, r8, ror r0
    7200:	ldr	r1, [r0]
    7204:	ldr	r3, [pc, #72]	; 7254 <__printf_chk@plt+0x36b0>
    7208:	cmp	r1, #4
    720c:	add	r3, pc, r3
    7210:	add	r3, r3, #24
    7214:	bne	7224 <__printf_chk@plt+0x3680>
    7218:	b	7244 <__printf_chk@plt+0x36a0>
    721c:	cmp	r2, r1
    7220:	beq	724c <__printf_chk@plt+0x36a8>
    7224:	ldr	r2, [r3, #8]
    7228:	mov	r0, r3
    722c:	add	r3, r3, #24
    7230:	cmn	r2, #1
    7234:	bne	721c <__printf_chk@plt+0x3678>
    7238:	ldr	r0, [pc, #24]	; 7258 <__printf_chk@plt+0x36b4>
    723c:	add	r0, pc, r0
    7240:	bx	lr
    7244:	ldr	r0, [pc, #16]	; 725c <__printf_chk@plt+0x36b8>
    7248:	add	r0, pc, r0
    724c:	ldr	r0, [r0, #4]
    7250:	bx	lr
    7254:	andeq	r0, r6, r4, ror r0
    7258:	muleq	r3, r0, pc	; <UNPREDICTABLE>
    725c:	andeq	r0, r6, r8, lsr r0
    7260:	ldr	r3, [pc, #68]	; 72ac <__printf_chk@plt+0x3708>
    7264:	cmp	r0, #4
    7268:	add	r3, pc, r3
    726c:	add	r3, r3, #24
    7270:	bne	7280 <__printf_chk@plt+0x36dc>
    7274:	b	729c <__printf_chk@plt+0x36f8>
    7278:	cmp	r2, r0
    727c:	beq	72a4 <__printf_chk@plt+0x3700>
    7280:	ldr	r2, [r3, #8]
    7284:	mov	r1, r3
    7288:	add	r3, r3, #24
    728c:	cmn	r2, #1
    7290:	bne	7278 <__printf_chk@plt+0x36d4>
    7294:	mov	r0, #0
    7298:	bx	lr
    729c:	ldr	r1, [pc, #12]	; 72b0 <__printf_chk@plt+0x370c>
    72a0:	add	r1, pc, r1
    72a4:	ldr	r0, [r1, #16]
    72a8:	bx	lr
    72ac:	andeq	r0, r6, r8, lsl r0
    72b0:	andeq	pc, r5, r0, ror #31
    72b4:	ldr	r3, [pc, #80]	; 730c <__printf_chk@plt+0x3768>
    72b8:	mov	r2, #4
    72bc:	ldr	r1, [r0]
    72c0:	add	r3, pc, r3
    72c4:	ldr	r0, [r0, #16]
    72c8:	b	72dc <__printf_chk@plt+0x3738>
    72cc:	add	r3, r3, #24
    72d0:	ldr	r2, [r3, #8]
    72d4:	cmn	r2, #1
    72d8:	beq	7300 <__printf_chk@plt+0x375c>
    72dc:	cmp	r1, r2
    72e0:	bne	72cc <__printf_chk@plt+0x3728>
    72e4:	ldr	r2, [r3, #12]
    72e8:	cmp	r2, #0
    72ec:	beq	72f8 <__printf_chk@plt+0x3754>
    72f0:	cmp	r0, r2
    72f4:	bne	72cc <__printf_chk@plt+0x3728>
    72f8:	ldr	r0, [r3]
    72fc:	bx	lr
    7300:	ldr	r0, [pc, #8]	; 7310 <__printf_chk@plt+0x376c>
    7304:	add	r0, pc, r0
    7308:	bx	lr
    730c:	andeq	pc, r5, r0, asr #31
    7310:	andeq	r0, r3, r4, asr #29
    7314:	ldr	r1, [r0]
    7318:	sub	r3, r1, #5
    731c:	cmp	r3, #3
    7320:	addls	pc, pc, r3, lsl #2
    7324:	b	733c <__printf_chk@plt+0x3798>
    7328:	b	73a4 <__printf_chk@plt+0x3800>
    732c:	b	7390 <__printf_chk@plt+0x37ec>
    7330:	b	739c <__printf_chk@plt+0x37f8>
    7334:	b	7338 <__printf_chk@plt+0x3794>
    7338:	mov	r1, #4
    733c:	ldr	r0, [r0, #16]
    7340:	ldr	r3, [pc, #100]	; 73ac <__printf_chk@plt+0x3808>
    7344:	mov	r2, #4
    7348:	add	r3, pc, r3
    734c:	b	7360 <__printf_chk@plt+0x37bc>
    7350:	add	r3, r3, #24
    7354:	ldr	r2, [r3, #8]
    7358:	cmn	r2, #1
    735c:	beq	7384 <__printf_chk@plt+0x37e0>
    7360:	cmp	r1, r2
    7364:	bne	7350 <__printf_chk@plt+0x37ac>
    7368:	ldr	r2, [r3, #12]
    736c:	cmp	r2, #0
    7370:	beq	737c <__printf_chk@plt+0x37d8>
    7374:	cmp	r0, r2
    7378:	bne	7350 <__printf_chk@plt+0x37ac>
    737c:	ldr	r0, [r3]
    7380:	bx	lr
    7384:	ldr	r0, [pc, #36]	; 73b0 <__printf_chk@plt+0x380c>
    7388:	add	r0, pc, r0
    738c:	bx	lr
    7390:	ldr	r0, [r0, #16]
    7394:	mov	r1, #2
    7398:	b	7340 <__printf_chk@plt+0x379c>
    739c:	mov	r1, #3
    73a0:	b	733c <__printf_chk@plt+0x3798>
    73a4:	mov	r1, #1
    73a8:	b	733c <__printf_chk@plt+0x3798>
    73ac:	andeq	pc, r5, r8, lsr pc	; <UNPREDICTABLE>
    73b0:	andeq	r0, r3, r0, asr #28
    73b4:	push	{r4, r5, r6, lr}
    73b8:	mov	r6, r0
    73bc:	ldr	r4, [pc, #96]	; 7424 <__printf_chk@plt+0x3880>
    73c0:	mov	r5, #4
    73c4:	add	r4, pc, r4
    73c8:	add	r4, r4, #24
    73cc:	ldr	r1, [r4, #-24]	; 0xffffffe8
    73d0:	mov	r0, r6
    73d4:	cmp	r1, #0
    73d8:	beq	73e8 <__printf_chk@plt+0x3844>
    73dc:	bl	3a00 <strcmp@plt>
    73e0:	cmp	r0, #0
    73e4:	beq	741c <__printf_chk@plt+0x3878>
    73e8:	ldr	r3, [r4, #-8]
    73ec:	mov	r1, r6
    73f0:	cmp	r3, #0
    73f4:	bne	7408 <__printf_chk@plt+0x3864>
    73f8:	ldr	r0, [r4, #-20]	; 0xffffffec
    73fc:	bl	31fc <strcasecmp@plt>
    7400:	cmp	r0, #0
    7404:	beq	741c <__printf_chk@plt+0x3878>
    7408:	add	r4, r4, #24
    740c:	ldr	r5, [r4, #-16]
    7410:	cmn	r5, #1
    7414:	bne	73cc <__printf_chk@plt+0x3828>
    7418:	mov	r5, #10
    741c:	mov	r0, r5
    7420:	pop	{r4, r5, r6, pc}
    7424:			; <UNDEFINED> instruction: 0x0005febc
    7428:	push	{r3, r4, r5, lr}
    742c:	mov	r5, r0
    7430:	ldr	r4, [pc, #84]	; 748c <__printf_chk@plt+0x38e8>
    7434:	add	r4, pc, r4
    7438:	add	r4, r4, #24
    743c:	b	7464 <__printf_chk@plt+0x38c0>
    7440:	cmp	r2, #3
    7444:	bne	7460 <__printf_chk@plt+0x38bc>
    7448:	ldr	r1, [r4]
    744c:	cmp	r1, #0
    7450:	beq	7460 <__printf_chk@plt+0x38bc>
    7454:	bl	3a00 <strcmp@plt>
    7458:	cmp	r0, #0
    745c:	beq	7480 <__printf_chk@plt+0x38dc>
    7460:	add	r4, r4, #24
    7464:	ldr	r3, [r4, #8]
    7468:	mov	r0, r5
    746c:	cmn	r3, #1
    7470:	bic	r2, r3, #4
    7474:	bne	7440 <__printf_chk@plt+0x389c>
    7478:	mov	r0, r3
    747c:	pop	{r3, r4, r5, pc}
    7480:	ldr	r3, [r4, #12]
    7484:	mov	r0, r3
    7488:	pop	{r3, r4, r5, pc}
    748c:	andeq	pc, r5, ip, asr #28
    7490:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7494:	mov	r9, #0
    7498:	ldr	r4, [pc, #216]	; 7578 <__printf_chk@plt+0x39d4>
    749c:	sub	sp, sp, #12
    74a0:	mov	r6, r0
    74a4:	mov	r7, r1
    74a8:	add	r4, pc, r4
    74ac:	mov	r5, r9
    74b0:	add	r4, r4, #24
    74b4:	str	r2, [sp, #4]
    74b8:	ldr	r3, [r4, #-24]	; 0xffffffe8
    74bc:	cmp	r3, #0
    74c0:	beq	7548 <__printf_chk@plt+0x39a4>
    74c4:	ldr	ip, [r4, #-4]
    74c8:	cmp	ip, #0
    74cc:	bne	7548 <__printf_chk@plt+0x39a4>
    74d0:	cmp	r6, #0
    74d4:	beq	74e4 <__printf_chk@plt+0x3940>
    74d8:	ldr	r2, [r4, #-8]
    74dc:	cmp	r2, #0
    74e0:	beq	7548 <__printf_chk@plt+0x39a4>
    74e4:	cmp	r7, #0
    74e8:	beq	74f8 <__printf_chk@plt+0x3954>
    74ec:	ldr	r2, [r4, #-8]
    74f0:	cmp	r2, #0
    74f4:	bne	7548 <__printf_chk@plt+0x39a4>
    74f8:	cmp	r5, #0
    74fc:	addne	sl, r9, #1
    7500:	ldrne	r3, [sp, #4]
    7504:	moveq	r0, r3
    7508:	moveq	sl, r9
    750c:	strbne	r3, [r5, r9]
    7510:	ldrne	r0, [r4, #-24]	; 0xffffffe8
    7514:	bl	3910 <strlen@plt>
    7518:	add	r9, r0, sl
    751c:	mov	r8, r0
    7520:	add	r1, r9, #2
    7524:	mov	r0, r5
    7528:	bl	3610 <realloc@plt>
    752c:	subs	fp, r0, #0
    7530:	beq	7564 <__printf_chk@plt+0x39c0>
    7534:	add	r0, fp, sl
    7538:	add	r2, r8, #1
    753c:	ldr	r1, [r4, #-24]	; 0xffffffe8
    7540:	mov	r5, fp
    7544:	bl	38c8 <memcpy@plt>
    7548:	add	r4, r4, #24
    754c:	ldr	r3, [r4, #-16]
    7550:	cmn	r3, #1
    7554:	bne	74b8 <__printf_chk@plt+0x3914>
    7558:	mov	r0, r5
    755c:	add	sp, sp, #12
    7560:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7564:	mov	r0, r5
    7568:	bl	3244 <free@plt>
    756c:	mov	r0, fp
    7570:	add	sp, sp, #12
    7574:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7578:	ldrdeq	pc, [r5], -r8
    757c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7580:	subs	r3, r0, #0
    7584:	mov	r8, r1
    7588:	beq	7598 <__printf_chk@plt+0x39f4>
    758c:	ldrb	r3, [r3]
    7590:	cmp	r3, #0
    7594:	bne	75a0 <__printf_chk@plt+0x39fc>
    7598:	mov	r0, #0
    759c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    75a0:	bl	34e4 <__strdup@plt>
    75a4:	subs	r9, r0, #0
    75a8:	beq	7598 <__printf_chk@plt+0x39f4>
    75ac:	mov	r1, #44	; 0x2c
    75b0:	mov	r5, r9
    75b4:	bl	3b5c <strchr@plt>
    75b8:	ldr	sl, [pc, #228]	; 76a4 <__printf_chk@plt+0x3b00>
    75bc:	mov	r7, #0
    75c0:	add	sl, pc, sl
    75c4:	cmp	r0, #0
    75c8:	addne	r6, r0, #1
    75cc:	movne	r3, #0
    75d0:	strbne	r3, [r0]
    75d4:	ldrb	r3, [r5]
    75d8:	moveq	r6, r0
    75dc:	cmp	r3, #0
    75e0:	beq	7630 <__printf_chk@plt+0x3a8c>
    75e4:	mov	r0, r5
    75e8:	bl	73b4 <__printf_chk@plt+0x3810>
    75ec:	subs	r4, r0, #0
    75f0:	beq	7694 <__printf_chk@plt+0x3af0>
    75f4:	cmp	r4, #10
    75f8:	beq	7640 <__printf_chk@plt+0x3a9c>
    75fc:	cmp	r6, #0
    7600:	beq	7630 <__printf_chk@plt+0x3a8c>
    7604:	mov	r0, r6
    7608:	mov	r1, #44	; 0x2c
    760c:	bl	3b5c <strchr@plt>
    7610:	cmp	r0, #0
    7614:	strbne	r7, [r0]
    7618:	addne	r0, r0, #1
    761c:	mov	r5, r6
    7620:	mov	r6, r0
    7624:	ldrb	r3, [r5]
    7628:	cmp	r3, #0
    762c:	bne	75e4 <__printf_chk@plt+0x3a40>
    7630:	mov	r0, r9
    7634:	bl	3244 <free@plt>
    7638:	mov	r0, #1
    763c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7640:	cmp	r8, #0
    7644:	beq	7694 <__printf_chk@plt+0x3af0>
    7648:	add	r4, sl, #24
    764c:	mov	r3, #4
    7650:	b	7664 <__printf_chk@plt+0x3ac0>
    7654:	add	r4, r4, #24
    7658:	ldr	r3, [r4, #-16]
    765c:	cmn	r3, #1
    7660:	beq	7694 <__printf_chk@plt+0x3af0>
    7664:	cmp	r3, #0
    7668:	sub	fp, r4, #24
    766c:	beq	7654 <__printf_chk@plt+0x3ab0>
    7670:	ldr	r0, [r4, #-24]	; 0xffffffe8
    7674:	mov	r1, r5
    7678:	mov	r2, #0
    767c:	bl	13974 <__printf_chk@plt+0xfdd0>
    7680:	cmp	r0, #0
    7684:	beq	7654 <__printf_chk@plt+0x3ab0>
    7688:	ldr	r3, [fp, #8]
    768c:	cmn	r3, #1
    7690:	bne	75fc <__printf_chk@plt+0x3a58>
    7694:	mov	r0, r9
    7698:	bl	3244 <free@plt>
    769c:	mov	r0, #0
    76a0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    76a4:	andeq	pc, r5, r0, asr #25
    76a8:	ldr	r3, [r0]
    76ac:	cmp	r3, #8
    76b0:	addls	pc, pc, r3, lsl #2
    76b4:	b	7738 <__printf_chk@plt+0x3b94>
    76b8:	b	771c <__printf_chk@plt+0x3b78>
    76bc:	b	771c <__printf_chk@plt+0x3b78>
    76c0:	b	7710 <__printf_chk@plt+0x3b6c>
    76c4:	b	76e4 <__printf_chk@plt+0x3b40>
    76c8:	b	76dc <__printf_chk@plt+0x3b38>
    76cc:	b	771c <__printf_chk@plt+0x3b78>
    76d0:	b	7710 <__printf_chk@plt+0x3b6c>
    76d4:	b	76e4 <__printf_chk@plt+0x3b40>
    76d8:	b	76dc <__printf_chk@plt+0x3b38>
    76dc:	mov	r0, #256	; 0x100
    76e0:	bx	lr
    76e4:	ldr	r3, [r0, #16]
    76e8:	movw	r2, #715	; 0x2cb
    76ec:	cmp	r3, r2
    76f0:	beq	7728 <__printf_chk@plt+0x3b84>
    76f4:	cmp	r3, #716	; 0x2cc
    76f8:	beq	7730 <__printf_chk@plt+0x3b8c>
    76fc:	movw	r0, #415	; 0x19f
    7700:	cmp	r3, r0
    7704:	moveq	r0, #256	; 0x100
    7708:	movne	r0, #0
    770c:	bx	lr
    7710:	ldr	r3, [r0, #12]
    7714:	ldr	r0, [r3, #12]
    7718:	b	38b0 <BN_num_bits@plt>
    771c:	ldr	r3, [r0, #8]
    7720:	ldr	r0, [r3, #16]
    7724:	b	38b0 <BN_num_bits@plt>
    7728:	mov	r0, #384	; 0x180
    772c:	bx	lr
    7730:	movw	r0, #521	; 0x209
    7734:	bx	lr
    7738:	mov	r0, #0
    773c:	bx	lr
    7740:	push	{r3, lr}
    7744:	ldr	r3, [r0]
    7748:	cmp	r3, #8
    774c:	addls	pc, pc, r3, lsl #2
    7750:	b	77c4 <__printf_chk@plt+0x3c20>
    7754:	b	77b0 <__printf_chk@plt+0x3c0c>
    7758:	b	77b0 <__printf_chk@plt+0x3c0c>
    775c:	b	779c <__printf_chk@plt+0x3bf8>
    7760:	b	7788 <__printf_chk@plt+0x3be4>
    7764:	b	7778 <__printf_chk@plt+0x3bd4>
    7768:	b	77b0 <__printf_chk@plt+0x3c0c>
    776c:	b	779c <__printf_chk@plt+0x3bf8>
    7770:	b	7788 <__printf_chk@plt+0x3be4>
    7774:	b	7778 <__printf_chk@plt+0x3bd4>
    7778:	ldr	r0, [r0, #28]
    777c:	adds	r0, r0, #0
    7780:	movne	r0, #1
    7784:	pop	{r3, pc}
    7788:	ldr	r0, [r0, #20]
    778c:	bl	3508 <EC_KEY_get0_private_key@plt>
    7790:	adds	r0, r0, #0
    7794:	movne	r0, #1
    7798:	pop	{r3, pc}
    779c:	ldr	r3, [r0, #12]
    77a0:	ldr	r0, [r3, #28]
    77a4:	adds	r0, r0, #0
    77a8:	movne	r0, #1
    77ac:	pop	{r3, pc}
    77b0:	ldr	r3, [r0, #8]
    77b4:	ldr	r0, [r3, #24]
    77b8:	adds	r0, r0, #0
    77bc:	movne	r0, #1
    77c0:	pop	{r3, pc}
    77c4:	mov	r0, #0
    77c8:	pop	{r3, pc}
    77cc:	cmp	r0, #0
    77d0:	bxeq	lr
    77d4:	ldr	r1, [r0]
    77d8:	ldr	r3, [pc, #68]	; 7824 <__printf_chk@plt+0x3c80>
    77dc:	cmp	r1, #4
    77e0:	add	r3, pc, r3
    77e4:	add	r3, r3, #24
    77e8:	bne	77f8 <__printf_chk@plt+0x3c54>
    77ec:	b	7814 <__printf_chk@plt+0x3c70>
    77f0:	cmp	r1, r2
    77f4:	beq	781c <__printf_chk@plt+0x3c78>
    77f8:	ldr	r2, [r3, #8]
    77fc:	mov	r0, r3
    7800:	add	r3, r3, #24
    7804:	cmn	r2, #1
    7808:	bne	77f0 <__printf_chk@plt+0x3c4c>
    780c:	mov	r0, #0
    7810:	bx	lr
    7814:	ldr	r0, [pc, #12]	; 7828 <__printf_chk@plt+0x3c84>
    7818:	add	r0, pc, r0
    781c:	ldr	r0, [r0, #16]
    7820:	bx	lr
    7824:	andeq	pc, r5, r0, lsr #21
    7828:	andeq	pc, r5, r8, ror #20
    782c:	sub	r3, r0, #5
    7830:	cmp	r3, #3
    7834:	addls	pc, pc, r3, lsl #2
    7838:	b	7850 <__printf_chk@plt+0x3cac>
    783c:	b	7854 <__printf_chk@plt+0x3cb0>
    7840:	b	784c <__printf_chk@plt+0x3ca8>
    7844:	b	7864 <__printf_chk@plt+0x3cc0>
    7848:	b	785c <__printf_chk@plt+0x3cb8>
    784c:	mov	r0, #2
    7850:	bx	lr
    7854:	mov	r0, #1
    7858:	bx	lr
    785c:	mov	r0, #4
    7860:	bx	lr
    7864:	mov	r0, #3
    7868:	bx	lr
    786c:	ldr	r1, [pc, #92]	; 78d0 <__printf_chk@plt+0x3d2c>
    7870:	push	{r4, lr}
    7874:	add	r1, pc, r1
    7878:	mov	r4, r0
    787c:	bl	3a00 <strcmp@plt>
    7880:	cmp	r0, #0
    7884:	bne	7890 <__printf_chk@plt+0x3cec>
    7888:	movw	r0, #415	; 0x19f
    788c:	pop	{r4, pc}
    7890:	ldr	r1, [pc, #60]	; 78d4 <__printf_chk@plt+0x3d30>
    7894:	mov	r0, r4
    7898:	add	r1, pc, r1
    789c:	bl	3a00 <strcmp@plt>
    78a0:	cmp	r0, #0
    78a4:	bne	78b0 <__printf_chk@plt+0x3d0c>
    78a8:	movw	r0, #715	; 0x2cb
    78ac:	pop	{r4, pc}
    78b0:	ldr	r1, [pc, #32]	; 78d8 <__printf_chk@plt+0x3d34>
    78b4:	mov	r0, r4
    78b8:	add	r1, pc, r1
    78bc:	bl	3a00 <strcmp@plt>
    78c0:	cmp	r0, #0
    78c4:	mvnne	r0, #0
    78c8:	moveq	r0, #716	; 0x2cc
    78cc:	pop	{r4, pc}
    78d0:	andeq	r0, r3, r0, ror #18
    78d4:	andeq	r0, r3, r8, asr #18
    78d8:	andeq	r0, r3, r4, lsr r9
    78dc:	movw	r3, #715	; 0x2cb
    78e0:	cmp	r0, r3
    78e4:	beq	7904 <__printf_chk@plt+0x3d60>
    78e8:	cmp	r0, #716	; 0x2cc
    78ec:	beq	790c <__printf_chk@plt+0x3d68>
    78f0:	sub	r3, r3, #300	; 0x12c
    78f4:	cmp	r0, r3
    78f8:	moveq	r0, #256	; 0x100
    78fc:	movne	r0, #0
    7900:	bx	lr
    7904:	mov	r0, #384	; 0x180
    7908:	bx	lr
    790c:	movw	r0, #521	; 0x209
    7910:	bx	lr
    7914:	cmp	r0, #384	; 0x180
    7918:	beq	7938 <__printf_chk@plt+0x3d94>
    791c:	movw	r3, #521	; 0x209
    7920:	cmp	r0, r3
    7924:	beq	7940 <__printf_chk@plt+0x3d9c>
    7928:	cmp	r0, #256	; 0x100
    792c:	movw	r0, #415	; 0x19f
    7930:	mvnne	r0, #0
    7934:	bx	lr
    7938:	movw	r0, #715	; 0x2cb
    793c:	bx	lr
    7940:	mov	r0, #716	; 0x2cc
    7944:	bx	lr
    7948:	movw	r3, #715	; 0x2cb
    794c:	cmp	r0, r3
    7950:	beq	7988 <__printf_chk@plt+0x3de4>
    7954:	cmp	r0, #716	; 0x2cc
    7958:	beq	797c <__printf_chk@plt+0x3dd8>
    795c:	sub	r3, r3, #300	; 0x12c
    7960:	cmp	r0, r3
    7964:	beq	7970 <__printf_chk@plt+0x3dcc>
    7968:	mov	r0, #0
    796c:	bx	lr
    7970:	ldr	r0, [pc, #28]	; 7994 <__printf_chk@plt+0x3df0>
    7974:	add	r0, pc, r0
    7978:	bx	lr
    797c:	ldr	r0, [pc, #20]	; 7998 <__printf_chk@plt+0x3df4>
    7980:	add	r0, pc, r0
    7984:	bx	lr
    7988:	ldr	r0, [pc, #12]	; 799c <__printf_chk@plt+0x3df8>
    798c:	add	r0, pc, r0
    7990:	bx	lr
    7994:	andeq	r0, r3, r0, ror #16
    7998:	andeq	r0, r3, ip, ror #16
    799c:	andeq	r0, r3, r4, asr r8
    79a0:	movw	r3, #715	; 0x2cb
    79a4:	cmp	r0, r3
    79a8:	beq	79c8 <__printf_chk@plt+0x3e24>
    79ac:	cmp	r0, #716	; 0x2cc
    79b0:	beq	79d0 <__printf_chk@plt+0x3e2c>
    79b4:	sub	r3, r3, #300	; 0x12c
    79b8:	cmp	r0, r3
    79bc:	moveq	r0, #3
    79c0:	mvnne	r0, #0
    79c4:	bx	lr
    79c8:	mov	r0, #4
    79cc:	bx	lr
    79d0:	mov	r0, #5
    79d4:	bx	lr
    79d8:	push	{r3, r4, r5, lr}
    79dc:	mov	r4, r0
    79e0:	ldr	r2, [r0]
    79e4:	cmp	r2, #10
    79e8:	bhi	7a90 <__printf_chk@plt+0x3eec>
    79ec:	mov	r1, #1
    79f0:	movw	r3, #1432	; 0x598
    79f4:	lsl	r2, r1, r2
    79f8:	and	r3, r2, r3
    79fc:	cmp	r3, #0
    7a00:	bne	7a60 <__printf_chk@plt+0x3ebc>
    7a04:	tst	r2, #68	; 0x44
    7a08:	bne	7a68 <__printf_chk@plt+0x3ec4>
    7a0c:	tst	r2, #35	; 0x23
    7a10:	beq	7a90 <__printf_chk@plt+0x3eec>
    7a14:	ldr	r5, [r0, #8]
    7a18:	ldr	r3, [r5, #24]
    7a1c:	cmp	r3, #0
    7a20:	beq	7ac4 <__printf_chk@plt+0x3f20>
    7a24:	ldr	r3, [r5, #44]	; 0x2c
    7a28:	cmp	r3, #0
    7a2c:	beq	7adc <__printf_chk@plt+0x3f38>
    7a30:	ldr	r3, [r5, #32]
    7a34:	cmp	r3, #0
    7a38:	beq	7af4 <__printf_chk@plt+0x3f50>
    7a3c:	ldr	r3, [r5, #28]
    7a40:	cmp	r3, #0
    7a44:	beq	7b0c <__printf_chk@plt+0x3f68>
    7a48:	ldr	r3, [r5, #40]	; 0x28
    7a4c:	cmp	r3, #0
    7a50:	beq	7aac <__printf_chk@plt+0x3f08>
    7a54:	ldr	r3, [r5, #36]	; 0x24
    7a58:	cmp	r3, #0
    7a5c:	beq	7a98 <__printf_chk@plt+0x3ef4>
    7a60:	mov	r0, #0
    7a64:	pop	{r3, r4, r5, pc}
    7a68:	ldr	r5, [r0, #12]
    7a6c:	ldr	r4, [r5, #28]
    7a70:	cmp	r4, #0
    7a74:	bne	7a60 <__printf_chk@plt+0x3ebc>
    7a78:	bl	3b50 <BN_new@plt>
    7a7c:	cmp	r0, #0
    7a80:	str	r0, [r5, #28]
    7a84:	bne	7a60 <__printf_chk@plt+0x3ebc>
    7a88:	mvn	r0, #1
    7a8c:	pop	{r3, r4, r5, pc}
    7a90:	mvn	r0, #9
    7a94:	pop	{r3, r4, r5, pc}
    7a98:	bl	3b50 <BN_new@plt>
    7a9c:	cmp	r0, #0
    7aa0:	str	r0, [r5, #36]	; 0x24
    7aa4:	bne	7a60 <__printf_chk@plt+0x3ebc>
    7aa8:	b	7a88 <__printf_chk@plt+0x3ee4>
    7aac:	bl	3b50 <BN_new@plt>
    7ab0:	cmp	r0, #0
    7ab4:	str	r0, [r5, #40]	; 0x28
    7ab8:	beq	7a88 <__printf_chk@plt+0x3ee4>
    7abc:	ldr	r5, [r4, #8]
    7ac0:	b	7a54 <__printf_chk@plt+0x3eb0>
    7ac4:	bl	3b50 <BN_new@plt>
    7ac8:	cmp	r0, #0
    7acc:	str	r0, [r5, #24]
    7ad0:	ldrne	r5, [r4, #8]
    7ad4:	bne	7a24 <__printf_chk@plt+0x3e80>
    7ad8:	b	7a88 <__printf_chk@plt+0x3ee4>
    7adc:	bl	3b50 <BN_new@plt>
    7ae0:	cmp	r0, #0
    7ae4:	str	r0, [r5, #44]	; 0x2c
    7ae8:	ldrne	r5, [r4, #8]
    7aec:	bne	7a30 <__printf_chk@plt+0x3e8c>
    7af0:	b	7a88 <__printf_chk@plt+0x3ee4>
    7af4:	bl	3b50 <BN_new@plt>
    7af8:	cmp	r0, #0
    7afc:	str	r0, [r5, #32]
    7b00:	beq	7a88 <__printf_chk@plt+0x3ee4>
    7b04:	ldr	r5, [r4, #8]
    7b08:	b	7a3c <__printf_chk@plt+0x3e98>
    7b0c:	bl	3b50 <BN_new@plt>
    7b10:	cmp	r0, #0
    7b14:	str	r0, [r5, #28]
    7b18:	beq	7a88 <__printf_chk@plt+0x3ee4>
    7b1c:	ldr	r5, [r4, #8]
    7b20:	b	7a48 <__printf_chk@plt+0x3ea4>
    7b24:	push	{r4, lr}
    7b28:	subs	r4, r0, #0
    7b2c:	popeq	{r4, pc}
    7b30:	ldr	r1, [r4]
    7b34:	cmp	r1, #8
    7b38:	addls	pc, pc, r1, lsl #2
    7b3c:	b	7bb0 <__printf_chk@plt+0x400c>
    7b40:	b	7c1c <__printf_chk@plt+0x4078>
    7b44:	b	7c1c <__printf_chk@plt+0x4078>
    7b48:	b	7c3c <__printf_chk@plt+0x4098>
    7b4c:	b	7c5c <__printf_chk@plt+0x40b8>
    7b50:	b	7b64 <__printf_chk@plt+0x3fc0>
    7b54:	b	7c1c <__printf_chk@plt+0x4078>
    7b58:	b	7c3c <__printf_chk@plt+0x4098>
    7b5c:	b	7c5c <__printf_chk@plt+0x40b8>
    7b60:	b	7b64 <__printf_chk@plt+0x3fc0>
    7b64:	ldr	r0, [r4, #28]
    7b68:	cmp	r0, #0
    7b6c:	beq	7b88 <__printf_chk@plt+0x3fe4>
    7b70:	mov	r1, #32
    7b74:	bl	35b90 <__printf_chk@plt+0x31fec>
    7b78:	ldr	r0, [r4, #28]
    7b7c:	bl	3244 <free@plt>
    7b80:	mov	r3, #0
    7b84:	str	r3, [r4, #28]
    7b88:	ldr	r0, [r4, #24]
    7b8c:	cmp	r0, #0
    7b90:	beq	7c7c <__printf_chk@plt+0x40d8>
    7b94:	mov	r1, #64	; 0x40
    7b98:	bl	35b90 <__printf_chk@plt+0x31fec>
    7b9c:	ldr	r0, [r4, #24]
    7ba0:	bl	3244 <free@plt>
    7ba4:	ldr	r1, [r4]
    7ba8:	mov	r3, #0
    7bac:	str	r3, [r4, #24]
    7bb0:	ldr	r3, [pc, #204]	; 7c84 <__printf_chk@plt+0x40e0>
    7bb4:	cmp	r1, #4
    7bb8:	add	r3, pc, r3
    7bbc:	add	r3, r3, #24
    7bc0:	bne	7bd0 <__printf_chk@plt+0x402c>
    7bc4:	b	7bfc <__printf_chk@plt+0x4058>
    7bc8:	cmp	r1, r2
    7bcc:	beq	7c04 <__printf_chk@plt+0x4060>
    7bd0:	ldr	r2, [r3, #8]
    7bd4:	mov	ip, r3
    7bd8:	add	r3, r3, #24
    7bdc:	cmn	r2, #1
    7be0:	bne	7bc8 <__printf_chk@plt+0x4024>
    7be4:	mov	r0, r4
    7be8:	mov	r1, #36	; 0x24
    7bec:	bl	35b90 <__printf_chk@plt+0x31fec>
    7bf0:	mov	r0, r4
    7bf4:	pop	{r4, lr}
    7bf8:	b	3244 <free@plt>
    7bfc:	ldr	ip, [pc, #132]	; 7c88 <__printf_chk@plt+0x40e4>
    7c00:	add	ip, pc, ip
    7c04:	ldr	r3, [ip, #16]
    7c08:	cmp	r3, #0
    7c0c:	beq	7be4 <__printf_chk@plt+0x4040>
    7c10:	ldr	r0, [r4, #32]
    7c14:	bl	7c8c <__printf_chk@plt+0x40e8>
    7c18:	b	7be4 <__printf_chk@plt+0x4040>
    7c1c:	ldr	r0, [r4, #8]
    7c20:	cmp	r0, #0
    7c24:	beq	7c30 <__printf_chk@plt+0x408c>
    7c28:	bl	367c <RSA_free@plt>
    7c2c:	ldr	r1, [r4]
    7c30:	mov	r3, #0
    7c34:	str	r3, [r4, #8]
    7c38:	b	7bb0 <__printf_chk@plt+0x400c>
    7c3c:	ldr	r0, [r4, #12]
    7c40:	cmp	r0, #0
    7c44:	beq	7c50 <__printf_chk@plt+0x40ac>
    7c48:	bl	3904 <DSA_free@plt>
    7c4c:	ldr	r1, [r4]
    7c50:	mov	r3, #0
    7c54:	str	r3, [r4, #12]
    7c58:	b	7bb0 <__printf_chk@plt+0x400c>
    7c5c:	ldr	r0, [r4, #20]
    7c60:	cmp	r0, #0
    7c64:	beq	7c70 <__printf_chk@plt+0x40cc>
    7c68:	bl	3964 <EC_KEY_free@plt>
    7c6c:	ldr	r1, [r4]
    7c70:	mov	r3, #0
    7c74:	str	r3, [r4, #20]
    7c78:	b	7bb0 <__printf_chk@plt+0x400c>
    7c7c:	ldr	r1, [r4]
    7c80:	b	7bb0 <__printf_chk@plt+0x400c>
    7c84:	andeq	pc, r5, r8, asr #13
    7c88:	andeq	pc, r5, r0, lsl #13
    7c8c:	push	{r3, r4, r5, lr}
    7c90:	subs	r5, r0, #0
    7c94:	popeq	{r3, r4, r5, pc}
    7c98:	ldr	r0, [r5]
    7c9c:	bl	5ccc <__printf_chk@plt+0x2128>
    7ca0:	ldr	r0, [r5, #48]	; 0x30
    7ca4:	bl	5ccc <__printf_chk@plt+0x2128>
    7ca8:	ldr	r0, [r5, #52]	; 0x34
    7cac:	bl	5ccc <__printf_chk@plt+0x2128>
    7cb0:	ldr	r0, [r5, #16]
    7cb4:	bl	3244 <free@plt>
    7cb8:	ldr	r3, [r5, #20]
    7cbc:	cmp	r3, #0
    7cc0:	movne	r4, #0
    7cc4:	beq	7ce4 <__printf_chk@plt+0x4140>
    7cc8:	ldr	r3, [r5, #24]
    7ccc:	ldr	r0, [r3, r4, lsl #2]
    7cd0:	add	r4, r4, #1
    7cd4:	bl	3244 <free@plt>
    7cd8:	ldr	r3, [r5, #20]
    7cdc:	cmp	r3, r4
    7ce0:	bhi	7cc8 <__printf_chk@plt+0x4124>
    7ce4:	ldr	r0, [r5, #24]
    7ce8:	bl	3244 <free@plt>
    7cec:	ldr	r0, [r5, #56]	; 0x38
    7cf0:	bl	7b24 <__printf_chk@plt+0x3f80>
    7cf4:	mov	r0, r5
    7cf8:	mov	r1, #64	; 0x40
    7cfc:	bl	35b90 <__printf_chk@plt+0x31fec>
    7d00:	mov	r0, r5
    7d04:	pop	{r3, r4, r5, lr}
    7d08:	b	3244 <free@plt>
    7d0c:	push	{r4, lr}
    7d10:	mov	r0, #1
    7d14:	mov	r1, #64	; 0x40
    7d18:	bl	385c <calloc@plt>
    7d1c:	subs	r4, r0, #0
    7d20:	beq	7d74 <__printf_chk@plt+0x41d0>
    7d24:	bl	5a34 <__printf_chk@plt+0x1e90>
    7d28:	cmp	r0, #0
    7d2c:	str	r0, [r4]
    7d30:	beq	7d6c <__printf_chk@plt+0x41c8>
    7d34:	bl	5a34 <__printf_chk@plt+0x1e90>
    7d38:	cmp	r0, #0
    7d3c:	str	r0, [r4, #48]	; 0x30
    7d40:	beq	7d6c <__printf_chk@plt+0x41c8>
    7d44:	bl	5a34 <__printf_chk@plt+0x1e90>
    7d48:	cmp	r0, #0
    7d4c:	str	r0, [r4, #52]	; 0x34
    7d50:	beq	7d6c <__printf_chk@plt+0x41c8>
    7d54:	mov	r3, #0
    7d58:	mov	r0, r4
    7d5c:	str	r3, [r4, #16]
    7d60:	str	r3, [r4, #24]
    7d64:	str	r3, [r4, #56]	; 0x38
    7d68:	pop	{r4, pc}
    7d6c:	mov	r0, r4
    7d70:	bl	7c8c <__printf_chk@plt+0x40e8>
    7d74:	mov	r0, #0
    7d78:	pop	{r4, pc}
    7d7c:	push	{r3, r4, r5, lr}
    7d80:	mov	r1, #36	; 0x24
    7d84:	mov	r5, r0
    7d88:	mov	r0, #1
    7d8c:	bl	385c <calloc@plt>
    7d90:	subs	r4, r0, #0
    7d94:	beq	7e34 <__printf_chk@plt+0x4290>
    7d98:	cmp	r5, #10
    7d9c:	mov	r3, #0
    7da0:	mvn	r2, #0
    7da4:	str	r5, [r4]
    7da8:	str	r3, [r4, #20]
    7dac:	str	r3, [r4, #12]
    7db0:	str	r3, [r4, #8]
    7db4:	str	r3, [r4, #32]
    7db8:	str	r3, [r4, #24]
    7dbc:	str	r3, [r4, #28]
    7dc0:	str	r2, [r4, #16]
    7dc4:	bhi	7e2c <__printf_chk@plt+0x4288>
    7dc8:	mov	r2, #1
    7dcc:	movw	r3, #1432	; 0x598
    7dd0:	lsl	r2, r2, r5
    7dd4:	and	r3, r2, r3
    7dd8:	cmp	r3, #0
    7ddc:	bne	7e3c <__printf_chk@plt+0x4298>
    7de0:	tst	r2, #68	; 0x44
    7de4:	bne	7eac <__printf_chk@plt+0x4308>
    7de8:	tst	r2, #35	; 0x23
    7dec:	beq	7e2c <__printf_chk@plt+0x4288>
    7df0:	bl	35bc <RSA_new@plt>
    7df4:	subs	r5, r0, #0
    7df8:	beq	7e2c <__printf_chk@plt+0x4288>
    7dfc:	bl	3b50 <BN_new@plt>
    7e00:	cmp	r0, #0
    7e04:	str	r0, [r5, #16]
    7e08:	beq	7e24 <__printf_chk@plt+0x4280>
    7e0c:	bl	3b50 <BN_new@plt>
    7e10:	cmp	r0, #0
    7e14:	str	r0, [r5, #20]
    7e18:	strne	r5, [r4, #8]
    7e1c:	ldrne	r0, [r4]
    7e20:	bne	7e40 <__printf_chk@plt+0x429c>
    7e24:	mov	r0, r5
    7e28:	bl	367c <RSA_free@plt>
    7e2c:	mov	r0, r4
    7e30:	bl	3244 <free@plt>
    7e34:	mov	r0, #0
    7e38:	pop	{r3, r4, r5, pc}
    7e3c:	mov	r0, r5
    7e40:	cmp	r0, #4
    7e44:	beq	7e7c <__printf_chk@plt+0x42d8>
    7e48:	ldr	r3, [pc, #200]	; 7f18 <__printf_chk@plt+0x4374>
    7e4c:	add	r3, pc, r3
    7e50:	add	r3, r3, #24
    7e54:	b	7e60 <__printf_chk@plt+0x42bc>
    7e58:	cmp	r0, r2
    7e5c:	beq	7e84 <__printf_chk@plt+0x42e0>
    7e60:	ldr	r2, [r3, #8]
    7e64:	mov	r1, r3
    7e68:	add	r3, r3, #24
    7e6c:	cmn	r2, #1
    7e70:	bne	7e58 <__printf_chk@plt+0x42b4>
    7e74:	mov	r0, r4
    7e78:	pop	{r3, r4, r5, pc}
    7e7c:	ldr	r1, [pc, #152]	; 7f1c <__printf_chk@plt+0x4378>
    7e80:	add	r1, pc, r1
    7e84:	ldr	r3, [r1, #16]
    7e88:	cmp	r3, #0
    7e8c:	beq	7e74 <__printf_chk@plt+0x42d0>
    7e90:	bl	7d0c <__printf_chk@plt+0x4168>
    7e94:	mov	r5, r0
    7e98:	cmp	r5, #0
    7e9c:	mov	r0, r4
    7ea0:	str	r5, [r4, #32]
    7ea4:	beq	7f0c <__printf_chk@plt+0x4368>
    7ea8:	pop	{r3, r4, r5, pc}
    7eac:	bl	3afc <DSA_new@plt>
    7eb0:	subs	r5, r0, #0
    7eb4:	beq	7e2c <__printf_chk@plt+0x4288>
    7eb8:	bl	3b50 <BN_new@plt>
    7ebc:	cmp	r0, #0
    7ec0:	str	r0, [r5, #12]
    7ec4:	beq	7f00 <__printf_chk@plt+0x435c>
    7ec8:	bl	3b50 <BN_new@plt>
    7ecc:	cmp	r0, #0
    7ed0:	str	r0, [r5, #16]
    7ed4:	beq	7f00 <__printf_chk@plt+0x435c>
    7ed8:	bl	3b50 <BN_new@plt>
    7edc:	cmp	r0, #0
    7ee0:	str	r0, [r5, #20]
    7ee4:	beq	7f00 <__printf_chk@plt+0x435c>
    7ee8:	bl	3b50 <BN_new@plt>
    7eec:	cmp	r0, #0
    7ef0:	str	r0, [r5, #24]
    7ef4:	strne	r5, [r4, #12]
    7ef8:	ldrne	r0, [r4]
    7efc:	bne	7e40 <__printf_chk@plt+0x429c>
    7f00:	mov	r0, r5
    7f04:	bl	3904 <DSA_free@plt>
    7f08:	b	7e2c <__printf_chk@plt+0x4288>
    7f0c:	bl	7b24 <__printf_chk@plt+0x3f80>
    7f10:	mov	r0, r5
    7f14:	pop	{r3, r4, r5, pc}
    7f18:	andeq	pc, r5, r4, lsr r4	; <UNPREDICTABLE>
    7f1c:	andeq	pc, r5, r0, lsl #8
    7f20:	push	{r4, lr}
    7f24:	bl	7d7c <__printf_chk@plt+0x41d8>
    7f28:	subs	r4, r0, #0
    7f2c:	beq	7f48 <__printf_chk@plt+0x43a4>
    7f30:	bl	79d8 <__printf_chk@plt+0x3e34>
    7f34:	cmp	r0, #0
    7f38:	mov	r0, r4
    7f3c:	bne	7f44 <__printf_chk@plt+0x43a0>
    7f40:	pop	{r4, pc}
    7f44:	bl	7b24 <__printf_chk@plt+0x3f80>
    7f48:	mov	r0, #0
    7f4c:	pop	{r4, pc}
    7f50:	cmp	r1, #0
    7f54:	cmpne	r0, #0
    7f58:	push	{r3, r4, r5, r6, r7, lr}
    7f5c:	mov	r4, r0
    7f60:	mov	r5, r1
    7f64:	beq	7f8c <__printf_chk@plt+0x43e8>
    7f68:	ldr	r1, [r0]
    7f6c:	sub	r3, r1, #5
    7f70:	cmp	r3, #3
    7f74:	addls	pc, pc, r3, lsl #2
    7f78:	b	8028 <__printf_chk@plt+0x4484>
    7f7c:	b	8020 <__printf_chk@plt+0x447c>
    7f80:	b	7f94 <__printf_chk@plt+0x43f0>
    7f84:	b	8010 <__printf_chk@plt+0x446c>
    7f88:	b	8018 <__printf_chk@plt+0x4474>
    7f8c:	mov	r0, #0
    7f90:	pop	{r3, r4, r5, r6, r7, pc}
    7f94:	mov	r0, #2
    7f98:	ldr	r3, [r5]
    7f9c:	sub	r2, r3, #5
    7fa0:	cmp	r2, #3
    7fa4:	addls	pc, pc, r2, lsl #2
    7fa8:	b	7fc0 <__printf_chk@plt+0x441c>
    7fac:	b	7ff8 <__printf_chk@plt+0x4454>
    7fb0:	b	7fbc <__printf_chk@plt+0x4418>
    7fb4:	b	8008 <__printf_chk@plt+0x4464>
    7fb8:	b	8000 <__printf_chk@plt+0x445c>
    7fbc:	mov	r3, #2
    7fc0:	cmp	r0, r3
    7fc4:	bne	7f8c <__printf_chk@plt+0x43e8>
    7fc8:	cmp	r1, #8
    7fcc:	addls	pc, pc, r1, lsl #2
    7fd0:	b	7f8c <__printf_chk@plt+0x43e8>
    7fd4:	b	8198 <__printf_chk@plt+0x45f4>
    7fd8:	b	8198 <__printf_chk@plt+0x45f4>
    7fdc:	b	8114 <__printf_chk@plt+0x4570>
    7fe0:	b	805c <__printf_chk@plt+0x44b8>
    7fe4:	b	8030 <__printf_chk@plt+0x448c>
    7fe8:	b	8198 <__printf_chk@plt+0x45f4>
    7fec:	b	8114 <__printf_chk@plt+0x4570>
    7ff0:	b	805c <__printf_chk@plt+0x44b8>
    7ff4:	b	8030 <__printf_chk@plt+0x448c>
    7ff8:	mov	r3, #1
    7ffc:	b	7fc0 <__printf_chk@plt+0x441c>
    8000:	mov	r3, #4
    8004:	b	7fc0 <__printf_chk@plt+0x441c>
    8008:	mov	r3, #3
    800c:	b	7fc0 <__printf_chk@plt+0x441c>
    8010:	mov	r0, #3
    8014:	b	7f98 <__printf_chk@plt+0x43f4>
    8018:	mov	r0, #4
    801c:	b	7f98 <__printf_chk@plt+0x43f4>
    8020:	mov	r0, #1
    8024:	b	7f98 <__printf_chk@plt+0x43f4>
    8028:	mov	r0, r1
    802c:	b	7f98 <__printf_chk@plt+0x43f4>
    8030:	ldr	r0, [r4, #28]
    8034:	cmp	r0, #0
    8038:	popeq	{r3, r4, r5, r6, r7, pc}
    803c:	ldr	r1, [r5, #28]
    8040:	cmp	r1, #0
    8044:	beq	7f8c <__printf_chk@plt+0x43e8>
    8048:	mov	r2, #32
    804c:	bl	3a84 <memcmp@plt>
    8050:	rsbs	r0, r0, #1
    8054:	movcc	r0, #0
    8058:	pop	{r3, r4, r5, r6, r7, pc}
    805c:	ldr	r0, [r4, #20]
    8060:	cmp	r0, #0
    8064:	beq	7f8c <__printf_chk@plt+0x43e8>
    8068:	ldr	r3, [r5, #20]
    806c:	cmp	r3, #0
    8070:	beq	7f8c <__printf_chk@plt+0x43e8>
    8074:	bl	337c <EC_KEY_get0_public_key@plt>
    8078:	cmp	r0, #0
    807c:	beq	7f8c <__printf_chk@plt+0x43e8>
    8080:	ldr	r0, [r5, #20]
    8084:	bl	337c <EC_KEY_get0_public_key@plt>
    8088:	cmp	r0, #0
    808c:	beq	7f8c <__printf_chk@plt+0x43e8>
    8090:	bl	3598 <BN_CTX_new@plt>
    8094:	subs	r6, r0, #0
    8098:	beq	7f8c <__printf_chk@plt+0x43e8>
    809c:	ldr	r0, [r4, #20]
    80a0:	bl	37f0 <EC_KEY_get0_group@plt>
    80a4:	mov	r7, r0
    80a8:	ldr	r0, [r5, #20]
    80ac:	bl	37f0 <EC_KEY_get0_group@plt>
    80b0:	mov	r2, r6
    80b4:	mov	r1, r0
    80b8:	mov	r0, r7
    80bc:	bl	310c <EC_GROUP_cmp@plt>
    80c0:	cmp	r0, #0
    80c4:	bne	8104 <__printf_chk@plt+0x4560>
    80c8:	ldr	r0, [r4, #20]
    80cc:	bl	37f0 <EC_KEY_get0_group@plt>
    80d0:	mov	r7, r0
    80d4:	ldr	r0, [r4, #20]
    80d8:	bl	337c <EC_KEY_get0_public_key@plt>
    80dc:	mov	r4, r0
    80e0:	ldr	r0, [r5, #20]
    80e4:	bl	337c <EC_KEY_get0_public_key@plt>
    80e8:	mov	r1, r4
    80ec:	mov	r3, r6
    80f0:	mov	r2, r0
    80f4:	mov	r0, r7
    80f8:	bl	3b38 <EC_POINT_cmp@plt>
    80fc:	cmp	r0, #0
    8100:	beq	81e4 <__printf_chk@plt+0x4640>
    8104:	mov	r0, r6
    8108:	bl	3a9c <BN_CTX_free@plt>
    810c:	mov	r0, #0
    8110:	pop	{r3, r4, r5, r6, r7, pc}
    8114:	ldr	r3, [r4, #12]
    8118:	cmp	r3, #0
    811c:	beq	7f8c <__printf_chk@plt+0x43e8>
    8120:	ldr	r2, [r5, #12]
    8124:	cmp	r2, #0
    8128:	beq	7f8c <__printf_chk@plt+0x43e8>
    812c:	ldr	r0, [r3, #12]
    8130:	ldr	r1, [r2, #12]
    8134:	bl	3880 <BN_cmp@plt>
    8138:	cmp	r0, #0
    813c:	bne	7f8c <__printf_chk@plt+0x43e8>
    8140:	ldr	r2, [r4, #12]
    8144:	ldr	r3, [r5, #12]
    8148:	ldr	r0, [r2, #16]
    814c:	ldr	r1, [r3, #16]
    8150:	bl	3880 <BN_cmp@plt>
    8154:	cmp	r0, #0
    8158:	bne	7f8c <__printf_chk@plt+0x43e8>
    815c:	ldr	r2, [r4, #12]
    8160:	ldr	r3, [r5, #12]
    8164:	ldr	r0, [r2, #20]
    8168:	ldr	r1, [r3, #20]
    816c:	bl	3880 <BN_cmp@plt>
    8170:	cmp	r0, #0
    8174:	bne	7f8c <__printf_chk@plt+0x43e8>
    8178:	ldr	r2, [r4, #12]
    817c:	ldr	r3, [r5, #12]
    8180:	ldr	r0, [r2, #24]
    8184:	ldr	r1, [r3, #24]
    8188:	bl	3880 <BN_cmp@plt>
    818c:	rsbs	r0, r0, #1
    8190:	movcc	r0, #0
    8194:	pop	{r3, r4, r5, r6, r7, pc}
    8198:	ldr	r3, [r4, #8]
    819c:	cmp	r3, #0
    81a0:	beq	7f8c <__printf_chk@plt+0x43e8>
    81a4:	ldr	r2, [r5, #8]
    81a8:	cmp	r2, #0
    81ac:	beq	7f8c <__printf_chk@plt+0x43e8>
    81b0:	ldr	r0, [r3, #20]
    81b4:	ldr	r1, [r2, #20]
    81b8:	bl	3880 <BN_cmp@plt>
    81bc:	cmp	r0, #0
    81c0:	bne	7f8c <__printf_chk@plt+0x43e8>
    81c4:	ldr	r2, [r4, #8]
    81c8:	ldr	r3, [r5, #8]
    81cc:	ldr	r0, [r2, #16]
    81d0:	ldr	r1, [r3, #16]
    81d4:	bl	3880 <BN_cmp@plt>
    81d8:	rsbs	r0, r0, #1
    81dc:	movcc	r0, #0
    81e0:	pop	{r3, r4, r5, r6, r7, pc}
    81e4:	mov	r0, r6
    81e8:	bl	3a9c <BN_CTX_free@plt>
    81ec:	mov	r0, #1
    81f0:	pop	{r3, r4, r5, r6, r7, pc}
    81f4:	cmp	r1, #0
    81f8:	cmpne	r0, #0
    81fc:	push	{r4, r5, r6, r7, r8, lr}
    8200:	mov	r5, r0
    8204:	mov	r4, r1
    8208:	beq	821c <__printf_chk@plt+0x4678>
    820c:	ldr	ip, [r0]
    8210:	ldr	r3, [r1]
    8214:	cmp	ip, r3
    8218:	beq	8224 <__printf_chk@plt+0x4680>
    821c:	mov	r0, #0
    8220:	pop	{r4, r5, r6, r7, r8, pc}
    8224:	ldr	r3, [pc, #208]	; 82fc <__printf_chk@plt+0x4758>
    8228:	cmp	ip, #4
    822c:	add	r3, pc, r3
    8230:	add	r3, r3, #24
    8234:	bne	8244 <__printf_chk@plt+0x46a0>
    8238:	b	8268 <__printf_chk@plt+0x46c4>
    823c:	cmp	ip, r2
    8240:	beq	8270 <__printf_chk@plt+0x46cc>
    8244:	ldr	r2, [r3, #8]
    8248:	mov	r1, r3
    824c:	add	r3, r3, #24
    8250:	cmn	r2, #1
    8254:	bne	823c <__printf_chk@plt+0x4698>
    8258:	mov	r0, r5
    825c:	mov	r1, r4
    8260:	pop	{r4, r5, r6, r7, r8, lr}
    8264:	b	7f50 <__printf_chk@plt+0x43ac>
    8268:	ldr	r1, [pc, #144]	; 8300 <__printf_chk@plt+0x475c>
    826c:	add	r1, pc, r1
    8270:	ldr	r3, [r1, #16]
    8274:	cmp	r3, #0
    8278:	beq	8258 <__printf_chk@plt+0x46b4>
    827c:	ldr	r6, [r5, #32]
    8280:	ldr	r7, [r4, #32]
    8284:	rsbs	r3, r6, #1
    8288:	movcc	r3, #0
    828c:	rsbs	r2, r7, #1
    8290:	movcc	r2, #0
    8294:	tst	r2, r3
    8298:	bne	8258 <__printf_chk@plt+0x46b4>
    829c:	orrs	r2, r2, r3
    82a0:	bne	821c <__printf_chk@plt+0x4678>
    82a4:	ldr	r0, [r6]
    82a8:	bl	62bc <__printf_chk@plt+0x2718>
    82ac:	mov	r8, r0
    82b0:	ldr	r0, [r7]
    82b4:	bl	62bc <__printf_chk@plt+0x2718>
    82b8:	cmp	r8, r0
    82bc:	bne	821c <__printf_chk@plt+0x4678>
    82c0:	ldr	r0, [r6]
    82c4:	bl	645c <__printf_chk@plt+0x28b8>
    82c8:	mov	r8, r0
    82cc:	ldr	r0, [r7]
    82d0:	bl	645c <__printf_chk@plt+0x28b8>
    82d4:	mov	r7, r0
    82d8:	ldr	r0, [r6]
    82dc:	bl	62bc <__printf_chk@plt+0x2718>
    82e0:	mov	r1, r7
    82e4:	mov	r2, r0
    82e8:	mov	r0, r8
    82ec:	bl	353a0 <__printf_chk@plt+0x317fc>
    82f0:	cmp	r0, #0
    82f4:	beq	8258 <__printf_chk@plt+0x46b4>
    82f8:	b	821c <__printf_chk@plt+0x4678>
    82fc:	andeq	pc, r5, r4, asr r0	; <UNPREDICTABLE>
    8300:	andeq	pc, r5, r4, lsl r0	; <UNPREDICTABLE>
    8304:	mov	r2, #0
    8308:	b	6b10 <__printf_chk@plt+0x2f6c>
    830c:	push	{r4, r5, r6, lr}
    8310:	mov	r5, r0
    8314:	mov	r6, r1
    8318:	bl	5a34 <__printf_chk@plt+0x1e90>
    831c:	subs	r4, r0, #0
    8320:	beq	8360 <__printf_chk@plt+0x47bc>
    8324:	mov	r0, r5
    8328:	mov	r1, r4
    832c:	mov	r2, #0
    8330:	bl	6b10 <__printf_chk@plt+0x2f6c>
    8334:	subs	r5, r0, #0
    8338:	beq	834c <__printf_chk@plt+0x47a8>
    833c:	mov	r0, r4
    8340:	bl	5ccc <__printf_chk@plt+0x2128>
    8344:	mov	r0, r5
    8348:	pop	{r4, r5, r6, pc}
    834c:	mov	r0, r6
    8350:	mov	r1, r4
    8354:	bl	ea28 <__printf_chk@plt+0xae84>
    8358:	mov	r5, r0
    835c:	b	833c <__printf_chk@plt+0x4798>
    8360:	mvn	r0, #1
    8364:	pop	{r4, r5, r6, pc}
    8368:	mov	r2, #1
    836c:	b	6b10 <__printf_chk@plt+0x2f6c>
    8370:	mov	r3, #0
    8374:	b	6e20 <__printf_chk@plt+0x327c>
    8378:	mov	r3, #1
    837c:	b	6e20 <__printf_chk@plt+0x327c>
    8380:	ldr	ip, [pc, #500]	; 857c <__printf_chk@plt+0x49d8>
    8384:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    8388:	add	ip, pc, ip
    838c:	subs	r8, r2, #0
    8390:	ldr	r2, [pc, #488]	; 8580 <__printf_chk@plt+0x49dc>
    8394:	mov	r5, r3
    8398:	mov	r3, ip
    839c:	sub	sp, sp, #24
    83a0:	mov	ip, #0
    83a4:	ldr	r6, [r3, r2]
    83a8:	mov	r4, r0
    83ac:	mov	r0, r1
    83b0:	mov	r7, r1
    83b4:	str	ip, [sp, #12]
    83b8:	ldr	r3, [r6]
    83bc:	strne	ip, [r8]
    83c0:	cmp	r5, #0
    83c4:	str	ip, [sp, #16]
    83c8:	str	r3, [sp, #20]
    83cc:	movne	r3, #0
    83d0:	strne	r3, [r5]
    83d4:	bl	19ce4 <__printf_chk@plt+0x16140>
    83d8:	cmp	r0, #0
    83dc:	beq	8550 <__printf_chk@plt+0x49ac>
    83e0:	ldr	r9, [r4]
    83e4:	cmp	r9, #0
    83e8:	bne	84e4 <__printf_chk@plt+0x4940>
    83ec:	ldr	r3, [r4, #8]
    83f0:	ldr	r0, [r3, #16]
    83f4:	bl	38b0 <BN_num_bits@plt>
    83f8:	mov	r1, #7
    83fc:	bl	368a4 <__printf_chk@plt+0x32d00>
    8400:	ldr	r3, [r4, #8]
    8404:	cmp	r0, #0
    8408:	add	sl, r0, #7
    840c:	movge	sl, r0
    8410:	ldr	r0, [r3, #20]
    8414:	bl	38b0 <BN_num_bits@plt>
    8418:	mov	r1, #7
    841c:	bl	368a4 <__printf_chk@plt+0x32d00>
    8420:	asr	sl, sl, #3
    8424:	add	r1, r0, #7
    8428:	cmp	r0, #0
    842c:	movlt	r0, r1
    8430:	asr	r1, r0, #3
    8434:	orrs	r3, r1, sl
    8438:	bmi	8560 <__printf_chk@plt+0x49bc>
    843c:	mov	r0, sl
    8440:	bl	368a4 <__printf_chk@plt+0x32d00>
    8444:	str	r0, [sp, #16]
    8448:	bl	38f8 <malloc@plt>
    844c:	cmp	r0, #0
    8450:	str	r0, [sp, #12]
    8454:	beq	8570 <__printf_chk@plt+0x49cc>
    8458:	ldr	r3, [r4, #8]
    845c:	mov	r1, r0
    8460:	ldr	r0, [r3, #16]
    8464:	bl	32ec <BN_bn2bin@plt>
    8468:	ldr	r3, [r4, #8]
    846c:	ldr	r1, [sp, #12]
    8470:	ldr	r0, [r3, #20]
    8474:	add	r1, r1, sl
    8478:	bl	32ec <BN_bn2bin@plt>
    847c:	mov	r0, #1
    8480:	mov	r1, #64	; 0x40
    8484:	bl	385c <calloc@plt>
    8488:	subs	r4, r0, #0
    848c:	ldreq	r7, [sp, #12]
    8490:	mvneq	r9, #1
    8494:	beq	8508 <__printf_chk@plt+0x4964>
    8498:	mov	r3, #64	; 0x40
    849c:	ldr	r1, [sp, #12]
    84a0:	str	r3, [sp]
    84a4:	mov	r0, r7
    84a8:	ldr	r2, [sp, #16]
    84ac:	mov	r3, r4
    84b0:	bl	19f48 <__printf_chk@plt+0x163a4>
    84b4:	subs	r9, r0, #0
    84b8:	bne	8548 <__printf_chk@plt+0x49a4>
    84bc:	cmp	r8, #0
    84c0:	strne	r4, [r8]
    84c4:	movne	r4, r9
    84c8:	cmp	r5, #0
    84cc:	beq	8548 <__printf_chk@plt+0x49a4>
    84d0:	mov	r0, r7
    84d4:	bl	19ce4 <__printf_chk@plt+0x16140>
    84d8:	ldr	r7, [sp, #12]
    84dc:	str	r0, [r5]
    84e0:	b	8508 <__printf_chk@plt+0x4964>
    84e4:	mov	r0, r4
    84e8:	add	r1, sp, #12
    84ec:	add	r2, sp, #16
    84f0:	mov	r3, #1
    84f4:	bl	6e20 <__printf_chk@plt+0x327c>
    84f8:	subs	r9, r0, #0
    84fc:	beq	847c <__printf_chk@plt+0x48d8>
    8500:	ldr	r7, [sp, #12]
    8504:	mov	r4, #0
    8508:	mov	r0, r4
    850c:	bl	3244 <free@plt>
    8510:	cmp	r7, #0
    8514:	beq	852c <__printf_chk@plt+0x4988>
    8518:	mov	r0, r7
    851c:	ldr	r1, [sp, #16]
    8520:	bl	35b90 <__printf_chk@plt+0x31fec>
    8524:	ldr	r0, [sp, #12]
    8528:	bl	3244 <free@plt>
    852c:	ldr	r2, [sp, #20]
    8530:	mov	r0, r9
    8534:	ldr	r3, [r6]
    8538:	cmp	r2, r3
    853c:	bne	8578 <__printf_chk@plt+0x49d4>
    8540:	add	sp, sp, #24
    8544:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    8548:	ldr	r7, [sp, #12]
    854c:	b	8508 <__printf_chk@plt+0x4964>
    8550:	mov	r4, r0
    8554:	ldr	r7, [sp, #12]
    8558:	mvn	r9, #9
    855c:	b	8508 <__printf_chk@plt+0x4964>
    8560:	mov	r4, r9
    8564:	ldr	r7, [sp, #12]
    8568:	mvn	r9, #3
    856c:	b	8508 <__printf_chk@plt+0x4964>
    8570:	mvn	r9, #1
    8574:	b	852c <__printf_chk@plt+0x4988>
    8578:	bl	36f4 <__stack_chk_fail@plt>
    857c:	andeq	pc, r5, r8, ror r8	; <UNPREDICTABLE>
    8580:	muleq	r0, ip, r3
    8584:	ldr	ip, [pc, #1780]	; 8c80 <__printf_chk@plt+0x50dc>
    8588:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    858c:	add	ip, pc, ip
    8590:	ldr	lr, [pc, #1772]	; 8c84 <__printf_chk@plt+0x50e0>
    8594:	sub	sp, sp, #252	; 0xfc
    8598:	mov	r4, r2
    859c:	add	r3, sp, #44	; 0x2c
    85a0:	add	r2, sp, #40	; 0x28
    85a4:	mov	r8, r0
    85a8:	ldr	lr, [ip, lr]
    85ac:	mov	r5, r1
    85b0:	ldr	ip, [lr]
    85b4:	str	lr, [sp, #16]
    85b8:	str	ip, [sp, #244]	; 0xf4
    85bc:	bl	8380 <__printf_chk@plt+0x47dc>
    85c0:	cmp	r0, #0
    85c4:	bne	8c08 <__printf_chk@plt+0x5064>
    85c8:	cmp	r4, #4
    85cc:	addls	pc, pc, r4, lsl #2
    85d0:	b	8bec <__printf_chk@plt+0x5048>
    85d4:	b	8980 <__printf_chk@plt+0x4ddc>
    85d8:	b	89f4 <__printf_chk@plt+0x4e50>
    85dc:	b	89d0 <__printf_chk@plt+0x4e2c>
    85e0:	b	89fc <__printf_chk@plt+0x4e58>
    85e4:	b	85e8 <__printf_chk@plt+0x4a44>
    85e8:	mov	r0, r5
    85ec:	bl	19ca8 <__printf_chk@plt+0x16104>
    85f0:	mov	r1, #11
    85f4:	ldr	r6, [sp, #40]	; 0x28
    85f8:	ldr	r9, [sp, #44]	; 0x2c
    85fc:	str	r0, [sp, #24]
    8600:	mov	r0, #20
    8604:	bl	385c <calloc@plt>
    8608:	cmp	r0, #0
    860c:	str	r0, [sp, #20]
    8610:	beq	8c70 <__printf_chk@plt+0x50cc>
    8614:	add	r4, sp, #48	; 0x30
    8618:	mov	r1, #0
    861c:	mov	r2, #153	; 0x99
    8620:	mov	r0, r4
    8624:	bl	3454 <memset@plt>
    8628:	cmp	r9, #0
    862c:	beq	8c50 <__printf_chk@plt+0x50ac>
    8630:	add	r9, r6, r9
    8634:	mov	fp, #4
    8638:	mov	r3, #8
    863c:	ldrb	r5, [r6], #1
    8640:	mov	r7, #4
    8644:	tst	r5, #1
    8648:	mov	r1, r3
    864c:	mvneq	r0, #0
    8650:	movne	r0, #1
    8654:	bl	368a4 <__printf_chk@plt+0x32d00>
    8658:	tst	r5, #2
    865c:	mov	r1, fp
    8660:	asr	r5, r5, #2
    8664:	mov	sl, r0
    8668:	mvneq	r0, #0
    866c:	movne	r0, #1
    8670:	bl	368a4 <__printf_chk@plt+0x32d00>
    8674:	bic	r3, sl, sl, asr #31
    8678:	cmp	r3, #16
    867c:	movge	r3, #16
    8680:	add	sl, sp, #248	; 0xf8
    8684:	lsl	r1, r3, #3
    8688:	add	r2, r1, r3
    868c:	add	r2, sl, r2
    8690:	bic	r0, r0, r0, asr #31
    8694:	cmp	r0, #8
    8698:	movlt	fp, r0
    869c:	movge	fp, #8
    86a0:	add	r2, r2, fp
    86a4:	ldrb	r0, [r2, #-200]	; 0xffffff38
    86a8:	cmp	r0, #13
    86ac:	addls	r0, r0, #1
    86b0:	strbls	r0, [r2, #-200]	; 0xffffff38
    86b4:	subs	r7, r7, #1
    86b8:	bne	8644 <__printf_chk@plt+0x4aa0>
    86bc:	cmp	r6, r9
    86c0:	bne	863c <__printf_chk@plt+0x4a98>
    86c4:	add	r3, r1, r3
    86c8:	ldr	r0, [r8]
    86cc:	add	ip, sp, #248	; 0xf8
    86d0:	add	r2, ip, r3
    86d4:	cmp	r0, #4
    86d8:	add	fp, r2, fp
    86dc:	mov	r3, #15
    86e0:	strb	r3, [sp, #124]	; 0x7c
    86e4:	mov	r3, #16
    86e8:	strb	r3, [fp, #-200]	; 0xffffff38
    86ec:	beq	8c10 <__printf_chk@plt+0x506c>
    86f0:	ldr	r3, [pc, #1424]	; 8c88 <__printf_chk@plt+0x50e4>
    86f4:	add	r3, pc, r3
    86f8:	add	r3, r3, #24
    86fc:	b	870c <__printf_chk@plt+0x4b68>
    8700:	cmp	r2, r0
    8704:	add	r3, r3, #24
    8708:	beq	8c18 <__printf_chk@plt+0x5074>
    870c:	ldr	r2, [r3, #8]
    8710:	mov	r1, r3
    8714:	cmn	r2, #1
    8718:	bne	8700 <__printf_chk@plt+0x4b5c>
    871c:	ldr	r5, [pc, #1384]	; 8c8c <__printf_chk@plt+0x50e8>
    8720:	add	r5, pc, r5
    8724:	mov	r0, r8
    8728:	add	sl, sp, #204	; 0xcc
    872c:	bl	76a8 <__printf_chk@plt+0x3b04>
    8730:	ldr	ip, [pc, #1368]	; 8c90 <__printf_chk@plt+0x50ec>
    8734:	mov	r1, #17
    8738:	str	r5, [sp, #4]
    873c:	add	ip, pc, ip
    8740:	mov	r3, r1
    8744:	mov	r2, #1
    8748:	str	ip, [sp]
    874c:	str	r0, [sp, #8]
    8750:	mov	r0, sl
    8754:	bl	3928 <__snprintf_chk@plt>
    8758:	cmp	r0, #17
    875c:	bls	87c4 <__printf_chk@plt+0x4c20>
    8760:	ldr	r1, [r8]
    8764:	ldr	r3, [pc, #1320]	; 8c94 <__printf_chk@plt+0x50f0>
    8768:	cmp	r1, #4
    876c:	add	r3, pc, r3
    8770:	add	r3, r3, #24
    8774:	bne	8788 <__printf_chk@plt+0x4be4>
    8778:	b	8c38 <__printf_chk@plt+0x5094>
    877c:	cmp	r2, r1
    8780:	add	r3, r3, #24
    8784:	beq	8c40 <__printf_chk@plt+0x509c>
    8788:	ldr	r2, [r3, #8]
    878c:	mov	r0, r3
    8790:	cmn	r2, #1
    8794:	bne	877c <__printf_chk@plt+0x4bd8>
    8798:	ldr	r3, [pc, #1272]	; 8c98 <__printf_chk@plt+0x50f4>
    879c:	add	r3, pc, r3
    87a0:	ldr	ip, [pc, #1268]	; 8c9c <__printf_chk@plt+0x50f8>
    87a4:	mov	r1, #17
    87a8:	str	r3, [sp, #4]
    87ac:	mov	r0, sl
    87b0:	add	ip, pc, ip
    87b4:	mov	r3, r1
    87b8:	mov	r2, #1
    87bc:	str	ip, [sp]
    87c0:	bl	3928 <__snprintf_chk@plt>
    87c4:	cmp	r0, #0
    87c8:	ble	8c2c <__printf_chk@plt+0x5088>
    87cc:	mov	r0, sl
    87d0:	bl	3910 <strlen@plt>
    87d4:	rsb	r6, r0, #17
    87d8:	mov	r5, r0
    87dc:	lsr	r6, r6, #1
    87e0:	ldr	ip, [sp, #24]
    87e4:	add	r8, sp, #224	; 0xe0
    87e8:	ldr	r2, [pc, #1200]	; 8ca0 <__printf_chk@plt+0x50fc>
    87ec:	mov	r1, #17
    87f0:	mov	r0, r8
    87f4:	mov	r3, r1
    87f8:	add	r2, pc, r2
    87fc:	str	ip, [sp, #4]
    8800:	str	r2, [sp]
    8804:	mov	r2, #1
    8808:	bl	3928 <__snprintf_chk@plt>
    880c:	cmp	r0, #0
    8810:	ble	8c20 <__printf_chk@plt+0x507c>
    8814:	mov	r0, r8
    8818:	bl	3910 <strlen@plt>
    881c:	rsb	r7, r0, #17
    8820:	mov	r9, r0
    8824:	lsr	r7, r7, #1
    8828:	ldr	lr, [sp, #20]
    882c:	cmp	r6, #0
    8830:	mov	r3, #43	; 0x2b
    8834:	add	ip, lr, #1
    8838:	strb	r3, [lr]
    883c:	beq	885c <__printf_chk@plt+0x4cb8>
    8840:	add	r1, r6, lr
    8844:	mov	r3, lr
    8848:	mov	r2, #45	; 0x2d
    884c:	strb	r2, [r3, #1]!
    8850:	cmp	r3, r1
    8854:	bne	884c <__printf_chk@plt+0x4ca8>
    8858:	add	ip, ip, r6
    885c:	mov	r0, ip
    8860:	mov	r1, sl
    8864:	mov	r2, r5
    8868:	mov	r3, #219	; 0xdb
    886c:	bl	3178 <__memcpy_chk@plt>
    8870:	add	r6, r6, r5
    8874:	cmp	r6, #16
    8878:	add	ip, r0, r5
    887c:	bhi	8c48 <__printf_chk@plt+0x50a4>
    8880:	rsb	r6, r6, #17
    8884:	mov	r3, #45	; 0x2d
    8888:	add	sl, ip, r6
    888c:	strb	r3, [ip], #1
    8890:	cmp	ip, sl
    8894:	bne	888c <__printf_chk@plt+0x4ce8>
    8898:	ldr	r5, [pc, #1028]	; 8ca4 <__printf_chk@plt+0x5100>
    889c:	mov	r3, #10
    88a0:	mov	r6, sl
    88a4:	add	r2, sl, #20
    88a8:	add	r5, pc, r5
    88ac:	add	fp, sp, #57	; 0x39
    88b0:	mov	r1, #43	; 0x2b
    88b4:	mov	r0, r3
    88b8:	strb	r1, [r6], #2
    88bc:	mov	r1, #124	; 0x7c
    88c0:	strb	r3, [sl, #1]
    88c4:	mov	lr, r6
    88c8:	mov	r3, #0
    88cc:	strb	r1, [r2, #-18]	; 0xffffffee
    88d0:	ldrb	ip, [r4, r3]
    88d4:	add	r3, r3, #9
    88d8:	cmp	ip, #16
    88dc:	movcs	ip, #16
    88e0:	cmp	r3, #153	; 0x99
    88e4:	ldrb	ip, [r5, ip]
    88e8:	strb	ip, [lr, #1]!
    88ec:	bne	88d0 <__printf_chk@plt+0x4d2c>
    88f0:	add	r4, r4, #1
    88f4:	strb	r1, [r6, #18]
    88f8:	cmp	r4, fp
    88fc:	strb	r0, [r2, #1]
    8900:	add	r6, r6, #20
    8904:	add	r2, r2, #20
    8908:	bne	88c4 <__printf_chk@plt+0x4d20>
    890c:	cmp	r7, #0
    8910:	mov	r2, #43	; 0x2b
    8914:	add	r3, sl, #183	; 0xb7
    8918:	strb	r2, [sl, #182]	; 0xb6
    891c:	beq	8c68 <__printf_chk@plt+0x50c4>
    8920:	add	ip, r3, r7
    8924:	mov	r2, #45	; 0x2d
    8928:	strb	r2, [r3], #1
    892c:	cmp	r3, ip
    8930:	bne	8928 <__printf_chk@plt+0x4d84>
    8934:	mov	r2, r9
    8938:	mov	r1, r8
    893c:	mov	r0, ip
    8940:	add	r7, r7, r9
    8944:	bl	38c8 <memcpy@plt>
    8948:	cmp	r7, #16
    894c:	add	r9, r0, r9
    8950:	bhi	8c60 <__printf_chk@plt+0x50bc>
    8954:	rsb	r3, r7, #17
    8958:	mov	r2, #45	; 0x2d
    895c:	add	r3, r9, r3
    8960:	strb	r2, [r9], #1
    8964:	cmp	r9, r3
    8968:	bne	8960 <__printf_chk@plt+0x4dbc>
    896c:	mov	r2, #43	; 0x2b
    8970:	ldr	r0, [sp, #40]	; 0x28
    8974:	strb	r2, [r3]
    8978:	ldr	r1, [sp, #44]	; 0x2c
    897c:	b	89a4 <__printf_chk@plt+0x4e00>
    8980:	subs	r0, r5, #0
    8984:	bne	89d4 <__printf_chk@plt+0x4e30>
    8988:	bl	19ca8 <__printf_chk@plt+0x16104>
    898c:	ldr	r1, [sp, #40]	; 0x28
    8990:	ldr	r2, [sp, #44]	; 0x2c
    8994:	bl	6ed4 <__printf_chk@plt+0x3330>
    8998:	ldr	r1, [sp, #44]	; 0x2c
    899c:	str	r0, [sp, #20]
    89a0:	ldr	r0, [sp, #40]	; 0x28
    89a4:	bl	35b90 <__printf_chk@plt+0x31fec>
    89a8:	ldr	r0, [sp, #40]	; 0x28
    89ac:	bl	3244 <free@plt>
    89b0:	ldr	r0, [sp, #20]
    89b4:	ldr	r7, [sp, #16]
    89b8:	ldr	r2, [sp, #244]	; 0xf4
    89bc:	ldr	r3, [r7]
    89c0:	cmp	r2, r3
    89c4:	bne	8c7c <__printf_chk@plt+0x50d8>
    89c8:	add	sp, sp, #252	; 0xfc
    89cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    89d0:	mov	r0, r5
    89d4:	bl	19ca8 <__printf_chk@plt+0x16104>
    89d8:	ldr	r1, [sp, #40]	; 0x28
    89dc:	ldr	r2, [sp, #44]	; 0x2c
    89e0:	bl	701c <__printf_chk@plt+0x3478>
    89e4:	ldr	r1, [sp, #44]	; 0x2c
    89e8:	str	r0, [sp, #20]
    89ec:	ldr	r0, [sp, #40]	; 0x28
    89f0:	b	89a4 <__printf_chk@plt+0x4e00>
    89f4:	mov	r0, r5
    89f8:	b	8988 <__printf_chk@plt+0x4de4>
    89fc:	ldr	r3, [pc, #676]	; 8ca8 <__printf_chk@plt+0x5104>
    8a00:	add	ip, sp, #224	; 0xe0
    8a04:	ldr	r7, [sp, #44]	; 0x2c
    8a08:	add	r3, pc, r3
    8a0c:	ldr	sl, [sp, #40]	; 0x28
    8a10:	ldr	r0, [r3]
    8a14:	mov	lr, r3
    8a18:	ldrh	r3, [r3, #4]
    8a1c:	lsr	r6, r7, #1
    8a20:	add	r6, r6, #1
    8a24:	str	r7, [sp, #28]
    8a28:	str	r0, [sp, #204]	; 0xcc
    8a2c:	ldr	r0, [lr, #8]!
    8a30:	strh	r3, [sp, #208]	; 0xd0
    8a34:	str	sl, [sp, #32]
    8a38:	ldr	r1, [lr, #4]
    8a3c:	ldr	r2, [lr, #8]
    8a40:	ldr	r3, [lr, #12]
    8a44:	ldrb	lr, [lr, #16]
    8a48:	stmia	ip!, {r0, r1, r2, r3}
    8a4c:	mov	r0, r6
    8a50:	mov	r1, #6
    8a54:	strb	lr, [ip]
    8a58:	bl	385c <calloc@plt>
    8a5c:	cmp	r0, #0
    8a60:	str	r0, [sp, #20]
    8a64:	beq	8be0 <__printf_chk@plt+0x503c>
    8a68:	mov	r4, #1
    8a6c:	mov	r2, r0
    8a70:	and	ip, r7, r4
    8a74:	movw	r5, #43691	; 0xaaab
    8a78:	movw	r9, #36409	; 0x8e39
    8a7c:	str	ip, [sp, #36]	; 0x24
    8a80:	mov	r0, #120	; 0x78
    8a84:	movt	r5, #43690	; 0xaaaa
    8a88:	movt	r9, #14563	; 0x38e3
    8a8c:	mov	r3, r4
    8a90:	ldr	r1, [sp, #32]
    8a94:	mov	ip, #0
    8a98:	mov	fp, #45	; 0x2d
    8a9c:	strb	r0, [r2]
    8aa0:	b	8b68 <__printf_chk@plt+0x4fc4>
    8aa4:	umull	r0, r7, r5, r3
    8aa8:	ldrb	r0, [r1], #2
    8aac:	add	sl, r4, #3
    8ab0:	str	sl, [sp, #24]
    8ab4:	ubfx	r8, r0, #2, #4
    8ab8:	add	sl, sp, #248	; 0xf8
    8abc:	add	r8, sl, r8
    8ac0:	and	lr, r0, #3
    8ac4:	add	r0, r3, r0, lsr #6
    8ac8:	cmp	r6, ip
    8acc:	ldrb	r8, [r8, #-24]	; 0xffffffe8
    8ad0:	add	lr, lr, r7, lsr #2
    8ad4:	umull	sl, r7, r5, lr
    8ad8:	strb	r8, [r2, #2]
    8adc:	umull	sl, r8, r5, r0
    8ae0:	lsr	r7, r7, #2
    8ae4:	add	r7, r7, r7, lsl #1
    8ae8:	lsr	r8, r8, #2
    8aec:	sub	lr, lr, r7, lsl #1
    8af0:	add	r7, sp, #248	; 0xf8
    8af4:	add	r8, r8, r8, lsl #1
    8af8:	add	lr, r7, lr
    8afc:	sub	r0, r0, r8, lsl #1
    8b00:	ldrb	lr, [lr, #-44]	; 0xffffffd4
    8b04:	add	r0, r7, r0
    8b08:	ldrb	r0, [r0, #-44]	; 0xffffffd4
    8b0c:	strb	lr, [r2, #3]
    8b10:	strb	r0, [r2, #1]
    8b14:	bls	8bc8 <__printf_chk@plt+0x5024>
    8b18:	ldrb	lr, [r1, #-1]
    8b1c:	add	r3, r3, r3, lsl #2
    8b20:	strb	fp, [r2, #5]
    8b24:	mov	sl, #7
    8b28:	and	r0, lr, #15
    8b2c:	add	r4, r4, #6
    8b30:	add	r0, r7, r0
    8b34:	add	lr, r7, lr, lsr #4
    8b38:	ldrb	r0, [r0, #-24]	; 0xffffffe8
    8b3c:	ldrb	lr, [lr, #-24]	; 0xffffffe8
    8b40:	strb	lr, [r2, #4]
    8b44:	strb	r0, [r2, #6]!
    8b48:	ldrb	lr, [r1, #-1]
    8b4c:	ldrb	r0, [r1, #-2]
    8b50:	add	r3, lr, r3
    8b54:	smlabb	r0, sl, r0, r3
    8b58:	umull	lr, r3, r9, r0
    8b5c:	lsr	r3, r3, #3
    8b60:	add	r3, r3, r3, lsl #3
    8b64:	sub	r3, r0, r3, lsl #2
    8b68:	add	ip, ip, #1
    8b6c:	cmp	r6, ip
    8b70:	bhi	8aa4 <__printf_chk@plt+0x4f00>
    8b74:	ldr	lr, [sp, #36]	; 0x24
    8b78:	cmp	lr, #0
    8b7c:	bne	8aa4 <__printf_chk@plt+0x4f00>
    8b80:	movw	r1, #43691	; 0xaaab
    8b84:	movt	r1, #43690	; 0xaaaa
    8b88:	add	lr, sp, #248	; 0xf8
    8b8c:	ldr	r2, [sp, #20]
    8b90:	umull	r7, r1, r1, r3
    8b94:	ldrb	r0, [sp, #240]	; 0xf0
    8b98:	add	sl, r4, #3
    8b9c:	str	sl, [sp, #24]
    8ba0:	lsr	r1, r1, #2
    8ba4:	add	ip, lr, r1
    8ba8:	add	r1, r1, r1, lsl #1
    8bac:	ldrb	ip, [ip, #-44]	; 0xffffffd4
    8bb0:	sub	r3, r3, r1, lsl #1
    8bb4:	add	r3, lr, r3
    8bb8:	ldrb	r3, [r3, #-44]	; 0xffffffd4
    8bbc:	strb	r3, [r2, r4]!
    8bc0:	strb	ip, [r2, #2]
    8bc4:	strb	r0, [r2, #1]
    8bc8:	ldr	r3, [sp, #20]
    8bcc:	mov	r1, #120	; 0x78
    8bd0:	ldr	sl, [sp, #24]
    8bd4:	mov	r2, #0
    8bd8:	strb	r1, [r3, sl]!
    8bdc:	strb	r2, [r3, #1]
    8be0:	ldr	r1, [sp, #28]
    8be4:	ldr	r0, [sp, #32]
    8be8:	b	89a4 <__printf_chk@plt+0x4e00>
    8bec:	ldr	r0, [sp, #40]	; 0x28
    8bf0:	ldr	r1, [sp, #44]	; 0x2c
    8bf4:	bl	35b90 <__printf_chk@plt+0x31fec>
    8bf8:	ldr	r0, [sp, #40]	; 0x28
    8bfc:	bl	3244 <free@plt>
    8c00:	mov	r0, #0
    8c04:	b	89b4 <__printf_chk@plt+0x4e10>
    8c08:	mov	r0, #0
    8c0c:	b	89b4 <__printf_chk@plt+0x4e10>
    8c10:	ldr	r1, [pc, #148]	; 8cac <__printf_chk@plt+0x5108>
    8c14:	add	r1, pc, r1
    8c18:	ldr	r5, [r1, #4]
    8c1c:	b	8724 <__printf_chk@plt+0x4b80>
    8c20:	mov	r7, #8
    8c24:	mov	r9, #0
    8c28:	b	8828 <__printf_chk@plt+0x4c84>
    8c2c:	mov	r6, #8
    8c30:	mov	r5, #0
    8c34:	b	87e0 <__printf_chk@plt+0x4c3c>
    8c38:	ldr	r0, [pc, #112]	; 8cb0 <__printf_chk@plt+0x510c>
    8c3c:	add	r0, pc, r0
    8c40:	ldr	r3, [r0, #4]
    8c44:	b	87a0 <__printf_chk@plt+0x4bfc>
    8c48:	mov	sl, ip
    8c4c:	b	8898 <__printf_chk@plt+0x4cf4>
    8c50:	mov	fp, #4
    8c54:	mov	r3, #8
    8c58:	mov	r1, #64	; 0x40
    8c5c:	b	86c4 <__printf_chk@plt+0x4b20>
    8c60:	mov	r3, r9
    8c64:	b	896c <__printf_chk@plt+0x4dc8>
    8c68:	mov	ip, r3
    8c6c:	b	8934 <__printf_chk@plt+0x4d90>
    8c70:	mov	r1, r9
    8c74:	mov	r0, r6
    8c78:	b	89a4 <__printf_chk@plt+0x4e00>
    8c7c:	bl	36f4 <__stack_chk_fail@plt>
    8c80:	andeq	pc, r5, r4, ror r6	; <UNPREDICTABLE>
    8c84:	muleq	r0, ip, r3
    8c88:	andeq	lr, r5, ip, lsl #23
    8c8c:	andeq	pc, r2, ip, lsr #21
    8c90:	ldrdeq	pc, [r2], -ip
    8c94:	andeq	lr, r5, r4, lsl fp
    8c98:	andeq	pc, r2, r0, lsr sl	; <UNPREDICTABLE>
    8c9c:	andeq	pc, r2, r0, ror sl	; <UNPREDICTABLE>
    8ca0:	andeq	pc, r2, r8, lsr #20
    8ca4:	andeq	pc, r2, r0, lsl #19
    8ca8:	andeq	pc, r2, ip, lsr r7	; <UNPREDICTABLE>
    8cac:	andeq	lr, r5, ip, ror #12
    8cb0:	andeq	lr, r5, r4, asr #12
    8cb4:	ldr	r3, [pc, #528]	; 8ecc <__printf_chk@plt+0x5328>
    8cb8:	ldr	r2, [pc, #528]	; 8ed0 <__printf_chk@plt+0x532c>
    8cbc:	add	r3, pc, r3
    8cc0:	push	{r4, r5, r6, r7, lr}
    8cc4:	subs	r4, r0, #0
    8cc8:	ldr	r6, [r3, r2]
    8ccc:	sub	sp, sp, #28
    8cd0:	ldr	r3, [r6]
    8cd4:	str	r3, [sp, #20]
    8cd8:	beq	8d14 <__printf_chk@plt+0x5170>
    8cdc:	ldr	ip, [r4]
    8ce0:	ldr	r3, [pc, #492]	; 8ed4 <__printf_chk@plt+0x5330>
    8ce4:	cmp	ip, #4
    8ce8:	add	r3, pc, r3
    8cec:	add	r3, r3, #24
    8cf0:	bne	8d04 <__printf_chk@plt+0x5160>
    8cf4:	b	8da8 <__printf_chk@plt+0x5204>
    8cf8:	cmp	ip, r2
    8cfc:	add	r3, r3, #24
    8d00:	beq	8db0 <__printf_chk@plt+0x520c>
    8d04:	ldr	r2, [r3, #8]
    8d08:	mov	lr, r3
    8d0c:	cmn	r2, #1
    8d10:	bne	8cf8 <__printf_chk@plt+0x5154>
    8d14:	mov	r0, r4
    8d18:	mov	r2, #0
    8d1c:	bl	8584 <__printf_chk@plt+0x49e0>
    8d20:	ldr	r1, [r4]
    8d24:	cmp	r1, #4
    8d28:	mov	r5, r0
    8d2c:	beq	8ea8 <__printf_chk@plt+0x5304>
    8d30:	ldr	r3, [pc, #416]	; 8ed8 <__printf_chk@plt+0x5334>
    8d34:	add	r3, pc, r3
    8d38:	add	r3, r3, #24
    8d3c:	b	8d4c <__printf_chk@plt+0x51a8>
    8d40:	cmp	r2, r1
    8d44:	add	r3, r3, #24
    8d48:	beq	8eb0 <__printf_chk@plt+0x530c>
    8d4c:	ldr	r2, [r3, #8]
    8d50:	mov	ip, r3
    8d54:	cmn	r2, #1
    8d58:	bne	8d40 <__printf_chk@plt+0x519c>
    8d5c:	ldr	r2, [pc, #376]	; 8edc <__printf_chk@plt+0x5338>
    8d60:	add	r2, pc, r2
    8d64:	cmp	r5, #0
    8d68:	ldr	r3, [pc, #368]	; 8ee0 <__printf_chk@plt+0x533c>
    8d6c:	ldr	r1, [pc, #368]	; 8ee4 <__printf_chk@plt+0x5340>
    8d70:	add	r0, sp, #16
    8d74:	add	r3, pc, r3
    8d78:	movne	r3, r5
    8d7c:	add	r1, pc, r1
    8d80:	bl	1488c <__printf_chk@plt+0x10ce8>
    8d84:	mov	r0, r5
    8d88:	bl	3244 <free@plt>
    8d8c:	ldr	r2, [sp, #20]
    8d90:	ldr	r3, [r6]
    8d94:	ldr	r0, [sp, #16]
    8d98:	cmp	r2, r3
    8d9c:	bne	8ec8 <__printf_chk@plt+0x5324>
    8da0:	add	sp, sp, #28
    8da4:	pop	{r4, r5, r6, r7, pc}
    8da8:	ldr	lr, [pc, #312]	; 8ee8 <__printf_chk@plt+0x5344>
    8dac:	add	lr, pc, lr
    8db0:	ldr	r3, [lr, #16]
    8db4:	cmp	r3, #0
    8db8:	beq	8d14 <__printf_chk@plt+0x5170>
    8dbc:	ldr	r3, [r4, #32]
    8dc0:	mov	r2, #0
    8dc4:	ldr	r0, [r3, #56]	; 0x38
    8dc8:	bl	8584 <__printf_chk@plt+0x49e0>
    8dcc:	ldr	r1, [r4]
    8dd0:	ldr	r3, [pc, #276]	; 8eec <__printf_chk@plt+0x5348>
    8dd4:	cmp	r1, #4
    8dd8:	add	r3, pc, r3
    8ddc:	add	r3, r3, #24
    8de0:	mov	r7, r0
    8de4:	bne	8df8 <__printf_chk@plt+0x5254>
    8de8:	b	8eb8 <__printf_chk@plt+0x5314>
    8dec:	cmp	r2, r1
    8df0:	add	r3, r3, #24
    8df4:	beq	8ec0 <__printf_chk@plt+0x531c>
    8df8:	ldr	r2, [r3, #8]
    8dfc:	mov	r0, r3
    8e00:	cmn	r2, #1
    8e04:	bne	8dec <__printf_chk@plt+0x5248>
    8e08:	ldr	r2, [pc, #224]	; 8ef0 <__printf_chk@plt+0x534c>
    8e0c:	add	r2, pc, r2
    8e10:	ldr	r1, [r4, #32]
    8e14:	ldr	r0, [r1, #56]	; 0x38
    8e18:	ldr	r3, [r1, #16]
    8e1c:	ldrd	r4, [r1, #8]
    8e20:	ldr	lr, [r0]
    8e24:	cmp	lr, #4
    8e28:	beq	8e98 <__printf_chk@plt+0x52f4>
    8e2c:	ldr	r1, [pc, #192]	; 8ef4 <__printf_chk@plt+0x5350>
    8e30:	add	r1, pc, r1
    8e34:	add	r1, r1, #24
    8e38:	b	8e48 <__printf_chk@plt+0x52a4>
    8e3c:	cmp	ip, lr
    8e40:	add	r1, r1, #24
    8e44:	beq	8ea0 <__printf_chk@plt+0x52fc>
    8e48:	ldr	ip, [r1, #8]
    8e4c:	mov	r0, r1
    8e50:	cmn	ip, #1
    8e54:	bne	8e3c <__printf_chk@plt+0x5298>
    8e58:	ldr	r0, [pc, #152]	; 8ef8 <__printf_chk@plt+0x5354>
    8e5c:	add	r0, pc, r0
    8e60:	cmp	r7, #0
    8e64:	ldr	r1, [pc, #144]	; 8efc <__printf_chk@plt+0x5358>
    8e68:	str	r0, [sp, #8]
    8e6c:	add	r0, sp, #16
    8e70:	add	r1, pc, r1
    8e74:	movne	r1, r7
    8e78:	str	r1, [sp, #12]
    8e7c:	ldr	r1, [pc, #124]	; 8f00 <__printf_chk@plt+0x535c>
    8e80:	strd	r4, [sp]
    8e84:	add	r1, pc, r1
    8e88:	bl	1488c <__printf_chk@plt+0x10ce8>
    8e8c:	mov	r0, r7
    8e90:	bl	3244 <free@plt>
    8e94:	b	8d8c <__printf_chk@plt+0x51e8>
    8e98:	ldr	r0, [pc, #100]	; 8f04 <__printf_chk@plt+0x5360>
    8e9c:	add	r0, pc, r0
    8ea0:	ldr	r0, [r0, #4]
    8ea4:	b	8e60 <__printf_chk@plt+0x52bc>
    8ea8:	ldr	ip, [pc, #88]	; 8f08 <__printf_chk@plt+0x5364>
    8eac:	add	ip, pc, ip
    8eb0:	ldr	r2, [ip, #4]
    8eb4:	b	8d64 <__printf_chk@plt+0x51c0>
    8eb8:	ldr	r0, [pc, #76]	; 8f0c <__printf_chk@plt+0x5368>
    8ebc:	add	r0, pc, r0
    8ec0:	ldr	r2, [r0, #4]
    8ec4:	b	8e10 <__printf_chk@plt+0x526c>
    8ec8:	bl	36f4 <__stack_chk_fail@plt>
    8ecc:	andeq	lr, r5, r4, asr #30
    8ed0:	muleq	r0, ip, r3
    8ed4:	muleq	r5, r8, r5
    8ed8:	andeq	lr, r5, ip, asr #10
    8edc:	andeq	pc, r2, ip, ror #8
    8ee0:	andeq	lr, r2, r8, ror #16
    8ee4:	andeq	pc, r2, r0, ror #9
    8ee8:	ldrdeq	lr, [r5], -r4
    8eec:	andeq	lr, r5, r8, lsr #9
    8ef0:	andeq	pc, r2, r0, asr #7
    8ef4:	andeq	lr, r5, r0, asr r4
    8ef8:	andeq	pc, r2, r0, ror r3	; <UNPREDICTABLE>
    8efc:	andeq	lr, r2, ip, ror #14
    8f00:			; <UNDEFINED> instruction: 0x0002f3b8
    8f04:	andeq	lr, r5, r4, ror #7
    8f08:	ldrdeq	lr, [r5], -r4
    8f0c:	andeq	lr, r5, r4, asr #7
    8f10:	push	{r3, r4, r5, r6, r7, lr}
    8f14:	subs	r6, r1, #0
    8f18:	mov	r5, r0
    8f1c:	movne	r3, #0
    8f20:	strne	r3, [r6]
    8f24:	bl	5a34 <__printf_chk@plt+0x1e90>
    8f28:	subs	r4, r0, #0
    8f2c:	beq	8f88 <__printf_chk@plt+0x53e4>
    8f30:	mov	r0, r5
    8f34:	mov	r1, r4
    8f38:	mov	r2, #0
    8f3c:	bl	6b10 <__printf_chk@plt+0x2f6c>
    8f40:	subs	r7, r0, #0
    8f44:	movne	r5, #0
    8f48:	beq	8f64 <__printf_chk@plt+0x53c0>
    8f4c:	mov	r0, r4
    8f50:	bl	5ccc <__printf_chk@plt+0x2128>
    8f54:	mov	r0, r5
    8f58:	bl	3244 <free@plt>
    8f5c:	mov	r0, r7
    8f60:	pop	{r3, r4, r5, r6, r7, pc}
    8f64:	mov	r0, r4
    8f68:	bl	f054 <__printf_chk@plt+0xb4b0>
    8f6c:	subs	r5, r0, #0
    8f70:	mvneq	r7, #1
    8f74:	beq	8f4c <__printf_chk@plt+0x53a8>
    8f78:	cmp	r6, #0
    8f7c:	strne	r5, [r6]
    8f80:	movne	r5, r7
    8f84:	b	8f4c <__printf_chk@plt+0x53a8>
    8f88:	mvn	r0, #1
    8f8c:	pop	{r3, r4, r5, r6, r7, pc}
    8f90:	ldr	r3, [pc, #548]	; 91bc <__printf_chk@plt+0x5618>
    8f94:	ldr	r2, [pc, #548]	; 91c0 <__printf_chk@plt+0x561c>
    8f98:	add	r3, pc, r3
    8f9c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    8fa0:	sub	sp, sp, #16
    8fa4:	ldr	r6, [r3, r2]
    8fa8:	mov	r4, r0
    8fac:	mov	r7, r1
    8fb0:	ldr	r3, [r6]
    8fb4:	str	r3, [sp, #12]
    8fb8:	bl	5a34 <__printf_chk@plt+0x1e90>
    8fbc:	subs	r5, r0, #0
    8fc0:	beq	91a4 <__printf_chk@plt+0x5600>
    8fc4:	ldr	r3, [r4]
    8fc8:	mov	r2, #0
    8fcc:	str	r2, [sp, #8]
    8fd0:	cmp	r3, r2
    8fd4:	bne	90e0 <__printf_chk@plt+0x553c>
    8fd8:	ldr	r3, [r4, #8]
    8fdc:	cmp	r3, r2
    8fe0:	beq	91ac <__printf_chk@plt+0x5608>
    8fe4:	ldr	r0, [r3, #20]
    8fe8:	cmp	r0, r2
    8fec:	beq	91b0 <__printf_chk@plt+0x560c>
    8ff0:	ldr	r3, [r3, #16]
    8ff4:	cmp	r3, r2
    8ff8:	beq	91ac <__printf_chk@plt+0x5608>
    8ffc:	bl	33a0 <BN_bn2dec@plt>
    9000:	subs	r9, r0, #0
    9004:	ldreq	r0, [sp, #8]
    9008:	mvneq	r8, #1
    900c:	beq	915c <__printf_chk@plt+0x55b8>
    9010:	ldr	r3, [r4, #8]
    9014:	ldr	r0, [r3, #16]
    9018:	bl	33a0 <BN_bn2dec@plt>
    901c:	subs	sl, r0, #0
    9020:	beq	9164 <__printf_chk@plt+0x55c0>
    9024:	ldr	r3, [r4, #8]
    9028:	ldr	r0, [r3, #16]
    902c:	bl	38b0 <BN_num_bits@plt>
    9030:	subs	r2, r0, #0
    9034:	beq	919c <__printf_chk@plt+0x55f8>
    9038:	ldr	r1, [pc, #388]	; 91c4 <__printf_chk@plt+0x5620>
    903c:	mov	r0, r5
    9040:	str	sl, [sp]
    9044:	mov	r3, r9
    9048:	add	r1, pc, r1
    904c:	bl	e6a8 <__printf_chk@plt+0xab04>
    9050:	mov	r8, r0
    9054:	mov	r0, r9
    9058:	bl	3790 <CRYPTO_free@plt>
    905c:	mov	r0, sl
    9060:	bl	3790 <CRYPTO_free@plt>
    9064:	cmp	r8, #0
    9068:	ldr	r0, [sp, #8]
    906c:	bne	915c <__printf_chk@plt+0x55b8>
    9070:	bl	3244 <free@plt>
    9074:	mov	r0, r5
    9078:	bl	645c <__printf_chk@plt+0x28b8>
    907c:	mov	r4, r0
    9080:	mov	r0, r5
    9084:	bl	62bc <__printf_chk@plt+0x2718>
    9088:	mov	r2, #1
    908c:	mov	r3, r7
    9090:	mov	r1, r0
    9094:	mov	r0, r4
    9098:	bl	38a4 <fwrite@plt>
    909c:	cmp	r0, #1
    90a0:	moveq	r8, #0
    90a4:	beq	90bc <__printf_chk@plt+0x5518>
    90a8:	mov	r0, r7
    90ac:	bl	33ac <feof@plt>
    90b0:	cmp	r0, #0
    90b4:	mvneq	r8, #23
    90b8:	bne	917c <__printf_chk@plt+0x55d8>
    90bc:	mov	r0, r5
    90c0:	bl	5ccc <__printf_chk@plt+0x2128>
    90c4:	mov	r0, r8
    90c8:	ldr	r2, [sp, #12]
    90cc:	ldr	r3, [r6]
    90d0:	cmp	r2, r3
    90d4:	bne	91b8 <__printf_chk@plt+0x5614>
    90d8:	add	sp, sp, #16
    90dc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    90e0:	mov	r0, r4
    90e4:	add	r1, sp, #8
    90e8:	bl	8f10 <__printf_chk@plt+0x536c>
    90ec:	subs	r8, r0, #0
    90f0:	bne	9170 <__printf_chk@plt+0x55cc>
    90f4:	ldr	r2, [pc, #204]	; 91c8 <__printf_chk@plt+0x5624>
    90f8:	mov	ip, #4
    90fc:	ldr	lr, [r4]
    9100:	ldr	r3, [r4, #16]
    9104:	add	r2, pc, r2
    9108:	b	911c <__printf_chk@plt+0x5578>
    910c:	add	r2, r2, #24
    9110:	ldr	ip, [r2, #8]
    9114:	cmn	ip, #1
    9118:	beq	9190 <__printf_chk@plt+0x55ec>
    911c:	cmp	lr, ip
    9120:	bne	910c <__printf_chk@plt+0x5568>
    9124:	ldr	ip, [r2, #12]
    9128:	cmp	ip, #0
    912c:	beq	9138 <__printf_chk@plt+0x5594>
    9130:	cmp	r3, ip
    9134:	bne	910c <__printf_chk@plt+0x5568>
    9138:	ldr	r2, [r2]
    913c:	ldr	r1, [pc, #136]	; 91cc <__printf_chk@plt+0x5628>
    9140:	mov	r0, r5
    9144:	ldr	r3, [sp, #8]
    9148:	add	r1, pc, r1
    914c:	bl	e6a8 <__printf_chk@plt+0xab04>
    9150:	subs	r8, r0, #0
    9154:	ldr	r0, [sp, #8]
    9158:	beq	9070 <__printf_chk@plt+0x54cc>
    915c:	bl	3244 <free@plt>
    9160:	b	90bc <__printf_chk@plt+0x5518>
    9164:	mov	r0, r9
    9168:	mvn	r8, #1
    916c:	bl	3790 <CRYPTO_free@plt>
    9170:	ldr	r0, [sp, #8]
    9174:	bl	3244 <free@plt>
    9178:	b	90bc <__printf_chk@plt+0x5518>
    917c:	bl	3a3c <__errno_location@plt>
    9180:	mvn	r8, #23
    9184:	mov	r3, #32
    9188:	str	r3, [r0]
    918c:	b	90bc <__printf_chk@plt+0x5518>
    9190:	ldr	r2, [pc, #56]	; 91d0 <__printf_chk@plt+0x562c>
    9194:	add	r2, pc, r2
    9198:	b	913c <__printf_chk@plt+0x5598>
    919c:	mvn	r8, #9
    91a0:	b	9054 <__printf_chk@plt+0x54b0>
    91a4:	mvn	r0, #1
    91a8:	b	90c8 <__printf_chk@plt+0x5524>
    91ac:	mov	r0, r3
    91b0:	mvn	r8, #9
    91b4:	b	915c <__printf_chk@plt+0x55b8>
    91b8:	bl	36f4 <__stack_chk_fail@plt>
    91bc:	andeq	lr, r5, r8, ror #24
    91c0:	muleq	r0, ip, r3
    91c4:	andeq	pc, r2, ip, lsl r2	; <UNPREDICTABLE>
    91c8:	andeq	lr, r5, ip, ror r1
    91cc:	andeq	pc, r2, r4, lsl r1	; <UNPREDICTABLE>
    91d0:	andeq	pc, r2, r4, lsr r0	; <UNPREDICTABLE>
    91d4:	ldr	r3, [r0, #32]
    91d8:	ldr	r3, [r3, #4]
    91dc:	cmp	r3, #1
    91e0:	beq	9204 <__printf_chk@plt+0x5660>
    91e4:	cmp	r3, #2
    91e8:	bne	91f8 <__printf_chk@plt+0x5654>
    91ec:	ldr	r0, [pc, #28]	; 9210 <__printf_chk@plt+0x566c>
    91f0:	add	r0, pc, r0
    91f4:	bx	lr
    91f8:	ldr	r0, [pc, #20]	; 9214 <__printf_chk@plt+0x5670>
    91fc:	add	r0, pc, r0
    9200:	bx	lr
    9204:	ldr	r0, [pc, #12]	; 9218 <__printf_chk@plt+0x5674>
    9208:	add	r0, pc, r0
    920c:	bx	lr
    9210:	andeq	pc, r2, r8, lsl #1
    9214:	ldrdeq	lr, [r2], -r0
    9218:	andeq	pc, r2, r8, rrx
    921c:	ldr	r3, [pc, #284]	; 9340 <__printf_chk@plt+0x579c>
    9220:	ldr	ip, [pc, #284]	; 9344 <__printf_chk@plt+0x57a0>
    9224:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    9228:	add	r3, pc, r3
    922c:	ldr	lr, [pc, #276]	; 9348 <__printf_chk@plt+0x57a4>
    9230:	add	ip, pc, ip
    9234:	add	r3, r3, #28
    9238:	mov	r9, r0
    923c:	sub	sp, sp, #24
    9240:	ldr	r8, [ip, lr]
    9244:	add	r5, sp, #4
    9248:	ldm	r3, {r0, r1, r2, r3}
    924c:	ldr	ip, [r8]
    9250:	stm	r5, {r0, r1, r2, r3}
    9254:	mov	r0, r9
    9258:	str	ip, [sp, #20]
    925c:	bl	37f0 <EC_KEY_get0_group@plt>
    9260:	mov	r7, r0
    9264:	bl	34a8 <EC_GROUP_get_curve_name@plt>
    9268:	cmp	r0, #0
    926c:	movgt	r4, r0
    9270:	ble	9290 <__printf_chk@plt+0x56ec>
    9274:	ldr	r2, [sp, #20]
    9278:	mov	r0, r4
    927c:	ldr	r3, [r8]
    9280:	cmp	r2, r3
    9284:	bne	933c <__printf_chk@plt+0x5798>
    9288:	add	sp, sp, #24
    928c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    9290:	bl	3598 <BN_CTX_new@plt>
    9294:	subs	sl, r0, #0
    9298:	beq	9334 <__printf_chk@plt+0x5790>
    929c:	ldr	r4, [sp, #4]
    92a0:	cmn	r4, #1
    92a4:	beq	92ec <__printf_chk@plt+0x5748>
    92a8:	mov	r6, r5
    92ac:	b	92dc <__printf_chk@plt+0x5738>
    92b0:	mov	r0, r7
    92b4:	mov	r1, r5
    92b8:	mov	r2, sl
    92bc:	bl	310c <EC_GROUP_cmp@plt>
    92c0:	cmp	r0, #0
    92c4:	beq	92fc <__printf_chk@plt+0x5758>
    92c8:	mov	r0, r5
    92cc:	bl	3754 <EC_GROUP_free@plt>
    92d0:	ldr	r4, [r6, #4]!
    92d4:	cmn	r4, #1
    92d8:	beq	92ec <__printf_chk@plt+0x5748>
    92dc:	mov	r0, r4
    92e0:	bl	39dc <EC_GROUP_new_by_curve_name@plt>
    92e4:	subs	r5, r0, #0
    92e8:	bne	92b0 <__printf_chk@plt+0x570c>
    92ec:	mov	r0, sl
    92f0:	mvn	r4, #0
    92f4:	bl	3a9c <BN_CTX_free@plt>
    92f8:	b	9274 <__printf_chk@plt+0x56d0>
    92fc:	mov	r0, sl
    9300:	bl	3a9c <BN_CTX_free@plt>
    9304:	mov	r0, r5
    9308:	mov	r1, #1
    930c:	bl	376c <EC_GROUP_set_asn1_flag@plt>
    9310:	mov	r0, r9
    9314:	mov	r1, r5
    9318:	bl	3538 <EC_KEY_set_group@plt>
    931c:	cmp	r0, #1
    9320:	beq	9274 <__printf_chk@plt+0x56d0>
    9324:	mov	r0, r5
    9328:	mvn	r4, #0
    932c:	bl	3754 <EC_GROUP_free@plt>
    9330:	b	9274 <__printf_chk@plt+0x56d0>
    9334:	mvn	r4, #0
    9338:	b	9274 <__printf_chk@plt+0x56d0>
    933c:	bl	36f4 <__stack_chk_fail@plt>
    9340:	andeq	lr, r2, ip, lsl pc
    9344:	ldrdeq	lr, [r5], -r0
    9348:	muleq	r0, ip, r3
    934c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    9350:	subs	r6, r2, #0
    9354:	sub	sp, sp, #16
    9358:	mov	r5, r0
    935c:	mov	r7, r1
    9360:	beq	95a4 <__printf_chk@plt+0x5a00>
    9364:	mov	r3, #0
    9368:	mov	r0, #10
    936c:	str	r3, [r6]
    9370:	bl	7d7c <__printf_chk@plt+0x41d8>
    9374:	subs	r4, r0, #0
    9378:	beq	95c0 <__printf_chk@plt+0x5a1c>
    937c:	cmp	r5, #4
    9380:	addls	pc, pc, r5, lsl #2
    9384:	b	959c <__printf_chk@plt+0x59f8>
    9388:	b	93e8 <__printf_chk@plt+0x5844>
    938c:	b	93e8 <__printf_chk@plt+0x5844>
    9390:	b	9450 <__printf_chk@plt+0x58ac>
    9394:	b	94b0 <__printf_chk@plt+0x590c>
    9398:	b	939c <__printf_chk@plt+0x57f8>
    939c:	mov	r0, #32
    93a0:	bl	38f8 <malloc@plt>
    93a4:	cmp	r0, #0
    93a8:	mov	r7, r0
    93ac:	str	r0, [r4, #28]
    93b0:	beq	9544 <__printf_chk@plt+0x59a0>
    93b4:	mov	r0, #64	; 0x40
    93b8:	bl	38f8 <malloc@plt>
    93bc:	cmp	r0, #0
    93c0:	mov	r1, r0
    93c4:	str	r0, [r4, #24]
    93c8:	beq	9544 <__printf_chk@plt+0x59a0>
    93cc:	mov	r0, r7
    93d0:	bl	1a0e8 <__printf_chk@plt+0x16544>
    93d4:	mov	r0, #0
    93d8:	str	r5, [r4]
    93dc:	str	r4, [r6]
    93e0:	add	sp, sp, #16
    93e4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    93e8:	sub	r3, r7, #768	; 0x300
    93ec:	cmp	r3, #15616	; 0x3d00
    93f0:	bhi	959c <__printf_chk@plt+0x59f8>
    93f4:	mov	r9, #0
    93f8:	str	r9, [r4, #8]
    93fc:	bl	35bc <RSA_new@plt>
    9400:	subs	sl, r0, #0
    9404:	beq	9544 <__printf_chk@plt+0x59a0>
    9408:	bl	3b50 <BN_new@plt>
    940c:	subs	r8, r0, #0
    9410:	beq	9594 <__printf_chk@plt+0x59f0>
    9414:	mov	r1, #1
    9418:	movt	r1, #1
    941c:	bl	373c <BN_set_word@plt>
    9420:	cmp	r0, r9
    9424:	beq	9510 <__printf_chk@plt+0x596c>
    9428:	mov	r1, r7
    942c:	mov	r0, sl
    9430:	mov	r2, r8
    9434:	mov	r3, r9
    9438:	bl	39f4 <RSA_generate_key_ex@plt>
    943c:	cmp	r0, #0
    9440:	beq	9510 <__printf_chk@plt+0x596c>
    9444:	mov	r7, r9
    9448:	str	sl, [r4, #8]
    944c:	b	9528 <__printf_chk@plt+0x5984>
    9450:	cmp	r7, #1024	; 0x400
    9454:	bne	959c <__printf_chk@plt+0x59f8>
    9458:	bl	3afc <DSA_new@plt>
    945c:	subs	r8, r0, #0
    9460:	beq	9544 <__printf_chk@plt+0x59a0>
    9464:	mov	ip, #0
    9468:	mov	r1, r7
    946c:	str	ip, [r4, #12]
    9470:	mov	r2, ip
    9474:	mov	r3, ip
    9478:	str	ip, [sp]
    947c:	str	ip, [sp, #4]
    9480:	str	ip, [sp, #8]
    9484:	bl	370c <DSA_generate_parameters_ex@plt>
    9488:	cmp	r0, #0
    948c:	bne	957c <__printf_chk@plt+0x59d8>
    9490:	mov	r0, r8
    9494:	mvn	r7, #21
    9498:	bl	3904 <DSA_free@plt>
    949c:	mov	r0, r4
    94a0:	bl	7b24 <__printf_chk@plt+0x3f80>
    94a4:	mov	r0, r7
    94a8:	add	sp, sp, #16
    94ac:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    94b0:	cmp	r7, #384	; 0x180
    94b4:	beq	956c <__printf_chk@plt+0x59c8>
    94b8:	movw	r3, #521	; 0x209
    94bc:	cmp	r7, r3
    94c0:	beq	9574 <__printf_chk@plt+0x59d0>
    94c4:	cmp	r7, #256	; 0x100
    94c8:	mvnne	r3, #0
    94cc:	mvnne	r7, #9
    94d0:	strne	r3, [r4, #16]
    94d4:	bne	949c <__printf_chk@plt+0x58f8>
    94d8:	movw	r0, #415	; 0x19f
    94dc:	mov	r3, #0
    94e0:	str	r0, [r4, #16]
    94e4:	str	r3, [r4, #20]
    94e8:	bl	39e8 <EC_KEY_new_by_curve_name@plt>
    94ec:	subs	r7, r0, #0
    94f0:	beq	9544 <__printf_chk@plt+0x59a0>
    94f4:	bl	32b0 <EC_KEY_generate_key@plt>
    94f8:	cmp	r0, #1
    94fc:	beq	95ac <__printf_chk@plt+0x5a08>
    9500:	mov	r0, r7
    9504:	mvn	r7, #21
    9508:	bl	3964 <EC_KEY_free@plt>
    950c:	b	949c <__printf_chk@plt+0x58f8>
    9510:	bl	379c <FIPS_mode@plt>
    9514:	cmp	r0, #0
    9518:	mvneq	r7, #21
    951c:	bne	954c <__printf_chk@plt+0x59a8>
    9520:	mov	r0, sl
    9524:	bl	367c <RSA_free@plt>
    9528:	cmp	r8, #0
    952c:	beq	9538 <__printf_chk@plt+0x5994>
    9530:	mov	r0, r8
    9534:	bl	3388 <BN_free@plt>
    9538:	cmp	r7, #0
    953c:	beq	93d4 <__printf_chk@plt+0x5830>
    9540:	b	949c <__printf_chk@plt+0x58f8>
    9544:	mvn	r7, #1
    9548:	b	949c <__printf_chk@plt+0x58f8>
    954c:	ldr	r1, [pc, #116]	; 95c8 <__printf_chk@plt+0x5a24>
    9550:	mvn	r7, #21
    9554:	ldr	r0, [pc, #112]	; 95cc <__printf_chk@plt+0x5a28>
    9558:	add	r1, pc, r1
    955c:	add	r0, pc, r0
    9560:	add	r1, r1, #44	; 0x2c
    9564:	bl	135d0 <__printf_chk@plt+0xfa2c>
    9568:	b	9520 <__printf_chk@plt+0x597c>
    956c:	movw	r0, #715	; 0x2cb
    9570:	b	94dc <__printf_chk@plt+0x5938>
    9574:	mov	r0, #716	; 0x2cc
    9578:	b	94dc <__printf_chk@plt+0x5938>
    957c:	mov	r0, r8
    9580:	bl	36d0 <DSA_generate_key@plt>
    9584:	cmp	r0, #0
    9588:	strne	r8, [r4, #12]
    958c:	bne	93d4 <__printf_chk@plt+0x5830>
    9590:	b	9490 <__printf_chk@plt+0x58ec>
    9594:	mvn	r7, #1
    9598:	b	9520 <__printf_chk@plt+0x597c>
    959c:	mvn	r7, #9
    95a0:	b	949c <__printf_chk@plt+0x58f8>
    95a4:	mvn	r0, #9
    95a8:	b	93e0 <__printf_chk@plt+0x583c>
    95ac:	mov	r1, r0
    95b0:	mov	r0, r7
    95b4:	bl	31a8 <EC_KEY_set_asn1_flag@plt>
    95b8:	str	r7, [r4, #20]
    95bc:	b	93d4 <__printf_chk@plt+0x5830>
    95c0:	mvn	r0, #1
    95c4:	b	93e0 <__printf_chk@plt+0x583c>
    95c8:	andeq	lr, r2, ip, ror #23
    95cc:	andeq	lr, r2, r4, lsr #26
    95d0:	push	{r3, r4, r5, r6, r7, lr}
    95d4:	mov	r5, r0
    95d8:	mov	r3, #0
    95dc:	str	r3, [r1]
    95e0:	ldr	r0, [r0]
    95e4:	mov	r7, r1
    95e8:	cmp	r0, #8
    95ec:	addls	pc, pc, r0, lsl #2
    95f0:	b	981c <__printf_chk@plt+0x5c78>
    95f4:	b	979c <__printf_chk@plt+0x5bf8>
    95f8:	b	979c <__printf_chk@plt+0x5bf8>
    95fc:	b	9710 <__printf_chk@plt+0x5b6c>
    9600:	b	96b8 <__printf_chk@plt+0x5b14>
    9604:	b	9618 <__printf_chk@plt+0x5a74>
    9608:	b	979c <__printf_chk@plt+0x5bf8>
    960c:	b	9710 <__printf_chk@plt+0x5b6c>
    9610:	b	96b8 <__printf_chk@plt+0x5b14>
    9614:	b	9618 <__printf_chk@plt+0x5a74>
    9618:	bl	7d7c <__printf_chk@plt+0x41d8>
    961c:	subs	r6, r0, #0
    9620:	beq	9794 <__printf_chk@plt+0x5bf0>
    9624:	ldr	r3, [r5, #28]
    9628:	cmp	r3, #0
    962c:	beq	9674 <__printf_chk@plt+0x5ad0>
    9630:	mov	r0, #32
    9634:	bl	38f8 <malloc@plt>
    9638:	cmp	r0, #0
    963c:	str	r0, [r6, #28]
    9640:	beq	978c <__printf_chk@plt+0x5be8>
    9644:	ldr	r4, [r5, #28]
    9648:	mov	ip, r0
    964c:	ldr	r1, [r4, #4]
    9650:	ldr	r0, [r4]
    9654:	ldr	r2, [r4, #8]
    9658:	ldr	r3, [r4, #12]
    965c:	stmia	ip!, {r0, r1, r2, r3}
    9660:	ldr	r0, [r4, #16]
    9664:	ldr	r1, [r4, #20]
    9668:	ldr	r2, [r4, #24]
    966c:	ldr	r3, [r4, #28]
    9670:	stmia	ip!, {r0, r1, r2, r3}
    9674:	ldr	ip, [r5]
    9678:	cmp	ip, #4
    967c:	beq	97e4 <__printf_chk@plt+0x5c40>
    9680:	ldr	r3, [pc, #412]	; 9824 <__printf_chk@plt+0x5c80>
    9684:	add	r3, pc, r3
    9688:	add	r3, r3, #24
    968c:	b	9698 <__printf_chk@plt+0x5af4>
    9690:	cmp	ip, r2
    9694:	beq	97ec <__printf_chk@plt+0x5c48>
    9698:	ldr	r2, [r3, #8]
    969c:	mov	r4, r3
    96a0:	add	r3, r3, #24
    96a4:	cmn	r2, #1
    96a8:	bne	9690 <__printf_chk@plt+0x5aec>
    96ac:	str	r6, [r7]
    96b0:	mov	r0, #0
    96b4:	pop	{r3, r4, r5, r6, r7, pc}
    96b8:	bl	7d7c <__printf_chk@plt+0x41d8>
    96bc:	subs	r6, r0, #0
    96c0:	beq	9794 <__printf_chk@plt+0x5bf0>
    96c4:	ldr	r3, [r5, #16]
    96c8:	str	r3, [r6, #16]
    96cc:	ldr	r0, [r5, #16]
    96d0:	bl	39e8 <EC_KEY_new_by_curve_name@plt>
    96d4:	cmp	r0, #0
    96d8:	mov	r4, r0
    96dc:	str	r0, [r6, #20]
    96e0:	beq	978c <__printf_chk@plt+0x5be8>
    96e4:	ldr	r0, [r5, #20]
    96e8:	bl	337c <EC_KEY_get0_public_key@plt>
    96ec:	mov	r1, r0
    96f0:	mov	r0, r4
    96f4:	bl	3298 <EC_KEY_set_public_key@plt>
    96f8:	cmp	r0, #1
    96fc:	beq	9674 <__printf_chk@plt+0x5ad0>
    9700:	mov	r0, r6
    9704:	bl	7b24 <__printf_chk@plt+0x3f80>
    9708:	mvn	r0, #21
    970c:	pop	{r3, r4, r5, r6, r7, pc}
    9710:	bl	7d7c <__printf_chk@plt+0x41d8>
    9714:	subs	r6, r0, #0
    9718:	beq	9794 <__printf_chk@plt+0x5bf0>
    971c:	ldr	r2, [r6, #12]
    9720:	ldr	r3, [r5, #12]
    9724:	ldr	r0, [r2, #12]
    9728:	ldr	r1, [r3, #12]
    972c:	bl	3ae4 <BN_copy@plt>
    9730:	cmp	r0, #0
    9734:	beq	978c <__printf_chk@plt+0x5be8>
    9738:	ldr	r2, [r6, #12]
    973c:	ldr	r3, [r5, #12]
    9740:	ldr	r0, [r2, #16]
    9744:	ldr	r1, [r3, #16]
    9748:	bl	3ae4 <BN_copy@plt>
    974c:	cmp	r0, #0
    9750:	beq	978c <__printf_chk@plt+0x5be8>
    9754:	ldr	r2, [r6, #12]
    9758:	ldr	r3, [r5, #12]
    975c:	ldr	r0, [r2, #20]
    9760:	ldr	r1, [r3, #20]
    9764:	bl	3ae4 <BN_copy@plt>
    9768:	cmp	r0, #0
    976c:	beq	978c <__printf_chk@plt+0x5be8>
    9770:	ldr	r2, [r6, #12]
    9774:	ldr	r3, [r5, #12]
    9778:	ldr	r0, [r2, #24]
    977c:	ldr	r1, [r3, #24]
    9780:	bl	3ae4 <BN_copy@plt>
    9784:	cmp	r0, #0
    9788:	bne	9674 <__printf_chk@plt+0x5ad0>
    978c:	mov	r0, r6
    9790:	bl	7b24 <__printf_chk@plt+0x3f80>
    9794:	mvn	r0, #1
    9798:	pop	{r3, r4, r5, r6, r7, pc}
    979c:	bl	7d7c <__printf_chk@plt+0x41d8>
    97a0:	subs	r6, r0, #0
    97a4:	beq	9794 <__printf_chk@plt+0x5bf0>
    97a8:	ldr	r2, [r6, #8]
    97ac:	ldr	r3, [r5, #8]
    97b0:	ldr	r0, [r2, #16]
    97b4:	ldr	r1, [r3, #16]
    97b8:	bl	3ae4 <BN_copy@plt>
    97bc:	cmp	r0, #0
    97c0:	beq	978c <__printf_chk@plt+0x5be8>
    97c4:	ldr	r2, [r6, #8]
    97c8:	ldr	r3, [r5, #8]
    97cc:	ldr	r0, [r2, #20]
    97d0:	ldr	r1, [r3, #20]
    97d4:	bl	3ae4 <BN_copy@plt>
    97d8:	cmp	r0, #0
    97dc:	bne	9674 <__printf_chk@plt+0x5ad0>
    97e0:	b	978c <__printf_chk@plt+0x5be8>
    97e4:	ldr	r4, [pc, #60]	; 9828 <__printf_chk@plt+0x5c84>
    97e8:	add	r4, pc, r4
    97ec:	ldr	r3, [r4, #16]
    97f0:	cmp	r3, #0
    97f4:	beq	96ac <__printf_chk@plt+0x5b08>
    97f8:	mov	r0, r5
    97fc:	mov	r1, r6
    9800:	bl	982c <__printf_chk@plt+0x5c88>
    9804:	subs	r4, r0, #0
    9808:	beq	96ac <__printf_chk@plt+0x5b08>
    980c:	mov	r0, r6
    9810:	bl	7b24 <__printf_chk@plt+0x3f80>
    9814:	mov	r0, r4
    9818:	pop	{r3, r4, r5, r6, r7, pc}
    981c:	mvn	r0, #13
    9820:	pop	{r3, r4, r5, r6, r7, pc}
    9824:	strdeq	sp, [r5], -ip
    9828:	muleq	r5, r8, sl
    982c:	push	{r3, r4, r5, r6, r7, lr}
    9830:	mov	r4, r0
    9834:	ldr	r0, [r1, #32]
    9838:	mov	r6, r1
    983c:	cmp	r0, #0
    9840:	beq	9850 <__printf_chk@plt+0x5cac>
    9844:	bl	7c8c <__printf_chk@plt+0x40e8>
    9848:	mov	r3, #0
    984c:	str	r3, [r6, #32]
    9850:	ldr	r5, [r4, #32]
    9854:	cmp	r5, #0
    9858:	beq	9994 <__printf_chk@plt+0x5df0>
    985c:	bl	7d0c <__printf_chk@plt+0x4168>
    9860:	cmp	r0, #0
    9864:	mov	r4, r0
    9868:	str	r0, [r6, #32]
    986c:	beq	998c <__printf_chk@plt+0x5de8>
    9870:	ldr	r0, [r0]
    9874:	ldr	r1, [r5]
    9878:	bl	e590 <__printf_chk@plt+0xa9ec>
    987c:	cmp	r0, #0
    9880:	popne	{r3, r4, r5, r6, r7, pc}
    9884:	ldr	r0, [r4, #48]	; 0x30
    9888:	ldr	r1, [r5, #48]	; 0x30
    988c:	bl	e590 <__printf_chk@plt+0xa9ec>
    9890:	cmp	r0, #0
    9894:	popne	{r3, r4, r5, r6, r7, pc}
    9898:	ldr	r0, [r4, #52]	; 0x34
    989c:	ldr	r1, [r5, #52]	; 0x34
    98a0:	bl	e590 <__printf_chk@plt+0xa9ec>
    98a4:	cmp	r0, #0
    98a8:	popne	{r3, r4, r5, r6, r7, pc}
    98ac:	ldrd	r2, [r5, #8]
    98b0:	strd	r2, [r4, #8]
    98b4:	ldr	r3, [r5, #4]
    98b8:	str	r3, [r4, #4]
    98bc:	ldr	r0, [r5, #16]
    98c0:	cmp	r0, #0
    98c4:	streq	r0, [r4, #16]
    98c8:	beq	98dc <__printf_chk@plt+0x5d38>
    98cc:	bl	34e4 <__strdup@plt>
    98d0:	cmp	r0, #0
    98d4:	str	r0, [r4, #16]
    98d8:	beq	998c <__printf_chk@plt+0x5de8>
    98dc:	ldrd	r2, [r5, #32]
    98e0:	strd	r2, [r4, #32]
    98e4:	ldrd	r2, [r5, #40]	; 0x28
    98e8:	strd	r2, [r4, #40]	; 0x28
    98ec:	ldr	r0, [r5, #56]	; 0x38
    98f0:	cmp	r0, #0
    98f4:	streq	r0, [r4, #56]	; 0x38
    98f8:	beq	990c <__printf_chk@plt+0x5d68>
    98fc:	add	r1, r4, #56	; 0x38
    9900:	bl	95d0 <__printf_chk@plt+0x5a2c>
    9904:	cmp	r0, #0
    9908:	popne	{r3, r4, r5, r6, r7, pc}
    990c:	ldr	r0, [r5, #20]
    9910:	cmp	r0, #256	; 0x100
    9914:	bhi	9994 <__printf_chk@plt+0x5df0>
    9918:	cmp	r0, #0
    991c:	bne	992c <__printf_chk@plt+0x5d88>
    9920:	str	r0, [r4, #20]
    9924:	mov	r0, #0
    9928:	pop	{r3, r4, r5, r6, r7, pc}
    992c:	mov	r1, #4
    9930:	bl	385c <calloc@plt>
    9934:	cmp	r0, #0
    9938:	str	r0, [r4, #24]
    993c:	beq	998c <__printf_chk@plt+0x5de8>
    9940:	ldr	r3, [r5, #20]
    9944:	cmp	r3, #0
    9948:	beq	999c <__printf_chk@plt+0x5df8>
    994c:	mov	r7, r0
    9950:	mov	r6, #0
    9954:	b	9968 <__printf_chk@plt+0x5dc4>
    9958:	ldr	r3, [r5, #20]
    995c:	add	r6, r6, #1
    9960:	cmp	r3, r6
    9964:	bls	999c <__printf_chk@plt+0x5df8>
    9968:	ldr	r3, [r5, #24]
    996c:	ldr	r0, [r3, r6, lsl #2]
    9970:	bl	34e4 <__strdup@plt>
    9974:	str	r0, [r7, r6, lsl #2]
    9978:	ldr	r7, [r4, #24]
    997c:	ldr	r3, [r7, r6, lsl #2]
    9980:	cmp	r3, #0
    9984:	bne	9958 <__printf_chk@plt+0x5db4>
    9988:	str	r6, [r4, #20]
    998c:	mvn	r0, #1
    9990:	pop	{r3, r4, r5, r6, r7, pc}
    9994:	mvn	r0, #9
    9998:	pop	{r3, r4, r5, r6, r7, pc}
    999c:	mov	r0, r3
    99a0:	b	9920 <__printf_chk@plt+0x5d7c>
    99a4:	cmp	r1, #0
    99a8:	push	{r4, r5, r6}
    99ac:	movne	ip, #0
    99b0:	ldr	r4, [sp, #12]
    99b4:	strne	ip, [r1]
    99b8:	cmp	r2, #0
    99bc:	ldr	r6, [sp, #16]
    99c0:	movne	ip, #0
    99c4:	strne	ip, [r2]
    99c8:	cmp	r4, #1048576	; 0x100000
    99cc:	ldr	r5, [sp, #20]
    99d0:	bhi	9a48 <__printf_chk@plt+0x5ea4>
    99d4:	ldr	ip, [r0]
    99d8:	sub	ip, ip, #1
    99dc:	cmp	ip, #7
    99e0:	addls	pc, pc, ip, lsl #2
    99e4:	b	9a54 <__printf_chk@plt+0x5eb0>
    99e8:	b	9a18 <__printf_chk@plt+0x5e74>
    99ec:	b	9a28 <__printf_chk@plt+0x5e84>
    99f0:	b	9a38 <__printf_chk@plt+0x5e94>
    99f4:	b	9a08 <__printf_chk@plt+0x5e64>
    99f8:	b	9a18 <__printf_chk@plt+0x5e74>
    99fc:	b	9a28 <__printf_chk@plt+0x5e84>
    9a00:	b	9a38 <__printf_chk@plt+0x5e94>
    9a04:	b	9a08 <__printf_chk@plt+0x5e64>
    9a08:	str	r4, [sp, #12]
    9a0c:	str	r5, [sp, #16]
    9a10:	pop	{r4, r5, r6}
    9a14:	b	19814 <__printf_chk@plt+0x15c70>
    9a18:	str	r4, [sp, #12]
    9a1c:	str	r6, [sp, #16]
    9a20:	pop	{r4, r5, r6}
    9a24:	b	18d98 <__printf_chk@plt+0x151f4>
    9a28:	str	r4, [sp, #12]
    9a2c:	str	r5, [sp, #16]
    9a30:	pop	{r4, r5, r6}
    9a34:	b	1830c <__printf_chk@plt+0x14768>
    9a38:	str	r4, [sp, #12]
    9a3c:	str	r5, [sp, #16]
    9a40:	pop	{r4, r5, r6}
    9a44:	b	1887c <__printf_chk@plt+0x14cd8>
    9a48:	mvn	r0, #9
    9a4c:	pop	{r4, r5, r6}
    9a50:	bx	lr
    9a54:	mvn	r0, #13
    9a58:	b	9a4c <__printf_chk@plt+0x5ea8>
    9a5c:	push	{r4, r5}
    9a60:	ldr	r4, [sp, #8]
    9a64:	ldr	r5, [sp, #12]
    9a68:	cmp	r4, #1048576	; 0x100000
    9a6c:	movls	ip, #0
    9a70:	movhi	ip, #1
    9a74:	cmp	r2, #0
    9a78:	orreq	ip, ip, #1
    9a7c:	cmp	ip, #0
    9a80:	bne	9af4 <__printf_chk@plt+0x5f50>
    9a84:	ldr	ip, [r0]
    9a88:	sub	ip, ip, #1
    9a8c:	cmp	ip, #7
    9a90:	addls	pc, pc, ip, lsl #2
    9a94:	b	9b00 <__printf_chk@plt+0x5f5c>
    9a98:	b	9ac8 <__printf_chk@plt+0x5f24>
    9a9c:	b	9ad4 <__printf_chk@plt+0x5f30>
    9aa0:	b	9ae4 <__printf_chk@plt+0x5f40>
    9aa4:	b	9ab8 <__printf_chk@plt+0x5f14>
    9aa8:	b	9ac8 <__printf_chk@plt+0x5f24>
    9aac:	b	9ad4 <__printf_chk@plt+0x5f30>
    9ab0:	b	9ae4 <__printf_chk@plt+0x5f40>
    9ab4:	b	9ab8 <__printf_chk@plt+0x5f14>
    9ab8:	str	r4, [sp, #8]
    9abc:	str	r5, [sp, #12]
    9ac0:	pop	{r4, r5}
    9ac4:	b	199ec <__printf_chk@plt+0x15e48>
    9ac8:	str	r4, [sp, #8]
    9acc:	pop	{r4, r5}
    9ad0:	b	19098 <__printf_chk@plt+0x154f4>
    9ad4:	str	r4, [sp, #8]
    9ad8:	str	r5, [sp, #12]
    9adc:	pop	{r4, r5}
    9ae0:	b	185c4 <__printf_chk@plt+0x14a20>
    9ae4:	str	r4, [sp, #8]
    9ae8:	str	r5, [sp, #12]
    9aec:	pop	{r4, r5}
    9af0:	b	18abc <__printf_chk@plt+0x14f18>
    9af4:	mvn	r0, #9
    9af8:	pop	{r4, r5}
    9afc:	bx	lr
    9b00:	mvn	r0, #13
    9b04:	b	9af8 <__printf_chk@plt+0x5f54>
    9b08:	push	{r3, r4, r5, r6, r7, lr}
    9b0c:	mov	r7, r1
    9b10:	mov	r6, r0
    9b14:	mov	r5, #0
    9b18:	mov	r0, #1
    9b1c:	str	r5, [r1]
    9b20:	mov	r1, #36	; 0x24
    9b24:	bl	385c <calloc@plt>
    9b28:	subs	r4, r0, #0
    9b2c:	beq	9d54 <__printf_chk@plt+0x61b0>
    9b30:	ldr	r3, [r6]
    9b34:	str	r3, [r4]
    9b38:	ldr	r2, [r6, #4]
    9b3c:	str	r2, [r4, #4]
    9b40:	ldr	r0, [r6, #16]
    9b44:	str	r5, [r4, #12]
    9b48:	str	r5, [r4, #20]
    9b4c:	str	r0, [r4, #16]
    9b50:	str	r5, [r4, #8]
    9b54:	str	r5, [r4, #28]
    9b58:	str	r5, [r4, #24]
    9b5c:	cmp	r3, #8
    9b60:	addls	pc, pc, r3, lsl #2
    9b64:	b	9d5c <__printf_chk@plt+0x61b8>
    9b68:	b	9c10 <__printf_chk@plt+0x606c>
    9b6c:	b	9c10 <__printf_chk@plt+0x606c>
    9b70:	b	9c74 <__printf_chk@plt+0x60d0>
    9b74:	b	9d10 <__printf_chk@plt+0x616c>
    9b78:	b	9ba0 <__printf_chk@plt+0x5ffc>
    9b7c:	b	9bfc <__printf_chk@plt+0x6058>
    9b80:	b	9c60 <__printf_chk@plt+0x60bc>
    9b84:	b	9cf8 <__printf_chk@plt+0x6154>
    9b88:	b	9b8c <__printf_chk@plt+0x5fe8>
    9b8c:	mov	r0, r6
    9b90:	mov	r1, r4
    9b94:	bl	982c <__printf_chk@plt+0x5c88>
    9b98:	subs	r5, r0, #0
    9b9c:	bne	9d44 <__printf_chk@plt+0x61a0>
    9ba0:	ldr	r3, [r6, #28]
    9ba4:	cmp	r3, #0
    9ba8:	beq	9bf0 <__printf_chk@plt+0x604c>
    9bac:	mov	r0, #32
    9bb0:	bl	38f8 <malloc@plt>
    9bb4:	cmp	r0, #0
    9bb8:	str	r0, [r4, #28]
    9bbc:	beq	9c58 <__printf_chk@plt+0x60b4>
    9bc0:	ldr	r5, [r6, #28]
    9bc4:	mov	ip, r0
    9bc8:	ldr	r1, [r5, #4]
    9bcc:	ldr	r0, [r5]
    9bd0:	ldr	r2, [r5, #8]
    9bd4:	ldr	r3, [r5, #12]
    9bd8:	stmia	ip!, {r0, r1, r2, r3}
    9bdc:	ldr	r0, [r5, #16]
    9be0:	ldr	r1, [r5, #20]
    9be4:	ldr	r2, [r5, #24]
    9be8:	ldr	r3, [r5, #28]
    9bec:	stmia	ip!, {r0, r1, r2, r3}
    9bf0:	mov	r0, #0
    9bf4:	str	r4, [r7]
    9bf8:	pop	{r3, r4, r5, r6, r7, pc}
    9bfc:	mov	r0, r6
    9c00:	mov	r1, r4
    9c04:	bl	982c <__printf_chk@plt+0x5c88>
    9c08:	subs	r5, r0, #0
    9c0c:	bne	9d44 <__printf_chk@plt+0x61a0>
    9c10:	bl	35bc <RSA_new@plt>
    9c14:	cmp	r0, #0
    9c18:	mov	r5, r0
    9c1c:	str	r0, [r4, #8]
    9c20:	beq	9c58 <__printf_chk@plt+0x60b4>
    9c24:	ldr	r3, [r6, #8]
    9c28:	ldr	r0, [r3, #20]
    9c2c:	bl	3280 <BN_dup@plt>
    9c30:	cmp	r0, #0
    9c34:	str	r0, [r5, #20]
    9c38:	beq	9c58 <__printf_chk@plt+0x60b4>
    9c3c:	ldr	r3, [r6, #8]
    9c40:	ldr	r5, [r4, #8]
    9c44:	ldr	r0, [r3, #16]
    9c48:	bl	3280 <BN_dup@plt>
    9c4c:	cmp	r0, #0
    9c50:	str	r0, [r5, #16]
    9c54:	bne	9bf0 <__printf_chk@plt+0x604c>
    9c58:	mvn	r5, #1
    9c5c:	b	9d44 <__printf_chk@plt+0x61a0>
    9c60:	mov	r0, r6
    9c64:	mov	r1, r4
    9c68:	bl	982c <__printf_chk@plt+0x5c88>
    9c6c:	subs	r5, r0, #0
    9c70:	bne	9d44 <__printf_chk@plt+0x61a0>
    9c74:	bl	3afc <DSA_new@plt>
    9c78:	cmp	r0, #0
    9c7c:	mov	r5, r0
    9c80:	str	r0, [r4, #12]
    9c84:	beq	9c58 <__printf_chk@plt+0x60b4>
    9c88:	ldr	r3, [r6, #12]
    9c8c:	ldr	r0, [r3, #12]
    9c90:	bl	3280 <BN_dup@plt>
    9c94:	cmp	r0, #0
    9c98:	str	r0, [r5, #12]
    9c9c:	beq	9c58 <__printf_chk@plt+0x60b4>
    9ca0:	ldr	r3, [r6, #12]
    9ca4:	ldr	r5, [r4, #12]
    9ca8:	ldr	r0, [r3, #16]
    9cac:	bl	3280 <BN_dup@plt>
    9cb0:	cmp	r0, #0
    9cb4:	str	r0, [r5, #16]
    9cb8:	beq	9c58 <__printf_chk@plt+0x60b4>
    9cbc:	ldr	r3, [r6, #12]
    9cc0:	ldr	r5, [r4, #12]
    9cc4:	ldr	r0, [r3, #20]
    9cc8:	bl	3280 <BN_dup@plt>
    9ccc:	cmp	r0, #0
    9cd0:	str	r0, [r5, #20]
    9cd4:	beq	9c58 <__printf_chk@plt+0x60b4>
    9cd8:	ldr	r3, [r6, #12]
    9cdc:	ldr	r5, [r4, #12]
    9ce0:	ldr	r0, [r3, #24]
    9ce4:	bl	3280 <BN_dup@plt>
    9ce8:	cmp	r0, #0
    9cec:	str	r0, [r5, #24]
    9cf0:	bne	9bf0 <__printf_chk@plt+0x604c>
    9cf4:	b	9c58 <__printf_chk@plt+0x60b4>
    9cf8:	mov	r0, r6
    9cfc:	mov	r1, r4
    9d00:	bl	982c <__printf_chk@plt+0x5c88>
    9d04:	subs	r5, r0, #0
    9d08:	bne	9d44 <__printf_chk@plt+0x61a0>
    9d0c:	ldr	r0, [r4, #16]
    9d10:	bl	39e8 <EC_KEY_new_by_curve_name@plt>
    9d14:	cmp	r0, #0
    9d18:	mov	r5, r0
    9d1c:	str	r0, [r4, #20]
    9d20:	beq	9c58 <__printf_chk@plt+0x60b4>
    9d24:	ldr	r0, [r6, #20]
    9d28:	bl	337c <EC_KEY_get0_public_key@plt>
    9d2c:	mov	r1, r0
    9d30:	mov	r0, r5
    9d34:	bl	3298 <EC_KEY_set_public_key@plt>
    9d38:	cmp	r0, #1
    9d3c:	mvnne	r5, #21
    9d40:	beq	9bf0 <__printf_chk@plt+0x604c>
    9d44:	mov	r0, r4
    9d48:	bl	7b24 <__printf_chk@plt+0x3f80>
    9d4c:	mov	r0, r5
    9d50:	pop	{r3, r4, r5, r6, r7, pc}
    9d54:	mvn	r0, #1
    9d58:	pop	{r3, r4, r5, r6, r7, pc}
    9d5c:	mvn	r5, #13
    9d60:	b	9d44 <__printf_chk@plt+0x61a0>
    9d64:	push	{r3, r4, r5, lr}
    9d68:	mov	r4, r0
    9d6c:	ldr	r3, [r0]
    9d70:	sub	r3, r3, #1
    9d74:	cmp	r3, #3
    9d78:	addls	pc, pc, r3, lsl #2
    9d7c:	b	9dd0 <__printf_chk@plt+0x622c>
    9d80:	b	9db0 <__printf_chk@plt+0x620c>
    9d84:	b	9d90 <__printf_chk@plt+0x61ec>
    9d88:	b	9dc0 <__printf_chk@plt+0x621c>
    9d8c:	b	9db8 <__printf_chk@plt+0x6214>
    9d90:	mov	r5, #6
    9d94:	bl	7d0c <__printf_chk@plt+0x4168>
    9d98:	cmp	r0, #0
    9d9c:	str	r0, [r4, #32]
    9da0:	beq	9dc8 <__printf_chk@plt+0x6224>
    9da4:	str	r5, [r4]
    9da8:	mov	r0, #0
    9dac:	pop	{r3, r4, r5, pc}
    9db0:	mov	r5, #5
    9db4:	b	9d94 <__printf_chk@plt+0x61f0>
    9db8:	mov	r5, #8
    9dbc:	b	9d94 <__printf_chk@plt+0x61f0>
    9dc0:	mov	r5, #7
    9dc4:	b	9d94 <__printf_chk@plt+0x61f0>
    9dc8:	mvn	r0, #1
    9dcc:	pop	{r3, r4, r5, pc}
    9dd0:	mvn	r0, #9
    9dd4:	pop	{r3, r4, r5, pc}
    9dd8:	push	{r4, lr}
    9ddc:	mov	r4, r0
    9de0:	ldr	r1, [r0]
    9de4:	ldr	r3, [pc, #164]	; 9e90 <__printf_chk@plt+0x62ec>
    9de8:	cmp	r1, #4
    9dec:	add	r3, pc, r3
    9df0:	add	r3, r3, #24
    9df4:	bne	9e04 <__printf_chk@plt+0x6260>
    9df8:	b	9e20 <__printf_chk@plt+0x627c>
    9dfc:	cmp	r1, r2
    9e00:	beq	9e28 <__printf_chk@plt+0x6284>
    9e04:	ldr	r2, [r3, #8]
    9e08:	mov	ip, r3
    9e0c:	add	r3, r3, #24
    9e10:	cmn	r2, #1
    9e14:	bne	9dfc <__printf_chk@plt+0x6258>
    9e18:	mvn	r0, #13
    9e1c:	pop	{r4, pc}
    9e20:	ldr	ip, [pc, #108]	; 9e94 <__printf_chk@plt+0x62f0>
    9e24:	add	ip, pc, ip
    9e28:	ldr	r3, [ip, #16]
    9e2c:	cmp	r3, #0
    9e30:	beq	9e18 <__printf_chk@plt+0x6274>
    9e34:	ldr	r0, [r4, #32]
    9e38:	bl	7c8c <__printf_chk@plt+0x40e8>
    9e3c:	ldr	r3, [r4]
    9e40:	mov	r2, #0
    9e44:	str	r2, [r4, #32]
    9e48:	sub	r2, r3, #5
    9e4c:	cmp	r2, #3
    9e50:	addls	pc, pc, r2, lsl #2
    9e54:	b	9e6c <__printf_chk@plt+0x62c8>
    9e58:	b	9e88 <__printf_chk@plt+0x62e4>
    9e5c:	b	9e68 <__printf_chk@plt+0x62c4>
    9e60:	b	9e80 <__printf_chk@plt+0x62dc>
    9e64:	b	9e78 <__printf_chk@plt+0x62d4>
    9e68:	mov	r3, #2
    9e6c:	str	r3, [r4]
    9e70:	mov	r0, #0
    9e74:	pop	{r4, pc}
    9e78:	mov	r3, #4
    9e7c:	b	9e6c <__printf_chk@plt+0x62c8>
    9e80:	mov	r3, #3
    9e84:	b	9e6c <__printf_chk@plt+0x62c8>
    9e88:	mov	r3, #1
    9e8c:	b	9e6c <__printf_chk@plt+0x62c8>
    9e90:	muleq	r5, r4, r4
    9e94:	andeq	sp, r5, ip, asr r4
    9e98:	ldr	r3, [pc, #1232]	; a370 <__printf_chk@plt+0x67cc>
    9e9c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9ea0:	add	r3, pc, r3
    9ea4:	subs	r7, r0, #0
    9ea8:	ldr	r0, [pc, #1220]	; a374 <__printf_chk@plt+0x67d0>
    9eac:	mov	r6, r2
    9eb0:	mov	r2, r3
    9eb4:	sub	sp, sp, #76	; 0x4c
    9eb8:	mov	r3, #0
    9ebc:	ldr	r5, [r2, r0]
    9ec0:	mov	r4, r1
    9ec4:	str	r3, [sp, #20]
    9ec8:	str	r3, [sp, #24]
    9ecc:	ldr	r3, [r5]
    9ed0:	str	r3, [sp, #68]	; 0x44
    9ed4:	beq	a338 <__printf_chk@plt+0x6794>
    9ed8:	ldr	r3, [r7, #32]
    9edc:	cmp	r3, #0
    9ee0:	beq	a338 <__printf_chk@plt+0x6794>
    9ee4:	ldr	r3, [r3]
    9ee8:	cmp	r3, #0
    9eec:	beq	a338 <__printf_chk@plt+0x6794>
    9ef0:	cmp	r1, #0
    9ef4:	beq	a338 <__printf_chk@plt+0x6794>
    9ef8:	ldr	r2, [r7]
    9efc:	ldr	r3, [pc, #1140]	; a378 <__printf_chk@plt+0x67d4>
    9f00:	cmp	r2, #4
    9f04:	add	r3, pc, r3
    9f08:	add	r3, r3, #24
    9f0c:	bne	9f20 <__printf_chk@plt+0x637c>
    9f10:	b	9f4c <__printf_chk@plt+0x63a8>
    9f14:	cmp	r2, ip
    9f18:	add	r3, r3, #24
    9f1c:	beq	9f54 <__printf_chk@plt+0x63b0>
    9f20:	ldr	ip, [r3, #8]
    9f24:	mov	r1, r3
    9f28:	cmn	ip, #1
    9f2c:	bne	9f14 <__printf_chk@plt+0x6370>
    9f30:	mvn	r0, #13
    9f34:	ldr	r2, [sp, #68]	; 0x44
    9f38:	ldr	r3, [r5]
    9f3c:	cmp	r2, r3
    9f40:	bne	a364 <__printf_chk@plt+0x67c0>
    9f44:	add	sp, sp, #76	; 0x4c
    9f48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9f4c:	ldr	r1, [pc, #1064]	; a37c <__printf_chk@plt+0x67d8>
    9f50:	add	r1, pc, r1
    9f54:	ldr	r3, [r1, #16]
    9f58:	cmp	r3, #0
    9f5c:	beq	9f30 <__printf_chk@plt+0x638c>
    9f60:	ldr	r3, [r4]
    9f64:	sub	r3, r3, #1
    9f68:	cmp	r3, #3
    9f6c:	bls	9f78 <__printf_chk@plt+0x63d4>
    9f70:	mvn	r0, #18
    9f74:	b	9f34 <__printf_chk@plt+0x6390>
    9f78:	mov	r0, r4
    9f7c:	add	r1, sp, #20
    9f80:	add	r2, sp, #28
    9f84:	mov	r3, #0
    9f88:	bl	6e20 <__printf_chk@plt+0x327c>
    9f8c:	cmp	r0, #0
    9f90:	bne	9f70 <__printf_chk@plt+0x63cc>
    9f94:	ldr	r3, [r7, #32]
    9f98:	ldr	r8, [r3]
    9f9c:	mov	r0, r8
    9fa0:	bl	6030 <__printf_chk@plt+0x248c>
    9fa4:	ldr	r3, [pc, #980]	; a380 <__printf_chk@plt+0x67dc>
    9fa8:	ldr	lr, [r7]
    9fac:	mov	ip, #4
    9fb0:	ldr	r1, [r7, #16]
    9fb4:	add	r3, pc, r3
    9fb8:	b	9fcc <__printf_chk@plt+0x6428>
    9fbc:	add	r3, r3, #24
    9fc0:	ldr	ip, [r3, #8]
    9fc4:	cmn	ip, #1
    9fc8:	beq	a028 <__printf_chk@plt+0x6484>
    9fcc:	cmp	lr, ip
    9fd0:	bne	9fbc <__printf_chk@plt+0x6418>
    9fd4:	ldr	r2, [r3, #12]
    9fd8:	cmp	r2, #0
    9fdc:	beq	9fe8 <__printf_chk@plt+0x6444>
    9fe0:	cmp	r1, r2
    9fe4:	bne	9fbc <__printf_chk@plt+0x6418>
    9fe8:	ldr	r1, [r3]
    9fec:	mov	r0, r8
    9ff0:	bl	e9e8 <__printf_chk@plt+0xae44>
    9ff4:	subs	r9, r0, #0
    9ff8:	beq	a040 <__printf_chk@plt+0x649c>
    9ffc:	mov	sl, #0
    a000:	mov	r0, r8
    a004:	bl	6030 <__printf_chk@plt+0x248c>
    a008:	ldr	r0, [sp, #24]
    a00c:	bl	3244 <free@plt>
    a010:	ldr	r0, [sp, #20]
    a014:	bl	3244 <free@plt>
    a018:	mov	r0, sl
    a01c:	bl	5ccc <__printf_chk@plt+0x2128>
    a020:	mov	r0, r9
    a024:	b	9f34 <__printf_chk@plt+0x6390>
    a028:	ldr	r1, [pc, #852]	; a384 <__printf_chk@plt+0x67e0>
    a02c:	mov	r0, r8
    a030:	add	r1, pc, r1
    a034:	bl	e9e8 <__printf_chk@plt+0xae44>
    a038:	subs	r9, r0, #0
    a03c:	bne	9ffc <__printf_chk@plt+0x6458>
    a040:	add	r9, sp, #36	; 0x24
    a044:	mov	r1, #32
    a048:	mov	r0, r9
    a04c:	bl	31d88 <__printf_chk@plt+0x2e1e4>
    a050:	mov	r1, r9
    a054:	mov	r0, r8
    a058:	mov	r2, #32
    a05c:	bl	e924 <__printf_chk@plt+0xad80>
    a060:	subs	r9, r0, #0
    a064:	bne	9ffc <__printf_chk@plt+0x6458>
    a068:	ldr	r3, [r7]
    a06c:	sub	r3, r3, #5
    a070:	cmp	r3, #3
    a074:	addls	pc, pc, r3, lsl #2
    a078:	b	a358 <__printf_chk@plt+0x67b4>
    a07c:	b	a304 <__printf_chk@plt+0x6760>
    a080:	b	a2a0 <__printf_chk@plt+0x66fc>
    a084:	b	a234 <__printf_chk@plt+0x6690>
    a088:	b	a08c <__printf_chk@plt+0x64e8>
    a08c:	mov	r0, r8
    a090:	ldr	r1, [r7, #28]
    a094:	mov	r2, #32
    a098:	bl	e924 <__printf_chk@plt+0xad80>
    a09c:	subs	r9, r0, #0
    a0a0:	bne	9ffc <__printf_chk@plt+0x6458>
    a0a4:	ldr	r3, [r7, #32]
    a0a8:	mov	r0, r8
    a0ac:	ldrd	r2, [r3, #8]
    a0b0:	bl	e70c <__printf_chk@plt+0xab68>
    a0b4:	subs	r9, r0, #0
    a0b8:	bne	9ffc <__printf_chk@plt+0x6458>
    a0bc:	ldr	r3, [r7, #32]
    a0c0:	mov	r0, r8
    a0c4:	ldr	r1, [r3, #4]
    a0c8:	bl	e7c0 <__printf_chk@plt+0xac1c>
    a0cc:	subs	r9, r0, #0
    a0d0:	bne	9ffc <__printf_chk@plt+0x6458>
    a0d4:	ldr	r3, [r7, #32]
    a0d8:	mov	r0, r8
    a0dc:	ldr	r1, [r3, #16]
    a0e0:	bl	e9e8 <__printf_chk@plt+0xae44>
    a0e4:	subs	r9, r0, #0
    a0e8:	bne	9ffc <__printf_chk@plt+0x6458>
    a0ec:	bl	5a34 <__printf_chk@plt+0x1e90>
    a0f0:	subs	sl, r0, #0
    a0f4:	beq	a368 <__printf_chk@plt+0x67c4>
    a0f8:	ldr	r3, [r7, #32]
    a0fc:	ldr	r2, [r3, #20]
    a100:	cmp	r2, #0
    a104:	movne	fp, r9
    a108:	beq	a138 <__printf_chk@plt+0x6594>
    a10c:	ldr	r3, [r3, #24]
    a110:	mov	r0, sl
    a114:	ldr	r1, [r3, fp, lsl #2]
    a118:	bl	e9e8 <__printf_chk@plt+0xae44>
    a11c:	subs	r9, r0, #0
    a120:	bne	a000 <__printf_chk@plt+0x645c>
    a124:	ldr	r3, [r7, #32]
    a128:	add	fp, fp, #1
    a12c:	ldr	r2, [r3, #20]
    a130:	cmp	r2, fp
    a134:	bhi	a10c <__printf_chk@plt+0x6568>
    a138:	mov	r0, r8
    a13c:	mov	r1, sl
    a140:	bl	ea28 <__printf_chk@plt+0xae84>
    a144:	subs	r9, r0, #0
    a148:	bne	a000 <__printf_chk@plt+0x645c>
    a14c:	ldr	r3, [r7, #32]
    a150:	mov	r0, r8
    a154:	ldrd	r2, [r3, #32]
    a158:	bl	e70c <__printf_chk@plt+0xab68>
    a15c:	subs	r9, r0, #0
    a160:	bne	a000 <__printf_chk@plt+0x645c>
    a164:	ldr	r3, [r7, #32]
    a168:	mov	r0, r8
    a16c:	ldrd	r2, [r3, #40]	; 0x28
    a170:	bl	e70c <__printf_chk@plt+0xab68>
    a174:	subs	r9, r0, #0
    a178:	bne	a000 <__printf_chk@plt+0x645c>
    a17c:	ldr	r3, [r7, #32]
    a180:	mov	r0, r8
    a184:	ldr	r1, [r3, #48]	; 0x30
    a188:	bl	ea28 <__printf_chk@plt+0xae84>
    a18c:	subs	r9, r0, #0
    a190:	bne	a000 <__printf_chk@plt+0x645c>
    a194:	ldr	r3, [r7, #32]
    a198:	mov	r0, r8
    a19c:	ldr	r1, [r3, #52]	; 0x34
    a1a0:	bl	ea28 <__printf_chk@plt+0xae84>
    a1a4:	subs	r9, r0, #0
    a1a8:	bne	a000 <__printf_chk@plt+0x645c>
    a1ac:	mov	r1, r9
    a1b0:	mov	r2, r9
    a1b4:	mov	r0, r8
    a1b8:	bl	e924 <__printf_chk@plt+0xad80>
    a1bc:	subs	r9, r0, #0
    a1c0:	bne	a000 <__printf_chk@plt+0x645c>
    a1c4:	mov	r0, r8
    a1c8:	ldr	r1, [sp, #20]
    a1cc:	ldr	r2, [sp, #28]
    a1d0:	bl	e924 <__printf_chk@plt+0xad80>
    a1d4:	subs	r9, r0, #0
    a1d8:	bne	a000 <__printf_chk@plt+0x645c>
    a1dc:	mov	r0, r8
    a1e0:	bl	645c <__printf_chk@plt+0x28b8>
    a1e4:	mov	r7, r0
    a1e8:	mov	r0, r8
    a1ec:	bl	62bc <__printf_chk@plt+0x2718>
    a1f0:	str	r9, [sp, #8]
    a1f4:	mov	r3, r7
    a1f8:	str	r6, [sp, #4]
    a1fc:	add	r1, sp, #24
    a200:	add	r2, sp, #32
    a204:	str	r0, [sp]
    a208:	mov	r0, r4
    a20c:	bl	99a4 <__printf_chk@plt+0x5e00>
    a210:	subs	r9, r0, #0
    a214:	bne	a000 <__printf_chk@plt+0x645c>
    a218:	mov	r0, r8
    a21c:	ldr	r1, [sp, #24]
    a220:	ldr	r2, [sp, #32]
    a224:	bl	e924 <__printf_chk@plt+0xad80>
    a228:	subs	r9, r0, #0
    a22c:	bne	a000 <__printf_chk@plt+0x645c>
    a230:	b	a008 <__printf_chk@plt+0x6464>
    a234:	ldr	r3, [r7, #16]
    a238:	movw	r2, #715	; 0x2cb
    a23c:	cmp	r3, r2
    a240:	beq	a34c <__printf_chk@plt+0x67a8>
    a244:	cmp	r3, #716	; 0x2cc
    a248:	beq	a340 <__printf_chk@plt+0x679c>
    a24c:	sub	r2, r2, #300	; 0x12c
    a250:	ldr	r1, [pc, #304]	; a388 <__printf_chk@plt+0x67e4>
    a254:	cmp	r3, r2
    a258:	add	r1, pc, r1
    a25c:	movne	r1, #0
    a260:	mov	r0, r8
    a264:	bl	e9e8 <__printf_chk@plt+0xae44>
    a268:	subs	r9, r0, #0
    a26c:	bne	9ffc <__printf_chk@plt+0x6458>
    a270:	ldr	r0, [r7, #20]
    a274:	bl	337c <EC_KEY_get0_public_key@plt>
    a278:	mov	r9, r0
    a27c:	ldr	r0, [r7, #20]
    a280:	bl	37f0 <EC_KEY_get0_group@plt>
    a284:	mov	r1, r9
    a288:	mov	r2, r0
    a28c:	mov	r0, r8
    a290:	bl	f7e0 <__printf_chk@plt+0xbc3c>
    a294:	subs	r9, r0, #0
    a298:	bne	9ffc <__printf_chk@plt+0x6458>
    a29c:	b	a0a4 <__printf_chk@plt+0x6500>
    a2a0:	ldr	r3, [r7, #12]
    a2a4:	mov	r0, r8
    a2a8:	ldr	r1, [r3, #12]
    a2ac:	bl	f5b0 <__printf_chk@plt+0xba0c>
    a2b0:	subs	r9, r0, #0
    a2b4:	bne	9ffc <__printf_chk@plt+0x6458>
    a2b8:	ldr	r3, [r7, #12]
    a2bc:	mov	r0, r8
    a2c0:	ldr	r1, [r3, #16]
    a2c4:	bl	f5b0 <__printf_chk@plt+0xba0c>
    a2c8:	subs	r9, r0, #0
    a2cc:	bne	9ffc <__printf_chk@plt+0x6458>
    a2d0:	ldr	r3, [r7, #12]
    a2d4:	mov	r0, r8
    a2d8:	ldr	r1, [r3, #20]
    a2dc:	bl	f5b0 <__printf_chk@plt+0xba0c>
    a2e0:	subs	r9, r0, #0
    a2e4:	bne	9ffc <__printf_chk@plt+0x6458>
    a2e8:	ldr	r3, [r7, #12]
    a2ec:	mov	r0, r8
    a2f0:	ldr	r1, [r3, #24]
    a2f4:	bl	f5b0 <__printf_chk@plt+0xba0c>
    a2f8:	subs	r9, r0, #0
    a2fc:	bne	9ffc <__printf_chk@plt+0x6458>
    a300:	b	a0a4 <__printf_chk@plt+0x6500>
    a304:	ldr	r3, [r7, #8]
    a308:	mov	r0, r8
    a30c:	ldr	r1, [r3, #20]
    a310:	bl	f5b0 <__printf_chk@plt+0xba0c>
    a314:	subs	r9, r0, #0
    a318:	bne	9ffc <__printf_chk@plt+0x6458>
    a31c:	ldr	r3, [r7, #8]
    a320:	mov	r0, r8
    a324:	ldr	r1, [r3, #16]
    a328:	bl	f5b0 <__printf_chk@plt+0xba0c>
    a32c:	subs	r9, r0, #0
    a330:	bne	9ffc <__printf_chk@plt+0x6458>
    a334:	b	a0a4 <__printf_chk@plt+0x6500>
    a338:	mvn	r0, #9
    a33c:	b	9f34 <__printf_chk@plt+0x6390>
    a340:	ldr	r1, [pc, #68]	; a38c <__printf_chk@plt+0x67e8>
    a344:	add	r1, pc, r1
    a348:	b	a260 <__printf_chk@plt+0x66bc>
    a34c:	ldr	r1, [pc, #60]	; a390 <__printf_chk@plt+0x67ec>
    a350:	add	r1, pc, r1
    a354:	b	a260 <__printf_chk@plt+0x66bc>
    a358:	mvn	r9, #9
    a35c:	mov	sl, #0
    a360:	b	a000 <__printf_chk@plt+0x645c>
    a364:	bl	36f4 <__stack_chk_fail@plt>
    a368:	mvn	r9, #1
    a36c:	b	a000 <__printf_chk@plt+0x645c>
    a370:	andeq	sp, r5, r0, ror #26
    a374:	muleq	r0, ip, r3
    a378:	andeq	sp, r5, ip, ror r3
    a37c:	andeq	sp, r5, r0, lsr r3
    a380:	andeq	sp, r5, ip, asr #5
    a384:	muleq	r2, r8, r1
    a388:	andeq	sp, r2, ip, ror pc
    a38c:	andeq	sp, r2, r8, lsr #29
    a390:	muleq	r2, r0, lr
    a394:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    a398:	mov	r5, r0
    a39c:	mov	r0, #0
    a3a0:	ldr	r9, [sp, #32]
    a3a4:	mov	r8, r3
    a3a8:	mov	r6, r1
    a3ac:	mov	sl, r2
    a3b0:	bl	3a18 <time@plt>
    a3b4:	cmp	r9, #0
    a3b8:	movne	r3, #0
    a3bc:	strne	r3, [r9]
    a3c0:	cmp	r6, #0
    a3c4:	ldr	r3, [r5, #32]
    a3c8:	ldr	r2, [r3, #4]
    a3cc:	beq	a45c <__printf_chk@plt+0x68b8>
    a3d0:	cmp	r2, #2
    a3d4:	bne	a488 <__printf_chk@plt+0x68e4>
    a3d8:	cmp	r0, #0
    a3dc:	blt	a49c <__printf_chk@plt+0x68f8>
    a3e0:	ldrd	r6, [r3, #32]
    a3e4:	asr	r5, r0, #31
    a3e8:	mov	r4, r0
    a3ec:	cmp	r5, r7
    a3f0:	cmpeq	r4, r6
    a3f4:	bcc	a49c <__printf_chk@plt+0x68f8>
    a3f8:	ldrd	r6, [r3, #40]	; 0x28
    a3fc:	cmp	r5, r7
    a400:	cmpeq	r4, r6
    a404:	bcs	a4b8 <__printf_chk@plt+0x6914>
    a408:	ldr	r6, [r3, #20]
    a40c:	cmp	r6, #0
    a410:	beq	a478 <__printf_chk@plt+0x68d4>
    a414:	cmp	r8, #0
    a418:	beq	a4b0 <__printf_chk@plt+0x690c>
    a41c:	ldr	r5, [r3, #24]
    a420:	mov	r4, #0
    a424:	sub	r5, r5, #4
    a428:	mov	r0, r8
    a42c:	ldr	r1, [r5, #4]!
    a430:	bl	3a00 <strcmp@plt>
    a434:	add	r4, r4, #1
    a438:	cmp	r0, #0
    a43c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
    a440:	cmp	r4, r6
    a444:	bne	a428 <__printf_chk@plt+0x6884>
    a448:	ldr	r3, [pc, #144]	; a4e0 <__printf_chk@plt+0x693c>
    a44c:	mvn	r0, #24
    a450:	add	r3, pc, r3
    a454:	str	r3, [r9]
    a458:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    a45c:	cmp	r2, #1
    a460:	beq	a3d8 <__printf_chk@plt+0x6834>
    a464:	ldr	r3, [pc, #120]	; a4e4 <__printf_chk@plt+0x6940>
    a468:	mvn	r0, #24
    a46c:	add	r3, pc, r3
    a470:	str	r3, [r9]
    a474:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    a478:	cmp	sl, #0
    a47c:	bne	a4cc <__printf_chk@plt+0x6928>
    a480:	mov	r0, sl
    a484:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    a488:	ldr	r3, [pc, #88]	; a4e8 <__printf_chk@plt+0x6944>
    a48c:	mvn	r0, #24
    a490:	add	r3, pc, r3
    a494:	str	r3, [r9]
    a498:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    a49c:	ldr	r3, [pc, #72]	; a4ec <__printf_chk@plt+0x6948>
    a4a0:	mvn	r0, #24
    a4a4:	add	r3, pc, r3
    a4a8:	str	r3, [r9]
    a4ac:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    a4b0:	mov	r0, r8
    a4b4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    a4b8:	ldr	r3, [pc, #48]	; a4f0 <__printf_chk@plt+0x694c>
    a4bc:	mvn	r0, #24
    a4c0:	add	r3, pc, r3
    a4c4:	str	r3, [r9]
    a4c8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    a4cc:	ldr	r3, [pc, #32]	; a4f4 <__printf_chk@plt+0x6950>
    a4d0:	mvn	r0, #24
    a4d4:	add	r3, pc, r3
    a4d8:	str	r3, [r9]
    a4dc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    a4e0:	andeq	sp, r2, r4, asr #30
    a4e4:	muleq	r2, r4, lr
    a4e8:	andeq	sp, r2, r4, asr #28
    a4ec:	andeq	sp, r2, r8, lsl #29
    a4f0:	muleq	r2, r0, lr
    a4f4:	muleq	r2, ip, lr
    a4f8:	ldr	r3, [pc, #492]	; a6ec <__printf_chk@plt+0x6b48>
    a4fc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    a500:	add	r3, pc, r3
    a504:	mov	r6, r0
    a508:	ldr	r0, [pc, #480]	; a6f0 <__printf_chk@plt+0x6b4c>
    a50c:	mov	r8, r1
    a510:	mov	r1, r3
    a514:	sub	sp, sp, #152	; 0x98
    a518:	ldrd	r4, [r6, #32]
    a51c:	ldr	r7, [r1, r0]
    a520:	mov	r3, #0
    a524:	strb	r3, [sp, #52]	; 0x34
    a528:	orrs	r1, r4, r5
    a52c:	strb	r3, [sp, #20]
    a530:	mov	r9, r2
    a534:	ldr	r3, [r7]
    a538:	str	r3, [sp, #148]	; 0x94
    a53c:	beq	a614 <__printf_chk@plt+0x6a70>
    a540:	mvn	r2, #-2147483648	; 0x80000000
    a544:	mov	r3, #0
    a548:	add	sl, sp, #152	; 0x98
    a54c:	cmp	r5, r3
    a550:	cmpeq	r4, r2
    a554:	movhi	r4, r2
    a558:	str	r4, [sl, #-136]!	; 0xffffff78
    a55c:	mov	r0, sl
    a560:	bl	35ec <localtime@plt>
    a564:	ldr	r2, [pc, #392]	; a6f4 <__printf_chk@plt+0x6b50>
    a568:	mov	r1, #32
    a56c:	add	r2, pc, r2
    a570:	mov	r3, r0
    a574:	add	r0, sp, #20
    a578:	bl	343c <strftime@plt>
    a57c:	ldrd	r4, [r6, #40]	; 0x28
    a580:	mvn	r2, #0
    a584:	mvn	r3, #0
    a588:	cmp	r5, r3
    a58c:	cmpeq	r4, r2
    a590:	bne	a630 <__printf_chk@plt+0x6a8c>
    a594:	ldrd	r2, [r6, #32]
    a598:	orrs	r1, r2, r3
    a59c:	beq	a674 <__printf_chk@plt+0x6ad0>
    a5a0:	ldrd	r0, [r6, #40]	; 0x28
    a5a4:	mvn	r2, #0
    a5a8:	mvn	r3, #0
    a5ac:	cmp	r1, r3
    a5b0:	cmpeq	r0, r2
    a5b4:	beq	a6a4 <__printf_chk@plt+0x6b00>
    a5b8:	ldr	r2, [pc, #312]	; a6f8 <__printf_chk@plt+0x6b54>
    a5bc:	add	r4, sp, #84	; 0x54
    a5c0:	mov	r1, #64	; 0x40
    a5c4:	add	ip, sp, #52	; 0x34
    a5c8:	add	r2, pc, r2
    a5cc:	mov	r0, r4
    a5d0:	str	r2, [sp]
    a5d4:	mov	r3, r1
    a5d8:	add	r2, sp, #20
    a5dc:	str	ip, [sp, #8]
    a5e0:	str	r2, [sp, #4]
    a5e4:	mov	r2, #1
    a5e8:	bl	3928 <__snprintf_chk@plt>
    a5ec:	mov	r0, r8
    a5f0:	mov	r1, r4
    a5f4:	mov	r2, r9
    a5f8:	bl	351ac <__printf_chk@plt+0x31608>
    a5fc:	ldr	r2, [sp, #148]	; 0x94
    a600:	ldr	r3, [r7]
    a604:	cmp	r2, r3
    a608:	bne	a6e8 <__printf_chk@plt+0x6b44>
    a60c:	add	sp, sp, #152	; 0x98
    a610:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    a614:	ldrd	r4, [r6, #40]	; 0x28
    a618:	mvn	r0, #0
    a61c:	mvn	r1, #0
    a620:	cmp	r5, r1
    a624:	cmpeq	r4, r0
    a628:	beq	a6d4 <__printf_chk@plt+0x6b30>
    a62c:	add	sl, sp, #16
    a630:	mvn	r2, #-2147483648	; 0x80000000
    a634:	mov	r3, #0
    a638:	cmp	r5, r3
    a63c:	cmpeq	r4, r2
    a640:	mov	r0, sl
    a644:	movhi	r4, r2
    a648:	str	r4, [sp, #16]
    a64c:	bl	35ec <localtime@plt>
    a650:	ldr	r2, [pc, #164]	; a6fc <__printf_chk@plt+0x6b58>
    a654:	mov	r1, #32
    a658:	add	r2, pc, r2
    a65c:	mov	r3, r0
    a660:	add	r0, sp, #52	; 0x34
    a664:	bl	343c <strftime@plt>
    a668:	ldrd	r2, [r6, #32]
    a66c:	orrs	r1, r2, r3
    a670:	bne	a5a0 <__printf_chk@plt+0x69fc>
    a674:	add	r4, sp, #84	; 0x54
    a678:	ldr	r2, [pc, #128]	; a700 <__printf_chk@plt+0x6b5c>
    a67c:	mov	r1, #64	; 0x40
    a680:	add	ip, sp, #52	; 0x34
    a684:	add	r2, pc, r2
    a688:	mov	r0, r4
    a68c:	str	r2, [sp]
    a690:	mov	r3, r1
    a694:	mov	r2, #1
    a698:	str	ip, [sp, #4]
    a69c:	bl	3928 <__snprintf_chk@plt>
    a6a0:	b	a5ec <__printf_chk@plt+0x6a48>
    a6a4:	add	r4, sp, #84	; 0x54
    a6a8:	ldr	r3, [pc, #84]	; a704 <__printf_chk@plt+0x6b60>
    a6ac:	mov	r1, #64	; 0x40
    a6b0:	add	r2, sp, #20
    a6b4:	add	r3, pc, r3
    a6b8:	str	r2, [sp, #4]
    a6bc:	str	r3, [sp]
    a6c0:	mov	r0, r4
    a6c4:	mov	r3, r1
    a6c8:	mov	r2, #1
    a6cc:	bl	3928 <__snprintf_chk@plt>
    a6d0:	b	a5ec <__printf_chk@plt+0x6a48>
    a6d4:	ldr	r1, [pc, #44]	; a708 <__printf_chk@plt+0x6b64>
    a6d8:	mov	r0, r8
    a6dc:	add	r1, pc, r1
    a6e0:	bl	351ac <__printf_chk@plt+0x31608>
    a6e4:	b	a5fc <__printf_chk@plt+0x6a58>
    a6e8:	bl	36f4 <__stack_chk_fail@plt>
    a6ec:	andeq	sp, r5, r0, lsl #14
    a6f0:	muleq	r0, ip, r3
    a6f4:	andeq	sp, r2, r4, ror #28
    a6f8:	andeq	sp, r2, r4, lsr lr
    a6fc:	andeq	sp, r2, r8, ror sp
    a700:	andeq	sp, r2, r0, ror #26
    a704:	andeq	sp, r2, ip, lsr sp
    a708:	andeq	sp, r2, ip, ror #25
    a70c:	push	{r3, r4, r5, lr}
    a710:	mov	r2, #4
    a714:	ldr	r3, [pc, #804]	; aa40 <__printf_chk@plt+0x6e9c>
    a718:	mov	r4, r0
    a71c:	ldr	ip, [r0]
    a720:	mov	r5, r1
    a724:	add	r3, pc, r3
    a728:	ldr	lr, [r0, #16]
    a72c:	b	a740 <__printf_chk@plt+0x6b9c>
    a730:	add	r3, r3, #24
    a734:	ldr	r2, [r3, #8]
    a738:	cmn	r2, #1
    a73c:	beq	a764 <__printf_chk@plt+0x6bc0>
    a740:	cmp	ip, r2
    a744:	bne	a730 <__printf_chk@plt+0x6b8c>
    a748:	ldr	r2, [r3, #12]
    a74c:	cmp	r2, #0
    a750:	beq	a75c <__printf_chk@plt+0x6bb8>
    a754:	cmp	lr, r2
    a758:	bne	a730 <__printf_chk@plt+0x6b8c>
    a75c:	ldr	r1, [r3]
    a760:	b	a76c <__printf_chk@plt+0x6bc8>
    a764:	ldr	r1, [pc, #728]	; aa44 <__printf_chk@plt+0x6ea0>
    a768:	add	r1, pc, r1
    a76c:	mov	r0, r5
    a770:	bl	e9e8 <__printf_chk@plt+0xae44>
    a774:	cmp	r0, #0
    a778:	popne	{r3, r4, r5, pc}
    a77c:	ldr	r3, [r4]
    a780:	sub	r3, r3, #1
    a784:	cmp	r3, #7
    a788:	addls	pc, pc, r3, lsl #2
    a78c:	b	aa2c <__printf_chk@plt+0x6e88>
    a790:	b	a810 <__printf_chk@plt+0x6c6c>
    a794:	b	a89c <__printf_chk@plt+0x6cf8>
    a798:	b	a910 <__printf_chk@plt+0x6d6c>
    a79c:	b	a7e4 <__printf_chk@plt+0x6c40>
    a7a0:	b	a9e8 <__printf_chk@plt+0x6e44>
    a7a4:	b	a978 <__printf_chk@plt+0x6dd4>
    a7a8:	b	a9b0 <__printf_chk@plt+0x6e0c>
    a7ac:	b	a7b0 <__printf_chk@plt+0x6c0c>
    a7b0:	ldr	r3, [r4, #32]
    a7b4:	cmp	r3, #0
    a7b8:	beq	aa2c <__printf_chk@plt+0x6e88>
    a7bc:	ldr	r0, [r3]
    a7c0:	bl	62bc <__printf_chk@plt+0x2718>
    a7c4:	cmp	r0, #0
    a7c8:	beq	aa2c <__printf_chk@plt+0x6e88>
    a7cc:	ldr	r3, [r4, #32]
    a7d0:	mov	r0, r5
    a7d4:	ldr	r1, [r3]
    a7d8:	bl	ea28 <__printf_chk@plt+0xae84>
    a7dc:	cmp	r0, #0
    a7e0:	popne	{r3, r4, r5, pc}
    a7e4:	mov	r0, r5
    a7e8:	ldr	r1, [r4, #28]
    a7ec:	mov	r2, #32
    a7f0:	bl	e924 <__printf_chk@plt+0xad80>
    a7f4:	cmp	r0, #0
    a7f8:	popne	{r3, r4, r5, pc}
    a7fc:	mov	r0, r5
    a800:	ldr	r1, [r4, #24]
    a804:	mov	r2, #64	; 0x40
    a808:	pop	{r3, r4, r5, lr}
    a80c:	b	e924 <__printf_chk@plt+0xad80>
    a810:	ldr	r3, [r4, #8]
    a814:	mov	r0, r5
    a818:	ldr	r1, [r3, #16]
    a81c:	bl	f5b0 <__printf_chk@plt+0xba0c>
    a820:	cmp	r0, #0
    a824:	popne	{r3, r4, r5, pc}
    a828:	ldr	r3, [r4, #8]
    a82c:	mov	r0, r5
    a830:	ldr	r1, [r3, #20]
    a834:	bl	f5b0 <__printf_chk@plt+0xba0c>
    a838:	cmp	r0, #0
    a83c:	popne	{r3, r4, r5, pc}
    a840:	ldr	r3, [r4, #8]
    a844:	mov	r0, r5
    a848:	ldr	r1, [r3, #24]
    a84c:	bl	f5b0 <__printf_chk@plt+0xba0c>
    a850:	cmp	r0, #0
    a854:	popne	{r3, r4, r5, pc}
    a858:	ldr	r3, [r4, #8]
    a85c:	mov	r0, r5
    a860:	ldr	r1, [r3, #44]	; 0x2c
    a864:	bl	f5b0 <__printf_chk@plt+0xba0c>
    a868:	cmp	r0, #0
    a86c:	popne	{r3, r4, r5, pc}
    a870:	ldr	r3, [r4, #8]
    a874:	mov	r0, r5
    a878:	ldr	r1, [r3, #28]
    a87c:	bl	f5b0 <__printf_chk@plt+0xba0c>
    a880:	cmp	r0, #0
    a884:	popne	{r3, r4, r5, pc}
    a888:	ldr	r3, [r4, #8]
    a88c:	mov	r0, r5
    a890:	ldr	r1, [r3, #32]
    a894:	pop	{r3, r4, r5, lr}
    a898:	b	f5b0 <__printf_chk@plt+0xba0c>
    a89c:	ldr	r3, [r4, #12]
    a8a0:	mov	r0, r5
    a8a4:	ldr	r1, [r3, #12]
    a8a8:	bl	f5b0 <__printf_chk@plt+0xba0c>
    a8ac:	cmp	r0, #0
    a8b0:	popne	{r3, r4, r5, pc}
    a8b4:	ldr	r3, [r4, #12]
    a8b8:	mov	r0, r5
    a8bc:	ldr	r1, [r3, #16]
    a8c0:	bl	f5b0 <__printf_chk@plt+0xba0c>
    a8c4:	cmp	r0, #0
    a8c8:	popne	{r3, r4, r5, pc}
    a8cc:	ldr	r3, [r4, #12]
    a8d0:	mov	r0, r5
    a8d4:	ldr	r1, [r3, #20]
    a8d8:	bl	f5b0 <__printf_chk@plt+0xba0c>
    a8dc:	cmp	r0, #0
    a8e0:	popne	{r3, r4, r5, pc}
    a8e4:	ldr	r3, [r4, #12]
    a8e8:	mov	r0, r5
    a8ec:	ldr	r1, [r3, #24]
    a8f0:	bl	f5b0 <__printf_chk@plt+0xba0c>
    a8f4:	cmp	r0, #0
    a8f8:	popne	{r3, r4, r5, pc}
    a8fc:	ldr	r3, [r4, #12]
    a900:	mov	r0, r5
    a904:	ldr	r1, [r3, #28]
    a908:	pop	{r3, r4, r5, lr}
    a90c:	b	f5b0 <__printf_chk@plt+0xba0c>
    a910:	ldr	r3, [r4, #16]
    a914:	movw	r2, #715	; 0x2cb
    a918:	cmp	r3, r2
    a91c:	beq	aa34 <__printf_chk@plt+0x6e90>
    a920:	cmp	r3, #716	; 0x2cc
    a924:	beq	aa20 <__printf_chk@plt+0x6e7c>
    a928:	sub	r2, r2, #300	; 0x12c
    a92c:	ldr	r1, [pc, #276]	; aa48 <__printf_chk@plt+0x6ea4>
    a930:	cmp	r3, r2
    a934:	add	r1, pc, r1
    a938:	movne	r1, #0
    a93c:	mov	r0, r5
    a940:	bl	e9e8 <__printf_chk@plt+0xae44>
    a944:	cmp	r0, #0
    a948:	popne	{r3, r4, r5, pc}
    a94c:	mov	r0, r5
    a950:	ldr	r1, [r4, #20]
    a954:	bl	f8d4 <__printf_chk@plt+0xbd30>
    a958:	cmp	r0, #0
    a95c:	popne	{r3, r4, r5, pc}
    a960:	ldr	r0, [r4, #20]
    a964:	bl	3508 <EC_KEY_get0_private_key@plt>
    a968:	mov	r1, r0
    a96c:	mov	r0, r5
    a970:	pop	{r3, r4, r5, lr}
    a974:	b	f5b0 <__printf_chk@plt+0xba0c>
    a978:	ldr	r3, [r4, #32]
    a97c:	cmp	r3, #0
    a980:	beq	aa2c <__printf_chk@plt+0x6e88>
    a984:	ldr	r0, [r3]
    a988:	bl	62bc <__printf_chk@plt+0x2718>
    a98c:	cmp	r0, #0
    a990:	beq	aa2c <__printf_chk@plt+0x6e88>
    a994:	ldr	r3, [r4, #32]
    a998:	mov	r0, r5
    a99c:	ldr	r1, [r3]
    a9a0:	bl	ea28 <__printf_chk@plt+0xae84>
    a9a4:	cmp	r0, #0
    a9a8:	popne	{r3, r4, r5, pc}
    a9ac:	b	a8fc <__printf_chk@plt+0x6d58>
    a9b0:	ldr	r3, [r4, #32]
    a9b4:	cmp	r3, #0
    a9b8:	beq	aa2c <__printf_chk@plt+0x6e88>
    a9bc:	ldr	r0, [r3]
    a9c0:	bl	62bc <__printf_chk@plt+0x2718>
    a9c4:	cmp	r0, #0
    a9c8:	beq	aa2c <__printf_chk@plt+0x6e88>
    a9cc:	ldr	r3, [r4, #32]
    a9d0:	mov	r0, r5
    a9d4:	ldr	r1, [r3]
    a9d8:	bl	ea28 <__printf_chk@plt+0xae84>
    a9dc:	cmp	r0, #0
    a9e0:	popne	{r3, r4, r5, pc}
    a9e4:	b	a960 <__printf_chk@plt+0x6dbc>
    a9e8:	ldr	r3, [r4, #32]
    a9ec:	cmp	r3, #0
    a9f0:	beq	aa2c <__printf_chk@plt+0x6e88>
    a9f4:	ldr	r0, [r3]
    a9f8:	bl	62bc <__printf_chk@plt+0x2718>
    a9fc:	cmp	r0, #0
    aa00:	beq	aa2c <__printf_chk@plt+0x6e88>
    aa04:	ldr	r3, [r4, #32]
    aa08:	mov	r0, r5
    aa0c:	ldr	r1, [r3]
    aa10:	bl	ea28 <__printf_chk@plt+0xae84>
    aa14:	cmp	r0, #0
    aa18:	popne	{r3, r4, r5, pc}
    aa1c:	b	a840 <__printf_chk@plt+0x6c9c>
    aa20:	ldr	r1, [pc, #36]	; aa4c <__printf_chk@plt+0x6ea8>
    aa24:	add	r1, pc, r1
    aa28:	b	a93c <__printf_chk@plt+0x6d98>
    aa2c:	mvn	r0, #9
    aa30:	pop	{r3, r4, r5, pc}
    aa34:	ldr	r1, [pc, #20]	; aa50 <__printf_chk@plt+0x6eac>
    aa38:	add	r1, pc, r1
    aa3c:	b	a93c <__printf_chk@plt+0x6d98>
    aa40:	andeq	ip, r5, ip, asr fp
    aa44:	andeq	sp, r2, r0, ror #20
    aa48:	andeq	sp, r2, r0, lsr #17
    aa4c:	andeq	sp, r2, r8, asr #15
    aa50:	andeq	sp, r2, r8, lsr #15
    aa54:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    aa58:	sub	sp, sp, #108	; 0x6c
    aa5c:	ldr	ip, [pc, #1548]	; b070 <__printf_chk@plt+0x74cc>
    aa60:	mov	r4, #0
    aa64:	str	r0, [sp, #48]	; 0x30
    aa68:	ldr	r0, [pc, #1540]	; b074 <__printf_chk@plt+0x74d0>
    aa6c:	add	ip, pc, ip
    aa70:	str	r1, [sp, #44]	; 0x2c
    aa74:	str	r3, [sp, #52]	; 0x34
    aa78:	mov	r3, ip
    aa7c:	ldr	r0, [ip, r0]
    aa80:	ldr	r1, [sp, #148]	; 0x94
    aa84:	ldr	r7, [sp, #144]	; 0x90
    aa88:	cmp	r1, r4
    aa8c:	ldr	r3, [r0]
    aa90:	str	r0, [sp, #20]
    aa94:	movle	r1, #16
    aa98:	subs	sl, r2, #0
    aa9c:	str	r1, [sp, #148]	; 0x94
    aaa0:	str	r4, [sp, #72]	; 0x48
    aaa4:	str	r4, [sp, #80]	; 0x50
    aaa8:	str	r3, [sp, #100]	; 0x64
    aaac:	beq	ae4c <__printf_chk@plt+0x72a8>
    aab0:	ldrb	r3, [sl]
    aab4:	cmp	r3, r4
    aab8:	beq	ac78 <__printf_chk@plt+0x70d4>
    aabc:	cmp	r7, r4
    aac0:	beq	ae38 <__printf_chk@plt+0x7294>
    aac4:	mov	r0, r7
    aac8:	bl	11dd8 <__printf_chk@plt+0xe234>
    aacc:	cmn	r0, #3
    aad0:	bne	ae5c <__printf_chk@plt+0x72b8>
    aad4:	ldr	r5, [pc, #1436]	; b078 <__printf_chk@plt+0x74d4>
    aad8:	add	r5, pc, r5
    aadc:	mov	r0, r7
    aae0:	bl	11c18 <__printf_chk@plt+0xe074>
    aae4:	subs	r4, r0, #0
    aae8:	beq	aeb8 <__printf_chk@plt+0x7314>
    aaec:	bl	5a34 <__printf_chk@plt+0x1e90>
    aaf0:	cmp	r0, #0
    aaf4:	str	r0, [sp, #24]
    aaf8:	beq	aecc <__printf_chk@plt+0x7328>
    aafc:	bl	5a34 <__printf_chk@plt+0x1e90>
    ab00:	cmp	r0, #0
    ab04:	str	r0, [sp, #32]
    ab08:	beq	aee0 <__printf_chk@plt+0x733c>
    ab0c:	bl	5a34 <__printf_chk@plt+0x1e90>
    ab10:	cmp	r0, #0
    ab14:	str	r0, [sp, #36]	; 0x24
    ab18:	beq	aeb0 <__printf_chk@plt+0x730c>
    ab1c:	mov	r0, r4
    ab20:	bl	11b74 <__printf_chk@plt+0xdfd0>
    ab24:	str	r0, [sp, #60]	; 0x3c
    ab28:	mov	r0, r4
    ab2c:	bl	11b7c <__printf_chk@plt+0xdfd8>
    ab30:	mov	r8, r0
    ab34:	mov	r0, r4
    ab38:	bl	11bb8 <__printf_chk@plt+0xe014>
    ab3c:	str	r0, [sp, #28]
    ab40:	mov	r0, r4
    ab44:	ldr	r2, [sp, #28]
    ab48:	add	fp, r2, r8
    ab4c:	bl	11bb0 <__printf_chk@plt+0xe00c>
    ab50:	mov	r1, fp
    ab54:	str	r0, [sp, #56]	; 0x38
    ab58:	mov	r0, #1
    ab5c:	bl	385c <calloc@plt>
    ab60:	subs	r6, r0, #0
    ab64:	beq	aeb0 <__printf_chk@plt+0x730c>
    ab68:	ldr	r1, [pc, #1292]	; b07c <__printf_chk@plt+0x74d8>
    ab6c:	mov	r0, r5
    ab70:	add	r1, pc, r1
    ab74:	bl	3a00 <strcmp@plt>
    ab78:	cmp	r0, #0
    ab7c:	str	r0, [sp, #40]	; 0x28
    ab80:	beq	ac88 <__printf_chk@plt+0x70e4>
    ab84:	ldr	r1, [pc, #1268]	; b080 <__printf_chk@plt+0x74dc>
    ab88:	mov	r0, r5
    ab8c:	add	r1, pc, r1
    ab90:	bl	3a00 <strcmp@plt>
    ab94:	cmp	r0, #0
    ab98:	bne	aea0 <__printf_chk@plt+0x72fc>
    ab9c:	add	r9, sp, #84	; 0x54
    aba0:	ldr	r1, [sp, #28]
    aba4:	add	r2, r6, r8
    aba8:	mov	r3, r8
    abac:	str	r2, [sp]
    abb0:	add	r0, sp, #80	; 0x50
    abb4:	mov	r2, r6
    abb8:	str	r1, [sp, #4]
    abbc:	mov	r1, r4
    abc0:	mov	r4, #1
    abc4:	str	r4, [sp, #8]
    abc8:	bl	11eac <__printf_chk@plt+0xe308>
    abcc:	subs	sl, r0, #0
    abd0:	beq	ad00 <__printf_chk@plt+0x715c>
    abd4:	mov	r4, #0
    abd8:	ldr	r0, [sp, #24]
    abdc:	bl	5ccc <__printf_chk@plt+0x2128>
    abe0:	ldr	r0, [sp, #32]
    abe4:	bl	5ccc <__printf_chk@plt+0x2128>
    abe8:	ldr	r0, [sp, #36]	; 0x24
    abec:	bl	5ccc <__printf_chk@plt+0x2128>
    abf0:	ldr	r0, [sp, #80]	; 0x50
    abf4:	bl	1233c <__printf_chk@plt+0xe798>
    abf8:	mov	r0, r9
    abfc:	mov	r1, #16
    ac00:	bl	35b90 <__printf_chk@plt+0x31fec>
    ac04:	mov	r0, r6
    ac08:	mov	r1, fp
    ac0c:	bl	35b90 <__printf_chk@plt+0x31fec>
    ac10:	mov	r0, r6
    ac14:	bl	3244 <free@plt>
    ac18:	ldr	r0, [sp, #72]	; 0x48
    ac1c:	cmp	r0, #0
    ac20:	beq	ac34 <__printf_chk@plt+0x7090>
    ac24:	ldr	r1, [sp, #76]	; 0x4c
    ac28:	bl	35b90 <__printf_chk@plt+0x31fec>
    ac2c:	ldr	r0, [sp, #72]	; 0x48
    ac30:	bl	3244 <free@plt>
    ac34:	cmp	r4, #0
    ac38:	beq	ac58 <__printf_chk@plt+0x70b4>
    ac3c:	mov	r0, r4
    ac40:	bl	3910 <strlen@plt>
    ac44:	mov	r1, r0
    ac48:	mov	r0, r4
    ac4c:	bl	35b90 <__printf_chk@plt+0x31fec>
    ac50:	mov	r0, r4
    ac54:	bl	3244 <free@plt>
    ac58:	ldr	r1, [sp, #20]
    ac5c:	mov	r0, sl
    ac60:	ldr	r2, [sp, #100]	; 0x64
    ac64:	ldr	r3, [r1]
    ac68:	cmp	r2, r3
    ac6c:	bne	aefc <__printf_chk@plt+0x7358>
    ac70:	add	sp, sp, #108	; 0x6c
    ac74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ac78:	ldr	r5, [pc, #1028]	; b084 <__printf_chk@plt+0x74e0>
    ac7c:	add	r5, pc, r5
    ac80:	mov	r7, r5
    ac84:	b	aadc <__printf_chk@plt+0x6f38>
    ac88:	add	r9, sp, #84	; 0x54
    ac8c:	mov	r1, #16
    ac90:	mov	r0, r9
    ac94:	bl	31d88 <__printf_chk@plt+0x2e1e4>
    ac98:	mov	r0, sl
    ac9c:	bl	3910 <strlen@plt>
    aca0:	ldr	r3, [sp, #148]	; 0x94
    aca4:	stm	sp, {r6, fp}
    aca8:	mov	r2, r9
    acac:	str	r3, [sp, #8]
    acb0:	mov	r3, #16
    acb4:	mov	r1, r0
    acb8:	mov	r0, sl
    acbc:	bl	327ac <__printf_chk@plt+0x2ec08>
    acc0:	cmp	r0, #0
    acc4:	blt	aef0 <__printf_chk@plt+0x734c>
    acc8:	ldr	r0, [sp, #24]
    accc:	mov	r1, r9
    acd0:	mov	r2, #16
    acd4:	bl	e924 <__printf_chk@plt+0xad80>
    acd8:	subs	sl, r0, #0
    acdc:	beq	ace8 <__printf_chk@plt+0x7144>
    ace0:	ldr	r4, [sp, #40]	; 0x28
    ace4:	b	abd8 <__printf_chk@plt+0x7034>
    ace8:	ldr	r1, [sp, #148]	; 0x94
    acec:	ldr	r0, [sp, #24]
    acf0:	bl	e7c0 <__printf_chk@plt+0xac1c>
    acf4:	subs	sl, r0, #0
    acf8:	bne	ace0 <__printf_chk@plt+0x713c>
    acfc:	b	aba0 <__printf_chk@plt+0x6ffc>
    ad00:	ldr	r1, [pc, #896]	; b088 <__printf_chk@plt+0x74e4>
    ad04:	mov	r2, #15
    ad08:	ldr	r0, [sp, #32]
    ad0c:	add	r1, pc, r1
    ad10:	bl	e50c <__printf_chk@plt+0xa968>
    ad14:	subs	sl, r0, #0
    ad18:	bne	abd4 <__printf_chk@plt+0x7030>
    ad1c:	mov	r1, r7
    ad20:	ldr	r0, [sp, #32]
    ad24:	bl	e9e8 <__printf_chk@plt+0xae44>
    ad28:	subs	sl, r0, #0
    ad2c:	bne	abd4 <__printf_chk@plt+0x7030>
    ad30:	mov	r1, r5
    ad34:	ldr	r0, [sp, #32]
    ad38:	bl	e9e8 <__printf_chk@plt+0xae44>
    ad3c:	subs	sl, r0, #0
    ad40:	bne	abd4 <__printf_chk@plt+0x7030>
    ad44:	ldr	r0, [sp, #32]
    ad48:	ldr	r1, [sp, #24]
    ad4c:	bl	ea28 <__printf_chk@plt+0xae84>
    ad50:	subs	sl, r0, #0
    ad54:	bne	abd4 <__printf_chk@plt+0x7030>
    ad58:	mov	r1, r4
    ad5c:	ldr	r0, [sp, #32]
    ad60:	bl	e7c0 <__printf_chk@plt+0xac1c>
    ad64:	subs	sl, r0, #0
    ad68:	bne	abd4 <__printf_chk@plt+0x7030>
    ad6c:	mov	r3, sl
    ad70:	ldr	r0, [sp, #48]	; 0x30
    ad74:	add	r1, sp, #72	; 0x48
    ad78:	add	r2, sp, #76	; 0x4c
    ad7c:	bl	6e20 <__printf_chk@plt+0x327c>
    ad80:	subs	sl, r0, #0
    ad84:	bne	abd4 <__printf_chk@plt+0x7030>
    ad88:	ldr	r0, [sp, #32]
    ad8c:	ldr	r1, [sp, #72]	; 0x48
    ad90:	ldr	r2, [sp, #76]	; 0x4c
    ad94:	bl	e924 <__printf_chk@plt+0xad80>
    ad98:	subs	sl, r0, #0
    ad9c:	bne	abd4 <__printf_chk@plt+0x7030>
    ada0:	bl	31c48 <__printf_chk@plt+0x2e0a4>
    ada4:	mov	r4, r0
    ada8:	ldr	r0, [sp, #36]	; 0x24
    adac:	mov	r1, r4
    adb0:	bl	e7c0 <__printf_chk@plt+0xac1c>
    adb4:	subs	sl, r0, #0
    adb8:	bne	abd4 <__printf_chk@plt+0x7030>
    adbc:	mov	r1, r4
    adc0:	ldr	r0, [sp, #36]	; 0x24
    adc4:	bl	e7c0 <__printf_chk@plt+0xac1c>
    adc8:	subs	sl, r0, #0
    adcc:	bne	abd4 <__printf_chk@plt+0x7030>
    add0:	ldr	r0, [sp, #48]	; 0x30
    add4:	ldr	r1, [sp, #36]	; 0x24
    add8:	bl	a70c <__printf_chk@plt+0x6b68>
    addc:	subs	sl, r0, #0
    ade0:	bne	abd4 <__printf_chk@plt+0x7030>
    ade4:	ldr	r1, [sp, #52]	; 0x34
    ade8:	ldr	r0, [sp, #36]	; 0x24
    adec:	bl	e9e8 <__printf_chk@plt+0xae44>
    adf0:	subs	sl, r0, #0
    adf4:	moveq	r5, sl
    adf8:	ldreq	r7, [sp, #36]	; 0x24
    adfc:	bne	abd4 <__printf_chk@plt+0x7030>
    ae00:	mov	r0, r7
    ae04:	bl	62bc <__printf_chk@plt+0x2718>
    ae08:	ldr	r1, [sp, #60]	; 0x3c
    ae0c:	bl	36240 <__printf_chk@plt+0x3269c>
    ae10:	cmp	r1, #0
    ae14:	beq	af00 <__printf_chk@plt+0x735c>
    ae18:	add	r5, r5, #1
    ae1c:	mov	r0, r7
    ae20:	uxtb	r1, r5
    ae24:	bl	e8c0 <__printf_chk@plt+0xad1c>
    ae28:	cmp	r0, #0
    ae2c:	beq	ae00 <__printf_chk@plt+0x725c>
    ae30:	mov	sl, r0
    ae34:	b	abd4 <__printf_chk@plt+0x7030>
    ae38:	ldr	r5, [pc, #588]	; b08c <__printf_chk@plt+0x74e8>
    ae3c:	ldr	r7, [pc, #588]	; b090 <__printf_chk@plt+0x74ec>
    ae40:	add	r5, pc, r5
    ae44:	add	r7, pc, r7
    ae48:	b	aadc <__printf_chk@plt+0x6f38>
    ae4c:	ldr	r5, [pc, #576]	; b094 <__printf_chk@plt+0x74f0>
    ae50:	add	r5, pc, r5
    ae54:	mov	r7, r5
    ae58:	b	aadc <__printf_chk@plt+0x6f38>
    ae5c:	mvn	sl, #9
    ae60:	str	r4, [sp, #24]
    ae64:	str	r4, [sp, #36]	; 0x24
    ae68:	str	r4, [sp, #32]
    ae6c:	ldr	r0, [sp, #24]
    ae70:	mov	r4, #0
    ae74:	bl	5ccc <__printf_chk@plt+0x2128>
    ae78:	ldr	r0, [sp, #32]
    ae7c:	bl	5ccc <__printf_chk@plt+0x2128>
    ae80:	ldr	r0, [sp, #36]	; 0x24
    ae84:	bl	5ccc <__printf_chk@plt+0x2128>
    ae88:	ldr	r0, [sp, #80]	; 0x50
    ae8c:	bl	1233c <__printf_chk@plt+0xe798>
    ae90:	add	r0, sp, #84	; 0x54
    ae94:	mov	r1, #16
    ae98:	bl	35b90 <__printf_chk@plt+0x31fec>
    ae9c:	b	ac18 <__printf_chk@plt+0x7074>
    aea0:	mvn	sl, #41	; 0x29
    aea4:	mov	r4, #0
    aea8:	add	r9, sp, #84	; 0x54
    aeac:	b	abd8 <__printf_chk@plt+0x7034>
    aeb0:	mvn	sl, #1
    aeb4:	b	ae6c <__printf_chk@plt+0x72c8>
    aeb8:	str	r4, [sp, #24]
    aebc:	mvn	sl, #0
    aec0:	str	r4, [sp, #36]	; 0x24
    aec4:	str	r4, [sp, #32]
    aec8:	b	ae6c <__printf_chk@plt+0x72c8>
    aecc:	ldr	r2, [sp, #24]
    aed0:	mvn	sl, #1
    aed4:	str	r2, [sp, #36]	; 0x24
    aed8:	str	r2, [sp, #32]
    aedc:	b	ae6c <__printf_chk@plt+0x72c8>
    aee0:	ldr	r3, [sp, #32]
    aee4:	mvn	sl, #1
    aee8:	str	r3, [sp, #36]	; 0x24
    aeec:	b	ae6c <__printf_chk@plt+0x72c8>
    aef0:	ldr	r4, [sp, #40]	; 0x28
    aef4:	mvn	sl, #9
    aef8:	b	abd8 <__printf_chk@plt+0x7034>
    aefc:	bl	36f4 <__stack_chk_fail@plt>
    af00:	ldr	r0, [sp, #36]	; 0x24
    af04:	mov	r4, r1
    af08:	bl	62bc <__printf_chk@plt+0x2718>
    af0c:	mov	r1, r0
    af10:	ldr	r0, [sp, #32]
    af14:	bl	e7c0 <__printf_chk@plt+0xac1c>
    af18:	subs	sl, r0, #0
    af1c:	bne	abd8 <__printf_chk@plt+0x7034>
    af20:	ldr	r0, [sp, #36]	; 0x24
    af24:	bl	62bc <__printf_chk@plt+0x2718>
    af28:	ldr	r3, [sp, #56]	; 0x38
    af2c:	add	r2, sp, #68	; 0x44
    af30:	add	r1, r0, r3
    af34:	ldr	r0, [sp, #32]
    af38:	bl	6798 <__printf_chk@plt+0x2bf4>
    af3c:	subs	sl, r0, #0
    af40:	bne	abd8 <__printf_chk@plt+0x7034>
    af44:	ldr	r0, [sp, #36]	; 0x24
    af48:	ldr	r5, [sp, #80]	; 0x50
    af4c:	ldr	r7, [sp, #68]	; 0x44
    af50:	bl	645c <__printf_chk@plt+0x28b8>
    af54:	mov	r8, r0
    af58:	ldr	r0, [sp, #36]	; 0x24
    af5c:	bl	62bc <__printf_chk@plt+0x2718>
    af60:	ldr	r1, [sp, #56]	; 0x38
    af64:	str	sl, [sp, #4]
    af68:	mov	r3, r8
    af6c:	mov	r2, r7
    af70:	str	r1, [sp, #8]
    af74:	mov	r1, sl
    af78:	str	r0, [sp]
    af7c:	mov	r0, r5
    af80:	bl	12114 <__printf_chk@plt+0xe570>
    af84:	subs	sl, r0, #0
    af88:	bne	abd8 <__printf_chk@plt+0x7034>
    af8c:	ldr	r0, [sp, #32]
    af90:	bl	f054 <__printf_chk@plt+0xb4b0>
    af94:	subs	r4, r0, #0
    af98:	beq	b008 <__printf_chk@plt+0x7464>
    af9c:	ldr	r0, [sp, #44]	; 0x2c
    afa0:	bl	6030 <__printf_chk@plt+0x248c>
    afa4:	ldr	r1, [pc, #236]	; b098 <__printf_chk@plt+0x74f4>
    afa8:	ldr	r0, [sp, #44]	; 0x2c
    afac:	mov	r2, #36	; 0x24
    afb0:	add	r1, pc, r1
    afb4:	bl	e50c <__printf_chk@plt+0xa968>
    afb8:	subs	sl, r0, #0
    afbc:	moveq	r5, sl
    afc0:	ldreq	r7, [sp, #44]	; 0x2c
    afc4:	bne	abd8 <__printf_chk@plt+0x7034>
    afc8:	mov	r0, r4
    afcc:	bl	3910 <strlen@plt>
    afd0:	cmp	r5, r0
    afd4:	bcs	b02c <__printf_chk@plt+0x7488>
    afd8:	mov	r0, r7
    afdc:	ldrb	r1, [r4, r5]
    afe0:	bl	e8c0 <__printf_chk@plt+0xad1c>
    afe4:	cmp	r0, #0
    afe8:	bne	b024 <__printf_chk@plt+0x7480>
    afec:	mov	r0, r5
    aff0:	mov	r1, #70	; 0x46
    aff4:	bl	36240 <__printf_chk@plt+0x3269c>
    aff8:	cmp	r1, #69	; 0x45
    affc:	beq	b010 <__printf_chk@plt+0x746c>
    b000:	add	r5, r5, #1
    b004:	b	afc8 <__printf_chk@plt+0x7424>
    b008:	mvn	sl, #1
    b00c:	b	abd8 <__printf_chk@plt+0x7034>
    b010:	mov	r0, r7
    b014:	mov	r1, #10
    b018:	bl	e8c0 <__printf_chk@plt+0xad1c>
    b01c:	cmp	r0, #0
    b020:	beq	b000 <__printf_chk@plt+0x745c>
    b024:	mov	sl, r0
    b028:	b	abd8 <__printf_chk@plt+0x7034>
    b02c:	mov	r0, r5
    b030:	mov	r1, #70	; 0x46
    b034:	bl	36240 <__printf_chk@plt+0x3269c>
    b038:	cmp	r1, #69	; 0x45
    b03c:	beq	b054 <__printf_chk@plt+0x74b0>
    b040:	ldr	r0, [sp, #44]	; 0x2c
    b044:	mov	r1, #10
    b048:	bl	e8c0 <__printf_chk@plt+0xad1c>
    b04c:	subs	sl, r0, #0
    b050:	bne	abd8 <__printf_chk@plt+0x7034>
    b054:	ldr	r1, [pc, #64]	; b09c <__printf_chk@plt+0x74f8>
    b058:	mov	r2, #34	; 0x22
    b05c:	ldr	r0, [sp, #44]	; 0x2c
    b060:	add	r1, pc, r1
    b064:	bl	e50c <__printf_chk@plt+0xa968>
    b068:	mov	sl, r0
    b06c:	b	abd8 <__printf_chk@plt+0x7034>
    b070:	muleq	r5, r4, r1
    b074:	muleq	r0, ip, r3
    b078:	andeq	sp, r2, ip, lsr r9
    b07c:	andeq	sp, r2, r4, lsr #17
    b080:	andeq	sp, r2, r0, lsl #17
    b084:	muleq	r2, r0, r7
    b088:	andeq	sp, r2, ip, lsl r7
    b08c:	ldrdeq	sp, [r2], -r4
    b090:	ldrdeq	sp, [r2], -r8
    b094:			; <UNDEFINED> instruction: 0x0002d5bc
    b098:	andeq	sp, r2, r8, lsl #9
    b09c:	andeq	sp, r2, r0, lsl #8
    b0a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b0a4:	sub	sp, sp, #12
    b0a8:	mov	r4, r0
    b0ac:	mov	r6, r1
    b0b0:	bl	3598 <BN_CTX_new@plt>
    b0b4:	subs	r5, r0, #0
    b0b8:	beq	b16c <__printf_chk@plt+0x75c8>
    b0bc:	bl	38d4 <BN_CTX_start@plt>
    b0c0:	mov	r0, r4
    b0c4:	bl	364c <EC_GROUP_method_of@plt>
    b0c8:	bl	3730 <EC_METHOD_get_field_type@plt>
    b0cc:	movw	r2, #406	; 0x196
    b0d0:	cmp	r0, r2
    b0d4:	beq	b0f0 <__printf_chk@plt+0x754c>
    b0d8:	mvn	r4, #19
    b0dc:	mov	r0, r5
    b0e0:	bl	3a9c <BN_CTX_free@plt>
    b0e4:	mov	r0, r4
    b0e8:	add	sp, sp, #12
    b0ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b0f0:	mov	r0, r4
    b0f4:	mov	r1, r6
    b0f8:	bl	31cc <EC_POINT_is_at_infinity@plt>
    b0fc:	cmp	r0, #0
    b100:	bne	b0d8 <__printf_chk@plt+0x7534>
    b104:	mov	r0, r5
    b108:	bl	3304 <BN_CTX_get@plt>
    b10c:	subs	r7, r0, #0
    b110:	beq	b164 <__printf_chk@plt+0x75c0>
    b114:	mov	r0, r5
    b118:	bl	3304 <BN_CTX_get@plt>
    b11c:	subs	r9, r0, #0
    b120:	beq	b164 <__printf_chk@plt+0x75c0>
    b124:	mov	r0, r5
    b128:	bl	3304 <BN_CTX_get@plt>
    b12c:	subs	r8, r0, #0
    b130:	beq	b164 <__printf_chk@plt+0x75c0>
    b134:	mov	r0, r5
    b138:	bl	3304 <BN_CTX_get@plt>
    b13c:	subs	sl, r0, #0
    b140:	beq	b164 <__printf_chk@plt+0x75c0>
    b144:	mov	r0, r4
    b148:	mov	r1, r8
    b14c:	mov	r2, r5
    b150:	bl	3700 <EC_GROUP_get_order@plt>
    b154:	cmp	r0, #1
    b158:	beq	b174 <__printf_chk@plt+0x75d0>
    b15c:	mvn	r4, #21
    b160:	b	b0dc <__printf_chk@plt+0x7538>
    b164:	mvn	r4, #1
    b168:	b	b0dc <__printf_chk@plt+0x7538>
    b16c:	mvn	r0, #1
    b170:	b	b0e8 <__printf_chk@plt+0x7544>
    b174:	str	r5, [sp]
    b178:	mov	r0, r4
    b17c:	mov	r1, r6
    b180:	mov	r2, r7
    b184:	mov	r3, r9
    b188:	bl	32c8 <EC_POINT_get_affine_coordinates_GFp@plt>
    b18c:	cmp	r0, #1
    b190:	bne	b15c <__printf_chk@plt+0x75b8>
    b194:	mov	r0, r7
    b198:	bl	38b0 <BN_num_bits@plt>
    b19c:	mov	fp, r0
    b1a0:	mov	r0, r8
    b1a4:	bl	38b0 <BN_num_bits@plt>
    b1a8:	add	r0, r0, r0, lsr #31
    b1ac:	cmp	fp, r0, asr #1
    b1b0:	ble	b0d8 <__printf_chk@plt+0x7534>
    b1b4:	mov	r0, r9
    b1b8:	bl	38b0 <BN_num_bits@plt>
    b1bc:	mov	fp, r0
    b1c0:	mov	r0, r8
    b1c4:	bl	38b0 <BN_num_bits@plt>
    b1c8:	add	r0, r0, r0, lsr #31
    b1cc:	cmp	fp, r0, asr #1
    b1d0:	ble	b0d8 <__printf_chk@plt+0x7534>
    b1d4:	mov	r0, r4
    b1d8:	bl	39d0 <EC_POINT_new@plt>
    b1dc:	subs	fp, r0, #0
    b1e0:	beq	b164 <__printf_chk@plt+0x75c0>
    b1e4:	str	r8, [sp]
    b1e8:	mov	r3, r6
    b1ec:	str	r5, [sp, #4]
    b1f0:	mov	r0, r4
    b1f4:	mov	r1, fp
    b1f8:	mov	r2, #0
    b1fc:	bl	313c <EC_POINT_mul@plt>
    b200:	cmp	r0, #1
    b204:	beq	b224 <__printf_chk@plt+0x7680>
    b208:	mvn	r4, #21
    b20c:	mov	r0, r5
    b210:	bl	3a9c <BN_CTX_free@plt>
    b214:	mov	r0, fp
    b218:	bl	331c <EC_POINT_free@plt>
    b21c:	mov	r0, r4
    b220:	b	b0e8 <__printf_chk@plt+0x7544>
    b224:	mov	r0, r4
    b228:	mov	r1, fp
    b22c:	bl	31cc <EC_POINT_is_at_infinity@plt>
    b230:	cmp	r0, #1
    b234:	beq	b240 <__printf_chk@plt+0x769c>
    b238:	mvn	r4, #19
    b23c:	b	b20c <__printf_chk@plt+0x7668>
    b240:	bl	3a0c <BN_value_one@plt>
    b244:	mov	r1, r8
    b248:	mov	r2, r0
    b24c:	mov	r0, sl
    b250:	bl	3520 <BN_sub@plt>
    b254:	cmp	r0, #0
    b258:	beq	b208 <__printf_chk@plt+0x7664>
    b25c:	mov	r0, r7
    b260:	mov	r1, sl
    b264:	bl	3880 <BN_cmp@plt>
    b268:	cmp	r0, #0
    b26c:	bge	b238 <__printf_chk@plt+0x7694>
    b270:	mov	r0, r9
    b274:	mov	r1, sl
    b278:	bl	3880 <BN_cmp@plt>
    b27c:	cmp	r0, #0
    b280:	movlt	r4, #0
    b284:	bge	b238 <__printf_chk@plt+0x7694>
    b288:	b	b20c <__printf_chk@plt+0x7668>
    b28c:	ldr	r3, [pc, #2180]	; bb18 <__printf_chk@plt+0x7f74>
    b290:	ldr	ip, [pc, #2180]	; bb1c <__printf_chk@plt+0x7f78>
    b294:	add	r3, pc, r3
    b298:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b29c:	subs	r7, r1, #0
    b2a0:	mov	r1, r3
    b2a4:	mov	r8, r2
    b2a8:	ldr	r6, [r1, ip]
    b2ac:	sub	sp, sp, #84	; 0x54
    b2b0:	mov	r3, #0
    b2b4:	mov	r5, r0
    b2b8:	str	r3, [sp, #28]
    b2bc:	ldr	r2, [r6]
    b2c0:	strne	r3, [r7]
    b2c4:	str	r3, [sp, #32]
    b2c8:	str	r3, [sp, #40]	; 0x28
    b2cc:	str	r2, [sp, #76]	; 0x4c
    b2d0:	bl	5ddc <__printf_chk@plt+0x2238>
    b2d4:	subs	sl, r0, #0
    b2d8:	beq	b954 <__printf_chk@plt+0x7db0>
    b2dc:	mov	r0, r5
    b2e0:	add	r1, sp, #28
    b2e4:	mov	r2, #0
    b2e8:	bl	e328 <__printf_chk@plt+0xa784>
    b2ec:	cmp	r0, #0
    b2f0:	bne	b6e4 <__printf_chk@plt+0x7b40>
    b2f4:	ldr	r0, [sp, #28]
    b2f8:	bl	73b4 <__printf_chk@plt+0x3810>
    b2fc:	cmp	r8, #0
    b300:	mov	r4, r0
    b304:	bne	b33c <__printf_chk@plt+0x7798>
    b308:	ldr	r3, [pc, #2064]	; bb20 <__printf_chk@plt+0x7f7c>
    b30c:	cmp	r0, #4
    b310:	add	r3, pc, r3
    b314:	add	r3, r3, #24
    b318:	bne	b32c <__printf_chk@plt+0x7788>
    b31c:	b	b374 <__printf_chk@plt+0x77d0>
    b320:	cmp	r4, r2
    b324:	add	r3, r3, #24
    b328:	beq	b37c <__printf_chk@plt+0x77d8>
    b32c:	ldr	r2, [r3, #8]
    b330:	mov	r1, r3
    b334:	cmn	r2, #1
    b338:	bne	b320 <__printf_chk@plt+0x777c>
    b33c:	sub	r3, r4, #1
    b340:	cmp	r3, #9
    b344:	addls	pc, pc, r3, lsl #2
    b348:	b	b794 <__printf_chk@plt+0x7bf0>
    b34c:	b	b4b8 <__printf_chk@plt+0x7914>
    b350:	b	b518 <__printf_chk@plt+0x7974>
    b354:	b	b5d0 <__printf_chk@plt+0x7a2c>
    b358:	b	b3ac <__printf_chk@plt+0x7808>
    b35c:	b	b4a0 <__printf_chk@plt+0x78fc>
    b360:	b	b500 <__printf_chk@plt+0x795c>
    b364:	b	b5b8 <__printf_chk@plt+0x7a14>
    b368:	b	b394 <__printf_chk@plt+0x77f0>
    b36c:	b	b794 <__printf_chk@plt+0x7bf0>
    b370:	b	b6cc <__printf_chk@plt+0x7b28>
    b374:	ldr	r1, [pc, #1960]	; bb24 <__printf_chk@plt+0x7f80>
    b378:	add	r1, pc, r1
    b37c:	ldr	r3, [r1, #16]
    b380:	cmp	r3, #0
    b384:	beq	b33c <__printf_chk@plt+0x7798>
    b388:	mov	r4, #0
    b38c:	mvn	r8, #18
    b390:	b	b58c <__printf_chk@plt+0x79e8>
    b394:	mov	r1, #0
    b398:	mov	r0, r5
    b39c:	mov	r2, r1
    b3a0:	bl	e198 <__printf_chk@plt+0xa5f4>
    b3a4:	cmp	r0, #0
    b3a8:	bne	b6e4 <__printf_chk@plt+0x7b40>
    b3ac:	mov	r0, r5
    b3b0:	add	r1, sp, #40	; 0x28
    b3b4:	add	r2, sp, #36	; 0x24
    b3b8:	bl	e248 <__printf_chk@plt+0xa6a4>
    b3bc:	subs	r8, r0, #0
    b3c0:	bne	b78c <__printf_chk@plt+0x7be8>
    b3c4:	ldr	r3, [sp, #36]	; 0x24
    b3c8:	cmp	r3, #32
    b3cc:	bne	b6e4 <__printf_chk@plt+0x7b40>
    b3d0:	mov	r0, r4
    b3d4:	bl	7d7c <__printf_chk@plt+0x41d8>
    b3d8:	subs	r4, r0, #0
    b3dc:	beq	b954 <__printf_chk@plt+0x7db0>
    b3e0:	ldr	r3, [sp, #40]	; 0x28
    b3e4:	mov	r9, r8
    b3e8:	str	r8, [sp, #40]	; 0x28
    b3ec:	str	r3, [r4, #28]
    b3f0:	ldr	r1, [r4]
    b3f4:	cmp	r1, #4
    b3f8:	beq	b6f0 <__printf_chk@plt+0x7b4c>
    b3fc:	ldr	r3, [pc, #1828]	; bb28 <__printf_chk@plt+0x7f84>
    b400:	add	r3, pc, r3
    b404:	add	r3, r3, #24
    b408:	b	b418 <__printf_chk@plt+0x7874>
    b40c:	cmp	r1, r2
    b410:	add	r3, r3, #24
    b414:	beq	b6f8 <__printf_chk@plt+0x7b54>
    b418:	ldr	r2, [r3, #8]
    b41c:	mov	r0, r3
    b420:	cmn	r2, #1
    b424:	bne	b40c <__printf_chk@plt+0x7868>
    b428:	mov	r0, r5
    b42c:	bl	62bc <__printf_chk@plt+0x2718>
    b430:	cmp	r0, #0
    b434:	bne	b968 <__printf_chk@plt+0x7dc4>
    b438:	cmp	r7, #0
    b43c:	moveq	r8, r7
    b440:	strne	r4, [r7]
    b444:	movne	r8, r0
    b448:	movne	r4, r0
    b44c:	mov	r0, sl
    b450:	bl	5ccc <__printf_chk@plt+0x2128>
    b454:	mov	r0, r4
    b458:	bl	7b24 <__printf_chk@plt+0x3f80>
    b45c:	ldr	r0, [sp, #28]
    b460:	bl	3244 <free@plt>
    b464:	ldr	r0, [sp, #32]
    b468:	bl	3244 <free@plt>
    b46c:	ldr	r0, [sp, #40]	; 0x28
    b470:	bl	3244 <free@plt>
    b474:	cmp	r9, #0
    b478:	beq	b484 <__printf_chk@plt+0x78e0>
    b47c:	mov	r0, r9
    b480:	bl	331c <EC_POINT_free@plt>
    b484:	ldr	r2, [sp, #76]	; 0x4c
    b488:	mov	r0, r8
    b48c:	ldr	r3, [r6]
    b490:	cmp	r2, r3
    b494:	bne	b990 <__printf_chk@plt+0x7dec>
    b498:	add	sp, sp, #84	; 0x54
    b49c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b4a0:	mov	r1, #0
    b4a4:	mov	r0, r5
    b4a8:	mov	r2, r1
    b4ac:	bl	e198 <__printf_chk@plt+0xa5f4>
    b4b0:	cmp	r0, #0
    b4b4:	bne	b6e4 <__printf_chk@plt+0x7b40>
    b4b8:	mov	r0, r4
    b4bc:	bl	7d7c <__printf_chk@plt+0x41d8>
    b4c0:	subs	r4, r0, #0
    b4c4:	beq	b954 <__printf_chk@plt+0x7db0>
    b4c8:	ldr	r3, [r4, #8]
    b4cc:	mov	r0, r5
    b4d0:	ldr	r1, [r3, #20]
    b4d4:	bl	f2e8 <__printf_chk@plt+0xb744>
    b4d8:	cmp	r0, #0
    b4dc:	bne	b588 <__printf_chk@plt+0x79e4>
    b4e0:	ldr	r3, [r4, #8]
    b4e4:	mov	r0, r5
    b4e8:	ldr	r1, [r3, #16]
    b4ec:	bl	f2e8 <__printf_chk@plt+0xb744>
    b4f0:	cmp	r0, #0
    b4f4:	bne	b588 <__printf_chk@plt+0x79e4>
    b4f8:	mov	r9, r0
    b4fc:	b	b3f0 <__printf_chk@plt+0x784c>
    b500:	mov	r1, #0
    b504:	mov	r0, r5
    b508:	mov	r2, r1
    b50c:	bl	e198 <__printf_chk@plt+0xa5f4>
    b510:	cmp	r0, #0
    b514:	bne	b6e4 <__printf_chk@plt+0x7b40>
    b518:	mov	r0, r4
    b51c:	bl	7d7c <__printf_chk@plt+0x41d8>
    b520:	subs	r4, r0, #0
    b524:	beq	b954 <__printf_chk@plt+0x7db0>
    b528:	ldr	r3, [r4, #12]
    b52c:	mov	r0, r5
    b530:	ldr	r1, [r3, #12]
    b534:	bl	f2e8 <__printf_chk@plt+0xb744>
    b538:	cmp	r0, #0
    b53c:	bne	b588 <__printf_chk@plt+0x79e4>
    b540:	ldr	r3, [r4, #12]
    b544:	mov	r0, r5
    b548:	ldr	r1, [r3, #16]
    b54c:	bl	f2e8 <__printf_chk@plt+0xb744>
    b550:	cmp	r0, #0
    b554:	bne	b588 <__printf_chk@plt+0x79e4>
    b558:	ldr	r3, [r4, #12]
    b55c:	mov	r0, r5
    b560:	ldr	r1, [r3, #20]
    b564:	bl	f2e8 <__printf_chk@plt+0xb744>
    b568:	cmp	r0, #0
    b56c:	bne	b588 <__printf_chk@plt+0x79e4>
    b570:	ldr	r3, [r4, #12]
    b574:	mov	r0, r5
    b578:	ldr	r1, [r3, #24]
    b57c:	bl	f2e8 <__printf_chk@plt+0xb744>
    b580:	cmp	r0, #0
    b584:	beq	b4f8 <__printf_chk@plt+0x7954>
    b588:	mvn	r8, #3
    b58c:	mov	r0, sl
    b590:	bl	5ccc <__printf_chk@plt+0x2128>
    b594:	mov	r0, r4
    b598:	bl	7b24 <__printf_chk@plt+0x3f80>
    b59c:	ldr	r0, [sp, #28]
    b5a0:	bl	3244 <free@plt>
    b5a4:	ldr	r0, [sp, #32]
    b5a8:	bl	3244 <free@plt>
    b5ac:	ldr	r0, [sp, #40]	; 0x28
    b5b0:	bl	3244 <free@plt>
    b5b4:	b	b484 <__printf_chk@plt+0x78e0>
    b5b8:	mov	r1, #0
    b5bc:	mov	r0, r5
    b5c0:	mov	r2, r1
    b5c4:	bl	e198 <__printf_chk@plt+0xa5f4>
    b5c8:	cmp	r0, #0
    b5cc:	bne	b6e4 <__printf_chk@plt+0x7b40>
    b5d0:	mov	r0, r4
    b5d4:	bl	7d7c <__printf_chk@plt+0x41d8>
    b5d8:	subs	r4, r0, #0
    b5dc:	beq	b954 <__printf_chk@plt+0x7db0>
    b5e0:	ldr	r0, [sp, #28]
    b5e4:	bl	7428 <__printf_chk@plt+0x3884>
    b5e8:	add	r1, sp, #32
    b5ec:	mov	r2, #0
    b5f0:	str	r0, [r4, #16]
    b5f4:	mov	r0, r5
    b5f8:	bl	e328 <__printf_chk@plt+0xa784>
    b5fc:	cmp	r0, #0
    b600:	bne	b588 <__printf_chk@plt+0x79e4>
    b604:	ldr	r0, [sp, #32]
    b608:	bl	786c <__printf_chk@plt+0x3cc8>
    b60c:	ldr	r3, [r4, #16]
    b610:	cmp	r3, r0
    b614:	bne	b960 <__printf_chk@plt+0x7dbc>
    b618:	ldr	r0, [r4, #20]
    b61c:	cmp	r0, #0
    b620:	beq	b62c <__printf_chk@plt+0x7a88>
    b624:	bl	3964 <EC_KEY_free@plt>
    b628:	ldr	r3, [r4, #16]
    b62c:	mov	r0, r3
    b630:	bl	39e8 <EC_KEY_new_by_curve_name@plt>
    b634:	cmp	r0, #0
    b638:	str	r0, [r4, #20]
    b63c:	beq	b988 <__printf_chk@plt+0x7de4>
    b640:	bl	37f0 <EC_KEY_get0_group@plt>
    b644:	bl	39d0 <EC_POINT_new@plt>
    b648:	subs	r9, r0, #0
    b64c:	beq	b980 <__printf_chk@plt+0x7ddc>
    b650:	ldr	r0, [r4, #20]
    b654:	bl	37f0 <EC_KEY_get0_group@plt>
    b658:	mov	r1, r9
    b65c:	mov	r2, r0
    b660:	mov	r0, r5
    b664:	bl	f414 <__printf_chk@plt+0xb870>
    b668:	cmp	r0, #0
    b66c:	bne	b970 <__printf_chk@plt+0x7dcc>
    b670:	ldr	r0, [r4, #20]
    b674:	bl	37f0 <EC_KEY_get0_group@plt>
    b678:	mov	r1, r9
    b67c:	bl	b0a0 <__printf_chk@plt+0x74fc>
    b680:	cmp	r0, #0
    b684:	bne	b978 <__printf_chk@plt+0x7dd4>
    b688:	ldr	r0, [r4, #20]
    b68c:	mov	r1, r9
    b690:	bl	3298 <EC_KEY_set_public_key@plt>
    b694:	cmp	r0, #1
    b698:	beq	b3f0 <__printf_chk@plt+0x784c>
    b69c:	mvn	r8, #1
    b6a0:	mov	r0, sl
    b6a4:	bl	5ccc <__printf_chk@plt+0x2128>
    b6a8:	mov	r0, r4
    b6ac:	bl	7b24 <__printf_chk@plt+0x3f80>
    b6b0:	ldr	r0, [sp, #28]
    b6b4:	bl	3244 <free@plt>
    b6b8:	ldr	r0, [sp, #32]
    b6bc:	bl	3244 <free@plt>
    b6c0:	ldr	r0, [sp, #40]	; 0x28
    b6c4:	bl	3244 <free@plt>
    b6c8:	b	b47c <__printf_chk@plt+0x78d8>
    b6cc:	mov	r0, #10
    b6d0:	bl	7d7c <__printf_chk@plt+0x41d8>
    b6d4:	subs	r4, r0, #0
    b6d8:	beq	b954 <__printf_chk@plt+0x7db0>
    b6dc:	mov	r9, #0
    b6e0:	b	b3f0 <__printf_chk@plt+0x784c>
    b6e4:	mov	r4, #0
    b6e8:	mvn	r8, #3
    b6ec:	b	b58c <__printf_chk@plt+0x79e8>
    b6f0:	ldr	r0, [pc, #1076]	; bb2c <__printf_chk@plt+0x7f88>
    b6f4:	add	r0, pc, r0
    b6f8:	ldr	r3, [r0, #16]
    b6fc:	cmp	r3, #0
    b700:	beq	b428 <__printf_chk@plt+0x7884>
    b704:	ldr	r2, [r4, #32]
    b708:	mov	r3, #0
    b70c:	mov	r1, sl
    b710:	str	r3, [sp, #44]	; 0x2c
    b714:	str	r3, [sp, #48]	; 0x30
    b718:	str	r3, [sp, #52]	; 0x34
    b71c:	str	r3, [sp, #56]	; 0x38
    b720:	str	r3, [sp, #60]	; 0x3c
    b724:	str	r3, [sp, #64]	; 0x40
    b728:	str	r3, [sp, #68]	; 0x44
    b72c:	ldr	r0, [r2]
    b730:	bl	e590 <__printf_chk@plt+0xa9ec>
    b734:	subs	r8, r0, #0
    b738:	bne	b44c <__printf_chk@plt+0x78a8>
    b73c:	ldr	r1, [r4, #32]
    b740:	mov	r0, r5
    b744:	add	r1, r1, #8
    b748:	bl	df08 <__printf_chk@plt+0xa364>
    b74c:	cmp	r0, #0
    b750:	beq	b7a0 <__printf_chk@plt+0x7bfc>
    b754:	mvn	r8, #3
    b758:	ldr	r0, [sp, #56]	; 0x38
    b75c:	bl	5ccc <__printf_chk@plt+0x2128>
    b760:	ldr	r0, [sp, #48]	; 0x30
    b764:	bl	5ccc <__printf_chk@plt+0x2128>
    b768:	ldr	r0, [sp, #52]	; 0x34
    b76c:	bl	5ccc <__printf_chk@plt+0x2128>
    b770:	ldr	r0, [sp, #44]	; 0x2c
    b774:	bl	5ccc <__printf_chk@plt+0x2128>
    b778:	ldr	r0, [sp, #60]	; 0x3c
    b77c:	bl	3244 <free@plt>
    b780:	cmp	r8, #0
    b784:	beq	b428 <__printf_chk@plt+0x7884>
    b788:	b	b44c <__printf_chk@plt+0x78a8>
    b78c:	mov	r4, #0
    b790:	b	b58c <__printf_chk@plt+0x79e8>
    b794:	mov	r4, #0
    b798:	mvn	r8, #13
    b79c:	b	b58c <__printf_chk@plt+0x79e8>
    b7a0:	ldr	r1, [r4, #32]
    b7a4:	mov	r0, r5
    b7a8:	add	r1, r1, #4
    b7ac:	bl	e004 <__printf_chk@plt+0xa460>
    b7b0:	cmp	r0, #0
    b7b4:	bne	b754 <__printf_chk@plt+0x7bb0>
    b7b8:	ldr	r1, [r4, #32]
    b7bc:	mov	r0, r5
    b7c0:	add	r2, sp, #68	; 0x44
    b7c4:	add	r1, r1, #16
    b7c8:	bl	e328 <__printf_chk@plt+0xa784>
    b7cc:	cmp	r0, #0
    b7d0:	bne	b754 <__printf_chk@plt+0x7bb0>
    b7d4:	mov	r0, r5
    b7d8:	add	r1, sp, #44	; 0x2c
    b7dc:	bl	ea5c <__printf_chk@plt+0xaeb8>
    b7e0:	cmp	r0, #0
    b7e4:	bne	b754 <__printf_chk@plt+0x7bb0>
    b7e8:	ldr	r1, [r4, #32]
    b7ec:	mov	r0, r5
    b7f0:	add	r1, r1, #32
    b7f4:	bl	df08 <__printf_chk@plt+0xa364>
    b7f8:	cmp	r0, #0
    b7fc:	bne	b754 <__printf_chk@plt+0x7bb0>
    b800:	ldr	r1, [r4, #32]
    b804:	mov	r0, r5
    b808:	add	r1, r1, #40	; 0x28
    b80c:	bl	df08 <__printf_chk@plt+0xa364>
    b810:	cmp	r0, #0
    b814:	bne	b754 <__printf_chk@plt+0x7bb0>
    b818:	mov	r0, r5
    b81c:	add	r1, sp, #48	; 0x30
    b820:	bl	ea5c <__printf_chk@plt+0xaeb8>
    b824:	cmp	r0, #0
    b828:	bne	b754 <__printf_chk@plt+0x7bb0>
    b82c:	mov	r0, r5
    b830:	add	r1, sp, #52	; 0x34
    b834:	bl	ea5c <__printf_chk@plt+0xaeb8>
    b838:	cmp	r0, #0
    b83c:	bne	b754 <__printf_chk@plt+0x7bb0>
    b840:	mov	r1, #0
    b844:	mov	r0, r5
    b848:	mov	r2, r1
    b84c:	bl	e198 <__printf_chk@plt+0xa5f4>
    b850:	cmp	r0, #0
    b854:	bne	b754 <__printf_chk@plt+0x7bb0>
    b858:	mov	r0, r5
    b85c:	add	r1, sp, #56	; 0x38
    b860:	bl	ea5c <__printf_chk@plt+0xaeb8>
    b864:	cmp	r0, #0
    b868:	bne	b754 <__printf_chk@plt+0x7bb0>
    b86c:	ldr	r3, [r4, #32]
    b870:	ldr	r0, [r3]
    b874:	bl	62bc <__printf_chk@plt+0x2718>
    b878:	mov	r8, r0
    b87c:	mov	r0, r5
    b880:	bl	62bc <__printf_chk@plt+0x2718>
    b884:	add	r1, sp, #60	; 0x3c
    b888:	add	r2, sp, #64	; 0x40
    b88c:	rsb	r8, r0, r8
    b890:	mov	r0, r5
    b894:	str	r8, [sp, #20]
    b898:	bl	e248 <__printf_chk@plt+0xa6a4>
    b89c:	cmp	r0, #0
    b8a0:	bne	b754 <__printf_chk@plt+0x7bb0>
    b8a4:	ldr	r3, [r4, #32]
    b8a8:	ldr	r3, [r3, #4]
    b8ac:	sub	r3, r3, #1
    b8b0:	cmp	r3, #1
    b8b4:	mvnhi	r8, #17
    b8b8:	bhi	b758 <__printf_chk@plt+0x7bb4>
    b8bc:	add	r8, sp, #72	; 0x48
    b8c0:	mov	fp, r4
    b8c4:	ldr	r0, [sp, #44]	; 0x2c
    b8c8:	bl	62bc <__printf_chk@plt+0x2718>
    b8cc:	cmp	r0, #0
    b8d0:	beq	b9bc <__printf_chk@plt+0x7e18>
    b8d4:	ldr	r3, [fp, #32]
    b8d8:	mov	r0, #0
    b8dc:	str	r0, [sp, #72]	; 0x48
    b8e0:	ldr	r3, [r3, #20]
    b8e4:	cmp	r3, #255	; 0xff
    b8e8:	bhi	b9b4 <__printf_chk@plt+0x7e10>
    b8ec:	ldr	r0, [sp, #44]	; 0x2c
    b8f0:	mov	r1, r8
    b8f4:	mov	r2, #0
    b8f8:	bl	e328 <__printf_chk@plt+0xa784>
    b8fc:	cmp	r0, #0
    b900:	bne	b9b4 <__printf_chk@plt+0x7e10>
    b904:	ldr	r4, [fp, #32]
    b908:	mov	r2, #4
    b90c:	ldr	ip, [r4, #24]
    b910:	ldr	r1, [r4, #20]
    b914:	mov	r0, ip
    b918:	add	r1, r1, #1
    b91c:	str	ip, [sp, #16]
    b920:	bl	35080 <__printf_chk@plt+0x314dc>
    b924:	str	r0, [r4, #24]
    b928:	ldr	r3, [fp, #32]
    b92c:	ldr	ip, [sp, #16]
    b930:	ldr	r2, [r3, #24]
    b934:	cmp	r2, #0
    b938:	beq	b994 <__printf_chk@plt+0x7df0>
    b93c:	ldr	r1, [r3, #20]
    b940:	ldr	r0, [sp, #72]	; 0x48
    b944:	add	ip, r1, #1
    b948:	str	ip, [r3, #20]
    b94c:	str	r0, [r2, r1, lsl #2]
    b950:	b	b8c4 <__printf_chk@plt+0x7d20>
    b954:	mov	r4, #0
    b958:	mvn	r8, #1
    b95c:	b	b58c <__printf_chk@plt+0x79e8>
    b960:	mvn	r8, #14
    b964:	b	b58c <__printf_chk@plt+0x79e8>
    b968:	mvn	r8, #3
    b96c:	b	b44c <__printf_chk@plt+0x78a8>
    b970:	mvn	r8, #3
    b974:	b	b6a0 <__printf_chk@plt+0x7afc>
    b978:	mvn	r8, #19
    b97c:	b	b6a0 <__printf_chk@plt+0x7afc>
    b980:	mvn	r8, #1
    b984:	b	b58c <__printf_chk@plt+0x79e8>
    b988:	mvn	r8, #11
    b98c:	b	b58c <__printf_chk@plt+0x79e8>
    b990:	bl	36f4 <__stack_chk_fail@plt>
    b994:	mov	r4, fp
    b998:	ldr	r0, [sp, #72]	; 0x48
    b99c:	mov	fp, ip
    b9a0:	bl	3244 <free@plt>
    b9a4:	ldr	r3, [r4, #32]
    b9a8:	mvn	r8, #1
    b9ac:	str	fp, [r3, #24]
    b9b0:	b	b758 <__printf_chk@plt+0x7bb4>
    b9b4:	mov	r4, fp
    b9b8:	b	b754 <__printf_chk@plt+0x7bb0>
    b9bc:	ldr	r3, [fp, #32]
    b9c0:	mov	r4, fp
    b9c4:	ldr	r1, [sp, #48]	; 0x30
    b9c8:	ldr	r0, [r3, #48]	; 0x30
    b9cc:	bl	e590 <__printf_chk@plt+0xa9ec>
    b9d0:	subs	r8, r0, #0
    b9d4:	bne	b758 <__printf_chk@plt+0x7bb4>
    b9d8:	ldr	r1, [sp, #52]	; 0x34
    b9dc:	cmp	r1, #0
    b9e0:	beq	b9f8 <__printf_chk@plt+0x7e54>
    b9e4:	ldr	r3, [fp, #32]
    b9e8:	ldr	r0, [r3, #52]	; 0x34
    b9ec:	bl	e590 <__printf_chk@plt+0xa9ec>
    b9f0:	subs	r8, r0, #0
    b9f4:	bne	b758 <__printf_chk@plt+0x7bb4>
    b9f8:	ldr	r0, [sp, #48]	; 0x30
    b9fc:	bl	62bc <__printf_chk@plt+0x2718>
    ba00:	cmp	r0, #0
    ba04:	beq	ba48 <__printf_chk@plt+0x7ea4>
    ba08:	mov	r1, #0
    ba0c:	ldr	r0, [sp, #48]	; 0x30
    ba10:	mov	r2, r1
    ba14:	bl	e198 <__printf_chk@plt+0xa5f4>
    ba18:	subs	r1, r0, #0
    ba1c:	bne	ba34 <__printf_chk@plt+0x7e90>
    ba20:	ldr	r0, [sp, #48]	; 0x30
    ba24:	mov	r2, r1
    ba28:	bl	e198 <__printf_chk@plt+0xa5f4>
    ba2c:	cmp	r0, #0
    ba30:	beq	b9f8 <__printf_chk@plt+0x7e54>
    ba34:	ldr	r3, [r4, #32]
    ba38:	mvn	r8, #3
    ba3c:	ldr	r0, [r3, #48]	; 0x30
    ba40:	bl	6030 <__printf_chk@plt+0x248c>
    ba44:	b	b758 <__printf_chk@plt+0x7bb4>
    ba48:	ldr	r0, [sp, #52]	; 0x34
    ba4c:	cmp	r0, #0
    ba50:	beq	baa0 <__printf_chk@plt+0x7efc>
    ba54:	bl	62bc <__printf_chk@plt+0x2718>
    ba58:	cmp	r0, #0
    ba5c:	beq	baa0 <__printf_chk@plt+0x7efc>
    ba60:	mov	r1, #0
    ba64:	ldr	r0, [sp, #52]	; 0x34
    ba68:	mov	r2, r1
    ba6c:	bl	e198 <__printf_chk@plt+0xa5f4>
    ba70:	subs	r1, r0, #0
    ba74:	bne	ba8c <__printf_chk@plt+0x7ee8>
    ba78:	ldr	r0, [sp, #52]	; 0x34
    ba7c:	mov	r2, r1
    ba80:	bl	e198 <__printf_chk@plt+0xa5f4>
    ba84:	cmp	r0, #0
    ba88:	beq	ba48 <__printf_chk@plt+0x7ea4>
    ba8c:	ldr	r3, [r4, #32]
    ba90:	mvn	r8, #3
    ba94:	ldr	r0, [r3, #52]	; 0x34
    ba98:	bl	6030 <__printf_chk@plt+0x248c>
    ba9c:	b	b758 <__printf_chk@plt+0x7bb4>
    baa0:	ldr	r1, [r4, #32]
    baa4:	mov	r2, #0
    baa8:	ldr	r0, [sp, #56]	; 0x38
    baac:	add	r1, r1, #56	; 0x38
    bab0:	bl	b28c <__printf_chk@plt+0x76e8>
    bab4:	subs	fp, r0, #0
    bab8:	beq	bac4 <__printf_chk@plt+0x7f20>
    babc:	mvn	r8, #18
    bac0:	b	b758 <__printf_chk@plt+0x7bb4>
    bac4:	ldr	r3, [r4, #32]
    bac8:	ldr	r8, [r3, #56]	; 0x38
    bacc:	ldr	r2, [r8]
    bad0:	sub	r2, r2, #1
    bad4:	cmp	r2, #3
    bad8:	bhi	babc <__printf_chk@plt+0x7f18>
    badc:	ldr	r1, [sp, #60]	; 0x3c
    bae0:	ldr	r2, [sp, #64]	; 0x40
    bae4:	ldr	r0, [r3]
    bae8:	str	r1, [sp, #16]
    baec:	str	r2, [sp, #12]
    baf0:	bl	645c <__printf_chk@plt+0x28b8>
    baf4:	ldr	r1, [sp, #16]
    baf8:	ldr	r2, [sp, #12]
    bafc:	mov	r3, r0
    bb00:	ldr	r0, [sp, #20]
    bb04:	stm	sp, {r0, fp}
    bb08:	mov	r0, r8
    bb0c:	bl	9a5c <__printf_chk@plt+0x5eb8>
    bb10:	mov	r8, r0
    bb14:	b	b758 <__printf_chk@plt+0x7bb4>
    bb18:	andeq	ip, r5, ip, ror #18
    bb1c:	muleq	r0, ip, r3
    bb20:	andeq	fp, r5, r0, ror pc
    bb24:	andeq	fp, r5, r8, lsl #30
    bb28:	andeq	fp, r5, r0, lsl #29
    bb2c:	andeq	fp, r5, ip, lsl #23
    bb30:	push	{r3, r4, r5, lr}
    bb34:	mov	r4, r2
    bb38:	bl	5aa4 <__printf_chk@plt+0x1f00>
    bb3c:	subs	r5, r0, #0
    bb40:	beq	bb64 <__printf_chk@plt+0x7fc0>
    bb44:	mov	r1, r4
    bb48:	mov	r2, #1
    bb4c:	bl	b28c <__printf_chk@plt+0x76e8>
    bb50:	mov	r4, r0
    bb54:	mov	r0, r5
    bb58:	bl	5ccc <__printf_chk@plt+0x2128>
    bb5c:	mov	r0, r4
    bb60:	pop	{r3, r4, r5, pc}
    bb64:	mvn	r0, #1
    bb68:	pop	{r3, r4, r5, pc}
    bb6c:	ldr	r3, [pc, #1272]	; c06c <__printf_chk@plt+0x84c8>
    bb70:	ldr	r2, [pc, #1272]	; c070 <__printf_chk@plt+0x84cc>
    bb74:	add	r3, pc, r3
    bb78:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    bb7c:	subs	r4, r0, #0
    bb80:	ldr	r5, [r3, r2]
    bb84:	sub	sp, sp, #20
    bb88:	mov	r6, r1
    bb8c:	ldr	r3, [r5]
    bb90:	str	r3, [sp, #12]
    bb94:	beq	bdc8 <__printf_chk@plt+0x8224>
    bb98:	ldr	r7, [r4]
    bb9c:	ldr	sl, [r1]
    bba0:	cmp	r7, #10
    bba4:	addls	pc, pc, r7, lsl #2
    bba8:	b	bdc8 <__printf_chk@plt+0x8224>
    bbac:	b	bc20 <__printf_chk@plt+0x807c>
    bbb0:	b	bbd8 <__printf_chk@plt+0x8034>
    bbb4:	b	bbd8 <__printf_chk@plt+0x8034>
    bbb8:	b	bbd8 <__printf_chk@plt+0x8034>
    bbbc:	b	bbd8 <__printf_chk@plt+0x8034>
    bbc0:	b	bbd8 <__printf_chk@plt+0x8034>
    bbc4:	b	bbd8 <__printf_chk@plt+0x8034>
    bbc8:	b	bbd8 <__printf_chk@plt+0x8034>
    bbcc:	b	bbd8 <__printf_chk@plt+0x8034>
    bbd0:	b	bdc8 <__printf_chk@plt+0x8224>
    bbd4:	b	bbd8 <__printf_chk@plt+0x8034>
    bbd8:	mov	r0, sl
    bbdc:	mov	r1, #32
    bbe0:	bl	3b5c <strchr@plt>
    bbe4:	subs	r9, r0, #0
    bbe8:	beq	be4c <__printf_chk@plt+0x82a8>
    bbec:	mov	r3, #0
    bbf0:	mov	r0, sl
    bbf4:	strb	r3, [r9]
    bbf8:	bl	73b4 <__printf_chk@plt+0x3810>
    bbfc:	sub	r8, r0, #5
    bc00:	mov	fp, r0
    bc04:	cmp	r8, #3
    bc08:	addls	pc, pc, r8, lsl #2
    bc0c:	b	bcbc <__printf_chk@plt+0x8118>
    bc10:	b	bcc4 <__printf_chk@plt+0x8120>
    bc14:	b	bcc4 <__printf_chk@plt+0x8120>
    bc18:	b	be54 <__printf_chk@plt+0x82b0>
    bc1c:	b	bcc4 <__printf_chk@plt+0x8120>
    bc20:	add	r8, sp, #8
    bc24:	mov	r0, sl
    bc28:	mov	r2, #10
    bc2c:	mov	r1, r8
    bc30:	bl	3418 <strtoul@plt>
    bc34:	ldrb	r3, [sl]
    bc38:	cmp	r3, #0
    bc3c:	mov	r9, r0
    bc40:	beq	be4c <__printf_chk@plt+0x82a8>
    bc44:	ldr	r3, [sp, #8]
    bc48:	ldr	r0, [pc, #1060]	; c074 <__printf_chk@plt+0x84d0>
    bc4c:	ldrb	r1, [r3]
    bc50:	add	r0, pc, r0
    bc54:	bl	3b5c <strchr@plt>
    bc58:	cmp	r0, #0
    bc5c:	beq	be4c <__printf_chk@plt+0x82a8>
    bc60:	sub	r3, r9, #1
    bc64:	cmp	r3, #16384	; 0x4000
    bc68:	bcs	be4c <__printf_chk@plt+0x82a8>
    bc6c:	ldr	r3, [r4, #8]
    bc70:	mov	r0, r8
    bc74:	ldr	r1, [r3, #20]
    bc78:	bl	7128 <__printf_chk@plt+0x3584>
    bc7c:	cmp	r0, #0
    bc80:	blt	bdf4 <__printf_chk@plt+0x8250>
    bc84:	ldr	r3, [r4, #8]
    bc88:	mov	r0, r8
    bc8c:	ldr	r1, [r3, #16]
    bc90:	bl	7128 <__printf_chk@plt+0x3584>
    bc94:	cmp	r0, #0
    bc98:	blt	bdf4 <__printf_chk@plt+0x8250>
    bc9c:	ldr	r3, [r4, #8]
    bca0:	ldr	r0, [r3, #16]
    bca4:	bl	38b0 <BN_num_bits@plt>
    bca8:	cmp	r0, r9
    bcac:	bne	c038 <__printf_chk@plt+0x8494>
    bcb0:	ldr	r3, [sp, #8]
    bcb4:	str	r3, [r6]
    bcb8:	b	bdcc <__printf_chk@plt+0x8228>
    bcbc:	cmp	r0, #3
    bcc0:	beq	be54 <__printf_chk@plt+0x82b0>
    bcc4:	mvn	sl, #0
    bcc8:	cmp	fp, #10
    bccc:	mov	r3, #32
    bcd0:	strb	r3, [r9]
    bcd4:	beq	be4c <__printf_chk@plt+0x82a8>
    bcd8:	ldrb	r3, [r9, #1]
    bcdc:	add	r9, r9, #1
    bce0:	cmp	r3, #0
    bce4:	beq	be4c <__printf_chk@plt+0x82a8>
    bce8:	ldr	r3, [r4]
    bcec:	cmp	r3, #10
    bcf0:	beq	bcfc <__printf_chk@plt+0x8158>
    bcf4:	cmp	fp, r3
    bcf8:	bne	bfc8 <__printf_chk@plt+0x8424>
    bcfc:	bl	5a34 <__printf_chk@plt+0x1e90>
    bd00:	subs	r7, r0, #0
    bd04:	beq	c050 <__printf_chk@plt+0x84ac>
    bd08:	mov	r0, r9
    bd0c:	mov	r1, #32
    bd10:	bl	3b5c <strchr@plt>
    bd14:	cmp	r0, #0
    bd18:	beq	bfb4 <__printf_chk@plt+0x8410>
    bd1c:	ldrb	r3, [r0, #1]
    bd20:	mov	r2, #0
    bd24:	add	r1, r0, #1
    bd28:	strb	r2, [r0]
    bd2c:	cmp	r3, #32
    bd30:	cmpne	r3, #9
    bd34:	bne	bd50 <__printf_chk@plt+0x81ac>
    bd38:	add	r3, r0, #2
    bd3c:	mov	r1, r3
    bd40:	ldrb	r2, [r3], #1
    bd44:	cmp	r2, #32
    bd48:	cmpne	r2, #9
    bd4c:	beq	bd3c <__printf_chk@plt+0x8198>
    bd50:	str	r1, [sp, #8]
    bd54:	mov	r1, r9
    bd58:	mov	r0, r7
    bd5c:	bl	f0fc <__printf_chk@plt+0xb558>
    bd60:	subs	r3, r0, #0
    bd64:	mov	r0, r7
    bd68:	bne	bde8 <__printf_chk@plt+0x8244>
    bd6c:	bl	645c <__printf_chk@plt+0x28b8>
    bd70:	mov	r9, r0
    bd74:	mov	r0, r7
    bd78:	bl	62bc <__printf_chk@plt+0x2718>
    bd7c:	add	r2, sp, #4
    bd80:	mov	r1, r0
    bd84:	mov	r0, r9
    bd88:	bl	bb30 <__printf_chk@plt+0x7f8c>
    bd8c:	subs	r3, r0, #0
    bd90:	mov	r0, r7
    bd94:	bne	bde8 <__printf_chk@plt+0x8244>
    bd98:	bl	5ccc <__printf_chk@plt+0x2128>
    bd9c:	ldr	ip, [sp, #4]
    bda0:	ldr	r3, [ip]
    bda4:	cmp	fp, r3
    bda8:	bne	c040 <__printf_chk@plt+0x849c>
    bdac:	cmp	r8, #3
    bdb0:	addls	pc, pc, r8, lsl #2
    bdb4:	b	be70 <__printf_chk@plt+0x82cc>
    bdb8:	b	bdfc <__printf_chk@plt+0x8258>
    bdbc:	b	bdfc <__printf_chk@plt+0x8258>
    bdc0:	b	be78 <__printf_chk@plt+0x82d4>
    bdc4:	b	bdfc <__printf_chk@plt+0x8258>
    bdc8:	mvn	r7, #9
    bdcc:	ldr	r2, [sp, #12]
    bdd0:	mov	r0, r7
    bdd4:	ldr	r3, [r5]
    bdd8:	cmp	r2, r3
    bddc:	bne	c068 <__printf_chk@plt+0x84c4>
    bde0:	add	sp, sp, #20
    bde4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    bde8:	mov	r7, r3
    bdec:	bl	5ccc <__printf_chk@plt+0x2128>
    bdf0:	b	bdcc <__printf_chk@plt+0x8228>
    bdf4:	mov	r7, r0
    bdf8:	b	bdcc <__printf_chk@plt+0x8228>
    bdfc:	str	fp, [r4]
    be00:	ldr	r3, [pc, #624]	; c078 <__printf_chk@plt+0x84d4>
    be04:	add	r3, pc, r3
    be08:	add	r3, r3, #24
    be0c:	b	be1c <__printf_chk@plt+0x8278>
    be10:	cmp	fp, r2
    be14:	add	r3, r3, #24
    be18:	beq	be98 <__printf_chk@plt+0x82f4>
    be1c:	ldr	r2, [r3, #8]
    be20:	mov	r1, r3
    be24:	cmn	r2, #1
    be28:	bne	be10 <__printf_chk@plt+0x826c>
    be2c:	sub	r3, fp, #5
    be30:	cmp	r3, #3
    be34:	addls	pc, pc, r3, lsl #2
    be38:	b	c010 <__printf_chk@plt+0x846c>
    be3c:	b	bf4c <__printf_chk@plt+0x83a8>
    be40:	b	bf20 <__printf_chk@plt+0x837c>
    be44:	b	bf78 <__printf_chk@plt+0x83d4>
    be48:	b	beec <__printf_chk@plt+0x8348>
    be4c:	mvn	r7, #3
    be50:	b	bdcc <__printf_chk@plt+0x8228>
    be54:	mov	r0, sl
    be58:	bl	7428 <__printf_chk@plt+0x3884>
    be5c:	cmn	r0, #1
    be60:	mov	sl, r0
    be64:	bne	bcc8 <__printf_chk@plt+0x8124>
    be68:	mvn	r7, #11
    be6c:	b	bdcc <__printf_chk@plt+0x8228>
    be70:	cmp	fp, #3
    be74:	bne	be84 <__printf_chk@plt+0x82e0>
    be78:	ldr	r3, [ip, #16]
    be7c:	cmp	r3, sl
    be80:	bne	c058 <__printf_chk@plt+0x84b4>
    be84:	cmp	fp, #4
    be88:	str	fp, [r4]
    be8c:	bne	be00 <__printf_chk@plt+0x825c>
    be90:	ldr	r1, [pc, #484]	; c07c <__printf_chk@plt+0x84d8>
    be94:	add	r1, pc, r1
    be98:	ldr	r3, [r1, #16]
    be9c:	cmp	r3, #0
    bea0:	beq	be2c <__printf_chk@plt+0x8288>
    bea4:	ldr	r1, [ip]
    bea8:	ldr	r3, [pc, #464]	; c080 <__printf_chk@plt+0x84dc>
    beac:	cmp	r1, #4
    beb0:	add	r3, pc, r3
    beb4:	add	r3, r3, #24
    beb8:	bne	becc <__printf_chk@plt+0x8328>
    bebc:	b	bfd0 <__printf_chk@plt+0x842c>
    bec0:	cmp	r1, r2
    bec4:	add	r3, r3, #24
    bec8:	beq	bfd8 <__printf_chk@plt+0x8434>
    becc:	ldr	r2, [r3, #8]
    bed0:	mov	r0, r3
    bed4:	cmn	r2, #1
    bed8:	bne	bec0 <__printf_chk@plt+0x831c>
    bedc:	mov	r0, ip
    bee0:	mvn	r7, #15
    bee4:	bl	7b24 <__printf_chk@plt+0x3f80>
    bee8:	b	bdcc <__printf_chk@plt+0x8228>
    beec:	ldr	r0, [r4, #28]
    bef0:	bl	3244 <free@plt>
    bef4:	ldr	r3, [sp, #4]
    bef8:	mov	r2, #0
    befc:	ldr	r1, [r3, #28]
    bf00:	mov	r0, r3
    bf04:	str	r1, [r4, #28]
    bf08:	str	r2, [r3, #28]
    bf0c:	ldr	r3, [sp, #8]
    bf10:	mov	r7, #0
    bf14:	str	r3, [r6]
    bf18:	bl	7b24 <__printf_chk@plt+0x3f80>
    bf1c:	b	bdcc <__printf_chk@plt+0x8228>
    bf20:	ldr	r0, [r4, #12]
    bf24:	cmp	r0, #0
    bf28:	beq	bf34 <__printf_chk@plt+0x8390>
    bf2c:	bl	3904 <DSA_free@plt>
    bf30:	ldr	ip, [sp, #4]
    bf34:	ldr	r2, [ip, #12]
    bf38:	mov	r3, #0
    bf3c:	mov	r0, ip
    bf40:	str	r2, [r4, #12]
    bf44:	str	r3, [ip, #12]
    bf48:	b	bf0c <__printf_chk@plt+0x8368>
    bf4c:	ldr	r0, [r4, #8]
    bf50:	cmp	r0, #0
    bf54:	beq	bf60 <__printf_chk@plt+0x83bc>
    bf58:	bl	367c <RSA_free@plt>
    bf5c:	ldr	ip, [sp, #4]
    bf60:	ldr	r2, [ip, #8]
    bf64:	mov	r3, #0
    bf68:	mov	r0, ip
    bf6c:	str	r2, [r4, #8]
    bf70:	str	r3, [ip, #8]
    bf74:	b	bf0c <__printf_chk@plt+0x8368>
    bf78:	ldr	r0, [r4, #20]
    bf7c:	cmp	r0, #0
    bf80:	beq	bf8c <__printf_chk@plt+0x83e8>
    bf84:	bl	3964 <EC_KEY_free@plt>
    bf88:	ldr	ip, [sp, #4]
    bf8c:	ldr	r1, [ip, #20]
    bf90:	mov	r2, #0
    bf94:	mvn	r3, #0
    bf98:	mov	r0, ip
    bf9c:	str	r1, [r4, #20]
    bfa0:	ldr	r1, [ip, #16]
    bfa4:	str	r1, [r4, #16]
    bfa8:	str	r2, [ip, #20]
    bfac:	str	r3, [ip, #16]
    bfb0:	b	bf0c <__printf_chk@plt+0x8368>
    bfb4:	mov	r0, r9
    bfb8:	bl	3910 <strlen@plt>
    bfbc:	add	r0, r9, r0
    bfc0:	str	r0, [sp, #8]
    bfc4:	b	bd54 <__printf_chk@plt+0x81b0>
    bfc8:	mvn	r7, #12
    bfcc:	b	bdcc <__printf_chk@plt+0x8228>
    bfd0:	ldr	r0, [pc, #172]	; c084 <__printf_chk@plt+0x84e0>
    bfd4:	add	r0, pc, r0
    bfd8:	ldr	r3, [r0, #16]
    bfdc:	cmp	r3, #0
    bfe0:	beq	bedc <__printf_chk@plt+0x8338>
    bfe4:	ldr	r0, [r4, #32]
    bfe8:	cmp	r0, #0
    bfec:	beq	bff8 <__printf_chk@plt+0x8454>
    bff0:	bl	7c8c <__printf_chk@plt+0x40e8>
    bff4:	ldr	ip, [sp, #4]
    bff8:	ldr	r2, [ip, #32]
    bffc:	mov	r3, #0
    c000:	str	r2, [r4, #32]
    c004:	str	r3, [ip, #32]
    c008:	ldr	fp, [r4]
    c00c:	b	be2c <__printf_chk@plt+0x8288>
    c010:	sub	fp, fp, #1
    c014:	cmp	fp, #3
    c018:	addls	pc, pc, fp, lsl #2
    c01c:	b	c030 <__printf_chk@plt+0x848c>
    c020:	b	bf4c <__printf_chk@plt+0x83a8>
    c024:	b	bf20 <__printf_chk@plt+0x837c>
    c028:	b	bf78 <__printf_chk@plt+0x83d4>
    c02c:	b	beec <__printf_chk@plt+0x8348>
    c030:	mov	r0, ip
    c034:	b	bf0c <__printf_chk@plt+0x8368>
    c038:	mvn	r7, #10
    c03c:	b	bdcc <__printf_chk@plt+0x8228>
    c040:	mov	r0, ip
    c044:	mvn	r7, #12
    c048:	bl	7b24 <__printf_chk@plt+0x3f80>
    c04c:	b	bdcc <__printf_chk@plt+0x8228>
    c050:	mvn	r7, #1
    c054:	b	bdcc <__printf_chk@plt+0x8228>
    c058:	mov	r0, ip
    c05c:	mvn	r7, #14
    c060:	bl	7b24 <__printf_chk@plt+0x3f80>
    c064:	b	bdcc <__printf_chk@plt+0x8228>
    c068:	bl	36f4 <__stack_chk_fail@plt>
    c06c:	andeq	ip, r5, ip, lsl #1
    c070:	muleq	r0, ip, r3
    c074:	andeq	ip, r2, r0, asr #11
    c078:	andeq	fp, r5, ip, ror r4
    c07c:	andeq	fp, r5, ip, ror #7
    c080:	ldrdeq	fp, [r5], -r0
    c084:	andeq	fp, r5, ip, lsr #5
    c088:	mov	r2, #1
    c08c:	b	b28c <__printf_chk@plt+0x76e8>
    c090:	ldr	r3, [pc, #104]	; c100 <__printf_chk@plt+0x855c>
    c094:	ldr	r2, [pc, #104]	; c104 <__printf_chk@plt+0x8560>
    c098:	add	r3, pc, r3
    c09c:	push	{r4, r5, lr}
    c0a0:	sub	sp, sp, #12
    c0a4:	ldr	r4, [r3, r2]
    c0a8:	mov	r5, r1
    c0ac:	mov	r1, sp
    c0b0:	ldr	r3, [r4]
    c0b4:	str	r3, [sp, #4]
    c0b8:	bl	ea5c <__printf_chk@plt+0xaeb8>
    c0bc:	cmp	r0, #0
    c0c0:	bne	c0e4 <__printf_chk@plt+0x8540>
    c0c4:	mov	r1, r5
    c0c8:	mov	r2, #1
    c0cc:	ldr	r0, [sp]
    c0d0:	bl	b28c <__printf_chk@plt+0x76e8>
    c0d4:	mov	r5, r0
    c0d8:	ldr	r0, [sp]
    c0dc:	bl	5ccc <__printf_chk@plt+0x2128>
    c0e0:	mov	r0, r5
    c0e4:	ldr	r2, [sp, #4]
    c0e8:	ldr	r3, [r4]
    c0ec:	cmp	r2, r3
    c0f0:	bne	c0fc <__printf_chk@plt+0x8558>
    c0f4:	add	sp, sp, #12
    c0f8:	pop	{r4, r5, pc}
    c0fc:	bl	36f4 <__stack_chk_fail@plt>
    c100:	andeq	fp, r5, r8, ror #22
    c104:	muleq	r0, ip, r3
    c108:	push	{r4, r5, r6, r7, r8, lr}
    c10c:	mov	r5, r0
    c110:	bl	3598 <BN_CTX_new@plt>
    c114:	subs	r4, r0, #0
    c118:	beq	c1e0 <__printf_chk@plt+0x863c>
    c11c:	bl	38d4 <BN_CTX_start@plt>
    c120:	mov	r0, r4
    c124:	bl	3304 <BN_CTX_get@plt>
    c128:	subs	r6, r0, #0
    c12c:	beq	c164 <__printf_chk@plt+0x85c0>
    c130:	mov	r0, r4
    c134:	bl	3304 <BN_CTX_get@plt>
    c138:	subs	r7, r0, #0
    c13c:	beq	c164 <__printf_chk@plt+0x85c0>
    c140:	mov	r0, r5
    c144:	bl	37f0 <EC_KEY_get0_group@plt>
    c148:	mov	r1, r6
    c14c:	mov	r2, r4
    c150:	bl	3700 <EC_GROUP_get_order@plt>
    c154:	cmp	r0, #1
    c158:	beq	c178 <__printf_chk@plt+0x85d4>
    c15c:	mvn	r5, #21
    c160:	b	c168 <__printf_chk@plt+0x85c4>
    c164:	mvn	r5, #1
    c168:	mov	r0, r4
    c16c:	bl	3a9c <BN_CTX_free@plt>
    c170:	mov	r0, r5
    c174:	pop	{r4, r5, r6, r7, r8, pc}
    c178:	mov	r0, r5
    c17c:	bl	3508 <EC_KEY_get0_private_key@plt>
    c180:	bl	38b0 <BN_num_bits@plt>
    c184:	mov	r8, r0
    c188:	mov	r0, r6
    c18c:	bl	38b0 <BN_num_bits@plt>
    c190:	add	r0, r0, r0, lsr #31
    c194:	cmp	r8, r0, asr #1
    c198:	bgt	c1a4 <__printf_chk@plt+0x8600>
    c19c:	mvn	r5, #19
    c1a0:	b	c168 <__printf_chk@plt+0x85c4>
    c1a4:	bl	3a0c <BN_value_one@plt>
    c1a8:	mov	r1, r6
    c1ac:	mov	r2, r0
    c1b0:	mov	r0, r7
    c1b4:	bl	3520 <BN_sub@plt>
    c1b8:	cmp	r0, #0
    c1bc:	beq	c15c <__printf_chk@plt+0x85b8>
    c1c0:	mov	r0, r5
    c1c4:	bl	3508 <EC_KEY_get0_private_key@plt>
    c1c8:	mov	r1, r7
    c1cc:	bl	3880 <BN_cmp@plt>
    c1d0:	cmp	r0, #0
    c1d4:	bge	c19c <__printf_chk@plt+0x85f8>
    c1d8:	mov	r5, #0
    c1dc:	b	c168 <__printf_chk@plt+0x85c4>
    c1e0:	mvn	r0, #1
    c1e4:	pop	{r4, r5, r6, r7, r8, pc}
    c1e8:	ldr	r2, [pc, #1540]	; c7f4 <__printf_chk@plt+0x8c50>
    c1ec:	mov	r3, #0
    c1f0:	ldr	ip, [pc, #1536]	; c7f8 <__printf_chk@plt+0x8c54>
    c1f4:	add	r2, pc, r2
    c1f8:	push	{r4, r5, r6, r7, r8, r9, lr}
    c1fc:	sub	sp, sp, #36	; 0x24
    c200:	ldr	r4, [r2, ip]
    c204:	subs	r7, r1, #0
    c208:	mov	r1, sp
    c20c:	mov	r5, r0
    c210:	str	r3, [sp]
    c214:	ldr	r2, [r4]
    c218:	strne	r3, [r7]
    c21c:	str	r3, [sp, #4]
    c220:	str	r2, [sp, #28]
    c224:	mov	r2, #0
    c228:	str	r3, [sp, #8]
    c22c:	str	r3, [sp, #12]
    c230:	str	r3, [sp, #16]
    c234:	str	r3, [sp, #20]
    c238:	str	r3, [sp, #24]
    c23c:	bl	e328 <__printf_chk@plt+0xa784>
    c240:	subs	r6, r0, #0
    c244:	ldrne	r0, [sp]
    c248:	beq	c2b4 <__printf_chk@plt+0x8710>
    c24c:	bl	3244 <free@plt>
    c250:	ldr	r0, [sp, #4]
    c254:	bl	3244 <free@plt>
    c258:	ldr	r0, [sp, #8]
    c25c:	bl	7b24 <__printf_chk@plt+0x3f80>
    c260:	ldr	r0, [sp, #20]
    c264:	cmp	r0, #0
    c268:	beq	c27c <__printf_chk@plt+0x86d8>
    c26c:	ldr	r1, [sp, #12]
    c270:	bl	35b90 <__printf_chk@plt+0x31fec>
    c274:	ldr	r0, [sp, #20]
    c278:	bl	3244 <free@plt>
    c27c:	ldr	r0, [sp, #24]
    c280:	cmp	r0, #0
    c284:	beq	c298 <__printf_chk@plt+0x86f4>
    c288:	ldr	r1, [sp, #16]
    c28c:	bl	35b90 <__printf_chk@plt+0x31fec>
    c290:	ldr	r0, [sp, #24]
    c294:	bl	3244 <free@plt>
    c298:	ldr	r2, [sp, #28]
    c29c:	mov	r0, r6
    c2a0:	ldr	r3, [r4]
    c2a4:	cmp	r2, r3
    c2a8:	bne	c7dc <__printf_chk@plt+0x8c38>
    c2ac:	add	sp, sp, #36	; 0x24
    c2b0:	pop	{r4, r5, r6, r7, r8, r9, pc}
    c2b4:	ldr	r8, [sp]
    c2b8:	mov	r0, r8
    c2bc:	bl	73b4 <__printf_chk@plt+0x3810>
    c2c0:	sub	r0, r0, #1
    c2c4:	cmp	r0, #7
    c2c8:	addls	pc, pc, r0, lsl #2
    c2cc:	b	c7e8 <__printf_chk@plt+0x8c44>
    c2d0:	b	c310 <__printf_chk@plt+0x876c>
    c2d4:	b	c4e4 <__printf_chk@plt+0x8940>
    c2d8:	b	c584 <__printf_chk@plt+0x89e0>
    c2dc:	b	c438 <__printf_chk@plt+0x8894>
    c2e0:	b	c4bc <__printf_chk@plt+0x8918>
    c2e4:	b	c638 <__printf_chk@plt+0x8a94>
    c2e8:	b	c660 <__printf_chk@plt+0x8abc>
    c2ec:	b	c2f0 <__printf_chk@plt+0x874c>
    c2f0:	mov	r0, r5
    c2f4:	add	r1, sp, #8
    c2f8:	bl	c090 <__printf_chk@plt+0x84ec>
    c2fc:	cmp	r0, #0
    c300:	beq	c704 <__printf_chk@plt+0x8b60>
    c304:	mov	r6, r0
    c308:	ldr	r0, [sp]
    c30c:	b	c24c <__printf_chk@plt+0x86a8>
    c310:	mov	r0, #1
    c314:	bl	7f20 <__printf_chk@plt+0x437c>
    c318:	cmp	r0, #0
    c31c:	str	r0, [sp, #8]
    c320:	beq	c790 <__printf_chk@plt+0x8bec>
    c324:	ldr	r3, [r0, #8]
    c328:	mov	r0, r5
    c32c:	ldr	r1, [r3, #16]
    c330:	bl	f2e8 <__printf_chk@plt+0xb744>
    c334:	cmp	r0, #0
    c338:	bne	c304 <__printf_chk@plt+0x8760>
    c33c:	ldr	r3, [sp, #8]
    c340:	mov	r0, r5
    c344:	ldr	r3, [r3, #8]
    c348:	ldr	r1, [r3, #20]
    c34c:	bl	f2e8 <__printf_chk@plt+0xb744>
    c350:	cmp	r0, #0
    c354:	bne	c304 <__printf_chk@plt+0x8760>
    c358:	ldr	r3, [sp, #8]
    c35c:	mov	r0, r5
    c360:	ldr	r3, [r3, #8]
    c364:	ldr	r1, [r3, #24]
    c368:	bl	f2e8 <__printf_chk@plt+0xb744>
    c36c:	cmp	r0, #0
    c370:	bne	c304 <__printf_chk@plt+0x8760>
    c374:	ldr	r3, [sp, #8]
    c378:	mov	r0, r5
    c37c:	ldr	r3, [r3, #8]
    c380:	ldr	r1, [r3, #44]	; 0x2c
    c384:	bl	f2e8 <__printf_chk@plt+0xb744>
    c388:	cmp	r0, #0
    c38c:	bne	c304 <__printf_chk@plt+0x8760>
    c390:	ldr	r3, [sp, #8]
    c394:	mov	r0, r5
    c398:	ldr	r3, [r3, #8]
    c39c:	ldr	r1, [r3, #28]
    c3a0:	bl	f2e8 <__printf_chk@plt+0xb744>
    c3a4:	cmp	r0, #0
    c3a8:	bne	c304 <__printf_chk@plt+0x8760>
    c3ac:	ldr	r3, [sp, #8]
    c3b0:	mov	r0, r5
    c3b4:	ldr	r3, [r3, #8]
    c3b8:	ldr	r1, [r3, #32]
    c3bc:	bl	f2e8 <__printf_chk@plt+0xb744>
    c3c0:	cmp	r0, #0
    c3c4:	bne	c304 <__printf_chk@plt+0x8760>
    c3c8:	ldr	r3, [sp, #8]
    c3cc:	ldr	r0, [r3, #8]
    c3d0:	bl	146a0 <__printf_chk@plt+0x10afc>
    c3d4:	cmp	r0, #0
    c3d8:	bne	c304 <__printf_chk@plt+0x8760>
    c3dc:	mov	r8, r0
    c3e0:	ldr	r3, [sp, #8]
    c3e4:	ldr	r2, [r3]
    c3e8:	cmp	r2, #5
    c3ec:	bhi	c400 <__printf_chk@plt+0x885c>
    c3f0:	mov	r1, #1
    c3f4:	lsl	r2, r1, r2
    c3f8:	tst	r2, #35	; 0x23
    c3fc:	bne	c7c0 <__printf_chk@plt+0x8c1c>
    c400:	cmp	r7, #0
    c404:	ldrne	r3, [sp, #8]
    c408:	movne	r2, #0
    c40c:	strne	r2, [sp, #8]
    c410:	strne	r3, [r7]
    c414:	ldr	r0, [sp]
    c418:	bl	3244 <free@plt>
    c41c:	ldr	r0, [sp, #4]
    c420:	bl	3244 <free@plt>
    c424:	cmp	r8, #0
    c428:	beq	c258 <__printf_chk@plt+0x86b4>
    c42c:	mov	r0, r8
    c430:	bl	3640 <BN_clear_free@plt>
    c434:	b	c258 <__printf_chk@plt+0x86b4>
    c438:	mov	r0, #4
    c43c:	bl	7f20 <__printf_chk@plt+0x437c>
    c440:	cmp	r0, #0
    c444:	str	r0, [sp, #8]
    c448:	beq	c790 <__printf_chk@plt+0x8bec>
    c44c:	mov	r0, r5
    c450:	add	r1, sp, #20
    c454:	add	r2, sp, #12
    c458:	bl	e248 <__printf_chk@plt+0xa6a4>
    c45c:	cmp	r0, #0
    c460:	bne	c304 <__printf_chk@plt+0x8760>
    c464:	mov	r0, r5
    c468:	add	r1, sp, #24
    c46c:	add	r2, sp, #16
    c470:	bl	e248 <__printf_chk@plt+0xa6a4>
    c474:	cmp	r0, #0
    c478:	bne	c304 <__printf_chk@plt+0x8760>
    c47c:	ldr	r3, [sp, #12]
    c480:	cmp	r3, #32
    c484:	bne	c7b4 <__printf_chk@plt+0x8c10>
    c488:	ldr	r3, [sp, #16]
    c48c:	cmp	r3, #64	; 0x40
    c490:	bne	c7b4 <__printf_chk@plt+0x8c10>
    c494:	ldr	r2, [sp, #8]
    c498:	mov	r8, r0
    c49c:	ldr	ip, [sp, #20]
    c4a0:	ldr	r1, [sp, #24]
    c4a4:	str	r0, [sp, #20]
    c4a8:	mov	r3, r2
    c4ac:	str	ip, [r2, #28]
    c4b0:	str	r1, [r2, #24]
    c4b4:	str	r0, [sp, #24]
    c4b8:	b	c3e4 <__printf_chk@plt+0x8840>
    c4bc:	mov	r0, r5
    c4c0:	add	r1, sp, #8
    c4c4:	bl	c090 <__printf_chk@plt+0x84ec>
    c4c8:	cmp	r0, #0
    c4cc:	bne	c304 <__printf_chk@plt+0x8760>
    c4d0:	ldr	r0, [sp, #8]
    c4d4:	bl	79d8 <__printf_chk@plt+0x3e34>
    c4d8:	cmp	r0, #0
    c4dc:	bne	c304 <__printf_chk@plt+0x8760>
    c4e0:	b	c358 <__printf_chk@plt+0x87b4>
    c4e4:	mov	r0, #2
    c4e8:	bl	7f20 <__printf_chk@plt+0x437c>
    c4ec:	cmp	r0, #0
    c4f0:	str	r0, [sp, #8]
    c4f4:	beq	c790 <__printf_chk@plt+0x8bec>
    c4f8:	ldr	r3, [r0, #12]
    c4fc:	mov	r0, r5
    c500:	ldr	r1, [r3, #12]
    c504:	bl	f2e8 <__printf_chk@plt+0xb744>
    c508:	cmp	r0, #0
    c50c:	bne	c304 <__printf_chk@plt+0x8760>
    c510:	ldr	r3, [sp, #8]
    c514:	mov	r0, r5
    c518:	ldr	r3, [r3, #12]
    c51c:	ldr	r1, [r3, #16]
    c520:	bl	f2e8 <__printf_chk@plt+0xb744>
    c524:	cmp	r0, #0
    c528:	bne	c304 <__printf_chk@plt+0x8760>
    c52c:	ldr	r3, [sp, #8]
    c530:	mov	r0, r5
    c534:	ldr	r3, [r3, #12]
    c538:	ldr	r1, [r3, #20]
    c53c:	bl	f2e8 <__printf_chk@plt+0xb744>
    c540:	cmp	r0, #0
    c544:	bne	c304 <__printf_chk@plt+0x8760>
    c548:	ldr	r3, [sp, #8]
    c54c:	mov	r0, r5
    c550:	ldr	r3, [r3, #12]
    c554:	ldr	r1, [r3, #24]
    c558:	bl	f2e8 <__printf_chk@plt+0xb744>
    c55c:	cmp	r0, #0
    c560:	bne	c304 <__printf_chk@plt+0x8760>
    c564:	ldr	r3, [sp, #8]
    c568:	mov	r0, r5
    c56c:	ldr	r3, [r3, #12]
    c570:	ldr	r1, [r3, #28]
    c574:	bl	f2e8 <__printf_chk@plt+0xb744>
    c578:	cmp	r0, #0
    c57c:	bne	c304 <__printf_chk@plt+0x8760>
    c580:	b	c3dc <__printf_chk@plt+0x8838>
    c584:	mov	r0, #3
    c588:	bl	7f20 <__printf_chk@plt+0x437c>
    c58c:	cmp	r0, #0
    c590:	mov	r8, r0
    c594:	str	r0, [sp, #8]
    c598:	beq	c790 <__printf_chk@plt+0x8bec>
    c59c:	ldr	r9, [sp]
    c5a0:	mov	r0, r9
    c5a4:	bl	7428 <__printf_chk@plt+0x3884>
    c5a8:	cmn	r0, #1
    c5ac:	str	r0, [r8, #16]
    c5b0:	beq	c79c <__printf_chk@plt+0x8bf8>
    c5b4:	mov	r0, r5
    c5b8:	add	r1, sp, #4
    c5bc:	mov	r2, #0
    c5c0:	bl	e328 <__printf_chk@plt+0xa784>
    c5c4:	cmp	r0, #0
    c5c8:	bne	c304 <__printf_chk@plt+0x8760>
    c5cc:	ldr	r0, [sp, #4]
    c5d0:	bl	786c <__printf_chk@plt+0x3cc8>
    c5d4:	ldr	r8, [sp, #8]
    c5d8:	ldr	r3, [r8, #16]
    c5dc:	cmp	r3, r0
    c5e0:	bne	c784 <__printf_chk@plt+0x8be0>
    c5e4:	bl	39e8 <EC_KEY_new_by_curve_name@plt>
    c5e8:	ldr	r3, [sp, #8]
    c5ec:	str	r0, [r8, #20]
    c5f0:	ldr	r3, [r3, #20]
    c5f4:	cmp	r3, #0
    c5f8:	beq	c7a8 <__printf_chk@plt+0x8c04>
    c5fc:	bl	3b50 <BN_new@plt>
    c600:	subs	r8, r0, #0
    c604:	beq	c7a8 <__printf_chk@plt+0x8c04>
    c608:	ldr	r3, [sp, #8]
    c60c:	mov	r0, r5
    c610:	ldr	r1, [r3, #20]
    c614:	bl	f4b0 <__printf_chk@plt+0xb90c>
    c618:	subs	r3, r0, #0
    c61c:	beq	c690 <__printf_chk@plt+0x8aec>
    c620:	ldr	r0, [sp]
    c624:	mov	r6, r3
    c628:	bl	3244 <free@plt>
    c62c:	ldr	r0, [sp, #4]
    c630:	bl	3244 <free@plt>
    c634:	b	c42c <__printf_chk@plt+0x8888>
    c638:	mov	r0, r5
    c63c:	add	r1, sp, #8
    c640:	bl	c090 <__printf_chk@plt+0x84ec>
    c644:	cmp	r0, #0
    c648:	bne	c304 <__printf_chk@plt+0x8760>
    c64c:	ldr	r0, [sp, #8]
    c650:	bl	79d8 <__printf_chk@plt+0x3e34>
    c654:	cmp	r0, #0
    c658:	bne	c304 <__printf_chk@plt+0x8760>
    c65c:	b	c564 <__printf_chk@plt+0x89c0>
    c660:	bl	3b50 <BN_new@plt>
    c664:	subs	r8, r0, #0
    c668:	beq	c7a8 <__printf_chk@plt+0x8c04>
    c66c:	mov	r0, r5
    c670:	add	r1, sp, #8
    c674:	bl	c090 <__printf_chk@plt+0x84ec>
    c678:	subs	r3, r0, #0
    c67c:	bne	c620 <__printf_chk@plt+0x8a7c>
    c680:	ldr	r0, [sp, #8]
    c684:	bl	79d8 <__printf_chk@plt+0x3e34>
    c688:	subs	r3, r0, #0
    c68c:	bne	c620 <__printf_chk@plt+0x8a7c>
    c690:	mov	r0, r5
    c694:	mov	r1, r8
    c698:	bl	f2e8 <__printf_chk@plt+0xb744>
    c69c:	subs	r3, r0, #0
    c6a0:	bne	c620 <__printf_chk@plt+0x8a7c>
    c6a4:	ldr	r3, [sp, #8]
    c6a8:	mov	r1, r8
    c6ac:	ldr	r0, [r3, #20]
    c6b0:	bl	322c <EC_KEY_set_private_key@plt>
    c6b4:	cmp	r0, #1
    c6b8:	bne	c7e0 <__printf_chk@plt+0x8c3c>
    c6bc:	ldr	r3, [sp, #8]
    c6c0:	ldr	r0, [r3, #20]
    c6c4:	bl	37f0 <EC_KEY_get0_group@plt>
    c6c8:	ldr	r3, [sp, #8]
    c6cc:	mov	r5, r0
    c6d0:	ldr	r0, [r3, #20]
    c6d4:	bl	337c <EC_KEY_get0_public_key@plt>
    c6d8:	mov	r1, r0
    c6dc:	mov	r0, r5
    c6e0:	bl	b0a0 <__printf_chk@plt+0x74fc>
    c6e4:	subs	r3, r0, #0
    c6e8:	bne	c620 <__printf_chk@plt+0x8a7c>
    c6ec:	ldr	r3, [sp, #8]
    c6f0:	ldr	r0, [r3, #20]
    c6f4:	bl	c108 <__printf_chk@plt+0x8564>
    c6f8:	subs	r3, r0, #0
    c6fc:	bne	c620 <__printf_chk@plt+0x8a7c>
    c700:	b	c3e0 <__printf_chk@plt+0x883c>
    c704:	ldr	r0, [sp, #8]
    c708:	bl	79d8 <__printf_chk@plt+0x3e34>
    c70c:	cmp	r0, #0
    c710:	bne	c304 <__printf_chk@plt+0x8760>
    c714:	mov	r0, r5
    c718:	add	r1, sp, #20
    c71c:	add	r2, sp, #12
    c720:	bl	e248 <__printf_chk@plt+0xa6a4>
    c724:	cmp	r0, #0
    c728:	bne	c304 <__printf_chk@plt+0x8760>
    c72c:	mov	r0, r5
    c730:	add	r1, sp, #24
    c734:	add	r2, sp, #16
    c738:	bl	e248 <__printf_chk@plt+0xa6a4>
    c73c:	cmp	r0, #0
    c740:	bne	c304 <__printf_chk@plt+0x8760>
    c744:	ldr	r3, [sp, #12]
    c748:	cmp	r3, #32
    c74c:	bne	c7b4 <__printf_chk@plt+0x8c10>
    c750:	ldr	r3, [sp, #16]
    c754:	cmp	r3, #64	; 0x40
    c758:	bne	c7b4 <__printf_chk@plt+0x8c10>
    c75c:	ldr	r2, [sp, #8]
    c760:	mov	r8, r0
    c764:	ldr	ip, [sp, #20]
    c768:	ldr	r1, [sp, #24]
    c76c:	str	r0, [sp, #20]
    c770:	mov	r3, r2
    c774:	str	ip, [r2, #28]
    c778:	str	r1, [r2, #24]
    c77c:	str	r0, [sp, #24]
    c780:	b	c3e4 <__printf_chk@plt+0x8840>
    c784:	ldr	r0, [sp]
    c788:	mvn	r6, #14
    c78c:	b	c24c <__printf_chk@plt+0x86a8>
    c790:	ldr	r0, [sp]
    c794:	mvn	r6, #1
    c798:	b	c24c <__printf_chk@plt+0x86a8>
    c79c:	mov	r0, r9
    c7a0:	mvn	r6, #9
    c7a4:	b	c24c <__printf_chk@plt+0x86a8>
    c7a8:	ldr	r0, [sp]
    c7ac:	mvn	r6, #21
    c7b0:	b	c24c <__printf_chk@plt+0x86a8>
    c7b4:	ldr	r0, [sp]
    c7b8:	mvn	r6, #3
    c7bc:	b	c24c <__printf_chk@plt+0x86a8>
    c7c0:	ldr	r0, [r3, #8]
    c7c4:	mov	r1, #0
    c7c8:	bl	3100 <RSA_blinding_on@plt>
    c7cc:	cmp	r0, #1
    c7d0:	beq	c400 <__printf_chk@plt+0x885c>
    c7d4:	mvn	r6, #21
    c7d8:	b	c414 <__printf_chk@plt+0x8870>
    c7dc:	bl	36f4 <__stack_chk_fail@plt>
    c7e0:	mvn	r3, #21
    c7e4:	b	c620 <__printf_chk@plt+0x8a7c>
    c7e8:	mov	r0, r8
    c7ec:	mvn	r6, #13
    c7f0:	b	c24c <__printf_chk@plt+0x86a8>
    c7f4:	andeq	fp, r5, ip, lsl #20
    c7f8:	muleq	r0, ip, r3
    c7fc:	ldr	ip, [pc, #1896]	; cf6c <__printf_chk@plt+0x93c8>
    c800:	cmp	r2, #0
    c804:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c808:	add	ip, pc, ip
    c80c:	ldr	lr, [pc, #1884]	; cf70 <__printf_chk@plt+0x93cc>
    c810:	sub	sp, sp, #116	; 0x74
    c814:	mov	r6, r3
    c818:	mov	r3, #0
    c81c:	str	r2, [sp, #28]
    c820:	mov	r2, ip
    c824:	str	r1, [sp, #32]
    c828:	mov	r9, r0
    c82c:	ldr	lr, [ip, lr]
    c830:	str	r3, [sp, #52]	; 0x34
    c834:	str	r3, [sp, #56]	; 0x38
    c838:	mov	ip, lr
    c83c:	ldrne	ip, [sp, #28]
    c840:	ldr	r2, [lr]
    c844:	str	r3, [sp, #60]	; 0x3c
    c848:	strne	r3, [ip]
    c84c:	cmp	r6, #0
    c850:	str	r3, [sp, #64]	; 0x40
    c854:	str	r3, [sp, #68]	; 0x44
    c858:	str	r3, [sp, #72]	; 0x48
    c85c:	str	r3, [sp, #76]	; 0x4c
    c860:	str	r3, [sp, #80]	; 0x50
    c864:	movne	r3, #0
    c868:	strne	r3, [r6]
    c86c:	str	lr, [sp, #24]
    c870:	str	r2, [sp, #108]	; 0x6c
    c874:	bl	5a34 <__printf_chk@plt+0x1e90>
    c878:	subs	r5, r0, #0
    c87c:	beq	cb08 <__printf_chk@plt+0x8f64>
    c880:	bl	5a34 <__printf_chk@plt+0x1e90>
    c884:	subs	r7, r0, #0
    c888:	beq	cb08 <__printf_chk@plt+0x8f64>
    c88c:	bl	5a34 <__printf_chk@plt+0x1e90>
    c890:	subs	r8, r0, #0
    c894:	beq	cb38 <__printf_chk@plt+0x8f94>
    c898:	mov	r0, r9
    c89c:	bl	645c <__printf_chk@plt+0x28b8>
    c8a0:	mov	r4, r0
    c8a4:	mov	r0, r9
    c8a8:	bl	62bc <__printf_chk@plt+0x2718>
    c8ac:	cmp	r0, #69	; 0x45
    c8b0:	mov	sl, r0
    c8b4:	bls	cab4 <__printf_chk@plt+0x8f10>
    c8b8:	ldr	r1, [pc, #1716]	; cf74 <__printf_chk@plt+0x93d0>
    c8bc:	mov	r0, r4
    c8c0:	mov	r2, #36	; 0x24
    c8c4:	add	r1, pc, r1
    c8c8:	bl	3a84 <memcmp@plt>
    c8cc:	cmp	r0, #0
    c8d0:	bne	cab4 <__printf_chk@plt+0x8f10>
    c8d4:	ldr	r9, [pc, #1692]	; cf78 <__printf_chk@plt+0x93d4>
    c8d8:	sub	sl, sl, #36	; 0x24
    c8dc:	add	fp, r4, #36	; 0x24
    c8e0:	add	r9, pc, r9
    c8e4:	ldrb	r1, [fp], #1
    c8e8:	cmp	r1, #13
    c8ec:	cmpne	r1, #10
    c8f0:	bne	c9bc <__printf_chk@plt+0x8e18>
    c8f4:	cmp	r1, #10
    c8f8:	sub	sl, sl, #1
    c8fc:	beq	c9dc <__printf_chk@plt+0x8e38>
    c900:	cmp	sl, #0
    c904:	bne	c8e4 <__printf_chk@plt+0x8d40>
    c908:	mov	fp, sl
    c90c:	mvn	r4, #3
    c910:	mov	r9, fp
    c914:	ldr	r0, [sp, #72]	; 0x48
    c918:	mov	r3, #0
    c91c:	strb	r3, [sp, #51]	; 0x33
    c920:	bl	1233c <__printf_chk@plt+0xe798>
    c924:	ldr	r0, [sp, #56]	; 0x38
    c928:	bl	3244 <free@plt>
    c92c:	ldr	r0, [sp, #60]	; 0x3c
    c930:	bl	3244 <free@plt>
    c934:	ldr	r0, [sp, #52]	; 0x34
    c938:	bl	3244 <free@plt>
    c93c:	ldr	r0, [sp, #80]	; 0x50
    c940:	cmp	r0, #0
    c944:	beq	c958 <__printf_chk@plt+0x8db4>
    c948:	ldr	r1, [sp, #64]	; 0x40
    c94c:	bl	35b90 <__printf_chk@plt+0x31fec>
    c950:	ldr	r0, [sp, #80]	; 0x50
    c954:	bl	3244 <free@plt>
    c958:	cmp	fp, #0
    c95c:	beq	c974 <__printf_chk@plt+0x8dd0>
    c960:	mov	r0, fp
    c964:	add	r1, sl, r9
    c968:	bl	35b90 <__printf_chk@plt+0x31fec>
    c96c:	mov	r0, fp
    c970:	bl	3244 <free@plt>
    c974:	mov	r0, r5
    c978:	bl	5ccc <__printf_chk@plt+0x2128>
    c97c:	mov	r0, r7
    c980:	bl	5ccc <__printf_chk@plt+0x2128>
    c984:	ldr	r0, [sp, #68]	; 0x44
    c988:	bl	5ccc <__printf_chk@plt+0x2128>
    c98c:	mov	r0, r8
    c990:	bl	5ccc <__printf_chk@plt+0x2128>
    c994:	ldr	r0, [sp, #76]	; 0x4c
    c998:	bl	7b24 <__printf_chk@plt+0x3f80>
    c99c:	ldr	ip, [sp, #24]
    c9a0:	ldr	r2, [sp, #108]	; 0x6c
    c9a4:	mov	r0, r4
    c9a8:	ldr	r3, [ip]
    c9ac:	cmp	r2, r3
    c9b0:	bne	cf54 <__printf_chk@plt+0x93b0>
    c9b4:	add	sp, sp, #116	; 0x74
    c9b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    c9bc:	mov	r0, r5
    c9c0:	bl	e8c0 <__printf_chk@plt+0xad1c>
    c9c4:	cmp	r0, #0
    c9c8:	bne	caa0 <__printf_chk@plt+0x8efc>
    c9cc:	ldrb	r1, [fp, #-1]
    c9d0:	sub	sl, sl, #1
    c9d4:	cmp	r1, #10
    c9d8:	bne	c900 <__printf_chk@plt+0x8d5c>
    c9dc:	cmp	sl, #33	; 0x21
    c9e0:	bls	c900 <__printf_chk@plt+0x8d5c>
    c9e4:	mov	r0, fp
    c9e8:	mov	r1, r9
    c9ec:	mov	r2, #34	; 0x22
    c9f0:	bl	3a84 <memcmp@plt>
    c9f4:	cmp	r0, #0
    c9f8:	bne	c8e4 <__printf_chk@plt+0x8d40>
    c9fc:	mov	ip, r0
    ca00:	mov	r0, r5
    ca04:	mov	r1, ip
    ca08:	str	ip, [sp, #20]
    ca0c:	bl	e8c0 <__printf_chk@plt+0xad1c>
    ca10:	ldr	ip, [sp, #20]
    ca14:	subs	r4, r0, #0
    ca18:	bne	ca40 <__printf_chk@plt+0x8e9c>
    ca1c:	mov	r0, r5
    ca20:	str	ip, [sp, #20]
    ca24:	bl	645c <__printf_chk@plt+0x28b8>
    ca28:	mov	r1, r0
    ca2c:	mov	r0, r7
    ca30:	bl	f0fc <__printf_chk@plt+0xb558>
    ca34:	ldr	ip, [sp, #20]
    ca38:	subs	r4, r0, #0
    ca3c:	beq	ca50 <__printf_chk@plt+0x8eac>
    ca40:	mov	fp, ip
    ca44:	mov	sl, ip
    ca48:	mov	r9, ip
    ca4c:	b	c914 <__printf_chk@plt+0x8d70>
    ca50:	mov	r0, r7
    ca54:	bl	62bc <__printf_chk@plt+0x2718>
    ca58:	cmp	r0, #14
    ca5c:	bls	cb24 <__printf_chk@plt+0x8f80>
    ca60:	mov	r0, r7
    ca64:	bl	645c <__printf_chk@plt+0x28b8>
    ca68:	ldr	r1, [pc, #1292]	; cf7c <__printf_chk@plt+0x93d8>
    ca6c:	mov	r2, #15
    ca70:	add	r1, pc, r1
    ca74:	bl	3a84 <memcmp@plt>
    ca78:	subs	r9, r0, #0
    ca7c:	bne	cb24 <__printf_chk@plt+0x8f80>
    ca80:	mov	r0, r7
    ca84:	mov	r1, #15
    ca88:	bl	67e0 <__printf_chk@plt+0x2c3c>
    ca8c:	subs	r4, r0, #0
    ca90:	beq	cac8 <__printf_chk@plt+0x8f24>
    ca94:	mov	fp, r9
    ca98:	mov	sl, r9
    ca9c:	b	c914 <__printf_chk@plt+0x8d70>
    caa0:	mov	fp, #0
    caa4:	mov	r4, r0
    caa8:	mov	sl, fp
    caac:	mov	r9, fp
    cab0:	b	c914 <__printf_chk@plt+0x8d70>
    cab4:	mov	fp, #0
    cab8:	mvn	r4, #3
    cabc:	mov	sl, fp
    cac0:	mov	r9, fp
    cac4:	b	c914 <__printf_chk@plt+0x8d70>
    cac8:	mov	r2, r4
    cacc:	mov	r0, r7
    cad0:	add	r1, sp, #56	; 0x38
    cad4:	bl	e328 <__printf_chk@plt+0xa784>
    cad8:	subs	r4, r0, #0
    cadc:	bne	ca94 <__printf_chk@plt+0x8ef0>
    cae0:	mov	r2, r4
    cae4:	mov	r0, r7
    cae8:	add	r1, sp, #60	; 0x3c
    caec:	bl	e328 <__printf_chk@plt+0xa784>
    caf0:	subs	r4, r0, #0
    caf4:	beq	cb4c <__printf_chk@plt+0x8fa8>
    caf8:	mov	fp, #0
    cafc:	mov	sl, fp
    cb00:	mov	r9, fp
    cb04:	b	c914 <__printf_chk@plt+0x8d70>
    cb08:	mov	fp, #0
    cb0c:	mvn	r4, #1
    cb10:	mov	r8, fp
    cb14:	mov	r7, fp
    cb18:	mov	sl, fp
    cb1c:	mov	r9, fp
    cb20:	b	c914 <__printf_chk@plt+0x8d70>
    cb24:	mov	fp, r4
    cb28:	mvn	r4, #3
    cb2c:	mov	sl, fp
    cb30:	mov	r9, fp
    cb34:	b	c914 <__printf_chk@plt+0x8d70>
    cb38:	mov	fp, r8
    cb3c:	mov	sl, r8
    cb40:	mov	r9, r8
    cb44:	mvn	r4, #1
    cb48:	b	c914 <__printf_chk@plt+0x8d70>
    cb4c:	mov	r0, r7
    cb50:	add	r1, sp, #68	; 0x44
    cb54:	bl	ea5c <__printf_chk@plt+0xaeb8>
    cb58:	subs	r4, r0, #0
    cb5c:	bne	caf8 <__printf_chk@plt+0x8f54>
    cb60:	mov	r0, r7
    cb64:	add	r1, sp, #92	; 0x5c
    cb68:	bl	e004 <__printf_chk@plt+0xa460>
    cb6c:	subs	r4, r0, #0
    cb70:	bne	caf8 <__printf_chk@plt+0x8f54>
    cb74:	mov	r1, r4
    cb78:	mov	r2, r4
    cb7c:	mov	r0, r7
    cb80:	bl	e198 <__printf_chk@plt+0xa5f4>
    cb84:	subs	r4, r0, #0
    cb88:	bne	caf8 <__printf_chk@plt+0x8f54>
    cb8c:	mov	r0, r7
    cb90:	add	r1, sp, #96	; 0x60
    cb94:	bl	e004 <__printf_chk@plt+0xa460>
    cb98:	subs	r4, r0, #0
    cb9c:	bne	caf8 <__printf_chk@plt+0x8f54>
    cba0:	ldr	r0, [sp, #56]	; 0x38
    cba4:	bl	11c18 <__printf_chk@plt+0xe074>
    cba8:	cmp	r0, #0
    cbac:	str	r0, [sp, #36]	; 0x24
    cbb0:	beq	cf58 <__printf_chk@plt+0x93b4>
    cbb4:	ldr	ip, [sp, #32]
    cbb8:	cmp	ip, #0
    cbbc:	beq	cbcc <__printf_chk@plt+0x9028>
    cbc0:	ldrb	r3, [ip]
    cbc4:	cmp	r3, #0
    cbc8:	bne	cbe4 <__printf_chk@plt+0x9040>
    cbcc:	ldr	r1, [pc, #940]	; cf80 <__printf_chk@plt+0x93dc>
    cbd0:	ldr	r0, [sp, #56]	; 0x38
    cbd4:	add	r1, pc, r1
    cbd8:	bl	3a00 <strcmp@plt>
    cbdc:	cmp	r0, #0
    cbe0:	bne	cd58 <__printf_chk@plt+0x91b4>
    cbe4:	ldr	r4, [pc, #920]	; cf84 <__printf_chk@plt+0x93e0>
    cbe8:	ldr	r9, [sp, #60]	; 0x3c
    cbec:	add	r4, pc, r4
    cbf0:	mov	r0, r9
    cbf4:	mov	r1, r4
    cbf8:	bl	3a00 <strcmp@plt>
    cbfc:	subs	sl, r0, #0
    cc00:	beq	cf3c <__printf_chk@plt+0x9398>
    cc04:	ldr	r1, [pc, #892]	; cf88 <__printf_chk@plt+0x93e4>
    cc08:	mov	r0, r9
    cc0c:	add	r1, pc, r1
    cc10:	bl	3a00 <strcmp@plt>
    cc14:	cmp	r0, #0
    cc18:	bne	cf28 <__printf_chk@plt+0x9384>
    cc1c:	ldr	r4, [sp, #92]	; 0x5c
    cc20:	cmp	r4, #1
    cc24:	bne	cab4 <__printf_chk@plt+0x8f10>
    cc28:	ldr	r0, [sp, #36]	; 0x24
    cc2c:	bl	11b74 <__printf_chk@plt+0xdfd0>
    cc30:	mov	r1, r0
    cc34:	ldr	r0, [sp, #96]	; 0x60
    cc38:	cmp	r1, r0
    cc3c:	bhi	cab4 <__printf_chk@plt+0x8f10>
    cc40:	bl	36240 <__printf_chk@plt+0x3269c>
    cc44:	cmp	r1, #0
    cc48:	bne	cab4 <__printf_chk@plt+0x8f10>
    cc4c:	ldr	r0, [sp, #36]	; 0x24
    cc50:	bl	11b7c <__printf_chk@plt+0xdfd8>
    cc54:	mov	r9, r0
    cc58:	ldr	r0, [sp, #36]	; 0x24
    cc5c:	bl	11bb8 <__printf_chk@plt+0xe014>
    cc60:	mov	sl, r0
    cc64:	ldr	r0, [sp, #36]	; 0x24
    cc68:	add	r3, sl, r9
    cc6c:	str	r3, [sp, #44]	; 0x2c
    cc70:	bl	11bb0 <__printf_chk@plt+0xe00c>
    cc74:	ldr	r1, [sp, #44]	; 0x2c
    cc78:	str	r0, [sp, #40]	; 0x28
    cc7c:	mov	r0, r4
    cc80:	bl	385c <calloc@plt>
    cc84:	subs	fp, r0, #0
    cc88:	beq	cf20 <__printf_chk@plt+0x937c>
    cc8c:	ldr	r1, [pc, #760]	; cf8c <__printf_chk@plt+0x93e8>
    cc90:	ldr	r0, [sp, #60]	; 0x3c
    cc94:	add	r1, pc, r1
    cc98:	bl	3a00 <strcmp@plt>
    cc9c:	cmp	r0, #0
    cca0:	beq	cebc <__printf_chk@plt+0x9318>
    cca4:	mov	r0, r7
    cca8:	bl	62bc <__printf_chk@plt+0x2718>
    ccac:	ldr	r1, [sp, #96]	; 0x60
    ccb0:	ldr	ip, [sp, #40]	; 0x28
    ccb4:	add	r3, ip, r1
    ccb8:	cmp	r0, r3
    ccbc:	bcc	ce68 <__printf_chk@plt+0x92c4>
    ccc0:	mov	r0, r8
    ccc4:	add	r2, sp, #84	; 0x54
    ccc8:	bl	6798 <__printf_chk@plt+0x2bf4>
    cccc:	subs	r4, r0, #0
    ccd0:	bne	c914 <__printf_chk@plt+0x8d70>
    ccd4:	str	r4, [sp, #8]
    ccd8:	add	r3, fp, r9
    ccdc:	str	sl, [sp, #4]
    cce0:	add	r0, sp, #72	; 0x48
    cce4:	str	r3, [sp]
    cce8:	mov	r2, fp
    ccec:	ldr	r1, [sp, #36]	; 0x24
    ccf0:	mov	r3, r9
    ccf4:	bl	11eac <__printf_chk@plt+0xe308>
    ccf8:	subs	r4, r0, #0
    ccfc:	bne	c914 <__printf_chk@plt+0x8d70>
    cd00:	ldr	r1, [sp, #72]	; 0x48
    cd04:	mov	r0, r7
    cd08:	ldr	r2, [sp, #84]	; 0x54
    cd0c:	str	r1, [sp, #20]
    cd10:	str	r2, [sp, #16]
    cd14:	bl	645c <__printf_chk@plt+0x28b8>
    cd18:	ldr	r1, [sp, #20]
    cd1c:	ldr	lr, [sp, #96]	; 0x60
    cd20:	ldr	ip, [sp, #40]	; 0x28
    cd24:	str	r4, [sp, #4]
    cd28:	ldr	r2, [sp, #16]
    cd2c:	str	ip, [sp, #8]
    cd30:	str	lr, [sp]
    cd34:	mov	r3, r0
    cd38:	mov	r0, r1
    cd3c:	mov	r1, r4
    cd40:	bl	12114 <__printf_chk@plt+0xe570>
    cd44:	subs	r4, r0, #0
    cd48:	beq	cd6c <__printf_chk@plt+0x91c8>
    cd4c:	cmn	r4, #30
    cd50:	mvneq	r4, #42	; 0x2a
    cd54:	b	c914 <__printf_chk@plt+0x8d70>
    cd58:	mov	fp, #0
    cd5c:	mvn	r4, #42	; 0x2a
    cd60:	mov	sl, fp
    cd64:	mov	r9, fp
    cd68:	b	c914 <__printf_chk@plt+0x8d70>
    cd6c:	ldr	r1, [sp, #96]	; 0x60
    cd70:	mov	r0, r7
    cd74:	ldr	ip, [sp, #40]	; 0x28
    cd78:	add	r1, ip, r1
    cd7c:	bl	67e0 <__printf_chk@plt+0x2c3c>
    cd80:	subs	r4, r0, #0
    cd84:	bne	c914 <__printf_chk@plt+0x8d70>
    cd88:	mov	r0, r7
    cd8c:	bl	62bc <__printf_chk@plt+0x2718>
    cd90:	cmp	r0, #0
    cd94:	bne	ce68 <__printf_chk@plt+0x92c4>
    cd98:	mov	r0, r8
    cd9c:	add	r1, sp, #100	; 0x64
    cda0:	bl	e004 <__printf_chk@plt+0xa460>
    cda4:	subs	r4, r0, #0
    cda8:	bne	c914 <__printf_chk@plt+0x8d70>
    cdac:	mov	r0, r8
    cdb0:	add	r1, sp, #104	; 0x68
    cdb4:	bl	e004 <__printf_chk@plt+0xa460>
    cdb8:	subs	r4, r0, #0
    cdbc:	bne	c914 <__printf_chk@plt+0x8d70>
    cdc0:	ldr	r2, [sp, #100]	; 0x64
    cdc4:	ldr	r3, [sp, #104]	; 0x68
    cdc8:	cmp	r2, r3
    cdcc:	mvnne	r4, #42	; 0x2a
    cdd0:	bne	c914 <__printf_chk@plt+0x8d70>
    cdd4:	mov	r0, r8
    cdd8:	add	r1, sp, #76	; 0x4c
    cddc:	bl	c1e8 <__printf_chk@plt+0x8644>
    cde0:	subs	r4, r0, #0
    cde4:	bne	c914 <__printf_chk@plt+0x8d70>
    cde8:	mov	r0, r8
    cdec:	add	r1, sp, #52	; 0x34
    cdf0:	mov	r2, #0
    cdf4:	bl	e328 <__printf_chk@plt+0xa784>
    cdf8:	subs	r4, r0, #0
    cdfc:	bne	c914 <__printf_chk@plt+0x8d70>
    ce00:	mov	ip, r5
    ce04:	mov	r5, r8
    ce08:	mov	r8, r6
    ce0c:	mov	r6, r4
    ce10:	add	r2, sp, #51	; 0x33
    ce14:	str	r2, [sp, #32]
    ce18:	mov	r0, r5
    ce1c:	str	ip, [sp, #20]
    ce20:	bl	62bc <__printf_chk@plt+0x2718>
    ce24:	ldr	ip, [sp, #20]
    ce28:	cmp	r0, #0
    ce2c:	beq	ce80 <__printf_chk@plt+0x92dc>
    ce30:	mov	r0, r5
    ce34:	add	r1, sp, #51	; 0x33
    ce38:	str	ip, [sp, #20]
    ce3c:	bl	e0b0 <__printf_chk@plt+0xa50c>
    ce40:	ldr	ip, [sp, #20]
    ce44:	cmp	r0, #0
    ce48:	bne	ce70 <__printf_chk@plt+0x92cc>
    ce4c:	add	r4, r4, #1
    ce50:	ldrb	r1, [sp, #51]	; 0x33
    ce54:	uxtb	r2, r4
    ce58:	cmp	r1, r2
    ce5c:	beq	ce18 <__printf_chk@plt+0x9274>
    ce60:	mov	r8, r5
    ce64:	mov	r5, ip
    ce68:	mvn	r4, #3
    ce6c:	b	c914 <__printf_chk@plt+0x8d70>
    ce70:	mov	r8, r5
    ce74:	mov	r4, r0
    ce78:	mov	r5, ip
    ce7c:	b	c914 <__printf_chk@plt+0x8d70>
    ce80:	mov	r4, r6
    ce84:	mov	r6, r8
    ce88:	mov	r8, r5
    ce8c:	mov	r5, ip
    ce90:	ldr	ip, [sp, #28]
    ce94:	cmp	ip, #0
    ce98:	ldrne	r3, [sp, #76]	; 0x4c
    ce9c:	strne	r0, [sp, #76]	; 0x4c
    cea0:	strne	r3, [ip]
    cea4:	cmp	r6, #0
    cea8:	ldrne	r3, [sp, #52]	; 0x34
    ceac:	movne	r2, #0
    ceb0:	strne	r2, [sp, #52]	; 0x34
    ceb4:	strne	r3, [r6]
    ceb8:	b	c914 <__printf_chk@plt+0x8d70>
    cebc:	ldr	r0, [sp, #68]	; 0x44
    cec0:	add	r1, sp, #80	; 0x50
    cec4:	add	r2, sp, #64	; 0x40
    cec8:	bl	e248 <__printf_chk@plt+0xa6a4>
    cecc:	subs	r4, r0, #0
    ced0:	bne	c914 <__printf_chk@plt+0x8d70>
    ced4:	ldr	r0, [sp, #68]	; 0x44
    ced8:	add	r1, sp, #88	; 0x58
    cedc:	bl	e004 <__printf_chk@plt+0xa460>
    cee0:	subs	r4, r0, #0
    cee4:	bne	c914 <__printf_chk@plt+0x8d70>
    cee8:	ldr	r0, [sp, #32]
    ceec:	bl	3910 <strlen@plt>
    cef0:	ldr	lr, [sp, #88]	; 0x58
    cef4:	ldr	ip, [sp, #44]	; 0x2c
    cef8:	ldr	r2, [sp, #80]	; 0x50
    cefc:	ldr	r3, [sp, #64]	; 0x40
    cf00:	str	fp, [sp]
    cf04:	stmib	sp, {ip, lr}
    cf08:	mov	r1, r0
    cf0c:	ldr	r0, [sp, #32]
    cf10:	bl	327ac <__printf_chk@plt+0x2ec08>
    cf14:	cmp	r0, #0
    cf18:	bge	cca4 <__printf_chk@plt+0x9100>
    cf1c:	b	ce68 <__printf_chk@plt+0x92c4>
    cf20:	mvn	r4, #1
    cf24:	b	c914 <__printf_chk@plt+0x8d70>
    cf28:	mov	fp, #0
    cf2c:	mvn	r4, #41	; 0x29
    cf30:	mov	sl, fp
    cf34:	mov	r9, fp
    cf38:	b	c914 <__printf_chk@plt+0x8d70>
    cf3c:	mov	r1, r4
    cf40:	ldr	r0, [sp, #56]	; 0x38
    cf44:	bl	3a00 <strcmp@plt>
    cf48:	cmp	r0, #0
    cf4c:	beq	cc1c <__printf_chk@plt+0x9078>
    cf50:	b	c908 <__printf_chk@plt+0x8d64>
    cf54:	bl	36f4 <__stack_chk_fail@plt>
    cf58:	mov	fp, r4
    cf5c:	mvn	r4, #41	; 0x29
    cf60:	mov	sl, fp
    cf64:	mov	r9, fp
    cf68:	b	c914 <__printf_chk@plt+0x8d70>
    cf6c:	strdeq	fp, [r5], -r8
    cf70:	muleq	r0, ip, r3
    cf74:	andeq	fp, r2, r4, ror fp
    cf78:	andeq	fp, r2, r0, lsl #23
    cf7c:			; <UNDEFINED> instruction: 0x0002b9b8
    cf80:	andeq	fp, r2, r8, lsr r8
    cf84:	andeq	fp, r2, r0, lsr #16
    cf88:	andeq	fp, r2, r8, lsl #16
    cf8c:	andeq	fp, r2, r0, lsl #15
    cf90:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
    cf94:	subs	r7, r3, #0
    cf98:	mov	r8, r1
    cf9c:	mov	r9, r2
    cfa0:	movne	r3, #0
    cfa4:	strne	r3, [r7]
    cfa8:	mov	r4, r0
    cfac:	bl	3b8c <BIO_s_mem@plt>
    cfb0:	bl	3694 <BIO_new@plt>
    cfb4:	subs	r5, r0, #0
    cfb8:	beq	d088 <__printf_chk@plt+0x94e4>
    cfbc:	mov	r0, r4
    cfc0:	bl	62bc <__printf_chk@plt+0x2718>
    cfc4:	cmp	r0, #0
    cfc8:	blt	d088 <__printf_chk@plt+0x94e4>
    cfcc:	mov	r0, r4
    cfd0:	bl	645c <__printf_chk@plt+0x28b8>
    cfd4:	mov	r6, r0
    cfd8:	mov	r0, r4
    cfdc:	bl	62bc <__printf_chk@plt+0x2718>
    cfe0:	mov	r1, r6
    cfe4:	mov	r2, r0
    cfe8:	mov	r0, r5
    cfec:	bl	3208 <BIO_write@plt>
    cff0:	mov	r6, r0
    cff4:	mov	r0, r4
    cff8:	bl	62bc <__printf_chk@plt+0x2718>
    cffc:	cmp	r6, r0
    d000:	mvnne	r6, #1
    d004:	beq	d024 <__printf_chk@plt+0x9480>
    d008:	mov	r0, r5
    d00c:	mov	r4, #0
    d010:	bl	3394 <BIO_free@plt>
    d014:	mov	r0, r4
    d018:	bl	7b24 <__printf_chk@plt+0x3f80>
    d01c:	mov	r0, r6
    d020:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
    d024:	mov	r1, #0
    d028:	mov	r3, r9
    d02c:	mov	r2, r1
    d030:	mov	r0, r5
    d034:	bl	391c <PEM_read_bio_PrivateKey@plt>
    d038:	subs	r9, r0, #0
    d03c:	beq	d130 <__printf_chk@plt+0x958c>
    d040:	ldr	r3, [r9]
    d044:	cmp	r3, #6
    d048:	beq	d09c <__printf_chk@plt+0x94f8>
    d04c:	cmp	r3, #116	; 0x74
    d050:	beq	d100 <__printf_chk@plt+0x955c>
    d054:	cmp	r3, #408	; 0x198
    d058:	bne	d090 <__printf_chk@plt+0x94ec>
    d05c:	cmp	r8, #10
    d060:	cmpne	r8, #3
    d064:	movne	r4, #0
    d068:	moveq	r4, #1
    d06c:	beq	d138 <__printf_chk@plt+0x9594>
    d070:	mvn	r6, #3
    d074:	mov	r0, r5
    d078:	bl	3394 <BIO_free@plt>
    d07c:	mov	r0, r9
    d080:	bl	316c <EVP_PKEY_free@plt>
    d084:	b	d014 <__printf_chk@plt+0x9470>
    d088:	mvn	r0, #1
    d08c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
    d090:	mvn	r6, #3
    d094:	mov	r4, #0
    d098:	b	d074 <__printf_chk@plt+0x94d0>
    d09c:	cmp	r8, #10
    d0a0:	cmpne	r8, #1
    d0a4:	movne	r4, #0
    d0a8:	moveq	r4, #1
    d0ac:	bne	d070 <__printf_chk@plt+0x94cc>
    d0b0:	mov	r0, #10
    d0b4:	bl	7d7c <__printf_chk@plt+0x41d8>
    d0b8:	subs	r4, r0, #0
    d0bc:	beq	d1c8 <__printf_chk@plt+0x9624>
    d0c0:	mov	r0, r9
    d0c4:	bl	33dc <EVP_PKEY_get1_RSA@plt>
    d0c8:	mov	r3, #1
    d0cc:	mov	r1, #0
    d0d0:	str	r3, [r4]
    d0d4:	str	r0, [r4, #8]
    d0d8:	bl	3100 <RSA_blinding_on@plt>
    d0dc:	cmp	r0, #1
    d0e0:	mvnne	r6, #21
    d0e4:	bne	d074 <__printf_chk@plt+0x94d0>
    d0e8:	cmp	r7, #0
    d0ec:	moveq	r6, r7
    d0f0:	strne	r4, [r7]
    d0f4:	movne	r4, #0
    d0f8:	movne	r6, r4
    d0fc:	b	d074 <__printf_chk@plt+0x94d0>
    d100:	bic	r8, r8, #8
    d104:	cmp	r8, #2
    d108:	bne	d090 <__printf_chk@plt+0x94ec>
    d10c:	mov	r0, #10
    d110:	bl	7d7c <__printf_chk@plt+0x41d8>
    d114:	subs	r4, r0, #0
    d118:	beq	d1c8 <__printf_chk@plt+0x9624>
    d11c:	mov	r0, r9
    d120:	bl	35f8 <EVP_PKEY_get1_DSA@plt>
    d124:	str	r8, [r4]
    d128:	str	r0, [r4, #12]
    d12c:	b	d0e8 <__printf_chk@plt+0x9544>
    d130:	mvn	r6, #42	; 0x2a
    d134:	b	d008 <__printf_chk@plt+0x9464>
    d138:	mov	r0, #10
    d13c:	bl	7d7c <__printf_chk@plt+0x41d8>
    d140:	subs	r4, r0, #0
    d144:	beq	d1c8 <__printf_chk@plt+0x9624>
    d148:	mov	r0, r9
    d14c:	bl	3a54 <EVP_PKEY_get1_EC_KEY@plt>
    d150:	mov	r3, #3
    d154:	str	r3, [r4]
    d158:	str	r0, [r4, #20]
    d15c:	bl	921c <__printf_chk@plt+0x5678>
    d160:	cmn	r0, #1
    d164:	str	r0, [r4, #16]
    d168:	beq	d070 <__printf_chk@plt+0x94cc>
    d16c:	movw	r3, #415	; 0x19f
    d170:	cmp	r0, r3
    d174:	beq	d18c <__printf_chk@plt+0x95e8>
    d178:	blt	d070 <__printf_chk@plt+0x94cc>
    d17c:	sub	r3, r0, #712	; 0x2c8
    d180:	sub	r3, r3, #3
    d184:	cmp	r3, #1
    d188:	bhi	d070 <__printf_chk@plt+0x94cc>
    d18c:	ldr	r0, [r4, #20]
    d190:	bl	37f0 <EC_KEY_get0_group@plt>
    d194:	mov	r6, r0
    d198:	ldr	r0, [r4, #20]
    d19c:	bl	337c <EC_KEY_get0_public_key@plt>
    d1a0:	mov	r1, r0
    d1a4:	mov	r0, r6
    d1a8:	bl	b0a0 <__printf_chk@plt+0x74fc>
    d1ac:	cmp	r0, #0
    d1b0:	bne	d070 <__printf_chk@plt+0x94cc>
    d1b4:	ldr	r0, [r4, #20]
    d1b8:	bl	c108 <__printf_chk@plt+0x8564>
    d1bc:	cmp	r0, #0
    d1c0:	bne	d070 <__printf_chk@plt+0x94cc>
    d1c4:	b	d0e8 <__printf_chk@plt+0x9544>
    d1c8:	mvn	r6, #1
    d1cc:	mov	r4, #0
    d1d0:	b	d074 <__printf_chk@plt+0x94d0>
    d1d4:	push	{r4, r5, r6, r7, r8, r9, lr}
    d1d8:	subs	r7, r1, #0
    d1dc:	ldr	r4, [pc, #400]	; d374 <__printf_chk@plt+0x97d0>
    d1e0:	sub	sp, sp, #12
    d1e4:	mov	r6, r0
    d1e8:	add	r4, pc, r4
    d1ec:	beq	d330 <__printf_chk@plt+0x978c>
    d1f0:	bl	3598 <BN_CTX_new@plt>
    d1f4:	subs	r5, r0, #0
    d1f8:	beq	d358 <__printf_chk@plt+0x97b4>
    d1fc:	bl	38d4 <BN_CTX_start@plt>
    d200:	mov	r0, r5
    d204:	bl	3304 <BN_CTX_get@plt>
    d208:	subs	r8, r0, #0
    d20c:	beq	d2a8 <__printf_chk@plt+0x9704>
    d210:	mov	r0, r5
    d214:	bl	3304 <BN_CTX_get@plt>
    d218:	subs	r9, r0, #0
    d21c:	beq	d2a8 <__printf_chk@plt+0x9704>
    d220:	mov	r0, r6
    d224:	bl	364c <EC_GROUP_method_of@plt>
    d228:	bl	3730 <EC_METHOD_get_field_type@plt>
    d22c:	movw	ip, #406	; 0x196
    d230:	cmp	r0, ip
    d234:	beq	d268 <__printf_chk@plt+0x96c4>
    d238:	ldr	r3, [pc, #312]	; d378 <__printf_chk@plt+0x97d4>
    d23c:	mov	r1, #1
    d240:	ldr	r2, [pc, #308]	; d37c <__printf_chk@plt+0x97d8>
    d244:	ldr	r0, [pc, #308]	; d380 <__printf_chk@plt+0x97dc>
    d248:	add	r3, pc, r3
    d24c:	add	r2, pc, r2
    d250:	ldr	r0, [r4, r0]
    d254:	add	r3, r3, #72	; 0x48
    d258:	ldr	r0, [r0]
    d25c:	add	sp, sp, #12
    d260:	pop	{r4, r5, r6, r7, r8, r9, lr}
    d264:	b	33f4 <__fprintf_chk@plt>
    d268:	mov	r0, r6
    d26c:	str	r5, [sp]
    d270:	mov	r1, r7
    d274:	mov	r2, r8
    d278:	mov	r3, r9
    d27c:	bl	32c8 <EC_POINT_get_affine_coordinates_GFp@plt>
    d280:	cmp	r0, #1
    d284:	mov	r6, r0
    d288:	beq	d2c4 <__printf_chk@plt+0x9720>
    d28c:	ldr	r3, [pc, #240]	; d384 <__printf_chk@plt+0x97e0>
    d290:	mov	r1, #1
    d294:	ldr	r2, [pc, #236]	; d388 <__printf_chk@plt+0x97e4>
    d298:	ldr	r0, [pc, #224]	; d380 <__printf_chk@plt+0x97dc>
    d29c:	add	r3, pc, r3
    d2a0:	add	r2, pc, r2
    d2a4:	b	d250 <__printf_chk@plt+0x96ac>
    d2a8:	ldr	r3, [pc, #220]	; d38c <__printf_chk@plt+0x97e8>
    d2ac:	mov	r1, #1
    d2b0:	ldr	r2, [pc, #216]	; d390 <__printf_chk@plt+0x97ec>
    d2b4:	ldr	r0, [pc, #196]	; d380 <__printf_chk@plt+0x97dc>
    d2b8:	add	r3, pc, r3
    d2bc:	add	r2, pc, r2
    d2c0:	b	d250 <__printf_chk@plt+0x96ac>
    d2c4:	ldr	r3, [pc, #180]	; d380 <__printf_chk@plt+0x97dc>
    d2c8:	mov	r1, r0
    d2cc:	ldr	r0, [pc, #192]	; d394 <__printf_chk@plt+0x97f0>
    d2d0:	mov	r2, #2
    d2d4:	ldr	r4, [r4, r3]
    d2d8:	add	r0, pc, r0
    d2dc:	ldr	r3, [r4]
    d2e0:	bl	38a4 <fwrite@plt>
    d2e4:	mov	r1, r8
    d2e8:	ldr	r0, [r4]
    d2ec:	bl	31b4 <BN_print_fp@plt>
    d2f0:	ldr	r0, [pc, #160]	; d398 <__printf_chk@plt+0x97f4>
    d2f4:	ldr	r3, [r4]
    d2f8:	mov	r2, #3
    d2fc:	mov	r1, r6
    d300:	add	r0, pc, r0
    d304:	bl	38a4 <fwrite@plt>
    d308:	mov	r1, r9
    d30c:	ldr	r0, [r4]
    d310:	bl	31b4 <BN_print_fp@plt>
    d314:	ldr	r1, [r4]
    d318:	mov	r0, #10
    d31c:	bl	388c <fputc@plt>
    d320:	mov	r0, r5
    d324:	add	sp, sp, #12
    d328:	pop	{r4, r5, r6, r7, r8, r9, lr}
    d32c:	b	3a9c <BN_CTX_free@plt>
    d330:	ldr	r3, [pc, #72]	; d380 <__printf_chk@plt+0x97dc>
    d334:	mov	r1, #1
    d338:	ldr	r0, [pc, #92]	; d39c <__printf_chk@plt+0x97f8>
    d33c:	mov	r2, #13
    d340:	ldr	r3, [r4, r3]
    d344:	add	r0, pc, r0
    d348:	ldr	r3, [r3]
    d34c:	add	sp, sp, #12
    d350:	pop	{r4, r5, r6, r7, r8, r9, lr}
    d354:	b	38a4 <fwrite@plt>
    d358:	ldr	r3, [pc, #64]	; d3a0 <__printf_chk@plt+0x97fc>
    d35c:	mov	r1, #1
    d360:	ldr	r2, [pc, #60]	; d3a4 <__printf_chk@plt+0x9800>
    d364:	ldr	r0, [pc, #20]	; d380 <__printf_chk@plt+0x97dc>
    d368:	add	r3, pc, r3
    d36c:	add	r2, pc, r2
    d370:	b	d250 <__printf_chk@plt+0x96ac>
    d374:	andeq	sl, r5, r8, lsl sl
    d378:	strdeq	sl, [r2], -ip
    d37c:	andeq	fp, r2, r8, ror r2
    d380:	andeq	r0, r0, r4, asr #7
    d384:	andeq	sl, r2, r8, lsr #29
    d388:	andeq	fp, r2, r4, asr #4
    d38c:	andeq	sl, r2, ip, lsl #29
    d390:	strdeq	fp, [r2], -r0
    d394:	andeq	fp, r2, r8, lsr r2
    d398:	andeq	fp, r2, r4, lsl r2
    d39c:	andeq	fp, r2, r0, asr #2
    d3a0:	ldrdeq	sl, [r2], -ip
    d3a4:	andeq	fp, r2, r8, lsr #2
    d3a8:	push	{r4, r5, r6, lr}
    d3ac:	mov	r5, r0
    d3b0:	bl	37f0 <EC_KEY_get0_group@plt>
    d3b4:	ldr	r4, [pc, #156]	; d458 <__printf_chk@plt+0x98b4>
    d3b8:	add	r4, pc, r4
    d3bc:	mov	r6, r0
    d3c0:	mov	r0, r5
    d3c4:	bl	337c <EC_KEY_get0_public_key@plt>
    d3c8:	mov	r1, r0
    d3cc:	mov	r0, r6
    d3d0:	bl	d1d4 <__printf_chk@plt+0x9630>
    d3d4:	ldr	ip, [pc, #128]	; d45c <__printf_chk@plt+0x98b8>
    d3d8:	mov	r3, r4
    d3dc:	ldr	r0, [pc, #124]	; d460 <__printf_chk@plt+0x98bc>
    d3e0:	mov	r1, #1
    d3e4:	mov	r2, #9
    d3e8:	ldr	r4, [r4, ip]
    d3ec:	add	r0, pc, r0
    d3f0:	ldr	r3, [r4]
    d3f4:	bl	38a4 <fwrite@plt>
    d3f8:	mov	r0, r5
    d3fc:	bl	3508 <EC_KEY_get0_private_key@plt>
    d400:	cmp	r0, #0
    d404:	beq	d430 <__printf_chk@plt+0x988c>
    d408:	mov	r0, r5
    d40c:	ldr	r5, [r4]
    d410:	bl	3508 <EC_KEY_get0_private_key@plt>
    d414:	mov	r1, r0
    d418:	mov	r0, r5
    d41c:	bl	31b4 <BN_print_fp@plt>
    d420:	ldr	r1, [r4]
    d424:	mov	r0, #10
    d428:	pop	{r4, r5, r6, lr}
    d42c:	b	388c <fputc@plt>
    d430:	ldr	r0, [pc, #44]	; d464 <__printf_chk@plt+0x98c0>
    d434:	mov	r1, #1
    d438:	ldr	r3, [r4]
    d43c:	mov	r2, #6
    d440:	add	r0, pc, r0
    d444:	bl	38a4 <fwrite@plt>
    d448:	ldr	r1, [r4]
    d44c:	mov	r0, #10
    d450:	pop	{r4, r5, r6, lr}
    d454:	b	388c <fputc@plt>
    d458:	andeq	sl, r5, r8, asr #16
    d45c:	andeq	r0, r0, r4, asr #7
    d460:	andeq	fp, r2, ip, lsr #2
    d464:	andeq	fp, r2, r4, ror #1
    d468:	ldr	ip, [pc, #1108]	; d8c4 <__printf_chk@plt+0x9d20>
    d46c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d470:	mov	r5, r0
    d474:	ldr	r0, [pc, #1100]	; d8c8 <__printf_chk@plt+0x9d24>
    d478:	add	ip, pc, ip
    d47c:	mov	r6, r2
    d480:	sub	sp, sp, #60	; 0x3c
    d484:	mov	r2, ip
    d488:	mov	r7, r1
    d48c:	ldr	r4, [ip, r0]
    d490:	mov	fp, r3
    d494:	ldr	r1, [r5]
    d498:	ldr	r0, [sp, #100]	; 0x64
    d49c:	ldr	r2, [r4]
    d4a0:	str	r2, [sp, #52]	; 0x34
    d4a4:	cmp	r1, #4
    d4a8:	addls	pc, pc, r1, lsl #2
    d4ac:	b	d8bc <__printf_chk@plt+0x9d18>
    d4b0:	b	d508 <__printf_chk@plt+0x9964>
    d4b4:	b	d4c4 <__printf_chk@plt+0x9920>
    d4b8:	b	d4c4 <__printf_chk@plt+0x9920>
    d4bc:	b	d4c4 <__printf_chk@plt+0x9920>
    d4c0:	b	d4d0 <__printf_chk@plt+0x992c>
    d4c4:	ldr	r3, [sp, #96]	; 0x60
    d4c8:	cmp	r3, #0
    d4cc:	beq	d594 <__printf_chk@plt+0x99f0>
    d4d0:	ldr	r3, [sp, #104]	; 0x68
    d4d4:	mov	r1, r7
    d4d8:	str	r0, [sp]
    d4dc:	mov	r2, r6
    d4e0:	mov	r0, r5
    d4e4:	str	r3, [sp, #4]
    d4e8:	mov	r3, fp
    d4ec:	bl	aa54 <__printf_chk@plt+0x6eb0>
    d4f0:	ldr	r2, [sp, #52]	; 0x34
    d4f4:	ldr	r3, [r4]
    d4f8:	cmp	r2, r3
    d4fc:	bne	d8b8 <__printf_chk@plt+0x9d14>
    d500:	add	sp, sp, #60	; 0x3c
    d504:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d508:	ldrb	r2, [r6]
    d50c:	mov	r8, #0
    d510:	str	r8, [sp, #36]	; 0x24
    d514:	cmp	r2, r8
    d518:	movne	r2, #3
    d51c:	moveq	r2, r8
    d520:	mov	r0, r2
    d524:	str	r2, [sp, #16]
    d528:	bl	11c7c <__printf_chk@plt+0xe0d8>
    d52c:	cmp	r0, #0
    d530:	str	r0, [sp, #28]
    d534:	beq	d8b0 <__printf_chk@plt+0x9d0c>
    d538:	bl	5a34 <__printf_chk@plt+0x1e90>
    d53c:	subs	sl, r0, #0
    d540:	beq	d8a8 <__printf_chk@plt+0x9d04>
    d544:	add	r3, sp, #40	; 0x28
    d548:	mov	r1, #4
    d54c:	str	r3, [sp, #20]
    d550:	mov	r2, r3
    d554:	bl	6798 <__printf_chk@plt+0x2bf4>
    d558:	subs	r9, r0, #0
    d55c:	beq	d5f8 <__printf_chk@plt+0x9a54>
    d560:	add	r3, sp, #44	; 0x2c
    d564:	str	r3, [sp, #24]
    d568:	ldr	r0, [sp, #36]	; 0x24
    d56c:	bl	1233c <__printf_chk@plt+0xe798>
    d570:	mov	r1, #8
    d574:	ldr	r0, [sp, #24]
    d578:	bl	35b90 <__printf_chk@plt+0x31fec>
    d57c:	mov	r0, sl
    d580:	bl	5ccc <__printf_chk@plt+0x2128>
    d584:	mov	r0, r8
    d588:	bl	5ccc <__printf_chk@plt+0x2128>
    d58c:	mov	r0, r9
    d590:	b	d4f0 <__printf_chk@plt+0x994c>
    d594:	mov	r0, r6
    d598:	bl	3910 <strlen@plt>
    d59c:	subs	r8, r0, #0
    d5a0:	ble	d84c <__printf_chk@plt+0x9ca8>
    d5a4:	bl	3250 <EVP_aes_128_cbc@plt>
    d5a8:	mov	r9, r0
    d5ac:	sub	r3, r8, #1
    d5b0:	cmp	r3, #3
    d5b4:	bls	d8a0 <__printf_chk@plt+0x9cfc>
    d5b8:	bl	3b8c <BIO_s_mem@plt>
    d5bc:	bl	3694 <BIO_new@plt>
    d5c0:	subs	sl, r0, #0
    d5c4:	beq	d8a8 <__printf_chk@plt+0x9d04>
    d5c8:	ldr	r3, [r5]
    d5cc:	cmp	r3, #2
    d5d0:	beq	d87c <__printf_chk@plt+0x9cd8>
    d5d4:	cmp	r3, #3
    d5d8:	beq	d858 <__printf_chk@plt+0x9cb4>
    d5dc:	cmp	r3, #1
    d5e0:	beq	d7f0 <__printf_chk@plt+0x9c4c>
    d5e4:	mvn	r9, #21
    d5e8:	mov	r0, sl
    d5ec:	bl	3394 <BIO_free@plt>
    d5f0:	mov	r0, r9
    d5f4:	b	d4f0 <__printf_chk@plt+0x994c>
    d5f8:	ldr	r0, [sp, #40]	; 0x28
    d5fc:	mov	r1, #2
    d600:	bl	31d88 <__printf_chk@plt+0x2e1e4>
    d604:	ldr	r2, [sp, #40]	; 0x28
    d608:	mov	r0, sl
    d60c:	ldrh	r1, [r2]
    d610:	strh	r1, [r2, #2]
    d614:	ldr	r2, [r5, #8]
    d618:	ldr	r1, [r2, #24]
    d61c:	bl	f6bc <__printf_chk@plt+0xbb18>
    d620:	subs	r9, r0, #0
    d624:	bne	d560 <__printf_chk@plt+0x99bc>
    d628:	ldr	r2, [r5, #8]
    d62c:	mov	r0, sl
    d630:	ldr	r1, [r2, #44]	; 0x2c
    d634:	bl	f6bc <__printf_chk@plt+0xbb18>
    d638:	subs	r9, r0, #0
    d63c:	bne	d560 <__printf_chk@plt+0x99bc>
    d640:	ldr	r2, [r5, #8]
    d644:	mov	r0, sl
    d648:	ldr	r1, [r2, #32]
    d64c:	bl	f6bc <__printf_chk@plt+0xbb18>
    d650:	subs	r9, r0, #0
    d654:	bne	d560 <__printf_chk@plt+0x99bc>
    d658:	ldr	r2, [r5, #8]
    d65c:	mov	r0, sl
    d660:	ldr	r1, [r2, #28]
    d664:	bl	f6bc <__printf_chk@plt+0xbb18>
    d668:	add	r3, sp, #44	; 0x2c
    d66c:	str	r3, [sp, #24]
    d670:	subs	r9, r0, #0
    d674:	bne	d568 <__printf_chk@plt+0x99c4>
    d678:	mov	r0, r3
    d67c:	mov	r1, #8
    d680:	bl	35b90 <__printf_chk@plt+0x31fec>
    d684:	mov	r0, sl
    d688:	bl	62bc <__printf_chk@plt+0x2718>
    d68c:	ldr	r1, [sp, #24]
    d690:	and	r2, r0, #7
    d694:	mov	r0, sl
    d698:	rsb	r2, r2, #8
    d69c:	bl	e50c <__printf_chk@plt+0xa968>
    d6a0:	subs	r9, r0, #0
    d6a4:	bne	d568 <__printf_chk@plt+0x99c4>
    d6a8:	bl	5a34 <__printf_chk@plt+0x1e90>
    d6ac:	subs	r8, r0, #0
    d6b0:	mvneq	r9, #1
    d6b4:	beq	d568 <__printf_chk@plt+0x99c4>
    d6b8:	ldr	r1, [pc, #524]	; d8cc <__printf_chk@plt+0x9d28>
    d6bc:	mov	r2, #33	; 0x21
    d6c0:	add	r1, pc, r1
    d6c4:	bl	e50c <__printf_chk@plt+0xa968>
    d6c8:	subs	r9, r0, #0
    d6cc:	bne	d568 <__printf_chk@plt+0x99c4>
    d6d0:	ldr	r1, [sp, #16]
    d6d4:	mov	r0, r8
    d6d8:	bl	e8c0 <__printf_chk@plt+0xad1c>
    d6dc:	subs	r9, r0, #0
    d6e0:	bne	d568 <__printf_chk@plt+0x99c4>
    d6e4:	mov	r1, r9
    d6e8:	mov	r0, r8
    d6ec:	bl	e7c0 <__printf_chk@plt+0xac1c>
    d6f0:	subs	r9, r0, #0
    d6f4:	bne	d568 <__printf_chk@plt+0x99c4>
    d6f8:	ldr	r2, [r5, #8]
    d6fc:	ldr	r0, [r2, #16]
    d700:	bl	38b0 <BN_num_bits@plt>
    d704:	mov	r1, r0
    d708:	mov	r0, r8
    d70c:	bl	e7c0 <__printf_chk@plt+0xac1c>
    d710:	subs	r9, r0, #0
    d714:	bne	d568 <__printf_chk@plt+0x99c4>
    d718:	ldr	r2, [r5, #8]
    d71c:	mov	r0, r8
    d720:	ldr	r1, [r2, #16]
    d724:	bl	f6bc <__printf_chk@plt+0xbb18>
    d728:	subs	r9, r0, #0
    d72c:	bne	d568 <__printf_chk@plt+0x99c4>
    d730:	ldr	r2, [r5, #8]
    d734:	mov	r0, r8
    d738:	ldr	r1, [r2, #20]
    d73c:	bl	f6bc <__printf_chk@plt+0xbb18>
    d740:	subs	r9, r0, #0
    d744:	bne	d568 <__printf_chk@plt+0x99c4>
    d748:	mov	r1, fp
    d74c:	mov	r0, r8
    d750:	bl	e9e8 <__printf_chk@plt+0xae44>
    d754:	subs	r9, r0, #0
    d758:	bne	d568 <__printf_chk@plt+0x99c4>
    d75c:	mov	r0, sl
    d760:	bl	62bc <__printf_chk@plt+0x2718>
    d764:	add	r2, sp, #40	; 0x28
    d768:	mov	r1, r0
    d76c:	mov	r0, r8
    d770:	bl	6798 <__printf_chk@plt+0x2bf4>
    d774:	subs	r9, r0, #0
    d778:	bne	d568 <__printf_chk@plt+0x99c4>
    d77c:	ldr	r1, [sp, #28]
    d780:	mov	r2, r6
    d784:	add	r0, sp, #36	; 0x24
    d788:	mov	r3, #1
    d78c:	bl	123b0 <__printf_chk@plt+0xe80c>
    d790:	subs	r9, r0, #0
    d794:	bne	d568 <__printf_chk@plt+0x99c4>
    d798:	mov	r0, sl
    d79c:	ldr	r5, [sp, #36]	; 0x24
    d7a0:	ldr	r6, [sp, #40]	; 0x28
    d7a4:	bl	645c <__printf_chk@plt+0x28b8>
    d7a8:	mov	fp, r0
    d7ac:	mov	r0, sl
    d7b0:	bl	62bc <__printf_chk@plt+0x2718>
    d7b4:	str	r9, [sp, #4]
    d7b8:	str	r9, [sp, #8]
    d7bc:	mov	r1, r9
    d7c0:	mov	r3, fp
    d7c4:	mov	r2, r6
    d7c8:	str	r0, [sp]
    d7cc:	mov	r0, r5
    d7d0:	bl	12114 <__printf_chk@plt+0xe570>
    d7d4:	subs	r9, r0, #0
    d7d8:	bne	d568 <__printf_chk@plt+0x99c4>
    d7dc:	mov	r0, r7
    d7e0:	mov	r1, r8
    d7e4:	bl	e590 <__printf_chk@plt+0xa9ec>
    d7e8:	mov	r9, r0
    d7ec:	b	d568 <__printf_chk@plt+0x99c4>
    d7f0:	ldr	r1, [r5, #8]
    d7f4:	mov	ip, #0
    d7f8:	mov	r2, r9
    d7fc:	str	r8, [sp]
    d800:	mov	r3, r6
    d804:	str	ip, [sp, #4]
    d808:	str	ip, [sp, #8]
    d80c:	bl	35b0 <PEM_write_bio_RSAPrivateKey@plt>
    d810:	cmp	r0, #0
    d814:	beq	d5e4 <__printf_chk@plt+0x9a40>
    d818:	mov	r2, #0
    d81c:	mov	r0, sl
    d820:	mov	r1, #3
    d824:	add	r3, sp, #40	; 0x28
    d828:	bl	3160 <BIO_ctrl@plt>
    d82c:	subs	r2, r0, #0
    d830:	mvnle	r9, #0
    d834:	ble	d5e8 <__printf_chk@plt+0x9a44>
    d838:	mov	r0, r7
    d83c:	ldr	r1, [sp, #40]	; 0x28
    d840:	bl	e50c <__printf_chk@plt+0xa968>
    d844:	mov	r9, r0
    d848:	b	d5e8 <__printf_chk@plt+0x9a44>
    d84c:	ldr	r6, [sp, #96]	; 0x60
    d850:	mov	r9, r6
    d854:	b	d5ac <__printf_chk@plt+0x9a08>
    d858:	ldr	r1, [r5, #20]
    d85c:	mov	ip, #0
    d860:	mov	r2, r9
    d864:	str	r8, [sp]
    d868:	mov	r3, r6
    d86c:	str	ip, [sp, #4]
    d870:	str	ip, [sp, #8]
    d874:	bl	3988 <PEM_write_bio_ECPrivateKey@plt>
    d878:	b	d810 <__printf_chk@plt+0x9c6c>
    d87c:	ldr	r1, [r5, #12]
    d880:	mov	ip, #0
    d884:	mov	r2, r9
    d888:	str	r8, [sp]
    d88c:	mov	r3, r6
    d890:	str	ip, [sp, #4]
    d894:	str	ip, [sp, #8]
    d898:	bl	3778 <PEM_write_bio_DSAPrivateKey@plt>
    d89c:	b	d810 <__printf_chk@plt+0x9c6c>
    d8a0:	mvn	r0, #39	; 0x27
    d8a4:	b	d4f0 <__printf_chk@plt+0x994c>
    d8a8:	mvn	r0, #1
    d8ac:	b	d4f0 <__printf_chk@plt+0x994c>
    d8b0:	mvn	r0, #0
    d8b4:	b	d4f0 <__printf_chk@plt+0x994c>
    d8b8:	bl	36f4 <__stack_chk_fail@plt>
    d8bc:	mvn	r0, #13
    d8c0:	b	d4f0 <__printf_chk@plt+0x994c>
    d8c4:	andeq	sl, r5, r8, lsl #15
    d8c8:	muleq	r0, ip, r3
    d8cc:	andeq	sl, r2, ip, ror #28
    d8d0:	push	{r4, r5, r6, r7, r8, lr}
    d8d4:	subs	r7, r1, #0
    d8d8:	mov	r4, r0
    d8dc:	mov	r5, r2
    d8e0:	movne	r3, #0
    d8e4:	strne	r3, [r7]
    d8e8:	cmp	r2, #0
    d8ec:	movne	r3, #0
    d8f0:	strne	r3, [r2]
    d8f4:	bl	62bc <__printf_chk@plt+0x2718>
    d8f8:	cmp	r0, #32
    d8fc:	bls	d9f8 <__printf_chk@plt+0x9e54>
    d900:	mov	r0, r4
    d904:	bl	645c <__printf_chk@plt+0x28b8>
    d908:	ldr	r1, [pc, #248]	; da08 <__printf_chk@plt+0x9e64>
    d90c:	mov	r2, #33	; 0x21
    d910:	add	r1, pc, r1
    d914:	bl	3a84 <memcmp@plt>
    d918:	subs	r8, r0, #0
    d91c:	bne	d9f8 <__printf_chk@plt+0x9e54>
    d920:	mov	r0, r4
    d924:	bl	5ddc <__printf_chk@plt+0x2238>
    d928:	subs	r6, r0, #0
    d92c:	beq	da00 <__printf_chk@plt+0x9e5c>
    d930:	mov	r1, #33	; 0x21
    d934:	bl	67e0 <__printf_chk@plt+0x2c3c>
    d938:	subs	r4, r0, #0
    d93c:	beq	d958 <__printf_chk@plt+0x9db4>
    d940:	mov	r0, r6
    d944:	bl	5ccc <__printf_chk@plt+0x2128>
    d948:	mov	r0, r8
    d94c:	bl	7b24 <__printf_chk@plt+0x3f80>
    d950:	mov	r0, r4
    d954:	pop	{r4, r5, r6, r7, r8, pc}
    d958:	mov	r1, r4
    d95c:	mov	r0, r6
    d960:	bl	e0b0 <__printf_chk@plt+0xa50c>
    d964:	subs	r4, r0, #0
    d968:	bne	d940 <__printf_chk@plt+0x9d9c>
    d96c:	mov	r1, r4
    d970:	mov	r0, r6
    d974:	bl	e004 <__printf_chk@plt+0xa460>
    d978:	subs	r4, r0, #0
    d97c:	bne	d940 <__printf_chk@plt+0x9d9c>
    d980:	mov	r1, r4
    d984:	mov	r0, r6
    d988:	bl	e004 <__printf_chk@plt+0xa460>
    d98c:	subs	r4, r0, #0
    d990:	bne	d940 <__printf_chk@plt+0x9d9c>
    d994:	bl	7d7c <__printf_chk@plt+0x41d8>
    d998:	subs	r8, r0, #0
    d99c:	beq	d940 <__printf_chk@plt+0x9d9c>
    d9a0:	ldr	r3, [r8, #8]
    d9a4:	mov	r0, r6
    d9a8:	ldr	r1, [r3, #16]
    d9ac:	bl	f368 <__printf_chk@plt+0xb7c4>
    d9b0:	subs	r4, r0, #0
    d9b4:	bne	d940 <__printf_chk@plt+0x9d9c>
    d9b8:	ldr	r3, [r8, #8]
    d9bc:	mov	r0, r6
    d9c0:	ldr	r1, [r3, #20]
    d9c4:	bl	f368 <__printf_chk@plt+0xb7c4>
    d9c8:	subs	r4, r0, #0
    d9cc:	bne	d940 <__printf_chk@plt+0x9d9c>
    d9d0:	mov	r1, r5
    d9d4:	mov	r0, r6
    d9d8:	mov	r2, #0
    d9dc:	bl	e248 <__printf_chk@plt+0xa6a4>
    d9e0:	subs	r4, r0, #0
    d9e4:	bne	d940 <__printf_chk@plt+0x9d9c>
    d9e8:	cmp	r7, #0
    d9ec:	strne	r8, [r7]
    d9f0:	movne	r8, r4
    d9f4:	b	d940 <__printf_chk@plt+0x9d9c>
    d9f8:	mvn	r0, #3
    d9fc:	pop	{r4, r5, r6, r7, r8, pc}
    da00:	mvn	r0, #1
    da04:	pop	{r4, r5, r6, r7, r8, pc}
    da08:	andeq	sl, r2, ip, lsl ip
    da0c:	ldr	ip, [pc, #1024]	; de14 <__printf_chk@plt+0xa270>
    da10:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    da14:	subs	r6, r3, #0
    da18:	ldr	r3, [pc, #1016]	; de18 <__printf_chk@plt+0xa274>
    da1c:	add	ip, pc, ip
    da20:	sub	sp, sp, #52	; 0x34
    da24:	mov	r7, r0
    da28:	mov	r8, r2
    da2c:	ldr	r5, [ip, r3]
    da30:	ldr	r4, [sp, #88]	; 0x58
    da34:	ldr	r3, [r5]
    da38:	str	r3, [sp, #44]	; 0x2c
    da3c:	movne	r3, #0
    da40:	strne	r3, [r6]
    da44:	cmp	r4, #0
    da48:	movne	r3, #0
    da4c:	strne	r3, [r4]
    da50:	cmp	r1, #10
    da54:	addls	pc, pc, r1, lsl #2
    da58:	b	dbb4 <__printf_chk@plt+0xa010>
    da5c:	b	dae0 <__printf_chk@plt+0x9f3c>
    da60:	b	dba8 <__printf_chk@plt+0xa004>
    da64:	b	dba8 <__printf_chk@plt+0xa004>
    da68:	b	dba8 <__printf_chk@plt+0xa004>
    da6c:	b	dab8 <__printf_chk@plt+0x9f14>
    da70:	b	dbb4 <__printf_chk@plt+0xa010>
    da74:	b	dbb4 <__printf_chk@plt+0xa010>
    da78:	b	dbb4 <__printf_chk@plt+0xa010>
    da7c:	b	dbb4 <__printf_chk@plt+0xa010>
    da80:	b	dbb4 <__printf_chk@plt+0xa010>
    da84:	b	da88 <__printf_chk@plt+0x9ee4>
    da88:	mov	r1, r2
    da8c:	mov	r3, r4
    da90:	mov	r2, r6
    da94:	bl	c7fc <__printf_chk@plt+0x8c58>
    da98:	cmp	r0, #0
    da9c:	beq	dac8 <__printf_chk@plt+0x9f24>
    daa0:	mov	r0, r7
    daa4:	mov	r2, r8
    daa8:	mov	r3, r6
    daac:	mov	r1, #10
    dab0:	bl	cf90 <__printf_chk@plt+0x93ec>
    dab4:	b	dac8 <__printf_chk@plt+0x9f24>
    dab8:	mov	r1, r2
    dabc:	mov	r3, r4
    dac0:	mov	r2, r6
    dac4:	bl	c7fc <__printf_chk@plt+0x8c58>
    dac8:	ldr	r2, [sp, #44]	; 0x2c
    dacc:	ldr	r3, [r5]
    dad0:	cmp	r2, r3
    dad4:	bne	de10 <__printf_chk@plt+0xa26c>
    dad8:	add	sp, sp, #52	; 0x34
    dadc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    dae0:	bl	379c <FIPS_mode@plt>
    dae4:	cmp	r0, #0
    dae8:	bne	ddcc <__printf_chk@plt+0xa228>
    daec:	cmp	r6, #0
    daf0:	strne	r0, [r6]
    daf4:	cmp	r4, #0
    daf8:	str	r0, [sp, #36]	; 0x24
    dafc:	str	r0, [sp, #40]	; 0x28
    db00:	mov	r0, r7
    db04:	movne	r3, #0
    db08:	strne	r3, [r4]
    db0c:	bl	62bc <__printf_chk@plt+0x2718>
    db10:	cmp	r0, #32
    db14:	bls	ddfc <__printf_chk@plt+0xa258>
    db18:	mov	r0, r7
    db1c:	bl	645c <__printf_chk@plt+0x28b8>
    db20:	ldr	r1, [pc, #756]	; de1c <__printf_chk@plt+0xa278>
    db24:	mov	r2, #33	; 0x21
    db28:	add	r1, pc, r1
    db2c:	bl	3a84 <memcmp@plt>
    db30:	cmp	r0, #0
    db34:	bne	ddfc <__printf_chk@plt+0xa258>
    db38:	bl	7f20 <__printf_chk@plt+0x437c>
    db3c:	subs	r9, r0, #0
    db40:	beq	ddec <__printf_chk@plt+0xa248>
    db44:	mov	r0, r7
    db48:	bl	5ddc <__printf_chk@plt+0x2238>
    db4c:	subs	r7, r0, #0
    db50:	beq	de04 <__printf_chk@plt+0xa260>
    db54:	bl	5a34 <__printf_chk@plt+0x1e90>
    db58:	subs	fp, r0, #0
    db5c:	mvneq	sl, #1
    db60:	beq	db78 <__printf_chk@plt+0x9fd4>
    db64:	mov	r0, r7
    db68:	mov	r1, #33	; 0x21
    db6c:	bl	67e0 <__printf_chk@plt+0x2c3c>
    db70:	subs	sl, r0, #0
    db74:	beq	dbbc <__printf_chk@plt+0xa018>
    db78:	ldr	r0, [sp, #40]	; 0x28
    db7c:	bl	1233c <__printf_chk@plt+0xe798>
    db80:	ldr	r0, [sp, #36]	; 0x24
    db84:	bl	3244 <free@plt>
    db88:	mov	r0, r9
    db8c:	bl	7b24 <__printf_chk@plt+0x3f80>
    db90:	mov	r0, r7
    db94:	bl	5ccc <__printf_chk@plt+0x2128>
    db98:	mov	r0, fp
    db9c:	bl	5ccc <__printf_chk@plt+0x2128>
    dba0:	mov	r0, sl
    dba4:	b	dac8 <__printf_chk@plt+0x9f24>
    dba8:	mov	r3, r6
    dbac:	bl	cf90 <__printf_chk@plt+0x93ec>
    dbb0:	b	dac8 <__printf_chk@plt+0x9f24>
    dbb4:	mvn	r0, #13
    dbb8:	b	dac8 <__printf_chk@plt+0x9f24>
    dbbc:	mov	r0, r7
    dbc0:	add	r1, sp, #27
    dbc4:	bl	e0b0 <__printf_chk@plt+0xa50c>
    dbc8:	subs	sl, r0, #0
    dbcc:	bne	db78 <__printf_chk@plt+0x9fd4>
    dbd0:	mov	r1, sl
    dbd4:	mov	r0, r7
    dbd8:	bl	e004 <__printf_chk@plt+0xa460>
    dbdc:	subs	sl, r0, #0
    dbe0:	bne	db78 <__printf_chk@plt+0x9fd4>
    dbe4:	mov	r1, sl
    dbe8:	mov	r0, r7
    dbec:	bl	e004 <__printf_chk@plt+0xa460>
    dbf0:	subs	sl, r0, #0
    dbf4:	bne	db78 <__printf_chk@plt+0x9fd4>
    dbf8:	ldr	r3, [r9, #8]
    dbfc:	mov	r0, r7
    dc00:	ldr	r1, [r3, #16]
    dc04:	bl	f368 <__printf_chk@plt+0xb7c4>
    dc08:	subs	sl, r0, #0
    dc0c:	bne	db78 <__printf_chk@plt+0x9fd4>
    dc10:	ldr	r3, [r9, #8]
    dc14:	mov	r0, r7
    dc18:	ldr	r1, [r3, #20]
    dc1c:	bl	f368 <__printf_chk@plt+0xb7c4>
    dc20:	subs	sl, r0, #0
    dc24:	bne	db78 <__printf_chk@plt+0x9fd4>
    dc28:	mov	r2, sl
    dc2c:	mov	r0, r7
    dc30:	add	r1, sp, #36	; 0x24
    dc34:	bl	e328 <__printf_chk@plt+0xa784>
    dc38:	subs	sl, r0, #0
    dc3c:	bne	db78 <__printf_chk@plt+0x9fd4>
    dc40:	ldrb	r0, [sp, #27]
    dc44:	bl	11c7c <__printf_chk@plt+0xe0d8>
    dc48:	subs	r3, r0, #0
    dc4c:	mvneq	sl, #41	; 0x29
    dc50:	beq	db78 <__printf_chk@plt+0x9fd4>
    dc54:	mov	r0, r7
    dc58:	str	r3, [sp, #16]
    dc5c:	bl	62bc <__printf_chk@plt+0x2718>
    dc60:	add	r2, sp, #32
    dc64:	mov	r1, r0
    dc68:	mov	r0, fp
    dc6c:	bl	6798 <__printf_chk@plt+0x2bf4>
    dc70:	ldr	r3, [sp, #16]
    dc74:	subs	sl, r0, #0
    dc78:	bne	db78 <__printf_chk@plt+0x9fd4>
    dc7c:	mov	r1, r3
    dc80:	mov	r2, r8
    dc84:	mov	r3, sl
    dc88:	add	r0, sp, #40	; 0x28
    dc8c:	bl	123b0 <__printf_chk@plt+0xe80c>
    dc90:	subs	sl, r0, #0
    dc94:	bne	db78 <__printf_chk@plt+0x9fd4>
    dc98:	ldr	r2, [sp, #32]
    dc9c:	mov	r0, r7
    dca0:	ldr	r8, [sp, #40]	; 0x28
    dca4:	str	r2, [sp, #20]
    dca8:	bl	645c <__printf_chk@plt+0x28b8>
    dcac:	mov	r3, r0
    dcb0:	mov	r0, r7
    dcb4:	str	r3, [sp, #16]
    dcb8:	bl	62bc <__printf_chk@plt+0x2718>
    dcbc:	str	sl, [sp, #4]
    dcc0:	mov	r1, sl
    dcc4:	str	sl, [sp, #8]
    dcc8:	ldr	r3, [sp, #16]
    dccc:	ldr	r2, [sp, #20]
    dcd0:	str	r0, [sp]
    dcd4:	mov	r0, r8
    dcd8:	bl	12114 <__printf_chk@plt+0xe570>
    dcdc:	subs	sl, r0, #0
    dce0:	bne	db78 <__printf_chk@plt+0x9fd4>
    dce4:	mov	r0, fp
    dce8:	add	r1, sp, #28
    dcec:	bl	e068 <__printf_chk@plt+0xa4c4>
    dcf0:	subs	sl, r0, #0
    dcf4:	bne	db78 <__printf_chk@plt+0x9fd4>
    dcf8:	mov	r0, fp
    dcfc:	add	r1, sp, #30
    dd00:	bl	e068 <__printf_chk@plt+0xa4c4>
    dd04:	subs	sl, r0, #0
    dd08:	bne	db78 <__printf_chk@plt+0x9fd4>
    dd0c:	ldrh	r2, [sp, #28]
    dd10:	ldrh	r3, [sp, #30]
    dd14:	cmp	r2, r3
    dd18:	mvnne	sl, #42	; 0x2a
    dd1c:	bne	db78 <__printf_chk@plt+0x9fd4>
    dd20:	ldr	r3, [r9, #8]
    dd24:	mov	r0, fp
    dd28:	ldr	r1, [r3, #24]
    dd2c:	bl	f368 <__printf_chk@plt+0xb7c4>
    dd30:	subs	sl, r0, #0
    dd34:	bne	db78 <__printf_chk@plt+0x9fd4>
    dd38:	ldr	r3, [r9, #8]
    dd3c:	mov	r0, fp
    dd40:	ldr	r1, [r3, #44]	; 0x2c
    dd44:	bl	f368 <__printf_chk@plt+0xb7c4>
    dd48:	subs	sl, r0, #0
    dd4c:	bne	db78 <__printf_chk@plt+0x9fd4>
    dd50:	ldr	r3, [r9, #8]
    dd54:	mov	r0, fp
    dd58:	ldr	r1, [r3, #32]
    dd5c:	bl	f368 <__printf_chk@plt+0xb7c4>
    dd60:	subs	sl, r0, #0
    dd64:	bne	db78 <__printf_chk@plt+0x9fd4>
    dd68:	ldr	r3, [r9, #8]
    dd6c:	mov	r0, fp
    dd70:	ldr	r1, [r3, #28]
    dd74:	bl	f368 <__printf_chk@plt+0xb7c4>
    dd78:	subs	sl, r0, #0
    dd7c:	bne	db78 <__printf_chk@plt+0x9fd4>
    dd80:	ldr	r0, [r9, #8]
    dd84:	bl	146a0 <__printf_chk@plt+0x10afc>
    dd88:	subs	sl, r0, #0
    dd8c:	bne	db78 <__printf_chk@plt+0x9fd4>
    dd90:	mov	r1, sl
    dd94:	ldr	r0, [r9, #8]
    dd98:	bl	3100 <RSA_blinding_on@plt>
    dd9c:	cmp	r0, #1
    dda0:	mvnne	sl, #21
    dda4:	bne	db78 <__printf_chk@plt+0x9fd4>
    dda8:	cmp	r6, #0
    ddac:	strne	r9, [r6]
    ddb0:	movne	r9, sl
    ddb4:	cmp	r4, #0
    ddb8:	ldrne	r3, [sp, #36]	; 0x24
    ddbc:	movne	r2, #0
    ddc0:	strne	r2, [sp, #36]	; 0x24
    ddc4:	strne	r3, [r4]
    ddc8:	b	db78 <__printf_chk@plt+0x9fd4>
    ddcc:	ldr	r1, [pc, #76]	; de20 <__printf_chk@plt+0xa27c>
    ddd0:	ldr	r0, [pc, #76]	; de24 <__printf_chk@plt+0xa280>
    ddd4:	add	r1, pc, r1
    ddd8:	add	r0, pc, r0
    dddc:	add	r1, r1, #96	; 0x60
    dde0:	bl	1351c <__printf_chk@plt+0xf978>
    dde4:	mvn	r0, #13
    dde8:	b	dac8 <__printf_chk@plt+0x9f24>
    ddec:	mov	r7, r9
    ddf0:	mov	fp, r9
    ddf4:	mvn	sl, #1
    ddf8:	b	db78 <__printf_chk@plt+0x9fd4>
    ddfc:	mvn	r0, #3
    de00:	b	dac8 <__printf_chk@plt+0x9f24>
    de04:	mov	fp, r7
    de08:	mvn	sl, #1
    de0c:	b	db78 <__printf_chk@plt+0x9fd4>
    de10:	bl	36f4 <__stack_chk_fail@plt>
    de14:	andeq	sl, r5, r4, ror #3
    de18:	muleq	r0, ip, r3
    de1c:	andeq	sl, r2, r4, lsl #20
    de20:	andeq	sl, r2, r0, ror r3
    de24:	andeq	sl, r2, r8, ror r7
    de28:	push	{r4, r5, r6, r7, lr}
    de2c:	subs	r6, r2, #0
    de30:	mov	r4, r3
    de34:	mov	r7, r1
    de38:	movne	r3, #0
    de3c:	strne	r3, [r6]
    de40:	cmp	r4, #0
    de44:	mov	r1, #0
    de48:	sub	sp, sp, #12
    de4c:	mov	r2, r1
    de50:	movne	r3, #0
    de54:	strne	r3, [r4]
    de58:	mov	r5, r0
    de5c:	bl	d8d0 <__printf_chk@plt+0x9d2c>
    de60:	cmp	r0, #0
    de64:	bne	de74 <__printf_chk@plt+0xa2d0>
    de68:	bl	379c <FIPS_mode@plt>
    de6c:	subs	r1, r0, #0
    de70:	beq	de94 <__printf_chk@plt+0xa2f0>
    de74:	str	r4, [sp]
    de78:	mov	r0, r5
    de7c:	mov	r2, r7
    de80:	mov	r3, r6
    de84:	mov	r1, #10
    de88:	bl	da0c <__printf_chk@plt+0x9e68>
    de8c:	add	sp, sp, #12
    de90:	pop	{r4, r5, r6, r7, pc}
    de94:	str	r4, [sp]
    de98:	mov	r0, r5
    de9c:	mov	r2, r7
    dea0:	mov	r3, r6
    dea4:	bl	da0c <__printf_chk@plt+0x9e68>
    dea8:	add	sp, sp, #12
    deac:	pop	{r4, r5, r6, r7, pc}
    deb0:	push	{r3, r4, r5, r6, r7, lr}
    deb4:	mov	r4, r2
    deb8:	mov	r6, r0
    debc:	mov	r5, r1
    dec0:	bl	645c <__printf_chk@plt+0x28b8>
    dec4:	mov	r1, r4
    dec8:	mov	r7, r0
    decc:	mov	r0, r6
    ded0:	bl	67e0 <__printf_chk@plt+0x2c3c>
    ded4:	cmp	r0, #0
    ded8:	poplt	{r3, r4, r5, r6, r7, pc}
    dedc:	cmp	r4, #0
    dee0:	cmpne	r5, #0
    dee4:	moveq	r0, #0
    dee8:	movne	r0, #1
    deec:	popeq	{r3, r4, r5, r6, r7, pc}
    def0:	mov	r0, r5
    def4:	mov	r1, r7
    def8:	mov	r2, r4
    defc:	bl	38c8 <memcpy@plt>
    df00:	mov	r0, #0
    df04:	pop	{r3, r4, r5, r6, r7, pc}
    df08:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    df0c:	sub	sp, sp, #20
    df10:	mov	r4, r0
    df14:	mov	r9, r1
    df18:	bl	645c <__printf_chk@plt+0x28b8>
    df1c:	mov	r1, #8
    df20:	mov	r8, r0
    df24:	mov	r0, r4
    df28:	bl	67e0 <__printf_chk@plt+0x2c3c>
    df2c:	cmp	r0, #0
    df30:	blt	dff4 <__printf_chk@plt+0xa450>
    df34:	cmp	r9, #0
    df38:	beq	dffc <__printf_chk@plt+0xa458>
    df3c:	ldrb	r4, [r8, #1]
    df40:	mov	r5, #0
    df44:	ldrb	r6, [r8]
    df48:	mov	r2, #0
    df4c:	orr	r0, r2, r2
    df50:	ldrb	sl, [r8, #6]
    df54:	lsl	r1, r4, #16
    df58:	ldrb	r4, [r8, #7]
    df5c:	lsl	r3, r6, #24
    df60:	ldrb	r6, [r8, #2]
    df64:	orr	r1, r1, r3
    df68:	ldrb	fp, [r8, #3]
    df6c:	strd	r4, [sp]
    df70:	lsl	r5, r6, #8
    df74:	ldrd	r6, [sp]
    df78:	orr	r6, r6, r0
    df7c:	orr	r7, r7, r1
    df80:	strd	r6, [sp]
    df84:	ldrd	r6, [sp]
    df88:	ldrb	r0, [r8, #4]
    df8c:	orr	r7, r7, r5
    df90:	orr	r6, r6, r2
    df94:	strd	r6, [sp]
    df98:	ldrd	r4, [sp]
    df9c:	lsr	r7, r0, #8
    dfa0:	lsl	r6, r0, #24
    dfa4:	ldrb	r0, [r8, #5]
    dfa8:	orr	r5, r5, fp
    dfac:	orr	r4, r4, r2
    dfb0:	mov	fp, #0
    dfb4:	strd	r4, [sp, #8]
    dfb8:	strd	sl, [sp]
    dfbc:	lsr	r5, r0, #16
    dfc0:	ldrd	sl, [sp, #8]
    dfc4:	lsl	r4, r0, #16
    dfc8:	ldr	r3, [sp]
    dfcc:	mov	r0, r2
    dfd0:	orr	r6, r6, sl
    dfd4:	orr	r7, r7, fp
    dfd8:	orr	r6, r6, r4
    dfdc:	orr	r7, r7, r5
    dfe0:	lsr	fp, r3, #24
    dfe4:	lsl	sl, r3, #8
    dfe8:	orr	sl, sl, r6
    dfec:	orr	fp, fp, r7
    dff0:	strd	sl, [r9]
    dff4:	add	sp, sp, #20
    dff8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    dffc:	mov	r0, r9
    e000:	b	dff4 <__printf_chk@plt+0xa450>
    e004:	push	{r4, r5, r6, lr}
    e008:	mov	r6, r0
    e00c:	mov	r5, r1
    e010:	bl	645c <__printf_chk@plt+0x28b8>
    e014:	mov	r1, #4
    e018:	mov	r4, r0
    e01c:	mov	r0, r6
    e020:	bl	67e0 <__printf_chk@plt+0x2c3c>
    e024:	cmp	r0, #0
    e028:	poplt	{r4, r5, r6, pc}
    e02c:	cmp	r5, #0
    e030:	beq	e060 <__printf_chk@plt+0xa4bc>
    e034:	ldrb	r3, [r4, #1]
    e038:	mov	r0, #0
    e03c:	ldrb	ip, [r4]
    e040:	ldrb	r1, [r4, #3]
    e044:	ldrb	r2, [r4, #2]
    e048:	lsl	r3, r3, #16
    e04c:	orr	r3, r3, ip, lsl #24
    e050:	orr	r3, r3, r1
    e054:	orr	r3, r3, r2, lsl #8
    e058:	str	r3, [r5]
    e05c:	pop	{r4, r5, r6, pc}
    e060:	mov	r0, r5
    e064:	pop	{r4, r5, r6, pc}
    e068:	push	{r4, r5, r6, lr}
    e06c:	mov	r6, r0
    e070:	mov	r4, r1
    e074:	bl	645c <__printf_chk@plt+0x28b8>
    e078:	mov	r1, #2
    e07c:	mov	r5, r0
    e080:	mov	r0, r6
    e084:	bl	67e0 <__printf_chk@plt+0x2c3c>
    e088:	cmp	r0, #0
    e08c:	poplt	{r4, r5, r6, pc}
    e090:	cmp	r4, #0
    e094:	ldrbne	r2, [r5]
    e098:	movne	r0, #0
    e09c:	ldrbne	r3, [r5, #1]
    e0a0:	moveq	r0, r4
    e0a4:	orrne	r3, r3, r2, lsl #8
    e0a8:	strhne	r3, [r4]
    e0ac:	pop	{r4, r5, r6, pc}
    e0b0:	push	{r4, r5, r6, lr}
    e0b4:	mov	r5, r0
    e0b8:	mov	r4, r1
    e0bc:	bl	645c <__printf_chk@plt+0x28b8>
    e0c0:	mov	r1, #1
    e0c4:	mov	r6, r0
    e0c8:	mov	r0, r5
    e0cc:	bl	67e0 <__printf_chk@plt+0x2c3c>
    e0d0:	cmp	r0, #0
    e0d4:	poplt	{r4, r5, r6, pc}
    e0d8:	cmp	r4, #0
    e0dc:	ldrbne	r3, [r6]
    e0e0:	movne	r0, #0
    e0e4:	moveq	r0, r4
    e0e8:	strbne	r3, [r4]
    e0ec:	pop	{r4, r5, r6, pc}
    e0f0:	push	{r4, r5, r6, r7, r8, lr}
    e0f4:	mov	r6, r1
    e0f8:	mov	r5, r2
    e0fc:	mov	r8, r0
    e100:	bl	645c <__printf_chk@plt+0x28b8>
    e104:	cmp	r6, #0
    e108:	movne	r3, #0
    e10c:	strne	r3, [r6]
    e110:	cmp	r5, #0
    e114:	mov	r4, r0
    e118:	mov	r0, r8
    e11c:	movne	r3, #0
    e120:	strne	r3, [r5]
    e124:	bl	62bc <__printf_chk@plt+0x2718>
    e128:	cmp	r0, #3
    e12c:	bls	e190 <__printf_chk@plt+0xa5ec>
    e130:	ldrb	r7, [r4, #1]
    e134:	ldrb	r1, [r4]
    e138:	ldrb	r2, [r4, #3]
    e13c:	lsl	r7, r7, #16
    e140:	ldrb	r3, [r4, #2]
    e144:	orr	r7, r7, r1, lsl #24
    e148:	orr	r7, r7, r2
    e14c:	orr	r7, r7, r3, lsl #8
    e150:	cmn	r7, #-134217725	; 0xf8000003
    e154:	bcs	e188 <__printf_chk@plt+0xa5e4>
    e158:	mov	r0, r8
    e15c:	bl	62bc <__printf_chk@plt+0x2718>
    e160:	sub	r0, r0, #4
    e164:	cmp	r7, r0
    e168:	bhi	e190 <__printf_chk@plt+0xa5ec>
    e16c:	cmp	r6, #0
    e170:	mov	r0, #0
    e174:	addne	r4, r4, #4
    e178:	strne	r4, [r6]
    e17c:	cmp	r5, #0
    e180:	strne	r7, [r5]
    e184:	pop	{r4, r5, r6, r7, r8, pc}
    e188:	mvn	r0, #5
    e18c:	pop	{r4, r5, r6, r7, r8, pc}
    e190:	mvn	r0, #2
    e194:	pop	{r4, r5, r6, r7, r8, pc}
    e198:	ldr	r3, [pc, #160]	; e240 <__printf_chk@plt+0xa69c>
    e19c:	push	{r4, r5, r6, r7, lr}
    e1a0:	subs	r5, r1, #0
    e1a4:	ldr	r1, [pc, #152]	; e244 <__printf_chk@plt+0xa6a0>
    e1a8:	add	r3, pc, r3
    e1ac:	sub	sp, sp, #20
    e1b0:	mov	r4, r2
    e1b4:	mov	r7, r0
    e1b8:	ldr	r6, [r3, r1]
    e1bc:	add	r1, sp, #8
    e1c0:	ldr	r3, [r6]
    e1c4:	str	r3, [sp, #12]
    e1c8:	movne	r3, #0
    e1cc:	strne	r3, [r5]
    e1d0:	cmp	r2, #0
    e1d4:	movne	r3, #0
    e1d8:	strne	r3, [r2]
    e1dc:	add	r2, sp, #4
    e1e0:	bl	e0f0 <__printf_chk@plt+0xa54c>
    e1e4:	cmp	r0, #0
    e1e8:	blt	e224 <__printf_chk@plt+0xa680>
    e1ec:	cmp	r5, #0
    e1f0:	mov	r0, r7
    e1f4:	ldrne	r3, [sp, #8]
    e1f8:	strne	r3, [r5]
    e1fc:	cmp	r4, #0
    e200:	ldrne	r3, [sp, #4]
    e204:	ldreq	r1, [sp, #4]
    e208:	movne	r1, r3
    e20c:	strne	r3, [r4]
    e210:	add	r1, r1, #4
    e214:	bl	67e0 <__printf_chk@plt+0x2c3c>
    e218:	adds	r0, r0, #0
    e21c:	movne	r0, #1
    e220:	bl	36938 <__printf_chk@plt+0x32d94>
    e224:	ldr	r2, [sp, #12]
    e228:	ldr	r3, [r6]
    e22c:	cmp	r2, r3
    e230:	bne	e23c <__printf_chk@plt+0xa698>
    e234:	add	sp, sp, #20
    e238:	pop	{r4, r5, r6, r7, pc}
    e23c:	bl	36f4 <__stack_chk_fail@plt>
    e240:	andeq	r9, r5, r8, asr sl
    e244:	muleq	r0, ip, r3
    e248:	ldr	r3, [pc, #208]	; e320 <__printf_chk@plt+0xa77c>
    e24c:	push	{r4, r5, r6, r7, lr}
    e250:	subs	r5, r1, #0
    e254:	ldr	r1, [pc, #200]	; e324 <__printf_chk@plt+0xa780>
    e258:	add	r3, pc, r3
    e25c:	sub	sp, sp, #20
    e260:	mov	r4, r2
    e264:	ldr	r6, [r3, r1]
    e268:	add	r1, sp, #4
    e26c:	ldr	r3, [r6]
    e270:	str	r3, [sp, #12]
    e274:	movne	r3, #0
    e278:	strne	r3, [r5]
    e27c:	cmp	r2, #0
    e280:	movne	r3, #0
    e284:	strne	r3, [r2]
    e288:	add	r2, sp, #8
    e28c:	bl	e198 <__printf_chk@plt+0xa5f4>
    e290:	cmp	r0, #0
    e294:	blt	e2e0 <__printf_chk@plt+0xa73c>
    e298:	cmp	r5, #0
    e29c:	beq	e2cc <__printf_chk@plt+0xa728>
    e2a0:	ldr	r7, [sp, #8]
    e2a4:	add	r0, r7, #1
    e2a8:	bl	38f8 <malloc@plt>
    e2ac:	cmp	r0, #0
    e2b0:	mov	r3, r0
    e2b4:	str	r0, [r5]
    e2b8:	beq	e314 <__printf_chk@plt+0xa770>
    e2bc:	cmp	r7, #0
    e2c0:	bne	e2f8 <__printf_chk@plt+0xa754>
    e2c4:	mov	r2, #0
    e2c8:	strb	r2, [r3, r7]
    e2cc:	cmp	r4, #0
    e2d0:	beq	e30c <__printf_chk@plt+0xa768>
    e2d4:	ldr	r3, [sp, #8]
    e2d8:	mov	r0, #0
    e2dc:	str	r3, [r4]
    e2e0:	ldr	r2, [sp, #12]
    e2e4:	ldr	r3, [r6]
    e2e8:	cmp	r2, r3
    e2ec:	bne	e31c <__printf_chk@plt+0xa778>
    e2f0:	add	sp, sp, #20
    e2f4:	pop	{r4, r5, r6, r7, pc}
    e2f8:	ldr	r1, [sp, #4]
    e2fc:	mov	r2, r7
    e300:	bl	38c8 <memcpy@plt>
    e304:	ldr	r3, [r5]
    e308:	b	e2c4 <__printf_chk@plt+0xa720>
    e30c:	mov	r0, r4
    e310:	b	e2e0 <__printf_chk@plt+0xa73c>
    e314:	mvn	r0, #1
    e318:	b	e2e0 <__printf_chk@plt+0xa73c>
    e31c:	bl	36f4 <__stack_chk_fail@plt>
    e320:	andeq	r9, r5, r8, lsr #19
    e324:	muleq	r0, ip, r3
    e328:	ldr	r3, [pc, #308]	; e464 <__printf_chk@plt+0xa8c0>
    e32c:	push	{r4, r5, r6, r7, r8, r9, lr}
    e330:	subs	r6, r1, #0
    e334:	ldr	r1, [pc, #300]	; e468 <__printf_chk@plt+0xa8c4>
    e338:	add	r3, pc, r3
    e33c:	sub	sp, sp, #20
    e340:	mov	r4, r2
    e344:	mov	r7, r0
    e348:	ldr	r5, [r3, r1]
    e34c:	add	r1, sp, #8
    e350:	ldr	r3, [r5]
    e354:	str	r3, [sp, #12]
    e358:	movne	r3, #0
    e35c:	strne	r3, [r6]
    e360:	cmp	r2, #0
    e364:	movne	r3, #0
    e368:	strne	r3, [r2]
    e36c:	add	r2, sp, #4
    e370:	bl	e0f0 <__printf_chk@plt+0xa54c>
    e374:	subs	r1, r0, #0
    e378:	movne	r0, r1
    e37c:	bne	e414 <__printf_chk@plt+0xa870>
    e380:	ldr	r8, [sp, #4]
    e384:	cmp	r8, #0
    e388:	beq	e3b4 <__printf_chk@plt+0xa810>
    e38c:	ldr	r9, [sp, #8]
    e390:	mov	r2, r8
    e394:	mov	r0, r9
    e398:	bl	3a48 <memchr@plt>
    e39c:	cmp	r0, #0
    e3a0:	beq	e3b4 <__printf_chk@plt+0xa810>
    e3a4:	sub	r8, r8, #1
    e3a8:	add	r9, r9, r8
    e3ac:	cmp	r0, r9
    e3b0:	bcc	e448 <__printf_chk@plt+0xa8a4>
    e3b4:	mov	r1, #0
    e3b8:	mov	r0, r7
    e3bc:	mov	r2, r1
    e3c0:	bl	e198 <__printf_chk@plt+0xa5f4>
    e3c4:	cmp	r0, #0
    e3c8:	bne	e450 <__printf_chk@plt+0xa8ac>
    e3cc:	cmp	r6, #0
    e3d0:	beq	e400 <__printf_chk@plt+0xa85c>
    e3d4:	ldr	r7, [sp, #4]
    e3d8:	add	r0, r7, #1
    e3dc:	bl	38f8 <malloc@plt>
    e3e0:	cmp	r0, #0
    e3e4:	mov	r3, r0
    e3e8:	str	r0, [r6]
    e3ec:	beq	e458 <__printf_chk@plt+0xa8b4>
    e3f0:	cmp	r7, #0
    e3f4:	bne	e42c <__printf_chk@plt+0xa888>
    e3f8:	mov	r2, #0
    e3fc:	strb	r2, [r3, r7]
    e400:	cmp	r4, #0
    e404:	beq	e440 <__printf_chk@plt+0xa89c>
    e408:	ldr	r3, [sp, #4]
    e40c:	mov	r0, #0
    e410:	str	r3, [r4]
    e414:	ldr	r2, [sp, #12]
    e418:	ldr	r3, [r5]
    e41c:	cmp	r2, r3
    e420:	bne	e460 <__printf_chk@plt+0xa8bc>
    e424:	add	sp, sp, #20
    e428:	pop	{r4, r5, r6, r7, r8, r9, pc}
    e42c:	ldr	r1, [sp, #8]
    e430:	mov	r2, r7
    e434:	bl	38c8 <memcpy@plt>
    e438:	ldr	r3, [r6]
    e43c:	b	e3f8 <__printf_chk@plt+0xa854>
    e440:	mov	r0, r4
    e444:	b	e414 <__printf_chk@plt+0xa870>
    e448:	mvn	r0, #3
    e44c:	b	e414 <__printf_chk@plt+0xa870>
    e450:	mvn	r0, #0
    e454:	b	e414 <__printf_chk@plt+0xa870>
    e458:	mvn	r0, #1
    e45c:	b	e414 <__printf_chk@plt+0xa870>
    e460:	bl	36f4 <__stack_chk_fail@plt>
    e464:	andeq	r9, r5, r8, asr #17
    e468:	muleq	r0, ip, r3
    e46c:	ldr	r3, [pc, #144]	; e504 <__printf_chk@plt+0xa960>
    e470:	ldr	ip, [pc, #144]	; e508 <__printf_chk@plt+0xa964>
    e474:	add	r3, pc, r3
    e478:	push	{r4, r5, r6, lr}
    e47c:	mov	r5, r1
    e480:	ldr	r4, [r3, ip]
    e484:	sub	sp, sp, #16
    e488:	mov	r1, #0
    e48c:	mov	r6, r0
    e490:	mov	r2, r1
    e494:	ldr	r3, [r4]
    e498:	str	r3, [sp, #12]
    e49c:	bl	e0f0 <__printf_chk@plt+0xa54c>
    e4a0:	cmp	r0, #0
    e4a4:	beq	e4c0 <__printf_chk@plt+0xa91c>
    e4a8:	ldr	r2, [sp, #12]
    e4ac:	ldr	r3, [r4]
    e4b0:	cmp	r2, r3
    e4b4:	bne	e500 <__printf_chk@plt+0xa95c>
    e4b8:	add	sp, sp, #16
    e4bc:	pop	{r4, r5, r6, pc}
    e4c0:	mov	r0, r6
    e4c4:	add	r1, sp, #4
    e4c8:	bl	e004 <__printf_chk@plt+0xa460>
    e4cc:	cmp	r0, #0
    e4d0:	bne	e4a8 <__printf_chk@plt+0xa904>
    e4d4:	mov	r0, r5
    e4d8:	ldr	r1, [sp, #4]
    e4dc:	add	r2, sp, #8
    e4e0:	bl	6798 <__printf_chk@plt+0x2bf4>
    e4e4:	cmp	r0, #0
    e4e8:	bne	e4a8 <__printf_chk@plt+0xa904>
    e4ec:	mov	r0, r6
    e4f0:	ldr	r1, [sp, #8]
    e4f4:	ldr	r2, [sp, #4]
    e4f8:	bl	deb0 <__printf_chk@plt+0xa30c>
    e4fc:	b	e4a8 <__printf_chk@plt+0xa904>
    e500:	bl	36f4 <__stack_chk_fail@plt>
    e504:	andeq	r9, r5, ip, lsl #15
    e508:	muleq	r0, ip, r3
    e50c:	ldr	r3, [pc, #116]	; e588 <__printf_chk@plt+0xa9e4>
    e510:	ldr	ip, [pc, #116]	; e58c <__printf_chk@plt+0xa9e8>
    e514:	add	r3, pc, r3
    e518:	push	{r4, r5, r6, lr}
    e51c:	sub	sp, sp, #8
    e520:	ldr	r5, [r3, ip]
    e524:	mov	r4, r2
    e528:	mov	r6, r1
    e52c:	mov	r2, sp
    e530:	mov	r1, r4
    e534:	ldr	r3, [r5]
    e538:	str	r3, [sp, #4]
    e53c:	bl	6798 <__printf_chk@plt+0x2bf4>
    e540:	cmp	r0, #0
    e544:	blt	e554 <__printf_chk@plt+0xa9b0>
    e548:	cmp	r4, #0
    e54c:	moveq	r0, r4
    e550:	bne	e56c <__printf_chk@plt+0xa9c8>
    e554:	ldr	r2, [sp, #4]
    e558:	ldr	r3, [r5]
    e55c:	cmp	r2, r3
    e560:	bne	e584 <__printf_chk@plt+0xa9e0>
    e564:	add	sp, sp, #8
    e568:	pop	{r4, r5, r6, pc}
    e56c:	mov	r1, r6
    e570:	mov	r2, r4
    e574:	ldr	r0, [sp]
    e578:	bl	38c8 <memcpy@plt>
    e57c:	mov	r0, #0
    e580:	b	e554 <__printf_chk@plt+0xa9b0>
    e584:	bl	36f4 <__stack_chk_fail@plt>
    e588:	andeq	r9, r5, ip, ror #13
    e58c:	muleq	r0, ip, r3
    e590:	push	{r4, r5, r6, lr}
    e594:	mov	r6, r0
    e598:	mov	r0, r1
    e59c:	mov	r4, r1
    e5a0:	bl	645c <__printf_chk@plt+0x28b8>
    e5a4:	mov	r5, r0
    e5a8:	mov	r0, r4
    e5ac:	bl	62bc <__printf_chk@plt+0x2718>
    e5b0:	mov	r1, r5
    e5b4:	mov	r2, r0
    e5b8:	mov	r0, r6
    e5bc:	pop	{r4, r5, r6, lr}
    e5c0:	b	e50c <__printf_chk@plt+0xa968>
    e5c4:	ldr	ip, [pc, #212]	; e6a0 <__printf_chk@plt+0xaafc>
    e5c8:	ldr	r3, [pc, #212]	; e6a4 <__printf_chk@plt+0xab00>
    e5cc:	add	ip, pc, ip
    e5d0:	push	{r4, r5, r6, r7, r8, r9, lr}
    e5d4:	sub	sp, sp, #28
    e5d8:	ldr	r5, [ip, r3]
    e5dc:	mov	r4, r2
    e5e0:	mov	r6, r1
    e5e4:	str	r4, [sp, #4]
    e5e8:	str	r6, [sp]
    e5ec:	mov	r8, r0
    e5f0:	ldr	ip, [r5]
    e5f4:	mov	r0, #0
    e5f8:	mov	r1, r0
    e5fc:	mov	r2, #1
    e600:	mvn	r3, #0
    e604:	str	r4, [sp, #12]
    e608:	str	ip, [sp, #20]
    e60c:	bl	3370 <__vsnprintf_chk@plt>
    e610:	subs	r7, r0, #0
    e614:	blt	e694 <__printf_chk@plt+0xaaf0>
    e618:	moveq	r0, r7
    e61c:	bne	e638 <__printf_chk@plt+0xaa94>
    e620:	ldr	r2, [sp, #20]
    e624:	ldr	r3, [r5]
    e628:	cmp	r2, r3
    e62c:	bne	e69c <__printf_chk@plt+0xaaf8>
    e630:	add	sp, sp, #28
    e634:	pop	{r4, r5, r6, r7, r8, r9, pc}
    e638:	add	r9, r7, #1
    e63c:	mov	r0, r8
    e640:	add	r2, sp, #16
    e644:	str	r4, [sp, #12]
    e648:	mov	r1, r9
    e64c:	bl	6798 <__printf_chk@plt+0x2bf4>
    e650:	cmp	r0, #0
    e654:	blt	e620 <__printf_chk@plt+0xaa7c>
    e658:	ldr	ip, [sp, #12]
    e65c:	mov	r1, r9
    e660:	ldr	r0, [sp, #16]
    e664:	mov	r2, #1
    e668:	str	r6, [sp]
    e66c:	mvn	r3, #0
    e670:	str	ip, [sp, #4]
    e674:	bl	3370 <__vsnprintf_chk@plt>
    e678:	cmp	r7, r0
    e67c:	mvnne	r0, #0
    e680:	bne	e620 <__printf_chk@plt+0xaa7c>
    e684:	mov	r0, r8
    e688:	mov	r1, #1
    e68c:	bl	6978 <__printf_chk@plt+0x2dd4>
    e690:	b	e620 <__printf_chk@plt+0xaa7c>
    e694:	mvn	r0, #9
    e698:	b	e620 <__printf_chk@plt+0xaa7c>
    e69c:	bl	36f4 <__stack_chk_fail@plt>
    e6a0:	andeq	r9, r5, r4, lsr r6
    e6a4:	muleq	r0, ip, r3
    e6a8:	ldr	ip, [pc, #84]	; e704 <__printf_chk@plt+0xab60>
    e6ac:	push	{r1, r2, r3}
    e6b0:	add	ip, pc, ip
    e6b4:	push	{r4, lr}
    e6b8:	sub	sp, sp, #12
    e6bc:	ldr	lr, [pc, #68]	; e708 <__printf_chk@plt+0xab64>
    e6c0:	add	r3, sp, #24
    e6c4:	ldr	r1, [sp, #20]
    e6c8:	mov	r2, r3
    e6cc:	ldr	r4, [ip, lr]
    e6d0:	str	r3, [sp]
    e6d4:	ldr	r3, [r4]
    e6d8:	str	r3, [sp, #4]
    e6dc:	bl	e5c4 <__printf_chk@plt+0xaa20>
    e6e0:	ldr	r2, [sp, #4]
    e6e4:	ldr	r3, [r4]
    e6e8:	cmp	r2, r3
    e6ec:	bne	e700 <__printf_chk@plt+0xab5c>
    e6f0:	add	sp, sp, #12
    e6f4:	pop	{r4, lr}
    e6f8:	add	sp, sp, #12
    e6fc:	bx	lr
    e700:	bl	36f4 <__stack_chk_fail@plt>
    e704:	andeq	r9, r5, r0, asr r5
    e708:	muleq	r0, ip, r3
    e70c:	push	{r4, r5, r6, r7, r8, lr}
    e710:	mov	r5, r3
    e714:	ldr	lr, [pc, #156]	; e7b8 <__printf_chk@plt+0xac14>
    e718:	sub	sp, sp, #8
    e71c:	ldr	ip, [pc, #152]	; e7bc <__printf_chk@plt+0xac18>
    e720:	mov	r4, r2
    e724:	add	lr, pc, lr
    e728:	mov	r1, #8
    e72c:	mov	r2, sp
    e730:	ldr	r6, [lr, ip]
    e734:	mov	r3, lr
    e738:	ldr	r3, [r6]
    e73c:	str	r3, [sp, #4]
    e740:	bl	6798 <__printf_chk@plt+0x2bf4>
    e744:	cmp	r0, #0
    e748:	blt	e79c <__printf_chk@plt+0xabf8>
    e74c:	ldr	r3, [sp]
    e750:	lsr	r2, r5, #24
    e754:	lsr	r8, r5, #16
    e758:	lsr	r7, r5, #8
    e75c:	mov	r0, #0
    e760:	lsr	ip, r4, #24
    e764:	strb	r2, [r3]
    e768:	lsr	r1, r4, #16
    e76c:	ldr	r3, [sp]
    e770:	lsr	r2, r4, #8
    e774:	strb	r8, [r3, #1]
    e778:	ldr	r3, [sp]
    e77c:	strb	r7, [r3, #2]
    e780:	ldr	r3, [sp]
    e784:	strb	r5, [r3, #3]
    e788:	ldr	r3, [sp]
    e78c:	strb	r4, [r3, #7]
    e790:	strb	ip, [r3, #4]
    e794:	strb	r1, [r3, #5]
    e798:	strb	r2, [r3, #6]
    e79c:	ldr	r2, [sp, #4]
    e7a0:	ldr	r3, [r6]
    e7a4:	cmp	r2, r3
    e7a8:	bne	e7b4 <__printf_chk@plt+0xac10>
    e7ac:	add	sp, sp, #8
    e7b0:	pop	{r4, r5, r6, r7, r8, pc}
    e7b4:	bl	36f4 <__stack_chk_fail@plt>
    e7b8:	ldrdeq	r9, [r5], -ip
    e7bc:	muleq	r0, ip, r3
    e7c0:	ldr	r3, [pc, #124]	; e844 <__printf_chk@plt+0xaca0>
    e7c4:	ldr	ip, [pc, #124]	; e848 <__printf_chk@plt+0xaca4>
    e7c8:	add	r3, pc, r3
    e7cc:	push	{r4, r5, lr}
    e7d0:	sub	sp, sp, #12
    e7d4:	ldr	r5, [r3, ip]
    e7d8:	mov	r4, r1
    e7dc:	mov	r2, sp
    e7e0:	mov	r1, #4
    e7e4:	ldr	r3, [r5]
    e7e8:	str	r3, [sp, #4]
    e7ec:	bl	6798 <__printf_chk@plt+0x2bf4>
    e7f0:	cmp	r0, #0
    e7f4:	blt	e828 <__printf_chk@plt+0xac84>
    e7f8:	ldr	r3, [sp]
    e7fc:	lsr	ip, r4, #24
    e800:	lsr	r1, r4, #16
    e804:	lsr	r2, r4, #8
    e808:	mov	r0, #0
    e80c:	strb	ip, [r3]
    e810:	ldr	r3, [sp]
    e814:	strb	r1, [r3, #1]
    e818:	ldr	r3, [sp]
    e81c:	strb	r2, [r3, #2]
    e820:	ldr	r3, [sp]
    e824:	strb	r4, [r3, #3]
    e828:	ldr	r2, [sp, #4]
    e82c:	ldr	r3, [r5]
    e830:	cmp	r2, r3
    e834:	bne	e840 <__printf_chk@plt+0xac9c>
    e838:	add	sp, sp, #12
    e83c:	pop	{r4, r5, pc}
    e840:	bl	36f4 <__stack_chk_fail@plt>
    e844:	andeq	r9, r5, r8, lsr r4
    e848:	muleq	r0, ip, r3
    e84c:	ldr	r3, [pc, #100]	; e8b8 <__printf_chk@plt+0xad14>
    e850:	ldr	ip, [pc, #100]	; e8bc <__printf_chk@plt+0xad18>
    e854:	add	r3, pc, r3
    e858:	push	{r4, r5, lr}
    e85c:	sub	sp, sp, #12
    e860:	ldr	r4, [r3, ip]
    e864:	mov	r5, r1
    e868:	mov	r2, sp
    e86c:	mov	r1, #2
    e870:	ldr	r3, [r4]
    e874:	str	r3, [sp, #4]
    e878:	bl	6798 <__printf_chk@plt+0x2bf4>
    e87c:	cmp	r0, #0
    e880:	blt	e89c <__printf_chk@plt+0xacf8>
    e884:	ldr	r3, [sp]
    e888:	lsr	r2, r5, #8
    e88c:	mov	r0, #0
    e890:	strb	r2, [r3]
    e894:	ldr	r3, [sp]
    e898:	strb	r5, [r3, #1]
    e89c:	ldr	r2, [sp, #4]
    e8a0:	ldr	r3, [r4]
    e8a4:	cmp	r2, r3
    e8a8:	bne	e8b4 <__printf_chk@plt+0xad10>
    e8ac:	add	sp, sp, #12
    e8b0:	pop	{r4, r5, pc}
    e8b4:	bl	36f4 <__stack_chk_fail@plt>
    e8b8:	andeq	r9, r5, ip, lsr #7
    e8bc:	muleq	r0, ip, r3
    e8c0:	ldr	r3, [pc, #84]	; e91c <__printf_chk@plt+0xad78>
    e8c4:	ldr	ip, [pc, #84]	; e920 <__printf_chk@plt+0xad7c>
    e8c8:	add	r3, pc, r3
    e8cc:	push	{r4, r5, lr}
    e8d0:	sub	sp, sp, #12
    e8d4:	ldr	r4, [r3, ip]
    e8d8:	mov	r5, r1
    e8dc:	mov	r2, sp
    e8e0:	mov	r1, #1
    e8e4:	ldr	r3, [r4]
    e8e8:	str	r3, [sp, #4]
    e8ec:	bl	6798 <__printf_chk@plt+0x2bf4>
    e8f0:	ldr	r2, [sp, #4]
    e8f4:	cmp	r0, #0
    e8f8:	ldrge	r3, [sp]
    e8fc:	movge	r0, #0
    e900:	strbge	r5, [r3]
    e904:	ldr	r3, [r4]
    e908:	cmp	r2, r3
    e90c:	bne	e918 <__printf_chk@plt+0xad74>
    e910:	add	sp, sp, #12
    e914:	pop	{r4, r5, pc}
    e918:	bl	36f4 <__stack_chk_fail@plt>
    e91c:	andeq	r9, r5, r8, lsr r3
    e920:	muleq	r0, ip, r3
    e924:	ldr	r3, [pc, #180]	; e9e0 <__printf_chk@plt+0xae3c>
    e928:	push	{r4, r5, r6, lr}
    e92c:	mov	r4, r2
    e930:	ldr	r2, [pc, #172]	; e9e4 <__printf_chk@plt+0xae40>
    e934:	add	r3, pc, r3
    e938:	sub	sp, sp, #8
    e93c:	cmn	r4, #-134217725	; 0xf8000003
    e940:	mov	r6, r1
    e944:	ldr	r5, [r3, r2]
    e948:	ldr	r3, [r5]
    e94c:	str	r3, [sp, #4]
    e950:	bcs	e9d4 <__printf_chk@plt+0xae30>
    e954:	add	r1, r4, #4
    e958:	mov	r2, sp
    e95c:	bl	6798 <__printf_chk@plt+0x2bf4>
    e960:	cmp	r0, #0
    e964:	blt	e9a0 <__printf_chk@plt+0xadfc>
    e968:	ldr	r3, [sp]
    e96c:	lsr	r0, r4, #24
    e970:	lsr	r1, r4, #16
    e974:	lsr	r2, r4, #8
    e978:	cmp	r4, #0
    e97c:	strb	r0, [r3]
    e980:	ldr	r3, [sp]
    e984:	moveq	r0, r4
    e988:	strb	r1, [r3, #1]
    e98c:	ldr	r3, [sp]
    e990:	strb	r2, [r3, #2]
    e994:	ldr	r3, [sp]
    e998:	strb	r4, [r3, #3]
    e99c:	bne	e9b8 <__printf_chk@plt+0xae14>
    e9a0:	ldr	r2, [sp, #4]
    e9a4:	ldr	r3, [r5]
    e9a8:	cmp	r2, r3
    e9ac:	bne	e9dc <__printf_chk@plt+0xae38>
    e9b0:	add	sp, sp, #8
    e9b4:	pop	{r4, r5, r6, pc}
    e9b8:	ldr	r0, [sp]
    e9bc:	mov	r1, r6
    e9c0:	mov	r2, r4
    e9c4:	add	r0, r0, #4
    e9c8:	bl	38c8 <memcpy@plt>
    e9cc:	mov	r0, #0
    e9d0:	b	e9a0 <__printf_chk@plt+0xadfc>
    e9d4:	mvn	r0, #8
    e9d8:	b	e9a0 <__printf_chk@plt+0xadfc>
    e9dc:	bl	36f4 <__stack_chk_fail@plt>
    e9e0:	andeq	r9, r5, ip, asr #5
    e9e4:	muleq	r0, ip, r3
    e9e8:	push	{r3, r4, r5, lr}
    e9ec:	subs	r4, r1, #0
    e9f0:	mov	r5, r0
    e9f4:	beq	ea14 <__printf_chk@plt+0xae70>
    e9f8:	mov	r0, r4
    e9fc:	bl	3910 <strlen@plt>
    ea00:	mov	r1, r4
    ea04:	mov	r2, r0
    ea08:	mov	r0, r5
    ea0c:	pop	{r3, r4, r5, lr}
    ea10:	b	e924 <__printf_chk@plt+0xad80>
    ea14:	mov	r2, r4
    ea18:	mov	r0, r5
    ea1c:	mov	r1, r4
    ea20:	pop	{r3, r4, r5, lr}
    ea24:	b	e924 <__printf_chk@plt+0xad80>
    ea28:	push	{r4, r5, r6, lr}
    ea2c:	mov	r6, r0
    ea30:	mov	r0, r1
    ea34:	mov	r4, r1
    ea38:	bl	645c <__printf_chk@plt+0x28b8>
    ea3c:	mov	r5, r0
    ea40:	mov	r0, r4
    ea44:	bl	62bc <__printf_chk@plt+0x2718>
    ea48:	mov	r1, r5
    ea4c:	mov	r2, r0
    ea50:	mov	r0, r6
    ea54:	pop	{r4, r5, r6, lr}
    ea58:	b	e924 <__printf_chk@plt+0xad80>
    ea5c:	ldr	r3, [pc, #204]	; eb30 <__printf_chk@plt+0xaf8c>
    ea60:	cmp	r1, #0
    ea64:	cmpne	r0, #0
    ea68:	ldr	r2, [pc, #196]	; eb34 <__printf_chk@plt+0xaf90>
    ea6c:	add	r3, pc, r3
    ea70:	movne	ip, #0
    ea74:	moveq	ip, #1
    ea78:	push	{r4, r5, r6, r7, r8, lr}
    ea7c:	sub	sp, sp, #16
    ea80:	ldr	r5, [r3, r2]
    ea84:	mov	r4, r1
    ea88:	mov	r6, r0
    ea8c:	ldr	r3, [r5]
    ea90:	str	r3, [sp, #12]
    ea94:	beq	eb1c <__printf_chk@plt+0xaf78>
    ea98:	str	ip, [r1]
    ea9c:	add	r2, sp, #8
    eaa0:	add	r1, sp, #4
    eaa4:	bl	e0f0 <__printf_chk@plt+0xa54c>
    eaa8:	cmp	r0, #0
    eaac:	beq	eac8 <__printf_chk@plt+0xaf24>
    eab0:	ldr	r2, [sp, #12]
    eab4:	ldr	r3, [r5]
    eab8:	cmp	r2, r3
    eabc:	bne	eb2c <__printf_chk@plt+0xaf88>
    eac0:	add	sp, sp, #16
    eac4:	pop	{r4, r5, r6, r7, r8, pc}
    eac8:	ldmib	sp, {r0, r1}
    eacc:	bl	5aa4 <__printf_chk@plt+0x1f00>
    ead0:	subs	r7, r0, #0
    ead4:	beq	eb24 <__printf_chk@plt+0xaf80>
    ead8:	ldr	r1, [sp, #8]
    eadc:	mov	r0, r6
    eae0:	add	r1, r1, #4
    eae4:	bl	67e0 <__printf_chk@plt+0x2c3c>
    eae8:	subs	r8, r0, #0
    eaec:	bne	eb0c <__printf_chk@plt+0xaf68>
    eaf0:	mov	r1, r6
    eaf4:	mov	r0, r7
    eaf8:	bl	5b18 <__printf_chk@plt+0x1f74>
    eafc:	subs	r8, r0, #0
    eb00:	streq	r7, [r4]
    eb04:	moveq	r0, r8
    eb08:	beq	eab0 <__printf_chk@plt+0xaf0c>
    eb0c:	mov	r0, r7
    eb10:	bl	5ccc <__printf_chk@plt+0x2128>
    eb14:	mov	r0, r8
    eb18:	b	eab0 <__printf_chk@plt+0xaf0c>
    eb1c:	mvn	r0, #9
    eb20:	b	eab0 <__printf_chk@plt+0xaf0c>
    eb24:	mvn	r0, #1
    eb28:	b	eab0 <__printf_chk@plt+0xaf0c>
    eb2c:	bl	36f4 <__stack_chk_fail@plt>
    eb30:	muleq	r5, r4, r1
    eb34:	muleq	r0, ip, r3
    eb38:	push	{r4, r5, r6, r7, r8, r9, lr}
    eb3c:	movw	r3, #65531	; 0xfffb
    eb40:	ldr	r6, [pc, #304]	; ec78 <__printf_chk@plt+0xb0d4>
    eb44:	movt	r3, #2047	; 0x7ff
    eb48:	ldr	ip, [pc, #300]	; ec7c <__printf_chk@plt+0xb0d8>
    eb4c:	cmp	r2, r3
    eb50:	add	r6, pc, r6
    eb54:	sub	sp, sp, #12
    eb58:	mov	r4, r2
    eb5c:	mov	r5, r1
    eb60:	ldr	r7, [r6, ip]
    eb64:	mov	r3, r6
    eb68:	ldr	r3, [r7]
    eb6c:	str	r3, [sp, #4]
    eb70:	bhi	ec6c <__printf_chk@plt+0xb0c8>
    eb74:	cmp	r2, #0
    eb78:	beq	ebac <__printf_chk@plt+0xb008>
    eb7c:	ldrb	r2, [r1]
    eb80:	cmp	r2, #0
    eb84:	bne	ec4c <__printf_chk@plt+0xb0a8>
    eb88:	add	r3, r1, #1
    eb8c:	b	eba0 <__printf_chk@plt+0xaffc>
    eb90:	ldrb	r2, [r3]
    eb94:	add	r3, r3, #1
    eb98:	cmp	r2, #0
    eb9c:	bne	ec4c <__printf_chk@plt+0xb0a8>
    eba0:	subs	r4, r4, #1
    eba4:	mov	r5, r3
    eba8:	bne	eb90 <__printf_chk@plt+0xafec>
    ebac:	mov	r1, #4
    ebb0:	mov	r4, #0
    ebb4:	mov	r8, #0
    ebb8:	mov	r6, r4
    ebbc:	mov	r9, r8
    ebc0:	mov	r2, sp
    ebc4:	bl	6798 <__printf_chk@plt+0x2bf4>
    ebc8:	cmp	r0, #0
    ebcc:	blt	ec34 <__printf_chk@plt+0xb090>
    ebd0:	ldr	r3, [sp]
    ebd4:	lsr	r0, r6, #24
    ebd8:	lsr	r1, r6, #16
    ebdc:	lsr	r2, r6, #8
    ebe0:	cmp	r9, #0
    ebe4:	strb	r0, [r3]
    ebe8:	ldr	r3, [sp]
    ebec:	strb	r1, [r3, #1]
    ebf0:	ldr	r3, [sp]
    ebf4:	strb	r2, [r3, #2]
    ebf8:	movne	r2, #0
    ebfc:	ldr	r3, [sp]
    ec00:	strb	r6, [r3, #3]
    ec04:	ldrne	r3, [sp]
    ec08:	strbne	r2, [r3, #4]
    ec0c:	cmp	r4, #0
    ec10:	moveq	r0, r4
    ec14:	beq	ec34 <__printf_chk@plt+0xb090>
    ec18:	ldr	r0, [sp]
    ec1c:	add	r8, r8, #4
    ec20:	mov	r1, r5
    ec24:	mov	r2, r4
    ec28:	add	r0, r0, r8
    ec2c:	bl	38c8 <memcpy@plt>
    ec30:	mov	r0, #0
    ec34:	ldr	r2, [sp, #4]
    ec38:	ldr	r3, [r7]
    ec3c:	cmp	r2, r3
    ec40:	bne	ec74 <__printf_chk@plt+0xb0d0>
    ec44:	add	sp, sp, #12
    ec48:	pop	{r4, r5, r6, r7, r8, r9, pc}
    ec4c:	tst	r2, #128	; 0x80
    ec50:	addeq	r1, r4, #4
    ec54:	beq	ebb4 <__printf_chk@plt+0xb010>
    ec58:	mov	r8, #1
    ec5c:	add	r1, r4, #5
    ec60:	add	r6, r4, r8
    ec64:	mov	r9, r8
    ec68:	b	ebc0 <__printf_chk@plt+0xb01c>
    ec6c:	mvn	r0, #8
    ec70:	b	ec34 <__printf_chk@plt+0xb090>
    ec74:	bl	36f4 <__stack_chk_fail@plt>
    ec78:	strheq	r9, [r5], -r0
    ec7c:	muleq	r0, ip, r3
    ec80:	ldr	r3, [pc, #256]	; ed88 <__printf_chk@plt+0xb1e4>
    ec84:	ldr	ip, [pc, #256]	; ed8c <__printf_chk@plt+0xb1e8>
    ec88:	add	r3, pc, r3
    ec8c:	push	{r4, r5, r6, r7, r8, lr}
    ec90:	sub	sp, sp, #16
    ec94:	ldr	r5, [r3, ip]
    ec98:	mov	r8, r1
    ec9c:	mov	r7, r2
    eca0:	add	r1, sp, #4
    eca4:	add	r2, sp, #8
    eca8:	mov	r6, r0
    ecac:	ldr	r3, [r5]
    ecb0:	str	r3, [sp, #12]
    ecb4:	bl	e0f0 <__printf_chk@plt+0xa54c>
    ecb8:	cmp	r0, #0
    ecbc:	blt	ed4c <__printf_chk@plt+0xb1a8>
    ecc0:	ldr	r4, [sp, #8]
    ecc4:	cmp	r4, #0
    ecc8:	beq	ed1c <__printf_chk@plt+0xb178>
    eccc:	ldr	r3, [sp, #4]
    ecd0:	ldrb	r2, [r3]
    ecd4:	tst	r2, #128	; 0x80
    ecd8:	bne	ed7c <__printf_chk@plt+0xb1d8>
    ecdc:	movw	r1, #2049	; 0x801
    ece0:	cmp	r4, r1
    ece4:	bhi	ed74 <__printf_chk@plt+0xb1d0>
    ece8:	bne	ed64 <__printf_chk@plt+0xb1c0>
    ecec:	cmp	r2, #0
    ecf0:	bne	ed74 <__printf_chk@plt+0xb1d0>
    ecf4:	mov	ip, r4
    ecf8:	add	r3, r3, #1
    ecfc:	b	ed10 <__printf_chk@plt+0xb16c>
    ed00:	ldrb	lr, [r3]
    ed04:	add	r3, r3, #1
    ed08:	cmp	lr, #0
    ed0c:	bne	ed20 <__printf_chk@plt+0xb17c>
    ed10:	subs	ip, ip, #1
    ed14:	str	r3, [sp, #4]
    ed18:	bne	ed00 <__printf_chk@plt+0xb15c>
    ed1c:	mov	ip, #0
    ed20:	cmp	r8, #0
    ed24:	mov	r0, r6
    ed28:	add	r1, r4, #4
    ed2c:	ldrne	r3, [sp, #4]
    ed30:	strne	r3, [r8]
    ed34:	cmp	r7, #0
    ed38:	strne	ip, [r7]
    ed3c:	bl	67e0 <__printf_chk@plt+0x2c3c>
    ed40:	adds	r0, r0, #0
    ed44:	movne	r0, #1
    ed48:	bl	36938 <__printf_chk@plt+0x32d94>
    ed4c:	ldr	r2, [sp, #12]
    ed50:	ldr	r3, [r5]
    ed54:	cmp	r2, r3
    ed58:	bne	ed84 <__printf_chk@plt+0xb1e0>
    ed5c:	add	sp, sp, #16
    ed60:	pop	{r4, r5, r6, r7, r8, pc}
    ed64:	cmp	r2, #0
    ed68:	mov	ip, r4
    ed6c:	beq	ecf8 <__printf_chk@plt+0xb154>
    ed70:	b	ed20 <__printf_chk@plt+0xb17c>
    ed74:	mvn	r0, #6
    ed78:	b	ed4c <__printf_chk@plt+0xb1a8>
    ed7c:	mvn	r0, #4
    ed80:	b	ed4c <__printf_chk@plt+0xb1a8>
    ed84:	bl	36f4 <__stack_chk_fail@plt>
    ed88:	andeq	r8, r5, r8, ror pc
    ed8c:	muleq	r0, ip, r3
    ed90:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ed94:	subs	r7, r1, #0
    ed98:	sub	sp, sp, #12
    ed9c:	mov	r9, r0
    eda0:	mov	r6, r2
    eda4:	beq	eeb8 <__printf_chk@plt+0xb314>
    eda8:	ldr	r8, [pc, #288]	; eed0 <__printf_chk@plt+0xb32c>
    edac:	mov	r4, #0
    edb0:	ldr	sl, [pc, #284]	; eed4 <__printf_chk@plt+0xb330>
    edb4:	ldr	r3, [pc, #284]	; eed8 <__printf_chk@plt+0xb334>
    edb8:	add	r8, pc, r8
    edbc:	add	sl, pc, sl
    edc0:	add	r3, pc, r3
    edc4:	str	r3, [sp, #4]
    edc8:	mov	r0, r6
    edcc:	mov	r1, #1
    edd0:	ldr	r2, [sp, #4]
    edd4:	mov	r3, r4
    edd8:	add	r5, r4, #16
    eddc:	bl	33f4 <__fprintf_chk@plt>
    ede0:	cmp	r4, r5
    ede4:	bcs	eec0 <__printf_chk@plt+0xb31c>
    ede8:	mov	fp, r4
    edec:	b	ee0c <__printf_chk@plt+0xb268>
    edf0:	ldrb	r3, [r9, fp]
    edf4:	mov	r0, r6
    edf8:	mov	r2, sl
    edfc:	add	fp, fp, #1
    ee00:	bl	33f4 <__fprintf_chk@plt>
    ee04:	cmp	fp, r5
    ee08:	beq	ee34 <__printf_chk@plt+0xb290>
    ee0c:	cmp	r7, fp
    ee10:	mov	r0, r8
    ee14:	mov	r1, #1
    ee18:	mov	r2, #3
    ee1c:	mov	r3, r6
    ee20:	bhi	edf0 <__printf_chk@plt+0xb24c>
    ee24:	add	fp, fp, #1
    ee28:	bl	38a4 <fwrite@plt>
    ee2c:	cmp	fp, r5
    ee30:	bne	ee0c <__printf_chk@plt+0xb268>
    ee34:	mov	r1, r6
    ee38:	mov	r0, #32
    ee3c:	bl	388c <fputc@plt>
    ee40:	b	ee5c <__printf_chk@plt+0xb2b8>
    ee44:	mov	r0, #46	; 0x2e
    ee48:	mov	r1, r6
    ee4c:	bl	388c <fputc@plt>
    ee50:	add	r4, r4, #1
    ee54:	cmp	r4, r5
    ee58:	beq	eea0 <__printf_chk@plt+0xb2fc>
    ee5c:	cmp	r7, r4
    ee60:	bls	ee50 <__printf_chk@plt+0xb2ac>
    ee64:	ldrb	fp, [r9, r4]
    ee68:	tst	fp, #128	; 0x80
    ee6c:	bne	ee44 <__printf_chk@plt+0xb2a0>
    ee70:	bl	3814 <__ctype_b_loc@plt>
    ee74:	lsl	r2, fp, #1
    ee78:	ldr	r1, [r0]
    ee7c:	ldrh	r2, [r1, r2]
    ee80:	tst	r2, #16384	; 0x4000
    ee84:	beq	ee44 <__printf_chk@plt+0xb2a0>
    ee88:	mov	r0, fp
    ee8c:	mov	r1, r6
    ee90:	add	r4, r4, #1
    ee94:	bl	388c <fputc@plt>
    ee98:	cmp	r4, r5
    ee9c:	bne	ee5c <__printf_chk@plt+0xb2b8>
    eea0:	mov	r0, #10
    eea4:	mov	r1, r6
    eea8:	bl	388c <fputc@plt>
    eeac:	cmp	r7, r5
    eeb0:	movhi	r4, r5
    eeb4:	bhi	edc8 <__printf_chk@plt+0xb224>
    eeb8:	add	sp, sp, #12
    eebc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    eec0:	mov	r1, r6
    eec4:	mov	r0, #32
    eec8:	bl	388c <fputc@plt>
    eecc:	b	eea0 <__printf_chk@plt+0xb2fc>
    eed0:	andeq	r9, r2, ip, lsl #19
    eed4:	andeq	r9, r2, r0, lsl #19
    eed8:	andeq	r9, r2, r4, ror r9
    eedc:	push	{r4, r5, r6, lr}
    eee0:	sub	sp, sp, #8
    eee4:	mov	r5, r1
    eee8:	mov	r4, r0
    eeec:	bl	62bc <__printf_chk@plt+0x2718>
    eef0:	ldr	r2, [pc, #64]	; ef38 <__printf_chk@plt+0xb394>
    eef4:	mov	r3, r4
    eef8:	mov	r1, #1
    eefc:	add	r2, pc, r2
    ef00:	str	r0, [sp]
    ef04:	mov	r0, r5
    ef08:	bl	33f4 <__fprintf_chk@plt>
    ef0c:	mov	r0, r4
    ef10:	bl	645c <__printf_chk@plt+0x28b8>
    ef14:	mov	r6, r0
    ef18:	mov	r0, r4
    ef1c:	bl	62bc <__printf_chk@plt+0x2718>
    ef20:	mov	r2, r5
    ef24:	mov	r1, r0
    ef28:	mov	r0, r6
    ef2c:	add	sp, sp, #8
    ef30:	pop	{r4, r5, r6, lr}
    ef34:	b	ed90 <__printf_chk@plt+0xb1ec>
    ef38:	andeq	r9, r2, ip, asr #16
    ef3c:	ldr	r3, [pc, #260]	; f048 <__printf_chk@plt+0xb4a4>
    ef40:	ldr	r2, [pc, #260]	; f04c <__printf_chk@plt+0xb4a8>
    ef44:	add	r3, pc, r3
    ef48:	push	{r4, r5, r6, r7, lr}
    ef4c:	sub	sp, sp, #28
    ef50:	ldr	r4, [r3, r2]
    ef54:	mov	r6, r0
    ef58:	ldr	r3, [r4]
    ef5c:	str	r3, [sp, #20]
    ef60:	bl	62bc <__printf_chk@plt+0x2718>
    ef64:	mov	r5, r0
    ef68:	mov	r0, r6
    ef6c:	bl	645c <__printf_chk@plt+0x28b8>
    ef70:	ldr	r6, [pc, #216]	; f050 <__printf_chk@plt+0xb4ac>
    ef74:	cmp	r5, #0
    ef78:	mov	ip, sp
    ef7c:	add	r6, pc, r6
    ef80:	mov	r7, r0
    ef84:	ldm	r6!, {r0, r1, r2, r3}
    ef88:	ldr	r6, [r6]
    ef8c:	stmia	ip!, {r0, r1, r2, r3}
    ef90:	strb	r6, [ip]
    ef94:	beq	f018 <__printf_chk@plt+0xb474>
    ef98:	cmn	r5, #-2147483646	; 0x80000002
    ef9c:	bhi	f03c <__printf_chk@plt+0xb498>
    efa0:	lsl	r0, r5, #1
    efa4:	add	r0, r0, #1
    efa8:	bl	38f8 <malloc@plt>
    efac:	subs	r6, r0, #0
    efb0:	beq	f03c <__printf_chk@plt+0xb498>
    efb4:	add	ip, r7, r5
    efb8:	mov	r3, r7
    efbc:	mov	r2, r6
    efc0:	ldrb	r1, [r3]
    efc4:	add	r0, sp, #24
    efc8:	add	r2, r2, #2
    efcc:	add	r1, r0, r1, lsr #4
    efd0:	ldrb	r1, [r1, #-24]	; 0xffffffe8
    efd4:	strb	r1, [r2, #-2]
    efd8:	ldrb	r1, [r3], #1
    efdc:	and	r1, r1, #15
    efe0:	cmp	r3, ip
    efe4:	add	r1, r0, r1
    efe8:	ldrb	r1, [r1, #-24]	; 0xffffffe8
    efec:	strb	r1, [r2, #-1]
    eff0:	bne	efc0 <__printf_chk@plt+0xb41c>
    eff4:	mov	r0, r6
    eff8:	mov	r3, #0
    effc:	strb	r3, [r6, r5, lsl #1]
    f000:	ldr	r2, [sp, #20]
    f004:	ldr	r3, [r4]
    f008:	cmp	r2, r3
    f00c:	bne	f044 <__printf_chk@plt+0xb4a0>
    f010:	add	sp, sp, #28
    f014:	pop	{r4, r5, r6, r7, pc}
    f018:	ldr	r2, [sp, #20]
    f01c:	ldr	r3, [r4]
    f020:	cmp	r2, r3
    f024:	bne	f044 <__printf_chk@plt+0xb4a0>
    f028:	mov	r0, #1
    f02c:	mov	r1, r0
    f030:	add	sp, sp, #28
    f034:	pop	{r4, r5, r6, r7, lr}
    f038:	b	385c <calloc@plt>
    f03c:	mov	r0, #0
    f040:	b	f000 <__printf_chk@plt+0xb45c>
    f044:	bl	36f4 <__stack_chk_fail@plt>
    f048:			; <UNDEFINED> instruction: 0x00058cbc
    f04c:	muleq	r0, ip, r3
    f050:	andeq	r9, r2, r4, ror #15
    f054:	push	{r3, r4, r5, r6, r7, lr}
    f058:	mov	r5, r0
    f05c:	bl	62bc <__printf_chk@plt+0x2718>
    f060:	mov	r4, r0
    f064:	mov	r0, r5
    f068:	bl	645c <__printf_chk@plt+0x28b8>
    f06c:	cmp	r4, #0
    f070:	mov	r7, r0
    f074:	beq	f0ec <__printf_chk@plt+0xb548>
    f078:	movw	r3, #43691	; 0xaaab
    f07c:	add	r5, r4, #2
    f080:	movt	r3, #43690	; 0xaaaa
    f084:	cmn	r4, #-2147483646	; 0x80000002
    f088:	umull	r2, r5, r3, r5
    f08c:	lsr	r5, r5, #1
    f090:	lsl	r5, r5, #2
    f094:	add	r5, r5, #1
    f098:	bhi	f0e4 <__printf_chk@plt+0xb540>
    f09c:	mov	r0, r5
    f0a0:	bl	38f8 <malloc@plt>
    f0a4:	subs	r6, r0, #0
    f0a8:	beq	f0e4 <__printf_chk@plt+0xb540>
    f0ac:	mov	r0, r7
    f0b0:	mov	r1, r4
    f0b4:	mov	r2, r6
    f0b8:	mov	r3, r5
    f0bc:	bl	32224 <__printf_chk@plt+0x2e680>
    f0c0:	cmn	r0, #1
    f0c4:	beq	f0d0 <__printf_chk@plt+0xb52c>
    f0c8:	mov	r0, r6
    f0cc:	pop	{r3, r4, r5, r6, r7, pc}
    f0d0:	mov	r0, r6
    f0d4:	mov	r1, r5
    f0d8:	bl	35b90 <__printf_chk@plt+0x31fec>
    f0dc:	mov	r0, r6
    f0e0:	bl	3244 <free@plt>
    f0e4:	mov	r0, #0
    f0e8:	pop	{r3, r4, r5, r6, r7, pc}
    f0ec:	mov	r0, #1
    f0f0:	mov	r1, r0
    f0f4:	pop	{r3, r4, r5, r6, r7, lr}
    f0f8:	b	385c <calloc@plt>
    f0fc:	push	{r3, r4, r5, r6, r7, lr}
    f100:	mov	r7, r0
    f104:	mov	r0, r1
    f108:	mov	r4, r1
    f10c:	bl	3910 <strlen@plt>
    f110:	subs	r5, r0, #0
    f114:	bne	f120 <__printf_chk@plt+0xb57c>
    f118:	mov	r0, r5
    f11c:	pop	{r3, r4, r5, r6, r7, pc}
    f120:	bl	38f8 <malloc@plt>
    f124:	subs	r6, r0, #0
    f128:	beq	f188 <__printf_chk@plt+0xb5e4>
    f12c:	mov	r2, r5
    f130:	mov	r0, r4
    f134:	mov	r1, r6
    f138:	bl	323b4 <__printf_chk@plt+0x2e810>
    f13c:	subs	r2, r0, #0
    f140:	blt	f190 <__printf_chk@plt+0xb5ec>
    f144:	mov	r1, r6
    f148:	mov	r0, r7
    f14c:	bl	e50c <__printf_chk@plt+0xa968>
    f150:	mov	r1, r5
    f154:	subs	r4, r0, #0
    f158:	mov	r0, r6
    f15c:	blt	f174 <__printf_chk@plt+0xb5d0>
    f160:	bl	35b90 <__printf_chk@plt+0x31fec>
    f164:	mov	r0, r6
    f168:	bl	3244 <free@plt>
    f16c:	mov	r0, #0
    f170:	pop	{r3, r4, r5, r6, r7, pc}
    f174:	bl	35b90 <__printf_chk@plt+0x31fec>
    f178:	mov	r0, r6
    f17c:	bl	3244 <free@plt>
    f180:	mov	r0, r4
    f184:	pop	{r3, r4, r5, r6, r7, pc}
    f188:	mvn	r0, #1
    f18c:	pop	{r3, r4, r5, r6, r7, pc}
    f190:	mov	r1, r5
    f194:	mov	r0, r6
    f198:	bl	35b90 <__printf_chk@plt+0x31fec>
    f19c:	mov	r0, r6
    f1a0:	bl	3244 <free@plt>
    f1a4:	mvn	r0, #3
    f1a8:	pop	{r3, r4, r5, r6, r7, pc}
    f1ac:	push	{r4, r5, r6, lr}
    f1b0:	mov	r4, r0
    f1b4:	bl	645c <__printf_chk@plt+0x28b8>
    f1b8:	mov	r5, r0
    f1bc:	mov	r0, r4
    f1c0:	bl	62bc <__printf_chk@plt+0x2718>
    f1c4:	cmp	r5, #0
    f1c8:	mov	r4, r0
    f1cc:	beq	f228 <__printf_chk@plt+0xb684>
    f1d0:	cmp	r0, #0
    f1d4:	beq	f25c <__printf_chk@plt+0xb6b8>
    f1d8:	mov	r0, r5
    f1dc:	mov	r1, #0
    f1e0:	mov	r2, r4
    f1e4:	bl	3a48 <memchr@plt>
    f1e8:	cmp	r0, #0
    f1ec:	beq	f230 <__printf_chk@plt+0xb68c>
    f1f0:	sub	r6, r4, #1
    f1f4:	add	r3, r5, r6
    f1f8:	cmp	r0, r3
    f1fc:	bne	f228 <__printf_chk@plt+0xb684>
    f200:	mov	r0, r4
    f204:	bl	38f8 <malloc@plt>
    f208:	subs	r3, r0, #0
    f20c:	beq	f228 <__printf_chk@plt+0xb684>
    f210:	cmp	r6, #0
    f214:	bne	f244 <__printf_chk@plt+0xb6a0>
    f218:	mov	r2, #0
    f21c:	mov	r0, r3
    f220:	strb	r2, [r3, r6]
    f224:	pop	{r4, r5, r6, pc}
    f228:	mov	r0, #0
    f22c:	pop	{r4, r5, r6, pc}
    f230:	add	r0, r4, #1
    f234:	bl	38f8 <malloc@plt>
    f238:	subs	r3, r0, #0
    f23c:	beq	f228 <__printf_chk@plt+0xb684>
    f240:	mov	r6, r4
    f244:	mov	r0, r3
    f248:	mov	r1, r5
    f24c:	mov	r2, r6
    f250:	bl	38c8 <memcpy@plt>
    f254:	mov	r3, r0
    f258:	b	f218 <__printf_chk@plt+0xb674>
    f25c:	mov	r0, #1
    f260:	bl	38f8 <malloc@plt>
    f264:	subs	r3, r0, #0
    f268:	beq	f228 <__printf_chk@plt+0xb684>
    f26c:	mov	r6, r4
    f270:	b	f218 <__printf_chk@plt+0xb674>
    f274:	mov	ip, r1
    f278:	sub	r1, r1, #1
    f27c:	cmp	r1, #132	; 0x84
    f280:	push	{r4, lr}
    f284:	mov	r4, r0
    f288:	sub	sp, sp, #8
    f28c:	bhi	f2e0 <__printf_chk@plt+0xb73c>
    f290:	ldrb	r1, [r0]
    f294:	cmp	r1, #4
    f298:	bne	f2d8 <__printf_chk@plt+0xb734>
    f29c:	cmp	r2, #0
    f2a0:	moveq	r0, r2
    f2a4:	beq	f2d0 <__printf_chk@plt+0xb72c>
    f2a8:	mov	r0, r3
    f2ac:	mov	r1, r2
    f2b0:	mov	r3, ip
    f2b4:	mov	r2, r4
    f2b8:	mov	ip, #0
    f2bc:	str	ip, [sp]
    f2c0:	bl	3994 <EC_POINT_oct2point@plt>
    f2c4:	cmp	r0, #1
    f2c8:	moveq	r0, #0
    f2cc:	mvnne	r0, #3
    f2d0:	add	sp, sp, #8
    f2d4:	pop	{r4, pc}
    f2d8:	mvn	r0, #3
    f2dc:	b	f2d0 <__printf_chk@plt+0xb72c>
    f2e0:	mvn	r0, #7
    f2e4:	b	f2d0 <__printf_chk@plt+0xb72c>
    f2e8:	ldr	r3, [pc, #112]	; f360 <__printf_chk@plt+0xb7bc>
    f2ec:	ldr	ip, [pc, #112]	; f364 <__printf_chk@plt+0xb7c0>
    f2f0:	add	r3, pc, r3
    f2f4:	push	{r4, r5, lr}
    f2f8:	sub	sp, sp, #20
    f2fc:	ldr	r4, [r3, ip]
    f300:	mov	r5, r1
    f304:	add	r2, sp, #8
    f308:	add	r1, sp, #4
    f30c:	ldr	r3, [r4]
    f310:	str	r3, [sp, #12]
    f314:	bl	ec80 <__printf_chk@plt+0xb0dc>
    f318:	cmp	r0, #0
    f31c:	bne	f344 <__printf_chk@plt+0xb7a0>
    f320:	cmp	r5, #0
    f324:	moveq	r0, r5
    f328:	beq	f344 <__printf_chk@plt+0xb7a0>
    f32c:	mov	r2, r5
    f330:	ldmib	sp, {r0, r1}
    f334:	bl	36b8 <BN_bin2bn@plt>
    f338:	cmp	r0, #0
    f33c:	movne	r0, #0
    f340:	mvneq	r0, #1
    f344:	ldr	r2, [sp, #12]
    f348:	ldr	r3, [r4]
    f34c:	cmp	r2, r3
    f350:	bne	f35c <__printf_chk@plt+0xb7b8>
    f354:	add	sp, sp, #20
    f358:	pop	{r4, r5, pc}
    f35c:	bl	36f4 <__stack_chk_fail@plt>
    f360:	andeq	r8, r5, r0, lsl r9
    f364:	muleq	r0, ip, r3
    f368:	push	{r4, r5, r6, r7, r8, lr}
    f36c:	mov	r4, r0
    f370:	mov	r8, r1
    f374:	bl	645c <__printf_chk@plt+0x28b8>
    f378:	mov	r5, r0
    f37c:	mov	r0, r4
    f380:	bl	62bc <__printf_chk@plt+0x2718>
    f384:	cmp	r0, #1
    f388:	bls	f404 <__printf_chk@plt+0xb860>
    f38c:	ldrb	r0, [r5]
    f390:	mov	r1, #7
    f394:	ldrb	r3, [r5, #1]
    f398:	orr	r0, r3, r0, lsl #8
    f39c:	bl	368a4 <__printf_chk@plt+0x32d00>
    f3a0:	asr	r6, r0, #3
    f3a4:	cmp	r6, #2048	; 0x800
    f3a8:	bhi	f3fc <__printf_chk@plt+0xb858>
    f3ac:	mov	r0, r4
    f3b0:	add	r7, r6, #2
    f3b4:	bl	62bc <__printf_chk@plt+0x2718>
    f3b8:	cmp	r0, r7
    f3bc:	bcc	f404 <__printf_chk@plt+0xb860>
    f3c0:	cmp	r8, #0
    f3c4:	beq	f3e0 <__printf_chk@plt+0xb83c>
    f3c8:	add	r0, r5, #2
    f3cc:	mov	r1, r6
    f3d0:	mov	r2, r8
    f3d4:	bl	36b8 <BN_bin2bn@plt>
    f3d8:	cmp	r0, #0
    f3dc:	beq	f40c <__printf_chk@plt+0xb868>
    f3e0:	mov	r0, r4
    f3e4:	mov	r1, r7
    f3e8:	bl	67e0 <__printf_chk@plt+0x2c3c>
    f3ec:	adds	r0, r0, #0
    f3f0:	movne	r0, #1
    f3f4:	bl	36938 <__printf_chk@plt+0x32d94>
    f3f8:	pop	{r4, r5, r6, r7, r8, pc}
    f3fc:	mvn	r0, #6
    f400:	pop	{r4, r5, r6, r7, r8, pc}
    f404:	mvn	r0, #2
    f408:	pop	{r4, r5, r6, r7, r8, pc}
    f40c:	mvn	r0, #1
    f410:	pop	{r4, r5, r6, r7, r8, pc}
    f414:	ldr	ip, [pc, #140]	; f4a8 <__printf_chk@plt+0xb904>
    f418:	push	{r4, r5, r6, r7, lr}
    f41c:	add	ip, pc, ip
    f420:	ldr	lr, [pc, #132]	; f4ac <__printf_chk@plt+0xb908>
    f424:	sub	sp, sp, #20
    f428:	mov	r6, r1
    f42c:	mov	r5, r2
    f430:	add	r1, sp, #4
    f434:	add	r2, sp, #8
    f438:	ldr	r4, [ip, lr]
    f43c:	mov	r7, r0
    f440:	ldr	ip, [r4]
    f444:	str	ip, [sp, #12]
    f448:	bl	e0f0 <__printf_chk@plt+0xa54c>
    f44c:	cmp	r0, #0
    f450:	blt	f470 <__printf_chk@plt+0xb8cc>
    f454:	ldmib	sp, {r0, r1}
    f458:	mov	r2, r6
    f45c:	mov	r3, r5
    f460:	bl	f274 <__printf_chk@plt+0xb6d0>
    f464:	subs	r1, r0, #0
    f468:	movne	r0, r1
    f46c:	beq	f488 <__printf_chk@plt+0xb8e4>
    f470:	ldr	r2, [sp, #12]
    f474:	ldr	r3, [r4]
    f478:	cmp	r2, r3
    f47c:	bne	f4a4 <__printf_chk@plt+0xb900>
    f480:	add	sp, sp, #20
    f484:	pop	{r4, r5, r6, r7, pc}
    f488:	mov	r0, r7
    f48c:	mov	r2, r1
    f490:	bl	e198 <__printf_chk@plt+0xa5f4>
    f494:	adds	r0, r0, #0
    f498:	movne	r0, #1
    f49c:	bl	36938 <__printf_chk@plt+0x32d94>
    f4a0:	b	f470 <__printf_chk@plt+0xb8cc>
    f4a4:	bl	36f4 <__stack_chk_fail@plt>
    f4a8:	andeq	r8, r5, r4, ror #15
    f4ac:	muleq	r0, ip, r3
    f4b0:	ldr	r3, [pc, #240]	; f5a8 <__printf_chk@plt+0xba04>
    f4b4:	ldr	r2, [pc, #240]	; f5ac <__printf_chk@plt+0xba08>
    f4b8:	add	r3, pc, r3
    f4bc:	push	{r4, r5, r6, r7, r8, r9, lr}
    f4c0:	sub	sp, sp, #20
    f4c4:	ldr	r6, [r3, r2]
    f4c8:	mov	r7, r0
    f4cc:	mov	r0, r1
    f4d0:	mov	r4, r1
    f4d4:	ldr	r3, [r6]
    f4d8:	str	r3, [sp, #12]
    f4dc:	bl	37f0 <EC_KEY_get0_group@plt>
    f4e0:	bl	39d0 <EC_POINT_new@plt>
    f4e4:	subs	r5, r0, #0
    f4e8:	beq	f59c <__printf_chk@plt+0xb9f8>
    f4ec:	mov	r0, r7
    f4f0:	add	r1, sp, #4
    f4f4:	add	r2, sp, #8
    f4f8:	bl	e0f0 <__printf_chk@plt+0xa54c>
    f4fc:	subs	r8, r0, #0
    f500:	blt	f580 <__printf_chk@plt+0xb9dc>
    f504:	mov	r0, r4
    f508:	ldr	r8, [sp, #8]
    f50c:	ldr	r9, [sp, #4]
    f510:	bl	37f0 <EC_KEY_get0_group@plt>
    f514:	mov	r2, r5
    f518:	mov	r1, r8
    f51c:	mov	r3, r0
    f520:	mov	r0, r9
    f524:	bl	f274 <__printf_chk@plt+0xb6d0>
    f528:	subs	r8, r0, #0
    f52c:	bne	f580 <__printf_chk@plt+0xb9dc>
    f530:	mov	r0, r4
    f534:	mov	r1, r5
    f538:	bl	3298 <EC_KEY_set_public_key@plt>
    f53c:	cmp	r0, #1
    f540:	mov	r0, r5
    f544:	bne	f590 <__printf_chk@plt+0xb9ec>
    f548:	bl	331c <EC_POINT_free@plt>
    f54c:	mov	r0, r7
    f550:	mov	r1, r8
    f554:	mov	r2, r8
    f558:	bl	e198 <__printf_chk@plt+0xa5f4>
    f55c:	adds	r0, r0, #0
    f560:	movne	r0, #1
    f564:	bl	36938 <__printf_chk@plt+0x32d94>
    f568:	ldr	r2, [sp, #12]
    f56c:	ldr	r3, [r6]
    f570:	cmp	r2, r3
    f574:	bne	f5a4 <__printf_chk@plt+0xba00>
    f578:	add	sp, sp, #20
    f57c:	pop	{r4, r5, r6, r7, r8, r9, pc}
    f580:	mov	r0, r5
    f584:	bl	331c <EC_POINT_free@plt>
    f588:	mov	r0, r8
    f58c:	b	f568 <__printf_chk@plt+0xb9c4>
    f590:	bl	331c <EC_POINT_free@plt>
    f594:	mvn	r0, #1
    f598:	b	f568 <__printf_chk@plt+0xb9c4>
    f59c:	mvn	r0, #1
    f5a0:	b	f568 <__printf_chk@plt+0xb9c4>
    f5a4:	bl	36f4 <__stack_chk_fail@plt>
    f5a8:	andeq	r8, r5, r8, asr #14
    f5ac:	muleq	r0, ip, r3
    f5b0:	ldr	r3, [pc, #252]	; f6b4 <__printf_chk@plt+0xbb10>
    f5b4:	ldr	r2, [pc, #252]	; f6b8 <__printf_chk@plt+0xbb14>
    f5b8:	add	r3, pc, r3
    f5bc:	push	{r4, r5, r6, r7, r8, lr}
    f5c0:	sub	sp, sp, #2048	; 0x800
    f5c4:	ldr	r5, [r3, r2]
    f5c8:	sub	sp, sp, #8
    f5cc:	mov	r8, r0
    f5d0:	mov	r0, r1
    f5d4:	mov	r6, r1
    f5d8:	ldr	r3, [r5]
    f5dc:	str	r3, [sp, #2052]	; 0x804
    f5e0:	bl	38b0 <BN_num_bits@plt>
    f5e4:	mov	r1, #7
    f5e8:	bl	368a4 <__printf_chk@plt+0x32d00>
    f5ec:	cmp	r0, #0
    f5f0:	add	r3, r0, #7
    f5f4:	movge	r4, r0
    f5f8:	movlt	r4, r3
    f5fc:	asr	r4, r4, #3
    f600:	cmp	r4, #2048	; 0x800
    f604:	bhi	f6a0 <__printf_chk@plt+0xbafc>
    f608:	add	r7, sp, #8
    f60c:	mov	r0, r6
    f610:	sub	r1, r7, #7
    f614:	mov	r6, #0
    f618:	strb	r6, [sp]
    f61c:	bl	32ec <BN_bn2bin@plt>
    f620:	cmp	r4, r0
    f624:	bne	f6a8 <__printf_chk@plt+0xbb04>
    f628:	cmp	r4, r6
    f62c:	mov	r0, r4
    f630:	sub	r7, r7, #8
    f634:	ldrbgt	r3, [sp, #1]
    f638:	movle	r1, r6
    f63c:	movle	r2, #1
    f640:	lsrgt	r1, r3, #7
    f644:	rsbgt	r2, r1, #1
    f648:	add	r4, r7, r2
    f64c:	bl	368a4 <__printf_chk@plt+0x32d00>
    f650:	mov	r1, r4
    f654:	mov	r2, r0
    f658:	mov	r0, r8
    f65c:	bl	e924 <__printf_chk@plt+0xad80>
    f660:	movw	r1, #2049	; 0x801
    f664:	subs	r4, r0, #0
    f668:	mov	r0, sp
    f66c:	blt	f694 <__printf_chk@plt+0xbaf0>
    f670:	bl	35b90 <__printf_chk@plt+0x31fec>
    f674:	mov	r0, #0
    f678:	ldr	r2, [sp, #2052]	; 0x804
    f67c:	ldr	r3, [r5]
    f680:	cmp	r2, r3
    f684:	bne	f6b0 <__printf_chk@plt+0xbb0c>
    f688:	add	sp, sp, #2048	; 0x800
    f68c:	add	sp, sp, #8
    f690:	pop	{r4, r5, r6, r7, r8, pc}
    f694:	bl	35b90 <__printf_chk@plt+0x31fec>
    f698:	mov	r0, r4
    f69c:	b	f678 <__printf_chk@plt+0xbad4>
    f6a0:	mvn	r0, #9
    f6a4:	b	f678 <__printf_chk@plt+0xbad4>
    f6a8:	mvn	r0, #0
    f6ac:	b	f678 <__printf_chk@plt+0xbad4>
    f6b0:	bl	36f4 <__stack_chk_fail@plt>
    f6b4:	andeq	r8, r5, r8, asr #12
    f6b8:	muleq	r0, ip, r3
    f6bc:	ldr	r3, [pc, #276]	; f7d8 <__printf_chk@plt+0xbc34>
    f6c0:	ldr	r2, [pc, #276]	; f7dc <__printf_chk@plt+0xbc38>
    f6c4:	add	r3, pc, r3
    f6c8:	push	{r4, r5, r6, r7, r8, r9, lr}
    f6cc:	sub	sp, sp, #2048	; 0x800
    f6d0:	ldr	r6, [r3, r2]
    f6d4:	sub	sp, sp, #12
    f6d8:	mov	r9, r0
    f6dc:	mov	r0, r1
    f6e0:	mov	r7, r1
    f6e4:	ldr	r3, [r6]
    f6e8:	str	r3, [sp, #2052]	; 0x804
    f6ec:	bl	38b0 <BN_num_bits@plt>
    f6f0:	mov	r1, #7
    f6f4:	mov	r5, r0
    f6f8:	bl	368a4 <__printf_chk@plt+0x32d00>
    f6fc:	cmp	r0, #0
    f700:	addlt	r4, r5, #14
    f704:	movge	r4, r0
    f708:	asr	r4, r4, #3
    f70c:	cmp	r4, #2048	; 0x800
    f710:	movls	r3, #0
    f714:	movhi	r3, #1
    f718:	orrs	r3, r3, r5, lsr #31
    f71c:	bne	f7b8 <__printf_chk@plt+0xbc14>
    f720:	mov	r0, r7
    f724:	add	r7, sp, #4
    f728:	add	r8, sp, #8
    f72c:	mov	r1, r7
    f730:	bl	32ec <BN_bn2bin@plt>
    f734:	cmp	r4, r0
    f738:	mvnne	r0, #0
    f73c:	bne	f784 <__printf_chk@plt+0xbbe0>
    f740:	sub	r2, r8, #8
    f744:	mov	r0, r9
    f748:	add	r1, r4, #2
    f74c:	bl	6798 <__printf_chk@plt+0x2bf4>
    f750:	subs	r8, r0, #0
    f754:	blt	f7c0 <__printf_chk@plt+0xbc1c>
    f758:	ldr	r3, [sp]
    f75c:	ubfx	r2, r5, #8, #8
    f760:	cmp	r4, #0
    f764:	strb	r2, [r3]
    f768:	ldr	r3, [sp]
    f76c:	strb	r5, [r3, #1]
    f770:	bne	f7a0 <__printf_chk@plt+0xbbfc>
    f774:	mov	r0, r7
    f778:	mov	r1, #2048	; 0x800
    f77c:	bl	35b90 <__printf_chk@plt+0x31fec>
    f780:	mov	r0, #0
    f784:	ldr	r2, [sp, #2052]	; 0x804
    f788:	ldr	r3, [r6]
    f78c:	cmp	r2, r3
    f790:	bne	f7d4 <__printf_chk@plt+0xbc30>
    f794:	add	sp, sp, #2048	; 0x800
    f798:	add	sp, sp, #12
    f79c:	pop	{r4, r5, r6, r7, r8, r9, pc}
    f7a0:	ldr	r0, [sp]
    f7a4:	mov	r2, r4
    f7a8:	mov	r1, r7
    f7ac:	add	r0, r0, #2
    f7b0:	bl	38c8 <memcpy@plt>
    f7b4:	b	f774 <__printf_chk@plt+0xbbd0>
    f7b8:	mvn	r0, #9
    f7bc:	b	f784 <__printf_chk@plt+0xbbe0>
    f7c0:	mov	r0, r7
    f7c4:	mov	r1, #2048	; 0x800
    f7c8:	bl	35b90 <__printf_chk@plt+0x31fec>
    f7cc:	mov	r0, r8
    f7d0:	b	f784 <__printf_chk@plt+0xbbe0>
    f7d4:	bl	36f4 <__stack_chk_fail@plt>
    f7d8:	andeq	r8, r5, ip, lsr r5
    f7dc:	muleq	r0, ip, r3
    f7e0:	ldr	r3, [pc, #228]	; f8cc <__printf_chk@plt+0xbd28>
    f7e4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    f7e8:	mov	sl, r0
    f7ec:	ldr	r0, [pc, #220]	; f8d0 <__printf_chk@plt+0xbd2c>
    f7f0:	add	r3, pc, r3
    f7f4:	sub	sp, sp, #152	; 0x98
    f7f8:	mov	r8, r1
    f7fc:	mov	r9, r2
    f800:	ldr	r7, [r3, r0]
    f804:	ldr	r3, [r7]
    f808:	str	r3, [sp, #148]	; 0x94
    f80c:	bl	3598 <BN_CTX_new@plt>
    f810:	subs	r5, r0, #0
    f814:	beq	f8c0 <__printf_chk@plt+0xbd1c>
    f818:	mov	r3, #0
    f81c:	mov	r0, r9
    f820:	stm	sp, {r3, r5}
    f824:	mov	r1, r8
    f828:	mov	r2, #4
    f82c:	bl	37a8 <EC_POINT_point2oct@plt>
    f830:	cmp	r0, #133	; 0x85
    f834:	mov	r4, r0
    f838:	bhi	f8b0 <__printf_chk@plt+0xbd0c>
    f83c:	add	r6, sp, #12
    f840:	stm	sp, {r4, r5}
    f844:	mov	r0, r9
    f848:	mov	r1, r8
    f84c:	mov	r3, r6
    f850:	mov	r2, #4
    f854:	bl	37a8 <EC_POINT_point2oct@plt>
    f858:	cmp	r4, r0
    f85c:	mov	r0, r5
    f860:	bne	f8a4 <__printf_chk@plt+0xbd00>
    f864:	bl	3a9c <BN_CTX_free@plt>
    f868:	mov	r1, r6
    f86c:	mov	r2, r4
    f870:	mov	r0, sl
    f874:	bl	e924 <__printf_chk@plt+0xad80>
    f878:	mov	r1, r4
    f87c:	mov	r5, r0
    f880:	mov	r0, r6
    f884:	bl	35b90 <__printf_chk@plt+0x31fec>
    f888:	mov	r0, r5
    f88c:	ldr	r2, [sp, #148]	; 0x94
    f890:	ldr	r3, [r7]
    f894:	cmp	r2, r3
    f898:	bne	f8c8 <__printf_chk@plt+0xbd24>
    f89c:	add	sp, sp, #152	; 0x98
    f8a0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    f8a4:	bl	3a9c <BN_CTX_free@plt>
    f8a8:	mvn	r0, #0
    f8ac:	b	f88c <__printf_chk@plt+0xbce8>
    f8b0:	mov	r0, r5
    f8b4:	bl	3a9c <BN_CTX_free@plt>
    f8b8:	mvn	r0, #9
    f8bc:	b	f88c <__printf_chk@plt+0xbce8>
    f8c0:	mvn	r0, #1
    f8c4:	b	f88c <__printf_chk@plt+0xbce8>
    f8c8:	bl	36f4 <__stack_chk_fail@plt>
    f8cc:	andeq	r8, r5, r0, lsl r4
    f8d0:	muleq	r0, ip, r3
    f8d4:	push	{r4, r5, r6, lr}
    f8d8:	mov	r6, r0
    f8dc:	mov	r0, r1
    f8e0:	mov	r4, r1
    f8e4:	bl	337c <EC_KEY_get0_public_key@plt>
    f8e8:	mov	r5, r0
    f8ec:	mov	r0, r4
    f8f0:	bl	37f0 <EC_KEY_get0_group@plt>
    f8f4:	mov	r1, r5
    f8f8:	mov	r2, r0
    f8fc:	mov	r0, r6
    f900:	pop	{r4, r5, r6, lr}
    f904:	b	f7e0 <__printf_chk@plt+0xbc3c>
    f908:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f90c:	sub	sp, sp, #1040	; 0x410
    f910:	ldr	r4, [pc, #360]	; fa80 <__printf_chk@plt+0xbedc>
    f914:	sub	sp, sp, #4
    f918:	ldr	r3, [pc, #356]	; fa84 <__printf_chk@plt+0xbee0>
    f91c:	mov	r8, r0
    f920:	add	r4, pc, r4
    f924:	mov	r0, r1
    f928:	mov	r9, r2
    f92c:	mov	r5, r1
    f930:	ldr	fp, [r4, r3]
    f934:	add	r7, sp, #12
    f938:	ldr	r3, [fp]
    f93c:	str	r3, [sp, #1036]	; 0x40c
    f940:	bl	62bc <__printf_chk@plt+0x2718>
    f944:	mov	r1, r0
    f948:	mov	r0, r7
    f94c:	bl	17624 <__printf_chk@plt+0x13a80>
    f950:	ldr	r0, [pc, #304]	; fa88 <__printf_chk@plt+0xbee4>
    f954:	mov	r2, r7
    f958:	mov	r1, r8
    f95c:	mov	r3, #4
    f960:	ldr	r0, [r4, r0]
    f964:	str	r0, [sp, #4]
    f968:	bl	15574 <__printf_chk@plt+0x119d0>
    f96c:	cmp	r0, #4
    f970:	mov	sl, r0
    f974:	bne	fa4c <__printf_chk@plt+0xbea8>
    f978:	mov	r0, r5
    f97c:	bl	645c <__printf_chk@plt+0x28b8>
    f980:	mov	r6, r0
    f984:	mov	r0, r5
    f988:	bl	62bc <__printf_chk@plt+0x2718>
    f98c:	mov	r2, r6
    f990:	mov	r1, r8
    f994:	mov	r3, r0
    f998:	ldr	r0, [sp, #4]
    f99c:	bl	15574 <__printf_chk@plt+0x119d0>
    f9a0:	mov	r6, r0
    f9a4:	mov	r0, r5
    f9a8:	bl	62bc <__printf_chk@plt+0x2718>
    f9ac:	cmp	r6, r0
    f9b0:	bne	fa4c <__printf_chk@plt+0xbea8>
    f9b4:	ldr	r0, [pc, #208]	; fa8c <__printf_chk@plt+0xbee8>
    f9b8:	mov	r3, sl
    f9bc:	mov	r1, r8
    f9c0:	mov	r2, r7
    f9c4:	ldr	sl, [r4, r0]
    f9c8:	mov	r0, sl
    f9cc:	bl	15574 <__printf_chk@plt+0x119d0>
    f9d0:	cmp	r0, #4
    f9d4:	bne	fa4c <__printf_chk@plt+0xbea8>
    f9d8:	mov	r0, r7
    f9dc:	bl	17590 <__printf_chk@plt+0x139ec>
    f9e0:	cmp	r0, #262144	; 0x40000
    f9e4:	mov	r5, r0
    f9e8:	bhi	fa74 <__printf_chk@plt+0xbed0>
    f9ec:	mov	r0, r9
    f9f0:	bl	6030 <__printf_chk@plt+0x248c>
    f9f4:	cmp	r5, #0
    f9f8:	bne	fa20 <__printf_chk@plt+0xbe7c>
    f9fc:	b	fa6c <__printf_chk@plt+0xbec8>
    fa00:	mov	r0, r9
    fa04:	mov	r1, r7
    fa08:	mov	r2, r4
    fa0c:	bl	e50c <__printf_chk@plt+0xa968>
    fa10:	cmp	r0, #0
    fa14:	bne	fa50 <__printf_chk@plt+0xbeac>
    fa18:	subs	r5, r5, r4
    fa1c:	beq	fa6c <__printf_chk@plt+0xbec8>
    fa20:	cmp	r5, #1024	; 0x400
    fa24:	movcc	r6, r5
    fa28:	movcs	r6, #1024	; 0x400
    fa2c:	mov	r0, sl
    fa30:	mov	r1, r8
    fa34:	mov	r2, r7
    fa38:	mov	r3, r6
    fa3c:	bl	15574 <__printf_chk@plt+0x119d0>
    fa40:	cmp	r0, r6
    fa44:	mov	r4, r0
    fa48:	beq	fa00 <__printf_chk@plt+0xbe5c>
    fa4c:	mvn	r0, #25
    fa50:	ldr	r2, [sp, #1036]	; 0x40c
    fa54:	ldr	r3, [fp]
    fa58:	cmp	r2, r3
    fa5c:	bne	fa7c <__printf_chk@plt+0xbed8>
    fa60:	add	sp, sp, #1040	; 0x410
    fa64:	add	sp, sp, #4
    fa68:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    fa6c:	mov	r0, #0
    fa70:	b	fa50 <__printf_chk@plt+0xbeac>
    fa74:	mvn	r0, #3
    fa78:	b	fa50 <__printf_chk@plt+0xbeac>
    fa7c:	bl	36f4 <__stack_chk_fail@plt>
    fa80:	andeq	r8, r5, r0, ror #5
    fa84:	muleq	r0, ip, r3
    fa88:	ldrdeq	r0, [r0], -r8
    fa8c:			; <UNDEFINED> instruction: 0x000003b8
    fa90:	push	{r4, r5, r6, lr}
    fa94:	subs	r6, r1, #0
    fa98:	mov	r4, r2
    fa9c:	mov	r5, r0
    faa0:	bne	fac4 <__printf_chk@plt+0xbf20>
    faa4:	cmp	r4, #0
    faa8:	bne	fab4 <__printf_chk@plt+0xbf10>
    faac:	mov	r0, r4
    fab0:	pop	{r4, r5, r6, pc}
    fab4:	mov	r0, r5
    fab8:	mov	r1, #2
    fabc:	pop	{r4, r5, r6, lr}
    fac0:	b	e8c0 <__printf_chk@plt+0xad1c>
    fac4:	mov	r1, #1
    fac8:	bl	e8c0 <__printf_chk@plt+0xad1c>
    facc:	cmp	r0, #0
    fad0:	popne	{r4, r5, r6, pc}
    fad4:	mov	r1, r6
    fad8:	mov	r0, r5
    fadc:	bl	e7c0 <__printf_chk@plt+0xac1c>
    fae0:	cmp	r0, #0
    fae4:	beq	faa4 <__printf_chk@plt+0xbf00>
    fae8:	pop	{r4, r5, r6, pc}
    faec:	ldr	r3, [pc, #276]	; fc08 <__printf_chk@plt+0xc064>
    faf0:	ldr	r2, [pc, #276]	; fc0c <__printf_chk@plt+0xc068>
    faf4:	add	r3, pc, r3
    faf8:	push	{r4, r5, r6, r7, r8, lr}
    fafc:	subs	r5, r0, #0
    fb00:	ldr	r6, [r3, r2]
    fb04:	sub	sp, sp, #120	; 0x78
    fb08:	ldr	r0, [pc, #256]	; fc10 <__printf_chk@plt+0xc06c>
    fb0c:	ldr	r3, [r6]
    fb10:	add	r0, pc, r0
    fb14:	str	r3, [sp, #116]	; 0x74
    fb18:	mvnne	r3, #0
    fb1c:	strne	r3, [r5]
    fb20:	bl	3b08 <getenv@plt>
    fb24:	subs	r8, r0, #0
    fb28:	beq	fbfc <__printf_chk@plt+0xc058>
    fb2c:	add	r7, sp, #4
    fb30:	mov	r1, #0
    fb34:	mov	r2, #110	; 0x6e
    fb38:	mov	r4, #1
    fb3c:	mov	r0, r7
    fb40:	bl	3454 <memset@plt>
    fb44:	mov	r1, r8
    fb48:	mov	r2, #108	; 0x6c
    fb4c:	add	r0, sp, #6
    fb50:	strh	r4, [sp, #4]
    fb54:	bl	351ac <__printf_chk@plt+0x31608>
    fb58:	mov	r0, r4
    fb5c:	mov	r1, r4
    fb60:	mov	r2, #0
    fb64:	bl	3724 <socket@plt>
    fb68:	subs	r8, r0, #0
    fb6c:	blt	fbd4 <__printf_chk@plt+0xc030>
    fb70:	mov	r2, r4
    fb74:	mov	r1, #2
    fb78:	bl	349c <fcntl@plt>
    fb7c:	cmn	r0, #1
    fb80:	beq	fbdc <__printf_chk@plt+0xc038>
    fb84:	mov	r1, r7
    fb88:	mov	r0, r8
    fb8c:	mov	r2, #110	; 0x6e
    fb90:	bl	3838 <connect@plt>
    fb94:	cmp	r0, #0
    fb98:	blt	fbdc <__printf_chk@plt+0xc038>
    fb9c:	cmp	r5, #0
    fba0:	beq	fbc4 <__printf_chk@plt+0xc020>
    fba4:	mov	r0, #0
    fba8:	str	r8, [r5]
    fbac:	ldr	r2, [sp, #116]	; 0x74
    fbb0:	ldr	r3, [r6]
    fbb4:	cmp	r2, r3
    fbb8:	bne	fc04 <__printf_chk@plt+0xc060>
    fbbc:	add	sp, sp, #120	; 0x78
    fbc0:	pop	{r4, r5, r6, r7, r8, pc}
    fbc4:	mov	r0, r8
    fbc8:	bl	34f0 <close@plt>
    fbcc:	mov	r0, r5
    fbd0:	b	fbac <__printf_chk@plt+0xc008>
    fbd4:	mvn	r0, #23
    fbd8:	b	fbac <__printf_chk@plt+0xc008>
    fbdc:	bl	3a3c <__errno_location@plt>
    fbe0:	ldr	r5, [r0]
    fbe4:	mov	r4, r0
    fbe8:	mov	r0, r8
    fbec:	bl	34f0 <close@plt>
    fbf0:	mvn	r0, #23
    fbf4:	str	r5, [r4]
    fbf8:	b	fbac <__printf_chk@plt+0xc008>
    fbfc:	mvn	r0, #46	; 0x2e
    fc00:	b	fbac <__printf_chk@plt+0xc008>
    fc04:	bl	36f4 <__stack_chk_fail@plt>
    fc08:	andeq	r8, r5, ip, lsl #2
    fc0c:	muleq	r0, ip, r3
    fc10:	andeq	r8, r2, r4, ror #24
    fc14:	push	{r4, lr}
    fc18:	mov	r4, r0
    fc1c:	ldr	r0, [pc, #24]	; fc3c <__printf_chk@plt+0xc098>
    fc20:	add	r0, pc, r0
    fc24:	bl	3b08 <getenv@plt>
    fc28:	cmp	r0, #0
    fc2c:	popeq	{r4, pc}
    fc30:	mov	r0, r4
    fc34:	pop	{r4, lr}
    fc38:	b	34f0 <close@plt>
    fc3c:	andeq	r8, r2, r4, asr fp
    fc40:	ldr	r3, [pc, #236]	; fd34 <__printf_chk@plt+0xc190>
    fc44:	cmp	r1, #0
    fc48:	ldr	r1, [pc, #232]	; fd38 <__printf_chk@plt+0xc194>
    fc4c:	add	r3, pc, r3
    fc50:	moveq	ip, #23
    fc54:	push	{r4, r5, r6, r7, r8, lr}
    fc58:	sub	sp, sp, #8
    fc5c:	ldr	r4, [r3, r1]
    fc60:	movne	ip, #22
    fc64:	mov	r8, r0
    fc68:	mov	r7, r2
    fc6c:	strb	ip, [sp, #3]
    fc70:	ldr	r3, [r4]
    fc74:	str	r3, [sp, #4]
    fc78:	bl	5a34 <__printf_chk@plt+0x1e90>
    fc7c:	subs	r5, r0, #0
    fc80:	beq	fd20 <__printf_chk@plt+0xc17c>
    fc84:	ldrb	r1, [sp, #3]
    fc88:	bl	e8c0 <__printf_chk@plt+0xad1c>
    fc8c:	subs	r6, r0, #0
    fc90:	beq	fcb8 <__printf_chk@plt+0xc114>
    fc94:	mov	r0, r5
    fc98:	bl	5ccc <__printf_chk@plt+0x2128>
    fc9c:	mov	r0, r6
    fca0:	ldr	r2, [sp, #4]
    fca4:	ldr	r3, [r4]
    fca8:	cmp	r2, r3
    fcac:	bne	fd30 <__printf_chk@plt+0xc18c>
    fcb0:	add	sp, sp, #8
    fcb4:	pop	{r4, r5, r6, r7, r8, pc}
    fcb8:	mov	r1, r7
    fcbc:	mov	r0, r5
    fcc0:	bl	e9e8 <__printf_chk@plt+0xae44>
    fcc4:	subs	r6, r0, #0
    fcc8:	bne	fc94 <__printf_chk@plt+0xc0f0>
    fccc:	mov	r0, r8
    fcd0:	mov	r1, r5
    fcd4:	mov	r2, r5
    fcd8:	bl	f908 <__printf_chk@plt+0xbd64>
    fcdc:	subs	r6, r0, #0
    fce0:	bne	fc94 <__printf_chk@plt+0xc0f0>
    fce4:	mov	r0, r5
    fce8:	add	r1, sp, #3
    fcec:	bl	e0b0 <__printf_chk@plt+0xa50c>
    fcf0:	subs	r6, r0, #0
    fcf4:	bne	fc94 <__printf_chk@plt+0xc0f0>
    fcf8:	ldrb	r3, [sp, #3]
    fcfc:	cmp	r3, #102	; 0x66
    fd00:	cmpne	r3, #5
    fd04:	beq	fd28 <__printf_chk@plt+0xc184>
    fd08:	cmp	r3, #30
    fd0c:	beq	fd28 <__printf_chk@plt+0xc184>
    fd10:	cmp	r3, #6
    fd14:	moveq	r6, #0
    fd18:	mvnne	r6, #3
    fd1c:	b	fc94 <__printf_chk@plt+0xc0f0>
    fd20:	mvn	r0, #1
    fd24:	b	fca0 <__printf_chk@plt+0xc0fc>
    fd28:	mvn	r6, #26
    fd2c:	b	fc94 <__printf_chk@plt+0xc0f0>
    fd30:	bl	36f4 <__stack_chk_fail@plt>
    fd34:			; <UNDEFINED> instruction: 0x00057fb4
    fd38:	muleq	r0, ip, r3
    fd3c:	push	{r4, r5, r6, lr}
    fd40:	subs	r5, r0, #0
    fd44:	popeq	{r4, r5, r6, pc}
    fd48:	ldr	r3, [r5]
    fd4c:	cmp	r3, #0
    fd50:	movne	r4, #0
    fd54:	movne	r6, r4
    fd58:	beq	fd98 <__printf_chk@plt+0xc1f4>
    fd5c:	ldr	r3, [r5, #4]
    fd60:	add	r6, r6, #1
    fd64:	cmp	r3, #0
    fd68:	beq	fd74 <__printf_chk@plt+0xc1d0>
    fd6c:	ldr	r0, [r3, r4]
    fd70:	bl	7b24 <__printf_chk@plt+0x3f80>
    fd74:	ldr	r3, [r5, #8]
    fd78:	cmp	r3, #0
    fd7c:	beq	fd88 <__printf_chk@plt+0xc1e4>
    fd80:	ldr	r0, [r3, r4]
    fd84:	bl	3244 <free@plt>
    fd88:	ldr	r3, [r5]
    fd8c:	add	r4, r4, #4
    fd90:	cmp	r3, r6
    fd94:	bhi	fd5c <__printf_chk@plt+0xc1b8>
    fd98:	mov	r0, r5
    fd9c:	pop	{r4, r5, r6, lr}
    fda0:	b	3244 <free@plt>
    fda4:	ldr	r3, [pc, #952]	; 10164 <__printf_chk@plt+0xc5c0>
    fda8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    fdac:	mov	r4, r1
    fdb0:	ldr	r1, [pc, #944]	; 10168 <__printf_chk@plt+0xc5c4>
    fdb4:	add	r3, pc, r3
    fdb8:	sub	sp, sp, #52	; 0x34
    fdbc:	cmp	r4, #1
    fdc0:	mov	r8, r0
    fdc4:	mov	r7, r2
    fdc8:	ldr	r5, [r3, r1]
    fdcc:	ldr	r3, [r5]
    fdd0:	str	r3, [sp, #44]	; 0x2c
    fdd4:	beq	fe30 <__printf_chk@plt+0xc28c>
    fdd8:	cmp	r4, #2
    fddc:	bne	fe14 <__printf_chk@plt+0xc270>
    fde0:	mov	sl, #12
    fde4:	mov	r9, #11
    fde8:	bl	5a34 <__printf_chk@plt+0x1e90>
    fdec:	subs	r6, r0, #0
    fdf0:	beq	fe98 <__printf_chk@plt+0xc2f4>
    fdf4:	mov	r1, r9
    fdf8:	bl	e8c0 <__printf_chk@plt+0xad1c>
    fdfc:	subs	r9, r0, #0
    fe00:	beq	fe3c <__printf_chk@plt+0xc298>
    fe04:	mov	r0, r6
    fe08:	bl	5ccc <__printf_chk@plt+0x2128>
    fe0c:	mov	r0, r9
    fe10:	b	fe18 <__printf_chk@plt+0xc274>
    fe14:	mvn	r0, #9
    fe18:	ldr	r2, [sp, #44]	; 0x2c
    fe1c:	ldr	r3, [r5]
    fe20:	cmp	r2, r3
    fe24:	bne	ffbc <__printf_chk@plt+0xc418>
    fe28:	add	sp, sp, #52	; 0x34
    fe2c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    fe30:	mov	sl, #2
    fe34:	mov	r9, r4
    fe38:	b	fde8 <__printf_chk@plt+0xc244>
    fe3c:	mov	r0, r8
    fe40:	mov	r1, r6
    fe44:	mov	r2, r6
    fe48:	bl	f908 <__printf_chk@plt+0xbd64>
    fe4c:	subs	r9, r0, #0
    fe50:	bne	fe04 <__printf_chk@plt+0xc260>
    fe54:	mov	r0, r6
    fe58:	add	r1, sp, #27
    fe5c:	bl	e0b0 <__printf_chk@plt+0xa50c>
    fe60:	subs	r9, r0, #0
    fe64:	bne	fe04 <__printf_chk@plt+0xc260>
    fe68:	ldrb	r3, [sp, #27]
    fe6c:	cmp	r3, #102	; 0x66
    fe70:	cmpne	r3, #5
    fe74:	beq	fe90 <__printf_chk@plt+0xc2ec>
    fe78:	cmp	r3, #30
    fe7c:	beq	fe90 <__printf_chk@plt+0xc2ec>
    fe80:	cmp	sl, r3
    fe84:	beq	fea0 <__printf_chk@plt+0xc2fc>
    fe88:	mvn	r9, #3
    fe8c:	b	fe04 <__printf_chk@plt+0xc260>
    fe90:	mvn	r9, #26
    fe94:	b	fe04 <__printf_chk@plt+0xc260>
    fe98:	mvn	r0, #1
    fe9c:	b	fe18 <__printf_chk@plt+0xc274>
    fea0:	mov	r0, r6
    fea4:	add	r1, sp, #28
    fea8:	bl	e004 <__printf_chk@plt+0xa460>
    feac:	subs	r9, r0, #0
    feb0:	bne	fe04 <__printf_chk@plt+0xc260>
    feb4:	ldr	sl, [sp, #28]
    feb8:	cmp	sl, #2048	; 0x800
    febc:	bhi	fe88 <__printf_chk@plt+0xc2e4>
    fec0:	cmp	sl, #0
    fec4:	mvneq	r9, #47	; 0x2f
    fec8:	beq	fe04 <__printf_chk@plt+0xc260>
    fecc:	mov	r0, #1
    fed0:	mov	r1, #12
    fed4:	bl	385c <calloc@plt>
    fed8:	subs	r8, r0, #0
    fedc:	beq	1015c <__printf_chk@plt+0xc5b8>
    fee0:	mov	r0, sl
    fee4:	mov	r1, #4
    fee8:	bl	385c <calloc@plt>
    feec:	cmp	r0, #0
    fef0:	str	r0, [r8, #4]
    fef4:	beq	10154 <__printf_chk@plt+0xc5b0>
    fef8:	mov	r0, sl
    fefc:	mov	r1, #4
    ff00:	bl	385c <calloc@plt>
    ff04:	cmp	r0, #0
    ff08:	str	r0, [r8, #8]
    ff0c:	beq	10154 <__printf_chk@plt+0xc5b0>
    ff10:	ldr	r2, [sp, #28]
    ff14:	mov	r3, #0
    ff18:	str	r7, [sp, #20]
    ff1c:	mov	fp, r5
    ff20:	mov	r7, r3
    ff24:	mov	r5, r4
    ff28:	add	r1, sp, #36	; 0x24
    ff2c:	str	r9, [sp, #16]
    ff30:	str	r1, [sp, #4]
    ff34:	add	r1, sp, #40	; 0x28
    ff38:	str	r1, [sp, #8]
    ff3c:	add	r1, sp, #32
    ff40:	str	r1, [sp, #12]
    ff44:	cmp	r7, r2
    ff48:	bcs	1006c <__printf_chk@plt+0xc4c8>
    ff4c:	cmp	r5, #1
    ff50:	beq	10018 <__printf_chk@plt+0xc474>
    ff54:	cmp	r5, #2
    ff58:	bne	10010 <__printf_chk@plt+0xc46c>
    ff5c:	add	r2, sp, #40	; 0x28
    ff60:	mov	r0, r6
    ff64:	add	r1, sp, #36	; 0x24
    ff68:	mov	r3, #0
    ff6c:	ldr	r4, [r8, #4]
    ff70:	str	r3, [sp, #32]
    ff74:	ldr	sl, [r8, #8]
    ff78:	bl	e198 <__printf_chk@plt+0xa5f4>
    ff7c:	subs	r2, r0, #0
    ff80:	beq	ffc0 <__printf_chk@plt+0xc41c>
    ff84:	ldr	r0, [sp, #32]
    ff88:	str	r2, [sp]
    ff8c:	bl	3244 <free@plt>
    ff90:	ldr	r2, [sp]
    ff94:	cmn	r2, #14
    ff98:	beq	10144 <__printf_chk@plt+0xc5a0>
    ff9c:	mov	r5, fp
    ffa0:	mov	fp, r2
    ffa4:	mov	r0, r6
    ffa8:	bl	5ccc <__printf_chk@plt+0x2128>
    ffac:	mov	r0, r8
    ffb0:	bl	fd3c <__printf_chk@plt+0xc198>
    ffb4:	mov	r0, fp
    ffb8:	b	fe18 <__printf_chk@plt+0xc274>
    ffbc:	bl	36f4 <__stack_chk_fail@plt>
    ffc0:	mov	r0, r6
    ffc4:	add	r1, sp, #32
    ffc8:	bl	e328 <__printf_chk@plt+0xa784>
    ffcc:	subs	r2, r0, #0
    ffd0:	bne	ff84 <__printf_chk@plt+0xc3e0>
    ffd4:	lsl	r9, r7, #2
    ffd8:	ldr	r0, [sp, #36]	; 0x24
    ffdc:	add	r2, r4, r9
    ffe0:	ldr	r1, [sp, #40]	; 0x28
    ffe4:	bl	bb30 <__printf_chk@plt+0x7f8c>
    ffe8:	subs	r2, r0, #0
    ffec:	bne	ff84 <__printf_chk@plt+0xc3e0>
    fff0:	add	r1, sl, r9
    fff4:	cmp	r1, #0
    fff8:	ldrne	r1, [sp, #32]
    fffc:	strne	r1, [sl, r9]
   10000:	strne	r2, [sp, #32]
   10004:	ldr	r0, [sp, #32]
   10008:	bl	3244 <free@plt>
   1000c:	ldr	r2, [sp, #28]
   10010:	add	r7, r7, #1
   10014:	b	ff44 <__printf_chk@plt+0xc3a0>
   10018:	mov	r3, #0
   1001c:	ldr	sl, [r8, #4]
   10020:	mov	r0, r3
   10024:	str	r3, [sp, #40]	; 0x28
   10028:	ldr	r4, [r8, #8]
   1002c:	bl	7d7c <__printf_chk@plt+0x41d8>
   10030:	subs	r9, r0, #0
   10034:	beq	100f8 <__printf_chk@plt+0xc554>
   10038:	mov	r0, r6
   1003c:	add	r1, sp, #36	; 0x24
   10040:	bl	e004 <__printf_chk@plt+0xa460>
   10044:	subs	r2, r0, #0
   10048:	beq	10084 <__printf_chk@plt+0xc4e0>
   1004c:	mov	r5, fp
   10050:	mov	sl, r9
   10054:	mov	fp, r2
   10058:	mov	r0, sl
   1005c:	bl	7b24 <__printf_chk@plt+0x3f80>
   10060:	ldr	r0, [sp, #40]	; 0x28
   10064:	bl	3244 <free@plt>
   10068:	b	ffa4 <__printf_chk@plt+0xc400>
   1006c:	ldr	r7, [sp, #20]
   10070:	mov	r5, fp
   10074:	str	r2, [r8]
   10078:	ldr	r9, [sp, #16]
   1007c:	str	r8, [r7]
   10080:	b	fe04 <__printf_chk@plt+0xc260>
   10084:	ldr	r2, [r9, #8]
   10088:	mov	r0, r6
   1008c:	ldr	r1, [r2, #20]
   10090:	bl	f368 <__printf_chk@plt+0xb7c4>
   10094:	subs	r2, r0, #0
   10098:	bne	1004c <__printf_chk@plt+0xc4a8>
   1009c:	ldr	r2, [r9, #8]
   100a0:	mov	r0, r6
   100a4:	ldr	r1, [r2, #16]
   100a8:	bl	f368 <__printf_chk@plt+0xb7c4>
   100ac:	subs	r2, r0, #0
   100b0:	bne	1004c <__printf_chk@plt+0xc4a8>
   100b4:	mov	r0, r6
   100b8:	add	r1, sp, #40	; 0x28
   100bc:	bl	e328 <__printf_chk@plt+0xa784>
   100c0:	subs	r2, r0, #0
   100c4:	bne	1004c <__printf_chk@plt+0xc4a8>
   100c8:	ldr	r2, [r9, #8]
   100cc:	ldr	r0, [r2, #16]
   100d0:	bl	38b0 <BN_num_bits@plt>
   100d4:	cmp	r0, #0
   100d8:	blt	100e8 <__printf_chk@plt+0xc544>
   100dc:	ldr	r2, [sp, #36]	; 0x24
   100e0:	cmp	r0, r2
   100e4:	beq	10104 <__printf_chk@plt+0xc560>
   100e8:	mov	r5, fp
   100ec:	mov	sl, r9
   100f0:	mvn	fp, #10
   100f4:	b	10058 <__printf_chk@plt+0xc4b4>
   100f8:	mov	r5, fp
   100fc:	mvn	fp, #1
   10100:	b	ffa4 <__printf_chk@plt+0xc400>
   10104:	cmn	sl, r7, lsl #2
   10108:	lsl	r2, r7, #2
   1010c:	add	r1, r4, r2
   10110:	strne	r9, [sl, r7, lsl #2]
   10114:	movne	r9, #0
   10118:	cmp	r1, #0
   1011c:	ldrne	r0, [sp, #40]	; 0x28
   10120:	movne	r1, #0
   10124:	strne	r0, [r4, r2]
   10128:	strne	r1, [sp, #40]	; 0x28
   1012c:	mov	r0, r9
   10130:	bl	7b24 <__printf_chk@plt+0x3f80>
   10134:	ldr	r0, [sp, #40]	; 0x28
   10138:	bl	3244 <free@plt>
   1013c:	ldr	r2, [sp, #28]
   10140:	b	10010 <__printf_chk@plt+0xc46c>
   10144:	ldr	r2, [sp, #28]
   10148:	sub	r2, r2, #1
   1014c:	str	r2, [sp, #28]
   10150:	b	ff44 <__printf_chk@plt+0xc3a0>
   10154:	mvn	fp, #1
   10158:	b	ffa4 <__printf_chk@plt+0xc400>
   1015c:	mvn	r9, #1
   10160:	b	fe04 <__printf_chk@plt+0xc260>
   10164:	andeq	r7, r5, ip, asr #28
   10168:	muleq	r0, ip, r3
   1016c:	ldr	ip, [pc, #396]	; 10300 <__printf_chk@plt+0xc75c>
   10170:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10174:	mov	r5, r1
   10178:	ldr	r1, [pc, #388]	; 10304 <__printf_chk@plt+0xc760>
   1017c:	add	ip, pc, ip
   10180:	mov	r9, r0
   10184:	ldr	r0, [r5]
   10188:	mov	sl, r3
   1018c:	sub	sp, sp, #12
   10190:	ldr	r4, [ip, r1]
   10194:	cmp	r0, #0
   10198:	mov	r7, r2
   1019c:	ldr	r8, [sp, #48]	; 0x30
   101a0:	ldr	r3, [r4]
   101a4:	str	r3, [sp, #4]
   101a8:	bne	102e4 <__printf_chk@plt+0xc740>
   101ac:	bl	5a34 <__printf_chk@plt+0x1e90>
   101b0:	subs	r6, r0, #0
   101b4:	beq	102ec <__printf_chk@plt+0xc748>
   101b8:	mov	r1, #3
   101bc:	bl	e8c0 <__printf_chk@plt+0xad1c>
   101c0:	subs	fp, r0, #0
   101c4:	beq	101ec <__printf_chk@plt+0xc648>
   101c8:	mov	r0, r6
   101cc:	bl	5ccc <__printf_chk@plt+0x2128>
   101d0:	mov	r0, fp
   101d4:	ldr	r2, [sp, #4]
   101d8:	ldr	r3, [r4]
   101dc:	cmp	r2, r3
   101e0:	bne	102f4 <__printf_chk@plt+0xc750>
   101e4:	add	sp, sp, #12
   101e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   101ec:	ldr	r3, [r5, #8]
   101f0:	ldr	r0, [r3, #16]
   101f4:	bl	38b0 <BN_num_bits@plt>
   101f8:	mov	r1, r0
   101fc:	mov	r0, r6
   10200:	bl	e7c0 <__printf_chk@plt+0xac1c>
   10204:	subs	fp, r0, #0
   10208:	bne	101c8 <__printf_chk@plt+0xc624>
   1020c:	ldr	r3, [r5, #8]
   10210:	mov	r0, r6
   10214:	ldr	r1, [r3, #20]
   10218:	bl	f6bc <__printf_chk@plt+0xbb18>
   1021c:	subs	fp, r0, #0
   10220:	bne	101c8 <__printf_chk@plt+0xc624>
   10224:	ldr	r3, [r5, #8]
   10228:	mov	r0, r6
   1022c:	ldr	r1, [r3, #16]
   10230:	bl	f6bc <__printf_chk@plt+0xbb18>
   10234:	subs	fp, r0, #0
   10238:	bne	101c8 <__printf_chk@plt+0xc624>
   1023c:	mov	r1, r7
   10240:	mov	r0, r6
   10244:	bl	f6bc <__printf_chk@plt+0xbb18>
   10248:	subs	fp, r0, #0
   1024c:	bne	101c8 <__printf_chk@plt+0xc624>
   10250:	mov	r1, sl
   10254:	mov	r0, r6
   10258:	mov	r2, #16
   1025c:	bl	e50c <__printf_chk@plt+0xa968>
   10260:	subs	fp, r0, #0
   10264:	bne	101c8 <__printf_chk@plt+0xc624>
   10268:	mov	r0, r6
   1026c:	mov	r1, #1
   10270:	bl	e7c0 <__printf_chk@plt+0xac1c>
   10274:	subs	fp, r0, #0
   10278:	bne	101c8 <__printf_chk@plt+0xc624>
   1027c:	mov	r0, r9
   10280:	mov	r1, r6
   10284:	mov	r2, r6
   10288:	bl	f908 <__printf_chk@plt+0xbd64>
   1028c:	subs	fp, r0, #0
   10290:	bne	101c8 <__printf_chk@plt+0xc624>
   10294:	mov	r0, r6
   10298:	add	r1, sp, #3
   1029c:	bl	e0b0 <__printf_chk@plt+0xa50c>
   102a0:	subs	fp, r0, #0
   102a4:	bne	101c8 <__printf_chk@plt+0xc624>
   102a8:	ldrb	r3, [sp, #3]
   102ac:	cmp	r3, #102	; 0x66
   102b0:	cmpne	r3, #5
   102b4:	beq	102f8 <__printf_chk@plt+0xc754>
   102b8:	cmp	r3, #30
   102bc:	beq	102f8 <__printf_chk@plt+0xc754>
   102c0:	cmp	r3, #4
   102c4:	mvnne	fp, #3
   102c8:	bne	101c8 <__printf_chk@plt+0xc624>
   102cc:	mov	r1, r8
   102d0:	mov	r0, r6
   102d4:	mov	r2, #16
   102d8:	bl	deb0 <__printf_chk@plt+0xa30c>
   102dc:	mov	fp, r0
   102e0:	b	101c8 <__printf_chk@plt+0xc624>
   102e4:	mvn	r0, #9
   102e8:	b	101d4 <__printf_chk@plt+0xc630>
   102ec:	mvn	r0, #1
   102f0:	b	101d4 <__printf_chk@plt+0xc630>
   102f4:	bl	36f4 <__stack_chk_fail@plt>
   102f8:	mvn	fp, #26
   102fc:	b	101c8 <__printf_chk@plt+0xc624>
   10300:	andeq	r7, r5, r4, lsl #21
   10304:	muleq	r0, ip, r3
   10308:	ldr	ip, [pc, #516]	; 10514 <__printf_chk@plt+0xc970>
   1030c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10310:	mov	r8, r2
   10314:	ldr	r2, [pc, #508]	; 10518 <__printf_chk@plt+0xc974>
   10318:	add	ip, pc, ip
   1031c:	sub	sp, sp, #36	; 0x24
   10320:	mov	r6, r1
   10324:	mov	r7, r3
   10328:	mov	fp, r0
   1032c:	ldr	r2, [ip, r2]
   10330:	mov	r3, ip
   10334:	ldr	r1, [sp, #76]	; 0x4c
   10338:	mov	r3, #0
   1033c:	ldr	sl, [sp, #72]	; 0x48
   10340:	str	r2, [sp, #4]
   10344:	cmp	r1, #1048576	; 0x100000
   10348:	ldr	r2, [r2]
   1034c:	str	r3, [sp, #16]
   10350:	str	r3, [r8]
   10354:	str	r3, [sp, #20]
   10358:	str	r2, [sp, #28]
   1035c:	str	r3, [sp, #24]
   10360:	str	r3, [r7]
   10364:	ldr	r9, [sp, #80]	; 0x50
   10368:	bhi	104f8 <__printf_chk@plt+0xc954>
   1036c:	bl	5a34 <__printf_chk@plt+0x1e90>
   10370:	subs	r5, r0, #0
   10374:	beq	10500 <__printf_chk@plt+0xc95c>
   10378:	mov	r0, r6
   1037c:	add	r1, sp, #16
   10380:	add	r2, sp, #20
   10384:	bl	8370 <__printf_chk@plt+0x47cc>
   10388:	subs	r4, r0, #0
   1038c:	beq	103d4 <__printf_chk@plt+0xc830>
   10390:	ldr	r0, [sp, #16]
   10394:	cmp	r0, #0
   10398:	beq	103ac <__printf_chk@plt+0xc808>
   1039c:	ldr	r1, [sp, #20]
   103a0:	bl	35b90 <__printf_chk@plt+0x31fec>
   103a4:	ldr	r0, [sp, #16]
   103a8:	bl	3244 <free@plt>
   103ac:	mov	r0, r5
   103b0:	bl	5ccc <__printf_chk@plt+0x2128>
   103b4:	mov	r0, r4
   103b8:	ldr	r1, [sp, #4]
   103bc:	ldr	r2, [sp, #28]
   103c0:	ldr	r3, [r1]
   103c4:	cmp	r2, r3
   103c8:	bne	10508 <__printf_chk@plt+0xc964>
   103cc:	add	sp, sp, #36	; 0x24
   103d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   103d4:	cmp	r9, #0
   103d8:	beq	103ec <__printf_chk@plt+0xc848>
   103dc:	ldr	r3, [r6]
   103e0:	cmp	r3, #1
   103e4:	movne	r9, r4
   103e8:	beq	104bc <__printf_chk@plt+0xc918>
   103ec:	mov	r0, r5
   103f0:	mov	r1, #13
   103f4:	bl	e8c0 <__printf_chk@plt+0xad1c>
   103f8:	subs	r4, r0, #0
   103fc:	bne	10390 <__printf_chk@plt+0xc7ec>
   10400:	mov	r0, r5
   10404:	ldr	r1, [sp, #16]
   10408:	ldr	r2, [sp, #20]
   1040c:	bl	e924 <__printf_chk@plt+0xad80>
   10410:	subs	r4, r0, #0
   10414:	bne	10390 <__printf_chk@plt+0xc7ec>
   10418:	mov	r1, sl
   1041c:	ldr	r2, [sp, #76]	; 0x4c
   10420:	mov	r0, r5
   10424:	bl	e924 <__printf_chk@plt+0xad80>
   10428:	subs	r4, r0, #0
   1042c:	bne	10390 <__printf_chk@plt+0xc7ec>
   10430:	ldr	r2, [sp, #84]	; 0x54
   10434:	mov	r0, r5
   10438:	and	r1, r2, #1
   1043c:	orr	r1, r9, r1
   10440:	bl	e7c0 <__printf_chk@plt+0xac1c>
   10444:	subs	r4, r0, #0
   10448:	bne	10390 <__printf_chk@plt+0xc7ec>
   1044c:	mov	r0, fp
   10450:	mov	r1, r5
   10454:	mov	r2, r5
   10458:	bl	f908 <__printf_chk@plt+0xbd64>
   1045c:	subs	r4, r0, #0
   10460:	bne	10390 <__printf_chk@plt+0xc7ec>
   10464:	mov	r0, r5
   10468:	add	r1, sp, #15
   1046c:	bl	e0b0 <__printf_chk@plt+0xa50c>
   10470:	subs	r4, r0, #0
   10474:	bne	10390 <__printf_chk@plt+0xc7ec>
   10478:	ldrb	r3, [sp, #15]
   1047c:	cmp	r3, #102	; 0x66
   10480:	cmpne	r3, #5
   10484:	beq	1050c <__printf_chk@plt+0xc968>
   10488:	cmp	r3, #30
   1048c:	beq	1050c <__printf_chk@plt+0xc968>
   10490:	cmp	r3, #14
   10494:	mvnne	r4, #3
   10498:	bne	10390 <__printf_chk@plt+0xc7ec>
   1049c:	mov	r1, r8
   104a0:	mov	r0, r5
   104a4:	add	r2, sp, #24
   104a8:	bl	e248 <__printf_chk@plt+0xa6a4>
   104ac:	subs	r4, r0, #0
   104b0:	ldreq	r3, [sp, #24]
   104b4:	streq	r3, [r7]
   104b8:	b	10390 <__printf_chk@plt+0xc7ec>
   104bc:	ldr	r1, [pc, #88]	; 1051c <__printf_chk@plt+0xc978>
   104c0:	mov	r0, r9
   104c4:	add	r1, pc, r1
   104c8:	bl	3a00 <strcmp@plt>
   104cc:	cmp	r0, #0
   104d0:	moveq	r9, #2
   104d4:	beq	103ec <__printf_chk@plt+0xc848>
   104d8:	ldr	r1, [pc, #64]	; 10520 <__printf_chk@plt+0xc97c>
   104dc:	mov	r0, r9
   104e0:	add	r1, pc, r1
   104e4:	bl	3a00 <strcmp@plt>
   104e8:	cmp	r0, #0
   104ec:	moveq	r9, #4
   104f0:	movne	r9, #0
   104f4:	b	103ec <__printf_chk@plt+0xc848>
   104f8:	mvn	r0, #9
   104fc:	b	103b8 <__printf_chk@plt+0xc814>
   10500:	mvn	r0, #1
   10504:	b	103b8 <__printf_chk@plt+0xc814>
   10508:	bl	36f4 <__stack_chk_fail@plt>
   1050c:	mvn	r4, #26
   10510:	b	10390 <__printf_chk@plt+0xc7ec>
   10514:	andeq	r7, r5, r8, ror #17
   10518:	muleq	r0, ip, r3
   1051c:	andeq	r8, r2, r0, lsl r1
   10520:	andeq	r8, r2, r4, lsl #2
   10524:	ldr	ip, [pc, #524]	; 10738 <__printf_chk@plt+0xcb94>
   10528:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1052c:	mov	r7, r3
   10530:	ldr	r3, [pc, #516]	; 1073c <__printf_chk@plt+0xcb98>
   10534:	add	ip, pc, ip
   10538:	sub	sp, sp, #12
   1053c:	mov	r8, r0
   10540:	mov	r5, r1
   10544:	mov	r9, r2
   10548:	ldr	r4, [ip, r3]
   1054c:	ldr	r3, [sp, #48]	; 0x30
   10550:	orrs	r3, r7, r3
   10554:	ldr	r3, [r4]
   10558:	moveq	sl, #0
   1055c:	movne	sl, #1
   10560:	str	r3, [sp, #4]
   10564:	bl	5a34 <__printf_chk@plt+0x1e90>
   10568:	subs	fp, r0, #0
   1056c:	beq	10724 <__printf_chk@plt+0xcb80>
   10570:	ldr	ip, [r5]
   10574:	cmp	ip, #0
   10578:	beq	105d0 <__printf_chk@plt+0xca2c>
   1057c:	blt	105c8 <__printf_chk@plt+0xca24>
   10580:	cmp	ip, #8
   10584:	bgt	105c8 <__printf_chk@plt+0xca24>
   10588:	cmp	sl, #0
   1058c:	moveq	r1, #17
   10590:	movne	r1, #25
   10594:	strb	r1, [sp, #3]
   10598:	bl	e8c0 <__printf_chk@plt+0xad1c>
   1059c:	subs	r6, r0, #0
   105a0:	beq	1070c <__printf_chk@plt+0xcb68>
   105a4:	mov	r0, fp
   105a8:	bl	5ccc <__printf_chk@plt+0x2128>
   105ac:	mov	r0, r6
   105b0:	ldr	r2, [sp, #4]
   105b4:	ldr	r3, [r4]
   105b8:	cmp	r2, r3
   105bc:	bne	10734 <__printf_chk@plt+0xcb90>
   105c0:	add	sp, sp, #12
   105c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   105c8:	mvn	r6, #9
   105cc:	b	105a4 <__printf_chk@plt+0xca00>
   105d0:	cmp	sl, #0
   105d4:	moveq	r1, #7
   105d8:	movne	r1, #24
   105dc:	strb	r1, [sp, #3]
   105e0:	bl	e8c0 <__printf_chk@plt+0xad1c>
   105e4:	subs	r6, r0, #0
   105e8:	bne	105a4 <__printf_chk@plt+0xca00>
   105ec:	ldr	r5, [r5, #8]
   105f0:	ldr	r0, [r5, #16]
   105f4:	bl	38b0 <BN_num_bits@plt>
   105f8:	mov	r1, r0
   105fc:	mov	r0, fp
   10600:	bl	e7c0 <__printf_chk@plt+0xac1c>
   10604:	subs	r6, r0, #0
   10608:	bne	105a4 <__printf_chk@plt+0xca00>
   1060c:	mov	r0, fp
   10610:	ldr	r1, [r5, #16]
   10614:	bl	f6bc <__printf_chk@plt+0xbb18>
   10618:	subs	r6, r0, #0
   1061c:	bne	105a4 <__printf_chk@plt+0xca00>
   10620:	mov	r0, fp
   10624:	ldr	r1, [r5, #20]
   10628:	bl	f6bc <__printf_chk@plt+0xbb18>
   1062c:	subs	r6, r0, #0
   10630:	bne	105a4 <__printf_chk@plt+0xca00>
   10634:	mov	r0, fp
   10638:	ldr	r1, [r5, #24]
   1063c:	bl	f6bc <__printf_chk@plt+0xbb18>
   10640:	subs	r6, r0, #0
   10644:	bne	105a4 <__printf_chk@plt+0xca00>
   10648:	mov	r0, fp
   1064c:	ldr	r1, [r5, #44]	; 0x2c
   10650:	bl	f6bc <__printf_chk@plt+0xbb18>
   10654:	subs	r6, r0, #0
   10658:	bne	105a4 <__printf_chk@plt+0xca00>
   1065c:	mov	r0, fp
   10660:	ldr	r1, [r5, #32]
   10664:	bl	f6bc <__printf_chk@plt+0xbb18>
   10668:	subs	r6, r0, #0
   1066c:	bne	105a4 <__printf_chk@plt+0xca00>
   10670:	ldr	r1, [r5, #28]
   10674:	mov	r0, fp
   10678:	bl	f6bc <__printf_chk@plt+0xbb18>
   1067c:	subs	r6, r0, #0
   10680:	bne	105a4 <__printf_chk@plt+0xca00>
   10684:	mov	r1, r9
   10688:	mov	r0, fp
   1068c:	bl	e9e8 <__printf_chk@plt+0xae44>
   10690:	subs	r6, r0, #0
   10694:	bne	105a4 <__printf_chk@plt+0xca00>
   10698:	cmp	sl, #0
   1069c:	beq	106b8 <__printf_chk@plt+0xcb14>
   106a0:	mov	r1, r7
   106a4:	ldr	r2, [sp, #48]	; 0x30
   106a8:	mov	r0, fp
   106ac:	bl	fa90 <__printf_chk@plt+0xbeec>
   106b0:	subs	r6, r0, #0
   106b4:	bne	105a4 <__printf_chk@plt+0xca00>
   106b8:	mov	r0, r8
   106bc:	mov	r1, fp
   106c0:	mov	r2, fp
   106c4:	bl	f908 <__printf_chk@plt+0xbd64>
   106c8:	subs	r6, r0, #0
   106cc:	bne	105a4 <__printf_chk@plt+0xca00>
   106d0:	mov	r0, fp
   106d4:	add	r1, sp, #3
   106d8:	bl	e0b0 <__printf_chk@plt+0xa50c>
   106dc:	subs	r6, r0, #0
   106e0:	bne	105a4 <__printf_chk@plt+0xca00>
   106e4:	ldrb	r3, [sp, #3]
   106e8:	cmp	r3, #102	; 0x66
   106ec:	cmpne	r3, #5
   106f0:	beq	1072c <__printf_chk@plt+0xcb88>
   106f4:	cmp	r3, #30
   106f8:	beq	1072c <__printf_chk@plt+0xcb88>
   106fc:	cmp	r3, #6
   10700:	moveq	r6, #0
   10704:	mvnne	r6, #3
   10708:	b	105a4 <__printf_chk@plt+0xca00>
   1070c:	mov	r0, r5
   10710:	mov	r1, fp
   10714:	bl	a70c <__printf_chk@plt+0x6b68>
   10718:	subs	r6, r0, #0
   1071c:	bne	105a4 <__printf_chk@plt+0xca00>
   10720:	b	10684 <__printf_chk@plt+0xcae0>
   10724:	mvn	r0, #1
   10728:	b	105b0 <__printf_chk@plt+0xca0c>
   1072c:	mvn	r6, #26
   10730:	b	105a4 <__printf_chk@plt+0xca00>
   10734:	bl	36f4 <__stack_chk_fail@plt>
   10738:	andeq	r7, r5, ip, asr #13
   1073c:	muleq	r0, ip, r3
   10740:	ldr	r3, [pc, #408]	; 108e0 <__printf_chk@plt+0xcd3c>
   10744:	ldr	r2, [pc, #408]	; 108e4 <__printf_chk@plt+0xcd40>
   10748:	add	r3, pc, r3
   1074c:	push	{r4, r5, r6, r7, r8, lr}
   10750:	sub	sp, sp, #16
   10754:	ldr	r4, [r3, r2]
   10758:	mov	r8, r0
   1075c:	mov	r5, r1
   10760:	mov	r1, #0
   10764:	str	r1, [sp, #4]
   10768:	ldr	r3, [r4]
   1076c:	str	r3, [sp, #12]
   10770:	bl	5a34 <__printf_chk@plt+0x1e90>
   10774:	subs	r6, r0, #0
   10778:	beq	108cc <__printf_chk@plt+0xcd28>
   1077c:	ldr	r3, [r5]
   10780:	cmp	r3, #0
   10784:	beq	107ec <__printf_chk@plt+0xcc48>
   10788:	cmp	r3, #10
   1078c:	mvneq	r7, #9
   10790:	beq	107ac <__printf_chk@plt+0xcc08>
   10794:	mov	r0, r5
   10798:	add	r1, sp, #4
   1079c:	add	r2, sp, #8
   107a0:	bl	8370 <__printf_chk@plt+0x47cc>
   107a4:	subs	r7, r0, #0
   107a8:	beq	10850 <__printf_chk@plt+0xccac>
   107ac:	ldr	r0, [sp, #4]
   107b0:	cmp	r0, #0
   107b4:	beq	107c8 <__printf_chk@plt+0xcc24>
   107b8:	ldr	r1, [sp, #8]
   107bc:	bl	35b90 <__printf_chk@plt+0x31fec>
   107c0:	ldr	r0, [sp, #4]
   107c4:	bl	3244 <free@plt>
   107c8:	mov	r0, r6
   107cc:	bl	5ccc <__printf_chk@plt+0x2128>
   107d0:	mov	r0, r7
   107d4:	ldr	r2, [sp, #12]
   107d8:	ldr	r3, [r4]
   107dc:	cmp	r2, r3
   107e0:	bne	108dc <__printf_chk@plt+0xcd38>
   107e4:	add	sp, sp, #16
   107e8:	pop	{r4, r5, r6, r7, r8, pc}
   107ec:	mov	r1, #8
   107f0:	bl	e8c0 <__printf_chk@plt+0xad1c>
   107f4:	subs	r7, r0, #0
   107f8:	bne	107ac <__printf_chk@plt+0xcc08>
   107fc:	ldr	r3, [r5, #8]
   10800:	ldr	r0, [r3, #16]
   10804:	bl	38b0 <BN_num_bits@plt>
   10808:	mov	r1, r0
   1080c:	mov	r0, r6
   10810:	bl	e7c0 <__printf_chk@plt+0xac1c>
   10814:	subs	r7, r0, #0
   10818:	bne	107ac <__printf_chk@plt+0xcc08>
   1081c:	ldr	r3, [r5, #8]
   10820:	mov	r0, r6
   10824:	ldr	r1, [r3, #20]
   10828:	bl	f6bc <__printf_chk@plt+0xbb18>
   1082c:	subs	r7, r0, #0
   10830:	bne	107ac <__printf_chk@plt+0xcc08>
   10834:	ldr	r3, [r5, #8]
   10838:	mov	r0, r6
   1083c:	ldr	r1, [r3, #16]
   10840:	bl	f6bc <__printf_chk@plt+0xbb18>
   10844:	subs	r7, r0, #0
   10848:	bne	107ac <__printf_chk@plt+0xcc08>
   1084c:	b	10878 <__printf_chk@plt+0xccd4>
   10850:	mov	r0, r6
   10854:	mov	r1, #18
   10858:	bl	e8c0 <__printf_chk@plt+0xad1c>
   1085c:	subs	r7, r0, #0
   10860:	bne	107ac <__printf_chk@plt+0xcc08>
   10864:	mov	r0, r6
   10868:	ldmib	sp, {r1, r2}
   1086c:	bl	e924 <__printf_chk@plt+0xad80>
   10870:	subs	r7, r0, #0
   10874:	bne	107ac <__printf_chk@plt+0xcc08>
   10878:	mov	r0, r8
   1087c:	mov	r1, r6
   10880:	mov	r2, r6
   10884:	bl	f908 <__printf_chk@plt+0xbd64>
   10888:	subs	r7, r0, #0
   1088c:	bne	107ac <__printf_chk@plt+0xcc08>
   10890:	mov	r0, r6
   10894:	add	r1, sp, #3
   10898:	bl	e0b0 <__printf_chk@plt+0xa50c>
   1089c:	subs	r7, r0, #0
   108a0:	bne	107ac <__printf_chk@plt+0xcc08>
   108a4:	ldrb	r3, [sp, #3]
   108a8:	cmp	r3, #102	; 0x66
   108ac:	cmpne	r3, #5
   108b0:	beq	108d4 <__printf_chk@plt+0xcd30>
   108b4:	cmp	r3, #30
   108b8:	beq	108d4 <__printf_chk@plt+0xcd30>
   108bc:	cmp	r3, #6
   108c0:	moveq	r7, #0
   108c4:	mvnne	r7, #3
   108c8:	b	107ac <__printf_chk@plt+0xcc08>
   108cc:	mvn	r0, #1
   108d0:	b	107d4 <__printf_chk@plt+0xcc30>
   108d4:	mvn	r7, #26
   108d8:	b	107ac <__printf_chk@plt+0xcc08>
   108dc:	bl	36f4 <__stack_chk_fail@plt>
   108e0:			; <UNDEFINED> instruction: 0x000574b8
   108e4:	muleq	r0, ip, r3
   108e8:	ldr	ip, [pc, #328]	; 10a38 <__printf_chk@plt+0xce94>
   108ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   108f0:	mov	sl, r0
   108f4:	ldr	r0, [pc, #320]	; 10a3c <__printf_chk@plt+0xce98>
   108f8:	sub	sp, sp, #12
   108fc:	add	ip, pc, ip
   10900:	mov	r9, r3
   10904:	ldr	r7, [sp, #48]	; 0x30
   10908:	mov	r8, r2
   1090c:	ldr	r4, [ip, r0]
   10910:	ldr	r3, [sp, #52]	; 0x34
   10914:	orrs	r3, r7, r3
   10918:	ldr	r3, [r4]
   1091c:	moveq	fp, #0
   10920:	movne	fp, #1
   10924:	cmp	r1, #0
   10928:	str	r3, [sp, #4]
   1092c:	moveq	r3, #21
   10930:	strbeq	r3, [sp, #3]
   10934:	beq	10948 <__printf_chk@plt+0xcda4>
   10938:	cmp	fp, #0
   1093c:	moveq	r3, #20
   10940:	movne	r3, #26
   10944:	strb	r3, [sp, #3]
   10948:	bl	5a34 <__printf_chk@plt+0x1e90>
   1094c:	subs	r5, r0, #0
   10950:	beq	10a24 <__printf_chk@plt+0xce80>
   10954:	ldrb	r1, [sp, #3]
   10958:	bl	e8c0 <__printf_chk@plt+0xad1c>
   1095c:	subs	r6, r0, #0
   10960:	beq	10988 <__printf_chk@plt+0xcde4>
   10964:	mov	r0, r5
   10968:	bl	5ccc <__printf_chk@plt+0x2128>
   1096c:	mov	r0, r6
   10970:	ldr	r2, [sp, #4]
   10974:	ldr	r3, [r4]
   10978:	cmp	r2, r3
   1097c:	bne	10a34 <__printf_chk@plt+0xce90>
   10980:	add	sp, sp, #12
   10984:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10988:	mov	r1, r8
   1098c:	mov	r0, r5
   10990:	bl	e9e8 <__printf_chk@plt+0xae44>
   10994:	subs	r6, r0, #0
   10998:	bne	10964 <__printf_chk@plt+0xcdc0>
   1099c:	mov	r1, r9
   109a0:	mov	r0, r5
   109a4:	bl	e9e8 <__printf_chk@plt+0xae44>
   109a8:	subs	r6, r0, #0
   109ac:	bne	10964 <__printf_chk@plt+0xcdc0>
   109b0:	cmp	fp, #0
   109b4:	beq	109d0 <__printf_chk@plt+0xce2c>
   109b8:	mov	r1, r7
   109bc:	ldr	r2, [sp, #52]	; 0x34
   109c0:	mov	r0, r5
   109c4:	bl	fa90 <__printf_chk@plt+0xbeec>
   109c8:	subs	r6, r0, #0
   109cc:	bne	10964 <__printf_chk@plt+0xcdc0>
   109d0:	mov	r0, sl
   109d4:	mov	r1, r5
   109d8:	mov	r2, r5
   109dc:	bl	f908 <__printf_chk@plt+0xbd64>
   109e0:	subs	r6, r0, #0
   109e4:	bne	10964 <__printf_chk@plt+0xcdc0>
   109e8:	mov	r0, r5
   109ec:	add	r1, sp, #3
   109f0:	bl	e0b0 <__printf_chk@plt+0xa50c>
   109f4:	subs	r6, r0, #0
   109f8:	bne	10964 <__printf_chk@plt+0xcdc0>
   109fc:	ldrb	r3, [sp, #3]
   10a00:	cmp	r3, #102	; 0x66
   10a04:	cmpne	r3, #5
   10a08:	beq	10a2c <__printf_chk@plt+0xce88>
   10a0c:	cmp	r3, #30
   10a10:	beq	10a2c <__printf_chk@plt+0xce88>
   10a14:	cmp	r3, #6
   10a18:	moveq	r6, #0
   10a1c:	mvnne	r6, #3
   10a20:	b	10964 <__printf_chk@plt+0xcdc0>
   10a24:	mvn	r0, #1
   10a28:	b	10970 <__printf_chk@plt+0xcdcc>
   10a2c:	mvn	r6, #26
   10a30:	b	10964 <__printf_chk@plt+0xcdc0>
   10a34:	bl	36f4 <__stack_chk_fail@plt>
   10a38:	andeq	r7, r5, r4, lsl #6
   10a3c:	muleq	r0, ip, r3
   10a40:	ldr	r3, [pc, #212]	; 10b1c <__printf_chk@plt+0xcf78>
   10a44:	cmp	r1, #1
   10a48:	ldr	r2, [pc, #208]	; 10b20 <__printf_chk@plt+0xcf7c>
   10a4c:	add	r3, pc, r3
   10a50:	movne	r1, #19
   10a54:	push	{r4, r5, r6, r7, lr}
   10a58:	sub	sp, sp, #12
   10a5c:	ldr	r4, [r3, r2]
   10a60:	moveq	r1, #9
   10a64:	mov	r7, r0
   10a68:	strb	r1, [sp, #3]
   10a6c:	ldr	r3, [r4]
   10a70:	str	r3, [sp, #4]
   10a74:	bl	5a34 <__printf_chk@plt+0x1e90>
   10a78:	subs	r5, r0, #0
   10a7c:	beq	10b10 <__printf_chk@plt+0xcf6c>
   10a80:	ldrb	r1, [sp, #3]
   10a84:	bl	e8c0 <__printf_chk@plt+0xad1c>
   10a88:	subs	r6, r0, #0
   10a8c:	beq	10ab4 <__printf_chk@plt+0xcf10>
   10a90:	mov	r0, r5
   10a94:	bl	5ccc <__printf_chk@plt+0x2128>
   10a98:	mov	r0, r6
   10a9c:	ldr	r2, [sp, #4]
   10aa0:	ldr	r3, [r4]
   10aa4:	cmp	r2, r3
   10aa8:	bne	10b18 <__printf_chk@plt+0xcf74>
   10aac:	add	sp, sp, #12
   10ab0:	pop	{r4, r5, r6, r7, pc}
   10ab4:	mov	r0, r7
   10ab8:	mov	r1, r5
   10abc:	mov	r2, r5
   10ac0:	bl	f908 <__printf_chk@plt+0xbd64>
   10ac4:	subs	r6, r0, #0
   10ac8:	bne	10a90 <__printf_chk@plt+0xceec>
   10acc:	mov	r0, r5
   10ad0:	add	r1, sp, #3
   10ad4:	bl	e0b0 <__printf_chk@plt+0xa50c>
   10ad8:	subs	r6, r0, #0
   10adc:	bne	10a90 <__printf_chk@plt+0xceec>
   10ae0:	ldrb	r3, [sp, #3]
   10ae4:	cmp	r3, #102	; 0x66
   10ae8:	cmpne	r3, #5
   10aec:	beq	10b08 <__printf_chk@plt+0xcf64>
   10af0:	cmp	r3, #30
   10af4:	beq	10b08 <__printf_chk@plt+0xcf64>
   10af8:	cmp	r3, #6
   10afc:	moveq	r6, #0
   10b00:	mvnne	r6, #3
   10b04:	b	10a90 <__printf_chk@plt+0xceec>
   10b08:	mvn	r6, #26
   10b0c:	b	10a90 <__printf_chk@plt+0xceec>
   10b10:	mvn	r0, #1
   10b14:	b	10a9c <__printf_chk@plt+0xcef8>
   10b18:	bl	36f4 <__stack_chk_fail@plt>
   10b1c:			; <UNDEFINED> instruction: 0x000571b4
   10b20:	muleq	r0, ip, r3
   10b24:	ldr	ip, [pc, #620]	; 10d98 <__printf_chk@plt+0xd1f4>
   10b28:	cmp	r2, #0
   10b2c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10b30:	sub	sp, sp, #16384	; 0x4000
   10b34:	ldr	lr, [pc, #608]	; 10d9c <__printf_chk@plt+0xd1f8>
   10b38:	sub	sp, sp, #52	; 0x34
   10b3c:	add	ip, pc, ip
   10b40:	movw	r3, #49144	; 0xbff8
   10b44:	str	r2, [sp, #28]
   10b48:	movt	r3, #65535	; 0xffff
   10b4c:	str	r0, [sp, #20]
   10b50:	mov	r2, ip
   10b54:	ldr	lr, [ip, lr]
   10b58:	add	r2, sp, #16384	; 0x4000
   10b5c:	add	r2, r2, #48	; 0x30
   10b60:	mov	r5, r1
   10b64:	mov	r1, #0
   10b68:	mov	r0, r5
   10b6c:	str	r1, [r2, r3]
   10b70:	add	r2, sp, #16384	; 0x4000
   10b74:	ldr	r3, [lr]
   10b78:	str	lr, [sp, #24]
   10b7c:	str	r3, [r2, #44]	; 0x2c
   10b80:	ldrne	r3, [sp, #28]
   10b84:	strne	r1, [r3]
   10b88:	ldr	r1, [pc, #528]	; 10da0 <__printf_chk@plt+0xd1fc>
   10b8c:	add	r1, pc, r1
   10b90:	bl	3a78 <fopen64@plt>
   10b94:	subs	r6, r0, #0
   10b98:	beq	10d8c <__printf_chk@plt+0xd1e8>
   10b9c:	movw	fp, #49140	; 0xbff4
   10ba0:	movw	r7, #49148	; 0xbffc
   10ba4:	ldr	r1, [pc, #504]	; 10da4 <__printf_chk@plt+0xd200>
   10ba8:	movt	fp, #65535	; 0xffff
   10bac:	ldr	r2, [pc, #500]	; 10da8 <__printf_chk@plt+0xd204>
   10bb0:	movt	r7, #65535	; 0xffff
   10bb4:	add	r9, sp, #48	; 0x30
   10bb8:	add	r4, sp, #44	; 0x2c
   10bbc:	add	r8, sp, #40	; 0x28
   10bc0:	add	r1, pc, r1
   10bc4:	add	r2, pc, r2
   10bc8:	str	r1, [sp, #12]
   10bcc:	str	r2, [sp, #16]
   10bd0:	str	r8, [sp]
   10bd4:	mov	r0, r6
   10bd8:	mov	r1, r5
   10bdc:	mov	r2, r4
   10be0:	mov	r3, #16384	; 0x4000
   10be4:	bl	17210 <__printf_chk@plt+0x1366c>
   10be8:	cmn	r0, #1
   10bec:	beq	10d5c <__printf_chk@plt+0xd1b8>
   10bf0:	add	r3, sp, #16384	; 0x4000
   10bf4:	add	r1, sp, #16384	; 0x4000
   10bf8:	add	r3, r3, #48	; 0x30
   10bfc:	add	r1, r1, #48	; 0x30
   10c00:	ldrb	r3, [r3, r7]
   10c04:	str	r4, [r1, fp]
   10c08:	uxtb	sl, r3
   10c0c:	cmp	sl, #10
   10c10:	beq	10bd0 <__printf_chk@plt+0xd02c>
   10c14:	cmp	sl, #35	; 0x23
   10c18:	beq	10bd0 <__printf_chk@plt+0xd02c>
   10c1c:	cmp	sl, #0
   10c20:	beq	10bd0 <__printf_chk@plt+0xd02c>
   10c24:	mov	r0, r4
   10c28:	ldr	r1, [sp, #12]
   10c2c:	mov	r2, #10
   10c30:	bl	32d4 <strncmp@plt>
   10c34:	cmp	r0, #0
   10c38:	beq	10d5c <__printf_chk@plt+0xd1b8>
   10c3c:	mov	r0, r4
   10c40:	ldr	r1, [sp, #16]
   10c44:	bl	3a00 <strcmp@plt>
   10c48:	cmp	r0, #0
   10c4c:	beq	10d5c <__printf_chk@plt+0xd1b8>
   10c50:	cmp	sl, #9
   10c54:	cmpne	sl, #32
   10c58:	bne	10c84 <__printf_chk@plt+0xd0e0>
   10c5c:	sub	ip, r9, #3
   10c60:	add	r2, sp, #16384	; 0x4000
   10c64:	add	r2, r2, #48	; 0x30
   10c68:	str	ip, [r2, fp]
   10c6c:	ldrb	r3, [ip], #1
   10c70:	cmp	r3, #0
   10c74:	beq	10bd0 <__printf_chk@plt+0xd02c>
   10c78:	cmp	r3, #32
   10c7c:	cmpne	r3, #9
   10c80:	beq	10c60 <__printf_chk@plt+0xd0bc>
   10c84:	ldr	r0, [sp, #20]
   10c88:	sub	r1, r9, #12
   10c8c:	bl	bb6c <__printf_chk@plt+0x7fc8>
   10c90:	cmp	r0, #0
   10c94:	bne	10bd0 <__printf_chk@plt+0xd02c>
   10c98:	add	r1, sp, #16384	; 0x4000
   10c9c:	movw	r2, #49140	; 0xbff4
   10ca0:	add	r1, r1, #48	; 0x30
   10ca4:	movt	r2, #65535	; 0xffff
   10ca8:	mov	r3, r0
   10cac:	ldr	r0, [r1, r2]
   10cb0:	ldrb	r2, [r0]
   10cb4:	cmp	r2, #0
   10cb8:	beq	10cf4 <__printf_chk@plt+0xd150>
   10cbc:	cmp	r2, #13
   10cc0:	beq	10cf4 <__printf_chk@plt+0xd150>
   10cc4:	cmp	r2, #10
   10cc8:	beq	10cf4 <__printf_chk@plt+0xd150>
   10ccc:	add	r1, r0, #1
   10cd0:	b	10ce4 <__printf_chk@plt+0xd140>
   10cd4:	cmp	r2, #13
   10cd8:	beq	10cf4 <__printf_chk@plt+0xd150>
   10cdc:	cmp	r2, #10
   10ce0:	beq	10cf4 <__printf_chk@plt+0xd150>
   10ce4:	mov	r0, r1
   10ce8:	ldrb	r2, [r1], #1
   10cec:	cmp	r2, #0
   10cf0:	bne	10cd4 <__printf_chk@plt+0xd130>
   10cf4:	ldr	r2, [sp, #28]
   10cf8:	cmp	r2, #0
   10cfc:	mov	r2, #0
   10d00:	strb	r2, [r0]
   10d04:	beq	10d44 <__printf_chk@plt+0xd1a0>
   10d08:	add	r1, sp, #16384	; 0x4000
   10d0c:	movw	r3, #49140	; 0xbff4
   10d10:	add	r1, r1, #48	; 0x30
   10d14:	movt	r3, #65535	; 0xffff
   10d18:	ldr	r3, [r1, r3]
   10d1c:	ldrb	r0, [r3]
   10d20:	cmp	r0, r2
   10d24:	movne	r0, r3
   10d28:	moveq	r0, r5
   10d2c:	bl	34e4 <__strdup@plt>
   10d30:	ldr	r2, [sp, #28]
   10d34:	cmp	r0, #0
   10d38:	str	r0, [r2]
   10d3c:	movne	r3, #0
   10d40:	mvneq	r3, #1
   10d44:	mov	r0, r6
   10d48:	str	r3, [sp, #8]
   10d4c:	bl	394c <fclose@plt>
   10d50:	ldr	r3, [sp, #8]
   10d54:	mov	r0, r3
   10d58:	b	10d68 <__printf_chk@plt+0xd1c4>
   10d5c:	mov	r0, r6
   10d60:	bl	394c <fclose@plt>
   10d64:	mvn	r0, #3
   10d68:	ldr	r1, [sp, #24]
   10d6c:	add	r3, sp, #16384	; 0x4000
   10d70:	ldr	r2, [r3, #44]	; 0x2c
   10d74:	ldr	r3, [r1]
   10d78:	cmp	r2, r3
   10d7c:	bne	10d94 <__printf_chk@plt+0xd1f0>
   10d80:	add	sp, sp, #16384	; 0x4000
   10d84:	add	sp, sp, #52	; 0x34
   10d88:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10d8c:	mvn	r0, #23
   10d90:	b	10d68 <__printf_chk@plt+0xd1c4>
   10d94:	bl	36f4 <__stack_chk_fail@plt>
   10d98:	andeq	r7, r5, r4, asr #1
   10d9c:	muleq	r0, ip, r3
   10da0:	andeq	r7, r2, r0, asr #10
   10da4:	andeq	r7, r2, r4, asr #23
   10da8:	andeq	r7, r2, ip, asr #23
   10dac:	push	{r4, r5, r6, r7, r8, r9, lr}
   10db0:	sub	sp, sp, #20
   10db4:	mov	r6, r0
   10db8:	mov	r9, r1
   10dbc:	mov	r8, r2
   10dc0:	mov	r7, r3
   10dc4:	bl	5a34 <__printf_chk@plt+0x1e90>
   10dc8:	ldr	r5, [pc, #228]	; 10eb4 <__printf_chk@plt+0xd310>
   10dcc:	add	r5, pc, r5
   10dd0:	subs	r4, r0, #0
   10dd4:	beq	10eac <__printf_chk@plt+0xd308>
   10dd8:	ldr	r3, [sp, #48]	; 0x30
   10ddc:	mov	r0, r6
   10de0:	mov	r2, r8
   10de4:	mov	r1, r4
   10de8:	str	r3, [sp]
   10dec:	ldr	r3, [sp, #52]	; 0x34
   10df0:	str	r3, [sp, #4]
   10df4:	ldr	r3, [sp, #56]	; 0x38
   10df8:	str	r3, [sp, #8]
   10dfc:	mov	r3, r7
   10e00:	bl	d468 <__printf_chk@plt+0x98c4>
   10e04:	subs	r6, r0, #0
   10e08:	beq	10e20 <__printf_chk@plt+0xd27c>
   10e0c:	mov	r0, r4
   10e10:	bl	5ccc <__printf_chk@plt+0x2128>
   10e14:	mov	r0, r6
   10e18:	add	sp, sp, #20
   10e1c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   10e20:	mov	r0, r9
   10e24:	movw	r1, #577	; 0x241
   10e28:	mov	r2, #384	; 0x180
   10e2c:	bl	3634 <open64@plt>
   10e30:	subs	r7, r0, #0
   10e34:	blt	10ea4 <__printf_chk@plt+0xd300>
   10e38:	mov	r0, r4
   10e3c:	bl	645c <__printf_chk@plt+0x28b8>
   10e40:	mov	r8, r0
   10e44:	mov	r0, r4
   10e48:	bl	62bc <__printf_chk@plt+0x2718>
   10e4c:	ldr	ip, [pc, #100]	; 10eb8 <__printf_chk@plt+0xd314>
   10e50:	mov	r2, r8
   10e54:	mov	r1, r7
   10e58:	mov	r3, r0
   10e5c:	ldr	r0, [r5, ip]
   10e60:	bl	15574 <__printf_chk@plt+0x119d0>
   10e64:	mov	r5, r0
   10e68:	mov	r0, r4
   10e6c:	bl	62bc <__printf_chk@plt+0x2718>
   10e70:	cmp	r5, r0
   10e74:	bne	10e84 <__printf_chk@plt+0xd2e0>
   10e78:	mov	r0, r7
   10e7c:	bl	34f0 <close@plt>
   10e80:	b	10e0c <__printf_chk@plt+0xd268>
   10e84:	bl	3a3c <__errno_location@plt>
   10e88:	ldr	r6, [r0]
   10e8c:	mov	r5, r0
   10e90:	mov	r0, r7
   10e94:	bl	34f0 <close@plt>
   10e98:	mov	r0, r9
   10e9c:	bl	35a4 <unlink@plt>
   10ea0:	str	r6, [r5]
   10ea4:	mvn	r6, #23
   10ea8:	b	10e0c <__printf_chk@plt+0xd268>
   10eac:	mvn	r0, #1
   10eb0:	b	10e18 <__printf_chk@plt+0xd274>
   10eb4:	andeq	r6, r5, r4, lsr lr
   10eb8:	ldrdeq	r0, [r0], -r8
   10ebc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   10ec0:	sub	sp, sp, #1136	; 0x470
   10ec4:	ldr	r6, [pc, #476]	; 110a8 <__printf_chk@plt+0xd504>
   10ec8:	mov	r5, r0
   10ecc:	ldr	r3, [pc, #472]	; 110ac <__printf_chk@plt+0xd508>
   10ed0:	mov	r4, r1
   10ed4:	add	r6, pc, r6
   10ed8:	mov	r0, #3
   10edc:	mov	r1, r5
   10ee0:	mov	r2, sp
   10ee4:	ldr	r7, [r6, r3]
   10ee8:	ldr	r3, [r7]
   10eec:	str	r3, [sp, #1132]	; 0x46c
   10ef0:	bl	3460 <__fxstat64@plt>
   10ef4:	cmp	r0, #0
   10ef8:	blt	1109c <__printf_chk@plt+0xd4f8>
   10efc:	ldr	ip, [sp, #16]
   10f00:	tst	ip, #61440	; 0xf000
   10f04:	bne	10f2c <__printf_chk@plt+0xd388>
   10f08:	add	r8, sp, #1136	; 0x470
   10f0c:	movw	r3, #64448	; 0xfbc0
   10f10:	movt	r3, #65535	; 0xffff
   10f14:	mov	r0, #1048576	; 0x100000
   10f18:	mov	r1, #0
   10f1c:	ldrd	r2, [r3, r8]
   10f20:	cmp	r0, r2
   10f24:	sbcs	r8, r1, r3
   10f28:	blt	11064 <__printf_chk@plt+0xd4c0>
   10f2c:	tst	ip, #32768	; 0x8000
   10f30:	beq	10f7c <__printf_chk@plt+0xd3d8>
   10f34:	movw	r3, #64448	; 0xfbc0
   10f38:	add	lr, sp, #1136	; 0x470
   10f3c:	movt	r3, #65535	; 0xffff
   10f40:	ldrd	r2, [r3, lr]
   10f44:	cmp	r2, #1
   10f48:	sbcs	r1, r3, #0
   10f4c:	blt	10f7c <__printf_chk@plt+0xd3d8>
   10f50:	mov	r1, r2
   10f54:	mov	r0, r4
   10f58:	bl	66f4 <__printf_chk@plt+0x2b50>
   10f5c:	cmp	r0, #0
   10f60:	beq	10fbc <__printf_chk@plt+0xd418>
   10f64:	ldr	r2, [sp, #1132]	; 0x46c
   10f68:	ldr	r3, [r7]
   10f6c:	cmp	r2, r3
   10f70:	bne	110a4 <__printf_chk@plt+0xd500>
   10f74:	add	sp, sp, #1136	; 0x470
   10f78:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   10f7c:	movw	ip, #64448	; 0xfbc0
   10f80:	add	r8, sp, #1136	; 0x470
   10f84:	movt	ip, #65535	; 0xffff
   10f88:	mov	r0, r4
   10f8c:	mov	r1, #65536	; 0x10000
   10f90:	mov	r2, #65536	; 0x10000
   10f94:	mov	r3, #0
   10f98:	strd	r2, [r8, ip]
   10f9c:	bl	66f4 <__printf_chk@plt+0x2b50>
   10fa0:	cmp	r0, #0
   10fa4:	bne	10f64 <__printf_chk@plt+0xd3c0>
   10fa8:	mov	r0, r4
   10fac:	ldr	r1, [sp, #48]	; 0x30
   10fb0:	bl	613c <__printf_chk@plt+0x2598>
   10fb4:	cmp	r0, #0
   10fb8:	bne	10f64 <__printf_chk@plt+0xd3c0>
   10fbc:	ldr	r3, [pc, #236]	; 110b0 <__printf_chk@plt+0xd50c>
   10fc0:	add	sl, sp, #108	; 0x6c
   10fc4:	ldr	r8, [r6, r3]
   10fc8:	b	10ff0 <__printf_chk@plt+0xd44c>
   10fcc:	mov	r0, r4
   10fd0:	mov	r1, sl
   10fd4:	bl	e50c <__printf_chk@plt+0xa968>
   10fd8:	subs	r6, r0, #0
   10fdc:	bne	11020 <__printf_chk@plt+0xd47c>
   10fe0:	mov	r0, r4
   10fe4:	bl	62bc <__printf_chk@plt+0x2718>
   10fe8:	cmp	r0, #1048576	; 0x100000
   10fec:	bhi	1103c <__printf_chk@plt+0xd498>
   10ff0:	mov	r2, sl
   10ff4:	mov	r0, r8
   10ff8:	mov	r1, r5
   10ffc:	mov	r3, #1024	; 0x400
   11000:	bl	15574 <__printf_chk@plt+0x119d0>
   11004:	subs	r2, r0, #0
   11008:	bne	10fcc <__printf_chk@plt+0xd428>
   1100c:	bl	3a3c <__errno_location@plt>
   11010:	ldr	r3, [r0]
   11014:	cmp	r3, #32
   11018:	mvnne	r6, #23
   1101c:	beq	11044 <__printf_chk@plt+0xd4a0>
   11020:	mov	r0, sl
   11024:	mov	r1, #1024	; 0x400
   11028:	bl	35b90 <__printf_chk@plt+0x31fec>
   1102c:	mov	r0, r4
   11030:	bl	6030 <__printf_chk@plt+0x248c>
   11034:	mov	r0, r6
   11038:	b	10f64 <__printf_chk@plt+0xd3c0>
   1103c:	mvn	r6, #3
   11040:	b	11020 <__printf_chk@plt+0xd47c>
   11044:	ldr	r3, [sp, #16]
   11048:	tst	r3, #61440	; 0xf000
   1104c:	beq	1106c <__printf_chk@plt+0xd4c8>
   11050:	mov	r0, sl
   11054:	mov	r1, #1024	; 0x400
   11058:	bl	35b90 <__printf_chk@plt+0x31fec>
   1105c:	mov	r0, #0
   11060:	b	10f64 <__printf_chk@plt+0xd3c0>
   11064:	mvn	r0, #3
   11068:	b	10f64 <__printf_chk@plt+0xd3c0>
   1106c:	add	lr, sp, #1136	; 0x470
   11070:	movw	r3, #64448	; 0xfbc0
   11074:	movt	r3, #65535	; 0xffff
   11078:	mov	r0, r4
   1107c:	ldrd	r8, [lr, r3]
   11080:	bl	62bc <__printf_chk@plt+0x2718>
   11084:	mov	r1, #0
   11088:	cmp	r9, r1
   1108c:	cmpeq	r8, r0
   11090:	mvnne	r6, #40	; 0x28
   11094:	bne	11020 <__printf_chk@plt+0xd47c>
   11098:	b	11050 <__printf_chk@plt+0xd4ac>
   1109c:	mvn	r0, #23
   110a0:	b	10f64 <__printf_chk@plt+0xd3c0>
   110a4:	bl	36f4 <__stack_chk_fail@plt>
   110a8:	andeq	r6, r5, ip, lsr #26
   110ac:	muleq	r0, ip, r3
   110b0:			; <UNDEFINED> instruction: 0x000003b8
   110b4:	ldr	r3, [pc, #276]	; 111d0 <__printf_chk@plt+0xd62c>
   110b8:	ldr	ip, [pc, #276]	; 111d4 <__printf_chk@plt+0xd630>
   110bc:	add	r3, pc, r3
   110c0:	push	{r4, r5, r6, lr}
   110c4:	sub	sp, sp, #112	; 0x70
   110c8:	ldr	r4, [r3, ip]
   110cc:	mov	lr, r0
   110d0:	mov	r5, r1
   110d4:	mov	r0, #3
   110d8:	mov	r1, lr
   110dc:	mov	r2, sp
   110e0:	ldr	r3, [r4]
   110e4:	str	r3, [sp, #108]	; 0x6c
   110e8:	bl	3460 <__fxstat64@plt>
   110ec:	cmp	r0, #0
   110f0:	blt	111c4 <__printf_chk@plt+0xd620>
   110f4:	ldr	r3, [sp, #16]
   110f8:	tst	r3, #32
   110fc:	bne	11194 <__printf_chk@plt+0xd5f0>
   11100:	ldr	r6, [sp, #24]
   11104:	bl	382c <getuid@plt>
   11108:	cmp	r6, r0
   1110c:	movne	r0, #0
   11110:	beq	1112c <__printf_chk@plt+0xd588>
   11114:	ldr	r2, [sp, #108]	; 0x6c
   11118:	ldr	r3, [r4]
   1111c:	cmp	r2, r3
   11120:	bne	111cc <__printf_chk@plt+0xd628>
   11124:	add	sp, sp, #112	; 0x70
   11128:	pop	{r4, r5, r6, pc}
   1112c:	ldr	r0, [sp, #16]
   11130:	ands	r0, r0, #63	; 0x3f
   11134:	beq	11114 <__printf_chk@plt+0xd570>
   11138:	ldr	r6, [pc, #152]	; 111d8 <__printf_chk@plt+0xd634>
   1113c:	add	r6, pc, r6
   11140:	mov	r0, r6
   11144:	bl	1351c <__printf_chk@plt+0xf978>
   11148:	ldr	r0, [pc, #140]	; 111dc <__printf_chk@plt+0xd638>
   1114c:	add	r0, pc, r0
   11150:	bl	1351c <__printf_chk@plt+0xf978>
   11154:	mov	r0, r6
   11158:	bl	1351c <__printf_chk@plt+0xf978>
   1115c:	ldr	r1, [sp, #16]
   11160:	ldr	r0, [pc, #120]	; 111e0 <__printf_chk@plt+0xd63c>
   11164:	mov	r2, r5
   11168:	ubfx	r1, r1, #0, #9
   1116c:	add	r0, pc, r0
   11170:	bl	1351c <__printf_chk@plt+0xf978>
   11174:	ldr	r0, [pc, #104]	; 111e4 <__printf_chk@plt+0xd640>
   11178:	add	r0, pc, r0
   1117c:	bl	1351c <__printf_chk@plt+0xf978>
   11180:	ldr	r0, [pc, #96]	; 111e8 <__printf_chk@plt+0xd644>
   11184:	add	r0, pc, r0
   11188:	bl	1351c <__printf_chk@plt+0xf978>
   1118c:	mvn	r0, #43	; 0x2b
   11190:	b	11114 <__printf_chk@plt+0xd570>
   11194:	ldr	r0, [pc, #80]	; 111ec <__printf_chk@plt+0xd648>
   11198:	add	r0, pc, r0
   1119c:	bl	3b44 <getgrnam@plt>
   111a0:	cmp	r0, #0
   111a4:	beq	11100 <__printf_chk@plt+0xd55c>
   111a8:	ldr	r3, [r0, #8]
   111ac:	ldr	r2, [sp, #28]
   111b0:	cmp	r2, r3
   111b4:	ldreq	r3, [sp, #16]
   111b8:	biceq	r3, r3, #32
   111bc:	streq	r3, [sp, #16]
   111c0:	b	11100 <__printf_chk@plt+0xd55c>
   111c4:	mvn	r0, #23
   111c8:	b	11114 <__printf_chk@plt+0xd570>
   111cc:	bl	36f4 <__stack_chk_fail@plt>
   111d0:	andeq	r6, r5, r4, asr #22
   111d4:	muleq	r0, ip, r3
   111d8:	andeq	r7, r2, r8, ror r6
   111dc:	andeq	r7, r2, r4, lsr #13
   111e0:	andeq	r7, r2, r0, asr #13
   111e4:	andeq	r7, r2, r0, ror #13
   111e8:	andeq	r7, r2, r0, lsr #14
   111ec:	andeq	r7, r2, r0, lsl r6
   111f0:	push	{r4, r5, r6, r7, r8, lr}
   111f4:	subs	r6, r3, #0
   111f8:	sub	sp, sp, #8
   111fc:	mov	r5, r0
   11200:	movne	r3, #0
   11204:	strne	r3, [r6]
   11208:	mov	r8, r1
   1120c:	mov	r7, r2
   11210:	bl	5a34 <__printf_chk@plt+0x1e90>
   11214:	subs	r4, r0, #0
   11218:	beq	11264 <__printf_chk@plt+0xd6c0>
   1121c:	mov	r0, r5
   11220:	mov	r1, r4
   11224:	bl	10ebc <__printf_chk@plt+0xd318>
   11228:	subs	r5, r0, #0
   1122c:	bne	11250 <__printf_chk@plt+0xd6ac>
   11230:	ldr	r3, [sp, #32]
   11234:	mov	r1, r8
   11238:	mov	r2, r7
   1123c:	mov	r0, r4
   11240:	str	r3, [sp]
   11244:	mov	r3, r6
   11248:	bl	da0c <__printf_chk@plt+0x9e68>
   1124c:	mov	r5, r0
   11250:	mov	r0, r4
   11254:	bl	5ccc <__printf_chk@plt+0x2128>
   11258:	mov	r0, r5
   1125c:	add	sp, sp, #8
   11260:	pop	{r4, r5, r6, r7, r8, pc}
   11264:	mvn	r5, #1
   11268:	b	11250 <__printf_chk@plt+0xd6ac>
   1126c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   11270:	sub	sp, sp, #8
   11274:	subs	r7, r3, #0
   11278:	mov	sl, r0
   1127c:	ldr	r4, [sp, #40]	; 0x28
   11280:	mov	r0, r1
   11284:	movne	r3, #0
   11288:	strne	r3, [r7]
   1128c:	cmp	r4, #0
   11290:	mov	r6, r1
   11294:	mov	r1, #0
   11298:	mov	r9, r2
   1129c:	movne	r3, #0
   112a0:	strne	r3, [r4]
   112a4:	ldr	r5, [sp, #44]	; 0x2c
   112a8:	bl	3634 <open64@plt>
   112ac:	subs	r8, r0, #0
   112b0:	blt	11318 <__printf_chk@plt+0xd774>
   112b4:	mov	r1, r6
   112b8:	bl	110b4 <__printf_chk@plt+0xd510>
   112bc:	cmp	r0, #0
   112c0:	bne	11300 <__printf_chk@plt+0xd75c>
   112c4:	cmp	r5, #0
   112c8:	mov	r1, sl
   112cc:	mov	r2, r9
   112d0:	mov	r0, r8
   112d4:	movne	r3, #1
   112d8:	strne	r3, [r5]
   112dc:	str	r4, [sp]
   112e0:	mov	r3, r7
   112e4:	bl	111f0 <__printf_chk@plt+0xd64c>
   112e8:	mov	r4, r0
   112ec:	mov	r0, r8
   112f0:	bl	34f0 <close@plt>
   112f4:	mov	r0, r4
   112f8:	add	sp, sp, #8
   112fc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   11300:	cmp	r5, #0
   11304:	mvneq	r4, #43	; 0x2b
   11308:	movne	r3, #0
   1130c:	mvnne	r4, #43	; 0x2b
   11310:	strne	r3, [r5]
   11314:	b	112ec <__printf_chk@plt+0xd748>
   11318:	cmp	r5, #0
   1131c:	mvneq	r0, #23
   11320:	beq	112f8 <__printf_chk@plt+0xd754>
   11324:	mov	r3, #0
   11328:	mvn	r0, #23
   1132c:	str	r3, [r5]
   11330:	add	sp, sp, #8
   11334:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   11338:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   1133c:	subs	r8, r2, #0
   11340:	mov	r5, r3
   11344:	mov	r9, r1
   11348:	movne	r3, #0
   1134c:	strne	r3, [r8]
   11350:	cmp	r5, #0
   11354:	mov	r1, #0
   11358:	mov	r4, r0
   1135c:	movne	r3, #0
   11360:	strne	r3, [r5]
   11364:	bl	3634 <open64@plt>
   11368:	subs	r6, r0, #0
   1136c:	blt	113e0 <__printf_chk@plt+0xd83c>
   11370:	mov	r1, r4
   11374:	bl	110b4 <__printf_chk@plt+0xd510>
   11378:	cmp	r0, #0
   1137c:	mvnne	r7, #43	; 0x2b
   11380:	movne	r4, #0
   11384:	beq	113a0 <__printf_chk@plt+0xd7fc>
   11388:	mov	r0, r6
   1138c:	bl	34f0 <close@plt>
   11390:	mov	r0, r4
   11394:	bl	5ccc <__printf_chk@plt+0x2128>
   11398:	mov	r0, r7
   1139c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   113a0:	bl	5a34 <__printf_chk@plt+0x1e90>
   113a4:	subs	r4, r0, #0
   113a8:	mvneq	r7, #1
   113ac:	beq	11388 <__printf_chk@plt+0xd7e4>
   113b0:	mov	r0, r6
   113b4:	mov	r1, r4
   113b8:	bl	10ebc <__printf_chk@plt+0xd318>
   113bc:	subs	r7, r0, #0
   113c0:	bne	11388 <__printf_chk@plt+0xd7e4>
   113c4:	mov	r1, r9
   113c8:	mov	r2, r8
   113cc:	mov	r3, r5
   113d0:	mov	r0, r4
   113d4:	bl	de28 <__printf_chk@plt+0xa284>
   113d8:	mov	r7, r0
   113dc:	b	11388 <__printf_chk@plt+0xd7e4>
   113e0:	mvn	r0, #23
   113e4:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   113e8:	ldr	r3, [pc, #508]	; 115ec <__printf_chk@plt+0xda48>
   113ec:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   113f0:	subs	r5, r1, #0
   113f4:	ldr	r1, [pc, #500]	; 115f0 <__printf_chk@plt+0xda4c>
   113f8:	add	r3, pc, r3
   113fc:	sub	sp, sp, #4096	; 0x1000
   11400:	mov	r4, r2
   11404:	sub	sp, sp, #8
   11408:	mov	r7, r0
   1140c:	ldr	r6, [r3, r1]
   11410:	add	r2, sp, #8192	; 0x2000
   11414:	mov	r1, #0
   11418:	ldr	r3, [r6]
   1141c:	str	r3, [r2, #-4092]	; 0xfffff004
   11420:	movne	r3, #0
   11424:	strne	r3, [r5]
   11428:	cmp	r4, #0
   1142c:	movne	r3, #0
   11430:	strne	r3, [r4]
   11434:	bl	3634 <open64@plt>
   11438:	subs	r8, r0, #0
   1143c:	blt	11538 <__printf_chk@plt+0xd994>
   11440:	cmp	r5, #0
   11444:	movne	r3, #0
   11448:	strne	r3, [r5]
   1144c:	cmp	r4, #0
   11450:	movne	r3, #0
   11454:	strne	r3, [r4]
   11458:	bl	5a34 <__printf_chk@plt+0x1e90>
   1145c:	subs	r9, r0, #0
   11460:	mov	r0, r8
   11464:	beq	115dc <__printf_chk@plt+0xda38>
   11468:	mov	r1, r9
   1146c:	bl	10ebc <__printf_chk@plt+0xd318>
   11470:	subs	sl, r0, #0
   11474:	beq	11578 <__printf_chk@plt+0xd9d4>
   11478:	mov	r0, r9
   1147c:	bl	5ccc <__printf_chk@plt+0x2128>
   11480:	mov	r0, r8
   11484:	bl	34f0 <close@plt>
   11488:	add	r2, sl, #24
   1148c:	cmp	r2, #24
   11490:	bhi	114b4 <__printf_chk@plt+0xd910>
   11494:	mov	r1, #1
   11498:	movw	r3, #16385	; 0x4001
   1149c:	lsl	r2, r1, r2
   114a0:	movt	r3, #448	; 0x1c0
   114a4:	and	r3, r2, r3
   114a8:	cmp	r3, #0
   114ac:	movne	r0, sl
   114b0:	bne	114e4 <__printf_chk@plt+0xd940>
   114b4:	mov	r0, #10
   114b8:	bl	7d7c <__printf_chk@plt+0x41d8>
   114bc:	subs	r8, r0, #0
   114c0:	beq	115e0 <__printf_chk@plt+0xda3c>
   114c4:	mov	r1, r7
   114c8:	mov	r2, r4
   114cc:	bl	10b24 <__printf_chk@plt+0xcf80>
   114d0:	cmp	r0, #0
   114d4:	bne	11504 <__printf_chk@plt+0xd960>
   114d8:	cmp	r5, #0
   114dc:	strne	r8, [r5]
   114e0:	beq	115d4 <__printf_chk@plt+0xda30>
   114e4:	add	r3, sp, #8192	; 0x2000
   114e8:	ldr	r2, [r3, #-4092]	; 0xfffff004
   114ec:	ldr	r3, [r6]
   114f0:	cmp	r2, r3
   114f4:	bne	115e8 <__printf_chk@plt+0xda44>
   114f8:	add	sp, sp, #4096	; 0x1000
   114fc:	add	sp, sp, #8
   11500:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   11504:	mov	r0, r8
   11508:	bl	7b24 <__printf_chk@plt+0x3f80>
   1150c:	mov	r0, #0
   11510:	bl	7d7c <__printf_chk@plt+0x41d8>
   11514:	subs	r8, r0, #0
   11518:	beq	115e0 <__printf_chk@plt+0xda3c>
   1151c:	mov	r1, r7
   11520:	mov	r2, r4
   11524:	bl	10b24 <__printf_chk@plt+0xcf80>
   11528:	cmp	r0, #0
   1152c:	beq	114d8 <__printf_chk@plt+0xd934>
   11530:	mov	r0, r8
   11534:	bl	7b24 <__printf_chk@plt+0x3f80>
   11538:	mov	r0, #10
   1153c:	bl	7d7c <__printf_chk@plt+0x41d8>
   11540:	subs	r8, r0, #0
   11544:	beq	115e0 <__printf_chk@plt+0xda3c>
   11548:	mov	r1, r7
   1154c:	add	r7, sp, #4
   11550:	mov	r2, #4096	; 0x1000
   11554:	mov	r0, r7
   11558:	bl	351ac <__printf_chk@plt+0x31608>
   1155c:	cmp	r0, #4096	; 0x1000
   11560:	bcc	11590 <__printf_chk@plt+0xd9ec>
   11564:	mvn	r4, #1
   11568:	mov	r0, r8
   1156c:	bl	7b24 <__printf_chk@plt+0x3f80>
   11570:	mov	r0, r4
   11574:	b	114e4 <__printf_chk@plt+0xd940>
   11578:	mov	r0, r9
   1157c:	mov	r1, r5
   11580:	mov	r2, r4
   11584:	bl	d8d0 <__printf_chk@plt+0x9d2c>
   11588:	mov	sl, r0
   1158c:	b	11478 <__printf_chk@plt+0xd8d4>
   11590:	ldr	r1, [pc, #92]	; 115f4 <__printf_chk@plt+0xda50>
   11594:	mov	r0, r7
   11598:	mov	r2, #4096	; 0x1000
   1159c:	add	r1, pc, r1
   115a0:	bl	350d8 <__printf_chk@plt+0x31534>
   115a4:	cmp	r0, #4096	; 0x1000
   115a8:	bcs	11564 <__printf_chk@plt+0xd9c0>
   115ac:	mov	r2, r4
   115b0:	mov	r1, r7
   115b4:	mov	r0, r8
   115b8:	bl	10b24 <__printf_chk@plt+0xcf80>
   115bc:	subs	r4, r0, #0
   115c0:	bne	11568 <__printf_chk@plt+0xd9c4>
   115c4:	cmp	r5, #0
   115c8:	strne	r8, [r5]
   115cc:	movne	r0, r4
   115d0:	bne	114e4 <__printf_chk@plt+0xd940>
   115d4:	mov	r0, #0
   115d8:	b	114e4 <__printf_chk@plt+0xd940>
   115dc:	bl	34f0 <close@plt>
   115e0:	mvn	r0, #1
   115e4:	b	114e4 <__printf_chk@plt+0xd940>
   115e8:	bl	36f4 <__stack_chk_fail@plt>
   115ec:	andeq	r6, r5, r8, lsl #16
   115f0:	muleq	r0, ip, r3
   115f4:	andeq	r7, r2, ip, lsr #6
   115f8:	ldr	r2, [pc, #184]	; 116b8 <__printf_chk@plt+0xdb14>
   115fc:	mov	ip, #0
   11600:	push	{r4, r5, r6, r7, lr}
   11604:	subs	r6, r1, #0
   11608:	ldr	r1, [pc, #172]	; 116bc <__printf_chk@plt+0xdb18>
   1160c:	add	r2, pc, r2
   11610:	sub	sp, sp, #12
   11614:	mov	r3, r0
   11618:	ldr	r4, [r2, r1]
   1161c:	mov	r0, sp
   11620:	mov	r1, #1
   11624:	str	ip, [sp]
   11628:	ldr	r2, [r4]
   1162c:	strne	ip, [r6]
   11630:	str	r2, [sp, #4]
   11634:	ldr	r2, [pc, #132]	; 116c0 <__printf_chk@plt+0xdb1c>
   11638:	add	r2, pc, r2
   1163c:	bl	37cc <__asprintf_chk@plt>
   11640:	cmn	r0, #1
   11644:	beq	116ac <__printf_chk@plt+0xdb08>
   11648:	mov	r0, #10
   1164c:	bl	7d7c <__printf_chk@plt+0x41d8>
   11650:	subs	r5, r0, #0
   11654:	mvneq	r7, #0
   11658:	beq	11670 <__printf_chk@plt+0xdacc>
   1165c:	ldr	r1, [sp]
   11660:	mov	r2, #0
   11664:	bl	10b24 <__printf_chk@plt+0xcf80>
   11668:	subs	r7, r0, #0
   1166c:	beq	1169c <__printf_chk@plt+0xdaf8>
   11670:	ldr	r0, [sp]
   11674:	bl	3244 <free@plt>
   11678:	mov	r0, r5
   1167c:	bl	7b24 <__printf_chk@plt+0x3f80>
   11680:	mov	r0, r7
   11684:	ldr	r2, [sp, #4]
   11688:	ldr	r3, [r4]
   1168c:	cmp	r2, r3
   11690:	bne	116b4 <__printf_chk@plt+0xdb10>
   11694:	add	sp, sp, #12
   11698:	pop	{r4, r5, r6, r7, pc}
   1169c:	cmp	r6, #0
   116a0:	strne	r5, [r6]
   116a4:	movne	r5, r7
   116a8:	b	11670 <__printf_chk@plt+0xdacc>
   116ac:	mvn	r0, #1
   116b0:	b	11684 <__printf_chk@plt+0xdae0>
   116b4:	bl	36f4 <__stack_chk_fail@plt>
   116b8:	strdeq	r6, [r5], -r4
   116bc:	muleq	r0, ip, r3
   116c0:	andeq	r5, r2, r4, ror lr
   116c4:	push	{r4, r5, r6, r7, lr}
   116c8:	subs	r7, r3, #0
   116cc:	ldr	r4, [pc, #276]	; 117e8 <__printf_chk@plt+0xdc44>
   116d0:	sub	r5, r0, #1
   116d4:	ldr	r3, [pc, #272]	; 117ec <__printf_chk@plt+0xdc48>
   116d8:	sub	sp, sp, #28
   116dc:	add	r4, pc, r4
   116e0:	mov	ip, #0
   116e4:	mov	r6, r1
   116e8:	ldr	r1, [sp, #48]	; 0x30
   116ec:	ldr	r4, [r4, r3]
   116f0:	str	ip, [sp, #12]
   116f4:	str	ip, [sp, #16]
   116f8:	ldr	r3, [r4]
   116fc:	strne	ip, [r7]
   11700:	cmp	r5, #9
   11704:	str	r3, [sp, #20]
   11708:	bhi	117dc <__printf_chk@plt+0xdc38>
   1170c:	mov	r3, #1
   11710:	movw	ip, #527	; 0x20f
   11714:	lsl	r5, r3, r5
   11718:	and	ip, r5, ip
   1171c:	cmp	ip, #0
   11720:	beq	117dc <__printf_chk@plt+0xdc38>
   11724:	str	r1, [sp, #4]
   11728:	mov	r3, #0
   1172c:	mov	r1, r6
   11730:	str	r3, [sp]
   11734:	add	r3, sp, #12
   11738:	bl	1126c <__printf_chk@plt+0xd6c8>
   1173c:	subs	r5, r0, #0
   11740:	beq	11770 <__printf_chk@plt+0xdbcc>
   11744:	ldr	r0, [sp, #12]
   11748:	bl	7b24 <__printf_chk@plt+0x3f80>
   1174c:	ldr	r0, [sp, #16]
   11750:	bl	7b24 <__printf_chk@plt+0x3f80>
   11754:	mov	r0, r5
   11758:	ldr	r2, [sp, #20]
   1175c:	ldr	r3, [r4]
   11760:	cmp	r2, r3
   11764:	bne	117e4 <__printf_chk@plt+0xdc40>
   11768:	add	sp, sp, #28
   1176c:	pop	{r4, r5, r6, r7, pc}
   11770:	mov	r0, r6
   11774:	add	r1, sp, #16
   11778:	bl	115f8 <__printf_chk@plt+0xda54>
   1177c:	subs	r5, r0, #0
   11780:	ldr	r0, [sp, #12]
   11784:	bne	11748 <__printf_chk@plt+0xdba4>
   11788:	ldr	r1, [sp, #16]
   1178c:	bl	7f50 <__printf_chk@plt+0x43ac>
   11790:	cmp	r0, #0
   11794:	ldr	r0, [sp, #12]
   11798:	mvneq	r5, #44	; 0x2c
   1179c:	beq	11748 <__printf_chk@plt+0xdba4>
   117a0:	bl	9d64 <__printf_chk@plt+0x61c0>
   117a4:	subs	r5, r0, #0
   117a8:	bne	11744 <__printf_chk@plt+0xdba0>
   117ac:	ldr	r0, [sp, #16]
   117b0:	ldr	r1, [sp, #12]
   117b4:	bl	982c <__printf_chk@plt+0x5c88>
   117b8:	subs	r5, r0, #0
   117bc:	bne	11744 <__printf_chk@plt+0xdba0>
   117c0:	cmp	r7, #0
   117c4:	beq	11744 <__printf_chk@plt+0xdba0>
   117c8:	ldr	r3, [sp, #12]
   117cc:	mov	r0, r5
   117d0:	str	r5, [sp, #12]
   117d4:	str	r3, [r7]
   117d8:	b	11748 <__printf_chk@plt+0xdba4>
   117dc:	mvn	r0, #13
   117e0:	b	11758 <__printf_chk@plt+0xdbb4>
   117e4:	bl	36f4 <__stack_chk_fail@plt>
   117e8:	andeq	r6, r5, r4, lsr #10
   117ec:	muleq	r0, ip, r3
   117f0:	ldr	ip, [pc, #564]	; 11a2c <__printf_chk@plt+0xde88>
   117f4:	cmp	r2, #0
   117f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   117fc:	sub	sp, sp, #16384	; 0x4000
   11800:	ldr	lr, [pc, #552]	; 11a30 <__printf_chk@plt+0xde8c>
   11804:	sub	sp, sp, #52	; 0x34
   11808:	add	ip, pc, ip
   1180c:	mov	r7, r1
   11810:	str	r3, [sp, #24]
   11814:	add	r1, sp, #16384	; 0x4000
   11818:	str	r0, [sp, #8]
   1181c:	add	r1, r1, #48	; 0x30
   11820:	ldr	lr, [ip, lr]
   11824:	movw	r2, #49144	; 0xbff8
   11828:	movt	r2, #65535	; 0xffff
   1182c:	mov	r3, #0
   11830:	str	r3, [r1, r2]
   11834:	add	r1, sp, #16384	; 0x4000
   11838:	ldr	r3, [lr]
   1183c:	str	lr, [sp, #28]
   11840:	str	r3, [r1, #44]	; 0x2c
   11844:	beq	11a04 <__printf_chk@plt+0xde60>
   11848:	ldr	r3, [pc, #484]	; 11a34 <__printf_chk@plt+0xde90>
   1184c:	ldr	r3, [ip, r3]
   11850:	str	r3, [sp, #16]
   11854:	ldr	r1, [pc, #476]	; 11a38 <__printf_chk@plt+0xde94>
   11858:	mov	r0, r7
   1185c:	add	r1, pc, r1
   11860:	bl	3a78 <fopen64@plt>
   11864:	subs	r6, r0, #0
   11868:	beq	11a24 <__printf_chk@plt+0xde80>
   1186c:	movw	r5, #49140	; 0xbff4
   11870:	movw	r8, #49148	; 0xbffc
   11874:	movt	r5, #65535	; 0xffff
   11878:	add	r4, sp, #44	; 0x2c
   1187c:	movt	r8, #65535	; 0xffff
   11880:	add	r9, sp, #40	; 0x28
   11884:	add	sl, sp, #48	; 0x30
   11888:	sub	r2, sl, #12
   1188c:	str	r2, [sp, #20]
   11890:	str	r9, [sp]
   11894:	mov	r0, r6
   11898:	mov	r1, r7
   1189c:	mov	r2, r4
   118a0:	mov	r3, #16384	; 0x4000
   118a4:	bl	17210 <__printf_chk@plt+0x1366c>
   118a8:	cmn	r0, #1
   118ac:	beq	119f4 <__printf_chk@plt+0xde50>
   118b0:	add	r1, sp, #16384	; 0x4000
   118b4:	add	r2, sp, #16384	; 0x4000
   118b8:	add	r1, r1, #48	; 0x30
   118bc:	add	r2, r2, #48	; 0x30
   118c0:	ldrb	r1, [r1, r8]
   118c4:	str	r4, [r2, r5]
   118c8:	uxtb	r3, r1
   118cc:	cmp	r3, #0
   118d0:	beq	11890 <__printf_chk@plt+0xdcec>
   118d4:	cmp	r3, #9
   118d8:	cmpne	r3, #32
   118dc:	bne	11920 <__printf_chk@plt+0xdd7c>
   118e0:	sub	r2, sl, #3
   118e4:	b	118f4 <__printf_chk@plt+0xdd50>
   118e8:	cmp	r3, #32
   118ec:	cmpne	r3, #9
   118f0:	bne	11914 <__printf_chk@plt+0xdd70>
   118f4:	mov	r1, r2
   118f8:	ldrb	r3, [r2], #1
   118fc:	cmp	r3, #0
   11900:	bne	118e8 <__printf_chk@plt+0xdd44>
   11904:	add	r3, sp, #16384	; 0x4000
   11908:	add	r3, r3, #48	; 0x30
   1190c:	str	r1, [r3, r5]
   11910:	b	11890 <__printf_chk@plt+0xdcec>
   11914:	add	r2, sp, #16384	; 0x4000
   11918:	add	r2, r2, #48	; 0x30
   1191c:	str	r1, [r2, r5]
   11920:	cmp	r3, #10
   11924:	beq	11890 <__printf_chk@plt+0xdcec>
   11928:	cmp	r3, #35	; 0x23
   1192c:	beq	11890 <__printf_chk@plt+0xdcec>
   11930:	cmp	r3, #0
   11934:	beq	11890 <__printf_chk@plt+0xdcec>
   11938:	mov	r0, #10
   1193c:	bl	7d7c <__printf_chk@plt+0x41d8>
   11940:	subs	fp, r0, #0
   11944:	beq	11a14 <__printf_chk@plt+0xde70>
   11948:	ldr	r1, [sp, #20]
   1194c:	bl	bb6c <__printf_chk@plt+0x7fc8>
   11950:	cmp	r0, #0
   11954:	str	r0, [sp, #12]
   11958:	bne	119bc <__printf_chk@plt+0xde18>
   1195c:	ldr	r0, [sp, #8]
   11960:	mov	r1, fp
   11964:	ldr	r3, [sp, #16]
   11968:	blx	r3
   1196c:	cmp	r0, #0
   11970:	bne	119bc <__printf_chk@plt+0xde18>
   11974:	ldr	r1, [sp, #24]
   11978:	cmp	r1, #0
   1197c:	beq	11990 <__printf_chk@plt+0xddec>
   11980:	ldr	r0, [sp, #8]
   11984:	bl	77cc <__printf_chk@plt+0x3c28>
   11988:	cmp	r0, #0
   1198c:	bne	1199c <__printf_chk@plt+0xddf8>
   11990:	mov	r0, fp
   11994:	bl	7b24 <__printf_chk@plt+0x3f80>
   11998:	b	11890 <__printf_chk@plt+0xdcec>
   1199c:	ldr	r2, [sp, #8]
   119a0:	mov	r1, fp
   119a4:	ldr	r3, [r2, #32]
   119a8:	ldr	r0, [r3, #56]	; 0x38
   119ac:	ldr	r3, [sp, #16]
   119b0:	blx	r3
   119b4:	cmp	r0, #0
   119b8:	beq	11990 <__printf_chk@plt+0xddec>
   119bc:	mov	r0, fp
   119c0:	bl	7b24 <__printf_chk@plt+0x3f80>
   119c4:	mov	r0, r6
   119c8:	bl	394c <fclose@plt>
   119cc:	ldr	r0, [sp, #12]
   119d0:	add	r1, sp, #16384	; 0x4000
   119d4:	ldr	r2, [r1, #44]	; 0x2c
   119d8:	ldr	r1, [sp, #28]
   119dc:	ldr	r3, [r1]
   119e0:	cmp	r2, r3
   119e4:	bne	11a20 <__printf_chk@plt+0xde7c>
   119e8:	add	sp, sp, #16384	; 0x4000
   119ec:	add	sp, sp, #52	; 0x34
   119f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   119f4:	mvn	r2, #45	; 0x2d
   119f8:	mov	fp, #0
   119fc:	str	r2, [sp, #12]
   11a00:	b	119bc <__printf_chk@plt+0xde18>
   11a04:	ldr	r3, [pc, #48]	; 11a3c <__printf_chk@plt+0xde98>
   11a08:	ldr	r3, [ip, r3]
   11a0c:	str	r3, [sp, #16]
   11a10:	b	11854 <__printf_chk@plt+0xdcb0>
   11a14:	mvn	r3, #1
   11a18:	str	r3, [sp, #12]
   11a1c:	b	119bc <__printf_chk@plt+0xde18>
   11a20:	bl	36f4 <__stack_chk_fail@plt>
   11a24:	mvn	r0, #23
   11a28:	b	119d0 <__printf_chk@plt+0xde2c>
   11a2c:	strdeq	r6, [r5], -r8
   11a30:	muleq	r0, ip, r3
   11a34:	andeq	r0, r0, ip, lsr #7
   11a38:	andeq	r6, r2, r0, ror r8
   11a3c:	andeq	r0, r0, ip, asr #7
   11a40:	push	{r3, r4, r5, lr}
   11a44:	mov	r5, r0
   11a48:	mov	r4, r1
   11a4c:	mov	r0, r1
   11a50:	mov	r1, r5
   11a54:	bl	2cf44 <__printf_chk@plt+0x293a0>
   11a58:	cmn	r0, #50	; 0x32
   11a5c:	popne	{r3, r4, r5, pc}
   11a60:	mov	r0, r5
   11a64:	mov	r1, r4
   11a68:	mov	r2, #0
   11a6c:	mov	r3, #1
   11a70:	bl	117f0 <__printf_chk@plt+0xdc4c>
   11a74:	cmn	r0, #46	; 0x2e
   11a78:	beq	11a88 <__printf_chk@plt+0xdee4>
   11a7c:	cmp	r0, #0
   11a80:	mvneq	r0, #50	; 0x32
   11a84:	pop	{r3, r4, r5, pc}
   11a88:	mov	r0, #0
   11a8c:	pop	{r3, r4, r5, pc}
   11a90:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   11a94:	mov	r9, r0
   11a98:	mov	r8, r1
   11a9c:	bl	379c <FIPS_mode@plt>
   11aa0:	ldr	r4, [pc, #196]	; 11b6c <__printf_chk@plt+0xdfc8>
   11aa4:	add	r4, pc, r4
   11aa8:	cmp	r0, #0
   11aac:	ldrne	r4, [pc, #188]	; 11b70 <__printf_chk@plt+0xdfcc>
   11ab0:	addne	r4, pc, r4
   11ab4:	addne	r4, r4, #756	; 0x2f4
   11ab8:	ldr	r0, [r4]
   11abc:	cmp	r0, #0
   11ac0:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   11ac4:	mov	r5, #0
   11ac8:	add	r4, r4, #36	; 0x24
   11acc:	mov	r6, r5
   11ad0:	b	11ae0 <__printf_chk@plt+0xdf3c>
   11ad4:	ldr	r3, [r4], #36	; 0x24
   11ad8:	cmp	r3, #0
   11adc:	beq	11b54 <__printf_chk@plt+0xdfb0>
   11ae0:	ldr	r3, [r4, #-32]	; 0xffffffe0
   11ae4:	cmn	r3, #3
   11ae8:	bne	11ad4 <__printf_chk@plt+0xdf30>
   11aec:	cmp	r8, #0
   11af0:	add	r7, r5, #1
   11af4:	beq	11b04 <__printf_chk@plt+0xdf60>
   11af8:	ldr	r3, [r4, #-16]
   11afc:	cmp	r3, #0
   11b00:	beq	11ad4 <__printf_chk@plt+0xdf30>
   11b04:	cmp	r6, #0
   11b08:	strbne	r9, [r6, r5]
   11b0c:	ldr	r0, [r4, #-36]	; 0xffffffdc
   11b10:	moveq	r7, r5
   11b14:	bl	3910 <strlen@plt>
   11b18:	add	r5, r0, r7
   11b1c:	mov	sl, r0
   11b20:	add	r1, r5, #2
   11b24:	mov	r0, r6
   11b28:	bl	3610 <realloc@plt>
   11b2c:	add	r2, sl, #1
   11b30:	subs	sl, r0, #0
   11b34:	add	r0, sl, r7
   11b38:	beq	11b5c <__printf_chk@plt+0xdfb8>
   11b3c:	ldr	r1, [r4, #-36]	; 0xffffffdc
   11b40:	mov	r6, sl
   11b44:	bl	38c8 <memcpy@plt>
   11b48:	ldr	r3, [r4], #36	; 0x24
   11b4c:	cmp	r3, #0
   11b50:	bne	11ae0 <__printf_chk@plt+0xdf3c>
   11b54:	mov	r0, r6
   11b58:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   11b5c:	mov	r0, r6
   11b60:	bl	3244 <free@plt>
   11b64:	mov	r0, sl
   11b68:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   11b6c:	strdeq	r5, [r5], -r8
   11b70:	andeq	r5, r5, ip, ror #21
   11b74:	ldr	r0, [r0, #8]
   11b78:	bx	lr
   11b7c:	ldr	r0, [r0, #12]
   11b80:	bx	lr
   11b84:	push	{r4, lr}
   11b88:	mov	r4, r0
   11b8c:	ldr	r0, [pc, #24]	; 11bac <__printf_chk@plt+0xe008>
   11b90:	ldr	r1, [r4]
   11b94:	add	r0, pc, r0
   11b98:	bl	3a00 <strcmp@plt>
   11b9c:	cmp	r0, #0
   11ba0:	ldrne	r0, [r4, #12]
   11ba4:	moveq	r0, #14
   11ba8:	pop	{r4, pc}
   11bac:	andeq	r6, r2, ip, lsr sp
   11bb0:	ldr	r0, [r0, #20]
   11bb4:	bx	lr
   11bb8:	ldr	r3, [r0, #16]
   11bbc:	cmp	r3, #0
   11bc0:	bne	11bd8 <__printf_chk@plt+0xe034>
   11bc4:	ldr	r2, [r0, #28]
   11bc8:	tst	r2, #2
   11bcc:	bne	11bd8 <__printf_chk@plt+0xe034>
   11bd0:	ldr	r0, [r0, #8]
   11bd4:	bx	lr
   11bd8:	mov	r0, r3
   11bdc:	bx	lr
   11be0:	ldr	r0, [r0, #4]
   11be4:	bx	lr
   11be8:	ldr	r0, [r0, #28]
   11bec:	and	r0, r0, #1
   11bf0:	bx	lr
   11bf4:	ldr	r0, [r0]
   11bf8:	bx	lr
   11bfc:	ldr	r3, [r0, #400]	; 0x190
   11c00:	ldr	r0, [r3, #4]
   11c04:	bx	lr
   11c08:	cmp	r0, #0
   11c0c:	movne	r0, #76	; 0x4c
   11c10:	moveq	r0, #72	; 0x48
   11c14:	bx	lr
   11c18:	push	{r3, r4, r5, lr}
   11c1c:	mov	r5, r0
   11c20:	bl	379c <FIPS_mode@plt>
   11c24:	ldr	r4, [pc, #72]	; 11c74 <__printf_chk@plt+0xe0d0>
   11c28:	add	r4, pc, r4
   11c2c:	cmp	r0, #0
   11c30:	ldrne	r4, [pc, #64]	; 11c78 <__printf_chk@plt+0xe0d4>
   11c34:	addne	r4, pc, r4
   11c38:	addne	r4, r4, #756	; 0x2f4
   11c3c:	ldr	r0, [r4]
   11c40:	cmp	r0, #0
   11c44:	bne	11c58 <__printf_chk@plt+0xe0b4>
   11c48:	pop	{r3, r4, r5, pc}
   11c4c:	ldr	r0, [r4, #36]!	; 0x24
   11c50:	cmp	r0, #0
   11c54:	beq	11c70 <__printf_chk@plt+0xe0cc>
   11c58:	mov	r1, r5
   11c5c:	bl	3a00 <strcmp@plt>
   11c60:	cmp	r0, #0
   11c64:	bne	11c4c <__printf_chk@plt+0xe0a8>
   11c68:	mov	r0, r4
   11c6c:	pop	{r3, r4, r5, pc}
   11c70:	pop	{r3, r4, r5, pc}
   11c74:	andeq	r5, r5, r4, ror r9
   11c78:	andeq	r5, r5, r8, ror #18
   11c7c:	push	{r4, lr}
   11c80:	mov	r4, r0
   11c84:	bl	379c <FIPS_mode@plt>
   11c88:	ldr	r2, [pc, #100]	; 11cf4 <__printf_chk@plt+0xe150>
   11c8c:	add	r2, pc, r2
   11c90:	cmp	r0, #0
   11c94:	ldrne	r2, [pc, #92]	; 11cf8 <__printf_chk@plt+0xe154>
   11c98:	addne	r2, pc, r2
   11c9c:	addne	r2, r2, #756	; 0x2f4
   11ca0:	ldr	r3, [r2]
   11ca4:	cmp	r3, #0
   11ca8:	beq	11ce4 <__printf_chk@plt+0xe140>
   11cac:	ldr	r3, [r2, #4]
   11cb0:	cmp	r3, r4
   11cb4:	bne	11cc8 <__printf_chk@plt+0xe124>
   11cb8:	b	11cec <__printf_chk@plt+0xe148>
   11cbc:	ldr	r1, [r0, #4]
   11cc0:	cmp	r1, r4
   11cc4:	popeq	{r4, pc}
   11cc8:	ldr	r1, [r2, #36]	; 0x24
   11ccc:	add	r0, r2, #36	; 0x24
   11cd0:	cmp	r1, #0
   11cd4:	mov	r2, r0
   11cd8:	bne	11cbc <__printf_chk@plt+0xe118>
   11cdc:	mov	r0, r1
   11ce0:	pop	{r4, pc}
   11ce4:	mov	r0, r3
   11ce8:	pop	{r4, pc}
   11cec:	mov	r0, r2
   11cf0:	pop	{r4, pc}
   11cf4:	andeq	r5, r5, r0, lsl r9
   11cf8:	andeq	r5, r5, r4, lsl #18
   11cfc:	subs	r3, r0, #0
   11d00:	push	{r4, r5, r6, lr}
   11d04:	beq	11d14 <__printf_chk@plt+0xe170>
   11d08:	ldrb	r3, [r3]
   11d0c:	cmp	r3, #0
   11d10:	bne	11d1c <__printf_chk@plt+0xe178>
   11d14:	mov	r0, #0
   11d18:	pop	{r4, r5, r6, pc}
   11d1c:	bl	34e4 <__strdup@plt>
   11d20:	subs	r6, r0, #0
   11d24:	beq	11d14 <__printf_chk@plt+0xe170>
   11d28:	mov	r1, #44	; 0x2c
   11d2c:	mov	r5, #0
   11d30:	bl	3b5c <strchr@plt>
   11d34:	cmp	r0, #0
   11d38:	addne	r4, r0, #1
   11d3c:	movne	r3, #0
   11d40:	strbne	r3, [r0]
   11d44:	mov	r3, r6
   11d48:	moveq	r4, r0
   11d4c:	mov	r0, r3
   11d50:	ldrb	r3, [r3]
   11d54:	cmp	r3, #0
   11d58:	beq	11db0 <__printf_chk@plt+0xe20c>
   11d5c:	bl	11c18 <__printf_chk@plt+0xe074>
   11d60:	mov	r1, #44	; 0x2c
   11d64:	subs	r3, r0, #0
   11d68:	mov	r0, r4
   11d6c:	beq	11dc8 <__printf_chk@plt+0xe224>
   11d70:	ldr	r3, [r3, #4]
   11d74:	cmn	r3, #3
   11d78:	bne	11dc8 <__printf_chk@plt+0xe224>
   11d7c:	cmp	r4, #0
   11d80:	beq	11db0 <__printf_chk@plt+0xe20c>
   11d84:	bl	3b5c <strchr@plt>
   11d88:	cmp	r0, #0
   11d8c:	strbne	r5, [r0]
   11d90:	add	r2, r0, #1
   11d94:	beq	11dc0 <__printf_chk@plt+0xe21c>
   11d98:	mov	r3, r4
   11d9c:	mov	r4, r2
   11da0:	mov	r0, r3
   11da4:	ldrb	r3, [r3]
   11da8:	cmp	r3, #0
   11dac:	bne	11d5c <__printf_chk@plt+0xe1b8>
   11db0:	mov	r0, r6
   11db4:	bl	3244 <free@plt>
   11db8:	mov	r0, #1
   11dbc:	pop	{r4, r5, r6, pc}
   11dc0:	mov	r2, r0
   11dc4:	b	11d98 <__printf_chk@plt+0xe1f4>
   11dc8:	mov	r0, r6
   11dcc:	bl	3244 <free@plt>
   11dd0:	mov	r0, #0
   11dd4:	pop	{r4, r5, r6, pc}
   11dd8:	push	{r3, r4, r5, lr}
   11ddc:	subs	r5, r0, #0
   11de0:	beq	11e2c <__printf_chk@plt+0xe288>
   11de4:	bl	379c <FIPS_mode@plt>
   11de8:	ldr	r4, [pc, #84]	; 11e44 <__printf_chk@plt+0xe2a0>
   11dec:	add	r4, pc, r4
   11df0:	cmp	r0, #0
   11df4:	bne	11e34 <__printf_chk@plt+0xe290>
   11df8:	ldr	r0, [r4]
   11dfc:	cmp	r0, #0
   11e00:	bne	11e14 <__printf_chk@plt+0xe270>
   11e04:	b	11e2c <__printf_chk@plt+0xe288>
   11e08:	ldr	r0, [r4, #36]!	; 0x24
   11e0c:	cmp	r0, #0
   11e10:	beq	11e2c <__printf_chk@plt+0xe288>
   11e14:	mov	r1, r5
   11e18:	bl	31fc <strcasecmp@plt>
   11e1c:	cmp	r0, #0
   11e20:	bne	11e08 <__printf_chk@plt+0xe264>
   11e24:	ldr	r0, [r4, #4]
   11e28:	pop	{r3, r4, r5, pc}
   11e2c:	mvn	r0, #0
   11e30:	pop	{r3, r4, r5, pc}
   11e34:	ldr	r4, [pc, #12]	; 11e48 <__printf_chk@plt+0xe2a4>
   11e38:	add	r4, pc, r4
   11e3c:	add	r4, r4, #756	; 0x2f4
   11e40:	b	11df8 <__printf_chk@plt+0xe254>
   11e44:			; <UNDEFINED> instruction: 0x000557b0
   11e48:	andeq	r5, r5, r4, ror #14
   11e4c:	push	{r3, lr}
   11e50:	bl	11c7c <__printf_chk@plt+0xe0d8>
   11e54:	cmp	r0, #0
   11e58:	beq	11e64 <__printf_chk@plt+0xe2c0>
   11e5c:	ldr	r0, [r0]
   11e60:	pop	{r3, pc}
   11e64:	ldr	r0, [pc, #4]	; 11e70 <__printf_chk@plt+0xe2cc>
   11e68:	add	r0, pc, r0
   11e6c:	pop	{r3, pc}
   11e70:	andeq	r6, r2, r4, ror sl
   11e74:	cmp	r0, #0
   11e78:	bxeq	lr
   11e7c:	ldr	r0, [r0, #400]	; 0x190
   11e80:	cmp	r0, #0
   11e84:	bxeq	lr
   11e88:	ldr	r3, [r0, #4]
   11e8c:	cmp	r3, #2
   11e90:	bne	11ea0 <__printf_chk@plt+0xe2fc>
   11e94:	ldr	r0, [pc, #12]	; 11ea8 <__printf_chk@plt+0xe304>
   11e98:	add	r0, pc, r0
   11e9c:	bx	lr
   11ea0:	mov	r0, #0
   11ea4:	bx	lr
   11ea8:	andeq	r6, r2, r0, asr sl
   11eac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11eb0:	mov	r7, r0
   11eb4:	sub	sp, sp, #12
   11eb8:	mov	r5, r1
   11ebc:	mov	r0, #404	; 0x194
   11ec0:	mov	r1, #0
   11ec4:	str	r1, [r7]
   11ec8:	mov	r1, #1
   11ecc:	mov	r9, r2
   11ed0:	mov	r6, r3
   11ed4:	ldr	r8, [sp, #56]	; 0x38
   11ed8:	bl	385c <calloc@plt>
   11edc:	subs	r4, r0, #0
   11ee0:	beq	120f0 <__printf_chk@plt+0xe54c>
   11ee4:	ldr	ip, [r5, #4]
   11ee8:	cmp	ip, #2
   11eec:	beq	11fb0 <__printf_chk@plt+0xe40c>
   11ef0:	rsbs	ip, ip, #1
   11ef4:	str	r8, [r4, #4]
   11ef8:	movcc	ip, #0
   11efc:	str	ip, [r4]
   11f00:	ldr	r3, [r5, #12]
   11f04:	cmp	r6, r3
   11f08:	bcc	11f78 <__printf_chk@plt+0xe3d4>
   11f0c:	ldr	r2, [sp, #48]	; 0x30
   11f10:	cmp	r2, #0
   11f14:	beq	11f30 <__printf_chk@plt+0xe38c>
   11f18:	ldr	r3, [r5, #16]
   11f1c:	cmp	r3, #0
   11f20:	bne	11f6c <__printf_chk@plt+0xe3c8>
   11f24:	ldr	r3, [r5, #28]
   11f28:	tst	r3, #2
   11f2c:	beq	11f68 <__printf_chk@plt+0xe3c4>
   11f30:	str	r5, [r4, #400]	; 0x190
   11f34:	ldr	r2, [r5, #28]
   11f38:	ands	fp, r2, #2
   11f3c:	beq	11fbc <__printf_chk@plt+0xe418>
   11f40:	mov	r1, r9
   11f44:	mov	r2, r6
   11f48:	add	r0, r4, #12
   11f4c:	bl	194ec <__printf_chk@plt+0x15948>
   11f50:	subs	r5, r0, #0
   11f54:	bne	1210c <__printf_chk@plt+0xe568>
   11f58:	mov	r0, #0
   11f5c:	str	r4, [r7]
   11f60:	add	sp, sp, #12
   11f64:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11f68:	ldr	r3, [r5, #8]
   11f6c:	ldr	r2, [sp, #52]	; 0x34
   11f70:	cmp	r2, r3
   11f74:	bcs	11f30 <__printf_chk@plt+0xe38c>
   11f78:	ldr	r3, [r4, #8]
   11f7c:	mvn	r5, #9
   11f80:	cmp	r3, #0
   11f84:	beq	11f90 <__printf_chk@plt+0xe3ec>
   11f88:	mov	r0, r3
   11f8c:	bl	3118 <EVP_CIPHER_CTX_free@plt>
   11f90:	mov	r0, r4
   11f94:	mov	r1, #404	; 0x194
   11f98:	bl	35b90 <__printf_chk@plt+0x31fec>
   11f9c:	mov	r0, r4
   11fa0:	bl	3244 <free@plt>
   11fa4:	mov	r0, r5
   11fa8:	add	sp, sp, #12
   11fac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11fb0:	cmp	r6, #8
   11fb4:	movcs	r6, #8
   11fb8:	b	11ef0 <__printf_chk@plt+0xe34c>
   11fbc:	ldr	r3, [r5, #32]
   11fc0:	blx	r3
   11fc4:	mov	sl, r0
   11fc8:	bl	38bc <EVP_CIPHER_CTX_new@plt>
   11fcc:	cmp	r0, #0
   11fd0:	str	r0, [r4, #8]
   11fd4:	beq	120e8 <__printf_chk@plt+0xe544>
   11fd8:	subs	r3, r8, #1
   11fdc:	mov	r1, sl
   11fe0:	rsbs	r8, r3, #0
   11fe4:	mov	r2, fp
   11fe8:	adcs	r8, r8, r3
   11fec:	ldr	r3, [sp, #48]	; 0x30
   11ff0:	str	r8, [sp]
   11ff4:	bl	31c0 <EVP_CipherInit@plt>
   11ff8:	cmp	r0, #0
   11ffc:	beq	120dc <__printf_chk@plt+0xe538>
   12000:	ldr	r3, [r5, #20]
   12004:	cmp	r3, #0
   12008:	beq	12028 <__printf_chk@plt+0xe484>
   1200c:	ldr	r0, [r4, #8]
   12010:	mov	r1, #18
   12014:	mvn	r2, #0
   12018:	ldr	r3, [sp, #48]	; 0x30
   1201c:	bl	32bc <EVP_CIPHER_CTX_ctrl@plt>
   12020:	cmp	r0, #0
   12024:	beq	120dc <__printf_chk@plt+0xe538>
   12028:	ldr	r0, [r4, #8]
   1202c:	bl	3a6c <EVP_CIPHER_CTX_key_length@plt>
   12030:	cmp	r0, r6
   12034:	cmpne	r0, #0
   12038:	ble	12050 <__printf_chk@plt+0xe4ac>
   1203c:	mov	r1, r6
   12040:	ldr	r0, [r4, #8]
   12044:	bl	3580 <EVP_CIPHER_CTX_set_key_length@plt>
   12048:	cmp	r0, #0
   1204c:	beq	120dc <__printf_chk@plt+0xe538>
   12050:	mov	r1, #0
   12054:	ldr	r0, [r4, #8]
   12058:	mvn	ip, #0
   1205c:	mov	r2, r9
   12060:	mov	r3, r1
   12064:	str	ip, [sp]
   12068:	bl	31c0 <EVP_CipherInit@plt>
   1206c:	cmp	r0, #0
   12070:	beq	120dc <__printf_chk@plt+0xe538>
   12074:	ldr	r6, [r5, #24]
   12078:	cmp	r6, #0
   1207c:	beq	11f58 <__printf_chk@plt+0xe3b4>
   12080:	mov	r0, r6
   12084:	bl	38f8 <malloc@plt>
   12088:	subs	r8, r0, #0
   1208c:	beq	120f8 <__printf_chk@plt+0xe554>
   12090:	mov	r0, r6
   12094:	bl	38f8 <malloc@plt>
   12098:	subs	r9, r0, #0
   1209c:	beq	120f8 <__printf_chk@plt+0xe554>
   120a0:	mov	r3, r6
   120a4:	mov	r2, r8
   120a8:	mov	r1, r9
   120ac:	ldr	r0, [r4, #8]
   120b0:	bl	36a0 <EVP_Cipher@plt>
   120b4:	ldr	r1, [r5, #24]
   120b8:	mov	r6, r0
   120bc:	mov	r0, r9
   120c0:	bl	35b90 <__printf_chk@plt+0x31fec>
   120c4:	mov	r0, r8
   120c8:	bl	3244 <free@plt>
   120cc:	mov	r0, r9
   120d0:	bl	3244 <free@plt>
   120d4:	cmp	r6, #1
   120d8:	beq	11f58 <__printf_chk@plt+0xe3b4>
   120dc:	ldr	r3, [r4, #8]
   120e0:	mvn	r5, #21
   120e4:	b	11f80 <__printf_chk@plt+0xe3dc>
   120e8:	mvn	r5, #1
   120ec:	b	11f90 <__printf_chk@plt+0xe3ec>
   120f0:	mvn	r0, #1
   120f4:	b	11fa8 <__printf_chk@plt+0xe404>
   120f8:	mov	r0, r8
   120fc:	mvn	r5, #1
   12100:	bl	3244 <free@plt>
   12104:	ldr	r3, [r4, #8]
   12108:	b	11f80 <__printf_chk@plt+0xe3dc>
   1210c:	ldr	r3, [r4, #8]
   12110:	b	11f80 <__printf_chk@plt+0xe3dc>
   12114:	ldr	ip, [pc, #456]	; 122e4 <__printf_chk@plt+0xe740>
   12118:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1211c:	mov	r4, r0
   12120:	ldr	r0, [pc, #448]	; 122e8 <__printf_chk@plt+0xe744>
   12124:	add	ip, pc, ip
   12128:	ldr	r6, [r4, #400]	; 0x190
   1212c:	sub	sp, sp, #28
   12130:	mov	sl, r2
   12134:	mov	fp, r3
   12138:	ldr	r5, [ip, r0]
   1213c:	ldr	ip, [r6, #28]
   12140:	ldr	r9, [sp, #64]	; 0x40
   12144:	ldr	r0, [r5]
   12148:	tst	ip, #2
   1214c:	ldr	r8, [sp, #68]	; 0x44
   12150:	ldr	r7, [sp, #72]	; 0x48
   12154:	str	r0, [sp, #20]
   12158:	bne	121e8 <__printf_chk@plt+0xe644>
   1215c:	cmp	r7, #0
   12160:	bne	121c0 <__printf_chk@plt+0xe61c>
   12164:	cmp	r8, #0
   12168:	beq	12180 <__printf_chk@plt+0xe5dc>
   1216c:	mov	r0, sl
   12170:	mov	r1, fp
   12174:	mov	r2, r8
   12178:	bl	38c8 <memcpy@plt>
   1217c:	ldr	r6, [r4, #400]	; 0x190
   12180:	ldr	r1, [r6, #8]
   12184:	mov	r0, r9
   12188:	bl	36240 <__printf_chk@plt+0x3269c>
   1218c:	subs	r6, r1, #0
   12190:	bne	121cc <__printf_chk@plt+0xe628>
   12194:	add	r2, fp, r8
   12198:	ldr	r0, [r4, #8]
   1219c:	add	r1, sl, r8
   121a0:	mov	r3, r9
   121a4:	bl	36a0 <EVP_Cipher@plt>
   121a8:	cmp	r0, #0
   121ac:	blt	12254 <__printf_chk@plt+0xe6b0>
   121b0:	cmp	r7, #0
   121b4:	bne	1225c <__printf_chk@plt+0xe6b8>
   121b8:	mov	r0, #0
   121bc:	b	121d0 <__printf_chk@plt+0xe62c>
   121c0:	ldr	r3, [r6, #20]
   121c4:	cmp	r7, r3
   121c8:	beq	12208 <__printf_chk@plt+0xe664>
   121cc:	mvn	r0, #9
   121d0:	ldr	ip, [sp, #20]
   121d4:	ldr	r3, [r5]
   121d8:	cmp	ip, r3
   121dc:	bne	122e0 <__printf_chk@plt+0xe73c>
   121e0:	add	sp, sp, #28
   121e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   121e8:	str	r9, [sp]
   121ec:	add	r0, r4, #12
   121f0:	str	r8, [sp, #4]
   121f4:	str	r7, [sp, #8]
   121f8:	ldr	ip, [r4, #4]
   121fc:	str	ip, [sp, #12]
   12200:	bl	19528 <__printf_chk@plt+0x15984>
   12204:	b	121d0 <__printf_chk@plt+0xe62c>
   12208:	ldr	r0, [r4, #8]
   1220c:	mov	r1, #19
   12210:	mov	r2, #1
   12214:	add	r3, sp, #16
   12218:	bl	32bc <EVP_CIPHER_CTX_ctrl@plt>
   1221c:	cmp	r0, #0
   12220:	beq	12254 <__printf_chk@plt+0xe6b0>
   12224:	ldr	r3, [r4, #4]
   12228:	cmp	r3, #0
   1222c:	beq	122bc <__printf_chk@plt+0xe718>
   12230:	cmp	r8, #0
   12234:	beq	1217c <__printf_chk@plt+0xe5d8>
   12238:	ldr	r0, [r4, #8]
   1223c:	mov	r1, #0
   12240:	mov	r2, fp
   12244:	mov	r3, r8
   12248:	bl	36a0 <EVP_Cipher@plt>
   1224c:	cmp	r0, #0
   12250:	bge	1216c <__printf_chk@plt+0xe5c8>
   12254:	mvn	r0, #21
   12258:	b	121d0 <__printf_chk@plt+0xe62c>
   1225c:	mov	r3, r6
   12260:	ldr	r0, [r4, #8]
   12264:	mov	r1, r6
   12268:	mov	r2, r6
   1226c:	bl	36a0 <EVP_Cipher@plt>
   12270:	ldr	r3, [r4, #4]
   12274:	cmp	r0, #0
   12278:	blt	122ac <__printf_chk@plt+0xe708>
   1227c:	cmp	r3, #0
   12280:	beq	121b8 <__printf_chk@plt+0xe614>
   12284:	add	r3, r9, r8
   12288:	ldr	r0, [r4, #8]
   1228c:	add	r3, sl, r3
   12290:	mov	r2, r7
   12294:	mov	r1, #16
   12298:	bl	32bc <EVP_CIPHER_CTX_ctrl@plt>
   1229c:	cmp	r0, #0
   122a0:	beq	12254 <__printf_chk@plt+0xe6b0>
   122a4:	mov	r0, r6
   122a8:	b	121d0 <__printf_chk@plt+0xe62c>
   122ac:	cmp	r3, #0
   122b0:	mvneq	r0, #29
   122b4:	beq	121d0 <__printf_chk@plt+0xe62c>
   122b8:	b	12254 <__printf_chk@plt+0xe6b0>
   122bc:	add	r3, r9, r8
   122c0:	ldr	r0, [r4, #8]
   122c4:	add	r3, fp, r3
   122c8:	mov	r1, #17
   122cc:	mov	r2, r7
   122d0:	bl	32bc <EVP_CIPHER_CTX_ctrl@plt>
   122d4:	cmp	r0, #0
   122d8:	bne	12230 <__printf_chk@plt+0xe68c>
   122dc:	b	12254 <__printf_chk@plt+0xe6b0>
   122e0:	bl	36f4 <__stack_chk_fail@plt>
   122e4:	ldrdeq	r5, [r5], -ip
   122e8:	muleq	r0, ip, r3
   122ec:	push	{r4, r5, r6, r7, r8, lr}
   122f0:	mov	r5, r1
   122f4:	ldr	ip, [r0, #400]	; 0x190
   122f8:	mov	r7, r3
   122fc:	ldr	r4, [sp, #24]
   12300:	ldr	ip, [ip, #28]
   12304:	ands	r6, ip, #2
   12308:	bne	12328 <__printf_chk@plt+0xe784>
   1230c:	cmp	r4, #3
   12310:	bls	12334 <__printf_chk@plt+0xe790>
   12314:	mov	r0, r3
   12318:	bl	17590 <__printf_chk@plt+0x139ec>
   1231c:	str	r0, [r5]
   12320:	mov	r0, r6
   12324:	pop	{r4, r5, r6, r7, r8, pc}
   12328:	add	r0, r0, #12
   1232c:	pop	{r4, r5, r6, r7, r8, lr}
   12330:	b	1972c <__printf_chk@plt+0x15b88>
   12334:	mvn	r6, #2
   12338:	b	12320 <__printf_chk@plt+0xe77c>
   1233c:	push	{r4, lr}
   12340:	subs	r4, r0, #0
   12344:	popeq	{r4, pc}
   12348:	ldr	r3, [r4, #400]	; 0x190
   1234c:	ldr	r3, [r3, #28]
   12350:	tst	r3, #2
   12354:	bne	12390 <__printf_chk@plt+0xe7ec>
   12358:	tst	r3, #4
   1235c:	bne	123a0 <__printf_chk@plt+0xe7fc>
   12360:	ldr	r0, [r4, #8]
   12364:	cmp	r0, #0
   12368:	beq	12378 <__printf_chk@plt+0xe7d4>
   1236c:	bl	3118 <EVP_CIPHER_CTX_free@plt>
   12370:	mov	r3, #0
   12374:	str	r3, [r4, #8]
   12378:	mov	r0, r4
   1237c:	mov	r1, #404	; 0x194
   12380:	bl	35b90 <__printf_chk@plt+0x31fec>
   12384:	mov	r0, r4
   12388:	pop	{r4, lr}
   1238c:	b	3244 <free@plt>
   12390:	add	r0, r4, #12
   12394:	mov	r1, #128	; 0x80
   12398:	bl	35b90 <__printf_chk@plt+0x31fec>
   1239c:	b	12360 <__printf_chk@plt+0xe7bc>
   123a0:	add	r0, r4, #140	; 0x8c
   123a4:	mov	r1, #260	; 0x104
   123a8:	bl	35b90 <__printf_chk@plt+0x31fec>
   123ac:	b	12360 <__printf_chk@plt+0xe7bc>
   123b0:	ldr	ip, [pc, #172]	; 12464 <__printf_chk@plt+0xe8c0>
   123b4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   123b8:	add	ip, pc, ip
   123bc:	ldr	lr, [pc, #164]	; 12468 <__printf_chk@plt+0xe8c4>
   123c0:	mov	r7, r3
   123c4:	sub	sp, sp, #40	; 0x28
   123c8:	mov	r9, r0
   123cc:	mov	r0, r2
   123d0:	mov	r5, r2
   123d4:	ldr	r6, [ip, lr]
   123d8:	mov	r2, ip
   123dc:	mov	r8, r1
   123e0:	add	r4, sp, #20
   123e4:	mov	sl, #16
   123e8:	ldr	r3, [r6]
   123ec:	str	r3, [sp, #36]	; 0x24
   123f0:	bl	3910 <strlen@plt>
   123f4:	mov	r1, r5
   123f8:	mov	r3, r4
   123fc:	str	sl, [sp]
   12400:	mov	r2, r0
   12404:	mov	r0, #0
   12408:	bl	19f48 <__printf_chk@plt+0x163a4>
   1240c:	subs	r5, r0, #0
   12410:	bne	12438 <__printf_chk@plt+0xe894>
   12414:	str	r5, [sp]
   12418:	mov	r0, r9
   1241c:	str	r5, [sp, #4]
   12420:	mov	r1, r8
   12424:	str	r7, [sp, #8]
   12428:	mov	r3, sl
   1242c:	mov	r2, r4
   12430:	bl	11eac <__printf_chk@plt+0xe308>
   12434:	mov	r5, r0
   12438:	mov	r0, r4
   1243c:	mov	r1, #16
   12440:	bl	35b90 <__printf_chk@plt+0x31fec>
   12444:	ldr	r2, [sp, #36]	; 0x24
   12448:	ldr	r3, [r6]
   1244c:	mov	r0, r5
   12450:	cmp	r2, r3
   12454:	bne	12460 <__printf_chk@plt+0xe8bc>
   12458:	add	sp, sp, #40	; 0x28
   1245c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   12460:	bl	36f4 <__stack_chk_fail@plt>
   12464:	andeq	r5, r5, r8, asr #16
   12468:	muleq	r0, ip, r3
   1246c:	ldr	r3, [r0, #400]	; 0x190
   12470:	ldr	r2, [r3, #4]
   12474:	cmp	r2, #3
   12478:	beq	124a0 <__printf_chk@plt+0xe8fc>
   1247c:	ldr	r3, [r3, #28]
   12480:	tst	r3, #2
   12484:	bne	12498 <__printf_chk@plt+0xe8f4>
   12488:	tst	r3, #4
   1248c:	beq	124a8 <__printf_chk@plt+0xe904>
   12490:	mov	r0, #16
   12494:	bx	lr
   12498:	mov	r0, #0
   1249c:	bx	lr
   124a0:	mov	r0, #24
   124a4:	bx	lr
   124a8:	ldr	r0, [r0, #8]
   124ac:	b	3268 <EVP_CIPHER_CTX_iv_length@plt>
   124b0:	push	{r4, r5, lr}
   124b4:	mov	r4, r0
   124b8:	ldr	r5, [r0, #400]	; 0x190
   124bc:	sub	sp, sp, #12
   124c0:	ldr	ip, [r5, #28]
   124c4:	ands	r0, ip, #2
   124c8:	beq	124e0 <__printf_chk@plt+0xe93c>
   124cc:	cmp	r2, #0
   124d0:	bne	125d0 <__printf_chk@plt+0xea2c>
   124d4:	mov	r0, #0
   124d8:	add	sp, sp, #12
   124dc:	pop	{r4, r5, pc}
   124e0:	tst	ip, #4
   124e4:	beq	12518 <__printf_chk@plt+0xe974>
   124e8:	cmp	r2, #16
   124ec:	bne	125d0 <__printf_chk@plt+0xea2c>
   124f0:	ldr	r5, [r4, #384]!	; 0x180
   124f4:	ldr	ip, [r4, #4]
   124f8:	ldr	r2, [r4, #8]
   124fc:	ldr	r3, [r4, #12]
   12500:	str	r5, [r1]
   12504:	str	ip, [r1, #4]
   12508:	str	r2, [r1, #8]
   1250c:	str	r3, [r1, #12]
   12510:	add	sp, sp, #12
   12514:	pop	{r4, r5, pc}
   12518:	tst	ip, #8
   1251c:	bne	124d4 <__printf_chk@plt+0xe930>
   12520:	ldr	r3, [r5, #4]
   12524:	add	r3, r3, #3
   12528:	cmp	r3, #9
   1252c:	addls	pc, pc, r3, lsl #2
   12530:	b	125d0 <__printf_chk@plt+0xea2c>
   12534:	b	12578 <__printf_chk@plt+0xe9d4>
   12538:	b	125d0 <__printf_chk@plt+0xea2c>
   1253c:	b	125d0 <__printf_chk@plt+0xea2c>
   12540:	b	125d0 <__printf_chk@plt+0xea2c>
   12544:	b	125d0 <__printf_chk@plt+0xea2c>
   12548:	b	12578 <__printf_chk@plt+0xe9d4>
   1254c:	b	1255c <__printf_chk@plt+0xe9b8>
   12550:	b	125d0 <__printf_chk@plt+0xea2c>
   12554:	b	125d0 <__printf_chk@plt+0xea2c>
   12558:	b	12578 <__printf_chk@plt+0xe9d4>
   1255c:	mov	r2, r1
   12560:	ldr	r0, [r4, #8]
   12564:	mov	r1, #0
   12568:	mov	r3, #24
   1256c:	add	sp, sp, #12
   12570:	pop	{r4, r5, lr}
   12574:	b	12b14 <__printf_chk@plt+0xef70>
   12578:	ldr	r0, [r4, #8]
   1257c:	str	r1, [sp, #4]
   12580:	str	r2, [sp]
   12584:	bl	3268 <EVP_CIPHER_CTX_iv_length@plt>
   12588:	ldr	r1, [sp, #4]
   1258c:	ldr	r2, [sp]
   12590:	cmp	r0, #0
   12594:	beq	124d4 <__printf_chk@plt+0xe930>
   12598:	blt	125c8 <__printf_chk@plt+0xea24>
   1259c:	cmp	r0, r2
   125a0:	bne	125d0 <__printf_chk@plt+0xea2c>
   125a4:	ldr	r5, [r5, #20]
   125a8:	cmp	r5, #0
   125ac:	beq	125dc <__printf_chk@plt+0xea38>
   125b0:	mov	r3, r1
   125b4:	ldr	r0, [r4, #8]
   125b8:	mov	r1, #19
   125bc:	bl	32bc <EVP_CIPHER_CTX_ctrl@plt>
   125c0:	cmp	r0, #0
   125c4:	bne	124d4 <__printf_chk@plt+0xe930>
   125c8:	mvn	r0, #21
   125cc:	b	124d8 <__printf_chk@plt+0xe934>
   125d0:	mvn	r0, #9
   125d4:	add	sp, sp, #12
   125d8:	pop	{r4, r5, pc}
   125dc:	ldr	r3, [r4, #8]
   125e0:	mov	r0, r1
   125e4:	add	r1, r3, #32
   125e8:	bl	38c8 <memcpy@plt>
   125ec:	mov	r0, r5
   125f0:	b	124d8 <__printf_chk@plt+0xe934>
   125f4:	push	{r4, r5, lr}
   125f8:	mov	r5, r0
   125fc:	ldr	r4, [r0, #400]	; 0x190
   12600:	sub	sp, sp, #12
   12604:	ldr	r0, [r4, #28]
   12608:	tst	r0, #10
   1260c:	bne	1268c <__printf_chk@plt+0xeae8>
   12610:	ldr	r3, [r4, #4]
   12614:	add	r3, r3, #3
   12618:	cmp	r3, #9
   1261c:	addls	pc, pc, r3, lsl #2
   12620:	b	126b4 <__printf_chk@plt+0xeb10>
   12624:	b	1264c <__printf_chk@plt+0xeaa8>
   12628:	b	126b4 <__printf_chk@plt+0xeb10>
   1262c:	b	126b4 <__printf_chk@plt+0xeb10>
   12630:	b	126b4 <__printf_chk@plt+0xeb10>
   12634:	b	126b4 <__printf_chk@plt+0xeb10>
   12638:	b	1264c <__printf_chk@plt+0xeaa8>
   1263c:	b	12698 <__printf_chk@plt+0xeaf4>
   12640:	b	126b4 <__printf_chk@plt+0xeb10>
   12644:	b	126b4 <__printf_chk@plt+0xeb10>
   12648:	b	1264c <__printf_chk@plt+0xeaa8>
   1264c:	ldr	r0, [r5, #8]
   12650:	str	r1, [sp, #4]
   12654:	bl	3268 <EVP_CIPHER_CTX_iv_length@plt>
   12658:	ldr	r1, [sp, #4]
   1265c:	subs	r2, r0, #0
   12660:	ble	126bc <__printf_chk@plt+0xeb18>
   12664:	ldr	r4, [r4, #20]
   12668:	ldr	r0, [r5, #8]
   1266c:	cmp	r4, #0
   12670:	beq	126c4 <__printf_chk@plt+0xeb20>
   12674:	mov	r3, r1
   12678:	mvn	r2, #0
   1267c:	mov	r1, #18
   12680:	bl	32bc <EVP_CIPHER_CTX_ctrl@plt>
   12684:	cmp	r0, #0
   12688:	beq	126bc <__printf_chk@plt+0xeb18>
   1268c:	mov	r0, #0
   12690:	add	sp, sp, #12
   12694:	pop	{r4, r5, pc}
   12698:	mov	r2, r1
   1269c:	ldr	r0, [r5, #8]
   126a0:	mov	r1, #1
   126a4:	mov	r3, #24
   126a8:	add	sp, sp, #12
   126ac:	pop	{r4, r5, lr}
   126b0:	b	12b14 <__printf_chk@plt+0xef70>
   126b4:	mvn	r0, #9
   126b8:	b	12690 <__printf_chk@plt+0xeaec>
   126bc:	mvn	r0, #21
   126c0:	b	12690 <__printf_chk@plt+0xeaec>
   126c4:	add	r0, r0, #32
   126c8:	bl	38c8 <memcpy@plt>
   126cc:	mov	r0, r4
   126d0:	b	12690 <__printf_chk@plt+0xeaec>
   126d4:	ldr	r3, [pc, #84]	; 12730 <__printf_chk@plt+0xeb8c>
   126d8:	push	{r4, lr}
   126dc:	add	r3, pc, r3
   126e0:	ldr	r2, [r0, #400]	; 0x190
   126e4:	ldr	ip, [pc, #72]	; 12734 <__printf_chk@plt+0xeb90>
   126e8:	ldr	r2, [r2, #32]
   126ec:	ldr	r3, [r3, ip]
   126f0:	cmp	r2, r3
   126f4:	movne	r4, #0
   126f8:	beq	12704 <__printf_chk@plt+0xeb60>
   126fc:	mov	r0, r4
   12700:	pop	{r4, pc}
   12704:	ldr	r3, [r0, #8]
   12708:	cmp	r1, #0
   1270c:	ldr	r2, [r3]
   12710:	ldr	r4, [r2, #32]
   12714:	beq	126fc <__printf_chk@plt+0xeb58>
   12718:	mov	r0, r1
   1271c:	mov	r2, r4
   12720:	ldr	r1, [r3, #96]	; 0x60
   12724:	bl	38c8 <memcpy@plt>
   12728:	mov	r0, r4
   1272c:	pop	{r4, pc}
   12730:	andeq	r5, r5, r4, lsr #10
   12734:			; <UNDEFINED> instruction: 0x000003bc
   12738:	ldr	r3, [pc, #44]	; 1276c <__printf_chk@plt+0xebc8>
   1273c:	ldr	r2, [r0, #400]	; 0x190
   12740:	ldr	ip, [pc, #40]	; 12770 <__printf_chk@plt+0xebcc>
   12744:	add	r3, pc, r3
   12748:	ldr	r2, [r2, #32]
   1274c:	ldr	r3, [r3, ip]
   12750:	cmp	r2, r3
   12754:	bxne	lr
   12758:	ldr	r3, [r0, #8]
   1275c:	ldr	r2, [r3]
   12760:	ldr	r0, [r3, #96]	; 0x60
   12764:	ldr	r2, [r2, #32]
   12768:	b	38c8 <memcpy@plt>
   1276c:			; <UNDEFINED> instruction: 0x000554bc
   12770:			; <UNDEFINED> instruction: 0x000003bc
   12774:	cmp	r3, #0
   12778:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   1277c:	add	r7, r3, #3
   12780:	movge	r7, r3
   12784:	mov	r8, r3
   12788:	asr	r7, r7, #2
   1278c:	mov	r9, r0
   12790:	cmp	r7, #0
   12794:	mov	r4, r1
   12798:	ble	1284c <__printf_chk@plt+0xeca8>
   1279c:	mov	r6, r2
   127a0:	mov	r5, r1
   127a4:	mov	r0, r7
   127a8:	ldrb	lr, [r6]
   127ac:	mvn	r1, #0
   127b0:	ldrb	ip, [r6, #1]
   127b4:	add	r5, r5, #4
   127b8:	ldrb	r2, [r6, #2]
   127bc:	add	r6, r6, #4
   127c0:	ldrb	r3, [r6, #-1]
   127c4:	strb	lr, [r5, #-1]
   127c8:	strb	r2, [r5, #-3]
   127cc:	strb	r3, [r5, #-4]
   127d0:	strb	ip, [r5, #-2]
   127d4:	bl	368a4 <__printf_chk@plt+0x32d00>
   127d8:	cmp	r0, #0
   127dc:	bne	127a8 <__printf_chk@plt+0xec04>
   127e0:	ldr	ip, [pc, #128]	; 12868 <__printf_chk@plt+0xecc4>
   127e4:	mov	r0, r9
   127e8:	mov	r3, r8
   127ec:	mov	r1, r4
   127f0:	add	ip, pc, ip
   127f4:	mov	r2, r4
   127f8:	add	r5, r4, #4
   127fc:	ldr	ip, [ip]
   12800:	blx	ip
   12804:	mov	r6, r0
   12808:	ldrb	ip, [r5, #-4]
   1280c:	mov	r0, r7
   12810:	ldrb	r3, [r4, #1]
   12814:	mvn	r1, #0
   12818:	ldrb	r2, [r4, #2]
   1281c:	add	r5, r5, #4
   12820:	ldrb	lr, [r4, #3]
   12824:	add	r4, r4, #4
   12828:	strb	lr, [r5, #-8]
   1282c:	strb	ip, [r4, #-1]
   12830:	strb	r2, [r4, #-3]
   12834:	strb	r3, [r4, #-2]
   12838:	bl	368a4 <__printf_chk@plt+0x32d00>
   1283c:	subs	r7, r0, #0
   12840:	bne	12808 <__printf_chk@plt+0xec64>
   12844:	mov	r0, r6
   12848:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   1284c:	ldr	ip, [pc, #24]	; 1286c <__printf_chk@plt+0xecc8>
   12850:	mov	r2, r1
   12854:	add	ip, pc, ip
   12858:	ldr	ip, [ip]
   1285c:	blx	ip
   12860:	mov	r6, r0
   12864:	b	12844 <__printf_chk@plt+0xeca0>
   12868:	andeq	r5, r5, r8, ror r8
   1286c:	andeq	r5, r5, r4, lsl r8
   12870:	push	{r4, r5, r6, lr}
   12874:	bl	3940 <EVP_bf_cbc@plt>
   12878:	ldr	r5, [pc, #112]	; 128f0 <__printf_chk@plt+0xed4c>
   1287c:	add	r5, pc, r5
   12880:	add	r5, r5, #4
   12884:	add	r6, r0, #48	; 0x30
   12888:	mov	ip, r0
   1288c:	ldr	r0, [ip]
   12890:	add	ip, ip, #16
   12894:	ldr	r1, [ip, #-12]
   12898:	mov	r4, r5
   1289c:	ldr	r2, [ip, #-8]
   128a0:	add	r5, r5, #16
   128a4:	ldr	r3, [ip, #-4]
   128a8:	cmp	ip, r6
   128ac:	stmia	r4!, {r0, r1, r2, r3}
   128b0:	bne	1288c <__printf_chk@plt+0xece8>
   128b4:	ldr	r3, [pc, #56]	; 128f4 <__printf_chk@plt+0xed50>
   128b8:	mov	r4, #0
   128bc:	ldr	r0, [ip]
   128c0:	mov	r2, #32
   128c4:	add	r3, pc, r3
   128c8:	ldr	ip, [pc, #40]	; 128f8 <__printf_chk@plt+0xed54>
   128cc:	str	r0, [r5]
   128d0:	add	ip, pc, ip
   128d4:	ldr	r1, [r3, #28]
   128d8:	add	r0, r3, #4
   128dc:	str	r4, [r3, #4]
   128e0:	str	ip, [r3, #28]
   128e4:	str	r1, [r3]
   128e8:	str	r2, [r3, #12]
   128ec:	pop	{r4, r5, r6, pc}
   128f0:	andeq	r5, r5, ip, ror #15
   128f4:	andeq	r5, r5, r4, lsr #15
   128f8:			; <UNDEFINED> instruction: 0xfffffe9c
   128fc:	push	{r3, r4, r5, r6, r7, lr}
   12900:	mov	r4, r1
   12904:	mov	r6, r2
   12908:	mov	r5, r3
   1290c:	bl	3448 <EVP_CIPHER_CTX_get_app_data@plt>
   12910:	subs	r7, r0, #0
   12914:	beq	12930 <__printf_chk@plt+0xed8c>
   12918:	mov	r2, r6
   1291c:	mov	r1, r4
   12920:	mov	r3, r5
   12924:	bl	36a0 <EVP_Cipher@plt>
   12928:	cmp	r0, #0
   1292c:	bne	12938 <__printf_chk@plt+0xed94>
   12930:	mov	r0, #0
   12934:	pop	{r3, r4, r5, r6, r7, pc}
   12938:	add	r0, r7, #140	; 0x8c
   1293c:	mov	r1, r4
   12940:	mov	r2, r4
   12944:	mov	r3, r5
   12948:	bl	36a0 <EVP_Cipher@plt>
   1294c:	cmp	r0, #0
   12950:	beq	12930 <__printf_chk@plt+0xed8c>
   12954:	mov	r1, r4
   12958:	add	r0, r7, #280	; 0x118
   1295c:	mov	r3, r5
   12960:	mov	r2, r4
   12964:	bl	36a0 <EVP_Cipher@plt>
   12968:	adds	r0, r0, #0
   1296c:	movne	r0, #1
   12970:	pop	{r3, r4, r5, r6, r7, pc}
   12974:	push	{r3, r4, r5, lr}
   12978:	mov	r5, r0
   1297c:	bl	3448 <EVP_CIPHER_CTX_get_app_data@plt>
   12980:	subs	r4, r0, #0
   12984:	beq	129bc <__printf_chk@plt+0xee18>
   12988:	bl	3658 <EVP_CIPHER_CTX_cleanup@plt>
   1298c:	add	r0, r4, #140	; 0x8c
   12990:	bl	3658 <EVP_CIPHER_CTX_cleanup@plt>
   12994:	add	r0, r4, #280	; 0x118
   12998:	bl	3658 <EVP_CIPHER_CTX_cleanup@plt>
   1299c:	mov	r1, #420	; 0x1a4
   129a0:	mov	r0, r4
   129a4:	bl	35b90 <__printf_chk@plt+0x31fec>
   129a8:	mov	r0, r4
   129ac:	bl	3244 <free@plt>
   129b0:	mov	r0, r5
   129b4:	mov	r1, #0
   129b8:	bl	340c <EVP_CIPHER_CTX_set_app_data@plt>
   129bc:	mov	r0, #1
   129c0:	pop	{r3, r4, r5, pc}
   129c4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   129c8:	sub	sp, sp, #12
   129cc:	mov	r5, r1
   129d0:	mov	r6, r3
   129d4:	mov	r7, r0
   129d8:	bl	3448 <EVP_CIPHER_CTX_get_app_data@plt>
   129dc:	subs	r4, r0, #0
   129e0:	beq	12aec <__printf_chk@plt+0xef48>
   129e4:	cmp	r5, #0
   129e8:	beq	12ae0 <__printf_chk@plt+0xef3c>
   129ec:	cmn	r6, #1
   129f0:	mov	r0, r7
   129f4:	ldreq	r6, [r7, #8]
   129f8:	bl	3a6c <EVP_CIPHER_CTX_key_length@plt>
   129fc:	cmp	r0, #23
   12a00:	movle	sl, r5
   12a04:	movle	fp, r5
   12a08:	ble	12a20 <__printf_chk@plt+0xee7c>
   12a0c:	cmp	r6, #0
   12a10:	addne	sl, r5, #16
   12a14:	addeq	fp, r5, #16
   12a18:	movne	fp, r5
   12a1c:	moveq	sl, r5
   12a20:	add	r8, r4, #140	; 0x8c
   12a24:	mov	r0, r4
   12a28:	add	r9, r4, #280	; 0x118
   12a2c:	bl	34d8 <EVP_CIPHER_CTX_init@plt>
   12a30:	mov	r0, r8
   12a34:	bl	34d8 <EVP_CIPHER_CTX_init@plt>
   12a38:	mov	r0, r9
   12a3c:	bl	34d8 <EVP_CIPHER_CTX_init@plt>
   12a40:	bl	3550 <EVP_des_cbc@plt>
   12a44:	str	r6, [sp]
   12a48:	mov	r2, fp
   12a4c:	mov	r3, #0
   12a50:	mov	r1, r0
   12a54:	mov	r0, r4
   12a58:	bl	31c0 <EVP_CipherInit@plt>
   12a5c:	cmp	r0, #0
   12a60:	bne	12a90 <__printf_chk@plt+0xeeec>
   12a64:	mov	r1, #420	; 0x1a4
   12a68:	mov	r0, r4
   12a6c:	bl	35b90 <__printf_chk@plt+0x31fec>
   12a70:	mov	r0, r4
   12a74:	bl	3244 <free@plt>
   12a78:	mov	r0, r7
   12a7c:	mov	r1, #0
   12a80:	bl	340c <EVP_CIPHER_CTX_set_app_data@plt>
   12a84:	mov	r0, #0
   12a88:	add	sp, sp, #12
   12a8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12a90:	bl	3550 <EVP_des_cbc@plt>
   12a94:	rsbs	ip, r6, #1
   12a98:	add	r2, r5, #8
   12a9c:	mov	r3, #0
   12aa0:	movcc	ip, #0
   12aa4:	str	ip, [sp]
   12aa8:	mov	r1, r0
   12aac:	mov	r0, r8
   12ab0:	bl	31c0 <EVP_CipherInit@plt>
   12ab4:	cmp	r0, #0
   12ab8:	beq	12a64 <__printf_chk@plt+0xeec0>
   12abc:	bl	3550 <EVP_des_cbc@plt>
   12ac0:	str	r6, [sp]
   12ac4:	mov	r2, sl
   12ac8:	mov	r3, #0
   12acc:	mov	r1, r0
   12ad0:	mov	r0, r9
   12ad4:	bl	31c0 <EVP_CipherInit@plt>
   12ad8:	cmp	r0, #0
   12adc:	beq	12a64 <__printf_chk@plt+0xeec0>
   12ae0:	mov	r0, #1
   12ae4:	add	sp, sp, #12
   12ae8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12aec:	mov	r0, #1
   12af0:	mov	r1, #420	; 0x1a4
   12af4:	bl	385c <calloc@plt>
   12af8:	subs	r4, r0, #0
   12afc:	moveq	r0, r4
   12b00:	beq	12a88 <__printf_chk@plt+0xeee4>
   12b04:	mov	r0, r7
   12b08:	mov	r1, r4
   12b0c:	bl	340c <EVP_CIPHER_CTX_set_app_data@plt>
   12b10:	b	129e4 <__printf_chk@plt+0xee40>
   12b14:	cmp	r3, #24
   12b18:	push	{r3, r4, r5, lr}
   12b1c:	mov	r5, r1
   12b20:	mov	r4, r2
   12b24:	bne	12bb8 <__printf_chk@plt+0xf014>
   12b28:	bl	3448 <EVP_CIPHER_CTX_get_app_data@plt>
   12b2c:	subs	r3, r0, #0
   12b30:	beq	12bc0 <__printf_chk@plt+0xf01c>
   12b34:	cmp	r5, #0
   12b38:	bne	12b7c <__printf_chk@plt+0xefd8>
   12b3c:	mov	r1, r3
   12b40:	mov	r2, r3
   12b44:	ldr	ip, [r1, #32]!
   12b48:	mov	r0, r5
   12b4c:	ldr	r1, [r1, #4]
   12b50:	str	ip, [r4]
   12b54:	str	r1, [r4, #4]
   12b58:	ldr	r1, [r2, #172]!	; 0xac
   12b5c:	ldr	r2, [r2, #4]
   12b60:	str	r1, [r4, #8]
   12b64:	str	r2, [r4, #12]
   12b68:	ldr	r2, [r3, #312]!	; 0x138
   12b6c:	ldr	r3, [r3, #4]
   12b70:	str	r2, [r4, #16]
   12b74:	str	r3, [r4, #20]
   12b78:	pop	{r3, r4, r5, pc}
   12b7c:	ldr	r1, [r4, #4]
   12b80:	mov	r2, r4
   12b84:	ldr	ip, [r4]
   12b88:	mov	r0, #0
   12b8c:	str	r1, [r3, #36]	; 0x24
   12b90:	str	ip, [r3, #32]
   12b94:	ldr	r1, [r2, #8]!
   12b98:	ldr	r2, [r2, #4]
   12b9c:	str	r1, [r3, #172]	; 0xac
   12ba0:	str	r2, [r3, #176]	; 0xb0
   12ba4:	ldr	r1, [r4, #16]!
   12ba8:	ldr	r2, [r4, #4]
   12bac:	str	r1, [r3, #312]	; 0x138
   12bb0:	str	r2, [r3, #316]	; 0x13c
   12bb4:	pop	{r3, r4, r5, pc}
   12bb8:	mvn	r0, #9
   12bbc:	pop	{r3, r4, r5, pc}
   12bc0:	mvn	r0, #0
   12bc4:	pop	{r3, r4, r5, pc}
   12bc8:	ldr	r1, [pc, #132]	; 12c54 <__printf_chk@plt+0xf0b0>
   12bcc:	mov	r2, #0
   12bd0:	push	{r4, r5, r6, r7}
   12bd4:	add	r1, pc, r1
   12bd8:	mov	r0, #8
   12bdc:	ldr	r5, [pc, #116]	; 12c58 <__printf_chk@plt+0xf0b4>
   12be0:	mov	r3, r1
   12be4:	ldr	ip, [pc, #112]	; 12c5c <__printf_chk@plt+0xf0b8>
   12be8:	str	r2, [r3], #4
   12bec:	add	r3, r3, r0
   12bf0:	ldr	r4, [pc, #104]	; 12c60 <__printf_chk@plt+0xf0bc>
   12bf4:	add	r5, pc, r5
   12bf8:	str	r2, [r3], #4
   12bfc:	mov	r7, #16
   12c00:	str	r2, [r3], #4
   12c04:	add	r4, pc, r4
   12c08:	str	r2, [r3], #4
   12c0c:	mov	r6, #10
   12c10:	str	r2, [r3], #4
   12c14:	add	ip, pc, ip
   12c18:	str	r2, [r3], #4
   12c1c:	str	r0, [r1, #4]
   12c20:	mov	r0, r1
   12c24:	str	r2, [r3], #4
   12c28:	str	r2, [r3], #4
   12c2c:	str	r7, [r1, #8]
   12c30:	str	r2, [r3], #4
   12c34:	str	r6, [r1, #16]
   12c38:	str	r2, [r3], #4
   12c3c:	str	r5, [r1, #20]
   12c40:	str	r4, [r1, #24]
   12c44:	str	ip, [r1, #28]
   12c48:	str	r2, [r3]
   12c4c:	pop	{r4, r5, r6, r7}
   12c50:	bx	lr
   12c54:	andeq	r5, r5, ip, asr #9
   12c58:			; <UNDEFINED> instruction: 0xfffffdc8
   12c5c:			; <UNDEFINED> instruction: 0xfffffd58
   12c60:			; <UNDEFINED> instruction: 0xfffffcf0
   12c64:	ldr	ip, [pc, #60]	; 12ca8 <__printf_chk@plt+0xf104>
   12c68:	push	{r0, r1, r2, r3}
   12c6c:	add	ip, pc, ip
   12c70:	push	{lr}		; (str lr, [sp, #-4]!)
   12c74:	sub	sp, sp, #12
   12c78:	ldr	lr, [pc, #44]	; 12cac <__printf_chk@plt+0xf108>
   12c7c:	add	r3, sp, #20
   12c80:	mov	r0, #1
   12c84:	ldr	r1, [sp, #16]
   12c88:	mov	r2, r3
   12c8c:	ldr	ip, [ip, lr]
   12c90:	str	r3, [sp]
   12c94:	ldr	r3, [ip]
   12c98:	str	r3, [sp, #4]
   12c9c:	bl	131ec <__printf_chk@plt+0xf648>
   12ca0:	mov	r0, #255	; 0xff
   12ca4:	bl	2d528 <__printf_chk@plt+0x29984>
   12ca8:	muleq	r5, r4, pc	; <UNPREDICTABLE>
   12cac:	muleq	r0, ip, r3
   12cb0:	push	{r4, r5, r6, lr}
   12cb4:	subs	r5, r0, #0
   12cb8:	beq	12d14 <__printf_chk@plt+0xf170>
   12cbc:	ldr	r0, [pc, #88]	; 12d1c <__printf_chk@plt+0xf178>
   12cc0:	mov	r4, #0
   12cc4:	ldr	r6, [pc, #84]	; 12d20 <__printf_chk@plt+0xf17c>
   12cc8:	add	r0, pc, r0
   12ccc:	add	r6, pc, r6
   12cd0:	b	12ce8 <__printf_chk@plt+0xf144>
   12cd4:	bl	368a4 <__printf_chk@plt+0x32d00>
   12cd8:	mov	r4, r0
   12cdc:	ldr	r0, [r6, r0, lsl #3]
   12ce0:	cmp	r0, #0
   12ce4:	beq	12d14 <__printf_chk@plt+0xf170>
   12ce8:	mov	r1, r5
   12cec:	bl	31fc <strcasecmp@plt>
   12cf0:	mov	r1, #1
   12cf4:	cmp	r0, #0
   12cf8:	mov	r0, r4
   12cfc:	bne	12cd4 <__printf_chk@plt+0xf130>
   12d00:	ldr	r3, [pc, #28]	; 12d24 <__printf_chk@plt+0xf180>
   12d04:	add	r3, pc, r3
   12d08:	add	r4, r3, r4, lsl #3
   12d0c:	ldr	r0, [r4, #4]
   12d10:	pop	{r4, r5, r6, pc}
   12d14:	mvn	r0, #0
   12d18:	pop	{r4, r5, r6, pc}
   12d1c:	andeq	r5, r2, r0, ror #26
   12d20:	andeq	r4, r5, ip, asr #14
   12d24:	andeq	r4, r5, r4, lsl r7
   12d28:	subs	r1, r0, #0
   12d2c:	beq	12d5c <__printf_chk@plt+0xf1b8>
   12d30:	ldr	r3, [pc, #48]	; 12d68 <__printf_chk@plt+0xf1c4>
   12d34:	add	r3, pc, r3
   12d38:	b	12d48 <__printf_chk@plt+0xf1a4>
   12d3c:	ldr	r2, [r3, #4]
   12d40:	cmp	r2, r1
   12d44:	bxeq	lr
   12d48:	ldr	r0, [r3, #8]
   12d4c:	add	r3, r3, #8
   12d50:	cmp	r0, #0
   12d54:	bne	12d3c <__printf_chk@plt+0xf198>
   12d58:	bx	lr
   12d5c:	ldr	r0, [pc, #8]	; 12d6c <__printf_chk@plt+0xf1c8>
   12d60:	add	r0, pc, r0
   12d64:	bx	lr
   12d68:	andeq	r4, r5, r4, ror #13
   12d6c:	andeq	r5, r2, r8, asr #25
   12d70:	push	{r4, r5, r6, lr}
   12d74:	subs	r5, r0, #0
   12d78:	beq	12dd8 <__printf_chk@plt+0xf234>
   12d7c:	ldr	r0, [pc, #92]	; 12de0 <__printf_chk@plt+0xf23c>
   12d80:	mov	r4, #0
   12d84:	ldr	r6, [pc, #88]	; 12de4 <__printf_chk@plt+0xf240>
   12d88:	add	r0, pc, r0
   12d8c:	add	r6, pc, r6
   12d90:	b	12dac <__printf_chk@plt+0xf208>
   12d94:	bl	368a4 <__printf_chk@plt+0x32d00>
   12d98:	add	r3, r6, #104	; 0x68
   12d9c:	mov	r4, r0
   12da0:	ldr	r0, [r3, r0, lsl #3]
   12da4:	cmp	r0, #0
   12da8:	beq	12dd8 <__printf_chk@plt+0xf234>
   12dac:	mov	r1, r5
   12db0:	bl	31fc <strcasecmp@plt>
   12db4:	mov	r1, #1
   12db8:	cmp	r0, #0
   12dbc:	mov	r0, r4
   12dc0:	bne	12d94 <__printf_chk@plt+0xf1f0>
   12dc4:	ldr	r3, [pc, #28]	; 12de8 <__printf_chk@plt+0xf244>
   12dc8:	add	r3, pc, r3
   12dcc:	add	r4, r3, r4, lsl #3
   12dd0:	ldr	r0, [r4, #108]	; 0x6c
   12dd4:	pop	{r4, r5, r6, pc}
   12dd8:	mvn	r0, #0
   12ddc:	pop	{r4, r5, r6, pc}
   12de0:	andeq	r5, r2, r8, lsr #25
   12de4:	andeq	r4, r5, ip, lsl #13
   12de8:	andeq	r4, r5, r0, asr r6
   12dec:	subs	r1, r0, #0
   12df0:	beq	12e24 <__printf_chk@plt+0xf280>
   12df4:	ldr	r3, [pc, #52]	; 12e30 <__printf_chk@plt+0xf28c>
   12df8:	add	r3, pc, r3
   12dfc:	add	r3, r3, #104	; 0x68
   12e00:	b	12e10 <__printf_chk@plt+0xf26c>
   12e04:	ldr	r2, [r3, #4]
   12e08:	cmp	r2, r1
   12e0c:	bxeq	lr
   12e10:	ldr	r0, [r3, #8]
   12e14:	add	r3, r3, #8
   12e18:	cmp	r0, #0
   12e1c:	bne	12e04 <__printf_chk@plt+0xf260>
   12e20:	bx	lr
   12e24:	ldr	r0, [pc, #8]	; 12e34 <__printf_chk@plt+0xf290>
   12e28:	add	r0, pc, r0
   12e2c:	bx	lr
   12e30:	andeq	r4, r5, r0, lsr #12
   12e34:	andeq	r5, r2, r8, lsl #24
   12e38:	push	{r0, r1, r2, r3}
   12e3c:	mov	r0, #1
   12e40:	push	{r3, lr}
   12e44:	bl	39ac <_exit@plt>
   12e48:	ldr	ip, [pc, #536]	; 13068 <__printf_chk@plt+0xf4c4>
   12e4c:	cmp	r1, #7
   12e50:	push	{r4, r5, r6, lr}
   12e54:	add	ip, pc, ip
   12e58:	ldr	r4, [pc, #524]	; 1306c <__printf_chk@plt+0xf4c8>
   12e5c:	str	r0, [ip]
   12e60:	add	r4, pc, r4
   12e64:	ldr	r5, [sp, #16]
   12e68:	bhi	13050 <__printf_chk@plt+0xf4ac>
   12e6c:	ldr	r6, [pc, #508]	; 13070 <__printf_chk@plt+0xf4cc>
   12e70:	cmp	r5, #0
   12e74:	add	r6, pc, r6
   12e78:	mov	r5, r6
   12e7c:	str	r1, [r6]
   12e80:	bne	12ed4 <__printf_chk@plt+0xf330>
   12e84:	ldr	r1, [pc, #488]	; 13074 <__printf_chk@plt+0xf4d0>
   12e88:	cmp	r3, #0
   12e8c:	add	r1, pc, r1
   12e90:	str	r3, [r1, #4]
   12e94:	popne	{r4, r5, r6, pc}
   12e98:	cmp	r2, #11
   12e9c:	addls	pc, pc, r2, lsl #2
   12ea0:	b	13028 <__printf_chk@plt+0xf484>
   12ea4:	b	13000 <__printf_chk@plt+0xf45c>
   12ea8:	b	12fe8 <__printf_chk@plt+0xf444>
   12eac:	b	12fd0 <__printf_chk@plt+0xf42c>
   12eb0:	b	12fb8 <__printf_chk@plt+0xf414>
   12eb4:	b	12fa0 <__printf_chk@plt+0xf3fc>
   12eb8:	b	12f88 <__printf_chk@plt+0xf3e4>
   12ebc:	b	12f70 <__printf_chk@plt+0xf3cc>
   12ec0:	b	12f58 <__printf_chk@plt+0xf3b4>
   12ec4:	b	12f40 <__printf_chk@plt+0xf39c>
   12ec8:	b	12f28 <__printf_chk@plt+0xf384>
   12ecc:	b	12f10 <__printf_chk@plt+0xf36c>
   12ed0:	b	12ee4 <__printf_chk@plt+0xf340>
   12ed4:	mov	r1, #0
   12ed8:	str	r1, [ip, #4]
   12edc:	str	r1, [ip, #8]
   12ee0:	b	12e84 <__printf_chk@plt+0xf2e0>
   12ee4:	ldr	r1, [pc, #396]	; 13078 <__printf_chk@plt+0xf4d4>
   12ee8:	mov	r3, #184	; 0xb8
   12eec:	mov	r2, r3
   12ef0:	add	r1, pc, r1
   12ef4:	str	r3, [r1, #8]
   12ef8:	cmp	r0, #0
   12efc:	beq	13018 <__printf_chk@plt+0xf474>
   12f00:	mov	r1, #1
   12f04:	bl	3af0 <openlog@plt>
   12f08:	pop	{r4, r5, r6, lr}
   12f0c:	b	346c <closelog@plt>
   12f10:	ldr	r1, [pc, #356]	; 1307c <__printf_chk@plt+0xf4d8>
   12f14:	mov	r3, #176	; 0xb0
   12f18:	mov	r2, r3
   12f1c:	add	r1, pc, r1
   12f20:	str	r3, [r1, #8]
   12f24:	b	12ef8 <__printf_chk@plt+0xf354>
   12f28:	ldr	r1, [pc, #336]	; 13080 <__printf_chk@plt+0xf4dc>
   12f2c:	mov	r3, #168	; 0xa8
   12f30:	mov	r2, r3
   12f34:	add	r1, pc, r1
   12f38:	str	r3, [r1, #8]
   12f3c:	b	12ef8 <__printf_chk@plt+0xf354>
   12f40:	ldr	r1, [pc, #316]	; 13084 <__printf_chk@plt+0xf4e0>
   12f44:	mov	r3, #160	; 0xa0
   12f48:	mov	r2, r3
   12f4c:	add	r1, pc, r1
   12f50:	str	r3, [r1, #8]
   12f54:	b	12ef8 <__printf_chk@plt+0xf354>
   12f58:	ldr	r1, [pc, #296]	; 13088 <__printf_chk@plt+0xf4e4>
   12f5c:	mov	r3, #152	; 0x98
   12f60:	mov	r2, r3
   12f64:	add	r1, pc, r1
   12f68:	str	r3, [r1, #8]
   12f6c:	b	12ef8 <__printf_chk@plt+0xf354>
   12f70:	ldr	r1, [pc, #276]	; 1308c <__printf_chk@plt+0xf4e8>
   12f74:	mov	r3, #144	; 0x90
   12f78:	mov	r2, r3
   12f7c:	add	r1, pc, r1
   12f80:	str	r3, [r1, #8]
   12f84:	b	12ef8 <__printf_chk@plt+0xf354>
   12f88:	ldr	r1, [pc, #256]	; 13090 <__printf_chk@plt+0xf4ec>
   12f8c:	mov	r3, #136	; 0x88
   12f90:	mov	r2, r3
   12f94:	add	r1, pc, r1
   12f98:	str	r3, [r1, #8]
   12f9c:	b	12ef8 <__printf_chk@plt+0xf354>
   12fa0:	ldr	r1, [pc, #236]	; 13094 <__printf_chk@plt+0xf4f0>
   12fa4:	mov	r3, #128	; 0x80
   12fa8:	mov	r2, r3
   12fac:	add	r1, pc, r1
   12fb0:	str	r3, [r1, #8]
   12fb4:	b	12ef8 <__printf_chk@plt+0xf354>
   12fb8:	ldr	r1, [pc, #216]	; 13098 <__printf_chk@plt+0xf4f4>
   12fbc:	mov	r3, #80	; 0x50
   12fc0:	mov	r2, r3
   12fc4:	add	r1, pc, r1
   12fc8:	str	r3, [r1, #8]
   12fcc:	b	12ef8 <__printf_chk@plt+0xf354>
   12fd0:	ldr	r1, [pc, #196]	; 1309c <__printf_chk@plt+0xf4f8>
   12fd4:	mov	r3, #32
   12fd8:	mov	r2, r3
   12fdc:	add	r1, pc, r1
   12fe0:	str	r3, [r1, #8]
   12fe4:	b	12ef8 <__printf_chk@plt+0xf354>
   12fe8:	ldr	r1, [pc, #176]	; 130a0 <__printf_chk@plt+0xf4fc>
   12fec:	mov	r3, #8
   12ff0:	mov	r2, r3
   12ff4:	add	r1, pc, r1
   12ff8:	str	r3, [r1, #8]
   12ffc:	b	12ef8 <__printf_chk@plt+0xf354>
   13000:	ldr	r1, [pc, #156]	; 130a4 <__printf_chk@plt+0xf500>
   13004:	mov	r3, #24
   13008:	mov	r2, r3
   1300c:	add	r1, pc, r1
   13010:	str	r3, [r1, #8]
   13014:	b	12ef8 <__printf_chk@plt+0xf354>
   13018:	ldr	r3, [pc, #136]	; 130a8 <__printf_chk@plt+0xf504>
   1301c:	ldr	r3, [r4, r3]
   13020:	ldr	r0, [r3]
   13024:	b	12f00 <__printf_chk@plt+0xf35c>
   13028:	mov	r3, r2
   1302c:	ldr	r2, [pc, #120]	; 130ac <__printf_chk@plt+0xf508>
   13030:	ldr	r0, [pc, #120]	; 130b0 <__printf_chk@plt+0xf50c>
   13034:	mov	r1, #1
   13038:	add	r2, pc, r2
   1303c:	ldr	r0, [r4, r0]
   13040:	ldr	r0, [r0]
   13044:	bl	33f4 <__fprintf_chk@plt>
   13048:	mov	r0, #1
   1304c:	bl	3334 <exit@plt>
   13050:	ldr	r2, [pc, #92]	; 130b4 <__printf_chk@plt+0xf510>
   13054:	mov	r3, r1
   13058:	ldr	r0, [pc, #80]	; 130b0 <__printf_chk@plt+0xf50c>
   1305c:	mov	r1, #1
   13060:	add	r2, pc, r2
   13064:	b	1303c <__printf_chk@plt+0xf498>
   13068:	andeq	r5, r5, r0, lsl #5
   1306c:	andeq	r4, r5, r0, lsr #27
   13070:	andeq	r5, r5, ip, lsl #3
   13074:	andeq	r5, r5, r4, ror r1
   13078:	andeq	r5, r5, r0, lsl r1
   1307c:	andeq	r5, r5, r4, ror #1
   13080:	andeq	r5, r5, ip, asr #1
   13084:	strheq	r5, [r5], -r4
   13088:	muleq	r5, ip, r0
   1308c:	andeq	r5, r5, r4, lsl #1
   13090:	andeq	r5, r5, ip, rrx
   13094:	andeq	r5, r5, r4, asr r0
   13098:	andeq	r5, r5, ip, lsr r0
   1309c:	andeq	r5, r5, r4, lsr #32
   130a0:	andeq	r5, r5, ip
   130a4:	strdeq	r4, [r5], -r4	; <UNPREDICTABLE>
   130a8:	andeq	r0, r0, r4, lsr #7
   130ac:	andeq	r5, r2, ip, lsr #20
   130b0:	andeq	r0, r0, r4, asr #7
   130b4:	ldrdeq	r5, [r2], -r8
   130b8:	push	{lr}		; (str lr, [sp, #-4]!)
   130bc:	sub	sp, sp, #12
   130c0:	mov	ip, #1
   130c4:	str	ip, [sp]
   130c8:	bl	12e48 <__printf_chk@plt+0xf2a4>
   130cc:	add	sp, sp, #12
   130d0:	pop	{pc}		; (ldr pc, [sp], #4)
   130d4:	ldr	r3, [pc, #64]	; 1311c <__printf_chk@plt+0xf578>
   130d8:	mov	r1, r0
   130dc:	push	{lr}		; (str lr, [sp, #-4]!)
   130e0:	add	r3, pc, r3
   130e4:	sub	sp, sp, #12
   130e8:	ldr	r0, [r3]
   130ec:	cmp	r0, #0
   130f0:	beq	13114 <__printf_chk@plt+0xf570>
   130f4:	ldr	r2, [pc, #36]	; 13120 <__printf_chk@plt+0xf57c>
   130f8:	mov	r3, #1
   130fc:	str	r3, [sp]
   13100:	add	r2, pc, r2
   13104:	mov	r3, r2
   13108:	ldr	r2, [r2, #8]
   1310c:	ldr	r3, [r3, #4]
   13110:	bl	12e48 <__printf_chk@plt+0xf2a4>
   13114:	add	sp, sp, #12
   13118:	pop	{pc}		; (ldr pc, [sp], #4)
   1311c:	strdeq	r4, [r5], -r4	; <UNPREDICTABLE>
   13120:	andeq	r4, r5, r0, lsl #30
   13124:	ldr	r3, [pc, #32]	; 1314c <__printf_chk@plt+0xf5a8>
   13128:	add	r3, pc, r3
   1312c:	ldr	r0, [r3, #4]
   13130:	cmp	r0, #0
   13134:	bxeq	lr
   13138:	ldr	r0, [r3, #12]
   1313c:	subs	r3, r0, #2
   13140:	rsbs	r0, r3, #0
   13144:	adcs	r0, r0, r3
   13148:	bx	lr
   1314c:	ldrdeq	r4, [r5], -r8
   13150:	push	{r4, r5, lr}
   13154:	mov	r2, #384	; 0x180
   13158:	sub	sp, sp, #12
   1315c:	movw	r1, #1089	; 0x441
   13160:	mov	r4, r0
   13164:	bl	3634 <open64@plt>
   13168:	ldr	r2, [pc, #88]	; 131c8 <__printf_chk@plt+0xf624>
   1316c:	add	r2, pc, r2
   13170:	cmn	r0, #1
   13174:	beq	1318c <__printf_chk@plt+0xf5e8>
   13178:	ldr	r3, [pc, #76]	; 131cc <__printf_chk@plt+0xf628>
   1317c:	add	r3, pc, r3
   13180:	str	r0, [r3, #12]
   13184:	add	sp, sp, #12
   13188:	pop	{r4, r5, pc}
   1318c:	ldr	r3, [pc, #60]	; 131d0 <__printf_chk@plt+0xf62c>
   13190:	ldr	r3, [r2, r3]
   13194:	ldr	r5, [r3]
   13198:	bl	3a3c <__errno_location@plt>
   1319c:	ldr	r0, [r0]
   131a0:	bl	334c <strerror@plt>
   131a4:	ldr	r2, [pc, #40]	; 131d4 <__printf_chk@plt+0xf630>
   131a8:	mov	r3, r4
   131ac:	mov	r1, #1
   131b0:	add	r2, pc, r2
   131b4:	str	r0, [sp]
   131b8:	mov	r0, r5
   131bc:	bl	33f4 <__fprintf_chk@plt>
   131c0:	mov	r0, #1
   131c4:	bl	3334 <exit@plt>
   131c8:	muleq	r5, r4, sl
   131cc:	andeq	r4, r5, r4, lsl #29
   131d0:	andeq	r0, r0, r4, asr #7
   131d4:	andeq	r5, r2, r4, ror #17
   131d8:	ldr	r3, [pc, #8]	; 131e8 <__printf_chk@plt+0xf644>
   131dc:	add	r3, pc, r3
   131e0:	stmib	r3, {r0, r1}
   131e4:	bx	lr
   131e8:	strdeq	r4, [r5], -r8
   131ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   131f0:	sub	sp, sp, #2080	; 0x820
   131f4:	ldr	r4, [pc, #724]	; 134d0 <__printf_chk@plt+0xf92c>
   131f8:	sub	sp, sp, #12
   131fc:	ldr	r3, [pc, #720]	; 134d4 <__printf_chk@plt+0xf930>
   13200:	mov	r6, r0
   13204:	add	r4, pc, r4
   13208:	mov	sl, r1
   1320c:	mov	fp, r2
   13210:	ldr	r3, [r4, r3]
   13214:	str	r3, [sp, #24]
   13218:	ldr	r3, [r3]
   1321c:	str	r3, [sp, #2084]	; 0x824
   13220:	bl	3a3c <__errno_location@plt>
   13224:	ldr	r3, [pc, #684]	; 134d8 <__printf_chk@plt+0xf934>
   13228:	add	r3, pc, r3
   1322c:	ldr	r3, [r3]
   13230:	cmp	r3, r6
   13234:	mov	r7, r0
   13238:	ldr	r9, [r0]
   1323c:	blt	13318 <__printf_chk@plt+0xf774>
   13240:	sub	r3, r6, #1
   13244:	cmp	r3, #6
   13248:	addls	pc, pc, r3, lsl #2
   1324c:	b	13410 <__printf_chk@plt+0xf86c>
   13250:	b	1336c <__printf_chk@plt+0xf7c8>
   13254:	b	13394 <__printf_chk@plt+0xf7f0>
   13258:	b	13338 <__printf_chk@plt+0xf794>
   1325c:	b	13338 <__printf_chk@plt+0xf794>
   13260:	b	13344 <__printf_chk@plt+0xf7a0>
   13264:	b	13358 <__printf_chk@plt+0xf7b4>
   13268:	b	1326c <__printf_chk@plt+0xf6c8>
   1326c:	ldr	r2, [pc, #616]	; 134dc <__printf_chk@plt+0xf938>
   13270:	mov	r1, #7
   13274:	str	r1, [sp, #28]
   13278:	add	r2, pc, r2
   1327c:	ldr	r3, [pc, #604]	; 134e0 <__printf_chk@plt+0xf93c>
   13280:	add	r3, pc, r3
   13284:	ldr	r3, [r3, #4]
   13288:	cmp	r3, #0
   1328c:	beq	13464 <__printf_chk@plt+0xf8c0>
   13290:	add	r8, sp, #36	; 0x24
   13294:	mov	r1, #1024	; 0x400
   13298:	stm	sp, {sl, fp}
   1329c:	mov	r3, r1
   132a0:	mov	r0, r8
   132a4:	mov	r2, #1
   132a8:	bl	3370 <__vsnprintf_chk@plt>
   132ac:	add	r5, sp, #1056	; 0x420
   132b0:	add	r5, r5, #4
   132b4:	ldr	fp, [pc, #552]	; 134e4 <__printf_chk@plt+0xf940>
   132b8:	mov	r0, r5
   132bc:	ldr	sl, [pc, #548]	; 134e8 <__printf_chk@plt+0xf944>
   132c0:	mov	r1, r8
   132c4:	add	fp, pc, fp
   132c8:	mov	r2, #1024	; 0x400
   132cc:	add	sl, pc, sl
   132d0:	ldr	r3, [fp, #4]
   132d4:	cmp	r3, #0
   132d8:	moveq	r3, #27
   132dc:	movne	r3, #33	; 0x21
   132e0:	bl	357f4 <__printf_chk@plt+0x31c50>
   132e4:	ldr	r3, [sl, #4]
   132e8:	cmp	r3, #0
   132ec:	beq	133c4 <__printf_chk@plt+0xf820>
   132f0:	ldr	r2, [sl, #8]
   132f4:	mov	ip, #0
   132f8:	mov	r0, r6
   132fc:	str	ip, [sl, #4]
   13300:	mov	r1, r5
   13304:	str	r3, [sp, #20]
   13308:	blx	r3
   1330c:	ldr	r3, [sp, #20]
   13310:	str	r3, [sl, #4]
   13314:	str	r9, [r7]
   13318:	ldr	r1, [sp, #24]
   1331c:	ldr	r2, [sp, #2084]	; 0x824
   13320:	ldr	r3, [r1]
   13324:	cmp	r2, r3
   13328:	bne	134cc <__printf_chk@plt+0xf928>
   1332c:	add	sp, sp, #2080	; 0x820
   13330:	add	sp, sp, #12
   13334:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13338:	mov	r2, #6
   1333c:	str	r2, [sp, #28]
   13340:	b	13290 <__printf_chk@plt+0xf6ec>
   13344:	ldr	r2, [pc, #416]	; 134ec <__printf_chk@plt+0xf948>
   13348:	mov	r3, #7
   1334c:	str	r3, [sp, #28]
   13350:	add	r2, pc, r2
   13354:	b	1327c <__printf_chk@plt+0xf6d8>
   13358:	ldr	r2, [pc, #400]	; 134f0 <__printf_chk@plt+0xf94c>
   1335c:	mov	r1, #7
   13360:	str	r1, [sp, #28]
   13364:	add	r2, pc, r2
   13368:	b	1327c <__printf_chk@plt+0xf6d8>
   1336c:	ldr	r3, [pc, #384]	; 134f4 <__printf_chk@plt+0xf950>
   13370:	mov	r2, #2
   13374:	str	r2, [sp, #28]
   13378:	add	r3, pc, r3
   1337c:	ldr	r3, [r3, #4]
   13380:	cmp	r3, #0
   13384:	bne	13290 <__printf_chk@plt+0xf6ec>
   13388:	ldr	r2, [pc, #360]	; 134f8 <__printf_chk@plt+0xf954>
   1338c:	add	r2, pc, r2
   13390:	b	1327c <__printf_chk@plt+0xf6d8>
   13394:	ldr	r3, [pc, #352]	; 134fc <__printf_chk@plt+0xf958>
   13398:	add	r3, pc, r3
   1339c:	ldr	r3, [r3, #4]
   133a0:	cmp	r3, #0
   133a4:	movne	r3, #3
   133a8:	strne	r3, [sp, #28]
   133ac:	bne	13290 <__printf_chk@plt+0xf6ec>
   133b0:	ldr	r2, [pc, #328]	; 13500 <__printf_chk@plt+0xf95c>
   133b4:	mov	r3, #3
   133b8:	str	r3, [sp, #28]
   133bc:	add	r2, pc, r2
   133c0:	b	1327c <__printf_chk@plt+0xf6d8>
   133c4:	ldr	r3, [fp, #4]
   133c8:	cmp	r3, #0
   133cc:	bne	13424 <__printf_chk@plt+0xf880>
   133d0:	ldr	r0, [sl]
   133d4:	cmp	r0, #0
   133d8:	beq	134bc <__printf_chk@plt+0xf918>
   133dc:	ldr	r3, [pc, #288]	; 13504 <__printf_chk@plt+0xf960>
   133e0:	mov	r1, #1
   133e4:	add	r3, pc, r3
   133e8:	ldr	r2, [r3, #8]
   133ec:	bl	3af0 <openlog@plt>
   133f0:	ldr	r2, [pc, #272]	; 13508 <__printf_chk@plt+0xf964>
   133f4:	ldr	r0, [sp, #28]
   133f8:	mov	r3, r5
   133fc:	mov	r1, #1
   13400:	add	r2, pc, r2
   13404:	bl	36e8 <__syslog_chk@plt>
   13408:	bl	346c <closelog@plt>
   1340c:	b	13314 <__printf_chk@plt+0xf770>
   13410:	ldr	r2, [pc, #244]	; 1350c <__printf_chk@plt+0xf968>
   13414:	mov	r1, #3
   13418:	str	r1, [sp, #28]
   1341c:	add	r2, pc, r2
   13420:	b	1327c <__printf_chk@plt+0xf6d8>
   13424:	ldr	lr, [pc, #228]	; 13510 <__printf_chk@plt+0xf96c>
   13428:	mov	r1, #1024	; 0x400
   1342c:	mov	r3, r1
   13430:	mov	r2, #1
   13434:	add	lr, pc, lr
   13438:	str	r5, [sp, #4]
   1343c:	str	lr, [sp]
   13440:	mov	r0, r8
   13444:	bl	3928 <__snprintf_chk@plt>
   13448:	mov	r0, r8
   1344c:	bl	3910 <strlen@plt>
   13450:	mov	r1, r8
   13454:	mov	r2, r0
   13458:	ldr	r0, [fp, #12]
   1345c:	bl	3958 <write@plt>
   13460:	b	13314 <__printf_chk@plt+0xf770>
   13464:	add	ip, sp, #1056	; 0x420
   13468:	ldr	lr, [pc, #164]	; 13514 <__printf_chk@plt+0xf970>
   1346c:	add	ip, ip, #8
   13470:	mov	r1, #1024	; 0x400
   13474:	sub	r5, ip, #4
   13478:	add	lr, pc, lr
   1347c:	str	r2, [sp, #4]
   13480:	mov	r3, r1
   13484:	str	sl, [sp, #8]
   13488:	mov	r0, r5
   1348c:	str	lr, [sp]
   13490:	mov	r2, #1
   13494:	add	r8, sp, #36	; 0x24
   13498:	bl	3928 <__snprintf_chk@plt>
   1349c:	mov	r1, #1024	; 0x400
   134a0:	str	r5, [sp]
   134a4:	mov	r3, r1
   134a8:	str	fp, [sp, #4]
   134ac:	mov	r0, r8
   134b0:	mov	r2, #1
   134b4:	bl	3370 <__vsnprintf_chk@plt>
   134b8:	b	132b4 <__printf_chk@plt+0xf710>
   134bc:	ldr	r3, [pc, #84]	; 13518 <__printf_chk@plt+0xf974>
   134c0:	ldr	r3, [r4, r3]
   134c4:	ldr	r0, [r3]
   134c8:	b	133dc <__printf_chk@plt+0xf838>
   134cc:	bl	36f4 <__stack_chk_fail@plt>
   134d0:	strdeq	r4, [r5], -ip
   134d4:	muleq	r0, ip, r3
   134d8:	ldrdeq	r4, [r5], -r8
   134dc:	andeq	r5, r2, ip, lsr r8
   134e0:	andeq	r4, r5, r4, asr lr
   134e4:	andeq	r4, r5, ip, lsr sp
   134e8:	andeq	r4, r5, r8, lsl #28
   134ec:	andeq	r5, r2, r4, ror r7
   134f0:	andeq	r5, r2, r8, asr r7
   134f4:	andeq	r4, r5, r8, lsl #25
   134f8:	andeq	r5, r2, r0, asr r7
   134fc:	andeq	r4, r5, r8, ror #24
   13500:	muleq	r2, ip, r7
   13504:	andeq	r4, r5, ip, lsl ip
   13508:	andeq	r5, r2, ip, ror #13
   1350c:			; <UNDEFINED> instruction: 0x000256b0
   13510:			; <UNDEFINED> instruction: 0x000256b0
   13514:	andeq	r5, r2, r8, lsl #15
   13518:	andeq	r0, r0, r4, lsr #7
   1351c:	ldr	ip, [pc, #88]	; 1357c <__printf_chk@plt+0xf9d8>
   13520:	push	{r0, r1, r2, r3}
   13524:	add	ip, pc, ip
   13528:	push	{r4, lr}
   1352c:	sub	sp, sp, #8
   13530:	ldr	lr, [pc, #72]	; 13580 <__printf_chk@plt+0xf9dc>
   13534:	add	r3, sp, #20
   13538:	mov	r0, #2
   1353c:	ldr	r1, [sp, #16]
   13540:	mov	r2, r3
   13544:	ldr	r4, [ip, lr]
   13548:	str	r3, [sp]
   1354c:	ldr	r3, [r4]
   13550:	str	r3, [sp, #4]
   13554:	bl	131ec <__printf_chk@plt+0xf648>
   13558:	ldr	r2, [sp, #4]
   1355c:	ldr	r3, [r4]
   13560:	cmp	r2, r3
   13564:	bne	13578 <__printf_chk@plt+0xf9d4>
   13568:	add	sp, sp, #8
   1356c:	pop	{r4, lr}
   13570:	add	sp, sp, #16
   13574:	bx	lr
   13578:	bl	36f4 <__stack_chk_fail@plt>
   1357c:	ldrdeq	r4, [r5], -ip
   13580:	muleq	r0, ip, r3
   13584:	ldr	ip, [pc, #60]	; 135c8 <__printf_chk@plt+0xfa24>
   13588:	push	{r0, r1, r2, r3}
   1358c:	add	ip, pc, ip
   13590:	push	{lr}		; (str lr, [sp, #-4]!)
   13594:	sub	sp, sp, #12
   13598:	ldr	lr, [pc, #44]	; 135cc <__printf_chk@plt+0xfa28>
   1359c:	add	r3, sp, #20
   135a0:	mov	r0, #3
   135a4:	ldr	r1, [sp, #16]
   135a8:	mov	r2, r3
   135ac:	ldr	ip, [ip, lr]
   135b0:	str	r3, [sp]
   135b4:	ldr	r3, [ip]
   135b8:	str	r3, [sp, #4]
   135bc:	bl	131ec <__printf_chk@plt+0xf648>
   135c0:	mov	r0, #255	; 0xff
   135c4:	bl	2d528 <__printf_chk@plt+0x29984>
   135c8:	andeq	r4, r5, r4, ror r6
   135cc:	muleq	r0, ip, r3
   135d0:	ldr	ip, [pc, #88]	; 13630 <__printf_chk@plt+0xfa8c>
   135d4:	push	{r0, r1, r2, r3}
   135d8:	add	ip, pc, ip
   135dc:	push	{r4, lr}
   135e0:	sub	sp, sp, #8
   135e4:	ldr	lr, [pc, #72]	; 13634 <__printf_chk@plt+0xfa90>
   135e8:	add	r3, sp, #20
   135ec:	mov	r0, #3
   135f0:	ldr	r1, [sp, #16]
   135f4:	mov	r2, r3
   135f8:	ldr	r4, [ip, lr]
   135fc:	str	r3, [sp]
   13600:	ldr	r3, [r4]
   13604:	str	r3, [sp, #4]
   13608:	bl	131ec <__printf_chk@plt+0xf648>
   1360c:	ldr	r2, [sp, #4]
   13610:	ldr	r3, [r4]
   13614:	cmp	r2, r3
   13618:	bne	1362c <__printf_chk@plt+0xfa88>
   1361c:	add	sp, sp, #8
   13620:	pop	{r4, lr}
   13624:	add	sp, sp, #16
   13628:	bx	lr
   1362c:	bl	36f4 <__stack_chk_fail@plt>
   13630:	andeq	r4, r5, r8, lsr #12
   13634:	muleq	r0, ip, r3
   13638:	ldr	ip, [pc, #88]	; 13698 <__printf_chk@plt+0xfaf4>
   1363c:	push	{r0, r1, r2, r3}
   13640:	add	ip, pc, ip
   13644:	push	{r4, lr}
   13648:	sub	sp, sp, #8
   1364c:	ldr	lr, [pc, #72]	; 1369c <__printf_chk@plt+0xfaf8>
   13650:	add	r3, sp, #20
   13654:	mov	r0, #4
   13658:	ldr	r1, [sp, #16]
   1365c:	mov	r2, r3
   13660:	ldr	r4, [ip, lr]
   13664:	str	r3, [sp]
   13668:	ldr	r3, [r4]
   1366c:	str	r3, [sp, #4]
   13670:	bl	131ec <__printf_chk@plt+0xf648>
   13674:	ldr	r2, [sp, #4]
   13678:	ldr	r3, [r4]
   1367c:	cmp	r2, r3
   13680:	bne	13694 <__printf_chk@plt+0xfaf0>
   13684:	add	sp, sp, #8
   13688:	pop	{r4, lr}
   1368c:	add	sp, sp, #16
   13690:	bx	lr
   13694:	bl	36f4 <__stack_chk_fail@plt>
   13698:	andeq	r4, r5, r0, asr #11
   1369c:	muleq	r0, ip, r3
   136a0:	ldr	ip, [pc, #88]	; 13700 <__printf_chk@plt+0xfb5c>
   136a4:	push	{r0, r1, r2, r3}
   136a8:	add	ip, pc, ip
   136ac:	push	{r4, lr}
   136b0:	sub	sp, sp, #8
   136b4:	ldr	lr, [pc, #72]	; 13704 <__printf_chk@plt+0xfb60>
   136b8:	add	r3, sp, #20
   136bc:	mov	r0, #5
   136c0:	ldr	r1, [sp, #16]
   136c4:	mov	r2, r3
   136c8:	ldr	r4, [ip, lr]
   136cc:	str	r3, [sp]
   136d0:	ldr	r3, [r4]
   136d4:	str	r3, [sp, #4]
   136d8:	bl	131ec <__printf_chk@plt+0xf648>
   136dc:	ldr	r2, [sp, #4]
   136e0:	ldr	r3, [r4]
   136e4:	cmp	r2, r3
   136e8:	bne	136fc <__printf_chk@plt+0xfb58>
   136ec:	add	sp, sp, #8
   136f0:	pop	{r4, lr}
   136f4:	add	sp, sp, #16
   136f8:	bx	lr
   136fc:	bl	36f4 <__stack_chk_fail@plt>
   13700:	andeq	r4, r5, r8, asr r5
   13704:	muleq	r0, ip, r3
   13708:	ldr	ip, [pc, #88]	; 13768 <__printf_chk@plt+0xfbc4>
   1370c:	push	{r0, r1, r2, r3}
   13710:	add	ip, pc, ip
   13714:	push	{r4, lr}
   13718:	sub	sp, sp, #8
   1371c:	ldr	lr, [pc, #72]	; 1376c <__printf_chk@plt+0xfbc8>
   13720:	add	r3, sp, #20
   13724:	mov	r0, #6
   13728:	ldr	r1, [sp, #16]
   1372c:	mov	r2, r3
   13730:	ldr	r4, [ip, lr]
   13734:	str	r3, [sp]
   13738:	ldr	r3, [r4]
   1373c:	str	r3, [sp, #4]
   13740:	bl	131ec <__printf_chk@plt+0xf648>
   13744:	ldr	r2, [sp, #4]
   13748:	ldr	r3, [r4]
   1374c:	cmp	r2, r3
   13750:	bne	13764 <__printf_chk@plt+0xfbc0>
   13754:	add	sp, sp, #8
   13758:	pop	{r4, lr}
   1375c:	add	sp, sp, #16
   13760:	bx	lr
   13764:	bl	36f4 <__stack_chk_fail@plt>
   13768:	strdeq	r4, [r5], -r0
   1376c:	muleq	r0, ip, r3
   13770:	ldr	ip, [pc, #88]	; 137d0 <__printf_chk@plt+0xfc2c>
   13774:	push	{r0, r1, r2, r3}
   13778:	add	ip, pc, ip
   1377c:	push	{r4, lr}
   13780:	sub	sp, sp, #8
   13784:	ldr	lr, [pc, #72]	; 137d4 <__printf_chk@plt+0xfc30>
   13788:	add	r3, sp, #20
   1378c:	mov	r0, #7
   13790:	ldr	r1, [sp, #16]
   13794:	mov	r2, r3
   13798:	ldr	r4, [ip, lr]
   1379c:	str	r3, [sp]
   137a0:	ldr	r3, [r4]
   137a4:	str	r3, [sp, #4]
   137a8:	bl	131ec <__printf_chk@plt+0xf648>
   137ac:	ldr	r2, [sp, #4]
   137b0:	ldr	r3, [r4]
   137b4:	cmp	r2, r3
   137b8:	bne	137cc <__printf_chk@plt+0xfc28>
   137bc:	add	sp, sp, #8
   137c0:	pop	{r4, lr}
   137c4:	add	sp, sp, #16
   137c8:	bx	lr
   137cc:	bl	36f4 <__stack_chk_fail@plt>
   137d0:	andeq	r4, r5, r8, lsl #9
   137d4:	muleq	r0, ip, r3
   137d8:	ldr	ip, [pc, #84]	; 13834 <__printf_chk@plt+0xfc90>
   137dc:	push	{r1, r2, r3}
   137e0:	add	ip, pc, ip
   137e4:	push	{r4, lr}
   137e8:	sub	sp, sp, #12
   137ec:	ldr	lr, [pc, #68]	; 13838 <__printf_chk@plt+0xfc94>
   137f0:	add	r3, sp, #24
   137f4:	ldr	r1, [sp, #20]
   137f8:	mov	r2, r3
   137fc:	ldr	r4, [ip, lr]
   13800:	str	r3, [sp]
   13804:	ldr	r3, [r4]
   13808:	str	r3, [sp, #4]
   1380c:	bl	131ec <__printf_chk@plt+0xf648>
   13810:	ldr	r2, [sp, #4]
   13814:	ldr	r3, [r4]
   13818:	cmp	r2, r3
   1381c:	bne	13830 <__printf_chk@plt+0xfc8c>
   13820:	add	sp, sp, #12
   13824:	pop	{r4, lr}
   13828:	add	sp, sp, #12
   1382c:	bx	lr
   13830:	bl	36f4 <__stack_chk_fail@plt>
   13834:	andeq	r4, r5, r0, lsr #8
   13838:	muleq	r0, ip, r3
   1383c:	push	{r3, r4, r5, r6, r7, lr}
   13840:	ldrb	r3, [r1]
   13844:	cmp	r3, #0
   13848:	beq	138a4 <__printf_chk@plt+0xfd00>
   1384c:	cmp	r3, #42	; 0x2a
   13850:	beq	138bc <__printf_chk@plt+0xfd18>
   13854:	ldrb	r4, [r0]
   13858:	cmp	r4, #0
   1385c:	beq	138b4 <__printf_chk@plt+0xfd10>
   13860:	add	ip, r0, #1
   13864:	add	r2, r1, #1
   13868:	b	13880 <__printf_chk@plt+0xfcdc>
   1386c:	cmp	r3, #42	; 0x2a
   13870:	beq	138bc <__printf_chk@plt+0xfd18>
   13874:	ldrb	r4, [ip], #1
   13878:	cmp	r4, #0
   1387c:	beq	138b4 <__printf_chk@plt+0xfd10>
   13880:	cmp	r3, #63	; 0x3f
   13884:	mov	r1, r2
   13888:	mov	r0, ip
   1388c:	beq	13898 <__printf_chk@plt+0xfcf4>
   13890:	cmp	r3, r4
   13894:	bne	1391c <__printf_chk@plt+0xfd78>
   13898:	ldrb	r3, [r2], #1
   1389c:	cmp	r3, #0
   138a0:	bne	1386c <__printf_chk@plt+0xfcc8>
   138a4:	ldrb	r0, [r0]
   138a8:	rsbs	r0, r0, #1
   138ac:	movcc	r0, #0
   138b0:	pop	{r3, r4, r5, r6, r7, pc}
   138b4:	mov	r0, r4
   138b8:	pop	{r3, r4, r5, r6, r7, pc}
   138bc:	ldrb	r6, [r1, #1]
   138c0:	cmp	r6, #0
   138c4:	beq	13914 <__printf_chk@plt+0xfd70>
   138c8:	cmp	r6, #42	; 0x2a
   138cc:	cmpne	r6, #63	; 0x3f
   138d0:	bne	13924 <__printf_chk@plt+0xfd80>
   138d4:	ldrb	r3, [r0]
   138d8:	cmp	r3, #0
   138dc:	addne	r4, r1, #1
   138e0:	movne	r5, r0
   138e4:	bne	138f8 <__printf_chk@plt+0xfd54>
   138e8:	b	1396c <__printf_chk@plt+0xfdc8>
   138ec:	ldrb	r3, [r3, #1]
   138f0:	cmp	r3, #0
   138f4:	beq	13968 <__printf_chk@plt+0xfdc4>
   138f8:	mov	r0, r5
   138fc:	mov	r1, r4
   13900:	bl	1383c <__printf_chk@plt+0xfc98>
   13904:	mov	r3, r5
   13908:	add	r5, r5, #1
   1390c:	cmp	r0, #0
   13910:	beq	138ec <__printf_chk@plt+0xfd48>
   13914:	mov	r0, #1
   13918:	pop	{r3, r4, r5, r6, r7, pc}
   1391c:	mov	r0, #0
   13920:	pop	{r3, r4, r5, r6, r7, pc}
   13924:	ldrb	r4, [r0]
   13928:	cmp	r4, #0
   1392c:	beq	138b4 <__printf_chk@plt+0xfd10>
   13930:	add	r5, r0, #1
   13934:	add	r7, r1, #2
   13938:	b	13948 <__printf_chk@plt+0xfda4>
   1393c:	ldrb	r4, [r5], #1
   13940:	cmp	r4, #0
   13944:	beq	138b4 <__printf_chk@plt+0xfd10>
   13948:	cmp	r6, r4
   1394c:	bne	1393c <__printf_chk@plt+0xfd98>
   13950:	mov	r0, r5
   13954:	mov	r1, r7
   13958:	bl	1383c <__printf_chk@plt+0xfc98>
   1395c:	cmp	r0, #0
   13960:	beq	1393c <__printf_chk@plt+0xfd98>
   13964:	b	13914 <__printf_chk@plt+0xfd70>
   13968:	pop	{r3, r4, r5, r6, r7, pc}
   1396c:	mov	r0, r3
   13970:	pop	{r3, r4, r5, r6, r7, pc}
   13974:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13978:	sub	sp, sp, #1056	; 0x420
   1397c:	sub	sp, sp, #4
   13980:	ldr	r3, [pc, #416]	; 13b28 <__printf_chk@plt+0xff84>
   13984:	mov	r8, r2
   13988:	str	r1, [sp, #4]
   1398c:	add	r3, pc, r3
   13990:	ldr	r1, [pc, #404]	; 13b2c <__printf_chk@plt+0xff88>
   13994:	str	r0, [sp, #12]
   13998:	ldr	r0, [sp, #4]
   1399c:	ldr	r1, [r3, r1]
   139a0:	ldr	r3, [r1]
   139a4:	str	r1, [sp, #16]
   139a8:	str	r3, [sp, #1052]	; 0x41c
   139ac:	bl	3910 <strlen@plt>
   139b0:	subs	r6, r0, #0
   139b4:	beq	13b04 <__printf_chk@plt+0xff60>
   139b8:	add	r7, sp, #28
   139bc:	movw	r9, #1022	; 0x3fe
   139c0:	mov	r5, #0
   139c4:	str	r5, [sp, #20]
   139c8:	ldr	r1, [sp, #4]
   139cc:	ldrb	r3, [r1, r5]
   139d0:	cmp	r3, #33	; 0x21
   139d4:	addeq	r5, r5, #1
   139d8:	moveq	r2, #1
   139dc:	movne	r3, #0
   139e0:	streq	r2, [sp, #8]
   139e4:	strne	r3, [sp, #8]
   139e8:	cmp	r5, r6
   139ec:	bcs	13b0c <__printf_chk@plt+0xff68>
   139f0:	ldr	r3, [sp, #4]
   139f4:	add	r2, r3, r5
   139f8:	ldrb	sl, [r3, r5]
   139fc:	cmp	sl, #44	; 0x2c
   13a00:	beq	13b14 <__printf_chk@plt+0xff70>
   13a04:	mov	fp, r2
   13a08:	mov	r4, #0
   13a0c:	b	13a1c <__printf_chk@plt+0xfe78>
   13a10:	ldrb	sl, [fp, #1]!
   13a14:	cmp	sl, #44	; 0x2c
   13a18:	beq	13a88 <__printf_chk@plt+0xfee4>
   13a1c:	cmp	r8, #0
   13a20:	beq	13a54 <__printf_chk@plt+0xfeb0>
   13a24:	bl	3814 <__ctype_b_loc@plt>
   13a28:	sxth	r3, sl
   13a2c:	lsl	r2, r3, #1
   13a30:	ldr	r1, [r0]
   13a34:	ldrh	r2, [r1, r2]
   13a38:	tst	r2, #256	; 0x100
   13a3c:	beq	13a54 <__printf_chk@plt+0xfeb0>
   13a40:	str	r3, [sp]
   13a44:	bl	3ad8 <__ctype_tolower_loc@plt>
   13a48:	ldr	r3, [sp]
   13a4c:	ldr	r2, [r0]
   13a50:	ldrb	sl, [r2, r3, lsl #2]
   13a54:	strb	sl, [r7, r4]
   13a58:	add	r4, r4, #1
   13a5c:	cmp	r4, r9
   13a60:	add	r5, r5, #1
   13a64:	movw	r1, #1022	; 0x3fe
   13a68:	movhi	r3, #0
   13a6c:	movls	r3, #1
   13a70:	cmp	r6, r5
   13a74:	movls	r3, #0
   13a78:	cmp	r3, #0
   13a7c:	bne	13a10 <__printf_chk@plt+0xfe6c>
   13a80:	cmp	r4, r1
   13a84:	bhi	13b04 <__printf_chk@plt+0xff60>
   13a88:	cmp	r6, r5
   13a8c:	bls	13aa0 <__printf_chk@plt+0xfefc>
   13a90:	ldr	r1, [sp, #4]
   13a94:	ldrb	r3, [r1, r5]
   13a98:	cmp	r3, #44	; 0x2c
   13a9c:	addeq	r5, r5, #1
   13aa0:	add	r2, sp, #1056	; 0x420
   13aa4:	ldr	r0, [sp, #12]
   13aa8:	add	r4, r2, r4
   13aac:	mov	r1, r7
   13ab0:	mov	r3, #0
   13ab4:	strb	r3, [r4, #-1028]	; 0xfffffbfc
   13ab8:	bl	1383c <__printf_chk@plt+0xfc98>
   13abc:	cmp	r0, #0
   13ac0:	beq	13ad8 <__printf_chk@plt+0xff34>
   13ac4:	ldr	r2, [sp, #8]
   13ac8:	cmp	r2, #0
   13acc:	bne	13b1c <__printf_chk@plt+0xff78>
   13ad0:	mov	r3, #1
   13ad4:	str	r3, [sp, #20]
   13ad8:	cmp	r5, r6
   13adc:	bcc	139c8 <__printf_chk@plt+0xfe24>
   13ae0:	ldr	r0, [sp, #20]
   13ae4:	ldr	r1, [sp, #16]
   13ae8:	ldr	r2, [sp, #1052]	; 0x41c
   13aec:	ldr	r3, [r1]
   13af0:	cmp	r2, r3
   13af4:	bne	13b24 <__printf_chk@plt+0xff80>
   13af8:	add	sp, sp, #1056	; 0x420
   13afc:	add	sp, sp, #4
   13b00:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13b04:	mov	r0, #0
   13b08:	b	13ae4 <__printf_chk@plt+0xff40>
   13b0c:	mov	r4, #0
   13b10:	b	13aa0 <__printf_chk@plt+0xfefc>
   13b14:	mov	r4, #0
   13b18:	b	13a88 <__printf_chk@plt+0xfee4>
   13b1c:	mvn	r0, #0
   13b20:	b	13ae4 <__printf_chk@plt+0xff40>
   13b24:	bl	36f4 <__stack_chk_fail@plt>
   13b28:	andeq	r4, r5, r4, ror r2
   13b2c:	muleq	r0, ip, r3
   13b30:	mov	r2, #1
   13b34:	b	13974 <__printf_chk@plt+0xfdd0>
   13b38:	push	{r3, r4, r5, r6, r7, lr}
   13b3c:	mov	r4, r1
   13b40:	mov	r5, r0
   13b44:	mov	r1, r2
   13b48:	mov	r0, r4
   13b4c:	mov	r7, r2
   13b50:	bl	15008 <__printf_chk@plt+0x11464>
   13b54:	cmn	r0, #2
   13b58:	mov	r6, r0
   13b5c:	beq	13bb4 <__printf_chk@plt+0x10010>
   13b60:	cmp	r4, #0
   13b64:	cmpne	r5, #0
   13b68:	movne	r4, #0
   13b6c:	moveq	r4, #1
   13b70:	beq	13bac <__printf_chk@plt+0x10008>
   13b74:	cmn	r0, #1
   13b78:	beq	13ba4 <__printf_chk@plt+0x10000>
   13b7c:	mov	r0, r5
   13b80:	mov	r1, r7
   13b84:	mov	r2, #1
   13b88:	bl	13974 <__printf_chk@plt+0xfdd0>
   13b8c:	cmn	r0, #1
   13b90:	beq	13ba4 <__printf_chk@plt+0x10000>
   13b94:	orrs	r0, r0, r6
   13b98:	moveq	r0, #0
   13b9c:	movne	r0, #1
   13ba0:	pop	{r3, r4, r5, r6, r7, pc}
   13ba4:	mov	r0, r4
   13ba8:	pop	{r3, r4, r5, r6, r7, pc}
   13bac:	mov	r0, #0
   13bb0:	pop	{r3, r4, r5, r6, r7, pc}
   13bb4:	mvn	r0, #0
   13bb8:	pop	{r3, r4, r5, r6, r7, pc}
   13bbc:	cmp	r0, #0
   13bc0:	cmpeq	r1, #0
   13bc4:	push	{r4, r5, r6, r7, r8, lr}
   13bc8:	mov	r4, r0
   13bcc:	mov	r6, r1
   13bd0:	mov	r8, r2
   13bd4:	mov	r5, r3
   13bd8:	mov	r0, r3
   13bdc:	mov	r1, #64	; 0x40
   13be0:	bne	13bec <__printf_chk@plt+0x10048>
   13be4:	cmp	r2, #0
   13be8:	beq	13c40 <__printf_chk@plt+0x1009c>
   13bec:	bl	3b5c <strchr@plt>
   13bf0:	cmp	r0, #0
   13bf4:	beq	13c80 <__printf_chk@plt+0x100dc>
   13bf8:	mov	r0, r5
   13bfc:	bl	1485c <__printf_chk@plt+0x10cb8>
   13c00:	mov	r1, #64	; 0x40
   13c04:	mov	r5, r0
   13c08:	bl	3b5c <strchr@plt>
   13c0c:	mov	r3, #0
   13c10:	mov	r1, r5
   13c14:	mov	r7, r0
   13c18:	mov	r0, r4
   13c1c:	strb	r3, [r7]
   13c20:	bl	1383c <__printf_chk@plt+0xfc98>
   13c24:	cmp	r0, #1
   13c28:	mov	r4, r0
   13c2c:	beq	13c68 <__printf_chk@plt+0x100c4>
   13c30:	mov	r0, r5
   13c34:	bl	3244 <free@plt>
   13c38:	mov	r0, r4
   13c3c:	pop	{r4, r5, r6, r7, r8, pc}
   13c40:	bl	3b5c <strchr@plt>
   13c44:	subs	r2, r0, #0
   13c48:	beq	13c90 <__printf_chk@plt+0x100ec>
   13c4c:	mov	r0, r8
   13c50:	add	r2, r2, #1
   13c54:	mov	r1, r8
   13c58:	bl	13b38 <__printf_chk@plt+0xff94>
   13c5c:	lsr	r0, r0, #31
   13c60:	bl	36938 <__printf_chk@plt+0x32d94>
   13c64:	pop	{r4, r5, r6, r7, r8, pc}
   13c68:	mov	r0, r6
   13c6c:	mov	r1, r8
   13c70:	add	r2, r7, #1
   13c74:	bl	13b38 <__printf_chk@plt+0xff94>
   13c78:	mov	r4, r0
   13c7c:	b	13c30 <__printf_chk@plt+0x1008c>
   13c80:	mov	r0, r4
   13c84:	mov	r1, r5
   13c88:	pop	{r4, r5, r6, r7, r8, lr}
   13c8c:	b	1383c <__printf_chk@plt+0xfc98>
   13c90:	mov	r0, r2
   13c94:	pop	{r4, r5, r6, r7, r8, pc}
   13c98:	ldr	r3, [pc, #556]	; 13ecc <__printf_chk@plt+0x10328>
   13c9c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13ca0:	mov	r4, r1
   13ca4:	ldr	r1, [pc, #548]	; 13ed0 <__printf_chk@plt+0x1032c>
   13ca8:	add	r3, pc, r3
   13cac:	sub	sp, sp, #180	; 0xb4
   13cb0:	mov	sl, r2
   13cb4:	ldr	r1, [r3, r1]
   13cb8:	ldr	r3, [r1]
   13cbc:	str	r1, [sp, #4]
   13cc0:	str	r3, [sp, #172]	; 0xac
   13cc4:	bl	1485c <__printf_chk@plt+0x10cb8>
   13cc8:	mov	r7, r0
   13ccc:	mov	r0, r4
   13cd0:	bl	1485c <__printf_chk@plt+0x10cb8>
   13cd4:	subs	r9, r0, #0
   13cd8:	beq	13eb4 <__printf_chk@plt+0x10310>
   13cdc:	mov	r1, #44	; 0x2c
   13ce0:	bl	3b5c <strchr@plt>
   13ce4:	cmp	r0, #0
   13ce8:	moveq	r5, r0
   13cec:	addne	r5, r0, #1
   13cf0:	movne	r3, #0
   13cf4:	strbne	r3, [r0]
   13cf8:	ldrb	r3, [r9]
   13cfc:	cmp	r3, #0
   13d00:	beq	13eb4 <__printf_chk@plt+0x10310>
   13d04:	mov	r4, #0
   13d08:	add	r6, sp, #8
   13d0c:	mov	r8, r4
   13d10:	mov	r3, r9
   13d14:	b	13d60 <__printf_chk@plt+0x101bc>
   13d18:	mov	r0, r5
   13d1c:	mov	r1, #44	; 0x2c
   13d20:	bl	3b5c <strchr@plt>
   13d24:	cmp	r0, #0
   13d28:	moveq	fp, r0
   13d2c:	addne	fp, r0, #1
   13d30:	strbne	r8, [r0]
   13d34:	mov	r0, r4
   13d38:	mov	r1, #1
   13d3c:	bl	368a4 <__printf_chk@plt+0x32d00>
   13d40:	ldrb	r3, [r5]
   13d44:	cmp	r3, #0
   13d48:	mov	r4, r0
   13d4c:	beq	13d7c <__printf_chk@plt+0x101d8>
   13d50:	cmp	r4, #40	; 0x28
   13d54:	beq	13d7c <__printf_chk@plt+0x101d8>
   13d58:	mov	r3, r5
   13d5c:	mov	r5, fp
   13d60:	cmp	r5, #0
   13d64:	str	r3, [r6, #4]!
   13d68:	bne	13d18 <__printf_chk@plt+0x10174>
   13d6c:	mov	r0, r4
   13d70:	mov	r1, #1
   13d74:	bl	368a4 <__printf_chk@plt+0x32d00>
   13d78:	mov	r4, r0
   13d7c:	cmp	r7, #0
   13d80:	beq	13e88 <__printf_chk@plt+0x102e4>
   13d84:	mov	r0, r7
   13d88:	mov	r1, #44	; 0x2c
   13d8c:	bl	3b5c <strchr@plt>
   13d90:	cmp	r0, #0
   13d94:	moveq	r8, r0
   13d98:	addne	r8, r0, #1
   13d9c:	movne	r3, #0
   13da0:	strbne	r3, [r0]
   13da4:	ldrb	r3, [r7]
   13da8:	cmp	r3, #0
   13dac:	movne	r6, r7
   13db0:	beq	13e88 <__printf_chk@plt+0x102e4>
   13db4:	cmp	r4, #0
   13db8:	beq	13e50 <__printf_chk@plt+0x102ac>
   13dbc:	add	r5, sp, #8
   13dc0:	mov	fp, #0
   13dc4:	b	13de0 <__printf_chk@plt+0x1023c>
   13dc8:	mov	r0, fp
   13dcc:	mov	r1, #1
   13dd0:	bl	368a4 <__printf_chk@plt+0x32d00>
   13dd4:	cmp	r0, r4
   13dd8:	mov	fp, r0
   13ddc:	beq	13e50 <__printf_chk@plt+0x102ac>
   13de0:	mov	r0, r6
   13de4:	ldr	r1, [r5, #4]!
   13de8:	bl	3a00 <strcmp@plt>
   13dec:	cmp	r0, #0
   13df0:	bne	13dc8 <__printf_chk@plt+0x10224>
   13df4:	mov	r0, r6
   13df8:	bl	1485c <__printf_chk@plt+0x10cb8>
   13dfc:	cmp	sl, #0
   13e00:	mov	r4, r0
   13e04:	beq	13e20 <__printf_chk@plt+0x1027c>
   13e08:	cmp	r8, #0
   13e0c:	beq	13ebc <__printf_chk@plt+0x10318>
   13e10:	mov	r0, r8
   13e14:	mov	r1, r7
   13e18:	bl	368e4 <__printf_chk@plt+0x32d40>
   13e1c:	str	r0, [sl]
   13e20:	mov	r0, r7
   13e24:	bl	3244 <free@plt>
   13e28:	mov	r0, r9
   13e2c:	bl	3244 <free@plt>
   13e30:	mov	r0, r4
   13e34:	ldr	r1, [sp, #4]
   13e38:	ldr	r2, [sp, #172]	; 0xac
   13e3c:	ldr	r3, [r1]
   13e40:	cmp	r2, r3
   13e44:	bne	13ec8 <__printf_chk@plt+0x10324>
   13e48:	add	sp, sp, #180	; 0xb4
   13e4c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13e50:	cmp	r8, #0
   13e54:	beq	13e88 <__printf_chk@plt+0x102e4>
   13e58:	mov	r0, r8
   13e5c:	mov	r1, #44	; 0x2c
   13e60:	bl	3b5c <strchr@plt>
   13e64:	cmp	r0, #0
   13e68:	movne	r1, #0
   13e6c:	addne	r0, r0, #1
   13e70:	strbne	r1, [r0, #-1]
   13e74:	ldrb	r3, [r8]
   13e78:	cmp	r3, #0
   13e7c:	movne	r6, r8
   13e80:	movne	r8, r0
   13e84:	bne	13db4 <__printf_chk@plt+0x10210>
   13e88:	cmp	sl, #0
   13e8c:	beq	13e9c <__printf_chk@plt+0x102f8>
   13e90:	mov	r0, r7
   13e94:	bl	3910 <strlen@plt>
   13e98:	str	r0, [sl]
   13e9c:	mov	r0, r7
   13ea0:	bl	3244 <free@plt>
   13ea4:	mov	r0, r9
   13ea8:	bl	3244 <free@plt>
   13eac:	mov	r0, #0
   13eb0:	b	13e34 <__printf_chk@plt+0x10290>
   13eb4:	mov	r4, #0
   13eb8:	b	13d7c <__printf_chk@plt+0x101d8>
   13ebc:	mov	r0, r7
   13ec0:	bl	3910 <strlen@plt>
   13ec4:	b	13e1c <__printf_chk@plt+0x10278>
   13ec8:	bl	36f4 <__stack_chk_fail@plt>
   13ecc:	andeq	r3, r5, r8, asr pc
   13ed0:	muleq	r0, ip, r3
   13ed4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   13ed8:	ands	r2, r1, #8
   13edc:	ldr	r4, [pc, #1060]	; 14308 <__printf_chk@plt+0x10764>
   13ee0:	sub	sp, sp, #1040	; 0x410
   13ee4:	ldr	r3, [pc, #1056]	; 1430c <__printf_chk@plt+0x10768>
   13ee8:	mov	r5, r1
   13eec:	add	r4, pc, r4
   13ef0:	mov	r9, r0
   13ef4:	and	r6, r1, #1
   13ef8:	ldr	r7, [r4, r3]
   13efc:	ldr	r3, [r7]
   13f00:	str	r3, [sp, #1036]	; 0x40c
   13f04:	bne	13f74 <__printf_chk@plt+0x103d0>
   13f08:	tst	r1, #2
   13f0c:	beq	14138 <__printf_chk@plt+0x10594>
   13f10:	mov	r0, r2
   13f14:	bl	3748 <isatty@plt>
   13f18:	cmp	r0, #0
   13f1c:	beq	141b8 <__printf_chk@plt+0x10614>
   13f20:	add	r4, sp, #12
   13f24:	mov	r0, r9
   13f28:	mov	r3, r6
   13f2c:	mov	r2, #1024	; 0x400
   13f30:	mov	r1, r4
   13f34:	bl	34980 <__printf_chk@plt+0x30ddc>
   13f38:	cmp	r0, #0
   13f3c:	beq	141ec <__printf_chk@plt+0x10648>
   13f40:	mov	r0, r4
   13f44:	bl	1485c <__printf_chk@plt+0x10cb8>
   13f48:	mov	r1, #1024	; 0x400
   13f4c:	mov	r5, r0
   13f50:	mov	r0, r4
   13f54:	bl	35b90 <__printf_chk@plt+0x31fec>
   13f58:	mov	r0, r5
   13f5c:	ldr	r2, [sp, #1036]	; 0x40c
   13f60:	ldr	r3, [r7]
   13f64:	cmp	r2, r3
   13f68:	bne	142f8 <__printf_chk@plt+0x10754>
   13f6c:	add	sp, sp, #1040	; 0x410
   13f70:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13f74:	ldr	r0, [pc, #916]	; 14310 <__printf_chk@plt+0x1076c>
   13f78:	add	r0, pc, r0
   13f7c:	bl	3b08 <getenv@plt>
   13f80:	cmp	r0, #0
   13f84:	beq	14270 <__printf_chk@plt+0x106cc>
   13f88:	ldr	r0, [pc, #900]	; 14314 <__printf_chk@plt+0x10770>
   13f8c:	add	r0, pc, r0
   13f90:	bl	3b08 <getenv@plt>
   13f94:	cmp	r0, #0
   13f98:	beq	13f20 <__printf_chk@plt+0x1037c>
   13f9c:	ldr	r6, [pc, #884]	; 14318 <__printf_chk@plt+0x10774>
   13fa0:	add	r6, pc, r6
   13fa4:	mov	r0, r6
   13fa8:	bl	3b08 <getenv@plt>
   13fac:	cmp	r0, #0
   13fb0:	beq	14204 <__printf_chk@plt+0x10660>
   13fb4:	mov	r0, r6
   13fb8:	bl	3b08 <getenv@plt>
   13fbc:	mov	r6, r0
   13fc0:	ldr	r3, [pc, #852]	; 1431c <__printf_chk@plt+0x10778>
   13fc4:	ldr	r3, [r4, r3]
   13fc8:	ldr	r0, [r3]
   13fcc:	bl	3a60 <fflush@plt>
   13fd0:	cmp	r0, #0
   13fd4:	bne	14210 <__printf_chk@plt+0x1066c>
   13fd8:	cmp	r6, #0
   13fdc:	beq	142fc <__printf_chk@plt+0x10758>
   13fe0:	add	r0, sp, #4
   13fe4:	bl	3b98 <pipe@plt>
   13fe8:	cmp	r0, #0
   13fec:	blt	142a4 <__printf_chk@plt+0x10700>
   13ff0:	mov	r1, #0
   13ff4:	mov	r0, #17
   13ff8:	bl	320e0 <__printf_chk@plt+0x2e53c>
   13ffc:	mov	sl, r0
   14000:	bl	3718 <fork@plt>
   14004:	subs	r8, r0, #0
   14008:	blt	142c4 <__printf_chk@plt+0x10720>
   1400c:	beq	14160 <__printf_chk@plt+0x105bc>
   14010:	ldr	r0, [sp, #8]
   14014:	add	r6, sp, #12
   14018:	bl	34f0 <close@plt>
   1401c:	mov	r4, #0
   14020:	movw	r9, #1023	; 0x3ff
   14024:	b	1403c <__printf_chk@plt+0x10498>
   14028:	cmp	r0, #0
   1402c:	ble	14068 <__printf_chk@plt+0x104c4>
   14030:	add	r4, r4, r0
   14034:	cmp	r4, r9
   14038:	beq	14068 <__printf_chk@plt+0x104c4>
   1403c:	rsb	r2, r4, #1020	; 0x3fc
   14040:	ldr	r0, [sp, #4]
   14044:	add	r2, r2, #3
   14048:	add	r1, r6, r4
   1404c:	bl	3514 <read@plt>
   14050:	cmn	r0, #1
   14054:	bne	14028 <__printf_chk@plt+0x10484>
   14058:	bl	3a3c <__errno_location@plt>
   1405c:	ldr	r3, [r0]
   14060:	cmp	r3, #4
   14064:	beq	14034 <__printf_chk@plt+0x10490>
   14068:	add	r3, sp, #1040	; 0x410
   1406c:	ldr	r0, [sp, #4]
   14070:	add	r4, r3, r4
   14074:	mov	r3, #0
   14078:	strb	r3, [r4, #-1028]	; 0xfffffbfc
   1407c:	bl	34f0 <close@plt>
   14080:	b	14094 <__printf_chk@plt+0x104f0>
   14084:	bl	3a3c <__errno_location@plt>
   14088:	ldr	r3, [r0]
   1408c:	cmp	r3, #4
   14090:	bne	14238 <__printf_chk@plt+0x10694>
   14094:	mov	r0, r8
   14098:	mov	r1, sp
   1409c:	mov	r2, #0
   140a0:	bl	3670 <waitpid@plt>
   140a4:	subs	r4, r0, #0
   140a8:	blt	14084 <__printf_chk@plt+0x104e0>
   140ac:	mov	r1, sl
   140b0:	mov	r0, #17
   140b4:	bl	320e0 <__printf_chk@plt+0x2e53c>
   140b8:	ldr	r2, [sp]
   140bc:	tst	r2, #127	; 0x7f
   140c0:	bne	1424c <__printf_chk@plt+0x106a8>
   140c4:	ubfx	r2, r2, #8, #8
   140c8:	cmp	r2, #0
   140cc:	bne	1424c <__printf_chk@plt+0x106a8>
   140d0:	ldrb	r3, [sp, #12]
   140d4:	cmp	r3, #0
   140d8:	bne	140f8 <__printf_chk@plt+0x10554>
   140dc:	b	142f0 <__printf_chk@plt+0x1074c>
   140e0:	cmp	r3, #10
   140e4:	beq	14100 <__printf_chk@plt+0x1055c>
   140e8:	add	r2, r2, #1
   140ec:	ldrb	r3, [r6, r2]
   140f0:	cmp	r3, #0
   140f4:	beq	14100 <__printf_chk@plt+0x1055c>
   140f8:	cmp	r3, #13
   140fc:	bne	140e0 <__printf_chk@plt+0x1053c>
   14100:	add	r3, sp, #1040	; 0x410
   14104:	mov	r0, r6
   14108:	add	r2, r3, r2
   1410c:	mov	r3, #0
   14110:	strb	r3, [r2, #-1028]	; 0xfffffbfc
   14114:	bl	1485c <__printf_chk@plt+0x10cb8>
   14118:	mov	r1, #1024	; 0x400
   1411c:	mov	r4, r0
   14120:	mov	r0, r6
   14124:	bl	35b90 <__printf_chk@plt+0x31fec>
   14128:	cmp	r4, #0
   1412c:	movne	r0, r4
   14130:	bne	13f5c <__printf_chk@plt+0x103b8>
   14134:	b	14258 <__printf_chk@plt+0x106b4>
   14138:	ldr	r8, [pc, #480]	; 14320 <__printf_chk@plt+0x1077c>
   1413c:	mov	r1, #2
   14140:	orr	r6, r6, r1
   14144:	add	r8, pc, r8
   14148:	mov	r0, r8
   1414c:	bl	3634 <open64@plt>
   14150:	cmp	r0, #0
   14154:	blt	141c8 <__printf_chk@plt+0x10624>
   14158:	bl	34f0 <close@plt>
   1415c:	b	13f20 <__printf_chk@plt+0x1037c>
   14160:	bl	382c <getuid@plt>
   14164:	bl	15b00 <__printf_chk@plt+0x11f5c>
   14168:	ldr	r0, [sp, #4]
   1416c:	bl	34f0 <close@plt>
   14170:	ldr	r0, [sp, #8]
   14174:	mov	r1, #1
   14178:	bl	35e0 <dup2@plt>
   1417c:	cmp	r0, #0
   14180:	blt	14288 <__printf_chk@plt+0x106e4>
   14184:	mov	r2, r9
   14188:	mov	r1, r6
   1418c:	mov	r3, r8
   14190:	mov	r0, r6
   14194:	bl	3844 <execlp@plt>
   14198:	bl	3a3c <__errno_location@plt>
   1419c:	ldr	r0, [r0]
   141a0:	bl	334c <strerror@plt>
   141a4:	mov	r1, r6
   141a8:	mov	r2, r0
   141ac:	ldr	r0, [pc, #368]	; 14324 <__printf_chk@plt+0x10780>
   141b0:	add	r0, pc, r0
   141b4:	bl	12c64 <__printf_chk@plt+0xf0c0>
   141b8:	ldr	r0, [pc, #360]	; 14328 <__printf_chk@plt+0x10784>
   141bc:	add	r0, pc, r0
   141c0:	bl	136a0 <__printf_chk@plt+0xfafc>
   141c4:	b	13f88 <__printf_chk@plt+0x103e4>
   141c8:	bl	3a3c <__errno_location@plt>
   141cc:	ldr	r0, [r0]
   141d0:	bl	334c <strerror@plt>
   141d4:	mov	r1, r8
   141d8:	mov	r2, r0
   141dc:	ldr	r0, [pc, #328]	; 1432c <__printf_chk@plt+0x10788>
   141e0:	add	r0, pc, r0
   141e4:	bl	136a0 <__printf_chk@plt+0xfafc>
   141e8:	b	13f88 <__printf_chk@plt+0x103e4>
   141ec:	tst	r5, #4
   141f0:	bne	14230 <__printf_chk@plt+0x1068c>
   141f4:	ldr	r0, [pc, #308]	; 14330 <__printf_chk@plt+0x1078c>
   141f8:	add	r0, pc, r0
   141fc:	bl	1485c <__printf_chk@plt+0x10cb8>
   14200:	b	13f5c <__printf_chk@plt+0x103b8>
   14204:	ldr	r6, [pc, #296]	; 14334 <__printf_chk@plt+0x10790>
   14208:	add	r6, pc, r6
   1420c:	b	13fc0 <__printf_chk@plt+0x1041c>
   14210:	bl	3a3c <__errno_location@plt>
   14214:	ldr	r0, [r0]
   14218:	bl	334c <strerror@plt>
   1421c:	mov	r1, r0
   14220:	ldr	r0, [pc, #272]	; 14338 <__printf_chk@plt+0x10794>
   14224:	add	r0, pc, r0
   14228:	bl	1351c <__printf_chk@plt+0xf978>
   1422c:	b	13fd8 <__printf_chk@plt+0x10434>
   14230:	mov	r0, #0
   14234:	b	13f5c <__printf_chk@plt+0x103b8>
   14238:	mov	r1, sl
   1423c:	mov	r0, #17
   14240:	bl	320e0 <__printf_chk@plt+0x2e53c>
   14244:	cmn	r4, #1
   14248:	bne	140b8 <__printf_chk@plt+0x10514>
   1424c:	mov	r0, r6
   14250:	mov	r1, #1024	; 0x400
   14254:	bl	35b90 <__printf_chk@plt+0x31fec>
   14258:	tst	r5, #4
   1425c:	bne	14230 <__printf_chk@plt+0x1068c>
   14260:	ldr	r0, [pc, #212]	; 1433c <__printf_chk@plt+0x10798>
   14264:	add	r0, pc, r0
   14268:	bl	1485c <__printf_chk@plt+0x10cb8>
   1426c:	b	13f5c <__printf_chk@plt+0x103b8>
   14270:	tst	r5, #4
   14274:	bne	14230 <__printf_chk@plt+0x1068c>
   14278:	ldr	r0, [pc, #192]	; 14340 <__printf_chk@plt+0x1079c>
   1427c:	add	r0, pc, r0
   14280:	bl	1485c <__printf_chk@plt+0x10cb8>
   14284:	b	13f5c <__printf_chk@plt+0x103b8>
   14288:	bl	3a3c <__errno_location@plt>
   1428c:	ldr	r0, [r0]
   14290:	bl	334c <strerror@plt>
   14294:	mov	r1, r0
   14298:	ldr	r0, [pc, #164]	; 14344 <__printf_chk@plt+0x107a0>
   1429c:	add	r0, pc, r0
   142a0:	bl	12c64 <__printf_chk@plt+0xf0c0>
   142a4:	bl	3a3c <__errno_location@plt>
   142a8:	ldr	r0, [r0]
   142ac:	bl	334c <strerror@plt>
   142b0:	mov	r1, r0
   142b4:	ldr	r0, [pc, #140]	; 14348 <__printf_chk@plt+0x107a4>
   142b8:	add	r0, pc, r0
   142bc:	bl	1351c <__printf_chk@plt+0xf978>
   142c0:	b	14258 <__printf_chk@plt+0x106b4>
   142c4:	bl	3a3c <__errno_location@plt>
   142c8:	ldr	r0, [r0]
   142cc:	bl	334c <strerror@plt>
   142d0:	mov	r1, r0
   142d4:	ldr	r0, [pc, #112]	; 1434c <__printf_chk@plt+0x107a8>
   142d8:	add	r0, pc, r0
   142dc:	bl	1351c <__printf_chk@plt+0xf978>
   142e0:	mov	r1, sl
   142e4:	mov	r0, #17
   142e8:	bl	320e0 <__printf_chk@plt+0x2e53c>
   142ec:	b	14258 <__printf_chk@plt+0x106b4>
   142f0:	mov	r2, r3
   142f4:	b	14100 <__printf_chk@plt+0x1055c>
   142f8:	bl	36f4 <__stack_chk_fail@plt>
   142fc:	ldr	r0, [pc, #76]	; 14350 <__printf_chk@plt+0x107ac>
   14300:	add	r0, pc, r0
   14304:	bl	12c64 <__printf_chk@plt+0xf0c0>
   14308:	andeq	r3, r5, r4, lsl sp
   1430c:	muleq	r0, ip, r3
   14310:	muleq	r2, r0, ip
   14314:	andeq	r4, r2, ip, ror ip
   14318:	andeq	r4, r2, r0, ror ip
   1431c:	ldrdeq	r0, [r0], -ip
   14320:	muleq	r2, r4, sl
   14324:	strdeq	r4, [r2], -r0
   14328:	strdeq	r4, [r2], -r8
   1432c:	andeq	r4, r2, r4, lsl #20
   14330:	andeq	r4, r2, ip, lsl r0
   14334:	andeq	r4, r2, r8, lsl #19
   14338:	strdeq	r4, [r2], -r8
   1433c:			; <UNDEFINED> instruction: 0x00023fb0
   14340:	muleq	r2, r8, pc	; <UNPREDICTABLE>
   14344:	andeq	r4, r2, ip, ror #19
   14348:	andeq	r4, r2, r0, lsr #19
   1434c:	muleq	r2, r8, r9
   14350:	andeq	r4, r2, r4, lsr r9
   14354:	push	{r0, r1, r2, r3}
   14358:	mov	r1, #1024	; 0x400
   1435c:	push	{r4, r5, r6, lr}
   14360:	sub	sp, sp, #1040	; 0x410
   14364:	ldr	lr, [pc, #180]	; 14420 <__printf_chk@plt+0x1087c>
   14368:	add	r5, sp, #12
   1436c:	ldr	ip, [pc, #176]	; 14424 <__printf_chk@plt+0x10880>
   14370:	mov	r3, r1
   14374:	add	lr, pc, lr
   14378:	ldr	r2, [sp, #1056]	; 0x420
   1437c:	mov	r0, r5
   14380:	ldr	r4, [lr, ip]
   14384:	add	ip, sp, #1056	; 0x420
   14388:	add	ip, ip, #4
   1438c:	str	r2, [sp]
   14390:	str	ip, [sp, #4]
   14394:	mov	r2, #1
   14398:	ldr	lr, [r4]
   1439c:	str	ip, [sp, #8]
   143a0:	str	lr, [sp, #1036]	; 0x40c
   143a4:	bl	3370 <__vsnprintf_chk@plt>
   143a8:	mov	r0, r5
   143ac:	mov	r1, #12
   143b0:	bl	13ed4 <__printf_chk@plt+0x10330>
   143b4:	subs	r5, r0, #0
   143b8:	beq	14414 <__printf_chk@plt+0x10870>
   143bc:	ldrb	r3, [r5]
   143c0:	cmp	r3, #0
   143c4:	cmpne	r3, #10
   143c8:	moveq	r6, #1
   143cc:	bne	143fc <__printf_chk@plt+0x10858>
   143d0:	mov	r0, r5
   143d4:	bl	3244 <free@plt>
   143d8:	ldr	r2, [sp, #1036]	; 0x40c
   143dc:	mov	r0, r6
   143e0:	ldr	r3, [r4]
   143e4:	cmp	r2, r3
   143e8:	bne	1441c <__printf_chk@plt+0x10878>
   143ec:	add	sp, sp, #1040	; 0x410
   143f0:	pop	{r4, r5, r6, lr}
   143f4:	add	sp, sp, #16
   143f8:	bx	lr
   143fc:	ldr	r1, [pc, #36]	; 14428 <__printf_chk@plt+0x10884>
   14400:	add	r1, pc, r1
   14404:	bl	31fc <strcasecmp@plt>
   14408:	rsbs	r6, r0, #1
   1440c:	movcc	r6, #0
   14410:	b	143d0 <__printf_chk@plt+0x1082c>
   14414:	mov	r6, r5
   14418:	b	143d8 <__printf_chk@plt+0x10834>
   1441c:	bl	36f4 <__stack_chk_fail@plt>
   14420:	andeq	r3, r5, ip, lsl #17
   14424:	muleq	r0, ip, r3
   14428:			; <UNDEFINED> instruction: 0x000248bc
   1442c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   14430:	mov	r8, r0
   14434:	sub	sp, sp, #8
   14438:	ldr	r0, [r2, #20]
   1443c:	mov	r4, r2
   14440:	mov	r7, r1
   14444:	bl	38b0 <BN_num_bits@plt>
   14448:	cmp	r0, #1
   1444c:	ble	14578 <__printf_chk@plt+0x109d4>
   14450:	ldr	r3, [r4, #20]
   14454:	ldr	r2, [r3, #4]
   14458:	cmp	r2, #0
   1445c:	ble	14578 <__printf_chk@plt+0x109d4>
   14460:	ldr	r3, [r3]
   14464:	ldr	r3, [r3]
   14468:	tst	r3, #1
   1446c:	beq	14578 <__printf_chk@plt+0x109d4>
   14470:	ldr	r0, [r4, #16]
   14474:	bl	38b0 <BN_num_bits@plt>
   14478:	mov	r1, #7
   1447c:	bl	368a4 <__printf_chk@plt+0x32d00>
   14480:	cmp	r0, #0
   14484:	add	r6, r0, #7
   14488:	movge	r3, r0
   1448c:	movlt	r3, r6
   14490:	asr	r6, r3, #3
   14494:	mov	r0, r6
   14498:	bl	38f8 <malloc@plt>
   1449c:	subs	r5, r0, #0
   144a0:	beq	1456c <__printf_chk@plt+0x109c8>
   144a4:	mov	r0, r7
   144a8:	bl	38b0 <BN_num_bits@plt>
   144ac:	mov	r1, #7
   144b0:	bl	368a4 <__printf_chk@plt+0x32d00>
   144b4:	cmp	r0, #0
   144b8:	add	sl, r0, #7
   144bc:	movge	ip, r0
   144c0:	movlt	ip, sl
   144c4:	asr	sl, ip, #3
   144c8:	mov	r0, sl
   144cc:	bl	38f8 <malloc@plt>
   144d0:	subs	r9, r0, #0
   144d4:	beq	14558 <__printf_chk@plt+0x109b4>
   144d8:	mov	r1, r9
   144dc:	mov	r0, r7
   144e0:	bl	32ec <BN_bn2bin@plt>
   144e4:	mov	r3, r4
   144e8:	mov	r2, #1
   144ec:	mov	r1, r9
   144f0:	str	r2, [sp]
   144f4:	mov	r0, sl
   144f8:	mov	r2, r5
   144fc:	bl	3328 <RSA_public_encrypt@plt>
   14500:	subs	r1, r0, #0
   14504:	mvnle	r4, #21
   14508:	ble	14524 <__printf_chk@plt+0x10980>
   1450c:	mov	r2, r8
   14510:	mov	r0, r5
   14514:	bl	36b8 <BN_bin2bn@plt>
   14518:	cmp	r0, #0
   1451c:	movne	r4, #0
   14520:	mvneq	r4, #21
   14524:	mov	r1, r6
   14528:	mov	r0, r5
   1452c:	bl	35b90 <__printf_chk@plt+0x31fec>
   14530:	mov	r0, r5
   14534:	bl	3244 <free@plt>
   14538:	mov	r0, r9
   1453c:	mov	r1, sl
   14540:	bl	35b90 <__printf_chk@plt+0x31fec>
   14544:	mov	r0, r9
   14548:	bl	3244 <free@plt>
   1454c:	mov	r0, r4
   14550:	add	sp, sp, #8
   14554:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14558:	mov	r0, r5
   1455c:	mov	r1, r6
   14560:	bl	35b90 <__printf_chk@plt+0x31fec>
   14564:	mov	r0, r5
   14568:	bl	3244 <free@plt>
   1456c:	mvn	r0, #1
   14570:	add	sp, sp, #8
   14574:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14578:	mvn	r0, #9
   1457c:	add	sp, sp, #8
   14580:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14584:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   14588:	mov	r9, r0
   1458c:	sub	sp, sp, #8
   14590:	ldr	r0, [r2, #16]
   14594:	mov	r7, r2
   14598:	mov	r8, r1
   1459c:	bl	38b0 <BN_num_bits@plt>
   145a0:	mov	r1, #7
   145a4:	bl	368a4 <__printf_chk@plt+0x32d00>
   145a8:	cmp	r0, #0
   145ac:	add	sl, r0, #7
   145b0:	movge	ip, r0
   145b4:	movlt	ip, sl
   145b8:	asr	sl, ip, #3
   145bc:	mov	r0, sl
   145c0:	bl	38f8 <malloc@plt>
   145c4:	subs	r4, r0, #0
   145c8:	beq	14690 <__printf_chk@plt+0x10aec>
   145cc:	mov	r0, r8
   145d0:	bl	38b0 <BN_num_bits@plt>
   145d4:	mov	r1, #7
   145d8:	bl	368a4 <__printf_chk@plt+0x32d00>
   145dc:	cmp	r0, #0
   145e0:	add	r6, r0, #7
   145e4:	movge	lr, r0
   145e8:	movlt	lr, r6
   145ec:	asr	r6, lr, #3
   145f0:	mov	r0, r6
   145f4:	bl	38f8 <malloc@plt>
   145f8:	subs	r5, r0, #0
   145fc:	beq	1467c <__printf_chk@plt+0x10ad8>
   14600:	mov	r1, r5
   14604:	mov	r0, r8
   14608:	bl	32ec <BN_bn2bin@plt>
   1460c:	mov	r2, #1
   14610:	mov	r1, r5
   14614:	str	r2, [sp]
   14618:	mov	r3, r7
   1461c:	mov	r0, r6
   14620:	mov	r2, r4
   14624:	bl	3364 <RSA_private_decrypt@plt>
   14628:	subs	r1, r0, #0
   1462c:	ble	14698 <__printf_chk@plt+0x10af4>
   14630:	mov	r2, r9
   14634:	mov	r0, r4
   14638:	bl	36b8 <BN_bin2bn@plt>
   1463c:	cmp	r0, #0
   14640:	movne	r7, #0
   14644:	mvneq	r7, #21
   14648:	mov	r1, sl
   1464c:	mov	r0, r4
   14650:	bl	35b90 <__printf_chk@plt+0x31fec>
   14654:	mov	r0, r4
   14658:	bl	3244 <free@plt>
   1465c:	mov	r0, r5
   14660:	mov	r1, r6
   14664:	bl	35b90 <__printf_chk@plt+0x31fec>
   14668:	mov	r0, r5
   1466c:	bl	3244 <free@plt>
   14670:	mov	r0, r7
   14674:	add	sp, sp, #8
   14678:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1467c:	mov	r0, r4
   14680:	mov	r1, sl
   14684:	bl	35b90 <__printf_chk@plt+0x31fec>
   14688:	mov	r0, r4
   1468c:	bl	3244 <free@plt>
   14690:	mvn	r7, #1
   14694:	b	14670 <__printf_chk@plt+0x10acc>
   14698:	mvn	r7, #21
   1469c:	b	14648 <__printf_chk@plt+0x10aa4>
   146a0:	push	{r4, r5, r6, r7, lr}
   146a4:	sub	sp, sp, #12
   146a8:	mov	r6, r0
   146ac:	bl	3598 <BN_CTX_new@plt>
   146b0:	subs	r5, r0, #0
   146b4:	beq	14770 <__printf_chk@plt+0x10bcc>
   146b8:	bl	3b50 <BN_new@plt>
   146bc:	subs	r4, r0, #0
   146c0:	mvneq	r6, #1
   146c4:	beq	146ec <__printf_chk@plt+0x10b48>
   146c8:	ldr	r7, [r6, #32]
   146cc:	bl	3a0c <BN_value_one@plt>
   146d0:	mov	r1, r7
   146d4:	mov	r2, r0
   146d8:	mov	r0, r4
   146dc:	bl	3520 <BN_sub@plt>
   146e0:	cmp	r0, #0
   146e4:	bne	14708 <__printf_chk@plt+0x10b64>
   146e8:	mvn	r6, #21
   146ec:	mov	r0, r4
   146f0:	bl	3640 <BN_clear_free@plt>
   146f4:	mov	r0, r5
   146f8:	bl	3a9c <BN_CTX_free@plt>
   146fc:	mov	r0, r6
   14700:	add	sp, sp, #12
   14704:	pop	{r4, r5, r6, r7, pc}
   14708:	ldr	r1, [r6, #40]	; 0x28
   1470c:	mov	r0, #0
   14710:	ldr	r2, [r6, #24]
   14714:	mov	r3, r4
   14718:	str	r5, [sp]
   1471c:	bl	355c <BN_div@plt>
   14720:	cmp	r0, #0
   14724:	beq	146e8 <__printf_chk@plt+0x10b44>
   14728:	ldr	r7, [r6, #28]
   1472c:	bl	3a0c <BN_value_one@plt>
   14730:	mov	r1, r7
   14734:	mov	r2, r0
   14738:	mov	r0, r4
   1473c:	bl	3520 <BN_sub@plt>
   14740:	cmp	r0, #0
   14744:	beq	146e8 <__printf_chk@plt+0x10b44>
   14748:	ldr	r1, [r6, #36]	; 0x24
   1474c:	mov	r0, #0
   14750:	ldr	r2, [r6, #24]
   14754:	mov	r3, r4
   14758:	str	r5, [sp]
   1475c:	bl	355c <BN_div@plt>
   14760:	cmp	r0, #0
   14764:	mvneq	r6, #21
   14768:	movne	r6, #0
   1476c:	b	146ec <__printf_chk@plt+0x10b48>
   14770:	mvn	r0, #1
   14774:	b	14700 <__printf_chk@plt+0x10b5c>
   14778:	bx	lr
   1477c:	push	{r4, lr}
   14780:	subs	r4, r0, #0
   14784:	beq	147a4 <__printf_chk@plt+0x10c00>
   14788:	bl	38f8 <malloc@plt>
   1478c:	cmp	r0, #0
   14790:	popne	{r4, pc}
   14794:	ldr	r0, [pc, #20]	; 147b0 <__printf_chk@plt+0x10c0c>
   14798:	mov	r1, r4
   1479c:	add	r0, pc, r0
   147a0:	bl	12c64 <__printf_chk@plt+0xf0c0>
   147a4:	ldr	r0, [pc, #8]	; 147b4 <__printf_chk@plt+0x10c10>
   147a8:	add	r0, pc, r0
   147ac:	bl	12c64 <__printf_chk@plt+0xf0c0>
   147b0:	andeq	r4, r2, r8, lsr r5
   147b4:	andeq	r4, r2, r8, lsl r5
   147b8:	cmp	r0, #0
   147bc:	cmpne	r1, #0
   147c0:	push	{r3, r4, r5, lr}
   147c4:	mov	r4, r1
   147c8:	mov	r5, r0
   147cc:	beq	14814 <__printf_chk@plt+0x10c70>
   147d0:	mvn	r0, #0
   147d4:	mov	r1, r5
   147d8:	bl	36054 <__printf_chk@plt+0x324b0>
   147dc:	cmp	r4, r0
   147e0:	bhi	14808 <__printf_chk@plt+0x10c64>
   147e4:	mov	r0, r5
   147e8:	mov	r1, r4
   147ec:	bl	385c <calloc@plt>
   147f0:	cmp	r0, #0
   147f4:	popne	{r3, r4, r5, pc}
   147f8:	ldr	r0, [pc, #32]	; 14820 <__printf_chk@plt+0x10c7c>
   147fc:	mul	r1, r5, r4
   14800:	add	r0, pc, r0
   14804:	bl	12c64 <__printf_chk@plt+0xf0c0>
   14808:	ldr	r0, [pc, #20]	; 14824 <__printf_chk@plt+0x10c80>
   1480c:	add	r0, pc, r0
   14810:	bl	12c64 <__printf_chk@plt+0xf0c0>
   14814:	ldr	r0, [pc, #12]	; 14828 <__printf_chk@plt+0x10c84>
   14818:	add	r0, pc, r0
   1481c:	bl	12c64 <__printf_chk@plt+0xf0c0>
   14820:	andeq	r4, r2, ip, lsr r5
   14824:	andeq	r4, r2, ip, lsl #10
   14828:	andeq	r4, r2, ip, ror #9
   1482c:	push	{r3, r4, r5, lr}
   14830:	mov	r5, r1
   14834:	mov	r4, r2
   14838:	bl	35080 <__printf_chk@plt+0x314dc>
   1483c:	cmp	r0, #0
   14840:	popne	{r3, r4, r5, pc}
   14844:	ldr	r0, [pc, #12]	; 14858 <__printf_chk@plt+0x10cb4>
   14848:	mov	r1, r5
   1484c:	mov	r2, r4
   14850:	add	r0, pc, r0
   14854:	bl	12c64 <__printf_chk@plt+0xf0c0>
   14858:	andeq	r4, r2, ip, lsl r5
   1485c:	push	{r4, r5, r6, lr}
   14860:	mov	r6, r0
   14864:	bl	3910 <strlen@plt>
   14868:	add	r4, r0, #1
   1486c:	mov	r0, r4
   14870:	bl	1477c <__printf_chk@plt+0x10bd8>
   14874:	mov	r1, r6
   14878:	mov	r2, r4
   1487c:	mov	r5, r0
   14880:	bl	351ac <__printf_chk@plt+0x31608>
   14884:	mov	r0, r5
   14888:	pop	{r4, r5, r6, pc}
   1488c:	push	{r1, r2, r3}
   14890:	mov	r1, #1
   14894:	push	{r4, r5, lr}
   14898:	sub	sp, sp, #8
   1489c:	ldr	lr, [pc, #108]	; 14910 <__printf_chk@plt+0x10d6c>
   148a0:	add	ip, sp, #24
   148a4:	ldr	r4, [pc, #104]	; 14914 <__printf_chk@plt+0x10d70>
   148a8:	mov	r5, r0
   148ac:	add	lr, pc, lr
   148b0:	mov	r3, ip
   148b4:	ldr	r2, [sp, #20]
   148b8:	ldr	r4, [lr, r4]
   148bc:	str	ip, [sp]
   148c0:	ldr	ip, [r4]
   148c4:	str	ip, [sp, #4]
   148c8:	bl	3acc <__vasprintf_chk@plt>
   148cc:	cmp	r0, #0
   148d0:	blt	14900 <__printf_chk@plt+0x10d5c>
   148d4:	ldr	r3, [r5]
   148d8:	cmp	r3, #0
   148dc:	beq	14900 <__printf_chk@plt+0x10d5c>
   148e0:	ldr	r2, [sp, #4]
   148e4:	ldr	r3, [r4]
   148e8:	cmp	r2, r3
   148ec:	bne	1490c <__printf_chk@plt+0x10d68>
   148f0:	add	sp, sp, #8
   148f4:	pop	{r4, r5, lr}
   148f8:	add	sp, sp, #12
   148fc:	bx	lr
   14900:	ldr	r0, [pc, #16]	; 14918 <__printf_chk@plt+0x10d74>
   14904:	add	r0, pc, r0
   14908:	bl	12c64 <__printf_chk@plt+0xf0c0>
   1490c:	bl	36f4 <__stack_chk_fail@plt>
   14910:	andeq	r3, r5, r4, asr r3
   14914:	muleq	r0, ip, r3
   14918:	andeq	r4, r2, r4, lsr #9
   1491c:	cmp	r1, #0
   14920:	cmpne	r0, #0
   14924:	mov	r3, r0
   14928:	push	{r4, r5, r6}
   1492c:	movne	r0, #0
   14930:	moveq	r0, #1
   14934:	beq	149cc <__printf_chk@plt+0x10e28>
   14938:	cmp	r2, #0
   1493c:	beq	149cc <__printf_chk@plt+0x10e28>
   14940:	ldrh	r4, [r1]
   14944:	ldrh	ip, [r2]
   14948:	cmp	r4, ip
   1494c:	bne	149cc <__printf_chk@plt+0x10e28>
   14950:	ldr	r4, [r1]
   14954:	ldr	ip, [r1, #4]
   14958:	ldr	r6, [r1, #8]
   1495c:	ldr	r5, [r1, #12]
   14960:	str	r4, [r3]
   14964:	str	ip, [r3, #4]
   14968:	str	r6, [r3, #8]
   1496c:	str	r5, [r3, #12]
   14970:	ldr	ip, [r1, #20]
   14974:	ldr	r4, [r1, #16]
   14978:	str	ip, [r3, #20]
   1497c:	str	r4, [r3, #16]
   14980:	ldrh	ip, [r1]
   14984:	cmp	ip, #2
   14988:	beq	149d8 <__printf_chk@plt+0x10e34>
   1498c:	cmp	ip, #10
   14990:	bne	149cc <__printf_chk@plt+0x10e28>
   14994:	ldr	r1, [r1, #20]
   14998:	str	r1, [r3, #20]
   1499c:	add	r1, r3, r0
   149a0:	add	ip, r2, r0
   149a4:	add	r0, r0, #4
   149a8:	ldr	r4, [r1, #4]
   149ac:	cmp	r0, #16
   149b0:	ldr	ip, [ip, #4]
   149b4:	and	ip, r4, ip
   149b8:	str	ip, [r1, #4]
   149bc:	bne	1499c <__printf_chk@plt+0x10df8>
   149c0:	mov	r0, #0
   149c4:	pop	{r4, r5, r6}
   149c8:	bx	lr
   149cc:	mvn	r0, #0
   149d0:	pop	{r4, r5, r6}
   149d4:	bx	lr
   149d8:	ldr	r2, [r2, #4]
   149dc:	ldr	r1, [r3, #4]
   149e0:	and	r2, r1, r2
   149e4:	str	r2, [r3, #4]
   149e8:	pop	{r4, r5, r6}
   149ec:	bx	lr
   149f0:	ldr	r3, [pc, #324]	; 14b3c <__printf_chk@plt+0x10f98>
   149f4:	cmp	r0, #0
   149f8:	ldr	ip, [pc, #320]	; 14b40 <__printf_chk@plt+0x10f9c>
   149fc:	add	r3, pc, r3
   14a00:	push	{r4, r5, r6, r7, r8, r9, lr}
   14a04:	mov	r5, r1
   14a08:	mov	r1, r3
   14a0c:	sub	sp, sp, #44	; 0x2c
   14a10:	ldr	r8, [r1, ip]
   14a14:	mov	r3, #0
   14a18:	mov	r4, #4
   14a1c:	str	r3, [sp, #8]
   14a20:	add	r2, sp, r4
   14a24:	str	r3, [sp, #12]
   14a28:	ldr	r1, [r8]
   14a2c:	str	r3, [sp, #16]
   14a30:	str	r3, [sp, #20]
   14a34:	str	r1, [sp, #36]	; 0x24
   14a38:	str	r3, [sp, #24]
   14a3c:	str	r3, [sp, #28]
   14a40:	str	r3, [sp, #32]
   14a44:	str	r4, [sp, #4]
   14a48:	beq	14b30 <__printf_chk@plt+0x10f8c>
   14a4c:	mov	r1, r3
   14a50:	mov	r3, sp
   14a54:	bl	325c <getaddrinfo@plt>
   14a58:	subs	r7, r0, #0
   14a5c:	bne	14b30 <__printf_chk@plt+0x10f8c>
   14a60:	ldr	r4, [sp]
   14a64:	cmp	r4, #0
   14a68:	beq	14b30 <__printf_chk@plt+0x10f8c>
   14a6c:	ldr	r6, [r4, #20]
   14a70:	cmp	r6, #0
   14a74:	beq	14b30 <__printf_chk@plt+0x10f8c>
   14a78:	cmp	r5, #0
   14a7c:	beq	14ae4 <__printf_chk@plt+0x10f40>
   14a80:	mov	r0, r5
   14a84:	mov	r1, r7
   14a88:	mov	r2, #24
   14a8c:	ldr	r9, [r4, #16]
   14a90:	bl	3454 <memset@plt>
   14a94:	ldrh	r3, [r6]
   14a98:	cmp	r3, #2
   14a9c:	beq	14b18 <__printf_chk@plt+0x10f74>
   14aa0:	cmp	r3, #10
   14aa4:	bne	14b08 <__printf_chk@plt+0x10f64>
   14aa8:	cmp	r9, #27
   14aac:	bls	14b08 <__printf_chk@plt+0x10f64>
   14ab0:	mov	r2, r5
   14ab4:	mov	r1, r6
   14ab8:	strh	r3, [r2], #4
   14abc:	ldr	lr, [r1, #8]!
   14ac0:	ldr	r3, [r1, #12]
   14ac4:	ldr	ip, [r1, #4]
   14ac8:	ldr	r0, [r1, #8]
   14acc:	str	lr, [r5, #4]
   14ad0:	str	ip, [r2, #4]
   14ad4:	str	r0, [r2, #8]
   14ad8:	str	r3, [r2, #12]
   14adc:	ldr	r3, [r6, #24]
   14ae0:	str	r3, [r5, #20]
   14ae4:	mov	r0, r4
   14ae8:	bl	3220 <freeaddrinfo@plt>
   14aec:	ldr	r2, [sp, #36]	; 0x24
   14af0:	mov	r0, r7
   14af4:	ldr	r3, [r8]
   14af8:	cmp	r2, r3
   14afc:	bne	14b38 <__printf_chk@plt+0x10f94>
   14b00:	add	sp, sp, #44	; 0x2c
   14b04:	pop	{r4, r5, r6, r7, r8, r9, pc}
   14b08:	mov	r0, r4
   14b0c:	mvn	r7, #0
   14b10:	bl	3220 <freeaddrinfo@plt>
   14b14:	b	14aec <__printf_chk@plt+0x10f48>
   14b18:	cmp	r9, #15
   14b1c:	bls	14b08 <__printf_chk@plt+0x10f64>
   14b20:	strh	r3, [r5]
   14b24:	ldr	r3, [r6, #4]
   14b28:	str	r3, [r5, #4]
   14b2c:	b	14ae4 <__printf_chk@plt+0x10f40>
   14b30:	mvn	r7, #0
   14b34:	b	14aec <__printf_chk@plt+0x10f48>
   14b38:	bl	36f4 <__stack_chk_fail@plt>
   14b3c:	andeq	r3, r5, r4, lsl #4
   14b40:	muleq	r0, ip, r3
   14b44:	cmp	r0, #2
   14b48:	push	{r3, r4, r5, r6, r7, lr}
   14b4c:	mov	r5, r0
   14b50:	mov	r4, r1
   14b54:	mov	r6, r2
   14b58:	beq	14c14 <__printf_chk@plt+0x11070>
   14b5c:	cmp	r0, #10
   14b60:	bne	14c1c <__printf_chk@plt+0x11078>
   14b64:	cmp	r1, #128	; 0x80
   14b68:	bhi	14c1c <__printf_chk@plt+0x11078>
   14b6c:	cmp	r6, #0
   14b70:	beq	14c1c <__printf_chk@plt+0x11078>
   14b74:	mov	r0, r6
   14b78:	mov	r1, #0
   14b7c:	mov	r2, #24
   14b80:	bl	3454 <memset@plt>
   14b84:	cmp	r5, #2
   14b88:	beq	14c24 <__printf_chk@plt+0x11080>
   14b8c:	cmp	r5, #10
   14b90:	bne	14c1c <__printf_chk@plt+0x11078>
   14b94:	cmp	r4, #31
   14b98:	strh	r5, [r6]
   14b9c:	bls	14c54 <__printf_chk@plt+0x110b0>
   14ba0:	sub	r5, r6, #4
   14ba4:	mov	r0, #0
   14ba8:	mvn	r7, #0
   14bac:	add	r5, r5, #4
   14bb0:	mov	r1, #1
   14bb4:	str	r7, [r5, #4]
   14bb8:	sub	r4, r4, #32
   14bbc:	bl	368a4 <__printf_chk@plt+0x32d00>
   14bc0:	cmp	r0, #3
   14bc4:	movgt	r3, #0
   14bc8:	movle	r3, #1
   14bcc:	cmp	r4, #31
   14bd0:	movls	r2, #0
   14bd4:	andhi	r2, r3, #1
   14bd8:	cmp	r2, #0
   14bdc:	bne	14bac <__printf_chk@plt+0x11008>
   14be0:	cmp	r4, #0
   14be4:	moveq	r3, #0
   14be8:	andne	r3, r3, #1
   14bec:	cmp	r3, #0
   14bf0:	beq	14c30 <__printf_chk@plt+0x1108c>
   14bf4:	add	r6, r6, r0, lsl #2
   14bf8:	mvn	r3, #0
   14bfc:	rsb	r4, r4, #32
   14c00:	mov	r0, #0
   14c04:	lsl	r4, r3, r4
   14c08:	rev	r4, r4
   14c0c:	str	r4, [r6, #4]
   14c10:	pop	{r3, r4, r5, r6, r7, pc}
   14c14:	cmp	r1, #32
   14c18:	bls	14b6c <__printf_chk@plt+0x10fc8>
   14c1c:	mvn	r0, #0
   14c20:	pop	{r3, r4, r5, r6, r7, pc}
   14c24:	cmp	r4, #0
   14c28:	strh	r5, [r6]
   14c2c:	bne	14c38 <__printf_chk@plt+0x11094>
   14c30:	mov	r0, #0
   14c34:	pop	{r3, r4, r5, r6, r7, pc}
   14c38:	mvn	r3, #0
   14c3c:	rsb	r4, r4, #32
   14c40:	lsl	r4, r3, r4
   14c44:	mov	r0, #0
   14c48:	rev	r4, r4
   14c4c:	str	r4, [r6, #4]
   14c50:	pop	{r3, r4, r5, r6, r7, pc}
   14c54:	mov	r3, #1
   14c58:	mov	r0, #0
   14c5c:	b	14be0 <__printf_chk@plt+0x1103c>
   14c60:	ldr	r3, [pc, #300]	; 14d94 <__printf_chk@plt+0x111f0>
   14c64:	push	{r4, r5, r6, r7, r8, lr}
   14c68:	mov	r6, r0
   14c6c:	ldr	r0, [pc, #292]	; 14d98 <__printf_chk@plt+0x111f4>
   14c70:	add	r3, pc, r3
   14c74:	ldrh	r7, [r6]
   14c78:	sub	sp, sp, #56	; 0x38
   14c7c:	ldrh	ip, [r1]
   14c80:	mov	r4, r1
   14c84:	ldr	r5, [r3, r0]
   14c88:	cmp	ip, r7
   14c8c:	ldr	r3, [r5]
   14c90:	str	r3, [sp, #52]	; 0x34
   14c94:	bne	14d0c <__printf_chk@plt+0x11168>
   14c98:	add	r7, sp, #4
   14c9c:	mov	r1, r2
   14ca0:	mov	r0, ip
   14ca4:	mov	r2, r7
   14ca8:	bl	14b44 <__printf_chk@plt+0x10fa0>
   14cac:	cmn	r0, #1
   14cb0:	beq	14d0c <__printf_chk@plt+0x11168>
   14cb4:	add	r8, sp, #28
   14cb8:	mov	r1, r6
   14cbc:	mov	r2, r7
   14cc0:	mov	r0, r8
   14cc4:	bl	1491c <__printf_chk@plt+0x10d78>
   14cc8:	cmn	r0, #1
   14ccc:	beq	14d0c <__printf_chk@plt+0x11168>
   14cd0:	ldrh	r3, [sp, #28]
   14cd4:	ldrh	r2, [r4]
   14cd8:	cmp	r2, r3
   14cdc:	beq	14d14 <__printf_chk@plt+0x11170>
   14ce0:	cmp	r3, #10
   14ce4:	moveq	r0, #1
   14ce8:	mvnne	r0, #0
   14cec:	ldr	r2, [sp, #52]	; 0x34
   14cf0:	ldr	r3, [r5]
   14cf4:	cmp	r2, r3
   14cf8:	bne	14d90 <__printf_chk@plt+0x111ec>
   14cfc:	add	sp, sp, #56	; 0x38
   14d00:	pop	{r4, r5, r6, r7, r8, pc}
   14d04:	movhi	r0, #1
   14d08:	bhi	14cec <__printf_chk@plt+0x11148>
   14d0c:	mvn	r0, #0
   14d10:	b	14cec <__printf_chk@plt+0x11148>
   14d14:	cmp	r2, #2
   14d18:	beq	14d68 <__printf_chk@plt+0x111c4>
   14d1c:	cmp	r2, #10
   14d20:	bne	14d0c <__printf_chk@plt+0x11168>
   14d24:	mov	r0, #0
   14d28:	add	r2, r8, r0
   14d2c:	add	r3, r4, r0
   14d30:	ldrb	r2, [r2, #4]
   14d34:	ldrb	r3, [r3, #4]
   14d38:	cmp	r2, r3
   14d3c:	bne	14d04 <__printf_chk@plt+0x11160>
   14d40:	mov	r1, #1
   14d44:	bl	368a4 <__printf_chk@plt+0x32d00>
   14d48:	cmp	r0, #16
   14d4c:	bne	14d28 <__printf_chk@plt+0x11184>
   14d50:	ldr	r3, [r4, #20]
   14d54:	ldr	r2, [sp, #48]	; 0x30
   14d58:	cmp	r2, r3
   14d5c:	bne	14d04 <__printf_chk@plt+0x11160>
   14d60:	mov	r0, #0
   14d64:	b	14cec <__printf_chk@plt+0x11148>
   14d68:	ldr	r3, [r4, #4]
   14d6c:	ldr	r2, [sp, #32]
   14d70:	cmp	r2, r3
   14d74:	beq	14d60 <__printf_chk@plt+0x111bc>
   14d78:	rev	r2, r2
   14d7c:	rev	r3, r3
   14d80:	cmp	r2, r3
   14d84:	movhi	r0, #1
   14d88:	mvnls	r0, #0
   14d8c:	b	14cec <__printf_chk@plt+0x11148>
   14d90:	bl	36f4 <__stack_chk_fail@plt>
   14d94:	muleq	r5, r0, pc	; <UNPREDICTABLE>
   14d98:	muleq	r0, ip, r3
   14d9c:	ldr	r3, [pc, #604]	; 15000 <__printf_chk@plt+0x1145c>
   14da0:	cmp	r0, #0
   14da4:	ldr	ip, [pc, #600]	; 15004 <__printf_chk@plt+0x11460>
   14da8:	add	r3, pc, r3
   14dac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14db0:	sub	sp, sp, #172	; 0xac
   14db4:	ldr	r8, [r3, ip]
   14db8:	mov	r4, r1
   14dbc:	mov	r9, r2
   14dc0:	ldr	r3, [r8]
   14dc4:	str	r3, [sp, #164]	; 0xa4
   14dc8:	beq	14fd4 <__printf_chk@plt+0x11430>
   14dcc:	add	r6, sp, #100	; 0x64
   14dd0:	mov	r1, r0
   14dd4:	mov	r2, #64	; 0x40
   14dd8:	mov	r0, r6
   14ddc:	bl	351ac <__printf_chk@plt+0x31608>
   14de0:	cmp	r0, #63	; 0x3f
   14de4:	bhi	14fd4 <__printf_chk@plt+0x11430>
   14de8:	mov	r0, r6
   14dec:	mov	r1, #47	; 0x2f
   14df0:	bl	3b5c <strchr@plt>
   14df4:	subs	sl, r0, #0
   14df8:	beq	14fbc <__printf_chk@plt+0x11418>
   14dfc:	mov	r5, sl
   14e00:	mov	r3, #0
   14e04:	mov	r1, sp
   14e08:	strb	r3, [r5], #1
   14e0c:	mov	r2, #10
   14e10:	mov	r0, r5
   14e14:	bl	3418 <strtoul@plt>
   14e18:	ldrb	r3, [sl, #1]
   14e1c:	cmp	r3, #0
   14e20:	mov	r7, r0
   14e24:	beq	14fd4 <__printf_chk@plt+0x11430>
   14e28:	ldr	r3, [sp]
   14e2c:	ldrb	r3, [r3]
   14e30:	cmp	r3, #0
   14e34:	bne	14fd4 <__printf_chk@plt+0x11430>
   14e38:	cmp	r0, #128	; 0x80
   14e3c:	bhi	14fd4 <__printf_chk@plt+0x11430>
   14e40:	add	sl, sp, #4
   14e44:	mov	r0, r6
   14e48:	mov	r1, sl
   14e4c:	bl	149f0 <__printf_chk@plt+0x10e4c>
   14e50:	cmn	r0, #1
   14e54:	beq	14fd4 <__printf_chk@plt+0x11430>
   14e58:	cmp	r5, #0
   14e5c:	beq	14fdc <__printf_chk@plt+0x11438>
   14e60:	ldrh	ip, [sp, #4]
   14e64:	cmp	ip, #2
   14e68:	beq	14f90 <__printf_chk@plt+0x113ec>
   14e6c:	cmp	ip, #10
   14e70:	beq	14e90 <__printf_chk@plt+0x112ec>
   14e74:	mvn	r0, #1
   14e78:	ldr	r2, [sp, #164]	; 0xa4
   14e7c:	ldr	r3, [r8]
   14e80:	cmp	r2, r3
   14e84:	bne	14ffc <__printf_chk@plt+0x11458>
   14e88:	add	sp, sp, #172	; 0xac
   14e8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14e90:	cmp	r7, #128	; 0x80
   14e94:	bhi	14e74 <__printf_chk@plt+0x112d0>
   14e98:	mov	fp, sl
   14e9c:	add	r6, sp, #28
   14ea0:	ldm	fp!, {r0, r1, r2, r3}
   14ea4:	mov	lr, r6
   14ea8:	add	r5, sp, #52	; 0x34
   14eac:	stmia	lr!, {r0, r1, r2, r3}
   14eb0:	mov	r2, r5
   14eb4:	ldm	fp, {r0, r1}
   14eb8:	stm	lr, {r0, r1}
   14ebc:	mov	r0, ip
   14ec0:	mov	r1, r7
   14ec4:	bl	14b44 <__printf_chk@plt+0x10fa0>
   14ec8:	cmn	r0, #1
   14ecc:	beq	14e74 <__printf_chk@plt+0x112d0>
   14ed0:	ldrh	r3, [sp, #52]	; 0x34
   14ed4:	cmp	r3, #2
   14ed8:	beq	14f9c <__printf_chk@plt+0x113f8>
   14edc:	cmp	r3, #10
   14ee0:	bne	14e74 <__printf_chk@plt+0x112d0>
   14ee4:	add	r3, sp, #48	; 0x30
   14ee8:	add	r1, sp, #64	; 0x40
   14eec:	ldr	r2, [r3, #8]
   14ef0:	add	r3, r3, #4
   14ef4:	cmp	r3, r1
   14ef8:	mvn	r2, r2
   14efc:	str	r2, [r3, #4]
   14f00:	bne	14eec <__printf_chk@plt+0x11348>
   14f04:	mov	r1, r6
   14f08:	mov	r2, r5
   14f0c:	add	r0, sp, #76	; 0x4c
   14f10:	bl	1491c <__printf_chk@plt+0x10d78>
   14f14:	cmn	r0, #1
   14f18:	beq	14e74 <__printf_chk@plt+0x112d0>
   14f1c:	ldrh	r3, [sp, #76]	; 0x4c
   14f20:	cmp	r3, #2
   14f24:	beq	14fac <__printf_chk@plt+0x11408>
   14f28:	cmp	r3, #10
   14f2c:	bne	14e74 <__printf_chk@plt+0x112d0>
   14f30:	add	r3, sp, #72	; 0x48
   14f34:	add	r1, sp, #88	; 0x58
   14f38:	add	r3, r3, #4
   14f3c:	ldr	r2, [r3, #4]
   14f40:	cmp	r2, #0
   14f44:	bne	14e74 <__printf_chk@plt+0x112d0>
   14f48:	cmp	r3, r1
   14f4c:	bne	14f38 <__printf_chk@plt+0x11394>
   14f50:	cmp	r4, #0
   14f54:	beq	14f7c <__printf_chk@plt+0x113d8>
   14f58:	mov	ip, sl
   14f5c:	ldm	ip!, {r0, r1, r2, r3}
   14f60:	str	r0, [r4]
   14f64:	str	r1, [r4, #4]
   14f68:	ldm	ip!, {r0, r1}
   14f6c:	str	r2, [r4, #8]
   14f70:	str	r3, [r4, #12]
   14f74:	str	r0, [r4, #16]
   14f78:	str	r1, [r4, #20]
   14f7c:	cmp	r9, #0
   14f80:	strne	r7, [r9]
   14f84:	movne	r0, #0
   14f88:	moveq	r0, r9
   14f8c:	b	14e78 <__printf_chk@plt+0x112d4>
   14f90:	cmp	r7, #32
   14f94:	bls	14e98 <__printf_chk@plt+0x112f4>
   14f98:	b	14e74 <__printf_chk@plt+0x112d0>
   14f9c:	ldr	r3, [sp, #56]	; 0x38
   14fa0:	mvn	r3, r3
   14fa4:	str	r3, [sp, #56]	; 0x38
   14fa8:	b	14f04 <__printf_chk@plt+0x11360>
   14fac:	ldr	r3, [sp, #80]	; 0x50
   14fb0:	cmp	r3, #0
   14fb4:	beq	14f50 <__printf_chk@plt+0x113ac>
   14fb8:	b	14e74 <__printf_chk@plt+0x112d0>
   14fbc:	add	sl, sp, #4
   14fc0:	mov	r0, r6
   14fc4:	mov	r1, sl
   14fc8:	bl	149f0 <__printf_chk@plt+0x10e4c>
   14fcc:	cmn	r0, #1
   14fd0:	bne	14fdc <__printf_chk@plt+0x11438>
   14fd4:	mvn	r0, #0
   14fd8:	b	14e78 <__printf_chk@plt+0x112d4>
   14fdc:	ldrh	ip, [sp, #4]
   14fe0:	cmp	ip, #2
   14fe4:	moveq	r7, #32
   14fe8:	beq	14e64 <__printf_chk@plt+0x112c0>
   14fec:	cmp	ip, #10
   14ff0:	moveq	r7, #128	; 0x80
   14ff4:	mvnne	r7, #0
   14ff8:	b	14e64 <__printf_chk@plt+0x112c0>
   14ffc:	bl	36f4 <__stack_chk_fail@plt>
   15000:	andeq	r2, r5, r8, asr lr
   15004:	muleq	r0, ip, r3
   15008:	ldr	r3, [pc, #432]	; 151c0 <__printf_chk@plt+0x1161c>
   1500c:	ldr	r2, [pc, #432]	; 151c4 <__printf_chk@plt+0x11620>
   15010:	add	r3, pc, r3
   15014:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15018:	subs	r6, r0, #0
   1501c:	ldr	r2, [r3, r2]
   15020:	sub	sp, sp, #76	; 0x4c
   15024:	mov	r4, r1
   15028:	ldr	r3, [r2]
   1502c:	str	r2, [sp, #4]
   15030:	str	r3, [sp, #68]	; 0x44
   15034:	beq	15048 <__printf_chk@plt+0x114a4>
   15038:	add	r1, sp, #20
   1503c:	bl	149f0 <__printf_chk@plt+0x10e4c>
   15040:	cmp	r0, #0
   15044:	bne	15168 <__printf_chk@plt+0x115c4>
   15048:	mov	r0, r4
   1504c:	bl	34e4 <__strdup@plt>
   15050:	cmp	r0, #0
   15054:	str	r0, [sp, #8]
   15058:	beq	151b4 <__printf_chk@plt+0x11610>
   1505c:	mov	sl, #0
   15060:	add	r7, sp, #44	; 0x2c
   15064:	add	r8, sp, #16
   15068:	mov	fp, r0
   1506c:	mov	r9, sl
   15070:	add	r3, sp, #20
   15074:	str	r3, [sp, #12]
   15078:	mov	r0, fp
   1507c:	mov	r1, #44	; 0x2c
   15080:	bl	3b5c <strchr@plt>
   15084:	cmp	r0, #0
   15088:	moveq	r4, r0
   1508c:	addne	r4, r0, #1
   15090:	strbne	r9, [r0]
   15094:	ldrb	r2, [fp]
   15098:	subs	r3, r2, #33	; 0x21
   1509c:	rsbs	r5, r3, #0
   150a0:	adcs	r5, r5, r3
   150a4:	cmp	r5, #0
   150a8:	ldrbne	r2, [fp, #1]
   150ac:	addne	fp, fp, #1
   150b0:	cmp	r2, #0
   150b4:	beq	15188 <__printf_chk@plt+0x115e4>
   150b8:	mov	r0, fp
   150bc:	mov	r1, r7
   150c0:	mov	r2, r8
   150c4:	bl	14d9c <__printf_chk@plt+0x111f8>
   150c8:	cmn	r0, #2
   150cc:	beq	15190 <__printf_chk@plt+0x115ec>
   150d0:	cmp	r0, #0
   150d4:	bne	15114 <__printf_chk@plt+0x11570>
   150d8:	cmp	r6, #0
   150dc:	beq	15104 <__printf_chk@plt+0x11560>
   150e0:	add	r0, sp, #20
   150e4:	mov	r1, r7
   150e8:	ldr	r2, [sp, #16]
   150ec:	bl	14c60 <__printf_chk@plt+0x110bc>
   150f0:	cmp	r0, #0
   150f4:	bne	15104 <__printf_chk@plt+0x11560>
   150f8:	cmp	r5, #0
   150fc:	bne	15160 <__printf_chk@plt+0x115bc>
   15100:	mov	sl, #1
   15104:	cmp	r4, #0
   15108:	beq	15138 <__printf_chk@plt+0x11594>
   1510c:	mov	fp, r4
   15110:	b	15078 <__printf_chk@plt+0x114d4>
   15114:	cmp	r6, #0
   15118:	beq	15104 <__printf_chk@plt+0x11560>
   1511c:	mov	r1, fp
   15120:	mov	r0, r6
   15124:	bl	1383c <__printf_chk@plt+0xfc98>
   15128:	cmp	r0, #1
   1512c:	beq	150f8 <__printf_chk@plt+0x11554>
   15130:	cmp	r4, #0
   15134:	bne	1510c <__printf_chk@plt+0x11568>
   15138:	ldr	r0, [sp, #8]
   1513c:	bl	3244 <free@plt>
   15140:	mov	r0, sl
   15144:	ldr	r1, [sp, #4]
   15148:	ldr	r2, [sp, #68]	; 0x44
   1514c:	ldr	r3, [r1]
   15150:	cmp	r2, r3
   15154:	bne	151bc <__printf_chk@plt+0x11618>
   15158:	add	sp, sp, #76	; 0x4c
   1515c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15160:	mvn	sl, #0
   15164:	b	15138 <__printf_chk@plt+0x11594>
   15168:	ldr	r0, [pc, #88]	; 151c8 <__printf_chk@plt+0x11624>
   1516c:	mov	r2, r6
   15170:	ldr	r1, [pc, #84]	; 151cc <__printf_chk@plt+0x11628>
   15174:	add	r0, pc, r0
   15178:	add	r1, pc, r1
   1517c:	bl	13708 <__printf_chk@plt+0xfb64>
   15180:	mov	r0, #0
   15184:	b	15144 <__printf_chk@plt+0x115a0>
   15188:	mvn	sl, #1
   1518c:	b	15138 <__printf_chk@plt+0x11594>
   15190:	mov	ip, r0
   15194:	ldr	r1, [pc, #52]	; 151d0 <__printf_chk@plt+0x1162c>
   15198:	ldr	r0, [pc, #52]	; 151d4 <__printf_chk@plt+0x11630>
   1519c:	mov	r2, fp
   151a0:	add	r1, pc, r1
   151a4:	mov	sl, ip
   151a8:	add	r0, pc, r0
   151ac:	bl	13708 <__printf_chk@plt+0xfb64>
   151b0:	b	15138 <__printf_chk@plt+0x11594>
   151b4:	mvn	r0, #0
   151b8:	b	15144 <__printf_chk@plt+0x115a0>
   151bc:	bl	36f4 <__stack_chk_fail@plt>
   151c0:	strdeq	r2, [r5], -r0
   151c4:	muleq	r0, ip, r3
   151c8:	andeq	r3, r2, r4, lsl #25
   151cc:	andeq	r3, r2, r8, asr ip
   151d0:	andeq	r3, r2, r0, lsr ip
   151d4:	andeq	r3, r2, r4, ror ip
   151d8:	ldr	r3, [pc, #540]	; 153fc <__printf_chk@plt+0x11858>
   151dc:	ldr	r2, [pc, #540]	; 15400 <__printf_chk@plt+0x1185c>
   151e0:	add	r3, pc, r3
   151e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   151e8:	subs	r7, r0, #0
   151ec:	ldr	r2, [r3, r2]
   151f0:	sub	sp, sp, #76	; 0x4c
   151f4:	mov	r4, r1
   151f8:	ldr	r3, [r2]
   151fc:	str	r2, [sp, #8]
   15200:	str	r3, [sp, #68]	; 0x44
   15204:	beq	15218 <__printf_chk@plt+0x11674>
   15208:	add	r1, sp, #20
   1520c:	bl	149f0 <__printf_chk@plt+0x10e4c>
   15210:	cmp	r0, #0
   15214:	bne	15350 <__printf_chk@plt+0x117ac>
   15218:	mov	r0, r4
   1521c:	bl	34e4 <__strdup@plt>
   15220:	cmp	r0, #0
   15224:	str	r0, [sp, #12]
   15228:	beq	153f0 <__printf_chk@plt+0x1184c>
   1522c:	ldr	fp, [pc, #464]	; 15404 <__printf_chk@plt+0x11860>
   15230:	mov	r6, #0
   15234:	ldr	r8, [pc, #460]	; 15408 <__printf_chk@plt+0x11864>
   15238:	mov	r9, r6
   1523c:	ldr	r3, [pc, #456]	; 1540c <__printf_chk@plt+0x11868>
   15240:	add	fp, pc, fp
   15244:	mov	r4, r0
   15248:	add	fp, fp, #16
   1524c:	add	r3, pc, r3
   15250:	add	r8, pc, r8
   15254:	str	r3, [sp, #4]
   15258:	b	15268 <__printf_chk@plt+0x116c4>
   1525c:	cmp	r5, #0
   15260:	beq	15328 <__printf_chk@plt+0x11784>
   15264:	mov	r4, r5
   15268:	mov	r0, r4
   1526c:	mov	r1, #44	; 0x2c
   15270:	bl	3b5c <strchr@plt>
   15274:	cmp	r0, #0
   15278:	moveq	r5, r0
   1527c:	addne	r5, r0, #1
   15280:	strbne	r9, [r0]
   15284:	ldrb	r3, [r4]
   15288:	cmp	r3, #0
   1528c:	beq	15374 <__printf_chk@plt+0x117d0>
   15290:	mov	r0, r4
   15294:	bl	3910 <strlen@plt>
   15298:	cmp	r0, #49	; 0x31
   1529c:	mov	sl, r0
   152a0:	bhi	15398 <__printf_chk@plt+0x117f4>
   152a4:	mov	r0, r4
   152a8:	mov	r1, r8
   152ac:	bl	3478 <strspn@plt>
   152b0:	cmp	sl, r0
   152b4:	beq	152cc <__printf_chk@plt+0x11728>
   152b8:	ldr	r0, [sp, #4]
   152bc:	mov	r1, fp
   152c0:	mov	r2, r4
   152c4:	mvn	r6, #0
   152c8:	bl	1351c <__printf_chk@plt+0xf978>
   152cc:	add	sl, sp, #44	; 0x2c
   152d0:	mov	r0, r4
   152d4:	add	r2, sp, #16
   152d8:	mov	r1, sl
   152dc:	bl	14d9c <__printf_chk@plt+0x111f8>
   152e0:	cmn	r0, #1
   152e4:	beq	153bc <__printf_chk@plt+0x11818>
   152e8:	cmn	r0, #2
   152ec:	beq	153d8 <__printf_chk@plt+0x11834>
   152f0:	rsbs	r0, r0, #1
   152f4:	movcc	r0, #0
   152f8:	cmp	r7, #0
   152fc:	moveq	r0, #0
   15300:	cmp	r0, #0
   15304:	beq	1525c <__printf_chk@plt+0x116b8>
   15308:	mov	r1, sl
   1530c:	add	r0, sp, #20
   15310:	ldr	r2, [sp, #16]
   15314:	bl	14c60 <__printf_chk@plt+0x110bc>
   15318:	cmp	r0, #0
   1531c:	moveq	r6, #1
   15320:	cmp	r5, #0
   15324:	bne	15264 <__printf_chk@plt+0x116c0>
   15328:	ldr	r0, [sp, #12]
   1532c:	bl	3244 <free@plt>
   15330:	mov	r0, r6
   15334:	ldr	r1, [sp, #8]
   15338:	ldr	r2, [sp, #68]	; 0x44
   1533c:	ldr	r3, [r1]
   15340:	cmp	r2, r3
   15344:	bne	153f8 <__printf_chk@plt+0x11854>
   15348:	add	sp, sp, #76	; 0x4c
   1534c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15350:	ldr	r1, [pc, #184]	; 15410 <__printf_chk@plt+0x1186c>
   15354:	mov	r2, r7
   15358:	ldr	r0, [pc, #180]	; 15414 <__printf_chk@plt+0x11870>
   1535c:	add	r1, pc, r1
   15360:	add	r0, pc, r0
   15364:	add	r1, r1, #16
   15368:	bl	13708 <__printf_chk@plt+0xfb64>
   1536c:	mov	r0, #0
   15370:	b	15334 <__printf_chk@plt+0x11790>
   15374:	ldr	r1, [pc, #156]	; 15418 <__printf_chk@plt+0x11874>
   15378:	mvn	r6, #0
   1537c:	ldr	r0, [pc, #152]	; 1541c <__printf_chk@plt+0x11878>
   15380:	add	r1, pc, r1
   15384:	ldr	r2, [sp, #12]
   15388:	add	r0, pc, r0
   1538c:	add	r1, r1, #16
   15390:	bl	1351c <__printf_chk@plt+0xf978>
   15394:	b	15328 <__printf_chk@plt+0x11784>
   15398:	ldr	r1, [pc, #128]	; 15420 <__printf_chk@plt+0x1187c>
   1539c:	mov	r2, r4
   153a0:	ldr	r0, [pc, #124]	; 15424 <__printf_chk@plt+0x11880>
   153a4:	mvn	r6, #0
   153a8:	add	r1, pc, r1
   153ac:	add	r0, pc, r0
   153b0:	add	r1, r1, #16
   153b4:	bl	1351c <__printf_chk@plt+0xf978>
   153b8:	b	15328 <__printf_chk@plt+0x11784>
   153bc:	mov	r3, r0
   153c0:	ldr	r0, [pc, #96]	; 15428 <__printf_chk@plt+0x11884>
   153c4:	mov	r1, r4
   153c8:	mov	r6, r3
   153cc:	add	r0, pc, r0
   153d0:	bl	1351c <__printf_chk@plt+0xf978>
   153d4:	b	15328 <__printf_chk@plt+0x11784>
   153d8:	ldr	r0, [pc, #76]	; 1542c <__printf_chk@plt+0x11888>
   153dc:	mov	r1, r4
   153e0:	mvn	r6, #0
   153e4:	add	r0, pc, r0
   153e8:	bl	1351c <__printf_chk@plt+0xf978>
   153ec:	b	15328 <__printf_chk@plt+0x11784>
   153f0:	mvn	r0, #0
   153f4:	b	15334 <__printf_chk@plt+0x11790>
   153f8:	bl	36f4 <__stack_chk_fail@plt>
   153fc:	andeq	r2, r5, r0, lsr #20
   15400:	muleq	r0, ip, r3
   15404:	muleq	r2, r0, fp
   15408:	andeq	r3, r2, ip, asr #24
   1540c:	andeq	r3, r2, ip, ror #24
   15410:	andeq	r3, r2, r4, ror sl
   15414:	muleq	r2, r8, sl
   15418:	andeq	r3, r2, r0, asr sl
   1541c:	andeq	r3, r2, ip, asr #21
   15420:	andeq	r3, r2, r8, lsr #20
   15424:	andeq	r3, r2, ip, asr #21
   15428:	andeq	r3, r2, r0, lsr #22
   1542c:	andeq	r3, r2, r8, lsr #22
   15430:	ldr	ip, [pc, #304]	; 15568 <__printf_chk@plt+0x119c4>
   15434:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15438:	mov	r5, r1
   1543c:	ldr	r1, [pc, #296]	; 1556c <__printf_chk@plt+0x119c8>
   15440:	add	ip, pc, ip
   15444:	sub	sp, sp, #28
   15448:	mov	r4, r0
   1544c:	ldr	r0, [pc, #284]	; 15570 <__printf_chk@plt+0x119cc>
   15450:	mov	r8, r2
   15454:	ldr	r1, [ip, r1]
   15458:	mov	r2, ip
   1545c:	str	r5, [sp, #12]
   15460:	ldr	r9, [sp, #64]	; 0x40
   15464:	str	r1, [sp, #4]
   15468:	ldr	r1, [r1]
   1546c:	ldr	sl, [sp, #68]	; 0x44
   15470:	str	r1, [sp, #20]
   15474:	ldr	r2, [r2, r0]
   15478:	cmp	r4, r2
   1547c:	movne	r2, #4
   15480:	moveq	r2, #1
   15484:	subs	r6, r3, #0
   15488:	strh	r2, [sp, #16]
   1548c:	addne	fp, sp, #12
   15490:	movne	r7, #0
   15494:	beq	1550c <__printf_chk@plt+0x11968>
   15498:	add	r1, r8, r7
   1549c:	mov	r0, r5
   154a0:	rsb	r2, r7, r6
   154a4:	blx	r4
   154a8:	cmn	r0, #1
   154ac:	mov	r1, r0
   154b0:	beq	154ec <__printf_chk@plt+0x11948>
   154b4:	cmp	r0, #0
   154b8:	bne	15534 <__printf_chk@plt+0x11990>
   154bc:	bl	3a3c <__errno_location@plt>
   154c0:	mov	r3, r7
   154c4:	mov	r2, #32
   154c8:	str	r2, [r0]
   154cc:	ldr	ip, [sp, #4]
   154d0:	mov	r0, r3
   154d4:	ldr	r2, [sp, #20]
   154d8:	ldr	r3, [ip]
   154dc:	cmp	r2, r3
   154e0:	bne	15564 <__printf_chk@plt+0x119c0>
   154e4:	add	sp, sp, #28
   154e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   154ec:	str	r0, [sp]
   154f0:	bl	3a3c <__errno_location@plt>
   154f4:	ldr	r1, [sp]
   154f8:	ldr	r2, [r0]
   154fc:	cmp	r2, #4
   15500:	beq	15524 <__printf_chk@plt+0x11980>
   15504:	cmp	r2, #11
   15508:	beq	15514 <__printf_chk@plt+0x11970>
   1550c:	mov	r3, #0
   15510:	b	154cc <__printf_chk@plt+0x11928>
   15514:	mov	r2, r1
   15518:	mov	r0, fp
   1551c:	mov	r1, #1
   15520:	bl	3544 <poll@plt>
   15524:	cmp	r6, r7
   15528:	bhi	15498 <__printf_chk@plt+0x118f4>
   1552c:	mov	r3, r7
   15530:	b	154cc <__printf_chk@plt+0x11928>
   15534:	cmp	r9, #0
   15538:	add	r7, r7, r0
   1553c:	beq	15524 <__printf_chk@plt+0x11980>
   15540:	mov	r0, sl
   15544:	blx	r9
   15548:	cmn	r0, #1
   1554c:	bne	15524 <__printf_chk@plt+0x11980>
   15550:	bl	3a3c <__errno_location@plt>
   15554:	mov	r2, #4
   15558:	mov	r3, r7
   1555c:	str	r2, [r0]
   15560:	b	154cc <__printf_chk@plt+0x11928>
   15564:	bl	36f4 <__stack_chk_fail@plt>
   15568:	andeq	r2, r5, r0, asr #15
   1556c:	muleq	r0, ip, r3
   15570:			; <UNDEFINED> instruction: 0x000003b8
   15574:	push	{lr}		; (str lr, [sp, #-4]!)
   15578:	sub	sp, sp, #12
   1557c:	mov	ip, #0
   15580:	str	ip, [sp]
   15584:	str	ip, [sp, #4]
   15588:	bl	15430 <__printf_chk@plt+0x1188c>
   1558c:	add	sp, sp, #12
   15590:	pop	{pc}		; (ldr pc, [sp], #4)
   15594:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15598:	mov	r5, r3
   1559c:	ldr	r6, [pc, #544]	; 157c4 <__printf_chk@plt+0x11c20>
   155a0:	sub	sp, sp, #8192	; 0x2000
   155a4:	ldr	r3, [pc, #540]	; 157c8 <__printf_chk@plt+0x11c24>
   155a8:	sub	sp, sp, #36	; 0x24
   155ac:	add	r6, pc, r6
   155b0:	mov	r7, r0
   155b4:	cmp	r5, #1024	; 0x400
   155b8:	add	r0, sp, #8192	; 0x2000
   155bc:	ldr	r3, [r6, r3]
   155c0:	mov	r8, r1
   155c4:	ldr	r9, [r0, #72]	; 0x48
   155c8:	ldr	sl, [r0, #76]	; 0x4c
   155cc:	str	r3, [sp, #4]
   155d0:	ldr	r3, [r3]
   155d4:	str	r3, [r0, #28]
   155d8:	bls	15614 <__printf_chk@plt+0x11a70>
   155dc:	bl	3a3c <__errno_location@plt>
   155e0:	mov	fp, #0
   155e4:	mov	r3, #22
   155e8:	str	r3, [r0]
   155ec:	ldr	r1, [sp, #4]
   155f0:	add	r0, sp, #8192	; 0x2000
   155f4:	ldr	r2, [r0, #28]
   155f8:	mov	r0, fp
   155fc:	ldr	r3, [r1]
   15600:	cmp	r2, r3
   15604:	bne	157c0 <__printf_chk@plt+0x11c1c>
   15608:	add	sp, sp, #8192	; 0x2000
   1560c:	add	sp, sp, #36	; 0x24
   15610:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15614:	add	fp, sp, #32
   15618:	mov	r1, r2
   1561c:	sub	r4, fp, #4
   15620:	lsl	r2, r5, #3
   15624:	mov	r3, #8192	; 0x2000
   15628:	add	r0, sp, #20
   1562c:	str	r0, [sp, #12]
   15630:	mov	r0, r4
   15634:	bl	3178 <__memcpy_chk@plt>
   15638:	ldr	r2, [pc, #396]	; 157cc <__printf_chk@plt+0x11c28>
   1563c:	add	r1, sp, #8192	; 0x2000
   15640:	movw	r3, #57332	; 0xdff4
   15644:	add	r1, r1, #32
   15648:	movt	r3, #65535	; 0xffff
   1564c:	str	r8, [r1, r3]
   15650:	ldr	r3, [r6, r2]
   15654:	cmp	r7, r3
   15658:	movne	r3, #4
   1565c:	moveq	r3, #1
   15660:	cmp	r5, #0
   15664:	strh	r3, [sp, #24]
   15668:	beq	156d0 <__printf_chk@plt+0x11b2c>
   1566c:	ldr	r3, [fp]
   15670:	cmp	r3, #0
   15674:	beq	156d0 <__printf_chk@plt+0x11b2c>
   15678:	mov	r3, #0
   1567c:	str	r3, [sp, #8]
   15680:	mov	r0, r8
   15684:	mov	r1, r4
   15688:	mov	r2, r5
   1568c:	blx	r7
   15690:	cmn	r0, #1
   15694:	mov	fp, r0
   15698:	beq	156b8 <__printf_chk@plt+0x11b14>
   1569c:	cmp	r0, #0
   156a0:	bne	15704 <__printf_chk@plt+0x11b60>
   156a4:	bl	3a3c <__errno_location@plt>
   156a8:	ldr	fp, [sp, #8]
   156ac:	mov	r3, #32
   156b0:	str	r3, [r0]
   156b4:	b	155ec <__printf_chk@plt+0x11a48>
   156b8:	bl	3a3c <__errno_location@plt>
   156bc:	ldr	r3, [r0]
   156c0:	cmp	r3, #4
   156c4:	beq	156e8 <__printf_chk@plt+0x11b44>
   156c8:	cmp	r3, #11
   156cc:	beq	156d8 <__printf_chk@plt+0x11b34>
   156d0:	mov	fp, #0
   156d4:	b	155ec <__printf_chk@plt+0x11a48>
   156d8:	mov	r2, fp
   156dc:	add	r0, sp, #20
   156e0:	mov	r1, #1
   156e4:	bl	3544 <poll@plt>
   156e8:	cmp	r5, #0
   156ec:	beq	156fc <__printf_chk@plt+0x11b58>
   156f0:	ldr	r3, [r4, #4]
   156f4:	cmp	r3, #0
   156f8:	bne	15680 <__printf_chk@plt+0x11adc>
   156fc:	ldr	fp, [sp, #8]
   15700:	b	155ec <__printf_chk@plt+0x11a48>
   15704:	ldr	r3, [sp, #8]
   15708:	mov	r6, r0
   1570c:	add	r3, r3, r0
   15710:	str	r3, [sp, #8]
   15714:	ldr	r3, [r4, #4]
   15718:	cmp	r3, r6
   1571c:	bhi	15758 <__printf_chk@plt+0x11bb4>
   15720:	mov	r0, r5
   15724:	mvn	r1, #0
   15728:	rsb	r6, r3, r6
   1572c:	bl	368a4 <__printf_chk@plt+0x32d00>
   15730:	add	r4, r4, #8
   15734:	subs	r5, r0, #0
   15738:	bne	15714 <__printf_chk@plt+0x11b70>
   1573c:	cmp	r6, #0
   15740:	beq	15790 <__printf_chk@plt+0x11bec>
   15744:	bl	3a3c <__errno_location@plt>
   15748:	mov	fp, #0
   1574c:	mov	r3, #14
   15750:	str	r3, [r0]
   15754:	b	155ec <__printf_chk@plt+0x11a48>
   15758:	cmp	r6, #0
   1575c:	beq	15788 <__printf_chk@plt+0x11be4>
   15760:	cmp	r5, #0
   15764:	beq	15744 <__printf_chk@plt+0x11ba0>
   15768:	cmp	r6, r3
   1576c:	bhi	15744 <__printf_chk@plt+0x11ba0>
   15770:	ldr	r2, [r4]
   15774:	rsb	r3, r6, r3
   15778:	str	r3, [r4, #4]
   1577c:	add	r6, r2, r6
   15780:	str	r6, [r4]
   15784:	b	15790 <__printf_chk@plt+0x11bec>
   15788:	cmp	r5, #0
   1578c:	bne	15770 <__printf_chk@plt+0x11bcc>
   15790:	cmp	r9, #0
   15794:	beq	156e8 <__printf_chk@plt+0x11b44>
   15798:	mov	r1, fp
   1579c:	mov	r0, sl
   157a0:	blx	r9
   157a4:	cmn	r0, #1
   157a8:	bne	156e8 <__printf_chk@plt+0x11b44>
   157ac:	bl	3a3c <__errno_location@plt>
   157b0:	ldr	fp, [sp, #8]
   157b4:	mov	r3, #4
   157b8:	str	r3, [r0]
   157bc:	b	155ec <__printf_chk@plt+0x11a48>
   157c0:	bl	36f4 <__stack_chk_fail@plt>
   157c4:	andeq	r2, r5, r4, asr r6
   157c8:	muleq	r0, ip, r3
   157cc:			; <UNDEFINED> instruction: 0x000003b4
   157d0:	push	{lr}		; (str lr, [sp, #-4]!)
   157d4:	sub	sp, sp, #12
   157d8:	mov	ip, #0
   157dc:	str	ip, [sp]
   157e0:	str	ip, [sp, #4]
   157e4:	bl	15594 <__printf_chk@plt+0x119f0>
   157e8:	add	sp, sp, #12
   157ec:	pop	{pc}		; (ldr pc, [sp], #4)
   157f0:	push	{r4, r5, r6, r7, r8, lr}
   157f4:	sub	sp, sp, #8
   157f8:	mov	r5, r0
   157fc:	bl	38e0 <geteuid@plt>
   15800:	ldr	r4, [pc, #692]	; 15abc <__printf_chk@plt+0x11f18>
   15804:	add	r4, pc, r4
   15808:	mov	r6, r0
   1580c:	str	r0, [r4]
   15810:	bl	3340 <getegid@plt>
   15814:	mov	r3, r6
   15818:	ldr	r1, [r5, #8]
   1581c:	ldr	r2, [r5, #12]
   15820:	mov	ip, r0
   15824:	ldr	r0, [pc, #660]	; 15ac0 <__printf_chk@plt+0x11f1c>
   15828:	str	ip, [sp]
   1582c:	add	r0, pc, r0
   15830:	str	ip, [r4, #4]
   15834:	bl	136a0 <__printf_chk@plt+0xfafc>
   15838:	ldr	r0, [r4]
   1583c:	cmp	r0, #0
   15840:	movne	r3, #0
   15844:	strne	r3, [r4, #8]
   15848:	beq	15854 <__printf_chk@plt+0x11cb0>
   1584c:	add	sp, sp, #8
   15850:	pop	{r4, r5, r6, r7, r8, pc}
   15854:	mov	r1, r0
   15858:	mov	r3, #1
   1585c:	str	r3, [r4, #8]
   15860:	str	r3, [r4, #12]
   15864:	bl	34b4 <getgroups@plt>
   15868:	ldr	r7, [pc, #596]	; 15ac4 <__printf_chk@plt+0x11f20>
   1586c:	add	r7, pc, r7
   15870:	cmp	r0, #0
   15874:	mov	r6, r0
   15878:	str	r0, [r7]
   1587c:	blt	159e8 <__printf_chk@plt+0x11e44>
   15880:	beq	159bc <__printf_chk@plt+0x11e18>
   15884:	mov	r1, r0
   15888:	mov	r2, #4
   1588c:	ldr	r0, [r4, #16]
   15890:	bl	1482c <__printf_chk@plt+0x10c88>
   15894:	mov	r3, r0
   15898:	mov	r1, r0
   1589c:	ldr	r0, [r7]
   158a0:	str	r3, [r4, #16]
   158a4:	bl	34b4 <getgroups@plt>
   158a8:	cmp	r0, #0
   158ac:	blt	15a84 <__printf_chk@plt+0x11ee0>
   158b0:	ldr	r3, [pc, #528]	; 15ac8 <__printf_chk@plt+0x11f24>
   158b4:	add	r3, pc, r3
   158b8:	ldr	r4, [r3, #4]
   158bc:	cmn	r4, #1
   158c0:	beq	158e0 <__printf_chk@plt+0x11d3c>
   158c4:	ldr	r3, [pc, #512]	; 15acc <__printf_chk@plt+0x11f28>
   158c8:	ldr	r1, [r5, #8]
   158cc:	add	r3, pc, r3
   158d0:	ldr	r2, [r3, #20]
   158d4:	cmp	r1, r2
   158d8:	ldreq	r1, [r3, #24]
   158dc:	beq	15968 <__printf_chk@plt+0x11dc4>
   158e0:	ldr	r0, [r5]
   158e4:	ldr	r1, [r5, #12]
   158e8:	bl	3358 <initgroups@plt>
   158ec:	cmp	r0, #0
   158f0:	blt	15a44 <__printf_chk@plt+0x11ea0>
   158f4:	mov	r0, #0
   158f8:	ldr	r7, [pc, #464]	; 15ad0 <__printf_chk@plt+0x11f2c>
   158fc:	mov	r1, r0
   15900:	bl	34b4 <getgroups@plt>
   15904:	add	r7, pc, r7
   15908:	cmp	r0, #0
   1590c:	mov	r4, r0
   15910:	str	r0, [r7, #4]
   15914:	blt	15aa0 <__printf_chk@plt+0x11efc>
   15918:	beq	159cc <__printf_chk@plt+0x11e28>
   1591c:	ldr	r8, [pc, #432]	; 15ad4 <__printf_chk@plt+0x11f30>
   15920:	mov	r1, r0
   15924:	mov	r2, #4
   15928:	add	r8, pc, r8
   1592c:	ldr	r0, [r8, #24]
   15930:	bl	1482c <__printf_chk@plt+0x10c88>
   15934:	ldr	r4, [r7, #4]
   15938:	mov	r1, r0
   1593c:	mov	r6, r0
   15940:	str	r0, [r8, #24]
   15944:	mov	r0, r4
   15948:	bl	34b4 <getgroups@plt>
   1594c:	cmp	r0, #0
   15950:	movge	r1, r6
   15954:	blt	15a68 <__printf_chk@plt+0x11ec4>
   15958:	ldr	r3, [pc, #376]	; 15ad8 <__printf_chk@plt+0x11f34>
   1595c:	ldr	r2, [r5, #8]
   15960:	add	r3, pc, r3
   15964:	str	r2, [r3, #20]
   15968:	mov	r0, r4
   1596c:	bl	36c4 <setgroups@plt>
   15970:	cmp	r0, #0
   15974:	blt	15a28 <__printf_chk@plt+0x11e84>
   15978:	ldr	r0, [r5, #12]
   1597c:	bl	319c <setegid@plt>
   15980:	cmp	r0, #0
   15984:	blt	15a04 <__printf_chk@plt+0x11e60>
   15988:	ldr	r0, [r5, #8]
   1598c:	bl	3130 <seteuid@plt>
   15990:	cmn	r0, #1
   15994:	bne	1584c <__printf_chk@plt+0x11ca8>
   15998:	bl	3a3c <__errno_location@plt>
   1599c:	ldr	r4, [r5, #8]
   159a0:	ldr	r0, [r0]
   159a4:	bl	334c <strerror@plt>
   159a8:	mov	r1, r4
   159ac:	mov	r2, r0
   159b0:	ldr	r0, [pc, #292]	; 15adc <__printf_chk@plt+0x11f38>
   159b4:	add	r0, pc, r0
   159b8:	bl	12c64 <__printf_chk@plt+0xf0c0>
   159bc:	ldr	r0, [r4, #16]
   159c0:	bl	3244 <free@plt>
   159c4:	str	r6, [r4, #16]
   159c8:	b	158b0 <__printf_chk@plt+0x11d0c>
   159cc:	ldr	r6, [pc, #268]	; 15ae0 <__printf_chk@plt+0x11f3c>
   159d0:	add	r6, pc, r6
   159d4:	ldr	r0, [r6, #24]
   159d8:	bl	3244 <free@plt>
   159dc:	str	r4, [r6, #24]
   159e0:	mov	r1, r4
   159e4:	b	15958 <__printf_chk@plt+0x11db4>
   159e8:	bl	3a3c <__errno_location@plt>
   159ec:	ldr	r0, [r0]
   159f0:	bl	334c <strerror@plt>
   159f4:	mov	r1, r0
   159f8:	ldr	r0, [pc, #228]	; 15ae4 <__printf_chk@plt+0x11f40>
   159fc:	add	r0, pc, r0
   15a00:	bl	12c64 <__printf_chk@plt+0xf0c0>
   15a04:	bl	3a3c <__errno_location@plt>
   15a08:	ldr	r4, [r5, #12]
   15a0c:	ldr	r0, [r0]
   15a10:	bl	334c <strerror@plt>
   15a14:	mov	r1, r4
   15a18:	mov	r2, r0
   15a1c:	ldr	r0, [pc, #196]	; 15ae8 <__printf_chk@plt+0x11f44>
   15a20:	add	r0, pc, r0
   15a24:	bl	12c64 <__printf_chk@plt+0xf0c0>
   15a28:	bl	3a3c <__errno_location@plt>
   15a2c:	ldr	r0, [r0]
   15a30:	bl	334c <strerror@plt>
   15a34:	mov	r1, r0
   15a38:	ldr	r0, [pc, #172]	; 15aec <__printf_chk@plt+0x11f48>
   15a3c:	add	r0, pc, r0
   15a40:	bl	12c64 <__printf_chk@plt+0xf0c0>
   15a44:	bl	3a3c <__errno_location@plt>
   15a48:	ldr	r4, [r5]
   15a4c:	ldr	r0, [r0]
   15a50:	bl	334c <strerror@plt>
   15a54:	mov	r1, r4
   15a58:	mov	r2, r0
   15a5c:	ldr	r0, [pc, #140]	; 15af0 <__printf_chk@plt+0x11f4c>
   15a60:	add	r0, pc, r0
   15a64:	bl	12c64 <__printf_chk@plt+0xf0c0>
   15a68:	bl	3a3c <__errno_location@plt>
   15a6c:	ldr	r0, [r0]
   15a70:	bl	334c <strerror@plt>
   15a74:	mov	r1, r0
   15a78:	ldr	r0, [pc, #116]	; 15af4 <__printf_chk@plt+0x11f50>
   15a7c:	add	r0, pc, r0
   15a80:	bl	12c64 <__printf_chk@plt+0xf0c0>
   15a84:	bl	3a3c <__errno_location@plt>
   15a88:	ldr	r0, [r0]
   15a8c:	bl	334c <strerror@plt>
   15a90:	mov	r1, r0
   15a94:	ldr	r0, [pc, #92]	; 15af8 <__printf_chk@plt+0x11f54>
   15a98:	add	r0, pc, r0
   15a9c:	bl	12c64 <__printf_chk@plt+0xf0c0>
   15aa0:	bl	3a3c <__errno_location@plt>
   15aa4:	ldr	r0, [r0]
   15aa8:	bl	334c <strerror@plt>
   15aac:	mov	r1, r0
   15ab0:	ldr	r0, [pc, #68]	; 15afc <__printf_chk@plt+0x11f58>
   15ab4:	add	r0, pc, r0
   15ab8:	bl	12c64 <__printf_chk@plt+0xf0c0>
   15abc:	ldrdeq	r2, [r5], -ip
   15ac0:	andeq	r3, r2, ip, lsr r7
   15ac4:	andeq	r2, r5, r4, lsr #15
   15ac8:	andeq	r2, r5, ip, asr r7
   15acc:	andeq	r2, r5, r4, lsl r8
   15ad0:	andeq	r2, r5, ip, lsl #14
   15ad4:			; <UNDEFINED> instruction: 0x000527b8
   15ad8:	andeq	r2, r5, r0, lsl #15
   15adc:	andeq	r3, r2, r0, lsr r6
   15ae0:	andeq	r2, r5, r0, lsl r7
   15ae4:	muleq	r2, r4, r5
   15ae8:			; <UNDEFINED> instruction: 0x000235b0
   15aec:	andeq	r3, r2, r0, lsl #11
   15af0:	andeq	r3, r2, r4, asr #10
   15af4:	andeq	r3, r2, r4, lsl r5
   15af8:	strdeq	r3, [r2], -r8
   15afc:	ldrdeq	r3, [r2], -ip
   15b00:	push	{r4, r5, lr}
   15b04:	sub	sp, sp, #12
   15b08:	mov	r4, r0
   15b0c:	bl	382c <getuid@plt>
   15b10:	mov	r1, r4
   15b14:	mov	r5, r0
   15b18:	ldr	r0, [pc, #196]	; 15be4 <__printf_chk@plt+0x12040>
   15b1c:	add	r0, pc, r0
   15b20:	bl	136a0 <__printf_chk@plt+0xfafc>
   15b24:	mov	r0, r4
   15b28:	mov	r1, r4
   15b2c:	mov	r2, r4
   15b30:	bl	361c <setresuid@plt>
   15b34:	cmp	r0, #0
   15b38:	blt	15bc4 <__printf_chk@plt+0x12020>
   15b3c:	cmp	r5, r4
   15b40:	beq	15b64 <__printf_chk@plt+0x11fc0>
   15b44:	mov	r0, r5
   15b48:	bl	3808 <setuid@plt>
   15b4c:	cmn	r0, #1
   15b50:	bne	15bb0 <__printf_chk@plt+0x1200c>
   15b54:	mov	r0, r5
   15b58:	bl	3130 <seteuid@plt>
   15b5c:	cmn	r0, #1
   15b60:	bne	15bb0 <__printf_chk@plt+0x1200c>
   15b64:	bl	382c <getuid@plt>
   15b68:	cmp	r0, r4
   15b6c:	bne	15b84 <__printf_chk@plt+0x11fe0>
   15b70:	bl	38e0 <geteuid@plt>
   15b74:	cmp	r4, r0
   15b78:	bne	15b84 <__printf_chk@plt+0x11fe0>
   15b7c:	add	sp, sp, #12
   15b80:	pop	{r4, r5, pc}
   15b84:	bl	382c <getuid@plt>
   15b88:	mov	r5, r0
   15b8c:	bl	38e0 <geteuid@plt>
   15b90:	ldr	r1, [pc, #80]	; 15be8 <__printf_chk@plt+0x12044>
   15b94:	mov	r2, r5
   15b98:	str	r4, [sp]
   15b9c:	add	r1, pc, r1
   15ba0:	mov	r3, r0
   15ba4:	ldr	r0, [pc, #64]	; 15bec <__printf_chk@plt+0x12048>
   15ba8:	add	r0, pc, r0
   15bac:	bl	12c64 <__printf_chk@plt+0xf0c0>
   15bb0:	ldr	r0, [pc, #56]	; 15bf0 <__printf_chk@plt+0x1204c>
   15bb4:	ldr	r1, [pc, #56]	; 15bf4 <__printf_chk@plt+0x12050>
   15bb8:	add	r0, pc, r0
   15bbc:	add	r1, pc, r1
   15bc0:	bl	12c64 <__printf_chk@plt+0xf0c0>
   15bc4:	bl	3a3c <__errno_location@plt>
   15bc8:	ldr	r0, [r0]
   15bcc:	bl	334c <strerror@plt>
   15bd0:	mov	r1, r4
   15bd4:	mov	r2, r0
   15bd8:	ldr	r0, [pc, #24]	; 15bf8 <__printf_chk@plt+0x12054>
   15bdc:	add	r0, pc, r0
   15be0:	bl	12c64 <__printf_chk@plt+0xf0c0>
   15be4:	ldrdeq	r3, [r2], -ip
   15be8:	andeq	r3, r2, r0, lsr #7
   15bec:	andeq	r3, r2, r8, lsr #9
   15bf0:	andeq	r3, r2, r4, ror r4
   15bf4:	andeq	r3, r2, r0, lsl #7
   15bf8:	andeq	r3, r2, r8, lsr r4
   15bfc:	push	{r3, r4, r5, lr}
   15c00:	ldr	r4, [pc, #236]	; 15cf4 <__printf_chk@plt+0x12150>
   15c04:	add	r4, pc, r4
   15c08:	ldr	r3, [r4, #8]
   15c0c:	cmp	r3, #0
   15c10:	beq	15c98 <__printf_chk@plt+0x120f4>
   15c14:	ldr	r3, [r4, #12]
   15c18:	cmp	r3, #0
   15c1c:	beq	15ca8 <__printf_chk@plt+0x12104>
   15c20:	ldr	r0, [pc, #208]	; 15cf8 <__printf_chk@plt+0x12154>
   15c24:	ldm	r4, {r1, r2}
   15c28:	add	r0, pc, r0
   15c2c:	bl	136a0 <__printf_chk@plt+0xfafc>
   15c30:	ldr	r5, [r4]
   15c34:	mov	r0, r5
   15c38:	bl	3130 <seteuid@plt>
   15c3c:	cmp	r0, #0
   15c40:	blt	15cd4 <__printf_chk@plt+0x12130>
   15c44:	ldr	r5, [r4, #4]
   15c48:	mov	r0, r5
   15c4c:	bl	319c <setegid@plt>
   15c50:	cmp	r0, #0
   15c54:	blt	15cb4 <__printf_chk@plt+0x12110>
   15c58:	ldr	r3, [pc, #156]	; 15cfc <__printf_chk@plt+0x12158>
   15c5c:	ldr	r1, [r4, #16]
   15c60:	add	r3, pc, r3
   15c64:	ldr	r0, [r3]
   15c68:	bl	36c4 <setgroups@plt>
   15c6c:	cmp	r0, #0
   15c70:	movge	r3, #0
   15c74:	strge	r3, [r4, #12]
   15c78:	popge	{r3, r4, r5, pc}
   15c7c:	bl	3a3c <__errno_location@plt>
   15c80:	ldr	r0, [r0]
   15c84:	bl	334c <strerror@plt>
   15c88:	mov	r1, r0
   15c8c:	ldr	r0, [pc, #108]	; 15d00 <__printf_chk@plt+0x1215c>
   15c90:	add	r0, pc, r0
   15c94:	bl	12c64 <__printf_chk@plt+0xf0c0>
   15c98:	ldr	r0, [pc, #100]	; 15d04 <__printf_chk@plt+0x12160>
   15c9c:	pop	{r3, r4, r5, lr}
   15ca0:	add	r0, pc, r0
   15ca4:	b	136a0 <__printf_chk@plt+0xfafc>
   15ca8:	ldr	r0, [pc, #88]	; 15d08 <__printf_chk@plt+0x12164>
   15cac:	add	r0, pc, r0
   15cb0:	bl	12c64 <__printf_chk@plt+0xf0c0>
   15cb4:	bl	3a3c <__errno_location@plt>
   15cb8:	ldr	r0, [r0]
   15cbc:	bl	334c <strerror@plt>
   15cc0:	mov	r1, r5
   15cc4:	mov	r2, r0
   15cc8:	ldr	r0, [pc, #60]	; 15d0c <__printf_chk@plt+0x12168>
   15ccc:	add	r0, pc, r0
   15cd0:	bl	12c64 <__printf_chk@plt+0xf0c0>
   15cd4:	bl	3a3c <__errno_location@plt>
   15cd8:	ldr	r0, [r0]
   15cdc:	bl	334c <strerror@plt>
   15ce0:	mov	r1, r5
   15ce4:	mov	r2, r0
   15ce8:	ldr	r0, [pc, #32]	; 15d10 <__printf_chk@plt+0x1216c>
   15cec:	add	r0, pc, r0
   15cf0:	bl	12c64 <__printf_chk@plt+0xf0c0>
   15cf4:	ldrdeq	r2, [r5], -ip
   15cf8:	andeq	r3, r2, r8, lsr #9
   15cfc:			; <UNDEFINED> instruction: 0x000523b0
   15d00:	andeq	r3, r2, ip, lsr #6
   15d04:	andeq	r3, r2, r4, ror #7
   15d08:	strdeq	r3, [r2], -r4
   15d0c:	andeq	r3, r2, r4, lsl #6
   15d10:	strdeq	r3, [r2], -r8
   15d14:	push	{r4, r5, r6, lr}
   15d18:	sub	sp, sp, #8
   15d1c:	mov	r4, r0
   15d20:	bl	382c <getuid@plt>
   15d24:	mov	r5, r0
   15d28:	bl	38ec <getgid@plt>
   15d2c:	cmp	r4, #0
   15d30:	mov	r6, r0
   15d34:	beq	15ee0 <__printf_chk@plt+0x1233c>
   15d38:	ldr	r3, [pc, #500]	; 15f34 <__printf_chk@plt+0x12390>
   15d3c:	add	r3, pc, r3
   15d40:	ldr	r3, [r3, #12]
   15d44:	cmp	r3, #0
   15d48:	bne	15ed4 <__printf_chk@plt+0x12330>
   15d4c:	ldr	r0, [pc, #484]	; 15f38 <__printf_chk@plt+0x12394>
   15d50:	ldr	r1, [r4, #8]
   15d54:	add	r0, pc, r0
   15d58:	ldr	r2, [r4, #12]
   15d5c:	bl	136a0 <__printf_chk@plt+0xfafc>
   15d60:	ldr	r0, [r4, #12]
   15d64:	mov	r1, r0
   15d68:	mov	r2, r0
   15d6c:	bl	31d8 <setresgid@plt>
   15d70:	cmp	r0, #0
   15d74:	blt	15f10 <__printf_chk@plt+0x1236c>
   15d78:	ldr	r0, [r4, #8]
   15d7c:	mov	r1, r0
   15d80:	mov	r2, r0
   15d84:	bl	361c <setresuid@plt>
   15d88:	cmp	r0, #0
   15d8c:	blt	15eec <__printf_chk@plt+0x12348>
   15d90:	ldr	r3, [r4, #12]
   15d94:	cmp	r3, r6
   15d98:	beq	15da8 <__printf_chk@plt+0x12204>
   15d9c:	ldr	r3, [r4, #8]
   15da0:	cmp	r3, #0
   15da4:	bne	15e1c <__printf_chk@plt+0x12278>
   15da8:	bl	38ec <getgid@plt>
   15dac:	ldr	r3, [r4, #12]
   15db0:	cmp	r0, r3
   15db4:	bne	15e88 <__printf_chk@plt+0x122e4>
   15db8:	bl	3340 <getegid@plt>
   15dbc:	ldr	r3, [r4, #12]
   15dc0:	cmp	r0, r3
   15dc4:	bne	15e88 <__printf_chk@plt+0x122e4>
   15dc8:	ldr	r3, [r4, #8]
   15dcc:	cmp	r3, r5
   15dd0:	beq	15df4 <__printf_chk@plt+0x12250>
   15dd4:	mov	r0, r5
   15dd8:	bl	3808 <setuid@plt>
   15ddc:	cmn	r0, #1
   15de0:	bne	15ebc <__printf_chk@plt+0x12318>
   15de4:	mov	r0, r5
   15de8:	bl	3130 <seteuid@plt>
   15dec:	cmn	r0, #1
   15df0:	bne	15ebc <__printf_chk@plt+0x12318>
   15df4:	bl	382c <getuid@plt>
   15df8:	ldr	r3, [r4, #8]
   15dfc:	cmp	r0, r3
   15e00:	bne	15e54 <__printf_chk@plt+0x122b0>
   15e04:	bl	38e0 <geteuid@plt>
   15e08:	ldr	r3, [r4, #8]
   15e0c:	cmp	r0, r3
   15e10:	bne	15e54 <__printf_chk@plt+0x122b0>
   15e14:	add	sp, sp, #8
   15e18:	pop	{r4, r5, r6, pc}
   15e1c:	mov	r0, r6
   15e20:	bl	36dc <setgid@plt>
   15e24:	cmn	r0, #1
   15e28:	bne	15e3c <__printf_chk@plt+0x12298>
   15e2c:	mov	r0, r6
   15e30:	bl	319c <setegid@plt>
   15e34:	cmn	r0, #1
   15e38:	beq	15da8 <__printf_chk@plt+0x12204>
   15e3c:	ldr	r1, [pc, #248]	; 15f3c <__printf_chk@plt+0x12398>
   15e40:	ldr	r0, [pc, #248]	; 15f40 <__printf_chk@plt+0x1239c>
   15e44:	add	r1, pc, r1
   15e48:	add	r0, pc, r0
   15e4c:	add	r1, r1, #24
   15e50:	bl	12c64 <__printf_chk@plt+0xf0c0>
   15e54:	bl	382c <getuid@plt>
   15e58:	mov	r5, r0
   15e5c:	bl	38e0 <geteuid@plt>
   15e60:	ldr	ip, [r4, #8]
   15e64:	mov	r2, r5
   15e68:	ldr	r1, [pc, #212]	; 15f44 <__printf_chk@plt+0x123a0>
   15e6c:	add	r1, pc, r1
   15e70:	str	ip, [sp]
   15e74:	add	r1, r1, #24
   15e78:	mov	r3, r0
   15e7c:	ldr	r0, [pc, #196]	; 15f48 <__printf_chk@plt+0x123a4>
   15e80:	add	r0, pc, r0
   15e84:	bl	12c64 <__printf_chk@plt+0xf0c0>
   15e88:	bl	38ec <getgid@plt>
   15e8c:	mov	r5, r0
   15e90:	bl	3340 <getegid@plt>
   15e94:	ldr	ip, [r4, #12]
   15e98:	mov	r2, r5
   15e9c:	ldr	r1, [pc, #168]	; 15f4c <__printf_chk@plt+0x123a8>
   15ea0:	add	r1, pc, r1
   15ea4:	str	ip, [sp]
   15ea8:	add	r1, r1, #24
   15eac:	mov	r3, r0
   15eb0:	ldr	r0, [pc, #152]	; 15f50 <__printf_chk@plt+0x123ac>
   15eb4:	add	r0, pc, r0
   15eb8:	bl	12c64 <__printf_chk@plt+0xf0c0>
   15ebc:	ldr	r1, [pc, #144]	; 15f54 <__printf_chk@plt+0x123b0>
   15ec0:	ldr	r0, [pc, #144]	; 15f58 <__printf_chk@plt+0x123b4>
   15ec4:	add	r1, pc, r1
   15ec8:	add	r0, pc, r0
   15ecc:	add	r1, r1, #24
   15ed0:	bl	12c64 <__printf_chk@plt+0xf0c0>
   15ed4:	ldr	r0, [pc, #128]	; 15f5c <__printf_chk@plt+0x123b8>
   15ed8:	add	r0, pc, r0
   15edc:	bl	12c64 <__printf_chk@plt+0xf0c0>
   15ee0:	ldr	r0, [pc, #120]	; 15f60 <__printf_chk@plt+0x123bc>
   15ee4:	add	r0, pc, r0
   15ee8:	bl	12c64 <__printf_chk@plt+0xf0c0>
   15eec:	bl	3a3c <__errno_location@plt>
   15ef0:	ldr	r4, [r4, #8]
   15ef4:	ldr	r0, [r0]
   15ef8:	bl	334c <strerror@plt>
   15efc:	mov	r1, r4
   15f00:	mov	r2, r0
   15f04:	ldr	r0, [pc, #88]	; 15f64 <__printf_chk@plt+0x123c0>
   15f08:	add	r0, pc, r0
   15f0c:	bl	12c64 <__printf_chk@plt+0xf0c0>
   15f10:	bl	3a3c <__errno_location@plt>
   15f14:	ldr	r4, [r4, #12]
   15f18:	ldr	r0, [r0]
   15f1c:	bl	334c <strerror@plt>
   15f20:	mov	r1, r4
   15f24:	mov	r2, r0
   15f28:	ldr	r0, [pc, #56]	; 15f68 <__printf_chk@plt+0x123c4>
   15f2c:	add	r0, pc, r0
   15f30:	bl	12c64 <__printf_chk@plt+0xf0c0>
   15f34:	andeq	r2, r5, r4, lsr #7
   15f38:	andeq	r3, r2, r8, ror #7
   15f3c:	strdeq	r3, [r2], -r8
   15f40:	andeq	r3, r2, r8, lsr #6
   15f44:	ldrdeq	r3, [r2], -r0
   15f48:	ldrdeq	r3, [r2], -r0
   15f4c:	muleq	r2, ip, r0
   15f50:	andeq	r3, r2, r0, ror #5
   15f54:	andeq	r3, r2, r8, ror r0
   15f58:	andeq	r3, r2, r4, ror #2
   15f5c:	andeq	r3, r2, r0, lsr r2
   15f60:	andeq	r3, r2, r0, lsl #4
   15f64:	andeq	r3, r2, ip, lsl #2
   15f68:	andeq	r3, r2, ip, lsr #4
   15f6c:	andeq	r0, r0, r0
   15f70:	push	{r3, lr}
   15f74:	rsbs	r3, r0, #1
   15f78:	movcc	r3, #0
   15f7c:	cmp	r1, #0
   15f80:	moveq	r3, #0
   15f84:	cmp	r3, #0
   15f88:	bne	15fc8 <__printf_chk@plt+0x12424>
   15f8c:	adds	ip, r0, #0
   15f90:	movne	ip, #1
   15f94:	cmp	r1, #0
   15f98:	movne	r2, #0
   15f9c:	andeq	r2, ip, #1
   15fa0:	cmp	r2, #0
   15fa4:	bne	15fc0 <__printf_chk@plt+0x1241c>
   15fa8:	cmp	ip, #0
   15fac:	beq	15fd0 <__printf_chk@plt+0x1242c>
   15fb0:	bl	3a00 <strcmp@plt>
   15fb4:	rsbs	r0, r0, #1
   15fb8:	movcc	r0, #0
   15fbc:	pop	{r3, pc}
   15fc0:	mov	r0, r3
   15fc4:	pop	{r3, pc}
   15fc8:	mov	r0, #0
   15fcc:	pop	{r3, pc}
   15fd0:	mov	r0, #1
   15fd4:	pop	{r3, pc}
   15fd8:	ldrb	r3, [r0]
   15fdc:	cmp	r3, #0
   15fe0:	bxeq	lr
   15fe4:	cmp	r3, #10
   15fe8:	cmpne	r3, #13
   15fec:	addne	r2, r0, #1
   15ff0:	bne	16004 <__printf_chk@plt+0x12460>
   15ff4:	b	16018 <__printf_chk@plt+0x12474>
   15ff8:	cmp	r3, #10
   15ffc:	cmpne	r3, #13
   16000:	beq	1601c <__printf_chk@plt+0x12478>
   16004:	mov	r1, r2
   16008:	ldrb	r3, [r2], #1
   1600c:	cmp	r3, #0
   16010:	bne	15ff8 <__printf_chk@plt+0x12454>
   16014:	bx	lr
   16018:	mov	r1, r0
   1601c:	mov	r3, #0
   16020:	strb	r3, [r1]
   16024:	bx	lr
   16028:	push	{r4, r5, r6, lr}
   1602c:	mov	r1, #3
   16030:	mov	r5, r0
   16034:	bl	349c <fcntl@plt>
   16038:	subs	r4, r0, #0
   1603c:	blt	16098 <__printf_chk@plt+0x124f4>
   16040:	ands	r6, r4, #2048	; 0x800
   16044:	bne	1607c <__printf_chk@plt+0x124d8>
   16048:	ldr	r0, [pc, #152]	; 160e8 <__printf_chk@plt+0x12544>
   1604c:	mov	r1, r5
   16050:	add	r0, pc, r0
   16054:	bl	13708 <__printf_chk@plt+0xfb64>
   16058:	orr	r2, r4, #2048	; 0x800
   1605c:	mov	r0, r5
   16060:	mov	r1, #4
   16064:	bl	349c <fcntl@plt>
   16068:	cmn	r0, #1
   1606c:	mov	r4, r0
   16070:	beq	160c0 <__printf_chk@plt+0x1251c>
   16074:	mov	r0, r6
   16078:	pop	{r4, r5, r6, pc}
   1607c:	ldr	r0, [pc, #104]	; 160ec <__printf_chk@plt+0x12548>
   16080:	mov	r1, r5
   16084:	mov	r6, #0
   16088:	add	r0, pc, r0
   1608c:	bl	13770 <__printf_chk@plt+0xfbcc>
   16090:	mov	r0, r6
   16094:	pop	{r4, r5, r6, pc}
   16098:	bl	3a3c <__errno_location@plt>
   1609c:	mvn	r6, #0
   160a0:	ldr	r0, [r0]
   160a4:	bl	334c <strerror@plt>
   160a8:	mov	r1, r5
   160ac:	mov	r2, r0
   160b0:	ldr	r0, [pc, #56]	; 160f0 <__printf_chk@plt+0x1254c>
   160b4:	add	r0, pc, r0
   160b8:	bl	1351c <__printf_chk@plt+0xf978>
   160bc:	b	16074 <__printf_chk@plt+0x124d0>
   160c0:	bl	3a3c <__errno_location@plt>
   160c4:	mov	r6, r4
   160c8:	ldr	r0, [r0]
   160cc:	bl	334c <strerror@plt>
   160d0:	mov	r1, r5
   160d4:	mov	r2, r0
   160d8:	ldr	r0, [pc, #20]	; 160f4 <__printf_chk@plt+0x12550>
   160dc:	add	r0, pc, r0
   160e0:	bl	136a0 <__printf_chk@plt+0xfafc>
   160e4:	b	16074 <__printf_chk@plt+0x124d0>
   160e8:	strdeq	r3, [r2], -r8
   160ec:	andeq	r3, r2, ip, lsr #3
   160f0:	andeq	r3, r2, r8, ror #2
   160f4:	andeq	r3, r2, r8, lsl #3
   160f8:	push	{r4, r5, r6, lr}
   160fc:	mov	r1, #3
   16100:	mov	r6, r0
   16104:	bl	349c <fcntl@plt>
   16108:	subs	r5, r0, #0
   1610c:	blt	16168 <__printf_chk@plt+0x125c4>
   16110:	ands	r4, r5, #2048	; 0x800
   16114:	beq	16150 <__printf_chk@plt+0x125ac>
   16118:	ldr	r0, [pc, #148]	; 161b4 <__printf_chk@plt+0x12610>
   1611c:	mov	r1, r6
   16120:	add	r0, pc, r0
   16124:	bl	136a0 <__printf_chk@plt+0xfafc>
   16128:	mov	r0, r6
   1612c:	bic	r2, r5, #2048	; 0x800
   16130:	mov	r1, #4
   16134:	bl	349c <fcntl@plt>
   16138:	cmn	r0, #1
   1613c:	mov	r4, r0
   16140:	movne	r4, #0
   16144:	beq	16190 <__printf_chk@plt+0x125ec>
   16148:	mov	r0, r4
   1614c:	pop	{r4, r5, r6, pc}
   16150:	ldr	r0, [pc, #96]	; 161b8 <__printf_chk@plt+0x12614>
   16154:	mov	r1, r6
   16158:	add	r0, pc, r0
   1615c:	bl	13770 <__printf_chk@plt+0xfbcc>
   16160:	mov	r0, r4
   16164:	pop	{r4, r5, r6, pc}
   16168:	bl	3a3c <__errno_location@plt>
   1616c:	mvn	r4, #0
   16170:	ldr	r0, [r0]
   16174:	bl	334c <strerror@plt>
   16178:	mov	r1, r6
   1617c:	mov	r2, r0
   16180:	ldr	r0, [pc, #52]	; 161bc <__printf_chk@plt+0x12618>
   16184:	add	r0, pc, r0
   16188:	bl	1351c <__printf_chk@plt+0xf978>
   1618c:	b	16148 <__printf_chk@plt+0x125a4>
   16190:	bl	3a3c <__errno_location@plt>
   16194:	ldr	r0, [r0]
   16198:	bl	334c <strerror@plt>
   1619c:	mov	r1, r6
   161a0:	mov	r2, r0
   161a4:	ldr	r0, [pc, #20]	; 161c0 <__printf_chk@plt+0x1261c>
   161a8:	add	r0, pc, r0
   161ac:	bl	136a0 <__printf_chk@plt+0xfafc>
   161b0:	b	16148 <__printf_chk@plt+0x125a4>
   161b4:	andeq	r3, r2, r0, lsl #3
   161b8:	andeq	r3, r2, r0, lsr r1
   161bc:	muleq	r2, r8, r0
   161c0:	andeq	r3, r2, r4, lsl r1
   161c4:	cmn	r0, #11
   161c8:	push	{r4, lr}
   161cc:	mov	r4, r0
   161d0:	beq	161e0 <__printf_chk@plt+0x1263c>
   161d4:	mov	r0, r4
   161d8:	pop	{r4, lr}
   161dc:	b	3a90 <gai_strerror@plt>
   161e0:	bl	3a3c <__errno_location@plt>
   161e4:	ldr	r0, [r0]
   161e8:	cmp	r0, #0
   161ec:	beq	161d4 <__printf_chk@plt+0x12630>
   161f0:	pop	{r4, lr}
   161f4:	b	334c <strerror@plt>
   161f8:	ldr	ip, [pc, #252]	; 162fc <__printf_chk@plt+0x12758>
   161fc:	mov	r1, #6
   16200:	push	{r4, r5, r6, r7, r8, lr}
   16204:	add	ip, pc, ip
   16208:	ldr	lr, [pc, #240]	; 16300 <__printf_chk@plt+0x1275c>
   1620c:	sub	sp, sp, #24
   16210:	add	r5, sp, #12
   16214:	mov	r2, #1
   16218:	mov	r6, #4
   1621c:	mov	r7, r0
   16220:	ldr	r4, [ip, lr]
   16224:	add	ip, sp, #16
   16228:	str	ip, [sp]
   1622c:	mov	r3, r5
   16230:	str	r6, [sp, #16]
   16234:	ldr	ip, [r4]
   16238:	str	ip, [sp, #20]
   1623c:	bl	31f0 <getsockopt@plt>
   16240:	cmn	r0, #1
   16244:	beq	162d8 <__printf_chk@plt+0x12734>
   16248:	ldr	r3, [sp, #12]
   1624c:	cmp	r3, #1
   16250:	beq	162a4 <__printf_chk@plt+0x12700>
   16254:	ldr	r0, [pc, #168]	; 16304 <__printf_chk@plt+0x12760>
   16258:	mov	r8, #1
   1625c:	mov	r1, r7
   16260:	str	r8, [sp, #12]
   16264:	add	r0, pc, r0
   16268:	bl	13708 <__printf_chk@plt+0xfb64>
   1626c:	mov	r2, r8
   16270:	str	r6, [sp]
   16274:	mov	r0, r7
   16278:	mov	r3, r5
   1627c:	mov	r1, #6
   16280:	bl	37e4 <setsockopt@plt>
   16284:	cmn	r0, #1
   16288:	beq	162b8 <__printf_chk@plt+0x12714>
   1628c:	ldr	r2, [sp, #20]
   16290:	ldr	r3, [r4]
   16294:	cmp	r2, r3
   16298:	bne	162f8 <__printf_chk@plt+0x12754>
   1629c:	add	sp, sp, #24
   162a0:	pop	{r4, r5, r6, r7, r8, pc}
   162a4:	ldr	r0, [pc, #92]	; 16308 <__printf_chk@plt+0x12764>
   162a8:	mov	r1, r7
   162ac:	add	r0, pc, r0
   162b0:	bl	13708 <__printf_chk@plt+0xfb64>
   162b4:	b	1628c <__printf_chk@plt+0x126e8>
   162b8:	bl	3a3c <__errno_location@plt>
   162bc:	ldr	r0, [r0]
   162c0:	bl	334c <strerror@plt>
   162c4:	mov	r1, r0
   162c8:	ldr	r0, [pc, #60]	; 1630c <__printf_chk@plt+0x12768>
   162cc:	add	r0, pc, r0
   162d0:	bl	1351c <__printf_chk@plt+0xf978>
   162d4:	b	1628c <__printf_chk@plt+0x126e8>
   162d8:	bl	3a3c <__errno_location@plt>
   162dc:	ldr	r0, [r0]
   162e0:	bl	334c <strerror@plt>
   162e4:	mov	r1, r0
   162e8:	ldr	r0, [pc, #32]	; 16310 <__printf_chk@plt+0x1276c>
   162ec:	add	r0, pc, r0
   162f0:	bl	136a0 <__printf_chk@plt+0xfafc>
   162f4:	b	1628c <__printf_chk@plt+0x126e8>
   162f8:	bl	36f4 <__stack_chk_fail@plt>
   162fc:	strdeq	r1, [r5], -ip
   16300:	muleq	r0, ip, r3
   16304:	strheq	r3, [r2], -r4
   16308:	andeq	r3, r2, r4, asr r0
   1630c:	andeq	r3, r2, r8, rrx
   16310:	strdeq	r2, [r2], -r4
   16314:	push	{r4, r5, r6, r7, r8, lr}
   16318:	mov	r6, r0
   1631c:	ldr	r4, [r0]
   16320:	cmp	r4, #0
   16324:	beq	16400 <__printf_chk@plt+0x1285c>
   16328:	ldr	r1, [pc, #240]	; 16420 <__printf_chk@plt+0x1287c>
   1632c:	mov	r0, r4
   16330:	add	r1, pc, r1
   16334:	bl	358c <strpbrk@plt>
   16338:	cmp	r0, #0
   1633c:	mov	r5, r0
   16340:	str	r0, [r6]
   16344:	beq	16394 <__printf_chk@plt+0x127f0>
   16348:	ldrb	r7, [r0]
   1634c:	cmp	r7, #34	; 0x22
   16350:	beq	1639c <__printf_chk@plt+0x127f8>
   16354:	cmp	r7, #61	; 0x3d
   16358:	beq	16408 <__printf_chk@plt+0x12864>
   1635c:	ldr	r7, [pc, #192]	; 16424 <__printf_chk@plt+0x12880>
   16360:	mov	r3, #0
   16364:	strb	r3, [r0]
   16368:	add	r7, pc, r7
   1636c:	ldr	r8, [r6]
   16370:	mov	r1, r7
   16374:	add	r0, r8, #1
   16378:	bl	3478 <strspn@plt>
   1637c:	add	r0, r0, #1
   16380:	add	r5, r8, r0
   16384:	str	r5, [r6]
   16388:	ldrb	r3, [r8, r0]
   1638c:	cmp	r3, #61	; 0x3d
   16390:	beq	163f8 <__printf_chk@plt+0x12854>
   16394:	mov	r0, r4
   16398:	pop	{r4, r5, r6, r7, r8, pc}
   1639c:	bl	3910 <strlen@plt>
   163a0:	add	r1, r5, #1
   163a4:	mov	r2, r0
   163a8:	mov	r0, r5
   163ac:	bl	3574 <memmove@plt>
   163b0:	ldr	r0, [r6]
   163b4:	mov	r1, r7
   163b8:	bl	3b5c <strchr@plt>
   163bc:	cmp	r0, #0
   163c0:	str	r0, [r6]
   163c4:	beq	16400 <__printf_chk@plt+0x1285c>
   163c8:	ldr	r1, [pc, #88]	; 16428 <__printf_chk@plt+0x12884>
   163cc:	mov	r3, #0
   163d0:	strb	r3, [r0]
   163d4:	ldr	r5, [r6]
   163d8:	add	r1, pc, r1
   163dc:	add	r0, r5, #1
   163e0:	bl	3478 <strspn@plt>
   163e4:	add	r0, r0, #1
   163e8:	add	r5, r5, r0
   163ec:	mov	r0, r4
   163f0:	str	r5, [r6]
   163f4:	pop	{r4, r5, r6, r7, r8, pc}
   163f8:	mov	r1, r7
   163fc:	b	163dc <__printf_chk@plt+0x12838>
   16400:	mov	r4, #0
   16404:	b	16394 <__printf_chk@plt+0x127f0>
   16408:	ldr	r1, [pc, #28]	; 1642c <__printf_chk@plt+0x12888>
   1640c:	mov	r3, #0
   16410:	strb	r3, [r0]
   16414:	add	r1, pc, r1
   16418:	ldr	r5, [r6]
   1641c:	b	163dc <__printf_chk@plt+0x12838>
   16420:	andeq	r3, r2, r4, lsr #32
   16424:	andeq	r1, r2, r8, lsr #29
   16428:	andeq	r1, r2, r8, lsr lr
   1642c:	strdeq	r1, [r2], -ip
   16430:	push	{r3, r4, r5, lr}
   16434:	mov	r1, #28
   16438:	mov	r5, r0
   1643c:	mov	r0, #1
   16440:	bl	147b8 <__printf_chk@plt+0x10c14>
   16444:	mov	r4, r0
   16448:	ldr	r0, [r5]
   1644c:	bl	1485c <__printf_chk@plt+0x10cb8>
   16450:	str	r0, [r4]
   16454:	ldr	r0, [r5, #4]
   16458:	bl	1485c <__printf_chk@plt+0x10cb8>
   1645c:	str	r0, [r4, #4]
   16460:	ldr	r0, [r5, #16]
   16464:	bl	1485c <__printf_chk@plt+0x10cb8>
   16468:	str	r0, [r4, #16]
   1646c:	ldr	r3, [r5, #8]
   16470:	str	r3, [r4, #8]
   16474:	ldr	r3, [r5, #12]
   16478:	str	r3, [r4, #12]
   1647c:	ldr	r0, [r5, #20]
   16480:	bl	1485c <__printf_chk@plt+0x10cb8>
   16484:	str	r0, [r4, #20]
   16488:	ldr	r0, [r5, #24]
   1648c:	bl	1485c <__printf_chk@plt+0x10cb8>
   16490:	str	r0, [r4, #24]
   16494:	mov	r0, r4
   16498:	pop	{r3, r4, r5, pc}
   1649c:	ldr	r1, [pc, #96]	; 16504 <__printf_chk@plt+0x12960>
   164a0:	mov	r2, #0
   164a4:	ldr	ip, [pc, #92]	; 16508 <__printf_chk@plt+0x12964>
   164a8:	mov	r3, #0
   164ac:	add	r1, pc, r1
   164b0:	push	{r4, r5, r6, lr}
   164b4:	sub	sp, sp, #24
   164b8:	ldr	r6, [r1, ip]
   164bc:	movw	r4, #65535	; 0xffff
   164c0:	add	r1, sp, #16
   164c4:	mov	r5, #0
   164c8:	str	r1, [sp, #8]
   164cc:	strd	r4, [sp]
   164d0:	ldr	r1, [r6]
   164d4:	str	r1, [sp, #20]
   164d8:	bl	3521c <__printf_chk@plt+0x31678>
   164dc:	ldr	r3, [sp, #16]
   164e0:	ldr	r2, [sp, #20]
   164e4:	cmp	r3, #0
   164e8:	ldr	r3, [r6]
   164ec:	mvnne	r0, #0
   164f0:	cmp	r2, r3
   164f4:	bne	16500 <__printf_chk@plt+0x1295c>
   164f8:	add	sp, sp, #24
   164fc:	pop	{r4, r5, r6, pc}
   16500:	bl	36f4 <__stack_chk_fail@plt>
   16504:	andeq	r1, r5, r4, asr r7
   16508:	muleq	r0, ip, r3
   1650c:	ldr	r3, [pc, #260]	; 16618 <__printf_chk@plt+0x12a74>
   16510:	ldr	r2, [pc, #260]	; 1661c <__printf_chk@plt+0x12a78>
   16514:	add	r3, pc, r3
   16518:	push	{r4, r5, r6, r7, r8, r9, lr}
   1651c:	subs	r6, r1, #0
   16520:	ldr	r5, [r3, r2]
   16524:	sub	sp, sp, #28
   16528:	mov	r4, #0
   1652c:	mov	r8, r0
   16530:	str	r4, [sp, #16]
   16534:	ldr	r3, [r5]
   16538:	str	r3, [sp, #20]
   1653c:	beq	165b0 <__printf_chk@plt+0x12a0c>
   16540:	mvn	r3, #-2147483648	; 0x80000000
   16544:	str	r3, [r6]
   16548:	bl	1485c <__printf_chk@plt+0x10cb8>
   1654c:	mov	r1, #58	; 0x3a
   16550:	mov	r7, r0
   16554:	bl	3b5c <strchr@plt>
   16558:	subs	r9, r0, #0
   1655c:	beq	165fc <__printf_chk@plt+0x12a58>
   16560:	mov	r0, r9
   16564:	mov	r1, r4
   16568:	strb	r4, [r0], #1
   1656c:	bl	1650c <__printf_chk@plt+0x12968>
   16570:	mov	r1, r4
   16574:	str	r0, [r6]
   16578:	mov	r0, r7
   1657c:	bl	1650c <__printf_chk@plt+0x12968>
   16580:	mov	r4, r0
   16584:	mov	r0, r7
   16588:	bl	3244 <free@plt>
   1658c:	ldr	r0, [r6]
   16590:	cmn	r0, #-2147483646	; 0x80000002
   16594:	movne	r0, r4
   16598:	ldr	r2, [sp, #20]
   1659c:	ldr	r3, [r5]
   165a0:	cmp	r2, r3
   165a4:	bne	16614 <__printf_chk@plt+0x12a70>
   165a8:	add	sp, sp, #28
   165ac:	pop	{r4, r5, r6, r7, r8, r9, pc}
   165b0:	ldr	r1, [pc, #104]	; 16620 <__printf_chk@plt+0x12a7c>
   165b4:	add	r1, pc, r1
   165b8:	bl	31fc <strcasecmp@plt>
   165bc:	cmp	r0, #0
   165c0:	mvneq	r0, #-2147483648	; 0x80000000
   165c4:	beq	16598 <__printf_chk@plt+0x129f4>
   165c8:	mvn	r2, #-2147483646	; 0x80000002
   165cc:	mov	r3, #0
   165d0:	mov	r0, r8
   165d4:	strd	r2, [sp]
   165d8:	add	r3, sp, #16
   165dc:	mov	r2, #0
   165e0:	str	r3, [sp, #8]
   165e4:	mov	r3, #0
   165e8:	bl	3521c <__printf_chk@plt+0x31678>
   165ec:	ldr	r3, [sp, #16]
   165f0:	cmp	r3, #0
   165f4:	mvnne	r0, #-2147483647	; 0x80000001
   165f8:	b	16598 <__printf_chk@plt+0x129f4>
   165fc:	mov	r0, r7
   16600:	bl	3244 <free@plt>
   16604:	mov	r0, r8
   16608:	mov	r1, r9
   1660c:	bl	1650c <__printf_chk@plt+0x12968>
   16610:	b	16598 <__printf_chk@plt+0x129f4>
   16614:	bl	36f4 <__stack_chk_fail@plt>
   16618:	andeq	r1, r5, ip, ror #13
   1661c:	muleq	r0, ip, r3
   16620:	andeq	r2, r2, r8, lsr #27
   16624:	ldr	r3, [pc, #400]	; 167bc <__printf_chk@plt+0x12c18>
   16628:	ldr	r2, [pc, #400]	; 167c0 <__printf_chk@plt+0x12c1c>
   1662c:	add	r3, pc, r3
   16630:	push	{r4, r5, r6, r7, r8, lr}
   16634:	sub	sp, sp, #8
   16638:	ldr	r8, [r3, r2]
   1663c:	mov	r4, r0
   16640:	mov	r5, #0
   16644:	ldr	r3, [r8]
   16648:	str	r3, [sp, #4]
   1664c:	bl	3a3c <__errno_location@plt>
   16650:	cmp	r4, #0
   16654:	mov	r6, r0
   16658:	str	r5, [r0]
   1665c:	beq	1674c <__printf_chk@plt+0x12ba8>
   16660:	ldrb	r3, [r4]
   16664:	cmp	r3, #0
   16668:	bne	166a4 <__printf_chk@plt+0x12b00>
   1666c:	b	1674c <__printf_chk@plt+0x12ba8>
   16670:	cmp	r2, #72	; 0x48
   16674:	beq	1670c <__printf_chk@plt+0x12b68>
   16678:	bhi	16768 <__printf_chk@plt+0x12bc4>
   1667c:	cmp	r2, #0
   16680:	streq	r3, [sp]
   16684:	moveq	r4, r3
   16688:	bne	16720 <__printf_chk@plt+0x12b7c>
   1668c:	mov	r0, r5
   16690:	bl	368a4 <__printf_chk@plt+0x32d00>
   16694:	ldrb	r3, [r4]
   16698:	cmp	r3, #0
   1669c:	mov	r5, r0
   166a0:	beq	16750 <__printf_chk@plt+0x12bac>
   166a4:	mov	r1, sp
   166a8:	mov	r0, r4
   166ac:	mov	r2, #10
   166b0:	bl	3238 <strtol@plt>
   166b4:	ldr	r3, [sp]
   166b8:	cmp	r4, r3
   166bc:	mov	r1, r0
   166c0:	beq	1674c <__printf_chk@plt+0x12ba8>
   166c4:	ldr	r2, [r6]
   166c8:	cmp	r2, #34	; 0x22
   166cc:	beq	16740 <__printf_chk@plt+0x12b9c>
   166d0:	cmp	r1, #0
   166d4:	blt	1674c <__printf_chk@plt+0x12ba8>
   166d8:	add	r4, r3, #1
   166dc:	str	r4, [sp]
   166e0:	ldrb	r2, [r3]
   166e4:	cmp	r2, #87	; 0x57
   166e8:	beq	167a0 <__printf_chk@plt+0x12bfc>
   166ec:	bls	16670 <__printf_chk@plt+0x12acc>
   166f0:	cmp	r2, #109	; 0x6d
   166f4:	beq	1677c <__printf_chk@plt+0x12bd8>
   166f8:	bhi	16790 <__printf_chk@plt+0x12bec>
   166fc:	cmp	r2, #100	; 0x64
   16700:	beq	16728 <__printf_chk@plt+0x12b84>
   16704:	cmp	r2, #104	; 0x68
   16708:	bne	1674c <__printf_chk@plt+0x12ba8>
   1670c:	mov	r0, r1
   16710:	mov	r1, #3600	; 0xe10
   16714:	bl	36924 <__printf_chk@plt+0x32d80>
   16718:	mov	r1, r0
   1671c:	b	1668c <__printf_chk@plt+0x12ae8>
   16720:	cmp	r2, #68	; 0x44
   16724:	bne	1674c <__printf_chk@plt+0x12ba8>
   16728:	mov	r0, r1
   1672c:	movw	r1, #20864	; 0x5180
   16730:	movt	r1, #1
   16734:	bl	36924 <__printf_chk@plt+0x32d80>
   16738:	mov	r1, r0
   1673c:	b	1668c <__printf_chk@plt+0x12ae8>
   16740:	sub	r2, r0, #-2147483647	; 0x80000001
   16744:	cmn	r2, #3
   16748:	bls	166d0 <__printf_chk@plt+0x12b2c>
   1674c:	mvn	r0, #0
   16750:	ldr	r2, [sp, #4]
   16754:	ldr	r3, [r8]
   16758:	cmp	r2, r3
   1675c:	bne	167b8 <__printf_chk@plt+0x12c14>
   16760:	add	sp, sp, #8
   16764:	pop	{r4, r5, r6, r7, r8, pc}
   16768:	cmp	r2, #77	; 0x4d
   1676c:	beq	1677c <__printf_chk@plt+0x12bd8>
   16770:	cmp	r2, #83	; 0x53
   16774:	beq	1668c <__printf_chk@plt+0x12ae8>
   16778:	b	1674c <__printf_chk@plt+0x12ba8>
   1677c:	mov	r0, r1
   16780:	mov	r1, #60	; 0x3c
   16784:	bl	36924 <__printf_chk@plt+0x32d80>
   16788:	mov	r1, r0
   1678c:	b	1668c <__printf_chk@plt+0x12ae8>
   16790:	cmp	r2, #115	; 0x73
   16794:	beq	1668c <__printf_chk@plt+0x12ae8>
   16798:	cmp	r2, #119	; 0x77
   1679c:	bne	1674c <__printf_chk@plt+0x12ba8>
   167a0:	mov	r0, r1
   167a4:	mov	r1, #14976	; 0x3a80
   167a8:	movt	r1, #9
   167ac:	bl	36924 <__printf_chk@plt+0x32d80>
   167b0:	mov	r1, r0
   167b4:	b	1668c <__printf_chk@plt+0x12ae8>
   167b8:	bl	36f4 <__stack_chk_fail@plt>
   167bc:	ldrdeq	r1, [r5], -r4
   167c0:	muleq	r0, ip, r3
   167c4:	ldr	r2, [pc, #156]	; 16868 <__printf_chk@plt+0x12cc4>
   167c8:	cmp	r1, #0
   167cc:	cmpne	r1, #22
   167d0:	ldr	ip, [pc, #148]	; 1686c <__printf_chk@plt+0x12cc8>
   167d4:	mov	r3, r0
   167d8:	add	r2, pc, r2
   167dc:	push	{r4, lr}
   167e0:	sub	sp, sp, #16
   167e4:	ldr	r4, [r2, ip]
   167e8:	ldr	r2, [r4]
   167ec:	str	r2, [sp, #12]
   167f0:	beq	16840 <__printf_chk@plt+0x12c9c>
   167f4:	ldr	r2, [pc, #116]	; 16870 <__printf_chk@plt+0x12ccc>
   167f8:	add	r0, sp, #8
   167fc:	str	r1, [sp]
   16800:	mov	r1, #1
   16804:	add	r2, pc, r2
   16808:	bl	37cc <__asprintf_chk@plt>
   1680c:	cmp	r0, #0
   16810:	blt	1684c <__printf_chk@plt+0x12ca8>
   16814:	ldr	r0, [pc, #88]	; 16874 <__printf_chk@plt+0x12cd0>
   16818:	ldr	r1, [sp, #8]
   1681c:	add	r0, pc, r0
   16820:	bl	13770 <__printf_chk@plt+0xfbcc>
   16824:	ldr	r0, [sp, #8]
   16828:	ldr	r2, [sp, #12]
   1682c:	ldr	r3, [r4]
   16830:	cmp	r2, r3
   16834:	bne	16848 <__printf_chk@plt+0x12ca4>
   16838:	add	sp, sp, #16
   1683c:	pop	{r4, pc}
   16840:	bl	1485c <__printf_chk@plt+0x10cb8>
   16844:	b	16828 <__printf_chk@plt+0x12c84>
   16848:	bl	36f4 <__stack_chk_fail@plt>
   1684c:	bl	3a3c <__errno_location@plt>
   16850:	ldr	r0, [r0]
   16854:	bl	334c <strerror@plt>
   16858:	mov	r1, r0
   1685c:	ldr	r0, [pc, #20]	; 16878 <__printf_chk@plt+0x12cd4>
   16860:	add	r0, pc, r0
   16864:	bl	12c64 <__printf_chk@plt+0xf0c0>
   16868:	andeq	r1, r5, r8, lsr #8
   1686c:	muleq	r0, ip, r3
   16870:	andeq	r2, r2, ip, asr fp
   16874:	andeq	r2, r2, r8, ror #22
   16878:	andeq	r2, r2, r8, lsl #22
   1687c:	push	{r3, r4, r5, lr}
   16880:	subs	r5, r0, #0
   16884:	beq	1695c <__printf_chk@plt+0x12db8>
   16888:	ldr	r4, [r5]
   1688c:	cmp	r4, #0
   16890:	beq	16954 <__printf_chk@plt+0x12db0>
   16894:	ldrb	r3, [r4]
   16898:	cmp	r3, #91	; 0x5b
   1689c:	beq	16934 <__printf_chk@plt+0x12d90>
   168a0:	cmp	r3, #0
   168a4:	beq	168e0 <__printf_chk@plt+0x12d3c>
   168a8:	cmp	r3, #58	; 0x3a
   168ac:	beq	16910 <__printf_chk@plt+0x12d6c>
   168b0:	cmp	r3, #47	; 0x2f
   168b4:	addne	r2, r4, #1
   168b8:	bne	168d0 <__printf_chk@plt+0x12d2c>
   168bc:	b	16910 <__printf_chk@plt+0x12d6c>
   168c0:	cmp	r3, #58	; 0x3a
   168c4:	beq	16914 <__printf_chk@plt+0x12d70>
   168c8:	cmp	r3, #47	; 0x2f
   168cc:	beq	16914 <__printf_chk@plt+0x12d70>
   168d0:	mov	r1, r2
   168d4:	ldrb	r3, [r2], #1
   168d8:	cmp	r3, #0
   168dc:	bne	168c0 <__printf_chk@plt+0x12d1c>
   168e0:	mov	r0, r4
   168e4:	bl	3910 <strlen@plt>
   168e8:	ldrb	r3, [r4, r0]
   168ec:	add	r1, r4, r0
   168f0:	cmp	r3, #47	; 0x2f
   168f4:	beq	16914 <__printf_chk@plt+0x12d70>
   168f8:	cmp	r3, #58	; 0x3a
   168fc:	beq	16914 <__printf_chk@plt+0x12d70>
   16900:	cmp	r3, #0
   16904:	beq	16928 <__printf_chk@plt+0x12d84>
   16908:	mov	r0, #0
   1690c:	pop	{r3, r4, r5, pc}
   16910:	mov	r1, r4
   16914:	mov	r3, #0
   16918:	mov	r0, r4
   1691c:	strb	r3, [r1], #1
   16920:	str	r1, [r5]
   16924:	pop	{r3, r4, r5, pc}
   16928:	str	r3, [r5]
   1692c:	mov	r0, r4
   16930:	pop	{r3, r4, r5, pc}
   16934:	mov	r0, r4
   16938:	mov	r1, #93	; 0x5d
   1693c:	bl	3b5c <strchr@plt>
   16940:	cmp	r0, #0
   16944:	popeq	{r3, r4, r5, pc}
   16948:	add	r1, r0, #1
   1694c:	ldrb	r3, [r0, #1]
   16950:	b	168f0 <__printf_chk@plt+0x12d4c>
   16954:	mov	r0, r4
   16958:	pop	{r3, r4, r5, pc}
   1695c:	mov	r0, r5
   16960:	pop	{r3, r4, r5, pc}
   16964:	push	{r4, lr}
   16968:	mov	r4, r0
   1696c:	ldrb	r3, [r0]
   16970:	cmp	r3, #91	; 0x5b
   16974:	beq	16980 <__printf_chk@plt+0x12ddc>
   16978:	mov	r0, r4
   1697c:	pop	{r4, pc}
   16980:	bl	3910 <strlen@plt>
   16984:	sub	r3, r0, #1
   16988:	ldrb	r2, [r4, r3]
   1698c:	cmp	r2, #93	; 0x5d
   16990:	bne	16978 <__printf_chk@plt+0x12dd4>
   16994:	mov	r2, #0
   16998:	add	r0, r4, #1
   1699c:	strb	r2, [r4, r3]
   169a0:	pop	{r4, pc}
   169a4:	ldrb	r3, [r0]
   169a8:	cmp	r3, #58	; 0x3a
   169ac:	beq	16a48 <__printf_chk@plt+0x12ea4>
   169b0:	subs	r1, r3, #91	; 0x5b
   169b4:	rsbs	r2, r1, #0
   169b8:	adcs	r2, r2, r1
   169bc:	cmp	r3, #0
   169c0:	bne	169e8 <__printf_chk@plt+0x12e44>
   169c4:	b	16a30 <__printf_chk@plt+0x12e8c>
   169c8:	cmp	r3, #58	; 0x3a
   169cc:	beq	16a14 <__printf_chk@plt+0x12e70>
   169d0:	cmp	r3, #47	; 0x2f
   169d4:	beq	16a48 <__printf_chk@plt+0x12ea4>
   169d8:	ldrb	r3, [r0, #1]
   169dc:	cmp	r3, #0
   169e0:	add	r0, r0, #1
   169e4:	beq	16a30 <__printf_chk@plt+0x12e8c>
   169e8:	cmp	r3, #64	; 0x40
   169ec:	beq	16a38 <__printf_chk@plt+0x12e94>
   169f0:	cmp	r3, #93	; 0x5d
   169f4:	bne	169c8 <__printf_chk@plt+0x12e24>
   169f8:	ldrb	r3, [r0, #1]
   169fc:	cmp	r3, #58	; 0x3a
   16a00:	bne	169dc <__printf_chk@plt+0x12e38>
   16a04:	cmp	r2, #0
   16a08:	beq	169dc <__printf_chk@plt+0x12e38>
   16a0c:	add	r0, r0, #1
   16a10:	bx	lr
   16a14:	cmp	r2, #0
   16a18:	bxeq	lr
   16a1c:	ldrb	r3, [r0, #1]
   16a20:	mov	r2, #1
   16a24:	add	r0, r0, #1
   16a28:	cmp	r3, #0
   16a2c:	bne	169e8 <__printf_chk@plt+0x12e44>
   16a30:	mov	r0, r3
   16a34:	bx	lr
   16a38:	ldrb	r3, [r0, #1]
   16a3c:	cmp	r3, #91	; 0x5b
   16a40:	moveq	r2, #1
   16a44:	b	169dc <__printf_chk@plt+0x12e38>
   16a48:	mov	r0, #0
   16a4c:	bx	lr
   16a50:	ldr	ip, [pc, #364]	; 16bc4 <__printf_chk@plt+0x13020>
   16a54:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   16a58:	subs	r9, r1, #0
   16a5c:	ldr	r1, [pc, #356]	; 16bc8 <__printf_chk@plt+0x13024>
   16a60:	add	ip, pc, ip
   16a64:	mov	r6, r3
   16a68:	sub	sp, sp, #8
   16a6c:	mov	r7, r2
   16a70:	ldr	r5, [ip, r1]
   16a74:	ldr	r3, [r5]
   16a78:	str	r3, [sp, #4]
   16a7c:	movne	r3, #0
   16a80:	strne	r3, [r9]
   16a84:	cmp	r2, #0
   16a88:	movne	r3, #0
   16a8c:	strne	r3, [r2]
   16a90:	cmp	r6, #0
   16a94:	mvnne	r3, #0
   16a98:	strne	r3, [r6]
   16a9c:	bl	34e4 <__strdup@plt>
   16aa0:	cmp	r0, #0
   16aa4:	mov	r4, r0
   16aa8:	str	r0, [sp]
   16aac:	beq	16bb8 <__printf_chk@plt+0x13014>
   16ab0:	mov	r1, #64	; 0x40
   16ab4:	bl	3b5c <strchr@plt>
   16ab8:	subs	r8, r0, #0
   16abc:	beq	16ba0 <__printf_chk@plt+0x12ffc>
   16ac0:	mov	r3, #0
   16ac4:	strb	r3, [r8]
   16ac8:	ldr	r0, [sp]
   16acc:	ldrb	r3, [r0]
   16ad0:	cmp	r3, #0
   16ad4:	bne	16b18 <__printf_chk@plt+0x12f74>
   16ad8:	mov	r8, #0
   16adc:	mvn	r6, #0
   16ae0:	mov	sl, r8
   16ae4:	mov	r0, r4
   16ae8:	bl	3244 <free@plt>
   16aec:	mov	r0, sl
   16af0:	bl	3244 <free@plt>
   16af4:	mov	r0, r8
   16af8:	bl	3244 <free@plt>
   16afc:	mov	r0, r6
   16b00:	ldr	r2, [sp, #4]
   16b04:	ldr	r3, [r5]
   16b08:	cmp	r2, r3
   16b0c:	bne	16bc0 <__printf_chk@plt+0x1301c>
   16b10:	add	sp, sp, #8
   16b14:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   16b18:	bl	34e4 <__strdup@plt>
   16b1c:	subs	sl, r0, #0
   16b20:	beq	16ad8 <__printf_chk@plt+0x12f34>
   16b24:	add	r8, r8, #1
   16b28:	str	r8, [sp]
   16b2c:	mov	r0, sp
   16b30:	bl	1687c <__printf_chk@plt+0x12cd8>
   16b34:	subs	r8, r0, #0
   16b38:	beq	16b48 <__printf_chk@plt+0x12fa4>
   16b3c:	ldrb	r8, [r8]
   16b40:	cmp	r8, #0
   16b44:	bne	16b50 <__printf_chk@plt+0x12fac>
   16b48:	mvn	r6, #0
   16b4c:	b	16ae4 <__printf_chk@plt+0x12f40>
   16b50:	bl	16964 <__printf_chk@plt+0x12dc0>
   16b54:	bl	1485c <__printf_chk@plt+0x10cb8>
   16b58:	mov	r8, r0
   16b5c:	ldr	r0, [sp]
   16b60:	cmp	r0, #0
   16b64:	beq	16b74 <__printf_chk@plt+0x12fd0>
   16b68:	ldrb	r3, [r0]
   16b6c:	cmp	r3, #0
   16b70:	bne	16ba8 <__printf_chk@plt+0x13004>
   16b74:	mvn	r0, #0
   16b78:	cmp	r9, #0
   16b7c:	strne	sl, [r9]
   16b80:	movne	sl, #0
   16b84:	cmp	r7, #0
   16b88:	strne	r8, [r7]
   16b8c:	movne	r8, #0
   16b90:	cmp	r6, #0
   16b94:	strne	r0, [r6]
   16b98:	movne	r6, #0
   16b9c:	b	16ae4 <__printf_chk@plt+0x12f40>
   16ba0:	mov	sl, r8
   16ba4:	b	16b2c <__printf_chk@plt+0x12f88>
   16ba8:	bl	1649c <__printf_chk@plt+0x128f8>
   16bac:	cmp	r0, #0
   16bb0:	bgt	16b78 <__printf_chk@plt+0x12fd4>
   16bb4:	b	16b48 <__printf_chk@plt+0x12fa4>
   16bb8:	mvn	r0, #0
   16bbc:	b	16b00 <__printf_chk@plt+0x12f5c>
   16bc0:	bl	36f4 <__stack_chk_fail@plt>
   16bc4:	andeq	r1, r5, r0, lsr #3
   16bc8:	muleq	r0, ip, r3
   16bcc:	push	{r1, r2, r3}
   16bd0:	mov	r1, #1
   16bd4:	push	{r4, r5, r6, lr}
   16bd8:	sub	sp, sp, #20
   16bdc:	ldr	lr, [pc, #192]	; 16ca4 <__printf_chk@plt+0x13100>
   16be0:	add	ip, sp, #40	; 0x28
   16be4:	ldr	r5, [pc, #188]	; 16ca8 <__printf_chk@plt+0x13104>
   16be8:	mov	r4, r0
   16bec:	add	lr, pc, lr
   16bf0:	mov	r3, ip
   16bf4:	ldr	r2, [sp, #36]	; 0x24
   16bf8:	add	r0, sp, #8
   16bfc:	ldr	r6, [lr, r5]
   16c00:	str	ip, [sp, #4]
   16c04:	ldr	ip, [r6]
   16c08:	str	ip, [sp, #12]
   16c0c:	bl	3acc <__vasprintf_chk@plt>
   16c10:	cmn	r0, #1
   16c14:	beq	16c94 <__printf_chk@plt+0x130f0>
   16c18:	ldr	r0, [r4]
   16c1c:	ldr	r5, [r4, #8]
   16c20:	cmp	r0, #0
   16c24:	streq	r0, [r4, #4]
   16c28:	moveq	r5, #32
   16c2c:	beq	16c40 <__printf_chk@plt+0x1309c>
   16c30:	ldr	r3, [r4, #4]
   16c34:	add	r3, r3, #2
   16c38:	cmp	r5, r3
   16c3c:	lslls	r5, r5, #1
   16c40:	mov	r1, r5
   16c44:	mov	r2, #4
   16c48:	bl	1482c <__printf_chk@plt+0x10c88>
   16c4c:	ldr	r3, [r4, #4]
   16c50:	ldr	r2, [sp, #8]
   16c54:	mov	ip, #0
   16c58:	add	r1, r3, #1
   16c5c:	stmib	r4, {r1, r5}
   16c60:	str	r0, [r4]
   16c64:	str	r2, [r0, r3, lsl #2]
   16c68:	ldr	r3, [r4]
   16c6c:	ldr	r1, [r4, #4]
   16c70:	ldr	r2, [sp, #12]
   16c74:	str	ip, [r3, r1, lsl #2]
   16c78:	ldr	r3, [r6]
   16c7c:	cmp	r2, r3
   16c80:	bne	16ca0 <__printf_chk@plt+0x130fc>
   16c84:	add	sp, sp, #20
   16c88:	pop	{r4, r5, r6, lr}
   16c8c:	add	sp, sp, #12
   16c90:	bx	lr
   16c94:	ldr	r0, [pc, #16]	; 16cac <__printf_chk@plt+0x13108>
   16c98:	add	r0, pc, r0
   16c9c:	bl	12c64 <__printf_chk@plt+0xf0c0>
   16ca0:	bl	36f4 <__stack_chk_fail@plt>
   16ca4:	andeq	r1, r5, r4, lsl r0
   16ca8:	muleq	r0, ip, r3
   16cac:	andeq	r2, r2, r0, lsl #14
   16cb0:	push	{r2, r3}
   16cb4:	push	{r4, r5, r6, lr}
   16cb8:	sub	sp, sp, #16
   16cbc:	ldr	lr, [pc, #160]	; 16d64 <__printf_chk@plt+0x131c0>
   16cc0:	add	ip, sp, #36	; 0x24
   16cc4:	ldr	r6, [pc, #156]	; 16d68 <__printf_chk@plt+0x131c4>
   16cc8:	mov	r5, r0
   16ccc:	add	lr, pc, lr
   16cd0:	mov	r3, ip
   16cd4:	ldr	r2, [sp, #32]
   16cd8:	mov	r4, r1
   16cdc:	ldr	r6, [lr, r6]
   16ce0:	add	r0, sp, #8
   16ce4:	str	ip, [sp, #4]
   16ce8:	mov	r1, #1
   16cec:	ldr	ip, [r6]
   16cf0:	str	ip, [sp, #12]
   16cf4:	bl	3acc <__vasprintf_chk@plt>
   16cf8:	cmn	r0, #1
   16cfc:	beq	16d44 <__printf_chk@plt+0x131a0>
   16d00:	ldr	r2, [r5, #4]
   16d04:	cmp	r2, r4
   16d08:	bls	16d54 <__printf_chk@plt+0x131b0>
   16d0c:	ldr	r3, [r5]
   16d10:	ldr	r0, [r3, r4, lsl #2]
   16d14:	bl	3244 <free@plt>
   16d18:	ldr	r3, [r5]
   16d1c:	ldr	r1, [sp, #8]
   16d20:	ldr	r2, [sp, #12]
   16d24:	str	r1, [r3, r4, lsl #2]
   16d28:	ldr	r3, [r6]
   16d2c:	cmp	r2, r3
   16d30:	bne	16d50 <__printf_chk@plt+0x131ac>
   16d34:	add	sp, sp, #16
   16d38:	pop	{r4, r5, r6, lr}
   16d3c:	add	sp, sp, #8
   16d40:	bx	lr
   16d44:	ldr	r0, [pc, #32]	; 16d6c <__printf_chk@plt+0x131c8>
   16d48:	add	r0, pc, r0
   16d4c:	bl	12c64 <__printf_chk@plt+0xf0c0>
   16d50:	bl	36f4 <__stack_chk_fail@plt>
   16d54:	ldr	r0, [pc, #20]	; 16d70 <__printf_chk@plt+0x131cc>
   16d58:	mov	r1, r4
   16d5c:	add	r0, pc, r0
   16d60:	bl	12c64 <__printf_chk@plt+0xf0c0>
   16d64:	andeq	r0, r5, r4, lsr pc
   16d68:	muleq	r0, ip, r3
   16d6c:	andeq	r2, r2, ip, ror #12
   16d70:	andeq	r2, r2, r8, ror r6
   16d74:	push	{r3, r4, r5, lr}
   16d78:	mov	r5, r0
   16d7c:	ldr	r0, [r0]
   16d80:	cmp	r0, #0
   16d84:	popeq	{r3, r4, r5, pc}
   16d88:	ldr	r3, [r5, #4]
   16d8c:	cmp	r3, #0
   16d90:	beq	16db0 <__printf_chk@plt+0x1320c>
   16d94:	mov	r4, #0
   16d98:	ldr	r0, [r0, r4, lsl #2]
   16d9c:	add	r4, r4, #1
   16da0:	bl	3244 <free@plt>
   16da4:	ldm	r5, {r0, r3}
   16da8:	cmp	r3, r4
   16dac:	bhi	16d98 <__printf_chk@plt+0x131f4>
   16db0:	bl	3244 <free@plt>
   16db4:	mov	r3, #0
   16db8:	str	r3, [r5, #4]
   16dbc:	str	r3, [r5, #8]
   16dc0:	str	r3, [r5]
   16dc4:	pop	{r3, r4, r5, pc}
   16dc8:	ldr	r3, [pc, #376]	; 16f48 <__printf_chk@plt+0x133a4>
   16dcc:	ldr	r2, [pc, #376]	; 16f4c <__printf_chk@plt+0x133a8>
   16dd0:	add	r3, pc, r3
   16dd4:	push	{r4, r5, r6, r7, r8, r9, lr}
   16dd8:	mov	r6, r1
   16ddc:	ldr	r5, [r3, r2]
   16de0:	sub	sp, sp, #148	; 0x94
   16de4:	ldrb	r1, [r0]
   16de8:	ldr	r3, [r5]
   16dec:	cmp	r1, #126	; 0x7e
   16df0:	str	r3, [sp, #140]	; 0x8c
   16df4:	bne	16edc <__printf_chk@plt+0x13338>
   16df8:	add	r4, r0, #1
   16dfc:	mov	r1, #47	; 0x2f
   16e00:	mov	r0, r4
   16e04:	bl	3b5c <strchr@plt>
   16e08:	adds	r9, r0, #0
   16e0c:	mov	r7, r0
   16e10:	movne	r9, #1
   16e14:	cmp	r0, #0
   16e18:	cmpne	r0, r4
   16e1c:	bls	16ef0 <__printf_chk@plt+0x1334c>
   16e20:	mov	r1, r4
   16e24:	bl	368e4 <__printf_chk@plt+0x32d40>
   16e28:	cmp	r0, #127	; 0x7f
   16e2c:	mov	r6, r0
   16e30:	bhi	16f2c <__printf_chk@plt+0x13388>
   16e34:	add	r8, sp, #12
   16e38:	mov	r2, r0
   16e3c:	mov	r1, r4
   16e40:	mov	r3, #128	; 0x80
   16e44:	mov	r0, r8
   16e48:	bl	3178 <__memcpy_chk@plt>
   16e4c:	add	r3, sp, #144	; 0x90
   16e50:	add	r6, r3, r6
   16e54:	mov	r0, r8
   16e58:	mov	r3, #0
   16e5c:	strb	r3, [r6, #-132]	; 0xffffff7c
   16e60:	bl	3124 <getpwnam@plt>
   16e64:	cmp	r0, #0
   16e68:	beq	16f38 <__printf_chk@plt+0x13394>
   16e6c:	ldr	r6, [r0, #20]
   16e70:	mov	r0, r6
   16e74:	bl	3910 <strlen@plt>
   16e78:	cmp	r0, #0
   16e7c:	beq	16ee4 <__printf_chk@plt+0x13340>
   16e80:	add	r0, r6, r0
   16e84:	ldrb	r3, [r0, #-1]
   16e88:	cmp	r3, #47	; 0x2f
   16e8c:	beq	16f10 <__printf_chk@plt+0x1336c>
   16e90:	ldr	r3, [pc, #184]	; 16f50 <__printf_chk@plt+0x133ac>
   16e94:	add	r3, pc, r3
   16e98:	ldr	r1, [pc, #180]	; 16f54 <__printf_chk@plt+0x133b0>
   16e9c:	cmp	r9, #0
   16ea0:	addne	r4, r7, #1
   16ea4:	mov	r2, r6
   16ea8:	str	r4, [sp]
   16eac:	add	r0, sp, #8
   16eb0:	add	r1, pc, r1
   16eb4:	bl	1488c <__printf_chk@plt+0x10ce8>
   16eb8:	cmp	r0, #4096	; 0x1000
   16ebc:	ldrlt	r0, [sp, #8]
   16ec0:	bge	16f20 <__printf_chk@plt+0x1337c>
   16ec4:	ldr	r2, [sp, #140]	; 0x8c
   16ec8:	ldr	r3, [r5]
   16ecc:	cmp	r2, r3
   16ed0:	bne	16f1c <__printf_chk@plt+0x13378>
   16ed4:	add	sp, sp, #148	; 0x94
   16ed8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   16edc:	bl	1485c <__printf_chk@plt+0x10cb8>
   16ee0:	b	16ec4 <__printf_chk@plt+0x13320>
   16ee4:	ldr	r3, [pc, #108]	; 16f58 <__printf_chk@plt+0x133b4>
   16ee8:	add	r3, pc, r3
   16eec:	b	16e98 <__printf_chk@plt+0x132f4>
   16ef0:	mov	r0, r6
   16ef4:	bl	33e8 <getpwuid@plt>
   16ef8:	cmp	r0, #0
   16efc:	bne	16e6c <__printf_chk@plt+0x132c8>
   16f00:	ldr	r0, [pc, #84]	; 16f5c <__printf_chk@plt+0x133b8>
   16f04:	mov	r1, r6
   16f08:	add	r0, pc, r0
   16f0c:	bl	12c64 <__printf_chk@plt+0xf0c0>
   16f10:	ldr	r3, [pc, #72]	; 16f60 <__printf_chk@plt+0x133bc>
   16f14:	add	r3, pc, r3
   16f18:	b	16e98 <__printf_chk@plt+0x132f4>
   16f1c:	bl	36f4 <__stack_chk_fail@plt>
   16f20:	ldr	r0, [pc, #60]	; 16f64 <__printf_chk@plt+0x133c0>
   16f24:	add	r0, pc, r0
   16f28:	bl	12c64 <__printf_chk@plt+0xf0c0>
   16f2c:	ldr	r0, [pc, #52]	; 16f68 <__printf_chk@plt+0x133c4>
   16f30:	add	r0, pc, r0
   16f34:	bl	12c64 <__printf_chk@plt+0xf0c0>
   16f38:	ldr	r0, [pc, #44]	; 16f6c <__printf_chk@plt+0x133c8>
   16f3c:	mov	r1, r8
   16f40:	add	r0, pc, r0
   16f44:	bl	12c64 <__printf_chk@plt+0xf0c0>
   16f48:	andeq	r0, r5, r0, lsr lr
   16f4c:	muleq	r0, ip, r3
   16f50:	andeq	r2, r2, r0, lsr #32
   16f54:	ldrdeq	r2, [r2], -r4
   16f58:	andeq	r1, r2, ip, asr #31
   16f5c:	andeq	r2, r2, r4, asr r5
   16f60:	andeq	r1, r2, r0, lsl #6
   16f64:	andeq	r2, r2, r8, ror #10
   16f68:	ldrdeq	r2, [r2], -r8
   16f6c:	strdeq	r2, [r2], -r4
   16f70:	push	{r0, r1, r2, r3}
   16f74:	movw	r1, #61304	; 0xef78
   16f78:	ldr	r0, [pc, #608]	; 171e0 <__printf_chk@plt+0x1363c>
   16f7c:	movt	r1, #65535	; 0xffff
   16f80:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16f84:	add	r0, pc, r0
   16f88:	ldr	lr, [pc, #596]	; 171e4 <__printf_chk@plt+0x13640>
   16f8c:	sub	sp, sp, #4224	; 0x1080
   16f90:	sub	sp, sp, #28
   16f94:	mov	r3, #0
   16f98:	add	r2, sp, #8192	; 0x2000
   16f9c:	add	ip, sp, #4288	; 0x10c0
   16fa0:	ldr	lr, [r0, lr]
   16fa4:	add	r0, sp, #4224	; 0x1080
   16fa8:	add	r0, r0, #24
   16fac:	add	ip, ip, #4
   16fb0:	ldr	r6, [r2, #-3904]	; 0xfffff0c0
   16fb4:	add	r8, sp, #20
   16fb8:	str	lr, [sp, #12]
   16fbc:	add	lr, sp, #24
   16fc0:	str	lr, [sp, #8]
   16fc4:	add	r2, ip, #8
   16fc8:	ldr	lr, [sp, #12]
   16fcc:	mov	r5, r3
   16fd0:	str	ip, [r0, r1]
   16fd4:	add	r0, sp, #8192	; 0x2000
   16fd8:	ldr	r1, [lr]
   16fdc:	str	r1, [r0, #-3948]	; 0xfffff094
   16fe0:	ldr	r1, [r2, #-8]
   16fe4:	mov	lr, r2
   16fe8:	cmp	r1, #0
   16fec:	str	r1, [r8, r3]
   16ff0:	beq	17044 <__printf_chk@plt+0x134a0>
   16ff4:	add	r1, ip, r3
   16ff8:	add	r0, r8, r3
   16ffc:	ldr	r1, [r1, #4]
   17000:	cmp	r1, #0
   17004:	str	r1, [r0, #4]
   17008:	beq	171b4 <__printf_chk@plt+0x13610>
   1700c:	add	r5, r5, #1
   17010:	add	r2, r2, #8
   17014:	cmp	r5, #16
   17018:	add	r3, r3, #8
   1701c:	bne	16fe0 <__printf_chk@plt+0x1343c>
   17020:	ldr	r2, [lr]
   17024:	add	r0, sp, #4224	; 0x1080
   17028:	movw	r3, #61304	; 0xef78
   1702c:	add	r0, r0, #24
   17030:	movt	r3, #65535	; 0xffff
   17034:	cmp	r2, #0
   17038:	add	lr, lr, #4
   1703c:	str	lr, [r0, r3]
   17040:	bne	171a0 <__printf_chk@plt+0x135fc>
   17044:	ldrb	r3, [r6]
   17048:	add	r1, sp, #4224	; 0x1080
   1704c:	movw	r2, #61436	; 0xeffc
   17050:	add	r1, r1, #24
   17054:	movt	r2, #65535	; 0xffff
   17058:	mov	r0, #0
   1705c:	cmp	r3, r0
   17060:	strb	r0, [r1, r2]
   17064:	addne	r2, sp, #148	; 0x94
   17068:	movne	sl, r0
   1706c:	strne	r2, [sp]
   17070:	movne	r9, r2
   17074:	bne	170b0 <__printf_chk@plt+0x1350c>
   17078:	b	17154 <__printf_chk@plt+0x135b0>
   1707c:	ldrb	r2, [r6]
   17080:	mov	r7, r6
   17084:	add	r3, r0, #1
   17088:	strb	r2, [r9, r0]
   1708c:	cmp	r3, #4096	; 0x1000
   17090:	mov	r4, r9
   17094:	bcs	1718c <__printf_chk@plt+0x135e8>
   17098:	mov	r0, r3
   1709c:	strb	sl, [r9, r3]
   170a0:	ldrb	r3, [r7, #1]
   170a4:	add	r6, r7, #1
   170a8:	cmp	r3, #0
   170ac:	beq	17158 <__printf_chk@plt+0x135b4>
   170b0:	cmp	r3, #37	; 0x25
   170b4:	bne	1707c <__printf_chk@plt+0x134d8>
   170b8:	ldrb	r4, [r6, #1]
   170bc:	add	r7, r6, #1
   170c0:	cmp	r4, #37	; 0x25
   170c4:	beq	1714c <__printf_chk@plt+0x135a8>
   170c8:	cmp	r4, #0
   170cc:	beq	171cc <__printf_chk@plt+0x13628>
   170d0:	cmp	r5, #0
   170d4:	str	r4, [sp, #4]
   170d8:	beq	17134 <__printf_chk@plt+0x13590>
   170dc:	mov	fp, #0
   170e0:	b	170f0 <__printf_chk@plt+0x1354c>
   170e4:	add	fp, fp, #1
   170e8:	cmp	fp, r5
   170ec:	beq	17134 <__printf_chk@plt+0x13590>
   170f0:	ldr	r0, [r8, fp, lsl #3]
   170f4:	mov	r1, r4
   170f8:	bl	3b5c <strchr@plt>
   170fc:	cmp	r0, #0
   17100:	beq	170e4 <__printf_chk@plt+0x13540>
   17104:	ldr	r0, [sp]
   17108:	add	r2, sp, #24
   1710c:	ldr	r1, [r2, fp, lsl #3]
   17110:	mov	r2, #4096	; 0x1000
   17114:	mov	r4, r0
   17118:	bl	350d8 <__printf_chk@plt+0x31534>
   1711c:	cmp	r0, #4096	; 0x1000
   17120:	bcs	1718c <__printf_chk@plt+0x135e8>
   17124:	cmp	fp, r5
   17128:	bcc	170a0 <__printf_chk@plt+0x134fc>
   1712c:	ldrb	r6, [r6, #1]
   17130:	str	r6, [sp, #4]
   17134:	ldr	r0, [pc, #172]	; 171e8 <__printf_chk@plt+0x13644>
   17138:	ldr	r1, [pc, #172]	; 171ec <__printf_chk@plt+0x13648>
   1713c:	ldr	r2, [sp, #4]
   17140:	add	r0, pc, r0
   17144:	add	r1, pc, r1
   17148:	bl	12c64 <__printf_chk@plt+0xf0c0>
   1714c:	mov	r2, r3
   17150:	b	17084 <__printf_chk@plt+0x134e0>
   17154:	add	r4, sp, #148	; 0x94
   17158:	mov	r0, r4
   1715c:	bl	1485c <__printf_chk@plt+0x10cb8>
   17160:	ldr	r1, [sp, #12]
   17164:	add	r3, sp, #8192	; 0x2000
   17168:	ldr	r2, [r3, #-3948]	; 0xfffff094
   1716c:	ldr	r3, [r1]
   17170:	cmp	r2, r3
   17174:	bne	171c8 <__printf_chk@plt+0x13624>
   17178:	add	sp, sp, #4224	; 0x1080
   1717c:	add	sp, sp, #28
   17180:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17184:	add	sp, sp, #16
   17188:	bx	lr
   1718c:	ldr	r0, [pc, #92]	; 171f0 <__printf_chk@plt+0x1364c>
   17190:	ldr	r1, [pc, #92]	; 171f4 <__printf_chk@plt+0x13650>
   17194:	add	r0, pc, r0
   17198:	add	r1, pc, r1
   1719c:	bl	12c64 <__printf_chk@plt+0xf0c0>
   171a0:	ldr	r0, [pc, #80]	; 171f8 <__printf_chk@plt+0x13654>
   171a4:	ldr	r1, [pc, #80]	; 171fc <__printf_chk@plt+0x13658>
   171a8:	add	r0, pc, r0
   171ac:	add	r1, pc, r1
   171b0:	bl	12c64 <__printf_chk@plt+0xf0c0>
   171b4:	ldr	r0, [pc, #68]	; 17200 <__printf_chk@plt+0x1365c>
   171b8:	ldr	r1, [pc, #68]	; 17204 <__printf_chk@plt+0x13660>
   171bc:	add	r0, pc, r0
   171c0:	add	r1, pc, r1
   171c4:	bl	12c64 <__printf_chk@plt+0xf0c0>
   171c8:	bl	36f4 <__stack_chk_fail@plt>
   171cc:	ldr	r0, [pc, #52]	; 17208 <__printf_chk@plt+0x13664>
   171d0:	ldr	r1, [pc, #52]	; 1720c <__printf_chk@plt+0x13668>
   171d4:	add	r0, pc, r0
   171d8:	add	r1, pc, r1
   171dc:	bl	12c64 <__printf_chk@plt+0xf0c0>
   171e0:	andeq	r0, r5, ip, ror ip
   171e4:	muleq	r0, ip, r3
   171e8:	andeq	r2, r2, r8, asr #7
   171ec:	andeq	r2, r2, r4, lsl #1
   171f0:	andeq	r2, r2, ip, asr #6
   171f4:	andeq	r2, r2, r0, lsr r0
   171f8:	andeq	r2, r2, r4, lsr #6
   171fc:	andeq	r2, r2, ip, lsl r0
   17200:	strdeq	r2, [r2], -r8
   17204:	andeq	r2, r2, r8
   17208:	andeq	r2, r2, r0, lsr #6
   1720c:	strdeq	r1, [r2], -r0
   17210:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   17214:	mov	r4, r0
   17218:	ldr	r9, [pc, #188]	; 172dc <__printf_chk@plt+0x13738>
   1721c:	mov	sl, r1
   17220:	ldr	r8, [pc, #184]	; 172e0 <__printf_chk@plt+0x1373c>
   17224:	mov	r5, r2
   17228:	add	r9, pc, r9
   1722c:	ldr	r6, [sp, #32]
   17230:	add	r9, r9, #16
   17234:	add	r8, pc, r8
   17238:	mov	r7, r3
   1723c:	mov	r0, r5
   17240:	mov	r1, r7
   17244:	mov	r2, r4
   17248:	bl	3868 <fgets@plt>
   1724c:	cmp	r0, #0
   17250:	beq	172cc <__printf_chk@plt+0x13728>
   17254:	ldrb	ip, [r5]
   17258:	cmp	ip, #0
   1725c:	beq	1723c <__printf_chk@plt+0x13698>
   17260:	ldr	r3, [r6]
   17264:	mov	r0, r5
   17268:	add	r3, r3, #1
   1726c:	str	r3, [r6]
   17270:	bl	3910 <strlen@plt>
   17274:	add	r0, r5, r0
   17278:	ldrb	r3, [r0, #-1]
   1727c:	cmp	r3, #10
   17280:	beq	172d4 <__printf_chk@plt+0x13730>
   17284:	mov	r0, r4
   17288:	bl	33ac <feof@plt>
   1728c:	cmp	r0, #0
   17290:	bne	172d4 <__printf_chk@plt+0x13730>
   17294:	mov	r0, r8
   17298:	mov	r1, r9
   1729c:	mov	r2, sl
   172a0:	ldr	r3, [r6]
   172a4:	bl	136a0 <__printf_chk@plt+0xfafc>
   172a8:	mov	r0, r4
   172ac:	bl	32f8 <fgetc@plt>
   172b0:	cmp	r0, #10
   172b4:	mov	r0, r4
   172b8:	beq	1723c <__printf_chk@plt+0x13698>
   172bc:	bl	33ac <feof@plt>
   172c0:	cmp	r0, #0
   172c4:	beq	172a8 <__printf_chk@plt+0x13704>
   172c8:	b	1723c <__printf_chk@plt+0x13698>
   172cc:	mvn	r0, #0
   172d0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   172d4:	mov	r0, #0
   172d8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   172dc:	andeq	r1, r2, r0, lsr #31
   172e0:	andeq	r2, r2, ip, ror #5
   172e4:	b	35c98 <__printf_chk@plt+0x320f4>
   172e8:	ldr	r0, [pc, #244]	; 173e4 <__printf_chk@plt+0x13840>
   172ec:	mov	r1, #2
   172f0:	push	{r3, r4, r5, r6, r7, lr}
   172f4:	add	r0, pc, r0
   172f8:	bl	3634 <open64@plt>
   172fc:	ldr	r7, [pc, #228]	; 173e8 <__printf_chk@plt+0x13844>
   17300:	add	r7, pc, r7
   17304:	cmn	r0, #1
   17308:	mov	r6, r0
   1730c:	beq	173ac <__printf_chk@plt+0x13808>
   17310:	mov	r4, r0
   17314:	mov	r0, r4
   17318:	mov	r1, #1
   1731c:	bl	368a4 <__printf_chk@plt+0x32d00>
   17320:	cmp	r0, #2
   17324:	mov	r4, r0
   17328:	bgt	17398 <__printf_chk@plt+0x137f4>
   1732c:	mov	r1, #3
   17330:	bl	349c <fcntl@plt>
   17334:	cmn	r0, #1
   17338:	bne	17314 <__printf_chk@plt+0x13770>
   1733c:	bl	3a3c <__errno_location@plt>
   17340:	ldr	r3, [r0]
   17344:	mov	r5, r0
   17348:	cmp	r3, #9
   1734c:	bne	17314 <__printf_chk@plt+0x13770>
   17350:	mov	r0, r6
   17354:	mov	r1, r4
   17358:	bl	35e0 <dup2@plt>
   1735c:	cmn	r0, #1
   17360:	bne	17314 <__printf_chk@plt+0x13770>
   17364:	ldr	r3, [pc, #128]	; 173ec <__printf_chk@plt+0x13848>
   17368:	ldr	r0, [r5]
   1736c:	ldr	r3, [r7, r3]
   17370:	ldr	r4, [r3]
   17374:	bl	334c <strerror@plt>
   17378:	ldr	r2, [pc, #112]	; 173f0 <__printf_chk@plt+0x1384c>
   1737c:	mov	r1, #1
   17380:	add	r2, pc, r2
   17384:	mov	r3, r0
   17388:	mov	r0, r4
   1738c:	bl	33f4 <__fprintf_chk@plt>
   17390:	mov	r0, #1
   17394:	bl	3334 <exit@plt>
   17398:	cmp	r6, #2
   1739c:	pople	{r3, r4, r5, r6, r7, pc}
   173a0:	mov	r0, r6
   173a4:	pop	{r3, r4, r5, r6, r7, lr}
   173a8:	b	34f0 <close@plt>
   173ac:	ldr	r3, [pc, #56]	; 173ec <__printf_chk@plt+0x13848>
   173b0:	ldr	r3, [r7, r3]
   173b4:	ldr	r4, [r3]
   173b8:	bl	3a3c <__errno_location@plt>
   173bc:	ldr	r0, [r0]
   173c0:	bl	334c <strerror@plt>
   173c4:	ldr	r2, [pc, #40]	; 173f4 <__printf_chk@plt+0x13850>
   173c8:	mov	r1, #1
   173cc:	add	r2, pc, r2
   173d0:	mov	r3, r0
   173d4:	mov	r0, r4
   173d8:	bl	33f4 <__fprintf_chk@plt>
   173dc:	mov	r0, #1
   173e0:	bl	3334 <exit@plt>
   173e4:	andeq	r2, r2, r0, asr r2
   173e8:	andeq	r0, r5, r0, lsl #18
   173ec:	andeq	r0, r0, r4, asr #7
   173f0:	strdeq	r2, [r2], -r0
   173f4:	andeq	r2, r2, r4, lsl #3
   173f8:	ldr	r3, [pc, #192]	; 174c0 <__printf_chk@plt+0x1391c>
   173fc:	cmp	r1, #65536	; 0x10000
   17400:	ldr	r2, [pc, #188]	; 174c4 <__printf_chk@plt+0x13920>
   17404:	add	r3, pc, r3
   17408:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1740c:	sub	sp, sp, #16
   17410:	ldr	sl, [r3, r2]
   17414:	mov	r8, r1
   17418:	mov	r4, r0
   1741c:	ldr	r3, [sl]
   17420:	str	r3, [sp, #12]
   17424:	bhi	174ac <__printf_chk@plt+0x13908>
   17428:	lsl	r6, r1, #1
   1742c:	mov	r0, #1
   17430:	add	r6, r6, r0
   17434:	mov	r1, r6
   17438:	bl	147b8 <__printf_chk@plt+0x10c14>
   1743c:	cmp	r8, #0
   17440:	mov	r7, r0
   17444:	beq	17490 <__printf_chk@plt+0x138ec>
   17448:	ldr	r9, [pc, #120]	; 174c8 <__printf_chk@plt+0x13924>
   1744c:	add	r5, sp, #8
   17450:	add	r8, r4, r8
   17454:	add	r9, pc, r9
   17458:	ldrb	ip, [r4], #1
   1745c:	mov	r1, #3
   17460:	mov	r3, r1
   17464:	mov	r2, #1
   17468:	str	r9, [sp]
   1746c:	mov	r0, r5
   17470:	str	ip, [sp, #4]
   17474:	bl	3928 <__snprintf_chk@plt>
   17478:	mov	r0, r7
   1747c:	mov	r1, r5
   17480:	mov	r2, r6
   17484:	bl	350d8 <__printf_chk@plt+0x31534>
   17488:	cmp	r4, r8
   1748c:	bne	17458 <__printf_chk@plt+0x138b4>
   17490:	mov	r0, r7
   17494:	ldr	r2, [sp, #12]
   17498:	ldr	r3, [sl]
   1749c:	cmp	r2, r3
   174a0:	bne	174bc <__printf_chk@plt+0x13918>
   174a4:	add	sp, sp, #16
   174a8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   174ac:	ldr	r0, [pc, #24]	; 174cc <__printf_chk@plt+0x13928>
   174b0:	add	r0, pc, r0
   174b4:	bl	1485c <__printf_chk@plt+0x10cb8>
   174b8:	b	17494 <__printf_chk@plt+0x138f0>
   174bc:	bl	36f4 <__stack_chk_fail@plt>
   174c0:	strdeq	r0, [r5], -ip
   174c4:	muleq	r0, ip, r3
   174c8:	andeq	r2, r2, r0, asr #2
   174cc:	andeq	r2, r2, ip, asr #1
   174d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   174d4:	sub	sp, sp, #16
   174d8:	ldrb	r6, [r0, #1]
   174dc:	mov	r2, #0
   174e0:	ldrb	r4, [r0]
   174e4:	orr	r8, r2, r2
   174e8:	ldrb	sl, [r0, #2]
   174ec:	mov	r7, #0
   174f0:	lsl	r5, r6, #16
   174f4:	ldrb	r6, [r0, #7]
   174f8:	lsl	r3, r4, #24
   174fc:	orr	r9, r3, r5
   17500:	strd	r8, [sp]
   17504:	strd	r6, [sp, #8]
   17508:	lsl	r9, sl, #8
   1750c:	ldrd	r4, [sp, #8]
   17510:	ldrd	sl, [sp]
   17514:	ldrb	r7, [r0, #3]
   17518:	orr	sl, sl, r4
   1751c:	orr	fp, fp, r5
   17520:	strd	sl, [sp]
   17524:	ldrd	r4, [sp]
   17528:	ldrb	sl, [r0, #4]
   1752c:	orr	r4, r4, r2
   17530:	orr	r5, r5, r9
   17534:	strd	r4, [sp]
   17538:	ldrd	r8, [sp]
   1753c:	lsr	r5, sl, #8
   17540:	lsl	r4, sl, #24
   17544:	ldrb	sl, [r0, #5]
   17548:	orr	r8, r8, r2
   1754c:	orr	r9, r9, r7
   17550:	strd	r8, [sp]
   17554:	ldrb	r6, [r0, #6]
   17558:	lsr	r9, sl, #16
   1755c:	ldrd	r0, [sp]
   17560:	lsl	r8, sl, #16
   17564:	orr	r4, r4, r0
   17568:	orr	r5, r5, r1
   1756c:	orr	r4, r4, r8
   17570:	lsr	r1, r6, #24
   17574:	orr	r5, r5, r9
   17578:	lsl	r0, r6, #8
   1757c:	orr	r0, r0, r4
   17580:	orr	r1, r1, r5
   17584:	add	sp, sp, #16
   17588:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   1758c:	bx	lr
   17590:	ldrb	r3, [r0, #1]
   17594:	ldrb	r1, [r0]
   17598:	ldrb	r2, [r0, #3]
   1759c:	lsl	r3, r3, #16
   175a0:	ldrb	r0, [r0, #2]
   175a4:	orr	r3, r3, r1, lsl #24
   175a8:	orr	r3, r3, r2
   175ac:	orr	r0, r3, r0, lsl #8
   175b0:	bx	lr
   175b4:	ldrb	r3, [r0, #2]
   175b8:	ldrb	r1, [r0, #1]
   175bc:	ldrb	r2, [r0]
   175c0:	lsl	r3, r3, #16
   175c4:	ldrb	r0, [r0, #3]
   175c8:	orr	r3, r3, r1, lsl #8
   175cc:	orr	r3, r3, r2
   175d0:	orr	r0, r3, r0, lsl #24
   175d4:	bx	lr
   175d8:	ldrb	r2, [r0]
   175dc:	ldrb	r0, [r0, #1]
   175e0:	orr	r0, r0, r2, lsl #8
   175e4:	bx	lr
   175e8:	lsr	ip, r3, #24
   175ec:	lsr	r1, r3, #16
   175f0:	strb	r3, [r0, #3]
   175f4:	lsr	r3, r3, #8
   175f8:	strb	r2, [r0, #7]
   175fc:	strb	ip, [r0]
   17600:	lsr	ip, r2, #24
   17604:	strb	r1, [r0, #1]
   17608:	lsr	r1, r2, #16
   1760c:	strb	r3, [r0, #2]
   17610:	lsr	r2, r2, #8
   17614:	strb	ip, [r0, #4]
   17618:	strb	r1, [r0, #5]
   1761c:	strb	r2, [r0, #6]
   17620:	bx	lr
   17624:	lsr	r2, r1, #24
   17628:	lsr	r3, r1, #16
   1762c:	strb	r1, [r0, #3]
   17630:	lsr	r1, r1, #8
   17634:	strb	r2, [r0]
   17638:	strb	r3, [r0, #1]
   1763c:	strb	r1, [r0, #2]
   17640:	bx	lr
   17644:	lsr	r2, r1, #8
   17648:	lsr	r3, r1, #16
   1764c:	strb	r1, [r0]
   17650:	lsr	r1, r1, #24
   17654:	strb	r2, [r0, #1]
   17658:	strb	r3, [r0, #2]
   1765c:	strb	r1, [r0, #3]
   17660:	bx	lr
   17664:	strb	r1, [r0, #1]
   17668:	lsr	r1, r1, #8
   1766c:	strb	r1, [r0]
   17670:	bx	lr
   17674:	ldr	r3, [pc, #200]	; 17744 <__printf_chk@plt+0x13ba0>
   17678:	ldr	r2, [pc, #200]	; 17748 <__printf_chk@plt+0x13ba4>
   1767c:	add	r3, pc, r3
   17680:	push	{r4, r5, r6, r7, lr}
   17684:	sub	sp, sp, #20
   17688:	ldr	r5, [r3, r2]
   1768c:	mov	r4, r0
   17690:	mov	r6, r1
   17694:	add	r0, sp, #4
   17698:	mov	r1, #0
   1769c:	ldr	r3, [r5]
   176a0:	str	r3, [sp, #12]
   176a4:	bl	3190 <gettimeofday@plt>
   176a8:	ldr	r1, [r4]
   176ac:	ldr	r0, [sp, #4]
   176b0:	bl	368e4 <__printf_chk@plt+0x32d40>
   176b4:	ldr	r1, [r4, #4]
   176b8:	mov	r7, r0
   176bc:	ldr	r0, [sp, #8]
   176c0:	bl	368e4 <__printf_chk@plt+0x32d40>
   176c4:	subs	r4, r0, #0
   176c8:	bge	176f0 <__printf_chk@plt+0x13b4c>
   176cc:	mov	r0, r7
   176d0:	mvn	r1, #0
   176d4:	bl	368a4 <__printf_chk@plt+0x32d00>
   176d8:	movw	r1, #16960	; 0x4240
   176dc:	movt	r1, #15
   176e0:	mov	r7, r0
   176e4:	mov	r0, r4
   176e8:	bl	368a4 <__printf_chk@plt+0x32d00>
   176ec:	mov	r4, r0
   176f0:	mov	r0, r7
   176f4:	movw	r1, #64536	; 0xfc18
   176f8:	movt	r1, #65535	; 0xffff
   176fc:	bl	36924 <__printf_chk@plt+0x32d80>
   17700:	movw	r3, #19923	; 0x4dd3
   17704:	movt	r3, #4194	; 0x1062
   17708:	asr	r1, r4, #31
   1770c:	smull	r2, r4, r3, r4
   17710:	rsb	r1, r1, r4, asr #6
   17714:	bl	368e4 <__printf_chk@plt+0x32d40>
   17718:	mov	r1, r0
   1771c:	ldr	r0, [r6]
   17720:	bl	368a4 <__printf_chk@plt+0x32d00>
   17724:	ldr	r3, [sp, #12]
   17728:	str	r0, [r6]
   1772c:	ldr	r2, [r5]
   17730:	cmp	r3, r2
   17734:	bne	17740 <__printf_chk@plt+0x13b9c>
   17738:	add	sp, sp, #20
   1773c:	pop	{r4, r5, r6, r7, pc}
   17740:	bl	36f4 <__stack_chk_fail@plt>
   17744:	andeq	r0, r5, r4, lsl #11
   17748:	muleq	r0, ip, r3
   1774c:	push	{r3, r4, r5, lr}
   17750:	bic	r4, r1, r1, asr #31
   17754:	movw	r3, #19923	; 0x4dd3
   17758:	movt	r3, #4194	; 0x1062
   1775c:	mov	r5, r0
   17760:	asr	r2, r4, #31
   17764:	smull	r0, r3, r3, r4
   17768:	mov	r1, #1000	; 0x3e8
   1776c:	rsb	r0, r2, r3, asr #6
   17770:	str	r0, [r5]
   17774:	bl	36924 <__printf_chk@plt+0x32d80>
   17778:	mov	r1, #1000	; 0x3e8
   1777c:	rsb	r0, r0, r4
   17780:	bl	36924 <__printf_chk@plt+0x32d80>
   17784:	str	r0, [r5, #4]
   17788:	pop	{r3, r4, r5, pc}
   1778c:	ldr	r3, [pc, #168]	; 1783c <__printf_chk@plt+0x13c98>
   17790:	ldr	r2, [pc, #168]	; 17840 <__printf_chk@plt+0x13c9c>
   17794:	push	{r4, r5, r6, lr}
   17798:	add	r3, pc, r3
   1779c:	ldr	r5, [pc, #160]	; 17844 <__printf_chk@plt+0x13ca0>
   177a0:	sub	sp, sp, #16
   177a4:	ldr	r4, [r3, r2]
   177a8:	add	r5, pc, r5
   177ac:	ldr	r2, [r5]
   177b0:	ldr	r3, [r4]
   177b4:	cmp	r2, #0
   177b8:	str	r3, [sp, #12]
   177bc:	bne	17818 <__printf_chk@plt+0x13c74>
   177c0:	add	r6, sp, #4
   177c4:	mov	r0, #7
   177c8:	mov	r1, r6
   177cc:	bl	3604 <clock_gettime@plt>
   177d0:	cmp	r0, #0
   177d4:	bne	177e0 <__printf_chk@plt+0x13c3c>
   177d8:	ldr	r0, [sp, #4]
   177dc:	b	17820 <__printf_chk@plt+0x13c7c>
   177e0:	mov	r1, r6
   177e4:	mov	r0, #1
   177e8:	bl	3604 <clock_gettime@plt>
   177ec:	cmp	r0, #0
   177f0:	beq	177d8 <__printf_chk@plt+0x13c34>
   177f4:	bl	3a3c <__errno_location@plt>
   177f8:	ldr	r0, [r0]
   177fc:	bl	334c <strerror@plt>
   17800:	mov	r1, r0
   17804:	ldr	r0, [pc, #60]	; 17848 <__printf_chk@plt+0x13ca4>
   17808:	add	r0, pc, r0
   1780c:	bl	13770 <__printf_chk@plt+0xfbcc>
   17810:	mov	r3, #1
   17814:	str	r3, [r5]
   17818:	mov	r0, #0
   1781c:	bl	3a18 <time@plt>
   17820:	ldr	r2, [sp, #12]
   17824:	ldr	r3, [r4]
   17828:	cmp	r2, r3
   1782c:	bne	17838 <__printf_chk@plt+0x13c94>
   17830:	add	sp, sp, #16
   17834:	pop	{r4, r5, r6, pc}
   17838:	bl	36f4 <__stack_chk_fail@plt>
   1783c:	andeq	r0, r5, r8, ror #8
   17840:	muleq	r0, ip, r3
   17844:	andeq	r0, r5, r4, asr r9
   17848:	muleq	r2, r4, sp
   1784c:	ldr	r3, [pc, #212]	; 17928 <__printf_chk@plt+0x13d84>
   17850:	ldr	r2, [pc, #212]	; 1792c <__printf_chk@plt+0x13d88>
   17854:	push	{r4, r5, r6, lr}
   17858:	add	r3, pc, r3
   1785c:	ldr	r5, [pc, #204]	; 17930 <__printf_chk@plt+0x13d8c>
   17860:	sub	sp, sp, #16
   17864:	ldr	r4, [r3, r2]
   17868:	add	r5, pc, r5
   1786c:	ldr	r2, [r5, #4]
   17870:	ldr	r3, [r4]
   17874:	cmp	r2, #0
   17878:	str	r3, [sp, #12]
   1787c:	bne	178f0 <__printf_chk@plt+0x13d4c>
   17880:	add	r6, sp, #4
   17884:	mov	r0, #7
   17888:	mov	r1, r6
   1788c:	bl	3604 <clock_gettime@plt>
   17890:	cmp	r0, #0
   17894:	bne	178b8 <__printf_chk@plt+0x13d14>
   17898:	vldr	s13, [sp, #8]
   1789c:	vcvt.f64.s32	d0, s13
   178a0:	vldr	d7, [pc, #120]	; 17920 <__printf_chk@plt+0x13d7c>
   178a4:	vldr	s13, [sp, #4]
   178a8:	vdiv.f64	d0, d0, d7
   178ac:	vcvt.f64.s32	d7, s13
   178b0:	vadd.f64	d0, d7, d0
   178b4:	b	17900 <__printf_chk@plt+0x13d5c>
   178b8:	mov	r1, r6
   178bc:	mov	r0, #1
   178c0:	bl	3604 <clock_gettime@plt>
   178c4:	cmp	r0, #0
   178c8:	beq	17898 <__printf_chk@plt+0x13cf4>
   178cc:	bl	3a3c <__errno_location@plt>
   178d0:	ldr	r0, [r0]
   178d4:	bl	334c <strerror@plt>
   178d8:	mov	r1, r0
   178dc:	ldr	r0, [pc, #80]	; 17934 <__printf_chk@plt+0x13d90>
   178e0:	add	r0, pc, r0
   178e4:	bl	13770 <__printf_chk@plt+0xfbcc>
   178e8:	mov	r3, #1
   178ec:	str	r3, [r5, #4]
   178f0:	mov	r0, #0
   178f4:	bl	3a18 <time@plt>
   178f8:	vmov	s15, r0
   178fc:	vcvt.f64.s32	d0, s15
   17900:	ldr	r2, [sp, #12]
   17904:	ldr	r3, [r4]
   17908:	cmp	r2, r3
   1790c:	bne	17918 <__printf_chk@plt+0x13d74>
   17910:	add	sp, sp, #16
   17914:	pop	{r4, r5, r6, pc}
   17918:	bl	36f4 <__stack_chk_fail@plt>
   1791c:	nop	{0}
   17920:	andeq	r0, r0, r0
   17924:	bicmi	ip, sp, r5, ror #26
   17928:	andeq	r0, r5, r8, lsr #7
   1792c:	muleq	r0, ip, r3
   17930:	muleq	r5, r4, r8
   17934:			; <UNDEFINED> instruction: 0x00021cbc
   17938:	push	{r4, r5}
   1793c:	mov	r1, #0
   17940:	ldr	ip, [sp, #8]
   17944:	mov	r4, #0
   17948:	mov	r5, #0
   1794c:	strd	r2, [r0, #8]
   17950:	strd	r2, [r0, #16]
   17954:	strd	r4, [r0, #24]
   17958:	str	r1, [r0, #36]	; 0x24
   1795c:	str	r1, [r0, #32]
   17960:	str	r1, [r0, #44]	; 0x2c
   17964:	str	r1, [r0, #40]	; 0x28
   17968:	str	ip, [r0]
   1796c:	pop	{r4, r5}
   17970:	bx	lr
   17974:	ldr	r3, [pc, #764]	; 17c78 <__printf_chk@plt+0x140d4>
   17978:	ldr	r2, [pc, #764]	; 17c7c <__printf_chk@plt+0x140d8>
   1797c:	add	r3, pc, r3
   17980:	push	{r4, r5, r6, r7, r8, r9, lr}
   17984:	vpush	{d8}
   17988:	mov	r6, r0
   1798c:	ldr	r7, [r3, r2]
   17990:	sub	sp, sp, #28
   17994:	ldr	r0, [r0, #32]
   17998:	ldr	r3, [r7]
   1799c:	cmp	r0, #0
   179a0:	str	r3, [sp, #20]
   179a4:	bne	179b4 <__printf_chk@plt+0x13e10>
   179a8:	ldr	r3, [r6, #36]	; 0x24
   179ac:	cmp	r3, #0
   179b0:	beq	17b9c <__printf_chk@plt+0x13ff8>
   179b4:	ldrd	r2, [r6, #24]
   179b8:	ldrd	r4, [r6, #16]
   179bc:	adds	r2, r2, r1
   179c0:	adc	r3, r3, #0
   179c4:	strd	r2, [r6, #24]
   179c8:	cmp	r3, r5
   179cc:	cmpeq	r2, r4
   179d0:	bcs	179f0 <__printf_chk@plt+0x13e4c>
   179d4:	ldr	r2, [sp, #20]
   179d8:	ldr	r3, [r7]
   179dc:	cmp	r2, r3
   179e0:	bne	17c68 <__printf_chk@plt+0x140c4>
   179e4:	add	sp, sp, #28
   179e8:	vpop	{d8}
   179ec:	pop	{r4, r5, r6, r7, r8, r9, pc}
   179f0:	mov	r1, #0
   179f4:	add	r0, r6, #40	; 0x28
   179f8:	bl	3190 <gettimeofday@plt>
   179fc:	ldr	r0, [r6, #40]	; 0x28
   17a00:	ldr	r1, [r6, #32]
   17a04:	bl	368e4 <__printf_chk@plt+0x32d40>
   17a08:	ldr	r1, [r6, #36]	; 0x24
   17a0c:	str	r0, [r6, #40]	; 0x28
   17a10:	mov	r8, r0
   17a14:	ldr	r0, [r6, #44]	; 0x2c
   17a18:	bl	368e4 <__printf_chk@plt+0x32d40>
   17a1c:	cmp	r0, #0
   17a20:	mov	r4, r0
   17a24:	str	r0, [r6, #44]	; 0x2c
   17a28:	blt	17bbc <__printf_chk@plt+0x14018>
   17a2c:	cmp	r8, #0
   17a30:	beq	17bac <__printf_chk@plt+0x14008>
   17a34:	ldr	r1, [r6, #28]
   17a38:	vldr	d8, [pc, #560]	; 17c70 <__printf_chk@plt+0x140cc>
   17a3c:	ldr	r0, [r6, #24]
   17a40:	lsl	r1, r1, #3
   17a44:	orr	r1, r1, r0, lsr #29
   17a48:	lsl	r0, r0, #3
   17a4c:	str	r1, [r6, #28]
   17a50:	str	r0, [r6, #24]
   17a54:	bl	367e4 <__printf_chk@plt+0x32c40>
   17a58:	vmov	d7, r0, r1
   17a5c:	ldrd	r0, [r6, #8]
   17a60:	vmul.f64	d8, d7, d8
   17a64:	bl	367e4 <__printf_chk@plt+0x32c40>
   17a68:	vmov	d7, r0, r1
   17a6c:	vdiv.f64	d7, d8, d7
   17a70:	vmov	r0, r1, d7
   17a74:	bl	36968 <__printf_chk@plt+0x32dc4>
   17a78:	mov	r3, #0
   17a7c:	movw	r2, #16960	; 0x4240
   17a80:	movt	r2, #15
   17a84:	mov	r4, r0
   17a88:	mov	r5, r1
   17a8c:	bl	36858 <__printf_chk@plt+0x32cb4>
   17a90:	movw	r2, #16960	; 0x4240
   17a94:	mov	r3, #0
   17a98:	movt	r2, #15
   17a9c:	mov	r1, r5
   17aa0:	mov	r9, r0
   17aa4:	str	r0, [r6, #32]
   17aa8:	mov	r0, r4
   17aac:	bl	36858 <__printf_chk@plt+0x32cb4>
   17ab0:	cmp	r9, r8
   17ab4:	mov	r4, r2
   17ab8:	str	r2, [r6, #36]	; 0x24
   17abc:	beq	17c24 <__printf_chk@plt+0x14080>
   17ac0:	movle	r3, #0
   17ac4:	movgt	r3, #1
   17ac8:	cmp	r3, #0
   17acc:	beq	17b80 <__printf_chk@plt+0x13fdc>
   17ad0:	mov	r1, r8
   17ad4:	mov	r0, r9
   17ad8:	bl	368e4 <__printf_chk@plt+0x32d40>
   17adc:	ldr	r1, [r6, #44]	; 0x2c
   17ae0:	mov	r5, r0
   17ae4:	mov	r0, r4
   17ae8:	str	r5, [r6, #40]	; 0x28
   17aec:	bl	368e4 <__printf_chk@plt+0x32d40>
   17af0:	cmp	r0, #0
   17af4:	mov	r4, r0
   17af8:	str	r0, [r6, #44]	; 0x2c
   17afc:	movge	ip, r5
   17b00:	movge	r0, r0
   17b04:	blt	17c38 <__printf_chk@plt+0x14094>
   17b08:	cmp	ip, #0
   17b0c:	beq	17be8 <__printf_chk@plt+0x14044>
   17b10:	ldr	r4, [r6]
   17b14:	mov	r5, #0
   17b18:	ldrd	r2, [r6, #16]
   17b1c:	lsr	r4, r4, #2
   17b20:	lsrs	r3, r3, #1
   17b24:	rrx	r2, r2
   17b28:	cmp	r3, r5
   17b2c:	cmpeq	r2, r4
   17b30:	strd	r2, [r6, #16]
   17b34:	bcc	17c1c <__printf_chk@plt+0x14078>
   17b38:	mov	r1, #1000	; 0x3e8
   17b3c:	str	ip, [sp, #4]
   17b40:	bl	36924 <__printf_chk@plt+0x32d80>
   17b44:	add	r5, sp, #4
   17b48:	add	r4, sp, #12
   17b4c:	str	r0, [sp, #8]
   17b50:	b	17b6c <__printf_chk@plt+0x13fc8>
   17b54:	bl	3a3c <__errno_location@plt>
   17b58:	ldr	r3, [r0]
   17b5c:	cmp	r3, #4
   17b60:	bne	17b80 <__printf_chk@plt+0x13fdc>
   17b64:	ldm	r4, {r0, r1}
   17b68:	stm	r5, {r0, r1}
   17b6c:	mov	r0, r5
   17b70:	mov	r1, r4
   17b74:	bl	3424 <nanosleep@plt>
   17b78:	cmn	r0, #1
   17b7c:	beq	17b54 <__printf_chk@plt+0x13fb0>
   17b80:	mov	r2, #0
   17b84:	mov	r3, #0
   17b88:	add	r0, r6, #32
   17b8c:	strd	r2, [r6, #24]
   17b90:	mov	r1, #0
   17b94:	bl	3190 <gettimeofday@plt>
   17b98:	b	179d4 <__printf_chk@plt+0x13e30>
   17b9c:	add	r0, r6, #32
   17ba0:	mov	r1, r3
   17ba4:	bl	3190 <gettimeofday@plt>
   17ba8:	b	179d4 <__printf_chk@plt+0x13e30>
   17bac:	ldr	r3, [r6, #44]	; 0x2c
   17bb0:	cmp	r3, #0
   17bb4:	beq	179d4 <__printf_chk@plt+0x13e30>
   17bb8:	b	17a34 <__printf_chk@plt+0x13e90>
   17bbc:	mov	r0, r8
   17bc0:	mvn	r1, #0
   17bc4:	bl	368a4 <__printf_chk@plt+0x32d00>
   17bc8:	movw	r1, #16960	; 0x4240
   17bcc:	movt	r1, #15
   17bd0:	str	r0, [r6, #40]	; 0x28
   17bd4:	mov	r8, r0
   17bd8:	mov	r0, r4
   17bdc:	bl	368a4 <__printf_chk@plt+0x32d00>
   17be0:	str	r0, [r6, #44]	; 0x2c
   17be4:	b	17a2c <__printf_chk@plt+0x13e88>
   17be8:	movw	r3, #9999	; 0x270f
   17bec:	cmp	r0, r3
   17bf0:	bgt	17b38 <__printf_chk@plt+0x13f94>
   17bf4:	ldrd	r2, [r6, #16]
   17bf8:	mov	r5, #0
   17bfc:	ldr	r4, [r6]
   17c00:	adds	r2, r2, r2
   17c04:	adc	r3, r3, r3
   17c08:	strd	r2, [r6, #16]
   17c0c:	lsl	r4, r4, #3
   17c10:	cmp	r3, r5
   17c14:	cmpeq	r2, r4
   17c18:	bls	17b38 <__printf_chk@plt+0x13f94>
   17c1c:	strd	r4, [r6, #16]
   17c20:	b	17b38 <__printf_chk@plt+0x13f94>
   17c24:	ldr	r3, [r6, #44]	; 0x2c
   17c28:	cmp	r4, r3
   17c2c:	movle	r3, #0
   17c30:	movgt	r3, #1
   17c34:	b	17ac8 <__printf_chk@plt+0x13f24>
   17c38:	mov	r0, r5
   17c3c:	mvn	r1, #0
   17c40:	bl	368a4 <__printf_chk@plt+0x32d00>
   17c44:	movw	r1, #16960	; 0x4240
   17c48:	movt	r1, #15
   17c4c:	mov	r5, r0
   17c50:	str	r0, [r6, #40]	; 0x28
   17c54:	mov	r0, r4
   17c58:	bl	368a4 <__printf_chk@plt+0x32d00>
   17c5c:	mov	ip, r5
   17c60:	str	r0, [r6, #44]	; 0x2c
   17c64:	b	17b08 <__printf_chk@plt+0x13f64>
   17c68:	bl	36f4 <__stack_chk_fail@plt>
   17c6c:	nop	{0}
   17c70:	andeq	r0, r0, r0
   17c74:	smlawbmi	lr, r0, r4, r8
   17c78:	andeq	r0, r5, r4, lsl #5
   17c7c:	muleq	r0, ip, r3
   17c80:	push	{r4, r5, lr}
   17c84:	mov	r5, r0
   17c88:	ldr	r0, [pc, #156]	; 17d2c <__printf_chk@plt+0x14188>
   17c8c:	sub	sp, sp, #12
   17c90:	mov	r4, r1
   17c94:	add	r0, pc, r0
   17c98:	bl	3b08 <getenv@plt>
   17c9c:	subs	r3, r0, #0
   17ca0:	beq	17ce4 <__printf_chk@plt+0x14140>
   17ca4:	ldr	ip, [pc, #132]	; 17d30 <__printf_chk@plt+0x1418c>
   17ca8:	mov	r0, r5
   17cac:	str	r3, [sp, #4]
   17cb0:	mov	r1, r4
   17cb4:	mvn	r3, #0
   17cb8:	add	ip, pc, ip
   17cbc:	mov	r2, #1
   17cc0:	str	ip, [sp]
   17cc4:	bl	3928 <__snprintf_chk@plt>
   17cc8:	cmp	r0, r4
   17ccc:	movcs	r3, #0
   17cd0:	movcc	r3, #1
   17cd4:	cmp	r0, #0
   17cd8:	movle	r3, #0
   17cdc:	cmp	r3, #0
   17ce0:	bne	17d0c <__printf_chk@plt+0x14168>
   17ce4:	ldr	r2, [pc, #72]	; 17d34 <__printf_chk@plt+0x14190>
   17ce8:	mov	r1, r4
   17cec:	mov	r0, r5
   17cf0:	add	r2, pc, r2
   17cf4:	bl	34cc <snprintf@plt>
   17cf8:	cmp	r0, r4
   17cfc:	movcc	r4, #0
   17d00:	movcs	r4, #1
   17d04:	orrs	r4, r4, r0, lsr #31
   17d08:	bne	17d14 <__printf_chk@plt+0x14170>
   17d0c:	add	sp, sp, #12
   17d10:	pop	{r4, r5, pc}
   17d14:	ldr	r1, [pc, #28]	; 17d38 <__printf_chk@plt+0x14194>
   17d18:	ldr	r0, [pc, #28]	; 17d3c <__printf_chk@plt+0x14198>
   17d1c:	add	r1, pc, r1
   17d20:	add	r0, pc, r0
   17d24:	add	r1, r1, #36	; 0x24
   17d28:	bl	12c64 <__printf_chk@plt+0xf0c0>
   17d2c:	andeq	r1, r2, ip, lsl r9
   17d30:	andeq	r1, r2, r8, lsl r9
   17d34:	andeq	r1, r2, r8, asr #17
   17d38:	andeq	r1, r2, ip, lsr #9
   17d3c:	andeq	r1, r2, r4, asr #17
   17d40:	ldr	r3, [pc, #196]	; 17e0c <__printf_chk@plt+0x14268>
   17d44:	ldr	r2, [pc, #196]	; 17e10 <__printf_chk@plt+0x1426c>
   17d48:	add	r3, pc, r3
   17d4c:	push	{r4, r5, r6, r7, lr}
   17d50:	subs	r6, r0, #0
   17d54:	ldr	r7, [r3, r2]
   17d58:	sub	sp, sp, #12
   17d5c:	ldr	r3, [r7]
   17d60:	str	r3, [sp, #4]
   17d64:	beq	17e00 <__printf_chk@plt+0x1425c>
   17d68:	ldr	r5, [pc, #164]	; 17e14 <__printf_chk@plt+0x14270>
   17d6c:	mov	r4, #0
   17d70:	ldr	r1, [pc, #160]	; 17e18 <__printf_chk@plt+0x14274>
   17d74:	add	r5, pc, r5
   17d78:	add	r1, pc, r1
   17d7c:	b	17d90 <__printf_chk@plt+0x141ec>
   17d80:	ldr	r1, [r5, #8]!
   17d84:	add	r4, r4, #1
   17d88:	cmp	r1, #0
   17d8c:	beq	17db4 <__printf_chk@plt+0x14210>
   17d90:	mov	r0, r6
   17d94:	bl	31fc <strcasecmp@plt>
   17d98:	cmp	r0, #0
   17d9c:	bne	17d80 <__printf_chk@plt+0x141dc>
   17da0:	ldr	r3, [pc, #116]	; 17e1c <__printf_chk@plt+0x14278>
   17da4:	add	r3, pc, r3
   17da8:	add	r4, r3, r4, lsl #3
   17dac:	ldr	r0, [r4, #4]
   17db0:	b	17de8 <__printf_chk@plt+0x14244>
   17db4:	mov	r2, r1
   17db8:	mov	r0, r6
   17dbc:	mov	r1, sp
   17dc0:	bl	3238 <strtol@plt>
   17dc4:	ldrb	r3, [r6]
   17dc8:	cmp	r3, #0
   17dcc:	beq	17e00 <__printf_chk@plt+0x1425c>
   17dd0:	ldr	r3, [sp]
   17dd4:	ldrb	r3, [r3]
   17dd8:	cmp	r3, #0
   17ddc:	bne	17e00 <__printf_chk@plt+0x1425c>
   17de0:	cmp	r0, #256	; 0x100
   17de4:	mvncs	r0, #0
   17de8:	ldr	r2, [sp, #4]
   17dec:	ldr	r3, [r7]
   17df0:	cmp	r2, r3
   17df4:	bne	17e08 <__printf_chk@plt+0x14264>
   17df8:	add	sp, sp, #12
   17dfc:	pop	{r4, r5, r6, r7, pc}
   17e00:	mvn	r0, #0
   17e04:	b	17de8 <__printf_chk@plt+0x14244>
   17e08:	bl	36f4 <__stack_chk_fail@plt>
   17e0c:			; <UNDEFINED> instruction: 0x0004feb8
   17e10:	muleq	r0, ip, r3
   17e14:	andeq	pc, r4, ip, asr r7	; <UNPREDICTABLE>
   17e18:	andeq	r1, r2, ip, lsl #17
   17e1c:	andeq	pc, r4, ip, lsr #14
   17e20:	cmp	r0, #40	; 0x28
   17e24:	mov	ip, r0
   17e28:	push	{r4, lr}
   17e2c:	sub	sp, sp, #8
   17e30:	beq	17e98 <__printf_chk@plt+0x142f4>
   17e34:	ldr	r3, [pc, #104]	; 17ea4 <__printf_chk@plt+0x14300>
   17e38:	add	r3, pc, r3
   17e3c:	b	17e4c <__printf_chk@plt+0x142a8>
   17e40:	ldr	r2, [r3, #4]
   17e44:	cmp	r2, ip
   17e48:	beq	17e90 <__printf_chk@plt+0x142ec>
   17e4c:	ldr	r0, [r3, #8]
   17e50:	add	r3, r3, #8
   17e54:	cmp	r0, #0
   17e58:	bne	17e40 <__printf_chk@plt+0x1429c>
   17e5c:	ldr	r4, [pc, #68]	; 17ea8 <__printf_chk@plt+0x14304>
   17e60:	mov	r1, #5
   17e64:	ldr	lr, [pc, #64]	; 17eac <__printf_chk@plt+0x14308>
   17e68:	mov	r3, r1
   17e6c:	add	r4, pc, r4
   17e70:	str	ip, [sp, #4]
   17e74:	add	r4, r4, #8
   17e78:	add	lr, pc, lr
   17e7c:	mov	r2, #1
   17e80:	str	lr, [sp]
   17e84:	mov	r0, r4
   17e88:	bl	3928 <__snprintf_chk@plt>
   17e8c:	mov	r0, r4
   17e90:	add	sp, sp, #8
   17e94:	pop	{r4, pc}
   17e98:	ldr	r0, [pc, #16]	; 17eb0 <__printf_chk@plt+0x1430c>
   17e9c:	add	r0, pc, r0
   17ea0:	b	17e90 <__printf_chk@plt+0x142ec>
   17ea4:	muleq	r4, r8, r6
   17ea8:	muleq	r5, r0, r2
   17eac:	muleq	r2, r4, r7
   17eb0:	andeq	r1, r2, r8, ror #14
   17eb4:	push	{r3, r4, r5, lr}
   17eb8:	mov	r5, r0
   17ebc:	ldrb	r4, [r0]
   17ec0:	cmp	r4, #0
   17ec4:	popeq	{r3, r4, r5, pc}
   17ec8:	bl	3ad8 <__ctype_tolower_loc@plt>
   17ecc:	sub	r3, r5, #1
   17ed0:	ldr	r2, [r0]
   17ed4:	ldr	r2, [r2, r4, lsl #2]
   17ed8:	strb	r2, [r3, #1]!
   17edc:	ldrb	r4, [r3, #1]
   17ee0:	cmp	r4, #0
   17ee4:	bne	17ed0 <__printf_chk@plt+0x1432c>
   17ee8:	pop	{r3, r4, r5, pc}
   17eec:	ldr	r3, [pc, #528]	; 18104 <__printf_chk@plt+0x14560>
   17ef0:	ldr	ip, [pc, #528]	; 18108 <__printf_chk@plt+0x14564>
   17ef4:	add	r3, pc, r3
   17ef8:	push	{r4, r5, r6, r7, r8, r9, lr}
   17efc:	sub	sp, sp, #124	; 0x7c
   17f00:	ldr	r5, [r3, ip]
   17f04:	add	r6, sp, #4
   17f08:	mov	r7, r0
   17f0c:	mov	r9, r1
   17f10:	mov	r8, r2
   17f14:	mov	r1, #0
   17f18:	ldr	r3, [r5]
   17f1c:	mov	r2, #110	; 0x6e
   17f20:	mov	r0, r6
   17f24:	mov	r4, #1
   17f28:	str	r3, [sp, #116]	; 0x74
   17f2c:	bl	3454 <memset@plt>
   17f30:	mov	r1, r7
   17f34:	add	r0, sp, #6
   17f38:	mov	r2, #108	; 0x6c
   17f3c:	strh	r4, [sp, #4]
   17f40:	bl	351ac <__printf_chk@plt+0x31608>
   17f44:	cmp	r0, #107	; 0x6b
   17f48:	bhi	17ff0 <__printf_chk@plt+0x1444c>
   17f4c:	mov	r0, r4
   17f50:	mov	r1, r4
   17f54:	mov	r2, #0
   17f58:	bl	3724 <socket@plt>
   17f5c:	subs	r4, r0, #0
   17f60:	blt	18074 <__printf_chk@plt+0x144d0>
   17f64:	cmp	r8, #1
   17f68:	beq	17fb4 <__printf_chk@plt+0x14410>
   17f6c:	mov	r1, r6
   17f70:	mov	r0, r4
   17f74:	mov	r2, #110	; 0x6e
   17f78:	bl	3664 <bind@plt>
   17f7c:	cmp	r0, #0
   17f80:	blt	18020 <__printf_chk@plt+0x1447c>
   17f84:	mov	r1, r9
   17f88:	mov	r0, r4
   17f8c:	bl	34c0 <listen@plt>
   17f90:	cmp	r0, #0
   17f94:	blt	180a4 <__printf_chk@plt+0x14500>
   17f98:	ldr	r2, [sp, #116]	; 0x74
   17f9c:	mov	r0, r4
   17fa0:	ldr	r3, [r5]
   17fa4:	cmp	r2, r3
   17fa8:	bne	18100 <__printf_chk@plt+0x1455c>
   17fac:	add	sp, sp, #124	; 0x7c
   17fb0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   17fb4:	mov	r0, r7
   17fb8:	bl	35a4 <unlink@plt>
   17fbc:	cmp	r0, #0
   17fc0:	beq	17f6c <__printf_chk@plt+0x143c8>
   17fc4:	bl	3a3c <__errno_location@plt>
   17fc8:	ldr	r0, [r0]
   17fcc:	cmp	r0, #2
   17fd0:	beq	17f6c <__printf_chk@plt+0x143c8>
   17fd4:	bl	334c <strerror@plt>
   17fd8:	mov	r1, r7
   17fdc:	mov	r2, r0
   17fe0:	ldr	r0, [pc, #292]	; 1810c <__printf_chk@plt+0x14568>
   17fe4:	add	r0, pc, r0
   17fe8:	bl	1351c <__printf_chk@plt+0xf978>
   17fec:	b	17f6c <__printf_chk@plt+0x143c8>
   17ff0:	ldr	r1, [pc, #280]	; 18110 <__printf_chk@plt+0x1456c>
   17ff4:	mov	r2, r7
   17ff8:	ldr	r0, [pc, #276]	; 18114 <__printf_chk@plt+0x14570>
   17ffc:	mvn	r4, #0
   18000:	add	r1, pc, r1
   18004:	add	r0, pc, r0
   18008:	add	r1, r1, #52	; 0x34
   1800c:	bl	1351c <__printf_chk@plt+0xf978>
   18010:	bl	3a3c <__errno_location@plt>
   18014:	mov	r3, #36	; 0x24
   18018:	str	r3, [r0]
   1801c:	b	17f98 <__printf_chk@plt+0x143f4>
   18020:	bl	3a3c <__errno_location@plt>
   18024:	ldr	r8, [r0]
   18028:	mov	r6, r0
   1802c:	mov	r0, r8
   18030:	bl	334c <strerror@plt>
   18034:	mov	r1, r0
   18038:	ldr	r0, [pc, #216]	; 18118 <__printf_chk@plt+0x14574>
   1803c:	add	r0, pc, r0
   18040:	bl	1351c <__printf_chk@plt+0xf978>
   18044:	mov	r0, r4
   18048:	bl	34f0 <close@plt>
   1804c:	ldr	r1, [pc, #200]	; 1811c <__printf_chk@plt+0x14578>
   18050:	ldr	r0, [pc, #200]	; 18120 <__printf_chk@plt+0x1457c>
   18054:	mov	r2, r7
   18058:	add	r1, pc, r1
   1805c:	mvn	r4, #0
   18060:	add	r0, pc, r0
   18064:	add	r1, r1, #52	; 0x34
   18068:	bl	1351c <__printf_chk@plt+0xf978>
   1806c:	str	r8, [r6]
   18070:	b	17f98 <__printf_chk@plt+0x143f4>
   18074:	bl	3a3c <__errno_location@plt>
   18078:	ldr	r6, [r0]
   1807c:	mov	r4, r0
   18080:	mov	r0, r6
   18084:	bl	334c <strerror@plt>
   18088:	mov	r1, r0
   1808c:	ldr	r0, [pc, #144]	; 18124 <__printf_chk@plt+0x14580>
   18090:	add	r0, pc, r0
   18094:	bl	1351c <__printf_chk@plt+0xf978>
   18098:	str	r6, [r4]
   1809c:	mvn	r4, #0
   180a0:	b	17f98 <__printf_chk@plt+0x143f4>
   180a4:	bl	3a3c <__errno_location@plt>
   180a8:	ldr	r8, [r0]
   180ac:	mov	r6, r0
   180b0:	mov	r0, r8
   180b4:	bl	334c <strerror@plt>
   180b8:	mov	r1, r0
   180bc:	ldr	r0, [pc, #100]	; 18128 <__printf_chk@plt+0x14584>
   180c0:	add	r0, pc, r0
   180c4:	bl	1351c <__printf_chk@plt+0xf978>
   180c8:	mov	r0, r4
   180cc:	bl	34f0 <close@plt>
   180d0:	mov	r0, r7
   180d4:	bl	35a4 <unlink@plt>
   180d8:	ldr	r1, [pc, #76]	; 1812c <__printf_chk@plt+0x14588>
   180dc:	ldr	r0, [pc, #76]	; 18130 <__printf_chk@plt+0x1458c>
   180e0:	mov	r2, r7
   180e4:	add	r1, pc, r1
   180e8:	mvn	r4, #0
   180ec:	add	r0, pc, r0
   180f0:	add	r1, r1, #52	; 0x34
   180f4:	bl	1351c <__printf_chk@plt+0xf978>
   180f8:	str	r8, [r6]
   180fc:	b	17f98 <__printf_chk@plt+0x143f4>
   18100:	bl	36f4 <__stack_chk_fail@plt>
   18104:	andeq	pc, r4, ip, lsl #26
   18108:	muleq	r0, ip, r3
   1810c:	andeq	r1, r2, ip, ror #12
   18110:	andeq	r1, r2, r8, asr #3
   18114:	andeq	r1, r2, r0, lsl r6
   18118:	andeq	r1, r2, r8, lsr #12
   1811c:	andeq	r1, r2, r0, ror r1
   18120:	andeq	r1, r2, r4, lsl r6
   18124:			; <UNDEFINED> instruction: 0x000215b0
   18128:	ldrdeq	r1, [r2], -r0
   1812c:	andeq	r1, r2, r4, ror #1
   18130:			; <UNDEFINED> instruction: 0x000215b4
   18134:	ldr	r3, [pc, #164]	; 181e0 <__printf_chk@plt+0x1463c>
   18138:	mov	r2, r0
   1813c:	push	{r4, r5, r6, lr}
   18140:	add	r3, pc, r3
   18144:	ldr	lr, [pc, #152]	; 181e4 <__printf_chk@plt+0x14640>
   18148:	sub	sp, sp, #16
   1814c:	ldr	r1, [pc, #148]	; 181e8 <__printf_chk@plt+0x14644>
   18150:	mov	r6, r0
   18154:	ldr	r0, [pc, #144]	; 181ec <__printf_chk@plt+0x14648>
   18158:	add	r4, sp, #16
   1815c:	ldr	r5, [r3, lr]
   18160:	add	r1, pc, r1
   18164:	add	r0, pc, r0
   18168:	add	r1, r1, #68	; 0x44
   1816c:	mov	ip, #1
   18170:	str	ip, [r4, #-8]!
   18174:	ldr	r3, [r5]
   18178:	str	r3, [sp, #12]
   1817c:	bl	13770 <__printf_chk@plt+0xfbcc>
   18180:	mov	r2, #4
   18184:	mov	r3, r4
   18188:	str	r2, [sp]
   1818c:	mov	r0, r6
   18190:	mov	r1, #41	; 0x29
   18194:	mov	r2, #26
   18198:	bl	37e4 <setsockopt@plt>
   1819c:	cmn	r0, #1
   181a0:	beq	181bc <__printf_chk@plt+0x14618>
   181a4:	ldr	r2, [sp, #12]
   181a8:	ldr	r3, [r5]
   181ac:	cmp	r2, r3
   181b0:	bne	181dc <__printf_chk@plt+0x14638>
   181b4:	add	sp, sp, #16
   181b8:	pop	{r4, r5, r6, pc}
   181bc:	bl	3a3c <__errno_location@plt>
   181c0:	ldr	r0, [r0]
   181c4:	bl	334c <strerror@plt>
   181c8:	mov	r1, r0
   181cc:	ldr	r0, [pc, #28]	; 181f0 <__printf_chk@plt+0x1464c>
   181d0:	add	r0, pc, r0
   181d4:	bl	1351c <__printf_chk@plt+0xf978>
   181d8:	b	181a4 <__printf_chk@plt+0x14600>
   181dc:	bl	36f4 <__stack_chk_fail@plt>
   181e0:	andeq	pc, r4, r0, asr #21
   181e4:	muleq	r0, ip, r3
   181e8:	andeq	r1, r2, r8, rrx
   181ec:	andeq	r1, r2, ip, asr r5
   181f0:	andeq	r1, r2, r0, lsl r5
   181f4:	push	{r3, r4, r5, lr}
   181f8:	mov	r5, r0
   181fc:	mov	r4, r1
   18200:	ldr	r0, [r0]
   18204:	ldr	r1, [r1]
   18208:	bl	15f70 <__printf_chk@plt+0x123cc>
   1820c:	cmp	r0, #0
   18210:	popeq	{r3, r4, r5, pc}
   18214:	ldr	r2, [r5, #4]
   18218:	ldr	r3, [r4, #4]
   1821c:	cmp	r2, r3
   18220:	beq	1822c <__printf_chk@plt+0x14688>
   18224:	mov	r0, #0
   18228:	pop	{r3, r4, r5, pc}
   1822c:	ldr	r0, [r5, #8]
   18230:	ldr	r1, [r4, #8]
   18234:	bl	15f70 <__printf_chk@plt+0x123cc>
   18238:	cmp	r0, #0
   1823c:	popeq	{r3, r4, r5, pc}
   18240:	ldr	r0, [r5, #12]
   18244:	ldr	r1, [r4, #12]
   18248:	bl	15f70 <__printf_chk@plt+0x123cc>
   1824c:	cmp	r0, #0
   18250:	popeq	{r3, r4, r5, pc}
   18254:	ldr	r2, [r5, #16]
   18258:	ldr	r3, [r4, #16]
   1825c:	cmp	r2, r3
   18260:	bne	18224 <__printf_chk@plt+0x14680>
   18264:	ldr	r0, [r5, #20]
   18268:	ldr	r1, [r4, #20]
   1826c:	bl	15f70 <__printf_chk@plt+0x123cc>
   18270:	adds	r0, r0, #0
   18274:	movne	r0, #1
   18278:	pop	{r3, r4, r5, pc}
   1827c:	cmp	r1, #0
   18280:	cmpne	r0, #1024	; 0x400
   18284:	movge	r0, #0
   18288:	movlt	r0, #1
   1828c:	eor	r0, r0, #1
   18290:	bx	lr
   18294:	ldr	r0, [pc, #104]	; 18304 <__printf_chk@plt+0x14760>
   18298:	mov	r1, #256	; 0x100
   1829c:	push	{r3, r4, r5, lr}
   182a0:	add	r0, pc, r0
   182a4:	bl	3634 <open64@plt>
   182a8:	cmp	r0, #0
   182ac:	blt	182c0 <__printf_chk@plt+0x1471c>
   182b0:	bl	34f0 <close@plt>
   182b4:	mov	r4, #0
   182b8:	mov	r0, r4
   182bc:	pop	{r3, r4, r5, pc}
   182c0:	bl	32e0 <getppid@plt>
   182c4:	cmp	r0, #1
   182c8:	mov	r4, r0
   182cc:	beq	182dc <__printf_chk@plt+0x14738>
   182d0:	mov	r4, #0
   182d4:	mov	r0, r4
   182d8:	pop	{r3, r4, r5, pc}
   182dc:	mov	r0, #0
   182e0:	bl	3214 <getsid@plt>
   182e4:	mov	r5, r0
   182e8:	bl	3154 <getpid@plt>
   182ec:	cmp	r5, r0
   182f0:	bne	182d0 <__printf_chk@plt+0x1472c>
   182f4:	ldr	r0, [pc, #12]	; 18308 <__printf_chk@plt+0x14764>
   182f8:	add	r0, pc, r0
   182fc:	bl	13770 <__printf_chk@plt+0xfbcc>
   18300:	b	182b8 <__printf_chk@plt+0x14714>
   18304:	andeq	r0, r2, r8, lsr r9
   18308:	andeq	r1, r2, r4, lsl #8
   1830c:	ldr	ip, [pc, #676]	; 185b8 <__printf_chk@plt+0x14a14>
   18310:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18314:	add	ip, pc, ip
   18318:	ldr	lr, [pc, #668]	; 185bc <__printf_chk@plt+0x14a18>
   1831c:	mov	sl, r3
   18320:	sub	sp, sp, #132	; 0x84
   18324:	mov	r4, r0
   18328:	mov	r0, #2
   1832c:	mov	r6, r1
   18330:	ldr	r5, [ip, lr]
   18334:	mov	r7, r2
   18338:	ldr	r3, [r5]
   1833c:	str	r3, [sp, #124]	; 0x7c
   18340:	bl	19ce4 <__printf_chk@plt+0x16140>
   18344:	cmp	r7, #0
   18348:	movne	r3, #0
   1834c:	strne	r3, [r7]
   18350:	cmp	r6, #0
   18354:	mov	r9, r0
   18358:	movne	r3, #0
   1835c:	strne	r3, [r6]
   18360:	cmp	r4, #0
   18364:	beq	18474 <__printf_chk@plt+0x148d0>
   18368:	ldr	r3, [r4, #12]
   1836c:	cmp	r3, #0
   18370:	beq	18474 <__printf_chk@plt+0x148d0>
   18374:	ldr	r0, [r4]
   18378:	bl	782c <__printf_chk@plt+0x3c88>
   1837c:	cmp	r0, #2
   18380:	bne	18474 <__printf_chk@plt+0x148d0>
   18384:	cmp	r9, #0
   18388:	beq	1847c <__printf_chk@plt+0x148d8>
   1838c:	add	r8, sp, #60	; 0x3c
   18390:	mov	r1, sl
   18394:	mov	ip, #64	; 0x40
   18398:	ldr	r2, [sp, #168]	; 0xa8
   1839c:	mov	r3, r8
   183a0:	str	ip, [sp]
   183a4:	bl	19f48 <__printf_chk@plt+0x163a4>
   183a8:	subs	sl, r0, #0
   183ac:	beq	183e4 <__printf_chk@plt+0x14840>
   183b0:	mov	r0, r8
   183b4:	mov	r1, #64	; 0x40
   183b8:	bl	35b90 <__printf_chk@plt+0x31fec>
   183bc:	mov	r4, #0
   183c0:	mov	r0, r4
   183c4:	bl	5ccc <__printf_chk@plt+0x2128>
   183c8:	mov	r0, sl
   183cc:	ldr	r2, [sp, #124]	; 0x7c
   183d0:	ldr	r3, [r5]
   183d4:	cmp	r2, r3
   183d8:	bne	185b4 <__printf_chk@plt+0x14a10>
   183dc:	add	sp, sp, #132	; 0x84
   183e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   183e4:	mov	r1, r9
   183e8:	ldr	r2, [r4, #12]
   183ec:	mov	r0, r8
   183f0:	bl	3148 <DSA_do_sign@plt>
   183f4:	subs	r9, r0, #0
   183f8:	beq	1846c <__printf_chk@plt+0x148c8>
   183fc:	ldr	r0, [r9]
   18400:	bl	38b0 <BN_num_bits@plt>
   18404:	mov	r1, #7
   18408:	bl	368a4 <__printf_chk@plt+0x32d00>
   1840c:	mov	r3, r0
   18410:	add	r4, r0, #7
   18414:	cmp	r3, #0
   18418:	ldr	r0, [r9, #4]
   1841c:	movlt	r3, r4
   18420:	asr	r4, r3, #3
   18424:	bl	38b0 <BN_num_bits@plt>
   18428:	mov	r1, #7
   1842c:	bl	368a4 <__printf_chk@plt+0x32d00>
   18430:	add	r3, r0, #7
   18434:	cmp	r0, #0
   18438:	movlt	r0, r3
   1843c:	asr	r3, r0, #3
   18440:	cmp	r4, #20
   18444:	cmpls	r3, #20
   18448:	mvnhi	sl, #0
   1844c:	movhi	r4, #0
   18450:	bls	18484 <__printf_chk@plt+0x148e0>
   18454:	mov	r0, r8
   18458:	mov	r1, #64	; 0x40
   1845c:	bl	35b90 <__printf_chk@plt+0x31fec>
   18460:	mov	r0, r9
   18464:	bl	3484 <DSA_SIG_free@plt>
   18468:	b	183c0 <__printf_chk@plt+0x1481c>
   1846c:	mvn	sl, #21
   18470:	b	183b0 <__printf_chk@plt+0x1480c>
   18474:	mvn	r0, #9
   18478:	b	183cc <__printf_chk@plt+0x14828>
   1847c:	mvn	r0, #0
   18480:	b	183cc <__printf_chk@plt+0x14828>
   18484:	add	fp, sp, #20
   18488:	mov	r1, #40	; 0x28
   1848c:	str	r3, [sp, #12]
   18490:	mov	r0, fp
   18494:	bl	35b90 <__printf_chk@plt+0x31fec>
   18498:	rsb	r1, r4, #20
   1849c:	add	r1, fp, r1
   184a0:	ldr	r0, [r9]
   184a4:	bl	32ec <BN_bn2bin@plt>
   184a8:	ldr	r3, [sp, #12]
   184ac:	ldr	r0, [r9, #4]
   184b0:	rsb	r1, r3, #40	; 0x28
   184b4:	add	r1, fp, r1
   184b8:	bl	32ec <BN_bn2bin@plt>
   184bc:	ldr	r3, [sp, #172]	; 0xac
   184c0:	tst	r3, #1
   184c4:	beq	18518 <__printf_chk@plt+0x14974>
   184c8:	cmp	r6, #0
   184cc:	beq	18500 <__printf_chk@plt+0x1495c>
   184d0:	mov	r0, #40	; 0x28
   184d4:	bl	38f8 <malloc@plt>
   184d8:	cmp	r0, #0
   184dc:	str	r0, [r6]
   184e0:	beq	185a8 <__printf_chk@plt+0x14a04>
   184e4:	mov	ip, r0
   184e8:	ldm	fp!, {r0, r1, r2, r3}
   184ec:	stmia	ip!, {r0, r1, r2, r3}
   184f0:	ldm	fp!, {r0, r1, r2, r3}
   184f4:	stmia	ip!, {r0, r1, r2, r3}
   184f8:	ldm	fp, {r0, r1}
   184fc:	stm	ip, {r0, r1}
   18500:	cmp	r7, #0
   18504:	moveq	r4, r7
   18508:	movne	r3, #40	; 0x28
   1850c:	movne	r4, #0
   18510:	strne	r3, [r7]
   18514:	b	18454 <__printf_chk@plt+0x148b0>
   18518:	bl	5a34 <__printf_chk@plt+0x1e90>
   1851c:	subs	r4, r0, #0
   18520:	beq	185a8 <__printf_chk@plt+0x14a04>
   18524:	ldr	r1, [pc, #148]	; 185c0 <__printf_chk@plt+0x14a1c>
   18528:	add	r1, pc, r1
   1852c:	bl	e9e8 <__printf_chk@plt+0xae44>
   18530:	subs	sl, r0, #0
   18534:	bne	18454 <__printf_chk@plt+0x148b0>
   18538:	mov	r1, fp
   1853c:	mov	r0, r4
   18540:	mov	r2, #40	; 0x28
   18544:	bl	e924 <__printf_chk@plt+0xad80>
   18548:	subs	sl, r0, #0
   1854c:	bne	18454 <__printf_chk@plt+0x148b0>
   18550:	mov	r0, r4
   18554:	bl	62bc <__printf_chk@plt+0x2718>
   18558:	cmp	r6, #0
   1855c:	mov	fp, r0
   18560:	beq	1859c <__printf_chk@plt+0x149f8>
   18564:	bl	38f8 <malloc@plt>
   18568:	cmp	r0, #0
   1856c:	mov	r3, r0
   18570:	str	r0, [r6]
   18574:	mvneq	sl, #1
   18578:	beq	18454 <__printf_chk@plt+0x148b0>
   1857c:	mov	r0, r4
   18580:	str	r3, [sp, #12]
   18584:	bl	645c <__printf_chk@plt+0x28b8>
   18588:	ldr	r3, [sp, #12]
   1858c:	mov	r2, fp
   18590:	mov	r1, r0
   18594:	mov	r0, r3
   18598:	bl	38c8 <memcpy@plt>
   1859c:	cmp	r7, #0
   185a0:	strne	fp, [r7]
   185a4:	b	18454 <__printf_chk@plt+0x148b0>
   185a8:	mvn	sl, #1
   185ac:	mov	r4, #0
   185b0:	b	18454 <__printf_chk@plt+0x148b0>
   185b4:	bl	36f4 <__stack_chk_fail@plt>
   185b8:	andeq	pc, r4, ip, ror #17
   185bc:	muleq	r0, ip, r3
   185c0:	andeq	r0, r2, ip, asr #1
   185c4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   185c8:	mov	r9, r3
   185cc:	ldr	lr, [pc, #668]	; 18870 <__printf_chk@plt+0x14ccc>
   185d0:	sub	sp, sp, #92	; 0x5c
   185d4:	ldr	ip, [pc, #664]	; 18874 <__printf_chk@plt+0x14cd0>
   185d8:	mov	r5, r0
   185dc:	add	lr, pc, lr
   185e0:	mov	r0, #2
   185e4:	mov	r8, #0
   185e8:	mov	r6, r1
   185ec:	ldr	r7, [lr, ip]
   185f0:	mov	r4, r2
   185f4:	str	r8, [sp, #8]
   185f8:	mov	r2, lr
   185fc:	ldr	r3, [r7]
   18600:	str	r3, [sp, #84]	; 0x54
   18604:	bl	19ce4 <__printf_chk@plt+0x16140>
   18608:	cmp	r5, r8
   1860c:	str	r8, [sp, #16]
   18610:	mov	sl, r0
   18614:	beq	187b0 <__printf_chk@plt+0x14c0c>
   18618:	ldr	r3, [r5, #12]
   1861c:	cmp	r3, #0
   18620:	beq	187b0 <__printf_chk@plt+0x14c0c>
   18624:	ldr	r0, [r5]
   18628:	bl	782c <__printf_chk@plt+0x3c88>
   1862c:	cmp	r0, #2
   18630:	bne	187b0 <__printf_chk@plt+0x14c0c>
   18634:	cmp	r4, #0
   18638:	cmpne	r6, #0
   1863c:	movne	r8, #0
   18640:	moveq	r8, #1
   18644:	beq	187b0 <__printf_chk@plt+0x14c0c>
   18648:	cmp	sl, #0
   1864c:	beq	1880c <__printf_chk@plt+0x14c68>
   18650:	ldr	r3, [sp, #132]	; 0x84
   18654:	ands	fp, r3, #1
   18658:	bne	186e0 <__printf_chk@plt+0x14b3c>
   1865c:	mov	r0, r6
   18660:	mov	r1, r4
   18664:	bl	5aa4 <__printf_chk@plt+0x1f00>
   18668:	subs	r6, r0, #0
   1866c:	beq	18820 <__printf_chk@plt+0x14c7c>
   18670:	mov	r2, fp
   18674:	add	r1, sp, #16
   18678:	bl	e328 <__printf_chk@plt+0xa784>
   1867c:	cmp	r0, #0
   18680:	beq	187b8 <__printf_chk@plt+0x14c14>
   18684:	mvn	r4, #3
   18688:	add	r0, sp, #20
   1868c:	mov	r1, #64	; 0x40
   18690:	bl	35b90 <__printf_chk@plt+0x31fec>
   18694:	mov	r0, r6
   18698:	bl	5ccc <__printf_chk@plt+0x2128>
   1869c:	ldr	r0, [sp, #16]
   186a0:	bl	3244 <free@plt>
   186a4:	ldr	r0, [sp, #8]
   186a8:	cmp	r0, #0
   186ac:	moveq	r0, r4
   186b0:	beq	186c8 <__printf_chk@plt+0x14b24>
   186b4:	ldr	r1, [sp, #12]
   186b8:	bl	35b90 <__printf_chk@plt+0x31fec>
   186bc:	ldr	r0, [sp, #8]
   186c0:	bl	3244 <free@plt>
   186c4:	mov	r0, r4
   186c8:	ldr	r2, [sp, #84]	; 0x54
   186cc:	ldr	r3, [r7]
   186d0:	cmp	r2, r3
   186d4:	bne	1886c <__printf_chk@plt+0x14cc8>
   186d8:	add	sp, sp, #92	; 0x5c
   186dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   186e0:	mov	r0, r4
   186e4:	bl	38f8 <malloc@plt>
   186e8:	cmp	r0, #0
   186ec:	str	r0, [sp, #8]
   186f0:	beq	18820 <__printf_chk@plt+0x14c7c>
   186f4:	mov	r1, r6
   186f8:	mov	r2, r4
   186fc:	mov	r6, r8
   18700:	bl	38c8 <memcpy@plt>
   18704:	str	r4, [sp, #12]
   18708:	cmp	r4, #40	; 0x28
   1870c:	bne	18684 <__printf_chk@plt+0x14ae0>
   18710:	bl	397c <DSA_SIG_new@plt>
   18714:	subs	r8, r0, #0
   18718:	beq	18804 <__printf_chk@plt+0x14c60>
   1871c:	bl	3b50 <BN_new@plt>
   18720:	cmp	r0, #0
   18724:	str	r0, [r8]
   18728:	beq	18814 <__printf_chk@plt+0x14c70>
   1872c:	bl	3b50 <BN_new@plt>
   18730:	cmp	r0, #0
   18734:	str	r0, [r8, #4]
   18738:	beq	18814 <__printf_chk@plt+0x14c70>
   1873c:	ldr	r0, [sp, #8]
   18740:	mov	r1, #20
   18744:	ldr	r2, [r8]
   18748:	bl	36b8 <BN_bin2bn@plt>
   1874c:	cmp	r0, #0
   18750:	beq	18828 <__printf_chk@plt+0x14c84>
   18754:	ldr	r0, [sp, #8]
   18758:	mov	r1, #20
   1875c:	ldr	r2, [r8, #4]
   18760:	add	r0, r0, r1
   18764:	bl	36b8 <BN_bin2bn@plt>
   18768:	cmp	r0, #0
   1876c:	beq	18828 <__printf_chk@plt+0x14c84>
   18770:	add	fp, sp, #20
   18774:	mov	r2, #64	; 0x40
   18778:	mov	r1, r9
   1877c:	str	r2, [sp]
   18780:	mov	r0, #2
   18784:	mov	r3, fp
   18788:	ldr	r2, [sp, #128]	; 0x80
   1878c:	bl	19f48 <__printf_chk@plt+0x163a4>
   18790:	subs	r4, r0, #0
   18794:	beq	1883c <__printf_chk@plt+0x14c98>
   18798:	mov	r0, fp
   1879c:	mov	r1, #64	; 0x40
   187a0:	bl	35b90 <__printf_chk@plt+0x31fec>
   187a4:	mov	r0, r8
   187a8:	bl	3484 <DSA_SIG_free@plt>
   187ac:	b	18694 <__printf_chk@plt+0x14af0>
   187b0:	mvn	r0, #9
   187b4:	b	186c8 <__printf_chk@plt+0x14b24>
   187b8:	mov	r0, r6
   187bc:	add	r1, sp, #8
   187c0:	add	r2, sp, #12
   187c4:	bl	e248 <__printf_chk@plt+0xa6a4>
   187c8:	cmp	r0, #0
   187cc:	bne	18684 <__printf_chk@plt+0x14ae0>
   187d0:	ldr	r0, [pc, #160]	; 18878 <__printf_chk@plt+0x14cd4>
   187d4:	ldr	r1, [sp, #16]
   187d8:	add	r0, pc, r0
   187dc:	bl	3a00 <strcmp@plt>
   187e0:	cmp	r0, #0
   187e4:	mvnne	r4, #12
   187e8:	bne	18688 <__printf_chk@plt+0x14ae4>
   187ec:	mov	r0, r6
   187f0:	bl	62bc <__printf_chk@plt+0x2718>
   187f4:	cmp	r0, #0
   187f8:	bne	18834 <__printf_chk@plt+0x14c90>
   187fc:	ldr	r4, [sp, #12]
   18800:	b	18708 <__printf_chk@plt+0x14b64>
   18804:	mvn	r4, #1
   18808:	b	18688 <__printf_chk@plt+0x14ae4>
   1880c:	mvn	r0, #0
   18810:	b	186c8 <__printf_chk@plt+0x14b24>
   18814:	mvn	r4, #1
   18818:	add	fp, sp, #20
   1881c:	b	18798 <__printf_chk@plt+0x14bf4>
   18820:	mvn	r0, #1
   18824:	b	186c8 <__printf_chk@plt+0x14b24>
   18828:	mvn	r4, #21
   1882c:	add	fp, sp, #20
   18830:	b	18798 <__printf_chk@plt+0x14bf4>
   18834:	mvn	r4, #22
   18838:	b	18688 <__printf_chk@plt+0x14ae4>
   1883c:	mov	r1, sl
   18840:	ldr	r3, [r5, #12]
   18844:	mov	r0, fp
   18848:	mov	r2, r8
   1884c:	bl	3b80 <DSA_do_verify@plt>
   18850:	cmp	r0, #0
   18854:	mvneq	r4, #20
   18858:	beq	18798 <__printf_chk@plt+0x14bf4>
   1885c:	cmp	r0, #1
   18860:	moveq	r4, #0
   18864:	mvnne	r4, #21
   18868:	b	18798 <__printf_chk@plt+0x14bf4>
   1886c:	bl	36f4 <__stack_chk_fail@plt>
   18870:	andeq	pc, r4, r4, lsr #12
   18874:	muleq	r0, ip, r3
   18878:	andeq	pc, r1, ip, lsl lr	; <UNPREDICTABLE>
   1887c:	ldr	ip, [pc, #560]	; 18ab4 <__printf_chk@plt+0x14f10>
   18880:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18884:	subs	r9, r2, #0
   18888:	ldr	r2, [pc, #552]	; 18ab8 <__printf_chk@plt+0x14f14>
   1888c:	add	ip, pc, ip
   18890:	mov	sl, r3
   18894:	sub	sp, sp, #92	; 0x5c
   18898:	mov	r4, r0
   1889c:	mov	r6, r1
   188a0:	ldr	r5, [ip, r2]
   188a4:	mov	r0, ip
   188a8:	ldr	r3, [r5]
   188ac:	str	r3, [sp, #84]	; 0x54
   188b0:	movne	r3, #0
   188b4:	strne	r3, [r9]
   188b8:	cmp	r1, #0
   188bc:	movne	r3, #0
   188c0:	strne	r3, [r1]
   188c4:	cmp	r4, #0
   188c8:	beq	18968 <__printf_chk@plt+0x14dc4>
   188cc:	ldr	r3, [r4, #20]
   188d0:	cmp	r3, #0
   188d4:	beq	18968 <__printf_chk@plt+0x14dc4>
   188d8:	ldr	r0, [r4]
   188dc:	bl	782c <__printf_chk@plt+0x3c88>
   188e0:	cmp	r0, #3
   188e4:	bne	18968 <__printf_chk@plt+0x14dc4>
   188e8:	ldr	r0, [r4, #16]
   188ec:	bl	79a0 <__printf_chk@plt+0x3dfc>
   188f0:	cmn	r0, #1
   188f4:	mov	r7, r0
   188f8:	beq	189e8 <__printf_chk@plt+0x14e44>
   188fc:	bl	19ce4 <__printf_chk@plt+0x16140>
   18900:	subs	fp, r0, #0
   18904:	beq	189e8 <__printf_chk@plt+0x14e44>
   18908:	add	r8, sp, #20
   1890c:	mov	r0, r7
   18910:	mov	r2, #64	; 0x40
   18914:	mov	r1, sl
   18918:	str	r2, [sp]
   1891c:	mov	r3, r8
   18920:	ldr	r2, [sp, #128]	; 0x80
   18924:	bl	19f48 <__printf_chk@plt+0x163a4>
   18928:	subs	r7, r0, #0
   1892c:	beq	18970 <__printf_chk@plt+0x14dcc>
   18930:	mov	r1, #64	; 0x40
   18934:	mov	r0, r8
   18938:	bl	35b90 <__printf_chk@plt+0x31fec>
   1893c:	mov	r0, #0
   18940:	bl	5ccc <__printf_chk@plt+0x2128>
   18944:	mov	r0, #0
   18948:	bl	5ccc <__printf_chk@plt+0x2128>
   1894c:	mov	r0, r7
   18950:	ldr	r2, [sp, #84]	; 0x54
   18954:	ldr	r3, [r5]
   18958:	cmp	r2, r3
   1895c:	bne	18ab0 <__printf_chk@plt+0x14f0c>
   18960:	add	sp, sp, #92	; 0x5c
   18964:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18968:	mvn	r0, #9
   1896c:	b	18950 <__printf_chk@plt+0x14dac>
   18970:	mov	r1, fp
   18974:	mov	r0, r8
   18978:	ldr	r2, [r4, #20]
   1897c:	bl	3400 <ECDSA_do_sign@plt>
   18980:	subs	r7, r0, #0
   18984:	beq	189f0 <__printf_chk@plt+0x14e4c>
   18988:	bl	5a34 <__printf_chk@plt+0x1e90>
   1898c:	subs	sl, r0, #0
   18990:	beq	18a9c <__printf_chk@plt+0x14ef8>
   18994:	bl	5a34 <__printf_chk@plt+0x1e90>
   18998:	subs	fp, r0, #0
   1899c:	beq	18aa8 <__printf_chk@plt+0x14f04>
   189a0:	mov	r0, sl
   189a4:	ldr	r1, [r7]
   189a8:	bl	f5b0 <__printf_chk@plt+0xba0c>
   189ac:	subs	r3, r0, #0
   189b0:	beq	189f8 <__printf_chk@plt+0x14e54>
   189b4:	mov	r1, #64	; 0x40
   189b8:	mov	r0, r8
   189bc:	str	r3, [sp, #8]
   189c0:	bl	35b90 <__printf_chk@plt+0x31fec>
   189c4:	mov	r0, fp
   189c8:	bl	5ccc <__printf_chk@plt+0x2128>
   189cc:	mov	r0, sl
   189d0:	bl	5ccc <__printf_chk@plt+0x2128>
   189d4:	mov	r0, r7
   189d8:	bl	3430 <ECDSA_SIG_free@plt>
   189dc:	ldr	r3, [sp, #8]
   189e0:	mov	r0, r3
   189e4:	b	18950 <__printf_chk@plt+0x14dac>
   189e8:	mvn	r0, #0
   189ec:	b	18950 <__printf_chk@plt+0x14dac>
   189f0:	mvn	r7, #21
   189f4:	b	18930 <__printf_chk@plt+0x14d8c>
   189f8:	mov	r0, sl
   189fc:	ldr	r1, [r7, #4]
   18a00:	bl	f5b0 <__printf_chk@plt+0xba0c>
   18a04:	subs	r3, r0, #0
   18a08:	bne	189b4 <__printf_chk@plt+0x14e10>
   18a0c:	mov	r0, r4
   18a10:	bl	7314 <__printf_chk@plt+0x3770>
   18a14:	mov	r1, r0
   18a18:	mov	r0, fp
   18a1c:	bl	e9e8 <__printf_chk@plt+0xae44>
   18a20:	subs	r3, r0, #0
   18a24:	bne	189b4 <__printf_chk@plt+0x14e10>
   18a28:	mov	r0, fp
   18a2c:	mov	r1, sl
   18a30:	bl	ea28 <__printf_chk@plt+0xae84>
   18a34:	subs	r3, r0, #0
   18a38:	bne	189b4 <__printf_chk@plt+0x14e10>
   18a3c:	mov	r0, fp
   18a40:	str	r3, [sp, #8]
   18a44:	bl	62bc <__printf_chk@plt+0x2718>
   18a48:	cmp	r6, #0
   18a4c:	ldr	r3, [sp, #8]
   18a50:	mov	r4, r0
   18a54:	beq	18a90 <__printf_chk@plt+0x14eec>
   18a58:	bl	38f8 <malloc@plt>
   18a5c:	cmp	r0, #0
   18a60:	mov	r2, r0
   18a64:	str	r0, [r6]
   18a68:	beq	18aa8 <__printf_chk@plt+0x14f04>
   18a6c:	mov	r0, fp
   18a70:	str	r2, [sp, #12]
   18a74:	bl	645c <__printf_chk@plt+0x28b8>
   18a78:	ldr	r2, [sp, #12]
   18a7c:	mov	r1, r0
   18a80:	mov	r0, r2
   18a84:	mov	r2, r4
   18a88:	bl	38c8 <memcpy@plt>
   18a8c:	ldr	r3, [sp, #8]
   18a90:	cmp	r9, #0
   18a94:	strne	r4, [r9]
   18a98:	b	189b4 <__printf_chk@plt+0x14e10>
   18a9c:	mvn	r3, #1
   18aa0:	mov	fp, sl
   18aa4:	b	189b4 <__printf_chk@plt+0x14e10>
   18aa8:	mvn	r3, #1
   18aac:	b	189b4 <__printf_chk@plt+0x14e10>
   18ab0:	bl	36f4 <__stack_chk_fail@plt>
   18ab4:	andeq	pc, r4, r4, ror r3	; <UNPREDICTABLE>
   18ab8:	muleq	r0, ip, r3
   18abc:	ldr	ip, [pc, #576]	; 18d04 <__printf_chk@plt+0x15160>
   18ac0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18ac4:	add	ip, pc, ip
   18ac8:	ldr	r7, [pc, #568]	; 18d08 <__printf_chk@plt+0x15164>
   18acc:	mov	r8, r3
   18ad0:	sub	sp, sp, #100	; 0x64
   18ad4:	subs	r4, r0, #0
   18ad8:	mov	r5, r2
   18adc:	mov	r0, ip
   18ae0:	ldr	r7, [ip, r7]
   18ae4:	mov	r2, #0
   18ae8:	mov	r6, r1
   18aec:	str	r2, [sp, #20]
   18af0:	str	r2, [sp, #24]
   18af4:	ldr	r3, [r7]
   18af8:	str	r3, [sp, #92]	; 0x5c
   18afc:	beq	18bbc <__printf_chk@plt+0x15018>
   18b00:	ldr	r3, [r4, #20]
   18b04:	cmp	r3, #0
   18b08:	beq	18bbc <__printf_chk@plt+0x15018>
   18b0c:	ldr	r0, [r4]
   18b10:	bl	782c <__printf_chk@plt+0x3c88>
   18b14:	cmp	r0, #3
   18b18:	bne	18bbc <__printf_chk@plt+0x15018>
   18b1c:	cmp	r5, #0
   18b20:	cmpne	r6, #0
   18b24:	movne	sl, #0
   18b28:	moveq	sl, #1
   18b2c:	beq	18bbc <__printf_chk@plt+0x15018>
   18b30:	ldr	r0, [r4, #16]
   18b34:	bl	79a0 <__printf_chk@plt+0x3dfc>
   18b38:	cmn	r0, #1
   18b3c:	mov	r9, r0
   18b40:	beq	18c58 <__printf_chk@plt+0x150b4>
   18b44:	bl	19ce4 <__printf_chk@plt+0x16140>
   18b48:	subs	fp, r0, #0
   18b4c:	beq	18c58 <__printf_chk@plt+0x150b4>
   18b50:	mov	r1, r5
   18b54:	mov	r0, r6
   18b58:	bl	5aa4 <__printf_chk@plt+0x1f00>
   18b5c:	subs	r5, r0, #0
   18b60:	beq	18c60 <__printf_chk@plt+0x150bc>
   18b64:	mov	r2, sl
   18b68:	add	r1, sp, #24
   18b6c:	bl	e328 <__printf_chk@plt+0xa784>
   18b70:	cmp	r0, #0
   18b74:	beq	18bc4 <__printf_chk@plt+0x15020>
   18b78:	mvn	r6, #3
   18b7c:	add	r0, sp, #28
   18b80:	mov	r1, #64	; 0x40
   18b84:	bl	35b90 <__printf_chk@plt+0x31fec>
   18b88:	ldr	r0, [sp, #20]
   18b8c:	bl	5ccc <__printf_chk@plt+0x2128>
   18b90:	mov	r0, r5
   18b94:	bl	5ccc <__printf_chk@plt+0x2128>
   18b98:	ldr	r0, [sp, #24]
   18b9c:	bl	3244 <free@plt>
   18ba0:	mov	r0, r6
   18ba4:	ldr	r2, [sp, #92]	; 0x5c
   18ba8:	ldr	r3, [r7]
   18bac:	cmp	r2, r3
   18bb0:	bne	18d00 <__printf_chk@plt+0x1515c>
   18bb4:	add	sp, sp, #100	; 0x64
   18bb8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18bbc:	mvn	r0, #9
   18bc0:	b	18ba4 <__printf_chk@plt+0x15000>
   18bc4:	mov	r0, r5
   18bc8:	add	r1, sp, #20
   18bcc:	bl	ea5c <__printf_chk@plt+0xaeb8>
   18bd0:	cmp	r0, #0
   18bd4:	bne	18b78 <__printf_chk@plt+0x14fd4>
   18bd8:	mov	r0, r4
   18bdc:	bl	7314 <__printf_chk@plt+0x3770>
   18be0:	ldr	r1, [sp, #24]
   18be4:	bl	3a00 <strcmp@plt>
   18be8:	cmp	r0, #0
   18bec:	mvnne	r6, #12
   18bf0:	bne	18b7c <__printf_chk@plt+0x14fd8>
   18bf4:	mov	r0, r5
   18bf8:	bl	62bc <__printf_chk@plt+0x2718>
   18bfc:	cmp	r0, #0
   18c00:	mvnne	r6, #22
   18c04:	bne	18b7c <__printf_chk@plt+0x14fd8>
   18c08:	bl	34fc <ECDSA_SIG_new@plt>
   18c0c:	subs	sl, r0, #0
   18c10:	beq	18c68 <__printf_chk@plt+0x150c4>
   18c14:	ldr	r0, [sp, #20]
   18c18:	ldr	r1, [sl]
   18c1c:	bl	f2e8 <__printf_chk@plt+0xb744>
   18c20:	cmp	r0, #0
   18c24:	beq	18c70 <__printf_chk@plt+0x150cc>
   18c28:	add	ip, sp, #28
   18c2c:	mvn	r6, #3
   18c30:	mov	r0, ip
   18c34:	mov	r1, #64	; 0x40
   18c38:	bl	35b90 <__printf_chk@plt+0x31fec>
   18c3c:	ldr	r0, [sp, #20]
   18c40:	bl	5ccc <__printf_chk@plt+0x2128>
   18c44:	mov	r0, r5
   18c48:	bl	5ccc <__printf_chk@plt+0x2128>
   18c4c:	mov	r0, sl
   18c50:	bl	3430 <ECDSA_SIG_free@plt>
   18c54:	b	18b98 <__printf_chk@plt+0x14ff4>
   18c58:	mvn	r0, #0
   18c5c:	b	18ba4 <__printf_chk@plt+0x15000>
   18c60:	mvn	r0, #1
   18c64:	b	18ba4 <__printf_chk@plt+0x15000>
   18c68:	mvn	r6, #1
   18c6c:	b	18b7c <__printf_chk@plt+0x14fd8>
   18c70:	ldr	r0, [sp, #20]
   18c74:	ldr	r1, [sl, #4]
   18c78:	bl	f2e8 <__printf_chk@plt+0xb744>
   18c7c:	cmp	r0, #0
   18c80:	bne	18c28 <__printf_chk@plt+0x15084>
   18c84:	ldr	r0, [sp, #20]
   18c88:	bl	62bc <__printf_chk@plt+0x2718>
   18c8c:	cmp	r0, #0
   18c90:	addne	ip, sp, #28
   18c94:	mvnne	r6, #22
   18c98:	bne	18c30 <__printf_chk@plt+0x1508c>
   18c9c:	add	ip, sp, #28
   18ca0:	mov	r2, #64	; 0x40
   18ca4:	mov	r0, r9
   18ca8:	str	r2, [sp]
   18cac:	mov	r3, ip
   18cb0:	mov	r1, r8
   18cb4:	ldr	r2, [sp, #136]	; 0x88
   18cb8:	str	ip, [sp, #12]
   18cbc:	bl	19f48 <__printf_chk@plt+0x163a4>
   18cc0:	ldr	ip, [sp, #12]
   18cc4:	subs	r6, r0, #0
   18cc8:	bne	18c30 <__printf_chk@plt+0x1508c>
   18ccc:	mov	r0, ip
   18cd0:	mov	r1, fp
   18cd4:	ldr	r3, [r4, #20]
   18cd8:	mov	r2, sl
   18cdc:	bl	3688 <ECDSA_do_verify@plt>
   18ce0:	ldr	ip, [sp, #12]
   18ce4:	cmp	r0, #0
   18ce8:	mvneq	r6, #20
   18cec:	beq	18c30 <__printf_chk@plt+0x1508c>
   18cf0:	cmp	r0, #1
   18cf4:	moveq	r6, #0
   18cf8:	mvnne	r6, #21
   18cfc:	b	18c30 <__printf_chk@plt+0x1508c>
   18d00:	bl	36f4 <__stack_chk_fail@plt>
   18d04:	andeq	pc, r4, ip, lsr r1	; <UNPREDICTABLE>
   18d08:	muleq	r0, ip, r3
   18d0c:	ldr	r1, [pc, #116]	; 18d88 <__printf_chk@plt+0x151e4>
   18d10:	push	{r4, lr}
   18d14:	add	r1, pc, r1
   18d18:	mov	r4, r0
   18d1c:	bl	3a00 <strcmp@plt>
   18d20:	cmp	r0, #0
   18d24:	bne	18d30 <__printf_chk@plt+0x1518c>
   18d28:	mov	r0, #2
   18d2c:	pop	{r4, pc}
   18d30:	ldr	r1, [pc, #84]	; 18d8c <__printf_chk@plt+0x151e8>
   18d34:	mov	r0, r4
   18d38:	add	r1, pc, r1
   18d3c:	bl	3a00 <strcmp@plt>
   18d40:	cmp	r0, #0
   18d44:	beq	18d28 <__printf_chk@plt+0x15184>
   18d48:	ldr	r1, [pc, #64]	; 18d90 <__printf_chk@plt+0x151ec>
   18d4c:	mov	r0, r4
   18d50:	add	r1, pc, r1
   18d54:	bl	3a00 <strcmp@plt>
   18d58:	cmp	r0, #0
   18d5c:	bne	18d68 <__printf_chk@plt+0x151c4>
   18d60:	mov	r0, #3
   18d64:	pop	{r4, pc}
   18d68:	ldr	r1, [pc, #36]	; 18d94 <__printf_chk@plt+0x151f0>
   18d6c:	mov	r0, r4
   18d70:	add	r1, pc, r1
   18d74:	bl	3a00 <strcmp@plt>
   18d78:	cmp	r0, #0
   18d7c:	mvnne	r0, #0
   18d80:	moveq	r0, #5
   18d84:	pop	{r4, pc}
   18d88:			; <UNDEFINED> instruction: 0x0001f8b4
   18d8c:	andeq	pc, r1, ip, lsl #18
   18d90:	andeq	pc, r1, r4, lsl #17
   18d94:	andeq	pc, r1, r4, ror r8	; <UNPREDICTABLE>
   18d98:	ldr	ip, [pc, #736]	; 19080 <__printf_chk@plt+0x154dc>
   18d9c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18da0:	subs	r8, r2, #0
   18da4:	ldr	r2, [pc, #728]	; 19084 <__printf_chk@plt+0x154e0>
   18da8:	add	ip, pc, ip
   18dac:	mov	sl, r3
   18db0:	sub	sp, sp, #100	; 0x64
   18db4:	mov	r3, ip
   18db8:	mov	r4, r0
   18dbc:	ldr	r6, [ip, r2]
   18dc0:	mov	r7, r1
   18dc4:	ldr	r0, [sp, #140]	; 0x8c
   18dc8:	ldr	r3, [r6]
   18dcc:	str	r3, [sp, #92]	; 0x5c
   18dd0:	movne	r3, #0
   18dd4:	strne	r3, [r8]
   18dd8:	cmp	r1, #0
   18ddc:	movne	r3, #0
   18de0:	strne	r3, [r1]
   18de4:	cmp	r0, #0
   18de8:	beq	18df8 <__printf_chk@plt+0x15254>
   18dec:	ldrb	r3, [r0]
   18df0:	cmp	r3, #0
   18df4:	bne	18ed8 <__printf_chk@plt+0x15334>
   18df8:	mov	r5, #2
   18dfc:	cmp	r4, #0
   18e00:	beq	18ef8 <__printf_chk@plt+0x15354>
   18e04:	ldr	r3, [r4, #8]
   18e08:	cmp	r3, #0
   18e0c:	beq	18ef8 <__printf_chk@plt+0x15354>
   18e10:	cmn	r5, #1
   18e14:	beq	18ef8 <__printf_chk@plt+0x15354>
   18e18:	ldr	r0, [r4]
   18e1c:	bl	782c <__printf_chk@plt+0x3c88>
   18e20:	cmp	r0, #1
   18e24:	bne	18ef8 <__printf_chk@plt+0x15354>
   18e28:	ldr	r3, [r4, #8]
   18e2c:	ldr	r0, [r3, #16]
   18e30:	bl	38b0 <BN_num_bits@plt>
   18e34:	cmp	r0, #768	; 0x300
   18e38:	blt	18ef8 <__printf_chk@plt+0x15354>
   18e3c:	ldr	r0, [r4, #8]
   18e40:	bl	3ac0 <RSA_size@plt>
   18e44:	sub	r3, r0, #1
   18e48:	mov	r9, r0
   18e4c:	cmp	r3, #2048	; 0x800
   18e50:	bcs	18ef8 <__printf_chk@plt+0x15354>
   18e54:	sub	r3, r5, #2
   18e58:	cmp	r3, #3
   18e5c:	mvnhi	r3, #0
   18e60:	strhi	r3, [sp, #20]
   18e64:	bls	18ee4 <__printf_chk@plt+0x15340>
   18e68:	mov	r0, r5
   18e6c:	bl	19ce4 <__printf_chk@plt+0x16140>
   18e70:	cmp	r0, #0
   18e74:	str	r0, [sp, #16]
   18e78:	beq	18f6c <__printf_chk@plt+0x153c8>
   18e7c:	add	fp, sp, #28
   18e80:	mov	r1, sl
   18e84:	mov	r2, #64	; 0x40
   18e88:	mov	r0, r5
   18e8c:	str	r2, [sp]
   18e90:	mov	r3, fp
   18e94:	ldr	r2, [sp, #136]	; 0x88
   18e98:	bl	19f48 <__printf_chk@plt+0x163a4>
   18e9c:	subs	sl, r0, #0
   18ea0:	beq	18f00 <__printf_chk@plt+0x1535c>
   18ea4:	mov	r0, fp
   18ea8:	mov	r1, #64	; 0x40
   18eac:	bl	35b90 <__printf_chk@plt+0x31fec>
   18eb0:	mov	r4, #0
   18eb4:	mov	r0, r4
   18eb8:	bl	5ccc <__printf_chk@plt+0x2128>
   18ebc:	mov	r0, sl
   18ec0:	ldr	r2, [sp, #92]	; 0x5c
   18ec4:	ldr	r3, [r6]
   18ec8:	cmp	r2, r3
   18ecc:	bne	1907c <__printf_chk@plt+0x154d8>
   18ed0:	add	sp, sp, #100	; 0x64
   18ed4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18ed8:	bl	18d0c <__printf_chk@plt+0x15168>
   18edc:	mov	r5, r0
   18ee0:	b	18dfc <__printf_chk@plt+0x15258>
   18ee4:	ldr	r2, [pc, #412]	; 19088 <__printf_chk@plt+0x154e4>
   18ee8:	add	r2, pc, r2
   18eec:	ldr	r2, [r2, r3, lsl #2]
   18ef0:	str	r2, [sp, #20]
   18ef4:	b	18e68 <__printf_chk@plt+0x152c4>
   18ef8:	mvn	r0, #9
   18efc:	b	18ec0 <__printf_chk@plt+0x1531c>
   18f00:	mov	r0, r9
   18f04:	bl	38f8 <malloc@plt>
   18f08:	cmp	r0, #0
   18f0c:	str	r0, [sp, #12]
   18f10:	beq	18f74 <__printf_chk@plt+0x153d0>
   18f14:	add	r3, sp, #24
   18f18:	str	r3, [sp]
   18f1c:	ldr	lr, [r4, #8]
   18f20:	mov	r1, fp
   18f24:	ldr	r0, [sp, #20]
   18f28:	ldr	r2, [sp, #16]
   18f2c:	ldr	r3, [sp, #12]
   18f30:	str	lr, [sp, #4]
   18f34:	bl	3970 <RSA_sign@plt>
   18f38:	cmp	r0, #1
   18f3c:	movne	r4, sl
   18f40:	mvnne	sl, #21
   18f44:	beq	18f7c <__printf_chk@plt+0x153d8>
   18f48:	mov	r0, fp
   18f4c:	mov	r1, #64	; 0x40
   18f50:	bl	35b90 <__printf_chk@plt+0x31fec>
   18f54:	ldr	r0, [sp, #12]
   18f58:	mov	r1, r9
   18f5c:	bl	35b90 <__printf_chk@plt+0x31fec>
   18f60:	ldr	r0, [sp, #12]
   18f64:	bl	3244 <free@plt>
   18f68:	b	18eb4 <__printf_chk@plt+0x15310>
   18f6c:	mvn	r0, #0
   18f70:	b	18ec0 <__printf_chk@plt+0x1531c>
   18f74:	mvn	sl, #1
   18f78:	b	18ea4 <__printf_chk@plt+0x15300>
   18f7c:	ldr	r2, [sp, #24]
   18f80:	cmp	r9, r2
   18f84:	bhi	19038 <__printf_chk@plt+0x15494>
   18f88:	movcc	r4, sl
   18f8c:	mvncc	sl, #0
   18f90:	bcc	18f48 <__printf_chk@plt+0x153a4>
   18f94:	bl	5a34 <__printf_chk@plt+0x1e90>
   18f98:	subs	r4, r0, #0
   18f9c:	beq	19074 <__printf_chk@plt+0x154d0>
   18fa0:	cmp	r5, #3
   18fa4:	beq	19068 <__printf_chk@plt+0x154c4>
   18fa8:	cmp	r5, #5
   18fac:	beq	1905c <__printf_chk@plt+0x154b8>
   18fb0:	ldr	r1, [pc, #212]	; 1908c <__printf_chk@plt+0x154e8>
   18fb4:	cmp	r5, #2
   18fb8:	add	r1, pc, r1
   18fbc:	movne	r1, #0
   18fc0:	mov	r0, r4
   18fc4:	bl	e9e8 <__printf_chk@plt+0xae44>
   18fc8:	subs	sl, r0, #0
   18fcc:	bne	18f48 <__printf_chk@plt+0x153a4>
   18fd0:	mov	r0, r4
   18fd4:	ldr	r1, [sp, #12]
   18fd8:	mov	r2, r9
   18fdc:	bl	e924 <__printf_chk@plt+0xad80>
   18fe0:	subs	sl, r0, #0
   18fe4:	bne	18f48 <__printf_chk@plt+0x153a4>
   18fe8:	mov	r0, r4
   18fec:	bl	62bc <__printf_chk@plt+0x2718>
   18ff0:	cmp	r7, #0
   18ff4:	str	r0, [sp, #24]
   18ff8:	beq	19028 <__printf_chk@plt+0x15484>
   18ffc:	bl	38f8 <malloc@plt>
   19000:	cmp	r0, #0
   19004:	mov	r5, r0
   19008:	str	r0, [r7]
   1900c:	beq	19074 <__printf_chk@plt+0x154d0>
   19010:	mov	r0, r4
   19014:	bl	645c <__printf_chk@plt+0x28b8>
   19018:	ldr	r2, [sp, #24]
   1901c:	mov	r1, r0
   19020:	mov	r0, r5
   19024:	bl	38c8 <memcpy@plt>
   19028:	cmp	r8, #0
   1902c:	ldrne	r3, [sp, #24]
   19030:	strne	r3, [r8]
   19034:	b	18f48 <__printf_chk@plt+0x153a4>
   19038:	ldr	r3, [sp, #12]
   1903c:	rsb	r4, r2, r9
   19040:	add	r0, r3, r4
   19044:	mov	r1, r3
   19048:	bl	3574 <memmove@plt>
   1904c:	ldr	r0, [sp, #12]
   19050:	mov	r1, r4
   19054:	bl	35b90 <__printf_chk@plt+0x31fec>
   19058:	b	18f94 <__printf_chk@plt+0x153f0>
   1905c:	ldr	r1, [pc, #44]	; 19090 <__printf_chk@plt+0x154ec>
   19060:	add	r1, pc, r1
   19064:	b	18fc0 <__printf_chk@plt+0x1541c>
   19068:	ldr	r1, [pc, #36]	; 19094 <__printf_chk@plt+0x154f0>
   1906c:	add	r1, pc, r1
   19070:	b	18fc0 <__printf_chk@plt+0x1541c>
   19074:	mvn	sl, #1
   19078:	b	18f48 <__printf_chk@plt+0x153a4>
   1907c:	bl	36f4 <__stack_chk_fail@plt>
   19080:	andeq	lr, r4, r8, asr lr
   19084:	muleq	r0, ip, r3
   19088:	andeq	r0, r2, r8, asr #17
   1908c:	andeq	pc, r1, r0, lsl r6	; <UNPREDICTABLE>
   19090:	andeq	pc, r1, r4, lsl #11
   19094:	andeq	pc, r1, r8, ror #10
   19098:	ldr	ip, [pc, #956]	; 1945c <__printf_chk@plt+0x158b8>
   1909c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   190a0:	subs	r8, r0, #0
   190a4:	ldr	r0, [pc, #948]	; 19460 <__printf_chk@plt+0x158bc>
   190a8:	add	ip, pc, ip
   190ac:	sub	sp, sp, #108	; 0x6c
   190b0:	mov	r9, r3
   190b4:	mov	r3, #0
   190b8:	mov	r5, r2
   190bc:	ldr	r4, [ip, r0]
   190c0:	mov	r2, ip
   190c4:	str	r3, [sp, #24]
   190c8:	mov	r6, r1
   190cc:	str	r3, [sp, #32]
   190d0:	ldr	r3, [r4]
   190d4:	str	r3, [sp, #100]	; 0x64
   190d8:	beq	191f0 <__printf_chk@plt+0x1564c>
   190dc:	ldr	r3, [r8, #8]
   190e0:	cmp	r3, #0
   190e4:	beq	191f0 <__printf_chk@plt+0x1564c>
   190e8:	ldr	r0, [r8]
   190ec:	bl	782c <__printf_chk@plt+0x3c88>
   190f0:	cmp	r0, #1
   190f4:	bne	191f0 <__printf_chk@plt+0x1564c>
   190f8:	ldr	r3, [r8, #8]
   190fc:	ldr	r0, [r3, #16]
   19100:	bl	38b0 <BN_num_bits@plt>
   19104:	cmp	r0, #768	; 0x300
   19108:	blt	191f0 <__printf_chk@plt+0x1564c>
   1910c:	cmp	r5, #0
   19110:	cmpne	r6, #0
   19114:	movne	r7, #0
   19118:	moveq	r7, #1
   1911c:	beq	191f0 <__printf_chk@plt+0x1564c>
   19120:	mov	r1, r5
   19124:	mov	r0, r6
   19128:	bl	5aa4 <__printf_chk@plt+0x1f00>
   1912c:	subs	r5, r0, #0
   19130:	beq	19230 <__printf_chk@plt+0x1568c>
   19134:	mov	r2, r7
   19138:	add	r1, sp, #24
   1913c:	bl	e328 <__printf_chk@plt+0xa784>
   19140:	cmp	r0, #0
   19144:	beq	191a4 <__printf_chk@plt+0x15600>
   19148:	ldr	r0, [sp, #32]
   1914c:	add	r6, sp, #36	; 0x24
   19150:	mvn	r9, #3
   19154:	cmp	r0, #0
   19158:	beq	1916c <__printf_chk@plt+0x155c8>
   1915c:	ldr	r1, [sp, #28]
   19160:	bl	35b90 <__printf_chk@plt+0x31fec>
   19164:	ldr	r0, [sp, #32]
   19168:	bl	3244 <free@plt>
   1916c:	ldr	r0, [sp, #24]
   19170:	bl	3244 <free@plt>
   19174:	mov	r0, r5
   19178:	bl	5ccc <__printf_chk@plt+0x2128>
   1917c:	mov	r0, r6
   19180:	mov	r1, #64	; 0x40
   19184:	bl	35b90 <__printf_chk@plt+0x31fec>
   19188:	mov	r0, r9
   1918c:	ldr	r2, [sp, #100]	; 0x64
   19190:	ldr	r3, [r4]
   19194:	cmp	r2, r3
   19198:	bne	192dc <__printf_chk@plt+0x15738>
   1919c:	add	sp, sp, #108	; 0x6c
   191a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   191a4:	ldr	r0, [sp, #24]
   191a8:	bl	18d0c <__printf_chk@plt+0x15168>
   191ac:	cmn	r0, #1
   191b0:	mov	sl, r0
   191b4:	beq	191f8 <__printf_chk@plt+0x15654>
   191b8:	mov	r0, r5
   191bc:	add	r1, sp, #32
   191c0:	add	r2, sp, #28
   191c4:	bl	e248 <__printf_chk@plt+0xa6a4>
   191c8:	cmp	r0, #0
   191cc:	bne	19148 <__printf_chk@plt+0x155a4>
   191d0:	mov	r0, r5
   191d4:	bl	62bc <__printf_chk@plt+0x2718>
   191d8:	cmp	r0, #0
   191dc:	beq	19208 <__printf_chk@plt+0x15664>
   191e0:	ldr	r0, [sp, #32]
   191e4:	mvn	r9, #22
   191e8:	add	r6, sp, #36	; 0x24
   191ec:	b	19154 <__printf_chk@plt+0x155b0>
   191f0:	mvn	r0, #9
   191f4:	b	1918c <__printf_chk@plt+0x155e8>
   191f8:	ldr	r0, [sp, #32]
   191fc:	mvn	r9, #12
   19200:	add	r6, sp, #36	; 0x24
   19204:	b	19154 <__printf_chk@plt+0x155b0>
   19208:	ldr	r0, [r8, #8]
   1920c:	bl	3ac0 <RSA_size@plt>
   19210:	ldr	r7, [sp, #28]
   19214:	cmp	r0, r7
   19218:	mov	r6, r0
   1921c:	bcs	19238 <__printf_chk@plt+0x15694>
   19220:	ldr	r0, [sp, #32]
   19224:	mvn	r9, #10
   19228:	add	r6, sp, #36	; 0x24
   1922c:	b	19154 <__printf_chk@plt+0x155b0>
   19230:	mvn	r0, #1
   19234:	b	1918c <__printf_chk@plt+0x155e8>
   19238:	bls	1927c <__printf_chk@plt+0x156d8>
   1923c:	ldr	fp, [sp, #32]
   19240:	mov	r1, r0
   19244:	mov	r0, fp
   19248:	bl	3610 <realloc@plt>
   1924c:	cmp	r0, #0
   19250:	str	r0, [sp, #32]
   19254:	beq	192c8 <__printf_chk@plt+0x15724>
   19258:	rsb	r7, r7, r6
   1925c:	mov	r1, r0
   19260:	ldr	r2, [sp, #28]
   19264:	add	r0, r0, r7
   19268:	bl	3574 <memmove@plt>
   1926c:	mov	r1, r7
   19270:	ldr	r0, [sp, #32]
   19274:	bl	35b90 <__printf_chk@plt+0x31fec>
   19278:	str	r6, [sp, #28]
   1927c:	mov	r0, sl
   19280:	bl	19ce4 <__printf_chk@plt+0x16140>
   19284:	subs	r7, r0, #0
   19288:	ldreq	r0, [sp, #32]
   1928c:	mvneq	r9, #0
   19290:	addeq	r6, sp, #36	; 0x24
   19294:	beq	19154 <__printf_chk@plt+0x155b0>
   19298:	add	r6, sp, #36	; 0x24
   1929c:	mov	r1, r9
   192a0:	mov	r2, #64	; 0x40
   192a4:	mov	r0, sl
   192a8:	str	r2, [sp]
   192ac:	mov	r3, r6
   192b0:	ldr	r2, [sp, #144]	; 0x90
   192b4:	bl	19f48 <__printf_chk@plt+0x163a4>
   192b8:	subs	r9, r0, #0
   192bc:	beq	192e0 <__printf_chk@plt+0x1573c>
   192c0:	ldr	r0, [sp, #32]
   192c4:	b	19154 <__printf_chk@plt+0x155b0>
   192c8:	str	fp, [sp, #32]
   192cc:	mov	r0, fp
   192d0:	mvn	r9, #1
   192d4:	add	r6, sp, #36	; 0x24
   192d8:	b	19154 <__printf_chk@plt+0x155b0>
   192dc:	bl	36f4 <__stack_chk_fail@plt>
   192e0:	ldr	r8, [r8, #8]
   192e4:	cmp	sl, #3
   192e8:	ldr	r2, [sp, #28]
   192ec:	ldr	r1, [sp, #32]
   192f0:	str	r8, [sp, #20]
   192f4:	str	r2, [sp, #12]
   192f8:	beq	19318 <__printf_chk@plt+0x15774>
   192fc:	cmp	sl, #5
   19300:	beq	19360 <__printf_chk@plt+0x157bc>
   19304:	cmp	sl, #2
   19308:	mvnne	r9, #9
   1930c:	beq	1934c <__printf_chk@plt+0x157a8>
   19310:	mov	r0, r1
   19314:	b	19154 <__printf_chk@plt+0x155b0>
   19318:	ldr	fp, [pc, #324]	; 19464 <__printf_chk@plt+0x158c0>
   1931c:	mov	r9, #19
   19320:	add	fp, pc, fp
   19324:	add	fp, fp, #36	; 0x24
   19328:	mov	r0, sl
   1932c:	str	r1, [sp, #8]
   19330:	bl	19ce4 <__printf_chk@plt+0x16140>
   19334:	ldr	r1, [sp, #8]
   19338:	cmp	r7, r0
   1933c:	beq	19374 <__printf_chk@plt+0x157d0>
   19340:	mvn	r9, #9
   19344:	ldr	r1, [sp, #32]
   19348:	b	19310 <__printf_chk@plt+0x1576c>
   1934c:	ldr	fp, [pc, #276]	; 19468 <__printf_chk@plt+0x158c4>
   19350:	mov	r9, #15
   19354:	add	fp, pc, fp
   19358:	add	fp, fp, #56	; 0x38
   1935c:	b	19328 <__printf_chk@plt+0x15784>
   19360:	ldr	fp, [pc, #260]	; 1946c <__printf_chk@plt+0x158c8>
   19364:	mov	r9, #19
   19368:	add	fp, pc, fp
   1936c:	add	fp, fp, #16
   19370:	b	19328 <__printf_chk@plt+0x15784>
   19374:	ldr	r0, [sp, #20]
   19378:	str	r1, [sp, #8]
   1937c:	bl	3ac0 <RSA_size@plt>
   19380:	ldr	r1, [sp, #8]
   19384:	sub	r3, r0, #1
   19388:	str	r0, [sp, #16]
   1938c:	cmp	r3, #2048	; 0x800
   19390:	bcs	19340 <__printf_chk@plt+0x1579c>
   19394:	ldr	ip, [sp, #12]
   19398:	ldr	r2, [sp, #16]
   1939c:	cmp	ip, r2
   193a0:	movls	r3, #0
   193a4:	movhi	r3, #1
   193a8:	cmp	ip, #0
   193ac:	orreq	r3, r3, #1
   193b0:	cmp	r3, #0
   193b4:	bne	19340 <__printf_chk@plt+0x1579c>
   193b8:	str	r1, [sp, #8]
   193bc:	bl	38f8 <malloc@plt>
   193c0:	ldr	r1, [sp, #8]
   193c4:	subs	r8, r0, #0
   193c8:	beq	19450 <__printf_chk@plt+0x158ac>
   193cc:	mov	ip, #1
   193d0:	ldr	r0, [sp, #12]
   193d4:	ldr	r3, [sp, #20]
   193d8:	mov	r2, r8
   193dc:	str	ip, [sp]
   193e0:	bl	3874 <RSA_public_decrypt@plt>
   193e4:	cmp	r0, #0
   193e8:	mvnlt	r9, #21
   193ec:	blt	19434 <__printf_chk@plt+0x15890>
   193f0:	add	r3, r9, r7
   193f4:	cmp	r0, r3
   193f8:	mvnne	r9, #3
   193fc:	bne	19434 <__printf_chk@plt+0x15890>
   19400:	mov	r2, r9
   19404:	mov	r1, fp
   19408:	mov	r0, r8
   1940c:	bl	353a0 <__printf_chk@plt+0x317fc>
   19410:	mov	r2, r7
   19414:	mov	r1, r6
   19418:	mov	sl, r0
   1941c:	add	r0, r8, r9
   19420:	bl	353a0 <__printf_chk@plt+0x317fc>
   19424:	cmp	sl, #0
   19428:	cmpeq	r0, #0
   1942c:	moveq	r9, #0
   19430:	mvnne	r9, #20
   19434:	ldr	r1, [sp, #16]
   19438:	mov	r0, r8
   1943c:	bl	35b90 <__printf_chk@plt+0x31fec>
   19440:	mov	r0, r8
   19444:	bl	3244 <free@plt>
   19448:	ldr	r1, [sp, #32]
   1944c:	b	19310 <__printf_chk@plt+0x1576c>
   19450:	mvn	r9, #1
   19454:	ldr	r1, [sp, #32]
   19458:	b	19310 <__printf_chk@plt+0x1576c>
   1945c:	andeq	lr, r4, r8, asr fp
   19460:	muleq	r0, ip, r3
   19464:	muleq	r2, r0, r4
   19468:	andeq	r0, r2, ip, asr r4
   1946c:	andeq	r0, r2, r8, asr #8
   19470:	push	{r4, lr}
   19474:	bl	37d8 <SSLeay@plt>
   19478:	ldr	r4, [pc, #92]	; 194dc <__printf_chk@plt+0x15938>
   1947c:	add	r4, pc, r4
   19480:	mov	r1, r0
   19484:	movw	r0, #8383	; 0x20bf
   19488:	movt	r0, #4096	; 0x1000
   1948c:	bl	321a8 <__printf_chk@plt+0x2e604>
   19490:	cmp	r0, #0
   19494:	beq	194c0 <__printf_chk@plt+0x1591c>
   19498:	ldr	r3, [pc, #64]	; 194e0 <__printf_chk@plt+0x1593c>
   1949c:	ldr	r0, [r4, r3]
   194a0:	bl	3734c <__libc_csu_fini@@Base+0x4>
   194a4:	bl	35bac <__printf_chk@plt+0x32008>
   194a8:	bl	3aa8 <RAND_status@plt>
   194ac:	cmp	r0, #1
   194b0:	popeq	{r4, pc}
   194b4:	ldr	r0, [pc, #40]	; 194e4 <__printf_chk@plt+0x15940>
   194b8:	add	r0, pc, r0
   194bc:	bl	12c64 <__printf_chk@plt+0xf0c0>
   194c0:	bl	37d8 <SSLeay@plt>
   194c4:	movw	r1, #8383	; 0x20bf
   194c8:	movt	r1, #4096	; 0x1000
   194cc:	mov	r2, r0
   194d0:	ldr	r0, [pc, #16]	; 194e8 <__printf_chk@plt+0x15944>
   194d4:	add	r0, pc, r0
   194d8:	bl	12c64 <__printf_chk@plt+0xf0c0>
   194dc:	andeq	lr, r4, r4, lsl #15
   194e0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   194e4:	andeq	r0, r2, ip, ror r3
   194e8:	andeq	r0, r2, r4, lsr #6
   194ec:	cmp	r2, #64	; 0x40
   194f0:	push	{r3, r4, r5, lr}
   194f4:	mov	r5, r0
   194f8:	mov	r4, r1
   194fc:	bne	19520 <__printf_chk@plt+0x1597c>
   19500:	mov	r2, #256	; 0x100
   19504:	bl	2dd94 <__printf_chk@plt+0x2a1f0>
   19508:	add	r0, r5, #64	; 0x40
   1950c:	add	r1, r4, #32
   19510:	mov	r2, #256	; 0x100
   19514:	bl	2dd94 <__printf_chk@plt+0x2a1f0>
   19518:	mov	r0, #0
   1951c:	pop	{r3, r4, r5, pc}
   19520:	mvn	r0, #9
   19524:	pop	{r3, r4, r5, pc}
   19528:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1952c:	sub	sp, sp, #84	; 0x54
   19530:	ldr	r4, [pc, #492]	; 19724 <__printf_chk@plt+0x15b80>
   19534:	mov	sl, r3
   19538:	ldr	r5, [pc, #488]	; 19728 <__printf_chk@plt+0x15b84>
   1953c:	add	r6, sp, #12
   19540:	add	r4, pc, r4
   19544:	mov	ip, #0
   19548:	mov	lr, r1
   1954c:	mov	r7, r0
   19550:	ldr	r5, [r4, r5]
   19554:	mov	r1, r6
   19558:	ldr	r8, [sp, #132]	; 0x84
   1955c:	mov	r9, r2
   19560:	mov	r2, ip
   19564:	strb	lr, [sp, #19]
   19568:	str	r5, [sp, #4]
   1956c:	add	r5, sp, #44	; 0x2c
   19570:	ldr	r3, [sp, #4]
   19574:	strb	ip, [sp, #21]
   19578:	strb	ip, [sp, #22]
   1957c:	ldr	r4, [r3]
   19580:	lsr	r3, lr, #24
   19584:	strb	ip, [sp, #23]
   19588:	strb	r3, [sp, #16]
   1958c:	lsr	r3, lr, #16
   19590:	str	r4, [sp, #76]	; 0x4c
   19594:	lsr	lr, lr, #8
   19598:	strb	r3, [sp, #17]
   1959c:	mov	r3, #1
   195a0:	strb	lr, [sp, #18]
   195a4:	strb	ip, [sp, #24]
   195a8:	strb	ip, [sp, #25]
   195ac:	strb	ip, [sp, #26]
   195b0:	strb	ip, [sp, #27]
   195b4:	str	ip, [sp, #44]	; 0x2c
   195b8:	str	ip, [sp, #48]	; 0x30
   195bc:	str	ip, [sp, #52]	; 0x34
   195c0:	str	ip, [sp, #56]	; 0x38
   195c4:	str	ip, [sp, #60]	; 0x3c
   195c8:	str	ip, [sp, #64]	; 0x40
   195cc:	str	ip, [sp, #68]	; 0x44
   195d0:	str	ip, [sp, #72]	; 0x48
   195d4:	strb	ip, [sp, #12]
   195d8:	strb	ip, [sp, #13]
   195dc:	strb	ip, [sp, #14]
   195e0:	strb	ip, [sp, #15]
   195e4:	strb	r3, [sp, #20]
   195e8:	ldr	r4, [sp, #124]	; 0x7c
   195ec:	bl	2df7c <__printf_chk@plt+0x2a3d8>
   195f0:	mov	r0, r7
   195f4:	mov	r1, r5
   195f8:	mov	r2, r5
   195fc:	mov	r3, #32
   19600:	bl	2e024 <__printf_chk@plt+0x2a480>
   19604:	cmp	r8, #0
   19608:	beq	196a4 <__printf_chk@plt+0x15b00>
   1960c:	add	fp, sp, #28
   19610:	cmp	r4, #0
   19614:	bne	196ec <__printf_chk@plt+0x15b48>
   19618:	mov	r0, r7
   1961c:	mov	r1, r6
   19620:	add	r2, sp, #20
   19624:	bl	2df7c <__printf_chk@plt+0x2a3d8>
   19628:	mov	r0, r7
   1962c:	add	r1, sl, r4
   19630:	add	r2, r9, r4
   19634:	ldr	r3, [sp, #120]	; 0x78
   19638:	bl	2e024 <__printf_chk@plt+0x2a480>
   1963c:	cmp	r8, #0
   19640:	beq	19660 <__printf_chk@plt+0x15abc>
   19644:	ldr	r3, [sp, #120]	; 0x78
   19648:	mov	r1, r9
   1964c:	mov	r8, #0
   19650:	add	r2, r4, r3
   19654:	mov	r3, r5
   19658:	add	r0, r9, r2
   1965c:	bl	2d530 <__printf_chk@plt+0x2998c>
   19660:	mov	r0, fp
   19664:	mov	r1, #16
   19668:	bl	35b90 <__printf_chk@plt+0x31fec>
   1966c:	mov	r0, r6
   19670:	mov	r1, #8
   19674:	bl	35b90 <__printf_chk@plt+0x31fec>
   19678:	mov	r0, r5
   1967c:	mov	r1, #32
   19680:	bl	35b90 <__printf_chk@plt+0x31fec>
   19684:	ldr	r1, [sp, #4]
   19688:	ldr	r2, [sp, #76]	; 0x4c
   1968c:	mov	r0, r8
   19690:	ldr	r3, [r1]
   19694:	cmp	r2, r3
   19698:	bne	19720 <__printf_chk@plt+0x15b7c>
   1969c:	add	sp, sp, #84	; 0x54
   196a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   196a4:	ldr	r1, [sp, #120]	; 0x78
   196a8:	add	fp, sp, #28
   196ac:	mov	r3, r5
   196b0:	add	r2, r4, r1
   196b4:	mov	r0, fp
   196b8:	mov	r1, sl
   196bc:	add	ip, sl, r2
   196c0:	str	ip, [sp]
   196c4:	bl	2d530 <__printf_chk@plt+0x2998c>
   196c8:	ldr	ip, [sp]
   196cc:	mov	r0, fp
   196d0:	mov	r2, #16
   196d4:	mov	r1, ip
   196d8:	bl	353a0 <__printf_chk@plt+0x317fc>
   196dc:	cmp	r0, #0
   196e0:	beq	19610 <__printf_chk@plt+0x15a6c>
   196e4:	mvn	r8, #29
   196e8:	b	19660 <__printf_chk@plt+0x15abc>
   196ec:	add	r3, r7, #64	; 0x40
   196f0:	mov	r1, r6
   196f4:	mov	r2, #0
   196f8:	str	r3, [sp]
   196fc:	mov	r0, r3
   19700:	bl	2df7c <__printf_chk@plt+0x2a3d8>
   19704:	ldr	r3, [sp]
   19708:	mov	r1, sl
   1970c:	mov	r2, r9
   19710:	mov	r0, r3
   19714:	mov	r3, r4
   19718:	bl	2e024 <__printf_chk@plt+0x2a480>
   1971c:	b	19618 <__printf_chk@plt+0x15a74>
   19720:	bl	36f4 <__stack_chk_fail@plt>
   19724:	andeq	lr, r4, r0, asr #13
   19728:	muleq	r0, ip, r3
   1972c:	push	{r4, r5, r6, r7, r8, r9, lr}
   19730:	sub	sp, sp, #20
   19734:	ldr	r4, [pc, #208]	; 1980c <__printf_chk@plt+0x15c68>
   19738:	mov	r9, r3
   1973c:	ldr	r5, [pc, #204]	; 19810 <__printf_chk@plt+0x15c6c>
   19740:	mov	ip, r2
   19744:	add	r4, pc, r4
   19748:	ldr	r7, [sp, #48]	; 0x30
   1974c:	mov	r8, r1
   19750:	ldr	r5, [r4, r5]
   19754:	cmp	r7, #3
   19758:	mov	r2, r4
   1975c:	ldr	r3, [r5]
   19760:	str	r3, [sp, #12]
   19764:	bls	19800 <__printf_chk@plt+0x15c5c>
   19768:	add	r6, r0, #64	; 0x40
   1976c:	mov	r4, #0
   19770:	mov	r2, r4
   19774:	add	r1, sp, #4
   19778:	mov	r0, r6
   1977c:	lsr	lr, ip, #24
   19780:	lsr	r3, ip, #16
   19784:	strb	ip, [sp, #11]
   19788:	strb	lr, [sp, #8]
   1978c:	lsr	ip, ip, #8
   19790:	strb	r3, [sp, #9]
   19794:	strb	ip, [sp, #10]
   19798:	strb	r4, [sp, #4]
   1979c:	strb	r4, [sp, #5]
   197a0:	strb	r4, [sp, #6]
   197a4:	strb	r4, [sp, #7]
   197a8:	bl	2df7c <__printf_chk@plt+0x2a3d8>
   197ac:	mov	r0, r6
   197b0:	mov	r1, r9
   197b4:	mov	r2, sp
   197b8:	mov	r3, #4
   197bc:	bl	2e024 <__printf_chk@plt+0x2a480>
   197c0:	ldrb	r3, [sp, #1]
   197c4:	ldrb	ip, [sp]
   197c8:	mov	r0, r4
   197cc:	ldrb	r1, [sp, #3]
   197d0:	lsl	r3, r3, #16
   197d4:	ldrb	r2, [sp, #2]
   197d8:	orr	r3, r3, ip, lsl #24
   197dc:	orr	r3, r3, r1
   197e0:	orr	r3, r3, r2, lsl #8
   197e4:	str	r3, [r8]
   197e8:	ldr	r2, [sp, #12]
   197ec:	ldr	r3, [r5]
   197f0:	cmp	r2, r3
   197f4:	bne	19808 <__printf_chk@plt+0x15c64>
   197f8:	add	sp, sp, #20
   197fc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   19800:	mvn	r0, #2
   19804:	b	197e8 <__printf_chk@plt+0x15c44>
   19808:	bl	36f4 <__stack_chk_fail@plt>
   1980c:			; <UNDEFINED> instruction: 0x0004e4bc
   19810:	muleq	r0, ip, r3
   19814:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19818:	sub	sp, sp, #44	; 0x2c
   1981c:	ldr	ip, [pc, #444]	; 199e0 <__printf_chk@plt+0x15e3c>
   19820:	cmp	r2, #0
   19824:	str	r2, [sp, #20]
   19828:	mov	fp, r3
   1982c:	ldr	r2, [pc, #432]	; 199e4 <__printf_chk@plt+0x15e40>
   19830:	add	ip, pc, ip
   19834:	mov	r5, r0
   19838:	mov	r7, r1
   1983c:	mov	r3, ip
   19840:	ldr	r4, [sp, #80]	; 0x50
   19844:	ldr	r6, [ip, r2]
   19848:	ldrne	r2, [sp, #20]
   1984c:	ldr	r3, [r6]
   19850:	str	r3, [sp, #36]	; 0x24
   19854:	movne	r3, #0
   19858:	strne	r3, [r2]
   1985c:	cmp	r1, #0
   19860:	movne	r3, #0
   19864:	strne	r3, [r1]
   19868:	cmp	r0, #0
   1986c:	beq	199c4 <__printf_chk@plt+0x15e20>
   19870:	ldr	r0, [r0]
   19874:	bl	782c <__printf_chk@plt+0x3c88>
   19878:	cmp	r0, #4
   1987c:	bne	199c4 <__printf_chk@plt+0x15e20>
   19880:	ldr	sl, [r5, #24]
   19884:	cmp	sl, #0
   19888:	beq	199c4 <__printf_chk@plt+0x15e20>
   1988c:	movw	r3, #65470	; 0xffbe
   19890:	movt	r3, #32767	; 0x7fff
   19894:	cmp	r4, r3
   19898:	bhi	199c4 <__printf_chk@plt+0x15e20>
   1989c:	add	r5, r4, #64	; 0x40
   198a0:	mov	r9, #0
   198a4:	str	r5, [sp, #24]
   198a8:	mov	r0, r5
   198ac:	str	r9, [sp, #28]
   198b0:	bl	38f8 <malloc@plt>
   198b4:	subs	r8, r0, #0
   198b8:	beq	199d4 <__printf_chk@plt+0x15e30>
   198bc:	str	sl, [sp, #8]
   198c0:	mov	r2, fp
   198c4:	mov	sl, r4
   198c8:	mov	fp, #0
   198cc:	add	r1, sp, #24
   198d0:	strd	sl, [sp]
   198d4:	bl	1a1c4 <__printf_chk@plt+0x16620>
   198d8:	cmp	r0, #0
   198dc:	beq	1991c <__printf_chk@plt+0x15d78>
   198e0:	mvn	fp, #9
   198e4:	mov	r0, r9
   198e8:	bl	5ccc <__printf_chk@plt+0x2128>
   198ec:	mov	r0, r8
   198f0:	mov	r1, r5
   198f4:	bl	35b90 <__printf_chk@plt+0x31fec>
   198f8:	mov	r0, r8
   198fc:	bl	3244 <free@plt>
   19900:	mov	r0, fp
   19904:	ldr	r2, [sp, #36]	; 0x24
   19908:	ldr	r3, [r6]
   1990c:	cmp	r2, r3
   19910:	bne	199dc <__printf_chk@plt+0x15e38>
   19914:	add	sp, sp, #44	; 0x2c
   19918:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1991c:	ldrd	r2, [sp, #24]
   19920:	cmp	fp, r3
   19924:	cmpeq	sl, r2
   19928:	movcs	r9, r0
   1992c:	bcs	198e0 <__printf_chk@plt+0x15d3c>
   19930:	bl	5a34 <__printf_chk@plt+0x1e90>
   19934:	subs	r9, r0, #0
   19938:	beq	199cc <__printf_chk@plt+0x15e28>
   1993c:	ldr	r1, [pc, #164]	; 199e8 <__printf_chk@plt+0x15e44>
   19940:	add	r1, pc, r1
   19944:	bl	e9e8 <__printf_chk@plt+0xae44>
   19948:	subs	fp, r0, #0
   1994c:	bne	198e4 <__printf_chk@plt+0x15d40>
   19950:	ldr	r2, [sp, #24]
   19954:	mov	r0, r9
   19958:	mov	r1, r8
   1995c:	rsb	r2, r4, r2
   19960:	bl	e924 <__printf_chk@plt+0xad80>
   19964:	subs	fp, r0, #0
   19968:	bne	198e4 <__printf_chk@plt+0x15d40>
   1996c:	mov	r0, r9
   19970:	bl	62bc <__printf_chk@plt+0x2718>
   19974:	cmp	r7, #0
   19978:	mov	r4, r0
   1997c:	beq	199b4 <__printf_chk@plt+0x15e10>
   19980:	bl	38f8 <malloc@plt>
   19984:	cmp	r0, #0
   19988:	mov	r3, r0
   1998c:	str	r0, [r7]
   19990:	beq	199cc <__printf_chk@plt+0x15e28>
   19994:	mov	r0, r9
   19998:	str	r3, [sp, #16]
   1999c:	bl	645c <__printf_chk@plt+0x28b8>
   199a0:	ldr	r3, [sp, #16]
   199a4:	mov	r2, r4
   199a8:	mov	r1, r0
   199ac:	mov	r0, r3
   199b0:	bl	38c8 <memcpy@plt>
   199b4:	ldr	r3, [sp, #20]
   199b8:	cmp	r3, #0
   199bc:	strne	r4, [r3]
   199c0:	b	198e4 <__printf_chk@plt+0x15d40>
   199c4:	mvn	r0, #9
   199c8:	b	19904 <__printf_chk@plt+0x15d60>
   199cc:	mvn	fp, #1
   199d0:	b	198e4 <__printf_chk@plt+0x15d40>
   199d4:	mvn	r0, #1
   199d8:	b	19904 <__printf_chk@plt+0x15d60>
   199dc:	bl	36f4 <__stack_chk_fail@plt>
   199e0:	ldrdeq	lr, [r4], -r0
   199e4:	muleq	r0, ip, r3
   199e8:	andeq	lr, r1, r8, lsr ip
   199ec:	ldr	ip, [pc, #596]	; 19c48 <__printf_chk@plt+0x160a4>
   199f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   199f4:	subs	r4, r0, #0
   199f8:	ldr	r0, [pc, #588]	; 19c4c <__printf_chk@plt+0x160a8>
   199fc:	add	ip, pc, ip
   19a00:	mov	r5, r3
   19a04:	sub	sp, sp, #60	; 0x3c
   19a08:	mov	r3, ip
   19a0c:	mov	sl, r2
   19a10:	ldr	r8, [ip, r0]
   19a14:	mov	r2, #0
   19a18:	mov	r6, #0
   19a1c:	mov	r7, #0
   19a20:	mov	r9, r1
   19a24:	str	r2, [sp, #28]
   19a28:	ldr	r3, [r8]
   19a2c:	strd	r6, [sp, #40]	; 0x28
   19a30:	str	r3, [sp, #52]	; 0x34
   19a34:	beq	19ad4 <__printf_chk@plt+0x15f30>
   19a38:	ldr	r0, [r4]
   19a3c:	bl	782c <__printf_chk@plt+0x3c88>
   19a40:	cmp	r0, #4
   19a44:	bne	19ad4 <__printf_chk@plt+0x15f30>
   19a48:	ldr	r3, [r4, #28]
   19a4c:	cmp	r3, #0
   19a50:	beq	19ad4 <__printf_chk@plt+0x15f30>
   19a54:	rsbs	r6, r9, #1
   19a58:	ldr	r2, [sp, #96]	; 0x60
   19a5c:	movw	r3, #65470	; 0xffbe
   19a60:	movt	r3, #32767	; 0x7fff
   19a64:	movcc	r6, #0
   19a68:	cmp	r2, r3
   19a6c:	orrhi	r6, r6, #1
   19a70:	cmp	r6, #0
   19a74:	bne	19ad4 <__printf_chk@plt+0x15f30>
   19a78:	cmp	sl, #0
   19a7c:	beq	19ad4 <__printf_chk@plt+0x15f30>
   19a80:	mov	r0, r9
   19a84:	mov	r1, sl
   19a88:	bl	5aa4 <__printf_chk@plt+0x1f00>
   19a8c:	subs	r9, r0, #0
   19a90:	beq	19c04 <__printf_chk@plt+0x16060>
   19a94:	mov	r2, r6
   19a98:	add	r1, sp, #28
   19a9c:	bl	e328 <__printf_chk@plt+0xa784>
   19aa0:	subs	r6, r0, #0
   19aa4:	beq	19adc <__printf_chk@plt+0x15f38>
   19aa8:	mov	r0, r9
   19aac:	bl	5ccc <__printf_chk@plt+0x2128>
   19ab0:	ldr	r0, [sp, #28]
   19ab4:	bl	3244 <free@plt>
   19ab8:	mov	r0, r6
   19abc:	ldr	r2, [sp, #52]	; 0x34
   19ac0:	ldr	r3, [r8]
   19ac4:	cmp	r2, r3
   19ac8:	bne	19c28 <__printf_chk@plt+0x16084>
   19acc:	add	sp, sp, #60	; 0x3c
   19ad0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19ad4:	mvn	r0, #9
   19ad8:	b	19abc <__printf_chk@plt+0x15f18>
   19adc:	mov	r0, r9
   19ae0:	add	r1, sp, #32
   19ae4:	add	r2, sp, #36	; 0x24
   19ae8:	bl	e198 <__printf_chk@plt+0xa5f4>
   19aec:	subs	r6, r0, #0
   19af0:	bne	19aa8 <__printf_chk@plt+0x15f04>
   19af4:	ldr	r0, [pc, #340]	; 19c50 <__printf_chk@plt+0x160ac>
   19af8:	ldr	r1, [sp, #28]
   19afc:	add	r0, pc, r0
   19b00:	bl	3a00 <strcmp@plt>
   19b04:	cmp	r0, #0
   19b08:	mvnne	r6, #12
   19b0c:	bne	19aa8 <__printf_chk@plt+0x15f04>
   19b10:	mov	r0, r9
   19b14:	bl	62bc <__printf_chk@plt+0x2718>
   19b18:	cmp	r0, #0
   19b1c:	mvnne	r6, #22
   19b20:	bne	19aa8 <__printf_chk@plt+0x15f04>
   19b24:	ldr	r7, [sp, #36]	; 0x24
   19b28:	cmp	r7, #64	; 0x40
   19b2c:	mvnhi	r6, #3
   19b30:	bhi	19aa8 <__printf_chk@plt+0x15f04>
   19b34:	ldr	r3, [sp, #96]	; 0x60
   19b38:	mov	r6, #0
   19b3c:	str	r6, [sp, #44]	; 0x2c
   19b40:	add	fp, r3, r7
   19b44:	str	fp, [sp, #40]	; 0x28
   19b48:	mov	r0, fp
   19b4c:	bl	38f8 <malloc@plt>
   19b50:	subs	sl, r0, #0
   19b54:	beq	19c20 <__printf_chk@plt+0x1607c>
   19b58:	mov	r0, fp
   19b5c:	bl	38f8 <malloc@plt>
   19b60:	cmp	r0, #0
   19b64:	str	r0, [sp, #20]
   19b68:	beq	19c0c <__printf_chk@plt+0x16068>
   19b6c:	ldr	r1, [sp, #32]
   19b70:	mov	r2, r7
   19b74:	mov	r0, sl
   19b78:	bl	38c8 <memcpy@plt>
   19b7c:	mov	r1, r5
   19b80:	ldr	r2, [sp, #96]	; 0x60
   19b84:	add	r0, sl, r7
   19b88:	bl	38c8 <memcpy@plt>
   19b8c:	str	fp, [sp]
   19b90:	str	r6, [sp, #4]
   19b94:	mov	r2, sl
   19b98:	ldr	r3, [r4, #28]
   19b9c:	add	r1, sp, #40	; 0x28
   19ba0:	ldr	r0, [sp, #20]
   19ba4:	str	r3, [sp, #8]
   19ba8:	bl	1a3c4 <__printf_chk@plt+0x16820>
   19bac:	subs	r2, r0, #0
   19bb0:	bne	19c2c <__printf_chk@plt+0x16088>
   19bb4:	ldr	r2, [sp, #96]	; 0x60
   19bb8:	mov	r3, #0
   19bbc:	ldrd	r4, [sp, #40]	; 0x28
   19bc0:	mov	r7, r3
   19bc4:	mov	r6, r2
   19bc8:	cmp	r7, r5
   19bcc:	cmpeq	r6, r4
   19bd0:	moveq	r6, #0
   19bd4:	mvnne	r6, #20
   19bd8:	mov	r1, fp
   19bdc:	mov	r0, sl
   19be0:	bl	35b90 <__printf_chk@plt+0x31fec>
   19be4:	mov	r0, sl
   19be8:	bl	3244 <free@plt>
   19bec:	ldr	r0, [sp, #20]
   19bf0:	mov	r1, fp
   19bf4:	bl	35b90 <__printf_chk@plt+0x31fec>
   19bf8:	ldr	r0, [sp, #20]
   19bfc:	bl	3244 <free@plt>
   19c00:	b	19aa8 <__printf_chk@plt+0x15f04>
   19c04:	mvn	r0, #1
   19c08:	b	19abc <__printf_chk@plt+0x15f18>
   19c0c:	mov	r0, sl
   19c10:	mov	r1, fp
   19c14:	bl	35b90 <__printf_chk@plt+0x31fec>
   19c18:	mov	r0, sl
   19c1c:	bl	3244 <free@plt>
   19c20:	mvn	r6, #1
   19c24:	b	19aa8 <__printf_chk@plt+0x15f04>
   19c28:	bl	36f4 <__stack_chk_fail@plt>
   19c2c:	ldr	r0, [pc, #32]	; 19c54 <__printf_chk@plt+0x160b0>
   19c30:	mvn	r6, #20
   19c34:	ldr	r1, [pc, #28]	; 19c58 <__printf_chk@plt+0x160b4>
   19c38:	add	r0, pc, r0
   19c3c:	add	r1, pc, r1
   19c40:	bl	13708 <__printf_chk@plt+0xfb64>
   19c44:	b	19bd8 <__printf_chk@plt+0x16034>
   19c48:	andeq	lr, r4, r4, lsl #4
   19c4c:	muleq	r0, ip, r3
   19c50:	andeq	lr, r1, ip, ror sl
   19c54:	andeq	pc, r1, r4, lsr #24
   19c58:	andeq	pc, r1, ip, lsl #24
   19c5c:	push	{r4, r5, r6, lr}
   19c60:	mov	r6, r0
   19c64:	ldr	r4, [pc, #56]	; 19ca4 <__printf_chk@plt+0x16100>
   19c68:	mov	r5, #0
   19c6c:	add	r4, pc, r4
   19c70:	add	r4, r4, #4
   19c74:	b	19c84 <__printf_chk@plt+0x160e0>
   19c78:	ldr	r5, [r4, #-4]
   19c7c:	cmn	r5, #1
   19c80:	beq	19c9c <__printf_chk@plt+0x160f8>
   19c84:	ldr	r1, [r4]
   19c88:	mov	r0, r6
   19c8c:	bl	31fc <strcasecmp@plt>
   19c90:	add	r4, r4, #16
   19c94:	cmp	r0, #0
   19c98:	bne	19c78 <__printf_chk@plt+0x160d4>
   19c9c:	mov	r0, r5
   19ca0:	pop	{r4, r5, r6, pc}
   19ca4:	ldrdeq	sp, [r4], -r4
   19ca8:	cmp	r0, #5
   19cac:	bhi	19cc4 <__printf_chk@plt+0x16120>
   19cb0:	ldr	r3, [pc, #40]	; 19ce0 <__printf_chk@plt+0x1613c>
   19cb4:	add	r3, pc, r3
   19cb8:	ldr	r2, [r3, r0, lsl #4]
   19cbc:	cmp	r0, r2
   19cc0:	beq	19ccc <__printf_chk@plt+0x16128>
   19cc4:	mov	r0, #0
   19cc8:	bx	lr
   19ccc:	add	r3, r3, r0, lsl #4
   19cd0:	ldr	r0, [r3, #12]
   19cd4:	cmp	r0, #0
   19cd8:	ldrne	r0, [r3, #4]
   19cdc:	bx	lr
   19ce0:	andeq	sp, r4, ip, lsl #27
   19ce4:	cmp	r0, #5
   19ce8:	bhi	19d00 <__printf_chk@plt+0x1615c>
   19cec:	ldr	r3, [pc, #40]	; 19d1c <__printf_chk@plt+0x16178>
   19cf0:	add	r3, pc, r3
   19cf4:	ldr	r2, [r3, r0, lsl #4]
   19cf8:	cmp	r0, r2
   19cfc:	beq	19d08 <__printf_chk@plt+0x16164>
   19d00:	mov	r0, #0
   19d04:	bx	lr
   19d08:	add	r3, r3, r0, lsl #4
   19d0c:	ldr	r0, [r3, #12]
   19d10:	cmp	r0, #0
   19d14:	ldrne	r0, [r3, #8]
   19d18:	bx	lr
   19d1c:	andeq	sp, r4, r0, asr sp
   19d20:	push	{r3, lr}
   19d24:	add	r0, r0, #4
   19d28:	bl	3490 <EVP_MD_CTX_md@plt>
   19d2c:	pop	{r3, lr}
   19d30:	b	328c <EVP_MD_block_size@plt>
   19d34:	cmp	r0, #5
   19d38:	push	{r3, r4, r5, r6, r7, lr}
   19d3c:	mov	r5, r0
   19d40:	bhi	19d58 <__printf_chk@plt+0x161b4>
   19d44:	ldr	r3, [pc, #116]	; 19dc0 <__printf_chk@plt+0x1621c>
   19d48:	add	r3, pc, r3
   19d4c:	ldr	r2, [r3, r0, lsl #4]
   19d50:	cmp	r0, r2
   19d54:	beq	19d60 <__printf_chk@plt+0x161bc>
   19d58:	mov	r0, #0
   19d5c:	pop	{r3, r4, r5, r6, r7, pc}
   19d60:	add	r3, r3, r0, lsl #4
   19d64:	ldr	r7, [r3, #12]
   19d68:	cmp	r7, #0
   19d6c:	beq	19d58 <__printf_chk@plt+0x161b4>
   19d70:	mov	r0, #1
   19d74:	mov	r1, #28
   19d78:	bl	385c <calloc@plt>
   19d7c:	subs	r6, r0, #0
   19d80:	beq	19d58 <__printf_chk@plt+0x161b4>
   19d84:	mov	r4, r6
   19d88:	str	r5, [r4], #4
   19d8c:	mov	r0, r4
   19d90:	bl	3a24 <EVP_MD_CTX_init@plt>
   19d94:	blx	r7
   19d98:	mov	r2, #0
   19d9c:	mov	r1, r0
   19da0:	mov	r0, r4
   19da4:	bl	3b74 <EVP_DigestInit_ex@plt>
   19da8:	cmp	r0, #1
   19dac:	mov	r0, r6
   19db0:	bne	19db8 <__printf_chk@plt+0x16214>
   19db4:	pop	{r3, r4, r5, r6, r7, pc}
   19db8:	bl	3244 <free@plt>
   19dbc:	b	19d58 <__printf_chk@plt+0x161b4>
   19dc0:	strdeq	sp, [r4], -r8
   19dc4:	push	{r3, lr}
   19dc8:	mov	r3, r0
   19dcc:	ldr	r2, [r1]
   19dd0:	ldr	r0, [r0]
   19dd4:	cmp	r0, r2
   19dd8:	bne	19df8 <__printf_chk@plt+0x16254>
   19ddc:	add	r0, r1, #4
   19de0:	add	r1, r3, #4
   19de4:	bl	3b2c <EVP_MD_CTX_copy_ex@plt>
   19de8:	cmp	r0, #0
   19dec:	movne	r0, #0
   19df0:	mvneq	r0, #21
   19df4:	pop	{r3, pc}
   19df8:	mvn	r0, #9
   19dfc:	pop	{r3, pc}
   19e00:	push	{r3, lr}
   19e04:	add	r0, r0, #4
   19e08:	bl	39b8 <EVP_DigestUpdate@plt>
   19e0c:	cmp	r0, #1
   19e10:	mvnne	r0, #21
   19e14:	moveq	r0, #0
   19e18:	pop	{r3, pc}
   19e1c:	push	{r4, r5, r6, lr}
   19e20:	mov	r5, r0
   19e24:	mov	r0, r1
   19e28:	mov	r4, r1
   19e2c:	bl	645c <__printf_chk@plt+0x28b8>
   19e30:	mov	r6, r0
   19e34:	mov	r0, r4
   19e38:	bl	62bc <__printf_chk@plt+0x2718>
   19e3c:	mov	r1, r6
   19e40:	mov	r2, r0
   19e44:	add	r0, r5, #4
   19e48:	bl	39b8 <EVP_DigestUpdate@plt>
   19e4c:	cmp	r0, #1
   19e50:	mvnne	r0, #21
   19e54:	moveq	r0, #0
   19e58:	pop	{r4, r5, r6, pc}
   19e5c:	ldr	ip, [pc, #172]	; 19f10 <__printf_chk@plt+0x1636c>
   19e60:	push	{r4, r5, lr}
   19e64:	add	ip, pc, ip
   19e68:	ldr	r4, [pc, #164]	; 19f14 <__printf_chk@plt+0x16370>
   19e6c:	sub	sp, sp, #12
   19e70:	ldr	r3, [r0]
   19e74:	ldr	r4, [ip, r4]
   19e78:	cmp	r3, #5
   19e7c:	ldr	ip, [r4]
   19e80:	str	ip, [sp, #4]
   19e84:	bhi	19e9c <__printf_chk@plt+0x162f8>
   19e88:	ldr	r5, [pc, #136]	; 19f18 <__printf_chk@plt+0x16374>
   19e8c:	add	r5, pc, r5
   19e90:	ldr	ip, [r5, r3, lsl #4]
   19e94:	cmp	r3, ip
   19e98:	beq	19eb8 <__printf_chk@plt+0x16314>
   19e9c:	mvn	r0, #9
   19ea0:	ldr	r2, [sp, #4]
   19ea4:	ldr	r3, [r4]
   19ea8:	cmp	r2, r3
   19eac:	bne	19f0c <__printf_chk@plt+0x16368>
   19eb0:	add	sp, sp, #12
   19eb4:	pop	{r4, r5, pc}
   19eb8:	add	r5, r5, r3, lsl #4
   19ebc:	ldr	r3, [r5, #12]
   19ec0:	cmp	r3, #0
   19ec4:	beq	19e9c <__printf_chk@plt+0x162f8>
   19ec8:	ldr	r3, [r5, #8]
   19ecc:	str	r2, [sp]
   19ed0:	cmp	r2, r3
   19ed4:	bcc	19e9c <__printf_chk@plt+0x162f8>
   19ed8:	add	r0, r0, #4
   19edc:	mov	r2, sp
   19ee0:	bl	3184 <EVP_DigestFinal_ex@plt>
   19ee4:	cmp	r0, #1
   19ee8:	bne	19f04 <__printf_chk@plt+0x16360>
   19eec:	ldr	r0, [r5, #8]
   19ef0:	ldr	r3, [sp]
   19ef4:	subs	r0, r0, r3
   19ef8:	movne	r0, #1
   19efc:	bl	36938 <__printf_chk@plt+0x32d94>
   19f00:	b	19ea0 <__printf_chk@plt+0x162fc>
   19f04:	mvn	r0, #21
   19f08:	b	19ea0 <__printf_chk@plt+0x162fc>
   19f0c:	bl	36f4 <__stack_chk_fail@plt>
   19f10:	muleq	r4, ip, sp
   19f14:	muleq	r0, ip, r3
   19f18:			; <UNDEFINED> instruction: 0x0004dbb4
   19f1c:	push	{r4, lr}
   19f20:	subs	r4, r0, #0
   19f24:	popeq	{r4, pc}
   19f28:	add	r0, r4, #4
   19f2c:	bl	37b4 <EVP_MD_CTX_cleanup@plt>
   19f30:	mov	r0, r4
   19f34:	mov	r1, #28
   19f38:	bl	35b90 <__printf_chk@plt+0x31fec>
   19f3c:	mov	r0, r4
   19f40:	pop	{r4, lr}
   19f44:	b	3244 <free@plt>
   19f48:	ldr	ip, [pc, #184]	; 1a008 <__printf_chk@plt+0x16464>
   19f4c:	cmp	r0, #5
   19f50:	push	{r4, r5, r6, r7, r8, r9, lr}
   19f54:	add	ip, pc, ip
   19f58:	ldr	r4, [pc, #172]	; 1a00c <__printf_chk@plt+0x16468>
   19f5c:	sub	sp, sp, #20
   19f60:	mov	r7, r1
   19f64:	mov	r9, r2
   19f68:	mov	r8, r3
   19f6c:	ldr	r6, [sp, #48]	; 0x30
   19f70:	ldr	r5, [ip, r4]
   19f74:	ldr	ip, [r5]
   19f78:	str	ip, [sp, #12]
   19f7c:	bhi	19f94 <__printf_chk@plt+0x163f0>
   19f80:	ldr	r3, [pc, #136]	; 1a010 <__printf_chk@plt+0x1646c>
   19f84:	add	r3, pc, r3
   19f88:	ldr	r2, [r3, r0, lsl #4]
   19f8c:	cmp	r0, r2
   19f90:	beq	19fb0 <__printf_chk@plt+0x1640c>
   19f94:	mvn	r0, #9
   19f98:	ldr	r2, [sp, #12]
   19f9c:	ldr	r3, [r5]
   19fa0:	cmp	r2, r3
   19fa4:	bne	1a004 <__printf_chk@plt+0x16460>
   19fa8:	add	sp, sp, #20
   19fac:	pop	{r4, r5, r6, r7, r8, r9, pc}
   19fb0:	add	r0, r3, r0, lsl #4
   19fb4:	ldr	r3, [r0, #12]
   19fb8:	cmp	r3, #0
   19fbc:	beq	19f94 <__printf_chk@plt+0x163f0>
   19fc0:	ldr	r2, [r0, #8]
   19fc4:	cmp	r2, r6
   19fc8:	bhi	19f94 <__printf_chk@plt+0x163f0>
   19fcc:	add	r4, sp, #16
   19fd0:	str	r6, [r4, #-8]!
   19fd4:	blx	r3
   19fd8:	mov	ip, #0
   19fdc:	mov	r3, r4
   19fe0:	mov	r1, r9
   19fe4:	mov	r2, r8
   19fe8:	stm	sp, {r0, ip}
   19fec:	mov	r0, r7
   19ff0:	bl	39c4 <EVP_Digest@plt>
   19ff4:	cmp	r0, #0
   19ff8:	movne	r0, #0
   19ffc:	mvneq	r0, #21
   1a000:	b	19f98 <__printf_chk@plt+0x163f4>
   1a004:	bl	36f4 <__stack_chk_fail@plt>
   1a008:	andeq	sp, r4, ip, lsr #25
   1a00c:	muleq	r0, ip, r3
   1a010:			; <UNDEFINED> instruction: 0x0004dabc
   1a014:	push	{r4, r5, r6, r7, r8, lr}
   1a018:	mov	r5, r0
   1a01c:	sub	sp, sp, #8
   1a020:	mov	r0, r1
   1a024:	mov	r4, r1
   1a028:	mov	r6, r2
   1a02c:	mov	r8, r3
   1a030:	bl	645c <__printf_chk@plt+0x28b8>
   1a034:	mov	r7, r0
   1a038:	mov	r0, r4
   1a03c:	bl	62bc <__printf_chk@plt+0x2718>
   1a040:	str	r8, [sp]
   1a044:	mov	r1, r7
   1a048:	mov	r3, r6
   1a04c:	mov	r2, r0
   1a050:	mov	r0, r5
   1a054:	bl	19f48 <__printf_chk@plt+0x163a4>
   1a058:	add	sp, sp, #8
   1a05c:	pop	{r4, r5, r6, r7, r8, pc}
   1a060:	push	{r4, r5, r6, r7, r8, r9}
   1a064:	mov	ip, #0
   1a068:	ldrd	r6, [sp, #24]
   1a06c:	ldrb	r4, [r1, ip]
   1a070:	strb	r4, [r3, ip]
   1a074:	add	ip, ip, #1
   1a078:	cmp	ip, #32
   1a07c:	bne	1a06c <__printf_chk@plt+0x164c8>
   1a080:	sub	r2, r2, #1
   1a084:	add	ip, r3, #31
   1a088:	mov	r4, #32
   1a08c:	mov	r5, #0
   1a090:	subs	r4, r4, #1
   1a094:	ldrb	r8, [r2, #1]!
   1a098:	sbc	r5, r5, #0
   1a09c:	orrs	r9, r4, r5
   1a0a0:	strb	r8, [ip, #1]!
   1a0a4:	bne	1a090 <__printf_chk@plt+0x164ec>
   1a0a8:	cmp	r7, #0
   1a0ac:	cmpeq	r6, #64	; 0x40
   1a0b0:	subhi	ip, r6, #1
   1a0b4:	addhi	r2, r1, #63	; 0x3f
   1a0b8:	addhi	r1, r1, ip
   1a0bc:	addhi	ip, r3, #63	; 0x3f
   1a0c0:	bls	1a0d4 <__printf_chk@plt+0x16530>
   1a0c4:	ldrb	r4, [r2, #1]!
   1a0c8:	cmp	r2, r1
   1a0cc:	strb	r4, [ip, #1]!
   1a0d0:	bne	1a0c4 <__printf_chk@plt+0x16520>
   1a0d4:	mov	r1, r3
   1a0d8:	mov	r2, r6
   1a0dc:	mov	r3, r7
   1a0e0:	pop	{r4, r5, r6, r7, r8, r9}
   1a0e4:	b	1a798 <__printf_chk@plt+0x16bf4>
   1a0e8:	ldr	r3, [pc, #204]	; 1a1bc <__printf_chk@plt+0x16618>
   1a0ec:	ldr	r2, [pc, #204]	; 1a1c0 <__printf_chk@plt+0x1661c>
   1a0f0:	add	r3, pc, r3
   1a0f4:	push	{r4, r5, r6, r7, lr}
   1a0f8:	mov	r6, r1
   1a0fc:	ldr	r7, [r3, r2]
   1a100:	sub	sp, sp, #716	; 0x2cc
   1a104:	mov	r5, r0
   1a108:	mov	r1, #32
   1a10c:	mov	r0, r6
   1a110:	add	r4, r6, #31
   1a114:	ldr	r3, [r7]
   1a118:	str	r3, [sp, #708]	; 0x2c4
   1a11c:	bl	31d88 <__printf_chk@plt+0x2e1e4>
   1a120:	mov	r1, r6
   1a124:	add	r6, sp, #644	; 0x284
   1a128:	mov	r2, #32
   1a12c:	mov	r3, #0
   1a130:	mov	r0, r6
   1a134:	bl	1a798 <__printf_chk@plt+0x16bf4>
   1a138:	ldrb	r2, [sp, #675]	; 0x2a3
   1a13c:	mov	r1, r6
   1a140:	add	r6, sp, #4
   1a144:	ldrb	r3, [sp, #644]	; 0x284
   1a148:	and	r2, r2, #127	; 0x7f
   1a14c:	mov	r0, r6
   1a150:	orr	r2, r2, #64	; 0x40
   1a154:	bic	r3, r3, #7
   1a158:	strb	r2, [sp, #675]	; 0x2a3
   1a15c:	strb	r3, [sp, #644]	; 0x284
   1a160:	bl	2eed8 <__printf_chk@plt+0x2b334>
   1a164:	mov	r1, r6
   1a168:	add	r6, sp, #132	; 0x84
   1a16c:	mov	r0, r6
   1a170:	bl	300f0 <__printf_chk@plt+0x2c54c>
   1a174:	mov	r0, r5
   1a178:	mov	r1, r6
   1a17c:	bl	2fd00 <__printf_chk@plt+0x2c15c>
   1a180:	mov	r0, #0
   1a184:	ldrb	r3, [r5, r0]
   1a188:	mov	r1, #1
   1a18c:	strb	r3, [r4, #1]!
   1a190:	bl	368a4 <__printf_chk@plt+0x32d00>
   1a194:	cmp	r0, #32
   1a198:	bne	1a184 <__printf_chk@plt+0x165e0>
   1a19c:	ldr	r2, [sp, #708]	; 0x2c4
   1a1a0:	mov	r0, #0
   1a1a4:	ldr	r3, [r7]
   1a1a8:	cmp	r2, r3
   1a1ac:	bne	1a1b8 <__printf_chk@plt+0x16614>
   1a1b0:	add	sp, sp, #716	; 0x2cc
   1a1b4:	pop	{r4, r5, r6, r7, pc}
   1a1b8:	bl	36f4 <__stack_chk_fail@plt>
   1a1bc:	andeq	sp, r4, r0, lsl fp
   1a1c0:	muleq	r0, ip, r3
   1a1c4:	ldr	ip, [pc, #496]	; 1a3bc <__printf_chk@plt+0x16818>
   1a1c8:	ldr	r3, [pc, #496]	; 1a3c0 <__printf_chk@plt+0x1681c>
   1a1cc:	add	ip, pc, ip
   1a1d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a1d4:	sub	sp, sp, #1168	; 0x490
   1a1d8:	sub	sp, sp, #12
   1a1dc:	ldr	r9, [ip, r3]
   1a1e0:	add	lr, sp, #1024	; 0x400
   1a1e4:	add	sl, sp, #980	; 0x3d4
   1a1e8:	ldr	r8, [sp, #1224]	; 0x4c8
   1a1ec:	mov	r5, r1
   1a1f0:	ldrd	r6, [lr, #192]	; 0xc0
   1a1f4:	mov	r3, #0
   1a1f8:	ldr	ip, [r9]
   1a1fc:	mov	r4, r0
   1a200:	adds	r6, r6, #64	; 0x40
   1a204:	mov	r1, r8
   1a208:	mov	fp, r2
   1a20c:	mov	r0, sl
   1a210:	mov	r2, #32
   1a214:	adc	r7, r7, #0
   1a218:	str	ip, [sp, #1172]	; 0x494
   1a21c:	strd	r6, [sp, #8]
   1a220:	bl	1a798 <__printf_chk@plt+0x16bf4>
   1a224:	add	r0, sp, #1024	; 0x400
   1a228:	ldrb	r2, [sp, #1011]	; 0x3f3
   1a22c:	ldrb	r3, [sp, #980]	; 0x3d4
   1a230:	ldrd	r0, [r0, #192]	; 0xc0
   1a234:	and	r2, r2, #127	; 0x7f
   1a238:	orr	r2, r2, #64	; 0x40
   1a23c:	bic	r3, r3, #7
   1a240:	orrs	r1, r0, r1
   1a244:	strd	r6, [r5]
   1a248:	strb	r2, [sp, #1011]	; 0x3f3
   1a24c:	strb	r3, [sp, #980]	; 0x3d4
   1a250:	beq	1a274 <__printf_chk@plt+0x166d0>
   1a254:	ldr	r2, [sp, #1216]	; 0x4c0
   1a258:	sub	r6, fp, #1
   1a25c:	add	r3, r4, #63	; 0x3f
   1a260:	add	r1, r6, r2
   1a264:	ldrb	r2, [r6, #1]!
   1a268:	cmp	r6, r1
   1a26c:	strb	r2, [r3, #1]!
   1a270:	bne	1a264 <__printf_chk@plt+0x166c0>
   1a274:	add	r7, r4, #31
   1a278:	add	r3, sp, #1008	; 0x3f0
   1a27c:	add	r0, sp, #1040	; 0x410
   1a280:	add	r3, r3, #3
   1a284:	add	r0, r0, #3
   1a288:	mov	r2, r7
   1a28c:	ldrb	r1, [r3, #1]!
   1a290:	cmp	r3, r0
   1a294:	strb	r1, [r2, #1]!
   1a298:	bne	1a28c <__printf_chk@plt+0x166e8>
   1a29c:	add	r6, sp, #1024	; 0x400
   1a2a0:	add	fp, sp, #1040	; 0x410
   1a2a4:	add	fp, fp, #4
   1a2a8:	add	r1, r4, #32
   1a2ac:	ldrd	r2, [r6, #192]	; 0xc0
   1a2b0:	add	r6, sp, #20
   1a2b4:	mov	r0, fp
   1a2b8:	add	r5, sp, #916	; 0x394
   1a2bc:	adds	r2, r2, #32
   1a2c0:	adc	r3, r3, #0
   1a2c4:	bl	1a798 <__printf_chk@plt+0x16bf4>
   1a2c8:	mov	r1, fp
   1a2cc:	add	fp, sp, #404	; 0x194
   1a2d0:	mov	r0, r6
   1a2d4:	bl	2ef80 <__printf_chk@plt+0x2b3dc>
   1a2d8:	mov	r1, r6
   1a2dc:	mov	r0, fp
   1a2e0:	bl	300f0 <__printf_chk@plt+0x2c54c>
   1a2e4:	mov	r1, fp
   1a2e8:	mov	r0, r5
   1a2ec:	bl	2fd00 <__printf_chk@plt+0x2c15c>
   1a2f0:	mov	r3, #0
   1a2f4:	ldrb	r2, [r5, r3]
   1a2f8:	strb	r2, [r4, r3]
   1a2fc:	add	r3, r3, #1
   1a300:	cmp	r3, #32
   1a304:	bne	1a2f4 <__printf_chk@plt+0x16750>
   1a308:	ldrd	r2, [sp, #8]
   1a30c:	add	r5, sp, #1104	; 0x450
   1a310:	add	r5, r5, #4
   1a314:	mov	r1, r4
   1a318:	strd	r2, [sp]
   1a31c:	mov	r0, r5
   1a320:	mov	r3, r4
   1a324:	add	r2, r8, #32
   1a328:	add	r4, sp, #148	; 0x94
   1a32c:	bl	1a060 <__printf_chk@plt+0x164bc>
   1a330:	mov	r1, r5
   1a334:	add	r5, sp, #276	; 0x114
   1a338:	mov	r0, r4
   1a33c:	bl	2ef80 <__printf_chk@plt+0x2b3dc>
   1a340:	mov	r1, sl
   1a344:	mov	r0, r5
   1a348:	bl	2eed8 <__printf_chk@plt+0x2b334>
   1a34c:	mov	r0, r4
   1a350:	mov	r1, r4
   1a354:	mov	r2, r5
   1a358:	bl	2f194 <__printf_chk@plt+0x2b5f0>
   1a35c:	mov	r0, r4
   1a360:	mov	r1, r4
   1a364:	mov	r2, r6
   1a368:	bl	2f100 <__printf_chk@plt+0x2b55c>
   1a36c:	mov	r1, r4
   1a370:	add	r0, sp, #948	; 0x3b4
   1a374:	bl	2f01c <__printf_chk@plt+0x2b478>
   1a378:	add	r3, sp, #944	; 0x3b0
   1a37c:	add	r1, sp, #976	; 0x3d0
   1a380:	add	r3, r3, #3
   1a384:	add	r1, r1, #3
   1a388:	ldrb	r2, [r3, #1]!
   1a38c:	cmp	r3, r1
   1a390:	strb	r2, [r7, #1]!
   1a394:	bne	1a388 <__printf_chk@plt+0x167e4>
   1a398:	ldr	r2, [sp, #1172]	; 0x494
   1a39c:	mov	r0, #0
   1a3a0:	ldr	r3, [r9]
   1a3a4:	cmp	r2, r3
   1a3a8:	bne	1a3b8 <__printf_chk@plt+0x16814>
   1a3ac:	add	sp, sp, #1168	; 0x490
   1a3b0:	add	sp, sp, #12
   1a3b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a3b8:	bl	36f4 <__stack_chk_fail@plt>
   1a3bc:	andeq	sp, r4, r4, lsr sl
   1a3c0:	muleq	r0, ip, r3
   1a3c4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a3c8:	mov	fp, r1
   1a3cc:	ldr	r6, [pc, #424]	; 1a57c <__printf_chk@plt+0x169d8>
   1a3d0:	sub	sp, sp, #1392	; 0x570
   1a3d4:	ldr	r1, [pc, #420]	; 1a580 <__printf_chk@plt+0x169dc>
   1a3d8:	sub	sp, sp, #12
   1a3dc:	add	r6, pc, r6
   1a3e0:	mov	r4, r0
   1a3e4:	mov	r5, r2
   1a3e8:	mvn	r3, #0
   1a3ec:	ldr	r1, [r6, r1]
   1a3f0:	mvn	r2, #0
   1a3f4:	ldr	sl, [sp, #1448]	; 0x5a8
   1a3f8:	str	r1, [sp, #12]
   1a3fc:	add	r1, sp, #1536	; 0x600
   1a400:	ldr	r8, [sp, #12]
   1a404:	ldrd	r0, [r1, #-96]	; 0xffffffa0
   1a408:	cmp	r1, #0
   1a40c:	cmpeq	r0, #63	; 0x3f
   1a410:	ldr	r1, [r8]
   1a414:	strd	r2, [fp]
   1a418:	str	r1, [sp, #1396]	; 0x574
   1a41c:	bls	1a570 <__printf_chk@plt+0x169cc>
   1a420:	add	r9, sp, #276	; 0x114
   1a424:	mov	r1, sl
   1a428:	mov	r0, r9
   1a42c:	bl	2fac8 <__printf_chk@plt+0x2bf24>
   1a430:	subs	r7, r0, #0
   1a434:	bne	1a570 <__printf_chk@plt+0x169cc>
   1a438:	add	r1, sp, #1536	; 0x600
   1a43c:	mov	r2, sl
   1a440:	add	sl, sp, #1328	; 0x530
   1a444:	mov	r3, r4
   1a448:	ldrd	r0, [r1, #-96]	; 0xffffffa0
   1a44c:	add	sl, sl, #4
   1a450:	add	r8, sp, #20
   1a454:	strd	r0, [sp]
   1a458:	mov	r0, sl
   1a45c:	mov	r1, r5
   1a460:	bl	1a060 <__printf_chk@plt+0x164bc>
   1a464:	mov	r1, sl
   1a468:	add	sl, sp, #148	; 0x94
   1a46c:	mov	r0, r8
   1a470:	bl	2ef80 <__printf_chk@plt+0x2b3dc>
   1a474:	add	r1, r5, #32
   1a478:	mov	r0, sl
   1a47c:	bl	2eed8 <__printf_chk@plt+0x2b334>
   1a480:	ldr	r3, [pc, #252]	; 1a584 <__printf_chk@plt+0x169e0>
   1a484:	mov	r1, r9
   1a488:	add	r9, sp, #788	; 0x314
   1a48c:	mov	r2, r8
   1a490:	ldr	r3, [r6, r3]
   1a494:	add	r6, sp, #1296	; 0x510
   1a498:	add	r6, r6, #4
   1a49c:	mov	r0, r9
   1a4a0:	str	sl, [sp]
   1a4a4:	bl	2fdd4 <__printf_chk@plt+0x2c230>
   1a4a8:	mov	r1, r9
   1a4ac:	mov	r0, r6
   1a4b0:	bl	2fd00 <__printf_chk@plt+0x2c15c>
   1a4b4:	mov	r0, r5
   1a4b8:	mov	r1, r6
   1a4bc:	bl	1a588 <__printf_chk@plt+0x169e4>
   1a4c0:	cmp	r0, #0
   1a4c4:	bne	1a530 <__printf_chk@plt+0x1698c>
   1a4c8:	add	r8, sp, #1536	; 0x600
   1a4cc:	ldrd	r2, [r8, #-96]	; 0xffffffa0
   1a4d0:	subs	r2, r2, #64	; 0x40
   1a4d4:	sbc	r3, r3, #0
   1a4d8:	orrs	r9, r2, r3
   1a4dc:	addne	r5, r5, #63	; 0x3f
   1a4e0:	movne	ip, r7
   1a4e4:	beq	1a508 <__printf_chk@plt+0x16964>
   1a4e8:	ldrb	r1, [r5, #1]!
   1a4ec:	strb	r1, [r4, ip]
   1a4f0:	add	ip, ip, #1
   1a4f4:	mov	r1, #0
   1a4f8:	mov	r0, ip
   1a4fc:	cmp	r1, r3
   1a500:	cmpeq	r0, r2
   1a504:	bcc	1a4e8 <__printf_chk@plt+0x16944>
   1a508:	strd	r2, [fp]
   1a50c:	ldr	r8, [sp, #12]
   1a510:	mov	r0, r7
   1a514:	ldr	r2, [sp, #1396]	; 0x574
   1a518:	ldr	r3, [r8]
   1a51c:	cmp	r2, r3
   1a520:	bne	1a578 <__printf_chk@plt+0x169d4>
   1a524:	add	sp, sp, #1392	; 0x570
   1a528:	add	sp, sp, #12
   1a52c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a530:	add	r2, sp, #1536	; 0x600
   1a534:	ldrd	sl, [r2, #-96]	; 0xffffffa0
   1a538:	subs	sl, sl, #64	; 0x40
   1a53c:	sbc	fp, fp, #0
   1a540:	orrs	r3, sl, fp
   1a544:	movne	r1, r7
   1a548:	beq	1a568 <__printf_chk@plt+0x169c4>
   1a54c:	strb	r1, [r4, r7]
   1a550:	add	r7, r7, #1
   1a554:	mov	r3, #0
   1a558:	mov	r2, r7
   1a55c:	cmp	r3, fp
   1a560:	cmpeq	r2, sl
   1a564:	bcc	1a54c <__printf_chk@plt+0x169a8>
   1a568:	mov	r7, r0
   1a56c:	b	1a50c <__printf_chk@plt+0x16968>
   1a570:	mvn	r7, #0
   1a574:	b	1a50c <__printf_chk@plt+0x16968>
   1a578:	bl	36f4 <__stack_chk_fail@plt>
   1a57c:	andeq	sp, r4, r4, lsr #16
   1a580:	muleq	r0, ip, r3
   1a584:	andeq	r0, r0, r0, asr #7
   1a588:	push	{r4, r5}
   1a58c:	ldrb	ip, [r1, #1]
   1a590:	ldrb	r2, [r0]
   1a594:	ldrb	r5, [r0, #1]
   1a598:	ldrb	r3, [r1]
   1a59c:	ldrb	r4, [r0, #2]
   1a5a0:	eor	r5, r5, ip
   1a5a4:	eor	r3, r2, r3
   1a5a8:	ldrb	ip, [r1, #2]
   1a5ac:	ldrb	r2, [r0, #3]
   1a5b0:	orr	r5, r5, r3
   1a5b4:	ldrb	r3, [r1, #3]
   1a5b8:	eor	ip, r4, ip
   1a5bc:	orr	r5, r5, ip
   1a5c0:	ldrb	r4, [r0, #4]
   1a5c4:	eor	r3, r2, r3
   1a5c8:	ldrb	ip, [r1, #4]
   1a5cc:	ldrb	r2, [r0, #5]
   1a5d0:	orr	r5, r5, r3
   1a5d4:	ldrb	r3, [r1, #5]
   1a5d8:	eor	ip, r4, ip
   1a5dc:	orr	r5, r5, ip
   1a5e0:	ldrb	r4, [r0, #6]
   1a5e4:	eor	r3, r2, r3
   1a5e8:	ldrb	ip, [r1, #6]
   1a5ec:	ldrb	r2, [r0, #7]
   1a5f0:	orr	r5, r5, r3
   1a5f4:	ldrb	r3, [r1, #7]
   1a5f8:	eor	ip, r4, ip
   1a5fc:	orr	r5, r5, ip
   1a600:	ldrb	r4, [r0, #8]
   1a604:	eor	r3, r2, r3
   1a608:	ldrb	ip, [r1, #8]
   1a60c:	ldrb	r2, [r0, #9]
   1a610:	orr	r5, r5, r3
   1a614:	ldrb	r3, [r1, #9]
   1a618:	eor	ip, r4, ip
   1a61c:	orr	r5, r5, ip
   1a620:	ldrb	r4, [r0, #10]
   1a624:	eor	r3, r2, r3
   1a628:	ldrb	ip, [r1, #10]
   1a62c:	ldrb	r2, [r0, #11]
   1a630:	orr	r5, r5, r3
   1a634:	ldrb	r3, [r1, #11]
   1a638:	eor	ip, r4, ip
   1a63c:	orr	r5, r5, ip
   1a640:	ldrb	r4, [r0, #12]
   1a644:	eor	r3, r2, r3
   1a648:	ldrb	ip, [r1, #12]
   1a64c:	ldrb	r2, [r0, #13]
   1a650:	orr	r5, r5, r3
   1a654:	ldrb	r3, [r1, #13]
   1a658:	eor	ip, r4, ip
   1a65c:	orr	r5, r5, ip
   1a660:	ldrb	r4, [r0, #14]
   1a664:	eor	r3, r2, r3
   1a668:	ldrb	ip, [r1, #14]
   1a66c:	ldrb	r2, [r0, #15]
   1a670:	orr	r5, r5, r3
   1a674:	ldrb	r3, [r1, #15]
   1a678:	eor	ip, r4, ip
   1a67c:	orr	r5, r5, ip
   1a680:	ldrb	r4, [r0, #16]
   1a684:	eor	r3, r2, r3
   1a688:	ldrb	ip, [r1, #16]
   1a68c:	ldrb	r2, [r0, #17]
   1a690:	orr	r5, r5, r3
   1a694:	ldrb	r3, [r1, #17]
   1a698:	eor	ip, r4, ip
   1a69c:	orr	r5, r5, ip
   1a6a0:	ldrb	r4, [r0, #18]
   1a6a4:	eor	r3, r2, r3
   1a6a8:	ldrb	ip, [r1, #18]
   1a6ac:	ldrb	r2, [r0, #19]
   1a6b0:	orr	r5, r5, r3
   1a6b4:	ldrb	r3, [r1, #19]
   1a6b8:	eor	ip, r4, ip
   1a6bc:	orr	r5, r5, ip
   1a6c0:	ldrb	r4, [r0, #20]
   1a6c4:	eor	r3, r2, r3
   1a6c8:	ldrb	ip, [r1, #20]
   1a6cc:	ldrb	r2, [r0, #21]
   1a6d0:	orr	r5, r5, r3
   1a6d4:	ldrb	r3, [r1, #21]
   1a6d8:	eor	ip, r4, ip
   1a6dc:	orr	r5, r5, ip
   1a6e0:	ldrb	r4, [r0, #22]
   1a6e4:	eor	r3, r2, r3
   1a6e8:	ldrb	ip, [r1, #22]
   1a6ec:	ldrb	r2, [r0, #23]
   1a6f0:	orr	r5, r5, r3
   1a6f4:	ldrb	r3, [r1, #23]
   1a6f8:	eor	ip, r4, ip
   1a6fc:	orr	r5, r5, ip
   1a700:	ldrb	r4, [r0, #24]
   1a704:	eor	r3, r2, r3
   1a708:	ldrb	ip, [r1, #24]
   1a70c:	ldrb	r2, [r0, #25]
   1a710:	orr	r5, r5, r3
   1a714:	ldrb	r3, [r1, #25]
   1a718:	eor	ip, r4, ip
   1a71c:	orr	r5, r5, ip
   1a720:	ldrb	r4, [r0, #26]
   1a724:	eor	r3, r2, r3
   1a728:	ldrb	ip, [r1, #26]
   1a72c:	ldrb	r2, [r0, #27]
   1a730:	orr	r5, r5, r3
   1a734:	ldrb	r3, [r1, #27]
   1a738:	eor	ip, r4, ip
   1a73c:	orr	r5, r5, ip
   1a740:	ldrb	r4, [r0, #28]
   1a744:	eor	r3, r2, r3
   1a748:	ldrb	ip, [r1, #28]
   1a74c:	ldrb	r2, [r0, #29]
   1a750:	orr	r5, r5, r3
   1a754:	ldrb	r3, [r1, #29]
   1a758:	eor	ip, r4, ip
   1a75c:	orr	r5, r5, ip
   1a760:	ldrb	r4, [r0, #30]
   1a764:	eor	r3, r2, r3
   1a768:	ldrb	ip, [r1, #30]
   1a76c:	ldrb	r2, [r0, #31]
   1a770:	orr	r0, r5, r3
   1a774:	ldrb	r3, [r1, #31]
   1a778:	eor	r1, r4, ip
   1a77c:	orr	r0, r0, r1
   1a780:	eor	r3, r2, r3
   1a784:	orr	r0, r0, r3
   1a788:	rsb	r0, r0, #0
   1a78c:	pop	{r4, r5}
   1a790:	asr	r0, r0, #31
   1a794:	bx	lr
   1a798:	push	{r4, r5, r6, r7, r8, r9, lr}
   1a79c:	mov	r4, r2
   1a7a0:	ldr	lr, [pc, #488]	; 1a990 <__printf_chk@plt+0x16dec>
   1a7a4:	sub	sp, sp, #332	; 0x14c
   1a7a8:	ldr	r8, [pc, #484]	; 1a994 <__printf_chk@plt+0x16df0>
   1a7ac:	add	r6, sp, #4
   1a7b0:	add	lr, pc, lr
   1a7b4:	ldr	ip, [pc, #476]	; 1a998 <__printf_chk@plt+0x16df4>
   1a7b8:	mov	r5, r3
   1a7bc:	mov	r7, r0
   1a7c0:	ldr	r8, [lr, r8]
   1a7c4:	mov	r2, lr
   1a7c8:	add	ip, pc, ip
   1a7cc:	mov	r9, r1
   1a7d0:	mov	r3, #0
   1a7d4:	ldr	r2, [r8]
   1a7d8:	str	r2, [sp, #324]	; 0x144
   1a7dc:	ldrb	r2, [r3, ip]
   1a7e0:	strb	r2, [r6, r3]
   1a7e4:	add	r3, r3, #1
   1a7e8:	cmp	r3, #64	; 0x40
   1a7ec:	bne	1a7dc <__printf_chk@plt+0x16c38>
   1a7f0:	mov	r1, r9
   1a7f4:	mov	r2, r4
   1a7f8:	mov	r3, r5
   1a7fc:	mov	r0, r6
   1a800:	bl	1aa5c <__printf_chk@plt+0x16eb8>
   1a804:	mov	r2, #127	; 0x7f
   1a808:	mov	r3, #0
   1a80c:	and	r2, r2, r4
   1a810:	and	r3, r3, r5
   1a814:	add	r9, r9, r4
   1a818:	orrs	r1, r2, r3
   1a81c:	rsb	r9, r2, r9
   1a820:	mov	lr, r2
   1a824:	beq	1a908 <__printf_chk@plt+0x16d64>
   1a828:	add	r1, sp, #68	; 0x44
   1a82c:	mov	r0, #0
   1a830:	ldrb	ip, [r9, r0]
   1a834:	strb	ip, [r1, r0]
   1a838:	add	r0, r0, #1
   1a83c:	cmp	lr, r0
   1a840:	bne	1a830 <__printf_chk@plt+0x16c8c>
   1a844:	add	lr, sp, #328	; 0x148
   1a848:	cmp	r3, #0
   1a84c:	cmpeq	r2, #111	; 0x6f
   1a850:	add	r0, lr, r2
   1a854:	mvn	ip, #127	; 0x7f
   1a858:	addhi	r2, r2, #1
   1a85c:	movhi	r3, #0
   1a860:	strb	ip, [r0, #-260]	; 0xfffffefc
   1a864:	bls	1a914 <__printf_chk@plt+0x16d70>
   1a868:	strb	r3, [r1, r2]
   1a86c:	add	r2, r2, #1
   1a870:	cmp	r2, #246	; 0xf6
   1a874:	bls	1a868 <__printf_chk@plt+0x16cc4>
   1a878:	lsr	ip, r4, #29
   1a87c:	mov	r0, r6
   1a880:	mov	r2, #256	; 0x100
   1a884:	mov	r3, #0
   1a888:	orr	ip, ip, r5, lsl #3
   1a88c:	lsr	lr, r5, #21
   1a890:	lsr	r9, r5, #29
   1a894:	strb	ip, [sp, #319]	; 0x13f
   1a898:	strb	lr, [sp, #316]	; 0x13c
   1a89c:	lsr	ip, r5, #13
   1a8a0:	lsr	lr, r5, #5
   1a8a4:	strb	ip, [sp, #317]	; 0x13d
   1a8a8:	strb	lr, [sp, #318]	; 0x13e
   1a8ac:	lsr	ip, r4, #21
   1a8b0:	lsr	lr, r4, #13
   1a8b4:	strb	ip, [sp, #320]	; 0x140
   1a8b8:	strb	r9, [sp, #315]	; 0x13b
   1a8bc:	lsr	ip, r4, #5
   1a8c0:	strb	lr, [sp, #321]	; 0x141
   1a8c4:	lsl	r4, r4, #3
   1a8c8:	strb	ip, [sp, #322]	; 0x142
   1a8cc:	strb	r4, [sp, #323]	; 0x143
   1a8d0:	bl	1aa5c <__printf_chk@plt+0x16eb8>
   1a8d4:	mov	r3, #0
   1a8d8:	ldrb	r2, [r6, r3]
   1a8dc:	strb	r2, [r7, r3]
   1a8e0:	add	r3, r3, #1
   1a8e4:	cmp	r3, #64	; 0x40
   1a8e8:	bne	1a8d8 <__printf_chk@plt+0x16d34>
   1a8ec:	ldr	r2, [sp, #324]	; 0x144
   1a8f0:	mov	r0, #0
   1a8f4:	ldr	r3, [r8]
   1a8f8:	cmp	r2, r3
   1a8fc:	bne	1a98c <__printf_chk@plt+0x16de8>
   1a900:	add	sp, sp, #332	; 0x14c
   1a904:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1a908:	add	r1, sp, #328	; 0x148
   1a90c:	mvn	r0, #127	; 0x7f
   1a910:	strb	r0, [r1, #-260]!	; 0xfffffefc
   1a914:	add	r2, r2, #1
   1a918:	mov	r3, #0
   1a91c:	strb	r3, [r1, r2]
   1a920:	add	r2, r2, #1
   1a924:	cmp	r2, #118	; 0x76
   1a928:	bls	1a91c <__printf_chk@plt+0x16d78>
   1a92c:	lsr	ip, r4, #29
   1a930:	mov	r0, r6
   1a934:	mov	r2, #128	; 0x80
   1a938:	mov	r3, #0
   1a93c:	orr	ip, ip, r5, lsl #3
   1a940:	lsr	lr, r5, #21
   1a944:	lsr	r9, r5, #29
   1a948:	strb	ip, [sp, #191]	; 0xbf
   1a94c:	strb	lr, [sp, #188]	; 0xbc
   1a950:	lsr	ip, r5, #13
   1a954:	lsr	lr, r5, #5
   1a958:	strb	ip, [sp, #189]	; 0xbd
   1a95c:	strb	lr, [sp, #190]	; 0xbe
   1a960:	lsr	ip, r4, #21
   1a964:	lsr	lr, r4, #13
   1a968:	strb	ip, [sp, #192]	; 0xc0
   1a96c:	strb	r9, [sp, #187]	; 0xbb
   1a970:	lsr	ip, r4, #5
   1a974:	strb	lr, [sp, #193]	; 0xc1
   1a978:	lsl	r4, r4, #3
   1a97c:	strb	ip, [sp, #194]	; 0xc2
   1a980:	strb	r4, [sp, #195]	; 0xc3
   1a984:	bl	1aa5c <__printf_chk@plt+0x16eb8>
   1a988:	b	1a8d4 <__printf_chk@plt+0x16d30>
   1a98c:	bl	36f4 <__stack_chk_fail@plt>
   1a990:	andeq	sp, r4, r0, asr r4
   1a994:	muleq	r0, ip, r3
   1a998:	andeq	pc, r1, ip, ror #1
   1a99c:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   1a9a0:	sub	sp, sp, #16
   1a9a4:	ldrb	sl, [r0, #6]
   1a9a8:	mov	r3, #0
   1a9ac:	ldrb	r2, [r0, #4]
   1a9b0:	mov	fp, #0
   1a9b4:	ldrb	r4, [r0, #5]
   1a9b8:	lsr	r9, sl, #24
   1a9bc:	lsl	r8, sl, #8
   1a9c0:	ldrb	sl, [r0, #2]
   1a9c4:	strd	r2, [sp]
   1a9c8:	lsl	r6, r4, #16
   1a9cc:	orr	r6, r6, r8
   1a9d0:	ldrb	r8, [r0, #7]
   1a9d4:	strd	sl, [sp, #8]
   1a9d8:	lsr	r7, r4, #16
   1a9dc:	ldr	fp, [sp]
   1a9e0:	orr	r6, r6, r8
   1a9e4:	ldr	r3, [sp]
   1a9e8:	orr	r7, r7, r9
   1a9ec:	ldr	ip, [sp, #8]
   1a9f0:	mov	r9, #0
   1a9f4:	lsl	r4, fp, #24
   1a9f8:	orr	r7, r7, r9
   1a9fc:	orr	r6, r6, r4
   1aa00:	ldrb	r4, [r0]
   1aa04:	lsr	r5, r3, #8
   1aa08:	ldrb	r8, [r0, #1]
   1aa0c:	ldrb	r3, [r0, #3]
   1aa10:	orr	r7, r7, r5
   1aa14:	mov	r5, #0
   1aa18:	strd	r4, [sp]
   1aa1c:	lsl	fp, ip, #8
   1aa20:	ldr	ip, [sp]
   1aa24:	mov	r2, #0
   1aa28:	orr	r7, r7, r3
   1aa2c:	orr	r6, r6, r2
   1aa30:	lsl	r5, r8, #16
   1aa34:	orr	r6, r6, r2
   1aa38:	orr	r7, r7, fp
   1aa3c:	lsl	r1, ip, #24
   1aa40:	orr	r4, r2, r6
   1aa44:	orr	r5, r5, r7
   1aa48:	orr	r0, r2, r4
   1aa4c:	orr	r1, r1, r5
   1aa50:	add	sp, sp, #16
   1aa54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   1aa58:	bx	lr
   1aa5c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1aa60:	sub	sp, sp, #7296	; 0x1c80
   1aa64:	sub	sp, sp, #4
   1aa68:	add	r5, sp, #512	; 0x200
   1aa6c:	add	r6, sp, #1536	; 0x600
   1aa70:	str	r1, [sp, #280]	; 0x118
   1aa74:	add	r1, sp, #7168	; 0x1c00
   1aa78:	str	r0, [sp, #284]	; 0x11c
   1aa7c:	add	r7, sp, #512	; 0x200
   1aa80:	strd	r2, [r1, #120]	; 0x78
   1aa84:	bl	1a99c <__printf_chk@plt+0x16df8>
   1aa88:	ldr	r2, [sp, #284]	; 0x11c
   1aa8c:	add	r8, sp, #1536	; 0x600
   1aa90:	add	fp, sp, #7168	; 0x1c00
   1aa94:	add	r9, sp, #1536	; 0x600
   1aa98:	strd	r0, [sp, #224]	; 0xe0
   1aa9c:	add	r0, r2, #8
   1aaa0:	bl	1a99c <__printf_chk@plt+0x16df8>
   1aaa4:	add	r3, sp, #512	; 0x200
   1aaa8:	ldr	r4, [sp, #284]	; 0x11c
   1aaac:	strd	r0, [r3, #-240]	; 0xffffff10
   1aab0:	add	r0, r4, #16
   1aab4:	bl	1a99c <__printf_chk@plt+0x16df8>
   1aab8:	strd	r0, [r5, #-216]	; 0xffffff28
   1aabc:	add	r0, r4, #24
   1aac0:	bl	1a99c <__printf_chk@plt+0x16df8>
   1aac4:	strd	r0, [r6, #-192]	; 0xffffff40
   1aac8:	add	r0, r4, #32
   1aacc:	bl	1a99c <__printf_chk@plt+0x16df8>
   1aad0:	strd	r0, [sp, #232]	; 0xe8
   1aad4:	add	r0, r4, #40	; 0x28
   1aad8:	bl	1a99c <__printf_chk@plt+0x16df8>
   1aadc:	strd	r0, [r7, #-208]	; 0xffffff30
   1aae0:	add	r0, r4, #48	; 0x30
   1aae4:	bl	1a99c <__printf_chk@plt+0x16df8>
   1aae8:	strd	r0, [r8, #-200]	; 0xffffff38
   1aaec:	add	r0, r4, #56	; 0x38
   1aaf0:	bl	1a99c <__printf_chk@plt+0x16df8>
   1aaf4:	ldrd	sl, [fp, #120]	; 0x78
   1aaf8:	cmp	fp, #0
   1aafc:	cmpeq	sl, #127	; 0x7f
   1ab00:	strd	r0, [r9, #-184]	; 0xffffff48
   1ab04:	bls	28f60 <__printf_chk@plt+0x253bc>
   1ab08:	strd	sl, [r9, #-176]	; 0xffffff50
   1ab0c:	ldr	r0, [sp, #280]	; 0x118
   1ab10:	bl	1a99c <__printf_chk@plt+0x16df8>
   1ab14:	ldr	r4, [sp, #280]	; 0x118
   1ab18:	strd	r0, [sp, #8]
   1ab1c:	add	r0, r4, #8
   1ab20:	bl	1a99c <__printf_chk@plt+0x16df8>
   1ab24:	strd	r0, [sp, #120]	; 0x78
   1ab28:	add	r0, r4, #16
   1ab2c:	bl	1a99c <__printf_chk@plt+0x16df8>
   1ab30:	ldr	r5, [sp, #120]	; 0x78
   1ab34:	lsr	r5, r5, #7
   1ab38:	str	r5, [sp, #320]	; 0x140
   1ab3c:	strd	r0, [sp, #128]	; 0x80
   1ab40:	add	r0, r4, #24
   1ab44:	bl	1a99c <__printf_chk@plt+0x16df8>
   1ab48:	ldr	r6, [sp, #124]	; 0x7c
   1ab4c:	ldr	r7, [sp, #320]	; 0x140
   1ab50:	orr	r6, r7, r6, lsl #25
   1ab54:	str	r6, [sp, #320]	; 0x140
   1ab58:	strd	r0, [sp, #136]	; 0x88
   1ab5c:	add	r0, r4, #32
   1ab60:	bl	1a99c <__printf_chk@plt+0x16df8>
   1ab64:	ldr	r8, [sp, #128]	; 0x80
   1ab68:	lsr	r8, r8, #7
   1ab6c:	str	r8, [sp, #336]	; 0x150
   1ab70:	strd	r0, [sp, #104]	; 0x68
   1ab74:	add	r0, r4, #40	; 0x28
   1ab78:	bl	1a99c <__printf_chk@plt+0x16df8>
   1ab7c:	ldr	r9, [sp, #124]	; 0x7c
   1ab80:	lsr	r9, r9, #7
   1ab84:	str	r9, [sp, #324]	; 0x144
   1ab88:	strd	r0, [sp, #192]	; 0xc0
   1ab8c:	add	r0, r4, #48	; 0x30
   1ab90:	bl	1a99c <__printf_chk@plt+0x16df8>
   1ab94:	ldr	sl, [sp, #132]	; 0x84
   1ab98:	ldr	fp, [sp, #336]	; 0x150
   1ab9c:	orr	sl, fp, sl, lsl #25
   1aba0:	str	sl, [sp, #336]	; 0x150
   1aba4:	strd	r0, [sp, #200]	; 0xc8
   1aba8:	add	r0, r4, #56	; 0x38
   1abac:	bl	1a99c <__printf_chk@plt+0x16df8>
   1abb0:	ldr	ip, [sp, #132]	; 0x84
   1abb4:	lsr	ip, ip, #7
   1abb8:	str	ip, [sp, #340]	; 0x154
   1abbc:	strd	r0, [sp, #208]	; 0xd0
   1abc0:	add	r0, r4, #64	; 0x40
   1abc4:	bl	1a99c <__printf_chk@plt+0x16df8>
   1abc8:	strd	r0, [sp, #216]	; 0xd8
   1abcc:	add	r0, r4, #72	; 0x48
   1abd0:	ldr	r1, [sp, #136]	; 0x88
   1abd4:	lsr	r1, r1, #7
   1abd8:	str	r1, [sp, #344]	; 0x158
   1abdc:	bl	1a99c <__printf_chk@plt+0x16df8>
   1abe0:	ldr	r2, [sp, #104]	; 0x68
   1abe4:	lsr	r2, r2, #7
   1abe8:	str	r2, [sp, #360]	; 0x168
   1abec:	strd	r0, [sp, #144]	; 0x90
   1abf0:	add	r0, r4, #80	; 0x50
   1abf4:	bl	1a99c <__printf_chk@plt+0x16df8>
   1abf8:	ldr	r3, [sp, #140]	; 0x8c
   1abfc:	strd	r0, [sp, #152]	; 0x98
   1ac00:	add	r0, r4, #88	; 0x58
   1ac04:	ldr	r4, [sp, #344]	; 0x158
   1ac08:	orr	r3, r4, r3, lsl #25
   1ac0c:	str	r3, [sp, #344]	; 0x158
   1ac10:	bl	1a99c <__printf_chk@plt+0x16df8>
   1ac14:	ldr	r5, [sp, #280]	; 0x118
   1ac18:	ldr	r6, [sp, #108]	; 0x6c
   1ac1c:	ldr	r7, [sp, #360]	; 0x168
   1ac20:	orr	r6, r7, r6, lsl #25
   1ac24:	str	r6, [sp, #360]	; 0x168
   1ac28:	strd	r0, [sp, #160]	; 0xa0
   1ac2c:	add	r0, r5, #96	; 0x60
   1ac30:	bl	1a99c <__printf_chk@plt+0x16df8>
   1ac34:	ldr	r8, [sp, #140]	; 0x8c
   1ac38:	lsr	r8, r8, #7
   1ac3c:	str	r8, [sp, #348]	; 0x15c
   1ac40:	strd	r0, [sp, #168]	; 0xa8
   1ac44:	add	r0, r5, #104	; 0x68
   1ac48:	bl	1a99c <__printf_chk@plt+0x16df8>
   1ac4c:	ldr	r9, [sp, #108]	; 0x6c
   1ac50:	lsr	r9, r9, #7
   1ac54:	strd	r0, [sp, #176]	; 0xb0
   1ac58:	add	r0, r5, #112	; 0x70
   1ac5c:	str	r9, [sp, #364]	; 0x16c
   1ac60:	bl	1a99c <__printf_chk@plt+0x16df8>
   1ac64:	ldr	sl, [sp, #192]	; 0xc0
   1ac68:	lsr	sl, sl, #7
   1ac6c:	str	sl, [sp, #376]	; 0x178
   1ac70:	strd	r0, [sp, #88]	; 0x58
   1ac74:	add	r0, r5, #120	; 0x78
   1ac78:	bl	1a99c <__printf_chk@plt+0x16df8>
   1ac7c:	ldr	fp, [sp, #88]	; 0x58
   1ac80:	ldr	r5, [sp, #120]	; 0x78
   1ac84:	ldr	sl, [sp, #124]	; 0x7c
   1ac88:	lsl	r2, fp, #3
   1ac8c:	lsr	r3, fp, #19
   1ac90:	lsr	ip, fp, #6
   1ac94:	ldr	r7, [sp, #92]	; 0x5c
   1ac98:	str	ip, [sp, #312]	; 0x138
   1ac9c:	ldr	r8, [sp, #312]	; 0x138
   1aca0:	orr	r7, r8, r7, lsl #26
   1aca4:	ldr	r8, [sp, #120]	; 0x78
   1aca8:	str	r7, [sp, #312]	; 0x138
   1acac:	strd	r0, [sp, #112]	; 0x70
   1acb0:	ldr	r1, [sp, #92]	; 0x5c
   1acb4:	ldr	r0, [sp, #120]	; 0x78
   1acb8:	ldr	r6, [sp, #112]	; 0x70
   1acbc:	orr	r2, r2, r1, lsr #29
   1acc0:	orr	r3, r3, r1, lsl #13
   1acc4:	lsr	r4, r0, #8
   1acc8:	lsl	ip, r1, #3
   1accc:	lsr	r0, r1, #19
   1acd0:	lsr	r1, r5, #1
   1acd4:	ldr	r5, [sp, #88]	; 0x58
   1acd8:	lsr	r9, r6, #6
   1acdc:	str	r9, [sp, #328]	; 0x148
   1ace0:	orr	r4, r4, sl, lsl #24
   1ace4:	ldr	r9, [sp, #116]	; 0x74
   1ace8:	orr	r1, r1, sl, lsl #31
   1acec:	orr	ip, ip, r5, lsr #29
   1acf0:	orr	r0, r0, r5, lsl #13
   1acf4:	str	r4, [sp, #2152]	; 0x868
   1acf8:	lsr	r4, sl, #8
   1acfc:	str	ip, [sp, #2140]	; 0x85c
   1ad00:	lsr	ip, sl, #1
   1ad04:	ldr	r5, [sp, #92]	; 0x5c
   1ad08:	orr	r4, r4, r8, lsl #24
   1ad0c:	ldr	sl, [sp, #112]	; 0x70
   1ad10:	orr	ip, ip, r8, lsl #31
   1ad14:	ldr	r7, [sp, #328]	; 0x148
   1ad18:	str	r3, [sp, #2144]	; 0x860
   1ad1c:	lsr	r3, r6, #19
   1ad20:	orr	r3, r3, r9, lsl #13
   1ad24:	str	r2, [sp, #2136]	; 0x858
   1ad28:	str	r0, [sp, #2148]	; 0x864
   1ad2c:	lsl	r2, r6, #3
   1ad30:	lsl	r0, r9, #3
   1ad34:	str	r3, [sp, #2176]	; 0x880
   1ad38:	ldr	r3, [sp, #128]	; 0x80
   1ad3c:	orr	r2, r2, r9, lsr #29
   1ad40:	orr	r6, r7, r9, lsl #26
   1ad44:	orr	r0, r0, sl, lsr #29
   1ad48:	str	r1, [sp, #2160]	; 0x870
   1ad4c:	lsr	r5, r5, #6
   1ad50:	str	r2, [sp, #2168]	; 0x878
   1ad54:	lsr	r2, r3, #8
   1ad58:	str	r5, [sp, #316]	; 0x13c
   1ad5c:	lsr	r3, r3, #1
   1ad60:	str	r6, [sp, #328]	; 0x148
   1ad64:	lsr	r1, r9, #19
   1ad68:	str	r4, [sp, #2156]	; 0x86c
   1ad6c:	add	r9, sp, #2048	; 0x800
   1ad70:	str	ip, [sp, #2164]	; 0x874
   1ad74:	orr	r1, r1, sl, lsl #13
   1ad78:	str	r0, [sp, #2172]	; 0x87c
   1ad7c:	ldr	ip, [sp, #132]	; 0x84
   1ad80:	ldr	r5, [sp, #128]	; 0x80
   1ad84:	ldrd	sl, [r9, #88]	; 0x58
   1ad88:	orr	r3, r3, ip, lsl #31
   1ad8c:	str	r3, [sp, #2192]	; 0x890
   1ad90:	lsr	r3, ip, #1
   1ad94:	ldrd	r8, [r9, #96]	; 0x60
   1ad98:	orr	r3, r3, r5, lsl #31
   1ad9c:	str	r3, [sp, #2196]	; 0x894
   1ada0:	add	r3, sp, #512	; 0x200
   1ada4:	orr	r2, r2, ip, lsl #24
   1ada8:	ldr	r4, [sp, #116]	; 0x74
   1adac:	eor	sl, sl, r8
   1adb0:	str	r2, [sp, #2184]	; 0x888
   1adb4:	lsr	r2, ip, #8
   1adb8:	str	r1, [sp, #2180]	; 0x884
   1adbc:	orr	r2, r2, r5, lsl #24
   1adc0:	ldrd	r0, [r3, #-200]	; 0xffffff38
   1adc4:	add	r5, sp, #2048	; 0x800
   1adc8:	eor	fp, fp, r9
   1adcc:	lsr	r4, r4, #6
   1add0:	eor	r0, r0, sl
   1add4:	str	r4, [sp, #332]	; 0x14c
   1add8:	eor	r1, r1, fp
   1addc:	ldrd	sl, [r5, #104]	; 0x68
   1ade0:	ldrd	r4, [r5, #112]	; 0x70
   1ade4:	ldrd	r6, [r3, #-192]	; 0xffffff40
   1ade8:	ldr	r9, [sp, #136]	; 0x88
   1adec:	eor	fp, fp, r5
   1adf0:	eor	r7, r7, fp
   1adf4:	ldr	fp, [sp, #140]	; 0x8c
   1adf8:	eor	sl, sl, r4
   1adfc:	strd	r0, [sp, #64]	; 0x40
   1ae00:	eor	r6, r6, sl
   1ae04:	str	r2, [sp, #2188]	; 0x88c
   1ae08:	ldr	sl, [sp, #104]	; 0x68
   1ae0c:	lsr	r2, r9, #8
   1ae10:	lsr	r1, r9, #1
   1ae14:	orr	r2, r2, fp, lsl #24
   1ae18:	orr	r1, r1, fp, lsl #31
   1ae1c:	lsr	r0, fp, #8
   1ae20:	str	r1, [sp, #2208]	; 0x8a0
   1ae24:	lsr	r1, fp, #1
   1ae28:	add	fp, sp, #2048	; 0x800
   1ae2c:	ldr	r5, [sp, #108]	; 0x6c
   1ae30:	strd	r6, [sp, #240]	; 0xf0
   1ae34:	lsr	ip, sl, #8
   1ae38:	ldrd	r8, [fp, #120]	; 0x78
   1ae3c:	add	r6, sp, #512	; 0x200
   1ae40:	lsr	r3, sl, #1
   1ae44:	ldrd	sl, [fp, #128]	; 0x80
   1ae48:	orr	ip, ip, r5, lsl #24
   1ae4c:	orr	r3, r3, r5, lsl #31
   1ae50:	eor	r9, r9, fp
   1ae54:	str	r2, [sp, #2200]	; 0x898
   1ae58:	ldr	fp, [sp, #136]	; 0x88
   1ae5c:	lsr	r2, r5, #8
   1ae60:	str	r3, [sp, #2240]	; 0x8c0
   1ae64:	lsr	r3, r5, #1
   1ae68:	ldrd	r4, [r6, #-184]	; 0xffffff48
   1ae6c:	eor	r8, r8, sl
   1ae70:	orr	r0, r0, fp, lsl #24
   1ae74:	orr	r1, r1, fp, lsl #31
   1ae78:	eor	r4, r4, r8
   1ae7c:	ldr	r8, [sp, #104]	; 0x68
   1ae80:	add	fp, sp, #2048	; 0x800
   1ae84:	eor	r5, r5, r9
   1ae88:	str	ip, [sp, #2232]	; 0x8b8
   1ae8c:	orr	r2, r2, r8, lsl #24
   1ae90:	str	r0, [sp, #2204]	; 0x89c
   1ae94:	strd	r4, [sp, #248]	; 0xf8
   1ae98:	orr	r3, r3, r8, lsl #31
   1ae9c:	str	r1, [sp, #2212]	; 0x8a4
   1aea0:	str	r2, [sp, #2236]	; 0x8bc
   1aea4:	add	r2, sp, #256	; 0x100
   1aea8:	ldrd	r4, [fp, #136]	; 0x88
   1aeac:	ldrd	sl, [fp, #144]	; 0x90
   1aeb0:	ldrd	r0, [r6, #-176]	; 0xffffff50
   1aeb4:	eor	r5, r5, fp
   1aeb8:	ldr	r8, [sp, #196]	; 0xc4
   1aebc:	str	r3, [sp, #2244]	; 0x8c4
   1aec0:	eor	r4, r4, sl
   1aec4:	eor	r1, r1, r5
   1aec8:	ldr	r3, [sp, #196]	; 0xc4
   1aecc:	ldr	r5, [sp, #192]	; 0xc0
   1aed0:	eor	r0, r0, r4
   1aed4:	ldr	r4, [sp, #376]	; 0x178
   1aed8:	lsr	r9, r8, #7
   1aedc:	str	r9, [sp, #380]	; 0x17c
   1aee0:	orr	r3, r4, r3, lsl #25
   1aee4:	ldr	r9, [sp, #200]	; 0xc8
   1aee8:	str	r3, [sp, #376]	; 0x178
   1aeec:	lsr	r3, r5, #8
   1aef0:	ldr	sl, [sp, #204]	; 0xcc
   1aef4:	orr	r3, r3, r8, lsl #24
   1aef8:	str	r3, [sp, #2264]	; 0x8d8
   1aefc:	lsr	r3, r5, #1
   1af00:	strd	r0, [r2]
   1af04:	orr	r3, r3, r8, lsl #31
   1af08:	ldr	fp, [sp, #200]	; 0xc8
   1af0c:	lsr	r2, r8, #8
   1af10:	str	r3, [sp, #2272]	; 0x8e0
   1af14:	lsr	r3, r8, #1
   1af18:	orr	r2, r2, r5, lsl #24
   1af1c:	orr	r3, r3, r5, lsl #31
   1af20:	ldr	r6, [sp, #204]	; 0xcc
   1af24:	add	r5, sp, #2048	; 0x800
   1af28:	str	r3, [sp, #2276]	; 0x8e4
   1af2c:	lsr	r3, r9, #8
   1af30:	add	r8, sp, #512	; 0x200
   1af34:	orr	r3, r3, sl, lsl #24
   1af38:	str	r2, [sp, #2268]	; 0x8dc
   1af3c:	lsr	fp, fp, #7
   1af40:	ldr	r2, [sp, #204]	; 0xcc
   1af44:	orr	r6, fp, r6, lsl #25
   1af48:	str	r3, [sp, #2296]	; 0x8f8
   1af4c:	lsr	r3, sl, #8
   1af50:	ldrd	r0, [r5, #152]	; 0x98
   1af54:	orr	r3, r3, r9, lsl #24
   1af58:	ldrd	r4, [r5, #160]	; 0xa0
   1af5c:	lsr	r2, r2, #7
   1af60:	str	r3, [sp, #2300]	; 0x8fc
   1af64:	add	r3, sp, #2048	; 0x800
   1af68:	str	r6, [sp, #392]	; 0x188
   1af6c:	eor	r0, r0, r4
   1af70:	ldrd	r6, [r8, #-168]	; 0xffffff58
   1af74:	eor	r1, r1, r5
   1af78:	str	r2, [sp, #396]	; 0x18c
   1af7c:	ldrd	r4, [r3, #184]	; 0xb8
   1af80:	eor	r6, r6, r0
   1af84:	ldrd	r2, [r3, #192]	; 0xc0
   1af88:	eor	r7, r7, r1
   1af8c:	strd	r6, [r8, #-248]	; 0xffffff08
   1af90:	ldrd	r6, [r8, #-152]	; 0xffffff68
   1af94:	eor	r4, r4, r2
   1af98:	eor	r5, r5, r3
   1af9c:	ldr	r3, [sp, #208]	; 0xd0
   1afa0:	eor	r6, r6, r4
   1afa4:	eor	r7, r7, r5
   1afa8:	ldr	r0, [sp, #216]	; 0xd8
   1afac:	strd	r6, [r8, #-224]	; 0xffffff20
   1afb0:	lsr	r3, r3, #7
   1afb4:	ldr	r1, [sp, #200]	; 0xc8
   1afb8:	add	r6, sp, #512	; 0x200
   1afbc:	ldr	fp, [sp, #212]	; 0xd4
   1afc0:	lsr	r0, r0, #7
   1afc4:	ldr	r4, [sp, #204]	; 0xcc
   1afc8:	ldr	r7, [sp, #216]	; 0xd8
   1afcc:	ldr	r8, [sp, #220]	; 0xdc
   1afd0:	orr	fp, r3, fp, lsl #25
   1afd4:	lsr	r3, r1, #1
   1afd8:	ldr	r2, [sp, #212]	; 0xd4
   1afdc:	orr	r3, r3, r4, lsl #31
   1afe0:	str	r3, [sp, #2304]	; 0x900
   1afe4:	lsr	r3, r4, #1
   1afe8:	ldr	r9, [sp, #220]	; 0xdc
   1afec:	orr	r3, r3, r1, lsl #31
   1aff0:	str	r3, [sp, #2308]	; 0x904
   1aff4:	lsr	r3, r7, #1
   1aff8:	lsr	r2, r2, #7
   1affc:	orr	r3, r3, r8, lsl #31
   1b000:	str	r3, [sp, #2368]	; 0x940
   1b004:	lsr	r3, r8, #1
   1b008:	str	r2, [sp, #412]	; 0x19c
   1b00c:	orr	r3, r3, r7, lsl #31
   1b010:	lsr	r2, r7, #8
   1b014:	str	r3, [sp, #2372]	; 0x944
   1b018:	add	r3, sp, #2048	; 0x800
   1b01c:	orr	r2, r2, r8, lsl #24
   1b020:	str	r2, [sp, #2360]	; 0x938
   1b024:	lsr	r2, r8, #8
   1b028:	orr	r9, r0, r9, lsl #25
   1b02c:	orr	r2, r2, r7, lsl #24
   1b030:	str	fp, [sp, #408]	; 0x198
   1b034:	ldr	r0, [sp, #220]	; 0xdc
   1b038:	ldrd	sl, [r3, #216]	; 0xd8
   1b03c:	str	r2, [sp, #2364]	; 0x93c
   1b040:	ldrd	r2, [r3, #224]	; 0xe0
   1b044:	lsr	r0, r0, #7
   1b048:	ldrd	r4, [r6, #-136]	; 0xffffff78
   1b04c:	add	r6, sp, #7168	; 0x1c00
   1b050:	eor	sl, sl, r2
   1b054:	ldr	r7, [sp, #208]	; 0xd0
   1b058:	eor	fp, fp, r3
   1b05c:	eor	r4, r4, sl
   1b060:	ldr	r8, [sp, #212]	; 0xd4
   1b064:	eor	r5, r5, fp
   1b068:	ldr	sl, [sp, #232]	; 0xe8
   1b06c:	lsr	r3, r7, #8
   1b070:	str	r0, [sp, #428]	; 0x1ac
   1b074:	ldr	r0, [sp, #144]	; 0x90
   1b078:	orr	r3, r3, r8, lsl #24
   1b07c:	ldr	fp, [sp, #236]	; 0xec
   1b080:	lsr	r2, sl, #18
   1b084:	str	r9, [sp, #424]	; 0x1a8
   1b088:	ldr	r1, [sp, #148]	; 0x94
   1b08c:	lsr	r0, r0, #7
   1b090:	ldr	r9, [sp, #148]	; 0x94
   1b094:	orr	r2, r2, fp, lsl #14
   1b098:	str	r3, [sp, #2328]	; 0x918
   1b09c:	lsr	r3, sl, #14
   1b0a0:	strd	r4, [r6, #88]	; 0x58
   1b0a4:	orr	r1, r0, r1, lsl #25
   1b0a8:	orr	r3, r3, fp, lsl #18
   1b0ac:	str	r1, [sp, #440]	; 0x1b8
   1b0b0:	lsr	r9, r9, #7
   1b0b4:	str	r2, [sp, #1368]	; 0x558
   1b0b8:	str	r9, [sp, #444]	; 0x1bc
   1b0bc:	lsr	r1, fp, #18
   1b0c0:	str	r3, [sp, #1376]	; 0x560
   1b0c4:	lsl	r3, sl, #23
   1b0c8:	orr	r1, r1, sl, lsl #14
   1b0cc:	orr	r3, r3, fp, lsr #9
   1b0d0:	str	r1, [sp, #1372]	; 0x55c
   1b0d4:	lsr	r2, fp, #14
   1b0d8:	lsl	r1, fp, #23
   1b0dc:	add	fp, sp, #1536	; 0x600
   1b0e0:	add	r9, sp, #1536	; 0x600
   1b0e4:	orr	r2, r2, sl, lsl #18
   1b0e8:	orr	r1, r1, sl, lsr #9
   1b0ec:	ldrd	r6, [sp, #8]
   1b0f0:	ldrd	sl, [fp, #-184]	; 0xffffff48
   1b0f4:	movw	r4, #44578	; 0xae22
   1b0f8:	str	r2, [sp, #1380]	; 0x564
   1b0fc:	movt	r4, #55080	; 0xd728
   1b100:	str	r3, [sp, #1384]	; 0x568
   1b104:	adds	r6, r6, sl
   1b108:	ldrd	r2, [r9, #-168]	; 0xffffff58
   1b10c:	adc	r7, r7, fp
   1b110:	ldrd	r8, [r9, #-160]	; 0xffffff60
   1b114:	add	fp, sp, #512	; 0x200
   1b118:	str	r1, [sp, #1388]	; 0x56c
   1b11c:	add	r1, sp, #1536	; 0x600
   1b120:	eor	r3, r3, r9
   1b124:	add	r9, sp, #1536	; 0x600
   1b128:	ldrd	r0, [r1, #-152]	; 0xffffff68
   1b12c:	adds	r6, r6, r4
   1b130:	eor	r2, r2, r8
   1b134:	movw	r5, #12184	; 0x2f98
   1b138:	movt	r5, #17034	; 0x428a
   1b13c:	ldrd	r8, [r9, #-200]	; 0xffffff38
   1b140:	adc	r7, r7, r5
   1b144:	eor	r2, r2, r0
   1b148:	ldrd	r4, [sp, #232]	; 0xe8
   1b14c:	eor	r3, r3, r1
   1b150:	ldrd	r0, [fp, #-208]	; 0xffffff30
   1b154:	adds	r2, r2, r6
   1b158:	ldrd	sl, [sp, #232]	; 0xe8
   1b15c:	bic	r4, r8, r4
   1b160:	bic	r5, r9, r5
   1b164:	adc	r3, r3, r7
   1b168:	and	r0, r0, sl
   1b16c:	and	r1, r1, fp
   1b170:	eor	r0, r0, r4
   1b174:	eor	r1, r1, r5
   1b178:	adds	r4, r2, r0
   1b17c:	add	r9, sp, #1536	; 0x600
   1b180:	adc	r5, r3, r1
   1b184:	strd	r4, [sp, #24]
   1b188:	ldrd	r8, [r9, #-192]	; 0xffffff40
   1b18c:	ldrd	r6, [sp, #24]
   1b190:	ldr	r5, [sp, #224]	; 0xe0
   1b194:	adds	r6, r6, r8
   1b198:	ldr	fp, [sp, #228]	; 0xe4
   1b19c:	adc	r7, r7, r9
   1b1a0:	strd	r6, [sp, #16]
   1b1a4:	ldr	r4, [sp, #16]
   1b1a8:	lsl	r3, r5, #30
   1b1ac:	lsr	r2, r5, #28
   1b1b0:	ldr	r5, [sp, #20]
   1b1b4:	lsr	r0, r6, #18
   1b1b8:	orr	r2, r2, fp, lsl #4
   1b1bc:	orr	r0, r0, r7, lsl #14
   1b1c0:	lsr	r1, r4, #14
   1b1c4:	str	r0, [sp, #1416]	; 0x588
   1b1c8:	lsr	ip, r5, #18
   1b1cc:	lsr	r0, r5, #14
   1b1d0:	orr	r1, r1, r5, lsl #18
   1b1d4:	mov	r7, r4
   1b1d8:	str	r1, [sp, #1424]	; 0x590
   1b1dc:	orr	ip, ip, r4, lsl #14
   1b1e0:	orr	r0, r0, r4, lsl #18
   1b1e4:	lsl	r1, r4, #23
   1b1e8:	ldr	r4, [sp, #224]	; 0xe0
   1b1ec:	orr	r1, r1, r5, lsr #9
   1b1f0:	str	r2, [sp, #1400]	; 0x578
   1b1f4:	str	r1, [sp, #1432]	; 0x598
   1b1f8:	lsl	r1, r5, #23
   1b1fc:	lsl	r2, r4, #25
   1b200:	orr	r3, r3, fp, lsr #2
   1b204:	str	r0, [sp, #1428]	; 0x594
   1b208:	orr	r1, r1, r7, lsr #9
   1b20c:	str	r3, [sp, #1392]	; 0x570
   1b210:	orr	r2, r2, fp, lsr #7
   1b214:	lsl	r3, fp, #30
   1b218:	lsr	r0, fp, #28
   1b21c:	str	r1, [sp, #1436]	; 0x59c
   1b220:	lsl	r1, fp, #25
   1b224:	add	fp, sp, #512	; 0x200
   1b228:	orr	r3, r3, r4, lsr #2
   1b22c:	str	r3, [sp, #1396]	; 0x574
   1b230:	add	r3, sp, #1536	; 0x600
   1b234:	ldrd	r8, [fp, #-216]	; 0xffffff28
   1b238:	add	r5, sp, #1536	; 0x600
   1b23c:	ldrd	sl, [fp, #-240]	; 0xffffff10
   1b240:	mov	r6, r4
   1b244:	str	ip, [sp, #1420]	; 0x58c
   1b248:	orr	r0, r0, r4, lsl #4
   1b24c:	str	r2, [sp, #1408]	; 0x580
   1b250:	eor	r8, r8, sl
   1b254:	eor	r9, r9, fp
   1b258:	ldrd	sl, [r3, #-120]	; 0xffffff88
   1b25c:	ldrd	r2, [r3, #-112]	; 0xffffff90
   1b260:	orr	r1, r1, r6, lsr #7
   1b264:	str	r0, [sp, #1404]	; 0x57c
   1b268:	add	ip, sp, #1536	; 0x600
   1b26c:	eor	sl, sl, r2
   1b270:	eor	fp, fp, r3
   1b274:	ldrd	r2, [r5, #-144]	; 0xffffff70
   1b278:	ldrd	r4, [r5, #-136]	; 0xffffff78
   1b27c:	str	r1, [sp, #1412]	; 0x584
   1b280:	add	r1, sp, #512	; 0x200
   1b284:	ldrd	r6, [sp, #224]	; 0xe0
   1b288:	eor	r2, r2, r4
   1b28c:	eor	r3, r3, r5
   1b290:	ldrd	r4, [ip, #-104]	; 0xffffff98
   1b294:	and	r8, r8, r6
   1b298:	and	r9, r9, r7
   1b29c:	ldrd	r6, [r1, #-216]	; 0xffffff28
   1b2a0:	eor	r4, r4, sl
   1b2a4:	ldrd	r0, [r1, #-240]	; 0xffffff10
   1b2a8:	eor	r5, r5, fp
   1b2ac:	strd	r4, [sp]
   1b2b0:	and	r7, r7, r1
   1b2b4:	add	r1, sp, #512	; 0x200
   1b2b8:	ldrd	r4, [sp, #16]
   1b2bc:	and	r6, r6, r0
   1b2c0:	ldrd	r0, [r1, #-208]	; 0xffffff30
   1b2c4:	eor	r6, r6, r8
   1b2c8:	ldrd	sl, [sp, #232]	; 0xe8
   1b2cc:	eor	r7, r7, r9
   1b2d0:	bic	r4, r0, r4
   1b2d4:	bic	r5, r1, r5
   1b2d8:	ldrd	r0, [sp, #16]
   1b2dc:	ldrd	r8, [sp, #24]
   1b2e0:	and	r0, r0, sl
   1b2e4:	and	r1, r1, fp
   1b2e8:	ldrd	sl, [ip, #-128]	; 0xffffff80
   1b2ec:	eor	r5, r5, r1
   1b2f0:	ldr	ip, [sp, #208]	; 0xd0
   1b2f4:	eor	r4, r4, r0
   1b2f8:	eor	r2, r2, sl
   1b2fc:	eor	r3, r3, fp
   1b300:	adds	r6, r6, r2
   1b304:	ldrd	sl, [sp, #224]	; 0xe0
   1b308:	adc	r7, r7, r3
   1b30c:	adds	r8, r8, r6
   1b310:	adc	r9, r9, r7
   1b314:	ldrd	r6, [sp, #224]	; 0xe0
   1b318:	lsl	r1, r8, #30
   1b31c:	lsr	r3, r8, #28
   1b320:	eor	r6, r6, r8
   1b324:	eor	r7, r7, r9
   1b328:	strd	r6, [sp, #80]	; 0x50
   1b32c:	add	r7, sp, #1536	; 0x600
   1b330:	orr	r1, r1, r9, lsr #2
   1b334:	lsl	r0, r9, #30
   1b338:	str	r1, [sp, #1440]	; 0x5a0
   1b33c:	lsr	r1, r9, #28
   1b340:	orr	r3, r3, r9, lsl #4
   1b344:	orr	r0, r0, r8, lsr #2
   1b348:	str	r3, [sp, #1448]	; 0x5a8
   1b34c:	orr	r1, r1, r8, lsl #4
   1b350:	lsr	r2, ip, #1
   1b354:	str	r1, [sp, #1452]	; 0x5ac
   1b358:	lsl	r3, r8, #25
   1b35c:	str	r0, [sp, #1444]	; 0x5a4
   1b360:	add	ip, sp, #1536	; 0x600
   1b364:	ldrd	r0, [r7, #-96]	; 0xffffffa0
   1b368:	ldrd	r6, [r7, #-88]	; 0xffffffa8
   1b36c:	orr	r3, r3, r9, lsr #7
   1b370:	str	r3, [sp, #1456]	; 0x5b0
   1b374:	lsl	r3, r9, #25
   1b378:	and	sl, sl, r8
   1b37c:	and	fp, fp, r9
   1b380:	eor	r1, r1, r7
   1b384:	orr	r3, r3, r8, lsr #7
   1b388:	ldr	r7, [sp, #212]	; 0xd4
   1b38c:	eor	r0, r0, r6
   1b390:	str	r3, [sp, #1460]	; 0x5b4
   1b394:	strd	sl, [sp, #96]	; 0x60
   1b398:	ldrd	sl, [ip, #-80]	; 0xffffffb0
   1b39c:	orr	r2, r2, r7, lsl #31
   1b3a0:	ldr	r6, [sp, #208]	; 0xd0
   1b3a4:	lsr	r3, r7, #8
   1b3a8:	eor	sl, sl, r0
   1b3ac:	eor	fp, fp, r1
   1b3b0:	strd	sl, [sp, #24]
   1b3b4:	add	fp, sp, #2048	; 0x800
   1b3b8:	add	sl, sp, #2304	; 0x900
   1b3bc:	str	r2, [sp, #2336]	; 0x920
   1b3c0:	lsr	r2, r7, #1
   1b3c4:	orr	r3, r3, r6, lsl #24
   1b3c8:	orr	r2, r2, r6, lsl #31
   1b3cc:	str	r3, [sp, #2332]	; 0x91c
   1b3d0:	str	r2, [sp, #2340]	; 0x924
   1b3d4:	add	r6, sp, #512	; 0x200
   1b3d8:	ldrd	r2, [fp, #248]	; 0xf8
   1b3dc:	ldrd	sl, [sl]
   1b3e0:	ldrd	r0, [r6, #-120]	; 0xffffff88
   1b3e4:	add	r6, sp, #7168	; 0x1c00
   1b3e8:	eor	r3, r3, fp
   1b3ec:	add	fp, sp, #2560	; 0xa00
   1b3f0:	eor	r2, r2, sl
   1b3f4:	eor	r1, r1, r3
   1b3f8:	eor	r0, r0, r2
   1b3fc:	strd	r0, [r6, #96]	; 0x60
   1b400:	ldrd	r2, [fp, #-200]	; 0xffffff38
   1b404:	add	r6, sp, #512	; 0x200
   1b408:	ldrd	sl, [fp, #-192]	; 0xffffff40
   1b40c:	ldrd	r0, [r6, #-88]	; 0xffffffa8
   1b410:	add	r6, sp, #7168	; 0x1c00
   1b414:	eor	r3, r3, fp
   1b418:	add	fp, sp, #2560	; 0xa00
   1b41c:	eor	r2, r2, sl
   1b420:	eor	r1, r1, r3
   1b424:	eor	r0, r0, r2
   1b428:	ldrd	r2, [fp, #-232]	; 0xffffff18
   1b42c:	ldrd	sl, [fp, #-224]	; 0xffffff20
   1b430:	ldr	r7, [sp, #112]	; 0x70
   1b434:	strd	r0, [r6, #112]	; 0x70
   1b438:	add	r6, sp, #512	; 0x200
   1b43c:	eor	r3, r3, fp
   1b440:	ldr	fp, [sp, #116]	; 0x74
   1b444:	ldrd	r0, [r6, #-104]	; 0xffffff98
   1b448:	add	r6, sp, #7168	; 0x1c00
   1b44c:	eor	r2, r2, sl
   1b450:	lsr	sl, r7, #7
   1b454:	eor	r0, r0, r2
   1b458:	eor	r1, r1, r3
   1b45c:	lsr	r2, r7, #8
   1b460:	strd	r0, [r6, #104]	; 0x68
   1b464:	lsr	r3, r7, #1
   1b468:	orr	r1, sl, fp, lsl #25
   1b46c:	str	r1, [sp, #536]	; 0x218
   1b470:	add	r1, sp, #1536	; 0x600
   1b474:	orr	r2, r2, fp, lsl #24
   1b478:	orr	r3, r3, fp, lsl #31
   1b47c:	str	r2, [sp, #2584]	; 0xa18
   1b480:	lsr	r2, fp, #8
   1b484:	str	r3, [sp, #2592]	; 0xa20
   1b488:	lsr	r3, fp, #1
   1b48c:	ldrd	r0, [r1, #-200]	; 0xffffff38
   1b490:	orr	r2, r2, r7, lsl #24
   1b494:	orr	r3, r3, r7, lsl #31
   1b498:	ldrd	r6, [sp, #120]	; 0x78
   1b49c:	str	r3, [sp, #2596]	; 0xa24
   1b4a0:	add	r3, sp, #512	; 0x200
   1b4a4:	adds	r6, r6, r0
   1b4a8:	str	r2, [sp, #2588]	; 0xa1c
   1b4ac:	adc	r7, r7, r1
   1b4b0:	ldrd	r0, [r3, #-240]	; 0xffffff10
   1b4b4:	ldrd	r2, [sp, #224]	; 0xe0
   1b4b8:	lsr	sl, fp, #7
   1b4bc:	str	sl, [sp, #540]	; 0x21c
   1b4c0:	movw	sl, #26061	; 0x65cd
   1b4c4:	eor	r0, r0, r2
   1b4c8:	eor	r1, r1, r3
   1b4cc:	movt	sl, #9199	; 0x23ef
   1b4d0:	ldrd	r2, [sp]
   1b4d4:	adds	r6, r6, sl
   1b4d8:	movw	fp, #17553	; 0x4491
   1b4dc:	movt	fp, #28983	; 0x7137
   1b4e0:	and	r0, r0, r8
   1b4e4:	adc	r7, r7, fp
   1b4e8:	adds	r6, r6, r2
   1b4ec:	adc	r7, r7, r3
   1b4f0:	adds	sl, r6, r4
   1b4f4:	adc	fp, r7, r5
   1b4f8:	add	r7, sp, #512	; 0x200
   1b4fc:	and	r1, r1, r9
   1b500:	ldrd	r4, [r7, #-240]	; 0xffffff10
   1b504:	ldrd	r6, [sp, #224]	; 0xe0
   1b508:	and	r4, r4, r6
   1b50c:	add	r6, sp, #512	; 0x200
   1b510:	and	r5, r5, r7
   1b514:	eor	r0, r0, r4
   1b518:	ldrd	r2, [r6, #-216]	; 0xffffff28
   1b51c:	movw	r4, #15151	; 0x3b2f
   1b520:	ldrd	r6, [sp, #128]	; 0x80
   1b524:	movt	r4, #60493	; 0xec4d
   1b528:	adds	r2, r2, sl
   1b52c:	eor	r1, r1, r5
   1b530:	adc	r3, r3, fp
   1b534:	strd	r2, [sp, #32]
   1b538:	add	r3, sp, #512	; 0x200
   1b53c:	movw	r5, #64463	; 0xfbcf
   1b540:	movt	r5, #46528	; 0xb5c0
   1b544:	ldrd	r2, [r3, #-208]	; 0xffffff30
   1b548:	adds	r6, r6, r2
   1b54c:	adc	r7, r7, r3
   1b550:	adds	r4, r4, r6
   1b554:	adc	r5, r5, r7
   1b558:	strd	r4, [sp]
   1b55c:	ldr	r5, [sp, #32]
   1b560:	add	r7, sp, #1536	; 0x600
   1b564:	ldr	r6, [sp, #36]	; 0x24
   1b568:	lsr	r2, r5, #18
   1b56c:	lsr	r3, r5, #14
   1b570:	orr	r2, r2, r6, lsl #14
   1b574:	orr	r3, r3, r6, lsl #18
   1b578:	str	r2, [sp, #1464]	; 0x5b8
   1b57c:	lsr	ip, r6, #18
   1b580:	str	r3, [sp, #1472]	; 0x5c0
   1b584:	lsr	r2, r6, #14
   1b588:	lsl	r3, r5, #23
   1b58c:	orr	ip, ip, r5, lsl #14
   1b590:	orr	r2, r2, r5, lsl #18
   1b594:	orr	r3, r3, r6, lsr #9
   1b598:	str	ip, [sp, #1468]	; 0x5bc
   1b59c:	str	r2, [sp, #1476]	; 0x5c4
   1b5a0:	ldrd	r4, [r7, #-72]	; 0xffffffb8
   1b5a4:	str	r3, [sp, #1480]	; 0x5c8
   1b5a8:	lsl	r3, r6, #23
   1b5ac:	ldrd	r6, [r7, #-64]	; 0xffffffc0
   1b5b0:	eor	r5, r5, r7
   1b5b4:	ldr	r7, [sp, #32]
   1b5b8:	eor	r4, r4, r6
   1b5bc:	orr	r3, r3, r7, lsr #9
   1b5c0:	ldrd	r6, [sp, #232]	; 0xe8
   1b5c4:	str	r3, [sp, #1484]	; 0x5cc
   1b5c8:	ldrd	r2, [sp, #32]
   1b5cc:	bic	r2, r6, r2
   1b5d0:	bic	r3, r7, r3
   1b5d4:	strd	r2, [sp, #56]	; 0x38
   1b5d8:	add	r3, sp, #1536	; 0x600
   1b5dc:	ldrd	r6, [sp, #24]
   1b5e0:	ldrd	r2, [r3, #-56]	; 0xffffffc8
   1b5e4:	adds	r0, r0, r6
   1b5e8:	adc	r1, r1, r7
   1b5ec:	eor	r4, r4, r2
   1b5f0:	ldrd	r6, [sp, #16]
   1b5f4:	eor	r5, r5, r3
   1b5f8:	ldrd	r2, [sp, #32]
   1b5fc:	and	r2, r2, r6
   1b600:	and	r3, r3, r7
   1b604:	ldrd	r6, [sp]
   1b608:	adds	r4, r4, r6
   1b60c:	adc	r5, r5, r7
   1b610:	ldrd	r6, [sp, #56]	; 0x38
   1b614:	adds	sl, sl, r0
   1b618:	eor	r2, r2, r6
   1b61c:	adc	fp, fp, r1
   1b620:	eor	r3, r3, r7
   1b624:	adds	r0, r4, r2
   1b628:	add	r7, sp, #512	; 0x200
   1b62c:	adc	r1, r5, r3
   1b630:	ldrd	r2, [sp, #232]	; 0xe8
   1b634:	ldrd	r4, [sp, #136]	; 0x88
   1b638:	ldrd	r6, [r7, #-240]	; 0xffffff10
   1b63c:	adds	r4, r4, r2
   1b640:	strd	r0, [sp, #24]
   1b644:	adc	r5, r5, r3
   1b648:	adds	r0, r0, r6
   1b64c:	adc	r1, r1, r7
   1b650:	lsl	r3, sl, #30
   1b654:	strd	r0, [sp, #56]	; 0x38
   1b658:	orr	r3, r3, fp, lsr #2
   1b65c:	ldr	ip, [sp, #56]	; 0x38
   1b660:	add	r7, sp, #1536	; 0x600
   1b664:	str	r3, [sp, #1488]	; 0x5d0
   1b668:	lsr	r3, r0, #18
   1b66c:	ldr	r0, [sp, #60]	; 0x3c
   1b670:	lsr	r1, sl, #28
   1b674:	lsr	r2, ip, #14
   1b678:	orr	r1, r1, fp, lsl #4
   1b67c:	str	r1, [sp, #1496]	; 0x5d8
   1b680:	lsl	r1, sl, #25
   1b684:	orr	r3, r3, r0, lsl #14
   1b688:	str	r3, [sp, #1512]	; 0x5e8
   1b68c:	lsr	r3, r0, #18
   1b690:	mov	r6, r0
   1b694:	orr	r2, r2, r0, lsl #18
   1b698:	orr	r3, r3, ip, lsl #14
   1b69c:	str	r2, [sp, #1520]	; 0x5f0
   1b6a0:	lsr	r2, r0, #14
   1b6a4:	str	r3, [sp, #1516]	; 0x5ec
   1b6a8:	lsl	r3, ip, #23
   1b6ac:	orr	r2, r2, ip, lsl #18
   1b6b0:	orr	r3, r3, r6, lsr #9
   1b6b4:	str	r2, [sp, #1524]	; 0x5f4
   1b6b8:	lsl	r2, r6, #23
   1b6bc:	str	r3, [sp, #1528]	; 0x5f8
   1b6c0:	lsl	r3, fp, #30
   1b6c4:	orr	r2, r2, ip, lsr #9
   1b6c8:	orr	r3, r3, sl, lsr #2
   1b6cc:	str	r2, [sp, #1532]	; 0x5fc
   1b6d0:	lsr	r0, fp, #28
   1b6d4:	str	r3, [sp, #1492]	; 0x5d4
   1b6d8:	orr	r0, r0, sl, lsl #4
   1b6dc:	ldrd	r2, [r7, #-24]	; 0xffffffe8
   1b6e0:	orr	r1, r1, fp, lsr #7
   1b6e4:	ldrd	r6, [r7, #-16]
   1b6e8:	add	ip, sp, #1536	; 0x600
   1b6ec:	str	r0, [sp, #1500]	; 0x5dc
   1b6f0:	eor	r3, r3, r7
   1b6f4:	add	r7, sp, #1536	; 0x600
   1b6f8:	str	r1, [sp, #1504]	; 0x5e0
   1b6fc:	eor	r2, r2, r6
   1b700:	ldrd	r6, [r7, #-8]
   1b704:	lsl	r1, fp, #25
   1b708:	orr	r1, r1, sl, lsr #7
   1b70c:	str	r1, [sp, #1508]	; 0x5e4
   1b710:	eor	r2, r2, r6
   1b714:	add	r1, sp, #1536	; 0x600
   1b718:	movw	r6, #56252	; 0xdbbc
   1b71c:	movt	r6, #33161	; 0x8189
   1b720:	adds	r6, r6, r4
   1b724:	eor	r3, r3, r7
   1b728:	movw	r7, #56229	; 0xdba5
   1b72c:	movt	r7, #59829	; 0xe9b5
   1b730:	adc	r7, r7, r5
   1b734:	strd	r6, [sp, #184]	; 0xb8
   1b738:	ldrd	r6, [r1, #-48]	; 0xffffffd0
   1b73c:	ldrd	r0, [r1, #-40]	; 0xffffffd8
   1b740:	ldrd	r4, [sp, #80]	; 0x50
   1b744:	eor	r6, r6, r0
   1b748:	eor	r7, r7, r1
   1b74c:	ldrd	r0, [sp, #184]	; 0xb8
   1b750:	and	r4, r4, sl
   1b754:	and	r5, r5, fp
   1b758:	adds	r0, r0, r2
   1b75c:	adc	r1, r1, r3
   1b760:	ldrd	r2, [sp, #16]
   1b764:	strd	r0, [sp, #80]	; 0x50
   1b768:	ldrd	r0, [sp, #56]	; 0x38
   1b76c:	bic	r0, r2, r0
   1b770:	bic	r1, r3, r1
   1b774:	ldrd	r2, [ip, #-32]	; 0xffffffe0
   1b778:	eor	r2, r2, r6
   1b77c:	eor	r3, r3, r7
   1b780:	strd	r2, [sp]
   1b784:	ldrd	r2, [sp, #96]	; 0x60
   1b788:	ldrd	r6, [sp, #32]
   1b78c:	eor	r4, r4, r2
   1b790:	eor	r5, r5, r3
   1b794:	ldrd	r2, [sp, #56]	; 0x38
   1b798:	and	r2, r2, r6
   1b79c:	and	r3, r3, r7
   1b7a0:	ldrd	r6, [sp]
   1b7a4:	eor	r2, r2, r0
   1b7a8:	eor	r3, r3, r1
   1b7ac:	ldrd	r0, [sp, #24]
   1b7b0:	adds	r4, r4, r6
   1b7b4:	adc	r5, r5, r7
   1b7b8:	adds	r0, r0, r4
   1b7bc:	adc	r1, r1, r5
   1b7c0:	ldrd	r4, [sp, #80]	; 0x50
   1b7c4:	ldrd	r6, [sp, #104]	; 0x68
   1b7c8:	adds	r4, r4, r2
   1b7cc:	strd	r0, [sp, #24]
   1b7d0:	adc	r5, r5, r3
   1b7d4:	movw	r0, #46392	; 0xb538
   1b7d8:	ldrd	r2, [sp, #224]	; 0xe0
   1b7dc:	movt	r0, #62280	; 0xf348
   1b7e0:	adds	r6, r6, r0
   1b7e4:	movw	r1, #49755	; 0xc25b
   1b7e8:	movt	r1, #14678	; 0x3956
   1b7ec:	strd	r4, [sp, #96]	; 0x60
   1b7f0:	adc	r7, r7, r1
   1b7f4:	adds	r4, r4, r2
   1b7f8:	adc	r5, r5, r3
   1b7fc:	strd	r4, [sp, #80]	; 0x50
   1b800:	ldr	r4, [sp, #24]
   1b804:	ldr	ip, [sp, #80]	; 0x50
   1b808:	ldr	r5, [sp, #28]
   1b80c:	ldr	r0, [sp, #84]	; 0x54
   1b810:	lsl	r3, r4, #30
   1b814:	lsr	r2, r4, #28
   1b818:	lsr	r1, ip, #18
   1b81c:	ldr	r4, [sp, #80]	; 0x50
   1b820:	orr	r3, r3, r5, lsr #2
   1b824:	str	r3, [sp, #1536]	; 0x600
   1b828:	lsr	r3, ip, #14
   1b82c:	ldr	ip, [sp, #28]
   1b830:	orr	r1, r1, r0, lsl #14
   1b834:	orr	r3, r3, r0, lsl #18
   1b838:	str	r1, [sp, #1560]	; 0x618
   1b83c:	str	r3, [sp, #1568]	; 0x620
   1b840:	lsr	r1, r0, #18
   1b844:	lsr	r3, r0, #14
   1b848:	orr	r2, r2, ip, lsl #4
   1b84c:	orr	r1, r1, r4, lsl #14
   1b850:	orr	r3, r3, r4, lsl #18
   1b854:	str	r2, [sp, #1544]	; 0x608
   1b858:	lsl	r2, r4, #23
   1b85c:	str	r1, [sp, #1564]	; 0x61c
   1b860:	lsr	r1, ip, #28
   1b864:	ldr	r4, [sp, #24]
   1b868:	lsl	r0, ip, #30
   1b86c:	ldr	r5, [sp, #84]	; 0x54
   1b870:	str	r3, [sp, #1572]	; 0x624
   1b874:	orr	r1, r1, r4, lsl #4
   1b878:	str	r1, [sp, #1548]	; 0x60c
   1b87c:	ldr	r1, [sp, #80]	; 0x50
   1b880:	orr	r2, r2, r5, lsr #9
   1b884:	str	r2, [sp, #1576]	; 0x628
   1b888:	lsl	r2, r5, #23
   1b88c:	add	r5, sp, #1536	; 0x600
   1b890:	orr	r0, r0, r4, lsr #2
   1b894:	orr	r2, r2, r1, lsr #9
   1b898:	str	r0, [sp, #1540]	; 0x604
   1b89c:	lsl	r3, r4, #25
   1b8a0:	ldrd	r0, [r5, #24]
   1b8a4:	ldrd	r4, [r5, #32]
   1b8a8:	ldr	ip, [sp, #28]
   1b8ac:	eor	r1, r1, r5
   1b8b0:	ldr	r5, [sp, #24]
   1b8b4:	str	r2, [sp, #1580]	; 0x62c
   1b8b8:	eor	r0, r0, r4
   1b8bc:	orr	r3, r3, ip, lsr #7
   1b8c0:	str	r3, [sp, #1552]	; 0x610
   1b8c4:	lsl	r3, ip, #25
   1b8c8:	eor	r4, sl, r8
   1b8cc:	orr	r3, r3, r5, lsr #7
   1b8d0:	str	r3, [sp, #1556]	; 0x614
   1b8d4:	ldrd	r2, [sp, #16]
   1b8d8:	eor	r5, fp, r9
   1b8dc:	adds	r2, r2, r6
   1b8e0:	add	r6, sp, #1536	; 0x600
   1b8e4:	adc	r3, r3, r7
   1b8e8:	strd	r2, [sp, #16]
   1b8ec:	ldrd	r2, [r6, #40]	; 0x28
   1b8f0:	ldrd	r6, [sp, #32]
   1b8f4:	eor	r2, r2, r0
   1b8f8:	eor	r3, r3, r1
   1b8fc:	ldrd	r0, [sp, #80]	; 0x50
   1b900:	bic	r0, r6, r0
   1b904:	bic	r1, r7, r1
   1b908:	ldrd	r6, [sp, #24]
   1b90c:	and	r6, r6, r4
   1b910:	and	r7, r7, r5
   1b914:	strd	r6, [sp]
   1b918:	ldrd	r6, [sp, #16]
   1b91c:	ldrd	r4, [sp, #56]	; 0x38
   1b920:	adds	r6, r6, r2
   1b924:	adc	r7, r7, r3
   1b928:	ldrd	r2, [sp, #80]	; 0x50
   1b92c:	and	r3, r3, r5
   1b930:	add	r5, sp, #1536	; 0x600
   1b934:	and	r2, r2, r4
   1b938:	eor	r1, r1, r3
   1b93c:	eor	r0, r0, r2
   1b940:	ldrd	r2, [r5]
   1b944:	ldrd	r4, [r5, #8]
   1b948:	eor	r3, r3, r5
   1b94c:	add	r5, sp, #1536	; 0x600
   1b950:	eor	r2, r2, r4
   1b954:	ldrd	r4, [r5, #16]
   1b958:	eor	r2, r2, r4
   1b95c:	adds	r4, r6, r0
   1b960:	eor	r3, r3, r5
   1b964:	and	r0, sl, r8
   1b968:	adc	r5, r7, r1
   1b96c:	adds	r8, r8, r4
   1b970:	and	r1, fp, r9
   1b974:	strd	r4, [sp, #16]
   1b978:	adc	r9, r9, r5
   1b97c:	ldrd	r4, [sp]
   1b980:	ldrd	r6, [sp, #96]	; 0x60
   1b984:	eor	r4, r4, r0
   1b988:	eor	r5, r5, r1
   1b98c:	adds	r4, r4, r2
   1b990:	lsr	r2, r8, #14
   1b994:	adc	r5, r5, r3
   1b998:	adds	r6, r6, r4
   1b99c:	adc	r7, r7, r5
   1b9a0:	lsr	r3, r8, #18
   1b9a4:	orr	r3, r3, r9, lsl #14
   1b9a8:	orr	r2, r2, r9, lsl #18
   1b9ac:	str	r3, [sp, #1608]	; 0x648
   1b9b0:	lsl	r3, r6, #30
   1b9b4:	str	r2, [sp, #1616]	; 0x650
   1b9b8:	lsr	r2, r9, #14
   1b9bc:	ldrd	r0, [sp, #24]
   1b9c0:	orr	r3, r3, r7, lsr #2
   1b9c4:	orr	r2, r2, r8, lsl #18
   1b9c8:	str	r3, [sp, #1584]	; 0x630
   1b9cc:	lsr	ip, r9, #18
   1b9d0:	str	r2, [sp, #1620]	; 0x654
   1b9d4:	lsr	r4, r6, #28
   1b9d8:	lsl	r3, r8, #23
   1b9dc:	lsl	r2, r6, #25
   1b9e0:	add	r5, sp, #1536	; 0x600
   1b9e4:	orr	r4, r4, r7, lsl #4
   1b9e8:	orr	ip, ip, r8, lsl #14
   1b9ec:	str	r4, [sp, #1592]	; 0x638
   1b9f0:	orr	r3, r3, r9, lsr #9
   1b9f4:	str	ip, [sp, #1612]	; 0x64c
   1b9f8:	orr	r2, r2, r7, lsr #7
   1b9fc:	str	r3, [sp, #1624]	; 0x658
   1ba00:	lsl	r4, r7, #30
   1ba04:	str	r2, [sp, #1600]	; 0x640
   1ba08:	lsr	ip, r7, #28
   1ba0c:	lsl	r3, r9, #23
   1ba10:	lsl	r2, r7, #25
   1ba14:	orr	r4, r4, r6, lsr #2
   1ba18:	orr	ip, ip, r6, lsl #4
   1ba1c:	str	r4, [sp, #1588]	; 0x634
   1ba20:	orr	r3, r3, r8, lsr #9
   1ba24:	str	ip, [sp, #1596]	; 0x63c
   1ba28:	orr	r2, r2, r6, lsr #7
   1ba2c:	str	r3, [sp, #1628]	; 0x65c
   1ba30:	eor	r1, r1, fp
   1ba34:	str	r2, [sp, #1604]	; 0x644
   1ba38:	eor	r0, r0, sl
   1ba3c:	ldrd	r2, [r5, #48]	; 0x30
   1ba40:	ldrd	r4, [r5, #56]	; 0x38
   1ba44:	eor	r2, r2, r4
   1ba48:	eor	r3, r3, r5
   1ba4c:	strd	r2, [sp]
   1ba50:	and	r3, r1, r7
   1ba54:	add	r1, sp, #1536	; 0x600
   1ba58:	and	r2, r0, r6
   1ba5c:	ldrd	r4, [sp]
   1ba60:	ldrd	r0, [r1, #64]	; 0x40
   1ba64:	strd	r2, [sp, #40]	; 0x28
   1ba68:	ldrd	r2, [sp, #24]
   1ba6c:	eor	r4, r4, r0
   1ba70:	eor	r5, r5, r1
   1ba74:	ldrd	r0, [sp, #40]	; 0x28
   1ba78:	and	r2, r2, sl
   1ba7c:	and	r3, r3, fp
   1ba80:	eor	r0, r0, r2
   1ba84:	eor	r1, r1, r3
   1ba88:	adds	r4, r4, r0
   1ba8c:	movw	r2, #53273	; 0xd019
   1ba90:	adc	r5, r5, r1
   1ba94:	add	r1, sp, #1536	; 0x600
   1ba98:	strd	r4, [sp]
   1ba9c:	movt	r2, #46597	; 0xb605
   1baa0:	ldrd	r4, [r1, #72]	; 0x48
   1baa4:	movw	r3, #4593	; 0x11f1
   1baa8:	ldrd	r0, [r1, #80]	; 0x50
   1baac:	movt	r3, #23025	; 0x59f1
   1bab0:	eor	r4, r4, r0
   1bab4:	eor	r5, r5, r1
   1bab8:	ldrd	r0, [sp, #192]	; 0xc0
   1babc:	adds	r2, r2, r0
   1bac0:	adc	r3, r3, r1
   1bac4:	add	r1, sp, #1536	; 0x600
   1bac8:	ldrd	r0, [r1, #88]	; 0x58
   1bacc:	eor	r4, r4, r0
   1bad0:	eor	r5, r5, r1
   1bad4:	ldrd	r0, [sp, #32]
   1bad8:	adds	r2, r2, r0
   1badc:	adc	r3, r3, r1
   1bae0:	ldrd	r0, [sp, #56]	; 0x38
   1bae4:	bic	r0, r0, r8
   1bae8:	bic	r1, r1, r9
   1baec:	strd	r0, [sp, #32]
   1baf0:	adds	r0, r2, r4
   1baf4:	adc	r1, r3, r5
   1baf8:	ldrd	r4, [sp, #80]	; 0x50
   1bafc:	ldrd	r2, [sp, #32]
   1bb00:	and	r4, r4, r8
   1bb04:	and	r5, r5, r9
   1bb08:	strd	r0, [sp, #40]	; 0x28
   1bb0c:	eor	r4, r4, r2
   1bb10:	ldrd	r0, [sp, #16]
   1bb14:	eor	r5, r5, r3
   1bb18:	ldrd	r2, [sp]
   1bb1c:	adds	r0, r0, r2
   1bb20:	adc	r1, r1, r3
   1bb24:	strd	r0, [sp, #16]
   1bb28:	ldrd	r0, [sp, #40]	; 0x28
   1bb2c:	ldrd	r2, [sp, #24]
   1bb30:	adds	r0, r0, r4
   1bb34:	adc	r1, r1, r5
   1bb38:	strd	r0, [sp, #96]	; 0x60
   1bb3c:	adds	r0, r0, sl
   1bb40:	eor	r3, r3, r7
   1bb44:	adc	r1, r1, fp
   1bb48:	strd	r0, [sp, #32]
   1bb4c:	ldr	r4, [sp, #16]
   1bb50:	eor	r2, r2, r6
   1bb54:	ldr	r5, [sp, #20]
   1bb58:	ldr	sl, [sp, #16]
   1bb5c:	lsl	r1, r4, #30
   1bb60:	lsr	r0, r4, #28
   1bb64:	orr	r1, r1, r5, lsr #2
   1bb68:	orr	r0, r0, r5, lsl #4
   1bb6c:	str	r1, [sp, #1632]	; 0x660
   1bb70:	lsr	r4, r5, #28
   1bb74:	str	r0, [sp, #1640]	; 0x668
   1bb78:	lsl	r1, r5, #30
   1bb7c:	ldr	r0, [sp, #16]
   1bb80:	orr	r1, r1, sl, lsr #2
   1bb84:	orr	r4, r4, sl, lsl #4
   1bb88:	ldr	sl, [sp, #20]
   1bb8c:	ldr	r5, [sp, #32]
   1bb90:	lsl	ip, r0, #25
   1bb94:	str	r4, [sp, #1644]	; 0x66c
   1bb98:	orr	ip, ip, sl, lsr #7
   1bb9c:	str	ip, [sp, #1648]	; 0x670
   1bba0:	ldr	ip, [sp, #36]	; 0x24
   1bba4:	lsl	r4, sl, #25
   1bba8:	ldr	sl, [sp, #16]
   1bbac:	lsr	r0, r5, #18
   1bbb0:	str	r1, [sp, #1636]	; 0x664
   1bbb4:	lsr	r1, r5, #14
   1bbb8:	ldr	r5, [sp, #32]
   1bbbc:	orr	r0, r0, ip, lsl #14
   1bbc0:	str	r0, [sp, #1656]	; 0x678
   1bbc4:	mov	r0, ip
   1bbc8:	orr	r1, r1, r0, lsl #18
   1bbcc:	orr	r4, r4, sl, lsr #7
   1bbd0:	lsr	r0, r0, #14
   1bbd4:	ldrd	sl, [sp, #16]
   1bbd8:	orr	r0, r0, r5, lsl #18
   1bbdc:	str	r0, [sp, #1668]	; 0x684
   1bbe0:	ldr	r0, [sp, #36]	; 0x24
   1bbe4:	and	r3, r3, fp
   1bbe8:	lsr	ip, ip, #18
   1bbec:	ldr	fp, [sp, #32]
   1bbf0:	str	r1, [sp, #1664]	; 0x680
   1bbf4:	orr	ip, ip, r5, lsl #14
   1bbf8:	lsl	r1, r5, #23
   1bbfc:	add	r5, sp, #1536	; 0x600
   1bc00:	str	ip, [sp, #1660]	; 0x67c
   1bc04:	lsl	ip, r0, #23
   1bc08:	str	r4, [sp, #1652]	; 0x674
   1bc0c:	orr	ip, ip, fp, lsr #9
   1bc10:	orr	r1, r1, r0, lsr #9
   1bc14:	add	fp, sp, #1536	; 0x600
   1bc18:	str	r1, [sp, #1672]	; 0x688
   1bc1c:	and	r2, r2, sl
   1bc20:	ldrd	r0, [r5, #96]	; 0x60
   1bc24:	ldrd	r4, [r5, #104]	; 0x68
   1bc28:	ldrd	sl, [fp, #112]	; 0x70
   1bc2c:	eor	r0, r0, r4
   1bc30:	eor	r1, r1, r5
   1bc34:	ldrd	r4, [sp, #24]
   1bc38:	eor	r0, r0, sl
   1bc3c:	eor	r1, r1, fp
   1bc40:	ldrd	sl, [sp, #200]	; 0xc8
   1bc44:	and	r4, r4, r6
   1bc48:	and	r5, r5, r7
   1bc4c:	eor	r2, r2, r4
   1bc50:	movw	r4, #20379	; 0x4f9b
   1bc54:	movt	r4, #44825	; 0xaf19
   1bc58:	eor	r3, r3, r5
   1bc5c:	adds	sl, sl, r4
   1bc60:	movw	r5, #33444	; 0x82a4
   1bc64:	movt	r5, #37439	; 0x923f
   1bc68:	str	ip, [sp, #1676]	; 0x68c
   1bc6c:	adc	fp, fp, r5
   1bc70:	add	r5, sp, #1536	; 0x600
   1bc74:	adds	r2, r2, r0
   1bc78:	add	ip, sp, #1536	; 0x600
   1bc7c:	adc	r3, r3, r1
   1bc80:	ldrd	r0, [r5, #120]	; 0x78
   1bc84:	ldrd	r4, [r5, #128]	; 0x80
   1bc88:	eor	r0, r0, r4
   1bc8c:	eor	r1, r1, r5
   1bc90:	ldrd	r4, [sp, #56]	; 0x38
   1bc94:	adds	sl, sl, r4
   1bc98:	adc	fp, fp, r5
   1bc9c:	ldrd	r4, [ip, #136]	; 0x88
   1bca0:	eor	r4, r4, r0
   1bca4:	eor	r5, r5, r1
   1bca8:	strd	r4, [sp, #56]	; 0x38
   1bcac:	ldrd	r4, [sp, #80]	; 0x50
   1bcb0:	ldrd	r0, [sp, #32]
   1bcb4:	bic	r0, r4, r0
   1bcb8:	bic	r1, r5, r1
   1bcbc:	ldrd	r4, [sp, #96]	; 0x60
   1bcc0:	strd	r0, [sp]
   1bcc4:	ldrd	r0, [sp, #56]	; 0x38
   1bcc8:	adds	r4, r4, r2
   1bccc:	adc	r5, r5, r3
   1bcd0:	ldrd	r2, [sp, #32]
   1bcd4:	adds	sl, sl, r0
   1bcd8:	adc	fp, fp, r1
   1bcdc:	ldrd	r0, [sp]
   1bce0:	and	r2, r2, r8
   1bce4:	and	r3, r3, r9
   1bce8:	eor	r2, r2, r0
   1bcec:	eor	r3, r3, r1
   1bcf0:	ldrd	r0, [sp, #24]
   1bcf4:	adds	sl, sl, r2
   1bcf8:	adc	fp, fp, r3
   1bcfc:	lsl	r2, r4, #30
   1bd00:	adds	r0, r0, sl
   1bd04:	lsr	r3, r4, #28
   1bd08:	adc	r1, r1, fp
   1bd0c:	strd	r0, [sp, #56]	; 0x38
   1bd10:	lsr	r1, r5, #28
   1bd14:	orr	r2, r2, r5, lsr #2
   1bd18:	orr	r1, r1, r4, lsl #4
   1bd1c:	str	r1, [sp, #1692]	; 0x69c
   1bd20:	ldr	r1, [sp, #56]	; 0x38
   1bd24:	orr	r3, r3, r5, lsl #4
   1bd28:	str	r2, [sp, #1680]	; 0x690
   1bd2c:	lsl	r2, r5, #30
   1bd30:	str	r3, [sp, #1688]	; 0x698
   1bd34:	lsl	r3, r4, #25
   1bd38:	orr	r2, r2, r4, lsr #2
   1bd3c:	orr	r3, r3, r5, lsr #7
   1bd40:	str	r2, [sp, #1684]	; 0x694
   1bd44:	lsr	r2, r1, #14
   1bd48:	str	r3, [sp, #1696]	; 0x6a0
   1bd4c:	lsr	r3, r0, #18
   1bd50:	ldrd	r0, [sp, #16]
   1bd54:	lsl	ip, r5, #25
   1bd58:	orr	ip, ip, r4, lsr #7
   1bd5c:	str	ip, [sp, #1700]	; 0x6a4
   1bd60:	eor	r0, r0, r6
   1bd64:	eor	r1, r1, r7
   1bd68:	strd	r0, [sp]
   1bd6c:	ldr	r1, [sp, #60]	; 0x3c
   1bd70:	orr	r3, r3, r1, lsl #14
   1bd74:	orr	r2, r2, r1, lsl #18
   1bd78:	lsr	r0, r1, #14
   1bd7c:	str	r3, [sp, #1704]	; 0x6a8
   1bd80:	lsr	r3, r1, #18
   1bd84:	ldr	r1, [sp, #56]	; 0x38
   1bd88:	str	r0, [sp, #24]
   1bd8c:	str	r2, [sp, #1712]	; 0x6b0
   1bd90:	lsl	ip, r1, #23
   1bd94:	ldrd	r0, [sp]
   1bd98:	and	r0, r0, r4
   1bd9c:	and	r1, r1, r5
   1bda0:	strd	r0, [sp, #40]	; 0x28
   1bda4:	ldr	r1, [sp, #56]	; 0x38
   1bda8:	orr	r3, r3, r1, lsl #14
   1bdac:	add	r1, sp, #1536	; 0x600
   1bdb0:	str	r3, [sp, #1708]	; 0x6ac
   1bdb4:	ldrd	r2, [r1, #144]	; 0x90
   1bdb8:	ldrd	r0, [r1, #152]	; 0x98
   1bdbc:	eor	r2, r2, r0
   1bdc0:	eor	r3, r3, r1
   1bdc4:	strd	r2, [sp]
   1bdc8:	ldr	r3, [sp, #60]	; 0x3c
   1bdcc:	ldr	r2, [sp, #56]	; 0x38
   1bdd0:	ldr	r1, [sp, #24]
   1bdd4:	orr	ip, ip, r3, lsr #9
   1bdd8:	orr	r1, r1, r2, lsl #18
   1bddc:	str	r1, [sp, #1716]	; 0x6b4
   1bde0:	str	ip, [sp, #1720]	; 0x6b8
   1bde4:	lsl	ip, r3, #23
   1bde8:	ldrd	r0, [sp, #16]
   1bdec:	and	r0, r0, r6
   1bdf0:	and	r1, r1, r7
   1bdf4:	strd	r0, [sp, #24]
   1bdf8:	add	r1, sp, #1536	; 0x600
   1bdfc:	ldrd	r2, [r1, #160]	; 0xa0
   1be00:	ldrd	r0, [sp]
   1be04:	eor	r2, r2, r0
   1be08:	eor	r3, r3, r1
   1be0c:	ldrd	r0, [sp, #40]	; 0x28
   1be10:	strd	r2, [sp]
   1be14:	ldrd	r2, [sp, #24]
   1be18:	eor	r1, r1, r3
   1be1c:	ldr	r3, [sp, #56]	; 0x38
   1be20:	eor	r0, r0, r2
   1be24:	orr	ip, ip, r3, lsr #9
   1be28:	ldrd	r2, [sp]
   1be2c:	str	ip, [sp, #1724]	; 0x6bc
   1be30:	add	ip, sp, #1536	; 0x600
   1be34:	adds	r2, r2, r0
   1be38:	movw	r0, #33048	; 0x8118
   1be3c:	adc	r3, r3, r1
   1be40:	strd	r2, [sp]
   1be44:	ldrd	r2, [sp, #208]	; 0xd0
   1be48:	movt	r0, #55917	; 0xda6d
   1be4c:	movw	r1, #24277	; 0x5ed5
   1be50:	movt	r1, #43804	; 0xab1c
   1be54:	adds	r2, r2, r0
   1be58:	adc	r3, r3, r1
   1be5c:	add	r1, sp, #1536	; 0x600
   1be60:	strd	r2, [sp, #24]
   1be64:	ldrd	r2, [r1, #168]	; 0xa8
   1be68:	ldrd	r0, [r1, #176]	; 0xb0
   1be6c:	eor	r2, r2, r0
   1be70:	eor	r3, r3, r1
   1be74:	ldrd	r0, [sp]
   1be78:	adds	sl, sl, r0
   1be7c:	adc	fp, fp, r1
   1be80:	ldrd	r0, [ip, #184]	; 0xb8
   1be84:	eor	r0, r0, r2
   1be88:	eor	r1, r1, r3
   1be8c:	ldrd	r2, [sp, #80]	; 0x50
   1be90:	lsr	ip, fp, #28
   1be94:	strd	r0, [sp]
   1be98:	orr	ip, ip, sl, lsl #4
   1be9c:	ldrd	r0, [sp, #24]
   1bea0:	adds	r0, r0, r2
   1bea4:	adc	r1, r1, r3
   1bea8:	strd	r0, [sp, #24]
   1beac:	ldrd	r0, [sp, #56]	; 0x38
   1beb0:	ldrd	r2, [sp, #56]	; 0x38
   1beb4:	bic	r0, r8, r0
   1beb8:	bic	r1, r9, r1
   1bebc:	strd	r0, [sp, #80]	; 0x50
   1bec0:	ldrd	r0, [sp, #32]
   1bec4:	and	r2, r2, r0
   1bec8:	and	r3, r3, r1
   1becc:	ldrd	r0, [sp, #24]
   1bed0:	strd	r2, [sp, #40]	; 0x28
   1bed4:	ldrd	r2, [sp]
   1bed8:	adds	r2, r2, r0
   1bedc:	adc	r3, r3, r1
   1bee0:	ldrd	r0, [sp, #40]	; 0x28
   1bee4:	strd	r2, [sp]
   1bee8:	ldrd	r2, [sp, #80]	; 0x50
   1beec:	eor	r0, r0, r2
   1bef0:	eor	r1, r1, r3
   1bef4:	ldrd	r2, [sp]
   1bef8:	adds	r2, r2, r0
   1befc:	adc	r3, r3, r1
   1bf00:	strd	r2, [sp, #24]
   1bf04:	ldrd	r0, [sp, #24]
   1bf08:	lsl	r3, sl, #30
   1bf0c:	orr	r3, r3, fp, lsr #2
   1bf10:	lsl	r2, fp, #30
   1bf14:	adds	r6, r6, r0
   1bf18:	str	r3, [sp, #1728]	; 0x6c0
   1bf1c:	adc	r7, r7, r1
   1bf20:	str	r2, [sp, #80]	; 0x50
   1bf24:	lsr	r3, r6, #14
   1bf28:	lsr	r2, r6, #18
   1bf2c:	orr	r2, r2, r7, lsl #14
   1bf30:	orr	r3, r3, r7, lsl #18
   1bf34:	str	r2, [sp, #1752]	; 0x6d8
   1bf38:	lsr	r2, r7, #14
   1bf3c:	str	r3, [sp, #1760]	; 0x6e0
   1bf40:	lsl	r3, r6, #23
   1bf44:	orr	r2, r2, r6, lsl #18
   1bf48:	orr	r3, r3, r7, lsr #9
   1bf4c:	str	r2, [sp, #1764]	; 0x6e4
   1bf50:	lsr	r1, sl, #28
   1bf54:	str	r3, [sp, #1768]	; 0x6e8
   1bf58:	orr	r1, r1, fp, lsl #4
   1bf5c:	ldrd	r2, [sp, #16]
   1bf60:	lsl	r0, sl, #25
   1bf64:	str	r1, [sp, #1736]	; 0x6c8
   1bf68:	str	r0, [sp]
   1bf6c:	eor	r2, r2, r4
   1bf70:	ldr	r1, [sp, #80]	; 0x50
   1bf74:	eor	r3, r3, r5
   1bf78:	str	ip, [sp, #1740]	; 0x6cc
   1bf7c:	lsr	r0, r7, #18
   1bf80:	ldr	ip, [sp]
   1bf84:	orr	r1, r1, sl, lsr #2
   1bf88:	strd	r2, [sp]
   1bf8c:	add	r3, sp, #1536	; 0x600
   1bf90:	str	r1, [sp, #1732]	; 0x6c4
   1bf94:	orr	r0, r0, r6, lsl #14
   1bf98:	lsl	r1, fp, #25
   1bf9c:	str	r0, [sp, #1756]	; 0x6dc
   1bfa0:	lsl	r0, r7, #23
   1bfa4:	orr	r1, r1, sl, lsr #7
   1bfa8:	orr	r0, r0, r6, lsr #9
   1bfac:	str	r1, [sp, #1748]	; 0x6d4
   1bfb0:	str	r0, [sp, #1772]	; 0x6ec
   1bfb4:	orr	ip, ip, fp, lsr #7
   1bfb8:	ldrd	r0, [r3, #192]	; 0xc0
   1bfbc:	ldrd	r2, [r3, #200]	; 0xc8
   1bfc0:	str	ip, [sp, #1744]	; 0x6d0
   1bfc4:	add	ip, sp, #1536	; 0x600
   1bfc8:	eor	r0, r0, r2
   1bfcc:	eor	r1, r1, r3
   1bfd0:	ldrd	r2, [sp]
   1bfd4:	and	r2, r2, sl
   1bfd8:	and	r3, r3, fp
   1bfdc:	strd	r2, [sp, #40]	; 0x28
   1bfe0:	ldrd	r2, [sp, #16]
   1bfe4:	and	r2, r2, r4
   1bfe8:	and	r3, r3, r5
   1bfec:	strd	r2, [sp, #80]	; 0x50
   1bff0:	ldrd	r2, [ip, #208]	; 0xd0
   1bff4:	eor	r2, r2, r0
   1bff8:	eor	r3, r3, r1
   1bffc:	ldrd	r0, [sp, #40]	; 0x28
   1c000:	strd	r2, [sp]
   1c004:	ldrd	r2, [sp, #80]	; 0x50
   1c008:	eor	r0, r0, r2
   1c00c:	eor	r1, r1, r3
   1c010:	ldrd	r2, [sp, #216]	; 0xd8
   1c014:	strd	r0, [sp, #40]	; 0x28
   1c018:	movw	r0, #578	; 0x242
   1c01c:	movt	r0, #41731	; 0xa303
   1c020:	movw	r1, #43672	; 0xaa98
   1c024:	adds	r2, r2, r0
   1c028:	movt	r1, #55303	; 0xd807
   1c02c:	adc	r3, r3, r1
   1c030:	ldrd	r0, [sp]
   1c034:	strd	r2, [sp, #80]	; 0x50
   1c038:	ldrd	r2, [sp, #40]	; 0x28
   1c03c:	adds	r2, r2, r0
   1c040:	adc	r3, r3, r1
   1c044:	ldrd	r0, [ip, #216]	; 0xd8
   1c048:	strd	r2, [sp]
   1c04c:	ldrd	r2, [ip, #224]	; 0xe0
   1c050:	eor	r0, r0, r2
   1c054:	eor	r1, r1, r3
   1c058:	ldrd	r2, [sp, #80]	; 0x50
   1c05c:	adds	r8, r8, r2
   1c060:	adc	r9, r9, r3
   1c064:	ldrd	r2, [ip, #232]	; 0xe8
   1c068:	eor	r0, r0, r2
   1c06c:	eor	r1, r1, r3
   1c070:	ldrd	r2, [sp, #32]
   1c074:	bic	r2, r2, r6
   1c078:	bic	r3, r3, r7
   1c07c:	strd	r2, [sp, #96]	; 0x60
   1c080:	adds	r2, r8, r0
   1c084:	adc	r3, r9, r1
   1c088:	ldrd	r0, [sp, #56]	; 0x38
   1c08c:	ldrd	r8, [sp, #96]	; 0x60
   1c090:	and	r0, r0, r6
   1c094:	and	r1, r1, r7
   1c098:	strd	r2, [sp, #80]	; 0x50
   1c09c:	eor	r0, r0, r8
   1c0a0:	ldrd	r2, [sp]
   1c0a4:	eor	r1, r1, r9
   1c0a8:	ldrd	r8, [sp, #24]
   1c0ac:	adds	r8, r8, r2
   1c0b0:	adc	r9, r9, r3
   1c0b4:	ldrd	r2, [sp, #80]	; 0x50
   1c0b8:	adds	r2, r2, r0
   1c0bc:	eor	r0, sl, r4
   1c0c0:	adc	r3, r3, r1
   1c0c4:	eor	r1, fp, r5
   1c0c8:	strd	r0, [sp, #96]	; 0x60
   1c0cc:	ldrd	r0, [sp, #16]
   1c0d0:	strd	r2, [sp, #24]
   1c0d4:	adds	r2, r2, r0
   1c0d8:	lsr	r0, r9, #28
   1c0dc:	adc	r3, r3, r1
   1c0e0:	strd	r2, [sp, #80]	; 0x50
   1c0e4:	ldr	ip, [sp, #80]	; 0x50
   1c0e8:	lsl	r1, r8, #25
   1c0ec:	orr	r1, r1, r9, lsr #7
   1c0f0:	str	r1, [sp, #1792]	; 0x700
   1c0f4:	ldr	r1, [sp, #84]	; 0x54
   1c0f8:	lsl	r3, r8, #30
   1c0fc:	lsr	r2, r8, #28
   1c100:	orr	r3, r3, r9, lsr #2
   1c104:	orr	r2, r2, r9, lsl #4
   1c108:	str	r3, [sp, #1776]	; 0x6f0
   1c10c:	str	r2, [sp, #1784]	; 0x6f8
   1c110:	lsl	r3, r9, #30
   1c114:	lsr	r2, ip, #18
   1c118:	orr	r3, r3, r8, lsr #2
   1c11c:	orr	r2, r2, r1, lsl #14
   1c120:	str	r3, [sp, #1780]	; 0x6f4
   1c124:	str	r2, [sp, #1800]	; 0x708
   1c128:	lsr	r3, ip, #14
   1c12c:	mov	r2, r1
   1c130:	orr	r0, r0, r8, lsl #4
   1c134:	orr	r3, r3, r2, lsl #18
   1c138:	lsr	r2, r2, #14
   1c13c:	orr	r2, r2, ip, lsl #18
   1c140:	str	r2, [sp, #1812]	; 0x714
   1c144:	ldr	r2, [sp, #84]	; 0x54
   1c148:	lsr	r1, r1, #18
   1c14c:	str	r3, [sp, #1808]	; 0x710
   1c150:	lsl	r3, ip, #23
   1c154:	str	r0, [sp, #1788]	; 0x6fc
   1c158:	lsl	r0, r9, #25
   1c15c:	orr	r3, r3, r2, lsr #9
   1c160:	str	r3, [sp, #1816]	; 0x718
   1c164:	add	r3, sp, #1536	; 0x600
   1c168:	orr	r0, r0, r8, lsr #7
   1c16c:	orr	r1, r1, ip, lsl #14
   1c170:	str	r0, [sp, #1796]	; 0x704
   1c174:	str	r1, [sp, #1804]	; 0x70c
   1c178:	lsl	ip, r2, #23
   1c17c:	ldrd	r0, [r3, #240]	; 0xf0
   1c180:	ldrd	r2, [r3, #248]	; 0xf8
   1c184:	eor	r0, r0, r2
   1c188:	eor	r1, r1, r3
   1c18c:	strd	r0, [sp]
   1c190:	and	r2, sl, r4
   1c194:	ldrd	r0, [sp, #96]	; 0x60
   1c198:	and	r3, fp, r5
   1c19c:	strd	r2, [sp, #40]	; 0x28
   1c1a0:	add	r3, sp, #1792	; 0x700
   1c1a4:	and	r0, r0, r8
   1c1a8:	and	r1, r1, r9
   1c1ac:	strd	r0, [sp, #16]
   1c1b0:	ldr	r1, [sp, #80]	; 0x50
   1c1b4:	ldrd	r2, [r3]
   1c1b8:	orr	ip, ip, r1, lsr #9
   1c1bc:	ldrd	r0, [sp]
   1c1c0:	str	ip, [sp, #1820]	; 0x71c
   1c1c4:	eor	r0, r0, r2
   1c1c8:	eor	r1, r1, r3
   1c1cc:	strd	r0, [sp]
   1c1d0:	ldrd	r2, [sp, #16]
   1c1d4:	ldrd	r0, [sp, #40]	; 0x28
   1c1d8:	eor	r0, r0, r2
   1c1dc:	eor	r1, r1, r3
   1c1e0:	ldrd	r2, [sp, #144]	; 0x90
   1c1e4:	strd	r0, [sp, #16]
   1c1e8:	movw	r0, #28606	; 0x6fbe
   1c1ec:	movt	r0, #17776	; 0x4570
   1c1f0:	movw	r1, #23297	; 0x5b01
   1c1f4:	adds	r2, r2, r0
   1c1f8:	movt	r1, #4739	; 0x1283
   1c1fc:	adc	r3, r3, r1
   1c200:	ldrd	r0, [sp, #16]
   1c204:	strd	r2, [sp, #40]	; 0x28
   1c208:	ldrd	r2, [sp]
   1c20c:	adds	r2, r2, r0
   1c210:	adc	r3, r3, r1
   1c214:	add	r1, sp, #2048	; 0x800
   1c218:	strd	r2, [sp, #16]
   1c21c:	ldrd	r2, [r1, #-248]	; 0xffffff08
   1c220:	ldrd	r0, [r1, #-240]	; 0xffffff10
   1c224:	eor	r2, r2, r0
   1c228:	eor	r3, r3, r1
   1c22c:	ldrd	r0, [sp, #40]	; 0x28
   1c230:	strd	r2, [sp]
   1c234:	ldrd	r2, [sp, #32]
   1c238:	adds	r2, r2, r0
   1c23c:	adc	r3, r3, r1
   1c240:	add	r1, sp, #2048	; 0x800
   1c244:	strd	r2, [sp, #32]
   1c248:	ldrd	r2, [r1, #-232]	; 0xffffff18
   1c24c:	ldrd	r0, [sp]
   1c250:	eor	r2, r2, r0
   1c254:	eor	r3, r3, r1
   1c258:	ldrd	r0, [sp, #56]	; 0x38
   1c25c:	strd	r2, [sp]
   1c260:	ldrd	r2, [sp, #80]	; 0x50
   1c264:	bic	r2, r0, r2
   1c268:	bic	r3, r1, r3
   1c26c:	ldrd	r0, [sp, #24]
   1c270:	strd	r2, [sp, #40]	; 0x28
   1c274:	ldrd	r2, [sp, #16]
   1c278:	adds	r2, r2, r0
   1c27c:	adc	r3, r3, r1
   1c280:	strd	r2, [sp, #24]
   1c284:	ldrd	r2, [sp, #80]	; 0x50
   1c288:	ldrd	r0, [sp]
   1c28c:	and	r2, r2, r6
   1c290:	and	r3, r3, r7
   1c294:	strd	r2, [sp, #16]
   1c298:	ldrd	r2, [sp, #32]
   1c29c:	adds	r0, r0, r2
   1c2a0:	adc	r1, r1, r3
   1c2a4:	ldrd	r2, [sp, #40]	; 0x28
   1c2a8:	strd	r0, [sp]
   1c2ac:	ldrd	r0, [sp, #16]
   1c2b0:	eor	r2, r2, r0
   1c2b4:	eor	r3, r3, r1
   1c2b8:	ldrd	r0, [sp]
   1c2bc:	adds	r0, r0, r2
   1c2c0:	adc	r1, r1, r3
   1c2c4:	strd	r0, [sp, #16]
   1c2c8:	ldr	r1, [sp, #24]
   1c2cc:	lsl	r2, r1, #30
   1c2d0:	lsr	r3, r1, #28
   1c2d4:	ldrd	r0, [sp, #16]
   1c2d8:	adds	r0, r0, r4
   1c2dc:	adc	r1, r1, r5
   1c2e0:	strd	r0, [sp, #32]
   1c2e4:	ldr	r1, [sp, #28]
   1c2e8:	eor	r5, r9, fp
   1c2ec:	ldr	ip, [sp, #24]
   1c2f0:	mov	r4, r1
   1c2f4:	orr	r2, r2, r1, lsr #2
   1c2f8:	orr	r3, r3, r1, lsl #4
   1c2fc:	str	r2, [sp, #1824]	; 0x720
   1c300:	str	r3, [sp, #1832]	; 0x728
   1c304:	lsl	r2, r1, #30
   1c308:	lsl	r3, ip, #25
   1c30c:	lsr	r1, r1, #28
   1c310:	orr	r2, r2, ip, lsr #2
   1c314:	orr	r1, r1, ip, lsl #4
   1c318:	orr	r3, r3, r4, lsr #7
   1c31c:	lsl	ip, r4, #25
   1c320:	eor	r4, r8, sl
   1c324:	strd	r4, [sp]
   1c328:	ldr	r5, [sp, #24]
   1c32c:	str	r3, [sp, #1840]	; 0x730
   1c330:	ldr	r3, [sp, #32]
   1c334:	orr	ip, ip, r5, lsr #7
   1c338:	ldr	r4, [sp, #32]
   1c33c:	str	ip, [sp, #1844]	; 0x734
   1c340:	ldr	ip, [sp, #36]	; 0x24
   1c344:	lsr	r0, r3, #14
   1c348:	str	r1, [sp, #1836]	; 0x72c
   1c34c:	lsr	r1, r3, #18
   1c350:	str	r2, [sp, #1828]	; 0x724
   1c354:	orr	r1, r1, ip, lsl #14
   1c358:	orr	r0, r0, ip, lsl #18
   1c35c:	lsr	r3, ip, #14
   1c360:	str	r1, [sp, #1848]	; 0x738
   1c364:	str	r3, [sp, #40]	; 0x28
   1c368:	lsr	r1, ip, #18
   1c36c:	ldrd	r2, [sp]
   1c370:	lsl	ip, r4, #23
   1c374:	ldrd	r4, [sp, #24]
   1c378:	str	r0, [sp, #1856]	; 0x740
   1c37c:	and	r3, r3, r5
   1c380:	ldr	r5, [sp, #32]
   1c384:	and	r2, r2, r4
   1c388:	strd	r2, [sp]
   1c38c:	add	r3, sp, #2048	; 0x800
   1c390:	and	r4, r8, sl
   1c394:	orr	r1, r1, r5, lsl #14
   1c398:	str	r1, [sp, #1852]	; 0x73c
   1c39c:	ldrd	r0, [r3, #-224]	; 0xffffff20
   1c3a0:	ldrd	r2, [r3, #-216]	; 0xffffff28
   1c3a4:	eor	r1, r1, r3
   1c3a8:	ldr	r3, [sp, #40]	; 0x28
   1c3ac:	eor	r0, r0, r2
   1c3b0:	ldr	r2, [sp, #36]	; 0x24
   1c3b4:	orr	r3, r3, r5, lsl #18
   1c3b8:	ldr	r5, [sp, #36]	; 0x24
   1c3bc:	str	r3, [sp, #1860]	; 0x744
   1c3c0:	add	r3, sp, #2048	; 0x800
   1c3c4:	orr	ip, ip, r5, lsr #9
   1c3c8:	str	ip, [sp, #1864]	; 0x748
   1c3cc:	lsl	ip, r2, #23
   1c3d0:	ldrd	r2, [r3, #-208]	; 0xffffff30
   1c3d4:	and	r5, r9, fp
   1c3d8:	eor	r0, r0, r2
   1c3dc:	eor	r1, r1, r3
   1c3e0:	ldrd	r2, [sp]
   1c3e4:	eor	r2, r2, r4
   1c3e8:	ldr	r4, [sp, #32]
   1c3ec:	eor	r3, r3, r5
   1c3f0:	orr	ip, ip, r4, lsr #9
   1c3f4:	adds	r4, r2, r0
   1c3f8:	adc	r5, r3, r1
   1c3fc:	ldrd	r2, [sp, #152]	; 0x98
   1c400:	strd	r4, [sp]
   1c404:	movw	r4, #45708	; 0xb28c
   1c408:	movt	r4, #20196	; 0x4ee4
   1c40c:	movw	r5, #34238	; 0x85be
   1c410:	adds	r2, r2, r4
   1c414:	movt	r5, #9265	; 0x2431
   1c418:	adc	r3, r3, r5
   1c41c:	str	ip, [sp, #1868]	; 0x74c
   1c420:	strd	r2, [sp, #40]	; 0x28
   1c424:	add	r3, sp, #2048	; 0x800
   1c428:	ldrd	r4, [sp, #16]
   1c42c:	ldrd	r0, [r3, #-200]	; 0xffffff38
   1c430:	ldrd	r2, [r3, #-192]	; 0xffffff40
   1c434:	eor	r0, r0, r2
   1c438:	eor	r1, r1, r3
   1c43c:	ldrd	r2, [sp]
   1c440:	adds	r4, r4, r2
   1c444:	adc	r5, r5, r3
   1c448:	ldrd	r2, [sp, #40]	; 0x28
   1c44c:	strd	r4, [sp, #16]
   1c450:	ldrd	r4, [sp, #56]	; 0x38
   1c454:	adds	r4, r4, r2
   1c458:	adc	r5, r5, r3
   1c45c:	strd	r4, [sp]
   1c460:	add	r5, sp, #2048	; 0x800
   1c464:	ldrd	r2, [sp, #32]
   1c468:	ldrd	r4, [r5, #-184]	; 0xffffff48
   1c46c:	bic	r2, r6, r2
   1c470:	bic	r3, r7, r3
   1c474:	strd	r2, [sp, #56]	; 0x38
   1c478:	eor	r0, r0, r4
   1c47c:	eor	r1, r1, r5
   1c480:	ldrd	r2, [sp, #32]
   1c484:	ldrd	r4, [sp, #80]	; 0x50
   1c488:	and	r2, r2, r4
   1c48c:	and	r3, r3, r5
   1c490:	ldrd	r4, [sp]
   1c494:	adds	r4, r4, r0
   1c498:	adc	r5, r5, r1
   1c49c:	ldrd	r0, [sp, #56]	; 0x38
   1c4a0:	strd	r4, [sp]
   1c4a4:	eor	r3, r3, r1
   1c4a8:	ldr	r1, [sp, #16]
   1c4ac:	eor	r2, r2, r0
   1c4b0:	ldr	r5, [sp, #16]
   1c4b4:	lsl	r4, r1, #30
   1c4b8:	lsr	ip, r1, #28
   1c4bc:	ldrd	r0, [sp]
   1c4c0:	adds	r0, r0, r2
   1c4c4:	adc	r1, r1, r3
   1c4c8:	strd	r0, [sp, #96]	; 0x60
   1c4cc:	ldr	r1, [sp, #20]
   1c4d0:	lsl	r3, r5, #25
   1c4d4:	orr	r4, r4, r1, lsr #2
   1c4d8:	str	r4, [sp, #1872]	; 0x750
   1c4dc:	ldrd	r4, [sp, #96]	; 0x60
   1c4e0:	lsl	r2, r1, #30
   1c4e4:	orr	ip, ip, r1, lsl #4
   1c4e8:	lsr	r1, r1, #28
   1c4ec:	adds	r4, r4, sl
   1c4f0:	str	ip, [sp, #1880]	; 0x758
   1c4f4:	adc	r5, r5, fp
   1c4f8:	strd	r4, [sp, #56]	; 0x38
   1c4fc:	ldr	r5, [sp, #16]
   1c500:	ldr	fp, [sp, #20]
   1c504:	orr	r2, r2, r5, lsr #2
   1c508:	str	r2, [sp, #1876]	; 0x754
   1c50c:	lsr	r2, r4, #18
   1c510:	ldr	r4, [sp, #56]	; 0x38
   1c514:	orr	r3, r3, fp, lsr #7
   1c518:	str	r3, [sp, #1888]	; 0x760
   1c51c:	lsl	r3, fp, #25
   1c520:	add	fp, sp, #2048	; 0x800
   1c524:	orr	r1, r1, r5, lsl #4
   1c528:	str	r1, [sp, #1884]	; 0x75c
   1c52c:	orr	r3, r3, r5, lsr #7
   1c530:	str	r3, [sp, #1892]	; 0x764
   1c534:	lsr	r3, r4, #14
   1c538:	ldrd	r4, [fp, #-176]	; 0xffffff50
   1c53c:	ldrd	sl, [fp, #-168]	; 0xffffff58
   1c540:	ldrd	r0, [sp, #24]
   1c544:	eor	r4, r4, sl
   1c548:	eor	r5, r5, fp
   1c54c:	ldrd	sl, [sp, #16]
   1c550:	eor	r1, r1, r9
   1c554:	eor	r0, r0, r8
   1c558:	and	r1, r1, fp
   1c55c:	ldr	fp, [sp, #60]	; 0x3c
   1c560:	and	r0, r0, sl
   1c564:	orr	r2, r2, fp, lsl #14
   1c568:	orr	r3, r3, fp, lsl #18
   1c56c:	str	r2, [sp, #1896]	; 0x768
   1c570:	lsr	r2, fp, #18
   1c574:	str	r3, [sp, #1904]	; 0x770
   1c578:	lsr	r3, fp, #14
   1c57c:	add	fp, sp, #2048	; 0x800
   1c580:	ldr	ip, [sp, #56]	; 0x38
   1c584:	ldrd	sl, [fp, #-160]	; 0xffffff60
   1c588:	orr	r2, r2, ip, lsl #14
   1c58c:	str	r2, [sp, #1900]	; 0x76c
   1c590:	eor	r5, r5, fp
   1c594:	ldr	fp, [sp, #60]	; 0x3c
   1c598:	lsl	r2, ip, #23
   1c59c:	orr	r3, r3, ip, lsl #18
   1c5a0:	str	r3, [sp, #1908]	; 0x774
   1c5a4:	eor	r4, r4, sl
   1c5a8:	orr	r2, r2, fp, lsr #9
   1c5ac:	str	r2, [sp, #1912]	; 0x778
   1c5b0:	ldrd	r2, [sp, #24]
   1c5b4:	lsl	ip, fp, #23
   1c5b8:	ldr	fp, [sp, #56]	; 0x38
   1c5bc:	and	r2, r2, r8
   1c5c0:	and	r3, r3, r9
   1c5c4:	eor	r0, r0, r2
   1c5c8:	eor	r1, r1, r3
   1c5cc:	adds	r0, r0, r4
   1c5d0:	orr	ip, ip, fp, lsr #9
   1c5d4:	ldrd	sl, [sp, #96]	; 0x60
   1c5d8:	adc	r1, r1, r5
   1c5dc:	add	r5, sp, #2048	; 0x800
   1c5e0:	str	ip, [sp, #1916]	; 0x77c
   1c5e4:	adds	sl, sl, r0
   1c5e8:	add	ip, sp, #2048	; 0x800
   1c5ec:	adc	fp, fp, r1
   1c5f0:	ldrd	r0, [r5, #-152]	; 0xffffff68
   1c5f4:	ldrd	r4, [r5, #-144]	; 0xffffff70
   1c5f8:	movw	r2, #46306	; 0xb4e2
   1c5fc:	movt	r2, #54783	; 0xd5ff
   1c600:	movw	r3, #32195	; 0x7dc3
   1c604:	eor	r0, r0, r4
   1c608:	eor	r1, r1, r5
   1c60c:	ldrd	r4, [sp, #160]	; 0xa0
   1c610:	movt	r3, #21772	; 0x550c
   1c614:	adds	r2, r2, r4
   1c618:	adc	r3, r3, r5
   1c61c:	ldrd	r4, [ip, #-136]	; 0xffffff78
   1c620:	adds	r2, r2, r6
   1c624:	lsl	ip, sl, #30
   1c628:	eor	r4, r4, r0
   1c62c:	eor	r5, r5, r1
   1c630:	ldrd	r0, [sp, #80]	; 0x50
   1c634:	adc	r3, r3, r7
   1c638:	strd	r4, [sp, #96]	; 0x60
   1c63c:	orr	ip, ip, fp, lsr #2
   1c640:	ldrd	r4, [sp, #56]	; 0x38
   1c644:	ldrd	r6, [sp, #32]
   1c648:	bic	r4, r0, r4
   1c64c:	bic	r5, r1, r5
   1c650:	ldrd	r0, [sp, #56]	; 0x38
   1c654:	str	ip, [sp, #1920]	; 0x780
   1c658:	lsr	ip, fp, #28
   1c65c:	and	r0, r0, r6
   1c660:	and	r1, r1, r7
   1c664:	ldrd	r6, [sp, #96]	; 0x60
   1c668:	eor	r0, r0, r4
   1c66c:	eor	r1, r1, r5
   1c670:	orr	ip, ip, sl, lsl #4
   1c674:	adds	r6, r6, r2
   1c678:	lsl	r2, fp, #30
   1c67c:	adc	r7, r7, r3
   1c680:	adds	r6, r6, r0
   1c684:	adc	r7, r7, r1
   1c688:	lsr	r3, sl, #28
   1c68c:	adds	r0, r6, r8
   1c690:	orr	r3, r3, fp, lsl #4
   1c694:	adc	r1, r7, r9
   1c698:	str	r3, [sp, #1928]	; 0x788
   1c69c:	strd	r0, [sp, #96]	; 0x60
   1c6a0:	lsl	r3, sl, #25
   1c6a4:	add	r1, sp, #2048	; 0x800
   1c6a8:	orr	r3, r3, fp, lsr #7
   1c6ac:	str	r3, [sp, #1936]	; 0x790
   1c6b0:	lsl	r3, fp, #25
   1c6b4:	orr	r2, r2, sl, lsr #2
   1c6b8:	str	ip, [sp, #1932]	; 0x78c
   1c6bc:	orr	r3, r3, sl, lsr #7
   1c6c0:	str	r2, [sp, #1924]	; 0x784
   1c6c4:	str	r3, [sp, #1940]	; 0x794
   1c6c8:	ldrd	r2, [r1, #-128]	; 0xffffff80
   1c6cc:	ldrd	r0, [r1, #-120]	; 0xffffff88
   1c6d0:	ldrd	r8, [sp, #24]
   1c6d4:	ldrd	r4, [sp, #16]
   1c6d8:	eor	r2, r2, r0
   1c6dc:	eor	r3, r3, r1
   1c6e0:	ldrd	r0, [sp, #16]
   1c6e4:	eor	r4, r4, r8
   1c6e8:	eor	r5, r5, r9
   1c6ec:	and	r0, r0, r8
   1c6f0:	ldr	r8, [sp, #96]	; 0x60
   1c6f4:	and	r1, r1, r9
   1c6f8:	add	r9, sp, #2048	; 0x800
   1c6fc:	and	r4, r4, sl
   1c700:	and	r5, r5, fp
   1c704:	lsr	ip, r8, #18
   1c708:	ldrd	r8, [r9, #-112]	; 0xffffff90
   1c70c:	eor	r0, r0, r4
   1c710:	ldr	r4, [sp, #96]	; 0x60
   1c714:	eor	r2, r2, r8
   1c718:	ldr	r8, [sp, #100]	; 0x64
   1c71c:	eor	r1, r1, r5
   1c720:	adds	r2, r2, r0
   1c724:	lsr	r5, r4, #14
   1c728:	eor	r3, r3, r9
   1c72c:	orr	ip, ip, r8, lsl #14
   1c730:	orr	r5, r5, r8, lsl #18
   1c734:	str	ip, [sp, #1944]	; 0x798
   1c738:	lsr	r4, r8, #18
   1c73c:	lsr	ip, r8, #14
   1c740:	ldr	r8, [sp, #96]	; 0x60
   1c744:	str	r5, [sp, #1952]	; 0x7a0
   1c748:	adc	r3, r3, r1
   1c74c:	movw	r0, #35183	; 0x896f
   1c750:	movt	r0, #62075	; 0xf27b
   1c754:	orr	ip, ip, r8, lsl #18
   1c758:	str	ip, [sp, #1956]	; 0x7a4
   1c75c:	ldr	ip, [sp, #100]	; 0x64
   1c760:	lsl	r5, r8, #23
   1c764:	orr	r4, r4, r8, lsl #14
   1c768:	adds	r8, r2, r6
   1c76c:	adc	r9, r3, r7
   1c770:	str	r4, [sp, #1948]	; 0x79c
   1c774:	orr	r5, r5, ip, lsr #9
   1c778:	str	r5, [sp, #1960]	; 0x7a8
   1c77c:	ldr	r5, [sp, #96]	; 0x60
   1c780:	lsl	ip, ip, #23
   1c784:	ldrd	r6, [sp, #168]	; 0xa8
   1c788:	movw	r1, #23924	; 0x5d74
   1c78c:	movt	r1, #29374	; 0x72be
   1c790:	orr	ip, ip, r5, lsr #9
   1c794:	add	r5, sp, #2048	; 0x800
   1c798:	adds	r0, r0, r6
   1c79c:	str	ip, [sp, #1964]	; 0x7ac
   1c7a0:	ldrd	r2, [r5, #-104]	; 0xffffff98
   1c7a4:	adc	r1, r1, r7
   1c7a8:	ldrd	r4, [r5, #-96]	; 0xffffffa0
   1c7ac:	lsl	r6, r8, #30
   1c7b0:	lsr	ip, r8, #28
   1c7b4:	orr	r6, r6, r9, lsr #2
   1c7b8:	eor	r2, r2, r4
   1c7bc:	eor	r3, r3, r5
   1c7c0:	ldrd	r4, [sp, #80]	; 0x50
   1c7c4:	orr	ip, ip, r9, lsl #4
   1c7c8:	str	r6, [sp, #1968]	; 0x7b0
   1c7cc:	lsl	r6, r9, #30
   1c7d0:	adds	r4, r4, r0
   1c7d4:	str	ip, [sp, #1976]	; 0x7b8
   1c7d8:	adc	r5, r5, r1
   1c7dc:	add	r1, sp, #2048	; 0x800
   1c7e0:	strd	r4, [sp]
   1c7e4:	lsr	ip, r9, #28
   1c7e8:	ldrd	r0, [r1, #-88]	; 0xffffffa8
   1c7ec:	orr	r6, r6, r8, lsr #2
   1c7f0:	ldrd	r4, [sp, #96]	; 0x60
   1c7f4:	orr	ip, ip, r8, lsl #4
   1c7f8:	eor	r2, r2, r0
   1c7fc:	eor	r3, r3, r1
   1c800:	ldrd	r0, [sp, #32]
   1c804:	str	r6, [sp, #1972]	; 0x7b4
   1c808:	lsl	r6, r8, #25
   1c80c:	bic	r4, r0, r4
   1c810:	bic	r5, r1, r5
   1c814:	ldrd	r0, [sp]
   1c818:	orr	r6, r6, r9, lsr #7
   1c81c:	str	ip, [sp, #1980]	; 0x7bc
   1c820:	lsl	ip, r9, #25
   1c824:	adds	r0, r0, r2
   1c828:	str	r6, [sp, #1984]	; 0x7c0
   1c82c:	adc	r1, r1, r3
   1c830:	ldrd	r2, [sp, #96]	; 0x60
   1c834:	strd	r0, [sp]
   1c838:	orr	ip, ip, r8, lsr #7
   1c83c:	ldrd	r0, [sp, #56]	; 0x38
   1c840:	ldrd	r6, [sp, #16]
   1c844:	and	r2, r2, r0
   1c848:	and	r3, r3, r1
   1c84c:	ldrd	r0, [sp]
   1c850:	eor	r2, r2, r4
   1c854:	eor	r3, r3, r5
   1c858:	eor	r6, r6, sl
   1c85c:	adds	r0, r0, r2
   1c860:	eor	r7, r7, fp
   1c864:	adc	r1, r1, r3
   1c868:	ldrd	r2, [sp, #24]
   1c86c:	str	ip, [sp, #1988]	; 0x7c4
   1c870:	adds	r2, r2, r0
   1c874:	adc	r3, r3, r1
   1c878:	strd	r2, [sp, #48]	; 0x30
   1c87c:	add	r3, sp, #2048	; 0x800
   1c880:	ldrd	r4, [r3, #-80]	; 0xffffffb0
   1c884:	ldrd	r2, [r3, #-72]	; 0xffffffb8
   1c888:	eor	r5, r5, r3
   1c88c:	add	r3, sp, #2048	; 0x800
   1c890:	eor	r4, r4, r2
   1c894:	strd	r4, [sp]
   1c898:	and	r4, r6, r8
   1c89c:	and	r5, r7, r9
   1c8a0:	strd	r4, [sp, #24]
   1c8a4:	ldrd	r6, [sp]
   1c8a8:	ldrd	r2, [r3, #-64]	; 0xffffffc0
   1c8ac:	ldrd	r4, [sp, #16]
   1c8b0:	eor	r6, r6, r2
   1c8b4:	eor	r7, r7, r3
   1c8b8:	strd	r6, [sp]
   1c8bc:	and	r4, r4, sl
   1c8c0:	ldrd	r6, [sp, #24]
   1c8c4:	and	r5, r5, fp
   1c8c8:	ldrd	r2, [sp]
   1c8cc:	eor	r4, r4, r6
   1c8d0:	eor	r5, r5, r7
   1c8d4:	ldr	r7, [sp, #48]	; 0x30
   1c8d8:	adds	r2, r2, r4
   1c8dc:	ldr	r4, [sp, #52]	; 0x34
   1c8e0:	adc	r3, r3, r5
   1c8e4:	lsr	r6, r7, #18
   1c8e8:	lsr	ip, r7, #14
   1c8ec:	orr	r6, r6, r4, lsl #14
   1c8f0:	mov	r5, r4
   1c8f4:	str	r6, [sp, #1992]	; 0x7c8
   1c8f8:	adds	r6, r2, r0
   1c8fc:	orr	ip, ip, r5, lsl #18
   1c900:	str	ip, [sp, #2000]	; 0x7d0
   1c904:	lsl	ip, r7, #23
   1c908:	adc	r7, r3, r1
   1c90c:	ldr	r1, [sp, #52]	; 0x34
   1c910:	lsl	r2, r6, #30
   1c914:	strd	r6, [sp, #184]	; 0xb8
   1c918:	lsr	r4, r4, #18
   1c91c:	ldr	r7, [sp, #48]	; 0x30
   1c920:	lsr	r5, r5, #14
   1c924:	orr	ip, ip, r1, lsr #9
   1c928:	lsl	r3, r1, #23
   1c92c:	ldrd	r0, [sp, #176]	; 0xb0
   1c930:	movw	r6, #38577	; 0x96b1
   1c934:	movt	r6, #15126	; 0x3b16
   1c938:	orr	r4, r4, r7, lsl #14
   1c93c:	adds	r0, r0, r6
   1c940:	orr	r5, r5, r7, lsl #18
   1c944:	orr	r3, r3, r7, lsr #9
   1c948:	str	r5, [sp, #2004]	; 0x7d4
   1c94c:	movw	r7, #45566	; 0xb1fe
   1c950:	ldr	r5, [sp, #184]	; 0xb8
   1c954:	movt	r7, #32990	; 0x80de
   1c958:	str	r3, [sp, #2012]	; 0x7dc
   1c95c:	adc	r1, r1, r7
   1c960:	add	r7, sp, #2048	; 0x800
   1c964:	str	r4, [sp, #1996]	; 0x7cc
   1c968:	lsr	r3, r5, #28
   1c96c:	ldrd	r4, [r7, #-56]	; 0xffffffc8
   1c970:	ldrd	r6, [r7, #-48]	; 0xffffffd0
   1c974:	str	ip, [sp, #2008]	; 0x7d8
   1c978:	eor	r5, r5, r7
   1c97c:	ldr	r7, [sp, #188]	; 0xbc
   1c980:	eor	r4, r4, r6
   1c984:	orr	r2, r2, r7, lsr #2
   1c988:	orr	r3, r3, r7, lsl #4
   1c98c:	lsl	ip, r7, #30
   1c990:	str	r3, [sp, #2024]	; 0x7e8
   1c994:	lsr	r3, r7, #28
   1c998:	ldrd	r6, [sp, #32]
   1c99c:	str	r2, [sp, #2016]	; 0x7e0
   1c9a0:	adds	r6, r6, r0
   1c9a4:	adc	r7, r7, r1
   1c9a8:	strd	r6, [sp]
   1c9ac:	add	r6, sp, #2048	; 0x800
   1c9b0:	ldr	r7, [sp, #184]	; 0xb8
   1c9b4:	ldrd	r0, [r6, #-40]	; 0xffffffd8
   1c9b8:	orr	ip, ip, r7, lsr #2
   1c9bc:	orr	r3, r3, r7, lsl #4
   1c9c0:	eor	r0, r0, r4
   1c9c4:	eor	r1, r1, r5
   1c9c8:	ldrd	r4, [sp, #56]	; 0x38
   1c9cc:	lsl	r2, r7, #25
   1c9d0:	strd	r0, [sp, #24]
   1c9d4:	ldrd	r0, [sp, #48]	; 0x30
   1c9d8:	str	ip, [sp, #2020]	; 0x7e4
   1c9dc:	bic	r0, r4, r0
   1c9e0:	bic	r1, r5, r1
   1c9e4:	strd	r0, [sp, #32]
   1c9e8:	str	r3, [sp, #2028]	; 0x7ec
   1c9ec:	ldr	r6, [sp, #188]	; 0xbc
   1c9f0:	ldrd	r0, [sp, #96]	; 0x60
   1c9f4:	ldrd	r4, [sp]
   1c9f8:	orr	r2, r2, r6, lsr #7
   1c9fc:	ldrd	r6, [sp, #48]	; 0x30
   1ca00:	ldr	ip, [sp, #184]	; 0xb8
   1ca04:	and	r7, r7, r1
   1ca08:	ldr	r1, [sp, #188]	; 0xbc
   1ca0c:	and	r6, r6, r0
   1ca10:	str	r2, [sp, #2032]	; 0x7f0
   1ca14:	lsl	r3, r1, #25
   1ca18:	ldrd	r0, [sp, #24]
   1ca1c:	orr	r3, r3, ip, lsr #7
   1ca20:	str	r3, [sp, #2036]	; 0x7f4
   1ca24:	adds	r4, r4, r0
   1ca28:	adc	r5, r5, r1
   1ca2c:	strd	r4, [sp]
   1ca30:	ldrd	r4, [sp, #32]
   1ca34:	add	r1, sp, #2048	; 0x800
   1ca38:	ldrd	r2, [sp]
   1ca3c:	eor	r6, r6, r4
   1ca40:	eor	r7, r7, r5
   1ca44:	adds	r2, r2, r6
   1ca48:	eor	r4, r8, sl
   1ca4c:	adc	r3, r3, r7
   1ca50:	ldrd	r6, [r1, #-32]	; 0xffffffe0
   1ca54:	ldrd	r0, [r1, #-24]	; 0xffffffe8
   1ca58:	eor	r5, r9, fp
   1ca5c:	eor	r6, r6, r0
   1ca60:	eor	r7, r7, r1
   1ca64:	ldrd	r0, [sp, #184]	; 0xb8
   1ca68:	and	r0, r0, r4
   1ca6c:	and	r1, r1, r5
   1ca70:	ldrd	r4, [sp, #16]
   1ca74:	strd	r0, [sp]
   1ca78:	and	r0, r8, sl
   1ca7c:	adds	r4, r4, r2
   1ca80:	and	r1, r9, fp
   1ca84:	adc	r5, r5, r3
   1ca88:	strd	r4, [sp, #72]	; 0x48
   1ca8c:	add	r5, sp, #2048	; 0x800
   1ca90:	ldr	ip, [sp, #72]	; 0x48
   1ca94:	ldrd	r4, [r5, #-16]
   1ca98:	eor	r6, r6, r4
   1ca9c:	eor	r7, r7, r5
   1caa0:	ldrd	r4, [sp]
   1caa4:	eor	r0, r0, r4
   1caa8:	eor	r1, r1, r5
   1caac:	ldr	r5, [sp, #72]	; 0x48
   1cab0:	adds	r6, r6, r0
   1cab4:	adc	r7, r7, r1
   1cab8:	adds	r4, r6, r2
   1cabc:	lsr	r0, r5, #18
   1cac0:	lsr	r1, r5, #14
   1cac4:	adc	r5, r7, r3
   1cac8:	strd	r4, [sp]
   1cacc:	ldr	r5, [sp, #76]	; 0x4c
   1cad0:	lsl	r3, ip, #23
   1cad4:	ldr	r6, [sp, #4]
   1cad8:	lsr	r2, r5, #14
   1cadc:	orr	r0, r0, r5, lsl #14
   1cae0:	orr	r2, r2, ip, lsl #18
   1cae4:	str	r2, [sp, #2052]	; 0x804
   1cae8:	lsl	r2, r4, #30
   1caec:	ldr	r4, [sp]
   1caf0:	orr	r1, r1, r5, lsl #18
   1caf4:	orr	r3, r3, r5, lsr #9
   1caf8:	str	r0, [sp, #2040]	; 0x7f8
   1cafc:	lsr	r0, r5, #18
   1cb00:	str	r1, [sp, #2048]	; 0x800
   1cb04:	lsl	r1, r5, #23
   1cb08:	str	r3, [sp, #2056]	; 0x808
   1cb0c:	lsr	r3, r4, #28
   1cb10:	orr	r0, r0, ip, lsl #14
   1cb14:	orr	r1, r1, ip, lsr #9
   1cb18:	orr	r2, r2, r6, lsr #2
   1cb1c:	orr	r3, r3, r6, lsl #4
   1cb20:	str	r0, [sp, #2044]	; 0x7fc
   1cb24:	movw	r5, #1703	; 0x6a7
   1cb28:	str	r1, [sp, #2060]	; 0x80c
   1cb2c:	movt	r5, #39900	; 0x9bdc
   1cb30:	str	r2, [sp, #2064]	; 0x810
   1cb34:	lsl	ip, r6, #30
   1cb38:	str	r3, [sp, #2072]	; 0x818
   1cb3c:	lsl	r3, r4, #25
   1cb40:	ldrd	r0, [sp, #88]	; 0x58
   1cb44:	movw	r4, #4661	; 0x1235
   1cb48:	movt	r4, #9671	; 0x25c7
   1cb4c:	lsr	r2, r6, #28
   1cb50:	adds	r0, r0, r4
   1cb54:	adc	r1, r1, r5
   1cb58:	ldr	r5, [sp]
   1cb5c:	orr	ip, ip, r5, lsr #2
   1cb60:	add	r5, sp, #2048	; 0x800
   1cb64:	str	ip, [sp, #2068]	; 0x814
   1cb68:	ldrd	r6, [r5, #-8]
   1cb6c:	ldrd	r4, [r5]
   1cb70:	ldr	ip, [sp, #4]
   1cb74:	eor	r7, r7, r5
   1cb78:	ldr	r5, [sp]
   1cb7c:	eor	r6, r6, r4
   1cb80:	orr	r3, r3, ip, lsr #7
   1cb84:	str	r3, [sp, #2080]	; 0x820
   1cb88:	orr	r2, r2, r5, lsl #4
   1cb8c:	ldrd	r4, [sp, #56]	; 0x38
   1cb90:	lsl	r3, ip, #25
   1cb94:	str	r2, [sp, #2076]	; 0x81c
   1cb98:	adds	r4, r4, r0
   1cb9c:	adc	r5, r5, r1
   1cba0:	add	r1, sp, #2048	; 0x800
   1cba4:	strd	r4, [sp, #16]
   1cba8:	ldrd	r0, [r1, #8]
   1cbac:	ldrd	r4, [sp, #72]	; 0x48
   1cbb0:	eor	r6, r6, r0
   1cbb4:	eor	r7, r7, r1
   1cbb8:	ldrd	r0, [sp, #96]	; 0x60
   1cbbc:	bic	r5, r1, r5
   1cbc0:	ldr	r1, [sp]
   1cbc4:	bic	r4, r0, r4
   1cbc8:	strd	r4, [sp, #24]
   1cbcc:	ldrd	r4, [sp, #72]	; 0x48
   1cbd0:	orr	r3, r3, r1, lsr #7
   1cbd4:	str	r3, [sp, #2084]	; 0x824
   1cbd8:	ldrd	r2, [sp, #48]	; 0x30
   1cbdc:	ldrd	r0, [sp, #16]
   1cbe0:	and	r4, r4, r2
   1cbe4:	and	r5, r5, r3
   1cbe8:	ldrd	r2, [sp, #24]
   1cbec:	adds	r0, r0, r6
   1cbf0:	adc	r1, r1, r7
   1cbf4:	strd	r0, [sp, #16]
   1cbf8:	eor	r5, r5, r3
   1cbfc:	add	r3, sp, #2048	; 0x800
   1cc00:	eor	r4, r4, r2
   1cc04:	ldrd	r6, [sp, #184]	; 0xb8
   1cc08:	ldrd	r0, [r3, #16]
   1cc0c:	ldrd	r2, [r3, #24]
   1cc10:	eor	r6, r6, r8
   1cc14:	eor	r7, r7, r9
   1cc18:	eor	r0, r0, r2
   1cc1c:	eor	r1, r1, r3
   1cc20:	strd	r0, [sp, #24]
   1cc24:	ldrd	r0, [sp]
   1cc28:	ldrd	r2, [sp, #24]
   1cc2c:	and	r0, r0, r6
   1cc30:	and	r1, r1, r7
   1cc34:	add	r7, sp, #2048	; 0x800
   1cc38:	strd	r0, [sp, #32]
   1cc3c:	ldrd	r0, [sp, #16]
   1cc40:	ldrd	r6, [r7, #32]
   1cc44:	adds	r0, r0, r4
   1cc48:	adc	r1, r1, r5
   1cc4c:	ldrd	r4, [sp, #184]	; 0xb8
   1cc50:	eor	r2, r2, r6
   1cc54:	eor	r3, r3, r7
   1cc58:	adds	r6, r0, sl
   1cc5c:	strd	r2, [sp, #16]
   1cc60:	ldrd	r2, [sp, #32]
   1cc64:	adc	r7, r1, fp
   1cc68:	and	r4, r4, r8
   1cc6c:	strd	r6, [sp, #40]	; 0x28
   1cc70:	and	r5, r5, r9
   1cc74:	ldrd	sl, [sp, #16]
   1cc78:	eor	r4, r4, r2
   1cc7c:	eor	r5, r5, r3
   1cc80:	ldrd	r2, [sp, #112]	; 0x70
   1cc84:	adds	r4, r4, sl
   1cc88:	movw	r6, #9876	; 0x2694
   1cc8c:	movt	r6, #53097	; 0xcf69
   1cc90:	adc	r5, r5, fp
   1cc94:	movw	r7, #61812	; 0xf174
   1cc98:	adds	r2, r2, r6
   1cc9c:	movt	r7, #49563	; 0xc19b
   1cca0:	ldr	ip, [sp, #44]	; 0x2c
   1cca4:	adc	r3, r3, r7
   1cca8:	ldr	r7, [sp, #40]	; 0x28
   1ccac:	adds	sl, r4, r0
   1ccb0:	adc	fp, r5, r1
   1ccb4:	lsr	r4, ip, #14
   1ccb8:	mov	r5, ip
   1ccbc:	lsr	r1, r7, #18
   1ccc0:	orr	r4, r4, r7, lsl #18
   1ccc4:	orr	r1, r1, ip, lsl #14
   1ccc8:	str	r4, [sp, #2100]	; 0x834
   1cccc:	str	r1, [sp, #2088]	; 0x828
   1ccd0:	lsr	r0, r7, #14
   1ccd4:	lsr	r1, ip, #18
   1ccd8:	lsl	r4, r5, #23
   1ccdc:	orr	r0, r0, ip, lsl #18
   1cce0:	orr	r1, r1, r7, lsl #14
   1cce4:	orr	r4, r4, r7, lsr #9
   1cce8:	lsl	ip, r7, #23
   1ccec:	add	r7, sp, #2048	; 0x800
   1ccf0:	str	r1, [sp, #2092]	; 0x82c
   1ccf4:	lsr	r1, sl, #28
   1ccf8:	str	r0, [sp, #2096]	; 0x830
   1ccfc:	orr	ip, ip, r5, lsr #9
   1cd00:	orr	r1, r1, fp, lsl #4
   1cd04:	str	r4, [sp, #2108]	; 0x83c
   1cd08:	lsl	r0, sl, #30
   1cd0c:	ldrd	r4, [r7, #40]	; 0x28
   1cd10:	orr	r0, r0, fp, lsr #2
   1cd14:	ldrd	r6, [r7, #48]	; 0x30
   1cd18:	str	r1, [sp, #2120]	; 0x848
   1cd1c:	lsl	r1, sl, #25
   1cd20:	str	r0, [sp, #2112]	; 0x840
   1cd24:	orr	r1, r1, fp, lsr #7
   1cd28:	lsr	r0, fp, #28
   1cd2c:	str	r1, [sp, #2128]	; 0x850
   1cd30:	lsl	r1, fp, #25
   1cd34:	orr	r0, r0, sl, lsl #4
   1cd38:	eor	r4, r4, r6
   1cd3c:	str	r0, [sp, #2124]	; 0x84c
   1cd40:	eor	r5, r5, r7
   1cd44:	orr	r1, r1, sl, lsr #7
   1cd48:	ldrd	r6, [sp]
   1cd4c:	str	r1, [sp, #2132]	; 0x854
   1cd50:	ldrd	r0, [sp, #184]	; 0xb8
   1cd54:	str	ip, [sp, #2104]	; 0x838
   1cd58:	lsl	ip, fp, #30
   1cd5c:	eor	r6, r6, r0
   1cd60:	eor	r7, r7, r1
   1cd64:	ldrd	r0, [sp, #96]	; 0x60
   1cd68:	orr	ip, ip, sl, lsr #2
   1cd6c:	str	ip, [sp, #2116]	; 0x844
   1cd70:	add	ip, sp, #2048	; 0x800
   1cd74:	adds	r0, r0, r2
   1cd78:	add	r2, sp, #2048	; 0x800
   1cd7c:	adc	r1, r1, r3
   1cd80:	strd	r0, [sp, #16]
   1cd84:	ldrd	r0, [r2, #56]	; 0x38
   1cd88:	ldrd	r2, [sp, #48]	; 0x30
   1cd8c:	eor	r0, r0, r4
   1cd90:	eor	r1, r1, r5
   1cd94:	ldrd	r4, [sp, #40]	; 0x28
   1cd98:	bic	r4, r2, r4
   1cd9c:	bic	r5, r3, r5
   1cda0:	and	r2, r6, sl
   1cda4:	and	r3, r7, fp
   1cda8:	ldrd	r6, [sp, #144]	; 0x90
   1cdac:	strd	r2, [sp, #32]
   1cdb0:	ldrd	r2, [sp, #8]
   1cdb4:	adds	r6, r6, r2
   1cdb8:	adc	r7, r7, r3
   1cdbc:	ldrd	r2, [sp, #16]
   1cdc0:	strd	r6, [sp, #24]
   1cdc4:	adds	r2, r2, r0
   1cdc8:	ldrd	r6, [sp, #72]	; 0x48
   1cdcc:	adc	r3, r3, r1
   1cdd0:	ldrd	r0, [sp, #40]	; 0x28
   1cdd4:	and	r1, r1, r7
   1cdd8:	add	r7, sp, #2048	; 0x800
   1cddc:	and	r0, r0, r6
   1cde0:	eor	r5, r5, r1
   1cde4:	eor	r4, r4, r0
   1cde8:	ldrd	r0, [r7, #64]	; 0x40
   1cdec:	ldrd	r6, [r7, #72]	; 0x48
   1cdf0:	eor	r0, r0, r6
   1cdf4:	eor	r1, r1, r7
   1cdf8:	ldrd	r6, [ip, #80]	; 0x50
   1cdfc:	add	ip, sp, #256	; 0x100
   1ce00:	eor	r6, r6, r0
   1ce04:	eor	r7, r7, r1
   1ce08:	strd	r6, [sp, #8]
   1ce0c:	ldrd	r0, [sp, #120]	; 0x78
   1ce10:	ldrd	r6, [sp, #152]	; 0x98
   1ce14:	adds	r6, r6, r0
   1ce18:	adc	r7, r7, r1
   1ce1c:	adds	r2, r2, r4
   1ce20:	strd	r6, [sp, #16]
   1ce24:	adc	r3, r3, r5
   1ce28:	ldrd	r6, [sp, #184]	; 0xb8
   1ce2c:	ldrd	r4, [sp]
   1ce30:	ldrd	r0, [sp, #32]
   1ce34:	and	r4, r4, r6
   1ce38:	and	r5, r5, r7
   1ce3c:	eor	r4, r4, r0
   1ce40:	ldrd	r6, [sp, #24]
   1ce44:	eor	r5, r5, r1
   1ce48:	ldrd	r0, [sp, #64]	; 0x40
   1ce4c:	adds	r6, r6, r0
   1ce50:	adc	r7, r7, r1
   1ce54:	ldrd	r0, [sp, #8]
   1ce58:	adds	r4, r4, r0
   1ce5c:	adc	r5, r5, r1
   1ce60:	adds	r0, r2, r8
   1ce64:	adc	r1, r3, r9
   1ce68:	strd	r0, [sp, #64]	; 0x40
   1ce6c:	ldrd	r0, [sp, #240]	; 0xf0
   1ce70:	adds	r8, r4, r2
   1ce74:	adc	r9, r5, r3
   1ce78:	ldrd	r2, [sp, #248]	; 0xf8
   1ce7c:	adds	r0, r0, r6
   1ce80:	strd	r8, [sp, #8]
   1ce84:	ldrd	r8, [sp, #16]
   1ce88:	adc	r1, r1, r7
   1ce8c:	ldrd	r4, [sp, #128]	; 0x80
   1ce90:	strd	r0, [sp, #24]
   1ce94:	adds	r8, r8, r2
   1ce98:	ldrd	r0, [sp, #160]	; 0xa0
   1ce9c:	adc	r9, r9, r3
   1cea0:	ldrd	r6, [ip]
   1cea4:	adds	r0, r0, r4
   1cea8:	ldr	r2, [sp, #24]
   1ceac:	adc	r1, r1, r5
   1ceb0:	adds	r6, r6, r8
   1ceb4:	adc	r7, r7, r9
   1ceb8:	ldrd	r4, [sp, #168]	; 0xa8
   1cebc:	strd	r6, [sp, #16]
   1cec0:	lsr	r2, r2, #6
   1cec4:	ldrd	r6, [sp, #136]	; 0x88
   1cec8:	ldr	r3, [sp, #28]
   1cecc:	adds	r4, r4, r6
   1ced0:	ldr	r8, [sp, #28]
   1ced4:	adc	r5, r5, r7
   1ced8:	ldr	r7, [sp, #16]
   1cedc:	orr	r3, r2, r3, lsl #26
   1cee0:	ldr	r9, [sp, #20]
   1cee4:	str	r3, [sp, #352]	; 0x160
   1cee8:	add	r3, sp, #512	; 0x200
   1ceec:	ldr	r6, [sp, #24]
   1cef0:	lsr	r7, r7, #6
   1cef4:	ldrd	r2, [r3, #-248]	; 0xffffff08
   1cef8:	orr	r9, r7, r9, lsl #26
   1cefc:	lsr	r8, r8, #6
   1cf00:	ldr	r7, [sp, #20]
   1cf04:	str	r8, [sp, #356]	; 0x164
   1cf08:	adds	r0, r0, r2
   1cf0c:	ldr	r8, [sp, #28]
   1cf10:	adc	r1, r1, r3
   1cf14:	lsl	r3, r6, #3
   1cf18:	str	r9, [sp, #368]	; 0x170
   1cf1c:	lsr	r7, r7, #6
   1cf20:	str	r7, [sp, #372]	; 0x174
   1cf24:	orr	r3, r3, r8, lsr #29
   1cf28:	str	r3, [sp, #2216]	; 0x8a8
   1cf2c:	ldr	r2, [sp, #16]
   1cf30:	lsr	r3, r6, #19
   1cf34:	ldr	r6, [sp, #20]
   1cf38:	orr	r3, r3, r8, lsl #13
   1cf3c:	str	r3, [sp, #2224]	; 0x8b0
   1cf40:	mov	ip, r8
   1cf44:	lsl	r3, r2, #3
   1cf48:	mov	r9, ip
   1cf4c:	orr	r3, r3, r6, lsr #29
   1cf50:	str	r3, [sp, #2248]	; 0x8c8
   1cf54:	lsr	r3, r2, #19
   1cf58:	mov	r8, r6
   1cf5c:	orr	r3, r3, r6, lsl #13
   1cf60:	str	r3, [sp, #2256]	; 0x8d0
   1cf64:	lsl	r3, ip, #3
   1cf68:	ldr	ip, [sp, #24]
   1cf6c:	mov	r7, r8
   1cf70:	orr	r3, r3, ip, lsr #29
   1cf74:	str	r3, [sp, #2220]	; 0x8ac
   1cf78:	lsr	r3, r9, #19
   1cf7c:	add	r9, sp, #512	; 0x200
   1cf80:	orr	r3, r3, ip, lsl #13
   1cf84:	str	r3, [sp, #2228]	; 0x8b4
   1cf88:	lsl	r3, r8, #3
   1cf8c:	ldr	r8, [sp, #16]
   1cf90:	orr	r3, r3, r8, lsr #29
   1cf94:	str	r3, [sp, #2252]	; 0x8cc
   1cf98:	lsr	r3, r7, #19
   1cf9c:	orr	r3, r3, r8, lsl #13
   1cfa0:	str	r3, [sp, #2260]	; 0x8d4
   1cfa4:	add	r3, sp, #2048	; 0x800
   1cfa8:	ldrd	r8, [r9, #-160]	; 0xffffff60
   1cfac:	ldrd	r6, [r3, #168]	; 0xa8
   1cfb0:	ldrd	r2, [r3, #176]	; 0xb0
   1cfb4:	eor	r7, r7, r3
   1cfb8:	add	r3, sp, #512	; 0x200
   1cfbc:	eor	r6, r6, r2
   1cfc0:	eor	r7, r7, r9
   1cfc4:	ldrd	r2, [r3, #-224]	; 0xffffff20
   1cfc8:	eor	r6, r6, r8
   1cfcc:	adds	r4, r4, r2
   1cfd0:	adc	r5, r5, r3
   1cfd4:	adds	r8, r0, r6
   1cfd8:	adc	r9, r1, r7
   1cfdc:	add	r1, sp, #2048	; 0x800
   1cfe0:	add	r7, sp, #512	; 0x200
   1cfe4:	strd	r8, [sp, #32]
   1cfe8:	ldrd	r2, [r1, #200]	; 0xc8
   1cfec:	ldrd	r0, [r1, #208]	; 0xd0
   1cff0:	ldrd	r6, [r7, #-144]	; 0xffffff70
   1cff4:	ldrd	r8, [sp, #104]	; 0x68
   1cff8:	eor	r2, r2, r0
   1cffc:	eor	r3, r3, r1
   1d000:	ldrd	r0, [sp, #176]	; 0xb0
   1d004:	eor	r2, r2, r6
   1d008:	eor	r3, r3, r7
   1d00c:	adds	r0, r0, r8
   1d010:	ldr	r8, [sp, #36]	; 0x24
   1d014:	adc	r1, r1, r9
   1d018:	adds	r6, r4, r2
   1d01c:	adc	r7, r5, r3
   1d020:	strd	r6, [sp, #56]	; 0x38
   1d024:	ldr	r7, [sp, #32]
   1d028:	add	r9, sp, #7168	; 0x1c00
   1d02c:	ldrd	r4, [sp, #192]	; 0xc0
   1d030:	ldrd	r2, [sp, #88]	; 0x58
   1d034:	lsr	r7, r7, #6
   1d038:	ldr	ip, [sp, #32]
   1d03c:	adds	r2, r2, r4
   1d040:	orr	r8, r7, r8, lsl #26
   1d044:	adc	r3, r3, r5
   1d048:	ldr	r7, [sp, #60]	; 0x3c
   1d04c:	lsr	r5, r6, #6
   1d050:	ldr	r6, [sp, #36]	; 0x24
   1d054:	str	r8, [sp, #384]	; 0x180
   1d058:	orr	r7, r5, r7, lsl #26
   1d05c:	str	r7, [sp, #400]	; 0x190
   1d060:	lsr	r6, r6, #6
   1d064:	str	r6, [sp, #388]	; 0x184
   1d068:	ldrd	r6, [r9, #88]	; 0x58
   1d06c:	adds	r6, r6, r0
   1d070:	ldr	r0, [sp, #60]	; 0x3c
   1d074:	adc	r7, r7, r1
   1d078:	lsl	r1, ip, #3
   1d07c:	lsr	r0, r0, #6
   1d080:	str	r0, [sp, #404]	; 0x194
   1d084:	ldr	r4, [sp, #36]	; 0x24
   1d088:	ldr	r9, [sp, #56]	; 0x38
   1d08c:	orr	r1, r1, r4, lsr #29
   1d090:	str	r1, [sp, #2280]	; 0x8e8
   1d094:	lsr	r1, ip, #19
   1d098:	ldr	ip, [sp, #60]	; 0x3c
   1d09c:	orr	r1, r1, r4, lsl #13
   1d0a0:	str	r1, [sp, #2288]	; 0x8f0
   1d0a4:	lsl	r1, r9, #3
   1d0a8:	mov	r8, r4
   1d0ac:	orr	r1, r1, ip, lsr #29
   1d0b0:	str	r1, [sp, #2312]	; 0x908
   1d0b4:	lsr	r1, r9, #19
   1d0b8:	mov	r5, r8
   1d0bc:	orr	r1, r1, ip, lsl #13
   1d0c0:	str	r1, [sp, #2320]	; 0x910
   1d0c4:	lsl	r1, r8, #3
   1d0c8:	ldr	r8, [sp, #32]
   1d0cc:	mov	r4, ip
   1d0d0:	add	r9, sp, #512	; 0x200
   1d0d4:	mov	r0, r4
   1d0d8:	orr	r1, r1, r8, lsr #29
   1d0dc:	str	r1, [sp, #2284]	; 0x8ec
   1d0e0:	lsr	r1, r5, #19
   1d0e4:	orr	r1, r1, r8, lsl #13
   1d0e8:	str	r1, [sp, #2292]	; 0x8f4
   1d0ec:	lsl	r1, r4, #3
   1d0f0:	ldr	r4, [sp, #56]	; 0x38
   1d0f4:	ldrd	r8, [r9, #-128]	; 0xffffff80
   1d0f8:	orr	r1, r1, r4, lsr #29
   1d0fc:	str	r1, [sp, #2316]	; 0x90c
   1d100:	lsr	r1, r0, #19
   1d104:	orr	r1, r1, r4, lsl #13
   1d108:	str	r1, [sp, #2324]	; 0x914
   1d10c:	add	r1, sp, #2048	; 0x800
   1d110:	ldrd	r4, [r1, #232]	; 0xe8
   1d114:	ldrd	r0, [r1, #240]	; 0xf0
   1d118:	eor	r5, r5, r1
   1d11c:	add	r1, sp, #7168	; 0x1c00
   1d120:	eor	r4, r4, r0
   1d124:	eor	r5, r5, r9
   1d128:	ldrd	r0, [r1, #96]	; 0x60
   1d12c:	eor	r4, r4, r8
   1d130:	adds	r2, r2, r0
   1d134:	adc	r3, r3, r1
   1d138:	adds	r8, r6, r4
   1d13c:	adc	r9, r7, r5
   1d140:	add	r5, sp, #2560	; 0xa00
   1d144:	add	r7, sp, #512	; 0x200
   1d148:	strd	r8, [sp, #80]	; 0x50
   1d14c:	ldrd	r0, [r5, #-248]	; 0xffffff08
   1d150:	ldrd	r4, [r5, #-240]	; 0xffffff10
   1d154:	ldrd	r6, [r7, #-112]	; 0xffffff90
   1d158:	ldrd	r8, [sp, #112]	; 0x70
   1d15c:	eor	r0, r0, r4
   1d160:	eor	r1, r1, r5
   1d164:	ldrd	r4, [sp, #200]	; 0xc8
   1d168:	eor	r0, r0, r6
   1d16c:	eor	r1, r1, r7
   1d170:	adds	r8, r8, r4
   1d174:	adc	r9, r9, r5
   1d178:	adds	r6, r2, r0
   1d17c:	adc	r7, r3, r1
   1d180:	strd	r6, [sp, #96]	; 0x60
   1d184:	ldr	r7, [sp, #80]	; 0x50
   1d188:	ldr	r0, [sp, #84]	; 0x54
   1d18c:	ldr	r4, [sp, #96]	; 0x60
   1d190:	lsl	r2, r7, #3
   1d194:	lsr	r3, r7, #19
   1d198:	orr	r2, r2, r0, lsr #29
   1d19c:	str	r2, [sp, #2344]	; 0x928
   1d1a0:	lsl	r2, r6, #3
   1d1a4:	ldr	r6, [sp, #100]	; 0x64
   1d1a8:	orr	r3, r3, r0, lsl #13
   1d1ac:	str	r3, [sp, #2352]	; 0x930
   1d1b0:	lsr	r3, r4, #19
   1d1b4:	lsr	ip, r7, #6
   1d1b8:	mov	r1, r0
   1d1bc:	lsr	r5, r4, #6
   1d1c0:	orr	r2, r2, r6, lsr #29
   1d1c4:	orr	r3, r3, r6, lsl #13
   1d1c8:	str	ip, [sp, #416]	; 0x1a0
   1d1cc:	str	r5, [sp, #432]	; 0x1b0
   1d1d0:	add	r5, sp, #2560	; 0xa00
   1d1d4:	str	r2, [sp, #2376]	; 0x948
   1d1d8:	lsl	r2, r0, #3
   1d1dc:	str	r3, [sp, #2384]	; 0x950
   1d1e0:	lsr	r3, r0, #19
   1d1e4:	ldr	r0, [sp, #416]	; 0x1a0
   1d1e8:	ldr	ip, [sp, #96]	; 0x60
   1d1ec:	orr	r0, r0, r1, lsl #26
   1d1f0:	ldr	r1, [sp, #80]	; 0x50
   1d1f4:	ldr	r7, [sp, #432]	; 0x1b0
   1d1f8:	str	r0, [sp, #416]	; 0x1a0
   1d1fc:	orr	r2, r2, r1, lsr #29
   1d200:	orr	r3, r3, r1, lsl #13
   1d204:	str	r2, [sp, #2348]	; 0x92c
   1d208:	lsl	r2, r6, #3
   1d20c:	str	r3, [sp, #2356]	; 0x934
   1d210:	lsr	r3, r6, #19
   1d214:	orr	r2, r2, ip, lsr #29
   1d218:	orr	r3, r3, ip, lsl #13
   1d21c:	str	r2, [sp, #2380]	; 0x94c
   1d220:	orr	r7, r7, r6, lsl #26
   1d224:	str	r3, [sp, #2388]	; 0x954
   1d228:	lsr	r2, r6, #6
   1d22c:	str	r7, [sp, #432]	; 0x1b0
   1d230:	add	r3, sp, #7168	; 0x1c00
   1d234:	ldrd	r6, [r5, #-216]	; 0xffffff28
   1d238:	ldrd	r4, [r5, #-208]	; 0xffffff30
   1d23c:	str	r2, [sp, #436]	; 0x1b4
   1d240:	eor	r6, r6, r4
   1d244:	eor	r7, r7, r5
   1d248:	ldrd	r4, [r3, #112]	; 0x70
   1d24c:	ldrd	r2, [sp, #208]	; 0xd0
   1d250:	ldr	r1, [sp, #84]	; 0x54
   1d254:	adds	r4, r4, r2
   1d258:	adc	r5, r5, r3
   1d25c:	add	r3, sp, #2560	; 0xa00
   1d260:	lsr	r1, r1, #6
   1d264:	str	r1, [sp, #420]	; 0x1a4
   1d268:	ldrd	r0, [r3, #-184]	; 0xffffff48
   1d26c:	ldrd	r2, [r3, #-176]	; 0xffffff50
   1d270:	eor	r1, r1, r3
   1d274:	add	r3, sp, #7168	; 0x1c00
   1d278:	eor	r0, r0, r2
   1d27c:	ldrd	r2, [r3, #104]	; 0x68
   1d280:	adds	r8, r8, r2
   1d284:	adc	r9, r9, r3
   1d288:	add	r3, sp, #512	; 0x200
   1d28c:	ldrd	r2, [r3, #-96]	; 0xffffffa0
   1d290:	eor	r6, r6, r2
   1d294:	eor	r7, r7, r3
   1d298:	ldrd	r2, [sp, #24]
   1d29c:	adds	r4, r4, r2
   1d2a0:	adc	r5, r5, r3
   1d2a4:	add	r3, sp, #512	; 0x200
   1d2a8:	ldrd	r2, [r3, #-80]	; 0xffffffb0
   1d2ac:	eor	r0, r0, r2
   1d2b0:	adds	r2, r8, r6
   1d2b4:	eor	r1, r1, r3
   1d2b8:	adc	r3, r9, r7
   1d2bc:	strd	r2, [sp, #120]	; 0x78
   1d2c0:	adds	r6, r4, r0
   1d2c4:	ldr	r8, [sp, #120]	; 0x78
   1d2c8:	adc	r7, r5, r1
   1d2cc:	strd	r6, [sp, #128]	; 0x80
   1d2d0:	lsl	r0, r6, #3
   1d2d4:	ldr	r9, [sp, #128]	; 0x80
   1d2d8:	ldr	r6, [sp, #124]	; 0x7c
   1d2dc:	lsr	r5, r8, #6
   1d2e0:	str	r5, [sp, #448]	; 0x1c0
   1d2e4:	lsl	r4, r8, #3
   1d2e8:	ldr	r5, [sp, #132]	; 0x84
   1d2ec:	lsr	ip, r8, #19
   1d2f0:	ldr	r7, [sp, #64]	; 0x40
   1d2f4:	orr	r4, r4, r6, lsr #29
   1d2f8:	orr	ip, ip, r6, lsl #13
   1d2fc:	lsr	r1, r9, #19
   1d300:	orr	r0, r0, r5, lsr #29
   1d304:	str	r4, [sp, #2408]	; 0x968
   1d308:	str	ip, [sp, #2416]	; 0x970
   1d30c:	lsr	r9, r9, #6
   1d310:	str	r9, [sp, #464]	; 0x1d0
   1d314:	orr	r1, r1, r5, lsl #13
   1d318:	str	r0, [sp, #2440]	; 0x988
   1d31c:	lsr	r2, r7, #18
   1d320:	ldr	r9, [sp, #448]	; 0x1c0
   1d324:	lsr	r3, r7, #14
   1d328:	str	r1, [sp, #2448]	; 0x990
   1d32c:	mov	r8, r6
   1d330:	lsl	r0, r5, #3
   1d334:	mov	r7, r5
   1d338:	lsr	r1, r5, #19
   1d33c:	ldr	r5, [sp, #120]	; 0x78
   1d340:	orr	r8, r9, r8, lsl #26
   1d344:	ldr	r9, [sp, #128]	; 0x80
   1d348:	lsl	r4, r6, #3
   1d34c:	lsr	ip, r6, #19
   1d350:	str	r8, [sp, #448]	; 0x1c0
   1d354:	orr	r4, r4, r5, lsr #29
   1d358:	ldr	r8, [sp, #464]	; 0x1d0
   1d35c:	orr	ip, ip, r5, lsl #13
   1d360:	add	r5, sp, #2560	; 0xa00
   1d364:	orr	r1, r1, r9, lsl #13
   1d368:	str	r1, [sp, #2452]	; 0x994
   1d36c:	orr	r7, r8, r7, lsl #26
   1d370:	ldr	r1, [sp, #132]	; 0x84
   1d374:	orr	r0, r0, r9, lsr #29
   1d378:	str	r4, [sp, #2412]	; 0x96c
   1d37c:	add	r9, sp, #2560	; 0xa00
   1d380:	str	ip, [sp, #2420]	; 0x974
   1d384:	add	ip, sp, #512	; 0x200
   1d388:	str	r7, [sp, #464]	; 0x1d0
   1d38c:	lsr	r1, r1, #6
   1d390:	ldrd	r6, [r5, #-152]	; 0xffffff68
   1d394:	ldrd	r4, [r5, #-144]	; 0xffffff70
   1d398:	str	r0, [sp, #2444]	; 0x98c
   1d39c:	ldr	r0, [sp, #124]	; 0x7c
   1d3a0:	eor	r6, r6, r4
   1d3a4:	str	r1, [sp, #468]	; 0x1d4
   1d3a8:	eor	r7, r7, r5
   1d3ac:	add	r1, sp, #512	; 0x200
   1d3b0:	ldrd	r4, [r9, #-120]	; 0xffffff88
   1d3b4:	ldrd	r8, [r9, #-112]	; 0xffffff90
   1d3b8:	lsr	r0, r0, #6
   1d3bc:	str	r0, [sp, #452]	; 0x1c4
   1d3c0:	eor	r4, r4, r8
   1d3c4:	ldrd	r0, [r1, #-64]	; 0xffffffc0
   1d3c8:	eor	r5, r5, r9
   1d3cc:	ldrd	r8, [ip, #-48]	; 0xffffffd0
   1d3d0:	eor	r6, r6, r0
   1d3d4:	ldr	r0, [sp, #68]	; 0x44
   1d3d8:	eor	r8, r8, r4
   1d3dc:	ldr	r4, [sp, #64]	; 0x40
   1d3e0:	eor	r7, r7, r1
   1d3e4:	eor	r9, r9, r5
   1d3e8:	orr	r3, r3, r0, lsl #18
   1d3ec:	str	r3, [sp, #2656]	; 0xa60
   1d3f0:	lsl	r3, r4, #23
   1d3f4:	orr	r2, r2, r0, lsl #14
   1d3f8:	orr	r3, r3, r0, lsr #9
   1d3fc:	str	r2, [sp, #2648]	; 0xa58
   1d400:	str	r3, [sp, #2664]	; 0xa68
   1d404:	lsr	r1, r0, #18
   1d408:	lsr	r2, r0, #14
   1d40c:	lsl	r3, r0, #23
   1d410:	ldr	r0, [sp, #8]
   1d414:	add	r5, sp, #2560	; 0xa00
   1d418:	strd	r8, [ip, #-224]	; 0xffffff20
   1d41c:	orr	r1, r1, r4, lsl #14
   1d420:	orr	r2, r2, r4, lsl #18
   1d424:	str	r1, [sp, #2652]	; 0xa5c
   1d428:	lsl	ip, r0, #30
   1d42c:	add	r0, sp, #2560	; 0xa00
   1d430:	str	r2, [sp, #2660]	; 0xa64
   1d434:	orr	r3, r3, r4, lsr #9
   1d438:	str	r3, [sp, #2668]	; 0xa6c
   1d43c:	ldrd	r2, [r5, #88]	; 0x58
   1d440:	ldrd	r4, [r5, #96]	; 0x60
   1d444:	ldrd	r8, [r0, #104]	; 0x68
   1d448:	eor	r2, r2, r4
   1d44c:	eor	r3, r3, r5
   1d450:	eor	r8, r8, r2
   1d454:	eor	r9, r9, r3
   1d458:	strd	r8, [sp, #200]	; 0xc8
   1d45c:	ldr	r4, [sp, #8]
   1d460:	ldr	r5, [sp, #12]
   1d464:	ldrd	r2, [sp, #72]	; 0x48
   1d468:	ldrd	r0, [sp, #64]	; 0x40
   1d46c:	mov	r9, r5
   1d470:	orr	ip, ip, r5, lsr #2
   1d474:	bic	r1, r3, r1
   1d478:	lsr	r3, r4, #28
   1d47c:	bic	r0, r2, r0
   1d480:	orr	r3, r3, r5, lsl #4
   1d484:	lsl	r8, r5, #30
   1d488:	str	r3, [sp, #2680]	; 0xa78
   1d48c:	ldrd	r4, [sp, #40]	; 0x28
   1d490:	ldrd	r2, [sp, #64]	; 0x40
   1d494:	str	ip, [sp, #2672]	; 0xa70
   1d498:	lsr	ip, r9, #28
   1d49c:	and	r2, r2, r4
   1d4a0:	and	r3, r3, r5
   1d4a4:	eor	r4, r0, r2
   1d4a8:	eor	r5, r1, r3
   1d4ac:	strd	r4, [sp, #208]	; 0xd0
   1d4b0:	ldr	r5, [sp, #8]
   1d4b4:	lsl	r3, r5, #25
   1d4b8:	orr	r8, r8, r5, lsr #2
   1d4bc:	orr	r3, r3, r9, lsr #7
   1d4c0:	str	r3, [sp, #2688]	; 0xa80
   1d4c4:	lsl	r3, r9, #25
   1d4c8:	add	r9, sp, #2560	; 0xa00
   1d4cc:	str	r8, [sp, #2676]	; 0xa74
   1d4d0:	orr	ip, ip, r5, lsl #4
   1d4d4:	ldrd	r0, [r9, #112]	; 0x70
   1d4d8:	orr	r3, r3, r5, lsr #7
   1d4dc:	str	ip, [sp, #2684]	; 0xa7c
   1d4e0:	ldrd	r8, [r9, #120]	; 0x78
   1d4e4:	str	r3, [sp, #2692]	; 0xa84
   1d4e8:	ldrd	r2, [sp]
   1d4ec:	eor	r0, r0, r8
   1d4f0:	ldrd	r4, [sp, #8]
   1d4f4:	add	r8, sp, #2560	; 0xa00
   1d4f8:	eor	r2, r2, sl
   1d4fc:	eor	r3, r3, fp
   1d500:	and	r2, r2, r4
   1d504:	and	r3, r3, r5
   1d508:	ldrd	r4, [r8, #128]	; 0x80
   1d50c:	eor	r1, r1, r9
   1d510:	ldr	r9, [sp, #16]
   1d514:	eor	r4, r4, r0
   1d518:	eor	r5, r5, r1
   1d51c:	ldrd	r0, [sp]
   1d520:	strd	r4, [sp, #240]	; 0xf0
   1d524:	lsr	r9, r9, #7
   1d528:	and	r0, r0, sl
   1d52c:	and	r1, r1, fp
   1d530:	eor	r4, r2, r0
   1d534:	eor	r5, r3, r1
   1d538:	ldr	ip, [sp, #28]
   1d53c:	add	r2, sp, #256	; 0x100
   1d540:	strd	r4, [sp, #248]	; 0xf8
   1d544:	ldr	r5, [sp, #24]
   1d548:	ldr	r8, [sp, #28]
   1d54c:	lsr	ip, ip, #7
   1d550:	str	r9, [sp, #568]	; 0x238
   1d554:	ldr	r9, [sp, #24]
   1d558:	lsr	r5, r5, #7
   1d55c:	str	ip, [sp, #556]	; 0x22c
   1d560:	orr	r8, r5, r8, lsl #25
   1d564:	ldr	ip, [sp, #28]
   1d568:	ldrd	r0, [sp, #8]
   1d56c:	lsr	r3, r9, #8
   1d570:	ldrd	r4, [sp, #8]
   1d574:	str	r8, [sp, #552]	; 0x228
   1d578:	add	r8, sp, #512	; 0x200
   1d57c:	eor	r0, r0, sl
   1d580:	eor	r1, r1, fp
   1d584:	and	r4, r4, sl
   1d588:	strd	r0, [r2]
   1d58c:	and	r5, r5, fp
   1d590:	orr	r3, r3, ip, lsl #24
   1d594:	strd	r4, [r8, #-248]	; 0xffffff08
   1d598:	add	r1, sp, #2560	; 0xa00
   1d59c:	str	r3, [sp, #2616]	; 0xa38
   1d5a0:	lsr	r3, r9, #1
   1d5a4:	orr	r3, r3, ip, lsl #31
   1d5a8:	str	r3, [sp, #2624]	; 0xa40
   1d5ac:	lsr	r3, ip, #8
   1d5b0:	add	r4, sp, #512	; 0x200
   1d5b4:	orr	r3, r3, r9, lsl #24
   1d5b8:	str	r3, [sp, #2620]	; 0xa3c
   1d5bc:	lsr	r3, ip, #1
   1d5c0:	ldr	r5, [sp, #20]
   1d5c4:	orr	r3, r3, r9, lsl #31
   1d5c8:	ldrd	r8, [r1, #24]
   1d5cc:	ldrd	r0, [r1, #32]
   1d5d0:	str	r3, [sp, #2628]	; 0xa44
   1d5d4:	ldrd	r2, [r4, #24]
   1d5d8:	eor	r9, r9, r1
   1d5dc:	eor	r8, r8, r0
   1d5e0:	ldr	ip, [sp, #32]
   1d5e4:	eor	r3, r3, r9
   1d5e8:	add	r9, sp, #2560	; 0xa00
   1d5ec:	eor	r2, r2, r8
   1d5f0:	strd	r2, [sp, #104]	; 0x68
   1d5f4:	ldrd	r0, [r9, #56]	; 0x38
   1d5f8:	lsr	ip, ip, #7
   1d5fc:	ldrd	r8, [r9, #64]	; 0x40
   1d600:	ldrd	r2, [r4, #40]	; 0x28
   1d604:	eor	r0, r0, r8
   1d608:	eor	r1, r1, r9
   1d60c:	ldr	r8, [sp, #568]	; 0x238
   1d610:	eor	r2, r2, r0
   1d614:	eor	r3, r3, r1
   1d618:	ldr	r0, [sp, #36]	; 0x24
   1d61c:	ldr	r1, [sp, #56]	; 0x38
   1d620:	orr	r5, r8, r5, lsl #25
   1d624:	strd	r2, [sp, #192]	; 0xc0
   1d628:	str	r5, [sp, #568]	; 0x238
   1d62c:	orr	r0, ip, r0, lsl #25
   1d630:	ldr	r5, [sp, #144]	; 0x90
   1d634:	lsr	r1, r1, #7
   1d638:	ldr	r2, [sp, #36]	; 0x24
   1d63c:	ldr	r3, [sp, #60]	; 0x3c
   1d640:	ldr	r8, [sp, #148]	; 0x94
   1d644:	str	r0, [sp, #584]	; 0x248
   1d648:	lsr	r2, r2, #7
   1d64c:	ldr	r0, [sp, #144]	; 0x90
   1d650:	orr	r3, r1, r3, lsl #25
   1d654:	str	r2, [sp, #588]	; 0x24c
   1d658:	lsr	r2, r5, #8
   1d65c:	str	r3, [sp, #600]	; 0x258
   1d660:	lsr	r3, r5, #1
   1d664:	add	r5, sp, #2560	; 0xa00
   1d668:	orr	r2, r2, r8, lsl #24
   1d66c:	orr	r3, r3, r8, lsl #31
   1d670:	str	r2, [sp, #2392]	; 0x958
   1d674:	str	r3, [sp, #2400]	; 0x960
   1d678:	lsr	r2, r8, #8
   1d67c:	lsr	r3, r8, #1
   1d680:	orr	r2, r2, r0, lsl #24
   1d684:	orr	r3, r3, r0, lsl #31
   1d688:	ldr	r9, [sp, #20]
   1d68c:	str	r3, [sp, #2404]	; 0x964
   1d690:	str	r2, [sp, #2396]	; 0x95c
   1d694:	ldrd	r2, [r5, #-168]	; 0xffffff58
   1d698:	lsr	r9, r9, #7
   1d69c:	ldrd	r4, [r5, #-160]	; 0xffffff60
   1d6a0:	str	r9, [sp, #572]	; 0x23c
   1d6a4:	add	r9, sp, #512	; 0x200
   1d6a8:	eor	r3, r3, r5
   1d6ac:	ldr	r5, [sp, #60]	; 0x3c
   1d6b0:	eor	r2, r2, r4
   1d6b4:	lsr	r5, r5, #7
   1d6b8:	str	r5, [sp, #604]	; 0x25c
   1d6bc:	ldrd	r8, [r9, #-72]	; 0xffffffb8
   1d6c0:	ldrd	r4, [sp, #216]	; 0xd8
   1d6c4:	eor	r2, r2, r8
   1d6c8:	eor	r3, r3, r9
   1d6cc:	ldrd	r8, [sp, #16]
   1d6d0:	adds	r2, r2, r4
   1d6d4:	ldr	ip, [sp, #80]	; 0x50
   1d6d8:	adc	r3, r3, r5
   1d6dc:	adds	r2, r2, r8
   1d6e0:	ldr	r5, [sp, #84]	; 0x54
   1d6e4:	adc	r3, r3, r9
   1d6e8:	adds	r0, r2, r6
   1d6ec:	adc	r1, r3, r7
   1d6f0:	lsr	ip, ip, #7
   1d6f4:	strd	r0, [sp, #136]	; 0x88
   1d6f8:	orr	r5, ip, r5, lsl #25
   1d6fc:	ldr	r1, [sp, #152]	; 0x98
   1d700:	add	r7, sp, #512	; 0x200
   1d704:	str	r5, [sp, #616]	; 0x268
   1d708:	ldr	r5, [sp, #156]	; 0x9c
   1d70c:	lsr	r3, r1, #8
   1d710:	ldr	ip, [sp, #152]	; 0x98
   1d714:	ldr	r2, [sp, #156]	; 0x9c
   1d718:	orr	r3, r3, r5, lsl #24
   1d71c:	str	r3, [sp, #2424]	; 0x978
   1d720:	lsr	r3, r1, #1
   1d724:	lsr	ip, ip, #7
   1d728:	orr	r3, r3, r5, lsl #31
   1d72c:	str	r3, [sp, #2432]	; 0x980
   1d730:	lsr	r3, r5, #8
   1d734:	orr	r2, ip, r2, lsl #25
   1d738:	orr	r3, r3, r1, lsl #24
   1d73c:	str	r3, [sp, #2428]	; 0x97c
   1d740:	lsr	r3, r5, #1
   1d744:	str	r2, [sp, #456]	; 0x1c8
   1d748:	orr	r3, r3, r1, lsl #31
   1d74c:	lsr	r1, r5, #7
   1d750:	add	r5, sp, #2560	; 0xa00
   1d754:	str	r3, [sp, #2436]	; 0x984
   1d758:	str	r1, [sp, #460]	; 0x1cc
   1d75c:	ldrd	r2, [r5, #-136]	; 0xffffff78
   1d760:	ldrd	r4, [r5, #-128]	; 0xffffff80
   1d764:	ldrd	r6, [r7, #-56]	; 0xffffffc8
   1d768:	eor	r3, r3, r5
   1d76c:	ldr	r5, [sp, #160]	; 0xa0
   1d770:	eor	r2, r2, r4
   1d774:	ldr	r8, [sp, #136]	; 0x88
   1d778:	eor	r2, r2, r6
   1d77c:	ldr	r9, [sp, #84]	; 0x54
   1d780:	lsr	r5, r5, #7
   1d784:	str	r5, [sp, #472]	; 0x1d8
   1d788:	ldrd	r4, [sp, #144]	; 0x90
   1d78c:	eor	r3, r3, r7
   1d790:	ldr	r6, [sp, #472]	; 0x1d8
   1d794:	lsr	r9, r9, #7
   1d798:	adds	r2, r2, r4
   1d79c:	str	r9, [sp, #620]	; 0x26c
   1d7a0:	adc	r3, r3, r5
   1d7a4:	ldr	r5, [sp, #164]	; 0xa4
   1d7a8:	lsl	r1, r8, #3
   1d7ac:	ldrd	r8, [sp, #32]
   1d7b0:	orr	r5, r6, r5, lsl #25
   1d7b4:	add	r6, sp, #512	; 0x200
   1d7b8:	adds	r2, r2, r8
   1d7bc:	str	r5, [sp, #472]	; 0x1d8
   1d7c0:	adc	r3, r3, r9
   1d7c4:	ldrd	r4, [r6, #-224]	; 0xffffff20
   1d7c8:	ldr	r9, [sp, #136]	; 0x88
   1d7cc:	adds	r4, r4, r2
   1d7d0:	adc	r5, r5, r3
   1d7d4:	lsr	r9, r9, #6
   1d7d8:	str	r9, [sp, #480]	; 0x1e0
   1d7dc:	strd	r4, [sp, #144]	; 0x90
   1d7e0:	add	r5, sp, #2560	; 0xa00
   1d7e4:	ldr	r7, [sp, #160]	; 0xa0
   1d7e8:	ldr	r8, [sp, #164]	; 0xa4
   1d7ec:	ldr	r6, [sp, #136]	; 0x88
   1d7f0:	lsr	r3, r7, #8
   1d7f4:	ldr	r9, [sp, #144]	; 0x90
   1d7f8:	orr	r3, r3, r8, lsl #24
   1d7fc:	str	r3, [sp, #2456]	; 0x998
   1d800:	lsr	r3, r7, #1
   1d804:	ldr	r0, [sp, #148]	; 0x94
   1d808:	orr	r3, r3, r8, lsl #31
   1d80c:	str	r3, [sp, #2464]	; 0x9a0
   1d810:	lsr	r3, r8, #8
   1d814:	mov	r4, r8
   1d818:	orr	r3, r3, r7, lsl #24
   1d81c:	str	r3, [sp, #2460]	; 0x99c
   1d820:	lsr	r3, r8, #1
   1d824:	lsr	ip, r9, #6
   1d828:	orr	r3, r3, r7, lsl #31
   1d82c:	ldr	r7, [sp, #140]	; 0x8c
   1d830:	str	r3, [sp, #2468]	; 0x9a4
   1d834:	lsr	r3, r6, #19
   1d838:	str	ip, [sp, #496]	; 0x1f0
   1d83c:	lsr	r4, r4, #7
   1d840:	orr	r3, r3, r7, lsl #13
   1d844:	str	r3, [sp, #2480]	; 0x9b0
   1d848:	lsl	r3, r9, #3
   1d84c:	orr	r1, r1, r7, lsr #29
   1d850:	orr	r3, r3, r0, lsr #29
   1d854:	str	r3, [sp, #2504]	; 0x9c8
   1d858:	lsr	r3, r9, #19
   1d85c:	mov	r8, r7
   1d860:	orr	r3, r3, r0, lsl #13
   1d864:	lsl	r2, r7, #3
   1d868:	str	r3, [sp, #2512]	; 0x9d0
   1d86c:	lsr	r3, r7, #19
   1d870:	ldr	r7, [sp, #480]	; 0x1e0
   1d874:	add	r9, sp, #512	; 0x200
   1d878:	str	r1, [sp, #2472]	; 0x9a8
   1d87c:	orr	r7, r7, r8, lsl #26
   1d880:	ldr	r8, [sp, #136]	; 0x88
   1d884:	str	r7, [sp, #480]	; 0x1e0
   1d888:	add	r7, sp, #2560	; 0xa00
   1d88c:	ldr	r1, [sp, #496]	; 0x1f0
   1d890:	str	r4, [sp, #476]	; 0x1dc
   1d894:	orr	r2, r2, r8, lsr #29
   1d898:	ldr	r4, [sp, #144]	; 0x90
   1d89c:	orr	r3, r3, r8, lsl #13
   1d8a0:	str	r2, [sp, #2476]	; 0x9ac
   1d8a4:	orr	r1, r1, r0, lsl #26
   1d8a8:	str	r3, [sp, #2484]	; 0x9b4
   1d8ac:	lsl	r2, r0, #3
   1d8b0:	lsr	r3, r0, #19
   1d8b4:	str	r1, [sp, #496]	; 0x1f0
   1d8b8:	ldrd	r0, [r7, #-104]	; 0xffffff98
   1d8bc:	orr	r2, r2, r4, lsr #29
   1d8c0:	ldrd	r6, [r7, #-96]	; 0xffffffa0
   1d8c4:	orr	r3, r3, r4, lsl #13
   1d8c8:	ldrd	r8, [r9, #-40]	; 0xffffffd8
   1d8cc:	str	r2, [sp, #2508]	; 0x9cc
   1d8d0:	eor	r0, r0, r6
   1d8d4:	str	r3, [sp, #2516]	; 0x9d4
   1d8d8:	eor	r1, r1, r7
   1d8dc:	ldrd	r2, [sp, #152]	; 0x98
   1d8e0:	eor	r0, r0, r8
   1d8e4:	ldr	r7, [sp, #140]	; 0x8c
   1d8e8:	eor	r1, r1, r9
   1d8ec:	adds	r0, r0, r2
   1d8f0:	add	r9, sp, #512	; 0x200
   1d8f4:	adc	r1, r1, r3
   1d8f8:	ldrd	r2, [r5, #-88]	; 0xffffffa8
   1d8fc:	lsr	r7, r7, #6
   1d900:	ldrd	r4, [r5, #-80]	; 0xffffffb0
   1d904:	str	r7, [sp, #484]	; 0x1e4
   1d908:	ldrd	r6, [sp, #56]	; 0x38
   1d90c:	eor	r2, r2, r4
   1d910:	ldrd	r8, [r9, #-32]	; 0xffffffe0
   1d914:	eor	r3, r3, r5
   1d918:	adds	r0, r0, r6
   1d91c:	ldr	ip, [sp, #148]	; 0x94
   1d920:	adc	r1, r1, r7
   1d924:	eor	r2, r2, r8
   1d928:	add	r7, sp, #2560	; 0xa00
   1d92c:	adds	r4, r0, r2
   1d930:	eor	r3, r3, r9
   1d934:	add	r9, sp, #512	; 0x200
   1d938:	adc	r5, r1, r3
   1d93c:	lsr	ip, ip, #6
   1d940:	str	ip, [sp, #500]	; 0x1f4
   1d944:	lsr	r0, r4, #6
   1d948:	strd	r4, [sp, #152]	; 0x98
   1d94c:	orr	r4, r0, r5, lsl #26
   1d950:	ldrd	r2, [r7, #-56]	; 0xffffffc8
   1d954:	ldrd	r6, [r7, #-48]	; 0xffffffd0
   1d958:	ldrd	r8, [r9, #-16]
   1d95c:	eor	r2, r2, r6
   1d960:	eor	r3, r3, r7
   1d964:	eor	r2, r2, r8
   1d968:	ldr	r1, [sp, #96]	; 0x60
   1d96c:	ldr	r8, [sp, #152]	; 0x98
   1d970:	eor	r3, r3, r9
   1d974:	ldr	ip, [sp, #120]	; 0x78
   1d978:	ldr	r9, [sp, #156]	; 0x9c
   1d97c:	lsr	r1, r1, #7
   1d980:	ldr	r5, [sp, #124]	; 0x7c
   1d984:	str	r1, [sp, #632]	; 0x278
   1d988:	lsl	r1, r8, #3
   1d98c:	orr	r1, r1, r9, lsr #29
   1d990:	lsr	ip, ip, #7
   1d994:	str	r1, [sp, #2536]	; 0x9e8
   1d998:	lsr	r1, r8, #19
   1d99c:	orr	r5, ip, r5, lsl #25
   1d9a0:	orr	r1, r1, r9, lsl #13
   1d9a4:	str	r5, [sp, #648]	; 0x288
   1d9a8:	add	r5, sp, #2560	; 0xa00
   1d9ac:	str	r1, [sp, #2544]	; 0x9f0
   1d9b0:	lsl	r1, r9, #3
   1d9b4:	orr	r1, r1, r8, lsr #29
   1d9b8:	str	r1, [sp, #2540]	; 0x9ec
   1d9bc:	lsr	r1, r9, #19
   1d9c0:	str	r4, [sp, #512]	; 0x200
   1d9c4:	orr	r1, r1, r8, lsl #13
   1d9c8:	ldr	r7, [sp, #156]	; 0x9c
   1d9cc:	str	r1, [sp, #2548]	; 0x9f4
   1d9d0:	ldrd	r0, [r5, #-24]	; 0xffffffe8
   1d9d4:	ldrd	r4, [r5, #-16]
   1d9d8:	lsr	r7, r7, #6
   1d9dc:	ldr	r8, [sp, #16]
   1d9e0:	eor	r1, r1, r5
   1d9e4:	ldr	r5, [sp, #20]
   1d9e8:	str	r7, [sp, #516]	; 0x204
   1d9ec:	add	r7, sp, #512	; 0x200
   1d9f0:	lsr	ip, r8, #8
   1d9f4:	eor	r0, r0, r4
   1d9f8:	ldrd	r6, [r7]
   1d9fc:	orr	ip, ip, r5, lsl #24
   1da00:	str	ip, [sp, #3416]	; 0xd58
   1da04:	lsr	ip, r8, #1
   1da08:	mov	r9, r5
   1da0c:	orr	ip, ip, r5, lsl #31
   1da10:	str	ip, [sp, #3424]	; 0xd60
   1da14:	lsr	ip, r5, #8
   1da18:	eor	r0, r0, r6
   1da1c:	orr	ip, ip, r8, lsl #24
   1da20:	ldr	r6, [sp, #168]	; 0xa8
   1da24:	eor	r1, r1, r7
   1da28:	ldr	r4, [sp, #32]
   1da2c:	str	ip, [sp, #3420]	; 0xd5c
   1da30:	lsr	ip, r9, #1
   1da34:	ldr	r5, [sp, #124]	; 0x7c
   1da38:	orr	ip, ip, r8, lsl #31
   1da3c:	ldr	r7, [sp, #172]	; 0xac
   1da40:	ldr	r8, [sp, #100]	; 0x64
   1da44:	ldr	r9, [sp, #632]	; 0x278
   1da48:	lsr	r5, r5, #7
   1da4c:	str	ip, [sp, #3428]	; 0xd64
   1da50:	lsr	ip, r4, #8
   1da54:	str	r5, [sp, #652]	; 0x28c
   1da58:	lsr	r4, r6, #1
   1da5c:	lsr	r5, r6, #8
   1da60:	orr	r8, r9, r8, lsl #25
   1da64:	orr	r5, r5, r7, lsl #24
   1da68:	orr	r4, r4, r7, lsl #31
   1da6c:	str	r8, [sp, #632]	; 0x278
   1da70:	mov	r9, r7
   1da74:	str	r5, [sp, #2488]	; 0x9b8
   1da78:	lsr	r5, r7, #8
   1da7c:	str	r4, [sp, #2496]	; 0x9c0
   1da80:	lsr	r4, r7, #1
   1da84:	ldr	r7, [sp, #168]	; 0xa8
   1da88:	lsr	r6, r6, #7
   1da8c:	orr	r9, r6, r9, lsl #25
   1da90:	ldr	r8, [sp, #180]	; 0xb4
   1da94:	str	r9, [sp, #488]	; 0x1e8
   1da98:	orr	r5, r5, r7, lsl #24
   1da9c:	str	r5, [sp, #2492]	; 0x9bc
   1daa0:	ldr	r5, [sp, #176]	; 0xb0
   1daa4:	orr	r4, r4, r7, lsl #31
   1daa8:	add	r7, sp, #2560	; 0xa00
   1daac:	str	r4, [sp, #2500]	; 0x9c4
   1dab0:	lsr	r5, r5, #7
   1dab4:	str	r5, [sp, #504]	; 0x1f8
   1dab8:	ldrd	r4, [r7, #-72]	; 0xffffffb8
   1dabc:	ldrd	r6, [r7, #-64]	; 0xffffffc0
   1dac0:	ldr	r9, [sp, #504]	; 0x1f8
   1dac4:	eor	r5, r5, r7
   1dac8:	ldr	r7, [sp, #172]	; 0xac
   1dacc:	eor	r4, r4, r6
   1dad0:	orr	r8, r9, r8, lsl #25
   1dad4:	str	r8, [sp, #504]	; 0x1f8
   1dad8:	lsr	r7, r7, #7
   1dadc:	str	r7, [sp, #492]	; 0x1ec
   1dae0:	add	r7, sp, #512	; 0x200
   1dae4:	ldr	r8, [sp, #180]	; 0xb4
   1dae8:	ldrd	r6, [r7, #-24]	; 0xffffffe8
   1daec:	lsr	r8, r8, #7
   1daf0:	str	r8, [sp, #508]	; 0x1fc
   1daf4:	eor	r4, r4, r6
   1daf8:	eor	r5, r5, r7
   1dafc:	ldrd	r6, [sp, #160]	; 0xa0
   1db00:	ldrd	r8, [sp, #80]	; 0x50
   1db04:	adds	r4, r4, r6
   1db08:	adc	r5, r5, r7
   1db0c:	ldr	r7, [sp, #36]	; 0x24
   1db10:	adds	r4, r4, r8
   1db14:	ldr	r8, [sp, #180]	; 0xb4
   1db18:	adc	r5, r5, r9
   1db1c:	adds	r6, r4, r2
   1db20:	orr	ip, ip, r7, lsl #24
   1db24:	adc	r7, r5, r3
   1db28:	strd	r6, [sp, #160]	; 0xa0
   1db2c:	add	r5, sp, #512	; 0x200
   1db30:	ldr	r7, [sp, #176]	; 0xb0
   1db34:	lsr	r6, r6, #6
   1db38:	ldr	r9, [sp, #100]	; 0x64
   1db3c:	str	ip, [sp, #3448]	; 0xd78
   1db40:	lsr	r3, r7, #1
   1db44:	lsr	r2, r7, #8
   1db48:	orr	r3, r3, r8, lsl #31
   1db4c:	str	r3, [sp, #2528]	; 0x9e0
   1db50:	lsr	r3, r8, #1
   1db54:	orr	r2, r2, r8, lsl #24
   1db58:	orr	r3, r3, r7, lsl #31
   1db5c:	str	r3, [sp, #2532]	; 0x9e4
   1db60:	add	r3, sp, #2560	; 0xa00
   1db64:	str	r2, [sp, #2520]	; 0x9d8
   1db68:	lsr	r2, r8, #8
   1db6c:	lsr	r9, r9, #7
   1db70:	orr	r2, r2, r7, lsl #24
   1db74:	str	r9, [sp, #636]	; 0x27c
   1db78:	str	r2, [sp, #2524]	; 0x9dc
   1db7c:	ldrd	r8, [r3, #-40]	; 0xffffffd8
   1db80:	ldrd	r2, [r3, #-32]	; 0xffffffe0
   1db84:	eor	r9, r9, r3
   1db88:	ldr	r3, [sp, #164]	; 0xa4
   1db8c:	eor	r8, r8, r2
   1db90:	orr	r3, r6, r3, lsl #26
   1db94:	str	r3, [sp, #528]	; 0x210
   1db98:	ldr	r6, [sp, #164]	; 0xa4
   1db9c:	ldrd	r4, [r5, #-8]
   1dba0:	ldrd	r2, [sp, #168]	; 0xa8
   1dba4:	eor	r8, r8, r4
   1dba8:	lsr	r6, r6, #6
   1dbac:	str	r6, [sp, #532]	; 0x214
   1dbb0:	adds	r8, r8, r2
   1dbb4:	ldrd	r6, [sp, #96]	; 0x60
   1dbb8:	eor	r9, r9, r5
   1dbbc:	adc	r9, r9, r3
   1dbc0:	ldrd	r2, [sp, #240]	; 0xf0
   1dbc4:	adds	r8, r8, r6
   1dbc8:	movw	r4, #19154	; 0x4ad2
   1dbcc:	adc	r9, r9, r7
   1dbd0:	ldrd	r6, [sp, #248]	; 0xf8
   1dbd4:	movt	r4, #40689	; 0x9ef1
   1dbd8:	movw	r5, #27073	; 0x69c1
   1dbdc:	adds	r2, r2, r6
   1dbe0:	movt	r5, #58523	; 0xe49b
   1dbe4:	adc	r3, r3, r7
   1dbe8:	ldrd	r6, [sp, #24]
   1dbec:	adds	r4, r4, r6
   1dbf0:	adc	r5, r5, r7
   1dbf4:	adds	r6, r8, r0
   1dbf8:	adc	r7, r9, r1
   1dbfc:	ldrd	r8, [sp, #48]	; 0x30
   1dc00:	strd	r6, [sp, #168]	; 0xa8
   1dc04:	ldrd	r0, [sp, #104]	; 0x68
   1dc08:	adds	r4, r4, r8
   1dc0c:	ldrd	r6, [sp, #88]	; 0x58
   1dc10:	adc	r5, r5, r9
   1dc14:	ldrd	r8, [sp, #200]	; 0xc8
   1dc18:	adds	r0, r0, r6
   1dc1c:	adc	r1, r1, r7
   1dc20:	strd	r0, [sp, #240]	; 0xf0
   1dc24:	ldrd	r0, [sp, #208]	; 0xd0
   1dc28:	adds	r4, r4, r8
   1dc2c:	adc	r5, r5, r9
   1dc30:	ldrd	r6, [sp, #184]	; 0xb8
   1dc34:	adds	r4, r4, r0
   1dc38:	ldr	r9, [sp, #168]	; 0xa8
   1dc3c:	adc	r5, r5, r1
   1dc40:	ldr	r1, [sp, #172]	; 0xac
   1dc44:	adds	r6, r6, r4
   1dc48:	adc	r7, r7, r5
   1dc4c:	lsr	r9, r9, #6
   1dc50:	adds	r8, r2, r4
   1dc54:	orr	r1, r9, r1, lsl #26
   1dc58:	adc	r9, r3, r5
   1dc5c:	ldrd	r2, [sp, #40]	; 0x28
   1dc60:	strd	r6, [sp, #104]	; 0x68
   1dc64:	str	r1, [sp, #544]	; 0x220
   1dc68:	bic	r1, r3, r7
   1dc6c:	add	r7, sp, #256	; 0x100
   1dc70:	bic	r0, r2, r6
   1dc74:	strd	r8, [sp, #48]	; 0x30
   1dc78:	ldrd	r6, [r7]
   1dc7c:	and	r4, r8, r6
   1dc80:	ldr	r8, [sp, #104]	; 0x68
   1dc84:	and	r5, r9, r7
   1dc88:	ldr	r9, [sp, #108]	; 0x6c
   1dc8c:	ldr	r6, [sp, #48]	; 0x30
   1dc90:	add	r7, sp, #512	; 0x200
   1dc94:	lsr	r3, r8, #18
   1dc98:	lsr	r2, r8, #14
   1dc9c:	orr	r3, r3, r9, lsl #14
   1dca0:	str	r3, [sp, #2696]	; 0xa88
   1dca4:	lsr	r3, r9, #18
   1dca8:	orr	r2, r2, r9, lsl #18
   1dcac:	orr	r3, r3, r8, lsl #14
   1dcb0:	str	r2, [sp, #2704]	; 0xa90
   1dcb4:	str	r3, [sp, #2700]	; 0xa8c
   1dcb8:	lsr	r2, r9, #14
   1dcbc:	lsl	r3, r8, #23
   1dcc0:	orr	r2, r2, r8, lsl #18
   1dcc4:	orr	r3, r3, r9, lsr #9
   1dcc8:	str	r2, [sp, #2708]	; 0xa94
   1dccc:	lsl	r2, r9, #23
   1dcd0:	ldr	r9, [sp, #52]	; 0x34
   1dcd4:	str	r3, [sp, #2712]	; 0xa98
   1dcd8:	lsl	r3, r6, #30
   1dcdc:	orr	r2, r2, r8, lsr #9
   1dce0:	mov	r8, r6
   1dce4:	orr	r3, r3, r9, lsr #2
   1dce8:	str	r2, [sp, #2716]	; 0xa9c
   1dcec:	str	r3, [sp, #2720]	; 0xaa0
   1dcf0:	lsl	r3, r9, #30
   1dcf4:	orr	r3, r3, r8, lsr #2
   1dcf8:	lsr	r2, r6, #28
   1dcfc:	str	r3, [sp, #2724]	; 0xaa4
   1dd00:	lsl	r3, r8, #25
   1dd04:	ldrd	r6, [r7, #-248]	; 0xffffff08
   1dd08:	orr	r2, r2, r9, lsl #4
   1dd0c:	orr	r3, r3, r9, lsr #7
   1dd10:	str	r2, [sp, #2728]	; 0xaa8
   1dd14:	str	r3, [sp, #2736]	; 0xab0
   1dd18:	lsr	r2, r9, #28
   1dd1c:	lsl	r3, r9, #25
   1dd20:	add	r9, sp, #2560	; 0xa00
   1dd24:	orr	r2, r2, r8, lsl #4
   1dd28:	eor	r4, r4, r6
   1dd2c:	eor	r5, r5, r7
   1dd30:	ldrd	r6, [r9, #136]	; 0x88
   1dd34:	ldrd	r8, [r9, #144]	; 0x90
   1dd38:	str	r2, [sp, #2732]	; 0xaac
   1dd3c:	eor	r7, r7, r9
   1dd40:	ldr	r9, [sp, #48]	; 0x30
   1dd44:	eor	r6, r6, r8
   1dd48:	add	r8, sp, #2560	; 0xa00
   1dd4c:	ldr	ip, [sp, #164]	; 0xa4
   1dd50:	orr	r3, r3, r9, lsr #7
   1dd54:	str	r3, [sp, #2740]	; 0xab4
   1dd58:	ldrd	r2, [r8, #152]	; 0x98
   1dd5c:	eor	r2, r2, r6
   1dd60:	eor	r3, r3, r7
   1dd64:	ldrd	r6, [sp, #64]	; 0x40
   1dd68:	strd	r2, [sp, #208]	; 0xd0
   1dd6c:	ldrd	r2, [sp, #104]	; 0x68
   1dd70:	and	r2, r2, r6
   1dd74:	and	r3, r3, r7
   1dd78:	eor	r8, r0, r2
   1dd7c:	eor	r9, r1, r3
   1dd80:	strd	r8, [sp, #216]	; 0xd8
   1dd84:	ldr	r9, [sp, #160]	; 0xa0
   1dd88:	ldrd	r0, [sp, #192]	; 0xc0
   1dd8c:	lsl	r3, r9, #3
   1dd90:	orr	r3, r3, ip, lsr #29
   1dd94:	str	r3, [sp, #2568]	; 0xa08
   1dd98:	lsr	r3, r9, #19
   1dd9c:	orr	r3, r3, ip, lsl #13
   1dda0:	str	r3, [sp, #2576]	; 0xa10
   1dda4:	lsl	r3, ip, #3
   1dda8:	orr	r3, r3, r9, lsr #29
   1ddac:	str	r3, [sp, #2572]	; 0xa0c
   1ddb0:	lsr	r3, ip, #19
   1ddb4:	add	ip, sp, #512	; 0x200
   1ddb8:	orr	r3, r3, r9, lsl #13
   1ddbc:	ldr	r9, [sp, #172]	; 0xac
   1ddc0:	str	r3, [sp, #2580]	; 0xa14
   1ddc4:	ldrd	r2, [sp, #112]	; 0x70
   1ddc8:	lsr	r9, r9, #6
   1ddcc:	str	r9, [sp, #548]	; 0x224
   1ddd0:	adds	r0, r0, r2
   1ddd4:	add	r9, sp, #2560	; 0xa00
   1ddd8:	adc	r1, r1, r3
   1dddc:	add	r3, sp, #2560	; 0xa00
   1dde0:	ldrd	r6, [r9, #160]	; 0xa0
   1dde4:	ldrd	r8, [r9, #168]	; 0xa8
   1dde8:	ldrd	r2, [r3, #176]	; 0xb0
   1ddec:	eor	r6, r6, r8
   1ddf0:	eor	r7, r7, r9
   1ddf4:	eor	r6, r6, r2
   1ddf8:	ldrd	r8, [sp, #240]	; 0xf0
   1ddfc:	eor	r7, r7, r3
   1de00:	ldrd	r2, [sp, #128]	; 0x80
   1de04:	adds	r8, r8, r2
   1de08:	adc	r9, r9, r3
   1de0c:	add	r3, sp, #2560	; 0xa00
   1de10:	adds	r6, r6, r4
   1de14:	adc	r7, r7, r5
   1de18:	ldrd	r4, [r3, #8]
   1de1c:	ldrd	r2, [r3, #16]
   1de20:	eor	r4, r4, r2
   1de24:	eor	r5, r5, r3
   1de28:	ldrd	r2, [ip, #16]
   1de2c:	eor	r2, r2, r4
   1de30:	eor	r3, r3, r5
   1de34:	strd	r2, [sp, #200]	; 0xc8
   1de38:	ldrd	r2, [sp, #136]	; 0x88
   1de3c:	adds	r2, r2, r0
   1de40:	adc	r3, r3, r1
   1de44:	strd	r2, [sp, #184]	; 0xb8
   1de48:	ldr	r4, [sp, #168]	; 0xa8
   1de4c:	ldr	ip, [sp, #172]	; 0xac
   1de50:	ldrd	r0, [sp, #48]	; 0x30
   1de54:	lsl	r3, r4, #3
   1de58:	ldr	r5, [sp, #136]	; 0x88
   1de5c:	orr	r3, r3, ip, lsr #29
   1de60:	str	r3, [sp, #2600]	; 0xa28
   1de64:	lsr	r3, r4, #19
   1de68:	mov	r4, ip
   1de6c:	orr	r3, r3, ip, lsl #13
   1de70:	str	r3, [sp, #2608]	; 0xa30
   1de74:	ldrd	r2, [sp, #8]
   1de78:	lsr	r5, r5, #7
   1de7c:	str	r5, [sp, #680]	; 0x2a8
   1de80:	eor	r1, r1, r3
   1de84:	lsl	r3, ip, #3
   1de88:	ldr	ip, [sp, #168]	; 0xa8
   1de8c:	eor	r0, r0, r2
   1de90:	ldr	r5, [sp, #128]	; 0x80
   1de94:	orr	r3, r3, ip, lsr #29
   1de98:	str	r3, [sp, #2604]	; 0xa2c
   1de9c:	lsr	r3, r4, #19
   1dea0:	lsr	r5, r5, #7
   1dea4:	orr	r3, r3, ip, lsl #13
   1dea8:	str	r5, [sp, #664]	; 0x298
   1deac:	str	r3, [sp, #2612]	; 0xa34
   1deb0:	ldrd	r4, [sp, #8]
   1deb4:	ldrd	r2, [sp, #48]	; 0x30
   1deb8:	ldr	ip, [sp, #680]	; 0x2a8
   1debc:	and	r3, r3, r5
   1dec0:	add	r5, sp, #2560	; 0xa00
   1dec4:	and	r2, r2, r4
   1dec8:	strd	r2, [sp, #192]	; 0xc0
   1decc:	ldrd	r2, [r5, #40]	; 0x28
   1ded0:	ldrd	r4, [r5, #48]	; 0x30
   1ded4:	eor	r3, r3, r5
   1ded8:	ldr	r5, [sp, #140]	; 0x8c
   1dedc:	eor	r2, r2, r4
   1dee0:	orr	r5, ip, r5, lsl #25
   1dee4:	str	r5, [sp, #680]	; 0x2a8
   1dee8:	add	r5, sp, #512	; 0x200
   1deec:	ldr	ip, [sp, #132]	; 0x84
   1def0:	ldrd	r4, [r5, #32]
   1def4:	eor	r2, r2, r4
   1def8:	ldr	r4, [sp, #664]	; 0x298
   1defc:	eor	r3, r3, r5
   1df00:	orr	ip, r4, ip, lsl #25
   1df04:	adds	r4, r8, r2
   1df08:	adc	r5, r9, r3
   1df0c:	strd	r4, [sp, #112]	; 0x70
   1df10:	ldr	r5, [sp, #140]	; 0x8c
   1df14:	lsr	r9, r4, #6
   1df18:	movw	r2, #9699	; 0x25e3
   1df1c:	movt	r2, #14415	; 0x384f
   1df20:	movw	r3, #18310	; 0x4786
   1df24:	movt	r3, #61374	; 0xefbe
   1df28:	lsr	r5, r5, #7
   1df2c:	str	r5, [sp, #684]	; 0x2ac
   1df30:	ldrd	r4, [sp, #16]
   1df34:	ldr	r8, [sp, #132]	; 0x84
   1df38:	adds	r2, r2, r4
   1df3c:	str	ip, [sp, #664]	; 0x298
   1df40:	adc	r3, r3, r5
   1df44:	ldr	r5, [sp, #116]	; 0x74
   1df48:	lsr	r8, r8, #7
   1df4c:	ldr	ip, [sp, #152]	; 0x98
   1df50:	str	r8, [sp, #668]	; 0x29c
   1df54:	orr	r5, r9, r5, lsl #26
   1df58:	str	r5, [sp, #576]	; 0x240
   1df5c:	ldrd	r4, [sp, #72]	; 0x48
   1df60:	lsr	ip, ip, #7
   1df64:	ldrd	r8, [sp, #208]	; 0xd0
   1df68:	adds	r2, r2, r4
   1df6c:	adc	r3, r3, r5
   1df70:	ldr	r5, [sp, #116]	; 0x74
   1df74:	adds	r2, r2, r8
   1df78:	adc	r3, r3, r9
   1df7c:	ldr	r9, [sp, #144]	; 0x90
   1df80:	lsr	r5, r5, #6
   1df84:	str	r5, [sp, #580]	; 0x244
   1df88:	ldrd	r4, [sp, #216]	; 0xd8
   1df8c:	lsr	r9, r9, #7
   1df90:	str	r9, [sp, #696]	; 0x2b8
   1df94:	adds	r2, r2, r4
   1df98:	adc	r3, r3, r5
   1df9c:	ldr	r5, [sp, #156]	; 0x9c
   1dfa0:	orr	r5, ip, r5, lsl #25
   1dfa4:	str	r5, [sp, #712]	; 0x2c8
   1dfa8:	ldrd	r4, [sp]
   1dfac:	adds	r4, r4, r2
   1dfb0:	adc	r5, r5, r3
   1dfb4:	adds	r8, r6, r2
   1dfb8:	adc	r9, r7, r3
   1dfbc:	strd	r4, [sp, #72]	; 0x48
   1dfc0:	mov	r2, r4
   1dfc4:	mov	r3, r5
   1dfc8:	ldrd	r4, [sp, #64]	; 0x40
   1dfcc:	and	r0, r0, r8
   1dfd0:	ldr	r7, [sp, #76]	; 0x4c
   1dfd4:	and	r1, r1, r9
   1dfd8:	bic	r3, r5, r3
   1dfdc:	ldr	r5, [sp, #72]	; 0x48
   1dfe0:	strd	r8, [sp]
   1dfe4:	bic	r2, r4, r2
   1dfe8:	ldr	r8, [sp]
   1dfec:	lsr	r6, r5, #14
   1dff0:	lsr	ip, r5, #18
   1dff4:	orr	r6, r6, r7, lsl #18
   1dff8:	str	r6, [sp, #2752]	; 0xac0
   1dffc:	lsr	r6, r7, #14
   1e000:	orr	ip, ip, r7, lsl #14
   1e004:	orr	r6, r6, r5, lsl #18
   1e008:	str	ip, [sp, #2744]	; 0xab8
   1e00c:	str	r6, [sp, #2756]	; 0xac4
   1e010:	lsr	ip, r7, #18
   1e014:	lsl	r6, r7, #23
   1e018:	orr	ip, ip, r5, lsl #14
   1e01c:	orr	r6, r6, r5, lsr #9
   1e020:	str	ip, [sp, #2748]	; 0xabc
   1e024:	lsl	ip, r5, #23
   1e028:	ldr	r5, [sp, #4]
   1e02c:	orr	ip, ip, r7, lsr #9
   1e030:	str	ip, [sp, #2760]	; 0xac8
   1e034:	lsl	ip, r8, #30
   1e038:	mov	r4, r8
   1e03c:	orr	ip, ip, r5, lsr #2
   1e040:	str	ip, [sp, #2768]	; 0xad0
   1e044:	lsl	ip, r5, #30
   1e048:	str	r6, [sp, #2764]	; 0xacc
   1e04c:	orr	ip, ip, r4, lsr #2
   1e050:	lsr	r6, r8, #28
   1e054:	str	ip, [sp, #2772]	; 0xad4
   1e058:	lsl	ip, r4, #25
   1e05c:	ldrd	r8, [sp, #192]	; 0xc0
   1e060:	orr	r6, r6, r5, lsl #4
   1e064:	orr	ip, ip, r5, lsr #7
   1e068:	str	r6, [sp, #2776]	; 0xad8
   1e06c:	str	ip, [sp, #2784]	; 0xae0
   1e070:	lsr	r6, r5, #28
   1e074:	lsl	ip, r5, #25
   1e078:	add	r5, sp, #2560	; 0xa00
   1e07c:	orr	r6, r6, r4, lsl #4
   1e080:	eor	r0, r0, r8
   1e084:	eor	r1, r1, r9
   1e088:	ldrd	r8, [r5, #184]	; 0xb8
   1e08c:	ldrd	r4, [r5, #192]	; 0xc0
   1e090:	add	r7, sp, #2560	; 0xa00
   1e094:	str	r6, [sp, #2780]	; 0xadc
   1e098:	eor	r9, r9, r5
   1e09c:	ldr	r5, [sp]
   1e0a0:	ldrd	r6, [r7, #200]	; 0xc8
   1e0a4:	eor	r8, r8, r4
   1e0a8:	orr	ip, ip, r5, lsr #7
   1e0ac:	eor	r8, r8, r6
   1e0b0:	ldrd	r4, [sp, #72]	; 0x48
   1e0b4:	eor	r9, r9, r7
   1e0b8:	ldrd	r6, [sp, #104]	; 0x68
   1e0bc:	str	ip, [sp, #2788]	; 0xae4
   1e0c0:	add	ip, sp, #256	; 0x100
   1e0c4:	and	r5, r5, r7
   1e0c8:	and	r4, r4, r6
   1e0cc:	eor	r7, r5, r3
   1e0d0:	add	r5, sp, #2560	; 0xa00
   1e0d4:	eor	r6, r4, r2
   1e0d8:	strd	r6, [ip]
   1e0dc:	add	r7, sp, #2560	; 0xa00
   1e0e0:	ldrd	r2, [r5, #208]	; 0xd0
   1e0e4:	ldrd	r4, [r5, #216]	; 0xd8
   1e0e8:	ldrd	r6, [r7, #224]	; 0xe0
   1e0ec:	ldr	ip, [sp, #148]	; 0x94
   1e0f0:	eor	r2, r2, r4
   1e0f4:	ldr	r4, [sp, #696]	; 0x2b8
   1e0f8:	eor	r3, r3, r5
   1e0fc:	eor	r2, r2, r6
   1e100:	eor	r3, r3, r7
   1e104:	adds	r6, r2, r0
   1e108:	orr	ip, r4, ip, lsl #25
   1e10c:	ldr	r4, [sp, #112]	; 0x70
   1e110:	adc	r7, r3, r1
   1e114:	ldr	r5, [sp, #116]	; 0x74
   1e118:	ldrd	r0, [sp, #48]	; 0x30
   1e11c:	ldrd	r2, [sp]
   1e120:	strd	r6, [sp, #192]	; 0xc0
   1e124:	ldrd	r6, [sp]
   1e128:	and	r3, r3, r1
   1e12c:	and	r2, r2, r0
   1e130:	str	ip, [sp, #696]	; 0x2b8
   1e134:	eor	r7, r7, r1
   1e138:	lsl	r1, r4, #3
   1e13c:	orr	r1, r1, r5, lsr #29
   1e140:	str	r1, [sp, #3432]	; 0xd68
   1e144:	lsr	r1, r4, #19
   1e148:	ldr	r4, [sp, #32]
   1e14c:	orr	r1, r1, r5, lsl #13
   1e150:	eor	r6, r6, r0
   1e154:	mov	r0, r5
   1e158:	ldr	r5, [sp, #36]	; 0x24
   1e15c:	str	r1, [sp, #3440]	; 0xd70
   1e160:	lsr	r1, r4, #1
   1e164:	mov	ip, r0
   1e168:	orr	r1, r1, r5, lsl #31
   1e16c:	str	r1, [sp, #3456]	; 0xd80
   1e170:	lsl	r1, r0, #3
   1e174:	ldr	r0, [sp, #112]	; 0x70
   1e178:	add	r5, sp, #3584	; 0xe00
   1e17c:	orr	r1, r1, r0, lsr #29
   1e180:	str	r1, [sp, #3436]	; 0xd6c
   1e184:	lsr	r1, ip, #19
   1e188:	add	ip, sp, #512	; 0x200
   1e18c:	orr	r1, r1, r0, lsl #13
   1e190:	str	r1, [sp, #3444]	; 0xd74
   1e194:	ldrd	r0, [r5, #-168]	; 0xffffff58
   1e198:	ldrd	r4, [r5, #-160]	; 0xffffff60
   1e19c:	eor	r0, r0, r4
   1e1a0:	eor	r1, r1, r5
   1e1a4:	ldrd	r4, [ip, #56]	; 0x38
   1e1a8:	add	ip, sp, #512	; 0x200
   1e1ac:	eor	r4, r4, r0
   1e1b0:	ldr	r0, [sp, #36]	; 0x24
   1e1b4:	eor	r5, r5, r1
   1e1b8:	strd	r4, [sp, #208]	; 0xd0
   1e1bc:	ldr	r4, [sp, #32]
   1e1c0:	add	r5, sp, #3584	; 0xe00
   1e1c4:	lsr	r1, r0, #8
   1e1c8:	orr	r1, r1, r4, lsl #24
   1e1cc:	str	r1, [sp, #3452]	; 0xd7c
   1e1d0:	lsr	r1, r0, #1
   1e1d4:	orr	r1, r1, r4, lsl #31
   1e1d8:	str	r1, [sp, #3460]	; 0xd84
   1e1dc:	ldrd	r0, [r5, #-152]	; 0xffffff68
   1e1e0:	ldrd	r4, [r5, #-144]	; 0xffffff70
   1e1e4:	eor	r0, r0, r4
   1e1e8:	eor	r1, r1, r5
   1e1ec:	ldrd	r4, [ip, #64]	; 0x40
   1e1f0:	eor	r4, r4, r0
   1e1f4:	eor	r5, r5, r1
   1e1f8:	strd	r4, [sp, #216]	; 0xd8
   1e1fc:	add	r5, sp, #3584	; 0xe00
   1e200:	ldrd	r0, [r5, #-136]	; 0xffffff78
   1e204:	ldrd	r4, [r5, #-128]	; 0xffffff80
   1e208:	eor	r0, r0, r4
   1e20c:	eor	r1, r1, r5
   1e210:	ldrd	r4, [ip, #72]	; 0x48
   1e214:	eor	r4, r4, r0
   1e218:	eor	r5, r5, r1
   1e21c:	strd	r4, [sp, #240]	; 0xf0
   1e220:	ldr	r0, [sp, #56]	; 0x38
   1e224:	ldr	r4, [sp, #60]	; 0x3c
   1e228:	lsr	r1, r0, #8
   1e22c:	mov	r5, r0
   1e230:	orr	r1, r1, r4, lsl #24
   1e234:	str	r1, [sp, #3480]	; 0xd98
   1e238:	lsr	r1, r0, #1
   1e23c:	mov	ip, r4
   1e240:	orr	r1, r1, r4, lsl #31
   1e244:	str	r1, [sp, #3488]	; 0xda0
   1e248:	lsr	r1, r4, #8
   1e24c:	ldr	r0, [sp, #80]	; 0x50
   1e250:	mov	r4, r5
   1e254:	orr	r1, r1, r5, lsl #24
   1e258:	str	r1, [sp, #3484]	; 0xd9c
   1e25c:	lsr	r1, ip, #1
   1e260:	orr	r1, r1, r4, lsl #31
   1e264:	ldr	r4, [sp, #84]	; 0x54
   1e268:	str	r1, [sp, #3492]	; 0xda4
   1e26c:	add	r5, sp, #3584	; 0xe00
   1e270:	lsr	r1, r0, #8
   1e274:	add	ip, sp, #512	; 0x200
   1e278:	orr	r1, r1, r4, lsl #24
   1e27c:	str	r1, [sp, #3512]	; 0xdb8
   1e280:	lsr	r1, r0, #1
   1e284:	orr	r1, r1, r4, lsl #31
   1e288:	str	r1, [sp, #3520]	; 0xdc0
   1e28c:	ldrd	r0, [r5, #-104]	; 0xffffff98
   1e290:	ldrd	r4, [r5, #-96]	; 0xffffffa0
   1e294:	eor	r0, r0, r4
   1e298:	eor	r1, r1, r5
   1e29c:	ldrd	r4, [ip, #88]	; 0x58
   1e2a0:	ldr	ip, [sp, #148]	; 0x94
   1e2a4:	eor	r4, r4, r0
   1e2a8:	ldr	r0, [sp, #84]	; 0x54
   1e2ac:	eor	r5, r5, r1
   1e2b0:	strd	r4, [sp, #248]	; 0xf8
   1e2b4:	ldr	r4, [sp, #80]	; 0x50
   1e2b8:	lsr	ip, ip, #7
   1e2bc:	lsr	r1, r0, #8
   1e2c0:	str	ip, [sp, #700]	; 0x2bc
   1e2c4:	ldr	ip, [sp, #160]	; 0xa0
   1e2c8:	orr	r1, r1, r4, lsl #24
   1e2cc:	str	r1, [sp, #3516]	; 0xdbc
   1e2d0:	lsr	r1, r0, #1
   1e2d4:	ldr	r0, [sp, #156]	; 0x9c
   1e2d8:	orr	r1, r1, r4, lsl #31
   1e2dc:	str	r1, [sp, #3524]	; 0xdc4
   1e2e0:	ldr	r1, [sp, #88]	; 0x58
   1e2e4:	lsr	ip, ip, #7
   1e2e8:	ldr	r4, [sp, #92]	; 0x5c
   1e2ec:	lsr	r0, r0, #7
   1e2f0:	str	r0, [sp, #716]	; 0x2cc
   1e2f4:	movw	r0, #54709	; 0xd5b5
   1e2f8:	lsr	r1, r1, #7
   1e2fc:	str	r1, [sp, #520]	; 0x208
   1e300:	ldr	r5, [sp, #520]	; 0x208
   1e304:	movt	r0, #35724	; 0x8b8c
   1e308:	movw	r1, #40390	; 0x9dc6
   1e30c:	movt	r1, #4033	; 0xfc1
   1e310:	orr	r4, r5, r4, lsl #25
   1e314:	str	r4, [sp, #520]	; 0x208
   1e318:	ldr	r4, [sp, #92]	; 0x5c
   1e31c:	lsr	r4, r4, #7
   1e320:	str	r4, [sp, #524]	; 0x20c
   1e324:	ldrd	r4, [sp, #32]
   1e328:	adds	r0, r0, r4
   1e32c:	adc	r1, r1, r5
   1e330:	ldrd	r4, [sp, #40]	; 0x28
   1e334:	adds	r0, r0, r4
   1e338:	ldr	r4, [sp, #172]	; 0xac
   1e33c:	adc	r1, r1, r5
   1e340:	adds	r8, r8, r0
   1e344:	adc	r9, r9, r1
   1e348:	ldr	r5, [sp, #168]	; 0xa8
   1e34c:	add	r1, sp, #256	; 0x100
   1e350:	ldrd	r0, [r1]
   1e354:	lsr	r5, r5, #7
   1e358:	orr	r4, r5, r4, lsl #25
   1e35c:	str	r4, [sp, #744]	; 0x2e8
   1e360:	adds	r8, r8, r0
   1e364:	ldrd	r4, [sp, #192]	; 0xc0
   1e368:	adc	r9, r9, r1
   1e36c:	adds	r0, r8, sl
   1e370:	adc	r1, r9, fp
   1e374:	adds	r8, r8, r4
   1e378:	adc	r9, r9, r5
   1e37c:	ldr	r5, [sp, #164]	; 0xa4
   1e380:	strd	r0, [sp, #40]	; 0x28
   1e384:	lsr	r1, r0, #18
   1e388:	ldr	fp, [sp, #88]	; 0x58
   1e38c:	and	r7, r7, r9
   1e390:	orr	r5, ip, r5, lsl #25
   1e394:	ldr	ip, [sp, #44]	; 0x2c
   1e398:	str	r5, [sp, #728]	; 0x2d8
   1e39c:	eor	r3, r3, r7
   1e3a0:	ldr	r5, [sp, #92]	; 0x5c
   1e3a4:	lsr	r0, fp, #8
   1e3a8:	orr	r1, r1, ip, lsl #14
   1e3ac:	str	r1, [sp, #2792]	; 0xae8
   1e3b0:	ldr	r1, [sp, #92]	; 0x5c
   1e3b4:	add	r7, sp, #2560	; 0xa00
   1e3b8:	ldr	ip, [sp, #40]	; 0x28
   1e3bc:	and	r6, r6, r8
   1e3c0:	ldr	r4, [sp, #44]	; 0x2c
   1e3c4:	eor	r2, r2, r6
   1e3c8:	orr	r0, r0, r1, lsl #24
   1e3cc:	lsr	r1, fp, #1
   1e3d0:	orr	r1, r1, r5, lsl #31
   1e3d4:	str	r1, [sp, #2560]	; 0xa00
   1e3d8:	lsr	r1, r5, #8
   1e3dc:	str	r0, [sp, #2552]	; 0x9f8
   1e3e0:	orr	r1, r1, fp, lsl #24
   1e3e4:	str	r1, [sp, #2556]	; 0x9fc
   1e3e8:	lsr	r1, r5, #1
   1e3ec:	lsr	r0, ip, #14
   1e3f0:	orr	r1, r1, fp, lsl #31
   1e3f4:	add	fp, sp, #2560	; 0xa00
   1e3f8:	str	r1, [sp, #2564]	; 0xa04
   1e3fc:	orr	r0, r0, r4, lsl #18
   1e400:	lsr	r1, r4, #18
   1e404:	str	r0, [sp, #2800]	; 0xaf0
   1e408:	lsr	r0, r4, #14
   1e40c:	ldrd	r4, [fp, #-8]
   1e410:	ldrd	sl, [fp]
   1e414:	orr	r1, r1, ip, lsl #14
   1e418:	str	r1, [sp, #2796]	; 0xaec
   1e41c:	lsl	r1, ip, #23
   1e420:	eor	r5, r5, fp
   1e424:	ldr	fp, [sp, #44]	; 0x2c
   1e428:	orr	r0, r0, ip, lsl #18
   1e42c:	str	r0, [sp, #2804]	; 0xaf4
   1e430:	eor	r4, r4, sl
   1e434:	orr	r1, r1, fp, lsr #9
   1e438:	str	r1, [sp, #2808]	; 0xaf8
   1e43c:	add	r1, sp, #512	; 0x200
   1e440:	ldrd	r0, [r1, #8]
   1e444:	eor	r5, r5, r1
   1e448:	lsl	r1, fp, #23
   1e44c:	ldrd	sl, [sp, #176]	; 0xb0
   1e450:	orr	r1, r1, ip, lsr #9
   1e454:	eor	r4, r4, r0
   1e458:	str	r1, [sp, #2812]	; 0xafc
   1e45c:	ldrd	r0, [sp, #120]	; 0x78
   1e460:	adds	r4, r4, sl
   1e464:	adc	r5, r5, fp
   1e468:	ldrd	sl, [r7, #232]	; 0xe8
   1e46c:	adds	r4, r4, r0
   1e470:	ldrd	r6, [r7, #240]	; 0xf0
   1e474:	adc	r5, r5, r1
   1e478:	ldrd	r0, [sp, #200]	; 0xc8
   1e47c:	eor	sl, sl, r6
   1e480:	eor	fp, fp, r7
   1e484:	adds	r0, r0, r4
   1e488:	lsl	ip, r9, #30
   1e48c:	adc	r1, r1, r5
   1e490:	strd	r0, [sp, #88]	; 0x58
   1e494:	ldr	r6, [sp, #88]	; 0x58
   1e498:	add	r5, sp, #2560	; 0xa00
   1e49c:	ldr	r7, [sp, #92]	; 0x5c
   1e4a0:	lsl	r0, r8, #30
   1e4a4:	ldrd	r4, [r5, #248]	; 0xf8
   1e4a8:	orr	r0, r0, r9, lsr #2
   1e4ac:	lsr	r6, r6, #6
   1e4b0:	str	r0, [sp, #2816]	; 0xb00
   1e4b4:	eor	sl, sl, r4
   1e4b8:	orr	r7, r6, r7, lsl #26
   1e4bc:	str	r7, [sp, #560]	; 0x230
   1e4c0:	eor	fp, fp, r5
   1e4c4:	ldr	r4, [sp, #88]	; 0x58
   1e4c8:	lsr	r1, r8, #28
   1e4cc:	ldr	r0, [sp, #92]	; 0x5c
   1e4d0:	orr	r1, r1, r9, lsl #4
   1e4d4:	ldr	r5, [sp, #92]	; 0x5c
   1e4d8:	orr	ip, ip, r8, lsr #2
   1e4dc:	mov	r6, r4
   1e4e0:	str	r1, [sp, #2824]	; 0xb08
   1e4e4:	lsr	r0, r0, #6
   1e4e8:	str	r0, [sp, #564]	; 0x234
   1e4ec:	lsl	r0, r4, #3
   1e4f0:	mov	r7, r5
   1e4f4:	orr	r0, r0, r5, lsr #29
   1e4f8:	str	r0, [sp, #2632]	; 0xa48
   1e4fc:	lsr	r0, r4, #19
   1e500:	str	ip, [sp, #2820]	; 0xb04
   1e504:	orr	r0, r0, r5, lsl #13
   1e508:	str	r0, [sp, #2640]	; 0xa50
   1e50c:	lsl	r0, r5, #3
   1e510:	mov	r5, r6
   1e514:	orr	r0, r0, r6, lsr #29
   1e518:	str	r0, [sp, #2636]	; 0xa4c
   1e51c:	lsr	r0, r7, #19
   1e520:	add	r7, sp, #512	; 0x200
   1e524:	orr	r0, r0, r5, lsl #13
   1e528:	add	r5, sp, #2560	; 0xa00
   1e52c:	str	r0, [sp, #2644]	; 0xa54
   1e530:	lsr	ip, r9, #28
   1e534:	ldrd	r0, [r5, #72]	; 0x48
   1e538:	orr	ip, ip, r8, lsl #4
   1e53c:	ldrd	r4, [r5, #80]	; 0x50
   1e540:	ldrd	r6, [r7, #48]	; 0x30
   1e544:	eor	r0, r0, r4
   1e548:	eor	r1, r1, r5
   1e54c:	ldrd	r4, [sp, #184]	; 0xb8
   1e550:	eor	r0, r0, r6
   1e554:	eor	r1, r1, r7
   1e558:	movw	r6, #40037	; 0x9c65
   1e55c:	adds	r4, r4, r0
   1e560:	movt	r6, #30636	; 0x77ac
   1e564:	adc	r5, r5, r1
   1e568:	lsl	r1, r8, #25
   1e56c:	strd	r4, [sp, #184]	; 0xb8
   1e570:	orr	r1, r1, r9, lsr #7
   1e574:	ldrd	r4, [sp, #56]	; 0x38
   1e578:	movw	r7, #41420	; 0xa1cc
   1e57c:	str	r1, [sp, #2832]	; 0xb10
   1e580:	movt	r7, #9228	; 0x240c
   1e584:	ldrd	r0, [sp, #64]	; 0x40
   1e588:	adds	r6, r6, r4
   1e58c:	adc	r7, r7, r5
   1e590:	ldrd	r4, [sp, #40]	; 0x28
   1e594:	adds	r6, r6, r0
   1e598:	str	ip, [sp, #2828]	; 0xb0c
   1e59c:	adc	r7, r7, r1
   1e5a0:	ldrd	r0, [sp, #104]	; 0x68
   1e5a4:	adds	r6, r6, sl
   1e5a8:	adc	r7, r7, fp
   1e5ac:	bic	r4, r0, r4
   1e5b0:	ldrd	sl, [sp, #72]	; 0x48
   1e5b4:	bic	r5, r1, r5
   1e5b8:	ldrd	r0, [sp, #40]	; 0x28
   1e5bc:	and	r0, r0, sl
   1e5c0:	and	r1, r1, fp
   1e5c4:	eor	r4, r4, r0
   1e5c8:	add	fp, sp, #2816	; 0xb00
   1e5cc:	add	sl, sp, #3072	; 0xc00
   1e5d0:	adds	r4, r4, r6
   1e5d4:	eor	r5, r5, r1
   1e5d8:	lsl	r1, r9, #25
   1e5dc:	adc	r5, r5, r7
   1e5e0:	orr	r1, r1, r8, lsr #7
   1e5e4:	ldrd	r6, [fp]
   1e5e8:	str	r1, [sp, #2836]	; 0xb14
   1e5ec:	ldrd	sl, [sl, #-248]	; 0xffffff08
   1e5f0:	ldrd	r0, [sp, #8]
   1e5f4:	eor	r6, r6, sl
   1e5f8:	eor	r7, r7, fp
   1e5fc:	adds	r0, r0, r4
   1e600:	ldrd	sl, [sp, #72]	; 0x48
   1e604:	adc	r1, r1, r5
   1e608:	strd	r0, [sp, #64]	; 0x40
   1e60c:	bic	r0, sl, r0
   1e610:	bic	r1, fp, r1
   1e614:	strd	r0, [sp, #8]
   1e618:	add	r1, sp, #3072	; 0xc00
   1e61c:	ldr	sl, [sp, #64]	; 0x40
   1e620:	ldr	fp, [sp, #68]	; 0x44
   1e624:	ldrd	r0, [r1, #-240]	; 0xffffff10
   1e628:	eor	r6, r6, r0
   1e62c:	eor	r7, r7, r1
   1e630:	lsr	r1, sl, #18
   1e634:	adds	r2, r2, r6
   1e638:	orr	r1, r1, fp, lsl #14
   1e63c:	str	r1, [sp, #2840]	; 0xb18
   1e640:	lsr	r1, fp, #18
   1e644:	adc	r3, r3, r7
   1e648:	orr	r1, r1, sl, lsl #14
   1e64c:	lsr	r0, sl, #14
   1e650:	str	r1, [sp, #2844]	; 0xb1c
   1e654:	add	r7, sp, #3072	; 0xc00
   1e658:	lsl	r1, sl, #23
   1e65c:	orr	r0, r0, fp, lsl #18
   1e660:	orr	r1, r1, fp, lsr #9
   1e664:	str	r0, [sp, #2848]	; 0xb20
   1e668:	str	r1, [sp, #2856]	; 0xb28
   1e66c:	lsr	r0, fp, #14
   1e670:	lsl	r1, fp, #23
   1e674:	orr	r0, r0, sl, lsl #18
   1e678:	orr	r1, r1, sl, lsr #9
   1e67c:	str	r0, [sp, #2852]	; 0xb24
   1e680:	ldrd	sl, [r7, #-232]	; 0xffffff18
   1e684:	ldrd	r6, [r7, #-224]	; 0xffffff20
   1e688:	str	r1, [sp, #2860]	; 0xb2c
   1e68c:	eor	fp, fp, r7
   1e690:	add	r7, sp, #3072	; 0xc00
   1e694:	eor	sl, sl, r6
   1e698:	movw	r6, #629	; 0x275
   1e69c:	ldrd	r0, [r7, #-216]	; 0xffffff28
   1e6a0:	movt	r6, #22827	; 0x592b
   1e6a4:	movw	r7, #11375	; 0x2c6f
   1e6a8:	movt	r7, #11753	; 0x2de9
   1e6ac:	eor	r0, r0, sl
   1e6b0:	adds	sl, r2, r4
   1e6b4:	eor	r1, r1, fp
   1e6b8:	ldr	r2, [sp, #172]	; 0xac
   1e6bc:	adc	fp, r3, r5
   1e6c0:	lsl	r3, sl, #30
   1e6c4:	ldrd	r4, [sp, #80]	; 0x50
   1e6c8:	orr	r3, r3, fp, lsr #2
   1e6cc:	str	r3, [sp, #2864]	; 0xb30
   1e6d0:	lsl	r3, fp, #30
   1e6d4:	lsr	r2, r2, #7
   1e6d8:	orr	r3, r3, sl, lsr #2
   1e6dc:	str	r2, [sp, #748]	; 0x2ec
   1e6e0:	str	r3, [sp, #2868]	; 0xb34
   1e6e4:	adds	r6, r6, r4
   1e6e8:	ldrd	r2, [sp, #104]	; 0x68
   1e6ec:	adc	r7, r7, r5
   1e6f0:	ldrd	r4, [sp, #64]	; 0x40
   1e6f4:	adds	r6, r6, r2
   1e6f8:	ldr	ip, [sp, #184]	; 0xb8
   1e6fc:	adc	r7, r7, r3
   1e700:	ldrd	r2, [sp, #40]	; 0x28
   1e704:	and	r4, r4, r2
   1e708:	adds	r2, r6, r0
   1e70c:	and	r5, r5, r3
   1e710:	adc	r3, r7, r1
   1e714:	ldrd	r6, [sp, #8]
   1e718:	lsr	ip, ip, #6
   1e71c:	str	ip, [sp, #592]	; 0x250
   1e720:	lsr	ip, fp, #28
   1e724:	eor	r6, r6, r4
   1e728:	eor	r7, r7, r5
   1e72c:	ldrd	r4, [sp, #48]	; 0x30
   1e730:	adds	r6, r6, r2
   1e734:	adc	r7, r7, r3
   1e738:	lsr	r3, sl, #28
   1e73c:	adds	r4, r4, r6
   1e740:	orr	r3, r3, fp, lsl #4
   1e744:	adc	r5, r5, r7
   1e748:	strd	r4, [sp, #48]	; 0x30
   1e74c:	ldr	r0, [sp, #52]	; 0x34
   1e750:	lsr	r1, r4, #18
   1e754:	ldr	r5, [sp, #48]	; 0x30
   1e758:	lsl	r2, sl, #25
   1e75c:	str	r3, [sp, #2872]	; 0xb38
   1e760:	orr	r2, r2, fp, lsr #7
   1e764:	orr	r1, r1, r0, lsl #14
   1e768:	str	r1, [sp, #2888]	; 0xb48
   1e76c:	mov	r1, r0
   1e770:	lsr	r0, r0, #18
   1e774:	orr	r0, r0, r5, lsl #14
   1e778:	str	r0, [sp, #2892]	; 0xb4c
   1e77c:	ldr	r0, [sp, #52]	; 0x34
   1e780:	lsr	r3, r5, #14
   1e784:	orr	r3, r3, r1, lsl #18
   1e788:	str	r3, [sp, #2896]	; 0xb50
   1e78c:	lsl	r3, r5, #23
   1e790:	str	r2, [sp, #2880]	; 0xb40
   1e794:	orr	r3, r3, r0, lsr #9
   1e798:	lsl	r2, fp, #25
   1e79c:	str	r3, [sp, #2904]	; 0xb58
   1e7a0:	lsr	r1, r1, #14
   1e7a4:	lsl	r3, r0, #23
   1e7a8:	orr	ip, ip, sl, lsl #4
   1e7ac:	orr	r1, r1, r5, lsl #18
   1e7b0:	orr	r2, r2, sl, lsr #7
   1e7b4:	orr	r3, r3, r5, lsr #9
   1e7b8:	str	ip, [sp, #2876]	; 0xb3c
   1e7bc:	str	r1, [sp, #2900]	; 0xb54
   1e7c0:	add	ip, sp, #3072	; 0xc00
   1e7c4:	ldrd	r0, [sp]
   1e7c8:	str	r2, [sp, #2884]	; 0xb44
   1e7cc:	str	r3, [sp, #2908]	; 0xb5c
   1e7d0:	add	r3, sp, #3072	; 0xc00
   1e7d4:	eor	r0, r0, r8
   1e7d8:	eor	r1, r1, r9
   1e7dc:	ldrd	r4, [r3, #-208]	; 0xffffff30
   1e7e0:	ldrd	r2, [r3, #-200]	; 0xffffff38
   1e7e4:	eor	r5, r5, r3
   1e7e8:	add	r3, sp, #3072	; 0xc00
   1e7ec:	eor	r4, r4, r2
   1e7f0:	strd	r4, [sp, #8]
   1e7f4:	ldrd	r2, [r3, #-192]	; 0xffffff40
   1e7f8:	and	r4, r0, sl
   1e7fc:	and	r5, r1, fp
   1e800:	ldrd	r0, [sp, #8]
   1e804:	strd	r4, [sp, #104]	; 0x68
   1e808:	ldrd	r4, [sp]
   1e80c:	eor	r0, r0, r2
   1e810:	eor	r1, r1, r3
   1e814:	add	r3, sp, #3072	; 0xc00
   1e818:	strd	r0, [sp, #8]
   1e81c:	and	r4, r4, r8
   1e820:	ldrd	r0, [sp, #104]	; 0x68
   1e824:	and	r5, r5, r9
   1e828:	eor	r0, r0, r4
   1e82c:	eor	r1, r1, r5
   1e830:	ldrd	r4, [r3, #-184]	; 0xffffff48
   1e834:	ldrd	r2, [r3, #-176]	; 0xffffff50
   1e838:	eor	r4, r4, r2
   1e83c:	eor	r5, r5, r3
   1e840:	ldrd	r2, [sp, #8]
   1e844:	adds	r0, r0, r2
   1e848:	adc	r1, r1, r3
   1e84c:	ldrd	r2, [ip, #-168]	; 0xffffff58
   1e850:	ldr	ip, [sp, #164]	; 0xa4
   1e854:	eor	r2, r2, r4
   1e858:	eor	r3, r3, r5
   1e85c:	ldrd	r4, [sp, #40]	; 0x28
   1e860:	strd	r2, [sp, #104]	; 0x68
   1e864:	lsr	ip, ip, #7
   1e868:	ldrd	r2, [sp, #48]	; 0x30
   1e86c:	str	ip, [sp, #732]	; 0x2dc
   1e870:	bic	r2, r4, r2
   1e874:	adds	r4, r0, r6
   1e878:	bic	r3, r5, r3
   1e87c:	adc	r5, r1, r7
   1e880:	strd	r4, [sp, #8]
   1e884:	lsl	r1, r4, #30
   1e888:	ldr	r5, [sp, #188]	; 0xbc
   1e88c:	ldr	r6, [sp, #592]	; 0x250
   1e890:	ldr	r7, [sp, #188]	; 0xbc
   1e894:	orr	r5, r6, r5, lsl #26
   1e898:	str	r5, [sp, #592]	; 0x250
   1e89c:	ldr	r5, [sp, #12]
   1e8a0:	eor	r6, sl, r8
   1e8a4:	ldr	r4, [sp, #8]
   1e8a8:	lsr	r7, r7, #6
   1e8ac:	str	r7, [sp, #596]	; 0x254
   1e8b0:	orr	r1, r1, r5, lsr #2
   1e8b4:	ldr	r7, [sp, #112]	; 0x70
   1e8b8:	str	r1, [sp, #2912]	; 0xb60
   1e8bc:	lsl	r1, r5, #30
   1e8c0:	orr	r1, r1, r4, lsr #2
   1e8c4:	lsr	r0, r4, #28
   1e8c8:	str	r1, [sp, #2916]	; 0xb64
   1e8cc:	lsl	r1, r4, #25
   1e8d0:	orr	r0, r0, r5, lsl #4
   1e8d4:	orr	r1, r1, r5, lsr #7
   1e8d8:	str	r0, [sp, #2920]	; 0xb68
   1e8dc:	lsr	r0, r5, #28
   1e8e0:	str	r1, [sp, #2928]	; 0xb70
   1e8e4:	lsl	r1, r5, #25
   1e8e8:	orr	r0, r0, r4, lsl #4
   1e8ec:	orr	r1, r1, r4, lsr #7
   1e8f0:	str	r0, [sp, #2924]	; 0xb6c
   1e8f4:	lsr	r7, r7, #7
   1e8f8:	str	r7, [sp, #776]	; 0x308
   1e8fc:	eor	r7, fp, r9
   1e900:	ldrd	r4, [sp, #64]	; 0x40
   1e904:	str	r1, [sp, #2932]	; 0xb74
   1e908:	ldrd	r0, [sp, #48]	; 0x30
   1e90c:	and	r0, r0, r4
   1e910:	and	r1, r1, r5
   1e914:	eor	r2, r2, r0
   1e918:	eor	r3, r3, r1
   1e91c:	add	r5, sp, #3072	; 0xc00
   1e920:	ldrd	r0, [sp, #8]
   1e924:	and	r6, r6, r0
   1e928:	and	r7, r7, r1
   1e92c:	ldrd	r0, [r5, #-160]	; 0xffffff60
   1e930:	ldrd	r4, [r5, #-152]	; 0xffffff68
   1e934:	eor	r1, r1, r5
   1e938:	add	r5, sp, #3072	; 0xc00
   1e93c:	eor	r0, r0, r4
   1e940:	ldrd	r4, [r5, #-144]	; 0xffffff70
   1e944:	eor	r0, r0, r4
   1e948:	and	r4, sl, r8
   1e94c:	eor	r4, r4, r6
   1e950:	ldr	r6, [sp, #88]	; 0x58
   1e954:	eor	r1, r1, r5
   1e958:	and	r5, fp, r9
   1e95c:	adds	r0, r0, r4
   1e960:	eor	r5, r5, r7
   1e964:	lsr	r6, r6, #7
   1e968:	str	r6, [sp, #760]	; 0x2f8
   1e96c:	ldrd	r6, [sp, #8]
   1e970:	adc	r1, r1, r5
   1e974:	ldrd	r4, [sp, #8]
   1e978:	and	r6, r6, sl
   1e97c:	and	r7, r7, fp
   1e980:	strd	r6, [sp, #192]	; 0xc0
   1e984:	eor	r4, r4, sl
   1e988:	ldr	r7, [sp, #184]	; 0xb8
   1e98c:	eor	r5, r5, fp
   1e990:	strd	r4, [sp, #176]	; 0xb0
   1e994:	ldr	r4, [sp, #188]	; 0xbc
   1e998:	lsl	ip, r7, #3
   1e99c:	mov	r5, r7
   1e9a0:	orr	ip, ip, r4, lsr #29
   1e9a4:	str	ip, [sp, #3464]	; 0xd88
   1e9a8:	lsr	ip, r7, #19
   1e9ac:	mov	r6, r4
   1e9b0:	orr	ip, ip, r4, lsl #13
   1e9b4:	add	r7, sp, #3584	; 0xe00
   1e9b8:	str	ip, [sp, #3472]	; 0xd90
   1e9bc:	lsl	ip, r4, #3
   1e9c0:	orr	ip, ip, r5, lsr #29
   1e9c4:	mov	r4, r5
   1e9c8:	str	ip, [sp, #3468]	; 0xd8c
   1e9cc:	lsr	ip, r6, #19
   1e9d0:	orr	ip, ip, r4, lsl #13
   1e9d4:	ldrd	r4, [r7, #-72]	; 0xffffffb8
   1e9d8:	str	ip, [sp, #3476]	; 0xd94
   1e9dc:	add	ip, sp, #512	; 0x200
   1e9e0:	ldrd	r6, [r7, #-64]	; 0xffffffc0
   1e9e4:	eor	r4, r4, r6
   1e9e8:	eor	r5, r5, r7
   1e9ec:	ldrd	r6, [ip, #104]	; 0x68
   1e9f0:	add	ip, sp, #256	; 0x100
   1e9f4:	eor	r6, r6, r4
   1e9f8:	eor	r7, r7, r5
   1e9fc:	strd	r6, [ip]
   1ea00:	add	r7, sp, #3584	; 0xe00
   1ea04:	add	ip, sp, #512	; 0x200
   1ea08:	ldrd	r4, [r7, #-120]	; 0xffffff88
   1ea0c:	ldrd	r6, [r7, #-112]	; 0xffffff90
   1ea10:	eor	r4, r4, r6
   1ea14:	eor	r5, r5, r7
   1ea18:	ldrd	r6, [ip, #80]	; 0x50
   1ea1c:	eor	r6, r6, r4
   1ea20:	ldr	r4, [sp, #96]	; 0x60
   1ea24:	eor	r7, r7, r5
   1ea28:	ldr	r5, [sp, #100]	; 0x64
   1ea2c:	strd	r6, [sp, #200]	; 0xc8
   1ea30:	add	r7, sp, #3584	; 0xe00
   1ea34:	lsr	ip, r4, #8
   1ea38:	orr	ip, ip, r5, lsl #24
   1ea3c:	str	ip, [sp, #3544]	; 0xdd8
   1ea40:	lsr	ip, r4, #1
   1ea44:	ldr	r4, [sp, #120]	; 0x78
   1ea48:	orr	ip, ip, r5, lsl #31
   1ea4c:	ldr	r5, [sp, #124]	; 0x7c
   1ea50:	str	ip, [sp, #3552]	; 0xde0
   1ea54:	lsr	ip, r4, #8
   1ea58:	orr	ip, ip, r5, lsl #24
   1ea5c:	str	ip, [sp, #3576]	; 0xdf8
   1ea60:	lsr	ip, r4, #1
   1ea64:	ldr	r4, [sp, #100]	; 0x64
   1ea68:	orr	ip, ip, r5, lsl #31
   1ea6c:	ldr	r5, [sp, #96]	; 0x60
   1ea70:	str	ip, [sp, #3584]	; 0xe00
   1ea74:	lsr	ip, r4, #8
   1ea78:	orr	ip, ip, r5, lsl #24
   1ea7c:	str	ip, [sp, #3548]	; 0xddc
   1ea80:	lsr	ip, r4, #1
   1ea84:	ldr	r4, [sp, #124]	; 0x7c
   1ea88:	orr	ip, ip, r5, lsl #31
   1ea8c:	ldr	r5, [sp, #120]	; 0x78
   1ea90:	str	ip, [sp, #3556]	; 0xde4
   1ea94:	lsr	ip, r4, #8
   1ea98:	orr	ip, ip, r5, lsl #24
   1ea9c:	str	ip, [sp, #3580]	; 0xdfc
   1eaa0:	lsr	ip, r4, #1
   1eaa4:	orr	ip, ip, r5, lsl #31
   1eaa8:	ldrd	r4, [r7, #-40]	; 0xffffffd8
   1eaac:	str	ip, [sp, #3588]	; 0xe04
   1eab0:	add	ip, sp, #512	; 0x200
   1eab4:	ldrd	r6, [r7, #-32]	; 0xffffffe0
   1eab8:	eor	r4, r4, r6
   1eabc:	eor	r5, r5, r7
   1eac0:	ldrd	r6, [ip, #120]	; 0x78
   1eac4:	eor	r6, r6, r4
   1eac8:	eor	r7, r7, r5
   1eacc:	strd	r6, [ip, #-248]	; 0xffffff08
   1ead0:	add	r7, sp, #3584	; 0xe00
   1ead4:	ldrd	r4, [r7, #-8]
   1ead8:	ldrd	r6, [r7]
   1eadc:	eor	r4, r4, r6
   1eae0:	eor	r5, r5, r7
   1eae4:	ldrd	r6, [ip, #136]	; 0x88
   1eae8:	eor	r6, r6, r4
   1eaec:	ldr	r4, [sp, #128]	; 0x80
   1eaf0:	eor	r7, r7, r5
   1eaf4:	ldr	r5, [sp, #132]	; 0x84
   1eaf8:	strd	r6, [ip, #-224]	; 0xffffff20
   1eafc:	lsr	ip, r4, #8
   1eb00:	ldr	r7, [sp, #132]	; 0x84
   1eb04:	orr	ip, ip, r5, lsl #24
   1eb08:	str	ip, [sp, #3608]	; 0xe18
   1eb0c:	lsr	ip, r4, #1
   1eb10:	ldr	r4, [sp, #136]	; 0x88
   1eb14:	orr	ip, ip, r5, lsl #31
   1eb18:	ldr	r5, [sp, #140]	; 0x8c
   1eb1c:	str	ip, [sp, #3616]	; 0xe20
   1eb20:	lsr	ip, r4, #8
   1eb24:	ldr	r6, [sp, #760]	; 0x2f8
   1eb28:	orr	ip, ip, r5, lsl #24
   1eb2c:	str	ip, [sp, #3640]	; 0xe38
   1eb30:	lsr	ip, r4, #1
   1eb34:	ldr	r4, [sp, #776]	; 0x308
   1eb38:	orr	ip, ip, r5, lsl #31
   1eb3c:	str	ip, [sp, #3648]	; 0xe40
   1eb40:	ldr	ip, [sp, #116]	; 0x74
   1eb44:	ldr	r5, [sp, #92]	; 0x5c
   1eb48:	orr	ip, r4, ip, lsl #25
   1eb4c:	ldr	r4, [sp, #128]	; 0x80
   1eb50:	str	ip, [sp, #776]	; 0x308
   1eb54:	lsr	ip, r7, #8
   1eb58:	orr	r5, r6, r5, lsl #25
   1eb5c:	str	r5, [sp, #760]	; 0x2f8
   1eb60:	orr	ip, ip, r4, lsl #24
   1eb64:	str	ip, [sp, #3612]	; 0xe1c
   1eb68:	lsr	ip, r7, #1
   1eb6c:	ldr	r7, [sp, #140]	; 0x8c
   1eb70:	orr	ip, ip, r4, lsl #31
   1eb74:	ldr	r4, [sp, #136]	; 0x88
   1eb78:	str	ip, [sp, #3620]	; 0xe24
   1eb7c:	movw	r5, #33962	; 0x84aa
   1eb80:	lsr	ip, r7, #8
   1eb84:	ldr	r6, [sp, #92]	; 0x5c
   1eb88:	orr	ip, ip, r4, lsl #24
   1eb8c:	str	ip, [sp, #3644]	; 0xe3c
   1eb90:	lsr	ip, r7, #1
   1eb94:	ldr	r7, [sp, #116]	; 0x74
   1eb98:	orr	ip, ip, r4, lsl #31
   1eb9c:	str	ip, [sp, #3652]	; 0xe44
   1eba0:	ldr	ip, [sp, #184]	; 0xb8
   1eba4:	lsr	r6, r6, #7
   1eba8:	lsr	r7, r7, #7
   1ebac:	str	r7, [sp, #780]	; 0x30c
   1ebb0:	ldr	r7, [sp, #188]	; 0xbc
   1ebb4:	movw	r4, #58499	; 0xe483
   1ebb8:	lsr	ip, ip, #7
   1ebbc:	str	r6, [sp, #764]	; 0x2fc
   1ebc0:	movt	r4, #28326	; 0x6ea6
   1ebc4:	movt	r5, #19060	; 0x4a74
   1ebc8:	orr	r7, ip, r7, lsl #25
   1ebcc:	str	r7, [sp, #792]	; 0x318
   1ebd0:	ldrd	r6, [sp, #96]	; 0x60
   1ebd4:	adds	r4, r4, r6
   1ebd8:	adc	r5, r5, r7
   1ebdc:	ldr	r7, [sp, #188]	; 0xbc
   1ebe0:	lsr	r7, r7, #7
   1ebe4:	str	r7, [sp, #796]	; 0x31c
   1ebe8:	ldrd	r6, [sp, #72]	; 0x48
   1ebec:	adds	r4, r4, r6
   1ebf0:	adc	r5, r5, r7
   1ebf4:	ldrd	r6, [sp, #104]	; 0x68
   1ebf8:	adds	r4, r4, r6
   1ebfc:	movw	r6, #64468	; 0xfbd4
   1ec00:	adc	r5, r5, r7
   1ec04:	adds	r2, r2, r4
   1ec08:	adc	r3, r3, r5
   1ec0c:	ldrd	r4, [sp]
   1ec10:	movt	r6, #48449	; 0xbd41
   1ec14:	movw	r7, #43484	; 0xa9dc
   1ec18:	adds	r4, r4, r2
   1ec1c:	movt	r7, #23728	; 0x5cb0
   1ec20:	adc	r5, r5, r3
   1ec24:	strd	r4, [sp, #72]	; 0x48
   1ec28:	adds	r4, r0, r2
   1ec2c:	ldr	ip, [sp, #76]	; 0x4c
   1ec30:	adc	r5, r1, r3
   1ec34:	ldrd	r2, [sp, #120]	; 0x78
   1ec38:	strd	r4, [sp]
   1ec3c:	adds	r2, r2, r6
   1ec40:	ldrd	r4, [sp, #72]	; 0x48
   1ec44:	adc	r3, r3, r7
   1ec48:	ldrd	r6, [sp, #64]	; 0x40
   1ec4c:	bic	r5, r7, r5
   1ec50:	ldr	r7, [sp, #72]	; 0x48
   1ec54:	bic	r4, r6, r4
   1ec58:	lsr	r1, r7, #18
   1ec5c:	ldrd	r6, [sp, #40]	; 0x28
   1ec60:	orr	r1, r1, ip, lsl #14
   1ec64:	str	r1, [sp, #2936]	; 0xb78
   1ec68:	adds	r2, r2, r6
   1ec6c:	lsr	r1, ip, #18
   1ec70:	adc	r3, r3, r7
   1ec74:	ldr	r7, [sp, #72]	; 0x48
   1ec78:	lsr	r0, r7, #14
   1ec7c:	mov	r7, ip
   1ec80:	orr	r0, r0, ip, lsl #18
   1ec84:	str	r0, [sp, #2944]	; 0xb80
   1ec88:	lsr	r0, ip, #14
   1ec8c:	ldr	ip, [sp, #72]	; 0x48
   1ec90:	orr	r1, r1, ip, lsl #14
   1ec94:	str	r1, [sp, #2940]	; 0xb7c
   1ec98:	lsl	r1, ip, #23
   1ec9c:	mov	r6, ip
   1eca0:	orr	r1, r1, r7, lsr #9
   1eca4:	str	r1, [sp, #2952]	; 0xb88
   1eca8:	lsl	r1, r7, #23
   1ecac:	add	r7, sp, #3072	; 0xc00
   1ecb0:	orr	r0, r0, ip, lsl #18
   1ecb4:	orr	r1, r1, r6, lsr #9
   1ecb8:	str	r0, [sp, #2948]	; 0xb84
   1ecbc:	str	r1, [sp, #2956]	; 0xb8c
   1ecc0:	ldrd	r0, [r7, #-136]	; 0xffffff78
   1ecc4:	ldrd	r6, [r7, #-128]	; 0xffffff80
   1ecc8:	eor	r1, r1, r7
   1eccc:	add	r7, sp, #3072	; 0xc00
   1ecd0:	eor	r0, r0, r6
   1ecd4:	ldrd	r6, [r7, #-120]	; 0xffffff88
   1ecd8:	eor	r0, r0, r6
   1ecdc:	ldr	r6, [sp]
   1ece0:	eor	r1, r1, r7
   1ece4:	ldr	r7, [sp, #4]
   1ece8:	adds	r2, r2, r0
   1ecec:	lsl	ip, r6, #30
   1ecf0:	lsr	r0, r6, #28
   1ecf4:	adc	r3, r3, r1
   1ecf8:	orr	ip, ip, r7, lsr #2
   1ecfc:	orr	r0, r0, r7, lsl #4
   1ed00:	mov	r6, r7
   1ed04:	str	r0, [sp, #2968]	; 0xb98
   1ed08:	lsl	r1, r7, #30
   1ed0c:	lsr	r0, r7, #28
   1ed10:	ldr	r7, [sp]
   1ed14:	str	ip, [sp, #2960]	; 0xb90
   1ed18:	orr	r1, r1, r7, lsr #2
   1ed1c:	str	r1, [sp, #2964]	; 0xb94
   1ed20:	lsl	r1, r7, #25
   1ed24:	orr	r0, r0, r7, lsl #4
   1ed28:	orr	r1, r1, r6, lsr #7
   1ed2c:	str	r0, [sp, #2972]	; 0xb9c
   1ed30:	ldrd	r6, [sp, #48]	; 0x30
   1ed34:	str	r1, [sp, #2976]	; 0xba0
   1ed38:	ldrd	r0, [sp, #72]	; 0x48
   1ed3c:	and	r1, r1, r7
   1ed40:	and	r0, r0, r6
   1ed44:	ldr	r7, [sp, #4]
   1ed48:	eor	r6, r4, r0
   1ed4c:	ldr	r0, [sp]
   1ed50:	adds	r6, r6, r2
   1ed54:	lsl	ip, r7, #25
   1ed58:	eor	r7, r5, r1
   1ed5c:	adc	r7, r7, r3
   1ed60:	orr	ip, ip, r0, lsr #7
   1ed64:	add	r3, sp, #3072	; 0xc00
   1ed68:	adds	r0, r6, r8
   1ed6c:	adc	r1, r7, r9
   1ed70:	add	r9, sp, #3072	; 0xc00
   1ed74:	ldrd	r4, [r3, #-112]	; 0xffffff90
   1ed78:	ldrd	r2, [r3, #-104]	; 0xffffff98
   1ed7c:	str	ip, [sp, #2980]	; 0xba4
   1ed80:	ldrd	r8, [r9, #-96]	; 0xffffffa0
   1ed84:	eor	r4, r4, r2
   1ed88:	strd	r0, [sp, #40]	; 0x28
   1ed8c:	eor	r5, r5, r3
   1ed90:	ldrd	r0, [sp]
   1ed94:	eor	r4, r4, r8
   1ed98:	ldrd	r2, [sp, #176]	; 0xb0
   1ed9c:	eor	r5, r5, r9
   1eda0:	ldr	r8, [sp, #40]	; 0x28
   1eda4:	ldr	r9, [sp, #44]	; 0x2c
   1eda8:	and	r0, r0, r2
   1edac:	and	r1, r1, r3
   1edb0:	ldrd	r2, [sp, #192]	; 0xc0
   1edb4:	eor	r0, r0, r2
   1edb8:	eor	r1, r1, r3
   1edbc:	lsr	r2, r8, #14
   1edc0:	lsr	r3, r8, #18
   1edc4:	orr	r3, r3, r9, lsl #14
   1edc8:	mov	r8, r9
   1edcc:	str	r3, [sp, #2984]	; 0xba8
   1edd0:	orr	r2, r2, r9, lsl #18
   1edd4:	lsr	r3, r9, #18
   1edd8:	str	r2, [sp, #2992]	; 0xbb0
   1eddc:	lsr	r2, r9, #14
   1ede0:	ldr	r9, [sp, #40]	; 0x28
   1ede4:	adds	r0, r0, r4
   1ede8:	lsl	ip, r8, #23
   1edec:	adc	r1, r1, r5
   1edf0:	ldrd	r4, [sp, #128]	; 0x80
   1edf4:	orr	r3, r3, r9, lsl #14
   1edf8:	orr	r2, r2, r9, lsl #18
   1edfc:	str	r3, [sp, #2988]	; 0xbac
   1ee00:	orr	ip, ip, r9, lsr #9
   1ee04:	str	r2, [sp, #2996]	; 0xbb4
   1ee08:	lsl	r3, r9, #23
   1ee0c:	movw	r2, #21429	; 0x53b5
   1ee10:	add	r9, sp, #3072	; 0xc00
   1ee14:	movt	r2, #33553	; 0x8311
   1ee18:	orr	r3, r3, r8, lsr #9
   1ee1c:	adds	r2, r2, r4
   1ee20:	str	r3, [sp, #3000]	; 0xbb8
   1ee24:	movw	r3, #35034	; 0x88da
   1ee28:	movt	r3, #30457	; 0x76f9
   1ee2c:	adc	r3, r3, r5
   1ee30:	ldrd	r4, [r9, #-88]	; 0xffffffa8
   1ee34:	ldrd	r8, [r9, #-80]	; 0xffffffb0
   1ee38:	str	ip, [sp, #3004]	; 0xbbc
   1ee3c:	eor	r4, r4, r8
   1ee40:	adds	r8, r0, r6
   1ee44:	eor	r5, r5, r9
   1ee48:	adc	r9, r1, r7
   1ee4c:	ldrd	r0, [sp, #64]	; 0x40
   1ee50:	adds	r0, r0, r2
   1ee54:	add	r2, sp, #3072	; 0xc00
   1ee58:	adc	r1, r1, r3
   1ee5c:	strd	r0, [sp, #64]	; 0x40
   1ee60:	ldrd	r0, [r2, #-72]	; 0xffffffb8
   1ee64:	ldrd	r6, [sp, #48]	; 0x30
   1ee68:	eor	r0, r0, r4
   1ee6c:	eor	r1, r1, r5
   1ee70:	ldrd	r4, [sp, #40]	; 0x28
   1ee74:	ldrd	r2, [sp, #72]	; 0x48
   1ee78:	bic	r4, r6, r4
   1ee7c:	bic	r5, r7, r5
   1ee80:	ldrd	r6, [sp, #40]	; 0x28
   1ee84:	and	r6, r6, r2
   1ee88:	and	r7, r7, r3
   1ee8c:	ldrd	r2, [sp, #64]	; 0x40
   1ee90:	eor	r6, r6, r4
   1ee94:	eor	r7, r7, r5
   1ee98:	adds	r0, r0, r2
   1ee9c:	lsl	r2, r8, #30
   1eea0:	adc	r1, r1, r3
   1eea4:	adds	r4, r0, r6
   1eea8:	lsr	r3, r8, #28
   1eeac:	adc	r5, r1, r7
   1eeb0:	orr	r2, r2, r9, lsr #2
   1eeb4:	strd	r4, [sp, #104]	; 0x68
   1eeb8:	str	r2, [sp, #3008]	; 0xbc0
   1eebc:	adds	r4, r4, sl
   1eec0:	orr	r3, r3, r9, lsl #4
   1eec4:	lsl	r2, r9, #30
   1eec8:	str	r3, [sp, #3016]	; 0xbc8
   1eecc:	lsl	r3, r8, #25
   1eed0:	adc	r5, r5, fp
   1eed4:	ldrd	r6, [sp, #8]
   1eed8:	orr	r2, r2, r8, lsr #2
   1eedc:	orr	r3, r3, r9, lsr #7
   1eee0:	str	r2, [sp, #3012]	; 0xbc4
   1eee4:	lsr	r1, r9, #28
   1eee8:	str	r3, [sp, #3024]	; 0xbd0
   1eeec:	add	fp, sp, #3072	; 0xc00
   1eef0:	ldrd	r2, [sp]
   1eef4:	orr	r1, r1, r8, lsl #4
   1eef8:	strd	r4, [sp, #64]	; 0x40
   1eefc:	str	r1, [sp, #3020]	; 0xbcc
   1ef00:	lsl	r1, r9, #25
   1ef04:	orr	r1, r1, r8, lsr #7
   1ef08:	eor	r3, r3, r7
   1ef0c:	str	r1, [sp, #3028]	; 0xbd4
   1ef10:	eor	r2, r2, r6
   1ef14:	ldr	r7, [sp, #64]	; 0x40
   1ef18:	and	r2, r2, r8
   1ef1c:	ldrd	r0, [fp, #-64]	; 0xffffffc0
   1ef20:	and	r3, r3, r9
   1ef24:	ldrd	sl, [fp, #-56]	; 0xffffffc8
   1ef28:	lsr	r4, r7, #18
   1ef2c:	lsr	ip, r7, #14
   1ef30:	eor	r1, r1, fp
   1ef34:	ldr	fp, [sp, #68]	; 0x44
   1ef38:	eor	r0, r0, sl
   1ef3c:	add	r7, sp, #3072	; 0xc00
   1ef40:	ldr	sl, [sp, #64]	; 0x40
   1ef44:	orr	r4, r4, r5, lsl #14
   1ef48:	ldrd	r6, [r7, #-48]	; 0xffffffd0
   1ef4c:	mov	r5, fp
   1ef50:	str	r4, [sp, #3032]	; 0xbd8
   1ef54:	lsr	r4, fp, #18
   1ef58:	orr	ip, ip, fp, lsl #18
   1ef5c:	orr	r4, r4, sl, lsl #14
   1ef60:	str	ip, [sp, #3040]	; 0xbe0
   1ef64:	lsr	ip, fp, #14
   1ef68:	str	r4, [sp, #3036]	; 0xbdc
   1ef6c:	lsl	r4, sl, #23
   1ef70:	eor	r0, r0, r6
   1ef74:	eor	r1, r1, r7
   1ef78:	orr	ip, ip, sl, lsl #18
   1ef7c:	ldrd	r6, [sp, #8]
   1ef80:	str	ip, [sp, #3044]	; 0xbe4
   1ef84:	orr	r4, r4, r5, lsr #9
   1ef88:	mov	ip, r5
   1ef8c:	str	r4, [sp, #3048]	; 0xbe8
   1ef90:	ldrd	r4, [sp]
   1ef94:	mov	fp, sl
   1ef98:	lsl	ip, ip, #23
   1ef9c:	and	r4, r4, r6
   1efa0:	and	r5, r5, r7
   1efa4:	eor	r2, r2, r4
   1efa8:	orr	ip, ip, fp, lsr #9
   1efac:	adds	r2, r2, r0
   1efb0:	ldrd	sl, [sp, #104]	; 0x68
   1efb4:	eor	r3, r3, r5
   1efb8:	movw	r6, #57259	; 0xdfab
   1efbc:	adc	r3, r3, r1
   1efc0:	add	r1, sp, #3072	; 0xc00
   1efc4:	adds	sl, sl, r2
   1efc8:	movt	r6, #61030	; 0xee66
   1efcc:	adc	fp, fp, r3
   1efd0:	ldrd	r4, [r1, #-40]	; 0xffffffd8
   1efd4:	ldrd	r2, [sp, #136]	; 0x88
   1efd8:	movw	r7, #20818	; 0x5152
   1efdc:	ldrd	r0, [r1, #-32]	; 0xffffffe0
   1efe0:	movt	r7, #38974	; 0x983e
   1efe4:	adds	r6, r6, r2
   1efe8:	str	ip, [sp, #3052]	; 0xbec
   1efec:	eor	r4, r4, r0
   1eff0:	eor	r5, r5, r1
   1eff4:	ldrd	r0, [sp, #48]	; 0x30
   1eff8:	adc	r7, r7, r3
   1effc:	add	r3, sp, #3072	; 0xc00
   1f000:	adds	r0, r0, r6
   1f004:	adc	r1, r1, r7
   1f008:	strd	r0, [sp, #48]	; 0x30
   1f00c:	ldrd	r2, [r3, #-24]	; 0xffffffe8
   1f010:	ldrd	r6, [sp, #72]	; 0x48
   1f014:	ldrd	r0, [sp, #64]	; 0x40
   1f018:	eor	r4, r4, r2
   1f01c:	eor	r5, r5, r3
   1f020:	ldrd	r2, [sp, #64]	; 0x40
   1f024:	bic	r0, r6, r0
   1f028:	bic	r1, r7, r1
   1f02c:	ldrd	r6, [sp, #40]	; 0x28
   1f030:	and	r2, r2, r6
   1f034:	and	r3, r3, r7
   1f038:	ldrd	r6, [sp, #48]	; 0x30
   1f03c:	eor	r2, r2, r0
   1f040:	eor	r3, r3, r1
   1f044:	lsr	r1, sl, #28
   1f048:	adds	r4, r4, r6
   1f04c:	orr	r1, r1, fp, lsl #4
   1f050:	adc	r5, r5, r7
   1f054:	adds	r6, r4, r2
   1f058:	adc	r7, r5, r3
   1f05c:	ldrd	r4, [sp, #8]
   1f060:	lsl	r2, fp, #30
   1f064:	lsl	r3, sl, #25
   1f068:	adds	r4, r4, r6
   1f06c:	orr	r2, r2, sl, lsr #2
   1f070:	orr	r3, r3, fp, lsr #7
   1f074:	str	r2, [sp, #3060]	; 0xbf4
   1f078:	str	r3, [sp, #3072]	; 0xc00
   1f07c:	adc	r5, r5, r7
   1f080:	ldrd	r2, [sp]
   1f084:	lsl	r0, sl, #30
   1f088:	strd	r4, [sp, #48]	; 0x30
   1f08c:	orr	r0, r0, fp, lsr #2
   1f090:	eor	r2, r2, r8
   1f094:	eor	r3, r3, r9
   1f098:	strd	r2, [sp, #104]	; 0x68
   1f09c:	ldr	r3, [sp, #48]	; 0x30
   1f0a0:	str	r1, [sp, #3064]	; 0xbf8
   1f0a4:	lsr	r1, fp, #28
   1f0a8:	orr	r1, r1, sl, lsl #4
   1f0ac:	str	r1, [sp, #3068]	; 0xbfc
   1f0b0:	lsr	r4, r3, #18
   1f0b4:	lsr	ip, r3, #14
   1f0b8:	add	r3, sp, #3072	; 0xc00
   1f0bc:	lsl	r1, fp, #25
   1f0c0:	orr	r1, r1, sl, lsr #7
   1f0c4:	str	r0, [sp, #3056]	; 0xbf0
   1f0c8:	str	r1, [sp, #3076]	; 0xc04
   1f0cc:	orr	r4, r4, r5, lsl #14
   1f0d0:	ldrd	r0, [r3, #-16]
   1f0d4:	ldrd	r2, [r3, #-8]
   1f0d8:	str	r4, [sp, #3080]	; 0xc08
   1f0dc:	eor	r0, r0, r2
   1f0e0:	eor	r1, r1, r3
   1f0e4:	strd	r0, [sp, #8]
   1f0e8:	add	r3, sp, #3072	; 0xc00
   1f0ec:	ldrd	r0, [sp, #104]	; 0x68
   1f0f0:	ldrd	r2, [r3]
   1f0f4:	and	r0, r0, sl
   1f0f8:	and	r1, r1, fp
   1f0fc:	strd	r0, [sp, #104]	; 0x68
   1f100:	ldr	r1, [sp, #52]	; 0x34
   1f104:	ldr	r5, [sp, #48]	; 0x30
   1f108:	orr	ip, ip, r1, lsl #18
   1f10c:	lsr	r4, r1, #18
   1f110:	str	ip, [sp, #3088]	; 0xc10
   1f114:	lsr	ip, r1, #14
   1f118:	ldrd	r0, [sp, #8]
   1f11c:	orr	r4, r4, r5, lsl #14
   1f120:	str	r4, [sp, #3084]	; 0xc0c
   1f124:	lsl	r4, r5, #23
   1f128:	eor	r0, r0, r2
   1f12c:	eor	r1, r1, r3
   1f130:	strd	r0, [sp, #8]
   1f134:	orr	ip, ip, r5, lsl #18
   1f138:	ldr	r1, [sp, #52]	; 0x34
   1f13c:	mov	r0, r5
   1f140:	ldrd	r2, [sp, #104]	; 0x68
   1f144:	str	ip, [sp, #3092]	; 0xc14
   1f148:	orr	r4, r4, r1, lsr #9
   1f14c:	str	r4, [sp, #3096]	; 0xc18
   1f150:	ldrd	r4, [sp]
   1f154:	lsl	ip, r1, #23
   1f158:	orr	ip, ip, r0, lsr #9
   1f15c:	str	ip, [sp, #3100]	; 0xc1c
   1f160:	and	r4, r4, r8
   1f164:	ldrd	r0, [sp, #8]
   1f168:	and	r5, r5, r9
   1f16c:	eor	r2, r2, r4
   1f170:	adds	r2, r2, r0
   1f174:	eor	r3, r3, r5
   1f178:	adc	r3, r3, r1
   1f17c:	adds	r0, r2, r6
   1f180:	adc	r1, r3, r7
   1f184:	add	r7, sp, #3072	; 0xc00
   1f188:	movw	r4, #12816	; 0x3210
   1f18c:	movt	r4, #11700	; 0x2db4
   1f190:	ldrd	r2, [r7, #8]
   1f194:	movw	r5, #50797	; 0xc66d
   1f198:	ldrd	r6, [r7, #16]
   1f19c:	movt	r5, #43057	; 0xa831
   1f1a0:	strd	r0, [sp, #8]
   1f1a4:	eor	r2, r2, r6
   1f1a8:	eor	r3, r3, r7
   1f1ac:	ldrd	r6, [sp, #144]	; 0x90
   1f1b0:	adds	r6, r6, r4
   1f1b4:	add	r4, sp, #3072	; 0xc00
   1f1b8:	adc	r7, r7, r5
   1f1bc:	ldrd	r0, [r4, #24]
   1f1c0:	ldrd	r4, [sp, #40]	; 0x28
   1f1c4:	eor	r0, r0, r2
   1f1c8:	eor	r1, r1, r3
   1f1cc:	strd	r0, [sp, #104]	; 0x68
   1f1d0:	ldrd	r0, [sp, #72]	; 0x48
   1f1d4:	ldrd	r2, [sp, #48]	; 0x30
   1f1d8:	adds	r0, r0, r6
   1f1dc:	adc	r1, r1, r7
   1f1e0:	ldrd	r6, [sp, #64]	; 0x40
   1f1e4:	strd	r0, [sp, #72]	; 0x48
   1f1e8:	bic	r2, r4, r2
   1f1ec:	ldrd	r0, [sp, #48]	; 0x30
   1f1f0:	bic	r3, r5, r3
   1f1f4:	ldrd	r4, [sp, #72]	; 0x48
   1f1f8:	and	r1, r1, r7
   1f1fc:	ldr	r7, [sp, #8]
   1f200:	strd	r2, [sp, #176]	; 0xb0
   1f204:	and	r0, r0, r6
   1f208:	lsl	r3, r7, #30
   1f20c:	ldrd	r6, [sp, #104]	; 0x68
   1f210:	adds	r4, r4, r6
   1f214:	adc	r5, r5, r7
   1f218:	strd	r4, [sp, #72]	; 0x48
   1f21c:	ldrd	r4, [sp, #176]	; 0xb0
   1f220:	ldr	r7, [sp, #8]
   1f224:	eor	r1, r1, r5
   1f228:	ldr	r5, [sp, #12]
   1f22c:	eor	r0, r0, r4
   1f230:	ldr	r4, [sp, #8]
   1f234:	lsr	r2, r7, #28
   1f238:	ldrd	r6, [sp, #72]	; 0x48
   1f23c:	lsl	ip, r5, #30
   1f240:	orr	r3, r3, r5, lsr #2
   1f244:	orr	ip, ip, r4, lsr #2
   1f248:	str	ip, [sp, #3108]	; 0xc24
   1f24c:	ldr	ip, [sp, #12]
   1f250:	orr	r2, r2, r5, lsl #4
   1f254:	str	r3, [sp, #3104]	; 0xc20
   1f258:	lsl	r3, r4, #25
   1f25c:	str	r2, [sp, #3112]	; 0xc28
   1f260:	lsr	r2, r5, #28
   1f264:	orr	r3, r3, ip, lsr #7
   1f268:	str	r3, [sp, #3120]	; 0xc30
   1f26c:	lsl	r3, ip, #25
   1f270:	ldr	ip, [sp, #8]
   1f274:	adds	r6, r6, r0
   1f278:	orr	r2, r2, r4, lsl #4
   1f27c:	ldrd	r4, [sp]
   1f280:	adc	r7, r7, r1
   1f284:	orr	r3, r3, ip, lsr #7
   1f288:	str	r3, [sp, #3124]	; 0xc34
   1f28c:	add	r3, sp, #3072	; 0xc00
   1f290:	str	r2, [sp, #3116]	; 0xc2c
   1f294:	adds	r4, r4, r6
   1f298:	ldrd	r0, [r3, #32]
   1f29c:	adc	r5, r5, r7
   1f2a0:	ldrd	r2, [r3, #40]	; 0x28
   1f2a4:	strd	r4, [sp, #72]	; 0x48
   1f2a8:	eor	r4, sl, r8
   1f2ac:	eor	r0, r0, r2
   1f2b0:	eor	r1, r1, r3
   1f2b4:	strd	r0, [sp]
   1f2b8:	add	r3, sp, #3072	; 0xc00
   1f2bc:	ldr	r2, [sp, #72]	; 0x48
   1f2c0:	eor	r5, fp, r9
   1f2c4:	ldrd	r0, [sp, #8]
   1f2c8:	lsr	ip, r2, #18
   1f2cc:	and	r0, r0, r4
   1f2d0:	ldrd	r2, [r3, #48]	; 0x30
   1f2d4:	and	r1, r1, r5
   1f2d8:	ldrd	r4, [sp]
   1f2dc:	strd	r0, [sp, #104]	; 0x68
   1f2e0:	and	r1, fp, r9
   1f2e4:	eor	r4, r4, r2
   1f2e8:	ldr	r2, [sp, #72]	; 0x48
   1f2ec:	eor	r5, r5, r3
   1f2f0:	ldr	r3, [sp, #76]	; 0x4c
   1f2f4:	strd	r4, [sp]
   1f2f8:	and	r0, sl, r8
   1f2fc:	ldrd	r4, [sp, #104]	; 0x68
   1f300:	orr	ip, ip, r3, lsl #14
   1f304:	str	ip, [sp, #3128]	; 0xc38
   1f308:	eor	r1, r1, r5
   1f30c:	lsr	r5, r2, #14
   1f310:	orr	r5, r5, r3, lsl #18
   1f314:	eor	r0, r0, r4
   1f318:	lsr	ip, r3, #14
   1f31c:	lsr	r4, r3, #18
   1f320:	ldrd	r2, [sp]
   1f324:	str	r5, [sp, #3136]	; 0xc40
   1f328:	adds	r0, r0, r2
   1f32c:	movw	r2, #8511	; 0x213f
   1f330:	adc	r1, r1, r3
   1f334:	ldr	r3, [sp, #72]	; 0x48
   1f338:	movt	r2, #39163	; 0x98fb
   1f33c:	orr	r4, r4, r3, lsl #14
   1f340:	str	r4, [sp, #3132]	; 0xc3c
   1f344:	ldr	r4, [sp, #72]	; 0x48
   1f348:	lsl	r5, r3, #23
   1f34c:	movw	r3, #10184	; 0x27c8
   1f350:	movt	r3, #45059	; 0xb003
   1f354:	orr	ip, ip, r4, lsl #18
   1f358:	str	ip, [sp, #3140]	; 0xc44
   1f35c:	ldr	ip, [sp, #76]	; 0x4c
   1f360:	adds	r4, r0, r6
   1f364:	orr	r5, r5, ip, lsr #9
   1f368:	str	r5, [sp, #3144]	; 0xc48
   1f36c:	adc	r5, r1, r7
   1f370:	ldrd	r6, [sp, #152]	; 0x98
   1f374:	strd	r4, [sp]
   1f378:	lsl	ip, ip, #23
   1f37c:	adds	r2, r2, r6
   1f380:	ldr	r5, [sp, #72]	; 0x48
   1f384:	adc	r3, r3, r7
   1f388:	ldrd	r6, [sp, #40]	; 0x28
   1f38c:	orr	ip, ip, r5, lsr #9
   1f390:	adds	r6, r6, r2
   1f394:	add	r5, sp, #3072	; 0xc00
   1f398:	adc	r7, r7, r3
   1f39c:	add	r3, sp, #3072	; 0xc00
   1f3a0:	str	ip, [sp, #3148]	; 0xc4c
   1f3a4:	ldrd	r0, [r5, #56]	; 0x38
   1f3a8:	ldrd	r4, [r5, #64]	; 0x40
   1f3ac:	ldrd	r2, [r3, #72]	; 0x48
   1f3b0:	eor	r0, r0, r4
   1f3b4:	eor	r1, r1, r5
   1f3b8:	strd	r6, [sp, #40]	; 0x28
   1f3bc:	eor	r0, r0, r2
   1f3c0:	eor	r1, r1, r3
   1f3c4:	ldrd	r6, [sp, #72]	; 0x48
   1f3c8:	ldrd	r2, [sp, #64]	; 0x40
   1f3cc:	ldr	r5, [sp]
   1f3d0:	bic	r7, r3, r7
   1f3d4:	ldr	r3, [sp, #4]
   1f3d8:	bic	r6, r2, r6
   1f3dc:	lsl	r4, r5, #30
   1f3e0:	lsr	ip, r5, #28
   1f3e4:	orr	r4, r4, r3, lsr #2
   1f3e8:	orr	ip, ip, r3, lsl #4
   1f3ec:	str	r4, [sp, #3152]	; 0xc50
   1f3f0:	lsl	r4, r3, #30
   1f3f4:	str	ip, [sp, #3160]	; 0xc58
   1f3f8:	lsr	ip, r3, #28
   1f3fc:	ldrd	r2, [sp, #40]	; 0x28
   1f400:	adds	r2, r2, r0
   1f404:	adc	r3, r3, r1
   1f408:	strd	r2, [sp, #40]	; 0x28
   1f40c:	ldrd	r2, [sp, #48]	; 0x30
   1f410:	ldrd	r0, [sp, #72]	; 0x48
   1f414:	and	r1, r1, r3
   1f418:	ldr	r3, [sp]
   1f41c:	and	r0, r0, r2
   1f420:	eor	r1, r1, r7
   1f424:	eor	r0, r0, r6
   1f428:	ldr	r6, [sp, #4]
   1f42c:	orr	r4, r4, r3, lsr #2
   1f430:	mov	r5, r3
   1f434:	str	r4, [sp, #3156]	; 0xc54
   1f438:	orr	ip, ip, r3, lsl #4
   1f43c:	lsl	r4, r3, #25
   1f440:	ldrd	r2, [sp, #40]	; 0x28
   1f444:	str	ip, [sp, #3164]	; 0xc5c
   1f448:	orr	r4, r4, r6, lsr #7
   1f44c:	adds	r2, r2, r0
   1f450:	str	r4, [sp, #3168]	; 0xc60
   1f454:	adc	r3, r3, r1
   1f458:	lsl	ip, r6, #25
   1f45c:	adds	r4, r2, r8
   1f460:	orr	ip, ip, r5, lsr #7
   1f464:	adc	r5, r3, r9
   1f468:	add	r9, sp, #3072	; 0xc00
   1f46c:	ldrd	r6, [sp, #8]
   1f470:	ldrd	r0, [r9, #80]	; 0x50
   1f474:	ldrd	r8, [r9, #88]	; 0x58
   1f478:	eor	r6, r6, sl
   1f47c:	strd	r4, [sp, #40]	; 0x28
   1f480:	eor	r7, r7, fp
   1f484:	ldrd	r4, [sp]
   1f488:	eor	r1, r1, r9
   1f48c:	add	r9, sp, #3072	; 0xc00
   1f490:	str	ip, [sp, #3172]	; 0xc64
   1f494:	and	r6, r6, r4
   1f498:	and	r7, r7, r5
   1f49c:	ldrd	r4, [sp, #8]
   1f4a0:	eor	r0, r0, r8
   1f4a4:	ldrd	r8, [r9, #96]	; 0x60
   1f4a8:	and	r4, r4, sl
   1f4ac:	ldr	ip, [sp, #40]	; 0x28
   1f4b0:	eor	r4, r4, r6
   1f4b4:	eor	r0, r0, r8
   1f4b8:	adds	r0, r0, r4
   1f4bc:	ldr	r4, [sp, #44]	; 0x2c
   1f4c0:	and	r5, r5, fp
   1f4c4:	eor	r1, r1, r9
   1f4c8:	eor	r5, r5, r7
   1f4cc:	ldr	r7, [sp, #40]	; 0x28
   1f4d0:	adc	r1, r1, r5
   1f4d4:	lsr	r6, ip, #18
   1f4d8:	mov	r5, r4
   1f4dc:	adds	r8, r0, r2
   1f4e0:	orr	r6, r6, r4, lsl #14
   1f4e4:	lsr	ip, ip, #14
   1f4e8:	str	r6, [sp, #3176]	; 0xc68
   1f4ec:	mov	r6, r5
   1f4f0:	adc	r9, r1, r3
   1f4f4:	orr	ip, ip, r5, lsl #18
   1f4f8:	lsl	r1, r6, #23
   1f4fc:	str	ip, [sp, #3184]	; 0xc70
   1f500:	lsr	r4, r4, #18
   1f504:	lsl	ip, r7, #23
   1f508:	lsr	r5, r5, #14
   1f50c:	orr	r4, r4, r7, lsl #14
   1f510:	orr	r5, r5, r7, lsl #18
   1f514:	orr	ip, ip, r6, lsr #9
   1f518:	orr	r1, r1, r7, lsr #9
   1f51c:	ldrd	r6, [sp, #160]	; 0xa0
   1f520:	movw	r2, #3812	; 0xee4
   1f524:	movt	r2, #48879	; 0xbeef
   1f528:	adds	r2, r2, r6
   1f52c:	movw	r3, #32711	; 0x7fc7
   1f530:	movt	r3, #48985	; 0xbf59
   1f534:	str	r5, [sp, #3188]	; 0xc74
   1f538:	adc	r3, r3, r7
   1f53c:	add	r7, sp, #3072	; 0xc00
   1f540:	str	r4, [sp, #3180]	; 0xc6c
   1f544:	lsl	r0, r8, #30
   1f548:	ldrd	r4, [r7, #104]	; 0x68
   1f54c:	orr	r0, r0, r9, lsr #2
   1f550:	ldrd	r6, [r7, #112]	; 0x70
   1f554:	str	ip, [sp, #3192]	; 0xc78
   1f558:	lsl	ip, r9, #30
   1f55c:	eor	r4, r4, r6
   1f560:	eor	r5, r5, r7
   1f564:	ldrd	r6, [sp, #64]	; 0x40
   1f568:	orr	ip, ip, r8, lsr #2
   1f56c:	str	r1, [sp, #3196]	; 0xc7c
   1f570:	lsr	r1, r8, #28
   1f574:	adds	r6, r6, r2
   1f578:	orr	r1, r1, r9, lsl #4
   1f57c:	adc	r7, r7, r3
   1f580:	strd	r6, [sp, #104]	; 0x68
   1f584:	add	r6, sp, #3072	; 0xc00
   1f588:	str	r0, [sp, #3200]	; 0xc80
   1f58c:	str	r1, [sp, #3208]	; 0xc88
   1f590:	lsr	r1, r9, #28
   1f594:	ldrd	r2, [r6, #120]	; 0x78
   1f598:	orr	r1, r1, r8, lsl #4
   1f59c:	lsl	r0, r8, #25
   1f5a0:	eor	r2, r2, r4
   1f5a4:	eor	r3, r3, r5
   1f5a8:	strd	r2, [sp, #64]	; 0x40
   1f5ac:	orr	r0, r0, r9, lsr #7
   1f5b0:	ldrd	r4, [sp, #48]	; 0x30
   1f5b4:	ldrd	r2, [sp, #40]	; 0x28
   1f5b8:	ldrd	r6, [sp, #72]	; 0x48
   1f5bc:	bic	r2, r4, r2
   1f5c0:	bic	r3, r5, r3
   1f5c4:	ldrd	r4, [sp, #40]	; 0x28
   1f5c8:	strd	r2, [sp, #176]	; 0xb0
   1f5cc:	and	r4, r4, r6
   1f5d0:	ldrd	r2, [sp, #104]	; 0x68
   1f5d4:	and	r5, r5, r7
   1f5d8:	ldrd	r6, [sp, #64]	; 0x40
   1f5dc:	str	r1, [sp, #3212]	; 0xc8c
   1f5e0:	lsl	r1, r9, #25
   1f5e4:	adds	r2, r2, r6
   1f5e8:	str	r0, [sp, #3216]	; 0xc90
   1f5ec:	adc	r3, r3, r7
   1f5f0:	strd	r2, [sp, #64]	; 0x40
   1f5f4:	ldrd	r2, [sp, #176]	; 0xb0
   1f5f8:	orr	r1, r1, r8, lsr #7
   1f5fc:	ldrd	r6, [sp]
   1f600:	eor	r4, r4, r2
   1f604:	eor	r5, r5, r3
   1f608:	ldrd	r2, [sp, #8]
   1f60c:	str	r1, [sp, #3220]	; 0xc94
   1f610:	ldrd	r0, [sp, #64]	; 0x40
   1f614:	eor	r7, r7, r3
   1f618:	add	r3, sp, #3072	; 0xc00
   1f61c:	str	ip, [sp, #3204]	; 0xc84
   1f620:	adds	r0, r0, r4
   1f624:	eor	r6, r6, r2
   1f628:	adc	r1, r1, r5
   1f62c:	ldrd	r4, [r3, #128]	; 0x80
   1f630:	ldrd	r2, [r3, #136]	; 0x88
   1f634:	and	r6, r6, r8
   1f638:	and	r7, r7, r9
   1f63c:	eor	r4, r4, r2
   1f640:	eor	r5, r5, r3
   1f644:	ldrd	r2, [sp, #8]
   1f648:	strd	r4, [sp, #104]	; 0x68
   1f64c:	ldrd	r4, [sp]
   1f650:	and	r4, r4, r2
   1f654:	adds	r2, r0, sl
   1f658:	and	r5, r5, r3
   1f65c:	adc	r3, r1, fp
   1f660:	add	fp, sp, #3072	; 0xc00
   1f664:	strd	r2, [sp, #64]	; 0x40
   1f668:	ldrd	r2, [sp, #104]	; 0x68
   1f66c:	eor	r4, r4, r6
   1f670:	ldrd	sl, [fp, #144]	; 0x90
   1f674:	eor	r5, r5, r7
   1f678:	ldr	ip, [sp, #64]	; 0x40
   1f67c:	movw	r6, #36802	; 0x8fc2
   1f680:	eor	r2, r2, sl
   1f684:	eor	r3, r3, fp
   1f688:	adds	r2, r2, r4
   1f68c:	movt	r6, #15784	; 0x3da8
   1f690:	adc	r3, r3, r5
   1f694:	adds	sl, r2, r0
   1f698:	ldr	r0, [sp, #68]	; 0x44
   1f69c:	lsr	r4, ip, #18
   1f6a0:	adc	fp, r3, r1
   1f6a4:	lsr	ip, ip, #14
   1f6a8:	movw	r7, #3059	; 0xbf3
   1f6ac:	movt	r7, #50912	; 0xc6e0
   1f6b0:	orr	r4, r4, r0, lsl #14
   1f6b4:	str	r4, [sp, #3224]	; 0xc98
   1f6b8:	ldr	r4, [sp, #64]	; 0x40
   1f6bc:	lsr	r2, r0, #18
   1f6c0:	lsr	r1, r0, #14
   1f6c4:	orr	ip, ip, r0, lsl #18
   1f6c8:	str	ip, [sp, #3232]	; 0xca0
   1f6cc:	lsl	ip, fp, #30
   1f6d0:	orr	r2, r2, r4, lsl #14
   1f6d4:	orr	r1, r1, r4, lsl #18
   1f6d8:	lsl	r3, r4, #23
   1f6dc:	str	r2, [sp, #3228]	; 0xc9c
   1f6e0:	str	r1, [sp, #3236]	; 0xca4
   1f6e4:	lsl	r2, sl, #30
   1f6e8:	lsl	r1, r0, #23
   1f6ec:	orr	r3, r3, r0, lsr #9
   1f6f0:	orr	r1, r1, r4, lsr #9
   1f6f4:	orr	r2, r2, fp, lsr #2
   1f6f8:	str	r3, [sp, #3240]	; 0xca8
   1f6fc:	lsr	r3, sl, #28
   1f700:	str	r1, [sp, #3244]	; 0xcac
   1f704:	orr	r3, r3, fp, lsl #4
   1f708:	str	r2, [sp, #3248]	; 0xcb0
   1f70c:	lsr	r2, fp, #28
   1f710:	ldrd	r0, [sp, #168]	; 0xa8
   1f714:	orr	r2, r2, sl, lsl #4
   1f718:	str	r3, [sp, #3256]	; 0xcb8
   1f71c:	lsl	r3, sl, #25
   1f720:	adds	r0, r0, r6
   1f724:	str	r2, [sp, #3260]	; 0xcbc
   1f728:	adc	r1, r1, r7
   1f72c:	add	r7, sp, #3072	; 0xc00
   1f730:	orr	r3, r3, fp, lsr #7
   1f734:	str	r3, [sp, #3264]	; 0xcc0
   1f738:	ldrd	r4, [r7, #152]	; 0x98
   1f73c:	orr	ip, ip, sl, lsr #2
   1f740:	ldrd	r6, [r7, #160]	; 0xa0
   1f744:	ldrd	r2, [sp, #48]	; 0x30
   1f748:	eor	r5, r5, r7
   1f74c:	add	r7, sp, #3072	; 0xc00
   1f750:	adds	r2, r2, r0
   1f754:	eor	r4, r4, r6
   1f758:	adc	r3, r3, r1
   1f75c:	ldrd	r6, [r7, #168]	; 0xa8
   1f760:	strd	r2, [sp, #48]	; 0x30
   1f764:	ldrd	r0, [sp, #72]	; 0x48
   1f768:	eor	r4, r4, r6
   1f76c:	ldrd	r2, [sp, #64]	; 0x40
   1f770:	eor	r5, r5, r7
   1f774:	ldrd	r6, [sp, #64]	; 0x40
   1f778:	bic	r2, r0, r2
   1f77c:	bic	r3, r1, r3
   1f780:	ldrd	r0, [sp, #40]	; 0x28
   1f784:	str	ip, [sp, #3252]	; 0xcb4
   1f788:	lsl	ip, fp, #25
   1f78c:	and	r6, r6, r0
   1f790:	and	r7, r7, r1
   1f794:	ldrd	r0, [sp, #48]	; 0x30
   1f798:	eor	r2, r2, r6
   1f79c:	eor	r3, r3, r7
   1f7a0:	orr	ip, ip, sl, lsr #7
   1f7a4:	adds	r0, r0, r4
   1f7a8:	str	ip, [sp, #3268]	; 0xcc4
   1f7ac:	adc	r1, r1, r5
   1f7b0:	strd	r0, [sp, #48]	; 0x30
   1f7b4:	add	r1, sp, #3072	; 0xc00
   1f7b8:	ldrd	r4, [sp]
   1f7bc:	ldrd	r6, [r1, #176]	; 0xb0
   1f7c0:	eor	r4, r4, r8
   1f7c4:	ldrd	r0, [r1, #184]	; 0xb8
   1f7c8:	eor	r5, r5, r9
   1f7cc:	eor	r6, r6, r0
   1f7d0:	eor	r7, r7, r1
   1f7d4:	ldrd	r0, [sp, #48]	; 0x30
   1f7d8:	strd	r6, [sp, #104]	; 0x68
   1f7dc:	and	r6, r4, sl
   1f7e0:	and	r7, r5, fp
   1f7e4:	strd	r6, [sp, #176]	; 0xb0
   1f7e8:	add	r7, sp, #3072	; 0xc00
   1f7ec:	adds	r2, r2, r0
   1f7f0:	ldrd	r4, [sp, #104]	; 0x68
   1f7f4:	adc	r3, r3, r1
   1f7f8:	ldrd	r6, [r7, #192]	; 0xc0
   1f7fc:	ldrd	r0, [sp]
   1f800:	eor	r4, r4, r6
   1f804:	eor	r5, r5, r7
   1f808:	strd	r4, [sp, #48]	; 0x30
   1f80c:	and	r0, r0, r8
   1f810:	ldrd	r4, [sp, #176]	; 0xb0
   1f814:	and	r1, r1, r9
   1f818:	ldrd	r6, [sp, #48]	; 0x30
   1f81c:	eor	r4, r4, r0
   1f820:	eor	r5, r5, r1
   1f824:	adds	r4, r4, r6
   1f828:	movw	r0, #42789	; 0xa725
   1f82c:	adc	r5, r5, r7
   1f830:	ldrd	r6, [sp, #8]
   1f834:	movt	r0, #37642	; 0x930a
   1f838:	movw	r1, #37191	; 0x9147
   1f83c:	adds	r6, r6, r2
   1f840:	movt	r1, #54695	; 0xd5a7
   1f844:	adc	r7, r7, r3
   1f848:	strd	r6, [sp, #104]	; 0x68
   1f84c:	adds	r6, r4, r2
   1f850:	ldr	ip, [sp, #108]	; 0x6c
   1f854:	adc	r7, r5, r3
   1f858:	strd	r6, [sp, #8]
   1f85c:	ldr	r7, [sp, #104]	; 0x68
   1f860:	ldrd	r2, [sp, #88]	; 0x58
   1f864:	adds	r2, r2, r0
   1f868:	lsr	r0, r7, #18
   1f86c:	adc	r3, r3, r1
   1f870:	orr	r0, r0, ip, lsl #14
   1f874:	lsr	r1, r7, #14
   1f878:	str	r0, [sp, #3272]	; 0xcc8
   1f87c:	ldr	r6, [sp, #108]	; 0x6c
   1f880:	mov	r0, ip
   1f884:	orr	r1, r1, r0, lsl #18
   1f888:	lsr	ip, ip, #18
   1f88c:	lsr	r0, r0, #14
   1f890:	str	r1, [sp, #3280]	; 0xcd0
   1f894:	mov	r4, r7
   1f898:	orr	ip, ip, r7, lsl #14
   1f89c:	orr	r0, r0, r7, lsl #18
   1f8a0:	lsl	r1, r7, #23
   1f8a4:	add	r7, sp, #3072	; 0xc00
   1f8a8:	orr	r1, r1, r6, lsr #9
   1f8ac:	str	r1, [sp, #3288]	; 0xcd8
   1f8b0:	lsl	r1, r6, #23
   1f8b4:	str	ip, [sp, #3276]	; 0xccc
   1f8b8:	orr	r1, r1, r4, lsr #9
   1f8bc:	str	r0, [sp, #3284]	; 0xcd4
   1f8c0:	ldrd	r4, [r7, #200]	; 0xc8
   1f8c4:	ldrd	r6, [r7, #208]	; 0xd0
   1f8c8:	ldr	ip, [sp, #8]
   1f8cc:	eor	r4, r4, r6
   1f8d0:	eor	r5, r5, r7
   1f8d4:	ldrd	r6, [sp, #72]	; 0x48
   1f8d8:	str	r1, [sp, #3292]	; 0xcdc
   1f8dc:	lsr	r1, ip, #28
   1f8e0:	adds	r6, r6, r2
   1f8e4:	ldr	r2, [sp, #8]
   1f8e8:	adc	r7, r7, r3
   1f8ec:	strd	r6, [sp, #72]	; 0x48
   1f8f0:	ldr	r7, [sp, #12]
   1f8f4:	lsl	r0, ip, #30
   1f8f8:	ldr	r3, [sp, #8]
   1f8fc:	orr	r1, r1, r7, lsl #4
   1f900:	str	r1, [sp, #3304]	; 0xce8
   1f904:	lsl	r1, r2, #25
   1f908:	add	r2, sp, #3072	; 0xc00
   1f90c:	orr	r0, r0, r7, lsr #2
   1f910:	lsl	ip, r7, #30
   1f914:	str	r0, [sp, #3296]	; 0xce0
   1f918:	lsr	r0, r7, #28
   1f91c:	ldrd	r6, [r2, #216]	; 0xd8
   1f920:	orr	ip, ip, r3, lsr #2
   1f924:	str	ip, [sp, #3300]	; 0xce4
   1f928:	orr	r0, r0, r3, lsl #4
   1f92c:	ldr	ip, [sp, #12]
   1f930:	eor	r6, r6, r4
   1f934:	eor	r7, r7, r5
   1f938:	ldrd	r4, [sp, #104]	; 0x68
   1f93c:	strd	r6, [sp, #48]	; 0x30
   1f940:	ldrd	r6, [sp, #40]	; 0x28
   1f944:	orr	r1, r1, ip, lsr #7
   1f948:	str	r0, [sp, #3308]	; 0xcec
   1f94c:	bic	r4, r6, r4
   1f950:	bic	r5, r7, r5
   1f954:	str	r1, [sp, #3312]	; 0xcf0
   1f958:	strd	r4, [sp, #176]	; 0xb0
   1f95c:	ldrd	r0, [sp, #64]	; 0x40
   1f960:	ldrd	r4, [sp, #104]	; 0x68
   1f964:	ldrd	r2, [sp, #48]	; 0x30
   1f968:	ldrd	r6, [sp, #72]	; 0x48
   1f96c:	and	r5, r5, r1
   1f970:	lsl	r1, ip, #25
   1f974:	ldr	ip, [sp, #8]
   1f978:	adds	r6, r6, r2
   1f97c:	and	r4, r4, r0
   1f980:	adc	r7, r7, r3
   1f984:	strd	r6, [sp, #48]	; 0x30
   1f988:	ldrd	r6, [sp, #176]	; 0xb0
   1f98c:	orr	r1, r1, ip, lsr #7
   1f990:	str	r1, [sp, #3316]	; 0xcf4
   1f994:	ldrd	r0, [sp, #48]	; 0x30
   1f998:	eor	r4, r4, r6
   1f99c:	eor	r5, r5, r7
   1f9a0:	eor	r6, sl, r8
   1f9a4:	adds	r0, r0, r4
   1f9a8:	eor	r7, fp, r9
   1f9ac:	adc	r1, r1, r5
   1f9b0:	add	r5, sp, #3072	; 0xc00
   1f9b4:	ldrd	r2, [r5, #224]	; 0xe0
   1f9b8:	ldrd	r4, [r5, #232]	; 0xe8
   1f9bc:	eor	r2, r2, r4
   1f9c0:	eor	r3, r3, r5
   1f9c4:	strd	r2, [sp, #48]	; 0x30
   1f9c8:	ldrd	r4, [sp]
   1f9cc:	ldrd	r2, [sp, #8]
   1f9d0:	adds	r4, r4, r0
   1f9d4:	adc	r5, r5, r1
   1f9d8:	strd	r4, [sp, #176]	; 0xb0
   1f9dc:	add	r5, sp, #3072	; 0xc00
   1f9e0:	and	r2, r2, r6
   1f9e4:	and	r3, r3, r7
   1f9e8:	ldrd	r6, [sp, #48]	; 0x30
   1f9ec:	ldrd	r4, [r5, #240]	; 0xf0
   1f9f0:	strd	r2, [sp, #72]	; 0x48
   1f9f4:	and	r2, sl, r8
   1f9f8:	eor	r6, r6, r4
   1f9fc:	eor	r7, r7, r5
   1fa00:	strd	r6, [sp]
   1fa04:	and	r3, fp, r9
   1fa08:	ldrd	r6, [sp, #72]	; 0x48
   1fa0c:	ldrd	r4, [sp]
   1fa10:	eor	r2, r2, r6
   1fa14:	eor	r3, r3, r7
   1fa18:	ldr	r7, [sp, #176]	; 0xb0
   1fa1c:	adds	r4, r4, r2
   1fa20:	adc	r5, r5, r3
   1fa24:	adds	r6, r4, r0
   1fa28:	ldr	r4, [sp, #176]	; 0xb0
   1fa2c:	add	r0, sp, #3328	; 0xd00
   1fa30:	lsr	r2, r7, #18
   1fa34:	lsr	r3, r7, #14
   1fa38:	adc	r7, r5, r1
   1fa3c:	strd	r6, [sp]
   1fa40:	ldr	r7, [sp, #180]	; 0xb4
   1fa44:	movw	r6, #33391	; 0x826f
   1fa48:	ldr	ip, [sp]
   1fa4c:	movt	r6, #57347	; 0xe003
   1fa50:	lsr	r1, r7, #14
   1fa54:	orr	r2, r2, r7, lsl #14
   1fa58:	orr	r1, r1, r4, lsl #18
   1fa5c:	str	r1, [sp, #3332]	; 0xd04
   1fa60:	lsl	r1, r7, #23
   1fa64:	str	r2, [sp, #3320]	; 0xcf8
   1fa68:	orr	r1, r1, r4, lsr #9
   1fa6c:	str	r1, [sp, #3340]	; 0xd0c
   1fa70:	ldr	r1, [sp, #4]
   1fa74:	lsr	r2, r7, #18
   1fa78:	orr	r3, r3, r7, lsl #18
   1fa7c:	orr	r2, r2, r4, lsl #14
   1fa80:	str	r3, [sp, #3328]	; 0xd00
   1fa84:	lsl	r3, r4, #23
   1fa88:	str	r2, [sp, #3324]	; 0xcfc
   1fa8c:	lsl	r2, ip, #30
   1fa90:	ldrd	r4, [sp, #112]	; 0x70
   1fa94:	orr	r3, r3, r7, lsr #9
   1fa98:	orr	r2, r2, r1, lsr #2
   1fa9c:	str	r3, [sp, #3336]	; 0xd08
   1faa0:	str	r2, [sp, #3344]	; 0xd10
   1faa4:	lsr	r3, ip, #28
   1faa8:	mov	r2, r1
   1faac:	lsl	r1, r1, #30
   1fab0:	orr	r3, r3, r2, lsl #4
   1fab4:	orr	r1, r1, ip, lsr #2
   1fab8:	lsr	r2, r2, #28
   1fabc:	str	r1, [sp, #3348]	; 0xd14
   1fac0:	add	r1, sp, #3072	; 0xc00
   1fac4:	adds	r6, r6, r4
   1fac8:	orr	r2, r2, ip, lsl #4
   1facc:	movw	r7, #25425	; 0x6351
   1fad0:	str	r2, [sp, #3356]	; 0xd1c
   1fad4:	movt	r7, #1738	; 0x6ca
   1fad8:	ldr	r2, [sp, #4]
   1fadc:	adc	r7, r7, r5
   1fae0:	ldrd	r4, [r1, #248]	; 0xf8
   1fae4:	ldrd	r0, [r0]
   1fae8:	str	r3, [sp, #3352]	; 0xd18
   1faec:	lsl	r3, ip, #25
   1faf0:	eor	r5, r5, r1
   1faf4:	orr	r3, r3, r2, lsr #7
   1faf8:	lsl	r1, r2, #25
   1fafc:	str	r3, [sp, #3360]	; 0xd20
   1fb00:	ldrd	r2, [sp, #40]	; 0x28
   1fb04:	eor	r4, r4, r0
   1fb08:	orr	r1, r1, ip, lsr #7
   1fb0c:	adds	r2, r2, r6
   1fb10:	adc	r3, r3, r7
   1fb14:	add	r7, sp, #3584	; 0xe00
   1fb18:	strd	r2, [sp, #40]	; 0x28
   1fb1c:	ldrd	r6, [r7, #-248]	; 0xffffff08
   1fb20:	ldrd	r2, [sp, #176]	; 0xb0
   1fb24:	eor	r4, r4, r6
   1fb28:	eor	r5, r5, r7
   1fb2c:	ldrd	r6, [sp, #64]	; 0x40
   1fb30:	str	r1, [sp, #3364]	; 0xd24
   1fb34:	bic	r2, r6, r2
   1fb38:	ldrd	r0, [sp, #176]	; 0xb0
   1fb3c:	bic	r3, r7, r3
   1fb40:	ldrd	r6, [sp, #104]	; 0x68
   1fb44:	and	r0, r0, r6
   1fb48:	and	r1, r1, r7
   1fb4c:	ldrd	r6, [sp, #40]	; 0x28
   1fb50:	eor	r2, r2, r0
   1fb54:	eor	r3, r3, r1
   1fb58:	adds	r6, r6, r4
   1fb5c:	adc	r7, r7, r5
   1fb60:	add	r5, sp, #3584	; 0xe00
   1fb64:	strd	r6, [sp, #40]	; 0x28
   1fb68:	ldrd	r0, [r5, #-240]	; 0xffffff10
   1fb6c:	ldrd	r4, [r5, #-232]	; 0xffffff18
   1fb70:	ldrd	r6, [sp, #8]
   1fb74:	eor	r0, r0, r4
   1fb78:	eor	r1, r1, r5
   1fb7c:	strd	r0, [sp, #48]	; 0x30
   1fb80:	eor	r6, r6, sl
   1fb84:	ldrd	r0, [sp]
   1fb88:	eor	r7, r7, fp
   1fb8c:	ldrd	r4, [sp, #40]	; 0x28
   1fb90:	and	r0, r0, r6
   1fb94:	and	r1, r1, r7
   1fb98:	strd	r0, [sp, #72]	; 0x48
   1fb9c:	add	r1, sp, #3584	; 0xe00
   1fba0:	adds	r2, r2, r4
   1fba4:	ldrd	r6, [sp, #48]	; 0x30
   1fba8:	ldrd	r0, [r1, #-224]	; 0xffffff20
   1fbac:	adc	r3, r3, r5
   1fbb0:	ldrd	r4, [sp, #8]
   1fbb4:	eor	r6, r6, r0
   1fbb8:	eor	r7, r7, r1
   1fbbc:	strd	r6, [sp, #48]	; 0x30
   1fbc0:	and	r4, r4, sl
   1fbc4:	ldrd	r6, [sp, #72]	; 0x48
   1fbc8:	and	r5, r5, fp
   1fbcc:	adds	r0, r2, r8
   1fbd0:	eor	r4, r4, r6
   1fbd4:	eor	r5, r5, r7
   1fbd8:	ldrd	r6, [sp, #48]	; 0x30
   1fbdc:	adc	r1, r3, r9
   1fbe0:	ldrd	r8, [sp, #208]	; 0xd0
   1fbe4:	strd	r0, [sp, #40]	; 0x28
   1fbe8:	adds	r4, r4, r6
   1fbec:	ldrd	r0, [sp, #24]
   1fbf0:	adc	r5, r5, r7
   1fbf4:	adds	r8, r8, r0
   1fbf8:	adc	r9, r9, r1
   1fbfc:	adds	r6, r4, r2
   1fc00:	ldrd	r0, [sp, #144]	; 0x90
   1fc04:	adc	r7, r5, r3
   1fc08:	ldrd	r4, [sp, #216]	; 0xd8
   1fc0c:	adds	r8, r8, r0
   1fc10:	strd	r6, [sp, #48]	; 0x30
   1fc14:	adc	r9, r9, r1
   1fc18:	adds	r4, r4, r8
   1fc1c:	ldrd	r6, [sp, #16]
   1fc20:	adc	r5, r5, r9
   1fc24:	strd	r4, [sp, #24]
   1fc28:	ldrd	r4, [sp, #240]	; 0xf0
   1fc2c:	ldr	r1, [sp, #40]	; 0x28
   1fc30:	adds	r4, r4, r6
   1fc34:	adc	r5, r5, r7
   1fc38:	ldr	r7, [sp, #44]	; 0x2c
   1fc3c:	lsr	r2, r1, #18
   1fc40:	lsr	r3, r1, #14
   1fc44:	lsl	r1, r1, #23
   1fc48:	mov	r9, r7
   1fc4c:	orr	r2, r2, r7, lsl #14
   1fc50:	orr	r3, r3, r7, lsl #18
   1fc54:	lsr	ip, r7, #18
   1fc58:	lsr	r0, r7, #14
   1fc5c:	ldrd	r6, [sp, #152]	; 0x98
   1fc60:	str	r2, [sp, #3368]	; 0xd28
   1fc64:	orr	r1, r1, r9, lsr #9
   1fc68:	adds	r4, r4, r6
   1fc6c:	str	r3, [sp, #3376]	; 0xd30
   1fc70:	adc	r5, r5, r7
   1fc74:	ldr	r7, [sp, #40]	; 0x28
   1fc78:	ldr	r3, [sp, #48]	; 0x30
   1fc7c:	movw	r6, #28272	; 0x6e70
   1fc80:	movt	r6, #2574	; 0xa0e
   1fc84:	orr	ip, ip, r7, lsl #14
   1fc88:	str	ip, [sp, #3372]	; 0xd2c
   1fc8c:	ldr	r8, [sp, #40]	; 0x28
   1fc90:	lsl	r2, r3, #30
   1fc94:	str	r1, [sp, #3384]	; 0xd38
   1fc98:	lsl	r1, r9, #23
   1fc9c:	ldr	ip, [sp, #48]	; 0x30
   1fca0:	lsr	r3, r3, #28
   1fca4:	orr	r0, r0, r8, lsl #18
   1fca8:	ldrd	r8, [sp, #200]	; 0xc8
   1fcac:	str	r0, [sp, #3380]	; 0xd34
   1fcb0:	movw	r7, #10599	; 0x2967
   1fcb4:	adds	r8, r8, r4
   1fcb8:	ldr	r0, [sp, #52]	; 0x34
   1fcbc:	adc	r9, r9, r5
   1fcc0:	strd	r8, [sp, #16]
   1fcc4:	ldr	r9, [sp, #40]	; 0x28
   1fcc8:	movt	r7, #5161	; 0x1429
   1fccc:	orr	r2, r2, r0, lsr #2
   1fcd0:	orr	r3, r3, r0, lsl #4
   1fcd4:	str	r2, [sp, #3392]	; 0xd40
   1fcd8:	lsl	r2, r0, #30
   1fcdc:	orr	r1, r1, r9, lsr #9
   1fce0:	str	r1, [sp, #3388]	; 0xd3c
   1fce4:	add	r1, sp, #3584	; 0xe00
   1fce8:	lsr	r0, r0, #28
   1fcec:	orr	r0, r0, ip, lsl #4
   1fcf0:	str	r0, [sp, #3404]	; 0xd4c
   1fcf4:	ldrd	r4, [r1, #-216]	; 0xffffff28
   1fcf8:	orr	r2, r2, ip, lsr #2
   1fcfc:	ldrd	r0, [r1, #-208]	; 0xffffff30
   1fd00:	ldrd	r8, [sp, #184]	; 0xb8
   1fd04:	eor	r5, r5, r1
   1fd08:	ldr	r1, [sp, #24]
   1fd0c:	str	r2, [sp, #3396]	; 0xd44
   1fd10:	adds	r6, r6, r8
   1fd14:	ldr	r2, [sp, #52]	; 0x34
   1fd18:	adc	r7, r7, r9
   1fd1c:	eor	r4, r4, r0
   1fd20:	ldrd	r8, [sp]
   1fd24:	lsr	r1, r1, #6
   1fd28:	str	r1, [sp, #608]	; 0x260
   1fd2c:	ldrd	r0, [sp, #8]
   1fd30:	str	r3, [sp, #3400]	; 0xd48
   1fd34:	lsl	r3, ip, #25
   1fd38:	orr	r3, r3, r2, lsr #7
   1fd3c:	eor	r9, r9, r1
   1fd40:	str	r3, [sp, #3408]	; 0xd50
   1fd44:	add	r1, sp, #3584	; 0xe00
   1fd48:	lsl	r3, r2, #25
   1fd4c:	eor	r8, r8, r0
   1fd50:	orr	r3, r3, ip, lsr #7
   1fd54:	str	r3, [sp, #3412]	; 0xd54
   1fd58:	ldrd	r2, [sp, #64]	; 0x40
   1fd5c:	ldrd	r0, [r1, #-200]	; 0xffffff38
   1fd60:	adds	r6, r6, r2
   1fd64:	adc	r7, r7, r3
   1fd68:	eor	r4, r4, r0
   1fd6c:	ldrd	r2, [sp, #104]	; 0x68
   1fd70:	eor	r5, r5, r1
   1fd74:	ldrd	r0, [sp, #40]	; 0x28
   1fd78:	adds	r6, r6, r4
   1fd7c:	adc	r7, r7, r5
   1fd80:	ldrd	r4, [sp, #40]	; 0x28
   1fd84:	bic	r0, r2, r0
   1fd88:	bic	r1, r3, r1
   1fd8c:	ldrd	r2, [sp, #48]	; 0x30
   1fd90:	and	r2, r2, r8
   1fd94:	and	r3, r3, r9
   1fd98:	strd	r2, [sp, #64]	; 0x40
   1fd9c:	add	r9, sp, #3584	; 0xe00
   1fda0:	ldr	r3, [sp, #28]
   1fda4:	ldr	r8, [sp, #608]	; 0x260
   1fda8:	orr	r3, r8, r3, lsl #26
   1fdac:	str	r3, [sp, #608]	; 0x260
   1fdb0:	ldrd	r2, [sp, #176]	; 0xb0
   1fdb4:	and	r4, r4, r2
   1fdb8:	and	r5, r5, r3
   1fdbc:	ldrd	r2, [r9, #-192]	; 0xffffff40
   1fdc0:	eor	r5, r5, r1
   1fdc4:	ldrd	r8, [r9, #-184]	; 0xffffff48
   1fdc8:	add	r1, sp, #3584	; 0xe00
   1fdcc:	eor	r4, r4, r0
   1fdd0:	eor	r2, r2, r8
   1fdd4:	ldr	r8, [sp, #28]
   1fdd8:	ldrd	r0, [r1, #-176]	; 0xffffff50
   1fddc:	eor	r3, r3, r9
   1fde0:	eor	r2, r2, r0
   1fde4:	eor	r3, r3, r1
   1fde8:	lsr	r8, r8, #6
   1fdec:	str	r8, [sp, #612]	; 0x264
   1fdf0:	ldrd	r8, [sp, #32]
   1fdf4:	ldrd	r0, [sp, #248]	; 0xf8
   1fdf8:	ldr	ip, [sp, #28]
   1fdfc:	adds	r0, r0, r8
   1fe00:	adc	r1, r1, r9
   1fe04:	ldr	r9, [sp, #16]
   1fe08:	adds	r6, r6, r4
   1fe0c:	adc	r7, r7, r5
   1fe10:	ldrd	r4, [sp]
   1fe14:	lsr	r9, r9, #6
   1fe18:	str	r9, [sp, #624]	; 0x270
   1fe1c:	ldrd	r8, [sp, #8]
   1fe20:	and	r4, r4, r8
   1fe24:	and	r5, r5, r9
   1fe28:	ldrd	r8, [sp, #64]	; 0x40
   1fe2c:	eor	r4, r4, r8
   1fe30:	eor	r5, r5, r9
   1fe34:	ldrd	r8, [sp, #160]	; 0xa0
   1fe38:	adds	r0, r0, r8
   1fe3c:	mov	r8, ip
   1fe40:	adc	r1, r1, r9
   1fe44:	ldr	r9, [sp, #24]
   1fe48:	adds	r4, r4, r2
   1fe4c:	adc	r5, r5, r3
   1fe50:	lsl	r3, r9, #3
   1fe54:	mov	r2, r9
   1fe58:	orr	r3, r3, ip, lsr #29
   1fe5c:	str	r3, [sp, #3496]	; 0xda8
   1fe60:	lsr	r3, r9, #19
   1fe64:	ldr	r9, [sp, #20]
   1fe68:	orr	r3, r3, ip, lsl #13
   1fe6c:	str	r3, [sp, #3504]	; 0xdb0
   1fe70:	lsl	r3, ip, #3
   1fe74:	mov	ip, r2
   1fe78:	orr	r3, r3, r2, lsr #29
   1fe7c:	str	r3, [sp, #3500]	; 0xdac
   1fe80:	lsr	r3, r8, #19
   1fe84:	ldr	r2, [sp, #16]
   1fe88:	orr	r3, r3, ip, lsl #13
   1fe8c:	ldr	ip, [sp, #624]	; 0x270
   1fe90:	adds	r8, r6, sl
   1fe94:	str	r3, [sp, #3508]	; 0xdb4
   1fe98:	orr	r9, ip, r9, lsl #26
   1fe9c:	str	r9, [sp, #624]	; 0x270
   1fea0:	adc	r9, r7, fp
   1fea4:	strd	r8, [sp, #64]	; 0x40
   1fea8:	ldr	r9, [sp, #20]
   1feac:	lsl	r3, r2, #3
   1feb0:	adds	sl, r4, r6
   1feb4:	ldr	ip, [sp, #20]
   1feb8:	adc	fp, r5, r7
   1febc:	add	r5, sp, #512	; 0x200
   1fec0:	orr	r3, r3, r9, lsr #29
   1fec4:	str	r3, [sp, #3528]	; 0xdc8
   1fec8:	add	r3, sp, #3584	; 0xe00
   1fecc:	ldrd	r4, [r5, #96]	; 0x60
   1fed0:	strd	sl, [sp, #72]	; 0x48
   1fed4:	add	r7, sp, #512	; 0x200
   1fed8:	ldrd	r8, [r3, #-88]	; 0xffffffa8
   1fedc:	ldrd	r2, [r3, #-80]	; 0xffffffb0
   1fee0:	ldr	r6, [sp, #64]	; 0x40
   1fee4:	eor	r8, r8, r2
   1fee8:	eor	r9, r9, r3
   1feec:	eor	r8, r8, r4
   1fef0:	eor	r9, r9, r5
   1fef4:	adds	sl, r0, r8
   1fef8:	ldr	r3, [sp, #20]
   1fefc:	adc	fp, r1, r9
   1ff00:	add	r1, sp, #256	; 0x100
   1ff04:	strd	sl, [sp, #32]
   1ff08:	add	r9, sp, #3584	; 0xe00
   1ff0c:	ldr	fp, [sp, #16]
   1ff10:	lsr	r3, r3, #6
   1ff14:	ldrd	r4, [r1]
   1ff18:	ldrd	r0, [sp, #56]	; 0x38
   1ff1c:	lsr	r2, fp, #19
   1ff20:	str	r3, [sp, #628]	; 0x274
   1ff24:	adds	r4, r4, r0
   1ff28:	orr	r2, r2, ip, lsl #13
   1ff2c:	adc	r5, r5, r1
   1ff30:	str	r2, [sp, #3536]	; 0xdd0
   1ff34:	lsl	r1, ip, #3
   1ff38:	lsr	r2, ip, #19
   1ff3c:	orr	r1, r1, fp, lsr #29
   1ff40:	orr	r2, r2, fp, lsl #13
   1ff44:	str	r1, [sp, #3532]	; 0xdcc
   1ff48:	lsr	r3, r6, #18
   1ff4c:	ldrd	r0, [r9, #-56]	; 0xffffffc8
   1ff50:	str	r2, [sp, #3540]	; 0xdd4
   1ff54:	ldrd	r8, [r9, #-48]	; 0xffffffd0
   1ff58:	ldrd	sl, [sp, #168]	; 0xa8
   1ff5c:	ldrd	r6, [r7, #112]	; 0x70
   1ff60:	eor	r0, r0, r8
   1ff64:	adds	r4, r4, sl
   1ff68:	eor	r1, r1, r9
   1ff6c:	eor	r0, r0, r6
   1ff70:	adc	r5, r5, fp
   1ff74:	eor	r1, r1, r7
   1ff78:	adds	sl, r4, r0
   1ff7c:	adc	fp, r5, r1
   1ff80:	strd	sl, [sp, #56]	; 0x38
   1ff84:	ldr	r4, [sp, #56]	; 0x38
   1ff88:	ldr	fp, [sp, #32]
   1ff8c:	ldr	ip, [sp, #36]	; 0x24
   1ff90:	ldr	r6, [sp, #60]	; 0x3c
   1ff94:	lsr	r5, r4, #6
   1ff98:	lsl	r1, fp, #3
   1ff9c:	lsr	r2, fp, #19
   1ffa0:	orr	r1, r1, ip, lsr #29
   1ffa4:	orr	r2, r2, ip, lsl #13
   1ffa8:	str	r1, [sp, #3560]	; 0xde8
   1ffac:	lsl	r1, sl, #3
   1ffb0:	str	r2, [sp, #3568]	; 0xdf0
   1ffb4:	lsr	r2, r4, #19
   1ffb8:	orr	r4, r5, r6, lsl #26
   1ffbc:	ldr	r5, [sp, #56]	; 0x38
   1ffc0:	orr	r1, r1, r6, lsr #29
   1ffc4:	ldr	r8, [sp, #32]
   1ffc8:	str	r1, [sp, #3592]	; 0xe08
   1ffcc:	lsl	r1, ip, #3
   1ffd0:	orr	r1, r1, fp, lsr #29
   1ffd4:	str	r1, [sp, #3564]	; 0xdec
   1ffd8:	lsl	r1, r6, #3
   1ffdc:	orr	r2, r2, r6, lsl #13
   1ffe0:	orr	r1, r1, r5, lsr #29
   1ffe4:	str	r1, [sp, #3596]	; 0xe0c
   1ffe8:	add	r1, sp, #512	; 0x200
   1ffec:	str	r2, [sp, #3600]	; 0xe10
   1fff0:	mov	sl, fp
   1fff4:	lsr	r8, r8, #6
   1fff8:	mov	fp, r6
   1fffc:	str	r8, [sp, #640]	; 0x280
   20000:	lsr	r2, ip, #19
   20004:	mov	r8, ip
   20008:	orr	r2, r2, sl, lsl #13
   2000c:	lsr	r7, r8, #6
   20010:	lsr	r8, fp, #6
   20014:	ldrd	sl, [r1, #-248]	; 0xffffff08
   20018:	ldrd	r0, [sp, #80]	; 0x50
   2001c:	str	r2, [sp, #3572]	; 0xdf4
   20020:	lsr	r2, r6, #19
   20024:	adds	sl, sl, r0
   20028:	ldr	r9, [sp, #640]	; 0x280
   2002c:	orr	r2, r2, r5, lsl #13
   20030:	add	r5, sp, #3584	; 0xe00
   20034:	adc	fp, fp, r1
   20038:	add	r1, sp, #512	; 0x200
   2003c:	orr	r9, r9, ip, lsl #26
   20040:	str	r4, [sp, #656]	; 0x290
   20044:	str	r9, [sp, #640]	; 0x280
   20048:	str	r8, [sp, #660]	; 0x294
   2004c:	ldrd	r8, [r5, #-24]	; 0xffffffe8
   20050:	ldrd	r4, [r5, #-16]
   20054:	str	r7, [sp, #644]	; 0x284
   20058:	ldrd	r6, [r1, #-224]	; 0xffffff20
   2005c:	eor	r9, r9, r5
   20060:	ldrd	r0, [sp, #96]	; 0x60
   20064:	add	r5, sp, #3584	; 0xe00
   20068:	str	r2, [sp, #3604]	; 0xe14
   2006c:	eor	r8, r8, r4
   20070:	adds	r6, r6, r0
   20074:	adc	r7, r7, r1
   20078:	ldrd	r0, [r5, #8]
   2007c:	ldrd	r4, [r5, #16]
   20080:	eor	r0, r0, r4
   20084:	eor	r1, r1, r5
   20088:	ldrd	r4, [sp, #88]	; 0x58
   2008c:	adds	sl, sl, r4
   20090:	adc	fp, fp, r5
   20094:	add	r5, sp, #512	; 0x200
   20098:	ldrd	r4, [r5, #128]	; 0x80
   2009c:	eor	r8, r8, r4
   200a0:	eor	r9, r9, r5
   200a4:	ldrd	r4, [sp, #112]	; 0x70
   200a8:	adds	r6, r6, r4
   200ac:	adc	r7, r7, r5
   200b0:	add	r5, sp, #512	; 0x200
   200b4:	ldrd	r4, [r5, #144]	; 0x90
   200b8:	eor	r0, r0, r4
   200bc:	adds	r4, sl, r8
   200c0:	eor	r1, r1, r5
   200c4:	adc	r5, fp, r9
   200c8:	add	fp, sp, #3584	; 0xe00
   200cc:	adds	r8, r6, r0
   200d0:	strd	r4, [sp, #80]	; 0x50
   200d4:	adc	r9, r7, r1
   200d8:	ldr	r6, [sp, #80]	; 0x50
   200dc:	add	r1, sp, #3584	; 0xe00
   200e0:	strd	r8, [sp, #96]	; 0x60
   200e4:	ldrd	r8, [fp, #24]
   200e8:	ldrd	sl, [fp, #32]
   200ec:	lsr	r6, r6, #6
   200f0:	ldr	r2, [sp, #80]	; 0x50
   200f4:	ldr	r7, [sp, #84]	; 0x54
   200f8:	eor	r8, r8, sl
   200fc:	ldrd	r4, [r1, #56]	; 0x38
   20100:	eor	r9, r9, fp
   20104:	ldrd	r0, [r1, #64]	; 0x40
   20108:	ldr	sl, [sp, #96]	; 0x60
   2010c:	mov	fp, r7
   20110:	str	r6, [sp, #672]	; 0x2a0
   20114:	eor	r5, r5, r1
   20118:	ldr	r6, [sp, #100]	; 0x64
   2011c:	lsl	r1, r2, #3
   20120:	lsr	r2, r2, #19
   20124:	orr	r1, r1, r7, lsr #29
   20128:	orr	r2, r2, r7, lsl #13
   2012c:	str	r1, [sp, #3624]	; 0xe28
   20130:	str	r2, [sp, #3632]	; 0xe30
   20134:	lsl	r1, sl, #3
   20138:	lsr	r2, sl, #19
   2013c:	orr	r1, r1, r6, lsr #29
   20140:	orr	r2, r2, r6, lsl #13
   20144:	str	r1, [sp, #3656]	; 0xe48
   20148:	str	r2, [sp, #3664]	; 0xe50
   2014c:	eor	r4, r4, r0
   20150:	lsl	r1, fp, #3
   20154:	lsr	r0, sl, #6
   20158:	lsr	r2, fp, #19
   2015c:	mov	sl, fp
   20160:	ldr	fp, [sp, #672]	; 0x2a0
   20164:	mov	r7, r6
   20168:	ldr	ip, [sp, #80]	; 0x50
   2016c:	orr	fp, fp, sl, lsl #26
   20170:	str	fp, [sp, #672]	; 0x2a0
   20174:	ldr	fp, [sp, #96]	; 0x60
   20178:	str	r0, [sp, #688]	; 0x2b0
   2017c:	orr	r1, r1, ip, lsr #29
   20180:	str	r1, [sp, #3628]	; 0xe2c
   20184:	lsl	r1, r6, #3
   20188:	orr	r2, r2, ip, lsl #13
   2018c:	ldr	sl, [sp, #688]	; 0x2b0
   20190:	str	r2, [sp, #3636]	; 0xe34
   20194:	orr	r1, r1, fp, lsr #29
   20198:	lsr	r2, r7, #19
   2019c:	str	r1, [sp, #3660]	; 0xe4c
   201a0:	add	r1, sp, #512	; 0x200
   201a4:	orr	r2, r2, fp, lsl #13
   201a8:	ldr	fp, [sp, #100]	; 0x64
   201ac:	orr	sl, sl, r7, lsl #26
   201b0:	ldrd	r0, [r1, #152]	; 0x98
   201b4:	add	r7, sp, #512	; 0x200
   201b8:	str	sl, [sp, #688]	; 0x2b0
   201bc:	ldr	sl, [sp, #84]	; 0x54
   201c0:	eor	r8, r8, r0
   201c4:	ldrd	r6, [r7, #168]	; 0xa8
   201c8:	eor	r9, r9, r1
   201cc:	lsr	fp, fp, #6
   201d0:	ldrd	r0, [sp, #120]	; 0x78
   201d4:	str	fp, [sp, #692]	; 0x2b4
   201d8:	add	fp, sp, #3584	; 0xe00
   201dc:	adds	r8, r8, r0
   201e0:	eor	r4, r4, r6
   201e4:	eor	r5, r5, r7
   201e8:	lsr	sl, sl, #6
   201ec:	ldrd	r6, [fp, #40]	; 0x28
   201f0:	adc	r9, r9, r1
   201f4:	str	sl, [sp, #676]	; 0x2a4
   201f8:	ldrd	sl, [fp, #48]	; 0x30
   201fc:	ldrd	r0, [sp, #128]	; 0x80
   20200:	eor	r7, r7, fp
   20204:	add	fp, sp, #3584	; 0xe00
   20208:	adds	r4, r4, r0
   2020c:	str	r2, [sp, #3668]	; 0xe54
   20210:	adc	r5, r5, r1
   20214:	eor	r6, r6, sl
   20218:	ldrd	r0, [fp, #72]	; 0x48
   2021c:	ldrd	sl, [fp, #80]	; 0x50
   20220:	eor	r0, r0, sl
   20224:	eor	r1, r1, fp
   20228:	ldrd	sl, [sp, #184]	; 0xb8
   2022c:	adds	r8, r8, sl
   20230:	adc	r9, r9, fp
   20234:	add	fp, sp, #512	; 0x200
   20238:	ldrd	sl, [fp, #160]	; 0xa0
   2023c:	eor	r6, r6, sl
   20240:	eor	r7, r7, fp
   20244:	ldrd	sl, [sp, #24]
   20248:	adds	r4, r4, sl
   2024c:	adc	r5, r5, fp
   20250:	add	fp, sp, #512	; 0x200
   20254:	ldrd	sl, [fp, #176]	; 0xb0
   20258:	eor	r0, r0, sl
   2025c:	adds	sl, r8, r6
   20260:	eor	r1, r1, fp
   20264:	adc	fp, r9, r7
   20268:	adds	r6, r4, r0
   2026c:	strd	sl, [sp, #120]	; 0x78
   20270:	adc	r7, r5, r1
   20274:	strd	r6, [sp, #128]	; 0x80
   20278:	ldr	r7, [sp, #144]	; 0x90
   2027c:	ldr	r8, [sp, #152]	; 0x98
   20280:	ldr	r9, [sp, #148]	; 0x94
   20284:	lsr	r0, r7, #8
   20288:	lsr	r1, r7, #1
   2028c:	ldr	r7, [sp, #120]	; 0x78
   20290:	lsr	r2, r8, #8
   20294:	lsr	ip, r8, #1
   20298:	ldr	r8, [sp, #144]	; 0x90
   2029c:	ldr	r4, [sp, #156]	; 0x9c
   202a0:	orr	r0, r0, r9, lsl #24
   202a4:	orr	r1, r1, r9, lsl #31
   202a8:	str	r0, [sp, #3672]	; 0xe58
   202ac:	str	r1, [sp, #3680]	; 0xe60
   202b0:	lsr	r0, r9, #8
   202b4:	lsr	r1, r9, #1
   202b8:	mov	r9, r7
   202bc:	ldr	fp, [sp, #128]	; 0x80
   202c0:	orr	r0, r0, r8, lsl #24
   202c4:	ldr	r5, [sp, #152]	; 0x98
   202c8:	orr	r1, r1, r8, lsl #31
   202cc:	lsr	r8, r9, #6
   202d0:	ldr	r9, [sp, #124]	; 0x7c
   202d4:	orr	r2, r2, r4, lsl #24
   202d8:	orr	ip, ip, r4, lsl #31
   202dc:	str	r2, [sp, #3704]	; 0xe78
   202e0:	lsr	r2, r4, #8
   202e4:	str	ip, [sp, #3712]	; 0xe80
   202e8:	lsl	ip, r7, #3
   202ec:	str	r0, [sp, #3676]	; 0xe5c
   202f0:	lsr	r0, r7, #19
   202f4:	str	r1, [sp, #3684]	; 0xe64
   202f8:	orr	r2, r2, r5, lsl #24
   202fc:	mov	r6, fp
   20300:	str	r2, [sp, #3708]	; 0xe7c
   20304:	orr	ip, ip, r9, lsr #29
   20308:	orr	r0, r0, r9, lsl #13
   2030c:	lsl	r1, fp, #3
   20310:	lsr	r2, fp, #19
   20314:	str	ip, [sp, #3688]	; 0xe68
   20318:	mov	fp, r9
   2031c:	lsl	ip, r9, #3
   20320:	str	r0, [sp, #3696]	; 0xe70
   20324:	lsr	r0, r9, #19
   20328:	add	r9, sp, #3584	; 0xe00
   2032c:	str	r8, [sp, #704]	; 0x2c0
   20330:	lsr	r4, r4, #1
   20334:	ldr	sl, [sp, #704]	; 0x2c0
   20338:	orr	r4, r4, r5, lsl #31
   2033c:	str	r4, [sp, #3716]	; 0xe84
   20340:	lsr	r4, r6, #6
   20344:	ldrd	r6, [r9, #88]	; 0x58
   20348:	ldrd	r8, [r9, #96]	; 0x60
   2034c:	ldr	r5, [sp, #132]	; 0x84
   20350:	eor	r7, r7, r9
   20354:	orr	r9, sl, fp, lsl #26
   20358:	str	r9, [sp, #704]	; 0x2c0
   2035c:	add	r9, sp, #3584	; 0xe00
   20360:	str	r4, [sp, #720]	; 0x2d0
   20364:	orr	r1, r1, r5, lsr #29
   20368:	orr	r2, r2, r5, lsl #13
   2036c:	str	r1, [sp, #3720]	; 0xe88
   20370:	str	r2, [sp, #3728]	; 0xe90
   20374:	lsl	r1, r5, #3
   20378:	lsr	r2, r5, #19
   2037c:	eor	r6, r6, r8
   20380:	ldrd	r4, [r9, #120]	; 0x78
   20384:	ldrd	r8, [r9, #128]	; 0x80
   20388:	ldr	fp, [sp, #120]	; 0x78
   2038c:	eor	r5, r5, r9
   20390:	ldr	r9, [sp, #132]	; 0x84
   20394:	ldr	sl, [sp, #720]	; 0x2d0
   20398:	eor	r4, r4, r8
   2039c:	orr	ip, ip, fp, lsr #29
   203a0:	orr	r0, r0, fp, lsl #13
   203a4:	orr	r9, sl, r9, lsl #26
   203a8:	str	ip, [sp, #3692]	; 0xe6c
   203ac:	str	r0, [sp, #3700]	; 0xe74
   203b0:	str	r9, [sp, #720]	; 0x2d0
   203b4:	add	r9, sp, #512	; 0x200
   203b8:	ldr	fp, [sp, #128]	; 0x80
   203bc:	ldr	sl, [sp, #124]	; 0x7c
   203c0:	ldrd	r8, [r9, #200]	; 0xc8
   203c4:	orr	r1, r1, fp, lsr #29
   203c8:	str	r1, [sp, #3724]	; 0xe8c
   203cc:	add	r1, sp, #512	; 0x200
   203d0:	orr	r2, r2, fp, lsl #13
   203d4:	ldr	fp, [sp, #132]	; 0x84
   203d8:	eor	r4, r4, r8
   203dc:	ldrd	r0, [r1, #184]	; 0xb8
   203e0:	eor	r5, r5, r9
   203e4:	lsr	sl, sl, #6
   203e8:	str	sl, [sp, #708]	; 0x2c4
   203ec:	eor	r6, r6, r0
   203f0:	eor	r7, r7, r1
   203f4:	lsr	fp, fp, #6
   203f8:	ldrd	r0, [sp, #136]	; 0x88
   203fc:	str	fp, [sp, #724]	; 0x2d4
   20400:	add	fp, sp, #3584	; 0xe00
   20404:	adds	r6, r6, r0
   20408:	str	r2, [sp, #3732]	; 0xe94
   2040c:	ldrd	r8, [fp, #104]	; 0x68
   20410:	adc	r7, r7, r1
   20414:	ldrd	sl, [fp, #112]	; 0x70
   20418:	ldrd	r0, [sp, #144]	; 0x90
   2041c:	eor	r9, r9, fp
   20420:	add	fp, sp, #3584	; 0xe00
   20424:	adds	r4, r4, r0
   20428:	eor	r8, r8, sl
   2042c:	adc	r5, r5, r1
   20430:	ldrd	r0, [fp, #136]	; 0x88
   20434:	ldrd	sl, [fp, #144]	; 0x90
   20438:	eor	r0, r0, sl
   2043c:	eor	r1, r1, fp
   20440:	ldrd	sl, [sp, #16]
   20444:	adds	r6, r6, sl
   20448:	adc	r7, r7, fp
   2044c:	add	fp, sp, #512	; 0x200
   20450:	ldrd	sl, [fp, #192]	; 0xc0
   20454:	eor	r8, r8, sl
   20458:	eor	r9, r9, fp
   2045c:	ldrd	sl, [sp, #32]
   20460:	adds	r4, r4, sl
   20464:	adc	r5, r5, fp
   20468:	add	fp, sp, #512	; 0x200
   2046c:	ldrd	sl, [fp, #208]	; 0xd0
   20470:	eor	r0, r0, sl
   20474:	adds	sl, r6, r8
   20478:	eor	r1, r1, fp
   2047c:	adc	fp, r7, r9
   20480:	adds	r6, r4, r0
   20484:	ldr	r8, [sp, #168]	; 0xa8
   20488:	adc	r7, r5, r1
   2048c:	strd	r6, [sp, #144]	; 0x90
   20490:	ldr	r7, [sp, #160]	; 0xa0
   20494:	strd	sl, [sp, #136]	; 0x88
   20498:	lsr	r2, r8, #8
   2049c:	ldr	r9, [sp, #164]	; 0xa4
   204a0:	lsr	ip, r8, #1
   204a4:	ldr	r4, [sp, #172]	; 0xac
   204a8:	lsr	r0, r7, #8
   204ac:	lsr	r1, r7, #1
   204b0:	ldr	r7, [sp, #136]	; 0x88
   204b4:	ldr	r8, [sp, #160]	; 0xa0
   204b8:	orr	r0, r0, r9, lsl #24
   204bc:	ldr	r5, [sp, #168]	; 0xa8
   204c0:	orr	r1, r1, r9, lsl #31
   204c4:	orr	r2, r2, r4, lsl #24
   204c8:	str	r0, [sp, #3736]	; 0xe98
   204cc:	str	r1, [sp, #3744]	; 0xea0
   204d0:	lsr	r0, r9, #8
   204d4:	lsr	r1, r9, #1
   204d8:	str	r2, [sp, #3768]	; 0xeb8
   204dc:	mov	r9, r7
   204e0:	lsr	r2, r4, #8
   204e4:	ldr	fp, [sp, #144]	; 0x90
   204e8:	orr	ip, ip, r4, lsl #31
   204ec:	orr	r0, r0, r8, lsl #24
   204f0:	orr	r1, r1, r8, lsl #31
   204f4:	orr	r2, r2, r5, lsl #24
   204f8:	lsr	r8, r9, #6
   204fc:	str	ip, [sp, #3776]	; 0xec0
   20500:	lsr	r4, r4, #1
   20504:	str	r0, [sp, #3740]	; 0xe9c
   20508:	lsr	r0, r7, #19
   2050c:	str	r1, [sp, #3748]	; 0xea4
   20510:	lsl	ip, r7, #3
   20514:	str	r2, [sp, #3772]	; 0xebc
   20518:	mov	r6, fp
   2051c:	ldr	r9, [sp, #140]	; 0x8c
   20520:	orr	r4, r4, r5, lsl #31
   20524:	lsl	r1, fp, #3
   20528:	str	r4, [sp, #3780]	; 0xec4
   2052c:	lsr	r2, fp, #19
   20530:	str	r8, [sp, #736]	; 0x2e0
   20534:	orr	r0, r0, r9, lsl #13
   20538:	str	r0, [sp, #3760]	; 0xeb0
   2053c:	ldr	r0, [sp, #148]	; 0x94
   20540:	orr	ip, ip, r9, lsr #29
   20544:	mov	fp, r9
   20548:	lsl	r5, r9, #3
   2054c:	lsr	r4, r9, #19
   20550:	add	r9, sp, #3584	; 0xe00
   20554:	ldr	sl, [sp, #736]	; 0x2e0
   20558:	orr	r2, r2, r0, lsl #13
   2055c:	str	ip, [sp, #3752]	; 0xea8
   20560:	orr	r1, r1, r0, lsr #29
   20564:	lsr	ip, r6, #6
   20568:	str	r1, [sp, #3784]	; 0xec8
   2056c:	str	ip, [sp, #752]	; 0x2f0
   20570:	lsl	ip, r0, #3
   20574:	str	r2, [sp, #3792]	; 0xed0
   20578:	lsr	r2, r0, #19
   2057c:	ldrd	r0, [r9, #152]	; 0x98
   20580:	add	r7, sp, #3584	; 0xe00
   20584:	ldrd	r8, [r9, #160]	; 0xa0
   20588:	eor	r1, r1, r9
   2058c:	orr	r9, sl, fp, lsl #26
   20590:	ldr	fp, [sp, #136]	; 0x88
   20594:	eor	r0, r0, r8
   20598:	ldr	r8, [sp, #752]	; 0x2f0
   2059c:	str	r9, [sp, #736]	; 0x2e0
   205a0:	orr	r5, r5, fp, lsr #29
   205a4:	orr	r4, r4, fp, lsl #13
   205a8:	str	r5, [sp, #3756]	; 0xeac
   205ac:	str	r4, [sp, #3764]	; 0xeb4
   205b0:	ldrd	r4, [r7, #184]	; 0xb8
   205b4:	ldrd	r6, [r7, #192]	; 0xc0
   205b8:	ldr	r9, [sp, #144]	; 0x90
   205bc:	eor	r5, r5, r7
   205c0:	ldr	r7, [sp, #148]	; 0x94
   205c4:	ldr	fp, [sp, #148]	; 0x94
   205c8:	eor	r4, r4, r6
   205cc:	orr	ip, ip, r9, lsr #29
   205d0:	orr	r2, r2, r9, lsl #13
   205d4:	orr	r7, r8, r7, lsl #26
   205d8:	str	r7, [sp, #752]	; 0x2f0
   205dc:	add	r7, sp, #512	; 0x200
   205e0:	add	r9, sp, #512	; 0x200
   205e4:	ldr	sl, [sp, #140]	; 0x8c
   205e8:	lsr	fp, fp, #6
   205ec:	ldrd	r6, [r7, #216]	; 0xd8
   205f0:	ldrd	r8, [r9, #232]	; 0xe8
   205f4:	str	fp, [sp, #756]	; 0x2f4
   205f8:	eor	r0, r0, r6
   205fc:	eor	r1, r1, r7
   20600:	add	fp, sp, #3584	; 0xe00
   20604:	ldrd	r6, [sp, #152]	; 0x98
   20608:	eor	r4, r4, r8
   2060c:	eor	r5, r5, r9
   20610:	lsr	sl, sl, #6
   20614:	adds	r0, r0, r6
   20618:	ldrd	r8, [fp, #168]	; 0xa8
   2061c:	str	sl, [sp, #740]	; 0x2e4
   20620:	adc	r1, r1, r7
   20624:	ldrd	sl, [fp, #176]	; 0xb0
   20628:	ldrd	r6, [sp, #160]	; 0xa0
   2062c:	eor	r9, r9, fp
   20630:	add	fp, sp, #3584	; 0xe00
   20634:	adds	r4, r4, r6
   20638:	str	ip, [sp, #3788]	; 0xecc
   2063c:	str	r2, [sp, #3796]	; 0xed4
   20640:	adc	r5, r5, r7
   20644:	eor	r8, r8, sl
   20648:	ldrd	r6, [fp, #200]	; 0xc8
   2064c:	ldrd	sl, [fp, #208]	; 0xd0
   20650:	eor	r6, r6, sl
   20654:	eor	r7, r7, fp
   20658:	ldrd	sl, [sp, #56]	; 0x38
   2065c:	adds	r0, r0, sl
   20660:	adc	r1, r1, fp
   20664:	add	fp, sp, #512	; 0x200
   20668:	ldrd	sl, [fp, #224]	; 0xe0
   2066c:	eor	r8, r8, sl
   20670:	eor	r9, r9, fp
   20674:	ldrd	sl, [sp, #80]	; 0x50
   20678:	adds	r4, r4, sl
   2067c:	adc	r5, r5, fp
   20680:	add	fp, sp, #512	; 0x200
   20684:	ldrd	sl, [fp, #240]	; 0xf0
   20688:	eor	r6, r6, sl
   2068c:	adds	sl, r0, r8
   20690:	eor	r7, r7, fp
   20694:	adc	fp, r1, r9
   20698:	adds	r0, r4, r6
   2069c:	strd	sl, [sp, #152]	; 0x98
   206a0:	adc	r1, r5, r7
   206a4:	strd	r0, [sp, #160]	; 0xa0
   206a8:	ldr	r1, [sp, #88]	; 0x58
   206ac:	lsl	r5, sl, #3
   206b0:	ldr	r4, [sp, #92]	; 0x5c
   206b4:	ldr	sl, [sp, #88]	; 0x58
   206b8:	lsr	r0, r1, #1
   206bc:	ldr	r2, [sp, #112]	; 0x70
   206c0:	orr	r0, r0, r4, lsl #31
   206c4:	str	r0, [sp, #3808]	; 0xee0
   206c8:	lsr	r0, r4, #1
   206cc:	ldr	r7, [sp, #116]	; 0x74
   206d0:	orr	r0, r0, sl, lsl #31
   206d4:	str	r0, [sp, #3812]	; 0xee4
   206d8:	ldr	r0, [sp, #160]	; 0xa0
   206dc:	lsr	ip, r1, #8
   206e0:	ldr	r8, [sp, #164]	; 0xa4
   206e4:	orr	ip, ip, r4, lsl #24
   206e8:	lsr	r1, r2, #8
   206ec:	str	ip, [sp, #3800]	; 0xed8
   206f0:	lsr	r2, r2, #1
   206f4:	lsr	ip, r4, #8
   206f8:	ldr	fp, [sp, #152]	; 0x98
   206fc:	orr	r1, r1, r7, lsl #24
   20700:	ldr	r6, [sp, #112]	; 0x70
   20704:	orr	r2, r2, r7, lsl #31
   20708:	ldr	r9, [sp, #184]	; 0xb8
   2070c:	orr	ip, ip, sl, lsl #24
   20710:	str	r1, [sp, #3832]	; 0xef8
   20714:	lsr	r1, r7, #8
   20718:	str	r2, [sp, #3840]	; 0xf00
   2071c:	lsr	r2, r7, #1
   20720:	str	ip, [sp, #3804]	; 0xedc
   20724:	mov	r7, r0
   20728:	lsl	ip, r0, #3
   2072c:	lsr	r0, r0, #19
   20730:	orr	r0, r0, r8, lsl #13
   20734:	str	r0, [sp, #3856]	; 0xf10
   20738:	ldr	r0, [sp, #188]	; 0xbc
   2073c:	orr	r1, r1, r6, lsl #24
   20740:	lsr	sl, fp, #6
   20744:	lsr	r4, fp, #19
   20748:	str	r1, [sp, #3836]	; 0xefc
   2074c:	lsr	r1, r9, #8
   20750:	ldr	fp, [sp, #156]	; 0x9c
   20754:	orr	r2, r2, r6, lsl #31
   20758:	str	sl, [sp, #768]	; 0x300
   2075c:	orr	ip, ip, r8, lsr #29
   20760:	ldr	r6, [sp, #188]	; 0xbc
   20764:	orr	r1, r1, r0, lsl #24
   20768:	ldr	sl, [sp, #152]	; 0x98
   2076c:	lsr	r0, r8, #19
   20770:	str	ip, [sp, #3848]	; 0xf08
   20774:	lsl	ip, r8, #3
   20778:	ldr	r8, [sp, #156]	; 0x9c
   2077c:	orr	r5, r5, fp, lsr #29
   20780:	str	r2, [sp, #3844]	; 0xf04
   20784:	lsr	r2, r9, #1
   20788:	ldr	r9, [sp, #768]	; 0x300
   2078c:	orr	r4, r4, fp, lsl #13
   20790:	str	r5, [sp, #3816]	; 0xee8
   20794:	lsl	r5, fp, #3
   20798:	orr	r2, r2, r6, lsl #31
   2079c:	orr	r5, r5, sl, lsr #29
   207a0:	str	r4, [sp, #3824]	; 0xef0
   207a4:	lsr	r7, r7, #6
   207a8:	str	r1, [sp, #3864]	; 0xf18
   207ac:	orr	r8, r9, r8, lsl #26
   207b0:	str	r7, [sp, #784]	; 0x310
   207b4:	lsr	r4, fp, #19
   207b8:	str	r2, [sp, #3872]	; 0xf20
   207bc:	orr	r4, r4, sl, lsl #13
   207c0:	str	r8, [sp, #768]	; 0x300
   207c4:	lsr	r1, r6, #8
   207c8:	str	r5, [sp, #3820]	; 0xeec
   207cc:	add	r5, sp, #3584	; 0xe00
   207d0:	str	r4, [sp, #3828]	; 0xef4
   207d4:	lsr	r2, r6, #1
   207d8:	ldrd	r8, [r5, #216]	; 0xd8
   207dc:	add	fp, sp, #512	; 0x200
   207e0:	ldrd	r4, [r5, #224]	; 0xe0
   207e4:	ldr	r7, [sp, #160]	; 0xa0
   207e8:	eor	r9, r9, r5
   207ec:	ldr	r5, [sp, #164]	; 0xa4
   207f0:	ldr	r6, [sp, #784]	; 0x310
   207f4:	eor	r8, r8, r4
   207f8:	orr	ip, ip, r7, lsr #29
   207fc:	orr	r0, r0, r7, lsl #13
   20800:	orr	r5, r6, r5, lsl #26
   20804:	add	r7, sp, #3584	; 0xe00
   20808:	add	r6, sp, #3840	; 0xf00
   2080c:	str	r5, [sp, #784]	; 0x310
   20810:	ldrd	r4, [r7, #248]	; 0xf8
   20814:	ldrd	r6, [r6]
   20818:	ldrd	sl, [fp, #248]	; 0xf8
   2081c:	eor	r5, r5, r7
   20820:	add	r7, sp, #1024	; 0x400
   20824:	str	ip, [sp, #3852]	; 0xf0c
   20828:	eor	r4, r4, r6
   2082c:	ldr	ip, [sp, #64]	; 0x40
   20830:	eor	r8, r8, sl
   20834:	ldrd	r6, [r7, #-248]	; 0xffffff08
   20838:	eor	r9, r9, fp
   2083c:	ldr	sl, [sp, #184]	; 0xb8
   20840:	add	fp, sp, #3584	; 0xe00
   20844:	str	r0, [sp, #3860]	; 0xf14
   20848:	eor	r5, r5, r7
   2084c:	ldr	r0, [sp, #68]	; 0x44
   20850:	eor	r4, r4, r6
   20854:	ldr	r7, [sp, #156]	; 0x9c
   20858:	orr	r1, r1, sl, lsl #24
   2085c:	str	r1, [sp, #3868]	; 0xf1c
   20860:	lsr	r1, ip, #14
   20864:	orr	r2, r2, sl, lsl #31
   20868:	orr	r3, r3, r0, lsl #14
   2086c:	str	r2, [sp, #3876]	; 0xf24
   20870:	orr	r1, r1, r0, lsl #18
   20874:	str	r3, [sp, #3928]	; 0xf58
   20878:	lsr	r2, r0, #18
   2087c:	str	r1, [sp, #3936]	; 0xf60
   20880:	lsr	r3, r0, #14
   20884:	ldrd	r0, [sp, #168]	; 0xa8
   20888:	lsr	r7, r7, #6
   2088c:	ldr	sl, [sp, #164]	; 0xa4
   20890:	lsl	ip, ip, #23
   20894:	str	r7, [sp, #772]	; 0x304
   20898:	adds	r8, r8, r0
   2089c:	ldrd	r6, [sp, #88]	; 0x58
   208a0:	adc	r9, r9, r1
   208a4:	lsr	sl, sl, #6
   208a8:	str	sl, [sp, #788]	; 0x314
   208ac:	adds	r4, r4, r6
   208b0:	adc	r5, r5, r7
   208b4:	ldrd	r6, [fp, #232]	; 0xe8
   208b8:	ldrd	sl, [fp, #240]	; 0xf0
   208bc:	eor	r7, r7, fp
   208c0:	add	fp, sp, #4096	; 0x1000
   208c4:	eor	r6, r6, sl
   208c8:	ldrd	r0, [fp, #-248]	; 0xffffff08
   208cc:	ldrd	sl, [fp, #-240]	; 0xffffff10
   208d0:	eor	r1, r1, fp
   208d4:	ldr	fp, [sp, #64]	; 0x40
   208d8:	eor	r0, r0, sl
   208dc:	orr	r2, r2, fp, lsl #14
   208e0:	orr	r3, r3, fp, lsl #18
   208e4:	add	fp, sp, #4096	; 0x1000
   208e8:	str	r2, [sp, #3932]	; 0xf5c
   208ec:	str	r3, [sp, #3940]	; 0xf64
   208f0:	ldrd	r2, [fp, #-232]	; 0xffffff18
   208f4:	ldrd	sl, [fp, #-224]	; 0xffffff20
   208f8:	eor	r3, r3, fp
   208fc:	ldr	fp, [sp, #68]	; 0x44
   20900:	eor	r2, r2, sl
   20904:	orr	ip, ip, fp, lsr #9
   20908:	str	ip, [sp, #3944]	; 0xf68
   2090c:	lsl	ip, fp, #23
   20910:	ldrd	sl, [sp, #96]	; 0x60
   20914:	adds	r8, r8, sl
   20918:	adc	r9, r9, fp
   2091c:	add	fp, sp, #768	; 0x300
   20920:	ldrd	sl, [fp]
   20924:	eor	r6, r6, sl
   20928:	eor	r7, r7, fp
   2092c:	ldrd	sl, [sp, #120]	; 0x78
   20930:	adds	r4, r4, sl
   20934:	adc	r5, r5, fp
   20938:	add	fp, sp, #1024	; 0x400
   2093c:	ldrd	sl, [fp, #-240]	; 0xffffff10
   20940:	eor	r1, r1, fp
   20944:	add	fp, sp, #1024	; 0x400
   20948:	eor	r0, r0, sl
   2094c:	ldrd	sl, [fp, #-232]	; 0xffffff18
   20950:	eor	r2, r2, sl
   20954:	ldr	sl, [sp, #64]	; 0x40
   20958:	eor	r3, r3, fp
   2095c:	orr	ip, ip, sl, lsr #9
   20960:	adds	sl, r8, r6
   20964:	adc	fp, r9, r7
   20968:	adds	r6, r4, r0
   2096c:	add	r9, sp, #4096	; 0x1000
   20970:	adc	r7, r5, r1
   20974:	strd	r6, [sp, #168]	; 0xa8
   20978:	add	r6, sp, #4096	; 0x1000
   2097c:	ldrd	r0, [sp, #112]	; 0x70
   20980:	strd	sl, [sp, #88]	; 0x58
   20984:	ldrd	sl, [r9, #-168]	; 0xffffff58
   20988:	adds	r2, r2, r0
   2098c:	ldrd	r8, [r9, #-160]	; 0xffffff60
   20990:	adc	r3, r3, r1
   20994:	str	ip, [sp, #3948]	; 0xf6c
   20998:	ldrd	r4, [r6, #-152]	; 0xffffff68
   2099c:	add	r6, sp, #256	; 0x100
   209a0:	eor	sl, sl, r8
   209a4:	eor	fp, fp, r9
   209a8:	eor	r4, r4, sl
   209ac:	eor	r5, r5, fp
   209b0:	ldrd	r0, [sp, #64]	; 0x40
   209b4:	strd	r4, [r6]
   209b8:	ldrd	r4, [sp, #40]	; 0x28
   209bc:	ldrd	sl, [sp, #176]	; 0xb0
   209c0:	ldrd	r8, [sp, #64]	; 0x40
   209c4:	and	r1, r1, r5
   209c8:	ldr	r5, [sp, #72]	; 0x48
   209cc:	and	r0, r0, r4
   209d0:	ldr	r6, [sp, #76]	; 0x4c
   209d4:	bic	r9, fp, r9
   209d8:	eor	r9, r9, r1
   209dc:	bic	r8, sl, r8
   209e0:	lsr	r1, r5, #28
   209e4:	eor	r8, r8, r0
   209e8:	orr	r1, r1, r6, lsl #4
   209ec:	lsl	r0, r5, #30
   209f0:	str	r1, [sp, #3960]	; 0xf78
   209f4:	lsl	r1, r5, #25
   209f8:	ldrd	sl, [sp]
   209fc:	orr	r0, r0, r6, lsr #2
   20a00:	orr	r1, r1, r6, lsr #7
   20a04:	str	r0, [sp, #3952]	; 0xf70
   20a08:	str	r1, [sp, #3968]	; 0xf80
   20a0c:	lsl	ip, r6, #30
   20a10:	lsr	r0, r6, #28
   20a14:	lsl	r1, r6, #25
   20a18:	ldrd	r6, [sp, #48]	; 0x30
   20a1c:	orr	ip, ip, r5, lsr #2
   20a20:	orr	r0, r0, r5, lsl #4
   20a24:	orr	r1, r1, r5, lsr #7
   20a28:	str	r0, [sp, #3964]	; 0xf7c
   20a2c:	add	r5, sp, #4096	; 0x1000
   20a30:	str	r1, [sp, #3972]	; 0xf84
   20a34:	eor	r6, r6, sl
   20a38:	ldrd	r0, [sp, #72]	; 0x48
   20a3c:	eor	r7, r7, fp
   20a40:	add	fp, sp, #4096	; 0x1000
   20a44:	str	ip, [sp, #3956]	; 0xf74
   20a48:	and	r6, r6, r0
   20a4c:	and	r7, r7, r1
   20a50:	ldrd	r0, [r5, #-144]	; 0xffffff70
   20a54:	ldrd	r4, [r5, #-136]	; 0xffffff78
   20a58:	ldrd	sl, [fp, #-128]	; 0xffffff80
   20a5c:	eor	r0, r0, r4
   20a60:	eor	r1, r1, r5
   20a64:	eor	r0, r0, sl
   20a68:	eor	r1, r1, fp
   20a6c:	ldrd	r4, [sp, #48]	; 0x30
   20a70:	ldrd	sl, [sp]
   20a74:	and	r4, r4, sl
   20a78:	and	r5, r5, fp
   20a7c:	ldr	fp, [sp, #24]
   20a80:	eor	r6, r6, r4
   20a84:	adds	r6, r6, r0
   20a88:	eor	r7, r7, r5
   20a8c:	adc	r7, r7, r1
   20a90:	lsr	fp, fp, #7
   20a94:	str	fp, [sp, #808]	; 0x328
   20a98:	ldrd	r4, [sp, #48]	; 0x30
   20a9c:	ldrd	r0, [sp, #72]	; 0x48
   20aa0:	ldrd	sl, [sp, #72]	; 0x48
   20aa4:	eor	r0, r0, r4
   20aa8:	eor	r1, r1, r5
   20aac:	strd	r0, [sp, #192]	; 0xc0
   20ab0:	and	sl, sl, r4
   20ab4:	ldr	r0, [sp, #88]	; 0x58
   20ab8:	and	fp, fp, r5
   20abc:	ldr	r4, [sp, #28]
   20ac0:	strd	sl, [sp, #200]	; 0xc8
   20ac4:	ldr	r5, [sp, #92]	; 0x5c
   20ac8:	lsr	r0, r0, #6
   20acc:	ldr	fp, [sp, #28]
   20ad0:	lsr	r4, r4, #7
   20ad4:	ldr	ip, [sp, #808]	; 0x328
   20ad8:	ldr	r1, [sp, #168]	; 0xa8
   20adc:	orr	r5, r0, r5, lsl #26
   20ae0:	orr	fp, ip, fp, lsl #25
   20ae4:	str	r4, [sp, #812]	; 0x32c
   20ae8:	str	fp, [sp, #808]	; 0x328
   20aec:	str	r5, [sp, #800]	; 0x320
   20af0:	lsr	r1, r1, #6
   20af4:	ldrd	r4, [sp, #128]	; 0x80
   20af8:	ldr	fp, [sp, #172]	; 0xac
   20afc:	adds	r2, r2, r4
   20b00:	ldr	r0, [sp, #92]	; 0x5c
   20b04:	adc	r3, r3, r5
   20b08:	ldr	r5, [sp, #24]
   20b0c:	orr	fp, r1, fp, lsl #26
   20b10:	ldr	r1, [sp, #172]	; 0xac
   20b14:	str	fp, [sp, #816]	; 0x330
   20b18:	lsr	r0, r0, #6
   20b1c:	ldr	fp, [sp, #28]
   20b20:	lsr	r1, r1, #6
   20b24:	ldr	sl, [sp, #16]
   20b28:	str	r1, [sp, #820]	; 0x334
   20b2c:	lsr	r1, r5, #8
   20b30:	ldr	ip, [sp, #88]	; 0x58
   20b34:	orr	r1, r1, fp, lsl #24
   20b38:	str	r1, [sp, #3896]	; 0xf38
   20b3c:	lsr	r1, r5, #1
   20b40:	orr	r1, r1, fp, lsl #31
   20b44:	str	r0, [sp, #804]	; 0x324
   20b48:	str	r1, [sp, #3904]	; 0xf40
   20b4c:	lsr	r1, fp, #8
   20b50:	ldr	r0, [sp, #92]	; 0x5c
   20b54:	orr	r1, r1, r5, lsl #24
   20b58:	lsr	sl, sl, #7
   20b5c:	str	r1, [sp, #3900]	; 0xf3c
   20b60:	str	sl, [sp, #824]	; 0x338
   20b64:	lsr	r1, fp, #1
   20b68:	ldr	sl, [sp, #168]	; 0xa8
   20b6c:	orr	r1, r1, r5, lsl #31
   20b70:	ldr	fp, [sp, #172]	; 0xac
   20b74:	mov	r5, r0
   20b78:	str	r1, [sp, #3908]	; 0xf44
   20b7c:	lsl	r1, ip, #3
   20b80:	orr	r1, r1, r0, lsr #29
   20b84:	str	r1, [sp, #3880]	; 0xf28
   20b88:	lsr	r1, ip, #19
   20b8c:	mov	r4, r5
   20b90:	orr	r1, r1, r0, lsl #13
   20b94:	str	r1, [sp, #3888]	; 0xf30
   20b98:	lsl	r1, sl, #3
   20b9c:	orr	r1, r1, fp, lsr #29
   20ba0:	str	r1, [sp, #3912]	; 0xf48
   20ba4:	lsr	r1, sl, #19
   20ba8:	ldr	ip, [sp, #20]
   20bac:	orr	r1, r1, fp, lsl #13
   20bb0:	str	r1, [sp, #3920]	; 0xf50
   20bb4:	lsl	r1, r5, #3
   20bb8:	ldr	r5, [sp, #88]	; 0x58
   20bbc:	add	fp, sp, #1024	; 0x400
   20bc0:	orr	r1, r1, r5, lsr #29
   20bc4:	str	r1, [sp, #3884]	; 0xf2c
   20bc8:	lsr	r1, r4, #19
   20bcc:	ldrd	sl, [fp, #-216]	; 0xffffff28
   20bd0:	orr	r1, r1, r5, lsl #13
   20bd4:	add	r5, sp, #4096	; 0x1000
   20bd8:	str	r1, [sp, #3892]	; 0xf34
   20bdc:	ldrd	r0, [r5, #-200]	; 0xffffff38
   20be0:	ldrd	r4, [r5, #-192]	; 0xffffff40
   20be4:	eor	r0, r0, r4
   20be8:	eor	r1, r1, r5
   20bec:	ldr	r4, [sp, #824]	; 0x338
   20bf0:	eor	r0, r0, sl
   20bf4:	eor	r1, r1, fp
   20bf8:	ldrd	sl, [sp, #184]	; 0xb8
   20bfc:	orr	ip, r4, ip, lsl #25
   20c00:	ldrd	r4, [sp, #136]	; 0x88
   20c04:	adds	r0, r0, sl
   20c08:	ldr	sl, [sp, #168]	; 0xa8
   20c0c:	adc	r1, r1, fp
   20c10:	adds	r0, r0, r4
   20c14:	adc	r1, r1, r5
   20c18:	ldr	fp, [sp, #20]
   20c1c:	ldr	r5, [sp, #172]	; 0xac
   20c20:	str	ip, [sp, #824]	; 0x338
   20c24:	lsr	fp, fp, #7
   20c28:	str	fp, [sp, #828]	; 0x33c
   20c2c:	lsl	ip, r5, #3
   20c30:	add	fp, sp, #4096	; 0x1000
   20c34:	orr	ip, ip, sl, lsr #29
   20c38:	str	ip, [sp, #3916]	; 0xf4c
   20c3c:	lsr	ip, r5, #19
   20c40:	ldrd	r4, [fp, #-216]	; 0xffffff28
   20c44:	orr	ip, ip, sl, lsl #13
   20c48:	ldrd	sl, [fp, #-208]	; 0xffffff30
   20c4c:	str	ip, [sp, #3924]	; 0xf54
   20c50:	eor	r5, r5, fp
   20c54:	add	fp, sp, #1024	; 0x400
   20c58:	eor	r4, r4, sl
   20c5c:	ldr	ip, [sp, #32]
   20c60:	ldrd	sl, [fp, #-224]	; 0xffffff20
   20c64:	eor	r4, r4, sl
   20c68:	eor	r5, r5, fp
   20c6c:	adds	sl, r2, r4
   20c70:	lsr	ip, ip, #7
   20c74:	adc	fp, r3, r5
   20c78:	add	r5, sp, #4096	; 0x1000
   20c7c:	strd	sl, [sp, #112]	; 0x70
   20c80:	add	fp, sp, #1024	; 0x400
   20c84:	ldrd	r2, [r5, #-184]	; 0xffffff48
   20c88:	ldrd	r4, [r5, #-176]	; 0xffffff50
   20c8c:	ldrd	sl, [fp, #-208]	; 0xffffff30
   20c90:	eor	r2, r2, r4
   20c94:	eor	r3, r3, r5
   20c98:	mov	r4, ip
   20c9c:	eor	r2, r2, sl
   20ca0:	ldr	ip, [sp, #36]	; 0x24
   20ca4:	adds	sl, r0, r2
   20ca8:	eor	r3, r3, fp
   20cac:	ldr	r0, [sp, #36]	; 0x24
   20cb0:	adc	fp, r1, r3
   20cb4:	strd	sl, [sp, #184]	; 0xb8
   20cb8:	ldr	fp, [sp, #112]	; 0x70
   20cbc:	orr	ip, r4, ip, lsl #25
   20cc0:	str	ip, [sp, #840]	; 0x348
   20cc4:	lsr	r0, r0, #7
   20cc8:	ldr	ip, [sp, #116]	; 0x74
   20ccc:	lsr	r2, sl, #6
   20cd0:	lsr	fp, fp, #6
   20cd4:	add	sl, sp, #8192	; 0x2000
   20cd8:	orr	ip, fp, ip, lsl #26
   20cdc:	str	ip, [sp, #832]	; 0x340
   20ce0:	str	r0, [sp, #844]	; 0x34c
   20ce4:	ldr	r4, [sp, #16]
   20ce8:	ldr	r1, [sp, #116]	; 0x74
   20cec:	ldr	r3, [sp, #188]	; 0xbc
   20cf0:	ldr	r5, [sp, #20]
   20cf4:	mov	fp, r4
   20cf8:	ldr	ip, [sp, #20]
   20cfc:	lsr	r1, r1, #6
   20d00:	orr	r3, r2, r3, lsl #26
   20d04:	str	r1, [sp, #836]	; 0x344
   20d08:	str	r3, [sp, #848]	; 0x350
   20d0c:	lsr	r3, r4, #8
   20d10:	ldr	r1, [sp, #20]
   20d14:	orr	r5, r3, r5, lsl #24
   20d18:	ldr	r0, [sp, #188]	; 0xbc
   20d1c:	lsr	r3, r4, #1
   20d20:	ldr	r2, [sp, #56]	; 0x38
   20d24:	orr	ip, r3, ip, lsl #31
   20d28:	str	ip, [sl, #-3488]	; 0xfffff260
   20d2c:	lsr	r3, r1, #8
   20d30:	ldr	ip, [sp, #112]	; 0x70
   20d34:	lsr	r0, r0, #6
   20d38:	str	r0, [sp, #852]	; 0x354
   20d3c:	orr	r4, r3, r4, lsl #24
   20d40:	ldr	r0, [sp, #116]	; 0x74
   20d44:	lsr	r3, r1, #1
   20d48:	str	r4, [sl, #-3492]	; 0xfffff25c
   20d4c:	lsr	r2, r2, #7
   20d50:	ldr	r4, [sp, #32]
   20d54:	orr	fp, r3, fp, lsl #31
   20d58:	str	r2, [sp, #856]	; 0x358
   20d5c:	lsl	r3, ip, #3
   20d60:	ldr	r2, [sp, #116]	; 0x74
   20d64:	orr	r0, r3, r0, lsr #29
   20d68:	str	r5, [sl, #-3496]	; 0xfffff258
   20d6c:	lsr	r3, ip, #19
   20d70:	ldr	r5, [sp, #36]	; 0x24
   20d74:	add	ip, sp, #8192	; 0x2000
   20d78:	str	fp, [sl, #-3484]	; 0xfffff264
   20d7c:	orr	r2, r3, r2, lsl #13
   20d80:	ldr	fp, [sp, #36]	; 0x24
   20d84:	lsr	r3, r4, #8
   20d88:	str	r2, [sl, #-3472]	; 0xfffff270
   20d8c:	orr	r5, r3, r5, lsl #24
   20d90:	ldr	r2, [sp, #116]	; 0x74
   20d94:	lsr	r3, r4, #1
   20d98:	str	r0, [sl, #-3480]	; 0xfffff268
   20d9c:	orr	fp, r3, fp, lsl #31
   20da0:	str	r5, [sl, #-3464]	; 0xfffff278
   20da4:	ldr	r0, [sp, #60]	; 0x3c
   20da8:	lsl	r3, r2, #3
   20dac:	ldr	r4, [sp, #80]	; 0x50
   20db0:	ldr	r5, [sp, #112]	; 0x70
   20db4:	ldr	r1, [sp, #856]	; 0x358
   20db8:	str	fp, [ip, #-3456]	; 0xfffff280
   20dbc:	lsr	r4, r4, #7
   20dc0:	orr	r0, r1, r0, lsl #25
   20dc4:	orr	r5, r3, r5, lsr #29
   20dc8:	str	r0, [sp, #856]	; 0x358
   20dcc:	lsr	r3, r2, #19
   20dd0:	str	r4, [sp, #872]	; 0x368
   20dd4:	add	r1, sp, #8192	; 0x2000
   20dd8:	str	r5, [ip, #-3476]	; 0xfffff26c
   20ddc:	ldr	fp, [sp, #112]	; 0x70
   20de0:	ldr	r0, [sp, #32]
   20de4:	ldr	r4, [sp, #32]
   20de8:	orr	fp, r3, fp, lsl #13
   20dec:	str	fp, [ip, #-3468]	; 0xfffff274
   20df0:	ldr	ip, [sp, #36]	; 0x24
   20df4:	add	fp, sp, #4608	; 0x1200
   20df8:	ldr	r5, [sp, #60]	; 0x3c
   20dfc:	lsr	r3, ip, #8
   20e00:	orr	r0, r3, r0, lsl #24
   20e04:	lsr	r3, ip, #1
   20e08:	orr	r4, r3, r4, lsl #31
   20e0c:	str	r0, [r1, #-3460]	; 0xfffff27c
   20e10:	str	r4, [r1, #-3452]	; 0xfffff284
   20e14:	add	r4, sp, #1024	; 0x400
   20e18:	ldrd	r0, [fp, #88]	; 0x58
   20e1c:	lsr	r5, r5, #7
   20e20:	ldrd	sl, [fp, #96]	; 0x60
   20e24:	ldr	ip, [sp, #872]	; 0x368
   20e28:	eor	r1, r1, fp
   20e2c:	ldr	fp, [sp, #84]	; 0x54
   20e30:	ldrd	r2, [r4, #-200]	; 0xffffff38
   20e34:	eor	r0, r0, sl
   20e38:	str	r5, [sp, #860]	; 0x35c
   20e3c:	ldr	sl, [sp, #184]	; 0xb8
   20e40:	orr	fp, ip, fp, lsl #25
   20e44:	ldr	r5, [sp, #84]	; 0x54
   20e48:	eor	r2, r2, r0
   20e4c:	ldr	ip, [sp, #188]	; 0xbc
   20e50:	eor	r3, r3, r1
   20e54:	add	r0, sp, #8192	; 0x2000
   20e58:	strd	r2, [sp, #208]	; 0xd0
   20e5c:	ldr	r2, [sp, #188]	; 0xbc
   20e60:	lsl	r3, sl, #3
   20e64:	str	fp, [sp, #872]	; 0x368
   20e68:	lsr	r5, r5, #7
   20e6c:	ldr	fp, [sp, #96]	; 0x60
   20e70:	orr	ip, r3, ip, lsr #29
   20e74:	str	r5, [sp, #876]	; 0x36c
   20e78:	add	r5, sp, #4608	; 0x1200
   20e7c:	str	ip, [r0, #-3448]	; 0xfffff288
   20e80:	lsr	r3, sl, #19
   20e84:	add	ip, sp, #1024	; 0x400
   20e88:	orr	r2, r3, r2, lsl #13
   20e8c:	str	r2, [r0, #-3440]	; 0xfffff290
   20e90:	lsr	fp, fp, #7
   20e94:	ldrd	r0, [r5, #104]	; 0x68
   20e98:	add	r2, sp, #8192	; 0x2000
   20e9c:	ldrd	r4, [r5, #112]	; 0x70
   20ea0:	str	fp, [sp, #888]	; 0x378
   20ea4:	ldrd	sl, [ip, #-192]	; 0xffffff40
   20ea8:	eor	r0, r0, r4
   20eac:	eor	r1, r1, r5
   20eb0:	ldr	r5, [sp, #184]	; 0xb8
   20eb4:	eor	sl, sl, r0
   20eb8:	ldr	r0, [sp, #188]	; 0xbc
   20ebc:	eor	fp, fp, r1
   20ec0:	ldr	r1, [sp, #184]	; 0xb8
   20ec4:	strd	sl, [sp, #216]	; 0xd8
   20ec8:	lsl	r3, r0, #3
   20ecc:	orr	r1, r3, r1, lsr #29
   20ed0:	str	r1, [r2, #-3444]	; 0xfffff28c
   20ed4:	add	r1, sp, #4608	; 0x1200
   20ed8:	lsr	r3, r0, #19
   20edc:	orr	r5, r3, r5, lsl #13
   20ee0:	str	r5, [r2, #-3436]	; 0xfffff294
   20ee4:	ldrd	r4, [r1, #120]	; 0x78
   20ee8:	ldrd	r0, [r1, #128]	; 0x80
   20eec:	ldr	sl, [sp, #100]	; 0x64
   20ef0:	eor	r5, r5, r1
   20ef4:	ldr	r1, [sp, #120]	; 0x78
   20ef8:	ldr	fp, [sp, #888]	; 0x378
   20efc:	eor	r4, r4, r0
   20f00:	ldrd	r2, [ip, #-184]	; 0xffffff48
   20f04:	ldr	ip, [sp, #124]	; 0x7c
   20f08:	orr	sl, fp, sl, lsl #25
   20f0c:	lsr	r1, r1, #7
   20f10:	ldr	fp, [sp, #100]	; 0x64
   20f14:	eor	r2, r2, r4
   20f18:	eor	r3, r3, r5
   20f1c:	orr	ip, r1, ip, lsl #25
   20f20:	ldr	r1, [sp, #56]	; 0x38
   20f24:	strd	r2, [sp, #240]	; 0xf0
   20f28:	lsr	fp, fp, #7
   20f2c:	ldr	r2, [sp, #60]	; 0x3c
   20f30:	add	r4, sp, #8192	; 0x2000
   20f34:	str	fp, [sp, #892]	; 0x37c
   20f38:	add	fp, sp, #4608	; 0x1200
   20f3c:	ldr	r5, [sp, #124]	; 0x7c
   20f40:	lsr	r3, r1, #8
   20f44:	str	sl, [sp, #888]	; 0x378
   20f48:	orr	r2, r3, r2, lsl #24
   20f4c:	str	r2, [r4, #-3432]	; 0xfffff298
   20f50:	add	r4, sp, #1024	; 0x400
   20f54:	ldrd	r2, [fp, #136]	; 0x88
   20f58:	lsr	r5, r5, #7
   20f5c:	ldrd	sl, [fp, #144]	; 0x90
   20f60:	str	r5, [sp, #908]	; 0x38c
   20f64:	ldr	r5, [sp, #56]	; 0x38
   20f68:	eor	r2, r2, sl
   20f6c:	ldrd	r0, [r4, #-176]	; 0xffffff50
   20f70:	eor	r3, r3, fp
   20f74:	str	ip, [sp, #904]	; 0x388
   20f78:	ldr	sl, [sp, #60]	; 0x3c
   20f7c:	eor	r1, r1, r3
   20f80:	ldr	ip, [sp, #60]	; 0x3c
   20f84:	lsr	r3, r5, #1
   20f88:	ldr	r4, [sp, #80]	; 0x50
   20f8c:	eor	r0, r0, r2
   20f90:	orr	sl, r3, sl, lsl #31
   20f94:	strd	r0, [sp, #248]	; 0xf8
   20f98:	lsr	r3, ip, #8
   20f9c:	ldr	fp, [sp, #136]	; 0x88
   20fa0:	orr	r0, r3, r5, lsl #24
   20fa4:	lsr	r3, ip, #1
   20fa8:	orr	r2, r3, r5, lsl #31
   20fac:	ldr	r5, [sp, #84]	; 0x54
   20fb0:	ldr	ip, [sp, #84]	; 0x54
   20fb4:	lsr	r3, r4, #8
   20fb8:	lsr	fp, fp, #7
   20fbc:	str	fp, [sp, #936]	; 0x3a8
   20fc0:	add	fp, sp, #8192	; 0x2000
   20fc4:	orr	r5, r3, r5, lsl #24
   20fc8:	lsr	r3, r4, #1
   20fcc:	str	sl, [fp, #-3424]	; 0xfffff2a0
   20fd0:	orr	ip, r3, ip, lsl #31
   20fd4:	str	r0, [fp, #-3428]	; 0xfffff29c
   20fd8:	mov	sl, r4
   20fdc:	str	r2, [fp, #-3420]	; 0xfffff2a4
   20fe0:	str	r5, [fp, #-3400]	; 0xfffff2b8
   20fe4:	str	ip, [fp, #-3392]	; 0xfffff2c0
   20fe8:	ldr	r2, [sp, #84]	; 0x54
   20fec:	ldr	r0, [sp, #128]	; 0x80
   20ff0:	ldr	r3, [sp, #140]	; 0x8c
   20ff4:	lsr	r1, r2, #8
   20ff8:	ldr	r4, [sp, #936]	; 0x3a8
   20ffc:	orr	r5, r1, sl, lsl #24
   21000:	ldr	sl, [sp, #132]	; 0x84
   21004:	lsr	r0, r0, #7
   21008:	movw	r2, #12284	; 0x2ffc
   2100c:	movt	r2, #18130	; 0x46d2
   21010:	orr	r3, r4, r3, lsl #25
   21014:	orr	sl, r0, sl, lsl #25
   21018:	ldrd	r0, [sp, #24]
   2101c:	str	r5, [fp, #-3396]	; 0xfffff2bc
   21020:	adds	r2, r2, r0
   21024:	ldrd	r4, [sp, #104]	; 0x68
   21028:	str	r3, [sp, #936]	; 0x3a8
   2102c:	movw	r3, #2693	; 0xa85
   21030:	ldr	ip, [sp, #140]	; 0x8c
   21034:	movt	r3, #10167	; 0x27b7
   21038:	adc	r3, r3, r1
   2103c:	ldr	r1, [sp, #132]	; 0x84
   21040:	adds	r2, r2, r4
   21044:	str	sl, [sp, #920]	; 0x398
   21048:	adc	r3, r3, r5
   2104c:	lsr	ip, ip, #7
   21050:	ldr	r5, [sp, #152]	; 0x98
   21054:	lsr	r1, r1, #7
   21058:	str	ip, [sp, #940]	; 0x3ac
   2105c:	add	ip, sp, #256	; 0x100
   21060:	str	r1, [sp, #924]	; 0x39c
   21064:	ldr	r1, [sp, #156]	; 0x9c
   21068:	lsr	r5, r5, #7
   2106c:	ldrd	sl, [ip]
   21070:	ldr	r0, [sp, #144]	; 0x90
   21074:	adds	sl, sl, r2
   21078:	orr	r1, r5, r1, lsl #25
   2107c:	ldrd	r4, [sp, #8]
   21080:	adc	fp, fp, r3
   21084:	adds	sl, sl, r8
   21088:	lsr	r0, r0, #7
   2108c:	adc	fp, fp, r9
   21090:	adds	r4, r4, sl
   21094:	adc	r5, r5, fp
   21098:	str	r0, [sp, #952]	; 0x3b8
   2109c:	adds	r0, r6, sl
   210a0:	str	r1, [sp, #968]	; 0x3c8
   210a4:	adc	r1, r7, fp
   210a8:	ldrd	sl, [sp, #16]
   210ac:	strd	r4, [sp, #104]	; 0x68
   210b0:	movw	r8, #51494	; 0xc926
   210b4:	movt	r8, #23590	; 0x5c26
   210b8:	ldr	r6, [sp, #104]	; 0x68
   210bc:	adds	r8, r8, sl
   210c0:	movw	r9, #8504	; 0x2138
   210c4:	movt	r9, #11803	; 0x2e1b
   210c8:	ldrd	r2, [sp, #40]	; 0x28
   210cc:	adc	r9, r9, fp
   210d0:	ldr	fp, [sp, #108]	; 0x6c
   210d4:	bic	r5, r3, r5
   210d8:	lsr	r3, r6, #18
   210dc:	strd	r0, [sp, #8]
   210e0:	mov	r0, r6
   210e4:	orr	r3, r3, fp, lsl #14
   210e8:	str	r3, [sp, #3976]	; 0xf88
   210ec:	lsr	r3, fp, #18
   210f0:	add	r1, sp, #4096	; 0x1000
   210f4:	orr	r3, r3, r6, lsl #14
   210f8:	str	r3, [sp, #3980]	; 0xf8c
   210fc:	lsr	r3, r6, #14
   21100:	bic	r4, r2, r4
   21104:	orr	r3, r3, fp, lsl #18
   21108:	str	r3, [sp, #3984]	; 0xf90
   2110c:	lsr	r3, fp, #14
   21110:	orr	r3, r3, r0, lsl #18
   21114:	str	r3, [sp, #3988]	; 0xf94
   21118:	lsl	r3, r0, #23
   2111c:	orr	r3, r3, fp, lsr #9
   21120:	str	r3, [sp, #3992]	; 0xf98
   21124:	lsl	r3, fp, #23
   21128:	add	fp, sp, #4096	; 0x1000
   2112c:	orr	r3, r3, r0, lsr #9
   21130:	str	r3, [sp, #3996]	; 0xf9c
   21134:	ldrd	r6, [fp, #-120]	; 0xffffff88
   21138:	ldrd	sl, [fp, #-112]	; 0xffffff90
   2113c:	ldrd	r2, [sp, #176]	; 0xb0
   21140:	ldrd	r0, [r1, #-104]	; 0xffffff98
   21144:	eor	r7, r7, fp
   21148:	ldr	fp, [sp, #8]
   2114c:	adds	r8, r8, r2
   21150:	eor	r6, r6, sl
   21154:	ldr	r2, [sp, #12]
   21158:	eor	r6, r6, r0
   2115c:	adc	r9, r9, r3
   21160:	eor	r7, r7, r1
   21164:	adds	r8, r8, r6
   21168:	lsl	r3, fp, #30
   2116c:	adc	r9, r9, r7
   21170:	orr	r3, r3, r2, lsr #2
   21174:	str	r3, [sp, #4000]	; 0xfa0
   21178:	ldrd	r6, [sp, #64]	; 0x40
   2117c:	ldrd	r2, [sp, #104]	; 0x68
   21180:	and	r2, r2, r6
   21184:	and	r3, r3, r7
   21188:	eor	r0, r4, r2
   2118c:	ldr	r7, [sp, #12]
   21190:	adds	r0, r0, r8
   21194:	lsr	r2, fp, #28
   21198:	mov	r8, fp
   2119c:	ldrd	sl, [sp]
   211a0:	eor	r1, r5, r3
   211a4:	orr	r2, r2, r7, lsl #4
   211a8:	adc	r1, r1, r9
   211ac:	adds	sl, sl, r0
   211b0:	adc	fp, fp, r1
   211b4:	str	r2, [sp, #4008]	; 0xfa8
   211b8:	strd	sl, [sp, #176]	; 0xb0
   211bc:	lsl	r3, r7, #30
   211c0:	lsr	r2, r7, #28
   211c4:	ldr	r9, [sp, #176]	; 0xb0
   211c8:	mov	r4, r8
   211cc:	orr	r3, r3, r8, lsr #2
   211d0:	orr	r2, r2, r8, lsl #4
   211d4:	str	r3, [sp, #4004]	; 0xfa4
   211d8:	lsl	r3, r8, #25
   211dc:	ldr	r8, [sp, #180]	; 0xb4
   211e0:	str	r2, [sp, #4012]	; 0xfac
   211e4:	orr	r3, r3, r7, lsr #7
   211e8:	lsr	r2, sl, #18
   211ec:	str	r3, [sp, #4016]	; 0xfb0
   211f0:	lsl	r3, r7, #25
   211f4:	orr	r2, r2, r8, lsl #14
   211f8:	orr	r3, r3, r4, lsr #7
   211fc:	str	r2, [sp, #4024]	; 0xfb8
   21200:	str	r3, [sp, #4020]	; 0xfb4
   21204:	lsr	r2, r9, #14
   21208:	lsr	r3, r8, #18
   2120c:	orr	r2, r2, r8, lsl #18
   21210:	orr	r3, r3, r9, lsl #14
   21214:	str	r2, [sp, #4032]	; 0xfc0
   21218:	str	r3, [sp, #4028]	; 0xfbc
   2121c:	lsr	r2, r8, #14
   21220:	lsl	r3, r9, #23
   21224:	mov	r4, r9
   21228:	orr	r2, r2, r9, lsl #18
   2122c:	orr	r3, r3, r8, lsr #9
   21230:	str	r2, [sp, #4036]	; 0xfc4
   21234:	lsl	ip, r8, #23
   21238:	str	r3, [sp, #4040]	; 0xfc8
   2123c:	add	fp, sp, #4096	; 0x1000
   21240:	ldrd	r8, [sp, #192]	; 0xc0
   21244:	orr	ip, ip, r4, lsr #9
   21248:	ldrd	r2, [sp, #8]
   2124c:	ldrd	r4, [sp, #200]	; 0xc8
   21250:	and	r3, r3, r9
   21254:	add	r9, sp, #4096	; 0x1000
   21258:	ldrd	r6, [fp, #-96]	; 0xffffffa0
   2125c:	and	r2, r2, r8
   21260:	ldrd	sl, [fp, #-88]	; 0xffffffa8
   21264:	eor	r3, r3, r5
   21268:	ldrd	r8, [r9, #-80]	; 0xffffffb0
   2126c:	add	r5, sp, #4096	; 0x1000
   21270:	eor	r7, r7, fp
   21274:	eor	r2, r2, r4
   21278:	eor	r7, r7, r9
   2127c:	add	r9, sp, #4096	; 0x1000
   21280:	eor	r6, r6, sl
   21284:	ldrd	sl, [r5, #-72]	; 0xffffffb8
   21288:	ldrd	r4, [r5, #-64]	; 0xffffffc0
   2128c:	eor	r6, r6, r8
   21290:	str	ip, [sp, #4044]	; 0xfcc
   21294:	adds	r6, r6, r2
   21298:	ldrd	r8, [r9, #-56]	; 0xffffffc8
   2129c:	eor	sl, sl, r4
   212a0:	adc	r7, r7, r3
   212a4:	eor	fp, fp, r5
   212a8:	eor	sl, sl, r8
   212ac:	adds	r8, r6, r0
   212b0:	eor	fp, fp, r9
   212b4:	ldr	r0, [sp, #156]	; 0x9c
   212b8:	adc	r9, r7, r1
   212bc:	strd	r8, [sp]
   212c0:	ldr	r9, [sp, #148]	; 0x94
   212c4:	lsl	r1, r8, #30
   212c8:	ldrd	r4, [sp, #64]	; 0x40
   212cc:	lsr	r0, r0, #7
   212d0:	ldr	ip, [sp, #952]	; 0x3b8
   212d4:	ldrd	r2, [sp, #176]	; 0xb0
   212d8:	orr	r9, ip, r9, lsl #25
   212dc:	str	r9, [sp, #952]	; 0x3b8
   212e0:	bic	r3, r5, r3
   212e4:	str	r0, [sp, #972]	; 0x3cc
   212e8:	ldr	r5, [sp, #4]
   212ec:	bic	r2, r4, r2
   212f0:	ldr	r4, [sp]
   212f4:	ldrd	r6, [sp, #104]	; 0x68
   212f8:	orr	r1, r1, r5, lsr #2
   212fc:	str	r1, [sp, #4048]	; 0xfd0
   21300:	lsl	r1, r5, #30
   21304:	lsr	r0, r4, #28
   21308:	orr	r1, r1, r4, lsr #2
   2130c:	str	r1, [sp, #4052]	; 0xfd4
   21310:	lsl	r1, r4, #25
   21314:	orr	r0, r0, r5, lsl #4
   21318:	mov	r8, r4
   2131c:	str	r0, [sp, #4056]	; 0xfd8
   21320:	orr	r1, r1, r5, lsr #7
   21324:	lsr	r0, r5, #28
   21328:	str	r1, [sp, #4064]	; 0xfe0
   2132c:	lsl	r1, r5, #25
   21330:	orr	r0, r0, r4, lsl #4
   21334:	orr	r1, r1, r8, lsr #7
   21338:	str	r0, [sp, #4060]	; 0xfdc
   2133c:	add	r5, sp, #4096	; 0x1000
   21340:	str	r1, [sp, #4068]	; 0xfe4
   21344:	ldrd	r0, [sp, #176]	; 0xb0
   21348:	ldrd	r8, [sp, #72]	; 0x48
   2134c:	ldr	r4, [sp, #148]	; 0x94
   21350:	and	r0, r0, r6
   21354:	and	r1, r1, r7
   21358:	ldrd	r6, [sp, #8]
   2135c:	eor	r0, r0, r2
   21360:	eor	r1, r1, r3
   21364:	ldrd	r2, [sp]
   21368:	eor	r6, r6, r8
   2136c:	eor	r7, r7, r9
   21370:	add	r9, sp, #4096	; 0x1000
   21374:	and	r6, r6, r2
   21378:	and	r7, r7, r3
   2137c:	lsr	r4, r4, #7
   21380:	ldrd	r2, [r5, #-48]	; 0xffffffd0
   21384:	str	r4, [sp, #956]	; 0x3bc
   21388:	ldrd	r4, [r5, #-40]	; 0xffffffd8
   2138c:	ldrd	r8, [r9, #-32]	; 0xffffffe0
   21390:	eor	r2, r2, r4
   21394:	eor	r3, r3, r5
   21398:	eor	r2, r2, r8
   2139c:	ldrd	r4, [sp, #8]
   213a0:	eor	r3, r3, r9
   213a4:	ldrd	r8, [sp, #72]	; 0x48
   213a8:	and	r4, r4, r8
   213ac:	and	r5, r5, r9
   213b0:	eor	r4, r4, r6
   213b4:	eor	r5, r5, r7
   213b8:	adds	r2, r2, r4
   213bc:	ldrd	r6, [sp, #8]
   213c0:	adc	r3, r3, r5
   213c4:	ldrd	r4, [sp]
   213c8:	ldr	r9, [sp, #88]	; 0x58
   213cc:	eor	r5, r5, r7
   213d0:	add	r7, sp, #512	; 0x200
   213d4:	eor	r4, r4, r6
   213d8:	lsr	r9, r9, #7
   213dc:	strd	r4, [r7, #-224]	; 0xffffff20
   213e0:	str	r9, [sp, #1000]	; 0x3e8
   213e4:	add	r7, sp, #4608	; 0x1200
   213e8:	ldrd	r4, [sp, #8]
   213ec:	ldrd	r8, [sp]
   213f0:	and	r8, r8, r4
   213f4:	and	r9, r9, r5
   213f8:	strd	r8, [sp, #192]	; 0xc0
   213fc:	ldrd	r8, [r7, #152]	; 0x98
   21400:	ldrd	r6, [r7, #160]	; 0xa0
   21404:	eor	r8, r8, r6
   21408:	add	r6, sp, #1024	; 0x400
   2140c:	eor	r9, r9, r7
   21410:	ldr	r7, [sp, #84]	; 0x54
   21414:	ldrd	r4, [r6, #-168]	; 0xffffff58
   21418:	eor	r4, r4, r8
   2141c:	ldr	r8, [sp, #80]	; 0x50
   21420:	eor	r5, r5, r9
   21424:	add	r9, sp, #8192	; 0x2000
   21428:	lsr	ip, r7, #1
   2142c:	strd	r4, [sp, #200]	; 0xc8
   21430:	orr	r8, ip, r8, lsl #31
   21434:	str	r8, [r9, #-3388]	; 0xfffff2c4
   21438:	ldr	r4, [sp, #96]	; 0x60
   2143c:	add	r7, sp, #4608	; 0x1200
   21440:	ldr	r5, [sp, #100]	; 0x64
   21444:	lsr	ip, r4, #8
   21448:	orr	r5, ip, r5, lsl #24
   2144c:	add	ip, sp, #1024	; 0x400
   21450:	str	r5, [r9, #-3368]	; 0xfffff2d8
   21454:	ldrd	r4, [r7, #184]	; 0xb8
   21458:	ldrd	r6, [r7, #192]	; 0xc0
   2145c:	ldrd	r8, [ip, #-152]	; 0xffffff68
   21460:	add	ip, sp, #256	; 0x100
   21464:	eor	r4, r4, r6
   21468:	eor	r5, r5, r7
   2146c:	eor	r8, r8, r4
   21470:	ldr	r4, [sp, #96]	; 0x60
   21474:	ldr	r7, [sp, #100]	; 0x64
   21478:	eor	r9, r9, r5
   2147c:	ldr	r5, [sp, #100]	; 0x64
   21480:	add	r6, sp, #8192	; 0x2000
   21484:	strd	r8, [ip]
   21488:	lsr	ip, r4, #1
   2148c:	ldr	r9, [sp, #124]	; 0x7c
   21490:	orr	r5, ip, r5, lsl #31
   21494:	lsr	ip, r7, #8
   21498:	str	r5, [r6, #-3360]	; 0xfffff2e0
   2149c:	orr	r8, ip, r4, lsl #24
   214a0:	ldr	r5, [sp, #120]	; 0x78
   214a4:	lsr	ip, r7, #1
   214a8:	ldr	r7, [sp, #124]	; 0x7c
   214ac:	orr	r4, ip, r4, lsl #31
   214b0:	str	r8, [r6, #-3364]	; 0xfffff2dc
   214b4:	lsr	ip, r5, #8
   214b8:	str	r4, [r6, #-3356]	; 0xfffff2e4
   214bc:	orr	r7, ip, r7, lsl #24
   214c0:	lsr	ip, r5, #1
   214c4:	str	r7, [r6, #-3336]	; 0xfffff2f8
   214c8:	add	r7, sp, #4608	; 0x1200
   214cc:	orr	r9, ip, r9, lsl #31
   214d0:	add	ip, sp, #1024	; 0x400
   214d4:	ldrd	r4, [r7, #216]	; 0xd8
   214d8:	str	r9, [r6, #-3328]	; 0xfffff300
   214dc:	ldrd	r6, [r7, #224]	; 0xe0
   214e0:	ldrd	r8, [ip, #-136]	; 0xffffff78
   214e4:	add	ip, sp, #512	; 0x200
   214e8:	eor	r4, r4, r6
   214ec:	eor	r5, r5, r7
   214f0:	eor	r8, r8, r4
   214f4:	ldr	r4, [sp, #124]	; 0x7c
   214f8:	eor	r9, r9, r5
   214fc:	ldr	r5, [sp, #120]	; 0x78
   21500:	strd	r8, [ip, #-248]	; 0xffffff08
   21504:	add	r6, sp, #8192	; 0x2000
   21508:	ldr	r8, [sp, #120]	; 0x78
   2150c:	lsr	ip, r4, #8
   21510:	orr	r5, ip, r5, lsl #24
   21514:	ldr	r9, [sp, #160]	; 0xa0
   21518:	lsr	ip, r4, #1
   2151c:	str	r5, [r6, #-3332]	; 0xfffff2fc
   21520:	orr	r8, ip, r8, lsl #31
   21524:	ldr	r5, [sp, #164]	; 0xa4
   21528:	ldr	ip, [sp, #92]	; 0x5c
   2152c:	lsr	r9, r9, #7
   21530:	ldr	r7, [sp, #164]	; 0xa4
   21534:	ldr	r4, [sp, #1000]	; 0x3e8
   21538:	orr	r5, r9, r5, lsl #25
   2153c:	str	r8, [r6, #-3324]	; 0xfffff304
   21540:	orr	ip, r4, ip, lsl #25
   21544:	str	r5, [sp, #984]	; 0x3d8
   21548:	str	ip, [sp, #1000]	; 0x3e8
   2154c:	lsr	r7, r7, #7
   21550:	str	r7, [sp, #988]	; 0x3dc
   21554:	movw	r4, #10989	; 0x2aed
   21558:	ldr	r8, [sp, #92]	; 0x5c
   2155c:	movt	r4, #23236	; 0x5ac4
   21560:	ldr	r9, [sp, #168]	; 0xa8
   21564:	movw	r5, #28156	; 0x6dfc
   21568:	ldrd	r6, [sp, #32]
   2156c:	movt	r5, #19756	; 0x4d2c
   21570:	lsr	r8, r8, #7
   21574:	str	r8, [sp, #1004]	; 0x3ec
   21578:	lsr	r9, r9, #7
   2157c:	str	r9, [sp, #1016]	; 0x3f8
   21580:	ldrd	r8, [sp, #40]	; 0x28
   21584:	adds	r4, r4, r6
   21588:	adc	r5, r5, r7
   2158c:	ldr	ip, [sp, #1016]	; 0x3f8
   21590:	adds	r4, r4, r8
   21594:	ldr	r7, [sp, #112]	; 0x70
   21598:	adc	r5, r5, r9
   2159c:	ldr	r9, [sp, #172]	; 0xac
   215a0:	adds	sl, sl, r4
   215a4:	ldr	r4, [sp, #116]	; 0x74
   215a8:	adc	fp, fp, r5
   215ac:	adds	r0, r0, sl
   215b0:	orr	r9, ip, r9, lsl #25
   215b4:	str	r9, [sp, #1016]	; 0x3f8
   215b8:	ldrd	r8, [sp, #48]	; 0x30
   215bc:	adc	r1, r1, fp
   215c0:	lsr	r7, r7, #7
   215c4:	movw	r5, #3347	; 0xd13
   215c8:	adds	r8, r8, r0
   215cc:	orr	r4, r7, r4, lsl #25
   215d0:	adc	r9, r9, r1
   215d4:	adds	sl, r2, r0
   215d8:	adc	fp, r3, r1
   215dc:	ldrd	r2, [sp, #56]	; 0x38
   215e0:	ldrd	r6, [sp, #64]	; 0x40
   215e4:	movt	r5, #21304	; 0x5338
   215e8:	str	r4, [sp, #1032]	; 0x408
   215ec:	movw	r4, #46047	; 0xb3df
   215f0:	movt	r4, #40341	; 0x9d95
   215f4:	lsr	r1, r8, #18
   215f8:	adds	r2, r2, r4
   215fc:	orr	r1, r1, r9, lsl #14
   21600:	adc	r3, r3, r5
   21604:	str	r1, [sp, #4072]	; 0xfe8
   21608:	adds	r2, r2, r6
   2160c:	lsr	r1, r9, #18
   21610:	adc	r3, r3, r7
   21614:	orr	r1, r1, r8, lsl #14
   21618:	lsr	r0, r8, #14
   2161c:	str	r1, [sp, #4076]	; 0xfec
   21620:	add	r7, sp, #4096	; 0x1000
   21624:	lsl	r1, r8, #23
   21628:	orr	r0, r0, r9, lsl #18
   2162c:	orr	r1, r1, r9, lsr #9
   21630:	str	r0, [sp, #4080]	; 0xff0
   21634:	lsr	r0, r9, #14
   21638:	str	r1, [sp, #4088]	; 0xff8
   2163c:	lsl	r1, r9, #23
   21640:	orr	r0, r0, r8, lsl #18
   21644:	orr	r1, r1, r8, lsr #9
   21648:	str	r0, [sp, #4084]	; 0xff4
   2164c:	lsl	ip, sl, #30
   21650:	str	r1, [sp, #4092]	; 0xffc
   21654:	ldrd	r0, [r7, #-24]	; 0xffffffe8
   21658:	ldrd	r6, [r7, #-16]
   2165c:	ldrd	r4, [sp, #104]	; 0x68
   21660:	eor	r1, r1, r7
   21664:	add	r7, sp, #4096	; 0x1000
   21668:	eor	r0, r0, r6
   2166c:	bic	r5, r5, r9
   21670:	ldrd	r6, [r7, #-8]
   21674:	bic	r4, r4, r8
   21678:	eor	r0, r0, r6
   2167c:	add	r6, sp, #4096	; 0x1000
   21680:	eor	r1, r1, r7
   21684:	adds	r2, r2, r0
   21688:	adc	r3, r3, r1
   2168c:	lsr	r0, sl, #28
   21690:	orr	r1, ip, fp, lsr #2
   21694:	add	ip, sp, #8192	; 0x2000
   21698:	str	r1, [r6]
   2169c:	lsl	r1, fp, #30
   216a0:	orr	r7, r0, fp, lsl #4
   216a4:	orr	r6, r1, sl, lsr #2
   216a8:	lsr	r0, fp, #28
   216ac:	lsl	r1, sl, #25
   216b0:	str	r7, [ip, #-4088]	; 0xfffff008
   216b4:	orr	r7, r0, sl, lsl #4
   216b8:	orr	r0, r1, fp, lsr #7
   216bc:	str	r0, [ip, #-4080]	; 0xfffff010
   216c0:	ldrd	r0, [sp, #176]	; 0xb0
   216c4:	str	r6, [ip, #-4092]	; 0xfffff004
   216c8:	and	r1, r1, r9
   216cc:	str	r7, [ip, #-4084]	; 0xfffff00c
   216d0:	eor	r1, r1, r5
   216d4:	add	r5, sp, #8192	; 0x2000
   216d8:	lsl	ip, fp, #25
   216dc:	and	r0, r0, r8
   216e0:	eor	r0, r0, r4
   216e4:	orr	r4, ip, sl, lsr #7
   216e8:	str	r4, [r5, #-4076]	; 0xfffff014
   216ec:	adds	r2, r2, r0
   216f0:	ldrd	r4, [sp, #72]	; 0x48
   216f4:	add	r7, sp, #4096	; 0x1000
   216f8:	adc	r3, r3, r1
   216fc:	add	ip, sp, #4096	; 0x1000
   21700:	adds	r4, r4, r2
   21704:	ldrd	r0, [r7]
   21708:	adc	r5, r5, r3
   2170c:	ldrd	r6, [r7, #8]
   21710:	strd	r4, [sp, #72]	; 0x48
   21714:	add	r5, sp, #512	; 0x200
   21718:	eor	r0, r0, r6
   2171c:	eor	r1, r1, r7
   21720:	ldrd	r6, [r5, #-224]	; 0xffffff20
   21724:	ldrd	r4, [ip, #16]
   21728:	and	r7, r7, fp
   2172c:	and	r6, r6, sl
   21730:	eor	r4, r4, r0
   21734:	eor	r5, r5, r1
   21738:	ldrd	r0, [sp, #192]	; 0xc0
   2173c:	strd	r4, [sp, #40]	; 0x28
   21740:	eor	r7, r7, r1
   21744:	ldr	r1, [sp, #72]	; 0x48
   21748:	ldr	r5, [sp, #76]	; 0x4c
   2174c:	eor	r6, r6, r0
   21750:	add	r0, sp, #8192	; 0x2000
   21754:	lsr	ip, r1, #18
   21758:	lsr	r4, r1, #14
   2175c:	ldr	r1, [sp, #76]	; 0x4c
   21760:	orr	r5, ip, r5, lsl #14
   21764:	str	r5, [r0, #-4072]	; 0xfffff018
   21768:	lsr	ip, r1, #18
   2176c:	orr	r5, r4, r1, lsl #18
   21770:	lsr	r4, r1, #14
   21774:	str	r5, [r0, #-4064]	; 0xfffff020
   21778:	ldr	r1, [sp, #72]	; 0x48
   2177c:	add	r5, sp, #8192	; 0x2000
   21780:	ldr	r0, [sp, #72]	; 0x48
   21784:	orr	r1, ip, r1, lsl #14
   21788:	str	r1, [r5, #-4068]	; 0xfffff01c
   2178c:	lsl	ip, r0, #23
   21790:	orr	r1, r4, r0, lsl #18
   21794:	ldr	r0, [sp, #76]	; 0x4c
   21798:	ldr	r4, [sp, #76]	; 0x4c
   2179c:	str	r1, [r5, #-4060]	; 0xfffff024
   217a0:	orr	r4, ip, r4, lsr #9
   217a4:	lsl	ip, r0, #23
   217a8:	ldrd	r0, [sp, #40]	; 0x28
   217ac:	str	r4, [r5, #-4056]	; 0xfffff028
   217b0:	movw	r4, #25566	; 0x63de
   217b4:	adds	r0, r0, r6
   217b8:	ldr	r6, [sp, #72]	; 0x48
   217bc:	adc	r1, r1, r7
   217c0:	add	r7, sp, #8192	; 0x2000
   217c4:	movt	r4, #35759	; 0x8baf
   217c8:	movw	r5, #29524	; 0x7354
   217cc:	orr	r6, ip, r6, lsr #9
   217d0:	str	r6, [r7, #-4052]	; 0xfffff02c
   217d4:	adds	r6, r0, r2
   217d8:	movt	r5, #25866	; 0x650a
   217dc:	adc	r7, r1, r3
   217e0:	add	r1, sp, #4096	; 0x1000
   217e4:	strd	r6, [sp, #48]	; 0x30
   217e8:	ldrd	r6, [sp, #80]	; 0x50
   217ec:	ldrd	r2, [r1, #24]
   217f0:	adds	r6, r6, r4
   217f4:	ldrd	r0, [r1, #32]
   217f8:	adc	r7, r7, r5
   217fc:	add	r5, sp, #4096	; 0x1000
   21800:	eor	r2, r2, r0
   21804:	eor	r3, r3, r1
   21808:	ldrd	r0, [sp, #104]	; 0x68
   2180c:	ldrd	r4, [r5, #40]	; 0x28
   21810:	adds	r6, r6, r0
   21814:	adc	r7, r7, r1
   21818:	eor	r2, r2, r4
   2181c:	ldrd	r0, [sp, #176]	; 0xb0
   21820:	eor	r3, r3, r5
   21824:	ldrd	r4, [sp, #72]	; 0x48
   21828:	adds	r2, r2, r6
   2182c:	adc	r3, r3, r7
   21830:	bic	r4, r0, r4
   21834:	bic	r5, r1, r5
   21838:	ldrd	r0, [sp, #72]	; 0x48
   2183c:	and	r0, r0, r8
   21840:	and	r1, r1, r9
   21844:	eor	r0, r0, r4
   21848:	eor	r1, r1, r5
   2184c:	adds	r6, r2, r0
   21850:	ldr	r5, [sp, #48]	; 0x30
   21854:	adc	r7, r3, r1
   21858:	ldr	r0, [sp, #52]	; 0x34
   2185c:	ldr	r3, [sp, #52]	; 0x34
   21860:	add	r1, sp, #8192	; 0x2000
   21864:	lsl	r4, r5, #30
   21868:	lsr	ip, r5, #28
   2186c:	orr	r0, r4, r0, lsr #2
   21870:	str	r0, [r1, #-4048]	; 0xfffff030
   21874:	orr	r4, ip, r3, lsl #4
   21878:	ldr	ip, [sp, #48]	; 0x30
   2187c:	str	r4, [r1, #-4040]	; 0xfffff038
   21880:	lsl	r2, r3, #30
   21884:	ldrd	r4, [sp, #8]
   21888:	lsr	r1, r3, #28
   2188c:	lsl	r3, ip, #25
   21890:	adds	r4, r4, r6
   21894:	adc	r5, r5, r7
   21898:	strd	r4, [sp, #40]	; 0x28
   2189c:	orr	r5, r2, ip, lsr #2
   218a0:	ldr	r0, [sp, #48]	; 0x30
   218a4:	add	ip, sp, #8192	; 0x2000
   218a8:	ldr	r2, [sp, #52]	; 0x34
   218ac:	str	r5, [ip, #-4044]	; 0xfffff034
   218b0:	orr	r0, r1, r0, lsl #4
   218b4:	ldrd	r4, [sp]
   218b8:	ldr	r1, [sp, #52]	; 0x34
   218bc:	eor	r4, r4, sl
   218c0:	eor	r5, r5, fp
   218c4:	strd	r4, [sp, #8]
   218c8:	ldr	r5, [sp, #48]	; 0x30
   218cc:	orr	r1, r3, r1, lsr #7
   218d0:	lsl	r3, r2, #25
   218d4:	str	r0, [ip, #-4036]	; 0xfffff03c
   218d8:	str	r1, [ip, #-4032]	; 0xfffff040
   218dc:	orr	r5, r3, r5, lsr #7
   218e0:	str	r5, [ip, #-4028]	; 0xfffff044
   218e4:	add	r5, sp, #4096	; 0x1000
   218e8:	ldr	ip, [sp, #40]	; 0x28
   218ec:	ldrd	r2, [r5, #48]	; 0x30
   218f0:	ldrd	r4, [r5, #56]	; 0x38
   218f4:	lsr	r0, ip, #18
   218f8:	lsr	r1, ip, #14
   218fc:	add	ip, sp, #8192	; 0x2000
   21900:	eor	r2, r2, r4
   21904:	eor	r3, r3, r5
   21908:	ldrd	r4, [sp, #48]	; 0x30
   2190c:	strd	r2, [sp, #64]	; 0x40
   21910:	ldrd	r2, [sp, #8]
   21914:	and	r3, r3, r5
   21918:	ldr	r5, [sp, #44]	; 0x2c
   2191c:	and	r2, r2, r4
   21920:	strd	r2, [sp, #8]
   21924:	ldr	r2, [sp, #44]	; 0x2c
   21928:	orr	r5, r0, r5, lsl #14
   2192c:	str	r5, [ip, #-4024]	; 0xfffff048
   21930:	add	r5, sp, #4096	; 0x1000
   21934:	lsr	r0, r2, #18
   21938:	orr	r3, r1, r2, lsl #18
   2193c:	ldrd	r4, [r5, #64]	; 0x40
   21940:	lsr	r1, r2, #14
   21944:	str	r3, [ip, #-4016]	; 0xfffff050
   21948:	ldrd	r2, [sp, #64]	; 0x40
   2194c:	eor	r2, r2, r4
   21950:	eor	r3, r3, r5
   21954:	ldr	r4, [sp, #40]	; 0x28
   21958:	ldr	r5, [sp, #40]	; 0x28
   2195c:	orr	r4, r0, r4, lsl #14
   21960:	str	r4, [ip, #-4020]	; 0xfffff04c
   21964:	lsl	r0, r5, #23
   21968:	orr	r4, r1, r5, lsl #18
   2196c:	ldr	r5, [sp, #44]	; 0x2c
   21970:	str	r4, [ip, #-4012]	; 0xfffff054
   21974:	orr	r5, r0, r5, lsr #9
   21978:	ldrd	r0, [sp]
   2197c:	str	r5, [ip, #-4008]	; 0xfffff058
   21980:	ldrd	r4, [sp, #8]
   21984:	and	r0, r0, sl
   21988:	and	r1, r1, fp
   2198c:	eor	r0, r0, r4
   21990:	eor	r1, r1, r5
   21994:	ldr	r5, [sp, #44]	; 0x2c
   21998:	adds	r2, r2, r0
   2199c:	ldr	r0, [sp, #40]	; 0x28
   219a0:	adc	r3, r3, r1
   219a4:	add	r1, sp, #8192	; 0x2000
   219a8:	adds	r4, r2, r6
   219ac:	lsl	ip, r5, #23
   219b0:	adc	r5, r3, r7
   219b4:	orr	r0, ip, r0, lsr #9
   219b8:	str	r0, [r1, #-4004]	; 0xfffff05c
   219bc:	add	r1, sp, #4096	; 0x1000
   219c0:	strd	r4, [sp, #8]
   219c4:	add	r4, sp, #4096	; 0x1000
   219c8:	ldr	r5, [sp, #8]
   219cc:	ldrd	r6, [r1, #72]	; 0x48
   219d0:	ldrd	r0, [r1, #80]	; 0x50
   219d4:	ldrd	r2, [r4, #88]	; 0x58
   219d8:	eor	r6, r6, r0
   219dc:	eor	r7, r7, r1
   219e0:	eor	r2, r2, r6
   219e4:	ldr	r6, [sp, #12]
   219e8:	eor	r3, r3, r7
   219ec:	add	r7, sp, #8192	; 0x2000
   219f0:	ldr	ip, [sp, #12]
   219f4:	strd	r2, [sp, #64]	; 0x40
   219f8:	lsl	r3, r5, #30
   219fc:	orr	r6, r3, r6, lsr #2
   21a00:	str	r6, [r7, #-4000]	; 0xfffff060
   21a04:	ldr	r6, [sp, #8]
   21a08:	lsr	r2, r5, #28
   21a0c:	lsl	r3, ip, #30
   21a10:	orr	r4, r2, ip, lsl #4
   21a14:	str	r4, [r7, #-3992]	; 0xfffff068
   21a18:	lsr	r2, ip, #28
   21a1c:	orr	r6, r3, r6, lsr #2
   21a20:	str	r6, [r7, #-3996]	; 0xfffff064
   21a24:	ldr	r7, [sp, #8]
   21a28:	add	r4, sp, #8192	; 0x2000
   21a2c:	ldr	r6, [sp, #12]
   21a30:	mov	r5, ip
   21a34:	ldrd	r0, [sp, #40]	; 0x28
   21a38:	orr	ip, r2, r7, lsl #4
   21a3c:	lsl	r3, r7, #25
   21a40:	ldr	r7, [sp, #172]	; 0xac
   21a44:	orr	r5, r3, r5, lsr #7
   21a48:	str	ip, [r4, #-3988]	; 0xfffff06c
   21a4c:	lsl	r3, r6, #25
   21a50:	ldr	ip, [sp, #8]
   21a54:	bic	r0, r8, r0
   21a58:	lsr	r7, r7, #7
   21a5c:	str	r7, [sp, #1020]	; 0x3fc
   21a60:	ldrd	r6, [sp, #96]	; 0x60
   21a64:	bic	r1, r9, r1
   21a68:	str	r5, [r4, #-3984]	; 0xfffff070
   21a6c:	orr	ip, r3, ip, lsr #7
   21a70:	str	ip, [r4, #-3980]	; 0xfffff074
   21a74:	movw	r4, #45736	; 0xb2a8
   21a78:	movt	r4, #15479	; 0x3c77
   21a7c:	ldr	r3, [sp, #184]	; 0xb8
   21a80:	adds	r4, r4, r6
   21a84:	movw	r5, #2747	; 0xabb
   21a88:	movt	r5, #30314	; 0x766a
   21a8c:	ldr	r2, [sp, #116]	; 0x74
   21a90:	adc	r5, r5, r7
   21a94:	ldr	r7, [sp, #188]	; 0xbc
   21a98:	lsr	r3, r3, #7
   21a9c:	lsr	r2, r2, #7
   21aa0:	str	r2, [sp, #1036]	; 0x40c
   21aa4:	orr	r7, r3, r7, lsl #25
   21aa8:	ldrd	r2, [sp, #176]	; 0xb0
   21aac:	str	r7, [sp, #1048]	; 0x418
   21ab0:	adds	r4, r4, r2
   21ab4:	ldrd	r6, [sp, #72]	; 0x48
   21ab8:	adc	r5, r5, r3
   21abc:	ldrd	r2, [sp, #40]	; 0x28
   21ac0:	and	r2, r2, r6
   21ac4:	and	r3, r3, r7
   21ac8:	ldrd	r6, [sp, #64]	; 0x40
   21acc:	adds	r6, r6, r4
   21ad0:	eor	r4, r0, r2
   21ad4:	adc	r7, r7, r5
   21ad8:	eor	r5, r1, r3
   21adc:	ldrd	r0, [sp]
   21ae0:	adds	r4, r4, r6
   21ae4:	adc	r5, r5, r7
   21ae8:	ldrd	r6, [sp, #48]	; 0x30
   21aec:	adds	r0, r0, r4
   21af0:	adc	r1, r1, r5
   21af4:	strd	r0, [sp, #64]	; 0x40
   21af8:	add	r1, sp, #4096	; 0x1000
   21afc:	eor	r6, r6, sl
   21b00:	eor	r7, r7, fp
   21b04:	ldrd	r2, [r1, #96]	; 0x60
   21b08:	ldrd	r0, [r1, #104]	; 0x68
   21b0c:	eor	r2, r2, r0
   21b10:	eor	r3, r3, r1
   21b14:	strd	r2, [sp]
   21b18:	ldrd	r2, [sp, #8]
   21b1c:	ldrd	r0, [sp, #48]	; 0x30
   21b20:	and	r2, r2, r6
   21b24:	and	r3, r3, r7
   21b28:	strd	r2, [sp, #104]	; 0x68
   21b2c:	and	r0, r0, sl
   21b30:	ldr	r3, [sp, #64]	; 0x40
   21b34:	and	r1, r1, fp
   21b38:	ldrd	r6, [sp]
   21b3c:	lsr	ip, r3, #18
   21b40:	add	r3, sp, #4096	; 0x1000
   21b44:	ldrd	r2, [r3, #112]	; 0x70
   21b48:	eor	r6, r6, r2
   21b4c:	eor	r7, r7, r3
   21b50:	ldr	r3, [sp, #68]	; 0x44
   21b54:	strd	r6, [sp]
   21b58:	ldrd	r6, [sp, #104]	; 0x68
   21b5c:	ldr	r2, [sp, #64]	; 0x40
   21b60:	orr	r3, ip, r3, lsl #14
   21b64:	eor	r0, r0, r6
   21b68:	add	r6, sp, #8192	; 0x2000
   21b6c:	ldr	ip, [sp, #68]	; 0x44
   21b70:	eor	r1, r1, r7
   21b74:	str	r3, [r6, #-3976]	; 0xfffff078
   21b78:	add	r3, sp, #8192	; 0x2000
   21b7c:	lsr	r7, r2, #14
   21b80:	orr	r2, r7, ip, lsl #18
   21b84:	str	r2, [r3, #-3968]	; 0xfffff080
   21b88:	ldrd	r2, [sp]
   21b8c:	lsr	r6, ip, #18
   21b90:	lsr	ip, ip, #14
   21b94:	adds	r2, r2, r0
   21b98:	ldr	r0, [sp, #64]	; 0x40
   21b9c:	adc	r3, r3, r1
   21ba0:	lsl	r7, r0, #23
   21ba4:	orr	r1, r6, r0, lsl #14
   21ba8:	add	r0, sp, #8192	; 0x2000
   21bac:	ldr	r6, [sp, #68]	; 0x44
   21bb0:	str	r1, [r0, #-3972]	; 0xfffff07c
   21bb4:	ldr	r1, [sp, #64]	; 0x40
   21bb8:	orr	r6, r7, r6, lsr #9
   21bbc:	ldr	r7, [sp, #68]	; 0x44
   21bc0:	str	r6, [r0, #-3960]	; 0xfffff088
   21bc4:	orr	r1, ip, r1, lsl #18
   21bc8:	str	r1, [r0, #-3964]	; 0xfffff084
   21bcc:	adds	r0, r2, r4
   21bd0:	add	r2, sp, #8192	; 0x2000
   21bd4:	adc	r1, r3, r5
   21bd8:	strd	r0, [sp]
   21bdc:	ldr	r1, [sp, #64]	; 0x40
   21be0:	lsl	ip, r7, #23
   21be4:	ldrd	r4, [sp, #120]	; 0x78
   21be8:	movw	r0, #44774	; 0xaee6
   21bec:	movt	r0, #18413	; 0x47ed
   21bf0:	add	r3, sp, #4096	; 0x1000
   21bf4:	orr	r1, ip, r1, lsr #9
   21bf8:	adds	r0, r0, r4
   21bfc:	str	r1, [r2, #-3956]	; 0xfffff08c
   21c00:	movw	r1, #51502	; 0xc92e
   21c04:	movt	r1, #33218	; 0x81c2
   21c08:	ldrd	r6, [r3, #120]	; 0x78
   21c0c:	adc	r1, r1, r5
   21c10:	add	r5, sp, #4096	; 0x1000
   21c14:	ldrd	r2, [r3, #128]	; 0x80
   21c18:	adds	r0, r0, r8
   21c1c:	ldrd	r4, [r5, #136]	; 0x88
   21c20:	adc	r1, r1, r9
   21c24:	eor	r6, r6, r2
   21c28:	eor	r7, r7, r3
   21c2c:	ldrd	r8, [sp, #72]	; 0x48
   21c30:	eor	r6, r6, r4
   21c34:	eor	r7, r7, r5
   21c38:	ldrd	r4, [sp, #64]	; 0x40
   21c3c:	ldr	r3, [sp]
   21c40:	add	r2, sp, #8192	; 0x2000
   21c44:	bic	r5, r9, r5
   21c48:	ldr	r9, [sp, #4]
   21c4c:	adds	r0, r0, r6
   21c50:	bic	r4, r8, r4
   21c54:	lsl	ip, r3, #30
   21c58:	lsr	r3, r3, #28
   21c5c:	orr	r9, ip, r9, lsr #2
   21c60:	str	r9, [r2, #-3952]	; 0xfffff090
   21c64:	ldr	r9, [sp, #4]
   21c68:	adc	r1, r1, r7
   21c6c:	ldrd	r6, [sp, #40]	; 0x28
   21c70:	orr	ip, r3, r9, lsl #4
   21c74:	str	ip, [r2, #-3944]	; 0xfffff098
   21c78:	ldrd	r2, [sp, #64]	; 0x40
   21c7c:	lsr	ip, r9, #28
   21c80:	lsl	r8, r9, #30
   21c84:	and	r3, r3, r7
   21c88:	ldr	r7, [sp]
   21c8c:	and	r2, r2, r6
   21c90:	eor	r3, r3, r5
   21c94:	eor	r2, r2, r4
   21c98:	add	r5, sp, #8192	; 0x2000
   21c9c:	orr	r9, r8, r7, lsr #2
   21ca0:	orr	r6, ip, r7, lsl #4
   21ca4:	lsl	r4, r7, #25
   21ca8:	ldr	r7, [sp, #4]
   21cac:	adds	r2, r2, r0
   21cb0:	str	r6, [r5, #-3940]	; 0xfffff09c
   21cb4:	adc	r3, r3, r1
   21cb8:	ldrd	r0, [sp, #48]	; 0x30
   21cbc:	orr	r7, r4, r7, lsr #7
   21cc0:	str	r7, [r5, #-3936]	; 0xfffff0a0
   21cc4:	ldrd	r6, [sp, #8]
   21cc8:	adds	r4, r2, sl
   21ccc:	ldr	r8, [sp, #4]
   21cd0:	eor	r7, r7, r1
   21cd4:	ldr	r1, [sp]
   21cd8:	str	r9, [r5, #-3948]	; 0xfffff094
   21cdc:	add	r9, sp, #4096	; 0x1000
   21ce0:	lsl	ip, r8, #25
   21ce4:	eor	r6, r6, r0
   21ce8:	orr	r1, ip, r1, lsr #7
   21cec:	str	r1, [r5, #-3932]	; 0xfffff0a4
   21cf0:	adc	r5, r3, fp
   21cf4:	ldrd	sl, [sp]
   21cf8:	ldrd	r0, [r9, #144]	; 0x90
   21cfc:	ldrd	r8, [r9, #152]	; 0x98
   21d00:	and	r7, r7, fp
   21d04:	add	fp, sp, #4096	; 0x1000
   21d08:	strd	r4, [sp, #104]	; 0x68
   21d0c:	eor	r0, r0, r8
   21d10:	ldrd	r4, [sp, #8]
   21d14:	eor	r1, r1, r9
   21d18:	ldrd	r8, [sp, #48]	; 0x30
   21d1c:	and	r6, r6, sl
   21d20:	ldrd	sl, [fp, #160]	; 0xa0
   21d24:	and	r4, r4, r8
   21d28:	ldr	ip, [sp, #104]	; 0x68
   21d2c:	eor	r4, r4, r6
   21d30:	eor	r0, r0, sl
   21d34:	adds	r0, r0, r4
   21d38:	ldr	r4, [sp, #108]	; 0x6c
   21d3c:	lsr	r6, ip, #18
   21d40:	and	r5, r5, r9
   21d44:	eor	r5, r5, r7
   21d48:	eor	r1, r1, fp
   21d4c:	orr	r4, r6, r4, lsl #14
   21d50:	ldr	r6, [sp, #108]	; 0x6c
   21d54:	add	r8, sp, #8192	; 0x2000
   21d58:	ldr	sl, [sp, #104]	; 0x68
   21d5c:	adc	r1, r1, r5
   21d60:	lsr	ip, ip, #14
   21d64:	add	r5, sp, #8192	; 0x2000
   21d68:	orr	r7, ip, r6, lsl #18
   21d6c:	str	r7, [r8, #-3920]	; 0xfffff0b0
   21d70:	adds	r8, r0, r2
   21d74:	add	r2, sp, #8192	; 0x2000
   21d78:	str	r4, [r5, #-3928]	; 0xfffff0a8
   21d7c:	add	r7, sp, #8192	; 0x2000
   21d80:	lsr	r4, r6, #14
   21d84:	adc	r9, r1, r3
   21d88:	lsr	r5, r6, #18
   21d8c:	orr	r3, r4, sl, lsl #18
   21d90:	lsl	ip, sl, #23
   21d94:	str	r3, [r2, #-3916]	; 0xfffff0b4
   21d98:	lsl	r3, r6, #23
   21d9c:	orr	r4, ip, r6, lsr #9
   21da0:	orr	fp, r5, sl, lsl #14
   21da4:	orr	r6, r3, sl, lsr #9
   21da8:	str	fp, [r2, #-3924]	; 0xfffff0ac
   21dac:	str	r6, [r7, #-3908]	; 0xfffff0bc
   21db0:	add	r7, sp, #4096	; 0x1000
   21db4:	ldrd	sl, [sp, #128]	; 0x80
   21db8:	movw	r0, #13627	; 0x353b
   21dbc:	movt	r0, #5250	; 0x1482
   21dc0:	str	r4, [r2, #-3912]	; 0xfffff0b8
   21dc4:	adds	r0, r0, sl
   21dc8:	ldrd	r4, [r7, #168]	; 0xa8
   21dcc:	add	sl, sp, #8192	; 0x2000
   21dd0:	ldrd	r6, [r7, #176]	; 0xb0
   21dd4:	lsl	r2, r8, #30
   21dd8:	lsr	r3, r8, #28
   21ddc:	eor	r4, r4, r6
   21de0:	eor	r5, r5, r7
   21de4:	movw	r1, #11397	; 0x2c85
   21de8:	orr	r7, r2, r9, lsr #2
   21dec:	movt	r1, #37490	; 0x9272
   21df0:	str	r7, [sl, #-3904]	; 0xfffff0c0
   21df4:	ldrd	r6, [sp, #72]	; 0x48
   21df8:	adc	r1, r1, fp
   21dfc:	orr	fp, r3, r9, lsl #4
   21e00:	str	fp, [sl, #-3896]	; 0xfffff0c8
   21e04:	add	fp, sp, #4096	; 0x1000
   21e08:	adds	r0, r0, r6
   21e0c:	adc	r1, r1, r7
   21e10:	add	r7, sp, #8192	; 0x2000
   21e14:	ldrd	sl, [fp, #184]	; 0xb8
   21e18:	lsl	ip, r9, #30
   21e1c:	orr	r6, ip, r8, lsr #2
   21e20:	add	ip, sp, #8192	; 0x2000
   21e24:	eor	r4, r4, sl
   21e28:	eor	r5, r5, fp
   21e2c:	str	r6, [r7, #-3900]	; 0xfffff0c4
   21e30:	lsr	r3, r9, #28
   21e34:	ldrd	r6, [sp, #40]	; 0x28
   21e38:	lsl	r2, r8, #25
   21e3c:	ldrd	sl, [sp, #104]	; 0x68
   21e40:	adds	r0, r0, r4
   21e44:	adc	r1, r1, r5
   21e48:	bic	sl, r6, sl
   21e4c:	bic	fp, r7, fp
   21e50:	orr	r7, r3, r8, lsl #4
   21e54:	orr	r3, r2, r9, lsr #7
   21e58:	str	r7, [ip, #-3892]	; 0xfffff0cc
   21e5c:	str	r3, [ip, #-3888]	; 0xfffff0d0
   21e60:	ldrd	r6, [sp, #104]	; 0x68
   21e64:	ldrd	r2, [sp, #64]	; 0x40
   21e68:	and	r6, r6, r2
   21e6c:	and	r7, r7, r3
   21e70:	eor	r4, sl, r6
   21e74:	eor	r5, fp, r7
   21e78:	ldrd	sl, [sp, #8]
   21e7c:	adds	r2, r0, r4
   21e80:	ldrd	r6, [sp]
   21e84:	lsl	r3, r9, #25
   21e88:	eor	r7, r7, fp
   21e8c:	orr	fp, r3, r8, lsr #7
   21e90:	adc	r3, r1, r5
   21e94:	add	r5, sp, #4096	; 0x1000
   21e98:	str	fp, [ip, #-3884]	; 0xfffff0d4
   21e9c:	eor	r6, r6, sl
   21ea0:	ldrd	r0, [r5, #192]	; 0xc0
   21ea4:	and	r6, r6, r8
   21ea8:	ldrd	r4, [r5, #200]	; 0xc8
   21eac:	and	r7, r7, r9
   21eb0:	ldrd	sl, [sp, #8]
   21eb4:	eor	r0, r0, r4
   21eb8:	eor	r1, r1, r5
   21ebc:	ldrd	r4, [sp]
   21ec0:	and	r4, r4, sl
   21ec4:	and	r5, r5, fp
   21ec8:	ldrd	sl, [sp, #48]	; 0x30
   21ecc:	eor	r4, r4, r6
   21ed0:	eor	r5, r5, r7
   21ed4:	adds	sl, sl, r2
   21ed8:	adc	fp, fp, r3
   21edc:	strd	sl, [sp, #48]	; 0x30
   21ee0:	add	fp, sp, #4096	; 0x1000
   21ee4:	ldr	ip, [sp, #48]	; 0x30
   21ee8:	ldrd	sl, [fp, #208]	; 0xd0
   21eec:	mov	r7, ip
   21ef0:	eor	r0, r0, sl
   21ef4:	eor	r1, r1, fp
   21ef8:	adds	r4, r4, r0
   21efc:	lsr	r0, ip, #18
   21f00:	adc	r5, r5, r1
   21f04:	adds	sl, r4, r2
   21f08:	ldr	r4, [sp, #52]	; 0x34
   21f0c:	adc	fp, r5, r3
   21f10:	ldr	r2, [sp, #52]	; 0x34
   21f14:	add	r3, sp, #8192	; 0x2000
   21f18:	lsr	r1, ip, #14
   21f1c:	orr	r5, r1, r4, lsl #18
   21f20:	lsr	r1, r4, #14
   21f24:	orr	r2, r0, r2, lsl #14
   21f28:	add	r0, sp, #8192	; 0x2000
   21f2c:	str	r2, [r3, #-3880]	; 0xfffff0d8
   21f30:	lsr	r2, r4, #18
   21f34:	str	r5, [r3, #-3872]	; 0xfffff0e0
   21f38:	lsl	r3, ip, #23
   21f3c:	orr	ip, r2, ip, lsl #14
   21f40:	orr	r2, r1, r7, lsl #18
   21f44:	ldr	r7, [sp, #52]	; 0x34
   21f48:	mov	r6, r4
   21f4c:	str	ip, [r0, #-3876]	; 0xfffff0dc
   21f50:	orr	r6, r3, r6, lsr #9
   21f54:	ldr	ip, [sp, #48]	; 0x30
   21f58:	mov	r4, #868	; 0x364
   21f5c:	str	r2, [r0, #-3868]	; 0xfffff0e4
   21f60:	lsl	r1, r7, #23
   21f64:	str	r6, [r0, #-3864]	; 0xfffff0e8
   21f68:	lsl	r2, sl, #30
   21f6c:	ldrd	r6, [sp, #136]	; 0x88
   21f70:	orr	ip, r1, ip, lsr #9
   21f74:	movt	r4, #19697	; 0x4cf1
   21f78:	orr	r1, r2, fp, lsr #2
   21f7c:	str	r1, [r0, #-3856]	; 0xfffff0f0
   21f80:	lsl	r1, fp, #30
   21f84:	adds	r6, r6, r4
   21f88:	orr	r4, r1, sl, lsr #2
   21f8c:	add	r1, sp, #4096	; 0x1000
   21f90:	lsr	r3, sl, #28
   21f94:	movw	r5, #59553	; 0xe8a1
   21f98:	movt	r5, #41663	; 0xa2bf
   21f9c:	orr	r2, r3, fp, lsl #4
   21fa0:	adc	r7, r7, r5
   21fa4:	str	ip, [r0, #-3860]	; 0xfffff0ec
   21fa8:	lsl	r3, sl, #25
   21fac:	str	r2, [r0, #-3848]	; 0xfffff0f8
   21fb0:	lsr	r2, fp, #28
   21fb4:	str	r4, [r0, #-3852]	; 0xfffff0f4
   21fb8:	add	ip, sp, #8192	; 0x2000
   21fbc:	ldrd	r4, [r1, #216]	; 0xd8
   21fc0:	ldrd	r0, [r1, #224]	; 0xe0
   21fc4:	eor	r4, r4, r0
   21fc8:	eor	r5, r5, r1
   21fcc:	orr	r0, r3, fp, lsr #7
   21fd0:	orr	r1, r2, sl, lsl #4
   21fd4:	ldrd	r2, [sp, #40]	; 0x28
   21fd8:	str	r1, [ip, #-3844]	; 0xfffff0fc
   21fdc:	lsl	r1, fp, #25
   21fe0:	adds	r2, r2, r6
   21fe4:	str	r0, [ip, #-3840]	; 0xfffff100
   21fe8:	adc	r3, r3, r7
   21fec:	add	r7, sp, #4096	; 0x1000
   21ff0:	strd	r2, [sp, #40]	; 0x28
   21ff4:	ldrd	r6, [r7, #232]	; 0xe8
   21ff8:	ldrd	r2, [sp, #48]	; 0x30
   21ffc:	eor	r4, r4, r6
   22000:	eor	r5, r5, r7
   22004:	ldrd	r6, [sp, #64]	; 0x40
   22008:	bic	r2, r6, r2
   2200c:	bic	r3, r7, r3
   22010:	orr	r7, r1, sl, lsr #7
   22014:	ldrd	r0, [sp, #48]	; 0x30
   22018:	str	r7, [ip, #-3836]	; 0xfffff104
   2201c:	ldrd	r6, [sp, #104]	; 0x68
   22020:	and	r0, r0, r6
   22024:	and	r1, r1, r7
   22028:	ldrd	r6, [sp, #40]	; 0x28
   2202c:	eor	r2, r2, r0
   22030:	eor	r3, r3, r1
   22034:	adds	r6, r6, r4
   22038:	adc	r7, r7, r5
   2203c:	strd	r6, [sp, #40]	; 0x28
   22040:	add	r7, sp, #4096	; 0x1000
   22044:	ldrd	r4, [sp]
   22048:	ldrd	r0, [r7, #240]	; 0xf0
   2204c:	eor	r4, r4, r8
   22050:	ldrd	r6, [r7, #248]	; 0xf8
   22054:	eor	r5, r5, r9
   22058:	eor	r0, r0, r6
   2205c:	eor	r1, r1, r7
   22060:	strd	r0, [sp, #72]	; 0x48
   22064:	and	r0, r4, sl
   22068:	and	r1, r5, fp
   2206c:	ldrd	r4, [sp, #40]	; 0x28
   22070:	strd	r0, [sp, #176]	; 0xb0
   22074:	adds	r2, r2, r4
   22078:	ldrd	r0, [sp, #72]	; 0x48
   2207c:	adc	r3, r3, r5
   22080:	add	r5, sp, #4352	; 0x1100
   22084:	ldrd	r6, [sp]
   22088:	ldrd	r4, [r5]
   2208c:	and	r6, r6, r8
   22090:	and	r7, r7, r9
   22094:	eor	r0, r0, r4
   22098:	eor	r1, r1, r5
   2209c:	ldrd	r4, [sp, #176]	; 0xb0
   220a0:	eor	r4, r4, r6
   220a4:	eor	r5, r5, r7
   220a8:	ldrd	r6, [sp, #8]
   220ac:	adds	r4, r4, r0
   220b0:	adc	r5, r5, r1
   220b4:	ldrd	r0, [sp, #104]	; 0x68
   220b8:	adds	r6, r6, r2
   220bc:	adc	r7, r7, r3
   220c0:	strd	r6, [sp, #72]	; 0x48
   220c4:	bic	r6, r0, r6
   220c8:	bic	r7, r1, r7
   220cc:	strd	r6, [sp, #40]	; 0x28
   220d0:	adds	r6, r4, r2
   220d4:	adc	r7, r5, r3
   220d8:	strd	r6, [sp, #8]
   220dc:	ldr	r7, [sp, #72]	; 0x48
   220e0:	ldr	r1, [sp, #76]	; 0x4c
   220e4:	ldr	r0, [sp, #76]	; 0x4c
   220e8:	lsr	r3, r7, #18
   220ec:	lsr	r2, r7, #14
   220f0:	orr	r4, r2, r1, lsl #18
   220f4:	lsr	r2, r1, #14
   220f8:	orr	r0, r3, r0, lsl #14
   220fc:	lsr	r3, r1, #18
   22100:	str	r0, [ip, #-3832]	; 0xfffff108
   22104:	orr	r6, r3, r7, lsl #14
   22108:	str	r4, [ip, #-3824]	; 0xfffff110
   2210c:	orr	r0, r2, r7, lsl #18
   22110:	str	r6, [ip, #-3828]	; 0xfffff10c
   22114:	lsl	r3, r7, #23
   22118:	ldrd	r6, [sp, #144]	; 0x90
   2211c:	mov	r5, r1
   22120:	movw	r4, #12289	; 0x3001
   22124:	movt	r4, #48194	; 0xbc42
   22128:	orr	r1, r3, r1, lsr #9
   2212c:	adds	r6, r6, r4
   22130:	lsl	r3, r5, #23
   22134:	movw	r5, #26187	; 0x664b
   22138:	movt	r5, #43034	; 0xa81a
   2213c:	str	r1, [ip, #-3816]	; 0xfffff118
   22140:	adc	r7, r7, r5
   22144:	ldr	r5, [sp, #72]	; 0x48
   22148:	add	r1, sp, #4608	; 0x1200
   2214c:	str	r0, [ip, #-3820]	; 0xfffff114
   22150:	orr	r5, r3, r5, lsr #9
   22154:	str	r5, [ip, #-3812]	; 0xfffff11c
   22158:	ldrd	r4, [r1, #-248]	; 0xffffff08
   2215c:	ldrd	r0, [r1, #-240]	; 0xffffff10
   22160:	ldrd	r2, [sp, #64]	; 0x40
   22164:	eor	r5, r5, r1
   22168:	add	r1, sp, #4608	; 0x1200
   2216c:	eor	r4, r4, r0
   22170:	adds	r6, r6, r2
   22174:	ldrd	r0, [r1, #-232]	; 0xffffff18
   22178:	adc	r7, r7, r3
   2217c:	ldrd	r2, [sp, #72]	; 0x48
   22180:	eor	r4, r4, r0
   22184:	eor	r5, r5, r1
   22188:	adds	r4, r4, r6
   2218c:	ldrd	r0, [sp, #48]	; 0x30
   22190:	adc	r5, r5, r7
   22194:	ldrd	r6, [sp, #40]	; 0x28
   22198:	and	r2, r2, r0
   2219c:	and	r3, r3, r1
   221a0:	eor	r2, r2, r6
   221a4:	ldrd	r0, [sp]
   221a8:	adds	r6, r4, r2
   221ac:	eor	r3, r3, r7
   221b0:	adc	r7, r5, r3
   221b4:	ldr	ip, [sp, #8]
   221b8:	adds	r0, r0, r6
   221bc:	ldr	r5, [sp, #12]
   221c0:	adc	r1, r1, r7
   221c4:	strd	r0, [sp, #40]	; 0x28
   221c8:	ldr	r1, [sp, #12]
   221cc:	add	r4, sp, #8192	; 0x2000
   221d0:	lsl	r2, ip, #30
   221d4:	lsr	r3, ip, #28
   221d8:	orr	ip, r3, r5, lsl #4
   221dc:	str	ip, [r4, #-3800]	; 0xfffff128
   221e0:	orr	r1, r2, r1, lsr #2
   221e4:	str	r1, [r4, #-3808]	; 0xfffff120
   221e8:	ldr	r4, [sp, #8]
   221ec:	lsr	r1, r5, #28
   221f0:	lsl	r2, r5, #30
   221f4:	add	ip, sp, #8192	; 0x2000
   221f8:	orr	r5, r2, r4, lsr #2
   221fc:	orr	r0, r1, r4, lsl #4
   22200:	ldr	r2, [sp, #12]
   22204:	lsl	r3, r4, #25
   22208:	ldr	r1, [sp, #12]
   2220c:	str	r5, [ip, #-3804]	; 0xfffff124
   22210:	add	r5, sp, #8192	; 0x2000
   22214:	str	r0, [ip, #-3796]	; 0xfffff12c
   22218:	eor	r0, sl, r8
   2221c:	orr	r1, r3, r1, lsr #7
   22220:	ldr	r3, [sp, #40]	; 0x28
   22224:	str	r1, [ip, #-3792]	; 0xfffff130
   22228:	lsl	ip, r2, #25
   2222c:	orr	r4, ip, r4, lsr #7
   22230:	ldr	ip, [sp, #44]	; 0x2c
   22234:	lsr	r2, r3, #18
   22238:	lsr	r3, r3, #14
   2223c:	str	r4, [r5, #-3788]	; 0xfffff134
   22240:	eor	r1, fp, r9
   22244:	orr	ip, r2, ip, lsl #14
   22248:	ldr	r2, [sp, #44]	; 0x2c
   2224c:	str	ip, [r5, #-3784]	; 0xfffff138
   22250:	orr	r4, r3, r2, lsl #18
   22254:	str	r4, [r5, #-3776]	; 0xfffff140
   22258:	ldr	r4, [sp, #40]	; 0x28
   2225c:	lsr	ip, r2, #18
   22260:	lsr	r2, r2, #14
   22264:	lsl	r3, r4, #23
   22268:	ldrd	r4, [sp, #8]
   2226c:	and	r4, r4, r0
   22270:	and	r5, r5, r1
   22274:	strd	r4, [sp]
   22278:	add	r0, sp, #8192	; 0x2000
   2227c:	ldr	r5, [sp, #40]	; 0x28
   22280:	add	r1, sp, #4608	; 0x1200
   22284:	orr	r5, ip, r5, lsl #14
   22288:	str	r5, [r0, #-3780]	; 0xfffff13c
   2228c:	ldrd	r4, [r1, #-224]	; 0xffffff20
   22290:	add	ip, sp, #8192	; 0x2000
   22294:	ldrd	r0, [r1, #-216]	; 0xffffff28
   22298:	eor	r5, r5, r1
   2229c:	ldr	r1, [sp, #40]	; 0x28
   222a0:	eor	r4, r4, r0
   222a4:	ldr	r0, [sp, #44]	; 0x2c
   222a8:	orr	r1, r2, r1, lsl #18
   222ac:	str	r1, [ip, #-3772]	; 0xfffff144
   222b0:	ldr	r1, [sp, #44]	; 0x2c
   222b4:	orr	r0, r3, r0, lsr #9
   222b8:	str	r0, [ip, #-3768]	; 0xfffff148
   222bc:	and	r2, sl, r8
   222c0:	and	r3, fp, r9
   222c4:	lsl	ip, r1, #23
   222c8:	add	r1, sp, #4608	; 0x1200
   222cc:	ldrd	r0, [r1, #-208]	; 0xffffff30
   222d0:	eor	r4, r4, r0
   222d4:	eor	r5, r5, r1
   222d8:	ldrd	r0, [sp]
   222dc:	eor	r0, r0, r2
   222e0:	ldr	r2, [sp, #40]	; 0x28
   222e4:	eor	r1, r1, r3
   222e8:	add	r3, sp, #8192	; 0x2000
   222ec:	adds	r0, r0, r4
   222f0:	orr	r2, ip, r2, lsr #9
   222f4:	str	r2, [r3, #-3764]	; 0xfffff14c
   222f8:	add	r3, sp, #4608	; 0x1200
   222fc:	adc	r1, r1, r5
   22300:	ldrd	r4, [r3, #-200]	; 0xffffff38
   22304:	ldrd	r2, [r3, #-192]	; 0xffffff40
   22308:	eor	r4, r4, r2
   2230c:	adds	r2, r0, r6
   22310:	eor	r5, r5, r3
   22314:	adc	r3, r1, r7
   22318:	ldrd	r6, [sp, #152]	; 0x98
   2231c:	strd	r2, [sp]
   22320:	movw	r2, #38801	; 0x9791
   22324:	movt	r2, #53496	; 0xd0f8
   22328:	movw	r3, #35696	; 0x8b70
   2232c:	adds	r2, r2, r6
   22330:	add	r6, sp, #4608	; 0x1200
   22334:	movt	r3, #49739	; 0xc24b
   22338:	ldr	ip, [sp]
   2233c:	ldrd	r0, [r6, #-184]	; 0xffffff48
   22340:	adc	r3, r3, r7
   22344:	ldrd	r6, [sp, #40]	; 0x28
   22348:	eor	r0, r0, r4
   2234c:	eor	r1, r1, r5
   22350:	strd	r0, [sp, #64]	; 0x40
   22354:	ldrd	r0, [sp, #104]	; 0x68
   22358:	ldrd	r4, [sp, #48]	; 0x30
   2235c:	adds	r2, r2, r0
   22360:	adc	r3, r3, r1
   22364:	ldrd	r0, [sp, #40]	; 0x28
   22368:	bic	r0, r4, r0
   2236c:	bic	r1, r5, r1
   22370:	ldrd	r4, [sp, #72]	; 0x48
   22374:	and	r6, r6, r4
   22378:	and	r7, r7, r5
   2237c:	ldrd	r4, [sp, #64]	; 0x40
   22380:	eor	r6, r6, r0
   22384:	ldr	r0, [sp, #4]
   22388:	eor	r7, r7, r1
   2238c:	adds	r4, r4, r2
   22390:	add	r1, sp, #8192	; 0x2000
   22394:	adc	r5, r5, r3
   22398:	adds	r6, r6, r4
   2239c:	ldr	r4, [sp, #4]
   223a0:	lsl	r2, ip, #30
   223a4:	lsr	r3, ip, #28
   223a8:	orr	r0, r2, r0, lsr #2
   223ac:	str	r0, [r1, #-3760]	; 0xfffff150
   223b0:	adc	r7, r7, r5
   223b4:	ldr	r0, [sp]
   223b8:	orr	r5, r3, r4, lsl #4
   223bc:	lsl	r2, r4, #30
   223c0:	str	r5, [r1, #-3752]	; 0xfffff158
   223c4:	mov	ip, r4
   223c8:	lsr	r1, r4, #28
   223cc:	adds	r4, r6, r8
   223d0:	add	r8, sp, #8192	; 0x2000
   223d4:	adc	r5, r7, r9
   223d8:	lsl	r3, r0, #25
   223dc:	orr	r9, r1, r0, lsl #4
   223e0:	strd	r4, [sp, #64]	; 0x40
   223e4:	orr	r5, r2, r0, lsr #2
   223e8:	str	r5, [r8, #-3756]	; 0xfffff154
   223ec:	str	r9, [r8, #-3748]	; 0xfffff15c
   223f0:	orr	ip, r3, ip, lsr #7
   223f4:	ldr	r0, [sp, #4]
   223f8:	add	r9, sp, #4608	; 0x1200
   223fc:	ldr	r2, [sp]
   22400:	str	ip, [r8, #-3744]	; 0xfffff160
   22404:	add	ip, sp, #8192	; 0x2000
   22408:	lsl	r3, r0, #25
   2240c:	ldrd	r0, [sp, #8]
   22410:	orr	r2, r3, r2, lsr #7
   22414:	str	r2, [r8, #-3740]	; 0xfffff164
   22418:	lsr	r2, r4, #18
   2241c:	ldr	r4, [sp, #64]	; 0x40
   22420:	eor	r0, r0, sl
   22424:	eor	r1, r1, fp
   22428:	lsr	r3, r4, #14
   2242c:	ldrd	r4, [r9, #-176]	; 0xffffff50
   22430:	ldrd	r8, [r9, #-168]	; 0xffffff58
   22434:	eor	r4, r4, r8
   22438:	eor	r5, r5, r9
   2243c:	ldrd	r8, [sp]
   22440:	and	r0, r0, r8
   22444:	and	r1, r1, r9
   22448:	ldr	r8, [sp, #68]	; 0x44
   2244c:	ldr	r9, [sp, #68]	; 0x44
   22450:	orr	r9, r2, r9, lsl #14
   22454:	str	r9, [ip, #-3736]	; 0xfffff168
   22458:	orr	r9, r3, r8, lsl #18
   2245c:	str	r9, [ip, #-3728]	; 0xfffff170
   22460:	add	r9, sp, #4608	; 0x1200
   22464:	lsr	r2, r8, #18
   22468:	lsr	r3, r8, #14
   2246c:	ldr	ip, [sp, #64]	; 0x40
   22470:	ldrd	r8, [r9, #-160]	; 0xffffff60
   22474:	eor	r5, r5, r9
   22478:	ldr	r9, [sp, #64]	; 0x40
   2247c:	eor	r4, r4, r8
   22480:	add	r8, sp, #8192	; 0x2000
   22484:	orr	ip, r2, ip, lsl #14
   22488:	str	ip, [r8, #-3732]	; 0xfffff16c
   2248c:	orr	ip, r3, r9, lsl #18
   22490:	ldr	r3, [sp, #68]	; 0x44
   22494:	lsl	r2, r9, #23
   22498:	str	ip, [r8, #-3724]	; 0xfffff174
   2249c:	orr	r3, r2, r3, lsr #9
   224a0:	str	r3, [r8, #-3720]	; 0xfffff178
   224a4:	ldrd	r2, [sp, #8]
   224a8:	ldr	r8, [sp, #68]	; 0x44
   224ac:	and	r2, r2, sl
   224b0:	and	r3, r3, fp
   224b4:	eor	r0, r0, r2
   224b8:	eor	r1, r1, r3
   224bc:	adds	r4, r4, r0
   224c0:	add	r0, sp, #8192	; 0x2000
   224c4:	adc	r5, r5, r1
   224c8:	lsl	ip, r8, #23
   224cc:	adds	r8, r4, r6
   224d0:	orr	r9, ip, r9, lsr #9
   224d4:	add	r1, sp, #4608	; 0x1200
   224d8:	str	r9, [r0, #-3716]	; 0xfffff17c
   224dc:	adc	r9, r5, r7
   224e0:	ldrd	r4, [sp, #160]	; 0xa0
   224e4:	movw	r2, #48688	; 0xbe30
   224e8:	movt	r2, #1620	; 0x654
   224ec:	adds	r2, r2, r4
   224f0:	ldrd	r6, [r1, #-152]	; 0xffffff68
   224f4:	movw	r3, #20899	; 0x51a3
   224f8:	ldrd	r0, [r1, #-144]	; 0xffffff70
   224fc:	movt	r3, #51052	; 0xc76c
   22500:	lsl	ip, r8, #30
   22504:	adc	r3, r3, r5
   22508:	ldrd	r4, [sp, #48]	; 0x30
   2250c:	eor	r7, r7, r1
   22510:	add	r1, sp, #4608	; 0x1200
   22514:	adds	r4, r4, r2
   22518:	eor	r6, r6, r0
   2251c:	adc	r5, r5, r3
   22520:	ldrd	r0, [r1, #-136]	; 0xffffff78
   22524:	ldrd	r2, [sp, #72]	; 0x48
   22528:	strd	r4, [sp, #48]	; 0x30
   2252c:	eor	r6, r6, r0
   22530:	ldrd	r4, [sp, #64]	; 0x40
   22534:	eor	r7, r7, r1
   22538:	ldrd	r0, [sp, #64]	; 0x40
   2253c:	bic	r4, r2, r4
   22540:	bic	r5, r3, r5
   22544:	ldrd	r2, [sp, #40]	; 0x28
   22548:	and	r0, r0, r2
   2254c:	and	r1, r1, r3
   22550:	ldrd	r2, [sp, #48]	; 0x30
   22554:	eor	r0, r0, r4
   22558:	eor	r1, r1, r5
   2255c:	add	r5, sp, #8192	; 0x2000
   22560:	adds	r6, r6, r2
   22564:	orr	r4, ip, r9, lsr #2
   22568:	adc	r7, r7, r3
   2256c:	adds	r6, r6, r0
   22570:	lsr	r3, r8, #28
   22574:	str	r4, [r5, #-3712]	; 0xfffff180
   22578:	adc	r7, r7, r1
   2257c:	orr	ip, r3, r9, lsl #4
   22580:	adds	r4, r6, sl
   22584:	str	ip, [r5, #-3704]	; 0xfffff188
   22588:	lsl	r2, r9, #30
   2258c:	lsr	ip, r9, #28
   22590:	lsl	r3, r8, #25
   22594:	orr	r0, r2, r8, lsr #2
   22598:	orr	r1, ip, r8, lsl #4
   2259c:	str	r0, [r5, #-3708]	; 0xfffff184
   225a0:	str	r1, [r5, #-3700]	; 0xfffff18c
   225a4:	orr	r2, r3, r9, lsr #7
   225a8:	add	r1, sp, #4608	; 0x1200
   225ac:	str	r2, [r5, #-3696]	; 0xfffff190
   225b0:	adc	r5, r7, fp
   225b4:	ldrd	sl, [sp, #8]
   225b8:	strd	r4, [sp, #104]	; 0x68
   225bc:	lsl	r3, r9, #25
   225c0:	ldrd	r4, [sp]
   225c4:	add	ip, sp, #8192	; 0x2000
   225c8:	eor	r5, r5, fp
   225cc:	orr	fp, r3, r8, lsr #7
   225d0:	ldrd	r2, [r1, #-128]	; 0xffffff80
   225d4:	eor	r4, r4, sl
   225d8:	ldrd	r0, [r1, #-120]	; 0xffffff88
   225dc:	and	r4, r4, r8
   225e0:	str	fp, [ip, #-3692]	; 0xfffff194
   225e4:	and	r5, r5, r9
   225e8:	ldrd	sl, [sp, #8]
   225ec:	eor	r2, r2, r0
   225f0:	eor	r3, r3, r1
   225f4:	ldrd	r0, [sp]
   225f8:	and	r1, r1, fp
   225fc:	ldr	fp, [sp, #104]	; 0x68
   22600:	and	r0, r0, sl
   22604:	eor	r1, r1, r5
   22608:	eor	r0, r0, r4
   2260c:	ldr	r4, [sp, #104]	; 0x68
   22610:	lsr	ip, fp, #18
   22614:	add	fp, sp, #4608	; 0x1200
   22618:	ldrd	sl, [fp, #-112]	; 0xffffff90
   2261c:	lsr	r5, r4, #14
   22620:	eor	r2, r2, sl
   22624:	ldr	sl, [sp, #108]	; 0x6c
   22628:	eor	r3, r3, fp
   2262c:	add	fp, sp, #8192	; 0x2000
   22630:	adds	r0, r0, r2
   22634:	ldr	r2, [sp, #104]	; 0x68
   22638:	orr	sl, ip, sl, lsl #14
   2263c:	ldr	ip, [sp, #108]	; 0x6c
   22640:	str	sl, [fp, #-3688]	; 0xfffff198
   22644:	adc	r1, r1, r3
   22648:	orr	sl, r5, ip, lsl #18
   2264c:	str	sl, [fp, #-3680]	; 0xfffff1a0
   22650:	ldr	fp, [sp, #104]	; 0x68
   22654:	lsr	r4, ip, #18
   22658:	lsr	ip, ip, #14
   2265c:	orr	r3, r4, r2, lsl #14
   22660:	add	sl, sp, #8192	; 0x2000
   22664:	lsl	r5, r2, #23
   22668:	orr	fp, ip, fp, lsl #18
   2266c:	ldr	ip, [sp, #108]	; 0x6c
   22670:	ldr	r4, [sp, #108]	; 0x6c
   22674:	movw	r2, #21016	; 0x5218
   22678:	str	r3, [sl, #-3684]	; 0xfffff19c
   2267c:	movt	r2, #55023	; 0xd6ef
   22680:	orr	ip, r5, ip, lsr #9
   22684:	ldr	r5, [sp, #104]	; 0x68
   22688:	str	fp, [sl, #-3676]	; 0xfffff1a4
   2268c:	movw	r3, #59417	; 0xe819
   22690:	str	ip, [sl, #-3672]	; 0xfffff1a8
   22694:	adds	sl, r0, r6
   22698:	add	r6, sp, #8192	; 0x2000
   2269c:	adc	fp, r1, r7
   226a0:	lsl	ip, r4, #23
   226a4:	ldrd	r0, [sp, #88]	; 0x58
   226a8:	orr	r5, ip, r5, lsr #9
   226ac:	str	r5, [r6, #-3668]	; 0xfffff1ac
   226b0:	add	r5, sp, #4608	; 0x1200
   226b4:	adds	r2, r2, r0
   226b8:	movt	r3, #53650	; 0xd192
   226bc:	add	r7, sp, #8192	; 0x2000
   226c0:	adc	r3, r3, r1
   226c4:	ldrd	r0, [r5, #-104]	; 0xffffff98
   226c8:	ldrd	r4, [r5, #-96]	; 0xffffffa0
   226cc:	lsl	r6, sl, #30
   226d0:	lsr	ip, sl, #28
   226d4:	eor	r0, r0, r4
   226d8:	eor	r1, r1, r5
   226dc:	ldrd	r4, [sp, #72]	; 0x48
   226e0:	adds	r4, r4, r2
   226e4:	adc	r5, r5, r3
   226e8:	add	r3, sp, #4608	; 0x1200
   226ec:	strd	r4, [sp, #48]	; 0x30
   226f0:	ldrd	r2, [r3, #-88]	; 0xffffffa8
   226f4:	ldrd	r4, [sp, #104]	; 0x68
   226f8:	eor	r0, r0, r2
   226fc:	eor	r1, r1, r3
   22700:	ldrd	r2, [sp, #40]	; 0x28
   22704:	bic	r4, r2, r4
   22708:	bic	r5, r3, r5
   2270c:	orr	r2, ip, fp, lsl #4
   22710:	orr	r3, r6, fp, lsr #2
   22714:	str	r3, [r7, #-3664]	; 0xfffff1b0
   22718:	lsl	r6, fp, #30
   2271c:	str	r2, [r7, #-3656]	; 0xfffff1b8
   22720:	lsr	ip, fp, #28
   22724:	ldrd	r2, [sp, #48]	; 0x30
   22728:	adds	r2, r2, r0
   2272c:	adc	r3, r3, r1
   22730:	ldrd	r0, [sp, #104]	; 0x68
   22734:	strd	r2, [sp, #48]	; 0x30
   22738:	ldrd	r2, [sp, #64]	; 0x40
   2273c:	and	r0, r0, r2
   22740:	and	r1, r1, r3
   22744:	eor	r0, r0, r4
   22748:	orr	r3, r6, sl, lsr #2
   2274c:	lsl	r4, sl, #25
   22750:	str	r3, [r7, #-3660]	; 0xfffff1b4
   22754:	ldrd	r2, [sp, #48]	; 0x30
   22758:	orr	r6, r4, fp, lsr #7
   2275c:	eor	r1, r1, r5
   22760:	orr	r5, ip, sl, lsl #4
   22764:	str	r5, [r7, #-3652]	; 0xfffff1bc
   22768:	adds	r2, r2, r0
   2276c:	ldrd	r4, [sp, #8]
   22770:	adc	r3, r3, r1
   22774:	add	r1, sp, #8192	; 0x2000
   22778:	str	r6, [r7, #-3648]	; 0xfffff1c0
   2277c:	adds	r4, r4, r2
   22780:	lsl	ip, fp, #25
   22784:	adc	r5, r5, r3
   22788:	strd	r4, [sp, #176]	; 0xb0
   2278c:	add	r5, sp, #4608	; 0x1200
   22790:	ldrd	r6, [sp]
   22794:	orr	r0, ip, sl, lsr #7
   22798:	str	r0, [r1, #-3644]	; 0xfffff1c4
   2279c:	ldrd	r0, [r5, #-80]	; 0xffffffb0
   227a0:	eor	r6, r6, r8
   227a4:	ldrd	r4, [r5, #-72]	; 0xffffffb8
   227a8:	eor	r7, r7, r9
   227ac:	eor	r0, r0, r4
   227b0:	eor	r1, r1, r5
   227b4:	strd	r0, [sp, #8]
   227b8:	and	r0, r6, sl
   227bc:	and	r1, r7, fp
   227c0:	strd	r0, [sp, #48]	; 0x30
   227c4:	add	r1, sp, #4608	; 0x1200
   227c8:	ldrd	r6, [sp, #8]
   227cc:	ldrd	r4, [sp]
   227d0:	ldrd	r0, [r1, #-64]	; 0xffffffc0
   227d4:	and	r4, r4, r8
   227d8:	and	r5, r5, r9
   227dc:	eor	r6, r6, r0
   227e0:	eor	r7, r7, r1
   227e4:	strd	r6, [sp, #8]
   227e8:	ldrd	r6, [sp, #48]	; 0x30
   227ec:	ldrd	r0, [sp, #8]
   227f0:	eor	r4, r4, r6
   227f4:	eor	r5, r5, r7
   227f8:	ldr	r7, [sp, #176]	; 0xb0
   227fc:	adds	r0, r0, r4
   22800:	ldr	r4, [sp, #180]	; 0xb4
   22804:	adc	r1, r1, r5
   22808:	add	r5, sp, #8192	; 0x2000
   2280c:	lsr	r6, r7, #18
   22810:	lsr	ip, r7, #14
   22814:	orr	r4, r6, r4, lsl #14
   22818:	ldr	r6, [sp, #180]	; 0xb4
   2281c:	str	r4, [r5, #-3640]	; 0xfffff1c8
   22820:	orr	r7, ip, r6, lsl #18
   22824:	lsr	r4, r6, #18
   22828:	str	r7, [r5, #-3632]	; 0xfffff1d0
   2282c:	lsr	r5, r6, #14
   22830:	ldr	r6, [sp, #176]	; 0xb0
   22834:	lsl	ip, r6, #23
   22838:	adds	r6, r0, r2
   2283c:	adc	r7, r1, r3
   22840:	ldr	r3, [sp, #176]	; 0xb0
   22844:	strd	r6, [sp, #8]
   22848:	add	r2, sp, #8192	; 0x2000
   2284c:	ldr	r7, [sp, #176]	; 0xb0
   22850:	movw	r0, #43280	; 0xa910
   22854:	orr	r3, r5, r3, lsl #18
   22858:	movt	r0, #21861	; 0x5565
   2285c:	movw	r1, #1572	; 0x624
   22860:	movt	r1, #54937	; 0xd699
   22864:	orr	r7, r4, r7, lsl #14
   22868:	str	r7, [r2, #-3636]	; 0xfffff1cc
   2286c:	str	r3, [r2, #-3628]	; 0xfffff1d4
   22870:	add	r7, sp, #8192	; 0x2000
   22874:	ldr	r4, [sp, #180]	; 0xb4
   22878:	ldr	r5, [sp, #180]	; 0xb4
   2287c:	orr	r4, ip, r4, lsr #9
   22880:	str	r4, [r2, #-3624]	; 0xfffff1d8
   22884:	lsl	r2, r6, #30
   22888:	ldr	r6, [sp, #176]	; 0xb0
   2288c:	lsl	r3, r5, #23
   22890:	ldrd	r4, [sp, #168]	; 0xa8
   22894:	ldr	ip, [sp, #8]
   22898:	orr	r6, r3, r6, lsr #9
   2289c:	str	r6, [r7, #-3620]	; 0xfffff1dc
   228a0:	add	r7, sp, #4608	; 0x1200
   228a4:	adds	r0, r0, r4
   228a8:	adc	r1, r1, r5
   228ac:	lsr	r3, ip, #28
   228b0:	ldrd	r4, [r7, #-56]	; 0xffffffc8
   228b4:	add	ip, sp, #8192	; 0x2000
   228b8:	ldrd	r6, [r7, #-48]	; 0xffffffd0
   228bc:	eor	r4, r4, r6
   228c0:	eor	r5, r5, r7
   228c4:	ldr	r6, [sp, #12]
   228c8:	ldr	r7, [sp, #12]
   228cc:	orr	r7, r2, r7, lsr #2
   228d0:	lsl	r2, r6, #30
   228d4:	str	r7, [ip, #-3616]	; 0xfffff1e0
   228d8:	orr	r7, r3, r6, lsl #4
   228dc:	lsr	r3, r6, #28
   228e0:	str	r7, [ip, #-3608]	; 0xfffff1e8
   228e4:	ldrd	r6, [sp, #40]	; 0x28
   228e8:	adds	r6, r6, r0
   228ec:	adc	r7, r7, r1
   228f0:	strd	r6, [sp, #40]	; 0x28
   228f4:	add	r6, sp, #4608	; 0x1200
   228f8:	ldr	r7, [sp, #8]
   228fc:	ldrd	r0, [r6, #-40]	; 0xffffffd8
   22900:	lsl	ip, r7, #25
   22904:	orr	r7, r2, r7, lsr #2
   22908:	eor	r0, r0, r4
   2290c:	eor	r1, r1, r5
   22910:	strd	r0, [sp, #48]	; 0x30
   22914:	add	r0, sp, #8192	; 0x2000
   22918:	ldrd	r4, [sp, #176]	; 0xb0
   2291c:	str	r7, [r0, #-3612]	; 0xfffff1e4
   22920:	ldrd	r6, [sp, #64]	; 0x40
   22924:	ldr	r1, [sp, #12]
   22928:	bic	r5, r7, r5
   2292c:	ldr	r7, [sp, #8]
   22930:	bic	r4, r6, r4
   22934:	ldr	r6, [sp, #12]
   22938:	strd	r4, [sp, #72]	; 0x48
   2293c:	orr	r1, ip, r1, lsr #7
   22940:	orr	r7, r3, r7, lsl #4
   22944:	ldrd	r4, [sp, #176]	; 0xb0
   22948:	ldrd	r2, [sp, #104]	; 0x68
   2294c:	str	r7, [r0, #-3604]	; 0xfffff1ec
   22950:	and	r5, r5, r3
   22954:	str	r1, [r0, #-3600]	; 0xfffff1f0
   22958:	lsl	r3, r6, #25
   2295c:	ldrd	r0, [sp, #40]	; 0x28
   22960:	ldrd	r6, [sp, #48]	; 0x30
   22964:	and	r4, r4, r2
   22968:	ldr	ip, [sp, #8]
   2296c:	adds	r0, r0, r6
   22970:	adc	r1, r1, r7
   22974:	strd	r0, [sp, #40]	; 0x28
   22978:	add	r0, sp, #8192	; 0x2000
   2297c:	ldrd	r6, [sp, #72]	; 0x48
   22980:	orr	ip, r3, ip, lsr #7
   22984:	add	r1, sp, #4608	; 0x1200
   22988:	str	ip, [r0, #-3596]	; 0xfffff1f4
   2298c:	eor	r6, r6, r4
   22990:	ldrd	r2, [sp, #40]	; 0x28
   22994:	eor	r7, r7, r5
   22998:	eor	r4, sl, r8
   2299c:	eor	r5, fp, r9
   229a0:	adds	r2, r2, r6
   229a4:	adc	r3, r3, r7
   229a8:	ldrd	r6, [r1, #-32]	; 0xffffffe0
   229ac:	ldrd	r0, [r1, #-24]	; 0xffffffe8
   229b0:	eor	r6, r6, r0
   229b4:	eor	r7, r7, r1
   229b8:	ldrd	r0, [sp, #8]
   229bc:	and	r0, r0, r4
   229c0:	and	r1, r1, r5
   229c4:	ldrd	r4, [sp]
   229c8:	strd	r0, [sp, #48]	; 0x30
   229cc:	and	r0, sl, r8
   229d0:	adds	r4, r4, r2
   229d4:	and	r1, fp, r9
   229d8:	adc	r5, r5, r3
   229dc:	strd	r4, [sp, #40]	; 0x28
   229e0:	add	r5, sp, #4608	; 0x1200
   229e4:	ldrd	r4, [r5, #-16]
   229e8:	eor	r6, r6, r4
   229ec:	eor	r7, r7, r5
   229f0:	ldrd	r4, [sp, #48]	; 0x30
   229f4:	eor	r0, r0, r4
   229f8:	eor	r1, r1, r5
   229fc:	adds	r6, r6, r0
   22a00:	ldr	r5, [sp, #40]	; 0x28
   22a04:	adc	r7, r7, r1
   22a08:	adds	r0, r6, r2
   22a0c:	adc	r1, r7, r3
   22a10:	ldrd	r2, [sp, #24]
   22a14:	strd	r0, [sp]
   22a18:	lsr	r4, r5, #18
   22a1c:	ldrd	r0, [sp, #208]	; 0xd0
   22a20:	lsr	ip, r5, #14
   22a24:	ldr	r6, [sp, #44]	; 0x2c
   22a28:	add	r5, sp, #8192	; 0x2000
   22a2c:	adds	r0, r0, r2
   22a30:	add	r2, sp, #8192	; 0x2000
   22a34:	adc	r1, r1, r3
   22a38:	ldr	r3, [sp, #44]	; 0x2c
   22a3c:	orr	r7, ip, r6, lsl #18
   22a40:	str	r7, [r2, #-3584]	; 0xfffff200
   22a44:	movw	r2, #8234	; 0x202a
   22a48:	movt	r2, #22385	; 0x5771
   22a4c:	orr	r3, r4, r3, lsl #14
   22a50:	lsr	r4, r6, #14
   22a54:	str	r3, [r5, #-3592]	; 0xfffff1f8
   22a58:	lsr	r5, r6, #18
   22a5c:	ldr	r6, [sp, #40]	; 0x28
   22a60:	movw	r3, #13701	; 0x3585
   22a64:	movt	r3, #62478	; 0xf40e
   22a68:	lsl	ip, r6, #23
   22a6c:	ldrd	r6, [sp, #144]	; 0x90
   22a70:	adds	r0, r0, r6
   22a74:	add	r6, sp, #8192	; 0x2000
   22a78:	adc	r1, r1, r7
   22a7c:	ldr	r7, [sp, #40]	; 0x28
   22a80:	orr	r7, r5, r7, lsl #14
   22a84:	str	r7, [r6, #-3588]	; 0xfffff1fc
   22a88:	ldr	r7, [sp, #40]	; 0x28
   22a8c:	ldr	r5, [sp, #44]	; 0x2c
   22a90:	orr	r7, r4, r7, lsl #18
   22a94:	ldr	r4, [sp, #44]	; 0x2c
   22a98:	str	r7, [r6, #-3580]	; 0xfffff204
   22a9c:	lsl	r7, r5, #23
   22aa0:	orr	r4, ip, r4, lsr #9
   22aa4:	str	r4, [r6, #-3576]	; 0xfffff208
   22aa8:	ldrd	r4, [sp, #216]	; 0xd8
   22aac:	ldr	r6, [sp]
   22ab0:	adds	r4, r4, r0
   22ab4:	adc	r5, r5, r1
   22ab8:	ldrd	r0, [sp, #16]
   22abc:	strd	r4, [sp, #24]
   22ac0:	lsl	ip, r6, #30
   22ac4:	ldrd	r4, [sp, #240]	; 0xf0
   22ac8:	lsr	r6, r6, #28
   22acc:	adds	r4, r4, r0
   22ad0:	add	r0, sp, #8192	; 0x2000
   22ad4:	adc	r5, r5, r1
   22ad8:	ldr	r1, [sp, #40]	; 0x28
   22adc:	orr	r1, r7, r1, lsr #9
   22ae0:	str	r1, [r0, #-3572]	; 0xfffff20c
   22ae4:	ldr	r1, [sp, #4]
   22ae8:	orr	r1, ip, r1, lsr #2
   22aec:	str	r1, [r0, #-3568]	; 0xfffff210
   22af0:	ldr	r7, [sp, #4]
   22af4:	orr	r1, r6, r7, lsl #4
   22af8:	lsl	ip, r7, #30
   22afc:	str	r1, [r0, #-3560]	; 0xfffff218
   22b00:	lsr	r0, r7, #28
   22b04:	ldr	r7, [sp]
   22b08:	lsl	r1, r7, #25
   22b0c:	ldrd	r6, [sp, #112]	; 0x70
   22b10:	adds	r2, r2, r6
   22b14:	adc	r3, r3, r7
   22b18:	ldrd	r6, [sp, #152]	; 0x98
   22b1c:	adds	r6, r6, r4
   22b20:	add	r4, sp, #8192	; 0x2000
   22b24:	adc	r7, r7, r5
   22b28:	strd	r6, [sp, #16]
   22b2c:	ldr	r7, [sp]
   22b30:	add	r5, sp, #4608	; 0x1200
   22b34:	orr	r7, ip, r7, lsr #2
   22b38:	str	r7, [r4, #-3564]	; 0xfffff214
   22b3c:	ldrd	r6, [r5, #-8]
   22b40:	add	ip, sp, #8192	; 0x2000
   22b44:	ldrd	r4, [r5]
   22b48:	eor	r7, r7, r5
   22b4c:	ldr	r5, [sp]
   22b50:	eor	r6, r6, r4
   22b54:	ldr	r4, [sp, #4]
   22b58:	orr	r5, r0, r5, lsl #4
   22b5c:	ldr	r0, [sp, #4]
   22b60:	str	r5, [ip, #-3556]	; 0xfffff21c
   22b64:	orr	r0, r1, r0, lsr #7
   22b68:	lsl	r1, r4, #25
   22b6c:	ldrd	r4, [sp, #64]	; 0x40
   22b70:	str	r0, [ip, #-3552]	; 0xfffff220
   22b74:	adds	r4, r4, r2
   22b78:	adc	r5, r5, r3
   22b7c:	add	r3, sp, #4608	; 0x1200
   22b80:	strd	r4, [sp, #64]	; 0x40
   22b84:	ldrd	r2, [r3, #8]
   22b88:	ldrd	r4, [sp, #40]	; 0x28
   22b8c:	eor	r6, r6, r2
   22b90:	eor	r7, r7, r3
   22b94:	ldrd	r2, [sp, #104]	; 0x68
   22b98:	bic	r4, r2, r4
   22b9c:	bic	r5, r3, r5
   22ba0:	ldrd	r2, [sp, #16]
   22ba4:	strd	r4, [sp, #48]	; 0x30
   22ba8:	ldrd	r4, [sp, #248]	; 0xf8
   22bac:	adds	r4, r4, r2
   22bb0:	adc	r5, r5, r3
   22bb4:	ldr	r3, [sp]
   22bb8:	strd	r4, [sp, #16]
   22bbc:	ldrd	r4, [sp, #40]	; 0x28
   22bc0:	orr	r3, r1, r3, lsr #7
   22bc4:	ldrd	r0, [sp, #176]	; 0xb0
   22bc8:	str	r3, [ip, #-3548]	; 0xfffff224
   22bcc:	and	r4, r4, r0
   22bd0:	and	r5, r5, r1
   22bd4:	ldrd	r0, [sp, #48]	; 0x30
   22bd8:	ldrd	r2, [sp, #64]	; 0x40
   22bdc:	eor	r5, r5, r1
   22be0:	add	r1, sp, #4608	; 0x1200
   22be4:	adds	r2, r2, r6
   22be8:	eor	r4, r4, r0
   22bec:	adc	r3, r3, r7
   22bf0:	strd	r2, [sp, #64]	; 0x40
   22bf4:	ldrd	r2, [r1, #16]
   22bf8:	ldrd	r0, [r1, #24]
   22bfc:	ldrd	r6, [sp, #8]
   22c00:	eor	r2, r2, r0
   22c04:	eor	r3, r3, r1
   22c08:	strd	r2, [sp, #48]	; 0x30
   22c0c:	eor	r6, r6, sl
   22c10:	ldrd	r2, [sp]
   22c14:	eor	r7, r7, fp
   22c18:	add	r1, sp, #4608	; 0x1200
   22c1c:	and	r2, r2, r6
   22c20:	and	r3, r3, r7
   22c24:	strd	r2, [sp, #72]	; 0x48
   22c28:	ldr	r3, [sp, #24]
   22c2c:	ldrd	r6, [sp, #48]	; 0x30
   22c30:	ldrd	r0, [r1, #32]
   22c34:	lsr	r3, r3, #6
   22c38:	str	r3, [sp, #864]	; 0x360
   22c3c:	ldrd	r2, [sp, #64]	; 0x40
   22c40:	eor	r6, r6, r0
   22c44:	eor	r7, r7, r1
   22c48:	strd	r6, [sp, #48]	; 0x30
   22c4c:	adds	r2, r2, r4
   22c50:	ldrd	r6, [sp, #72]	; 0x48
   22c54:	adc	r3, r3, r5
   22c58:	ldrd	r4, [sp, #8]
   22c5c:	ldr	ip, [sp, #864]	; 0x360
   22c60:	adds	r0, r2, r8
   22c64:	and	r5, r5, fp
   22c68:	and	r4, r4, sl
   22c6c:	eor	r5, r5, r7
   22c70:	ldr	r7, [sp, #28]
   22c74:	eor	r4, r4, r6
   22c78:	adc	r1, r3, r9
   22c7c:	ldr	r8, [sp, #16]
   22c80:	orr	r7, ip, r7, lsl #26
   22c84:	str	r7, [sp, #864]	; 0x360
   22c88:	ldrd	r6, [sp, #48]	; 0x30
   22c8c:	strd	r0, [sp, #64]	; 0x40
   22c90:	lsr	r8, r8, #6
   22c94:	adds	r4, r4, r6
   22c98:	ldrd	r0, [sp, #200]	; 0xc8
   22c9c:	adc	r5, r5, r7
   22ca0:	ldr	r7, [sp, #28]
   22ca4:	str	r8, [sp, #880]	; 0x370
   22ca8:	ldr	ip, [sp, #880]	; 0x370
   22cac:	lsr	r7, r7, #6
   22cb0:	str	r7, [sp, #868]	; 0x364
   22cb4:	ldrd	r6, [sp, #32]
   22cb8:	adds	r0, r0, r6
   22cbc:	ldr	r6, [sp, #28]
   22cc0:	adc	r1, r1, r7
   22cc4:	adds	r8, r4, r2
   22cc8:	adc	r9, r5, r3
   22ccc:	ldrd	r2, [sp, #160]	; 0xa0
   22cd0:	strd	r8, [sp, #48]	; 0x30
   22cd4:	add	r7, sp, #8192	; 0x2000
   22cd8:	ldr	r9, [sp, #20]
   22cdc:	adds	r2, r2, r0
   22ce0:	ldr	r4, [sp, #24]
   22ce4:	adc	r3, r3, r1
   22ce8:	ldr	r5, [sp, #64]	; 0x40
   22cec:	orr	r9, ip, r9, lsl #26
   22cf0:	strd	r2, [sp, #32]
   22cf4:	str	r9, [sp, #880]	; 0x370
   22cf8:	lsl	r3, r4, #3
   22cfc:	ldr	r9, [sp, #28]
   22d00:	lsr	ip, r5, #18
   22d04:	ldr	r2, [sp, #20]
   22d08:	lsr	r1, r5, #14
   22d0c:	add	r5, sp, #256	; 0x100
   22d10:	orr	r6, r3, r6, lsr #29
   22d14:	lsr	r3, r4, #19
   22d18:	str	r6, [r7, #-3416]	; 0xfffff2a8
   22d1c:	orr	r9, r3, r9, lsl #13
   22d20:	lsr	r2, r2, #6
   22d24:	str	r9, [r7, #-3408]	; 0xfffff2b0
   22d28:	str	r2, [sp, #884]	; 0x374
   22d2c:	ldrd	r2, [r5]
   22d30:	ldr	r6, [sp, #28]
   22d34:	ldrd	r4, [sp, #56]	; 0x38
   22d38:	ldr	r9, [sp, #24]
   22d3c:	adds	r2, r2, r4
   22d40:	ldr	r8, [sp, #68]	; 0x44
   22d44:	adc	r3, r3, r5
   22d48:	lsl	r0, r6, #3
   22d4c:	ldr	r5, [sp, #16]
   22d50:	orr	r9, r0, r9, lsr #29
   22d54:	ldr	r4, [sp, #24]
   22d58:	lsr	r0, r6, #19
   22d5c:	ldr	r6, [sp, #20]
   22d60:	orr	r8, ip, r8, lsl #14
   22d64:	str	r8, [r7, #-3544]	; 0xfffff228
   22d68:	ldr	r8, [sp, #20]
   22d6c:	orr	r4, r0, r4, lsl #13
   22d70:	str	r9, [r7, #-3412]	; 0xfffff2ac
   22d74:	lsl	r0, r5, #3
   22d78:	add	r9, sp, #8192	; 0x2000
   22d7c:	ldr	ip, [sp, #20]
   22d80:	orr	r6, r0, r6, lsr #29
   22d84:	lsr	r0, r5, #19
   22d88:	orr	r8, r0, r8, lsl #13
   22d8c:	str	r8, [r9, #-3376]	; 0xfffff2d0
   22d90:	ldr	r8, [sp, #68]	; 0x44
   22d94:	lsl	r0, ip, #3
   22d98:	str	r4, [r7, #-3404]	; 0xfffff2b4
   22d9c:	orr	r4, r0, r5, lsr #29
   22da0:	lsr	r0, ip, #19
   22da4:	str	r6, [r7, #-3384]	; 0xfffff2c8
   22da8:	orr	ip, r1, r8, lsl #18
   22dac:	ldr	r1, [sp, #64]	; 0x40
   22db0:	mov	r7, r5
   22db4:	str	r4, [r9, #-3380]	; 0xfffff2cc
   22db8:	orr	r6, r0, r7, lsl #13
   22dbc:	lsr	r7, r8, #18
   22dc0:	lsl	r5, r1, #23
   22dc4:	ldrd	r0, [sp, #88]	; 0x58
   22dc8:	str	r6, [r9, #-3372]	; 0xfffff2d4
   22dcc:	lsr	r6, r8, #14
   22dd0:	adds	r0, r0, r2
   22dd4:	ldr	r8, [sp, #48]	; 0x30
   22dd8:	adc	r1, r1, r3
   22ddc:	add	r3, sp, #4608	; 0x1200
   22de0:	strd	r0, [sp, #56]	; 0x38
   22de4:	ldrd	r0, [r3, #168]	; 0xa8
   22de8:	lsl	r4, r8, #30
   22dec:	ldrd	r2, [r3, #176]	; 0xb0
   22df0:	str	ip, [r9, #-3536]	; 0xfffff230
   22df4:	lsr	ip, r8, #28
   22df8:	eor	r1, r1, r3
   22dfc:	ldr	r3, [sp, #64]	; 0x40
   22e00:	eor	r0, r0, r2
   22e04:	orr	r3, r7, r3, lsl #14
   22e08:	str	r3, [r9, #-3540]	; 0xfffff22c
   22e0c:	add	r9, sp, #1024	; 0x400
   22e10:	ldrd	r2, [sp, #32]
   22e14:	add	r7, sp, #8192	; 0x2000
   22e18:	ldrd	r8, [r9, #-160]	; 0xffffff60
   22e1c:	eor	r0, r0, r8
   22e20:	eor	r1, r1, r9
   22e24:	adds	r2, r2, r0
   22e28:	ldr	r0, [sp, #68]	; 0x44
   22e2c:	adc	r3, r3, r1
   22e30:	strd	r2, [sp, #32]
   22e34:	ldr	r3, [sp, #64]	; 0x40
   22e38:	movw	r8, #53688	; 0xd1b8
   22e3c:	orr	r0, r5, r0, lsr #9
   22e40:	movt	r8, #12987	; 0x32bb
   22e44:	movw	r9, #41072	; 0xa070
   22e48:	movt	r9, #4202	; 0x106a
   22e4c:	orr	r3, r6, r3, lsl #18
   22e50:	str	r3, [r7, #-3532]	; 0xfffff234
   22e54:	str	r0, [r7, #-3528]	; 0xfffff238
   22e58:	ldr	r3, [sp, #52]	; 0x34
   22e5c:	ldr	r2, [sp, #52]	; 0x34
   22e60:	ldr	r1, [sp, #68]	; 0x44
   22e64:	orr	r5, ip, r3, lsl #4
   22e68:	str	r5, [r7, #-3512]	; 0xfffff248
   22e6c:	orr	r2, r4, r2, lsr #2
   22e70:	str	r2, [r7, #-3520]	; 0xfffff240
   22e74:	ldr	r7, [sp, #48]	; 0x30
   22e78:	lsl	r4, r3, #30
   22e7c:	lsr	ip, r3, #28
   22e80:	lsl	r0, r1, #23
   22e84:	ldr	r2, [sp, #64]	; 0x40
   22e88:	add	r3, sp, #8192	; 0x2000
   22e8c:	orr	r6, ip, r7, lsl #4
   22e90:	lsl	r1, r7, #25
   22e94:	orr	r5, r4, r7, lsr #2
   22e98:	ldr	r7, [sp, #52]	; 0x34
   22e9c:	orr	r2, r0, r2, lsr #9
   22ea0:	str	r5, [r3, #-3516]	; 0xfffff244
   22ea4:	str	r2, [r3, #-3524]	; 0xfffff23c
   22ea8:	str	r6, [r3, #-3508]	; 0xfffff24c
   22eac:	orr	r7, r1, r7, lsr #7
   22eb0:	str	r7, [r3, #-3504]	; 0xfffff250
   22eb4:	add	r3, sp, #4608	; 0x1200
   22eb8:	ldrd	r6, [sp, #184]	; 0xb8
   22ebc:	ldrd	r4, [r3, #40]	; 0x28
   22ec0:	ldrd	r2, [r3, #48]	; 0x30
   22ec4:	adds	r6, r6, r8
   22ec8:	ldr	r0, [sp, #52]	; 0x34
   22ecc:	adc	r7, r7, r9
   22ed0:	eor	r5, r5, r3
   22ed4:	ldr	r3, [sp, #32]
   22ed8:	add	r9, sp, #4608	; 0x1200
   22edc:	eor	r4, r4, r2
   22ee0:	lsl	ip, r0, #25
   22ee4:	lsr	r3, r3, #6
   22ee8:	str	r3, [sp, #896]	; 0x380
   22eec:	add	r3, sp, #1024	; 0x400
   22ef0:	ldrd	r0, [r9, #200]	; 0xc8
   22ef4:	ldrd	r8, [r9, #208]	; 0xd0
   22ef8:	ldrd	r2, [r3, #-144]	; 0xffffff70
   22efc:	eor	r0, r0, r8
   22f00:	eor	r1, r1, r9
   22f04:	eor	r0, r0, r2
   22f08:	eor	r1, r1, r3
   22f0c:	ldr	r8, [sp, #48]	; 0x30
   22f10:	add	r9, sp, #8192	; 0x2000
   22f14:	ldrd	r2, [sp, #56]	; 0x38
   22f18:	adds	r2, r2, r0
   22f1c:	orr	r8, ip, r8, lsr #7
   22f20:	adc	r3, r3, r1
   22f24:	str	r8, [r9, #-3500]	; 0xfffff254
   22f28:	strd	r2, [sp, #56]	; 0x38
   22f2c:	ldrd	r8, [sp, #8]
   22f30:	ldrd	r2, [sp]
   22f34:	ldrd	r0, [sp, #104]	; 0x68
   22f38:	eor	r3, r3, r9
   22f3c:	add	r9, sp, #4608	; 0x1200
   22f40:	eor	r2, r2, r8
   22f44:	adds	r6, r6, r0
   22f48:	ldrd	r8, [r9, #56]	; 0x38
   22f4c:	adc	r7, r7, r1
   22f50:	ldrd	r0, [sp, #64]	; 0x40
   22f54:	eor	r4, r4, r8
   22f58:	eor	r5, r5, r9
   22f5c:	ldrd	r8, [sp, #176]	; 0xb0
   22f60:	ldr	ip, [sp, #896]	; 0x380
   22f64:	bic	r0, r8, r0
   22f68:	bic	r1, r9, r1
   22f6c:	ldrd	r8, [sp, #48]	; 0x30
   22f70:	and	r3, r3, r9
   22f74:	ldr	r9, [sp, #36]	; 0x24
   22f78:	and	r2, r2, r8
   22f7c:	adds	r8, r6, r4
   22f80:	orr	r9, ip, r9, lsl #26
   22f84:	str	r9, [sp, #896]	; 0x380
   22f88:	adc	r9, r7, r5
   22f8c:	ldrd	r4, [sp, #40]	; 0x28
   22f90:	strd	r8, [sp, #72]	; 0x48
   22f94:	ldrd	r8, [sp, #64]	; 0x40
   22f98:	ldr	ip, [sp, #56]	; 0x38
   22f9c:	and	r9, r9, r5
   22fa0:	ldr	r5, [sp, #36]	; 0x24
   22fa4:	eor	r9, r9, r1
   22fa8:	add	r1, sp, #4608	; 0x1200
   22fac:	and	r8, r8, r4
   22fb0:	lsr	ip, ip, #6
   22fb4:	lsr	r5, r5, #6
   22fb8:	str	r5, [sp, #900]	; 0x384
   22fbc:	add	r5, sp, #4608	; 0x1200
   22fc0:	ldrd	r6, [r1, #64]	; 0x40
   22fc4:	eor	r8, r8, r0
   22fc8:	ldrd	r0, [r1, #72]	; 0x48
   22fcc:	ldrd	r4, [r5, #80]	; 0x50
   22fd0:	eor	r7, r7, r1
   22fd4:	eor	r6, r6, r0
   22fd8:	eor	r7, r7, r5
   22fdc:	add	r5, sp, #512	; 0x200
   22fe0:	eor	r6, r6, r4
   22fe4:	str	ip, [sp, #912]	; 0x390
   22fe8:	ldrd	r0, [r5, #-248]	; 0xffffff08
   22fec:	ldrd	r4, [sp, #80]	; 0x50
   22ff0:	ldr	ip, [sp, #32]
   22ff4:	adds	r0, r0, r4
   22ff8:	add	r4, sp, #8192	; 0x2000
   22ffc:	adc	r1, r1, r5
   23000:	strd	r0, [sp, #80]	; 0x50
   23004:	ldr	r0, [sp, #36]	; 0x24
   23008:	lsl	r1, ip, #3
   2300c:	mov	r5, ip
   23010:	orr	r0, r1, r0, lsr #29
   23014:	lsr	r1, ip, #19
   23018:	str	r0, [r4, #-3352]	; 0xfffff2e8
   2301c:	ldr	ip, [sp, #36]	; 0x24
   23020:	ldr	r0, [sp, #36]	; 0x24
   23024:	orr	ip, r1, ip, lsl #13
   23028:	str	ip, [r4, #-3344]	; 0xfffff2f0
   2302c:	lsl	r1, r0, #3
   23030:	ldr	ip, [sp, #60]	; 0x3c
   23034:	orr	r5, r1, r5, lsr #29
   23038:	lsr	r1, r0, #19
   2303c:	ldr	r0, [sp, #32]
   23040:	str	r5, [r4, #-3348]	; 0xfffff2ec
   23044:	orr	r0, r1, r0, lsl #13
   23048:	str	r0, [r4, #-3340]	; 0xfffff2f4
   2304c:	ldrd	r4, [sp, #8]
   23050:	ldrd	r0, [sp]
   23054:	and	r1, r1, r5
   23058:	ldr	r5, [sp, #56]	; 0x38
   2305c:	eor	r3, r3, r1
   23060:	and	r0, r0, r4
   23064:	eor	r2, r2, r0
   23068:	add	r0, sp, #8192	; 0x2000
   2306c:	lsl	r1, r5, #3
   23070:	orr	ip, r1, ip, lsr #29
   23074:	lsr	r1, r5, #19
   23078:	ldr	r5, [sp, #60]	; 0x3c
   2307c:	str	ip, [r0, #-3320]	; 0xfffff308
   23080:	ldr	ip, [sp, #60]	; 0x3c
   23084:	orr	r5, r1, r5, lsl #13
   23088:	str	r5, [r0, #-3312]	; 0xfffff310
   2308c:	ldrd	r0, [sp, #72]	; 0x48
   23090:	ldr	r5, [sp, #912]	; 0x390
   23094:	lsl	r4, ip, #3
   23098:	adds	r8, r8, r0
   2309c:	lsr	ip, ip, #19
   230a0:	adc	r9, r9, r1
   230a4:	adds	r0, r6, r2
   230a8:	adc	r1, r7, r3
   230ac:	add	r3, sp, #4608	; 0x1200
   230b0:	strd	r0, [sp, #72]	; 0x48
   230b4:	add	r7, sp, #8192	; 0x2000
   230b8:	ldrd	r0, [r3, #232]	; 0xe8
   230bc:	ldrd	r2, [r3, #240]	; 0xf0
   230c0:	eor	r1, r1, r3
   230c4:	ldr	r3, [sp, #60]	; 0x3c
   230c8:	eor	r0, r0, r2
   230cc:	orr	r3, r5, r3, lsl #26
   230d0:	str	r3, [sp, #912]	; 0x390
   230d4:	ldr	r6, [sp, #56]	; 0x38
   230d8:	add	r5, sp, #4608	; 0x1200
   230dc:	ldrd	r2, [r5, #248]	; 0xf8
   230e0:	orr	r6, r4, r6, lsr #29
   230e4:	add	r4, sp, #4864	; 0x1300
   230e8:	str	r6, [r7, #-3316]	; 0xfffff30c
   230ec:	ldrd	r4, [r4]
   230f0:	eor	r3, r3, r5
   230f4:	ldr	r5, [sp, #56]	; 0x38
   230f8:	eor	r2, r2, r4
   230fc:	orr	r5, ip, r5, lsl #13
   23100:	str	r5, [r7, #-3308]	; 0xfffff314
   23104:	ldrd	r6, [sp, #168]	; 0xa8
   23108:	add	ip, sp, #8192	; 0x2000
   2310c:	ldrd	r4, [sp, #80]	; 0x50
   23110:	adds	r4, r4, r6
   23114:	adc	r5, r5, r7
   23118:	add	r7, sp, #1024	; 0x400
   2311c:	ldrd	r6, [r7, #-128]	; 0xffffff80
   23120:	eor	r1, r1, r7
   23124:	add	r7, sp, #1024	; 0x400
   23128:	eor	r0, r0, r6
   2312c:	ldrd	r6, [r7, #-120]	; 0xffffff88
   23130:	eor	r2, r2, r6
   23134:	adds	r6, r8, sl
   23138:	eor	r3, r3, r7
   2313c:	adc	r7, r9, fp
   23140:	ldrd	sl, [sp, #72]	; 0x48
   23144:	strd	r6, [sp, #104]	; 0x68
   23148:	adds	sl, sl, r8
   2314c:	adc	fp, fp, r9
   23150:	strd	sl, [sp, #72]	; 0x48
   23154:	ldr	fp, [sp, #60]	; 0x3c
   23158:	adds	r6, r4, r0
   2315c:	add	r9, sp, #5120	; 0x1400
   23160:	adc	r7, r5, r1
   23164:	add	r1, sp, #1024	; 0x400
   23168:	strd	r6, [sp, #80]	; 0x50
   2316c:	lsr	fp, fp, #6
   23170:	str	fp, [sp, #916]	; 0x394
   23174:	ldrd	sl, [sp, #96]	; 0x60
   23178:	ldrd	r6, [sp, #112]	; 0x70
   2317c:	ldrd	r4, [r9, #-248]	; 0xffffff08
   23180:	adds	r2, r2, sl
   23184:	ldrd	r8, [r9, #-240]	; 0xffffff10
   23188:	adc	r3, r3, fp
   2318c:	ldrd	r0, [r1, #-112]	; 0xffffff90
   23190:	adds	r2, r2, r6
   23194:	eor	r4, r4, r8
   23198:	adc	r3, r3, r7
   2319c:	eor	r4, r4, r0
   231a0:	ldr	r7, [sp, #128]	; 0x80
   231a4:	adds	r8, r2, r4
   231a8:	ldr	fp, [sp, #132]	; 0x84
   231ac:	ldr	r4, [sp, #132]	; 0x84
   231b0:	eor	r5, r5, r9
   231b4:	ldr	sl, [sp, #136]	; 0x88
   231b8:	eor	r5, r5, r1
   231bc:	lsr	r2, r7, #1
   231c0:	lsr	r1, r7, #8
   231c4:	adc	r9, r3, r5
   231c8:	orr	fp, r1, fp, lsl #24
   231cc:	orr	r5, r2, r4, lsl #31
   231d0:	strd	r8, [sp, #96]	; 0x60
   231d4:	lsr	r1, r4, #8
   231d8:	ldr	r8, [sp, #140]	; 0x8c
   231dc:	lsr	r2, r4, #1
   231e0:	ldr	r7, [sp, #140]	; 0x8c
   231e4:	ldr	r4, [sp, #128]	; 0x80
   231e8:	lsr	r3, sl, #8
   231ec:	str	fp, [ip, #-3304]	; 0xfffff318
   231f0:	lsr	r0, sl, #1
   231f4:	ldr	fp, [sp, #80]	; 0x50
   231f8:	orr	r9, r0, r8, lsl #31
   231fc:	str	r5, [ip, #-3296]	; 0xfffff320
   23200:	add	r5, sp, #8192	; 0x2000
   23204:	orr	r7, r3, r7, lsl #24
   23208:	str	r9, [ip, #-3264]	; 0xfffff340
   2320c:	str	r7, [ip, #-3272]	; 0xfffff338
   23210:	lsr	r3, r8, #8
   23214:	lsr	ip, r8, #1
   23218:	orr	r4, r1, r4, lsl #24
   2321c:	str	r4, [r5, #-3300]	; 0xfffff31c
   23220:	lsl	r0, fp, #3
   23224:	ldr	r8, [sp, #96]	; 0x60
   23228:	mov	r6, fp
   2322c:	lsr	r1, fp, #19
   23230:	ldr	r9, [sp, #136]	; 0x88
   23234:	ldr	fp, [sp, #136]	; 0x88
   23238:	mov	sl, r8
   2323c:	ldr	r7, [sp, #128]	; 0x80
   23240:	ldr	r4, [sp, #84]	; 0x54
   23244:	orr	r9, r3, r9, lsl #24
   23248:	orr	fp, ip, fp, lsl #31
   2324c:	str	r9, [r5, #-3268]	; 0xfffff33c
   23250:	str	fp, [r5, #-3260]	; 0xfffff344
   23254:	lsr	r9, sl, #6
   23258:	ldr	fp, [sp, #100]	; 0x64
   2325c:	orr	r7, r2, r7, lsl #31
   23260:	ldr	sl, [sp, #100]	; 0x64
   23264:	lsl	r2, r8, #3
   23268:	str	r7, [r5, #-3292]	; 0xfffff324
   2326c:	lsr	r3, r8, #19
   23270:	orr	r4, r0, r4, lsr #29
   23274:	str	r4, [r5, #-3288]	; 0xfffff328
   23278:	ldr	r5, [sp, #84]	; 0x54
   2327c:	add	r7, sp, #8192	; 0x2000
   23280:	str	r9, [sp, #944]	; 0x3b0
   23284:	lsr	ip, r6, #6
   23288:	orr	sl, r2, sl, lsr #29
   2328c:	str	ip, [sp, #928]	; 0x3a0
   23290:	lsl	r2, fp, #3
   23294:	orr	ip, r3, fp, lsl #13
   23298:	add	r9, sp, #5120	; 0x1400
   2329c:	lsr	r3, fp, #19
   232a0:	ldr	fp, [sp, #80]	; 0x50
   232a4:	orr	r6, r1, r5, lsl #13
   232a8:	lsl	r0, r5, #3
   232ac:	str	sl, [r7, #-3256]	; 0xfffff348
   232b0:	str	ip, [r7, #-3248]	; 0xfffff350
   232b4:	add	ip, sp, #8192	; 0x2000
   232b8:	ldr	sl, [sp, #928]	; 0x3a0
   232bc:	orr	fp, r0, fp, lsr #29
   232c0:	str	r6, [r7, #-3280]	; 0xfffff330
   232c4:	lsr	r1, r5, #19
   232c8:	ldrd	r6, [r9, #-232]	; 0xffffff18
   232cc:	ldrd	r8, [r9, #-224]	; 0xffffff20
   232d0:	ldr	r0, [sp, #80]	; 0x50
   232d4:	eor	r7, r7, r9
   232d8:	orr	r9, sl, r5, lsl #26
   232dc:	str	r9, [sp, #928]	; 0x3a0
   232e0:	add	r9, sp, #5120	; 0x1400
   232e4:	orr	r0, r1, r0, lsl #13
   232e8:	eor	r6, r6, r8
   232ec:	ldrd	r4, [r9, #-200]	; 0xffffff38
   232f0:	str	r0, [ip, #-3276]	; 0xfffff334
   232f4:	ldrd	r8, [r9, #-192]	; 0xffffff40
   232f8:	ldr	r0, [sp, #96]	; 0x60
   232fc:	str	fp, [ip, #-3284]	; 0xfffff32c
   23300:	eor	r5, r5, r9
   23304:	ldr	fp, [sp, #96]	; 0x60
   23308:	eor	r4, r4, r8
   2330c:	ldr	r9, [sp, #100]	; 0x64
   23310:	orr	r0, r3, r0, lsl #13
   23314:	ldr	sl, [sp, #944]	; 0x3b0
   23318:	add	r3, sp, #1024	; 0x400
   2331c:	orr	fp, r2, fp, lsr #29
   23320:	str	fp, [ip, #-3252]	; 0xfffff34c
   23324:	orr	r9, sl, r9, lsl #26
   23328:	str	r9, [sp, #944]	; 0x3b0
   2332c:	str	r0, [ip, #-3244]	; 0xfffff354
   23330:	add	r9, sp, #1024	; 0x400
   23334:	ldrd	r2, [r3, #-104]	; 0xffffff98
   23338:	ldrd	r0, [sp, #120]	; 0x78
   2333c:	ldr	sl, [sp, #84]	; 0x54
   23340:	eor	r6, r6, r2
   23344:	ldr	fp, [sp, #100]	; 0x64
   23348:	eor	r7, r7, r3
   2334c:	add	r3, sp, #5120	; 0x1400
   23350:	adds	r6, r6, r0
   23354:	adc	r7, r7, r1
   23358:	lsr	sl, sl, #6
   2335c:	lsr	fp, fp, #6
   23360:	str	sl, [sp, #932]	; 0x3a4
   23364:	str	fp, [sp, #948]	; 0x3b4
   23368:	add	r1, sp, #5120	; 0x1400
   2336c:	ldrd	sl, [r3, #-216]	; 0xffffff28
   23370:	ldrd	r2, [r3, #-208]	; 0xffffff30
   23374:	ldrd	r8, [r9, #-88]	; 0xffffffa8
   23378:	eor	sl, sl, r2
   2337c:	eor	fp, fp, r3
   23380:	ldrd	r2, [r1, #-184]	; 0xffffff48
   23384:	eor	r4, r4, r8
   23388:	ldrd	r0, [r1, #-176]	; 0xffffff50
   2338c:	eor	r5, r5, r9
   23390:	ldrd	r8, [sp, #128]	; 0x80
   23394:	eor	r3, r3, r1
   23398:	add	r1, sp, #1024	; 0x400
   2339c:	adds	r4, r4, r8
   233a0:	eor	r2, r2, r0
   233a4:	adc	r5, r5, r9
   233a8:	ldrd	r0, [r1, #-96]	; 0xffffffa0
   233ac:	ldrd	r8, [sp, #184]	; 0xb8
   233b0:	eor	fp, fp, r1
   233b4:	add	r1, sp, #1024	; 0x400
   233b8:	adds	r6, r6, r8
   233bc:	eor	sl, sl, r0
   233c0:	adc	r7, r7, r9
   233c4:	ldrd	r8, [sp, #24]
   233c8:	ldrd	r0, [r1, #-80]	; 0xffffffb0
   233cc:	adds	r4, r4, r8
   233d0:	ldr	ip, [sp, #152]	; 0x98
   233d4:	adc	r5, r5, r9
   233d8:	eor	r2, r2, r0
   233dc:	adds	r8, r6, sl
   233e0:	eor	r3, r3, r1
   233e4:	adc	r9, r7, fp
   233e8:	adds	sl, r4, r2
   233ec:	adc	fp, r5, r3
   233f0:	strd	sl, [sp, #128]	; 0x80
   233f4:	ldr	fp, [sp, #144]	; 0x90
   233f8:	add	r5, sp, #8192	; 0x2000
   233fc:	ldr	r6, [sp, #148]	; 0x94
   23400:	lsr	r3, ip, #8
   23404:	ldr	sl, [sp, #156]	; 0x9c
   23408:	lsr	r0, ip, #1
   2340c:	strd	r8, [sp, #120]	; 0x78
   23410:	lsr	r1, fp, #8
   23414:	ldr	r4, [sp, #148]	; 0x94
   23418:	lsr	r2, fp, #1
   2341c:	ldr	r9, [sp, #156]	; 0x9c
   23420:	orr	r7, r2, r6, lsl #31
   23424:	orr	fp, r0, sl, lsl #31
   23428:	lsr	r2, r6, #1
   2342c:	orr	r4, r1, r4, lsl #24
   23430:	lsr	ip, sl, #1
   23434:	str	r4, [r5, #-3240]	; 0xfffff358
   23438:	lsr	r1, r6, #8
   2343c:	ldr	r4, [sp, #120]	; 0x78
   23440:	orr	r9, r3, r9, lsl #24
   23444:	ldr	r6, [sp, #144]	; 0x90
   23448:	lsr	r3, sl, #8
   2344c:	ldr	r8, [sp, #144]	; 0x90
   23450:	ldr	sl, [sp, #152]	; 0x98
   23454:	lsl	r0, r4, #3
   23458:	str	r7, [r5, #-3232]	; 0xfffff360
   2345c:	orr	r6, r1, r6, lsl #24
   23460:	str	r9, [r5, #-3208]	; 0xfffff378
   23464:	mov	r7, r4
   23468:	ldr	r9, [sp, #128]	; 0x80
   2346c:	lsr	r1, r4, #19
   23470:	str	fp, [r5, #-3200]	; 0xfffff380
   23474:	orr	r8, r2, r8, lsl #31
   23478:	str	r6, [r5, #-3236]	; 0xfffff35c
   2347c:	orr	sl, r3, sl, lsl #24
   23480:	str	r8, [r5, #-3228]	; 0xfffff364
   23484:	lsl	r2, r9, #3
   23488:	str	sl, [r5, #-3204]	; 0xfffff37c
   2348c:	lsr	r3, r9, #19
   23490:	ldr	r4, [sp, #152]	; 0x98
   23494:	mov	fp, r9
   23498:	ldr	r8, [sp, #124]	; 0x7c
   2349c:	lsr	fp, fp, #6
   234a0:	ldr	r6, [sp, #124]	; 0x7c
   234a4:	orr	r4, ip, r4, lsl #31
   234a8:	str	r4, [r5, #-3196]	; 0xfffff384
   234ac:	lsr	r5, r7, #6
   234b0:	add	r7, sp, #8192	; 0x2000
   234b4:	ldr	r4, [sp, #132]	; 0x84
   234b8:	orr	r9, r1, r8, lsl #13
   234bc:	ldr	ip, [sp, #132]	; 0x84
   234c0:	orr	r6, r0, r6, lsr #29
   234c4:	str	r9, [r7, #-3216]	; 0xfffff370
   234c8:	add	r9, sp, #5120	; 0x1400
   234cc:	str	r5, [sp, #960]	; 0x3c0
   234d0:	lsl	r0, r8, #3
   234d4:	orr	r5, r3, r4, lsl #13
   234d8:	lsr	r1, r8, #19
   234dc:	orr	ip, r2, ip, lsr #29
   234e0:	str	r5, [r7, #-3184]	; 0xfffff390
   234e4:	str	ip, [r7, #-3192]	; 0xfffff388
   234e8:	add	r5, sp, #5120	; 0x1400
   234ec:	str	r6, [r7, #-3224]	; 0xfffff368
   234f0:	add	ip, sp, #8192	; 0x2000
   234f4:	ldrd	r6, [r9, #-168]	; 0xffffff58
   234f8:	lsl	r2, r4, #3
   234fc:	ldrd	r8, [r9, #-160]	; 0xffffff60
   23500:	lsr	r3, r4, #19
   23504:	str	fp, [sp, #976]	; 0x3d0
   23508:	ldr	fp, [sp, #120]	; 0x78
   2350c:	eor	r7, r7, r9
   23510:	ldr	r9, [sp, #124]	; 0x7c
   23514:	eor	r6, r6, r8
   23518:	ldr	sl, [sp, #960]	; 0x3c0
   2351c:	orr	fp, r0, fp, lsr #29
   23520:	ldr	r0, [sp, #120]	; 0x78
   23524:	orr	r9, sl, r9, lsl #26
   23528:	str	r9, [sp, #960]	; 0x3c0
   2352c:	ldrd	r8, [r5, #-136]	; 0xffffff78
   23530:	ldrd	r4, [r5, #-128]	; 0xffffff80
   23534:	orr	r0, r1, r0, lsl #13
   23538:	str	r0, [ip, #-3212]	; 0xfffff374
   2353c:	eor	r9, r9, r5
   23540:	ldr	r0, [sp, #128]	; 0x80
   23544:	ldr	r5, [sp, #132]	; 0x84
   23548:	eor	r8, r8, r4
   2354c:	ldr	sl, [sp, #976]	; 0x3d0
   23550:	str	fp, [ip, #-3220]	; 0xfffff36c
   23554:	orr	r0, r3, r0, lsl #13
   23558:	ldr	fp, [sp, #128]	; 0x80
   2355c:	orr	r5, sl, r5, lsl #26
   23560:	add	r3, sp, #1024	; 0x400
   23564:	ldr	sl, [sp, #124]	; 0x7c
   23568:	str	r5, [sp, #976]	; 0x3d0
   2356c:	add	r5, sp, #1024	; 0x400
   23570:	orr	fp, r2, fp, lsr #29
   23574:	ldrd	r2, [r3, #-72]	; 0xffffffb8
   23578:	ldrd	r4, [r5, #-56]	; 0xffffffc8
   2357c:	lsr	sl, sl, #6
   23580:	str	fp, [ip, #-3188]	; 0xfffff38c
   23584:	eor	r6, r6, r2
   23588:	str	r0, [ip, #-3180]	; 0xfffff394
   2358c:	eor	r7, r7, r3
   23590:	str	sl, [sp, #964]	; 0x3c4
   23594:	add	r3, sp, #5120	; 0x1400
   23598:	ldrd	r0, [sp, #136]	; 0x88
   2359c:	eor	r8, r8, r4
   235a0:	ldr	fp, [sp, #132]	; 0x84
   235a4:	eor	r9, r9, r5
   235a8:	adds	r6, r6, r0
   235ac:	ldrd	r4, [sp, #144]	; 0x90
   235b0:	adc	r7, r7, r1
   235b4:	add	r1, sp, #5120	; 0x1400
   235b8:	lsr	fp, fp, #6
   235bc:	str	fp, [sp, #980]	; 0x3d4
   235c0:	ldrd	sl, [r3, #-152]	; 0xffffff68
   235c4:	adds	r8, r8, r4
   235c8:	ldrd	r2, [r3, #-144]	; 0xffffff70
   235cc:	adc	r9, r9, r5
   235d0:	ldrd	r4, [sp, #16]
   235d4:	eor	sl, sl, r2
   235d8:	eor	fp, fp, r3
   235dc:	ldrd	r2, [r1, #-120]	; 0xffffff88
   235e0:	adds	r6, r6, r4
   235e4:	ldrd	r0, [r1, #-112]	; 0xffffff90
   235e8:	adc	r7, r7, r5
   235ec:	ldrd	r4, [sp, #32]
   235f0:	eor	r3, r3, r1
   235f4:	add	r1, sp, #1024	; 0x400
   235f8:	eor	r2, r2, r0
   235fc:	adds	r8, r8, r4
   23600:	ldrd	r0, [r1, #-64]	; 0xffffffc0
   23604:	adc	r9, r9, r5
   23608:	eor	fp, fp, r1
   2360c:	add	r1, sp, #1024	; 0x400
   23610:	eor	sl, sl, r0
   23614:	ldrd	r0, [r1, #-48]	; 0xffffffd0
   23618:	adds	r4, r6, sl
   2361c:	adc	r5, r7, fp
   23620:	ldr	sl, [sp, #164]	; 0xa4
   23624:	eor	r2, r2, r0
   23628:	eor	r3, r3, r1
   2362c:	adds	r6, r8, r2
   23630:	ldr	r8, [sp, #88]	; 0x58
   23634:	adc	r7, r9, r3
   23638:	strd	r6, [sp, #144]	; 0x90
   2363c:	ldr	r7, [sp, #160]	; 0xa0
   23640:	ldr	r9, [sp, #164]	; 0xa4
   23644:	lsr	r3, r8, #8
   23648:	strd	r4, [sp, #136]	; 0x88
   2364c:	add	r5, sp, #8192	; 0x2000
   23650:	lsr	r1, r7, #8
   23654:	lsr	r2, r7, #1
   23658:	ldr	r4, [sp, #92]	; 0x5c
   2365c:	orr	fp, r2, sl, lsl #31
   23660:	ldr	r6, [sp, #92]	; 0x5c
   23664:	orr	r9, r1, r9, lsl #24
   23668:	lsr	r2, sl, #1
   2366c:	str	r9, [ip, #-3176]	; 0xfffff398
   23670:	lsr	r1, sl, #8
   23674:	ldr	r9, [sp, #136]	; 0x88
   23678:	ldr	sl, [sp, #160]	; 0xa0
   2367c:	lsr	r0, r8, #1
   23680:	orr	r4, r3, r4, lsl #24
   23684:	str	r4, [r5, #-3144]	; 0xfffff3b8
   23688:	ldr	r4, [sp, #160]	; 0xa0
   2368c:	orr	r7, r0, r6, lsl #31
   23690:	str	fp, [ip, #-3168]	; 0xfffff3a0
   23694:	lsr	r3, r6, #8
   23698:	lsr	ip, r6, #1
   2369c:	lsl	r0, r9, #3
   236a0:	orr	sl, r1, sl, lsl #24
   236a4:	mov	fp, r9
   236a8:	lsr	r1, r9, #19
   236ac:	ldr	r6, [sp, #88]	; 0x58
   236b0:	ldr	r9, [sp, #88]	; 0x58
   236b4:	orr	r4, r2, r4, lsl #31
   236b8:	str	r7, [r5, #-3136]	; 0xfffff3c0
   236bc:	add	r7, sp, #8192	; 0x2000
   236c0:	str	sl, [r5, #-3172]	; 0xfffff39c
   236c4:	orr	r6, r3, r6, lsl #24
   236c8:	str	r4, [r5, #-3164]	; 0xfffff3a4
   236cc:	orr	r9, ip, r9, lsl #31
   236d0:	ldr	r5, [sp, #144]	; 0x90
   236d4:	lsr	sl, fp, #6
   236d8:	str	r6, [r7, #-3140]	; 0xfffff3bc
   236dc:	str	r9, [r7, #-3132]	; 0xfffff3c4
   236e0:	ldr	fp, [sp, #140]	; 0x8c
   236e4:	mov	r8, r5
   236e8:	ldr	ip, [sp, #140]	; 0x8c
   236ec:	lsr	r6, r8, #6
   236f0:	ldr	r9, [sp, #148]	; 0x94
   236f4:	lsl	r2, r5, #3
   236f8:	orr	fp, r0, fp, lsr #29
   236fc:	ldr	r8, [sp, #148]	; 0x94
   23700:	str	fp, [r7, #-3160]	; 0xfffff3a8
   23704:	lsr	r3, r5, #19
   23708:	ldr	fp, [sp, #136]	; 0x88
   2370c:	add	r5, sp, #5120	; 0x1400
   23710:	str	sl, [sp, #992]	; 0x3e0
   23714:	orr	r4, r1, ip, lsl #13
   23718:	orr	sl, r3, r9, lsl #13
   2371c:	lsr	r1, ip, #19
   23720:	str	sl, [r7, #-3120]	; 0xfffff3d0
   23724:	orr	r8, r2, r8, lsr #29
   23728:	ldr	sl, [sp, #136]	; 0x88
   2372c:	lsl	r2, r9, #3
   23730:	str	r6, [sp, #1008]	; 0x3f0
   23734:	lsr	r3, r9, #19
   23738:	str	r4, [r7, #-3152]	; 0xfffff3b0
   2373c:	orr	fp, r1, fp, lsl #13
   23740:	str	r8, [r7, #-3128]	; 0xfffff3c8
   23744:	add	r1, sp, #5120	; 0x1400
   23748:	ldrd	r8, [r5, #-104]	; 0xffffff98
   2374c:	lsl	r0, ip, #3
   23750:	ldrd	r4, [r5, #-96]	; 0xffffffa0
   23754:	orr	sl, r0, sl, lsr #29
   23758:	ldr	r6, [sp, #992]	; 0x3e0
   2375c:	str	sl, [r7, #-3156]	; 0xfffff3ac
   23760:	eor	r9, r9, r5
   23764:	str	fp, [r7, #-3148]	; 0xfffff3b4
   23768:	orr	r5, r6, ip, lsl #26
   2376c:	ldrd	r6, [r1, #-72]	; 0xffffffb8
   23770:	eor	r8, r8, r4
   23774:	ldrd	r0, [r1, #-64]	; 0xffffffc0
   23778:	add	sl, sp, #8192	; 0x2000
   2377c:	ldr	fp, [sp, #144]	; 0x90
   23780:	eor	r7, r7, r1
   23784:	ldr	r1, [sp, #148]	; 0x94
   23788:	ldr	r4, [sp, #1008]	; 0x3f0
   2378c:	eor	r6, r6, r0
   23790:	str	r5, [sp, #992]	; 0x3e0
   23794:	orr	fp, r3, fp, lsl #13
   23798:	ldr	r5, [sp, #144]	; 0x90
   2379c:	orr	r1, r4, r1, lsl #26
   237a0:	add	r3, sp, #1024	; 0x400
   237a4:	str	r1, [sp, #1008]	; 0x3f0
   237a8:	add	r1, sp, #1024	; 0x400
   237ac:	str	fp, [sl, #-3116]	; 0xfffff3d4
   237b0:	orr	r5, r2, r5, lsr #29
   237b4:	ldrd	r2, [r3, #-24]	; 0xffffffe8
   237b8:	ldrd	r0, [r1, #-40]	; 0xffffffd8
   237bc:	lsr	r4, ip, #6
   237c0:	str	r5, [sl, #-3124]	; 0xfffff3cc
   237c4:	eor	r6, r6, r2
   237c8:	ldr	r5, [sp, #148]	; 0x94
   237cc:	eor	r8, r8, r0
   237d0:	ldrd	sl, [sp, #152]	; 0x98
   237d4:	eor	r7, r7, r3
   237d8:	ldrd	r2, [sp, #160]	; 0xa0
   237dc:	eor	r9, r9, r1
   237e0:	adds	r8, r8, sl
   237e4:	lsr	r5, r5, #6
   237e8:	str	r5, [sp, #1012]	; 0x3f4
   237ec:	add	r5, sp, #5120	; 0x1400
   237f0:	adc	r9, r9, fp
   237f4:	adds	r6, r6, r2
   237f8:	str	r4, [sp, #996]	; 0x3e4
   237fc:	adc	r7, r7, r3
   23800:	add	r1, sp, #5120	; 0x1400
   23804:	ldrd	r2, [r5, #-56]	; 0xffffffc8
   23808:	ldrd	r4, [r5, #-48]	; 0xffffffd0
   2380c:	ldrd	sl, [r1, #-88]	; 0xffffffa8
   23810:	eor	r3, r3, r5
   23814:	ldrd	r0, [r1, #-80]	; 0xffffffb0
   23818:	add	r5, sp, #1024	; 0x400
   2381c:	eor	r2, r2, r4
   23820:	eor	sl, sl, r0
   23824:	eor	fp, fp, r1
   23828:	ldrd	r4, [r5, #-32]	; 0xffffffe0
   2382c:	ldrd	r0, [sp, #56]	; 0x38
   23830:	eor	fp, fp, r5
   23834:	add	r5, sp, #1024	; 0x400
   23838:	adds	r8, r8, r0
   2383c:	eor	sl, sl, r4
   23840:	adc	r9, r9, r1
   23844:	ldrd	r0, [sp, #80]	; 0x50
   23848:	ldrd	r4, [r5, #-16]
   2384c:	adds	r6, r6, r0
   23850:	adc	r7, r7, r1
   23854:	eor	r2, r2, r4
   23858:	adds	r0, r8, sl
   2385c:	eor	r3, r3, r5
   23860:	adc	r1, r9, fp
   23864:	adds	r4, r6, r2
   23868:	strd	r0, [sp, #152]	; 0x98
   2386c:	adc	r5, r7, r3
   23870:	strd	r4, [sp, #160]	; 0xa0
   23874:	add	r8, sp, #8192	; 0x2000
   23878:	ldr	r5, [sp, #168]	; 0xa8
   2387c:	ldr	r9, [sp, #172]	; 0xac
   23880:	ldr	r7, [sp, #172]	; 0xac
   23884:	ldr	r6, [sp, #112]	; 0x70
   23888:	lsr	r1, r5, #8
   2388c:	ldr	r4, [sp, #116]	; 0x74
   23890:	lsr	r2, r5, #1
   23894:	ldr	ip, [sp, #116]	; 0x74
   23898:	orr	sl, r2, r9, lsl #31
   2389c:	orr	r7, r1, r7, lsl #24
   238a0:	lsr	r2, r9, #1
   238a4:	str	r7, [r8, #-3112]	; 0xfffff3d8
   238a8:	lsr	r1, r9, #8
   238ac:	ldr	r7, [sp, #152]	; 0x98
   238b0:	lsr	r3, r6, #8
   238b4:	ldr	r9, [sp, #168]	; 0xa8
   238b8:	lsr	r0, r6, #1
   238bc:	ldr	fp, [sp, #168]	; 0xa8
   238c0:	orr	r5, r0, r4, lsl #31
   238c4:	orr	ip, r3, ip, lsl #24
   238c8:	lsr	r3, r4, #8
   238cc:	str	ip, [r8, #-3080]	; 0xfffff3f8
   238d0:	lsr	ip, r4, #1
   238d4:	ldr	r4, [sp, #160]	; 0xa0
   238d8:	lsl	r0, r7, #3
   238dc:	str	sl, [r8, #-3104]	; 0xfffff3e0
   238e0:	orr	r9, r1, r9, lsl #24
   238e4:	str	r5, [r8, #-3072]	; 0xfffff400
   238e8:	mov	sl, r7
   238ec:	lsr	r1, r7, #19
   238f0:	ldr	r5, [sp, #112]	; 0x70
   238f4:	ldr	r7, [sp, #112]	; 0x70
   238f8:	orr	fp, r2, fp, lsl #31
   238fc:	str	r9, [r8, #-3108]	; 0xfffff3dc
   23900:	mov	r6, r4
   23904:	str	fp, [r8, #-3100]	; 0xfffff3e4
   23908:	orr	r5, r3, r5, lsl #24
   2390c:	ldr	fp, [sp, #156]	; 0x9c
   23910:	orr	r7, ip, r7, lsl #31
   23914:	ldr	r9, [sp, #156]	; 0x9c
   23918:	lsl	r2, r4, #3
   2391c:	str	r5, [r8, #-3076]	; 0xfffff3fc
   23920:	lsr	r5, r6, #6
   23924:	str	r7, [r8, #-3068]	; 0xfffff404
   23928:	orr	ip, r1, fp, lsl #13
   2392c:	ldr	r7, [sp, #164]	; 0xa4
   23930:	lsr	r3, r4, #19
   23934:	ldr	r6, [sp, #164]	; 0xa4
   23938:	lsr	r8, sl, #6
   2393c:	orr	r9, r0, r9, lsr #29
   23940:	add	sl, sp, #8192	; 0x2000
   23944:	lsl	r0, fp, #3
   23948:	mov	r4, fp
   2394c:	lsr	r1, fp, #19
   23950:	add	fp, sp, #5120	; 0x1400
   23954:	str	r8, [sp, #1024]	; 0x400
   23958:	orr	r6, r2, r6, lsr #29
   2395c:	orr	r8, r3, r7, lsl #13
   23960:	str	r9, [sl, #-3096]	; 0xfffff3e8
   23964:	str	ip, [sl, #-3088]	; 0xfffff3f0
   23968:	mov	r9, r7
   2396c:	str	r6, [sl, #-3064]	; 0xfffff408
   23970:	lsl	r2, r7, #3
   23974:	str	r8, [sl, #-3056]	; 0xfffff410
   23978:	lsr	r3, r7, #19
   2397c:	ldr	ip, [sp, #1024]	; 0x400
   23980:	ldrd	r6, [fp, #-40]	; 0xffffffd8
   23984:	ldrd	sl, [fp, #-32]	; 0xffffffe0
   23988:	str	r5, [sp, #1040]	; 0x410
   2398c:	add	r5, sp, #8192	; 0x2000
   23990:	eor	r7, r7, fp
   23994:	orr	fp, ip, r4, lsl #26
   23998:	str	fp, [sp, #1024]	; 0x400
   2399c:	add	fp, sp, #5120	; 0x1400
   239a0:	ldr	r8, [sp, #152]	; 0x98
   239a4:	eor	r6, r6, sl
   239a8:	ldr	r4, [sp, #152]	; 0x98
   239ac:	ldr	ip, [sp, #1040]	; 0x410
   239b0:	orr	r8, r1, r8, lsl #13
   239b4:	str	r8, [r5, #-3084]	; 0xfffff3f4
   239b8:	ldr	r8, [sp, #160]	; 0xa0
   239bc:	orr	r4, r0, r4, lsr #29
   239c0:	ldrd	r0, [fp, #-8]
   239c4:	ldrd	sl, [fp]
   239c8:	str	r4, [r5, #-3092]	; 0xfffff3ec
   239cc:	orr	r8, r3, r8, lsl #13
   239d0:	ldr	r4, [sp, #160]	; 0xa0
   239d4:	eor	r1, r1, fp
   239d8:	add	r3, sp, #1024	; 0x400
   239dc:	orr	fp, ip, r9, lsl #26
   239e0:	str	fp, [sp, #1040]	; 0x410
   239e4:	add	fp, sp, #1024	; 0x400
   239e8:	orr	r4, r2, r4, lsr #29
   239ec:	eor	r0, r0, sl
   239f0:	ldrd	r2, [r3, #8]
   239f4:	ldrd	sl, [fp, #-8]
   239f8:	str	r4, [r5, #-3060]	; 0xfffff40c
   239fc:	eor	r1, r1, r3
   23a00:	str	r8, [r5, #-3052]	; 0xfffff414
   23a04:	lsr	r5, r9, #6
   23a08:	ldrd	r8, [sp, #88]	; 0x58
   23a0c:	eor	r6, r6, sl
   23a10:	add	r3, sp, #5120	; 0x1400
   23a14:	eor	r7, r7, fp
   23a18:	adds	r6, r6, r8
   23a1c:	eor	r0, r0, r2
   23a20:	ldrd	sl, [r3, #-24]	; 0xffffffe8
   23a24:	adc	r7, r7, r9
   23a28:	ldrd	r2, [r3, #-16]
   23a2c:	add	r9, sp, #5120	; 0x1400
   23a30:	ldr	r4, [sp, #156]	; 0x9c
   23a34:	eor	sl, sl, r2
   23a38:	eor	fp, fp, r3
   23a3c:	ldrd	r2, [r9, #8]
   23a40:	ldrd	r8, [r9, #16]
   23a44:	lsr	r4, r4, #6
   23a48:	str	r5, [sp, #1044]	; 0x414
   23a4c:	str	r4, [sp, #1028]	; 0x404
   23a50:	eor	r3, r3, r9
   23a54:	ldrd	r4, [sp, #168]	; 0xa8
   23a58:	add	r9, sp, #1024	; 0x400
   23a5c:	eor	r2, r2, r8
   23a60:	adds	r0, r0, r4
   23a64:	ldrd	r8, [r9]
   23a68:	adc	r1, r1, r5
   23a6c:	ldrd	r4, [sp, #96]	; 0x60
   23a70:	eor	fp, fp, r9
   23a74:	add	r9, sp, #1024	; 0x400
   23a78:	adds	r6, r6, r4
   23a7c:	eor	sl, sl, r8
   23a80:	adc	r7, r7, r5
   23a84:	ldrd	r4, [sp, #120]	; 0x78
   23a88:	ldrd	r8, [r9, #16]
   23a8c:	adds	r0, r0, r4
   23a90:	adc	r1, r1, r5
   23a94:	eor	r2, r2, r8
   23a98:	adds	r4, r6, sl
   23a9c:	eor	r3, r3, r9
   23aa0:	adc	r5, r7, fp
   23aa4:	adds	r6, r0, r2
   23aa8:	adc	r7, r1, r3
   23aac:	strd	r6, [sp, #168]	; 0xa8
   23ab0:	ldr	r7, [sp, #184]	; 0xb8
   23ab4:	add	fp, sp, #8192	; 0x2000
   23ab8:	ldr	r8, [sp, #24]
   23abc:	ldr	sl, [sp, #188]	; 0xbc
   23ac0:	lsr	r1, r7, #8
   23ac4:	strd	r4, [sp, #88]	; 0x58
   23ac8:	lsr	r2, r7, #1
   23acc:	lsr	r9, r8, #7
   23ad0:	orr	sl, r1, sl, lsl #24
   23ad4:	str	r9, [sp, #1064]	; 0x428
   23ad8:	str	sl, [fp, #-3048]	; 0xfffff418
   23adc:	lsr	r3, r8, #8
   23ae0:	ldr	r7, [sp, #28]
   23ae4:	lsr	r0, r8, #1
   23ae8:	ldr	ip, [sp, #188]	; 0xbc
   23aec:	add	r5, sp, #8192	; 0x2000
   23af0:	ldr	r6, [sp, #28]
   23af4:	orr	r8, r0, r7, lsl #31
   23af8:	str	r8, [fp, #-3008]	; 0xfffff440
   23afc:	orr	r4, r2, ip, lsl #31
   23b00:	str	r4, [fp, #-3040]	; 0xfffff420
   23b04:	orr	r6, r3, r6, lsl #24
   23b08:	ldr	r4, [sp, #184]	; 0xb8
   23b0c:	str	r6, [fp, #-3016]	; 0xfffff438
   23b10:	lsr	r1, ip, #8
   23b14:	ldr	fp, [sp, #88]	; 0x58
   23b18:	lsr	r2, ip, #1
   23b1c:	ldr	sl, [sp, #1064]	; 0x428
   23b20:	orr	r4, r1, r4, lsl #24
   23b24:	lsr	r3, r7, #8
   23b28:	lsr	ip, r7, #1
   23b2c:	lsl	r0, fp, #3
   23b30:	mov	r6, fp
   23b34:	lsr	r1, fp, #19
   23b38:	ldr	fp, [sp, #24]
   23b3c:	orr	sl, sl, r7, lsl #25
   23b40:	ldr	r7, [sp, #184]	; 0xb8
   23b44:	ldr	r8, [sp, #168]	; 0xa8
   23b48:	orr	fp, ip, fp, lsl #31
   23b4c:	str	fp, [r5, #-3004]	; 0xfffff444
   23b50:	ldr	fp, [sp, #172]	; 0xac
   23b54:	orr	r7, r2, r7, lsl #31
   23b58:	str	r4, [r5, #-3044]	; 0xfffff41c
   23b5c:	lsr	r4, r6, #6
   23b60:	str	r7, [r5, #-3036]	; 0xfffff424
   23b64:	lsl	r2, r8, #3
   23b68:	ldr	r7, [sp, #92]	; 0x5c
   23b6c:	orr	fp, r2, fp, lsr #29
   23b70:	ldr	r9, [sp, #24]
   23b74:	ldr	ip, [sp, #28]
   23b78:	ldr	r6, [sp, #92]	; 0x5c
   23b7c:	ldr	r2, [sp, #172]	; 0xac
   23b80:	orr	r9, r3, r9, lsl #24
   23b84:	str	sl, [sp, #1064]	; 0x428
   23b88:	lsr	r3, r8, #19
   23b8c:	str	r9, [r5, #-3012]	; 0xfffff43c
   23b90:	orr	r6, r0, r6, lsr #29
   23b94:	mov	sl, r8
   23b98:	lsr	r0, r7, #19
   23b9c:	orr	r8, r1, r7, lsl #13
   23ba0:	lsr	ip, ip, #7
   23ba4:	mov	r9, r7
   23ba8:	str	ip, [sp, #1068]	; 0x42c
   23bac:	lsl	ip, r7, #3
   23bb0:	add	r7, sp, #5120	; 0x1400
   23bb4:	str	r6, [r5, #-3032]	; 0xfffff428
   23bb8:	lsr	sl, sl, #6
   23bbc:	str	r8, [r5, #-3024]	; 0xfffff430
   23bc0:	lsl	r1, r2, #3
   23bc4:	str	fp, [r5, #-3000]	; 0xfffff448
   23bc8:	str	r4, [sp, #1056]	; 0x420
   23bcc:	orr	r4, r3, r2, lsl #13
   23bd0:	str	r4, [r5, #-2992]	; 0xfffff450
   23bd4:	lsr	r3, r2, #19
   23bd8:	ldrd	r4, [r7, #24]
   23bdc:	ldrd	r6, [r7, #32]
   23be0:	str	sl, [sp, #1072]	; 0x430
   23be4:	eor	r5, r5, r7
   23be8:	ldr	r7, [sp, #188]	; 0xbc
   23bec:	eor	r4, r4, r6
   23bf0:	add	r6, sp, #8192	; 0x2000
   23bf4:	lsr	r7, r7, #7
   23bf8:	str	r7, [sp, #1052]	; 0x41c
   23bfc:	ldr	sl, [sp, #1056]	; 0x420
   23c00:	ldr	r8, [sp, #104]	; 0x68
   23c04:	ldr	fp, [sp, #88]	; 0x58
   23c08:	orr	r9, sl, r9, lsl #26
   23c0c:	ldr	r7, [sp, #88]	; 0x58
   23c10:	str	r9, [sp, #1056]	; 0x420
   23c14:	add	r9, sp, #5120	; 0x1400
   23c18:	lsr	r2, r8, #18
   23c1c:	orr	fp, ip, fp, lsr #29
   23c20:	orr	r7, r0, r7, lsl #13
   23c24:	str	fp, [r6, #-3028]	; 0xfffff42c
   23c28:	ldr	r0, [sp, #168]	; 0xa8
   23c2c:	ldrd	sl, [r9, #56]	; 0x38
   23c30:	ldrd	r8, [r9, #64]	; 0x40
   23c34:	ldr	ip, [sp, #1072]	; 0x430
   23c38:	orr	r0, r1, r0, lsr #29
   23c3c:	eor	fp, fp, r9
   23c40:	ldr	r9, [sp, #172]	; 0xac
   23c44:	ldr	r1, [sp, #168]	; 0xa8
   23c48:	eor	sl, sl, r8
   23c4c:	str	r7, [r6, #-3020]	; 0xfffff434
   23c50:	add	r7, sp, #8192	; 0x2000
   23c54:	orr	r9, ip, r9, lsl #26
   23c58:	str	r9, [sp, #1072]	; 0x430
   23c5c:	add	r9, sp, #1024	; 0x400
   23c60:	str	r0, [r6, #-2996]	; 0xfffff44c
   23c64:	orr	r1, r3, r1, lsl #13
   23c68:	str	r1, [r6, #-2988]	; 0xfffff454
   23c6c:	ldr	r6, [sp, #104]	; 0x68
   23c70:	add	r1, sp, #1024	; 0x400
   23c74:	ldrd	r8, [r9, #24]
   23c78:	ldrd	r0, [r1, #40]	; 0x28
   23c7c:	lsr	r3, r6, #14
   23c80:	eor	r4, r4, r8
   23c84:	ldr	r6, [sp, #108]	; 0x6c
   23c88:	eor	r5, r5, r9
   23c8c:	ldr	r8, [sp, #108]	; 0x6c
   23c90:	eor	fp, fp, r1
   23c94:	eor	sl, sl, r0
   23c98:	add	r0, sp, #8192	; 0x2000
   23c9c:	orr	r6, r2, r6, lsl #14
   23ca0:	str	r6, [r7, #-2984]	; 0xfffff458
   23ca4:	orr	r9, r3, r8, lsl #18
   23ca8:	str	r9, [r7, #-2976]	; 0xfffff460
   23cac:	ldrd	r6, [sp, #112]	; 0x70
   23cb0:	lsr	ip, r8, #18
   23cb4:	lsr	r1, r8, #14
   23cb8:	ldrd	r8, [sp, #184]	; 0xb8
   23cbc:	adds	r4, r4, r6
   23cc0:	ldr	r3, [sp, #172]	; 0xac
   23cc4:	adc	r5, r5, r7
   23cc8:	adds	r8, r8, sl
   23ccc:	adc	r9, r9, fp
   23cd0:	add	fp, sp, #5120	; 0x1400
   23cd4:	strd	r8, [sp, #112]	; 0x70
   23cd8:	lsr	r3, r3, #6
   23cdc:	ldrd	r8, [fp, #40]	; 0x28
   23ce0:	ldrd	sl, [fp, #48]	; 0x30
   23ce4:	ldr	r7, [sp, #104]	; 0x68
   23ce8:	eor	r9, r9, fp
   23cec:	add	fp, sp, #5120	; 0x1400
   23cf0:	str	r3, [sp, #1076]	; 0x434
   23cf4:	eor	r8, r8, sl
   23cf8:	lsl	r3, r7, #23
   23cfc:	ldrd	r6, [fp, #72]	; 0x48
   23d00:	ldrd	sl, [fp, #80]	; 0x50
   23d04:	ldr	r2, [sp, #92]	; 0x5c
   23d08:	eor	r7, r7, fp
   23d0c:	ldr	fp, [sp, #104]	; 0x68
   23d10:	eor	r6, r6, sl
   23d14:	lsr	r2, r2, #6
   23d18:	str	r2, [sp, #1060]	; 0x424
   23d1c:	orr	fp, ip, fp, lsl #14
   23d20:	str	fp, [r0, #-2980]	; 0xfffff45c
   23d24:	ldr	fp, [sp, #108]	; 0x6c
   23d28:	add	ip, sp, #8192	; 0x2000
   23d2c:	ldr	sl, [sp, #108]	; 0x6c
   23d30:	ldr	r2, [sp, #104]	; 0x68
   23d34:	orr	sl, r3, sl, lsr #9
   23d38:	lsl	r3, fp, #23
   23d3c:	add	fp, sp, #1024	; 0x400
   23d40:	str	sl, [r0, #-2968]	; 0xfffff468
   23d44:	orr	r2, r1, r2, lsl #18
   23d48:	str	r2, [r0, #-2972]	; 0xfffff464
   23d4c:	ldrd	r0, [sp, #128]	; 0x80
   23d50:	ldrd	sl, [fp, #32]
   23d54:	adds	r4, r4, r0
   23d58:	ldr	r2, [sp, #104]	; 0x68
   23d5c:	adc	r5, r5, r1
   23d60:	eor	r8, r8, sl
   23d64:	ldrd	r0, [sp, #136]	; 0x88
   23d68:	eor	r9, r9, fp
   23d6c:	ldrd	sl, [sp, #112]	; 0x70
   23d70:	orr	r2, r3, r2, lsr #9
   23d74:	add	r3, sp, #5120	; 0x1400
   23d78:	str	r2, [ip, #-2964]	; 0xfffff46c
   23d7c:	adds	sl, sl, r0
   23d80:	adc	fp, fp, r1
   23d84:	add	r1, sp, #1024	; 0x400
   23d88:	ldrd	r0, [r1, #48]	; 0x30
   23d8c:	eor	r6, r6, r0
   23d90:	adds	r0, r4, r8
   23d94:	eor	r7, r7, r1
   23d98:	adc	r1, r5, r9
   23d9c:	adds	r4, sl, r6
   23da0:	strd	r0, [sp, #112]	; 0x70
   23da4:	ldrd	r0, [r3, #88]	; 0x58
   23da8:	adc	r5, fp, r7
   23dac:	ldrd	r2, [r3, #96]	; 0x60
   23db0:	add	r7, sp, #5120	; 0x1400
   23db4:	strd	r4, [sp, #184]	; 0xb8
   23db8:	eor	r0, r0, r2
   23dbc:	ldrd	r4, [sp, #64]	; 0x40
   23dc0:	eor	r1, r1, r3
   23dc4:	ldrd	r2, [sp, #104]	; 0x68
   23dc8:	ldrd	r6, [r7, #104]	; 0x68
   23dcc:	ldrd	sl, [sp, #40]	; 0x28
   23dd0:	and	r3, r3, r5
   23dd4:	ldrd	r8, [sp, #104]	; 0x68
   23dd8:	eor	r1, r1, r7
   23ddc:	ldr	r5, [sp, #72]	; 0x48
   23de0:	eor	r0, r0, r6
   23de4:	ldr	r7, [sp, #76]	; 0x4c
   23de8:	bic	r9, fp, r9
   23dec:	add	fp, sp, #8192	; 0x2000
   23df0:	eor	r9, r9, r3
   23df4:	lsr	r3, r5, #28
   23df8:	bic	r8, sl, r8
   23dfc:	ldr	r6, [sp, #76]	; 0x4c
   23e00:	orr	sl, r3, r7, lsl #4
   23e04:	str	sl, [fp, #-2952]	; 0xfffff478
   23e08:	and	r2, r2, r4
   23e0c:	ldr	sl, [sp, #76]	; 0x4c
   23e10:	lsl	r3, r5, #25
   23e14:	eor	r8, r8, r2
   23e18:	lsl	r2, r5, #30
   23e1c:	mov	r4, r5
   23e20:	orr	r6, r2, r6, lsr #2
   23e24:	lsr	r2, r7, #28
   23e28:	str	r6, [ip, #-2960]	; 0xfffff470
   23e2c:	lsl	ip, r7, #30
   23e30:	orr	r7, r3, r7, lsr #7
   23e34:	lsl	r3, sl, #25
   23e38:	orr	r6, r2, r4, lsl #4
   23e3c:	str	r7, [fp, #-2944]	; 0xfffff480
   23e40:	orr	r5, ip, r5, lsr #2
   23e44:	str	r6, [fp, #-2948]	; 0xfffff47c
   23e48:	orr	ip, r3, r4, lsr #7
   23e4c:	ldrd	r6, [sp, #48]	; 0x30
   23e50:	ldrd	r2, [sp]
   23e54:	str	r5, [fp, #-2956]	; 0xfffff474
   23e58:	ldrd	r4, [sp, #72]	; 0x48
   23e5c:	eor	r7, r7, r3
   23e60:	str	ip, [fp, #-2940]	; 0xfffff484
   23e64:	add	fp, sp, #5120	; 0x1400
   23e68:	and	r7, r7, r5
   23e6c:	add	r5, sp, #5120	; 0x1400
   23e70:	eor	r6, r6, r2
   23e74:	ldrd	r2, [fp, #112]	; 0x70
   23e78:	ldrd	sl, [fp, #120]	; 0x78
   23e7c:	and	r6, r6, r4
   23e80:	ldrd	r4, [r5, #128]	; 0x80
   23e84:	eor	r2, r2, sl
   23e88:	eor	r3, r3, fp
   23e8c:	eor	r2, r2, r4
   23e90:	ldrd	sl, [sp]
   23e94:	eor	r3, r3, r5
   23e98:	ldrd	r4, [sp, #48]	; 0x30
   23e9c:	and	r5, r5, fp
   23ea0:	ldr	fp, [sp, #16]
   23ea4:	and	r4, r4, sl
   23ea8:	eor	r5, r5, r7
   23eac:	eor	r4, r4, r6
   23eb0:	adds	r2, r2, r4
   23eb4:	lsr	fp, fp, #7
   23eb8:	str	fp, [sp, #1080]	; 0x438
   23ebc:	adc	r3, r3, r5
   23ec0:	ldrd	r6, [sp, #48]	; 0x30
   23ec4:	ldrd	sl, [sp, #72]	; 0x48
   23ec8:	ldrd	r4, [sp, #72]	; 0x48
   23ecc:	and	sl, sl, r6
   23ed0:	and	fp, fp, r7
   23ed4:	ldr	ip, [sp, #20]
   23ed8:	eor	r4, r4, r6
   23edc:	strd	sl, [sp, #200]	; 0xc8
   23ee0:	eor	r5, r5, r7
   23ee4:	ldr	fp, [sp, #32]
   23ee8:	strd	r4, [sp, #192]	; 0xc0
   23eec:	ldr	r4, [sp, #1080]	; 0x438
   23ef0:	ldr	r5, [sp, #36]	; 0x24
   23ef4:	lsr	fp, fp, #7
   23ef8:	ldr	r7, [sp, #112]	; 0x70
   23efc:	orr	ip, r4, ip, lsl #25
   23f00:	ldr	sl, [sp, #184]	; 0xb8
   23f04:	ldr	r4, [sp, #116]	; 0x74
   23f08:	orr	r5, fp, r5, lsl #25
   23f0c:	ldr	r6, [sp, #188]	; 0xbc
   23f10:	lsr	r7, r7, #6
   23f14:	ldr	fp, [sp, #20]
   23f18:	lsr	sl, sl, #6
   23f1c:	orr	r4, r7, r4, lsl #26
   23f20:	str	ip, [sp, #1080]	; 0x438
   23f24:	str	r4, [sp, #1088]	; 0x440
   23f28:	orr	r6, sl, r6, lsl #26
   23f2c:	ldr	r4, [sp, #16]
   23f30:	lsr	fp, fp, #7
   23f34:	ldr	ip, [sp, #36]	; 0x24
   23f38:	add	r7, sp, #8192	; 0x2000
   23f3c:	str	fp, [sp, #1084]	; 0x43c
   23f40:	str	r6, [sp, #1104]	; 0x450
   23f44:	ldr	fp, [sp, #188]	; 0xbc
   23f48:	lsr	ip, ip, #7
   23f4c:	ldr	r6, [sp, #20]
   23f50:	str	r5, [sp, #1096]	; 0x448
   23f54:	ldr	r5, [sp, #80]	; 0x50
   23f58:	lsr	fp, fp, #6
   23f5c:	str	ip, [sp, #1100]	; 0x44c
   23f60:	lsr	ip, r4, #8
   23f64:	orr	r6, ip, r6, lsl #24
   23f68:	str	fp, [sp, #1108]	; 0x454
   23f6c:	lsr	ip, r4, #1
   23f70:	ldr	fp, [sp, #20]
   23f74:	ldr	r4, [sp, #32]
   23f78:	lsr	r5, r5, #7
   23f7c:	ldr	sl, [sp, #116]	; 0x74
   23f80:	str	r5, [sp, #1128]	; 0x468
   23f84:	orr	fp, ip, fp, lsl #31
   23f88:	ldr	r5, [sp, #36]	; 0x24
   23f8c:	lsr	ip, r4, #8
   23f90:	str	r6, [r7, #-2216]	; 0xfffff758
   23f94:	lsr	sl, sl, #6
   23f98:	str	fp, [r7, #-2208]	; 0xfffff760
   23f9c:	orr	r5, ip, r5, lsl #24
   23fa0:	str	sl, [sp, #1092]	; 0x444
   23fa4:	str	r5, [r7, #-2184]	; 0xfffff778
   23fa8:	lsr	ip, r4, #1
   23fac:	ldr	fp, [sp, #20]
   23fb0:	ldr	sl, [sp, #36]	; 0x24
   23fb4:	ldr	r4, [sp, #16]
   23fb8:	ldr	r6, [sp, #16]
   23fbc:	orr	sl, ip, sl, lsl #31
   23fc0:	lsr	ip, fp, #8
   23fc4:	orr	r4, ip, r4, lsl #24
   23fc8:	lsr	ip, fp, #1
   23fcc:	str	sl, [r7, #-2176]	; 0xfffff780
   23fd0:	orr	r6, ip, r6, lsl #31
   23fd4:	str	r4, [r7, #-2212]	; 0xfffff75c
   23fd8:	add	fp, sp, #8192	; 0x2000
   23fdc:	str	r6, [r7, #-2204]	; 0xfffff764
   23fe0:	ldr	r7, [sp, #36]	; 0x24
   23fe4:	ldr	sl, [sp, #32]
   23fe8:	ldr	r5, [sp, #32]
   23fec:	lsr	ip, r7, #8
   23ff0:	ldr	r4, [sp, #116]	; 0x74
   23ff4:	orr	sl, ip, sl, lsl #24
   23ff8:	lsr	ip, r7, #1
   23ffc:	ldr	r7, [sp, #112]	; 0x70
   24000:	orr	r5, ip, r5, lsl #31
   24004:	str	sl, [fp, #-2180]	; 0xfffff77c
   24008:	ldr	sl, [sp, #84]	; 0x54
   2400c:	str	r5, [fp, #-2172]	; 0xfffff784
   24010:	lsl	ip, r7, #3
   24014:	ldr	fp, [sp, #1128]	; 0x468
   24018:	orr	r4, ip, r4, lsr #29
   2401c:	ldr	r6, [sp, #56]	; 0x38
   24020:	lsr	ip, r7, #19
   24024:	orr	sl, fp, sl, lsl #25
   24028:	ldr	r7, [sp, #116]	; 0x74
   2402c:	str	sl, [sp, #1128]	; 0x468
   24030:	add	r5, sp, #8192	; 0x2000
   24034:	ldr	sl, [sp, #184]	; 0xb8
   24038:	lsr	r6, r6, #7
   2403c:	ldr	fp, [sp, #188]	; 0xbc
   24040:	orr	r7, ip, r7, lsl #13
   24044:	str	r6, [sp, #1112]	; 0x458
   24048:	ldr	r6, [sp, #188]	; 0xbc
   2404c:	lsl	ip, sl, #3
   24050:	orr	fp, ip, fp, lsr #29
   24054:	lsr	ip, sl, #19
   24058:	str	fp, [r5, #-2168]	; 0xfffff788
   2405c:	ldr	fp, [sp, #116]	; 0x74
   24060:	orr	r6, ip, r6, lsl #13
   24064:	str	r4, [r5, #-2200]	; 0xfffff768
   24068:	str	r7, [r5, #-2192]	; 0xfffff770
   2406c:	str	r6, [r5, #-2160]	; 0xfffff790
   24070:	lsl	ip, fp, #3
   24074:	ldr	r7, [sp, #60]	; 0x3c
   24078:	ldr	r4, [sp, #84]	; 0x54
   2407c:	ldr	r6, [sp, #112]	; 0x70
   24080:	ldr	sl, [sp, #1112]	; 0x458
   24084:	lsr	r4, r4, #7
   24088:	str	r4, [sp, #1132]	; 0x46c
   2408c:	orr	r7, sl, r7, lsl #25
   24090:	orr	r6, ip, r6, lsr #29
   24094:	str	r7, [sp, #1112]	; 0x458
   24098:	lsr	ip, fp, #19
   2409c:	str	r6, [r5, #-2196]	; 0xfffff76c
   240a0:	add	r7, sp, #8192	; 0x2000
   240a4:	ldr	fp, [sp, #188]	; 0xbc
   240a8:	ldr	sl, [sp, #112]	; 0x70
   240ac:	ldr	r4, [sp, #184]	; 0xb8
   240b0:	ldr	r6, [sp, #184]	; 0xb8
   240b4:	orr	sl, ip, sl, lsl #13
   240b8:	lsl	ip, fp, #3
   240bc:	orr	r4, ip, r4, lsr #29
   240c0:	lsr	ip, fp, #19
   240c4:	orr	r6, ip, r6, lsl #13
   240c8:	str	r6, [r7, #-2156]	; 0xfffff794
   240cc:	add	r7, sp, #6144	; 0x1800
   240d0:	str	sl, [r5, #-2188]	; 0xfffff774
   240d4:	str	r4, [r5, #-2164]	; 0xfffff78c
   240d8:	add	ip, sp, #1024	; 0x400
   240dc:	ldrd	r4, [r7, #-168]	; 0xffffff58
   240e0:	ldrd	r6, [r7, #-160]	; 0xffffff60
   240e4:	ldr	sl, [sp, #60]	; 0x3c
   240e8:	eor	r5, r5, r7
   240ec:	ldr	r7, [sp, #120]	; 0x78
   240f0:	eor	r4, r4, r6
   240f4:	lsr	sl, sl, #7
   240f8:	str	sl, [sp, #1116]	; 0x45c
   240fc:	lsr	r7, r7, #7
   24100:	ldrd	sl, [ip, #56]	; 0x38
   24104:	str	r7, [sp, #1160]	; 0x488
   24108:	add	r7, sp, #6144	; 0x1800
   2410c:	eor	sl, sl, r4
   24110:	eor	fp, fp, r5
   24114:	ldrd	r4, [r7, #-136]	; 0xffffff78
   24118:	ldrd	r6, [r7, #-128]	; 0xffffff80
   2411c:	strd	sl, [sp, #208]	; 0xd0
   24120:	ldrd	sl, [ip, #72]	; 0x48
   24124:	eor	r4, r4, r6
   24128:	eor	r5, r5, r7
   2412c:	ldr	r7, [sp, #100]	; 0x64
   24130:	eor	sl, sl, r4
   24134:	ldr	r4, [sp, #96]	; 0x60
   24138:	eor	fp, fp, r5
   2413c:	ldr	r5, [sp, #124]	; 0x7c
   24140:	ldr	r6, [sp, #1160]	; 0x488
   24144:	lsr	r4, r4, #7
   24148:	strd	sl, [sp, #240]	; 0xf0
   2414c:	orr	r7, r4, r7, lsl #25
   24150:	str	r7, [sp, #1144]	; 0x478
   24154:	add	r7, sp, #6144	; 0x1800
   24158:	orr	r5, r6, r5, lsl #25
   2415c:	str	r5, [sp, #1160]	; 0x488
   24160:	ldrd	r4, [r7, #-152]	; 0xffffff68
   24164:	ldrd	r6, [r7, #-144]	; 0xffffff70
   24168:	ldrd	sl, [ip, #64]	; 0x40
   2416c:	eor	r5, r5, r7
   24170:	ldr	r7, [sp, #124]	; 0x7c
   24174:	eor	r4, r4, r6
   24178:	eor	fp, fp, r5
   2417c:	eor	sl, sl, r4
   24180:	ldr	r4, [sp, #100]	; 0x64
   24184:	lsr	r7, r7, #7
   24188:	str	r7, [sp, #1164]	; 0x48c
   2418c:	add	r7, sp, #6144	; 0x1800
   24190:	strd	sl, [sp, #216]	; 0xd8
   24194:	lsr	r4, r4, #7
   24198:	str	r4, [sp, #1148]	; 0x47c
   2419c:	ldrd	r4, [r7, #-120]	; 0xffffff88
   241a0:	ldrd	r6, [r7, #-112]	; 0xffffff90
   241a4:	eor	r5, r5, r7
   241a8:	ldr	r7, [sp, #128]	; 0x80
   241ac:	eor	r4, r4, r6
   241b0:	add	r6, sp, #8192	; 0x2000
   241b4:	lsr	r7, r7, #7
   241b8:	str	r7, [sp, #1176]	; 0x498
   241bc:	ldrd	sl, [ip, #80]	; 0x50
   241c0:	ldr	r7, [sp, #84]	; 0x54
   241c4:	eor	sl, sl, r4
   241c8:	ldr	r4, [sp, #56]	; 0x38
   241cc:	eor	fp, fp, r5
   241d0:	ldr	r5, [sp, #60]	; 0x3c
   241d4:	strd	sl, [sp, #248]	; 0xf8
   241d8:	lsr	ip, r4, #8
   241dc:	ldr	fp, [sp, #80]	; 0x50
   241e0:	ldr	sl, [sp, #60]	; 0x3c
   241e4:	orr	r5, ip, r5, lsl #24
   241e8:	lsr	ip, r4, #1
   241ec:	ldr	r4, [sp, #84]	; 0x54
   241f0:	str	r5, [r6, #-2152]	; 0xfffff798
   241f4:	orr	sl, ip, sl, lsl #31
   241f8:	lsr	ip, fp, #8
   241fc:	orr	r4, ip, r4, lsl #24
   24200:	lsr	ip, fp, #1
   24204:	str	r4, [r6, #-2120]	; 0xfffff7b8
   24208:	orr	r7, ip, r7, lsl #31
   2420c:	ldr	r4, [sp, #60]	; 0x3c
   24210:	ldr	fp, [sp, #132]	; 0x84
   24214:	ldr	ip, [sp, #1176]	; 0x498
   24218:	ldr	r5, [sp, #56]	; 0x38
   2421c:	str	sl, [r6, #-2144]	; 0xfffff7a0
   24220:	orr	fp, ip, fp, lsl #25
   24224:	str	r7, [r6, #-2112]	; 0xfffff7c0
   24228:	lsr	ip, r4, #8
   2422c:	ldr	sl, [sp, #136]	; 0x88
   24230:	orr	r5, ip, r5, lsl #24
   24234:	str	fp, [sp, #1176]	; 0x498
   24238:	lsr	ip, r4, #1
   2423c:	ldr	fp, [sp, #84]	; 0x54
   24240:	ldr	r7, [sp, #56]	; 0x38
   24244:	lsr	sl, sl, #7
   24248:	ldr	r4, [sp, #80]	; 0x50
   2424c:	str	r5, [r6, #-2148]	; 0xfffff79c
   24250:	add	r5, sp, #6144	; 0x1800
   24254:	ldr	r6, [sp, #80]	; 0x50
   24258:	orr	r7, ip, r7, lsl #31
   2425c:	str	sl, [sp, #1192]	; 0x4a8
   24260:	lsr	ip, fp, #8
   24264:	add	sl, sp, #8192	; 0x2000
   24268:	orr	r4, ip, r4, lsl #24
   2426c:	lsr	ip, fp, #1
   24270:	ldr	fp, [sp, #132]	; 0x84
   24274:	str	r7, [sl, #-2140]	; 0xfffff7a4
   24278:	orr	r6, ip, r6, lsl #31
   2427c:	ldr	r7, [sp, #140]	; 0x8c
   24280:	ldr	ip, [sp, #140]	; 0x8c
   24284:	lsr	fp, fp, #7
   24288:	str	r4, [sl, #-2116]	; 0xfffff7bc
   2428c:	str	r6, [sl, #-2108]	; 0xfffff7c4
   24290:	ldr	sl, [sp, #1192]	; 0x4a8
   24294:	lsr	ip, ip, #7
   24298:	str	fp, [sp, #1180]	; 0x49c
   2429c:	orr	r7, sl, r7, lsl #25
   242a0:	str	r7, [sp, #1192]	; 0x4a8
   242a4:	str	ip, [sp, #1196]	; 0x4ac
   242a8:	add	ip, sp, #1024	; 0x400
   242ac:	ldrd	sl, [r5, #-104]	; 0xffffff98
   242b0:	ldrd	r4, [r5, #-96]	; 0xffffffa0
   242b4:	ldrd	r6, [ip, #88]	; 0x58
   242b8:	add	ip, sp, #256	; 0x100
   242bc:	eor	sl, sl, r4
   242c0:	eor	fp, fp, r5
   242c4:	ldr	r5, [sp, #152]	; 0x98
   242c8:	eor	r6, r6, sl
   242cc:	eor	r7, r7, fp
   242d0:	strd	r6, [ip]
   242d4:	add	r7, sp, #6144	; 0x1800
   242d8:	add	ip, sp, #1024	; 0x400
   242dc:	lsr	r5, r5, #7
   242e0:	str	r5, [sp, #1224]	; 0x4c8
   242e4:	ldrd	r4, [r7, #-72]	; 0xffffffb8
   242e8:	ldrd	r6, [r7, #-64]	; 0xffffffc0
   242ec:	ldrd	sl, [ip, #104]	; 0x68
   242f0:	add	ip, sp, #512	; 0x200
   242f4:	eor	r4, r4, r6
   242f8:	eor	r5, r5, r7
   242fc:	eor	sl, sl, r4
   24300:	eor	fp, fp, r5
   24304:	ldr	r4, [sp, #144]	; 0x90
   24308:	ldr	r5, [sp, #156]	; 0x9c
   2430c:	ldr	r6, [sp, #1224]	; 0x4c8
   24310:	ldr	r7, [sp, #148]	; 0x94
   24314:	lsr	r4, r4, #7
   24318:	orr	r5, r6, r5, lsl #25
   2431c:	ldr	r6, [sp, #88]	; 0x58
   24320:	strd	sl, [ip, #-248]	; 0xffffff08
   24324:	orr	r7, r4, r7, lsl #25
   24328:	ldr	sl, [sp, #92]	; 0x5c
   2432c:	str	r7, [sp, #1208]	; 0x4b8
   24330:	lsr	r6, r6, #7
   24334:	ldr	r7, [sp, #160]	; 0xa0
   24338:	movw	r4, #53448	; 0xd0c8
   2433c:	orr	sl, r6, sl, lsl #25
   24340:	movt	r4, #47314	; 0xb8d2
   24344:	str	r5, [sp, #1224]	; 0x4c8
   24348:	movw	r5, #49430	; 0xc116
   2434c:	lsr	r7, r7, #7
   24350:	str	r7, [sp, #1240]	; 0x4d8
   24354:	ldrd	r6, [sp, #24]
   24358:	movt	r5, #6564	; 0x19a4
   2435c:	str	sl, [sp, #1256]	; 0x4e8
   24360:	adds	r4, r4, r6
   24364:	ldr	sl, [sp, #1240]	; 0x4d8
   24368:	adc	r5, r5, r7
   2436c:	ldr	r7, [sp, #164]	; 0xa4
   24370:	ldr	fp, [sp, #156]	; 0x9c
   24374:	ldr	ip, [sp, #148]	; 0x94
   24378:	orr	r7, sl, r7, lsl #25
   2437c:	str	r7, [sp, #1240]	; 0x4d8
   24380:	ldrd	r6, [sp, #176]	; 0xb0
   24384:	lsr	fp, fp, #7
   24388:	ldr	sl, [sp, #164]	; 0xa4
   2438c:	lsr	ip, ip, #7
   24390:	adds	r4, r4, r6
   24394:	str	fp, [sp, #1228]	; 0x4cc
   24398:	adc	r5, r5, r7
   2439c:	ldr	r7, [sp, #92]	; 0x5c
   243a0:	adds	r0, r0, r4
   243a4:	str	ip, [sp, #1212]	; 0x4bc
   243a8:	adc	r1, r1, r5
   243ac:	lsr	sl, sl, #7
   243b0:	lsr	r7, r7, #7
   243b4:	str	r7, [sp, #1260]	; 0x4ec
   243b8:	str	sl, [sp, #1244]	; 0x4dc
   243bc:	adds	r8, r8, r0
   243c0:	ldrd	r4, [sp, #8]
   243c4:	adc	r9, r9, r1
   243c8:	ldrd	sl, [sp, #64]	; 0x40
   243cc:	movw	r0, #43859	; 0xab53
   243d0:	adds	r4, r4, r8
   243d4:	movt	r0, #20801	; 0x5141
   243d8:	adc	r5, r5, r9
   243dc:	adds	r6, r2, r8
   243e0:	adc	r7, r3, r9
   243e4:	ldrd	r8, [sp, #16]
   243e8:	strd	r6, [sp, #8]
   243ec:	lsr	r3, r4, #18
   243f0:	strd	r4, [sp, #176]	; 0xb0
   243f4:	bic	r6, sl, r4
   243f8:	bic	r7, fp, r5
   243fc:	ldrd	r4, [sp, #40]	; 0x28
   24400:	adds	r0, r0, r8
   24404:	movw	r1, #27656	; 0x6c08
   24408:	movt	r1, #7735	; 0x1e37
   2440c:	ldr	sl, [sp, #180]	; 0xb4
   24410:	adc	r1, r1, r9
   24414:	ldr	r8, [sp, #180]	; 0xb4
   24418:	adds	r0, r0, r4
   2441c:	add	r9, sp, #8192	; 0x2000
   24420:	adc	r1, r1, r5
   24424:	ldr	r5, [sp, #176]	; 0xb0
   24428:	orr	r8, r3, r8, lsl #14
   2442c:	lsr	r3, sl, #18
   24430:	mov	ip, sl
   24434:	str	r8, [r9, #-2936]	; 0xfffff488
   24438:	orr	r4, r3, r5, lsl #14
   2443c:	lsr	r2, r5, #14
   24440:	lsl	r3, r5, #23
   24444:	orr	fp, r2, sl, lsl #18
   24448:	lsr	r2, sl, #14
   2444c:	orr	sl, r3, sl, lsr #9
   24450:	lsl	r3, ip, #23
   24454:	orr	r8, r2, r5, lsl #18
   24458:	orr	ip, r3, r5, lsr #9
   2445c:	add	r3, sp, #5120	; 0x1400
   24460:	add	r5, sp, #5120	; 0x1400
   24464:	str	fp, [r9, #-2928]	; 0xfffff490
   24468:	str	sl, [r9, #-2920]	; 0xfffff498
   2446c:	str	ip, [r9, #-2916]	; 0xfffff49c
   24470:	add	ip, sp, #8192	; 0x2000
   24474:	str	r4, [r9, #-2932]	; 0xfffff48c
   24478:	str	r8, [r9, #-2924]	; 0xfffff494
   2447c:	ldrd	r8, [r3, #136]	; 0x88
   24480:	ldrd	r2, [r3, #144]	; 0x90
   24484:	ldrd	r4, [r5, #152]	; 0x98
   24488:	ldr	sl, [sp, #8]
   2448c:	eor	r8, r8, r2
   24490:	eor	r8, r8, r4
   24494:	ldr	fp, [sp, #12]
   24498:	ldr	r4, [sp, #12]
   2449c:	eor	r9, r9, r3
   244a0:	lsl	r3, sl, #30
   244a4:	adds	r0, r0, r8
   244a8:	eor	r9, r9, r5
   244ac:	lsr	r2, sl, #28
   244b0:	orr	fp, r3, fp, lsr #2
   244b4:	lsl	r3, r4, #30
   244b8:	adc	r1, r1, r9
   244bc:	orr	r5, r2, r4, lsl #4
   244c0:	orr	r9, r3, sl, lsr #2
   244c4:	lsr	r2, r4, #28
   244c8:	lsl	r3, sl, #25
   244cc:	str	fp, [ip, #-2912]	; 0xfffff4a0
   244d0:	str	r5, [ip, #-2904]	; 0xfffff4a8
   244d4:	mov	r8, r4
   244d8:	orr	fp, r2, sl, lsl #4
   244dc:	orr	r2, r3, r4, lsr #7
   244e0:	ldrd	r4, [sp, #104]	; 0x68
   244e4:	str	r2, [ip, #-2896]	; 0xfffff4b0
   244e8:	ldrd	r2, [sp, #176]	; 0xb0
   244ec:	str	r9, [ip, #-2908]	; 0xfffff4a4
   244f0:	add	r9, sp, #5120	; 0x1400
   244f4:	and	r2, r2, r4
   244f8:	str	fp, [ip, #-2900]	; 0xfffff4ac
   244fc:	and	r3, r3, r5
   24500:	lsl	ip, r8, #25
   24504:	eor	r2, r2, r6
   24508:	eor	r3, r3, r7
   2450c:	adds	r2, r2, r0
   24510:	orr	r6, ip, sl, lsr #7
   24514:	add	r7, sp, #8192	; 0x2000
   24518:	ldrd	sl, [sp]
   2451c:	adc	r3, r3, r1
   24520:	ldrd	r0, [r9, #160]	; 0xa0
   24524:	ldrd	r8, [r9, #168]	; 0xa8
   24528:	adds	sl, sl, r2
   2452c:	ldrd	r4, [sp, #192]	; 0xc0
   24530:	adc	fp, fp, r3
   24534:	str	r6, [r7, #-2892]	; 0xfffff4b4
   24538:	eor	r1, r1, r9
   2453c:	ldrd	r6, [sp, #8]
   24540:	add	r9, sp, #5120	; 0x1400
   24544:	strd	sl, [sp, #40]	; 0x28
   24548:	eor	r0, r0, r8
   2454c:	ldrd	sl, [sp, #200]	; 0xc8
   24550:	and	r7, r7, r5
   24554:	ldrd	r8, [r9, #176]	; 0xb0
   24558:	and	r6, r6, r4
   2455c:	eor	r7, r7, fp
   24560:	ldr	fp, [sp, #40]	; 0x28
   24564:	ldr	r5, [sp, #44]	; 0x2c
   24568:	eor	r0, r0, r8
   2456c:	add	r8, sp, #8192	; 0x2000
   24570:	eor	r6, r6, sl
   24574:	lsr	r4, fp, #18
   24578:	adds	r6, r6, r0
   2457c:	eor	r1, r1, r9
   24580:	orr	r5, r4, r5, lsl #14
   24584:	str	r5, [r8, #-2888]	; 0xfffff4b8
   24588:	adc	r7, r7, r1
   2458c:	ldr	r9, [sp, #44]	; 0x2c
   24590:	lsr	ip, fp, #14
   24594:	ldr	r0, [sp, #40]	; 0x28
   24598:	mov	fp, r9
   2459c:	lsr	r4, r9, #18
   245a0:	lsl	r1, r0, #23
   245a4:	orr	sl, ip, r9, lsl #18
   245a8:	orr	r5, r4, r0, lsl #14
   245ac:	str	sl, [r8, #-2880]	; 0xfffff4c0
   245b0:	adds	r4, r6, r2
   245b4:	orr	sl, r1, fp, lsr #9
   245b8:	lsr	ip, r9, #14
   245bc:	lsl	r1, fp, #23
   245c0:	str	r5, [r8, #-2884]	; 0xfffff4bc
   245c4:	orr	r9, ip, r0, lsl #18
   245c8:	adc	r5, r7, r3
   245cc:	str	sl, [r8, #-2872]	; 0xfffff4c8
   245d0:	strd	r4, [sp]
   245d4:	add	r7, sp, #5120	; 0x1400
   245d8:	str	r9, [r8, #-2876]	; 0xfffff4c4
   245dc:	orr	r5, r1, r0, lsr #9
   245e0:	ldrd	r0, [sp, #40]	; 0x28
   245e4:	lsl	r2, r4, #30
   245e8:	str	r5, [r8, #-2868]	; 0xfffff4cc
   245ec:	add	r5, sp, #5120	; 0x1400
   245f0:	ldrd	r8, [sp, #104]	; 0x68
   245f4:	ldrd	sl, [r7, #184]	; 0xb8
   245f8:	bic	r1, r9, r1
   245fc:	ldrd	r6, [r7, #192]	; 0xc0
   24600:	ldr	r9, [sp]
   24604:	bic	r0, r8, r0
   24608:	ldrd	r4, [r5, #200]	; 0xc8
   2460c:	eor	fp, fp, r7
   24610:	ldr	r8, [sp, #4]
   24614:	add	r7, sp, #8192	; 0x2000
   24618:	lsr	r3, r9, #28
   2461c:	eor	fp, fp, r5
   24620:	ldr	r5, [sp]
   24624:	eor	sl, sl, r6
   24628:	orr	r9, r3, r8, lsl #4
   2462c:	ldr	r6, [sp, #4]
   24630:	str	r9, [r7, #-2856]	; 0xfffff4d8
   24634:	eor	sl, sl, r4
   24638:	ldr	r9, [sp, #4]
   2463c:	lsl	r3, r5, #25
   24640:	ldr	r4, [sp]
   24644:	orr	r6, r2, r6, lsr #2
   24648:	lsl	ip, r8, #30
   2464c:	lsr	r2, r8, #28
   24650:	orr	r8, r3, r8, lsr #7
   24654:	lsl	r3, r9, #25
   24658:	str	r6, [r7, #-2864]	; 0xfffff4d0
   2465c:	orr	r4, ip, r4, lsr #2
   24660:	orr	r6, r2, r5, lsl #4
   24664:	str	r4, [r7, #-2860]	; 0xfffff4d4
   24668:	orr	ip, r3, r5, lsr #7
   2466c:	ldrd	r4, [sp, #176]	; 0xb0
   24670:	ldrd	r2, [sp, #40]	; 0x28
   24674:	str	r8, [r7, #-2848]	; 0xfffff4e0
   24678:	str	ip, [r7, #-2844]	; 0xfffff4e4
   2467c:	and	r2, r2, r4
   24680:	ldrd	r8, [sp, #72]	; 0x48
   24684:	and	r3, r3, r5
   24688:	str	r6, [r7, #-2852]	; 0xfffff4dc
   2468c:	eor	r2, r2, r0
   24690:	ldrd	r6, [sp, #8]
   24694:	eor	r3, r3, r1
   24698:	add	r5, sp, #5120	; 0x1400
   2469c:	ldrd	r0, [sp]
   246a0:	eor	r6, r6, r8
   246a4:	eor	r7, r7, r9
   246a8:	add	r9, sp, #5120	; 0x1400
   246ac:	and	r6, r6, r0
   246b0:	and	r7, r7, r1
   246b4:	ldrd	r0, [r5, #208]	; 0xd0
   246b8:	ldrd	r4, [r5, #216]	; 0xd8
   246bc:	ldrd	r8, [r9, #224]	; 0xe0
   246c0:	eor	r0, r0, r4
   246c4:	eor	r1, r1, r5
   246c8:	eor	r0, r0, r8
   246cc:	ldrd	r4, [sp, #8]
   246d0:	eor	r1, r1, r9
   246d4:	ldrd	r8, [sp, #72]	; 0x48
   246d8:	and	r4, r4, r8
   246dc:	and	r5, r5, r9
   246e0:	ldr	r9, [sp, #112]	; 0x70
   246e4:	eor	r4, r4, r6
   246e8:	adds	r0, r0, r4
   246ec:	eor	r5, r5, r7
   246f0:	adc	r1, r1, r5
   246f4:	lsr	r9, r9, #7
   246f8:	str	r9, [sp, #1288]	; 0x508
   246fc:	ldrd	r4, [sp, #8]
   24700:	ldrd	r8, [sp]
   24704:	ldrd	r6, [sp]
   24708:	and	r8, r8, r4
   2470c:	and	r9, r9, r5
   24710:	strd	r8, [sp, #192]	; 0xc0
   24714:	eor	r6, r6, r4
   24718:	ldr	r9, [sp, #96]	; 0x60
   2471c:	eor	r7, r7, r5
   24720:	ldr	r4, [sp, #100]	; 0x64
   24724:	add	r5, sp, #8192	; 0x2000
   24728:	ldr	r8, [sp, #124]	; 0x7c
   2472c:	lsr	ip, r9, #8
   24730:	orr	r4, ip, r4, lsl #24
   24734:	lsr	ip, r9, #1
   24738:	str	r4, [r5, #-2088]	; 0xfffff7d8
   2473c:	ldr	r9, [sp, #100]	; 0x64
   24740:	ldr	r4, [sp, #120]	; 0x78
   24744:	orr	r9, ip, r9, lsl #31
   24748:	str	r9, [r5, #-2080]	; 0xfffff7e0
   2474c:	lsr	ip, r4, #8
   24750:	add	r9, sp, #8192	; 0x2000
   24754:	orr	r8, ip, r8, lsl #24
   24758:	lsr	ip, r4, #1
   2475c:	ldr	r4, [sp, #124]	; 0x7c
   24760:	str	r8, [r5, #-2056]	; 0xfffff7f8
   24764:	ldr	r8, [sp, #96]	; 0x60
   24768:	orr	r4, ip, r4, lsl #31
   2476c:	str	r4, [r5, #-2048]	; 0xfffff800
   24770:	ldr	r5, [sp, #100]	; 0x64
   24774:	ldr	r4, [sp, #120]	; 0x78
   24778:	lsr	ip, r5, #8
   2477c:	orr	r8, ip, r8, lsl #24
   24780:	lsr	ip, r5, #1
   24784:	str	r8, [r9, #-2084]	; 0xfffff7dc
   24788:	ldr	r5, [sp, #96]	; 0x60
   2478c:	ldr	r8, [sp, #124]	; 0x7c
   24790:	orr	r5, ip, r5, lsl #31
   24794:	str	r5, [r9, #-2076]	; 0xfffff7e4
   24798:	lsr	ip, r8, #8
   2479c:	orr	r4, ip, r4, lsl #24
   247a0:	lsr	ip, r8, #1
   247a4:	ldr	r8, [sp, #120]	; 0x78
   247a8:	str	r4, [r9, #-2052]	; 0xfffff7fc
   247ac:	orr	r8, ip, r8, lsl #31
   247b0:	str	r8, [r9, #-2044]	; 0xfffff804
   247b4:	add	r9, sp, #6144	; 0x1800
   247b8:	add	ip, sp, #1024	; 0x400
   247bc:	ldrd	r4, [r9, #-40]	; 0xffffffd8
   247c0:	ldrd	r8, [r9, #-32]	; 0xffffffe0
   247c4:	eor	r4, r4, r8
   247c8:	eor	r5, r5, r9
   247cc:	ldrd	r8, [ip, #120]	; 0x78
   247d0:	eor	r9, r9, r5
   247d4:	add	r5, sp, #6144	; 0x1800
   247d8:	eor	r8, r8, r4
   247dc:	strd	r8, [sp, #200]	; 0xc8
   247e0:	ldrd	r8, [r5, #-8]
   247e4:	ldrd	r4, [r5]
   247e8:	eor	r8, r8, r4
   247ec:	eor	r9, r9, r5
   247f0:	ldrd	r4, [ip, #136]	; 0x88
   247f4:	add	ip, sp, #512	; 0x200
   247f8:	eor	r4, r4, r8
   247fc:	eor	r5, r5, r9
   24800:	strd	r4, [ip, #-224]	; 0xffffff20
   24804:	add	r8, sp, #8192	; 0x2000
   24808:	ldr	r4, [sp, #128]	; 0x80
   2480c:	ldr	r5, [sp, #132]	; 0x84
   24810:	lsr	ip, r4, #8
   24814:	orr	r5, ip, r5, lsl #24
   24818:	lsr	ip, r4, #1
   2481c:	str	r5, [r8, #-2024]	; 0xfffff818
   24820:	ldr	r4, [sp, #132]	; 0x84
   24824:	ldr	r5, [sp, #168]	; 0xa8
   24828:	ldr	r9, [sp, #116]	; 0x74
   2482c:	orr	r4, ip, r4, lsl #31
   24830:	str	r4, [r8, #-2016]	; 0xfffff820
   24834:	ldr	r8, [sp, #132]	; 0x84
   24838:	lsr	r5, r5, #7
   2483c:	ldr	r4, [sp, #1288]	; 0x508
   24840:	str	r5, [sp, #1272]	; 0x4f8
   24844:	ldr	r5, [sp, #128]	; 0x80
   24848:	lsr	ip, r8, #8
   2484c:	orr	r9, r4, r9, lsl #25
   24850:	add	r8, sp, #8192	; 0x2000
   24854:	str	r9, [sp, #1288]	; 0x508
   24858:	ldr	r9, [sp, #132]	; 0x84
   2485c:	orr	r5, ip, r5, lsl #24
   24860:	ldr	r4, [sp, #128]	; 0x80
   24864:	str	r5, [r8, #-2020]	; 0xfffff81c
   24868:	ldr	r5, [sp, #136]	; 0x88
   2486c:	lsr	ip, r9, #1
   24870:	ldr	r9, [sp, #140]	; 0x8c
   24874:	orr	r4, ip, r4, lsl #31
   24878:	str	r4, [r8, #-2012]	; 0xfffff824
   2487c:	lsr	ip, r5, #8
   24880:	ldr	r4, [sp, #140]	; 0x8c
   24884:	orr	r9, ip, r9, lsl #24
   24888:	lsr	ip, r5, #1
   2488c:	ldr	r5, [sp, #140]	; 0x8c
   24890:	str	r9, [r8, #-1992]	; 0xfffff838
   24894:	ldr	r9, [sp, #1272]	; 0x4f8
   24898:	orr	r5, ip, r5, lsl #31
   2489c:	str	r5, [r8, #-1984]	; 0xfffff840
   248a0:	ldr	r8, [sp, #172]	; 0xac
   248a4:	lsr	ip, r4, #8
   248a8:	ldr	r5, [sp, #116]	; 0x74
   248ac:	movw	r4, #60313	; 0xeb99
   248b0:	movt	r4, #57230	; 0xdf8e
   248b4:	orr	r8, r9, r8, lsl #25
   248b8:	str	r8, [sp, #1272]	; 0x4f8
   248bc:	ldr	r8, [sp, #136]	; 0x88
   248c0:	add	r9, sp, #8192	; 0x2000
   248c4:	lsr	r5, r5, #7
   248c8:	str	r5, [sp, #1292]	; 0x50c
   248cc:	movw	r5, #30540	; 0x774c
   248d0:	movt	r5, #10056	; 0x2748
   248d4:	orr	r8, ip, r8, lsl #24
   248d8:	str	r8, [r9, #-1988]	; 0xfffff83c
   248dc:	ldr	r8, [sp, #184]	; 0xb8
   248e0:	ldr	ip, [sp, #172]	; 0xac
   248e4:	lsr	r8, r8, #7
   248e8:	str	r8, [sp, #1304]	; 0x518
   248ec:	ldrd	r8, [sp, #32]
   248f0:	lsr	ip, ip, #7
   248f4:	str	ip, [sp, #1276]	; 0x4fc
   248f8:	adds	r4, r4, r8
   248fc:	ldr	ip, [sp, #1304]	; 0x518
   24900:	adc	r5, r5, r9
   24904:	ldr	r9, [sp, #188]	; 0xbc
   24908:	orr	r9, ip, r9, lsl #25
   2490c:	str	r9, [sp, #1304]	; 0x518
   24910:	ldrd	r8, [sp, #64]	; 0x40
   24914:	adds	r4, r4, r8
   24918:	adc	r5, r5, r9
   2491c:	adds	sl, sl, r4
   24920:	adc	fp, fp, r5
   24924:	adds	r2, r2, sl
   24928:	adc	r3, r3, fp
   2492c:	ldrd	sl, [sp, #48]	; 0x30
   24930:	ldr	r9, [sp, #188]	; 0xbc
   24934:	movw	r4, #18600	; 0x48a8
   24938:	adds	sl, sl, r2
   2493c:	movt	r4, #57755	; 0xe19b
   24940:	adc	fp, fp, r3
   24944:	adds	r8, r0, r2
   24948:	lsr	r9, r9, #7
   2494c:	str	r9, [sp, #1308]	; 0x51c
   24950:	adc	r9, r1, r3
   24954:	ldrd	r2, [sp, #56]	; 0x38
   24958:	ldrd	r0, [sp, #176]	; 0xb0
   2495c:	movw	r5, #48309	; 0xbcb5
   24960:	adds	r2, r2, r4
   24964:	movt	r5, #13488	; 0x34b0
   24968:	strd	sl, [sp, #48]	; 0x30
   2496c:	bic	r4, r0, sl
   24970:	adc	r3, r3, r5
   24974:	bic	r5, r1, fp
   24978:	lsr	r1, sl, #18
   2497c:	ldrd	sl, [sp, #104]	; 0x68
   24980:	ldr	ip, [sp, #52]	; 0x34
   24984:	and	r6, r6, r8
   24988:	adds	r2, r2, sl
   2498c:	add	sl, sp, #8192	; 0x2000
   24990:	adc	r3, r3, fp
   24994:	ldr	fp, [sp, #48]	; 0x30
   24998:	orr	ip, r1, ip, lsl #14
   2499c:	str	ip, [sl, #-2840]	; 0xfffff4e8
   249a0:	and	r7, r7, r9
   249a4:	lsr	r0, fp, #14
   249a8:	ldr	fp, [sp, #52]	; 0x34
   249ac:	orr	ip, r0, fp, lsl #18
   249b0:	lsr	r1, fp, #18
   249b4:	str	ip, [sl, #-2832]	; 0xfffff4f0
   249b8:	lsr	r0, fp, #14
   249bc:	ldr	sl, [sp, #48]	; 0x30
   249c0:	add	ip, sp, #8192	; 0x2000
   249c4:	ldr	fp, [sp, #48]	; 0x30
   249c8:	orr	fp, r1, fp, lsl #14
   249cc:	lsl	r1, sl, #23
   249d0:	str	fp, [ip, #-2836]	; 0xfffff4ec
   249d4:	orr	fp, r0, sl, lsl #18
   249d8:	ldr	sl, [sp, #52]	; 0x34
   249dc:	ldr	r0, [sp, #52]	; 0x34
   249e0:	str	fp, [ip, #-2828]	; 0xfffff4f4
   249e4:	ldr	fp, [sp, #48]	; 0x30
   249e8:	orr	r0, r1, r0, lsr #9
   249ec:	lsl	r1, sl, #23
   249f0:	str	r0, [ip, #-2824]	; 0xfffff4f8
   249f4:	lsr	r0, r8, #28
   249f8:	orr	fp, r1, fp, lsr #9
   249fc:	lsl	r1, r8, #30
   24a00:	str	fp, [ip, #-2820]	; 0xfffff4fc
   24a04:	orr	fp, r0, r9, lsl #4
   24a08:	lsr	r0, r9, #28
   24a0c:	orr	sl, r1, r9, lsr #2
   24a10:	str	fp, [ip, #-2808]	; 0xfffff508
   24a14:	lsl	r1, r9, #30
   24a18:	orr	fp, r0, r8, lsl #4
   24a1c:	str	fp, [ip, #-2804]	; 0xfffff50c
   24a20:	add	fp, sp, #5120	; 0x1400
   24a24:	str	sl, [ip, #-2816]	; 0xfffff500
   24a28:	orr	sl, r1, r8, lsr #2
   24a2c:	lsl	r1, r8, #25
   24a30:	str	sl, [ip, #-2812]	; 0xfffff504
   24a34:	orr	r0, r1, r9, lsr #7
   24a38:	str	r0, [ip, #-2800]	; 0xfffff510
   24a3c:	lsl	ip, r9, #25
   24a40:	ldrd	r0, [fp, #232]	; 0xe8
   24a44:	ldrd	sl, [fp, #240]	; 0xf0
   24a48:	eor	r1, r1, fp
   24a4c:	add	fp, sp, #5120	; 0x1400
   24a50:	eor	r0, r0, sl
   24a54:	ldrd	sl, [fp, #248]	; 0xf8
   24a58:	eor	r0, r0, sl
   24a5c:	eor	r1, r1, fp
   24a60:	adds	r2, r2, r0
   24a64:	ldrd	sl, [sp, #40]	; 0x28
   24a68:	adc	r3, r3, r1
   24a6c:	add	r1, sp, #8192	; 0x2000
   24a70:	orr	r0, ip, r8, lsr #7
   24a74:	str	r0, [r1, #-2796]	; 0xfffff514
   24a78:	ldrd	r0, [sp, #48]	; 0x30
   24a7c:	and	r0, r0, sl
   24a80:	and	r1, r1, fp
   24a84:	eor	r0, r0, r4
   24a88:	eor	r1, r1, r5
   24a8c:	adds	r0, r0, r2
   24a90:	add	r2, sp, #5632	; 0x1600
   24a94:	adc	r1, r1, r3
   24a98:	add	r3, sp, #5376	; 0x1500
   24a9c:	ldrd	r4, [sp, #192]	; 0xc0
   24aa0:	ldrd	sl, [r3]
   24aa4:	ldrd	r2, [r2, #-248]	; 0xffffff08
   24aa8:	eor	r6, r6, r4
   24aac:	eor	r7, r7, r5
   24ab0:	ldrd	r4, [sp, #72]	; 0x48
   24ab4:	eor	fp, fp, r3
   24ab8:	add	r3, sp, #5632	; 0x1600
   24abc:	adds	r4, r4, r0
   24ac0:	eor	sl, sl, r2
   24ac4:	adc	r5, r5, r1
   24ac8:	strd	r4, [sp, #72]	; 0x48
   24acc:	ldrd	r2, [r3, #-240]	; 0xffffff10
   24ad0:	movw	r4, #23139	; 0x5a63
   24ad4:	ldr	ip, [sp, #76]	; 0x4c
   24ad8:	movt	r4, #50633	; 0xc5c9
   24adc:	eor	sl, sl, r2
   24ae0:	eor	fp, fp, r3
   24ae4:	adds	r6, r6, sl
   24ae8:	ldr	sl, [sp, #72]	; 0x48
   24aec:	adc	r7, r7, fp
   24af0:	movw	r5, #3251	; 0xcb3
   24af4:	movt	r5, #14620	; 0x391c
   24af8:	lsr	r2, sl, #18
   24afc:	lsr	r3, sl, #14
   24b00:	adds	sl, r6, r0
   24b04:	add	r0, sp, #8192	; 0x2000
   24b08:	adc	fp, r7, r1
   24b0c:	ldr	r1, [sp, #76]	; 0x4c
   24b10:	orr	ip, r2, ip, lsl #14
   24b14:	str	ip, [r0, #-2792]	; 0xfffff518
   24b18:	ldr	ip, [sp, #72]	; 0x48
   24b1c:	orr	r6, r3, r1, lsl #18
   24b20:	lsr	r2, r1, #18
   24b24:	lsr	r1, r1, #14
   24b28:	str	r6, [r0, #-2784]	; 0xfffff520
   24b2c:	orr	r7, r1, ip, lsl #18
   24b30:	orr	r6, r2, ip, lsl #14
   24b34:	lsl	r3, ip, #23
   24b38:	ldr	ip, [sp, #76]	; 0x4c
   24b3c:	str	r6, [r0, #-2788]	; 0xfffff51c
   24b40:	lsl	r2, sl, #30
   24b44:	str	r7, [r0, #-2780]	; 0xfffff524
   24b48:	add	r7, sp, #8192	; 0x2000
   24b4c:	orr	ip, r3, ip, lsr #9
   24b50:	str	ip, [r0, #-2776]	; 0xfffff528
   24b54:	ldr	r0, [sp, #76]	; 0x4c
   24b58:	lsr	r3, sl, #28
   24b5c:	ldr	r6, [sp, #72]	; 0x48
   24b60:	orr	ip, r2, fp, lsr #2
   24b64:	str	ip, [r7, #-2768]	; 0xfffff530
   24b68:	lsr	r2, fp, #28
   24b6c:	lsl	r1, r0, #23
   24b70:	orr	r0, r3, fp, lsl #4
   24b74:	orr	r6, r1, r6, lsr #9
   24b78:	str	r0, [r7, #-2760]	; 0xfffff538
   24b7c:	str	r6, [r7, #-2772]	; 0xfffff52c
   24b80:	lsl	r1, fp, #30
   24b84:	ldrd	r6, [sp, #80]	; 0x50
   24b88:	lsl	r3, sl, #25
   24b8c:	add	ip, sp, #8192	; 0x2000
   24b90:	adds	r6, r6, r4
   24b94:	orr	r4, r1, sl, lsr #2
   24b98:	adc	r7, r7, r5
   24b9c:	add	r1, sp, #5632	; 0x1600
   24ba0:	add	r5, sp, #8192	; 0x2000
   24ba4:	str	r4, [r5, #-2764]	; 0xfffff534
   24ba8:	ldrd	r4, [r1, #-232]	; 0xffffff18
   24bac:	ldrd	r0, [r1, #-224]	; 0xffffff20
   24bb0:	eor	r4, r4, r0
   24bb4:	eor	r5, r5, r1
   24bb8:	orr	r0, r3, fp, lsr #7
   24bbc:	orr	r1, r2, sl, lsl #4
   24bc0:	ldrd	r2, [sp, #176]	; 0xb0
   24bc4:	str	r1, [ip, #-2756]	; 0xfffff53c
   24bc8:	lsl	r1, fp, #25
   24bcc:	adds	r2, r2, r6
   24bd0:	str	r0, [ip, #-2752]	; 0xfffff540
   24bd4:	adc	r3, r3, r7
   24bd8:	add	r7, sp, #5632	; 0x1600
   24bdc:	strd	r2, [sp, #64]	; 0x40
   24be0:	ldrd	r6, [r7, #-216]	; 0xffffff28
   24be4:	ldrd	r2, [sp, #72]	; 0x48
   24be8:	eor	r4, r4, r6
   24bec:	eor	r5, r5, r7
   24bf0:	ldrd	r6, [sp, #40]	; 0x28
   24bf4:	bic	r2, r6, r2
   24bf8:	bic	r3, r7, r3
   24bfc:	orr	r7, r1, sl, lsr #7
   24c00:	ldrd	r0, [sp, #72]	; 0x48
   24c04:	str	r7, [ip, #-2748]	; 0xfffff544
   24c08:	ldrd	r6, [sp, #48]	; 0x30
   24c0c:	and	r0, r0, r6
   24c10:	and	r1, r1, r7
   24c14:	ldrd	r6, [sp, #64]	; 0x40
   24c18:	eor	r2, r2, r0
   24c1c:	eor	r3, r3, r1
   24c20:	adds	r6, r6, r4
   24c24:	adc	r7, r7, r5
   24c28:	strd	r6, [sp, #64]	; 0x40
   24c2c:	add	r7, sp, #5632	; 0x1600
   24c30:	ldrd	r4, [sp]
   24c34:	ldrd	r0, [r7, #-208]	; 0xffffff30
   24c38:	eor	r4, r4, r8
   24c3c:	ldrd	r6, [r7, #-200]	; 0xffffff38
   24c40:	eor	r5, r5, r9
   24c44:	eor	r0, r0, r6
   24c48:	eor	r1, r1, r7
   24c4c:	strd	r0, [sp, #104]	; 0x68
   24c50:	and	r0, r4, sl
   24c54:	and	r1, r5, fp
   24c58:	ldrd	r4, [sp, #64]	; 0x40
   24c5c:	strd	r0, [sp, #176]	; 0xb0
   24c60:	adds	r2, r2, r4
   24c64:	ldrd	r0, [sp, #104]	; 0x68
   24c68:	adc	r3, r3, r5
   24c6c:	add	r5, sp, #5632	; 0x1600
   24c70:	ldrd	r6, [sp]
   24c74:	ldrd	r4, [r5, #-192]	; 0xffffff40
   24c78:	and	r6, r6, r8
   24c7c:	and	r7, r7, r9
   24c80:	eor	r0, r0, r4
   24c84:	eor	r1, r1, r5
   24c88:	ldrd	r4, [sp, #176]	; 0xb0
   24c8c:	eor	r4, r4, r6
   24c90:	eor	r5, r5, r7
   24c94:	ldrd	r6, [sp, #8]
   24c98:	adds	r4, r4, r0
   24c9c:	adc	r5, r5, r1
   24ca0:	ldrd	r0, [sp, #48]	; 0x30
   24ca4:	adds	r6, r6, r2
   24ca8:	adc	r7, r7, r3
   24cac:	strd	r6, [sp, #64]	; 0x40
   24cb0:	bic	r6, r0, r6
   24cb4:	bic	r7, r1, r7
   24cb8:	strd	r6, [sp, #104]	; 0x68
   24cbc:	adds	r6, r4, r2
   24cc0:	adc	r7, r5, r3
   24cc4:	strd	r6, [sp, #8]
   24cc8:	ldr	r7, [sp, #64]	; 0x40
   24ccc:	ldr	r1, [sp, #68]	; 0x44
   24cd0:	ldr	r0, [sp, #68]	; 0x44
   24cd4:	lsr	r3, r7, #18
   24cd8:	lsr	r2, r7, #14
   24cdc:	orr	r4, r2, r1, lsl #18
   24ce0:	lsr	r2, r1, #14
   24ce4:	orr	r0, r3, r0, lsl #14
   24ce8:	lsr	r3, r1, #18
   24cec:	str	r0, [ip, #-2744]	; 0xfffff548
   24cf0:	orr	r6, r3, r7, lsl #14
   24cf4:	orr	r0, r2, r7, lsl #18
   24cf8:	str	r6, [ip, #-2740]	; 0xfffff54c
   24cfc:	lsl	r3, r7, #23
   24d00:	ldrd	r6, [sp, #96]	; 0x60
   24d04:	str	r4, [ip, #-2736]	; 0xfffff550
   24d08:	mov	r5, r1
   24d0c:	movw	r4, #35531	; 0x8acb
   24d10:	movt	r4, #58177	; 0xe341
   24d14:	orr	r1, r3, r1, lsr #9
   24d18:	adds	r6, r6, r4
   24d1c:	lsl	r3, r5, #23
   24d20:	movw	r5, #43594	; 0xaa4a
   24d24:	movt	r5, #20184	; 0x4ed8
   24d28:	str	r1, [ip, #-2728]	; 0xfffff558
   24d2c:	adc	r7, r7, r5
   24d30:	ldr	r5, [sp, #64]	; 0x40
   24d34:	add	r1, sp, #5632	; 0x1600
   24d38:	str	r0, [ip, #-2732]	; 0xfffff554
   24d3c:	orr	r5, r3, r5, lsr #9
   24d40:	str	r5, [ip, #-2724]	; 0xfffff55c
   24d44:	ldrd	r4, [r1, #-184]	; 0xffffff48
   24d48:	ldrd	r0, [r1, #-176]	; 0xffffff50
   24d4c:	ldrd	r2, [sp, #40]	; 0x28
   24d50:	eor	r5, r5, r1
   24d54:	add	r1, sp, #5632	; 0x1600
   24d58:	eor	r4, r4, r0
   24d5c:	adds	r6, r6, r2
   24d60:	ldrd	r0, [r1, #-168]	; 0xffffff58
   24d64:	adc	r7, r7, r3
   24d68:	ldrd	r2, [sp, #64]	; 0x40
   24d6c:	eor	r4, r4, r0
   24d70:	eor	r5, r5, r1
   24d74:	adds	r4, r4, r6
   24d78:	ldrd	r0, [sp, #72]	; 0x48
   24d7c:	adc	r5, r5, r7
   24d80:	ldrd	r6, [sp, #104]	; 0x68
   24d84:	and	r2, r2, r0
   24d88:	ldr	ip, [sp, #8]
   24d8c:	and	r3, r3, r1
   24d90:	eor	r2, r2, r6
   24d94:	adds	r6, r4, r2
   24d98:	ldrd	r0, [sp]
   24d9c:	eor	r3, r3, r7
   24da0:	ldr	r4, [sp, #12]
   24da4:	adc	r7, r5, r3
   24da8:	add	r5, sp, #8192	; 0x2000
   24dac:	adds	r0, r0, r6
   24db0:	lsl	r3, ip, #30
   24db4:	adc	r1, r1, r7
   24db8:	orr	r4, r3, r4, lsr #2
   24dbc:	strd	r0, [sp, #40]	; 0x28
   24dc0:	lsr	r1, ip, #28
   24dc4:	str	r4, [r5, #-2720]	; 0xfffff560
   24dc8:	lsr	r2, r0, #18
   24dcc:	ldr	r4, [sp, #12]
   24dd0:	ldr	ip, [sp, #12]
   24dd4:	ldr	r0, [sp, #40]	; 0x28
   24dd8:	orr	r4, r1, r4, lsl #4
   24ddc:	str	r4, [r5, #-2712]	; 0xfffff568
   24de0:	ldr	r4, [sp, #44]	; 0x2c
   24de4:	lsl	ip, ip, #30
   24de8:	ldr	r5, [sp, #12]
   24dec:	lsr	r3, r0, #14
   24df0:	str	ip, [sp]
   24df4:	orr	r4, r2, r4, lsl #14
   24df8:	ldr	r2, [sp, #44]	; 0x2c
   24dfc:	lsr	ip, r5, #28
   24e00:	add	r5, sp, #8192	; 0x2000
   24e04:	ldr	r0, [sp, #8]
   24e08:	str	r4, [r5, #-2696]	; 0xfffff578
   24e0c:	orr	r4, r3, r2, lsl #18
   24e10:	str	r4, [r5, #-2688]	; 0xfffff580
   24e14:	ldr	r4, [sp, #40]	; 0x28
   24e18:	lsl	r1, r0, #25
   24e1c:	ldr	r5, [sp]
   24e20:	lsr	r0, r2, #18
   24e24:	lsr	r2, r2, #14
   24e28:	lsl	r3, r4, #23
   24e2c:	ldr	r4, [sp, #8]
   24e30:	orr	r5, r5, r4, lsr #2
   24e34:	add	r4, sp, #8192	; 0x2000
   24e38:	str	r5, [r4, #-2716]	; 0xfffff564
   24e3c:	ldr	r5, [sp, #8]
   24e40:	orr	r5, ip, r5, lsl #4
   24e44:	str	r5, [r4, #-2708]	; 0xfffff56c
   24e48:	ldr	r5, [sp, #40]	; 0x28
   24e4c:	ldr	ip, [sp, #12]
   24e50:	orr	r5, r0, r5, lsl #14
   24e54:	ldr	r0, [sp, #40]	; 0x28
   24e58:	orr	ip, r1, ip, lsr #7
   24e5c:	str	ip, [r4, #-2704]	; 0xfffff570
   24e60:	add	ip, sp, #8192	; 0x2000
   24e64:	ldr	r4, [sp, #12]
   24e68:	orr	r0, r2, r0, lsl #18
   24e6c:	ldr	r2, [sp, #44]	; 0x2c
   24e70:	str	r5, [ip, #-2692]	; 0xfffff57c
   24e74:	ldr	r5, [sp, #40]	; 0x28
   24e78:	lsl	r1, r4, #25
   24e7c:	orr	r2, r3, r2, lsr #9
   24e80:	ldr	r3, [sp, #44]	; 0x2c
   24e84:	str	r0, [ip, #-2684]	; 0xfffff584
   24e88:	ldr	r4, [sp, #8]
   24e8c:	lsl	r0, r3, #23
   24e90:	str	r2, [ip, #-2680]	; 0xfffff588
   24e94:	orr	r5, r0, r5, lsr #9
   24e98:	str	r5, [ip, #-2676]	; 0xfffff58c
   24e9c:	add	r5, sp, #5632	; 0x1600
   24ea0:	orr	r4, r1, r4, lsr #7
   24ea4:	str	r4, [ip, #-2700]	; 0xfffff574
   24ea8:	eor	r2, sl, r8
   24eac:	ldrd	r0, [r5, #-160]	; 0xffffff60
   24eb0:	eor	r3, fp, r9
   24eb4:	ldrd	r4, [r5, #-152]	; 0xffffff68
   24eb8:	eor	r0, r0, r4
   24ebc:	eor	r1, r1, r5
   24ec0:	strd	r0, [sp]
   24ec4:	and	r4, sl, r8
   24ec8:	ldrd	r0, [sp, #8]
   24ecc:	and	r5, fp, r9
   24ed0:	and	r0, r0, r2
   24ed4:	and	r1, r1, r3
   24ed8:	strd	r0, [sp, #104]	; 0x68
   24edc:	add	r1, sp, #5632	; 0x1600
   24ee0:	ldrd	r2, [sp]
   24ee4:	ldrd	r0, [r1, #-144]	; 0xffffff70
   24ee8:	eor	r2, r2, r0
   24eec:	eor	r3, r3, r1
   24ef0:	strd	r2, [sp]
   24ef4:	add	r1, sp, #5632	; 0x1600
   24ef8:	ldrd	r2, [sp, #104]	; 0x68
   24efc:	eor	r2, r2, r4
   24f00:	eor	r3, r3, r5
   24f04:	ldrd	r4, [sp]
   24f08:	adds	r2, r2, r4
   24f0c:	adc	r3, r3, r5
   24f10:	ldrd	r4, [r1, #-136]	; 0xffffff78
   24f14:	ldrd	r0, [r1, #-128]	; 0xffffff80
   24f18:	eor	r4, r4, r0
   24f1c:	adds	r0, r2, r6
   24f20:	eor	r5, r5, r1
   24f24:	adc	r1, r3, r7
   24f28:	ldrd	r2, [sp, #120]	; 0x78
   24f2c:	movw	r6, #58227	; 0xe373
   24f30:	movt	r6, #30563	; 0x7763
   24f34:	movw	r7, #51791	; 0xca4f
   24f38:	adds	r2, r2, r6
   24f3c:	add	r6, sp, #5632	; 0x1600
   24f40:	movt	r7, #23452	; 0x5b9c
   24f44:	strd	r0, [sp]
   24f48:	adc	r3, r3, r7
   24f4c:	ldrd	r0, [r6, #-120]	; 0xffffff88
   24f50:	ldrd	r6, [sp, #48]	; 0x30
   24f54:	eor	r0, r0, r4
   24f58:	eor	r1, r1, r5
   24f5c:	adds	r6, r6, r2
   24f60:	strd	r0, [sp, #104]	; 0x68
   24f64:	adc	r7, r7, r3
   24f68:	ldrd	r0, [sp, #40]	; 0x28
   24f6c:	ldrd	r2, [sp, #72]	; 0x48
   24f70:	ldrd	r4, [sp, #64]	; 0x40
   24f74:	bic	r0, r2, r0
   24f78:	bic	r1, r3, r1
   24f7c:	ldrd	r2, [sp, #40]	; 0x28
   24f80:	and	r2, r2, r4
   24f84:	and	r3, r3, r5
   24f88:	ldrd	r4, [sp, #104]	; 0x68
   24f8c:	eor	r2, r2, r0
   24f90:	eor	r3, r3, r1
   24f94:	adds	r4, r4, r6
   24f98:	ldr	r6, [sp]
   24f9c:	adc	r5, r5, r7
   24fa0:	lsl	r1, r6, #30
   24fa4:	adds	r6, r4, r2
   24fa8:	adc	r7, r5, r3
   24fac:	strd	r6, [sp, #48]	; 0x30
   24fb0:	ldrd	r4, [sp, #48]	; 0x30
   24fb4:	ldr	r7, [sp]
   24fb8:	adds	r4, r4, r8
   24fbc:	ldr	r6, [sp, #4]
   24fc0:	adc	r5, r5, r9
   24fc4:	strd	r4, [sp, #104]	; 0x68
   24fc8:	ldr	r5, [sp, #4]
   24fcc:	lsr	r3, r7, #28
   24fd0:	ldr	r2, [sp]
   24fd4:	orr	r7, r3, r6, lsl #4
   24fd8:	mov	r9, r6
   24fdc:	lsr	r0, r6, #28
   24fe0:	orr	r5, r1, r5, lsr #2
   24fe4:	str	r5, [ip, #-2672]	; 0xfffff590
   24fe8:	lsl	ip, r6, #30
   24fec:	ldr	r5, [sp]
   24ff0:	ldr	r6, [sp]
   24ff4:	add	r8, sp, #8192	; 0x2000
   24ff8:	lsl	r1, r2, #25
   24ffc:	lsr	r2, r4, #18
   25000:	str	r7, [r8, #-2664]	; 0xfffff598
   25004:	orr	r5, ip, r5, lsr #2
   25008:	orr	r7, r1, r9, lsr #7
   2500c:	ldr	r4, [sp, #104]	; 0x68
   25010:	str	r5, [r8, #-2668]	; 0xfffff594
   25014:	orr	r6, r0, r6, lsl #4
   25018:	lsl	r0, r9, #25
   2501c:	str	r6, [r8, #-2660]	; 0xfffff59c
   25020:	ldr	r9, [sp, #108]	; 0x6c
   25024:	add	ip, sp, #8192	; 0x2000
   25028:	ldr	r6, [sp, #104]	; 0x68
   2502c:	lsr	r3, r4, #14
   25030:	str	r7, [r8, #-2656]	; 0xfffff5a0
   25034:	orr	r9, r2, r9, lsl #14
   25038:	ldr	r2, [sp, #108]	; 0x6c
   2503c:	ldr	r7, [sp]
   25040:	str	r9, [ip, #-2648]	; 0xfffff5a8
   25044:	orr	r4, r3, r2, lsl #18
   25048:	mov	r5, r2
   2504c:	lsr	r1, r2, #18
   25050:	lsl	r3, r6, #23
   25054:	ldrd	r8, [sp, #8]
   25058:	lsr	r2, r2, #14
   2505c:	orr	r7, r0, r7, lsr #7
   25060:	orr	r0, r1, r6, lsl #14
   25064:	str	r7, [ip, #-2652]	; 0xfffff5a4
   25068:	orr	r1, r2, r6, lsl #18
   2506c:	ldrd	r6, [sp]
   25070:	orr	r2, r3, r5, lsr #9
   25074:	str	r1, [ip, #-2636]	; 0xfffff5b4
   25078:	lsl	r1, r5, #23
   2507c:	add	r5, sp, #5632	; 0x1600
   25080:	eor	r9, r9, fp
   25084:	str	r4, [ip, #-2640]	; 0xfffff5b0
   25088:	and	r9, r9, r7
   2508c:	str	r2, [ip, #-2632]	; 0xfffff5b8
   25090:	eor	r8, r8, sl
   25094:	ldrd	r2, [r5, #-112]	; 0xffffff90
   25098:	and	r8, r8, r6
   2509c:	ldrd	r4, [r5, #-104]	; 0xffffff98
   250a0:	movw	r6, #47267	; 0xb8a3
   250a4:	ldr	r7, [sp, #104]	; 0x68
   250a8:	movt	r6, #54962	; 0xd6b2
   250ac:	eor	r3, r3, r5
   250b0:	add	r5, sp, #5632	; 0x1600
   250b4:	str	r0, [ip, #-2644]	; 0xfffff5ac
   250b8:	eor	r2, r2, r4
   250bc:	orr	r7, r1, r7, lsr #9
   250c0:	ldrd	r0, [sp, #8]
   250c4:	ldrd	r4, [r5, #-96]	; 0xffffffa0
   250c8:	and	r0, r0, sl
   250cc:	and	r1, r1, fp
   250d0:	eor	r2, r2, r4
   250d4:	eor	r8, r8, r0
   250d8:	adds	r8, r8, r2
   250dc:	eor	r3, r3, r5
   250e0:	eor	r9, r9, r1
   250e4:	add	r1, sp, #5632	; 0x1600
   250e8:	adc	r9, r9, r3
   250ec:	ldrd	r2, [sp, #128]	; 0x80
   250f0:	ldrd	r4, [r1, #-88]	; 0xffffffa8
   250f4:	adds	r6, r6, r2
   250f8:	ldrd	r0, [r1, #-80]	; 0xffffffb0
   250fc:	add	r2, sp, #5632	; 0x1600
   25100:	str	r7, [ip, #-2628]	; 0xfffff5bc
   25104:	eor	r4, r4, r0
   25108:	eor	r5, r5, r1
   2510c:	ldrd	r0, [r2, #-72]	; 0xffffffb8
   25110:	movw	r7, #28659	; 0x6ff3
   25114:	movt	r7, #26670	; 0x682e
   25118:	eor	r0, r0, r4
   2511c:	eor	r1, r1, r5
   25120:	ldrd	r4, [sp, #72]	; 0x48
   25124:	adc	r7, r7, r3
   25128:	strd	r0, [sp, #176]	; 0xb0
   2512c:	adds	r6, r6, r4
   25130:	ldrd	r2, [sp, #64]	; 0x40
   25134:	adc	r7, r7, r5
   25138:	ldrd	r4, [sp, #48]	; 0x30
   2513c:	ldrd	r0, [sp, #104]	; 0x68
   25140:	adds	r8, r8, r4
   25144:	adc	r9, r9, r5
   25148:	bic	r0, r2, r0
   2514c:	ldrd	r4, [sp, #40]	; 0x28
   25150:	bic	r1, r3, r1
   25154:	ldrd	r2, [sp, #104]	; 0x68
   25158:	and	r2, r2, r4
   2515c:	and	r3, r3, r5
   25160:	ldrd	r4, [sp, #176]	; 0xb0
   25164:	eor	r2, r2, r0
   25168:	eor	r3, r3, r1
   2516c:	lsr	r1, r9, #28
   25170:	adds	r4, r4, r6
   25174:	adc	r5, r5, r7
   25178:	adds	r6, r4, r2
   2517c:	adc	r7, r5, r3
   25180:	lsl	r2, r8, #30
   25184:	lsr	r3, r8, #28
   25188:	orr	r5, r2, r9, lsr #2
   2518c:	orr	r0, r3, r9, lsl #4
   25190:	lsl	r2, r9, #30
   25194:	lsl	r3, r8, #25
   25198:	orr	r4, r2, r8, lsr #2
   2519c:	str	r5, [ip, #-2624]	; 0xfffff5c0
   251a0:	orr	r5, r1, r8, lsl #4
   251a4:	str	r0, [ip, #-2616]	; 0xfffff5c8
   251a8:	orr	r0, r3, r9, lsr #7
   251ac:	str	r4, [ip, #-2620]	; 0xfffff5c4
   251b0:	adds	sl, sl, r6
   251b4:	str	r5, [ip, #-2612]	; 0xfffff5cc
   251b8:	adc	fp, fp, r7
   251bc:	ldrd	r4, [sp, #8]
   251c0:	lsr	r1, sl, #14
   251c4:	ldrd	r2, [sp]
   251c8:	str	r0, [ip, #-2608]	; 0xfffff5d0
   251cc:	lsl	ip, r9, #25
   251d0:	eor	r2, r2, r4
   251d4:	add	r4, sp, #8192	; 0x2000
   251d8:	lsr	r0, sl, #18
   251dc:	eor	r3, r3, r5
   251e0:	orr	r5, ip, r8, lsr #7
   251e4:	str	r5, [r4, #-2604]	; 0xfffff5d4
   251e8:	orr	r5, r0, fp, lsl #14
   251ec:	orr	r0, r1, fp, lsl #18
   251f0:	str	r5, [r4, #-2600]	; 0xfffff5d8
   251f4:	and	r5, r3, r9
   251f8:	str	r0, [r4, #-2592]	; 0xfffff5e0
   251fc:	add	r3, sp, #5632	; 0x1600
   25200:	and	r4, r2, r8
   25204:	add	r2, sp, #8192	; 0x2000
   25208:	lsr	ip, fp, #18
   2520c:	strd	r4, [sp, #48]	; 0x30
   25210:	orr	r5, ip, sl, lsl #14
   25214:	add	ip, sp, #8192	; 0x2000
   25218:	str	r5, [r2, #-2596]	; 0xfffff5dc
   2521c:	lsr	r0, fp, #14
   25220:	ldrd	r4, [r3, #-64]	; 0xffffffc0
   25224:	lsl	r1, sl, #23
   25228:	ldrd	r2, [r3, #-56]	; 0xffffffc8
   2522c:	eor	r4, r4, r2
   25230:	eor	r5, r5, r3
   25234:	orr	r3, r0, sl, lsl #18
   25238:	orr	r0, r1, fp, lsr #9
   2523c:	str	r3, [ip, #-2588]	; 0xfffff5e4
   25240:	str	r0, [ip, #-2584]	; 0xfffff5e8
   25244:	lsl	ip, fp, #23
   25248:	ldrd	r2, [sp, #8]
   2524c:	ldrd	r0, [sp]
   25250:	and	r1, r1, r3
   25254:	add	r3, sp, #5632	; 0x1600
   25258:	and	r0, r0, r2
   2525c:	ldrd	r2, [r3, #-48]	; 0xffffffd0
   25260:	eor	r4, r4, r2
   25264:	eor	r5, r5, r3
   25268:	ldrd	r2, [sp, #48]	; 0x30
   2526c:	eor	r3, r3, r1
   25270:	add	r1, sp, #8192	; 0x2000
   25274:	eor	r2, r2, r0
   25278:	orr	r0, ip, sl, lsr #9
   2527c:	str	r0, [r1, #-2580]	; 0xfffff5ec
   25280:	add	r1, sp, #5632	; 0x1600
   25284:	adds	r2, r2, r4
   25288:	adc	r3, r3, r5
   2528c:	ldrd	r4, [r1, #-40]	; 0xffffffd8
   25290:	ldrd	r0, [r1, #-32]	; 0xffffffe0
   25294:	eor	r4, r4, r0
   25298:	adds	r0, r2, r6
   2529c:	eor	r5, r5, r1
   252a0:	adc	r1, r3, r7
   252a4:	ldrd	r6, [sp, #136]	; 0x88
   252a8:	movw	r2, #45820	; 0xb2fc
   252ac:	movt	r2, #24047	; 0x5def
   252b0:	strd	r0, [sp, #48]	; 0x30
   252b4:	adds	r6, r6, r2
   252b8:	movw	r3, #33518	; 0x82ee
   252bc:	add	r1, sp, #5632	; 0x1600
   252c0:	movt	r3, #29839	; 0x748f
   252c4:	adc	r7, r7, r3
   252c8:	ldrd	r2, [sp, #64]	; 0x40
   252cc:	ldrd	r0, [r1, #-24]	; 0xffffffe8
   252d0:	adds	r6, r6, r2
   252d4:	ldr	ip, [sp, #52]	; 0x34
   252d8:	adc	r7, r7, r3
   252dc:	eor	r4, r4, r0
   252e0:	ldrd	r2, [sp, #104]	; 0x68
   252e4:	eor	r5, r5, r1
   252e8:	ldrd	r0, [sp, #40]	; 0x28
   252ec:	adds	r4, r4, r6
   252f0:	ldr	r6, [sp, #48]	; 0x30
   252f4:	and	r2, r2, sl
   252f8:	bic	r0, r0, sl
   252fc:	bic	r1, r1, fp
   25300:	eor	r2, r2, r0
   25304:	and	r3, r3, fp
   25308:	adc	r5, r5, r7
   2530c:	eor	r3, r3, r1
   25310:	lsl	r0, r6, #30
   25314:	lsr	r1, r6, #28
   25318:	adds	r6, r4, r2
   2531c:	add	r2, sp, #8192	; 0x2000
   25320:	adc	r7, r5, r3
   25324:	ldr	r3, [sp, #52]	; 0x34
   25328:	add	r5, sp, #8192	; 0x2000
   2532c:	orr	ip, r0, ip, lsr #2
   25330:	ldr	r0, [sp, #48]	; 0x30
   25334:	orr	r4, r1, r3, lsl #4
   25338:	str	r4, [r5, #-2568]	; 0xfffff5f8
   2533c:	ldrd	r4, [sp, #8]
   25340:	lsr	r1, r3, #28
   25344:	str	ip, [r2, #-2576]	; 0xfffff5f0
   25348:	add	ip, sp, #8192	; 0x2000
   2534c:	adds	r4, r4, r6
   25350:	lsl	r2, r3, #30
   25354:	adc	r5, r5, r7
   25358:	lsl	r3, r0, #25
   2535c:	strd	r4, [sp, #64]	; 0x40
   25360:	orr	r5, r2, r0, lsr #2
   25364:	orr	r0, r1, r0, lsl #4
   25368:	str	r5, [ip, #-2572]	; 0xfffff5f4
   2536c:	ldr	r1, [sp, #52]	; 0x34
   25370:	ldrd	r4, [sp]
   25374:	ldr	r2, [sp, #52]	; 0x34
   25378:	eor	r4, r4, r8
   2537c:	eor	r5, r5, r9
   25380:	strd	r4, [sp, #8]
   25384:	orr	r1, r3, r1, lsr #7
   25388:	ldr	r5, [sp, #48]	; 0x30
   2538c:	add	r3, sp, #5632	; 0x1600
   25390:	str	r1, [ip, #-2560]	; 0xfffff600
   25394:	lsl	r1, r2, #25
   25398:	str	r0, [ip, #-2564]	; 0xfffff5fc
   2539c:	orr	r5, r1, r5, lsr #7
   253a0:	ldrd	r0, [r3, #-16]
   253a4:	ldrd	r2, [r3, #-8]
   253a8:	str	r5, [ip, #-2556]	; 0xfffff604
   253ac:	add	r5, sp, #8192	; 0x2000
   253b0:	eor	r0, r0, r2
   253b4:	eor	r1, r1, r3
   253b8:	ldrd	r2, [sp, #48]	; 0x30
   253bc:	strd	r0, [sp, #176]	; 0xb0
   253c0:	ldrd	r0, [sp, #8]
   253c4:	ldr	ip, [sp, #64]	; 0x40
   253c8:	and	r1, r1, r3
   253cc:	ldr	r3, [sp, #68]	; 0x44
   253d0:	and	r0, r0, r2
   253d4:	strd	r0, [sp, #72]	; 0x48
   253d8:	lsr	r4, ip, #18
   253dc:	ldr	r0, [sp, #68]	; 0x44
   253e0:	orr	r3, r4, r3, lsl #14
   253e4:	str	r3, [r5, #-2552]	; 0xfffff608
   253e8:	add	r3, sp, #5632	; 0x1600
   253ec:	lsr	ip, ip, #14
   253f0:	lsr	r4, r0, #18
   253f4:	orr	r1, ip, r0, lsl #18
   253f8:	lsr	ip, r0, #14
   253fc:	str	r1, [r5, #-2544]	; 0xfffff610
   25400:	ldrd	r0, [r3]
   25404:	ldrd	r2, [sp, #176]	; 0xb0
   25408:	eor	r0, r0, r2
   2540c:	eor	r1, r1, r3
   25410:	strd	r0, [sp, #8]
   25414:	ldr	r1, [sp, #64]	; 0x40
   25418:	ldr	r0, [sp, #64]	; 0x40
   2541c:	ldr	r3, [sp, #68]	; 0x44
   25420:	orr	r2, ip, r1, lsl #18
   25424:	str	r2, [r5, #-2540]	; 0xfffff614
   25428:	orr	r0, r4, r0, lsl #14
   2542c:	lsl	r4, r1, #23
   25430:	str	r0, [r5, #-2548]	; 0xfffff60c
   25434:	orr	r3, r4, r3, lsr #9
   25438:	ldr	r0, [sp, #68]	; 0x44
   2543c:	str	r3, [r5, #-2536]	; 0xfffff618
   25440:	ldrd	r4, [sp]
   25444:	ldrd	r2, [sp, #72]	; 0x48
   25448:	lsl	ip, r0, #23
   2544c:	and	r4, r4, r8
   25450:	ldrd	r0, [sp, #8]
   25454:	and	r5, r5, r9
   25458:	eor	r2, r2, r4
   2545c:	adds	r2, r2, r0
   25460:	eor	r3, r3, r5
   25464:	adc	r3, r3, r1
   25468:	ldr	r1, [sp, #64]	; 0x40
   2546c:	add	r0, sp, #8192	; 0x2000
   25470:	movw	r4, #12128	; 0x2f60
   25474:	movt	r4, #17175	; 0x4317
   25478:	movw	r5, #25455	; 0x636f
   2547c:	orr	r1, ip, r1, lsr #9
   25480:	str	r1, [r0, #-2532]	; 0xfffff61c
   25484:	adds	r0, r2, r6
   25488:	movt	r5, #30885	; 0x78a5
   2548c:	adc	r1, r3, r7
   25490:	ldrd	r6, [sp, #144]	; 0x90
   25494:	strd	r0, [sp, #8]
   25498:	adds	r6, r6, r4
   2549c:	ldrd	r0, [sp, #40]	; 0x28
   254a0:	adc	r7, r7, r5
   254a4:	add	r5, sp, #5632	; 0x1600
   254a8:	adds	r0, r0, r6
   254ac:	ldrd	r2, [r5, #8]
   254b0:	adc	r1, r1, r7
   254b4:	ldrd	r4, [r5, #16]
   254b8:	ldrd	r6, [sp, #104]	; 0x68
   254bc:	eor	r3, r3, r5
   254c0:	add	r5, sp, #5632	; 0x1600
   254c4:	eor	r2, r2, r4
   254c8:	strd	r0, [sp, #40]	; 0x28
   254cc:	ldrd	r4, [r5, #24]
   254d0:	ldrd	r0, [sp, #64]	; 0x40
   254d4:	eor	r2, r2, r4
   254d8:	eor	r3, r3, r5
   254dc:	ldrd	r4, [sp, #64]	; 0x40
   254e0:	and	r0, r0, sl
   254e4:	and	r1, r1, fp
   254e8:	bic	r5, r7, r5
   254ec:	ldr	r7, [sp, #8]
   254f0:	bic	r4, r6, r4
   254f4:	eor	r1, r1, r5
   254f8:	eor	r0, r0, r4
   254fc:	ldr	r4, [sp, #12]
   25500:	lsl	ip, r7, #30
   25504:	ldrd	r6, [sp, #40]	; 0x28
   25508:	add	r5, sp, #8192	; 0x2000
   2550c:	adds	r2, r2, r6
   25510:	orr	r4, ip, r4, lsr #2
   25514:	adc	r3, r3, r7
   25518:	ldr	r7, [sp, #8]
   2551c:	str	r4, [r5, #-2528]	; 0xfffff620
   25520:	lsr	r6, r7, #28
   25524:	ldr	r7, [sp, #12]
   25528:	orr	ip, r6, r7, lsl #4
   2552c:	lsl	r4, r7, #30
   25530:	str	ip, [r5, #-2520]	; 0xfffff628
   25534:	lsr	r5, r7, #28
   25538:	ldr	r7, [sp, #8]
   2553c:	adds	r6, r2, r0
   25540:	ldr	r0, [sp, #8]
   25544:	ldr	r2, [sp, #8]
   25548:	lsl	ip, r7, #25
   2554c:	adc	r7, r3, r1
   25550:	ldr	r3, [sp, #12]
   25554:	add	r1, sp, #8192	; 0x2000
   25558:	orr	r0, r4, r0, lsr #2
   2555c:	orr	r2, r5, r2, lsl #4
   25560:	str	r0, [r1, #-2524]	; 0xfffff624
   25564:	str	r2, [r1, #-2516]	; 0xfffff62c
   25568:	orr	r3, ip, r3, lsr #7
   2556c:	str	r3, [r1, #-2512]	; 0xfffff630
   25570:	add	r2, sp, #8192	; 0x2000
   25574:	ldrd	r0, [sp]
   25578:	ldr	r4, [sp, #12]
   2557c:	adds	r0, r0, r6
   25580:	adc	r1, r1, r7
   25584:	strd	r0, [sp, #40]	; 0x28
   25588:	ldr	r1, [sp, #8]
   2558c:	lsl	r3, r4, #25
   25590:	ldrd	r4, [sp, #48]	; 0x30
   25594:	orr	r1, r3, r1, lsr #7
   25598:	add	r3, sp, #5632	; 0x1600
   2559c:	str	r1, [r2, #-2508]	; 0xfffff634
   255a0:	eor	r4, r4, r8
   255a4:	ldrd	r0, [r3, #32]
   255a8:	eor	r5, r5, r9
   255ac:	ldrd	r2, [r3, #40]	; 0x28
   255b0:	eor	r0, r0, r2
   255b4:	eor	r1, r1, r3
   255b8:	strd	r0, [sp]
   255bc:	add	r3, sp, #5632	; 0x1600
   255c0:	ldrd	r0, [sp, #8]
   255c4:	and	r0, r0, r4
   255c8:	and	r1, r1, r5
   255cc:	strd	r0, [sp, #72]	; 0x48
   255d0:	ldr	r2, [sp, #40]	; 0x28
   255d4:	ldrd	r4, [sp]
   255d8:	ldrd	r0, [sp, #48]	; 0x30
   255dc:	lsr	ip, r2, #18
   255e0:	ldrd	r2, [r3, #48]	; 0x30
   255e4:	and	r0, r0, r8
   255e8:	and	r1, r1, r9
   255ec:	eor	r4, r4, r2
   255f0:	eor	r5, r5, r3
   255f4:	ldr	r3, [sp, #44]	; 0x2c
   255f8:	strd	r4, [sp]
   255fc:	ldrd	r4, [sp, #72]	; 0x48
   25600:	ldr	r2, [sp, #40]	; 0x28
   25604:	orr	r3, ip, r3, lsl #14
   25608:	eor	r0, r0, r4
   2560c:	add	r4, sp, #8192	; 0x2000
   25610:	ldr	ip, [sp, #44]	; 0x2c
   25614:	eor	r1, r1, r5
   25618:	str	r3, [r4, #-2504]	; 0xfffff638
   2561c:	add	r3, sp, #8192	; 0x2000
   25620:	lsr	r5, r2, #14
   25624:	orr	r2, r5, ip, lsl #18
   25628:	str	r2, [r3, #-2496]	; 0xfffff640
   2562c:	ldrd	r2, [sp]
   25630:	lsr	r4, ip, #18
   25634:	lsr	ip, ip, #14
   25638:	adds	r0, r0, r2
   2563c:	adc	r1, r1, r3
   25640:	ldr	r3, [sp, #40]	; 0x28
   25644:	orr	r2, r4, r3, lsl #14
   25648:	ldr	r4, [sp, #40]	; 0x28
   2564c:	lsl	r5, r3, #23
   25650:	add	r3, sp, #8192	; 0x2000
   25654:	orr	r4, ip, r4, lsl #18
   25658:	ldr	ip, [sp, #44]	; 0x2c
   2565c:	str	r2, [r3, #-2500]	; 0xfffff63c
   25660:	str	r4, [r3, #-2492]	; 0xfffff644
   25664:	adds	r4, r0, r6
   25668:	ldr	r2, [sp, #44]	; 0x2c
   2566c:	orr	ip, r5, ip, lsr #9
   25670:	adc	r5, r1, r7
   25674:	strd	r4, [sp]
   25678:	ldr	r5, [sp, #40]	; 0x28
   2567c:	add	r1, sp, #5632	; 0x1600
   25680:	ldrd	r6, [sp, #152]	; 0x98
   25684:	str	ip, [r3, #-2488]	; 0xfffff648
   25688:	lsl	ip, r2, #23
   2568c:	movw	r2, #43890	; 0xab72
   25690:	movt	r2, #41456	; 0xa1f0
   25694:	adds	r2, r2, r6
   25698:	orr	r5, ip, r5, lsr #9
   2569c:	lsl	ip, r4, #30
   256a0:	str	r5, [r3, #-2484]	; 0xfffff64c
   256a4:	ldr	r4, [sp]
   256a8:	movw	r3, #30740	; 0x7814
   256ac:	movt	r3, #33992	; 0x84c8
   256b0:	adc	r3, r3, r7
   256b4:	ldrd	r6, [r1, #56]	; 0x38
   256b8:	ldrd	r0, [r1, #64]	; 0x40
   256bc:	eor	r7, r7, r1
   256c0:	lsr	r1, r4, #28
   256c4:	ldrd	r4, [sp, #104]	; 0x68
   256c8:	eor	r6, r6, r0
   256cc:	ldr	r0, [sp, #4]
   256d0:	adds	r4, r4, r2
   256d4:	adc	r5, r5, r3
   256d8:	add	r3, sp, #5632	; 0x1600
   256dc:	orr	r0, ip, r0, lsr #2
   256e0:	strd	r4, [sp, #104]	; 0x68
   256e4:	ldrd	r2, [r3, #72]	; 0x48
   256e8:	ldrd	r4, [sp, #40]	; 0x28
   256ec:	eor	r7, r7, r3
   256f0:	ldr	r3, [sp, #4]
   256f4:	eor	r6, r6, r2
   256f8:	add	r2, sp, #8192	; 0x2000
   256fc:	bic	r5, fp, r5
   25700:	bic	r4, sl, r4
   25704:	str	r0, [r2, #-2480]	; 0xfffff650
   25708:	lsl	r3, r3, #30
   2570c:	str	r3, [sp, #72]	; 0x48
   25710:	ldr	ip, [sp, #4]
   25714:	ldr	r0, [sp, #4]
   25718:	orr	ip, r1, ip, lsl #4
   2571c:	str	ip, [r2, #-2472]	; 0xfffff658
   25720:	ldrd	r2, [sp, #104]	; 0x68
   25724:	lsr	ip, r0, #28
   25728:	ldrd	r0, [sp, #40]	; 0x28
   2572c:	adds	r2, r2, r6
   25730:	adc	r3, r3, r7
   25734:	ldrd	r6, [sp, #64]	; 0x40
   25738:	and	r1, r1, r7
   2573c:	ldr	r7, [sp]
   25740:	eor	r1, r1, r5
   25744:	ldr	r5, [sp, #72]	; 0x48
   25748:	and	r0, r0, r6
   2574c:	add	r6, sp, #8192	; 0x2000
   25750:	eor	r0, r0, r4
   25754:	orr	r5, r5, r7, lsr #2
   25758:	lsl	r4, r7, #25
   2575c:	orr	r7, ip, r7, lsl #4
   25760:	ldr	ip, [sp, #4]
   25764:	adds	r2, r2, r0
   25768:	adc	r3, r3, r1
   2576c:	str	r5, [r6, #-2476]	; 0xfffff654
   25770:	ldrd	r0, [sp, #48]	; 0x30
   25774:	add	r5, sp, #5632	; 0x1600
   25778:	str	r7, [r6, #-2468]	; 0xfffff65c
   2577c:	orr	ip, r4, ip, lsr #7
   25780:	ldr	r4, [sp, #4]
   25784:	adds	r8, r8, r2
   25788:	str	ip, [r6, #-2464]	; 0xfffff660
   2578c:	adc	r9, r9, r3
   25790:	ldrd	r6, [sp, #8]
   25794:	lsl	ip, r4, #25
   25798:	add	r4, sp, #8192	; 0x2000
   2579c:	eor	r7, r7, r1
   257a0:	ldr	r1, [sp]
   257a4:	eor	r6, r6, r0
   257a8:	orr	r1, ip, r1, lsr #7
   257ac:	str	r1, [r4, #-2460]	; 0xfffff664
   257b0:	ldrd	r0, [r5, #80]	; 0x50
   257b4:	lsr	ip, r8, #14
   257b8:	ldrd	r4, [r5, #88]	; 0x58
   257bc:	eor	r0, r0, r4
   257c0:	eor	r1, r1, r5
   257c4:	strd	r0, [sp, #72]	; 0x48
   257c8:	ldrd	r0, [sp]
   257cc:	ldrd	r4, [sp, #8]
   257d0:	and	r0, r0, r6
   257d4:	and	r1, r1, r7
   257d8:	ldrd	r6, [sp, #48]	; 0x30
   257dc:	strd	r0, [sp, #104]	; 0x68
   257e0:	and	r5, r5, r7
   257e4:	add	r7, sp, #5632	; 0x1600
   257e8:	ldrd	r0, [sp, #72]	; 0x48
   257ec:	and	r4, r4, r6
   257f0:	ldrd	r6, [r7, #96]	; 0x60
   257f4:	eor	r0, r0, r6
   257f8:	eor	r1, r1, r7
   257fc:	strd	r0, [sp, #72]	; 0x48
   25800:	lsr	r6, r8, #18
   25804:	ldrd	r0, [sp, #104]	; 0x68
   25808:	eor	r4, r4, r0
   2580c:	eor	r5, r5, r1
   25810:	ldrd	r0, [sp, #72]	; 0x48
   25814:	adds	r0, r0, r4
   25818:	orr	r4, r6, r9, lsl #14
   2581c:	adc	r1, r1, r5
   25820:	add	r5, sp, #8192	; 0x2000
   25824:	orr	r6, ip, r9, lsl #18
   25828:	lsl	ip, r8, #23
   2582c:	str	r6, [r5, #-2448]	; 0xfffff670
   25830:	adds	r6, r0, r2
   25834:	add	r0, sp, #8192	; 0x2000
   25838:	str	r4, [r5, #-2456]	; 0xfffff668
   2583c:	lsr	r4, r9, #18
   25840:	lsr	r5, r9, #14
   25844:	adc	r7, r1, r3
   25848:	orr	r1, r5, r8, lsl #18
   2584c:	strd	r6, [sp, #72]	; 0x48
   25850:	orr	r7, r4, r8, lsl #14
   25854:	orr	r4, ip, r9, lsr #9
   25858:	str	r7, [r0, #-2452]	; 0xfffff66c
   2585c:	str	r1, [r0, #-2444]	; 0xfffff674
   25860:	lsl	r1, r9, #23
   25864:	str	r4, [r0, #-2440]	; 0xfffff678
   25868:	lsl	r0, r6, #30
   2586c:	add	r6, sp, #8192	; 0x2000
   25870:	orr	r5, r1, r8, lsr #9
   25874:	movw	r2, #14828	; 0x39ec
   25878:	movt	r2, #6756	; 0x1a64
   2587c:	str	r5, [r6, #-2436]	; 0xfffff67c
   25880:	mov	r3, #520	; 0x208
   25884:	ldrd	r4, [sp, #160]	; 0xa0
   25888:	movt	r3, #36039	; 0x8cc7
   2588c:	ldr	r7, [sp, #72]	; 0x48
   25890:	add	ip, sp, #8192	; 0x2000
   25894:	adds	r2, r2, r4
   25898:	adc	r3, r3, r5
   2589c:	add	r5, sp, #5632	; 0x1600
   258a0:	lsr	r1, r7, #28
   258a4:	adds	r2, r2, sl
   258a8:	ldrd	r6, [r5, #104]	; 0x68
   258ac:	adc	r3, r3, fp
   258b0:	ldrd	r4, [r5, #112]	; 0x70
   258b4:	add	fp, sp, #5632	; 0x1600
   258b8:	eor	r7, r7, r5
   258bc:	ldr	r5, [sp, #76]	; 0x4c
   258c0:	eor	r6, r6, r4
   258c4:	ldrd	sl, [fp, #120]	; 0x78
   258c8:	orr	r5, r0, r5, lsr #2
   258cc:	ldr	r0, [sp, #76]	; 0x4c
   258d0:	str	r5, [ip, #-2432]	; 0xfffff680
   258d4:	add	r5, sp, #8192	; 0x2000
   258d8:	eor	r6, r6, sl
   258dc:	ldr	sl, [sp, #72]	; 0x48
   258e0:	orr	r4, r1, r0, lsl #4
   258e4:	str	r4, [r5, #-2424]	; 0xfffff688
   258e8:	ldr	r4, [sp, #72]	; 0x48
   258ec:	lsl	ip, r0, #30
   258f0:	lsr	r1, r0, #28
   258f4:	eor	r7, r7, fp
   258f8:	add	fp, sp, #8192	; 0x2000
   258fc:	orr	sl, r1, sl, lsl #4
   25900:	lsl	r0, r4, #25
   25904:	orr	r4, ip, r4, lsr #2
   25908:	ldr	ip, [sp, #76]	; 0x4c
   2590c:	adds	r2, r2, r6
   25910:	str	sl, [fp, #-2420]	; 0xfffff68c
   25914:	adc	r3, r3, r7
   25918:	str	r4, [r5, #-2428]	; 0xfffff684
   2591c:	add	r6, sp, #8192	; 0x2000
   25920:	ldrd	r4, [sp, #64]	; 0x40
   25924:	orr	ip, r0, ip, lsr #7
   25928:	ldr	sl, [sp, #76]	; 0x4c
   2592c:	ldrd	r0, [sp, #40]	; 0x28
   25930:	bic	r4, r4, r8
   25934:	bic	r5, r5, r9
   25938:	str	ip, [fp, #-2416]	; 0xfffff690
   2593c:	and	r0, r0, r8
   25940:	and	r1, r1, r9
   25944:	lsl	ip, sl, #25
   25948:	eor	fp, r5, r1
   2594c:	eor	sl, r4, r0
   25950:	ldrd	r4, [sp, #8]
   25954:	ldrd	r0, [sp]
   25958:	adds	sl, sl, r2
   2595c:	adc	fp, fp, r3
   25960:	add	r3, sp, #5632	; 0x1600
   25964:	eor	r1, r1, r5
   25968:	ldr	r5, [sp, #72]	; 0x48
   2596c:	eor	r0, r0, r4
   25970:	orr	r5, ip, r5, lsr #7
   25974:	str	r5, [r6, #-2412]	; 0xfffff694
   25978:	ldrd	r4, [r3, #128]	; 0x80
   2597c:	ldrd	r6, [sp, #72]	; 0x48
   25980:	ldrd	r2, [r3, #136]	; 0x88
   25984:	and	r0, r0, r6
   25988:	and	r1, r1, r7
   2598c:	eor	r4, r4, r2
   25990:	ldrd	r6, [sp, #8]
   25994:	eor	r5, r5, r3
   25998:	ldrd	r2, [sp]
   2599c:	and	r2, r2, r6
   259a0:	and	r3, r3, r7
   259a4:	ldrd	r6, [sp, #48]	; 0x30
   259a8:	eor	r2, r2, r0
   259ac:	eor	r3, r3, r1
   259b0:	adds	r6, r6, sl
   259b4:	adc	r7, r7, fp
   259b8:	strd	r6, [sp, #104]	; 0x68
   259bc:	add	r7, sp, #5632	; 0x1600
   259c0:	ldr	ip, [sp, #104]	; 0x68
   259c4:	ldrd	r6, [r7, #144]	; 0x90
   259c8:	eor	r4, r4, r6
   259cc:	eor	r5, r5, r7
   259d0:	adds	r4, r4, r2
   259d4:	lsr	r2, ip, #18
   259d8:	adc	r5, r5, r3
   259dc:	adds	r0, r4, sl
   259e0:	adc	r1, r5, fp
   259e4:	strd	r0, [sp, #48]	; 0x30
   259e8:	ldr	r5, [sp, #108]	; 0x6c
   259ec:	add	r4, sp, #8192	; 0x2000
   259f0:	ldr	r1, [sp, #108]	; 0x6c
   259f4:	lsr	r3, ip, #14
   259f8:	mov	sl, ip
   259fc:	orr	r6, r3, r5, lsl #18
   25a00:	mov	r7, r5
   25a04:	orr	r1, r2, r1, lsl #14
   25a08:	lsr	r2, r5, #18
   25a0c:	str	r1, [r4, #-2408]	; 0xfffff698
   25a10:	orr	fp, r2, ip, lsl #14
   25a14:	lsr	r1, r5, #14
   25a18:	lsl	r3, ip, #23
   25a1c:	add	ip, sp, #8192	; 0x2000
   25a20:	orr	r0, r1, sl, lsl #18
   25a24:	orr	r1, r3, r7, lsr #9
   25a28:	ldr	r3, [sp, #48]	; 0x30
   25a2c:	str	r1, [ip, #-2392]	; 0xfffff6a8
   25a30:	lsl	r1, r7, #23
   25a34:	ldr	r7, [sp, #52]	; 0x34
   25a38:	movw	r5, #65530	; 0xfffa
   25a3c:	str	r6, [r4, #-2400]	; 0xfffff6a0
   25a40:	lsl	r2, r3, #30
   25a44:	orr	r6, r1, sl, lsr #9
   25a48:	ldr	sl, [sp, #52]	; 0x34
   25a4c:	str	r0, [ip, #-2396]	; 0xfffff6a4
   25a50:	orr	r7, r2, r7, lsr #2
   25a54:	str	r6, [ip, #-2388]	; 0xfffff6ac
   25a58:	movw	r4, #7720	; 0x1e28
   25a5c:	str	r7, [ip, #-2384]	; 0xfffff6b0
   25a60:	movt	r4, #9059	; 0x2363
   25a64:	ldrd	r6, [sp, #88]	; 0x58
   25a68:	lsl	r1, sl, #30
   25a6c:	ldr	r0, [sp, #48]	; 0x30
   25a70:	lsr	r3, r3, #28
   25a74:	adds	r4, r4, r6
   25a78:	movt	r5, #37054	; 0x90be
   25a7c:	str	fp, [ip, #-2404]	; 0xfffff69c
   25a80:	lsr	r2, sl, #28
   25a84:	orr	fp, r3, sl, lsl #4
   25a88:	adc	r5, r5, r7
   25a8c:	str	fp, [ip, #-2376]	; 0xfffff6b8
   25a90:	orr	r7, r1, r0, lsr #2
   25a94:	mov	ip, sl
   25a98:	add	r1, sp, #5632	; 0x1600
   25a9c:	add	sl, sp, #8192	; 0x2000
   25aa0:	lsl	r3, r0, #25
   25aa4:	add	fp, sp, #5632	; 0x1600
   25aa8:	str	r7, [sl, #-2380]	; 0xfffff6b4
   25aac:	ldrd	r6, [r1, #152]	; 0x98
   25ab0:	ldrd	r0, [r1, #160]	; 0xa0
   25ab4:	eor	r7, r7, r1
   25ab8:	ldr	r1, [sp, #48]	; 0x30
   25abc:	eor	r6, r6, r0
   25ac0:	orr	r1, r2, r1, lsl #4
   25ac4:	str	r1, [sl, #-2372]	; 0xfffff6bc
   25ac8:	ldrd	r0, [sp, #64]	; 0x40
   25acc:	orr	r2, r3, ip, lsr #7
   25ad0:	str	r2, [sl, #-2368]	; 0xfffff6c0
   25ad4:	lsl	r3, ip, #25
   25ad8:	ldrd	sl, [fp, #168]	; 0xa8
   25adc:	adds	r4, r4, r0
   25ae0:	adc	r5, r5, r1
   25ae4:	ldrd	r0, [sp, #104]	; 0x68
   25ae8:	eor	r6, r6, sl
   25aec:	eor	r7, r7, fp
   25af0:	ldrd	sl, [sp, #40]	; 0x28
   25af4:	add	ip, sp, #8192	; 0x2000
   25af8:	adds	r4, r4, r6
   25afc:	bic	r1, fp, r1
   25b00:	ldr	fp, [sp, #48]	; 0x30
   25b04:	bic	r0, sl, r0
   25b08:	adc	r5, r5, r7
   25b0c:	ldrd	r6, [sp, #72]	; 0x48
   25b10:	orr	fp, r3, fp, lsr #7
   25b14:	str	fp, [ip, #-2364]	; 0xfffff6c4
   25b18:	ldrd	sl, [sp, #104]	; 0x68
   25b1c:	ldrd	r2, [sp]
   25b20:	and	fp, fp, r9
   25b24:	and	sl, sl, r8
   25b28:	eor	r1, r1, fp
   25b2c:	add	fp, sp, #5632	; 0x1600
   25b30:	eor	r6, r6, r2
   25b34:	eor	r7, r7, r3
   25b38:	eor	r0, r0, sl
   25b3c:	ldrd	r2, [fp, #176]	; 0xb0
   25b40:	ldrd	sl, [fp, #184]	; 0xb8
   25b44:	adds	r0, r0, r4
   25b48:	adc	r1, r1, r5
   25b4c:	ldrd	r4, [sp, #72]	; 0x48
   25b50:	eor	r2, r2, sl
   25b54:	eor	r3, r3, fp
   25b58:	ldrd	sl, [sp, #48]	; 0x30
   25b5c:	and	r6, r6, sl
   25b60:	and	r7, r7, fp
   25b64:	ldrd	sl, [sp]
   25b68:	and	r5, r5, fp
   25b6c:	add	fp, sp, #5632	; 0x1600
   25b70:	and	r4, r4, sl
   25b74:	eor	r5, r5, r7
   25b78:	ldrd	sl, [fp, #192]	; 0xc0
   25b7c:	eor	r4, r4, r6
   25b80:	ldrd	r6, [sp, #8]
   25b84:	eor	r2, r2, sl
   25b88:	eor	r3, r3, fp
   25b8c:	adds	r6, r6, r0
   25b90:	adc	r7, r7, r1
   25b94:	adds	r4, r4, r2
   25b98:	adc	r5, r5, r3
   25b9c:	adds	sl, r4, r0
   25ba0:	strd	r6, [sp, #64]	; 0x40
   25ba4:	adc	fp, r5, r1
   25ba8:	strd	sl, [sp, #8]
   25bac:	lsr	r3, r6, #18
   25bb0:	ldr	fp, [sp, #64]	; 0x40
   25bb4:	orr	r4, r3, r7, lsl #14
   25bb8:	ldr	r5, [sp, #68]	; 0x44
   25bbc:	movw	r0, #48617	; 0xbde9
   25bc0:	str	r4, [ip, #-2360]	; 0xfffff6c8
   25bc4:	movt	r0, #56962	; 0xde82
   25bc8:	lsr	r2, fp, #14
   25bcc:	mov	sl, fp
   25bd0:	orr	r6, r2, r5, lsl #18
   25bd4:	str	r6, [ip, #-2352]	; 0xfffff6d0
   25bd8:	lsl	ip, fp, #23
   25bdc:	ldr	fp, [sp, #8]
   25be0:	add	r6, sp, #8192	; 0x2000
   25be4:	lsr	r3, r5, #18
   25be8:	lsr	r4, r5, #14
   25bec:	orr	r5, r3, sl, lsl #14
   25bf0:	lsl	r2, fp, #30
   25bf4:	str	r5, [r6, #-2356]	; 0xfffff6cc
   25bf8:	lsr	r3, fp, #28
   25bfc:	ldr	r5, [sp, #12]
   25c00:	ldr	fp, [sp, #68]	; 0x44
   25c04:	orr	sl, r4, sl, lsl #18
   25c08:	str	sl, [r6, #-2348]	; 0xfffff6d4
   25c0c:	add	sl, sp, #8192	; 0x2000
   25c10:	orr	r5, r2, r5, lsr #2
   25c14:	str	r5, [r6, #-2336]	; 0xfffff6e0
   25c18:	orr	fp, ip, fp, lsr #9
   25c1c:	ldr	ip, [sp, #68]	; 0x44
   25c20:	str	fp, [r6, #-2344]	; 0xfffff6d8
   25c24:	movw	r1, #27883	; 0x6ceb
   25c28:	ldr	r6, [sp, #12]
   25c2c:	movt	r1, #42064	; 0xa450
   25c30:	ldr	r5, [sp, #8]
   25c34:	lsl	r4, ip, #23
   25c38:	lsl	ip, r6, #30
   25c3c:	orr	r7, r3, r6, lsl #4
   25c40:	lsr	r2, r6, #28
   25c44:	str	r7, [sl, #-2328]	; 0xfffff6e8
   25c48:	ldr	r6, [sp, #64]	; 0x40
   25c4c:	orr	r7, ip, r5, lsr #2
   25c50:	ldr	ip, [sp, #12]
   25c54:	lsl	r3, r5, #25
   25c58:	str	r7, [sl, #-2332]	; 0xfffff6e4
   25c5c:	add	r7, sp, #5632	; 0x1600
   25c60:	orr	fp, r2, r5, lsl #4
   25c64:	orr	r6, r4, r6, lsr #9
   25c68:	str	fp, [sl, #-2324]	; 0xfffff6ec
   25c6c:	orr	ip, r3, ip, lsr #7
   25c70:	str	r6, [sl, #-2340]	; 0xfffff6dc
   25c74:	str	ip, [sl, #-2320]	; 0xfffff6f0
   25c78:	add	ip, sp, #8192	; 0x2000
   25c7c:	ldrd	sl, [r7, #200]	; 0xc8
   25c80:	ldrd	r6, [r7, #208]	; 0xd0
   25c84:	ldr	r2, [sp, #12]
   25c88:	eor	fp, fp, r7
   25c8c:	ldr	r7, [sp, #8]
   25c90:	eor	sl, sl, r6
   25c94:	ldrd	r4, [sp, #168]	; 0xa8
   25c98:	lsl	r3, r2, #25
   25c9c:	orr	r7, r3, r7, lsr #7
   25ca0:	ldrd	r2, [sp, #72]	; 0x48
   25ca4:	str	r7, [ip, #-2316]	; 0xfffff6f4
   25ca8:	adds	r0, r0, r4
   25cac:	ldrd	r6, [sp, #48]	; 0x30
   25cb0:	adc	r1, r1, r5
   25cb4:	ldrd	r4, [sp, #40]	; 0x28
   25cb8:	eor	r7, r7, r3
   25cbc:	add	r3, sp, #5632	; 0x1600
   25cc0:	eor	r6, r6, r2
   25cc4:	adds	r0, r0, r4
   25cc8:	ldrd	r2, [r3, #216]	; 0xd8
   25ccc:	adc	r1, r1, r5
   25cd0:	ldrd	r4, [sp, #64]	; 0x40
   25cd4:	eor	sl, sl, r2
   25cd8:	eor	fp, fp, r3
   25cdc:	ldrd	r2, [sp, #8]
   25ce0:	adds	r0, r0, sl
   25ce4:	adc	r1, r1, fp
   25ce8:	ldrd	sl, [sp, #104]	; 0x68
   25cec:	and	r6, r6, r2
   25cf0:	and	r7, r7, r3
   25cf4:	ldrd	r2, [sp, #64]	; 0x40
   25cf8:	bic	r4, r8, r4
   25cfc:	bic	r5, r9, r5
   25d00:	and	r3, r3, fp
   25d04:	add	fp, sp, #5632	; 0x1600
   25d08:	and	r2, r2, sl
   25d0c:	eor	r3, r3, r5
   25d10:	eor	r2, r2, r4
   25d14:	ldrd	r4, [fp, #224]	; 0xe0
   25d18:	ldrd	sl, [fp, #232]	; 0xe8
   25d1c:	adds	r0, r0, r2
   25d20:	adc	r1, r1, r3
   25d24:	ldrd	r2, [sp, #48]	; 0x30
   25d28:	eor	r5, r5, fp
   25d2c:	add	fp, sp, #5632	; 0x1600
   25d30:	eor	r4, r4, sl
   25d34:	ldrd	sl, [fp, #240]	; 0xf0
   25d38:	eor	r4, r4, sl
   25d3c:	eor	r5, r5, fp
   25d40:	ldrd	sl, [sp, #72]	; 0x48
   25d44:	and	r2, r2, sl
   25d48:	and	r3, r3, fp
   25d4c:	ldrd	sl, [sp]
   25d50:	eor	r2, r2, r6
   25d54:	eor	r3, r3, r7
   25d58:	movw	r6, #30997	; 0x7915
   25d5c:	adds	sl, sl, r0
   25d60:	movt	r6, #45766	; 0xb2c6
   25d64:	adc	fp, fp, r1
   25d68:	adds	r2, r2, r4
   25d6c:	strd	sl, [sp, #40]	; 0x28
   25d70:	adc	r3, r3, r5
   25d74:	lsr	ip, sl, #18
   25d78:	adds	r4, r2, r0
   25d7c:	ldrd	sl, [sp, #112]	; 0x70
   25d80:	adc	r5, r3, r1
   25d84:	ldrd	r2, [sp, #24]
   25d88:	movw	r7, #41975	; 0xa3f7
   25d8c:	ldrd	r0, [sp, #208]	; 0xd0
   25d90:	adds	sl, sl, r6
   25d94:	movt	r7, #48889	; 0xbef9
   25d98:	strd	r4, [sp]
   25d9c:	adc	fp, fp, r7
   25da0:	adds	r0, r0, r2
   25da4:	ldrd	r4, [sp, #16]
   25da8:	adc	r1, r1, r3
   25dac:	ldrd	r2, [sp, #240]	; 0xf0
   25db0:	ldrd	r6, [sp, #144]	; 0x90
   25db4:	adds	r2, r2, r4
   25db8:	strd	sl, [sp, #192]	; 0xc0
   25dbc:	ldrd	sl, [sp, #152]	; 0x98
   25dc0:	adc	r3, r3, r5
   25dc4:	adds	r0, r0, r6
   25dc8:	add	r4, sp, #8192	; 0x2000
   25dcc:	adc	r1, r1, r7
   25dd0:	adds	r2, r2, sl
   25dd4:	adc	r3, r3, fp
   25dd8:	ldrd	sl, [sp, #216]	; 0xd8
   25ddc:	ldr	r7, [sp, #44]	; 0x2c
   25de0:	adds	sl, sl, r0
   25de4:	adc	fp, fp, r1
   25de8:	ldrd	r0, [sp, #248]	; 0xf8
   25dec:	lsr	r5, sl, #6
   25df0:	adds	r0, r0, r2
   25df4:	ldr	r2, [sp, #44]	; 0x2c
   25df8:	adc	r1, r1, r3
   25dfc:	strd	r0, [sp, #176]	; 0xb0
   25e00:	ldr	r1, [sp, #40]	; 0x28
   25e04:	lsr	r6, r0, #6
   25e08:	orr	r2, ip, r2, lsl #14
   25e0c:	str	r2, [r4, #-2312]	; 0xfffff6f8
   25e10:	lsr	r2, r7, #14
   25e14:	add	r0, sp, #8192	; 0x2000
   25e18:	lsr	r3, r1, #14
   25e1c:	lsr	r1, r7, #18
   25e20:	orr	ip, r3, r7, lsl #18
   25e24:	str	ip, [r4, #-2304]	; 0xfffff700
   25e28:	ldr	r4, [sp, #40]	; 0x28
   25e2c:	mov	r7, r6
   25e30:	ldr	r6, [sp, #180]	; 0xb4
   25e34:	orr	r5, r5, fp, lsl #26
   25e38:	str	r5, [sp, #1120]	; 0x460
   25e3c:	lsr	r5, fp, #6
   25e40:	orr	ip, r1, r4, lsl #14
   25e44:	orr	r1, r2, r4, lsl #18
   25e48:	ldr	r2, [sp, #44]	; 0x2c
   25e4c:	lsl	r3, r4, #23
   25e50:	ldr	r4, [sp]
   25e54:	orr	r6, r7, r6, lsl #26
   25e58:	str	ip, [r0, #-2308]	; 0xfffff6fc
   25e5c:	add	r7, sp, #512	; 0x200
   25e60:	orr	r2, r3, r2, lsr #9
   25e64:	ldr	r3, [sp, #44]	; 0x2c
   25e68:	str	r1, [r0, #-2300]	; 0xfffff704
   25e6c:	lsr	r1, r4, #28
   25e70:	str	r2, [r0, #-2296]	; 0xfffff708
   25e74:	lsl	r0, r4, #30
   25e78:	lsl	ip, r3, #23
   25e7c:	add	r3, sp, #256	; 0x100
   25e80:	str	r6, [sp, #1136]	; 0x470
   25e84:	str	r5, [sp, #1124]	; 0x464
   25e88:	ldr	r6, [sp, #180]	; 0xb4
   25e8c:	ldrd	r4, [r3]
   25e90:	ldrd	r2, [sp, #32]
   25e94:	lsr	r6, r6, #6
   25e98:	str	r6, [sp, #1140]	; 0x474
   25e9c:	adds	r4, r4, r2
   25ea0:	adc	r5, r5, r3
   25ea4:	ldrd	r2, [r7, #-248]	; 0xffffff08
   25ea8:	ldrd	r6, [sp, #56]	; 0x38
   25eac:	adds	r2, r2, r6
   25eb0:	ldr	r6, [sp, #40]	; 0x28
   25eb4:	adc	r3, r3, r7
   25eb8:	add	r7, sp, #8192	; 0x2000
   25ebc:	orr	r6, ip, r6, lsr #9
   25ec0:	str	r6, [r7, #-2292]	; 0xfffff70c
   25ec4:	ldr	r6, [sp, #4]
   25ec8:	ldr	ip, [sp, #4]
   25ecc:	orr	ip, r0, ip, lsr #2
   25ed0:	lsl	r0, r6, #30
   25ed4:	str	ip, [r7, #-2288]	; 0xfffff710
   25ed8:	orr	ip, r1, r6, lsl #4
   25edc:	str	ip, [r7, #-2280]	; 0xfffff718
   25ee0:	lsr	ip, r6, #28
   25ee4:	ldr	r6, [sp]
   25ee8:	lsl	r1, r6, #25
   25eec:	ldrd	r6, [sp, #160]	; 0xa0
   25ef0:	adds	r6, r6, r4
   25ef4:	adc	r7, r7, r5
   25ef8:	ldrd	r4, [sp, #88]	; 0x58
   25efc:	strd	r6, [sp, #16]
   25f00:	add	r7, sp, #8192	; 0x2000
   25f04:	ldr	r6, [sp]
   25f08:	adds	r4, r4, r2
   25f0c:	adc	r5, r5, r3
   25f10:	strd	r4, [sp, #56]	; 0x38
   25f14:	ldr	r5, [sp, #176]	; 0xb0
   25f18:	add	r2, sp, #5888	; 0x1700
   25f1c:	orr	r6, r0, r6, lsr #2
   25f20:	ldr	r0, [sp, #180]	; 0xb4
   25f24:	str	r6, [r7, #-2284]	; 0xfffff714
   25f28:	lsl	r3, r5, #3
   25f2c:	ldr	r6, [sp, #176]	; 0xb0
   25f30:	orr	r0, r3, r0, lsr #29
   25f34:	add	r3, sp, #5632	; 0x1600
   25f38:	str	r0, [r7, #-2104]	; 0xfffff7c8
   25f3c:	ldrd	r4, [r3, #248]	; 0xf8
   25f40:	ldrd	r2, [r2]
   25f44:	eor	r5, r5, r3
   25f48:	ldr	r3, [sp]
   25f4c:	eor	r4, r4, r2
   25f50:	orr	r3, ip, r3, lsl #4
   25f54:	ldr	ip, [sp, #180]	; 0xb4
   25f58:	str	r3, [r7, #-2276]	; 0xfffff71c
   25f5c:	lsr	r3, r6, #19
   25f60:	ldr	r6, [sp, #4]
   25f64:	orr	ip, r3, ip, lsl #13
   25f68:	lsl	r3, sl, #3
   25f6c:	orr	r0, r3, fp, lsr #29
   25f70:	lsr	r3, sl, #19
   25f74:	orr	r2, r3, fp, lsl #13
   25f78:	ldr	r3, [sp, #4]
   25f7c:	str	ip, [r7, #-2096]	; 0xfffff7d0
   25f80:	str	r0, [r7, #-2136]	; 0xfffff7a8
   25f84:	str	r2, [r7, #-2128]	; 0xfffff7b0
   25f88:	orr	r3, r1, r3, lsr #7
   25f8c:	str	r3, [r7, #-2272]	; 0xfffff720
   25f90:	add	r7, sp, #6144	; 0x1800
   25f94:	ldrd	r2, [sp, #192]	; 0xc0
   25f98:	lsl	r1, r6, #25
   25f9c:	ldrd	r6, [r7, #-248]	; 0xffffff08
   25fa0:	adds	r8, r8, r2
   25fa4:	ldr	ip, [sp]
   25fa8:	adc	r9, r9, r3
   25fac:	eor	r4, r4, r6
   25fb0:	eor	r5, r5, r7
   25fb4:	ldrd	r2, [sp, #40]	; 0x28
   25fb8:	ldrd	r6, [sp, #104]	; 0x68
   25fbc:	orr	ip, r1, ip, lsr #7
   25fc0:	adds	r8, r8, r4
   25fc4:	bic	r3, r7, r3
   25fc8:	ldr	r7, [sp, #180]	; 0xb4
   25fcc:	bic	r2, r6, r2
   25fd0:	add	r6, sp, #8192	; 0x2000
   25fd4:	adc	r9, r9, r5
   25fd8:	lsl	r0, r7, #3
   25fdc:	ldr	r7, [sp, #176]	; 0xb0
   25fe0:	str	ip, [r6, #-2268]	; 0xfffff724
   25fe4:	orr	r7, r0, r7, lsr #29
   25fe8:	str	r7, [r6, #-2100]	; 0xfffff7cc
   25fec:	ldrd	r6, [sp, #64]	; 0x40
   25ff0:	ldrd	r0, [sp, #40]	; 0x28
   25ff4:	ldrd	r4, [sp, #48]	; 0x30
   25ff8:	and	r0, r0, r6
   25ffc:	and	r1, r1, r7
   26000:	ldrd	r6, [sp, #8]
   26004:	eor	r3, r3, r1
   26008:	ldr	ip, [sp, #176]	; 0xb0
   2600c:	eor	r2, r2, r0
   26010:	eor	r7, r7, r5
   26014:	ldr	r5, [sp, #180]	; 0xb4
   26018:	add	r0, sp, #8192	; 0x2000
   2601c:	eor	r6, r6, r4
   26020:	adds	r2, r2, r8
   26024:	lsr	r1, r5, #19
   26028:	adc	r3, r3, r9
   2602c:	orr	ip, r1, ip, lsl #13
   26030:	lsl	r1, fp, #3
   26034:	orr	r4, r1, sl, lsr #29
   26038:	lsr	r1, fp, #19
   2603c:	orr	r5, r1, sl, lsl #13
   26040:	str	r5, [r0, #-2124]	; 0xfffff7b4
   26044:	add	r5, sp, #6144	; 0x1800
   26048:	str	ip, [r0, #-2092]	; 0xfffff7d4
   2604c:	str	r4, [r0, #-2132]	; 0xfffff7ac
   26050:	ldrd	r0, [r5, #-240]	; 0xffffff10
   26054:	ldrd	r4, [r5, #-232]	; 0xffffff18
   26058:	ldrd	r8, [sp, #48]	; 0x30
   2605c:	eor	r0, r0, r4
   26060:	eor	r1, r1, r5
   26064:	ldrd	r4, [sp]
   26068:	and	r6, r6, r4
   2606c:	and	r7, r7, r5
   26070:	ldrd	r4, [sp, #8]
   26074:	and	r5, r5, r9
   26078:	add	r9, sp, #6144	; 0x1800
   2607c:	and	r4, r4, r8
   26080:	eor	r5, r5, r7
   26084:	ldrd	r8, [r9, #-224]	; 0xffffff20
   26088:	eor	r4, r4, r6
   2608c:	ldrd	r6, [sp, #72]	; 0x48
   26090:	eor	r0, r0, r8
   26094:	eor	r1, r1, r9
   26098:	adds	r6, r6, r2
   2609c:	adc	r7, r7, r3
   260a0:	adds	r0, r0, r4
   260a4:	adc	r1, r1, r5
   260a8:	add	r5, sp, #6144	; 0x1800
   260ac:	strd	r6, [sp, #32]
   260b0:	add	r7, sp, #1024	; 0x400
   260b4:	ldrd	r8, [r5, #-88]	; 0xffffffa8
   260b8:	ldrd	r4, [r5, #-80]	; 0xffffffb0
   260bc:	ldrd	r6, [r7, #96]	; 0x60
   260c0:	eor	r8, r8, r4
   260c4:	eor	r9, r9, r5
   260c8:	eor	r8, r8, r6
   260cc:	eor	r9, r9, r7
   260d0:	ldrd	r6, [sp, #16]
   260d4:	adds	r4, r0, r2
   260d8:	adc	r5, r1, r3
   260dc:	add	r1, sp, #1024	; 0x400
   260e0:	adds	r6, r6, r8
   260e4:	strd	r4, [sp, #24]
   260e8:	adc	r7, r7, r9
   260ec:	add	r9, sp, #6144	; 0x1800
   260f0:	ldrd	r0, [r1, #112]	; 0x70
   260f4:	ldrd	r4, [r9, #-56]	; 0xffffffc8
   260f8:	ldrd	r8, [r9, #-48]	; 0xffffffd0
   260fc:	strd	r6, [sp, #72]	; 0x48
   26100:	eor	r4, r4, r8
   26104:	ldrd	r6, [sp, #56]	; 0x38
   26108:	eor	r4, r4, r0
   2610c:	eor	r5, r5, r9
   26110:	adds	r6, r6, r4
   26114:	eor	r5, r5, r1
   26118:	adc	r7, r7, r5
   2611c:	strd	r6, [sp, #192]	; 0xc0
   26120:	ldr	r7, [sp, #72]	; 0x48
   26124:	lsr	ip, r6, #6
   26128:	ldr	r8, [sp, #76]	; 0x4c
   2612c:	add	r4, sp, #8192	; 0x2000
   26130:	ldr	r0, [sp, #76]	; 0x4c
   26134:	lsr	r7, r7, #6
   26138:	ldr	r2, [sp, #32]
   2613c:	orr	r8, r7, r8, lsl #26
   26140:	str	r8, [sp, #1152]	; 0x480
   26144:	lsr	r0, r0, #6
   26148:	str	r0, [sp, #1156]	; 0x484
   2614c:	ldr	r1, [sp, #196]	; 0xc4
   26150:	lsr	r3, r2, #18
   26154:	ldrd	r6, [sp, #80]	; 0x50
   26158:	lsr	r2, r2, #14
   2615c:	ldr	r9, [sp, #76]	; 0x4c
   26160:	orr	r1, ip, r1, lsl #26
   26164:	str	r1, [sp, #1168]	; 0x490
   26168:	ldrd	r0, [sp, #200]	; 0xc8
   2616c:	ldr	r8, [sp, #196]	; 0xc4
   26170:	adds	r0, r0, r6
   26174:	ldr	r6, [sp, #76]	; 0x4c
   26178:	adc	r1, r1, r7
   2617c:	ldr	r7, [sp, #72]	; 0x48
   26180:	lsr	r8, r8, #6
   26184:	str	r8, [sp, #1172]	; 0x494
   26188:	ldr	r8, [sp, #196]	; 0xc4
   2618c:	lsl	ip, r7, #3
   26190:	ldr	r5, [sp, #196]	; 0xc4
   26194:	orr	r9, ip, r9, lsr #29
   26198:	lsr	ip, r7, #19
   2619c:	ldr	r7, [sp, #192]	; 0xc0
   261a0:	orr	r6, ip, r6, lsl #13
   261a4:	str	r9, [r4, #-2072]	; 0xfffff7e8
   261a8:	str	r6, [r4, #-2064]	; 0xfffff7f0
   261ac:	lsl	ip, r7, #3
   261b0:	orr	r8, ip, r8, lsr #29
   261b4:	lsr	ip, r7, #19
   261b8:	add	r7, sp, #512	; 0x200
   261bc:	str	r8, [r4, #-2040]	; 0xfffff808
   261c0:	orr	r5, ip, r5, lsl #13
   261c4:	ldr	ip, [sp, #76]	; 0x4c
   261c8:	ldrd	r8, [r7, #-224]	; 0xffffff20
   261cc:	ldrd	r6, [sp, #96]	; 0x60
   261d0:	str	r5, [r4, #-2032]	; 0xfffff810
   261d4:	lsl	r4, ip, #3
   261d8:	adds	r8, r8, r6
   261dc:	lsr	ip, ip, #19
   261e0:	adc	r9, r9, r7
   261e4:	ldr	r7, [sp, #72]	; 0x48
   261e8:	add	r6, sp, #8192	; 0x2000
   261ec:	ldr	r5, [sp, #72]	; 0x48
   261f0:	orr	r7, ip, r7, lsl #13
   261f4:	ldr	ip, [sp, #196]	; 0xc4
   261f8:	str	r7, [r6, #-2060]	; 0xfffff7f4
   261fc:	orr	r5, r4, r5, lsr #29
   26200:	ldr	r7, [sp, #192]	; 0xc0
   26204:	lsl	r4, ip, #3
   26208:	lsr	ip, ip, #19
   2620c:	str	r5, [r6, #-2068]	; 0xfffff7ec
   26210:	orr	r7, ip, r7, lsl #13
   26214:	ldr	ip, [sp, #36]	; 0x24
   26218:	ldr	r5, [sp, #192]	; 0xc0
   2621c:	str	r7, [r6, #-2028]	; 0xfffff814
   26220:	orr	ip, r3, ip, lsl #14
   26224:	ldr	r3, [sp, #36]	; 0x24
   26228:	orr	r5, r4, r5, lsr #29
   2622c:	str	ip, [r6, #-2264]	; 0xfffff728
   26230:	ldr	ip, [sp, #32]
   26234:	orr	r4, r2, r3, lsl #18
   26238:	ldr	r2, [sp, #24]
   2623c:	str	r5, [r6, #-2036]	; 0xfffff80c
   26240:	lsr	r7, r3, #18
   26244:	str	r4, [r6, #-2256]	; 0xfffff730
   26248:	lsl	r5, ip, #23
   2624c:	lsr	r6, r3, #14
   26250:	lsl	r4, r2, #30
   26254:	lsr	ip, r2, #28
   26258:	ldrd	r2, [sp, #168]	; 0xa8
   2625c:	adds	r0, r0, r2
   26260:	adc	r1, r1, r3
   26264:	ldrd	r2, [sp, #112]	; 0x70
   26268:	adds	r2, r2, r8
   2626c:	adc	r3, r3, r9
   26270:	add	r9, sp, #6144	; 0x1800
   26274:	strd	r2, [sp, #16]
   26278:	ldrd	r2, [r9, #-24]	; 0xffffffe8
   2627c:	ldrd	r8, [r9, #-16]
   26280:	eor	r3, r3, r9
   26284:	add	r9, sp, #1024	; 0x400
   26288:	eor	r2, r2, r8
   2628c:	ldrd	r8, [r9, #128]	; 0x80
   26290:	eor	r2, r2, r8
   26294:	ldr	r8, [sp, #32]
   26298:	eor	r3, r3, r9
   2629c:	add	r9, sp, #8192	; 0x2000
   262a0:	orr	r8, r7, r8, lsl #14
   262a4:	ldr	r7, [sp, #32]
   262a8:	str	r8, [r9, #-2260]	; 0xfffff72c
   262ac:	ldr	r8, [sp, #36]	; 0x24
   262b0:	orr	r7, r6, r7, lsl #18
   262b4:	str	r7, [r9, #-2252]	; 0xfffff734
   262b8:	add	r7, sp, #8192	; 0x2000
   262bc:	orr	r8, r5, r8, lsr #9
   262c0:	ldr	r5, [sp, #28]
   262c4:	str	r8, [r9, #-2248]	; 0xfffff738
   262c8:	ldr	r8, [sp, #28]
   262cc:	ldr	r9, [sp, #36]	; 0x24
   262d0:	orr	r5, r4, r5, lsr #2
   262d4:	str	r5, [r7, #-2240]	; 0xfffff740
   262d8:	lsr	r4, r8, #28
   262dc:	lsl	r5, r8, #30
   262e0:	lsl	r6, r9, #23
   262e4:	orr	r9, ip, r8, lsl #4
   262e8:	adds	r8, r0, r2
   262ec:	str	r9, [r7, #-2232]	; 0xfffff748
   262f0:	adc	r9, r1, r3
   262f4:	add	r1, sp, #6144	; 0x1800
   262f8:	ldr	r7, [sp, #24]
   262fc:	ldrd	r2, [r1, #8]
   26300:	ldrd	r0, [r1, #16]
   26304:	strd	r8, [sp, #200]	; 0xc8
   26308:	add	r9, sp, #1024	; 0x400
   2630c:	eor	r2, r2, r0
   26310:	eor	r3, r3, r1
   26314:	ldr	r0, [sp, #24]
   26318:	lsl	ip, r7, #25
   2631c:	ldr	r1, [sp, #32]
   26320:	add	r7, sp, #8192	; 0x2000
   26324:	ldrd	r8, [r9, #144]	; 0x90
   26328:	orr	r0, r5, r0, lsr #2
   2632c:	str	r0, [r7, #-2236]	; 0xfffff744
   26330:	orr	r1, r6, r1, lsr #9
   26334:	str	r1, [r7, #-2244]	; 0xfffff73c
   26338:	ldrd	r6, [sp, #16]
   2633c:	eor	r2, r2, r8
   26340:	eor	r3, r3, r9
   26344:	add	r8, sp, #8192	; 0x2000
   26348:	adds	r6, r6, r2
   2634c:	ldr	r9, [sp, #28]
   26350:	adc	r7, r7, r3
   26354:	strd	r6, [sp, #208]	; 0xd0
   26358:	ldr	r7, [sp, #24]
   2635c:	movw	r0, #21291	; 0x532b
   26360:	orr	r9, ip, r9, lsr #7
   26364:	movt	r0, #58226	; 0xe372
   26368:	str	r9, [r8, #-2224]	; 0xfffff750
   2636c:	movw	r1, #30962	; 0x78f2
   26370:	orr	r7, r4, r7, lsl #4
   26374:	str	r7, [r8, #-2228]	; 0xfffff74c
   26378:	add	r7, sp, #6144	; 0x1800
   2637c:	ldrd	r4, [sp, #184]	; 0xb8
   26380:	movt	r1, #50801	; 0xc671
   26384:	ldr	ip, [sp, #28]
   26388:	ldrd	r8, [r7, #-216]	; 0xffffff28
   2638c:	adds	r4, r4, r0
   26390:	ldrd	r6, [r7, #-208]	; 0xffffff30
   26394:	adc	r5, r5, r1
   26398:	ldrd	r0, [sp, #8]
   2639c:	add	r2, sp, #8192	; 0x2000
   263a0:	eor	r8, r8, r6
   263a4:	eor	r9, r9, r7
   263a8:	ldrd	r6, [sp]
   263ac:	lsl	r3, ip, #25
   263b0:	eor	r7, r7, r1
   263b4:	ldr	r1, [sp, #24]
   263b8:	eor	r6, r6, r0
   263bc:	orr	r1, r3, r1, lsr #7
   263c0:	str	r1, [r2, #-2220]	; 0xfffff754
   263c4:	ldrd	r0, [sp, #104]	; 0x68
   263c8:	ldr	ip, [sp, #140]	; 0x8c
   263cc:	adds	r0, r0, r4
   263d0:	adc	r1, r1, r5
   263d4:	add	r5, sp, #6144	; 0x1800
   263d8:	strd	r0, [sp, #16]
   263dc:	lsr	r3, ip, #1
   263e0:	ldrd	r4, [r5, #-200]	; 0xffffff38
   263e4:	ldrd	r0, [sp, #32]
   263e8:	eor	r8, r8, r4
   263ec:	eor	r9, r9, r5
   263f0:	ldrd	r4, [sp, #64]	; 0x40
   263f4:	bic	r0, r4, r0
   263f8:	bic	r1, r5, r1
   263fc:	ldrd	r4, [sp, #24]
   26400:	and	r7, r7, r5
   26404:	ldr	r5, [sp, #136]	; 0x88
   26408:	and	r6, r6, r4
   2640c:	orr	r5, r3, r5, lsl #31
   26410:	str	r5, [r2, #-1980]	; 0xfffff844
   26414:	ldrd	r4, [sp, #16]
   26418:	ldr	r2, [sp, #200]	; 0xc8
   2641c:	adds	r4, r4, r8
   26420:	adc	r5, r5, r9
   26424:	ldrd	r8, [sp, #40]	; 0x28
   26428:	lsl	ip, r2, #3
   2642c:	ldrd	r2, [sp, #32]
   26430:	strd	r4, [sp, #16]
   26434:	add	r5, sp, #6144	; 0x1800
   26438:	and	r3, r3, r9
   2643c:	ldr	r9, [sp, #200]	; 0xc8
   26440:	eor	r3, r3, r1
   26444:	add	r1, sp, #6144	; 0x1800
   26448:	and	r2, r2, r8
   2644c:	ldrd	r4, [r5, #-176]	; 0xffffff50
   26450:	lsr	r9, r9, #6
   26454:	eor	r2, r2, r0
   26458:	str	r9, [sp, #1184]	; 0x4a0
   2645c:	ldrd	r8, [r1, #-192]	; 0xffffff40
   26460:	ldrd	r0, [r1, #-184]	; 0xffffff48
   26464:	eor	r8, r8, r0
   26468:	eor	r9, r9, r1
   2646c:	ldr	r0, [sp, #208]	; 0xd0
   26470:	eor	r8, r8, r4
   26474:	ldr	r1, [sp, #204]	; 0xcc
   26478:	add	r4, sp, #8192	; 0x2000
   2647c:	eor	r9, r9, r5
   26480:	lsr	r0, r0, #6
   26484:	str	r0, [sp, #1200]	; 0x4b0
   26488:	orr	r1, ip, r1, lsr #29
   2648c:	str	r1, [r4, #-2008]	; 0xfffff828
   26490:	ldrd	r4, [sp, #8]
   26494:	ldrd	r0, [sp]
   26498:	and	r1, r1, r5
   2649c:	add	r5, sp, #6144	; 0x1800
   264a0:	and	r0, r0, r4
   264a4:	eor	r7, r7, r1
   264a8:	eor	r6, r6, r0
   264ac:	ldrd	r0, [r5, #24]
   264b0:	ldrd	r4, [r5, #32]
   264b4:	eor	r1, r1, r5
   264b8:	add	r5, sp, #1024	; 0x400
   264bc:	eor	r0, r0, r4
   264c0:	ldrd	r4, [r5, #152]	; 0x98
   264c4:	eor	r0, r0, r4
   264c8:	eor	r1, r1, r5
   264cc:	ldrd	r4, [sp, #16]
   264d0:	adds	r2, r2, r4
   264d4:	ldr	r4, [sp, #208]	; 0xd0
   264d8:	adc	r3, r3, r5
   264dc:	ldr	r5, [sp, #200]	; 0xc8
   264e0:	adds	r6, r6, r8
   264e4:	ldr	r8, [sp, #204]	; 0xcc
   264e8:	adc	r7, r7, r9
   264ec:	add	r9, sp, #8192	; 0x2000
   264f0:	lsr	ip, r5, #19
   264f4:	ldr	r5, [sp, #212]	; 0xd4
   264f8:	orr	r8, ip, r8, lsl #13
   264fc:	lsl	ip, r4, #3
   26500:	str	r8, [r9, #-2000]	; 0xfffff830
   26504:	orr	r5, ip, r5, lsr #29
   26508:	lsr	ip, r4, #19
   2650c:	str	r5, [r9, #-1976]	; 0xfffff848
   26510:	ldr	r4, [sp, #212]	; 0xd4
   26514:	ldr	r5, [sp, #204]	; 0xcc
   26518:	ldr	r8, [sp, #1184]	; 0x4a0
   2651c:	orr	r4, ip, r4, lsl #13
   26520:	str	r4, [r9, #-1968]	; 0xfffff850
   26524:	ldr	r9, [sp, #212]	; 0xd4
   26528:	orr	r8, r8, r5, lsl #26
   2652c:	ldr	r4, [sp, #1200]	; 0x4b0
   26530:	lsl	ip, r5, #3
   26534:	str	r8, [sp, #1184]	; 0x4a0
   26538:	orr	r9, r4, r9, lsl #26
   2653c:	str	r9, [sp, #1200]	; 0x4b0
   26540:	ldrd	r8, [sp, #120]	; 0x78
   26544:	add	r4, sp, #8192	; 0x2000
   26548:	adds	r0, r0, r8
   2654c:	ldr	r8, [sp, #212]	; 0xd4
   26550:	adc	r1, r1, r9
   26554:	ldr	r9, [sp, #200]	; 0xc8
   26558:	orr	r9, ip, r9, lsr #29
   2655c:	lsl	ip, r8, #3
   26560:	str	r9, [r4, #-2004]	; 0xfffff82c
   26564:	lsr	r4, r5, #19
   26568:	ldr	r9, [sp, #200]	; 0xc8
   2656c:	add	r5, sp, #8192	; 0x2000
   26570:	ldr	r8, [sp, #208]	; 0xd0
   26574:	orr	r9, r4, r9, lsl #13
   26578:	str	r9, [r5, #-1996]	; 0xfffff834
   2657c:	orr	r8, ip, r8, lsr #29
   26580:	str	r8, [r5, #-1972]	; 0xfffff84c
   26584:	ldrd	r4, [sp, #48]	; 0x30
   26588:	add	r8, sp, #8192	; 0x2000
   2658c:	ldr	r9, [sp, #212]	; 0xd4
   26590:	adds	r4, r4, r2
   26594:	adc	r5, r5, r3
   26598:	strd	r4, [sp, #56]	; 0x38
   2659c:	ldr	r5, [sp, #208]	; 0xd0
   265a0:	lsr	ip, r9, #19
   265a4:	add	r9, sp, #6144	; 0x1800
   265a8:	orr	r5, ip, r5, lsl #13
   265ac:	str	r5, [r8, #-1964]	; 0xfffff854
   265b0:	ldrd	r4, [r9, #56]	; 0x38
   265b4:	ldrd	r8, [r9, #64]	; 0x40
   265b8:	ldr	ip, [sp, #212]	; 0xd4
   265bc:	eor	r5, r5, r9
   265c0:	add	r9, sp, #1024	; 0x400
   265c4:	eor	r4, r4, r8
   265c8:	ldrd	r8, [r9, #168]	; 0xa8
   265cc:	lsr	ip, ip, #6
   265d0:	str	ip, [sp, #1204]	; 0x4b4
   265d4:	eor	r4, r4, r8
   265d8:	adds	r8, r6, r2
   265dc:	eor	r5, r5, r9
   265e0:	adc	r9, r7, r3
   265e4:	ldrd	r2, [sp, #184]	; 0xb8
   265e8:	strd	r8, [sp, #16]
   265ec:	ldr	r9, [sp, #204]	; 0xcc
   265f0:	adds	r0, r0, r2
   265f4:	ldrd	r6, [sp, #128]	; 0x80
   265f8:	adc	r1, r1, r3
   265fc:	lsr	r9, r9, #6
   26600:	adds	r4, r4, r6
   26604:	str	r9, [sp, #1188]	; 0x4a4
   26608:	add	r9, sp, #6144	; 0x1800
   2660c:	adc	r5, r5, r7
   26610:	add	r7, sp, #1024	; 0x400
   26614:	ldrd	r2, [r9, #40]	; 0x28
   26618:	adds	r4, r4, sl
   2661c:	ldrd	r8, [r9, #48]	; 0x30
   26620:	adc	r5, r5, fp
   26624:	ldrd	r6, [r7, #160]	; 0xa0
   26628:	eor	r2, r2, r8
   2662c:	eor	r3, r3, r9
   26630:	ldr	r8, [sp, #56]	; 0x38
   26634:	eor	r2, r2, r6
   26638:	adds	r6, r0, r2
   2663c:	eor	r3, r3, r7
   26640:	add	r9, sp, #6144	; 0x1800
   26644:	adc	r7, r1, r3
   26648:	add	r1, sp, #1024	; 0x400
   2664c:	strd	r6, [sp, #120]	; 0x78
   26650:	lsr	ip, r8, #18
   26654:	ldrd	r2, [r9, #72]	; 0x48
   26658:	ldrd	r8, [r9, #80]	; 0x50
   2665c:	ldrd	r0, [r1, #176]	; 0xb0
   26660:	eor	r2, r2, r8
   26664:	eor	r3, r3, r9
   26668:	eor	r2, r2, r0
   2666c:	eor	r3, r3, r1
   26670:	adds	r8, r4, r2
   26674:	ldr	r6, [sp, #56]	; 0x38
   26678:	adc	r9, r5, r3
   2667c:	strd	r8, [sp, #128]	; 0x80
   26680:	ldr	r9, [sp, #144]	; 0x90
   26684:	add	r2, sp, #8192	; 0x2000
   26688:	ldr	r0, [sp, #148]	; 0x94
   2668c:	lsr	r1, r6, #14
   26690:	ldr	r5, [sp, #148]	; 0x94
   26694:	ldr	r6, [sp, #152]	; 0x98
   26698:	lsr	r3, r9, #8
   2669c:	ldr	r7, [sp, #156]	; 0x9c
   266a0:	orr	r0, r3, r0, lsl #24
   266a4:	mov	r4, r9
   266a8:	str	r0, [r2, #-1960]	; 0xfffff858
   266ac:	lsr	r3, r9, #1
   266b0:	ldr	r0, [sp, #148]	; 0x94
   266b4:	ldr	r9, [sp, #156]	; 0x9c
   266b8:	orr	r5, r3, r5, lsl #31
   266bc:	lsr	r3, r6, #8
   266c0:	mov	r8, r6
   266c4:	orr	r7, r3, r7, lsl #24
   266c8:	lsr	r3, r6, #1
   266cc:	str	r7, [r2, #-1928]	; 0xfffff878
   266d0:	orr	r9, r3, r9, lsl #31
   266d4:	ldr	r7, [sp, #156]	; 0x9c
   266d8:	lsr	r3, r0, #8
   266dc:	ldr	r6, [sp, #144]	; 0x90
   266e0:	orr	r4, r3, r4, lsl #24
   266e4:	lsr	r3, r0, #1
   266e8:	ldr	r0, [sp, #152]	; 0x98
   266ec:	str	r5, [r2, #-1952]	; 0xfffff860
   266f0:	orr	r6, r3, r6, lsl #31
   266f4:	lsr	r3, r7, #8
   266f8:	orr	r8, r3, r8, lsl #24
   266fc:	lsr	r3, r7, #1
   26700:	str	r9, [r2, #-1920]	; 0xfffff880
   26704:	orr	r0, r3, r0, lsl #31
   26708:	str	r4, [r2, #-1956]	; 0xfffff85c
   2670c:	str	r6, [r2, #-1948]	; 0xfffff864
   26710:	add	r6, sp, #8192	; 0x2000
   26714:	str	r8, [r2, #-1924]	; 0xfffff87c
   26718:	str	r0, [r2, #-1916]	; 0xfffff884
   2671c:	ldr	r2, [sp, #120]	; 0x78
   26720:	ldr	r5, [sp, #124]	; 0x7c
   26724:	ldr	r0, [sp, #128]	; 0x80
   26728:	lsl	r3, r2, #3
   2672c:	ldr	r9, [sp, #124]	; 0x7c
   26730:	lsr	r4, r2, #6
   26734:	orr	r5, r3, r5, lsr #29
   26738:	ldr	r8, [sp, #128]	; 0x80
   2673c:	lsr	r3, r2, #19
   26740:	ldr	r2, [sp, #132]	; 0x84
   26744:	orr	r9, r3, r9, lsl #13
   26748:	lsl	r3, r0, #3
   2674c:	str	r5, [r6, #-1944]	; 0xfffff868
   26750:	str	r9, [r6, #-1936]	; 0xfffff870
   26754:	lsr	r8, r8, #6
   26758:	orr	r2, r3, r2, lsr #29
   2675c:	str	r4, [sp, #1216]	; 0x4c0
   26760:	str	r8, [sp, #1232]	; 0x4d0
   26764:	lsr	r3, r0, #19
   26768:	str	r2, [r6, #-1912]	; 0xfffff888
   2676c:	add	r9, sp, #8192	; 0x2000
   26770:	ldr	r5, [sp, #132]	; 0x84
   26774:	ldr	r8, [sp, #120]	; 0x78
   26778:	ldr	r7, [sp, #1216]	; 0x4c0
   2677c:	orr	r5, r3, r5, lsl #13
   26780:	str	r5, [r6, #-1904]	; 0xfffff890
   26784:	ldr	r6, [sp, #124]	; 0x7c
   26788:	ldr	r5, [sp, #120]	; 0x78
   2678c:	ldr	r2, [sp, #132]	; 0x84
   26790:	lsl	r3, r6, #3
   26794:	ldr	r4, [sp, #1232]	; 0x4d0
   26798:	orr	r7, r7, r6, lsl #26
   2679c:	orr	r8, r3, r8, lsr #29
   267a0:	str	r7, [sp, #1216]	; 0x4c0
   267a4:	lsr	r3, r6, #19
   267a8:	add	r7, sp, #6144	; 0x1800
   267ac:	str	r8, [r9, #-1940]	; 0xfffff86c
   267b0:	orr	r5, r3, r5, lsl #13
   267b4:	str	r5, [r9, #-1932]	; 0xfffff874
   267b8:	add	r9, sp, #1024	; 0x400
   267bc:	orr	r2, r4, r2, lsl #26
   267c0:	mov	r0, r6
   267c4:	str	r2, [sp, #1232]	; 0x4d0
   267c8:	ldrd	r2, [r7, #88]	; 0x58
   267cc:	lsr	r0, r0, #6
   267d0:	ldrd	r6, [r7, #96]	; 0x60
   267d4:	ldrd	r8, [r9, #184]	; 0xb8
   267d8:	ldrd	r4, [sp, #136]	; 0x88
   267dc:	eor	r2, r2, r6
   267e0:	eor	r2, r2, r8
   267e4:	eor	r3, r3, r7
   267e8:	adds	r4, r4, r2
   267ec:	eor	r3, r3, r9
   267f0:	adc	r5, r5, r3
   267f4:	add	r3, sp, #6144	; 0x1800
   267f8:	add	r7, sp, #1024	; 0x400
   267fc:	str	r0, [sp, #1220]	; 0x4c4
   26800:	ldrd	r8, [r3, #120]	; 0x78
   26804:	ldrd	r2, [r3, #128]	; 0x80
   26808:	ldrd	r6, [r7, #200]	; 0xc8
   2680c:	eor	r8, r8, r2
   26810:	eor	r9, r9, r3
   26814:	eor	r8, r8, r6
   26818:	ldrd	r2, [sp, #144]	; 0x90
   2681c:	ldr	r6, [sp, #132]	; 0x84
   26820:	eor	r9, r9, r7
   26824:	ldr	r7, [sp, #128]	; 0x80
   26828:	adds	r8, r8, r2
   2682c:	adc	r9, r9, r3
   26830:	ldr	r0, [sp, #132]	; 0x84
   26834:	lsl	r3, r6, #3
   26838:	orr	r7, r3, r7, lsr #29
   2683c:	lsr	r3, r6, #19
   26840:	ldr	r6, [sp, #128]	; 0x80
   26844:	lsr	r0, r0, #6
   26848:	str	r0, [sp, #1236]	; 0x4d4
   2684c:	add	r0, sp, #8192	; 0x2000
   26850:	orr	r6, r3, r6, lsl #13
   26854:	ldrd	r2, [sp, #176]	; 0xb0
   26858:	str	r7, [r0, #-1908]	; 0xfffff88c
   2685c:	str	r6, [r0, #-1900]	; 0xfffff894
   26860:	adds	r4, r4, r2
   26864:	ldrd	r6, [sp, #72]	; 0x48
   26868:	adc	r5, r5, r3
   2686c:	adds	r8, r8, r6
   26870:	adc	r9, r9, r7
   26874:	add	r7, sp, #6144	; 0x1800
   26878:	ldrd	r2, [r7, #104]	; 0x68
   2687c:	ldrd	r6, [r7, #112]	; 0x70
   26880:	eor	r3, r3, r7
   26884:	add	r7, sp, #1024	; 0x400
   26888:	eor	r2, r2, r6
   2688c:	ldrd	r6, [r7, #192]	; 0xc0
   26890:	eor	r2, r2, r6
   26894:	ldr	r6, [sp, #60]	; 0x3c
   26898:	eor	r3, r3, r7
   2689c:	orr	r6, ip, r6, lsl #14
   268a0:	str	r6, [r0, #-1768]	; 0xfffff918
   268a4:	ldr	r7, [sp, #60]	; 0x3c
   268a8:	orr	r6, r1, r7, lsl #18
   268ac:	str	r6, [r0, #-1760]	; 0xfffff920
   268b0:	ldr	r6, [sp, #56]	; 0x38
   268b4:	lsr	ip, r7, #18
   268b8:	lsr	r0, r7, #14
   268bc:	lsl	r1, r6, #23
   268c0:	adds	r6, r4, r2
   268c4:	adc	r7, r5, r3
   268c8:	add	r5, sp, #6144	; 0x1800
   268cc:	strd	r6, [sp, #136]	; 0x88
   268d0:	add	r7, sp, #1024	; 0x400
   268d4:	ldrd	r2, [r5, #136]	; 0x88
   268d8:	ldrd	r4, [r5, #144]	; 0x90
   268dc:	ldrd	r6, [r7, #208]	; 0xd0
   268e0:	eor	r2, r2, r4
   268e4:	eor	r3, r3, r5
   268e8:	eor	r2, r2, r6
   268ec:	ldr	r4, [sp, #56]	; 0x38
   268f0:	adds	r6, r8, r2
   268f4:	eor	r3, r3, r7
   268f8:	ldr	r8, [sp, #56]	; 0x38
   268fc:	add	r5, sp, #8192	; 0x2000
   26900:	adc	r7, r9, r3
   26904:	ldr	r9, [sp, #60]	; 0x3c
   26908:	strd	r6, [sp, #144]	; 0x90
   2690c:	orr	r4, ip, r4, lsl #14
   26910:	ldr	r7, [sp, #160]	; 0xa0
   26914:	orr	r8, r0, r8, lsl #18
   26918:	ldr	ip, [sp, #60]	; 0x3c
   2691c:	orr	r9, r1, r9, lsr #9
   26920:	str	r4, [r5, #-1764]	; 0xfffff91c
   26924:	ldr	r0, [sp, #164]	; 0xa4
   26928:	lsr	r2, r7, #8
   2692c:	ldr	r4, [sp, #88]	; 0x58
   26930:	lsr	r1, r7, #1
   26934:	ldr	r7, [sp, #92]	; 0x5c
   26938:	lsl	r3, ip, #23
   2693c:	str	r9, [r5, #-1752]	; 0xfffff928
   26940:	orr	r0, r2, r0, lsl #24
   26944:	ldr	r6, [sp, #164]	; 0xa4
   26948:	lsr	r2, r4, #8
   2694c:	ldr	r9, [sp, #56]	; 0x38
   26950:	orr	r7, r2, r7, lsl #24
   26954:	ldr	ip, [sp, #92]	; 0x5c
   26958:	lsr	r2, r4, #1
   2695c:	str	r0, [r5, #-1896]	; 0xfffff898
   26960:	orr	r6, r1, r6, lsl #31
   26964:	ldr	r0, [sp, #164]	; 0xa4
   26968:	orr	r9, r3, r9, lsr #9
   2696c:	str	r8, [r5, #-1756]	; 0xfffff924
   26970:	orr	ip, r2, ip, lsl #31
   26974:	str	r6, [r5, #-1888]	; 0xfffff8a0
   26978:	add	r6, sp, #8192	; 0x2000
   2697c:	str	r7, [r5, #-1864]	; 0xfffff8b8
   26980:	lsr	r3, r0, #8
   26984:	str	r9, [r5, #-1748]	; 0xfffff92c
   26988:	str	ip, [r5, #-1856]	; 0xfffff8c0
   2698c:	add	r5, sp, #6656	; 0x1a00
   26990:	ldr	r7, [sp, #164]	; 0xa4
   26994:	ldrd	r0, [r5, #-232]	; 0xffffff18
   26998:	ldrd	r4, [r5, #-224]	; 0xffffff20
   2699c:	ldr	r9, [sp, #160]	; 0xa0
   269a0:	lsr	r2, r7, #1
   269a4:	eor	r1, r1, r5
   269a8:	ldr	r5, [sp, #160]	; 0xa0
   269ac:	ldr	r8, [sp, #92]	; 0x5c
   269b0:	eor	r0, r0, r4
   269b4:	orr	r9, r2, r9, lsl #31
   269b8:	orr	r5, r3, r5, lsl #24
   269bc:	str	r5, [r6, #-1892]	; 0xfffff89c
   269c0:	str	r9, [r6, #-1884]	; 0xfffff8a4
   269c4:	lsr	r3, r8, #8
   269c8:	ldr	ip, [sp, #88]	; 0x58
   269cc:	ldr	r9, [sp, #136]	; 0x88
   269d0:	ldr	r7, [sp, #88]	; 0x58
   269d4:	orr	ip, r3, ip, lsl #24
   269d8:	str	ip, [r6, #-1860]	; 0xfffff8bc
   269dc:	add	r6, sp, #6656	; 0x1a00
   269e0:	lsr	r3, r8, #1
   269e4:	add	r8, sp, #8192	; 0x2000
   269e8:	orr	r7, r3, r7, lsl #31
   269ec:	ldrd	r4, [r6, #-216]	; 0xffffff28
   269f0:	lsl	r3, r9, #3
   269f4:	str	r7, [r8, #-1852]	; 0xfffff8c4
   269f8:	eor	r4, r4, r0
   269fc:	eor	r5, r5, r1
   26a00:	ldrd	r8, [sp, #56]	; 0x38
   26a04:	ldrd	r0, [sp, #40]	; 0x28
   26a08:	strd	r4, [sp, #80]	; 0x50
   26a0c:	add	r4, sp, #8192	; 0x2000
   26a10:	ldr	r5, [sp, #136]	; 0x88
   26a14:	bic	r9, r1, r9
   26a18:	ldr	r2, [sp, #140]	; 0x8c
   26a1c:	bic	r8, r0, r8
   26a20:	ldr	r7, [sp, #144]	; 0x90
   26a24:	ldr	r1, [sp, #136]	; 0x88
   26a28:	ldr	r6, [sp, #140]	; 0x8c
   26a2c:	orr	r2, r3, r2, lsr #29
   26a30:	ldr	r0, [sp, #148]	; 0x94
   26a34:	lsr	r3, r5, #19
   26a38:	str	r2, [r4, #-1880]	; 0xfffff8a8
   26a3c:	lsr	r1, r1, #6
   26a40:	orr	r6, r3, r6, lsl #13
   26a44:	str	r1, [sp, #1248]	; 0x4e0
   26a48:	lsl	r3, r7, #3
   26a4c:	ldr	r2, [sp, #140]	; 0x8c
   26a50:	str	r6, [r4, #-1872]	; 0xfffff8b0
   26a54:	lsr	ip, r7, #6
   26a58:	orr	r0, r3, r0, lsr #29
   26a5c:	ldr	r5, [sp, #148]	; 0x94
   26a60:	str	r0, [r4, #-1848]	; 0xfffff8c8
   26a64:	lsr	r3, r7, #19
   26a68:	ldr	r4, [sp, #1248]	; 0x4e0
   26a6c:	add	r6, sp, #8192	; 0x2000
   26a70:	ldr	r7, [sp, #140]	; 0x8c
   26a74:	orr	r5, r3, r5, lsl #13
   26a78:	str	ip, [sp, #1264]	; 0x4f0
   26a7c:	orr	r2, r4, r2, lsl #26
   26a80:	ldr	ip, [sp, #136]	; 0x88
   26a84:	str	r2, [sp, #1248]	; 0x4e0
   26a88:	lsl	r3, r7, #3
   26a8c:	ldr	r2, [sp, #148]	; 0x94
   26a90:	mov	r0, r7
   26a94:	ldr	r1, [sp, #136]	; 0x88
   26a98:	orr	ip, r3, ip, lsr #29
   26a9c:	str	r5, [r6, #-1840]	; 0xfffff8d0
   26aa0:	lsr	r3, r7, #19
   26aa4:	ldr	r5, [sp, #144]	; 0x90
   26aa8:	ldr	r4, [sp, #1264]	; 0x4f0
   26aac:	orr	r1, r3, r1, lsl #13
   26ab0:	lsl	r3, r2, #3
   26ab4:	str	ip, [r6, #-1876]	; 0xfffff8ac
   26ab8:	str	r1, [r6, #-1868]	; 0xfffff8b4
   26abc:	orr	r4, r4, r2, lsl #26
   26ac0:	orr	r5, r3, r5, lsr #29
   26ac4:	str	r4, [sp, #1264]	; 0x4f0
   26ac8:	str	r5, [r6, #-1844]	; 0xfffff8cc
   26acc:	add	ip, sp, #8192	; 0x2000
   26ad0:	ldrd	r6, [sp, #32]
   26ad4:	add	r5, sp, #1024	; 0x400
   26ad8:	ldrd	r2, [sp, #56]	; 0x38
   26adc:	ldrd	r4, [r5, #216]	; 0xd8
   26ae0:	and	r2, r2, r6
   26ae4:	and	r3, r3, r7
   26ae8:	eor	r2, r2, r8
   26aec:	ldr	r8, [sp, #148]	; 0x94
   26af0:	eor	r3, r3, r9
   26af4:	ldr	r9, [sp, #144]	; 0x90
   26af8:	lsr	r7, r0, #6
   26afc:	ldr	r6, [sp, #148]	; 0x94
   26b00:	lsr	r1, r8, #19
   26b04:	str	r7, [sp, #1252]	; 0x4e4
   26b08:	orr	r9, r1, r9, lsl #13
   26b0c:	add	r1, sp, #6144	; 0x1800
   26b10:	str	r9, [ip, #-1836]	; 0xfffff8d4
   26b14:	lsr	r6, r6, #6
   26b18:	ldrd	r8, [r1, #152]	; 0x98
   26b1c:	ldrd	r0, [r1, #160]	; 0xa0
   26b20:	str	r6, [sp, #1268]	; 0x4f4
   26b24:	eor	r8, r8, r0
   26b28:	eor	r9, r9, r1
   26b2c:	ldrd	r0, [sp, #152]	; 0x98
   26b30:	eor	r8, r8, r4
   26b34:	eor	r9, r9, r5
   26b38:	add	r5, sp, #6144	; 0x1800
   26b3c:	adds	r8, r8, r0
   26b40:	ldrd	r6, [r5, #184]	; 0xb8
   26b44:	adc	r9, r9, r1
   26b48:	ldrd	r4, [r5, #192]	; 0xc0
   26b4c:	add	r1, sp, #1024	; 0x400
   26b50:	eor	r6, r6, r4
   26b54:	ldrd	r0, [r1, #232]	; 0xe8
   26b58:	eor	r7, r7, r5
   26b5c:	ldrd	r4, [sp, #192]	; 0xc0
   26b60:	eor	r6, r6, r0
   26b64:	eor	r7, r7, r1
   26b68:	adds	r8, r8, r4
   26b6c:	ldrd	r0, [sp, #160]	; 0xa0
   26b70:	adc	r9, r9, r5
   26b74:	add	r5, sp, #6144	; 0x1800
   26b78:	adds	r6, r6, r0
   26b7c:	adc	r7, r7, r1
   26b80:	ldrd	r0, [r5, #168]	; 0xa8
   26b84:	ldrd	r4, [r5, #176]	; 0xb0
   26b88:	eor	r1, r1, r5
   26b8c:	add	r5, sp, #1024	; 0x400
   26b90:	eor	r0, r0, r4
   26b94:	ldrd	r4, [r5, #224]	; 0xe0
   26b98:	eor	r0, r0, r4
   26b9c:	eor	r1, r1, r5
   26ba0:	ldrd	r4, [sp, #200]	; 0xc8
   26ba4:	adds	r6, r6, r4
   26ba8:	adc	r7, r7, r5
   26bac:	adds	r4, r8, r0
   26bb0:	adc	r5, r9, r1
   26bb4:	add	r9, sp, #6144	; 0x1800
   26bb8:	strd	r4, [sp, #152]	; 0x98
   26bbc:	add	r1, sp, #1024	; 0x400
   26bc0:	ldrd	r4, [r9, #200]	; 0xc8
   26bc4:	ldrd	r8, [r9, #208]	; 0xd0
   26bc8:	ldrd	r0, [r1, #240]	; 0xf0
   26bcc:	eor	r4, r4, r8
   26bd0:	ldr	r8, [sp, #16]
   26bd4:	eor	r4, r4, r0
   26bd8:	eor	r5, r5, r9
   26bdc:	eor	r5, r5, r1
   26be0:	lsl	r1, r8, #30
   26be4:	adds	r8, r6, r4
   26be8:	adc	r9, r7, r5
   26bec:	strd	r8, [sp, #160]	; 0xa0
   26bf0:	ldr	r9, [sp, #168]	; 0xa8
   26bf4:	add	r6, sp, #8192	; 0x2000
   26bf8:	ldr	r5, [sp, #172]	; 0xac
   26bfc:	ldr	r8, [sp, #20]
   26c00:	lsr	ip, r9, #8
   26c04:	ldr	r4, [sp, #16]
   26c08:	orr	r5, ip, r5, lsl #24
   26c0c:	lsr	ip, r9, #1
   26c10:	ldr	r9, [sp, #172]	; 0xac
   26c14:	orr	r8, r1, r8, lsr #2
   26c18:	str	r5, [r6, #-1832]	; 0xfffff8d8
   26c1c:	lsr	r0, r4, #28
   26c20:	str	r8, [r6, #-1744]	; 0xfffff930
   26c24:	orr	r9, ip, r9, lsl #31
   26c28:	str	r9, [r6, #-1824]	; 0xfffff8e0
   26c2c:	ldr	ip, [sp, #112]	; 0x70
   26c30:	ldr	r4, [sp, #116]	; 0x74
   26c34:	ldr	r7, [sp, #116]	; 0x74
   26c38:	ldr	r9, [sp, #20]
   26c3c:	lsr	r1, ip, #8
   26c40:	ldr	r8, [sp, #172]	; 0xac
   26c44:	orr	r4, r1, r4, lsl #24
   26c48:	lsr	r1, ip, #1
   26c4c:	str	r4, [r6, #-1800]	; 0xfffff8f8
   26c50:	orr	r7, r1, r7, lsl #31
   26c54:	str	r7, [r6, #-1792]	; 0xfffff900
   26c58:	ldr	r7, [sp, #168]	; 0xa8
   26c5c:	orr	r4, r0, r9, lsl #4
   26c60:	lsl	r1, r9, #30
   26c64:	lsr	r0, r9, #28
   26c68:	ldr	r5, [sp, #168]	; 0xa8
   26c6c:	lsr	ip, r8, #8
   26c70:	ldr	r9, [sp, #16]
   26c74:	orr	r7, ip, r7, lsl #24
   26c78:	lsr	ip, r8, #1
   26c7c:	str	r4, [r6, #-1736]	; 0xfffff938
   26c80:	str	r7, [r6, #-1828]	; 0xfffff8dc
   26c84:	orr	r5, ip, r5, lsl #31
   26c88:	ldr	r4, [sp, #16]
   26c8c:	orr	r9, r1, r9, lsr #2
   26c90:	str	r5, [r6, #-1820]	; 0xfffff8e4
   26c94:	add	r8, sp, #8192	; 0x2000
   26c98:	str	r9, [r6, #-1740]	; 0xfffff934
   26c9c:	ldr	r6, [sp, #116]	; 0x74
   26ca0:	orr	r7, r0, r4, lsl #4
   26ca4:	ldr	r9, [sp, #112]	; 0x70
   26ca8:	lsl	r1, r4, #25
   26cac:	ldr	r5, [sp, #152]	; 0x98
   26cb0:	lsr	ip, r6, #8
   26cb4:	str	r7, [r8, #-1732]	; 0xfffff93c
   26cb8:	lsr	r0, r6, #1
   26cbc:	ldr	r7, [sp, #20]
   26cc0:	ldr	r4, [sp, #112]	; 0x70
   26cc4:	orr	r9, ip, r9, lsl #24
   26cc8:	ldr	r6, [sp, #20]
   26ccc:	add	ip, sp, #8192	; 0x2000
   26cd0:	str	r9, [r8, #-1796]	; 0xfffff8fc
   26cd4:	ldr	r9, [sp, #156]	; 0x9c
   26cd8:	orr	r4, r0, r4, lsl #31
   26cdc:	orr	r6, r1, r6, lsr #7
   26ce0:	lsl	r0, r5, #3
   26ce4:	str	r6, [r8, #-1728]	; 0xfffff940
   26ce8:	lsl	r1, r7, #25
   26cec:	ldr	r6, [sp, #156]	; 0x9c
   26cf0:	orr	r9, r0, r9, lsr #29
   26cf4:	ldr	r7, [sp, #160]	; 0xa0
   26cf8:	lsr	r0, r5, #19
   26cfc:	str	r4, [r8, #-1788]	; 0xfffff904
   26d00:	lsr	r8, r5, #6
   26d04:	ldr	r5, [sp, #160]	; 0xa0
   26d08:	orr	r6, r0, r6, lsl #13
   26d0c:	str	r8, [sp, #1280]	; 0x500
   26d10:	lsl	r0, r7, #3
   26d14:	ldr	r8, [sp, #164]	; 0xa4
   26d18:	str	r9, [ip, #-1816]	; 0xfffff8e8
   26d1c:	lsr	r5, r5, #6
   26d20:	str	r6, [ip, #-1808]	; 0xfffff8f0
   26d24:	orr	r8, r0, r8, lsr #29
   26d28:	str	r5, [sp, #1296]	; 0x510
   26d2c:	str	r8, [ip, #-1784]	; 0xfffff908
   26d30:	lsr	r0, r7, #19
   26d34:	ldr	r4, [sp, #164]	; 0xa4
   26d38:	add	r7, sp, #8192	; 0x2000
   26d3c:	ldr	r5, [sp, #156]	; 0x9c
   26d40:	ldr	r9, [sp, #1280]	; 0x500
   26d44:	ldr	r6, [sp, #16]
   26d48:	orr	r4, r0, r4, lsl #13
   26d4c:	str	r4, [ip, #-1776]	; 0xfffff910
   26d50:	orr	r8, r9, r5, lsl #26
   26d54:	ldr	r4, [sp, #152]	; 0x98
   26d58:	lsl	ip, r5, #3
   26d5c:	ldr	r5, [sp, #164]	; 0xa4
   26d60:	orr	r6, r1, r6, lsr #7
   26d64:	str	r6, [r7, #-1724]	; 0xfffff944
   26d68:	movw	r0, #24988	; 0x619c
   26d6c:	ldr	r6, [sp, #1296]	; 0x510
   26d70:	orr	r4, ip, r4, lsr #29
   26d74:	str	r8, [sp, #1280]	; 0x500
   26d78:	movt	r0, #59942	; 0xea26
   26d7c:	str	r4, [r7, #-1812]	; 0xfffff8ec
   26d80:	orr	r5, r6, r5, lsl #26
   26d84:	ldr	r7, [sp, #156]	; 0x9c
   26d88:	adds	r0, r0, sl
   26d8c:	ldr	r8, [sp, #164]	; 0xa4
   26d90:	movw	r1, #16078	; 0x3ece
   26d94:	str	r5, [sp, #1296]	; 0x510
   26d98:	movt	r1, #51751	; 0xca27
   26d9c:	ldrd	r4, [sp, #64]	; 0x40
   26da0:	adc	r1, r1, fp
   26da4:	lsr	r7, r7, #6
   26da8:	lsr	r8, r8, #6
   26dac:	adds	r0, r0, r4
   26db0:	str	r7, [sp, #1284]	; 0x504
   26db4:	str	r8, [sp, #1300]	; 0x514
   26db8:	adc	r1, r1, r5
   26dbc:	ldrd	r6, [sp]
   26dc0:	ldrd	r8, [sp, #24]
   26dc4:	ldrd	r4, [sp, #80]	; 0x50
   26dc8:	eor	r9, r9, r7
   26dcc:	add	r7, sp, #6656	; 0x1a00
   26dd0:	adds	r0, r0, r4
   26dd4:	eor	r8, r8, r6
   26dd8:	adc	r1, r1, r5
   26ddc:	ldrd	r4, [r7, #-208]	; 0xffffff30
   26de0:	ldrd	r6, [r7, #-200]	; 0xffffff38
   26de4:	eor	r4, r4, r6
   26de8:	adds	r6, r0, r2
   26dec:	eor	r5, r5, r7
   26df0:	adc	r7, r1, r3
   26df4:	ldrd	r2, [sp, #8]
   26df8:	strd	r6, [sp, #96]	; 0x60
   26dfc:	adds	r6, r6, r2
   26e00:	ldrd	r0, [sp, #16]
   26e04:	adc	r7, r7, r3
   26e08:	ldrd	r2, [sp, #24]
   26e0c:	strd	r6, [sp, #80]	; 0x50
   26e10:	and	r8, r8, r0
   26e14:	ldrd	r6, [sp]
   26e18:	and	r9, r9, r1
   26e1c:	ldr	ip, [sp, #84]	; 0x54
   26e20:	and	r3, r3, r7
   26e24:	ldr	r7, [sp, #80]	; 0x50
   26e28:	and	r2, r2, r6
   26e2c:	add	r6, sp, #6656	; 0x1a00
   26e30:	eor	r8, r8, r2
   26e34:	eor	r9, r9, r3
   26e38:	lsr	r2, r7, #18
   26e3c:	ldrd	r0, [r6, #-192]	; 0xffffff40
   26e40:	orr	ip, r2, ip, lsl #14
   26e44:	ldr	r2, [sp, #84]	; 0x54
   26e48:	eor	r0, r0, r4
   26e4c:	eor	r1, r1, r5
   26e50:	lsr	r3, r7, #14
   26e54:	strd	r0, [sp, #8]
   26e58:	add	r0, sp, #8192	; 0x2000
   26e5c:	orr	r4, r3, r2, lsl #18
   26e60:	mov	r5, r2
   26e64:	lsr	r1, r2, #18
   26e68:	lsl	r3, r7, #23
   26e6c:	str	ip, [r0, #-1720]	; 0xfffff948
   26e70:	mov	r6, r7
   26e74:	str	r4, [r0, #-1712]	; 0xfffff950
   26e78:	orr	r7, r1, r7, lsl #14
   26e7c:	orr	r1, r3, r5, lsr #9
   26e80:	lsl	r3, r5, #23
   26e84:	ldr	r5, [sp, #164]	; 0xa4
   26e88:	ldr	r4, [sp, #156]	; 0x9c
   26e8c:	lsr	r2, r2, #14
   26e90:	orr	ip, r2, r6, lsl #18
   26e94:	str	ip, [r0, #-1708]	; 0xfffff954
   26e98:	ldr	ip, [sp, #152]	; 0x98
   26e9c:	lsl	r2, r5, #3
   26ea0:	orr	r6, r3, r6, lsr #9
   26ea4:	lsr	r3, r5, #19
   26ea8:	add	r5, sp, #6144	; 0x1800
   26eac:	str	r1, [r0, #-1704]	; 0xfffff958
   26eb0:	lsr	r1, r4, #19
   26eb4:	str	r7, [r0, #-1716]	; 0xfffff94c
   26eb8:	str	r6, [r0, #-1700]	; 0xfffff95c
   26ebc:	orr	ip, r1, ip, lsl #13
   26ec0:	ldrd	r6, [r5, #216]	; 0xd8
   26ec4:	ldr	r1, [sp, #160]	; 0xa0
   26ec8:	ldrd	r4, [r5, #224]	; 0xe0
   26ecc:	str	ip, [r0, #-1804]	; 0xfffff8f4
   26ed0:	add	ip, sp, #6656	; 0x1a00
   26ed4:	eor	r7, r7, r5
   26ed8:	ldr	r5, [sp, #160]	; 0xa0
   26edc:	orr	r1, r2, r1, lsr #29
   26ee0:	str	r1, [r0, #-1780]	; 0xfffff90c
   26ee4:	add	r1, sp, #1024	; 0x400
   26ee8:	add	r2, sp, #6400	; 0x1900
   26eec:	orr	r5, r3, r5, lsl #13
   26ef0:	add	r3, sp, #6144	; 0x1800
   26ef4:	str	r5, [r0, #-1772]	; 0xfffff914
   26ef8:	eor	r6, r6, r4
   26efc:	ldrd	r0, [r1, #248]	; 0xf8
   26f00:	ldrd	r4, [sp, #88]	; 0x58
   26f04:	eor	r6, r6, r0
   26f08:	eor	r7, r7, r1
   26f0c:	ldrd	r0, [r3, #248]	; 0xf8
   26f10:	adds	r6, r6, r4
   26f14:	ldrd	r2, [r2]
   26f18:	adc	r7, r7, r5
   26f1c:	add	r5, sp, #6656	; 0x1a00
   26f20:	eor	r1, r1, r3
   26f24:	add	r3, sp, #1536	; 0x600
   26f28:	eor	r0, r0, r2
   26f2c:	ldrd	r2, [r3, #-248]	; 0xffffff08
   26f30:	eor	r0, r0, r2
   26f34:	eor	r1, r1, r3
   26f38:	ldrd	r2, [r5, #-184]	; 0xffffff48
   26f3c:	ldrd	r4, [r5, #-176]	; 0xffffff50
   26f40:	eor	r2, r2, r4
   26f44:	eor	r3, r3, r5
   26f48:	ldrd	r4, [ip, #-168]	; 0xffffff58
   26f4c:	eor	r4, r4, r2
   26f50:	eor	r5, r5, r3
   26f54:	ldrd	r2, [sp, #168]	; 0xa8
   26f58:	strd	r4, [sp, #48]	; 0x30
   26f5c:	ldrd	r4, [sp, #8]
   26f60:	adds	r0, r0, r2
   26f64:	adc	r1, r1, r3
   26f68:	ldrd	r2, [sp, #208]	; 0xd0
   26f6c:	adds	r4, r4, r8
   26f70:	adc	r5, r5, r9
   26f74:	add	r9, sp, #6144	; 0x1800
   26f78:	strd	r4, [sp, #8]
   26f7c:	adds	r6, r6, r2
   26f80:	ldrd	r4, [r9, #232]	; 0xe8
   26f84:	adc	r7, r7, r3
   26f88:	ldrd	r8, [r9, #240]	; 0xf0
   26f8c:	ldrd	r2, [sp, #120]	; 0x78
   26f90:	eor	r5, r5, r9
   26f94:	add	r9, sp, #1280	; 0x500
   26f98:	adds	r2, r2, r0
   26f9c:	eor	r4, r4, r8
   26fa0:	ldrd	r8, [r9]
   26fa4:	adc	r3, r3, r1
   26fa8:	add	r1, sp, #1536	; 0x600
   26fac:	strd	r2, [sp, #64]	; 0x40
   26fb0:	eor	r4, r4, r8
   26fb4:	ldrd	r2, [ip, #-248]	; 0xffffff08
   26fb8:	eor	r5, r5, r9
   26fbc:	ldrd	r8, [ip, #-240]	; 0xffffff10
   26fc0:	ldrd	r0, [r1, #-240]	; 0xffffff10
   26fc4:	eor	r2, r2, r8
   26fc8:	eor	r3, r3, r9
   26fcc:	eor	r2, r2, r0
   26fd0:	eor	r3, r3, r1
   26fd4:	ldrd	r8, [sp, #96]	; 0x60
   26fd8:	ldrd	r0, [sp, #8]
   26fdc:	adds	r8, r8, r0
   26fe0:	adc	r9, r9, r1
   26fe4:	strd	r8, [sp, #88]	; 0x58
   26fe8:	adds	r8, r6, r4
   26fec:	ldr	ip, [sp, #92]	; 0x5c
   26ff0:	adc	r9, r7, r5
   26ff4:	ldrd	r6, [sp, #64]	; 0x40
   26ff8:	strd	r8, [sp, #168]	; 0xa8
   26ffc:	adds	r6, r6, r2
   27000:	ldrd	r8, [sp, #56]	; 0x38
   27004:	adc	r7, r7, r3
   27008:	strd	r6, [sp, #8]
   2700c:	ldrd	r6, [sp, #80]	; 0x50
   27010:	ldrd	r0, [sp, #32]
   27014:	and	r7, r7, r9
   27018:	ldr	r9, [sp, #88]	; 0x58
   2701c:	ldrd	r4, [sp, #80]	; 0x50
   27020:	and	r6, r6, r8
   27024:	lsl	r2, r9, #30
   27028:	bic	r4, r0, r4
   2702c:	orr	ip, r2, ip, lsr #2
   27030:	ldr	r2, [sp, #92]	; 0x5c
   27034:	bic	r5, r1, r5
   27038:	lsr	r3, r9, #28
   2703c:	add	r0, sp, #8192	; 0x2000
   27040:	eor	r6, r6, r4
   27044:	eor	r7, r7, r5
   27048:	orr	r4, r3, r2, lsl #4
   2704c:	mov	r5, r2
   27050:	lsl	r1, r2, #30
   27054:	lsl	r3, r9, #25
   27058:	mov	r8, r9
   2705c:	lsr	r2, r2, #28
   27060:	orr	r9, r1, r9, lsr #2
   27064:	orr	r1, r3, r5, lsr #7
   27068:	lsl	r3, r5, #25
   2706c:	str	ip, [r0, #-1696]	; 0xfffff960
   27070:	orr	ip, r2, r8, lsl #4
   27074:	str	r4, [r0, #-1688]	; 0xfffff968
   27078:	orr	r4, r3, r8, lsr #7
   2707c:	str	r9, [r0, #-1692]	; 0xfffff964
   27080:	str	ip, [r0, #-1684]	; 0xfffff96c
   27084:	ldrd	r8, [sp, #24]
   27088:	str	r4, [r0, #-1676]	; 0xfffff974
   2708c:	str	r1, [r0, #-1680]	; 0xfffff970
   27090:	ldrd	r0, [sp, #16]
   27094:	ldrd	r2, [sp, #88]	; 0x58
   27098:	eor	r1, r1, r9
   2709c:	add	r9, sp, #6656	; 0x1a00
   270a0:	and	r1, r1, r3
   270a4:	add	r3, sp, #6656	; 0x1a00
   270a8:	ldrd	r4, [r9, #-160]	; 0xffffff60
   270ac:	eor	r0, r0, r8
   270b0:	ldrd	r8, [r9, #-152]	; 0xffffff68
   270b4:	and	r0, r0, r2
   270b8:	ldrd	r2, [r3, #-144]	; 0xffffff70
   270bc:	eor	r4, r4, r8
   270c0:	eor	r5, r5, r9
   270c4:	eor	r4, r4, r2
   270c8:	ldrd	r8, [sp, #24]
   270cc:	eor	r5, r5, r3
   270d0:	ldrd	r2, [sp, #16]
   270d4:	ldr	ip, [sp, #172]	; 0xac
   270d8:	and	r2, r2, r8
   270dc:	and	r3, r3, r9
   270e0:	eor	r0, r0, r2
   270e4:	ldrd	r8, [sp, #16]
   270e8:	eor	r1, r1, r3
   270ec:	ldrd	r2, [sp, #88]	; 0x58
   270f0:	lsr	ip, ip, #6
   270f4:	eor	r2, r2, r8
   270f8:	eor	r3, r3, r9
   270fc:	strd	r2, [sp, #64]	; 0x40
   27100:	ldrd	r2, [sp, #88]	; 0x58
   27104:	and	r2, r2, r8
   27108:	and	r3, r3, r9
   2710c:	strd	r2, [sp, #104]	; 0x68
   27110:	lsr	r9, sl, #7
   27114:	ldr	r3, [sp, #168]	; 0xa8
   27118:	ldr	r8, [sp, #172]	; 0xac
   2711c:	str	r9, [sp, #1320]	; 0x528
   27120:	add	r9, sp, #8192	; 0x2000
   27124:	lsr	r3, r3, #6
   27128:	orr	r8, r3, r8, lsl #26
   2712c:	str	r8, [sp, #1312]	; 0x520
   27130:	str	ip, [sp, #1316]	; 0x524
   27134:	ldr	r2, [sp, #184]	; 0xb8
   27138:	ldr	r8, [sp, #188]	; 0xbc
   2713c:	lsr	r3, r2, #8
   27140:	mov	ip, r2
   27144:	orr	r8, r3, r8, lsl #24
   27148:	lsr	r3, r2, #1
   2714c:	str	r8, [r9, #-1096]	; 0xfffffbb8
   27150:	ldr	r2, [sp, #188]	; 0xbc
   27154:	ldr	r8, [sp, #188]	; 0xbc
   27158:	orr	r2, r3, r2, lsl #31
   2715c:	str	r2, [r9, #-1088]	; 0xfffffbc0
   27160:	lsr	r3, r8, #8
   27164:	add	r2, sp, #8192	; 0x2000
   27168:	orr	ip, r3, ip, lsl #24
   2716c:	lsr	r3, r8, #1
   27170:	ldr	r8, [sp, #184]	; 0xb8
   27174:	str	ip, [r9, #-1092]	; 0xfffffbbc
   27178:	ldr	ip, [sp, #172]	; 0xac
   2717c:	orr	r8, r3, r8, lsl #31
   27180:	str	r8, [r9, #-1084]	; 0xfffffbc4
   27184:	ldr	r9, [sp, #168]	; 0xa8
   27188:	lsl	r3, r9, #3
   2718c:	mov	r8, r9
   27190:	orr	ip, r3, ip, lsr #29
   27194:	lsr	r3, r9, #19
   27198:	ldr	r9, [sp, #172]	; 0xac
   2719c:	str	ip, [r2, #-1080]	; 0xfffffbc8
   271a0:	ldr	ip, [sp, #1320]	; 0x528
   271a4:	orr	r9, r3, r9, lsl #13
   271a8:	str	r9, [r2, #-1072]	; 0xfffffbd0
   271ac:	ldr	r2, [sp, #172]	; 0xac
   271b0:	add	r9, sp, #8192	; 0x2000
   271b4:	orr	ip, ip, fp, lsl #25
   271b8:	str	ip, [sp, #1320]	; 0x528
   271bc:	lsr	r3, fp, #7
   271c0:	str	r3, [sp, #1324]	; 0x52c
   271c4:	lsl	ip, r2, #3
   271c8:	movw	r2, #49671	; 0xc207
   271cc:	orr	r8, ip, r8, lsr #29
   271d0:	str	r8, [r9, #-1076]	; 0xfffffbcc
   271d4:	ldrd	r8, [sp, #176]	; 0xb0
   271d8:	movt	r2, #8640	; 0x21c0
   271dc:	ldr	ip, [sp, #8]
   271e0:	movw	r3, #47303	; 0xb8c7
   271e4:	adds	r2, r2, r8
   271e8:	movt	r3, #53638	; 0xd186
   271ec:	adc	r3, r3, r9
   271f0:	ldr	r9, [sp, #12]
   271f4:	lsr	ip, ip, #6
   271f8:	orr	r9, ip, r9, lsl #26
   271fc:	str	r9, [sp, #1328]	; 0x530
   27200:	ldrd	r8, [sp, #40]	; 0x28
   27204:	adds	r2, r2, r8
   27208:	adc	r3, r3, r9
   2720c:	ldr	r9, [sp, #12]
   27210:	lsr	r9, r9, #6
   27214:	str	r9, [sp, #1332]	; 0x534
   27218:	ldrd	r8, [sp, #48]	; 0x30
   2721c:	adds	r2, r2, r8
   27220:	adc	r3, r3, r9
   27224:	adds	r2, r2, r6
   27228:	adc	r3, r3, r7
   2722c:	adds	r0, r0, r4
   27230:	adc	r1, r1, r5
   27234:	ldrd	r4, [sp]
   27238:	ldr	r6, [sp, #172]	; 0xac
   2723c:	adds	r4, r4, r2
   27240:	adc	r5, r5, r3
   27244:	strd	r4, [sp, #96]	; 0x60
   27248:	ldr	r7, [sp, #96]	; 0x60
   2724c:	adds	r8, r0, r2
   27250:	ldr	ip, [sp, #100]	; 0x64
   27254:	add	r0, sp, #8192	; 0x2000
   27258:	adc	r9, r1, r3
   2725c:	lsr	r6, r6, #19
   27260:	lsr	r3, r7, #18
   27264:	str	r6, [sp, #40]	; 0x28
   27268:	orr	ip, r3, ip, lsl #14
   2726c:	str	ip, [r0, #-1672]	; 0xfffff978
   27270:	ldr	r1, [sp, #100]	; 0x64
   27274:	lsr	r2, r7, #14
   27278:	ldr	ip, [sp, #96]	; 0x60
   2727c:	movw	r4, #60190	; 0xeb1e
   27280:	movt	r4, #52704	; 0xcde0
   27284:	movw	r5, #32214	; 0x7dd6
   27288:	lsr	r3, r1, #18
   2728c:	orr	r6, r2, r1, lsl #18
   27290:	orr	ip, r3, ip, lsl #14
   27294:	str	r6, [r0, #-1664]	; 0xfffff980
   27298:	str	ip, [r0, #-1668]	; 0xfffff97c
   2729c:	add	r6, sp, #8192	; 0x2000
   272a0:	ldr	r0, [sp, #96]	; 0x60
   272a4:	lsr	r2, r1, #14
   272a8:	mov	r7, r1
   272ac:	ldr	ip, [sp, #100]	; 0x64
   272b0:	movt	r5, #60122	; 0xeada
   272b4:	lsl	r3, r0, #23
   272b8:	orr	r1, r2, r0, lsl #18
   272bc:	str	r1, [r6, #-1660]	; 0xfffff984
   272c0:	orr	r7, r3, r7, lsr #9
   272c4:	ldrd	r0, [sp, #72]	; 0x48
   272c8:	lsl	r3, ip, #23
   272cc:	ldr	r2, [sp, #96]	; 0x60
   272d0:	adds	r0, r0, r4
   272d4:	str	r7, [r6, #-1656]	; 0xfffff988
   272d8:	adc	r1, r1, r5
   272dc:	add	r5, sp, #6656	; 0x1a00
   272e0:	orr	r2, r3, r2, lsr #9
   272e4:	str	r2, [r6, #-1652]	; 0xfffff98c
   272e8:	ldrd	r2, [r5, #-136]	; 0xffffff78
   272ec:	ldrd	r4, [r5, #-128]	; 0xffffff80
   272f0:	ldrd	r6, [sp, #32]
   272f4:	eor	r3, r3, r5
   272f8:	add	r5, sp, #6656	; 0x1a00
   272fc:	eor	r2, r2, r4
   27300:	adds	r0, r0, r6
   27304:	ldrd	r4, [r5, #-120]	; 0xffffff88
   27308:	adc	r1, r1, r7
   2730c:	ldrd	r6, [sp, #56]	; 0x38
   27310:	eor	r2, r2, r4
   27314:	eor	r3, r3, r5
   27318:	ldrd	r4, [sp, #96]	; 0x60
   2731c:	bic	r4, r6, r4
   27320:	adds	r6, r0, r2
   27324:	bic	r5, r7, r5
   27328:	adc	r7, r1, r3
   2732c:	ldrd	r0, [sp, #80]	; 0x50
   27330:	ldrd	r2, [sp, #96]	; 0x60
   27334:	strd	r6, [sp]
   27338:	lsl	r6, r8, #30
   2733c:	and	r2, r2, r0
   27340:	and	r3, r3, r1
   27344:	ldrd	r0, [sp]
   27348:	eor	r2, r2, r4
   2734c:	eor	r3, r3, r5
   27350:	lsr	r4, r8, #28
   27354:	adds	r0, r0, r2
   27358:	add	r2, sp, #8192	; 0x2000
   2735c:	adc	r1, r1, r3
   27360:	strd	r0, [sp]
   27364:	orr	r1, r6, r9, lsr #2
   27368:	ldrd	r6, [sp]
   2736c:	str	r1, [r2, #-1648]	; 0xfffff990
   27370:	orr	r3, r4, r9, lsl #4
   27374:	ldrd	r0, [sp, #24]
   27378:	str	r3, [r2, #-1640]	; 0xfffff998
   2737c:	lsr	r2, r9, #28
   27380:	adds	r6, r6, r0
   27384:	adc	r7, r7, r1
   27388:	lsr	r3, r6, #18
   2738c:	strd	r6, [sp, #32]
   27390:	add	r6, sp, #8192	; 0x2000
   27394:	orr	r5, r3, r7, lsl #14
   27398:	ldr	r4, [sp, #32]
   2739c:	ldr	r7, [sp, #36]	; 0x24
   273a0:	lsl	r1, r9, #30
   273a4:	str	r5, [r6, #-1624]	; 0xfffff9a8
   273a8:	ldr	r5, [sp, #32]
   273ac:	lsr	r0, r4, #14
   273b0:	lsr	r3, r7, #18
   273b4:	lsr	r4, r7, #14
   273b8:	orr	ip, r0, r7, lsl #18
   273bc:	str	ip, [r6, #-1616]	; 0xfffff9b0
   273c0:	orr	r7, r3, r5, lsl #14
   273c4:	orr	ip, r4, r5, lsl #18
   273c8:	lsl	r0, r5, #23
   273cc:	str	r7, [r6, #-1620]	; 0xfffff9ac
   273d0:	str	ip, [r6, #-1612]	; 0xfffff9b4
   273d4:	orr	ip, r2, r8, lsl #4
   273d8:	ldr	r5, [sp, #36]	; 0x24
   273dc:	lsl	r3, r8, #25
   273e0:	ldr	r4, [sp, #36]	; 0x24
   273e4:	orr	r7, r1, r8, lsr #2
   273e8:	ldr	r2, [sp, #32]
   273ec:	orr	r1, r3, r9, lsr #7
   273f0:	str	ip, [r6, #-1636]	; 0xfffff99c
   273f4:	add	ip, sp, #8192	; 0x2000
   273f8:	orr	r4, r0, r4, lsr #9
   273fc:	lsl	r0, r5, #23
   27400:	add	r5, sp, #6656	; 0x1a00
   27404:	str	r4, [r6, #-1608]	; 0xfffff9b8
   27408:	str	r1, [r6, #-1632]	; 0xfffff9a0
   2740c:	orr	r2, r0, r2, lsr #9
   27410:	str	r7, [r6, #-1644]	; 0xfffff994
   27414:	lsl	r3, r9, #25
   27418:	str	r2, [r6, #-1604]	; 0xfffff9bc
   2741c:	add	r1, sp, #6656	; 0x1a00
   27420:	ldrd	r6, [r5, #-88]	; 0xffffffa8
   27424:	ldrd	r4, [r5, #-80]	; 0xffffffb0
   27428:	eor	r7, r7, r5
   2742c:	orr	r5, r3, r8, lsr #7
   27430:	str	r5, [ip, #-1628]	; 0xfffff9a4
   27434:	add	ip, sp, #6656	; 0x1a00
   27438:	eor	r6, r6, r4
   2743c:	ldrd	r4, [r1, #-112]	; 0xffffff90
   27440:	ldrd	r2, [ip, #-72]	; 0xffffffb8
   27444:	ldrd	r0, [r1, #-104]	; 0xffffff98
   27448:	eor	r2, r2, r6
   2744c:	eor	r3, r3, r7
   27450:	ldrd	r6, [sp, #32]
   27454:	eor	r4, r4, r0
   27458:	strd	r2, [sp, #48]	; 0x30
   2745c:	eor	r5, r5, r1
   27460:	ldrd	r2, [sp, #80]	; 0x50
   27464:	ldrd	r0, [sp, #64]	; 0x40
   27468:	bic	r6, r2, r6
   2746c:	bic	r7, r3, r7
   27470:	ldrd	r2, [ip, #-96]	; 0xffffffa0
   27474:	and	r0, r0, r8
   27478:	and	r1, r1, r9
   2747c:	eor	r2, r2, r4
   27480:	eor	r3, r3, r5
   27484:	strd	r2, [sp, #24]
   27488:	ldrd	r2, [sp, #104]	; 0x68
   2748c:	ldrd	r4, [sp, #96]	; 0x60
   27490:	eor	r0, r0, r2
   27494:	eor	r1, r1, r3
   27498:	ldrd	r2, [sp, #32]
   2749c:	and	r2, r2, r4
   274a0:	and	r3, r3, r5
   274a4:	eor	r4, r2, r6
   274a8:	eor	r5, r3, r7
   274ac:	ldrd	r6, [sp, #24]
   274b0:	ldrd	r2, [sp]
   274b4:	adds	r0, r0, r6
   274b8:	strd	r4, [sp, #176]	; 0xb0
   274bc:	adc	r1, r1, r7
   274c0:	ldrd	r6, [sp, #88]	; 0x58
   274c4:	adds	r2, r2, r0
   274c8:	ldr	r4, [sp, #168]	; 0xa8
   274cc:	adc	r3, r3, r1
   274d0:	eor	r7, r7, r9
   274d4:	strd	r2, [sp, #24]
   274d8:	and	r7, r7, r3
   274dc:	ldr	r3, [sp, #40]	; 0x28
   274e0:	lsl	r0, r2, #30
   274e4:	ldr	ip, [sp, #28]
   274e8:	eor	r6, r6, r8
   274ec:	orr	r3, r3, r4, lsl #13
   274f0:	add	r4, sp, #8192	; 0x2000
   274f4:	ldr	r5, [sp, #24]
   274f8:	and	r6, r6, r2
   274fc:	str	r3, [r4, #-1068]	; 0xfffffbd4
   27500:	orr	ip, r0, ip, lsr #2
   27504:	str	ip, [r4, #-1600]	; 0xfffff9c0
   27508:	ldr	r0, [sp, #28]
   2750c:	lsr	r1, r5, #28
   27510:	orr	r2, r1, r0, lsl #4
   27514:	lsl	ip, r0, #30
   27518:	str	r2, [r4, #-1592]	; 0xfffff9c8
   2751c:	lsr	r0, r0, #28
   27520:	add	r2, sp, #8192	; 0x2000
   27524:	mov	r4, r5
   27528:	orr	r3, r0, r4, lsl #4
   2752c:	ldr	r4, [sp, #28]
   27530:	str	r3, [r2, #-1588]	; 0xfffff9cc
   27534:	add	r3, sp, #6656	; 0x1a00
   27538:	lsl	r1, r5, #25
   2753c:	orr	r5, ip, r5, lsr #2
   27540:	orr	r4, r1, r4, lsr #7
   27544:	str	r5, [r2, #-1596]	; 0xfffff9c4
   27548:	str	r4, [r2, #-1584]	; 0xfffff9d0
   2754c:	add	r4, sp, #8192	; 0x2000
   27550:	ldrd	r0, [r3, #-64]	; 0xffffffc0
   27554:	ldrd	r2, [r3, #-56]	; 0xffffffc8
   27558:	ldr	r5, [sp, #28]
   2755c:	eor	r1, r1, r3
   27560:	ldr	r3, [sp, #24]
   27564:	eor	r0, r0, r2
   27568:	lsl	ip, r5, #25
   2756c:	orr	r3, ip, r3, lsr #7
   27570:	str	r3, [r4, #-1580]	; 0xfffff9d4
   27574:	add	r3, sp, #6656	; 0x1a00
   27578:	ldrd	r4, [sp, #88]	; 0x58
   2757c:	add	ip, sp, #1536	; 0x600
   27580:	ldrd	r2, [r3, #-48]	; 0xffffffd0
   27584:	and	r4, r4, r8
   27588:	eor	r4, r4, r6
   2758c:	and	r5, r5, r9
   27590:	eor	r0, r0, r2
   27594:	eor	r5, r5, r7
   27598:	adds	r0, r0, r4
   2759c:	eor	r1, r1, r3
   275a0:	adc	r1, r1, r5
   275a4:	add	r3, sp, #7168	; 0x1c00
   275a8:	ldrd	r4, [sp, #24]
   275ac:	ldrd	r6, [sp, #24]
   275b0:	eor	r4, r4, r8
   275b4:	eor	r5, r5, r9
   275b8:	strd	r4, [sp]
   275bc:	and	r6, r6, r8
   275c0:	ldrd	r4, [r3, #-72]	; 0xffffffb8
   275c4:	and	r7, r7, r9
   275c8:	ldrd	r2, [r3, #-64]	; 0xffffffc0
   275cc:	strd	r6, [sp, #72]	; 0x48
   275d0:	eor	r5, r5, r3
   275d4:	ldrd	r6, [ip, #-232]	; 0xffffff18
   275d8:	add	r3, sp, #7168	; 0x1c00
   275dc:	eor	r4, r4, r2
   275e0:	eor	r6, r6, r4
   275e4:	eor	r7, r7, r5
   275e8:	ldrd	r4, [r3, #-56]	; 0xffffffc8
   275ec:	ldrd	r2, [r3, #-48]	; 0xffffffd0
   275f0:	strd	r6, [sp, #40]	; 0x28
   275f4:	ldrd	r6, [ip, #-224]	; 0xffffff20
   275f8:	lsr	ip, sl, #8
   275fc:	eor	r4, r4, r2
   27600:	orr	r2, ip, fp, lsl #24
   27604:	lsr	ip, sl, #1
   27608:	eor	r5, r5, r3
   2760c:	eor	r6, r6, r4
   27610:	orr	r4, ip, fp, lsl #31
   27614:	lsr	ip, fp, #8
   27618:	add	r3, sp, #8192	; 0x2000
   2761c:	eor	r7, r7, r5
   27620:	orr	r5, ip, sl, lsl #24
   27624:	strd	r6, [sp, #64]	; 0x40
   27628:	lsr	ip, fp, #1
   2762c:	ldr	r7, [sp, #8]
   27630:	orr	r6, ip, sl, lsl #31
   27634:	ldr	sl, [sp, #12]
   27638:	str	r2, [r3, #-1016]	; 0xfffffc08
   2763c:	ldr	r2, [sp, #12]
   27640:	lsl	ip, r7, #3
   27644:	str	r5, [r3, #-1012]	; 0xfffffc0c
   27648:	orr	sl, ip, sl, lsr #29
   2764c:	add	r5, sp, #7168	; 0x1c00
   27650:	lsr	ip, r7, #19
   27654:	orr	r2, ip, r2, lsl #13
   27658:	add	ip, sp, #1536	; 0x600
   2765c:	str	r4, [r3, #-1008]	; 0xfffffc10
   27660:	str	r6, [r3, #-1004]	; 0xfffffc14
   27664:	str	sl, [r3, #-1000]	; 0xfffffc18
   27668:	str	r2, [r3, #-992]	; 0xfffffc20
   2766c:	ldrd	sl, [r5, #8]
   27670:	ldrd	r4, [r5, #16]
   27674:	ldrd	r6, [ip, #-216]	; 0xffffff28
   27678:	ldr	r2, [sp, #12]
   2767c:	eor	sl, sl, r4
   27680:	eor	fp, fp, r5
   27684:	ldr	r4, [sp, #8]
   27688:	eor	r6, r6, sl
   2768c:	eor	r7, r7, fp
   27690:	strd	r6, [sp, #104]	; 0x68
   27694:	lsl	ip, r2, #3
   27698:	ldr	r6, [sp, #8]
   2769c:	orr	r4, ip, r4, lsr #29
   276a0:	ldrd	sl, [sp, #192]	; 0xc0
   276a4:	lsr	ip, r2, #19
   276a8:	ldr	r7, [sp, #280]	; 0x118
   276ac:	movw	r5, #20351	; 0x4f7f
   276b0:	str	r4, [r3, #-996]	; 0xfffffc1c
   276b4:	orr	r6, ip, r6, lsl #13
   276b8:	movw	r4, #53624	; 0xd178
   276bc:	str	r6, [r3, #-988]	; 0xfffffc24
   276c0:	movt	r4, #61038	; 0xee6e
   276c4:	ldrd	r2, [sp, #56]	; 0x38
   276c8:	adds	r4, r4, sl
   276cc:	add	r7, r7, #128	; 0x80
   276d0:	movt	r5, #62845	; 0xf57d
   276d4:	str	r7, [sp, #280]	; 0x118
   276d8:	ldrd	r6, [sp, #48]	; 0x30
   276dc:	adc	r5, r5, fp
   276e0:	adds	r4, r4, r2
   276e4:	ldrd	sl, [sp, #176]	; 0xb0
   276e8:	adc	r5, r5, r3
   276ec:	adds	r4, r4, r6
   276f0:	adc	r5, r5, r7
   276f4:	ldrd	r6, [sp, #16]
   276f8:	adds	r4, r4, sl
   276fc:	movw	r2, #28602	; 0x6fba
   27700:	adc	r5, r5, fp
   27704:	adds	r6, r6, r4
   27708:	adc	r7, r7, r5
   2770c:	adds	sl, r0, r4
   27710:	adc	fp, r1, r5
   27714:	ldrd	r4, [sp, #96]	; 0x60
   27718:	strd	r6, [sp, #56]	; 0x38
   2771c:	movt	r2, #29207	; 0x7217
   27720:	bic	r7, r5, r7
   27724:	ldr	r5, [sp, #56]	; 0x38
   27728:	ldrd	r0, [sp, #200]	; 0xc8
   2772c:	bic	r6, r4, r6
   27730:	strd	r6, [sp, #16]
   27734:	add	r7, sp, #8192	; 0x2000
   27738:	ldr	r6, [sp, #60]	; 0x3c
   2773c:	adds	r2, r2, r0
   27740:	lsr	r0, r5, #18
   27744:	movw	r3, #26538	; 0x67aa
   27748:	movt	r3, #1776	; 0x6f0
   2774c:	orr	r6, r0, r6, lsl #14
   27750:	ldr	r0, [sp, #60]	; 0x3c
   27754:	str	r6, [r7, #-1576]	; 0xfffff9d8
   27758:	adc	r3, r3, r1
   2775c:	ldr	r6, [sp, #56]	; 0x38
   27760:	lsr	r1, r5, #14
   27764:	orr	r4, r1, r0, lsl #18
   27768:	lsr	ip, r0, #18
   2776c:	lsr	r0, r0, #14
   27770:	str	r4, [r7, #-1568]	; 0xfffff9e0
   27774:	orr	r5, r0, r6, lsl #18
   27778:	orr	r4, ip, r6, lsl #14
   2777c:	lsl	r1, r6, #23
   27780:	ldr	r6, [sp, #60]	; 0x3c
   27784:	str	r4, [r7, #-1572]	; 0xfffff9dc
   27788:	add	ip, sp, #8192	; 0x2000
   2778c:	str	r5, [r7, #-1564]	; 0xfffff9e4
   27790:	add	r5, sp, #6656	; 0x1a00
   27794:	orr	r6, r1, r6, lsr #9
   27798:	str	r6, [r7, #-1560]	; 0xfffff9e8
   2779c:	ldr	r7, [sp, #60]	; 0x3c
   277a0:	lsl	r1, r7, #23
   277a4:	ldrd	r6, [r5, #-40]	; 0xffffffd8
   277a8:	ldrd	r4, [r5, #-32]	; 0xffffffe0
   277ac:	eor	r7, r7, r5
   277b0:	ldr	r5, [sp, #56]	; 0x38
   277b4:	eor	r6, r6, r4
   277b8:	orr	r5, r1, r5, lsr #9
   277bc:	str	r5, [ip, #-1556]	; 0xfffff9ec
   277c0:	add	r5, sp, #6656	; 0x1a00
   277c4:	ldrd	r0, [sp, #80]	; 0x50
   277c8:	ldrd	r4, [r5, #-24]	; 0xffffffe8
   277cc:	adds	r2, r2, r0
   277d0:	adc	r3, r3, r1
   277d4:	ldrd	r0, [sp, #32]
   277d8:	eor	r6, r6, r4
   277dc:	eor	r7, r7, r5
   277e0:	adds	r6, r6, r2
   277e4:	ldrd	r4, [sp, #56]	; 0x38
   277e8:	adc	r7, r7, r3
   277ec:	ldrd	r2, [sp, #16]
   277f0:	and	r4, r4, r0
   277f4:	and	r5, r5, r1
   277f8:	eor	r4, r4, r2
   277fc:	eor	r5, r5, r3
   27800:	adds	r0, r6, r4
   27804:	lsl	r2, sl, #30
   27808:	adc	r1, r7, r5
   2780c:	ldrd	r4, [sp, #88]	; 0x58
   27810:	strd	r0, [sp, #16]
   27814:	lsr	r3, sl, #28
   27818:	adds	r0, r0, r4
   2781c:	orr	r6, r3, fp, lsl #4
   27820:	adc	r1, r1, r5
   27824:	strd	r0, [sp, #80]	; 0x50
   27828:	orr	r5, r2, fp, lsr #2
   2782c:	ldr	r3, [sp, #80]	; 0x50
   27830:	str	r5, [ip, #-1552]	; 0xfffff9f0
   27834:	lsl	ip, fp, #30
   27838:	orr	r4, ip, sl, lsr #2
   2783c:	ldr	ip, [sp, #84]	; 0x54
   27840:	add	r7, sp, #8192	; 0x2000
   27844:	lsr	r2, r3, #18
   27848:	lsl	r1, sl, #25
   2784c:	lsr	r0, fp, #28
   27850:	orr	ip, r2, ip, lsl #14
   27854:	ldr	r2, [sp, #84]	; 0x54
   27858:	str	r6, [r7, #-1544]	; 0xfffff9f8
   2785c:	orr	r6, r1, fp, lsr #7
   27860:	str	r6, [r7, #-1536]	; 0xfffffa00
   27864:	lsr	r3, r3, #14
   27868:	ldr	r6, [sp, #80]	; 0x50
   2786c:	orr	r5, r0, sl, lsl #4
   27870:	str	r4, [r7, #-1548]	; 0xfffff9f4
   27874:	lsl	r0, fp, #25
   27878:	orr	r4, r3, r2, lsl #18
   2787c:	lsr	r1, r2, #18
   27880:	lsr	r2, r2, #14
   27884:	str	ip, [r7, #-1528]	; 0xfffffa08
   27888:	orr	ip, r0, sl, lsr #7
   2788c:	orr	r0, r1, r6, lsl #14
   27890:	orr	r1, r2, r6, lsl #18
   27894:	ldr	r2, [sp, #84]	; 0x54
   27898:	lsl	r3, r6, #23
   2789c:	ldr	r6, [sp, #84]	; 0x54
   278a0:	str	ip, [r7, #-1532]	; 0xfffffa04
   278a4:	ldr	ip, [sp, #80]	; 0x50
   278a8:	orr	r2, r3, r2, lsr #9
   278ac:	str	r2, [r7, #-1512]	; 0xfffffa18
   278b0:	add	r2, sp, #8192	; 0x2000
   278b4:	str	r4, [r7, #-1520]	; 0xfffffa10
   278b8:	lsl	r3, r6, #23
   278bc:	str	r0, [r7, #-1524]	; 0xfffffa0c
   278c0:	orr	ip, r3, ip, lsr #9
   278c4:	str	r1, [r7, #-1516]	; 0xfffffa14
   278c8:	movw	r4, #39078	; 0x98a6
   278cc:	str	r5, [r7, #-1540]	; 0xfffff9fc
   278d0:	add	r7, sp, #6656	; 0x1a00
   278d4:	str	ip, [r2, #-1508]	; 0xfffffa1c
   278d8:	add	ip, sp, #6656	; 0x1a00
   278dc:	ldrd	r0, [r7, #-16]
   278e0:	movt	r4, #41672	; 0xa2c8
   278e4:	ldrd	r6, [r7, #-8]
   278e8:	movw	r5, #32197	; 0x7dc5
   278ec:	ldrd	r2, [ip]
   278f0:	movt	r5, #2659	; 0xa63
   278f4:	eor	r0, r0, r6
   278f8:	eor	r1, r1, r7
   278fc:	eor	r2, r2, r0
   27900:	ldrd	r6, [sp]
   27904:	eor	r3, r3, r1
   27908:	strd	r2, [sp]
   2790c:	ldrd	r2, [sp, #208]	; 0xd0
   27910:	and	r6, r6, sl
   27914:	ldrd	r0, [sp, #72]	; 0x48
   27918:	and	r7, r7, fp
   2791c:	adds	r2, r2, r4
   27920:	adc	r3, r3, r5
   27924:	eor	r6, r6, r0
   27928:	ldrd	r4, [ip, #8]
   2792c:	eor	r7, r7, r1
   27930:	ldrd	r0, [ip, #16]
   27934:	eor	r4, r4, r0
   27938:	eor	r5, r5, r1
   2793c:	ldrd	r0, [sp]
   27940:	adds	r0, r0, r6
   27944:	adc	r1, r1, r7
   27948:	strd	r0, [sp]
   2794c:	ldrd	r6, [sp, #96]	; 0x60
   27950:	ldrd	r0, [ip, #24]
   27954:	adds	r6, r6, r2
   27958:	adc	r7, r7, r3
   2795c:	eor	r0, r0, r4
   27960:	strd	r6, [sp, #96]	; 0x60
   27964:	eor	r1, r1, r5
   27968:	ldrd	r6, [sp, #56]	; 0x38
   2796c:	ldrd	r4, [sp, #32]
   27970:	strd	r0, [sp, #48]	; 0x30
   27974:	ldrd	r2, [sp, #80]	; 0x50
   27978:	ldrd	r0, [sp, #80]	; 0x50
   2797c:	and	r2, r2, r6
   27980:	and	r3, r3, r7
   27984:	bic	r0, r4, r0
   27988:	ldrd	r6, [sp]
   2798c:	bic	r1, r5, r1
   27990:	ldrd	r4, [sp, #16]
   27994:	eor	r2, r2, r0
   27998:	eor	r3, r3, r1
   2799c:	adds	r4, r4, r6
   279a0:	adc	r5, r5, r7
   279a4:	ldrd	r6, [sp, #96]	; 0x60
   279a8:	strd	r4, [sp, #88]	; 0x58
   279ac:	ldrd	r4, [sp, #48]	; 0x30
   279b0:	adds	r4, r4, r6
   279b4:	adc	r5, r5, r7
   279b8:	adds	r0, r4, r2
   279bc:	adc	r1, r5, r3
   279c0:	strd	r0, [sp, #16]
   279c4:	ldrd	r4, [sp, #16]
   279c8:	ldr	r1, [sp, #88]	; 0x58
   279cc:	adds	r4, r4, r8
   279d0:	add	r8, sp, #8192	; 0x2000
   279d4:	adc	r5, r5, r9
   279d8:	ldr	r9, [sp, #92]	; 0x5c
   279dc:	strd	r4, [sp, #96]	; 0x60
   279e0:	lsr	r3, r1, #28
   279e4:	ldr	r4, [sp, #88]	; 0x58
   279e8:	lsl	r2, r1, #30
   279ec:	ldr	r5, [sp, #92]	; 0x5c
   279f0:	orr	ip, r3, r9, lsl #4
   279f4:	mov	r0, r9
   279f8:	str	ip, [r8, #-1496]	; 0xfffffa28
   279fc:	lsl	r3, r4, #25
   27a00:	lsl	r1, r9, #30
   27a04:	orr	ip, r3, r0, lsr #7
   27a08:	ldr	r3, [sp, #96]	; 0x60
   27a0c:	orr	r5, r2, r5, lsr #2
   27a10:	str	r5, [r8, #-1504]	; 0xfffffa20
   27a14:	orr	r5, r1, r4, lsr #2
   27a18:	str	r5, [r8, #-1500]	; 0xfffffa24
   27a1c:	ldr	r5, [sp, #100]	; 0x64
   27a20:	lsr	r2, r9, #28
   27a24:	orr	r9, r2, r4, lsl #4
   27a28:	lsl	r1, r0, #25
   27a2c:	lsr	r2, r3, #18
   27a30:	str	r9, [r8, #-1492]	; 0xfffffa2c
   27a34:	str	ip, [r8, #-1488]	; 0xfffffa30
   27a38:	orr	r4, r1, r4, lsr #7
   27a3c:	orr	r5, r2, r5, lsl #14
   27a40:	str	r4, [r8, #-1484]	; 0xfffffa34
   27a44:	str	r5, [r8, #-1480]	; 0xfffffa38
   27a48:	add	r0, sp, #8192	; 0x2000
   27a4c:	ldr	r8, [sp, #100]	; 0x64
   27a50:	lsr	r3, r3, #14
   27a54:	ldrd	r6, [sp, #24]
   27a58:	add	r5, sp, #6656	; 0x1a00
   27a5c:	ldr	r2, [sp, #96]	; 0x60
   27a60:	orr	ip, r3, r8, lsl #18
   27a64:	str	ip, [r0, #-1472]	; 0xfffffa40
   27a68:	ldrd	r0, [sp, #88]	; 0x58
   27a6c:	eor	r7, r7, fp
   27a70:	eor	r6, r6, sl
   27a74:	lsl	ip, r2, #23
   27a78:	and	r7, r7, r1
   27a7c:	ldr	r1, [sp, #96]	; 0x60
   27a80:	ldrd	r2, [r5, #32]
   27a84:	and	r6, r6, r0
   27a88:	ldrd	r4, [r5, #40]	; 0x28
   27a8c:	add	r0, sp, #8192	; 0x2000
   27a90:	lsr	r9, r8, #18
   27a94:	lsr	r8, r8, #14
   27a98:	orr	r1, r9, r1, lsl #14
   27a9c:	eor	r2, r2, r4
   27aa0:	eor	r3, r3, r5
   27aa4:	ldrd	r4, [sp, #24]
   27aa8:	str	r1, [r0, #-1476]	; 0xfffffa3c
   27aac:	ldr	r1, [sp, #96]	; 0x60
   27ab0:	and	r4, r4, sl
   27ab4:	ldr	r9, [sp, #100]	; 0x64
   27ab8:	eor	r4, r4, r6
   27abc:	and	r5, r5, fp
   27ac0:	ldr	r6, [sp, #96]	; 0x60
   27ac4:	orr	r1, r8, r1, lsl #18
   27ac8:	ldr	r8, [sp, #100]	; 0x64
   27acc:	str	r1, [r0, #-1468]	; 0xfffffa44
   27ad0:	add	r1, sp, #6656	; 0x1a00
   27ad4:	eor	r5, r5, r7
   27ad8:	add	r7, sp, #8192	; 0x2000
   27adc:	orr	r8, ip, r8, lsr #9
   27ae0:	str	r8, [r0, #-1464]	; 0xfffffa48
   27ae4:	ldrd	r0, [r1, #48]	; 0x30
   27ae8:	lsl	ip, r9, #23
   27aec:	ldrd	r8, [sp, #120]	; 0x78
   27af0:	orr	r6, ip, r6, lsr #9
   27af4:	eor	r2, r2, r0
   27af8:	str	r6, [r7, #-1460]	; 0xfffffa4c
   27afc:	adds	r2, r2, r4
   27b00:	ldrd	r6, [sp, #16]
   27b04:	eor	r3, r3, r1
   27b08:	movw	r0, #3502	; 0xdae
   27b0c:	movt	r0, #48889	; 0xbef9
   27b10:	adc	r3, r3, r5
   27b14:	movw	r1, #38916	; 0x9804
   27b18:	adds	r0, r0, r8
   27b1c:	movt	r1, #4415	; 0x113f
   27b20:	add	r5, sp, #6656	; 0x1a00
   27b24:	adc	r1, r1, r9
   27b28:	adds	r6, r6, r2
   27b2c:	adc	r7, r7, r3
   27b30:	add	r3, sp, #6656	; 0x1a00
   27b34:	ldrd	r8, [r5, #56]	; 0x38
   27b38:	ldrd	r4, [r5, #64]	; 0x40
   27b3c:	ldrd	r2, [r3, #72]	; 0x48
   27b40:	eor	r8, r8, r4
   27b44:	eor	r9, r9, r5
   27b48:	ldrd	r4, [sp, #32]
   27b4c:	eor	r8, r8, r2
   27b50:	strd	r6, [sp, #16]
   27b54:	eor	r9, r9, r3
   27b58:	ldrd	r6, [sp, #96]	; 0x60
   27b5c:	adds	r0, r0, r4
   27b60:	ldrd	r2, [sp, #56]	; 0x38
   27b64:	adc	r1, r1, r5
   27b68:	ldrd	r4, [sp, #96]	; 0x60
   27b6c:	adds	r8, r8, r0
   27b70:	bic	r6, r2, r6
   27b74:	bic	r7, r3, r7
   27b78:	ldrd	r2, [sp, #80]	; 0x50
   27b7c:	adc	r9, r9, r1
   27b80:	ldrd	r0, [sp, #24]
   27b84:	and	r4, r4, r2
   27b88:	and	r5, r5, r3
   27b8c:	eor	r4, r4, r6
   27b90:	eor	r5, r5, r7
   27b94:	adds	r6, r8, r4
   27b98:	movw	r4, #18203	; 0x471b
   27b9c:	adc	r7, r9, r5
   27ba0:	strd	r6, [sp, #120]	; 0x78
   27ba4:	ldrd	r8, [sp, #120]	; 0x78
   27ba8:	movt	r4, #4892	; 0x131c
   27bac:	ldr	r7, [sp, #16]
   27bb0:	movw	r5, #2869	; 0xb35
   27bb4:	adds	r8, r8, r0
   27bb8:	ldr	r6, [sp, #20]
   27bbc:	adc	r9, r9, r1
   27bc0:	strd	r8, [sp, #32]
   27bc4:	lsr	r1, r8, #18
   27bc8:	ldr	r8, [sp, #32]
   27bcc:	ldr	ip, [sp, #36]	; 0x24
   27bd0:	lsl	r2, r7, #30
   27bd4:	lsr	r3, r7, #28
   27bd8:	add	r7, sp, #8192	; 0x2000
   27bdc:	orr	r6, r2, r6, lsr #2
   27be0:	lsr	r2, r8, #14
   27be4:	orr	r0, r2, ip, lsl #18
   27be8:	str	r6, [r7, #-1456]	; 0xfffffa50
   27bec:	orr	r9, r1, r9, lsl #14
   27bf0:	str	r0, [r7, #-1424]	; 0xfffffa70
   27bf4:	str	r9, [r7, #-1432]	; 0xfffffa68
   27bf8:	add	r9, sp, #8192	; 0x2000
   27bfc:	ldr	r7, [sp, #20]
   27c00:	lsl	r0, r8, #23
   27c04:	lsr	r6, ip, #18
   27c08:	lsr	ip, ip, #14
   27c0c:	movt	r5, #7025	; 0x1b71
   27c10:	orr	r8, r3, r7, lsl #4
   27c14:	str	r8, [r9, #-1448]	; 0xfffffa58
   27c18:	ldr	r8, [sp, #32]
   27c1c:	lsl	r1, r7, #30
   27c20:	lsr	r2, r7, #28
   27c24:	ldr	r7, [sp, #16]
   27c28:	orr	r8, r6, r8, lsl #14
   27c2c:	str	r8, [r9, #-1428]	; 0xfffffa6c
   27c30:	ldr	r6, [sp, #32]
   27c34:	lsl	r3, r7, #25
   27c38:	ldr	r8, [sp, #36]	; 0x24
   27c3c:	ldr	r7, [sp, #36]	; 0x24
   27c40:	orr	r6, ip, r6, lsl #18
   27c44:	ldr	ip, [sp, #16]
   27c48:	str	r6, [r9, #-1420]	; 0xfffffa74
   27c4c:	ldr	r6, [sp, #32]
   27c50:	orr	r7, r0, r7, lsr #9
   27c54:	orr	ip, r1, ip, lsr #2
   27c58:	ldr	r1, [sp, #16]
   27c5c:	lsl	r0, r8, #23
   27c60:	str	r7, [r9, #-1416]	; 0xfffffa78
   27c64:	str	ip, [r9, #-1452]	; 0xfffffa54
   27c68:	orr	r6, r0, r6, lsr #9
   27c6c:	orr	r1, r2, r1, lsl #4
   27c70:	ldr	r2, [sp, #20]
   27c74:	str	r1, [r9, #-1444]	; 0xfffffa5c
   27c78:	add	ip, sp, #8192	; 0x2000
   27c7c:	str	r6, [r9, #-1412]	; 0xfffffa7c
   27c80:	orr	r2, r3, r2, lsr #7
   27c84:	str	r2, [r9, #-1440]	; 0xfffffa60
   27c88:	ldrd	r8, [sp, #128]	; 0x80
   27c8c:	ldr	r3, [sp, #20]
   27c90:	adds	r4, r4, r8
   27c94:	ldrd	r6, [sp, #88]	; 0x58
   27c98:	adc	r5, r5, r9
   27c9c:	add	r9, sp, #6656	; 0x1a00
   27ca0:	lsl	r1, r3, #25
   27ca4:	eor	r6, r6, sl
   27ca8:	ldrd	r2, [r9, #104]	; 0x68
   27cac:	eor	r7, r7, fp
   27cb0:	ldrd	r8, [r9, #112]	; 0x70
   27cb4:	eor	r3, r3, r9
   27cb8:	ldr	r9, [sp, #16]
   27cbc:	eor	r2, r2, r8
   27cc0:	orr	r9, r1, r9, lsr #7
   27cc4:	add	r1, sp, #6656	; 0x1a00
   27cc8:	str	r9, [ip, #-1436]	; 0xfffffa64
   27ccc:	add	ip, sp, #6656	; 0x1a00
   27cd0:	ldrd	r8, [r1, #80]	; 0x50
   27cd4:	ldrd	r0, [r1, #88]	; 0x58
   27cd8:	eor	r8, r8, r0
   27cdc:	eor	r9, r9, r1
   27ce0:	ldrd	r0, [sp, #16]
   27ce4:	and	r0, r0, r6
   27ce8:	and	r1, r1, r7
   27cec:	ldrd	r6, [sp, #56]	; 0x38
   27cf0:	strd	r0, [sp, #24]
   27cf4:	adds	r6, r6, r4
   27cf8:	ldrd	r0, [sp, #88]	; 0x58
   27cfc:	adc	r7, r7, r5
   27d00:	strd	r6, [sp, #56]	; 0x38
   27d04:	add	r6, sp, #6656	; 0x1a00
   27d08:	and	r0, r0, sl
   27d0c:	and	r1, r1, fp
   27d10:	ldrd	r4, [r6, #120]	; 0x78
   27d14:	ldrd	r6, [sp, #32]
   27d18:	eor	r4, r4, r2
   27d1c:	eor	r5, r5, r3
   27d20:	ldrd	r2, [sp, #80]	; 0x50
   27d24:	strd	r4, [sp, #48]	; 0x30
   27d28:	bic	r6, r2, r6
   27d2c:	bic	r7, r3, r7
   27d30:	ldrd	r4, [sp, #32]
   27d34:	ldrd	r2, [sp, #96]	; 0x60
   27d38:	and	r4, r4, r2
   27d3c:	and	r5, r5, r3
   27d40:	ldrd	r2, [ip, #96]	; 0x60
   27d44:	eor	r4, r4, r6
   27d48:	eor	r5, r5, r7
   27d4c:	add	ip, sp, #8192	; 0x2000
   27d50:	eor	r2, r2, r8
   27d54:	eor	r3, r3, r9
   27d58:	strd	r2, [sp]
   27d5c:	ldrd	r2, [sp, #24]
   27d60:	ldrd	r8, [sp, #56]	; 0x38
   27d64:	eor	r0, r0, r2
   27d68:	eor	r1, r1, r3
   27d6c:	ldrd	r2, [sp, #48]	; 0x30
   27d70:	ldrd	r6, [sp]
   27d74:	adds	r2, r2, r8
   27d78:	adc	r3, r3, r9
   27d7c:	adds	r0, r0, r6
   27d80:	adc	r1, r1, r7
   27d84:	ldrd	r6, [sp, #120]	; 0x78
   27d88:	adds	r8, r2, r4
   27d8c:	adc	r9, r3, r5
   27d90:	adds	r6, r6, r0
   27d94:	adc	r7, r7, r1
   27d98:	strd	r8, [sp, #24]
   27d9c:	adds	r8, r8, sl
   27da0:	lsl	r0, r6, #30
   27da4:	adc	r9, r9, fp
   27da8:	strd	r8, [sp, #56]	; 0x38
   27dac:	ldr	sl, [sp, #56]	; 0x38
   27db0:	orr	fp, r0, r7, lsr #2
   27db4:	ldr	r5, [sp, #60]	; 0x3c
   27db8:	lsr	r3, r6, #28
   27dbc:	str	fp, [ip, #-1408]	; 0xfffffa80
   27dc0:	lsl	r4, r7, #30
   27dc4:	ldr	fp, [sp, #60]	; 0x3c
   27dc8:	lsr	r1, sl, #18
   27dcc:	lsr	r2, sl, #14
   27dd0:	add	sl, sp, #8192	; 0x2000
   27dd4:	orr	r0, r3, r7, lsl #4
   27dd8:	orr	r5, r1, r5, lsl #14
   27ddc:	str	r0, [ip, #-1400]	; 0xfffffa88
   27de0:	orr	r1, r2, fp, lsl #18
   27de4:	lsr	r0, fp, #18
   27de8:	str	r1, [sl, #-1376]	; 0xfffffaa0
   27dec:	lsr	r1, fp, #14
   27df0:	orr	fp, r4, r6, lsr #2
   27df4:	str	fp, [sl, #-1404]	; 0xfffffa84
   27df8:	lsr	ip, r7, #28
   27dfc:	ldr	fp, [sp, #56]	; 0x38
   27e00:	orr	r4, ip, r6, lsl #4
   27e04:	str	r5, [sl, #-1384]	; 0xfffffa98
   27e08:	lsl	r3, r6, #25
   27e0c:	ldr	r5, [sp, #56]	; 0x38
   27e10:	movw	r8, #32132	; 0x7d84
   27e14:	orr	fp, r0, fp, lsl #14
   27e18:	ldr	ip, [sp, #56]	; 0x38
   27e1c:	ldr	r0, [sp, #60]	; 0x3c
   27e20:	movt	r8, #8964	; 0x2304
   27e24:	lsl	r2, r5, #23
   27e28:	str	r4, [sl, #-1396]	; 0xfffffa8c
   27e2c:	orr	r5, r3, r7, lsr #7
   27e30:	orr	ip, r1, ip, lsl #18
   27e34:	str	r5, [sl, #-1392]	; 0xfffffa90
   27e38:	orr	r0, r2, r0, lsr #9
   27e3c:	str	ip, [sl, #-1372]	; 0xfffffaa4
   27e40:	lsl	r3, r7, #25
   27e44:	str	r0, [sl, #-1368]	; 0xfffffaa8
   27e48:	add	ip, sp, #8192	; 0x2000
   27e4c:	ldr	r1, [sp, #60]	; 0x3c
   27e50:	movw	r9, #30709	; 0x77f5
   27e54:	ldrd	r4, [sp, #16]
   27e58:	movt	r9, #10459	; 0x28db
   27e5c:	str	fp, [sl, #-1380]	; 0xfffffa9c
   27e60:	ldrd	sl, [sp, #88]	; 0x58
   27e64:	lsl	r2, r1, #23
   27e68:	ldr	r0, [sp, #56]	; 0x38
   27e6c:	eor	r5, r5, fp
   27e70:	orr	fp, r3, r6, lsr #7
   27e74:	add	r3, sp, #6656	; 0x1a00
   27e78:	str	fp, [ip, #-1388]	; 0xfffffa94
   27e7c:	orr	r0, r2, r0, lsr #9
   27e80:	eor	r4, r4, sl
   27e84:	ldrd	sl, [r3, #128]	; 0x80
   27e88:	and	r4, r4, r6
   27e8c:	ldrd	r2, [r3, #136]	; 0x88
   27e90:	and	r5, r5, r7
   27e94:	str	r0, [ip, #-1364]	; 0xfffffaac
   27e98:	add	ip, sp, #6656	; 0x1a00
   27e9c:	eor	sl, sl, r2
   27ea0:	eor	fp, fp, r3
   27ea4:	ldrd	r0, [sp, #16]
   27ea8:	ldrd	r2, [sp, #88]	; 0x58
   27eac:	and	r0, r0, r2
   27eb0:	and	r1, r1, r3
   27eb4:	ldrd	r2, [sp, #136]	; 0x88
   27eb8:	adds	r2, r2, r8
   27ebc:	adc	r3, r3, r9
   27ec0:	add	r9, sp, #6656	; 0x1a00
   27ec4:	strd	r2, [sp, #48]	; 0x30
   27ec8:	ldrd	r2, [r9, #152]	; 0x98
   27ecc:	ldrd	r8, [r9, #160]	; 0xa0
   27ed0:	eor	r2, r2, r8
   27ed4:	eor	r3, r3, r9
   27ed8:	ldrd	r8, [ip, #144]	; 0x90
   27edc:	eor	r8, r8, sl
   27ee0:	eor	r9, r9, fp
   27ee4:	ldrd	sl, [sp, #48]	; 0x30
   27ee8:	strd	r8, [sp, #120]	; 0x78
   27eec:	eor	r8, r0, r4
   27ef0:	eor	r9, r1, r5
   27ef4:	ldrd	r0, [sp, #80]	; 0x50
   27ef8:	ldrd	r4, [ip, #168]	; 0xa8
   27efc:	adds	sl, sl, r0
   27f00:	strd	r8, [sp]
   27f04:	adc	fp, fp, r1
   27f08:	ldrd	r8, [sp, #96]	; 0x60
   27f0c:	ldrd	r0, [sp, #32]
   27f10:	eor	r2, r2, r4
   27f14:	strd	sl, [sp, #48]	; 0x30
   27f18:	eor	r3, r3, r5
   27f1c:	ldrd	sl, [sp, #56]	; 0x38
   27f20:	ldrd	r4, [sp, #56]	; 0x38
   27f24:	and	sl, sl, r0
   27f28:	and	fp, fp, r1
   27f2c:	bic	r4, r8, r4
   27f30:	ldrd	r0, [sp]
   27f34:	bic	r5, r9, r5
   27f38:	ldrd	r8, [sp, #120]	; 0x78
   27f3c:	eor	r4, r4, sl
   27f40:	eor	r5, r5, fp
   27f44:	adds	r0, r0, r8
   27f48:	ldrd	sl, [sp, #24]
   27f4c:	adc	r1, r1, r9
   27f50:	ldrd	r8, [sp, #48]	; 0x30
   27f54:	adds	r2, r2, r8
   27f58:	add	r8, sp, #8192	; 0x2000
   27f5c:	adc	r3, r3, r9
   27f60:	adds	sl, sl, r0
   27f64:	adc	fp, fp, r1
   27f68:	adds	r0, r2, r4
   27f6c:	adc	r1, r3, r5
   27f70:	ldrd	r4, [sp, #88]	; 0x58
   27f74:	ldrd	r2, [sp, #16]
   27f78:	lsl	ip, fp, #30
   27f7c:	strd	r0, [sp, #24]
   27f80:	adds	r0, r0, r4
   27f84:	adc	r1, r1, r5
   27f88:	eor	r2, r2, r6
   27f8c:	strd	r0, [sp, #80]	; 0x50
   27f90:	eor	r3, r3, r7
   27f94:	strd	r2, [sp]
   27f98:	lsr	r3, sl, #28
   27f9c:	orr	r9, r3, fp, lsl #4
   27fa0:	ldr	r3, [sp, #80]	; 0x50
   27fa4:	orr	r4, ip, sl, lsr #2
   27fa8:	ldr	ip, [sp, #84]	; 0x54
   27fac:	lsl	r2, sl, #30
   27fb0:	lsr	r0, fp, #28
   27fb4:	orr	r5, r2, fp, lsr #2
   27fb8:	lsr	r2, r3, #18
   27fbc:	orr	ip, r2, ip, lsl #14
   27fc0:	ldr	r2, [sp, #84]	; 0x54
   27fc4:	lsl	r1, sl, #25
   27fc8:	lsr	r3, r3, #14
   27fcc:	str	r5, [r8, #-1360]	; 0xfffffab0
   27fd0:	orr	r5, r0, sl, lsl #4
   27fd4:	str	r9, [r8, #-1352]	; 0xfffffab8
   27fd8:	orr	r9, r1, fp, lsr #7
   27fdc:	str	r4, [r8, #-1356]	; 0xfffffab4
   27fe0:	orr	r4, r3, r2, lsl #18
   27fe4:	str	r5, [r8, #-1348]	; 0xfffffabc
   27fe8:	lsl	r0, fp, #25
   27fec:	str	r9, [r8, #-1344]	; 0xfffffac0
   27ff0:	mov	r5, r2
   27ff4:	str	ip, [r8, #-1336]	; 0xfffffac8
   27ff8:	add	ip, sp, #8192	; 0x2000
   27ffc:	str	r4, [r8, #-1328]	; 0xfffffad0
   28000:	lsr	r1, r2, #18
   28004:	ldr	r8, [sp, #80]	; 0x50
   28008:	lsr	r2, r2, #14
   2800c:	orr	r9, r0, sl, lsr #7
   28010:	str	r9, [ip, #-1340]	; 0xfffffac4
   28014:	add	r9, sp, #8192	; 0x2000
   28018:	lsl	r3, r8, #23
   2801c:	orr	r0, r1, r8, lsl #14
   28020:	orr	r1, r2, r8, lsl #18
   28024:	str	r0, [ip, #-1332]	; 0xfffffacc
   28028:	str	r1, [ip, #-1324]	; 0xfffffad4
   2802c:	orr	r2, r3, r5, lsr #9
   28030:	str	r2, [ip, #-1320]	; 0xfffffad8
   28034:	lsl	ip, r5, #23
   28038:	add	r5, sp, #6656	; 0x1a00
   2803c:	orr	r8, ip, r8, lsr #9
   28040:	add	ip, sp, #6656	; 0x1a00
   28044:	str	r8, [r9, #-1316]	; 0xfffffadc
   28048:	ldrd	r0, [r5, #176]	; 0xb0
   2804c:	ldrd	r4, [r5, #184]	; 0xb8
   28050:	ldrd	r8, [ip, #192]	; 0xc0
   28054:	eor	r0, r0, r4
   28058:	eor	r1, r1, r5
   2805c:	ldrd	r2, [sp, #16]
   28060:	eor	r8, r8, r0
   28064:	ldrd	r4, [sp]
   28068:	eor	r9, r9, r1
   2806c:	ldrd	r0, [sp, #144]	; 0x90
   28070:	and	r2, r2, r6
   28074:	strd	r8, [sp]
   28078:	movw	r8, #9363	; 0x2493
   2807c:	movt	r8, #16583	; 0x40c7
   28080:	and	r3, r3, r7
   28084:	adds	r8, r8, r0
   28088:	and	r4, r4, sl
   2808c:	and	r5, r5, fp
   28090:	movw	r9, #43899	; 0xab7b
   28094:	movt	r9, #13002	; 0x32ca
   28098:	eor	r4, r4, r2
   2809c:	adc	r9, r9, r1
   280a0:	eor	r5, r5, r3
   280a4:	ldrd	r0, [ip, #208]	; 0xd0
   280a8:	ldrd	r2, [ip, #200]	; 0xc8
   280ac:	eor	r2, r2, r0
   280b0:	eor	r3, r3, r1
   280b4:	ldrd	r0, [sp]
   280b8:	adds	r0, r0, r4
   280bc:	adc	r1, r1, r5
   280c0:	ldrd	r4, [sp, #96]	; 0x60
   280c4:	strd	r0, [sp]
   280c8:	adds	r4, r4, r8
   280cc:	ldrd	r0, [sp, #80]	; 0x50
   280d0:	adc	r5, r5, r9
   280d4:	ldrd	r8, [ip, #216]	; 0xd8
   280d8:	strd	r4, [sp, #48]	; 0x30
   280dc:	add	ip, sp, #8192	; 0x2000
   280e0:	ldrd	r4, [sp, #32]
   280e4:	eor	r2, r2, r8
   280e8:	eor	r3, r3, r9
   280ec:	ldrd	r8, [sp, #56]	; 0x38
   280f0:	bic	r0, r4, r0
   280f4:	bic	r1, r5, r1
   280f8:	strd	r0, [sp, #96]	; 0x60
   280fc:	ldrd	r0, [sp, #80]	; 0x50
   28100:	ldrd	r4, [sp, #24]
   28104:	and	r0, r0, r8
   28108:	and	r1, r1, r9
   2810c:	ldrd	r8, [sp]
   28110:	adds	r4, r4, r8
   28114:	adc	r5, r5, r9
   28118:	ldrd	r8, [sp, #96]	; 0x60
   2811c:	strd	r4, [sp, #88]	; 0x58
   28120:	ldrd	r4, [sp, #48]	; 0x30
   28124:	eor	r0, r0, r8
   28128:	eor	r1, r1, r9
   2812c:	adds	r2, r2, r4
   28130:	eor	r4, sl, r6
   28134:	adc	r3, r3, r5
   28138:	adds	r8, r2, r0
   2813c:	adc	r9, r3, r1
   28140:	strd	r8, [sp, #24]
   28144:	ldr	r9, [sp, #88]	; 0x58
   28148:	eor	r5, fp, r7
   2814c:	ldrd	r0, [sp, #24]
   28150:	lsl	r2, r9, #30
   28154:	lsr	r3, r9, #28
   28158:	ldrd	r8, [sp, #16]
   2815c:	adds	r0, r0, r8
   28160:	adc	r1, r1, r9
   28164:	ldr	r9, [sp, #92]	; 0x5c
   28168:	strd	r0, [sp, #96]	; 0x60
   2816c:	orr	r9, r2, r9, lsr #2
   28170:	str	r9, [ip, #-1312]	; 0xfffffae0
   28174:	ldr	r0, [sp, #92]	; 0x5c
   28178:	ldr	r8, [sp, #88]	; 0x58
   2817c:	orr	r1, r3, r0, lsl #4
   28180:	str	r1, [ip, #-1304]	; 0xfffffae8
   28184:	lsr	r1, r0, #28
   28188:	lsl	r2, r0, #30
   2818c:	orr	r0, r1, r8, lsl #4
   28190:	ldr	r1, [sp, #92]	; 0x5c
   28194:	lsl	r3, r8, #25
   28198:	orr	r9, r2, r8, lsr #2
   2819c:	ldr	r2, [sp, #92]	; 0x5c
   281a0:	orr	r1, r3, r1, lsr #7
   281a4:	ldr	r3, [sp, #96]	; 0x60
   281a8:	str	r9, [ip, #-1308]	; 0xfffffae4
   281ac:	ldr	r9, [sp, #100]	; 0x64
   281b0:	str	r1, [ip, #-1296]	; 0xfffffaf0
   281b4:	lsl	r1, r2, #25
   281b8:	lsr	r2, r3, #18
   281bc:	str	r0, [ip, #-1300]	; 0xfffffaec
   281c0:	orr	r8, r1, r8, lsr #7
   281c4:	orr	r9, r2, r9, lsl #14
   281c8:	str	r8, [ip, #-1292]	; 0xfffffaf4
   281cc:	lsr	r3, r3, #14
   281d0:	str	r9, [ip, #-1288]	; 0xfffffaf8
   281d4:	add	r1, sp, #8192	; 0x2000
   281d8:	ldr	ip, [sp, #100]	; 0x64
   281dc:	orr	r0, r3, ip, lsl #18
   281e0:	ldr	r3, [sp, #96]	; 0x60
   281e4:	str	r0, [r1, #-1280]	; 0xfffffb00
   281e8:	add	r1, sp, #6656	; 0x1a00
   281ec:	lsr	r9, ip, #18
   281f0:	lsr	r8, ip, #14
   281f4:	lsl	ip, r3, #23
   281f8:	ldrd	r2, [r1, #224]	; 0xe0
   281fc:	ldrd	r0, [r1, #232]	; 0xe8
   28200:	eor	r2, r2, r0
   28204:	eor	r3, r3, r1
   28208:	ldrd	r0, [sp, #88]	; 0x58
   2820c:	and	r0, r0, r4
   28210:	and	r1, r1, r5
   28214:	strd	r0, [sp, #16]
   28218:	add	r0, sp, #8192	; 0x2000
   2821c:	ldr	r1, [sp, #96]	; 0x60
   28220:	and	r4, sl, r6
   28224:	and	r5, fp, r7
   28228:	orr	r1, r9, r1, lsl #14
   2822c:	str	r1, [r0, #-1284]	; 0xfffffafc
   28230:	ldr	r1, [sp, #96]	; 0x60
   28234:	ldr	r9, [sp, #100]	; 0x64
   28238:	orr	r1, r8, r1, lsl #18
   2823c:	ldr	r8, [sp, #100]	; 0x64
   28240:	str	r1, [r0, #-1276]	; 0xfffffb04
   28244:	add	r1, sp, #6656	; 0x1a00
   28248:	orr	r8, ip, r8, lsr #9
   2824c:	lsl	ip, r9, #23
   28250:	str	r8, [r0, #-1272]	; 0xfffffb08
   28254:	ldrd	r0, [r1, #240]	; 0xf0
   28258:	ldrd	r8, [sp, #16]
   2825c:	eor	r2, r2, r0
   28260:	eor	r3, r3, r1
   28264:	eor	r4, r4, r8
   28268:	eor	r5, r5, r9
   2826c:	ldr	r9, [sp, #96]	; 0x60
   28270:	adds	r2, r2, r4
   28274:	add	r0, sp, #8192	; 0x2000
   28278:	adc	r3, r3, r5
   2827c:	ldrd	r4, [sp, #152]	; 0x98
   28280:	add	r8, sp, #6912	; 0x1b00
   28284:	orr	r9, ip, r9, lsr #9
   28288:	str	r9, [r0, #-1268]	; 0xfffffb0c
   2828c:	add	r9, sp, #6656	; 0x1a00
   28290:	movw	r0, #48828	; 0xbebc
   28294:	movt	r0, #5577	; 0x15c9
   28298:	movw	r1, #48650	; 0xbe0a
   2829c:	adds	r0, r0, r4
   282a0:	movt	r1, #15518	; 0x3c9e
   282a4:	adc	r1, r1, r5
   282a8:	ldrd	r4, [r9, #248]	; 0xf8
   282ac:	ldrd	r8, [r8]
   282b0:	eor	r4, r4, r8
   282b4:	eor	r5, r5, r9
   282b8:	ldrd	r8, [sp, #24]
   282bc:	adds	r8, r8, r2
   282c0:	adc	r9, r9, r3
   282c4:	strd	r8, [sp, #24]
   282c8:	ldrd	r2, [sp, #32]
   282cc:	add	r8, sp, #7168	; 0x1c00
   282d0:	adds	r2, r2, r0
   282d4:	adc	r3, r3, r1
   282d8:	ldrd	r0, [sp, #56]	; 0x38
   282dc:	strd	r2, [sp]
   282e0:	ldrd	r2, [r8, #-248]	; 0xffffff08
   282e4:	ldrd	r8, [sp, #96]	; 0x60
   282e8:	eor	r2, r2, r4
   282ec:	eor	r3, r3, r5
   282f0:	bic	r8, r0, r8
   282f4:	bic	r9, r1, r9
   282f8:	ldrd	r4, [sp, #96]	; 0x60
   282fc:	ldrd	r0, [sp, #80]	; 0x50
   28300:	and	r4, r4, r0
   28304:	and	r5, r5, r1
   28308:	ldrd	r0, [sp]
   2830c:	eor	r4, r4, r8
   28310:	eor	r5, r5, r9
   28314:	adds	r2, r2, r0
   28318:	adc	r3, r3, r1
   2831c:	ldr	r1, [sp, #24]
   28320:	adds	r8, r2, r4
   28324:	ldr	r2, [sp, #28]
   28328:	ldr	r4, [sp, #28]
   2832c:	adc	r9, r3, r5
   28330:	lsl	r0, r1, #30
   28334:	add	r3, sp, #8192	; 0x2000
   28338:	orr	r2, r0, r2, lsr #2
   2833c:	ldr	r0, [sp, #24]
   28340:	lsr	r1, r1, #28
   28344:	str	r2, [r3, #-1264]	; 0xfffffb10
   28348:	orr	r5, r1, r4, lsl #4
   2834c:	lsl	r2, r4, #30
   28350:	lsr	r1, r4, #28
   28354:	mov	ip, r4
   28358:	adds	r4, r8, r6
   2835c:	add	r6, sp, #8192	; 0x2000
   28360:	str	r5, [r3, #-1256]	; 0xfffffb18
   28364:	adc	r5, r9, r7
   28368:	lsl	r3, r0, #25
   2836c:	strd	r4, [sp, #32]
   28370:	orr	r7, r1, r0, lsl #4
   28374:	orr	r5, r2, r0, lsr #2
   28378:	ldr	r0, [sp, #28]
   2837c:	orr	ip, r3, ip, lsr #7
   28380:	str	r5, [r6, #-1260]	; 0xfffffb14
   28384:	ldr	r4, [sp, #24]
   28388:	ldr	r5, [sp, #32]
   2838c:	lsl	r1, r0, #25
   28390:	str	r7, [r6, #-1252]	; 0xfffffb1c
   28394:	str	ip, [r6, #-1248]	; 0xfffffb20
   28398:	orr	r4, r1, r4, lsr #7
   2839c:	lsr	ip, r5, #14
   283a0:	str	r4, [r6, #-1244]	; 0xfffffb24
   283a4:	lsr	r6, r5, #18
   283a8:	add	r5, sp, #7168	; 0x1c00
   283ac:	ldrd	r2, [sp, #88]	; 0x58
   283b0:	ldrd	r0, [r5, #-240]	; 0xffffff10
   283b4:	ldrd	r4, [r5, #-232]	; 0xffffff18
   283b8:	eor	r3, r3, fp
   283bc:	eor	r2, r2, sl
   283c0:	ldr	r7, [sp, #36]	; 0x24
   283c4:	eor	r0, r0, r4
   283c8:	eor	r1, r1, r5
   283cc:	ldrd	r4, [sp, #24]
   283d0:	orr	r7, r6, r7, lsl #14
   283d4:	and	r5, r5, r3
   283d8:	ldr	r3, [sp, #36]	; 0x24
   283dc:	and	r4, r4, r2
   283e0:	add	r2, sp, #8192	; 0x2000
   283e4:	strd	r4, [sp]
   283e8:	orr	r6, ip, r3, lsl #18
   283ec:	str	r7, [r2, #-1240]	; 0xfffffb28
   283f0:	str	r6, [r2, #-1232]	; 0xfffffb30
   283f4:	lsr	r7, r3, #18
   283f8:	ldr	r2, [sp, #32]
   283fc:	lsr	r6, r3, #14
   28400:	add	r3, sp, #7168	; 0x1c00
   28404:	ldrd	r4, [sp, #88]	; 0x58
   28408:	lsl	ip, r2, #23
   2840c:	ldrd	r2, [r3, #-224]	; 0xffffff20
   28410:	and	r4, r4, sl
   28414:	and	r5, r5, fp
   28418:	eor	r0, r0, r2
   2841c:	eor	r1, r1, r3
   28420:	ldrd	r2, [sp]
   28424:	eor	r2, r2, r4
   28428:	ldr	r4, [sp, #32]
   2842c:	eor	r3, r3, r5
   28430:	add	r5, sp, #8192	; 0x2000
   28434:	adds	r2, r2, r0
   28438:	orr	r4, r7, r4, lsl #14
   2843c:	str	r4, [r5, #-1236]	; 0xfffffb2c
   28440:	ldr	r7, [sp, #32]
   28444:	adc	r3, r3, r1
   28448:	ldr	r4, [sp, #36]	; 0x24
   2844c:	adds	r0, r2, r8
   28450:	adc	r1, r3, r9
   28454:	add	r9, sp, #7168	; 0x1c00
   28458:	orr	r7, r6, r7, lsl #18
   2845c:	str	r7, [r5, #-1228]	; 0xfffffb34
   28460:	orr	r4, ip, r4, lsr #9
   28464:	str	r4, [r5, #-1224]	; 0xfffffb38
   28468:	ldr	r5, [sp, #36]	; 0x24
   2846c:	add	r7, sp, #8192	; 0x2000
   28470:	ldr	r6, [sp, #32]
   28474:	strd	r0, [sp, #16]
   28478:	lsl	ip, r5, #23
   2847c:	add	r5, sp, #7168	; 0x1c00
   28480:	orr	r6, ip, r6, lsr #9
   28484:	str	r6, [r7, #-1220]	; 0xfffffb3c
   28488:	ldrd	r2, [r5, #-216]	; 0xffffff28
   2848c:	ldrd	r4, [r5, #-208]	; 0xffffff30
   28490:	ldrd	r6, [sp, #160]	; 0xa0
   28494:	ldrd	r8, [r9, #-200]	; 0xffffff38
   28498:	eor	r2, r2, r4
   2849c:	movw	r4, #3404	; 0xd4c
   284a0:	movt	r4, #39952	; 0x9c10
   284a4:	ldrd	r0, [sp, #56]	; 0x38
   284a8:	adds	r4, r4, r6
   284ac:	eor	r3, r3, r5
   284b0:	movw	r5, #26564	; 0x67c4
   284b4:	movt	r5, #17181	; 0x431d
   284b8:	eor	r2, r2, r8
   284bc:	adc	r5, r5, r7
   284c0:	eor	r3, r3, r9
   284c4:	ldrd	r6, [sp, #80]	; 0x50
   284c8:	adds	r4, r4, r0
   284cc:	ldrd	r8, [sp, #32]
   284d0:	adc	r5, r5, r1
   284d4:	ldrd	r0, [sp, #96]	; 0x60
   284d8:	adds	r4, r4, r2
   284dc:	bic	r8, r6, r8
   284e0:	bic	r9, r7, r9
   284e4:	ldrd	r6, [sp, #32]
   284e8:	adc	r5, r5, r3
   284ec:	and	r6, r6, r0
   284f0:	and	r7, r7, r1
   284f4:	eor	r6, r6, r8
   284f8:	ldr	r1, [sp, #16]
   284fc:	adds	r8, r4, r6
   28500:	ldr	r6, [sp, #20]
   28504:	ldr	r4, [sp, #20]
   28508:	eor	r7, r7, r9
   2850c:	ldr	r0, [sp, #16]
   28510:	adc	r9, r5, r7
   28514:	lsl	r2, r1, #30
   28518:	lsr	r3, r1, #28
   2851c:	add	r5, sp, #8192	; 0x2000
   28520:	orr	r7, r3, r6, lsl #4
   28524:	mov	ip, r6
   28528:	orr	r4, r2, r4, lsr #2
   2852c:	lsr	r1, r6, #28
   28530:	lsl	r2, r6, #30
   28534:	add	r6, sp, #8192	; 0x2000
   28538:	str	r4, [r5, #-1216]	; 0xfffffb40
   2853c:	lsl	r3, r0, #25
   28540:	adds	r4, r8, sl
   28544:	str	r7, [r5, #-1208]	; 0xfffffb48
   28548:	orr	sl, r3, ip, lsr #7
   2854c:	adc	r5, r9, fp
   28550:	add	fp, sp, #7168	; 0x1c00
   28554:	strd	r4, [sp, #56]	; 0x38
   28558:	orr	r5, r2, r0, lsr #2
   2855c:	ldrd	r2, [sp, #24]
   28560:	orr	r7, r1, r0, lsl #4
   28564:	str	r5, [r6, #-1212]	; 0xfffffb44
   28568:	lsl	r1, ip, #25
   2856c:	ldrd	r4, [sp, #88]	; 0x58
   28570:	str	r7, [r6, #-1204]	; 0xfffffb4c
   28574:	str	sl, [r6, #-1200]	; 0xfffffb50
   28578:	eor	r2, r2, r4
   2857c:	eor	r3, r3, r5
   28580:	orr	r5, r1, r0, lsr #7
   28584:	ldrd	r0, [fp, #-192]	; 0xffffff40
   28588:	str	r5, [r6, #-1196]	; 0xfffffb54
   2858c:	ldrd	sl, [fp, #-184]	; 0xffffff48
   28590:	ldrd	r4, [sp, #16]
   28594:	ldr	r7, [sp, #56]	; 0x38
   28598:	eor	r0, r0, sl
   2859c:	eor	r1, r1, fp
   285a0:	and	r2, r2, r4
   285a4:	ldrd	sl, [sp, #88]	; 0x58
   285a8:	and	r3, r3, r5
   285ac:	ldrd	r4, [sp, #24]
   285b0:	lsr	r6, r7, #18
   285b4:	lsr	ip, r7, #14
   285b8:	add	r7, sp, #8192	; 0x2000
   285bc:	and	r5, r5, fp
   285c0:	ldr	fp, [sp, #60]	; 0x3c
   285c4:	and	r4, r4, sl
   285c8:	eor	r3, r3, r5
   285cc:	eor	r2, r2, r4
   285d0:	movw	r4, #17078	; 0x42b6
   285d4:	orr	fp, r6, fp, lsl #14
   285d8:	str	fp, [r7, #-1192]	; 0xfffffb58
   285dc:	ldr	sl, [sp, #60]	; 0x3c
   285e0:	add	r6, sp, #8192	; 0x2000
   285e4:	movt	r4, #52030	; 0xcb3e
   285e8:	movw	r5, #54462	; 0xd4be
   285ec:	movt	r5, #19653	; 0x4cc5
   285f0:	orr	fp, ip, sl, lsl #18
   285f4:	str	fp, [r6, #-1184]	; 0xfffffb60
   285f8:	ldr	fp, [sp, #56]	; 0x38
   285fc:	lsr	r7, sl, #18
   28600:	lsr	r6, sl, #14
   28604:	lsl	ip, fp, #23
   28608:	add	fp, sp, #7168	; 0x1c00
   2860c:	ldrd	sl, [fp, #-176]	; 0xffffff50
   28610:	eor	r0, r0, sl
   28614:	ldr	sl, [sp, #56]	; 0x38
   28618:	eor	r1, r1, fp
   2861c:	add	fp, sp, #8192	; 0x2000
   28620:	adds	r2, r2, r0
   28624:	ldr	r0, [sp, #56]	; 0x38
   28628:	orr	sl, r7, sl, lsl #14
   2862c:	ldr	r7, [sp, #56]	; 0x38
   28630:	str	sl, [fp, #-1188]	; 0xfffffb5c
   28634:	adc	r3, r3, r1
   28638:	ldr	sl, [sp, #60]	; 0x3c
   2863c:	add	r1, sp, #8192	; 0x2000
   28640:	orr	r7, r6, r7, lsl #18
   28644:	str	r7, [fp, #-1180]	; 0xfffffb64
   28648:	add	r7, sp, #7168	; 0x1c00
   2864c:	orr	sl, ip, sl, lsr #9
   28650:	str	sl, [fp, #-1176]	; 0xfffffb68
   28654:	ldr	fp, [sp, #60]	; 0x3c
   28658:	adds	sl, r2, r8
   2865c:	lsl	ip, fp, #23
   28660:	adc	fp, r3, r9
   28664:	ldrd	r2, [sp, #168]	; 0xa8
   28668:	orr	r0, ip, r0, lsr #9
   2866c:	str	r0, [r1, #-1172]	; 0xfffffb6c
   28670:	lsr	ip, sl, #28
   28674:	ldrd	r0, [sp, #80]	; 0x50
   28678:	adds	r4, r4, r2
   2867c:	ldrd	r8, [r7, #-168]	; 0xffffff58
   28680:	adc	r5, r5, r3
   28684:	ldrd	r6, [r7, #-160]	; 0xffffff60
   28688:	add	r3, sp, #7168	; 0x1c00
   2868c:	adds	r4, r4, r0
   28690:	ldrd	r2, [r3, #-152]	; 0xffffff68
   28694:	adc	r5, r5, r1
   28698:	eor	r8, r8, r6
   2869c:	ldrd	r0, [sp, #56]	; 0x38
   286a0:	eor	r9, r9, r7
   286a4:	ldrd	r6, [sp, #96]	; 0x60
   286a8:	eor	r8, r8, r2
   286ac:	eor	r9, r9, r3
   286b0:	bic	r0, r6, r0
   286b4:	bic	r1, r7, r1
   286b8:	ldrd	r2, [sp, #56]	; 0x38
   286bc:	adds	r4, r4, r8
   286c0:	ldrd	r6, [sp, #32]
   286c4:	add	r8, sp, #8192	; 0x2000
   286c8:	adc	r5, r5, r9
   286cc:	orr	r9, ip, fp, lsl #4
   286d0:	and	r2, r2, r6
   286d4:	and	r3, r3, r7
   286d8:	lsl	r6, sl, #30
   286dc:	eor	r2, r2, r0
   286e0:	str	r9, [r8, #-1160]	; 0xfffffb78
   286e4:	eor	r3, r3, r1
   286e8:	orr	r7, r6, fp, lsr #2
   286ec:	str	r7, [r8, #-1168]	; 0xfffffb70
   286f0:	adds	r8, r4, r2
   286f4:	ldrd	r6, [sp, #88]	; 0x58
   286f8:	adc	r9, r5, r3
   286fc:	add	r3, sp, #8192	; 0x2000
   28700:	adds	r6, r6, r8
   28704:	lsl	r0, fp, #30
   28708:	lsr	ip, fp, #28
   2870c:	lsl	r1, sl, #25
   28710:	orr	r2, r0, sl, lsr #2
   28714:	orr	r4, ip, sl, lsl #4
   28718:	orr	r5, r1, fp, lsr #7
   2871c:	str	r4, [r3, #-1156]	; 0xfffffb7c
   28720:	adc	r7, r7, r9
   28724:	str	r5, [r3, #-1152]	; 0xfffffb80
   28728:	strd	r6, [sp, #88]	; 0x58
   2872c:	add	r6, sp, #8192	; 0x2000
   28730:	ldrd	r4, [sp, #24]
   28734:	ldrd	r0, [sp, #16]
   28738:	str	r2, [r3, #-1164]	; 0xfffffb74
   2873c:	lsl	r3, fp, #25
   28740:	eor	r1, r1, r5
   28744:	orr	r5, r3, sl, lsr #7
   28748:	str	r5, [r6, #-1148]	; 0xfffffb84
   2874c:	add	r5, sp, #7168	; 0x1c00
   28750:	eor	r0, r0, r4
   28754:	and	r7, r1, fp
   28758:	ldrd	r2, [r5, #-144]	; 0xffffff70
   2875c:	and	r6, r0, sl
   28760:	ldrd	r4, [r5, #-136]	; 0xffffff78
   28764:	strd	r6, [sp, #48]	; 0x30
   28768:	eor	r2, r2, r4
   2876c:	ldrd	r0, [sp, #24]
   28770:	eor	r3, r3, r5
   28774:	ldrd	r4, [sp, #16]
   28778:	and	r5, r5, r1
   2877c:	ldr	r1, [sp, #88]	; 0x58
   28780:	and	r4, r4, r0
   28784:	lsr	r6, r1, #18
   28788:	lsr	ip, r1, #14
   2878c:	add	r1, sp, #7168	; 0x1c00
   28790:	ldrd	r0, [r1, #-128]	; 0xffffff80
   28794:	eor	r2, r2, r0
   28798:	eor	r3, r3, r1
   2879c:	ldrd	r0, [sp, #48]	; 0x30
   287a0:	strd	r2, [sp]
   287a4:	add	r3, sp, #8192	; 0x2000
   287a8:	eor	r1, r1, r5
   287ac:	ldr	r2, [sp, #92]	; 0x5c
   287b0:	ldr	r5, [sp, #92]	; 0x5c
   287b4:	eor	r0, r0, r4
   287b8:	orr	r2, r6, r2, lsl #14
   287bc:	str	r2, [r3, #-1144]	; 0xfffffb88
   287c0:	orr	r6, ip, r5, lsl #18
   287c4:	str	r6, [r3, #-1136]	; 0xfffffb90
   287c8:	ldrd	r6, [sp]
   287cc:	lsr	r4, r5, #18
   287d0:	ldr	r2, [sp, #88]	; 0x58
   287d4:	lsr	r5, r5, #14
   287d8:	adds	r0, r0, r6
   287dc:	add	r6, sp, #8192	; 0x2000
   287e0:	adc	r1, r1, r7
   287e4:	ldr	r7, [sp, #88]	; 0x58
   287e8:	lsl	ip, r2, #23
   287ec:	adds	r8, r8, r0
   287f0:	adc	r9, r9, r1
   287f4:	ldrd	r0, [sp, #8]
   287f8:	orr	r7, r4, r7, lsl #14
   287fc:	str	r7, [r6, #-1140]	; 0xfffffb8c
   28800:	ldr	r7, [sp, #88]	; 0x58
   28804:	movw	r2, #32298	; 0x7e2a
   28808:	ldr	r4, [sp, #92]	; 0x5c
   2880c:	movt	r2, #64613	; 0xfc65
   28810:	adds	r2, r2, r0
   28814:	movw	r3, #10652	; 0x299c
   28818:	orr	r7, r5, r7, lsl #18
   2881c:	ldr	r5, [sp, #92]	; 0x5c
   28820:	str	r7, [r6, #-1132]	; 0xfffffb94
   28824:	orr	r4, ip, r4, lsr #9
   28828:	ldr	r7, [sp, #88]	; 0x58
   2882c:	movt	r3, #22911	; 0x597f
   28830:	lsl	ip, r5, #23
   28834:	str	r4, [r6, #-1128]	; 0xfffffb98
   28838:	adc	r3, r3, r1
   2883c:	add	r0, sp, #8192	; 0x2000
   28840:	orr	r7, ip, r7, lsr #9
   28844:	str	r7, [r6, #-1124]	; 0xfffffb9c
   28848:	add	r7, sp, #7168	; 0x1c00
   2884c:	lsl	ip, r8, #30
   28850:	lsr	r1, r8, #28
   28854:	ldrd	r4, [r7, #-120]	; 0xffffff88
   28858:	ldrd	r6, [r7, #-112]	; 0xffffff90
   2885c:	eor	r4, r4, r6
   28860:	eor	r5, r5, r7
   28864:	ldrd	r6, [sp, #96]	; 0x60
   28868:	adds	r6, r6, r2
   2886c:	adc	r7, r7, r3
   28870:	add	r3, sp, #7168	; 0x1c00
   28874:	strd	r6, [sp]
   28878:	ldrd	r2, [r3, #-104]	; 0xffffff98
   2887c:	ldrd	r6, [sp, #88]	; 0x58
   28880:	eor	r4, r4, r2
   28884:	eor	r5, r5, r3
   28888:	ldrd	r2, [sp, #32]
   2888c:	bic	r6, r2, r6
   28890:	bic	r7, r3, r7
   28894:	ldrd	r2, [sp, #56]	; 0x38
   28898:	strd	r6, [sp, #80]	; 0x50
   2889c:	ldrd	r6, [sp, #88]	; 0x58
   288a0:	and	r6, r6, r2
   288a4:	and	r7, r7, r3
   288a8:	orr	r2, r1, r9, lsl #4
   288ac:	orr	r3, ip, r9, lsr #2
   288b0:	str	r3, [r0, #-1120]	; 0xfffffba0
   288b4:	lsl	ip, r9, #30
   288b8:	str	r2, [r0, #-1112]	; 0xfffffba8
   288bc:	lsl	r1, r8, #25
   288c0:	ldrd	r2, [sp]
   288c4:	lsr	r0, r9, #28
   288c8:	adds	r2, r2, r4
   288cc:	adc	r3, r3, r5
   288d0:	ldrd	r4, [sp, #80]	; 0x50
   288d4:	eor	r5, r5, r7
   288d8:	add	r7, sp, #8192	; 0x2000
   288dc:	eor	r4, r4, r6
   288e0:	orr	r6, ip, r8, lsr #2
   288e4:	str	r6, [r7, #-1116]	; 0xfffffba4
   288e8:	adds	r6, r2, r4
   288ec:	orr	ip, r0, r8, lsl #4
   288f0:	orr	r0, r1, r9, lsr #7
   288f4:	str	ip, [r7, #-1108]	; 0xfffffbac
   288f8:	lsl	r1, r9, #25
   288fc:	str	r0, [r7, #-1104]	; 0xfffffbb0
   28900:	add	ip, sp, #8192	; 0x2000
   28904:	adc	r7, r3, r5
   28908:	strd	r6, [sp, #80]	; 0x50
   2890c:	ldrd	r4, [sp, #24]
   28910:	orr	r7, r1, r8, lsr #7
   28914:	ldrd	r0, [sp, #80]	; 0x50
   28918:	str	r7, [ip, #-1100]	; 0xfffffbb4
   2891c:	add	r7, sp, #7168	; 0x1c00
   28920:	adds	r0, r0, r4
   28924:	ldrd	r2, [sp, #16]
   28928:	adc	r1, r1, r5
   2892c:	ldrd	r4, [r7, #-96]	; 0xffffffa0
   28930:	ldrd	r6, [r7, #-88]	; 0xffffffa8
   28934:	eor	r2, r2, sl
   28938:	strd	r0, [sp, #24]
   2893c:	add	r1, sp, #7168	; 0x1c00
   28940:	eor	r4, r4, r6
   28944:	eor	r5, r5, r7
   28948:	ldrd	r6, [sp, #16]
   2894c:	eor	r3, r3, fp
   28950:	ldrd	r0, [r1, #-80]	; 0xffffffb0
   28954:	and	r2, r2, r8
   28958:	and	r6, r6, sl
   2895c:	and	r7, r7, fp
   28960:	eor	r4, r4, r0
   28964:	and	r3, r3, r9
   28968:	eor	r2, r2, r6
   2896c:	eor	r5, r5, r1
   28970:	adds	r2, r2, r4
   28974:	eor	r3, r3, r7
   28978:	adc	r3, r3, r5
   2897c:	ldrd	r4, [sp, #112]	; 0x70
   28980:	ldr	r7, [sp, #24]
   28984:	movw	r0, #64236	; 0xfaec
   28988:	movt	r0, #15062	; 0x3ad6
   2898c:	movw	r1, #28587	; 0x6fab
   28990:	adds	r0, r0, r4
   28994:	movt	r1, #24523	; 0x5fcb
   28998:	adc	r1, r1, r5
   2899c:	ldr	r5, [sp, #28]
   289a0:	lsr	r6, r7, #18
   289a4:	lsr	ip, r7, #14
   289a8:	add	r7, sp, #8192	; 0x2000
   289ac:	orr	r5, r6, r5, lsl #14
   289b0:	str	r5, [r7, #-1064]	; 0xfffffbd8
   289b4:	ldr	r5, [sp, #28]
   289b8:	orr	r6, ip, r5, lsl #18
   289bc:	str	r6, [r7, #-1056]	; 0xfffffbe0
   289c0:	ldr	r6, [sp, #24]
   289c4:	lsr	r4, r5, #18
   289c8:	lsr	r5, r5, #14
   289cc:	lsl	ip, r6, #23
   289d0:	ldrd	r6, [sp, #80]	; 0x50
   289d4:	adds	r6, r6, r2
   289d8:	adc	r7, r7, r3
   289dc:	ldrd	r2, [sp, #40]	; 0x28
   289e0:	adds	r0, r0, r2
   289e4:	add	r2, sp, #8192	; 0x2000
   289e8:	adc	r1, r1, r3
   289ec:	ldr	r3, [sp, #24]
   289f0:	orr	r3, r4, r3, lsl #14
   289f4:	str	r3, [r2, #-1060]	; 0xfffffbdc
   289f8:	ldr	r3, [sp, #24]
   289fc:	ldr	r4, [sp, #28]
   28a00:	orr	r3, r5, r3, lsl #18
   28a04:	ldr	r5, [sp, #28]
   28a08:	str	r3, [r2, #-1052]	; 0xfffffbe4
   28a0c:	orr	r4, ip, r4, lsr #9
   28a10:	str	r4, [r2, #-1048]	; 0xfffffbe8
   28a14:	add	ip, sp, #8192	; 0x2000
   28a18:	lsl	r3, r5, #23
   28a1c:	ldrd	r4, [sp, #128]	; 0x80
   28a20:	adds	r0, r0, r4
   28a24:	adc	r1, r1, r5
   28a28:	ldr	r5, [sp, #24]
   28a2c:	orr	r5, r3, r5, lsr #9
   28a30:	str	r5, [r2, #-1044]	; 0xfffffbec
   28a34:	ldrd	r4, [sp, #64]	; 0x40
   28a38:	lsl	r2, r6, #30
   28a3c:	lsr	r3, r6, #28
   28a40:	adds	r4, r4, r0
   28a44:	adc	r5, r5, r1
   28a48:	add	r1, sp, #7168	; 0x1c00
   28a4c:	strd	r4, [sp]
   28a50:	ldrd	r4, [r1, #-40]	; 0xffffffd8
   28a54:	ldrd	r0, [r1, #-32]	; 0xffffffe0
   28a58:	eor	r4, r4, r0
   28a5c:	eor	r5, r5, r1
   28a60:	lsl	r0, r7, #30
   28a64:	orr	r1, r2, r7, lsr #2
   28a68:	str	r0, [sp, #80]	; 0x50
   28a6c:	lsr	r2, r7, #28
   28a70:	str	r1, [ip, #-1040]	; 0xfffffbf0
   28a74:	orr	r1, r3, r7, lsl #4
   28a78:	str	r2, [sp, #96]	; 0x60
   28a7c:	str	r1, [ip, #-1032]	; 0xfffffbf8
   28a80:	lsl	ip, r6, #25
   28a84:	ldrd	r0, [sp]
   28a88:	ldrd	r2, [sp, #32]
   28a8c:	adds	r0, r0, r2
   28a90:	add	r2, sp, #7168	; 0x1c00
   28a94:	adc	r1, r1, r3
   28a98:	strd	r0, [sp]
   28a9c:	ldrd	r0, [r2, #-24]	; 0xffffffe8
   28aa0:	ldrd	r2, [sp, #24]
   28aa4:	eor	r0, r0, r4
   28aa8:	eor	r1, r1, r5
   28aac:	ldrd	r4, [sp, #24]
   28ab0:	strd	r0, [sp, #112]	; 0x70
   28ab4:	ldrd	r0, [sp, #56]	; 0x38
   28ab8:	bic	r4, r0, r4
   28abc:	bic	r5, r1, r5
   28ac0:	strd	r4, [sp, #8]
   28ac4:	add	r0, sp, #8192	; 0x2000
   28ac8:	ldrd	r4, [sp, #88]	; 0x58
   28acc:	ldr	r1, [sp, #96]	; 0x60
   28ad0:	and	r3, r3, r5
   28ad4:	ldr	r5, [sp, #80]	; 0x50
   28ad8:	and	r2, r2, r4
   28adc:	orr	r1, r1, r6, lsl #4
   28ae0:	orr	r4, ip, r7, lsr #7
   28ae4:	orr	r5, r5, r6, lsr #2
   28ae8:	str	r1, [r0, #-1028]	; 0xfffffbfc
   28aec:	lsl	ip, r7, #25
   28af0:	str	r5, [r0, #-1036]	; 0xfffffbf4
   28af4:	str	r4, [r0, #-1024]	; 0xfffffc00
   28af8:	ldrd	r4, [sp, #112]	; 0x70
   28afc:	ldrd	r0, [sp]
   28b00:	adds	r0, r0, r4
   28b04:	adc	r1, r1, r5
   28b08:	strd	r0, [sp]
   28b0c:	add	r1, sp, #8192	; 0x2000
   28b10:	ldrd	r4, [sp, #8]
   28b14:	orr	r0, ip, r6, lsr #7
   28b18:	add	ip, sp, #7168	; 0x1c00
   28b1c:	str	r0, [r1, #-1020]	; 0xfffffc04
   28b20:	eor	r4, r4, r2
   28b24:	ldrd	r0, [sp]
   28b28:	eor	r5, r5, r3
   28b2c:	eor	r2, r8, sl
   28b30:	eor	r3, r9, fp
   28b34:	adds	r0, r0, r4
   28b38:	adc	r1, r1, r5
   28b3c:	add	r5, sp, #7168	; 0x1c00
   28b40:	strd	r0, [sp, #112]	; 0x70
   28b44:	ldrd	r0, [r5, #-16]
   28b48:	ldrd	r4, [r5, #-8]
   28b4c:	eor	r0, r0, r4
   28b50:	eor	r1, r1, r5
   28b54:	and	r4, r2, r6
   28b58:	and	r5, r3, r7
   28b5c:	and	r2, r8, sl
   28b60:	and	r3, r9, fp
   28b64:	strd	r4, [sp, #8]
   28b68:	strd	r2, [sp, #32]
   28b6c:	ldrd	r4, [sp, #112]	; 0x70
   28b70:	ldrd	r2, [sp, #16]
   28b74:	adds	r4, r4, r2
   28b78:	adc	r5, r5, r3
   28b7c:	ldrd	r2, [ip]
   28b80:	lsr	ip, r4, #18
   28b84:	eor	r2, r2, r0
   28b88:	eor	r3, r3, r1
   28b8c:	ldrd	r0, [sp, #32]
   28b90:	strd	r2, [sp]
   28b94:	ldrd	r2, [sp, #8]
   28b98:	eor	r2, r2, r0
   28b9c:	eor	r3, r3, r1
   28ba0:	ldrd	r0, [sp]
   28ba4:	adds	r0, r0, r2
   28ba8:	lsr	r2, r4, #14
   28bac:	adc	r1, r1, r3
   28bb0:	str	r2, [sp, #8]
   28bb4:	ldrd	r2, [sp, #112]	; 0x70
   28bb8:	adds	r2, r2, r0
   28bbc:	adc	r3, r3, r1
   28bc0:	ldrd	r0, [sp, #184]	; 0xb8
   28bc4:	strd	r2, [sp]
   28bc8:	movw	r2, #22551	; 0x5817
   28bcc:	movt	r2, #19015	; 0x4a47
   28bd0:	movw	r3, #6540	; 0x198c
   28bd4:	adds	r0, r0, r2
   28bd8:	movt	r3, #27716	; 0x6c44
   28bdc:	adc	r1, r1, r3
   28be0:	strd	r0, [sp, #112]	; 0x70
   28be4:	ldr	r1, [sp, #8]
   28be8:	add	r0, sp, #8192	; 0x2000
   28bec:	orr	r3, ip, r5, lsl #14
   28bf0:	lsr	r2, r5, #14
   28bf4:	str	r3, [r0, #-984]	; 0xfffffc28
   28bf8:	orr	r1, r1, r5, lsl #18
   28bfc:	str	r2, [sp, #8]
   28c00:	lsl	r3, r4, #23
   28c04:	str	r1, [r0, #-976]	; 0xfffffc30
   28c08:	lsr	ip, r5, #18
   28c0c:	ldrd	r0, [sp, #112]	; 0x70
   28c10:	str	r3, [sp, #32]
   28c14:	ldrd	r2, [sp, #104]	; 0x68
   28c18:	adds	r0, r0, r2
   28c1c:	adc	r1, r1, r3
   28c20:	add	r3, sp, #7168	; 0x1c00
   28c24:	strd	r0, [sp, #112]	; 0x70
   28c28:	ldrd	r0, [r3, #24]
   28c2c:	ldrd	r2, [r3, #32]
   28c30:	eor	r0, r0, r2
   28c34:	eor	r1, r1, r3
   28c38:	ldr	r2, [sp, #32]
   28c3c:	orr	r3, ip, r4, lsl #14
   28c40:	strd	r0, [sp, #16]
   28c44:	add	r0, sp, #8192	; 0x2000
   28c48:	ldr	r1, [sp, #8]
   28c4c:	orr	r2, r2, r5, lsr #9
   28c50:	str	r3, [r0, #-980]	; 0xfffffc2c
   28c54:	lsl	ip, r5, #23
   28c58:	orr	r1, r1, r4, lsl #18
   28c5c:	str	r2, [r0, #-968]	; 0xfffffc38
   28c60:	str	r1, [r0, #-972]	; 0xfffffc34
   28c64:	ldr	r3, [sp]
   28c68:	ldr	r0, [sp]
   28c6c:	lsl	r3, r3, #30
   28c70:	str	r3, [sp, #8]
   28c74:	lsr	r0, r0, #28
   28c78:	ldrd	r2, [sp, #112]	; 0x70
   28c7c:	str	r0, [sp, #40]	; 0x28
   28c80:	ldrd	r0, [sp, #136]	; 0x88
   28c84:	adds	r2, r2, r0
   28c88:	adc	r3, r3, r1
   28c8c:	add	r1, sp, #1536	; 0x600
   28c90:	strd	r2, [sp, #112]	; 0x70
   28c94:	ldrd	r2, [sp, #16]
   28c98:	ldrd	r0, [r1, #-208]	; 0xffffff30
   28c9c:	eor	r2, r2, r0
   28ca0:	eor	r3, r3, r1
   28ca4:	strd	r2, [sp, #16]
   28ca8:	add	r3, sp, #8192	; 0x2000
   28cac:	orr	r2, ip, r4, lsr #9
   28cb0:	ldmib	sp, {r0, ip}
   28cb4:	str	r2, [r3, #-964]	; 0xfffffc3c
   28cb8:	ldr	r2, [sp, #40]	; 0x28
   28cbc:	orr	ip, ip, r0, lsr #2
   28cc0:	lsl	r1, r0, #30
   28cc4:	str	ip, [r3, #-960]	; 0xfffffc40
   28cc8:	orr	r2, r2, r0, lsl #4
   28ccc:	lsr	ip, r0, #28
   28cd0:	ldr	r0, [sp]
   28cd4:	add	r3, sp, #8192	; 0x2000
   28cd8:	str	r1, [sp, #32]
   28cdc:	str	ip, [sp, #80]	; 0x50
   28ce0:	str	r2, [r3, #-952]	; 0xfffffc48
   28ce4:	lsl	ip, r0, #25
   28ce8:	ldrd	r2, [sp, #112]	; 0x70
   28cec:	ldrd	r0, [sp, #16]
   28cf0:	adds	r2, r2, r0
   28cf4:	adc	r3, r3, r1
   28cf8:	add	r1, sp, #7168	; 0x1c00
   28cfc:	strd	r2, [sp, #112]	; 0x70
   28d00:	ldrd	r2, [r1, #40]	; 0x28
   28d04:	ldrd	r0, [r1, #48]	; 0x30
   28d08:	eor	r2, r2, r0
   28d0c:	ldr	r0, [sp]
   28d10:	eor	r3, r3, r1
   28d14:	strd	r2, [sp, #16]
   28d18:	eor	r2, r6, r8
   28d1c:	eor	r3, r7, r9
   28d20:	strd	r2, [sp, #8]
   28d24:	ldr	r3, [sp, #32]
   28d28:	ldr	r2, [sp]
   28d2c:	orr	r3, r3, r0, lsr #2
   28d30:	add	r0, sp, #8192	; 0x2000
   28d34:	ldr	r1, [sp, #80]	; 0x50
   28d38:	str	r3, [r0, #-956]	; 0xfffffc44
   28d3c:	ldr	r3, [sp, #4]
   28d40:	orr	r1, r1, r2, lsl #4
   28d44:	str	r1, [r0, #-948]	; 0xfffffc4c
   28d48:	orr	r3, ip, r3, lsr #7
   28d4c:	str	r3, [r0, #-944]	; 0xfffffc50
   28d50:	ldr	r0, [sp, #4]
   28d54:	ldrd	r2, [sp, #24]
   28d58:	lsl	ip, r0, #25
   28d5c:	ldrd	r0, [sp, #88]	; 0x58
   28d60:	and	r2, r2, r4
   28d64:	and	r3, r3, r5
   28d68:	bic	r0, r0, r4
   28d6c:	bic	r1, r1, r5
   28d70:	strd	r2, [sp, #80]	; 0x50
   28d74:	strd	r0, [sp, #32]
   28d78:	ldrd	r2, [sp, #112]	; 0x70
   28d7c:	ldrd	r0, [sp, #56]	; 0x38
   28d80:	adds	r2, r2, r0
   28d84:	adc	r3, r3, r1
   28d88:	add	r1, sp, #7168	; 0x1c00
   28d8c:	strd	r2, [sp, #112]	; 0x70
   28d90:	ldrd	r2, [sp, #16]
   28d94:	ldrd	r0, [r1, #56]	; 0x38
   28d98:	eor	r2, r2, r0
   28d9c:	eor	r3, r3, r1
   28da0:	ldrd	r0, [sp]
   28da4:	strd	r2, [sp, #16]
   28da8:	ldrd	r2, [sp, #8]
   28dac:	and	r2, r2, r0
   28db0:	and	r3, r3, r1
   28db4:	strd	r2, [sp, #8]
   28db8:	and	r2, r6, r8
   28dbc:	and	r3, r7, r9
   28dc0:	strd	r2, [sp, #56]	; 0x38
   28dc4:	orr	r3, ip, r0, lsr #7
   28dc8:	add	r0, sp, #8192	; 0x2000
   28dcc:	add	ip, sp, #1536	; 0x600
   28dd0:	str	r3, [r0, #-940]	; 0xfffffc54
   28dd4:	ldrd	r2, [sp, #32]
   28dd8:	ldrd	r0, [sp, #80]	; 0x50
   28ddc:	eor	r2, r2, r0
   28de0:	eor	r3, r3, r1
   28de4:	ldrd	r0, [sp, #16]
   28de8:	strd	r2, [sp, #32]
   28dec:	ldrd	r2, [sp, #112]	; 0x70
   28df0:	adds	r2, r2, r0
   28df4:	adc	r3, r3, r1
   28df8:	ldrd	r0, [sp, #8]
   28dfc:	strd	r2, [sp, #112]	; 0x70
   28e00:	ldrd	r2, [sp, #56]	; 0x38
   28e04:	eor	r3, r3, r1
   28e08:	add	r1, sp, #7168	; 0x1c00
   28e0c:	eor	r2, r2, r0
   28e10:	strd	r2, [sp, #16]
   28e14:	ldrd	r2, [r1, #64]	; 0x40
   28e18:	ldrd	r0, [r1, #72]	; 0x48
   28e1c:	eor	r2, r2, r0
   28e20:	eor	r3, r3, r1
   28e24:	ldrd	r0, [sp, #32]
   28e28:	strd	r2, [sp, #8]
   28e2c:	ldrd	r2, [sp, #112]	; 0x70
   28e30:	adds	r2, r2, r0
   28e34:	adc	r3, r3, r1
   28e38:	ldrd	r0, [sp, #224]	; 0xe0
   28e3c:	strd	r2, [sp, #112]	; 0x70
   28e40:	ldrd	r2, [sp, #16]
   28e44:	adds	r2, r2, r0
   28e48:	adc	r3, r3, r1
   28e4c:	strd	r2, [sp, #16]
   28e50:	add	r3, sp, #7168	; 0x1c00
   28e54:	ldrd	r0, [sp, #8]
   28e58:	ldrd	r2, [r3, #80]	; 0x50
   28e5c:	eor	r0, r0, r2
   28e60:	eor	r1, r1, r3
   28e64:	ldrd	r2, [ip, #-176]	; 0xffffff50
   28e68:	subs	r2, r2, #128	; 0x80
   28e6c:	sbc	r3, r3, #0
   28e70:	strd	r2, [ip, #-176]	; 0xffffff50
   28e74:	ldrd	r2, [sp, #112]	; 0x70
   28e78:	adds	sl, sl, r2
   28e7c:	adc	fp, fp, r3
   28e80:	ldrd	r2, [sp, #16]
   28e84:	adds	r2, r2, r0
   28e88:	adc	r3, r3, r1
   28e8c:	strd	r2, [sp, #8]
   28e90:	add	r2, sp, #512	; 0x200
   28e94:	ldrd	r0, [r2, #-240]	; 0xffffff10
   28e98:	ldrd	r2, [sp]
   28e9c:	adds	r0, r0, r2
   28ea0:	add	r2, sp, #1536	; 0x600
   28ea4:	adc	r1, r1, r3
   28ea8:	add	r3, sp, #512	; 0x200
   28eac:	strd	r0, [r3, #-240]	; 0xffffff10
   28eb0:	ldrd	r0, [r3, #-208]	; 0xffffff30
   28eb4:	adds	r0, r0, r4
   28eb8:	adc	r1, r1, r5
   28ebc:	ldrd	r4, [r3, #-216]	; 0xffffff28
   28ec0:	strd	r0, [r3, #-208]	; 0xffffff30
   28ec4:	adds	r4, r4, r6
   28ec8:	ldrd	r0, [r2, #-200]	; 0xffffff38
   28ecc:	adc	r5, r5, r7
   28ed0:	strd	r4, [r3, #-216]	; 0xffffff28
   28ed4:	ldrd	r2, [sp, #24]
   28ed8:	ldrd	r6, [sp, #8]
   28edc:	adds	r0, r0, r2
   28ee0:	adc	r1, r1, r3
   28ee4:	add	r3, sp, #1536	; 0x600
   28ee8:	ldrd	r4, [r3, #-192]	; 0xffffff40
   28eec:	strd	r0, [r3, #-200]	; 0xffffff38
   28ef0:	adds	r4, r4, r8
   28ef4:	ldrd	r0, [sp, #88]	; 0x58
   28ef8:	adc	r5, r5, r9
   28efc:	ldrd	r8, [r3, #-184]	; 0xffffff48
   28f00:	strd	r4, [r3, #-192]	; 0xffffff40
   28f04:	adds	r8, r8, r0
   28f08:	ldrd	r4, [sp, #112]	; 0x70
   28f0c:	adc	r9, r9, r1
   28f10:	mov	r1, r3
   28f14:	strd	r8, [r3, #-184]	; 0xffffff48
   28f18:	ldrd	r2, [sp, #232]	; 0xe8
   28f1c:	ldrd	r8, [r1, #-176]	; 0xffffff50
   28f20:	adds	r2, r2, sl
   28f24:	adc	r3, r3, fp
   28f28:	adds	r4, r4, r6
   28f2c:	adc	r5, r5, r7
   28f30:	cmp	r9, #0
   28f34:	cmpeq	r8, #127	; 0x7f
   28f38:	strd	r2, [sp, #232]	; 0xe8
   28f3c:	strd	r4, [sp, #224]	; 0xe0
   28f40:	bhi	1ab0c <__printf_chk@plt+0x16f68>
   28f44:	add	ip, sp, #7168	; 0x1c00
   28f48:	mov	r2, #127	; 0x7f
   28f4c:	mov	r3, #0
   28f50:	ldrd	sl, [ip, #120]	; 0x78
   28f54:	and	sl, sl, r2
   28f58:	and	fp, fp, r3
   28f5c:	strd	sl, [ip, #120]	; 0x78
   28f60:	ldr	r0, [sp, #224]	; 0xe0
   28f64:	ldr	r3, [sp, #228]	; 0xe4
   28f68:	ldr	r6, [sp, #296]	; 0x128
   28f6c:	ldrb	r7, [sp, #224]	; 0xe0
   28f70:	lsr	r4, r0, #8
   28f74:	ldr	r8, [sp, #284]	; 0x11c
   28f78:	orr	r4, r4, r3, lsl #24
   28f7c:	ldr	r9, [sp, #300]	; 0x12c
   28f80:	lsr	r3, r6, #8
   28f84:	ldr	sl, [sp, #1344]	; 0x540
   28f88:	ldr	fp, [sp, #1348]	; 0x544
   28f8c:	ldr	r1, [sp, #272]	; 0x110
   28f90:	orr	r3, r3, r9, lsl #24
   28f94:	ldr	r5, [sp, #276]	; 0x114
   28f98:	lsr	ip, sl, #8
   28f9c:	strb	r7, [r8, #7]
   28fa0:	orr	ip, ip, fp, lsl #24
   28fa4:	ldr	r7, [sp, #1336]	; 0x538
   28fa8:	lsr	r2, r1, #8
   28fac:	ldr	r9, [sp, #1352]	; 0x548
   28fb0:	orr	r2, r2, r5, lsl #24
   28fb4:	ldr	r0, [sp, #232]	; 0xe8
   28fb8:	ldr	r8, [sp, #1340]	; 0x53c
   28fbc:	lsr	r7, r7, #8
   28fc0:	ldr	fp, [sp, #1356]	; 0x54c
   28fc4:	lsr	r9, r9, #8
   28fc8:	ldr	r5, [sp, #304]	; 0x130
   28fcc:	lsr	sl, r0, #8
   28fd0:	ldr	r1, [sp, #236]	; 0xec
   28fd4:	orr	r7, r7, r8, lsl #24
   28fd8:	ldr	r6, [sp, #308]	; 0x134
   28fdc:	orr	r9, r9, fp, lsl #24
   28fe0:	ldr	r8, [sp, #284]	; 0x11c
   28fe4:	add	fp, sp, #8192	; 0x2000
   28fe8:	ldr	r0, [sp, #228]	; 0xe4
   28fec:	lsr	r5, r5, #8
   28ff0:	str	r9, [sp, #32]
   28ff4:	orr	sl, sl, r1, lsl #24
   28ff8:	ldrb	r9, [sp, #296]	; 0x128
   28ffc:	orr	r5, r5, r6, lsl #24
   29000:	ldr	r1, [sp, #276]	; 0x114
   29004:	str	r5, [sp, #88]	; 0x58
   29008:	str	r7, [sp, #24]
   2900c:	lsr	r7, r0, #8
   29010:	ldrb	r5, [sp, #272]	; 0x110
   29014:	lsr	r6, r1, #8
   29018:	ldr	r0, [fp, #-904]	; 0xfffffc78
   2901c:	ldr	fp, [sp, #284]	; 0x11c
   29020:	strb	r9, [r8, #23]
   29024:	ldrb	r9, [sp, #1344]	; 0x540
   29028:	ldr	r1, [sp, #300]	; 0x12c
   2902c:	strb	r5, [r8, #15]
   29030:	ldr	r8, [sp, #1348]	; 0x544
   29034:	strb	r9, [fp, #31]
   29038:	lsr	r5, r1, #8
   2903c:	ldr	r9, [sp, #236]	; 0xec
   29040:	lsr	r1, r8, #8
   29044:	strb	r4, [fp, #6]
   29048:	lsr	r4, r4, #8
   2904c:	lsr	r8, r9, #8
   29050:	ldrb	r9, [sp, #232]	; 0xe8
   29054:	orr	r4, r4, r7, lsl #24
   29058:	strb	r9, [fp, #39]	; 0x27
   2905c:	ldr	fp, [sp, #228]	; 0xe4
   29060:	lsr	r7, fp, #16
   29064:	lsr	r9, fp, #24
   29068:	ldr	fp, [sp, #284]	; 0x11c
   2906c:	strb	r2, [fp, #14]
   29070:	lsr	r2, r2, #8
   29074:	strb	r4, [fp, #5]
   29078:	orr	r2, r2, r6, lsl #24
   2907c:	ldr	fp, [sp, #1340]	; 0x53c
   29080:	lsr	r4, r4, #8
   29084:	ldr	r6, [sp, #308]	; 0x134
   29088:	orr	r4, r4, r7, lsl #24
   2908c:	lsr	r7, r6, #8
   29090:	lsr	r6, fp, #8
   29094:	ldr	fp, [sp, #284]	; 0x11c
   29098:	strb	r4, [fp, #4]
   2909c:	lsr	r4, r4, #8
   290a0:	orr	r4, r4, r9, lsl #24
   290a4:	ldr	r9, [sp, #1356]	; 0x54c
   290a8:	strb	r3, [fp, #22]
   290ac:	lsr	r3, r3, #8
   290b0:	strb	r2, [fp, #13]
   290b4:	orr	r3, r3, r5, lsl #24
   290b8:	strb	r4, [fp, #3]
   290bc:	lsr	r5, r9, #8
   290c0:	strb	r3, [fp, #21]
   290c4:	lsr	r9, r4, #8
   290c8:	strb	r9, [fp, #2]
   290cc:	lsr	r9, r4, #16
   290d0:	lsr	r4, r4, #24
   290d4:	strb	r9, [fp, #1]
   290d8:	strb	r4, [fp]
   290dc:	lsr	r2, r2, #8
   290e0:	ldr	fp, [sp, #276]	; 0x114
   290e4:	lsr	r3, r3, #8
   290e8:	lsr	r9, fp, #16
   290ec:	lsr	r4, fp, #24
   290f0:	ldr	fp, [sp, #284]	; 0x11c
   290f4:	orr	r2, r2, r9, lsl #24
   290f8:	ldr	r9, [sp, #24]
   290fc:	strb	ip, [fp, #30]
   29100:	lsr	ip, ip, #8
   29104:	orr	ip, ip, r1, lsl #24
   29108:	lsr	r1, sl, #8
   2910c:	orr	r1, r1, r8, lsl #24
   29110:	ldr	r8, [sp, #88]	; 0x58
   29114:	ldr	fp, [sp, #32]
   29118:	lsr	r9, r9, #8
   2911c:	orr	r9, r9, r6, lsl #24
   29120:	ldr	r6, [sp, #300]	; 0x12c
   29124:	lsr	r8, r8, #8
   29128:	str	r9, [sp, #16]
   2912c:	orr	r8, r8, r7, lsl #24
   29130:	ldr	r7, [sp, #284]	; 0x11c
   29134:	str	r8, [sp, #112]	; 0x70
   29138:	lsr	fp, fp, #8
   2913c:	ldr	r8, [sp, #1348]	; 0x544
   29140:	orr	fp, fp, r5, lsl #24
   29144:	strb	r2, [r7, #12]
   29148:	lsr	r5, r6, #16
   2914c:	str	fp, [sp, #56]	; 0x38
   29150:	lsr	r2, r2, #8
   29154:	lsr	r8, r8, #16
   29158:	str	r8, [sp, #80]	; 0x50
   2915c:	ldr	fp, [sp, #236]	; 0xec
   29160:	orr	r2, r2, r4, lsl #24
   29164:	ldr	r9, [sp, #1348]	; 0x544
   29168:	orr	r3, r3, r5, lsl #24
   2916c:	ldr	r7, [sp, #308]	; 0x134
   29170:	lsr	r6, r6, #24
   29174:	lsr	r4, fp, #24
   29178:	str	r4, [sp]
   2917c:	lsr	r5, r9, #24
   29180:	ldr	r4, [sp, #284]	; 0x11c
   29184:	lsr	r9, fp, #16
   29188:	ldr	fp, [sp, #1340]	; 0x53c
   2918c:	lsr	r8, r7, #16
   29190:	strb	r3, [r4, #20]
   29194:	lsr	r3, r3, #8
   29198:	lsr	r7, fp, #16
   2919c:	lsr	fp, r2, #8
   291a0:	strb	fp, [r4, #10]
   291a4:	orr	r3, r3, r6, lsl #24
   291a8:	ldr	fp, [sp, #1356]	; 0x54c
   291ac:	strb	r2, [r4, #11]
   291b0:	lsr	r6, fp, #16
   291b4:	lsr	fp, r2, #16
   291b8:	strb	fp, [r4, #9]
   291bc:	lsr	fp, ip, #8
   291c0:	ldr	r4, [sp, #80]	; 0x50
   291c4:	lsr	r2, r2, #24
   291c8:	orr	fp, fp, r4, lsl #24
   291cc:	ldr	r4, [sp, #284]	; 0x11c
   291d0:	strb	ip, [r4, #29]
   291d4:	lsr	ip, r1, #8
   291d8:	orr	ip, ip, r9, lsl #24
   291dc:	ldr	r9, [sp, #112]	; 0x70
   291e0:	strb	r2, [r4, #8]
   291e4:	lsr	r2, r3, #8
   291e8:	strb	r3, [r4, #19]
   291ec:	strb	r2, [r4, #18]
   291f0:	lsr	r2, r9, #8
   291f4:	lsr	r9, r3, #16
   291f8:	strb	r9, [r4, #17]
   291fc:	ldr	r4, [sp, #16]
   29200:	orr	r2, r2, r8, lsl #24
   29204:	ldr	r9, [sp, #56]	; 0x38
   29208:	lsr	r3, r3, #24
   2920c:	lsr	r8, r4, #8
   29210:	ldr	r4, [sp, #284]	; 0x11c
   29214:	orr	r8, r8, r7, lsl #24
   29218:	lsr	r7, r9, #8
   2921c:	orr	r7, r7, r6, lsl #24
   29220:	ldr	r6, [sp, #308]	; 0x134
   29224:	strb	r3, [r4, #16]
   29228:	strb	fp, [r4, #28]
   2922c:	lsr	fp, fp, #8
   29230:	lsr	r3, r6, #24
   29234:	ldr	r6, [sp, #284]	; 0x11c
   29238:	orr	fp, fp, r5, lsl #24
   2923c:	strb	fp, [r4, #27]
   29240:	ldr	r4, [sp, #1340]	; 0x53c
   29244:	lsr	r5, fp, #8
   29248:	strb	r5, [r6, #26]
   2924c:	lsr	r5, fp, #16
   29250:	strb	r5, [r6, #25]
   29254:	ldr	r5, [sp, #284]	; 0x11c
   29258:	lsr	r9, r4, #24
   2925c:	lsr	fp, fp, #24
   29260:	ldr	r4, [sp, #1356]	; 0x54c
   29264:	strb	fp, [r5, #24]
   29268:	strb	sl, [r5, #38]	; 0x26
   2926c:	lsr	r6, r4, #24
   29270:	ldrb	sl, [sp, #304]	; 0x130
   29274:	lsr	r4, r2, #8
   29278:	ldr	fp, [sp]
   2927c:	orr	r4, r4, r3, lsl #24
   29280:	lsr	r3, r7, #8
   29284:	strb	sl, [r5, #47]	; 0x2f
   29288:	lsr	sl, r8, #8
   2928c:	orr	sl, sl, r9, lsl #24
   29290:	ldr	r9, [sp, #284]	; 0x11c
   29294:	lsr	r5, ip, #8
   29298:	orr	r3, r3, r6, lsl #24
   2929c:	orr	r5, r5, fp, lsl #24
   292a0:	ldrb	r6, [sp, #1336]	; 0x538
   292a4:	strb	ip, [r9, #36]	; 0x24
   292a8:	ldrb	fp, [sp, #1352]	; 0x548
   292ac:	ldr	ip, [sp, #284]	; 0x11c
   292b0:	strb	r6, [r9, #55]	; 0x37
   292b4:	lsr	r6, r5, #8
   292b8:	strb	fp, [r9, #63]	; 0x3f
   292bc:	strb	r1, [r9, #37]	; 0x25
   292c0:	lsr	r1, r5, #16
   292c4:	strb	r5, [ip, #35]	; 0x23
   292c8:	lsr	r9, r5, #24
   292cc:	lsr	r5, r4, #8
   292d0:	str	r5, [sp]
   292d4:	strb	r9, [ip, #32]
   292d8:	lsr	r9, sl, #8
   292dc:	ldr	r5, [sp, #112]	; 0x70
   292e0:	str	r9, [sp, #40]	; 0x28
   292e4:	ldr	r9, [sp]
   292e8:	strb	r6, [ip, #34]	; 0x22
   292ec:	lsr	r6, r4, #16
   292f0:	str	r6, [sp, #8]
   292f4:	lsr	r6, r4, #24
   292f8:	strb	r5, [ip, #45]	; 0x2d
   292fc:	strb	r9, [ip, #42]	; 0x2a
   29300:	ldr	fp, [sp, #88]	; 0x58
   29304:	ldr	r9, [sp, #284]	; 0x11c
   29308:	ldr	r5, [sp, #8]
   2930c:	strb	r1, [ip, #33]	; 0x21
   29310:	lsr	r1, sl, #16
   29314:	strb	fp, [ip, #46]	; 0x2e
   29318:	lsr	fp, sl, #24
   2931c:	strb	r2, [ip, #44]	; 0x2c
   29320:	lsr	r2, r3, #8
   29324:	strb	r4, [ip, #43]	; 0x2b
   29328:	lsr	r4, r3, #16
   2932c:	strb	r5, [r9, #41]	; 0x29
   29330:	lsr	ip, r3, #24
   29334:	strb	r6, [r9, #40]	; 0x28
   29338:	ldr	r5, [sp, #24]
   2933c:	ldr	r6, [sp, #16]
   29340:	strb	r5, [r9, #54]	; 0x36
   29344:	strb	r6, [r9, #53]	; 0x35
   29348:	strb	r8, [r9, #52]	; 0x34
   2934c:	strb	sl, [r9, #51]	; 0x33
   29350:	ldr	r8, [sp, #40]	; 0x28
   29354:	strb	fp, [r9, #48]	; 0x30
   29358:	ldr	sl, [sp, #32]
   2935c:	ldr	fp, [sp, #56]	; 0x38
   29360:	strb	r8, [r9, #50]	; 0x32
   29364:	strb	r1, [r9, #49]	; 0x31
   29368:	strb	sl, [r9, #62]	; 0x3e
   2936c:	strb	fp, [r9, #61]	; 0x3d
   29370:	strb	r7, [r9, #60]	; 0x3c
   29374:	strb	r3, [r9, #59]	; 0x3b
   29378:	strb	r2, [r9, #58]	; 0x3a
   2937c:	strb	r4, [r9, #57]	; 0x39
   29380:	strb	ip, [r9, #56]	; 0x38
   29384:	add	sp, sp, #7296	; 0x1c80
   29388:	add	sp, sp, #4
   2938c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29390:	push	{r4, r5, r6, r7, r8, r9, sl}
   29394:	mov	r6, r1
   29398:	ldr	r4, [r1, #16]
   2939c:	mov	r7, r0
   293a0:	cmp	r4, #0
   293a4:	beq	2974c <__printf_chk@plt+0x25ba8>
   293a8:	ldr	r5, [r1, #20]
   293ac:	cmp	r5, #0
   293b0:	bne	293bc <__printf_chk@plt+0x25818>
   293b4:	b	29784 <__printf_chk@plt+0x25be0>
   293b8:	mov	r5, r3
   293bc:	ldr	r3, [r5, #16]
   293c0:	cmp	r3, #0
   293c4:	bne	293b8 <__printf_chk@plt+0x25814>
   293c8:	ldr	r4, [r5, #20]
   293cc:	ldr	ip, [r5, #24]
   293d0:	cmp	r4, #0
   293d4:	ldr	r9, [r5, #28]
   293d8:	strne	ip, [r4, #24]
   293dc:	cmp	ip, #0
   293e0:	streq	r4, [r7]
   293e4:	beq	293f8 <__printf_chk@plt+0x25854>
   293e8:	ldr	r3, [ip, #16]
   293ec:	cmp	r5, r3
   293f0:	streq	r4, [ip, #16]
   293f4:	strne	r4, [ip, #20]
   293f8:	add	r3, r6, #16
   293fc:	ldr	sl, [r5, #24]
   29400:	add	r8, r5, #16
   29404:	ldm	r3, {r0, r1, r2, r3}
   29408:	cmp	r6, sl
   2940c:	moveq	ip, r5
   29410:	stm	r8, {r0, r1, r2, r3}
   29414:	ldr	r3, [r6, #24]
   29418:	cmp	r3, #0
   2941c:	streq	r5, [r7]
   29420:	beq	29434 <__printf_chk@plt+0x25890>
   29424:	ldr	r2, [r3, #16]
   29428:	cmp	r6, r2
   2942c:	streq	r5, [r3, #16]
   29430:	strne	r5, [r3, #20]
   29434:	ldr	r3, [r6, #16]
   29438:	str	r5, [r3, #24]
   2943c:	ldr	r3, [r6, #20]
   29440:	cmp	r3, #0
   29444:	strne	r5, [r3, #24]
   29448:	cmp	ip, #0
   2944c:	beq	29460 <__printf_chk@plt+0x258bc>
   29450:	mov	r3, ip
   29454:	ldr	r3, [r3, #24]
   29458:	cmp	r3, #0
   2945c:	bne	29454 <__printf_chk@plt+0x258b0>
   29460:	cmp	r9, #0
   29464:	moveq	r5, r9
   29468:	moveq	r0, #1
   2946c:	beq	29510 <__printf_chk@plt+0x2596c>
   29470:	mov	r0, r6
   29474:	pop	{r4, r5, r6, r7, r8, r9, sl}
   29478:	bx	lr
   2947c:	str	r5, [r3, #28]
   29480:	ldr	r1, [ip, #16]
   29484:	str	r2, [ip, #28]
   29488:	ldr	r3, [r1, #20]
   2948c:	cmp	r3, #0
   29490:	str	r3, [ip, #16]
   29494:	ldrne	r3, [r1, #20]
   29498:	strne	ip, [r3, #24]
   2949c:	ldr	r3, [ip, #24]
   294a0:	cmp	r3, #0
   294a4:	str	r3, [r1, #24]
   294a8:	streq	r1, [r7]
   294ac:	beq	294c4 <__printf_chk@plt+0x25920>
   294b0:	ldr	r3, [ip, #24]
   294b4:	ldr	r2, [r3, #16]
   294b8:	cmp	ip, r2
   294bc:	streq	r1, [r3, #16]
   294c0:	strne	r1, [r3, #20]
   294c4:	str	ip, [r1, #20]
   294c8:	ldr	r3, [ip, #16]
   294cc:	str	r1, [ip, #24]
   294d0:	ldr	r2, [r3, #16]
   294d4:	cmp	r2, #0
   294d8:	beq	294e8 <__printf_chk@plt+0x25944>
   294dc:	ldr	r1, [r2, #28]
   294e0:	cmp	r1, #0
   294e4:	bne	296d8 <__printf_chk@plt+0x25b34>
   294e8:	ldr	r1, [r3, #20]
   294ec:	cmp	r1, #0
   294f0:	beq	29500 <__printf_chk@plt+0x2595c>
   294f4:	ldr	r4, [r1, #28]
   294f8:	cmp	r4, #0
   294fc:	bne	29668 <__printf_chk@plt+0x25ac4>
   29500:	str	r0, [r3, #28]
   29504:	mov	r4, ip
   29508:	ldr	r3, [ip, #24]
   2950c:	mov	ip, r3
   29510:	cmp	r4, #0
   29514:	beq	29524 <__printf_chk@plt+0x25980>
   29518:	ldr	r3, [r4, #28]
   2951c:	cmp	r3, #0
   29520:	bne	295fc <__printf_chk@plt+0x25a58>
   29524:	ldr	r3, [r7]
   29528:	cmp	r4, r3
   2952c:	beq	295f4 <__printf_chk@plt+0x25a50>
   29530:	ldr	r3, [ip, #16]
   29534:	cmp	r3, r4
   29538:	beq	2954c <__printf_chk@plt+0x259a8>
   2953c:	ldr	r2, [r3, #28]
   29540:	cmp	r2, #1
   29544:	bne	294d0 <__printf_chk@plt+0x2592c>
   29548:	b	2947c <__printf_chk@plt+0x258d8>
   2954c:	ldr	r3, [ip, #20]
   29550:	ldr	r2, [r3, #28]
   29554:	cmp	r2, #1
   29558:	beq	29610 <__printf_chk@plt+0x25a6c>
   2955c:	ldr	r2, [r3, #16]
   29560:	cmp	r2, #0
   29564:	beq	29574 <__printf_chk@plt+0x259d0>
   29568:	ldr	r1, [r2, #28]
   2956c:	cmp	r1, #0
   29570:	bne	29790 <__printf_chk@plt+0x25bec>
   29574:	ldr	r2, [r3, #20]
   29578:	cmp	r2, #0
   2957c:	beq	29500 <__printf_chk@plt+0x2595c>
   29580:	ldr	r2, [r2, #28]
   29584:	cmp	r2, #0
   29588:	beq	29500 <__printf_chk@plt+0x2595c>
   2958c:	ldr	r1, [ip, #28]
   29590:	mov	r2, #0
   29594:	str	r1, [r3, #28]
   29598:	str	r2, [ip, #28]
   2959c:	ldr	r3, [r3, #20]
   295a0:	cmp	r3, r2
   295a4:	strne	r2, [r3, #28]
   295a8:	ldr	r3, [ip, #20]
   295ac:	ldr	r2, [r3, #16]
   295b0:	cmp	r2, #0
   295b4:	str	r2, [ip, #20]
   295b8:	ldrne	r2, [r3, #16]
   295bc:	strne	ip, [r2, #24]
   295c0:	ldr	r2, [ip, #24]
   295c4:	cmp	r2, #0
   295c8:	str	r2, [r3, #24]
   295cc:	streq	r3, [r7]
   295d0:	beq	295e8 <__printf_chk@plt+0x25a44>
   295d4:	ldr	r2, [ip, #24]
   295d8:	ldr	r1, [r2, #16]
   295dc:	cmp	ip, r1
   295e0:	streq	r3, [r2, #16]
   295e4:	strne	r3, [r2, #20]
   295e8:	str	ip, [r3, #16]
   295ec:	str	r3, [ip, #24]
   295f0:	ldr	r4, [r7]
   295f4:	cmp	r4, #0
   295f8:	beq	29470 <__printf_chk@plt+0x258cc>
   295fc:	mov	r0, r6
   29600:	mov	r3, #0
   29604:	str	r3, [r4, #28]
   29608:	pop	{r4, r5, r6, r7, r8, r9, sl}
   2960c:	bx	lr
   29610:	str	r5, [r3, #28]
   29614:	ldr	r1, [ip, #20]
   29618:	str	r2, [ip, #28]
   2961c:	ldr	r3, [r1, #16]
   29620:	cmp	r3, #0
   29624:	str	r3, [ip, #20]
   29628:	ldrne	r3, [r1, #16]
   2962c:	strne	ip, [r3, #24]
   29630:	ldr	r3, [ip, #24]
   29634:	cmp	r3, #0
   29638:	str	r3, [r1, #24]
   2963c:	streq	r1, [r7]
   29640:	beq	29658 <__printf_chk@plt+0x25ab4>
   29644:	ldr	r3, [ip, #24]
   29648:	ldr	r2, [r3, #16]
   2964c:	cmp	ip, r2
   29650:	streq	r1, [r3, #16]
   29654:	strne	r1, [r3, #20]
   29658:	str	ip, [r1, #16]
   2965c:	str	r1, [ip, #24]
   29660:	ldr	r3, [ip, #20]
   29664:	b	2955c <__printf_chk@plt+0x259b8>
   29668:	cmp	r2, #0
   2966c:	beq	2967c <__printf_chk@plt+0x25ad8>
   29670:	ldr	r2, [r2, #28]
   29674:	cmp	r2, #0
   29678:	bne	296d8 <__printf_chk@plt+0x25b34>
   2967c:	mov	r2, #0
   29680:	str	r2, [r1, #28]
   29684:	ldr	r2, [r3, #20]
   29688:	mov	r1, #1
   2968c:	str	r1, [r3, #28]
   29690:	ldr	r1, [r2, #16]
   29694:	cmp	r1, #0
   29698:	str	r1, [r3, #20]
   2969c:	ldrne	r1, [r2, #16]
   296a0:	strne	r3, [r1, #24]
   296a4:	ldr	r1, [r3, #24]
   296a8:	cmp	r1, #0
   296ac:	str	r1, [r2, #24]
   296b0:	streq	r2, [r7]
   296b4:	beq	296cc <__printf_chk@plt+0x25b28>
   296b8:	ldr	r1, [r3, #24]
   296bc:	ldr	r0, [r1, #16]
   296c0:	cmp	r3, r0
   296c4:	streq	r2, [r1, #16]
   296c8:	strne	r2, [r1, #20]
   296cc:	str	r3, [r2, #16]
   296d0:	str	r2, [r3, #24]
   296d4:	ldr	r3, [ip, #16]
   296d8:	ldr	r1, [ip, #28]
   296dc:	mov	r2, #0
   296e0:	str	r1, [r3, #28]
   296e4:	str	r2, [ip, #28]
   296e8:	ldr	r3, [r3, #16]
   296ec:	cmp	r3, r2
   296f0:	strne	r2, [r3, #28]
   296f4:	ldr	r3, [ip, #16]
   296f8:	ldr	r2, [r3, #20]
   296fc:	cmp	r2, #0
   29700:	str	r2, [ip, #16]
   29704:	ldrne	r2, [r3, #20]
   29708:	strne	ip, [r2, #24]
   2970c:	ldr	r2, [ip, #24]
   29710:	cmp	r2, #0
   29714:	str	r2, [r3, #24]
   29718:	streq	r3, [r7]
   2971c:	beq	29734 <__printf_chk@plt+0x25b90>
   29720:	ldr	r2, [ip, #24]
   29724:	ldr	r1, [r2, #16]
   29728:	cmp	ip, r1
   2972c:	streq	r3, [r2, #16]
   29730:	strne	r3, [r2, #20]
   29734:	str	ip, [r3, #20]
   29738:	str	r3, [ip, #24]
   2973c:	ldr	r4, [r7]
   29740:	cmp	r4, #0
   29744:	bne	295fc <__printf_chk@plt+0x25a58>
   29748:	b	29470 <__printf_chk@plt+0x258cc>
   2974c:	ldr	r4, [r1, #20]
   29750:	ldr	ip, [r1, #24]
   29754:	cmp	r4, #0
   29758:	ldr	r9, [r1, #28]
   2975c:	beq	29764 <__printf_chk@plt+0x25bc0>
   29760:	str	ip, [r4, #24]
   29764:	cmp	ip, #0
   29768:	streq	r4, [r7]
   2976c:	beq	29460 <__printf_chk@plt+0x258bc>
   29770:	ldr	r3, [ip, #16]
   29774:	cmp	r3, r6
   29778:	streq	r4, [ip, #16]
   2977c:	strne	r4, [ip, #20]
   29780:	b	29460 <__printf_chk@plt+0x258bc>
   29784:	ldr	ip, [r1, #24]
   29788:	ldr	r9, [r1, #28]
   2978c:	b	29760 <__printf_chk@plt+0x25bbc>
   29790:	ldr	r1, [r3, #20]
   29794:	cmp	r1, #0
   29798:	beq	297a8 <__printf_chk@plt+0x25c04>
   2979c:	ldr	r1, [r1, #28]
   297a0:	cmp	r1, #0
   297a4:	bne	2958c <__printf_chk@plt+0x259e8>
   297a8:	mov	r1, #0
   297ac:	str	r1, [r2, #28]
   297b0:	ldr	r2, [r3, #16]
   297b4:	mov	r1, #1
   297b8:	str	r1, [r3, #28]
   297bc:	ldr	r1, [r2, #20]
   297c0:	cmp	r1, #0
   297c4:	str	r1, [r3, #16]
   297c8:	ldrne	r1, [r2, #20]
   297cc:	strne	r3, [r1, #24]
   297d0:	ldr	r1, [r3, #24]
   297d4:	cmp	r1, #0
   297d8:	str	r1, [r2, #24]
   297dc:	streq	r2, [r7]
   297e0:	beq	297f8 <__printf_chk@plt+0x25c54>
   297e4:	ldr	r1, [r3, #24]
   297e8:	ldr	r0, [r1, #16]
   297ec:	cmp	r3, r0
   297f0:	streq	r2, [r1, #16]
   297f4:	strne	r2, [r1, #20]
   297f8:	str	r3, [r2, #20]
   297fc:	str	r2, [r3, #24]
   29800:	ldr	r3, [ip, #20]
   29804:	b	2958c <__printf_chk@plt+0x259e8>
   29808:	push	{r4, r5, r6, r7, r8, r9, sl}
   2980c:	mov	r6, r1
   29810:	ldr	r4, [r1, #8]
   29814:	mov	r7, r0
   29818:	cmp	r4, #0
   2981c:	beq	29bc4 <__printf_chk@plt+0x26020>
   29820:	ldr	r5, [r1, #12]
   29824:	cmp	r5, #0
   29828:	bne	29834 <__printf_chk@plt+0x25c90>
   2982c:	b	29bfc <__printf_chk@plt+0x26058>
   29830:	mov	r5, r3
   29834:	ldr	r3, [r5, #8]
   29838:	cmp	r3, #0
   2983c:	bne	29830 <__printf_chk@plt+0x25c8c>
   29840:	ldr	r4, [r5, #12]
   29844:	ldr	ip, [r5, #16]
   29848:	cmp	r4, #0
   2984c:	ldr	r9, [r5, #20]
   29850:	strne	ip, [r4, #16]
   29854:	cmp	ip, #0
   29858:	streq	r4, [r7]
   2985c:	beq	29870 <__printf_chk@plt+0x25ccc>
   29860:	ldr	r3, [ip, #8]
   29864:	cmp	r5, r3
   29868:	streq	r4, [ip, #8]
   2986c:	strne	r4, [ip, #12]
   29870:	add	r3, r6, #8
   29874:	ldr	sl, [r5, #16]
   29878:	add	r8, r5, #8
   2987c:	ldm	r3, {r0, r1, r2, r3}
   29880:	cmp	r6, sl
   29884:	moveq	ip, r5
   29888:	stm	r8, {r0, r1, r2, r3}
   2988c:	ldr	r3, [r6, #16]
   29890:	cmp	r3, #0
   29894:	streq	r5, [r7]
   29898:	beq	298ac <__printf_chk@plt+0x25d08>
   2989c:	ldr	r2, [r3, #8]
   298a0:	cmp	r6, r2
   298a4:	streq	r5, [r3, #8]
   298a8:	strne	r5, [r3, #12]
   298ac:	ldr	r3, [r6, #8]
   298b0:	str	r5, [r3, #16]
   298b4:	ldr	r3, [r6, #12]
   298b8:	cmp	r3, #0
   298bc:	strne	r5, [r3, #16]
   298c0:	cmp	ip, #0
   298c4:	beq	298d8 <__printf_chk@plt+0x25d34>
   298c8:	mov	r3, ip
   298cc:	ldr	r3, [r3, #16]
   298d0:	cmp	r3, #0
   298d4:	bne	298cc <__printf_chk@plt+0x25d28>
   298d8:	cmp	r9, #0
   298dc:	moveq	r5, r9
   298e0:	moveq	r0, #1
   298e4:	beq	29988 <__printf_chk@plt+0x25de4>
   298e8:	mov	r0, r6
   298ec:	pop	{r4, r5, r6, r7, r8, r9, sl}
   298f0:	bx	lr
   298f4:	str	r5, [r3, #20]
   298f8:	ldr	r1, [ip, #8]
   298fc:	str	r2, [ip, #20]
   29900:	ldr	r3, [r1, #12]
   29904:	cmp	r3, #0
   29908:	str	r3, [ip, #8]
   2990c:	ldrne	r3, [r1, #12]
   29910:	strne	ip, [r3, #16]
   29914:	ldr	r3, [ip, #16]
   29918:	cmp	r3, #0
   2991c:	str	r3, [r1, #16]
   29920:	streq	r1, [r7]
   29924:	beq	2993c <__printf_chk@plt+0x25d98>
   29928:	ldr	r3, [ip, #16]
   2992c:	ldr	r2, [r3, #8]
   29930:	cmp	ip, r2
   29934:	streq	r1, [r3, #8]
   29938:	strne	r1, [r3, #12]
   2993c:	str	ip, [r1, #12]
   29940:	ldr	r3, [ip, #8]
   29944:	str	r1, [ip, #16]
   29948:	ldr	r2, [r3, #8]
   2994c:	cmp	r2, #0
   29950:	beq	29960 <__printf_chk@plt+0x25dbc>
   29954:	ldr	r1, [r2, #20]
   29958:	cmp	r1, #0
   2995c:	bne	29b50 <__printf_chk@plt+0x25fac>
   29960:	ldr	r1, [r3, #12]
   29964:	cmp	r1, #0
   29968:	beq	29978 <__printf_chk@plt+0x25dd4>
   2996c:	ldr	r4, [r1, #20]
   29970:	cmp	r4, #0
   29974:	bne	29ae0 <__printf_chk@plt+0x25f3c>
   29978:	str	r0, [r3, #20]
   2997c:	mov	r4, ip
   29980:	ldr	r3, [ip, #16]
   29984:	mov	ip, r3
   29988:	cmp	r4, #0
   2998c:	beq	2999c <__printf_chk@plt+0x25df8>
   29990:	ldr	r3, [r4, #20]
   29994:	cmp	r3, #0
   29998:	bne	29a74 <__printf_chk@plt+0x25ed0>
   2999c:	ldr	r3, [r7]
   299a0:	cmp	r4, r3
   299a4:	beq	29a6c <__printf_chk@plt+0x25ec8>
   299a8:	ldr	r3, [ip, #8]
   299ac:	cmp	r3, r4
   299b0:	beq	299c4 <__printf_chk@plt+0x25e20>
   299b4:	ldr	r2, [r3, #20]
   299b8:	cmp	r2, #1
   299bc:	bne	29948 <__printf_chk@plt+0x25da4>
   299c0:	b	298f4 <__printf_chk@plt+0x25d50>
   299c4:	ldr	r3, [ip, #12]
   299c8:	ldr	r2, [r3, #20]
   299cc:	cmp	r2, #1
   299d0:	beq	29a88 <__printf_chk@plt+0x25ee4>
   299d4:	ldr	r2, [r3, #8]
   299d8:	cmp	r2, #0
   299dc:	beq	299ec <__printf_chk@plt+0x25e48>
   299e0:	ldr	r1, [r2, #20]
   299e4:	cmp	r1, #0
   299e8:	bne	29c08 <__printf_chk@plt+0x26064>
   299ec:	ldr	r2, [r3, #12]
   299f0:	cmp	r2, #0
   299f4:	beq	29978 <__printf_chk@plt+0x25dd4>
   299f8:	ldr	r2, [r2, #20]
   299fc:	cmp	r2, #0
   29a00:	beq	29978 <__printf_chk@plt+0x25dd4>
   29a04:	ldr	r1, [ip, #20]
   29a08:	mov	r2, #0
   29a0c:	str	r1, [r3, #20]
   29a10:	str	r2, [ip, #20]
   29a14:	ldr	r3, [r3, #12]
   29a18:	cmp	r3, r2
   29a1c:	strne	r2, [r3, #20]
   29a20:	ldr	r3, [ip, #12]
   29a24:	ldr	r2, [r3, #8]
   29a28:	cmp	r2, #0
   29a2c:	str	r2, [ip, #12]
   29a30:	ldrne	r2, [r3, #8]
   29a34:	strne	ip, [r2, #16]
   29a38:	ldr	r2, [ip, #16]
   29a3c:	cmp	r2, #0
   29a40:	str	r2, [r3, #16]
   29a44:	streq	r3, [r7]
   29a48:	beq	29a60 <__printf_chk@plt+0x25ebc>
   29a4c:	ldr	r2, [ip, #16]
   29a50:	ldr	r1, [r2, #8]
   29a54:	cmp	ip, r1
   29a58:	streq	r3, [r2, #8]
   29a5c:	strne	r3, [r2, #12]
   29a60:	str	ip, [r3, #8]
   29a64:	str	r3, [ip, #16]
   29a68:	ldr	r4, [r7]
   29a6c:	cmp	r4, #0
   29a70:	beq	298e8 <__printf_chk@plt+0x25d44>
   29a74:	mov	r0, r6
   29a78:	mov	r3, #0
   29a7c:	str	r3, [r4, #20]
   29a80:	pop	{r4, r5, r6, r7, r8, r9, sl}
   29a84:	bx	lr
   29a88:	str	r5, [r3, #20]
   29a8c:	ldr	r1, [ip, #12]
   29a90:	str	r2, [ip, #20]
   29a94:	ldr	r3, [r1, #8]
   29a98:	cmp	r3, #0
   29a9c:	str	r3, [ip, #12]
   29aa0:	ldrne	r3, [r1, #8]
   29aa4:	strne	ip, [r3, #16]
   29aa8:	ldr	r3, [ip, #16]
   29aac:	cmp	r3, #0
   29ab0:	str	r3, [r1, #16]
   29ab4:	streq	r1, [r7]
   29ab8:	beq	29ad0 <__printf_chk@plt+0x25f2c>
   29abc:	ldr	r3, [ip, #16]
   29ac0:	ldr	r2, [r3, #8]
   29ac4:	cmp	ip, r2
   29ac8:	streq	r1, [r3, #8]
   29acc:	strne	r1, [r3, #12]
   29ad0:	str	ip, [r1, #8]
   29ad4:	str	r1, [ip, #16]
   29ad8:	ldr	r3, [ip, #12]
   29adc:	b	299d4 <__printf_chk@plt+0x25e30>
   29ae0:	cmp	r2, #0
   29ae4:	beq	29af4 <__printf_chk@plt+0x25f50>
   29ae8:	ldr	r2, [r2, #20]
   29aec:	cmp	r2, #0
   29af0:	bne	29b50 <__printf_chk@plt+0x25fac>
   29af4:	mov	r2, #0
   29af8:	str	r2, [r1, #20]
   29afc:	ldr	r2, [r3, #12]
   29b00:	mov	r1, #1
   29b04:	str	r1, [r3, #20]
   29b08:	ldr	r1, [r2, #8]
   29b0c:	cmp	r1, #0
   29b10:	str	r1, [r3, #12]
   29b14:	ldrne	r1, [r2, #8]
   29b18:	strne	r3, [r1, #16]
   29b1c:	ldr	r1, [r3, #16]
   29b20:	cmp	r1, #0
   29b24:	str	r1, [r2, #16]
   29b28:	streq	r2, [r7]
   29b2c:	beq	29b44 <__printf_chk@plt+0x25fa0>
   29b30:	ldr	r1, [r3, #16]
   29b34:	ldr	r0, [r1, #8]
   29b38:	cmp	r3, r0
   29b3c:	streq	r2, [r1, #8]
   29b40:	strne	r2, [r1, #12]
   29b44:	str	r3, [r2, #8]
   29b48:	str	r2, [r3, #16]
   29b4c:	ldr	r3, [ip, #8]
   29b50:	ldr	r1, [ip, #20]
   29b54:	mov	r2, #0
   29b58:	str	r1, [r3, #20]
   29b5c:	str	r2, [ip, #20]
   29b60:	ldr	r3, [r3, #8]
   29b64:	cmp	r3, r2
   29b68:	strne	r2, [r3, #20]
   29b6c:	ldr	r3, [ip, #8]
   29b70:	ldr	r2, [r3, #12]
   29b74:	cmp	r2, #0
   29b78:	str	r2, [ip, #8]
   29b7c:	ldrne	r2, [r3, #12]
   29b80:	strne	ip, [r2, #16]
   29b84:	ldr	r2, [ip, #16]
   29b88:	cmp	r2, #0
   29b8c:	str	r2, [r3, #16]
   29b90:	streq	r3, [r7]
   29b94:	beq	29bac <__printf_chk@plt+0x26008>
   29b98:	ldr	r2, [ip, #16]
   29b9c:	ldr	r1, [r2, #8]
   29ba0:	cmp	ip, r1
   29ba4:	streq	r3, [r2, #8]
   29ba8:	strne	r3, [r2, #12]
   29bac:	str	ip, [r3, #12]
   29bb0:	str	r3, [ip, #16]
   29bb4:	ldr	r4, [r7]
   29bb8:	cmp	r4, #0
   29bbc:	bne	29a74 <__printf_chk@plt+0x25ed0>
   29bc0:	b	298e8 <__printf_chk@plt+0x25d44>
   29bc4:	ldr	r4, [r1, #12]
   29bc8:	ldr	ip, [r1, #16]
   29bcc:	cmp	r4, #0
   29bd0:	ldr	r9, [r1, #20]
   29bd4:	beq	29bdc <__printf_chk@plt+0x26038>
   29bd8:	str	ip, [r4, #16]
   29bdc:	cmp	ip, #0
   29be0:	streq	r4, [r7]
   29be4:	beq	298d8 <__printf_chk@plt+0x25d34>
   29be8:	ldr	r3, [ip, #8]
   29bec:	cmp	r3, r6
   29bf0:	streq	r4, [ip, #8]
   29bf4:	strne	r4, [ip, #12]
   29bf8:	b	298d8 <__printf_chk@plt+0x25d34>
   29bfc:	ldr	ip, [r1, #16]
   29c00:	ldr	r9, [r1, #20]
   29c04:	b	29bd8 <__printf_chk@plt+0x26034>
   29c08:	ldr	r1, [r3, #12]
   29c0c:	cmp	r1, #0
   29c10:	beq	29c20 <__printf_chk@plt+0x2607c>
   29c14:	ldr	r1, [r1, #20]
   29c18:	cmp	r1, #0
   29c1c:	bne	29a04 <__printf_chk@plt+0x25e60>
   29c20:	mov	r1, #0
   29c24:	str	r1, [r2, #20]
   29c28:	ldr	r2, [r3, #8]
   29c2c:	mov	r1, #1
   29c30:	str	r1, [r3, #20]
   29c34:	ldr	r1, [r2, #12]
   29c38:	cmp	r1, #0
   29c3c:	str	r1, [r3, #8]
   29c40:	ldrne	r1, [r2, #12]
   29c44:	strne	r3, [r1, #16]
   29c48:	ldr	r1, [r3, #16]
   29c4c:	cmp	r1, #0
   29c50:	str	r1, [r2, #16]
   29c54:	streq	r2, [r7]
   29c58:	beq	29c70 <__printf_chk@plt+0x260cc>
   29c5c:	ldr	r1, [r3, #16]
   29c60:	ldr	r0, [r1, #8]
   29c64:	cmp	r3, r0
   29c68:	streq	r2, [r1, #8]
   29c6c:	strne	r2, [r1, #12]
   29c70:	str	r3, [r2, #12]
   29c74:	str	r2, [r3, #16]
   29c78:	ldr	r3, [ip, #12]
   29c7c:	b	29a04 <__printf_chk@plt+0x25e60>
   29c80:	ldr	r3, [pc, #160]	; 29d28 <__printf_chk@plt+0x26184>
   29c84:	ldr	ip, [pc, #160]	; 29d2c <__printf_chk@plt+0x26188>
   29c88:	add	r3, pc, r3
   29c8c:	push	{r4, r5, r6, r7, lr}
   29c90:	sub	sp, sp, #12
   29c94:	ldr	r4, [r3, ip]
   29c98:	mov	r6, r1
   29c9c:	mov	r1, sp
   29ca0:	mov	r5, r2
   29ca4:	ldr	r3, [r4]
   29ca8:	str	r3, [sp, #4]
   29cac:	bl	95d0 <__printf_chk@plt+0x5a2c>
   29cb0:	cmp	r0, #0
   29cb4:	beq	29cd0 <__printf_chk@plt+0x2612c>
   29cb8:	ldr	r2, [sp, #4]
   29cbc:	ldr	r3, [r4]
   29cc0:	cmp	r2, r3
   29cc4:	bne	29d24 <__printf_chk@plt+0x26180>
   29cc8:	add	sp, sp, #12
   29ccc:	pop	{r4, r5, r6, r7, pc}
   29cd0:	ldr	r0, [sp]
   29cd4:	bl	77cc <__printf_chk@plt+0x3c28>
   29cd8:	cmp	r0, #0
   29cdc:	beq	29cf0 <__printf_chk@plt+0x2614c>
   29ce0:	ldr	r0, [sp]
   29ce4:	bl	9dd8 <__printf_chk@plt+0x6234>
   29ce8:	subs	r7, r0, #0
   29cec:	bne	29d14 <__printf_chk@plt+0x26170>
   29cf0:	mov	r2, r5
   29cf4:	mov	r1, r6
   29cf8:	ldr	r0, [sp]
   29cfc:	bl	8370 <__printf_chk@plt+0x47cc>
   29d00:	mov	r5, r0
   29d04:	ldr	r0, [sp]
   29d08:	bl	7b24 <__printf_chk@plt+0x3f80>
   29d0c:	mov	r0, r5
   29d10:	b	29cb8 <__printf_chk@plt+0x26114>
   29d14:	ldr	r0, [sp]
   29d18:	bl	7b24 <__printf_chk@plt+0x3f80>
   29d1c:	mov	r0, r7
   29d20:	b	29cb8 <__printf_chk@plt+0x26114>
   29d24:	bl	36f4 <__stack_chk_fail@plt>
   29d28:	andeq	sp, r3, r8, ror pc
   29d2c:	muleq	r0, ip, r3
   29d30:	push	{r3, r4, r5, r6, r7, lr}
   29d34:	mov	r7, r0
   29d38:	mov	r0, r1
   29d3c:	mov	r5, r1
   29d40:	bl	2d394 <__printf_chk@plt+0x297f0>
   29d44:	mov	r6, r0
   29d48:	bl	38f8 <malloc@plt>
   29d4c:	subs	r4, r0, #0
   29d50:	beq	29da0 <__printf_chk@plt+0x261fc>
   29d54:	mov	r0, r5
   29d58:	mov	r1, r4
   29d5c:	mov	r2, r6
   29d60:	bl	2d3a8 <__printf_chk@plt+0x29804>
   29d64:	cmp	r0, #0
   29d68:	bne	29d90 <__printf_chk@plt+0x261ec>
   29d6c:	mov	r2, r6
   29d70:	mov	r1, r4
   29d74:	mov	r0, r7
   29d78:	bl	eb38 <__printf_chk@plt+0xaf94>
   29d7c:	mov	r5, r0
   29d80:	mov	r0, r4
   29d84:	bl	3244 <free@plt>
   29d88:	mov	r0, r5
   29d8c:	pop	{r3, r4, r5, r6, r7, pc}
   29d90:	mov	r0, r4
   29d94:	bl	3244 <free@plt>
   29d98:	mvn	r0, #0
   29d9c:	pop	{r3, r4, r5, r6, r7, pc}
   29da0:	mvn	r0, #1
   29da4:	pop	{r3, r4, r5, r6, r7, pc}
   29da8:	ldr	r3, [r0, #20]
   29dac:	cmp	r3, #0
   29db0:	bne	29dbc <__printf_chk@plt+0x26218>
   29db4:	b	29dd0 <__printf_chk@plt+0x2622c>
   29db8:	mov	r3, r2
   29dbc:	ldr	r2, [r3, #16]
   29dc0:	cmp	r2, #0
   29dc4:	bne	29db8 <__printf_chk@plt+0x26214>
   29dc8:	mov	r0, r3
   29dcc:	bx	lr
   29dd0:	ldr	r3, [r0, #24]
   29dd4:	cmp	r3, #0
   29dd8:	beq	29e00 <__printf_chk@plt+0x2625c>
   29ddc:	ldr	r2, [r3, #16]
   29de0:	cmp	r2, r0
   29de4:	bne	29e00 <__printf_chk@plt+0x2625c>
   29de8:	b	29dc8 <__printf_chk@plt+0x26224>
   29dec:	ldr	r2, [r3, #20]
   29df0:	cmp	r0, r2
   29df4:	mov	r0, r3
   29df8:	bne	29dc8 <__printf_chk@plt+0x26224>
   29dfc:	ldr	r3, [r3, #24]
   29e00:	cmp	r3, #0
   29e04:	bne	29dec <__printf_chk@plt+0x26248>
   29e08:	b	29dc8 <__printf_chk@plt+0x26224>
   29e0c:	ldr	r3, [r0, #8]
   29e10:	cmp	r3, #0
   29e14:	bne	29e20 <__printf_chk@plt+0x2627c>
   29e18:	b	29e34 <__printf_chk@plt+0x26290>
   29e1c:	mov	r3, r2
   29e20:	ldr	r2, [r3, #4]
   29e24:	cmp	r2, #0
   29e28:	bne	29e1c <__printf_chk@plt+0x26278>
   29e2c:	mov	r0, r3
   29e30:	bx	lr
   29e34:	ldr	r3, [r0, #12]
   29e38:	cmp	r3, #0
   29e3c:	beq	29e64 <__printf_chk@plt+0x262c0>
   29e40:	ldr	r2, [r3, #4]
   29e44:	cmp	r2, r0
   29e48:	bne	29e64 <__printf_chk@plt+0x262c0>
   29e4c:	b	29e2c <__printf_chk@plt+0x26288>
   29e50:	ldr	r2, [r3, #8]
   29e54:	cmp	r0, r2
   29e58:	mov	r0, r3
   29e5c:	bne	29e2c <__printf_chk@plt+0x26288>
   29e60:	ldr	r3, [r3, #12]
   29e64:	cmp	r3, #0
   29e68:	bne	29e50 <__printf_chk@plt+0x262ac>
   29e6c:	b	29e2c <__printf_chk@plt+0x26288>
   29e70:	ldr	r3, [r0, #12]
   29e74:	cmp	r3, #0
   29e78:	bne	29e84 <__printf_chk@plt+0x262e0>
   29e7c:	b	29e98 <__printf_chk@plt+0x262f4>
   29e80:	mov	r3, r2
   29e84:	ldr	r2, [r3, #8]
   29e88:	cmp	r2, #0
   29e8c:	bne	29e80 <__printf_chk@plt+0x262dc>
   29e90:	mov	r0, r3
   29e94:	bx	lr
   29e98:	ldr	r3, [r0, #16]
   29e9c:	cmp	r3, #0
   29ea0:	beq	29ec8 <__printf_chk@plt+0x26324>
   29ea4:	ldr	r2, [r3, #8]
   29ea8:	cmp	r2, r0
   29eac:	bne	29ec8 <__printf_chk@plt+0x26324>
   29eb0:	b	29e90 <__printf_chk@plt+0x262ec>
   29eb4:	ldr	r2, [r3, #12]
   29eb8:	cmp	r0, r2
   29ebc:	mov	r0, r3
   29ec0:	bne	29e90 <__printf_chk@plt+0x262ec>
   29ec4:	ldr	r3, [r3, #16]
   29ec8:	cmp	r3, #0
   29ecc:	bne	29eb4 <__printf_chk@plt+0x26310>
   29ed0:	b	29e90 <__printf_chk@plt+0x262ec>
   29ed4:	push	{r3, r4, r5, r6, r7, lr}
   29ed8:	mov	r6, r3
   29edc:	mov	r3, #0
   29ee0:	str	r3, [r6]
   29ee4:	ldr	r4, [r0]
   29ee8:	mov	r7, r1
   29eec:	mov	r5, r2
   29ef0:	cmp	r4, r3
   29ef4:	bne	29f18 <__printf_chk@plt+0x26374>
   29ef8:	b	29f38 <__printf_chk@plt+0x26394>
   29efc:	mov	r1, r5
   29f00:	bl	81f4 <__printf_chk@plt+0x4650>
   29f04:	cmp	r0, #0
   29f08:	bne	29f2c <__printf_chk@plt+0x26388>
   29f0c:	ldr	r4, [r4, #12]
   29f10:	cmp	r4, #0
   29f14:	beq	29f38 <__printf_chk@plt+0x26394>
   29f18:	cmp	r5, #0
   29f1c:	ldr	r0, [r4]
   29f20:	bne	29efc <__printf_chk@plt+0x26358>
   29f24:	cmp	r0, #0
   29f28:	bne	29efc <__printf_chk@plt+0x26358>
   29f2c:	str	r4, [r6]
   29f30:	mov	r0, #0
   29f34:	pop	{r3, r4, r5, r6, r7, pc}
   29f38:	ldr	r3, [sp, #24]
   29f3c:	cmp	r3, #0
   29f40:	beq	29f30 <__printf_chk@plt+0x2638c>
   29f44:	mov	r0, #1
   29f48:	mov	r1, #20
   29f4c:	bl	385c <calloc@plt>
   29f50:	subs	r4, r0, #0
   29f54:	beq	29fb8 <__printf_chk@plt+0x26414>
   29f58:	cmp	r5, #0
   29f5c:	streq	r5, [r4]
   29f60:	beq	29f78 <__printf_chk@plt+0x263d4>
   29f64:	mov	r0, r5
   29f68:	mov	r1, r4
   29f6c:	bl	95d0 <__printf_chk@plt+0x5a2c>
   29f70:	subs	r5, r0, #0
   29f74:	bne	29fa8 <__printf_chk@plt+0x26404>
   29f78:	mov	r3, #0
   29f7c:	str	r3, [r4, #4]
   29f80:	str	r3, [r4, #8]
   29f84:	mov	r0, r3
   29f88:	str	r3, [r4, #12]
   29f8c:	add	r2, r4, #12
   29f90:	ldr	r3, [r7]
   29f94:	str	r3, [r4, #16]
   29f98:	str	r4, [r3]
   29f9c:	str	r2, [r7]
   29fa0:	str	r4, [r6]
   29fa4:	pop	{r3, r4, r5, r6, r7, pc}
   29fa8:	mov	r0, r4
   29fac:	bl	3244 <free@plt>
   29fb0:	mov	r0, r5
   29fb4:	pop	{r3, r4, r5, r6, r7, pc}
   29fb8:	mvn	r0, #1
   29fbc:	pop	{r3, r4, r5, r6, r7, pc}
   29fc0:	ldr	r2, [pc, #268]	; 2a0d4 <__printf_chk@plt+0x26530>
   29fc4:	mov	r3, #0
   29fc8:	push	{r4, r5, r6, r7, r8, lr}
   29fcc:	mov	r7, r1
   29fd0:	ldr	r1, [pc, #256]	; 2a0d8 <__printf_chk@plt+0x26534>
   29fd4:	add	r2, pc, r2
   29fd8:	ldr	r8, [r0]
   29fdc:	sub	sp, sp, #64	; 0x40
   29fe0:	ldr	r4, [r7, #8]
   29fe4:	ldr	r5, [r2, r1]
   29fe8:	ldr	r6, [r8, #16]
   29fec:	cmp	r4, r3
   29ff0:	str	r3, [sp, #8]
   29ff4:	ldr	r2, [r5]
   29ff8:	str	r6, [sp, #4]
   29ffc:	str	r3, [sp, #12]
   2a000:	str	r2, [sp, #60]	; 0x3c
   2a004:	str	r3, [sp, #16]
   2a008:	str	r3, [sp, #20]
   2a00c:	beq	2a038 <__printf_chk@plt+0x26494>
   2a010:	ldr	r1, [r4]
   2a014:	mov	r0, r6
   2a018:	bl	3a00 <strcmp@plt>
   2a01c:	cmp	r0, #0
   2a020:	ldrlt	r4, [r4, #4]
   2a024:	blt	2a030 <__printf_chk@plt+0x2648c>
   2a028:	beq	2a060 <__printf_chk@plt+0x264bc>
   2a02c:	ldr	r4, [r4, #8]
   2a030:	cmp	r4, #0
   2a034:	bne	2a010 <__printf_chk@plt+0x2646c>
   2a038:	ldrd	r0, [r8, #8]
   2a03c:	orrs	r3, r0, r1
   2a040:	bne	2a068 <__printf_chk@plt+0x264c4>
   2a044:	mov	r0, #0
   2a048:	ldr	r2, [sp, #60]	; 0x3c
   2a04c:	ldr	r3, [r5]
   2a050:	cmp	r2, r3
   2a054:	bne	2a0d0 <__printf_chk@plt+0x2652c>
   2a058:	add	sp, sp, #64	; 0x40
   2a05c:	pop	{r4, r5, r6, r7, r8, pc}
   2a060:	mvn	r0, #50	; 0x32
   2a064:	b	2a048 <__printf_chk@plt+0x264a4>
   2a068:	ldr	ip, [r7, #4]
   2a06c:	mov	r3, #0
   2a070:	str	r3, [sp, #24]
   2a074:	cmp	ip, r3
   2a078:	str	r3, [sp, #28]
   2a07c:	str	r3, [sp, #32]
   2a080:	str	r3, [sp, #36]	; 0x24
   2a084:	str	r3, [sp, #40]	; 0x28
   2a088:	str	r3, [sp, #44]	; 0x2c
   2a08c:	str	r3, [sp, #48]	; 0x30
   2a090:	str	r3, [sp, #52]	; 0x34
   2a094:	bne	2a0b8 <__printf_chk@plt+0x26514>
   2a098:	b	2a044 <__printf_chk@plt+0x264a0>
   2a09c:	ldrd	r2, [ip, #8]
   2a0a0:	cmp	r1, r3
   2a0a4:	cmpeq	r0, r2
   2a0a8:	bls	2a060 <__printf_chk@plt+0x264bc>
   2a0ac:	ldr	ip, [ip, #20]
   2a0b0:	cmp	ip, #0
   2a0b4:	beq	2a044 <__printf_chk@plt+0x264a0>
   2a0b8:	ldrd	r2, [ip]
   2a0bc:	cmp	r1, r3
   2a0c0:	cmpeq	r0, r2
   2a0c4:	bcs	2a09c <__printf_chk@plt+0x264f8>
   2a0c8:	ldr	ip, [ip, #16]
   2a0cc:	b	2a0b0 <__printf_chk@plt+0x2650c>
   2a0d0:	bl	36f4 <__stack_chk_fail@plt>
   2a0d4:	andeq	sp, r3, ip, lsr #24
   2a0d8:	muleq	r0, ip, r3
   2a0dc:	push	{r3, r4, r5, lr}
   2a0e0:	mov	r4, r1
   2a0e4:	cmp	r4, r3
   2a0e8:	mov	r5, r3
   2a0ec:	mov	r1, r2
   2a0f0:	beq	2a11c <__printf_chk@plt+0x26578>
   2a0f4:	cmp	r4, r3
   2a0f8:	movcc	r2, r4
   2a0fc:	movcs	r2, r3
   2a100:	bl	3a84 <memcmp@plt>
   2a104:	cmp	r0, #0
   2a108:	popne	{r3, r4, r5, pc}
   2a10c:	cmp	r4, r5
   2a110:	mvnls	r0, #0
   2a114:	movhi	r0, #1
   2a118:	pop	{r3, r4, r5, pc}
   2a11c:	mov	r2, r4
   2a120:	pop	{r3, r4, r5, lr}
   2a124:	b	3a84 <memcmp@plt>
   2a128:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   2a12c:	mov	r6, r0
   2a130:	mov	r7, r1
   2a134:	mov	r0, #1
   2a138:	mov	r1, #24
   2a13c:	mov	r8, r2
   2a140:	bl	385c <calloc@plt>
   2a144:	subs	r5, r0, #0
   2a148:	beq	2a3e4 <__printf_chk@plt+0x26840>
   2a14c:	stm	r5, {r7, r8}
   2a150:	ldr	r4, [r6]
   2a154:	cmp	r4, #0
   2a158:	bne	2a164 <__printf_chk@plt+0x265c0>
   2a15c:	b	2a3c8 <__printf_chk@plt+0x26824>
   2a160:	mov	r4, r3
   2a164:	ldm	r4, {r2, r3}
   2a168:	mov	r0, r7
   2a16c:	mov	r1, r8
   2a170:	bl	2a0dc <__printf_chk@plt+0x26538>
   2a174:	subs	r9, r0, #0
   2a178:	ldrlt	r3, [r4, #8]
   2a17c:	blt	2a188 <__printf_chk@plt+0x265e4>
   2a180:	beq	2a354 <__printf_chk@plt+0x267b0>
   2a184:	ldr	r3, [r4, #12]
   2a188:	cmp	r3, #0
   2a18c:	bne	2a160 <__printf_chk@plt+0x265bc>
   2a190:	cmp	r9, #0
   2a194:	str	r4, [r5, #16]
   2a198:	str	r3, [r5, #12]
   2a19c:	mov	r2, #1
   2a1a0:	str	r3, [r5, #8]
   2a1a4:	str	r2, [r5, #20]
   2a1a8:	strge	r5, [r4, #12]
   2a1ac:	strlt	r5, [r4, #8]
   2a1b0:	mov	ip, #0
   2a1b4:	mov	r4, #1
   2a1b8:	ldr	r2, [r5, #16]
   2a1bc:	cmp	r2, #0
   2a1c0:	beq	2a25c <__printf_chk@plt+0x266b8>
   2a1c4:	ldr	r3, [r2, #20]
   2a1c8:	cmp	r3, #1
   2a1cc:	bne	2a25c <__printf_chk@plt+0x266b8>
   2a1d0:	ldr	r3, [r2, #16]
   2a1d4:	ldr	r1, [r3, #8]
   2a1d8:	cmp	r2, r1
   2a1dc:	beq	2a284 <__printf_chk@plt+0x266e0>
   2a1e0:	cmp	r1, #0
   2a1e4:	beq	2a1f4 <__printf_chk@plt+0x26650>
   2a1e8:	ldr	r0, [r1, #20]
   2a1ec:	cmp	r0, #1
   2a1f0:	beq	2a270 <__printf_chk@plt+0x266cc>
   2a1f4:	ldr	r1, [r2, #8]
   2a1f8:	cmp	r5, r1
   2a1fc:	beq	2a2fc <__printf_chk@plt+0x26758>
   2a200:	str	ip, [r2, #20]
   2a204:	ldr	r2, [r3, #12]
   2a208:	str	r4, [r3, #20]
   2a20c:	ldr	r1, [r2, #8]
   2a210:	cmp	r1, #0
   2a214:	str	r1, [r3, #12]
   2a218:	ldrne	r1, [r2, #8]
   2a21c:	strne	r3, [r1, #16]
   2a220:	ldr	r1, [r3, #16]
   2a224:	cmp	r1, #0
   2a228:	str	r1, [r2, #16]
   2a22c:	streq	r2, [r6]
   2a230:	beq	2a248 <__printf_chk@plt+0x266a4>
   2a234:	ldr	r1, [r3, #16]
   2a238:	ldr	r0, [r1, #8]
   2a23c:	cmp	r3, r0
   2a240:	streq	r2, [r1, #8]
   2a244:	strne	r2, [r1, #12]
   2a248:	str	r3, [r2, #8]
   2a24c:	str	r2, [r3, #16]
   2a250:	ldr	r2, [r5, #16]
   2a254:	cmp	r2, #0
   2a258:	bne	2a1c4 <__printf_chk@plt+0x26620>
   2a25c:	ldr	r2, [r6]
   2a260:	mov	r3, #0
   2a264:	mov	r0, r3
   2a268:	str	r3, [r2, #20]
   2a26c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   2a270:	str	ip, [r1, #20]
   2a274:	mov	r5, r3
   2a278:	str	ip, [r2, #20]
   2a27c:	str	r0, [r3, #20]
   2a280:	b	2a1b8 <__printf_chk@plt+0x26614>
   2a284:	ldr	r1, [r3, #12]
   2a288:	cmp	r1, #0
   2a28c:	beq	2a29c <__printf_chk@plt+0x266f8>
   2a290:	ldr	r0, [r1, #20]
   2a294:	cmp	r0, #1
   2a298:	beq	2a270 <__printf_chk@plt+0x266cc>
   2a29c:	ldr	r1, [r2, #12]
   2a2a0:	cmp	r1, r5
   2a2a4:	beq	2a374 <__printf_chk@plt+0x267d0>
   2a2a8:	str	ip, [r2, #20]
   2a2ac:	ldr	r2, [r3, #8]
   2a2b0:	str	r4, [r3, #20]
   2a2b4:	ldr	r1, [r2, #12]
   2a2b8:	cmp	r1, #0
   2a2bc:	str	r1, [r3, #8]
   2a2c0:	ldrne	r1, [r2, #12]
   2a2c4:	strne	r3, [r1, #16]
   2a2c8:	ldr	r1, [r3, #16]
   2a2cc:	cmp	r1, #0
   2a2d0:	str	r1, [r2, #16]
   2a2d4:	streq	r2, [r6]
   2a2d8:	beq	2a2f0 <__printf_chk@plt+0x2674c>
   2a2dc:	ldr	r1, [r3, #16]
   2a2e0:	ldr	r0, [r1, #8]
   2a2e4:	cmp	r3, r0
   2a2e8:	streq	r2, [r1, #8]
   2a2ec:	strne	r2, [r1, #12]
   2a2f0:	str	r3, [r2, #12]
   2a2f4:	str	r2, [r3, #16]
   2a2f8:	b	2a1b8 <__printf_chk@plt+0x26614>
   2a2fc:	ldr	r1, [r5, #12]
   2a300:	cmp	r1, #0
   2a304:	str	r1, [r2, #8]
   2a308:	beq	2a36c <__printf_chk@plt+0x267c8>
   2a30c:	ldr	r1, [r5, #12]
   2a310:	str	r2, [r1, #16]
   2a314:	ldr	r1, [r2, #16]
   2a318:	cmp	r1, #0
   2a31c:	str	r1, [r5, #16]
   2a320:	streq	r5, [r6]
   2a324:	beq	2a33c <__printf_chk@plt+0x26798>
   2a328:	ldr	r1, [r2, #16]
   2a32c:	ldr	r0, [r1, #8]
   2a330:	cmp	r2, r0
   2a334:	streq	r5, [r1, #8]
   2a338:	strne	r5, [r1, #12]
   2a33c:	mov	r1, r5
   2a340:	str	r2, [r5, #12]
   2a344:	str	r5, [r2, #16]
   2a348:	mov	r5, r2
   2a34c:	mov	r2, r1
   2a350:	b	2a200 <__printf_chk@plt+0x2665c>
   2a354:	mov	r0, r7
   2a358:	bl	3244 <free@plt>
   2a35c:	mov	r0, r5
   2a360:	bl	3244 <free@plt>
   2a364:	mov	r0, r9
   2a368:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   2a36c:	str	r3, [r5, #16]
   2a370:	b	2a328 <__printf_chk@plt+0x26784>
   2a374:	ldr	r0, [r5, #8]
   2a378:	cmp	r0, #0
   2a37c:	str	r0, [r2, #12]
   2a380:	beq	2a3ec <__printf_chk@plt+0x26848>
   2a384:	ldr	r0, [r5, #8]
   2a388:	str	r2, [r0, #16]
   2a38c:	ldr	r0, [r2, #16]
   2a390:	cmp	r0, #0
   2a394:	str	r0, [r5, #16]
   2a398:	streq	r5, [r6]
   2a39c:	beq	2a3b4 <__printf_chk@plt+0x26810>
   2a3a0:	ldr	r0, [r2, #16]
   2a3a4:	ldr	r5, [r0, #8]
   2a3a8:	cmp	r2, r5
   2a3ac:	streq	r1, [r0, #8]
   2a3b0:	strne	r1, [r0, #12]
   2a3b4:	str	r2, [r1, #8]
   2a3b8:	mov	r5, r2
   2a3bc:	str	r1, [r2, #16]
   2a3c0:	mov	r2, r1
   2a3c4:	b	2a2a8 <__printf_chk@plt+0x26704>
   2a3c8:	str	r4, [r5, #16]
   2a3cc:	mov	r3, #1
   2a3d0:	str	r4, [r5, #12]
   2a3d4:	str	r4, [r5, #8]
   2a3d8:	str	r3, [r5, #20]
   2a3dc:	str	r5, [r6]
   2a3e0:	b	2a1b0 <__printf_chk@plt+0x2660c>
   2a3e4:	mvn	r0, #1
   2a3e8:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   2a3ec:	str	r3, [r5, #16]
   2a3f0:	b	2a3a0 <__printf_chk@plt+0x267fc>
   2a3f4:	push	{r4, r5, r6, lr}
   2a3f8:	ldr	r4, [r0]
   2a3fc:	cmp	r4, #0
   2a400:	beq	2a438 <__printf_chk@plt+0x26894>
   2a404:	ldr	r6, [r1]
   2a408:	ldr	r5, [r1, #4]
   2a40c:	ldm	r4, {r2, r3}
   2a410:	mov	r0, r6
   2a414:	mov	r1, r5
   2a418:	bl	2a0dc <__printf_chk@plt+0x26538>
   2a41c:	cmp	r0, #0
   2a420:	ldrlt	r4, [r4, #8]
   2a424:	blt	2a430 <__printf_chk@plt+0x2688c>
   2a428:	beq	2a438 <__printf_chk@plt+0x26894>
   2a42c:	ldr	r4, [r4, #12]
   2a430:	cmp	r4, #0
   2a434:	bne	2a40c <__printf_chk@plt+0x26868>
   2a438:	mov	r0, r4
   2a43c:	pop	{r4, r5, r6, pc}
   2a440:	ldr	ip, [pc, #404]	; 2a5dc <__printf_chk@plt+0x26a38>
   2a444:	ldr	r3, [pc, #404]	; 2a5e0 <__printf_chk@plt+0x26a3c>
   2a448:	add	ip, pc, ip
   2a44c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2a450:	sub	sp, sp, #40	; 0x28
   2a454:	ldr	r4, [ip, r3]
   2a458:	add	r5, sp, #12
   2a45c:	add	r6, sp, #16
   2a460:	mov	r7, r1
   2a464:	mov	r9, r0
   2a468:	mov	r2, r5
   2a46c:	ldr	lr, [r4]
   2a470:	mov	r0, r1
   2a474:	mov	r3, r6
   2a478:	mov	r1, #2
   2a47c:	mov	ip, #0
   2a480:	str	ip, [sp, #12]
   2a484:	str	ip, [sp, #16]
   2a488:	add	sl, sp, #32
   2a48c:	str	ip, [sp, #20]
   2a490:	str	lr, [sp, #36]	; 0x24
   2a494:	str	ip, [sp, #24]
   2a498:	str	ip, [sp, #28]
   2a49c:	str	ip, [sp, #32]
   2a4a0:	bl	8380 <__printf_chk@plt+0x47dc>
   2a4a4:	cmp	r0, #0
   2a4a8:	beq	2a4c4 <__printf_chk@plt+0x26920>
   2a4ac:	ldr	r2, [sp, #36]	; 0x24
   2a4b0:	ldr	r3, [r4]
   2a4b4:	cmp	r2, r3
   2a4b8:	bne	2a5d8 <__printf_chk@plt+0x26a34>
   2a4bc:	add	sp, sp, #40	; 0x28
   2a4c0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2a4c4:	mov	r1, r5
   2a4c8:	add	r0, r9, #32
   2a4cc:	bl	2a3f4 <__printf_chk@plt+0x26850>
   2a4d0:	mov	r8, r0
   2a4d4:	ldr	r0, [sp, #12]
   2a4d8:	bl	3244 <free@plt>
   2a4dc:	cmp	r8, #0
   2a4e0:	bne	2a54c <__printf_chk@plt+0x269a8>
   2a4e4:	str	r8, [r5]
   2a4e8:	mov	r2, r6
   2a4ec:	str	r8, [r6]
   2a4f0:	mov	r0, r7
   2a4f4:	mov	r1, r5
   2a4f8:	str	r8, [sp, #20]
   2a4fc:	str	r8, [sp, #24]
   2a500:	str	r8, [sp, #28]
   2a504:	str	r8, [sl]
   2a508:	bl	29c80 <__printf_chk@plt+0x260dc>
   2a50c:	cmp	r0, #0
   2a510:	bne	2a4ac <__printf_chk@plt+0x26908>
   2a514:	mov	r1, r5
   2a518:	add	r0, r9, #28
   2a51c:	bl	2a3f4 <__printf_chk@plt+0x26850>
   2a520:	mov	r5, r0
   2a524:	ldr	r0, [sp, #12]
   2a528:	bl	3244 <free@plt>
   2a52c:	cmp	r5, #0
   2a530:	bne	2a54c <__printf_chk@plt+0x269a8>
   2a534:	mov	r0, r7
   2a538:	bl	77cc <__printf_chk@plt+0x3c28>
   2a53c:	cmp	r0, #0
   2a540:	bne	2a554 <__printf_chk@plt+0x269b0>
   2a544:	mov	r0, #0
   2a548:	b	2a4ac <__printf_chk@plt+0x26908>
   2a54c:	mvn	r0, #50	; 0x32
   2a550:	b	2a4ac <__printf_chk@plt+0x26908>
   2a554:	ldr	r3, [r7, #32]
   2a558:	add	r6, r9, #36	; 0x24
   2a55c:	add	r8, sp, #8
   2a560:	add	r9, r9, #40	; 0x28
   2a564:	mov	r0, r6
   2a568:	ldr	r2, [r3, #56]	; 0x38
   2a56c:	mov	r1, r9
   2a570:	str	r5, [sp]
   2a574:	mov	r3, r8
   2a578:	bl	29ed4 <__printf_chk@plt+0x26330>
   2a57c:	cmp	r0, #0
   2a580:	bne	2a4ac <__printf_chk@plt+0x26908>
   2a584:	ldr	r1, [sp, #8]
   2a588:	cmp	r1, #0
   2a58c:	beq	2a5a0 <__printf_chk@plt+0x269fc>
   2a590:	add	r0, r7, #32
   2a594:	bl	29fc0 <__printf_chk@plt+0x2641c>
   2a598:	cmp	r0, #0
   2a59c:	bne	2a4ac <__printf_chk@plt+0x26908>
   2a5a0:	mov	r2, #0
   2a5a4:	mov	r0, r6
   2a5a8:	mov	r1, r9
   2a5ac:	mov	r3, r8
   2a5b0:	str	r2, [sp]
   2a5b4:	bl	29ed4 <__printf_chk@plt+0x26330>
   2a5b8:	cmp	r0, #0
   2a5bc:	bne	2a4ac <__printf_chk@plt+0x26908>
   2a5c0:	ldr	r1, [sp, #8]
   2a5c4:	cmp	r1, #0
   2a5c8:	beq	2a544 <__printf_chk@plt+0x269a0>
   2a5cc:	add	r0, r7, #32
   2a5d0:	bl	29fc0 <__printf_chk@plt+0x2641c>
   2a5d4:	b	2a4ac <__printf_chk@plt+0x26908>
   2a5d8:	bl	36f4 <__stack_chk_fail@plt>
   2a5dc:			; <UNDEFINED> instruction: 0x0003d7b8
   2a5e0:	muleq	r0, ip, r3
   2a5e4:	push	{r3, lr}
   2a5e8:	mov	r0, #1
   2a5ec:	mov	r1, #48	; 0x30
   2a5f0:	bl	385c <calloc@plt>
   2a5f4:	cmp	r0, #0
   2a5f8:	popeq	{r3, pc}
   2a5fc:	mov	r3, r0
   2a600:	mov	r2, #0
   2a604:	str	r2, [r0, #28]
   2a608:	str	r2, [r0, #32]
   2a60c:	str	r2, [r3, #36]!	; 0x24
   2a610:	str	r3, [r0, #40]	; 0x28
   2a614:	pop	{r3, pc}
   2a618:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2a61c:	cmp	r0, #0
   2a620:	sub	sp, sp, #12
   2a624:	str	r0, [sp, #4]
   2a628:	beq	2ac34 <__printf_chk@plt+0x27090>
   2a62c:	ldr	r0, [r0, #24]
   2a630:	bl	3244 <free@plt>
   2a634:	ldr	fp, [sp, #4]
   2a638:	ldr	r4, [fp, #28]
   2a63c:	cmp	r4, #0
   2a640:	bne	2a64c <__printf_chk@plt+0x26aa8>
   2a644:	b	2a694 <__printf_chk@plt+0x26af0>
   2a648:	mov	r4, r3
   2a64c:	ldr	r3, [r4, #8]
   2a650:	cmp	r3, #0
   2a654:	bne	2a648 <__printf_chk@plt+0x26aa4>
   2a658:	ldr	fp, [sp, #4]
   2a65c:	add	r6, fp, #28
   2a660:	mov	r0, r4
   2a664:	bl	29e70 <__printf_chk@plt+0x262cc>
   2a668:	mov	r1, r4
   2a66c:	mov	r5, r0
   2a670:	mov	r0, r6
   2a674:	bl	29808 <__printf_chk@plt+0x25c64>
   2a678:	ldr	r0, [r4]
   2a67c:	bl	3244 <free@plt>
   2a680:	mov	r0, r4
   2a684:	bl	3244 <free@plt>
   2a688:	cmp	r5, #0
   2a68c:	mov	r4, r5
   2a690:	bne	2a660 <__printf_chk@plt+0x26abc>
   2a694:	ldr	fp, [sp, #4]
   2a698:	ldr	r4, [fp, #32]
   2a69c:	cmp	r4, #0
   2a6a0:	bne	2a6ac <__printf_chk@plt+0x26b08>
   2a6a4:	b	2a6f4 <__printf_chk@plt+0x26b50>
   2a6a8:	mov	r4, r3
   2a6ac:	ldr	r3, [r4, #8]
   2a6b0:	cmp	r3, #0
   2a6b4:	bne	2a6a8 <__printf_chk@plt+0x26b04>
   2a6b8:	ldr	fp, [sp, #4]
   2a6bc:	add	r6, fp, #32
   2a6c0:	mov	r0, r4
   2a6c4:	bl	29e70 <__printf_chk@plt+0x262cc>
   2a6c8:	mov	r1, r4
   2a6cc:	mov	r5, r0
   2a6d0:	mov	r0, r6
   2a6d4:	bl	29808 <__printf_chk@plt+0x25c64>
   2a6d8:	ldr	r0, [r4]
   2a6dc:	bl	3244 <free@plt>
   2a6e0:	mov	r0, r4
   2a6e4:	bl	3244 <free@plt>
   2a6e8:	cmp	r5, #0
   2a6ec:	mov	r4, r5
   2a6f0:	bne	2a6c0 <__printf_chk@plt+0x26b1c>
   2a6f4:	ldr	fp, [sp, #4]
   2a6f8:	ldr	r6, [fp, #36]	; 0x24
   2a6fc:	cmp	r6, #0
   2a700:	movne	r7, #1
   2a704:	beq	2ac34 <__printf_chk@plt+0x27090>
   2a708:	ldr	sl, [r6, #12]
   2a70c:	cmp	sl, #0
   2a710:	beq	2abb0 <__printf_chk@plt+0x2700c>
   2a714:	ldr	r3, [r6, #16]
   2a718:	str	r3, [sl, #16]
   2a71c:	ldr	r3, [r6, #16]
   2a720:	ldr	r2, [r6, #12]
   2a724:	str	r2, [r3]
   2a728:	ldr	r4, [r6, #4]
   2a72c:	cmp	r4, #0
   2a730:	bne	2a73c <__printf_chk@plt+0x26b98>
   2a734:	b	2a778 <__printf_chk@plt+0x26bd4>
   2a738:	mov	r4, r3
   2a73c:	ldr	r3, [r4, #16]
   2a740:	cmp	r3, #0
   2a744:	bne	2a738 <__printf_chk@plt+0x26b94>
   2a748:	add	r8, r6, #4
   2a74c:	mov	r0, r4
   2a750:	bl	29da8 <__printf_chk@plt+0x26204>
   2a754:	mov	r1, r4
   2a758:	mov	r5, r0
   2a75c:	mov	r0, r8
   2a760:	bl	29390 <__printf_chk@plt+0x257ec>
   2a764:	mov	r0, r4
   2a768:	bl	3244 <free@plt>
   2a76c:	cmp	r5, #0
   2a770:	mov	r4, r5
   2a774:	bne	2a74c <__printf_chk@plt+0x26ba8>
   2a778:	ldr	r5, [r6, #8]
   2a77c:	cmp	r5, #0
   2a780:	bne	2a78c <__printf_chk@plt+0x26be8>
   2a784:	b	2ab90 <__printf_chk@plt+0x26fec>
   2a788:	mov	r5, r4
   2a78c:	ldr	r4, [r5, #4]
   2a790:	cmp	r4, #0
   2a794:	bne	2a788 <__printf_chk@plt+0x26be4>
   2a798:	mov	r0, r5
   2a79c:	bl	29e0c <__printf_chk@plt+0x26268>
   2a7a0:	cmp	r4, #0
   2a7a4:	mov	r8, r0
   2a7a8:	beq	2ab4c <__printf_chk@plt+0x26fa8>
   2a7ac:	ldr	lr, [r5, #8]
   2a7b0:	cmp	lr, #0
   2a7b4:	bne	2a7c0 <__printf_chk@plt+0x26c1c>
   2a7b8:	b	2ab84 <__printf_chk@plt+0x26fe0>
   2a7bc:	mov	lr, r3
   2a7c0:	ldr	r3, [lr, #4]
   2a7c4:	cmp	r3, #0
   2a7c8:	bne	2a7bc <__printf_chk@plt+0x26c18>
   2a7cc:	ldr	r4, [lr, #8]
   2a7d0:	ldr	ip, [lr, #12]
   2a7d4:	cmp	r4, #0
   2a7d8:	ldr	r9, [lr, #16]
   2a7dc:	strne	ip, [r4, #12]
   2a7e0:	cmp	ip, #0
   2a7e4:	streq	r4, [r6, #8]
   2a7e8:	beq	2a7fc <__printf_chk@plt+0x26c58>
   2a7ec:	ldr	r3, [ip, #4]
   2a7f0:	cmp	lr, r3
   2a7f4:	streq	r4, [ip, #4]
   2a7f8:	strne	r4, [ip, #8]
   2a7fc:	ldmib	r5, {r0, r1, r2, r3}
   2a800:	ldr	fp, [lr, #12]
   2a804:	cmp	r5, fp
   2a808:	stmib	lr, {r0, r1, r2, r3}
   2a80c:	moveq	ip, lr
   2a810:	ldr	r3, [r5, #12]
   2a814:	cmp	r3, #0
   2a818:	streq	lr, [r6, #8]
   2a81c:	beq	2a830 <__printf_chk@plt+0x26c8c>
   2a820:	ldr	r2, [r3, #4]
   2a824:	cmp	r5, r2
   2a828:	streq	lr, [r3, #4]
   2a82c:	strne	lr, [r3, #8]
   2a830:	ldr	r3, [r5, #4]
   2a834:	str	lr, [r3, #12]
   2a838:	ldr	r3, [r5, #8]
   2a83c:	cmp	r3, #0
   2a840:	strne	lr, [r3, #12]
   2a844:	cmp	ip, #0
   2a848:	beq	2a85c <__printf_chk@plt+0x26cb8>
   2a84c:	mov	r3, ip
   2a850:	ldr	r3, [r3, #12]
   2a854:	cmp	r3, #0
   2a858:	bne	2a850 <__printf_chk@plt+0x26cac>
   2a85c:	cmp	r9, #0
   2a860:	beq	2a920 <__printf_chk@plt+0x26d7c>
   2a864:	ldr	r0, [r5]
   2a868:	bl	3244 <free@plt>
   2a86c:	mov	r0, r5
   2a870:	bl	3244 <free@plt>
   2a874:	cmp	r8, #0
   2a878:	beq	2ab90 <__printf_chk@plt+0x26fec>
   2a87c:	ldr	r4, [r8, #4]
   2a880:	mov	r5, r8
   2a884:	b	2a798 <__printf_chk@plt+0x26bf4>
   2a888:	mov	fp, #0
   2a88c:	str	fp, [r3, #16]
   2a890:	ldr	r1, [ip, #4]
   2a894:	str	r2, [ip, #16]
   2a898:	ldr	r3, [r1, #8]
   2a89c:	cmp	r3, fp
   2a8a0:	str	r3, [ip, #4]
   2a8a4:	ldrne	r3, [r1, #8]
   2a8a8:	strne	ip, [r3, #12]
   2a8ac:	ldr	r3, [ip, #12]
   2a8b0:	cmp	r3, #0
   2a8b4:	str	r3, [r1, #12]
   2a8b8:	streq	r1, [r6, #8]
   2a8bc:	beq	2a8d4 <__printf_chk@plt+0x26d30>
   2a8c0:	ldr	r3, [ip, #12]
   2a8c4:	ldr	r2, [r3, #4]
   2a8c8:	cmp	ip, r2
   2a8cc:	streq	r1, [r3, #4]
   2a8d0:	strne	r1, [r3, #8]
   2a8d4:	str	ip, [r1, #8]
   2a8d8:	ldr	r3, [ip, #4]
   2a8dc:	str	r1, [ip, #12]
   2a8e0:	ldr	r2, [r3, #4]
   2a8e4:	cmp	r2, #0
   2a8e8:	beq	2a8f8 <__printf_chk@plt+0x26d54>
   2a8ec:	ldr	r1, [r2, #16]
   2a8f0:	cmp	r1, #0
   2a8f4:	bne	2aae0 <__printf_chk@plt+0x26f3c>
   2a8f8:	ldr	r1, [r3, #8]
   2a8fc:	cmp	r1, #0
   2a900:	beq	2a910 <__printf_chk@plt+0x26d6c>
   2a904:	ldr	r0, [r1, #16]
   2a908:	cmp	r0, #0
   2a90c:	bne	2aa74 <__printf_chk@plt+0x26ed0>
   2a910:	str	r7, [r3, #16]
   2a914:	mov	r4, ip
   2a918:	ldr	r3, [ip, #12]
   2a91c:	mov	ip, r3
   2a920:	cmp	r4, #0
   2a924:	beq	2a934 <__printf_chk@plt+0x26d90>
   2a928:	ldr	r3, [r4, #16]
   2a92c:	cmp	r3, #0
   2a930:	bne	2aa0c <__printf_chk@plt+0x26e68>
   2a934:	ldr	r3, [r6, #8]
   2a938:	cmp	r4, r3
   2a93c:	beq	2aa04 <__printf_chk@plt+0x26e60>
   2a940:	ldr	r3, [ip, #4]
   2a944:	cmp	r3, r4
   2a948:	beq	2a95c <__printf_chk@plt+0x26db8>
   2a94c:	ldr	r2, [r3, #16]
   2a950:	cmp	r2, #1
   2a954:	bne	2a8e0 <__printf_chk@plt+0x26d3c>
   2a958:	b	2a888 <__printf_chk@plt+0x26ce4>
   2a95c:	ldr	r3, [ip, #8]
   2a960:	ldr	r2, [r3, #16]
   2a964:	cmp	r2, #1
   2a968:	beq	2aa18 <__printf_chk@plt+0x26e74>
   2a96c:	ldr	r2, [r3, #4]
   2a970:	cmp	r2, #0
   2a974:	beq	2a984 <__printf_chk@plt+0x26de0>
   2a978:	ldr	r1, [r2, #16]
   2a97c:	cmp	r1, #0
   2a980:	bne	2abc0 <__printf_chk@plt+0x2701c>
   2a984:	ldr	r2, [r3, #8]
   2a988:	cmp	r2, #0
   2a98c:	beq	2a910 <__printf_chk@plt+0x26d6c>
   2a990:	ldr	r2, [r2, #16]
   2a994:	cmp	r2, #0
   2a998:	beq	2a910 <__printf_chk@plt+0x26d6c>
   2a99c:	ldr	r2, [ip, #16]
   2a9a0:	mov	r1, #0
   2a9a4:	str	r2, [r3, #16]
   2a9a8:	str	r1, [ip, #16]
   2a9ac:	ldr	r3, [r3, #8]
   2a9b0:	cmp	r3, r1
   2a9b4:	strne	r1, [r3, #16]
   2a9b8:	ldr	r3, [ip, #8]
   2a9bc:	ldr	r2, [r3, #4]
   2a9c0:	cmp	r2, #0
   2a9c4:	str	r2, [ip, #8]
   2a9c8:	ldrne	r2, [r3, #4]
   2a9cc:	strne	ip, [r2, #12]
   2a9d0:	ldr	r2, [ip, #12]
   2a9d4:	cmp	r2, #0
   2a9d8:	str	r2, [r3, #12]
   2a9dc:	streq	r3, [r6, #8]
   2a9e0:	beq	2a9f8 <__printf_chk@plt+0x26e54>
   2a9e4:	ldr	r2, [ip, #12]
   2a9e8:	ldr	r1, [r2, #4]
   2a9ec:	cmp	ip, r1
   2a9f0:	streq	r3, [r2, #4]
   2a9f4:	strne	r3, [r2, #8]
   2a9f8:	str	ip, [r3, #4]
   2a9fc:	str	r3, [ip, #12]
   2aa00:	ldr	r4, [r6, #8]
   2aa04:	cmp	r4, #0
   2aa08:	beq	2a864 <__printf_chk@plt+0x26cc0>
   2aa0c:	mov	r1, #0
   2aa10:	str	r1, [r4, #16]
   2aa14:	b	2a864 <__printf_chk@plt+0x26cc0>
   2aa18:	mov	r1, #0
   2aa1c:	str	r1, [r3, #16]
   2aa20:	ldr	r1, [ip, #8]
   2aa24:	str	r2, [ip, #16]
   2aa28:	ldr	r3, [r1, #4]
   2aa2c:	cmp	r3, #0
   2aa30:	str	r3, [ip, #8]
   2aa34:	ldrne	r3, [r1, #4]
   2aa38:	strne	ip, [r3, #12]
   2aa3c:	ldr	r3, [ip, #12]
   2aa40:	cmp	r3, #0
   2aa44:	str	r3, [r1, #12]
   2aa48:	streq	r1, [r6, #8]
   2aa4c:	beq	2aa64 <__printf_chk@plt+0x26ec0>
   2aa50:	ldr	r3, [ip, #12]
   2aa54:	ldr	r2, [r3, #4]
   2aa58:	cmp	ip, r2
   2aa5c:	streq	r1, [r3, #4]
   2aa60:	strne	r1, [r3, #8]
   2aa64:	str	ip, [r1, #4]
   2aa68:	str	r1, [ip, #12]
   2aa6c:	ldr	r3, [ip, #8]
   2aa70:	b	2a96c <__printf_chk@plt+0x26dc8>
   2aa74:	cmp	r2, #0
   2aa78:	beq	2aa88 <__printf_chk@plt+0x26ee4>
   2aa7c:	ldr	r2, [r2, #16]
   2aa80:	cmp	r2, #0
   2aa84:	bne	2aae0 <__printf_chk@plt+0x26f3c>
   2aa88:	mov	r2, #0
   2aa8c:	str	r2, [r1, #16]
   2aa90:	ldr	r2, [r3, #8]
   2aa94:	str	r7, [r3, #16]
   2aa98:	ldr	r1, [r2, #4]
   2aa9c:	cmp	r1, #0
   2aaa0:	str	r1, [r3, #8]
   2aaa4:	ldrne	r1, [r2, #4]
   2aaa8:	strne	r3, [r1, #12]
   2aaac:	ldr	r1, [r3, #12]
   2aab0:	cmp	r1, #0
   2aab4:	str	r1, [r2, #12]
   2aab8:	streq	r2, [r6, #8]
   2aabc:	beq	2aad4 <__printf_chk@plt+0x26f30>
   2aac0:	ldr	r1, [r3, #12]
   2aac4:	ldr	r0, [r1, #4]
   2aac8:	cmp	r3, r0
   2aacc:	streq	r2, [r1, #4]
   2aad0:	strne	r2, [r1, #8]
   2aad4:	str	r3, [r2, #4]
   2aad8:	str	r2, [r3, #12]
   2aadc:	ldr	r3, [ip, #4]
   2aae0:	ldr	r2, [ip, #16]
   2aae4:	mov	fp, #0
   2aae8:	str	r2, [r3, #16]
   2aaec:	str	fp, [ip, #16]
   2aaf0:	ldr	r3, [r3, #4]
   2aaf4:	cmp	r3, fp
   2aaf8:	strne	fp, [r3, #16]
   2aafc:	ldr	r3, [ip, #4]
   2ab00:	ldr	r2, [r3, #8]
   2ab04:	cmp	r2, #0
   2ab08:	str	r2, [ip, #4]
   2ab0c:	ldrne	r2, [r3, #8]
   2ab10:	strne	ip, [r2, #12]
   2ab14:	ldr	r2, [ip, #12]
   2ab18:	cmp	r2, #0
   2ab1c:	str	r2, [r3, #12]
   2ab20:	streq	r3, [r6, #8]
   2ab24:	beq	2ab3c <__printf_chk@plt+0x26f98>
   2ab28:	ldr	r2, [ip, #12]
   2ab2c:	ldr	r1, [r2, #4]
   2ab30:	cmp	ip, r1
   2ab34:	streq	r3, [r2, #4]
   2ab38:	strne	r3, [r2, #8]
   2ab3c:	str	ip, [r3, #8]
   2ab40:	str	r3, [ip, #12]
   2ab44:	ldr	r4, [r6, #8]
   2ab48:	b	2aa04 <__printf_chk@plt+0x26e60>
   2ab4c:	ldr	r4, [r5, #8]
   2ab50:	ldr	ip, [r5, #12]
   2ab54:	cmp	r4, #0
   2ab58:	ldr	r9, [r5, #16]
   2ab5c:	beq	2ab64 <__printf_chk@plt+0x26fc0>
   2ab60:	str	ip, [r4, #12]
   2ab64:	cmp	ip, #0
   2ab68:	streq	r4, [r6, #8]
   2ab6c:	beq	2a85c <__printf_chk@plt+0x26cb8>
   2ab70:	ldr	r3, [ip, #4]
   2ab74:	cmp	r5, r3
   2ab78:	streq	r4, [ip, #4]
   2ab7c:	strne	r4, [ip, #8]
   2ab80:	b	2a85c <__printf_chk@plt+0x26cb8>
   2ab84:	ldr	ip, [r5, #12]
   2ab88:	ldr	r9, [r5, #16]
   2ab8c:	b	2ab60 <__printf_chk@plt+0x26fbc>
   2ab90:	ldr	r0, [r6]
   2ab94:	bl	7b24 <__printf_chk@plt+0x3f80>
   2ab98:	cmp	sl, #0
   2ab9c:	beq	2ac34 <__printf_chk@plt+0x27090>
   2aba0:	mov	r6, sl
   2aba4:	ldr	sl, [r6, #12]
   2aba8:	cmp	sl, #0
   2abac:	bne	2a714 <__printf_chk@plt+0x26b70>
   2abb0:	ldr	r3, [r6, #16]
   2abb4:	ldr	fp, [sp, #4]
   2abb8:	str	r3, [fp, #40]	; 0x28
   2abbc:	b	2a71c <__printf_chk@plt+0x26b78>
   2abc0:	ldr	r1, [r3, #8]
   2abc4:	cmp	r1, #0
   2abc8:	beq	2abd8 <__printf_chk@plt+0x27034>
   2abcc:	ldr	r1, [r1, #16]
   2abd0:	cmp	r1, #0
   2abd4:	bne	2a99c <__printf_chk@plt+0x26df8>
   2abd8:	mov	fp, #0
   2abdc:	str	fp, [r2, #16]
   2abe0:	ldr	r2, [r3, #4]
   2abe4:	str	r7, [r3, #16]
   2abe8:	ldr	r1, [r2, #8]
   2abec:	cmp	r1, fp
   2abf0:	str	r1, [r3, #4]
   2abf4:	ldrne	r1, [r2, #8]
   2abf8:	strne	r3, [r1, #12]
   2abfc:	ldr	r1, [r3, #12]
   2ac00:	cmp	r1, #0
   2ac04:	str	r1, [r2, #12]
   2ac08:	streq	r2, [r6, #8]
   2ac0c:	beq	2ac24 <__printf_chk@plt+0x27080>
   2ac10:	ldr	r1, [r3, #12]
   2ac14:	ldr	r0, [r1, #4]
   2ac18:	cmp	r3, r0
   2ac1c:	streq	r2, [r1, #4]
   2ac20:	strne	r2, [r1, #8]
   2ac24:	str	r3, [r2, #8]
   2ac28:	str	r2, [r3, #12]
   2ac2c:	ldr	r3, [ip, #8]
   2ac30:	b	2a99c <__printf_chk@plt+0x26df8>
   2ac34:	add	sp, sp, #12
   2ac38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2ac3c:	strd	r2, [r0]
   2ac40:	bx	lr
   2ac44:	push	{r3, r4, r5, lr}
   2ac48:	mov	r5, r1
   2ac4c:	mov	r4, r0
   2ac50:	ldr	r0, [r0, #24]
   2ac54:	bl	3244 <free@plt>
   2ac58:	mov	r0, r5
   2ac5c:	bl	34e4 <__strdup@plt>
   2ac60:	cmp	r0, #0
   2ac64:	str	r0, [r4, #24]
   2ac68:	mvneq	r0, #1
   2ac6c:	movne	r0, #0
   2ac70:	pop	{r3, r4, r5, pc}
   2ac74:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2ac78:	sub	sp, sp, #68	; 0x44
   2ac7c:	ldr	r8, [pc, #1360]	; 2b1d4 <__printf_chk@plt+0x27630>
   2ac80:	mov	r4, r2
   2ac84:	ldr	r9, [pc, #1356]	; 2b1d8 <__printf_chk@plt+0x27634>
   2ac88:	orrs	r2, r4, r3
   2ac8c:	add	r8, pc, r8
   2ac90:	ldrd	r6, [sp, #104]	; 0x68
   2ac94:	mov	r5, r3
   2ac98:	mov	ip, r0
   2ac9c:	ldr	r9, [r8, r9]
   2aca0:	movne	r0, #0
   2aca4:	moveq	r0, #1
   2aca8:	cmp	r5, r7
   2acac:	cmpeq	r4, r6
   2acb0:	mov	r3, r8
   2acb4:	orrhi	r0, r0, #1
   2acb8:	ldr	r3, [r9]
   2acbc:	cmp	r0, #0
   2acc0:	str	r9, [sp, #12]
   2acc4:	str	r3, [sp, #60]	; 0x3c
   2acc8:	bne	2b128 <__printf_chk@plt+0x27584>
   2accc:	mov	r2, r1
   2acd0:	mov	r3, #1
   2acd4:	add	r0, ip, #36	; 0x24
   2acd8:	str	r3, [sp]
   2acdc:	add	r1, ip, #40	; 0x28
   2ace0:	add	r3, sp, #20
   2ace4:	bl	29ed4 <__printf_chk@plt+0x26330>
   2ace8:	cmp	r0, #0
   2acec:	beq	2ad0c <__printf_chk@plt+0x27168>
   2acf0:	ldr	r1, [sp, #12]
   2acf4:	ldr	r2, [sp, #60]	; 0x3c
   2acf8:	ldr	r3, [r1]
   2acfc:	cmp	r2, r3
   2ad00:	bne	2b1b8 <__printf_chk@plt+0x27614>
   2ad04:	add	sp, sp, #68	; 0x44
   2ad08:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2ad0c:	ldr	sl, [sp, #20]
   2ad10:	str	r0, [sp, #40]	; 0x28
   2ad14:	str	r0, [sp, #44]	; 0x2c
   2ad18:	add	r9, sl, #4
   2ad1c:	ldr	r8, [sl, #4]
   2ad20:	str	r0, [sp, #48]	; 0x30
   2ad24:	cmp	r8, #0
   2ad28:	str	r0, [sp, #52]	; 0x34
   2ad2c:	strd	r4, [sp, #24]
   2ad30:	strd	r6, [sp, #32]
   2ad34:	beq	2aed4 <__printf_chk@plt+0x27330>
   2ad38:	mov	ip, r0
   2ad3c:	b	2ad64 <__printf_chk@plt+0x271c0>
   2ad40:	cmp	r5, r3
   2ad44:	cmpeq	r4, r2
   2ad48:	ldr	r1, [r8, #16]
   2ad4c:	ldr	r3, [r8, #20]
   2ad50:	movcc	ip, r8
   2ad54:	movcs	r1, r3
   2ad58:	cmp	r1, #0
   2ad5c:	beq	2aebc <__printf_chk@plt+0x27318>
   2ad60:	mov	r8, r1
   2ad64:	ldrd	r2, [r8]
   2ad68:	cmp	r7, r3
   2ad6c:	cmpeq	r6, r2
   2ad70:	bcc	2ad40 <__printf_chk@plt+0x2719c>
   2ad74:	ldrd	r0, [r8, #8]
   2ad78:	cmp	r5, r1
   2ad7c:	cmpeq	r4, r0
   2ad80:	bhi	2ad40 <__printf_chk@plt+0x2719c>
   2ad84:	cmp	r5, r3
   2ad88:	cmpeq	r4, r2
   2ad8c:	strdcc	r4, [r8]
   2ad90:	cmp	r7, r1
   2ad94:	cmpeq	r6, r0
   2ad98:	strdhi	r6, [r8, #8]
   2ad9c:	ldr	sl, [r8, #16]
   2ada0:	cmp	sl, #0
   2ada4:	bne	2adb0 <__printf_chk@plt+0x2720c>
   2ada8:	b	2ae10 <__printf_chk@plt+0x2726c>
   2adac:	mov	sl, r3
   2adb0:	ldr	r3, [sl, #20]
   2adb4:	cmp	r3, #0
   2adb8:	bne	2adac <__printf_chk@plt+0x27208>
   2adbc:	ldrd	r4, [r8]
   2adc0:	orrs	r2, r4, r5
   2adc4:	beq	2adf0 <__printf_chk@plt+0x2724c>
   2adc8:	subs	r6, r4, #1
   2adcc:	ldrd	r2, [sl, #8]
   2add0:	sbc	r7, r5, #0
   2add4:	cmp	r3, r7
   2add8:	cmpeq	r2, r6
   2addc:	bcc	2ae4c <__printf_chk@plt+0x272a8>
   2ade0:	ldrd	r2, [sl]
   2ade4:	cmp	r5, r3
   2ade8:	cmpeq	r4, r2
   2adec:	strdhi	r2, [r8]
   2adf0:	mov	r1, sl
   2adf4:	mov	r0, r9
   2adf8:	bl	29390 <__printf_chk@plt+0x257ec>
   2adfc:	mov	r0, sl
   2ae00:	bl	3244 <free@plt>
   2ae04:	ldr	sl, [r8, #16]
   2ae08:	cmp	sl, #0
   2ae0c:	bne	2adb0 <__printf_chk@plt+0x2720c>
   2ae10:	ldr	sl, [r8, #24]
   2ae14:	cmp	sl, #0
   2ae18:	beq	2ae28 <__printf_chk@plt+0x27284>
   2ae1c:	ldr	r3, [sl, #20]
   2ae20:	cmp	r8, r3
   2ae24:	beq	2adbc <__printf_chk@plt+0x27218>
   2ae28:	mov	r3, r8
   2ae2c:	b	2ae44 <__printf_chk@plt+0x272a0>
   2ae30:	ldr	r2, [sl, #16]
   2ae34:	cmp	r3, r2
   2ae38:	bne	2adbc <__printf_chk@plt+0x27218>
   2ae3c:	mov	r3, sl
   2ae40:	ldr	sl, [sl, #24]
   2ae44:	cmp	sl, #0
   2ae48:	bne	2ae30 <__printf_chk@plt+0x2728c>
   2ae4c:	mvn	sl, #0
   2ae50:	mvn	fp, #0
   2ae54:	b	2aea4 <__printf_chk@plt+0x27300>
   2ae58:	ldrd	r2, [r8, #8]
   2ae5c:	cmp	r3, fp
   2ae60:	cmpeq	r2, sl
   2ae64:	beq	2ae90 <__printf_chk@plt+0x272ec>
   2ae68:	adds	r6, r2, #1
   2ae6c:	ldrd	r0, [r4]
   2ae70:	adc	r7, r3, #0
   2ae74:	cmp	r1, r7
   2ae78:	cmpeq	r0, r6
   2ae7c:	bhi	2aeb4 <__printf_chk@plt+0x27310>
   2ae80:	ldrd	r0, [r4, #8]
   2ae84:	cmp	r3, r1
   2ae88:	cmpeq	r2, r0
   2ae8c:	strdcc	r0, [r8, #8]
   2ae90:	mov	r0, r9
   2ae94:	mov	r1, r4
   2ae98:	bl	29390 <__printf_chk@plt+0x257ec>
   2ae9c:	mov	r0, r4
   2aea0:	bl	3244 <free@plt>
   2aea4:	mov	r0, r8
   2aea8:	bl	29da8 <__printf_chk@plt+0x26204>
   2aeac:	subs	r4, r0, #0
   2aeb0:	bne	2ae58 <__printf_chk@plt+0x272b4>
   2aeb4:	mov	r0, #0
   2aeb8:	b	2acf0 <__printf_chk@plt+0x2714c>
   2aebc:	cmp	ip, #0
   2aec0:	beq	2aed4 <__printf_chk@plt+0x27330>
   2aec4:	ldrd	r0, [ip, #8]
   2aec8:	cmp	r5, r1
   2aecc:	cmpeq	r4, r0
   2aed0:	bls	2b1bc <__printf_chk@plt+0x27618>
   2aed4:	mov	r0, #32
   2aed8:	bl	38f8 <malloc@plt>
   2aedc:	subs	r8, r0, #0
   2aee0:	beq	2b1b0 <__printf_chk@plt+0x2760c>
   2aee4:	add	lr, sp, #24
   2aee8:	mov	ip, r8
   2aeec:	ldm	lr!, {r0, r1, r2, r3}
   2aef0:	stmia	ip!, {r0, r1, r2, r3}
   2aef4:	ldm	lr, {r0, r1, r2, r3}
   2aef8:	stm	ip, {r0, r1, r2, r3}
   2aefc:	ldr	ip, [sl, #4]
   2af00:	cmp	ip, #0
   2af04:	bne	2af34 <__printf_chk@plt+0x27390>
   2af08:	b	2b18c <__printf_chk@plt+0x275e8>
   2af0c:	ldr	r2, [ip, #16]
   2af10:	cmp	r5, r1
   2af14:	cmpeq	r4, r0
   2af18:	ldr	r3, [ip, #20]
   2af1c:	movcs	r1, #1
   2af20:	mvncc	r1, #0
   2af24:	movcc	r3, r2
   2af28:	cmp	r3, #0
   2af2c:	beq	2af64 <__printf_chk@plt+0x273c0>
   2af30:	mov	ip, r3
   2af34:	ldrd	r0, [ip]
   2af38:	cmp	r7, r1
   2af3c:	cmpeq	r6, r0
   2af40:	bcc	2af0c <__printf_chk@plt+0x27368>
   2af44:	ldrd	r2, [ip, #8]
   2af48:	cmp	r5, r3
   2af4c:	cmpeq	r4, r2
   2af50:	bhi	2af0c <__printf_chk@plt+0x27368>
   2af54:	mov	r0, r8
   2af58:	bl	3244 <free@plt>
   2af5c:	mvn	r0, #0
   2af60:	b	2acf0 <__printf_chk@plt+0x2714c>
   2af64:	cmn	r1, #1
   2af68:	str	ip, [r8, #24]
   2af6c:	str	r3, [r8, #20]
   2af70:	mov	r2, #1
   2af74:	str	r3, [r8, #16]
   2af78:	str	r2, [r8, #28]
   2af7c:	strne	r8, [ip, #20]
   2af80:	streq	r8, [ip, #16]
   2af84:	mov	r0, r8
   2af88:	mov	ip, #0
   2af8c:	mov	lr, #1
   2af90:	ldr	r2, [r0, #24]
   2af94:	cmp	r2, #0
   2af98:	beq	2b034 <__printf_chk@plt+0x27490>
   2af9c:	ldr	r3, [r2, #28]
   2afa0:	cmp	r3, #1
   2afa4:	bne	2b034 <__printf_chk@plt+0x27490>
   2afa8:	ldr	r3, [r2, #24]
   2afac:	ldr	r1, [r3, #16]
   2afb0:	cmp	r2, r1
   2afb4:	beq	2b058 <__printf_chk@plt+0x274b4>
   2afb8:	cmp	r1, #0
   2afbc:	beq	2afcc <__printf_chk@plt+0x27428>
   2afc0:	ldr	r4, [r1, #28]
   2afc4:	cmp	r4, #1
   2afc8:	beq	2b044 <__printf_chk@plt+0x274a0>
   2afcc:	ldr	r1, [r2, #16]
   2afd0:	cmp	r0, r1
   2afd4:	beq	2b0d0 <__printf_chk@plt+0x2752c>
   2afd8:	str	ip, [r2, #28]
   2afdc:	ldr	r2, [r3, #20]
   2afe0:	str	lr, [r3, #28]
   2afe4:	ldr	r1, [r2, #16]
   2afe8:	cmp	r1, #0
   2afec:	str	r1, [r3, #20]
   2aff0:	ldrne	r1, [r2, #16]
   2aff4:	strne	r3, [r1, #24]
   2aff8:	ldr	r1, [r3, #24]
   2affc:	cmp	r1, #0
   2b000:	str	r1, [r2, #24]
   2b004:	streq	r2, [sl, #4]
   2b008:	beq	2b020 <__printf_chk@plt+0x2747c>
   2b00c:	ldr	r1, [r3, #24]
   2b010:	ldr	r4, [r1, #16]
   2b014:	cmp	r3, r4
   2b018:	streq	r2, [r1, #16]
   2b01c:	strne	r2, [r1, #20]
   2b020:	str	r3, [r2, #16]
   2b024:	str	r2, [r3, #24]
   2b028:	ldr	r2, [r0, #24]
   2b02c:	cmp	r2, #0
   2b030:	bne	2af9c <__printf_chk@plt+0x273f8>
   2b034:	ldr	r3, [sl, #4]
   2b038:	mov	r2, #0
   2b03c:	str	r2, [r3, #28]
   2b040:	b	2ad9c <__printf_chk@plt+0x271f8>
   2b044:	str	ip, [r1, #28]
   2b048:	mov	r0, r3
   2b04c:	str	ip, [r2, #28]
   2b050:	str	r4, [r3, #28]
   2b054:	b	2af90 <__printf_chk@plt+0x273ec>
   2b058:	ldr	r1, [r3, #20]
   2b05c:	cmp	r1, #0
   2b060:	beq	2b070 <__printf_chk@plt+0x274cc>
   2b064:	ldr	r4, [r1, #28]
   2b068:	cmp	r4, #1
   2b06c:	beq	2b044 <__printf_chk@plt+0x274a0>
   2b070:	ldr	r1, [r2, #20]
   2b074:	cmp	r1, r0
   2b078:	beq	2b130 <__printf_chk@plt+0x2758c>
   2b07c:	str	ip, [r2, #28]
   2b080:	ldr	r2, [r3, #16]
   2b084:	str	lr, [r3, #28]
   2b088:	ldr	r1, [r2, #20]
   2b08c:	cmp	r1, #0
   2b090:	str	r1, [r3, #16]
   2b094:	ldrne	r1, [r2, #20]
   2b098:	strne	r3, [r1, #24]
   2b09c:	ldr	r1, [r3, #24]
   2b0a0:	cmp	r1, #0
   2b0a4:	str	r1, [r2, #24]
   2b0a8:	streq	r2, [sl, #4]
   2b0ac:	beq	2b0c4 <__printf_chk@plt+0x27520>
   2b0b0:	ldr	r1, [r3, #24]
   2b0b4:	ldr	r4, [r1, #16]
   2b0b8:	cmp	r3, r4
   2b0bc:	streq	r2, [r1, #16]
   2b0c0:	strne	r2, [r1, #20]
   2b0c4:	str	r3, [r2, #20]
   2b0c8:	str	r2, [r3, #24]
   2b0cc:	b	2af90 <__printf_chk@plt+0x273ec>
   2b0d0:	ldr	r1, [r0, #20]
   2b0d4:	cmp	r1, #0
   2b0d8:	str	r1, [r2, #16]
   2b0dc:	beq	2b184 <__printf_chk@plt+0x275e0>
   2b0e0:	ldr	r1, [r0, #20]
   2b0e4:	str	r2, [r1, #24]
   2b0e8:	ldr	r1, [r2, #24]
   2b0ec:	cmp	r1, #0
   2b0f0:	str	r1, [r0, #24]
   2b0f4:	streq	r0, [sl, #4]
   2b0f8:	beq	2b110 <__printf_chk@plt+0x2756c>
   2b0fc:	ldr	r1, [r2, #24]
   2b100:	ldr	r4, [r1, #16]
   2b104:	cmp	r2, r4
   2b108:	streq	r0, [r1, #16]
   2b10c:	strne	r0, [r1, #20]
   2b110:	mov	r1, r0
   2b114:	str	r2, [r0, #20]
   2b118:	str	r0, [r2, #24]
   2b11c:	mov	r0, r2
   2b120:	mov	r2, r1
   2b124:	b	2afd8 <__printf_chk@plt+0x27434>
   2b128:	mvn	r0, #9
   2b12c:	b	2acf0 <__printf_chk@plt+0x2714c>
   2b130:	ldr	r4, [r0, #16]
   2b134:	cmp	r4, #0
   2b138:	str	r4, [r2, #20]
   2b13c:	beq	2b1a8 <__printf_chk@plt+0x27604>
   2b140:	ldr	r4, [r0, #16]
   2b144:	str	r2, [r4, #24]
   2b148:	ldr	r4, [r2, #24]
   2b14c:	cmp	r4, #0
   2b150:	str	r4, [r0, #24]
   2b154:	streq	r0, [sl, #4]
   2b158:	beq	2b170 <__printf_chk@plt+0x275cc>
   2b15c:	ldr	r0, [r2, #24]
   2b160:	ldr	r4, [r0, #16]
   2b164:	cmp	r2, r4
   2b168:	streq	r1, [r0, #16]
   2b16c:	strne	r1, [r0, #20]
   2b170:	str	r2, [r1, #16]
   2b174:	mov	r0, r2
   2b178:	str	r1, [r2, #24]
   2b17c:	mov	r2, r1
   2b180:	b	2b07c <__printf_chk@plt+0x274d8>
   2b184:	str	r3, [r0, #24]
   2b188:	b	2b0fc <__printf_chk@plt+0x27558>
   2b18c:	str	ip, [r8, #24]
   2b190:	mov	r3, #1
   2b194:	str	ip, [r8, #20]
   2b198:	str	ip, [r8, #16]
   2b19c:	str	r3, [r8, #28]
   2b1a0:	str	r8, [sl, #4]
   2b1a4:	b	2af84 <__printf_chk@plt+0x273e0>
   2b1a8:	str	r3, [r0, #24]
   2b1ac:	b	2b15c <__printf_chk@plt+0x275b8>
   2b1b0:	mvn	r0, #1
   2b1b4:	b	2acf0 <__printf_chk@plt+0x2714c>
   2b1b8:	bl	36f4 <__stack_chk_fail@plt>
   2b1bc:	ldrd	r2, [ip]
   2b1c0:	mov	r8, ip
   2b1c4:	cmp	r7, r3
   2b1c8:	cmpeq	r6, r2
   2b1cc:	bcc	2aed4 <__printf_chk@plt+0x27330>
   2b1d0:	b	2ad84 <__printf_chk@plt+0x271e0>
   2b1d4:	andeq	ip, r3, r4, ror pc
   2b1d8:	muleq	r0, ip, r3
   2b1dc:	push	{lr}		; (str lr, [sp, #-4]!)
   2b1e0:	sub	sp, sp, #12
   2b1e4:	strd	r2, [sp]
   2b1e8:	bl	2ac74 <__printf_chk@plt+0x270d0>
   2b1ec:	add	sp, sp, #12
   2b1f0:	pop	{pc}		; (ldr pc, [sp], #4)
   2b1f4:	ldr	ip, [pc, #820]	; 2b530 <__printf_chk@plt+0x2798c>
   2b1f8:	mov	r3, r0
   2b1fc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2b200:	add	ip, pc, ip
   2b204:	ldr	lr, [pc, #808]	; 2b534 <__printf_chk@plt+0x27990>
   2b208:	sub	sp, sp, #16
   2b20c:	mov	sl, #1
   2b210:	mov	r4, r2
   2b214:	add	r0, r0, #36	; 0x24
   2b218:	mov	r2, r1
   2b21c:	ldr	r6, [ip, lr]
   2b220:	add	r1, r3, #40	; 0x28
   2b224:	str	sl, [sp]
   2b228:	add	r3, sp, #8
   2b22c:	ldr	ip, [r6]
   2b230:	str	ip, [sp, #12]
   2b234:	bl	29ed4 <__printf_chk@plt+0x26330>
   2b238:	cmp	r0, #0
   2b23c:	beq	2b258 <__printf_chk@plt+0x276b4>
   2b240:	ldr	r2, [sp, #12]
   2b244:	ldr	r3, [r6]
   2b248:	cmp	r2, r3
   2b24c:	bne	2b52c <__printf_chk@plt+0x27988>
   2b250:	add	sp, sp, #16
   2b254:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2b258:	mov	r0, sl
   2b25c:	mov	r1, #20
   2b260:	bl	385c <calloc@plt>
   2b264:	subs	r5, r0, #0
   2b268:	beq	2b514 <__printf_chk@plt+0x27970>
   2b26c:	mov	r0, r4
   2b270:	bl	34e4 <__strdup@plt>
   2b274:	cmp	r0, #0
   2b278:	mov	r8, r0
   2b27c:	str	r0, [r5]
   2b280:	beq	2b514 <__printf_chk@plt+0x27970>
   2b284:	ldr	r7, [sp, #8]
   2b288:	ldr	r4, [r7, #8]
   2b28c:	cmp	r4, #0
   2b290:	bne	2b29c <__printf_chk@plt+0x276f8>
   2b294:	b	2b4fc <__printf_chk@plt+0x27958>
   2b298:	mov	r4, r3
   2b29c:	mov	r0, r8
   2b2a0:	ldr	r1, [r4]
   2b2a4:	bl	3a00 <strcmp@plt>
   2b2a8:	subs	r9, r0, #0
   2b2ac:	ldrlt	r3, [r4, #4]
   2b2b0:	blt	2b2bc <__printf_chk@plt+0x27718>
   2b2b4:	beq	2b488 <__printf_chk@plt+0x278e4>
   2b2b8:	ldr	r3, [r4, #8]
   2b2bc:	cmp	r3, #0
   2b2c0:	bne	2b298 <__printf_chk@plt+0x276f4>
   2b2c4:	cmp	r9, #0
   2b2c8:	str	r4, [r5, #12]
   2b2cc:	str	r3, [r5, #8]
   2b2d0:	mov	r2, #1
   2b2d4:	str	r3, [r5, #4]
   2b2d8:	str	r2, [r5, #16]
   2b2dc:	strge	r5, [r4, #8]
   2b2e0:	strlt	r5, [r4, #4]
   2b2e4:	mov	r0, #0
   2b2e8:	mov	ip, #1
   2b2ec:	ldr	r2, [r5, #12]
   2b2f0:	cmp	r2, #0
   2b2f4:	beq	2b390 <__printf_chk@plt+0x277ec>
   2b2f8:	ldr	r3, [r2, #16]
   2b2fc:	cmp	r3, #1
   2b300:	bne	2b390 <__printf_chk@plt+0x277ec>
   2b304:	ldr	r3, [r2, #12]
   2b308:	ldr	r1, [r3, #4]
   2b30c:	cmp	r2, r1
   2b310:	beq	2b3b8 <__printf_chk@plt+0x27814>
   2b314:	cmp	r1, #0
   2b318:	beq	2b328 <__printf_chk@plt+0x27784>
   2b31c:	ldr	r4, [r1, #16]
   2b320:	cmp	r4, #1
   2b324:	beq	2b3a4 <__printf_chk@plt+0x27800>
   2b328:	ldr	r1, [r2, #4]
   2b32c:	cmp	r5, r1
   2b330:	beq	2b430 <__printf_chk@plt+0x2788c>
   2b334:	str	r0, [r2, #16]
   2b338:	ldr	r2, [r3, #8]
   2b33c:	str	ip, [r3, #16]
   2b340:	ldr	r1, [r2, #4]
   2b344:	cmp	r1, #0
   2b348:	str	r1, [r3, #8]
   2b34c:	ldrne	r1, [r2, #4]
   2b350:	strne	r3, [r1, #12]
   2b354:	ldr	r1, [r3, #12]
   2b358:	cmp	r1, #0
   2b35c:	str	r1, [r2, #12]
   2b360:	streq	r2, [r7, #8]
   2b364:	beq	2b37c <__printf_chk@plt+0x277d8>
   2b368:	ldr	r1, [r3, #12]
   2b36c:	ldr	r4, [r1, #4]
   2b370:	cmp	r3, r4
   2b374:	streq	r2, [r1, #4]
   2b378:	strne	r2, [r1, #8]
   2b37c:	str	r3, [r2, #4]
   2b380:	str	r2, [r3, #12]
   2b384:	ldr	r2, [r5, #12]
   2b388:	cmp	r2, #0
   2b38c:	bne	2b2f8 <__printf_chk@plt+0x27754>
   2b390:	ldr	r2, [r7, #8]
   2b394:	mov	r3, #0
   2b398:	mov	r0, r3
   2b39c:	str	r3, [r2, #16]
   2b3a0:	b	2b240 <__printf_chk@plt+0x2769c>
   2b3a4:	str	r0, [r1, #16]
   2b3a8:	mov	r5, r3
   2b3ac:	str	r0, [r2, #16]
   2b3b0:	str	r4, [r3, #16]
   2b3b4:	b	2b2ec <__printf_chk@plt+0x27748>
   2b3b8:	ldr	r1, [r3, #8]
   2b3bc:	cmp	r1, #0
   2b3c0:	beq	2b3d0 <__printf_chk@plt+0x2782c>
   2b3c4:	ldr	r4, [r1, #16]
   2b3c8:	cmp	r4, #1
   2b3cc:	beq	2b3a4 <__printf_chk@plt+0x27800>
   2b3d0:	ldr	r1, [r2, #8]
   2b3d4:	cmp	r1, r5
   2b3d8:	beq	2b4a8 <__printf_chk@plt+0x27904>
   2b3dc:	str	r0, [r2, #16]
   2b3e0:	ldr	r2, [r3, #4]
   2b3e4:	str	ip, [r3, #16]
   2b3e8:	ldr	r1, [r2, #8]
   2b3ec:	cmp	r1, #0
   2b3f0:	str	r1, [r3, #4]
   2b3f4:	ldrne	r1, [r2, #8]
   2b3f8:	strne	r3, [r1, #12]
   2b3fc:	ldr	r1, [r3, #12]
   2b400:	cmp	r1, #0
   2b404:	str	r1, [r2, #12]
   2b408:	streq	r2, [r7, #8]
   2b40c:	beq	2b424 <__printf_chk@plt+0x27880>
   2b410:	ldr	r1, [r3, #12]
   2b414:	ldr	r4, [r1, #4]
   2b418:	cmp	r3, r4
   2b41c:	streq	r2, [r1, #4]
   2b420:	strne	r2, [r1, #8]
   2b424:	str	r3, [r2, #8]
   2b428:	str	r2, [r3, #12]
   2b42c:	b	2b2ec <__printf_chk@plt+0x27748>
   2b430:	ldr	r1, [r5, #8]
   2b434:	cmp	r1, #0
   2b438:	str	r1, [r2, #4]
   2b43c:	beq	2b4a0 <__printf_chk@plt+0x278fc>
   2b440:	ldr	r1, [r5, #8]
   2b444:	str	r2, [r1, #12]
   2b448:	ldr	r1, [r2, #12]
   2b44c:	cmp	r1, #0
   2b450:	str	r1, [r5, #12]
   2b454:	streq	r5, [r7, #8]
   2b458:	beq	2b470 <__printf_chk@plt+0x278cc>
   2b45c:	ldr	r1, [r2, #12]
   2b460:	ldr	r4, [r1, #4]
   2b464:	cmp	r2, r4
   2b468:	streq	r5, [r1, #4]
   2b46c:	strne	r5, [r1, #8]
   2b470:	mov	r1, r5
   2b474:	str	r2, [r5, #8]
   2b478:	str	r5, [r2, #12]
   2b47c:	mov	r5, r2
   2b480:	mov	r2, r1
   2b484:	b	2b334 <__printf_chk@plt+0x27790>
   2b488:	mov	r0, r8
   2b48c:	bl	3244 <free@plt>
   2b490:	mov	r0, r5
   2b494:	bl	3244 <free@plt>
   2b498:	mov	r0, r9
   2b49c:	b	2b240 <__printf_chk@plt+0x2769c>
   2b4a0:	str	r3, [r5, #12]
   2b4a4:	b	2b45c <__printf_chk@plt+0x278b8>
   2b4a8:	ldr	r4, [r5, #4]
   2b4ac:	cmp	r4, #0
   2b4b0:	str	r4, [r2, #8]
   2b4b4:	beq	2b524 <__printf_chk@plt+0x27980>
   2b4b8:	ldr	r4, [r5, #4]
   2b4bc:	str	r2, [r4, #12]
   2b4c0:	ldr	r4, [r2, #12]
   2b4c4:	cmp	r4, #0
   2b4c8:	str	r4, [r5, #12]
   2b4cc:	streq	r5, [r7, #8]
   2b4d0:	beq	2b4e8 <__printf_chk@plt+0x27944>
   2b4d4:	ldr	r4, [r2, #12]
   2b4d8:	ldr	r5, [r4, #4]
   2b4dc:	cmp	r2, r5
   2b4e0:	streq	r1, [r4, #4]
   2b4e4:	strne	r1, [r4, #8]
   2b4e8:	str	r2, [r1, #4]
   2b4ec:	mov	r5, r2
   2b4f0:	str	r1, [r2, #12]
   2b4f4:	mov	r2, r1
   2b4f8:	b	2b3dc <__printf_chk@plt+0x27838>
   2b4fc:	str	r4, [r5, #12]
   2b500:	str	r4, [r5, #8]
   2b504:	str	r4, [r5, #4]
   2b508:	str	sl, [r5, #16]
   2b50c:	str	r5, [r7, #8]
   2b510:	b	2b2e4 <__printf_chk@plt+0x27740>
   2b514:	mov	r0, r5
   2b518:	bl	3244 <free@plt>
   2b51c:	mvn	r0, #1
   2b520:	b	2b240 <__printf_chk@plt+0x2769c>
   2b524:	str	r3, [r5, #12]
   2b528:	b	2b4d4 <__printf_chk@plt+0x27930>
   2b52c:	bl	36f4 <__stack_chk_fail@plt>
   2b530:	andeq	ip, r3, r0, lsl #20
   2b534:	muleq	r0, ip, r3
   2b538:	ldr	r3, [pc, #128]	; 2b5c0 <__printf_chk@plt+0x27a1c>
   2b53c:	ldr	r2, [pc, #128]	; 2b5c4 <__printf_chk@plt+0x27a20>
   2b540:	add	r3, pc, r3
   2b544:	push	{r4, r5, r6, lr}
   2b548:	sub	sp, sp, #16
   2b54c:	ldr	r4, [r3, r2]
   2b550:	mov	r6, r0
   2b554:	mov	r0, r1
   2b558:	mov	r5, r1
   2b55c:	ldr	r3, [r4]
   2b560:	str	r3, [sp, #12]
   2b564:	bl	7200 <__printf_chk@plt+0x365c>
   2b568:	ldr	r1, [pc, #88]	; 2b5c8 <__printf_chk@plt+0x27a24>
   2b56c:	add	r1, pc, r1
   2b570:	mov	r2, r0
   2b574:	ldr	r0, [pc, #80]	; 2b5cc <__printf_chk@plt+0x27a28>
   2b578:	add	r0, pc, r0
   2b57c:	bl	13770 <__printf_chk@plt+0xfbcc>
   2b580:	mov	r0, r5
   2b584:	add	r1, sp, #4
   2b588:	add	r2, sp, #8
   2b58c:	bl	29c80 <__printf_chk@plt+0x260dc>
   2b590:	cmp	r0, #0
   2b594:	bne	2b5a4 <__printf_chk@plt+0x27a00>
   2b598:	add	r0, r6, #28
   2b59c:	ldmib	sp, {r1, r2}
   2b5a0:	bl	2a128 <__printf_chk@plt+0x26584>
   2b5a4:	ldr	r2, [sp, #12]
   2b5a8:	ldr	r3, [r4]
   2b5ac:	cmp	r2, r3
   2b5b0:	bne	2b5bc <__printf_chk@plt+0x27a18>
   2b5b4:	add	sp, sp, #16
   2b5b8:	pop	{r4, r5, r6, pc}
   2b5bc:	bl	36f4 <__stack_chk_fail@plt>
   2b5c0:	andeq	ip, r3, r0, asr #13
   2b5c4:	muleq	r0, ip, r3
   2b5c8:	andeq	lr, r0, r8, lsl #7
   2b5cc:	andeq	lr, r0, ip, lsr #8
   2b5d0:	ldr	r3, [pc, #136]	; 2b660 <__printf_chk@plt+0x27abc>
   2b5d4:	ldr	r2, [pc, #136]	; 2b664 <__printf_chk@plt+0x27ac0>
   2b5d8:	add	r3, pc, r3
   2b5dc:	push	{r4, r5, r6, lr}
   2b5e0:	sub	sp, sp, #16
   2b5e4:	ldr	r4, [r3, r2]
   2b5e8:	mov	r6, r0
   2b5ec:	mov	r0, r1
   2b5f0:	mov	r5, r1
   2b5f4:	ldr	r3, [r4]
   2b5f8:	str	r3, [sp, #12]
   2b5fc:	bl	7200 <__printf_chk@plt+0x365c>
   2b600:	ldr	r1, [pc, #96]	; 2b668 <__printf_chk@plt+0x27ac4>
   2b604:	add	r1, pc, r1
   2b608:	add	r1, r1, #28
   2b60c:	mov	r2, r0
   2b610:	ldr	r0, [pc, #84]	; 2b66c <__printf_chk@plt+0x27ac8>
   2b614:	add	r0, pc, r0
   2b618:	bl	13770 <__printf_chk@plt+0xfbcc>
   2b61c:	mov	r0, r5
   2b620:	mov	r1, #2
   2b624:	add	r2, sp, #4
   2b628:	add	r3, sp, #8
   2b62c:	bl	8380 <__printf_chk@plt+0x47dc>
   2b630:	cmp	r0, #0
   2b634:	bne	2b644 <__printf_chk@plt+0x27aa0>
   2b638:	add	r0, r6, #32
   2b63c:	ldmib	sp, {r1, r2}
   2b640:	bl	2a128 <__printf_chk@plt+0x26584>
   2b644:	ldr	r2, [sp, #12]
   2b648:	ldr	r3, [r4]
   2b64c:	cmp	r2, r3
   2b650:	bne	2b65c <__printf_chk@plt+0x27ab8>
   2b654:	add	sp, sp, #16
   2b658:	pop	{r4, r5, r6, pc}
   2b65c:	bl	36f4 <__stack_chk_fail@plt>
   2b660:	andeq	ip, r3, r8, lsr #12
   2b664:	muleq	r0, ip, r3
   2b668:	strdeq	lr, [r0], -r0
   2b66c:	andeq	lr, r0, r4, lsr #7
   2b670:	push	{r4, r5, lr}
   2b674:	mov	r5, r0
   2b678:	sub	sp, sp, #12
   2b67c:	mov	r0, r1
   2b680:	mov	r4, r1
   2b684:	bl	77cc <__printf_chk@plt+0x3c28>
   2b688:	cmp	r0, #0
   2b68c:	beq	2b6d0 <__printf_chk@plt+0x27b2c>
   2b690:	ldr	ip, [r4, #32]
   2b694:	ldrd	r2, [ip, #8]
   2b698:	orrs	r1, r2, r3
   2b69c:	beq	2b6b8 <__printf_chk@plt+0x27b14>
   2b6a0:	ldr	r1, [ip, #56]	; 0x38
   2b6a4:	mov	r0, r5
   2b6a8:	strd	r2, [sp]
   2b6ac:	bl	2ac74 <__printf_chk@plt+0x270d0>
   2b6b0:	add	sp, sp, #12
   2b6b4:	pop	{r4, r5, pc}
   2b6b8:	mov	r0, r5
   2b6bc:	ldr	r1, [ip, #56]	; 0x38
   2b6c0:	ldr	r2, [ip, #16]
   2b6c4:	add	sp, sp, #12
   2b6c8:	pop	{r4, r5, lr}
   2b6cc:	b	2b1f4 <__printf_chk@plt+0x27650>
   2b6d0:	mov	r0, r5
   2b6d4:	mov	r1, r4
   2b6d8:	add	sp, sp, #12
   2b6dc:	pop	{r4, r5, lr}
   2b6e0:	b	2b5d0 <__printf_chk@plt+0x27a2c>
   2b6e4:	ldr	ip, [pc, #2868]	; 2c220 <__printf_chk@plt+0x2867c>
   2b6e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2b6ec:	add	ip, pc, ip
   2b6f0:	ldr	lr, [pc, #2860]	; 2c224 <__printf_chk@plt+0x28680>
   2b6f4:	mov	r7, r3
   2b6f8:	ldrd	r8, [r0, #8]
   2b6fc:	sub	sp, sp, #164	; 0xa4
   2b700:	mov	fp, r1
   2b704:	mov	r6, r0
   2b708:	ldr	r5, [ip, lr]
   2b70c:	orrs	r1, r8, r9
   2b710:	mov	r0, #0
   2b714:	mov	r4, r2
   2b718:	str	r0, [sp, #148]	; 0x94
   2b71c:	ldr	r3, [r5]
   2b720:	str	r3, [sp, #156]	; 0x9c
   2b724:	beq	2b780 <__printf_chk@plt+0x27bdc>
   2b728:	bl	5a34 <__printf_chk@plt+0x1e90>
   2b72c:	subs	r9, r0, #0
   2b730:	beq	2bbf8 <__printf_chk@plt+0x28054>
   2b734:	ldr	r1, [pc, #2796]	; 2c228 <__printf_chk@plt+0x28684>
   2b738:	mov	r0, fp
   2b73c:	mov	r2, #8
   2b740:	add	r1, pc, r1
   2b744:	add	r1, r1, #52	; 0x34
   2b748:	bl	e50c <__printf_chk@plt+0xa968>
   2b74c:	subs	sl, r0, #0
   2b750:	beq	2b790 <__printf_chk@plt+0x27bec>
   2b754:	ldr	r0, [sp, #148]	; 0x94
   2b758:	bl	3244 <free@plt>
   2b75c:	mov	r0, r9
   2b760:	bl	5ccc <__printf_chk@plt+0x2128>
   2b764:	mov	r0, sl
   2b768:	ldr	r2, [sp, #156]	; 0x9c
   2b76c:	ldr	r3, [r5]
   2b770:	cmp	r2, r3
   2b774:	bne	2bd00 <__printf_chk@plt+0x2815c>
   2b778:	add	sp, sp, #164	; 0xa4
   2b77c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2b780:	bl	3a18 <time@plt>
   2b784:	asr	r1, r0, #31
   2b788:	strd	r0, [r6, #8]
   2b78c:	b	2b728 <__printf_chk@plt+0x27b84>
   2b790:	mov	r0, fp
   2b794:	mov	r1, #1
   2b798:	bl	e7c0 <__printf_chk@plt+0xac1c>
   2b79c:	subs	sl, r0, #0
   2b7a0:	bne	2b754 <__printf_chk@plt+0x27bb0>
   2b7a4:	mov	r0, fp
   2b7a8:	ldrd	r2, [r6]
   2b7ac:	bl	e70c <__printf_chk@plt+0xab68>
   2b7b0:	subs	sl, r0, #0
   2b7b4:	bne	2b754 <__printf_chk@plt+0x27bb0>
   2b7b8:	mov	r0, fp
   2b7bc:	ldrd	r2, [r6, #8]
   2b7c0:	bl	e70c <__printf_chk@plt+0xab68>
   2b7c4:	subs	sl, r0, #0
   2b7c8:	bne	2b754 <__printf_chk@plt+0x27bb0>
   2b7cc:	mov	r0, fp
   2b7d0:	ldrd	r2, [r6, #16]
   2b7d4:	bl	e70c <__printf_chk@plt+0xab68>
   2b7d8:	subs	sl, r0, #0
   2b7dc:	bne	2b754 <__printf_chk@plt+0x27bb0>
   2b7e0:	mov	r1, sl
   2b7e4:	mov	r2, sl
   2b7e8:	mov	r0, fp
   2b7ec:	bl	e924 <__printf_chk@plt+0xad80>
   2b7f0:	subs	sl, r0, #0
   2b7f4:	bne	2b754 <__printf_chk@plt+0x27bb0>
   2b7f8:	mov	r0, fp
   2b7fc:	ldr	r1, [r6, #24]
   2b800:	bl	e9e8 <__printf_chk@plt+0xae44>
   2b804:	cmp	r0, #0
   2b808:	bne	2bea8 <__printf_chk@plt+0x28304>
   2b80c:	ldr	r8, [r6, #36]	; 0x24
   2b810:	cmp	r8, #0
   2b814:	str	r8, [sp, #60]	; 0x3c
   2b818:	beq	2bf2c <__printf_chk@plt+0x28388>
   2b81c:	str	r9, [sp, #44]	; 0x2c
   2b820:	str	r6, [sp, #132]	; 0x84
   2b824:	str	fp, [sp, #128]	; 0x80
   2b828:	str	r4, [sp, #136]	; 0x88
   2b82c:	str	r7, [sp, #140]	; 0x8c
   2b830:	str	r5, [sp, #56]	; 0x38
   2b834:	ldr	r0, [sp, #44]	; 0x2c
   2b838:	bl	6030 <__printf_chk@plt+0x248c>
   2b83c:	bl	5a34 <__printf_chk@plt+0x1e90>
   2b840:	subs	r5, r0, #0
   2b844:	beq	2c0c8 <__printf_chk@plt+0x28524>
   2b848:	ldr	r9, [sp, #60]	; 0x3c
   2b84c:	ldr	r8, [r9]
   2b850:	cmp	r8, #0
   2b854:	beq	2bdfc <__printf_chk@plt+0x28258>
   2b858:	mov	r0, r8
   2b85c:	ldr	r1, [sp, #44]	; 0x2c
   2b860:	bl	830c <__printf_chk@plt+0x4768>
   2b864:	subs	sl, r0, #0
   2b868:	bne	2bc00 <__printf_chk@plt+0x2805c>
   2b86c:	mov	r1, #0
   2b870:	ldr	r0, [sp, #44]	; 0x2c
   2b874:	mov	r2, r1
   2b878:	bl	e924 <__printf_chk@plt+0xad80>
   2b87c:	subs	sl, r0, #0
   2b880:	bne	2bc00 <__printf_chk@plt+0x2805c>
   2b884:	ldr	ip, [sp, #60]	; 0x3c
   2b888:	ldr	r4, [ip, #4]
   2b88c:	cmp	r4, #0
   2b890:	bne	2b89c <__printf_chk@plt+0x27cf8>
   2b894:	b	2bfd4 <__printf_chk@plt+0x28430>
   2b898:	mov	r4, r3
   2b89c:	ldr	r3, [r4, #16]
   2b8a0:	cmp	r3, #0
   2b8a4:	bne	2b898 <__printf_chk@plt+0x27cf4>
   2b8a8:	mov	fp, r3
   2b8ac:	mov	sl, r3
   2b8b0:	mov	r6, #0
   2b8b4:	mov	r7, #0
   2b8b8:	strd	r6, [sp, #112]	; 0x70
   2b8bc:	strd	r6, [sp, #64]	; 0x40
   2b8c0:	mov	r0, r4
   2b8c4:	bl	29da8 <__printf_chk@plt+0x26204>
   2b8c8:	subs	ip, r0, #0
   2b8cc:	beq	2be24 <__printf_chk@plt+0x28280>
   2b8d0:	ldrd	r2, [r4, #8]
   2b8d4:	ldrd	r0, [ip]
   2b8d8:	subs	r0, r0, r2
   2b8dc:	sbc	r1, r1, r3
   2b8e0:	mov	r8, r2
   2b8e4:	mov	r9, r3
   2b8e8:	ldrd	r2, [r4]
   2b8ec:	subs	r8, r8, r2
   2b8f0:	sbc	r9, r9, r3
   2b8f4:	adds	r6, r8, #1
   2b8f8:	strd	r2, [sp, #48]	; 0x30
   2b8fc:	adc	r7, r9, #0
   2b900:	cmp	fp, #0
   2b904:	strd	r6, [sp, #24]
   2b908:	beq	2bca4 <__printf_chk@plt+0x28100>
   2b90c:	cmp	r7, #0
   2b910:	cmpeq	r6, #-2147483648	; 0x80000000
   2b914:	ldrd	r8, [sp, #48]	; 0x30
   2b918:	mov	r2, r6
   2b91c:	mov	r3, r7
   2b920:	ldrd	r6, [sp, #64]	; 0x40
   2b924:	movhi	r2, #-2147483648	; 0x80000000
   2b928:	movhi	r3, #0
   2b92c:	subs	r8, r8, r6
   2b930:	sbc	r9, r9, r7
   2b934:	strd	r8, [sp, #48]	; 0x30
   2b938:	cmp	r9, #0
   2b93c:	cmpeq	r8, #-2147483648	; 0x80000000
   2b940:	movhi	r8, #-2147483648	; 0x80000000
   2b944:	movhi	r9, #0
   2b948:	strdhi	r8, [sp, #48]	; 0x30
   2b94c:	mov	r8, r0
   2b950:	mov	r9, r1
   2b954:	cmp	r9, #0
   2b958:	cmpeq	r8, #-2147483648	; 0x80000000
   2b95c:	movhi	r8, #-2147483648	; 0x80000000
   2b960:	movhi	r9, #0
   2b964:	cmp	fp, #33	; 0x21
   2b968:	beq	2bce4 <__printf_chk@plt+0x28140>
   2b96c:	cmp	fp, #34	; 0x22
   2b970:	beq	2bd04 <__printf_chk@plt+0x28160>
   2b974:	cmp	fp, #32
   2b978:	beq	2bde0 <__printf_chk@plt+0x2823c>
   2b97c:	mov	r6, #0
   2b980:	mov	r7, #0
   2b984:	strd	r6, [sp, #104]	; 0x68
   2b988:	strd	r6, [sp, #64]	; 0x40
   2b98c:	cmp	ip, #0
   2b990:	lsl	r1, r3, #6
   2b994:	orr	ip, r1, r2, lsr #26
   2b998:	lsl	lr, r2, #6
   2b99c:	str	ip, [sp, #92]	; 0x5c
   2b9a0:	str	lr, [sp, #88]	; 0x58
   2b9a4:	bne	2bc24 <__printf_chk@plt+0x28080>
   2b9a8:	ldrd	r0, [sp, #48]	; 0x30
   2b9ac:	ldrd	r8, [sp, #88]	; 0x58
   2b9b0:	adds	r0, r0, r2
   2b9b4:	adc	r1, r1, r3
   2b9b8:	strd	r0, [sp, #48]	; 0x30
   2b9bc:	ldrd	r0, [sp, #64]	; 0x40
   2b9c0:	adds	r8, r8, r0
   2b9c4:	adc	r9, r9, r1
   2b9c8:	ldrd	r0, [sp, #104]	; 0x68
   2b9cc:	strd	r8, [sp, #120]	; 0x78
   2b9d0:	ldrd	r8, [sp, #48]	; 0x30
   2b9d4:	adds	r8, r8, r0
   2b9d8:	mov	r0, #0
   2b9dc:	adc	r9, r9, r1
   2b9e0:	strd	r8, [sp, #64]	; 0x40
   2b9e4:	mov	r8, #17
   2b9e8:	mov	r9, #0
   2b9ec:	mov	r1, #0
   2b9f0:	strd	r0, [sp, #104]	; 0x68
   2b9f4:	ldrd	r0, [sp, #64]	; 0x40
   2b9f8:	adds	r0, r0, #7
   2b9fc:	adc	r1, r1, #0
   2ba00:	adds	r2, r2, r6
   2ba04:	strd	r0, [sp, #64]	; 0x40
   2ba08:	adc	r3, r3, r7
   2ba0c:	adds	r0, r2, #7
   2ba10:	ldrd	r6, [sp, #104]	; 0x68
   2ba14:	adc	r1, r3, #0
   2ba18:	ldrd	r2, [sp, #120]	; 0x78
   2ba1c:	ldr	lr, [sp, #68]	; 0x44
   2ba20:	adds	r2, r2, #7
   2ba24:	adc	r3, r3, #0
   2ba28:	adds	r0, r0, r6
   2ba2c:	strd	r2, [sp, #120]	; 0x78
   2ba30:	adc	r1, r1, r7
   2ba34:	ldr	r3, [sp, #64]	; 0x40
   2ba38:	lsr	ip, r2, #3
   2ba3c:	ldr	r7, [sp, #68]	; 0x44
   2ba40:	lsr	lr, lr, #3
   2ba44:	str	lr, [sp, #84]	; 0x54
   2ba48:	mov	lr, ip
   2ba4c:	lsr	r3, r3, #3
   2ba50:	ldr	ip, [sp, #124]	; 0x7c
   2ba54:	orr	r7, r3, r7, lsl #29
   2ba58:	str	r7, [sp, #80]	; 0x50
   2ba5c:	ldrd	r6, [sp, #80]	; 0x50
   2ba60:	lsr	r2, r0, #3
   2ba64:	ldr	r3, [sp, #124]	; 0x7c
   2ba68:	orr	ip, lr, ip, lsl #29
   2ba6c:	cmp	r7, r9
   2ba70:	cmpeq	r6, r8
   2ba74:	str	ip, [sp, #72]	; 0x48
   2ba78:	orr	r7, r2, r1, lsl #29
   2ba7c:	lsr	r2, r1, #3
   2ba80:	ldrdls	r8, [sp, #80]	; 0x50
   2ba84:	lsr	r3, r3, #3
   2ba88:	str	r3, [sp, #76]	; 0x4c
   2ba8c:	ldrd	r0, [sp, #72]	; 0x48
   2ba90:	str	r7, [sp, #96]	; 0x60
   2ba94:	movls	r7, #34	; 0x22
   2ba98:	str	r2, [sp, #100]	; 0x64
   2ba9c:	movhi	r7, #33	; 0x21
   2baa0:	cmp	r1, r9
   2baa4:	cmpeq	r0, r8
   2baa8:	strdcs	r8, [sp, #72]	; 0x48
   2baac:	ldrd	r8, [sp, #96]	; 0x60
   2bab0:	ldrd	r0, [sp, #72]	; 0x48
   2bab4:	movcc	r7, #32
   2bab8:	cmp	r9, r1
   2babc:	cmpeq	r8, r0
   2bac0:	bcs	2c0d8 <__printf_chk@plt+0x28534>
   2bac4:	cmp	fp, #0
   2bac8:	moveq	fp, #34	; 0x22
   2bacc:	beq	2bb40 <__printf_chk@plt+0x27f9c>
   2bad0:	mov	r6, #1
   2bad4:	mov	r7, #34	; 0x22
   2bad8:	cmp	fp, #34	; 0x22
   2badc:	bne	2bb00 <__printf_chk@plt+0x27f5c>
   2bae0:	mov	r0, r5
   2bae4:	mov	r1, sl
   2bae8:	bl	29d30 <__printf_chk@plt+0x2618c>
   2baec:	subs	r3, r0, #0
   2baf0:	bne	2c0a8 <__printf_chk@plt+0x28504>
   2baf4:	mov	r0, sl
   2baf8:	mov	sl, r3
   2bafc:	bl	2d1cc <__printf_chk@plt+0x29628>
   2bb00:	ldr	r0, [sp, #44]	; 0x2c
   2bb04:	uxtb	r1, fp
   2bb08:	bl	e8c0 <__printf_chk@plt+0xad1c>
   2bb0c:	subs	r3, r0, #0
   2bb10:	bne	2c0a8 <__printf_chk@plt+0x28504>
   2bb14:	ldr	r0, [sp, #44]	; 0x2c
   2bb18:	mov	r1, r5
   2bb1c:	bl	ea28 <__printf_chk@plt+0xae84>
   2bb20:	subs	r3, r0, #0
   2bb24:	bne	2c0a8 <__printf_chk@plt+0x28504>
   2bb28:	mov	r0, r5
   2bb2c:	bl	6030 <__printf_chk@plt+0x248c>
   2bb30:	cmp	fp, r7
   2bb34:	bne	2c0c0 <__printf_chk@plt+0x2851c>
   2bb38:	cmp	r6, #0
   2bb3c:	beq	2bb50 <__printf_chk@plt+0x27fac>
   2bb40:	mov	r0, r5
   2bb44:	bl	6030 <__printf_chk@plt+0x248c>
   2bb48:	cmp	fp, #34	; 0x22
   2bb4c:	beq	2bd28 <__printf_chk@plt+0x28184>
   2bb50:	cmp	fp, #33	; 0x21
   2bb54:	bne	2be34 <__printf_chk@plt+0x28290>
   2bb58:	ldrd	r2, [r4]
   2bb5c:	mov	r0, r5
   2bb60:	bl	e70c <__printf_chk@plt+0xab68>
   2bb64:	subs	r3, r0, #0
   2bb68:	bne	2c0a8 <__printf_chk@plt+0x28504>
   2bb6c:	ldrd	r2, [r4, #8]
   2bb70:	mov	r0, r5
   2bb74:	bl	e70c <__printf_chk@plt+0xab68>
   2bb78:	subs	r3, r0, #0
   2bb7c:	bne	2c0a8 <__printf_chk@plt+0x28504>
   2bb80:	ldrd	r2, [r4, #8]
   2bb84:	mov	r0, r4
   2bb88:	strd	r2, [sp, #64]	; 0x40
   2bb8c:	bl	29da8 <__printf_chk@plt+0x26204>
   2bb90:	subs	r4, r0, #0
   2bb94:	bne	2b8c0 <__printf_chk@plt+0x27d1c>
   2bb98:	cmp	fp, #0
   2bb9c:	mov	r8, sl
   2bba0:	beq	2bfd8 <__printf_chk@plt+0x28434>
   2bba4:	cmp	fp, #34	; 0x22
   2bba8:	bne	2bbcc <__printf_chk@plt+0x28028>
   2bbac:	mov	r1, sl
   2bbb0:	mov	r0, r5
   2bbb4:	bl	29d30 <__printf_chk@plt+0x2618c>
   2bbb8:	subs	sl, r0, #0
   2bbbc:	bne	2be14 <__printf_chk@plt+0x28270>
   2bbc0:	mov	r0, r8
   2bbc4:	mov	r8, r4
   2bbc8:	bl	2d1cc <__printf_chk@plt+0x29628>
   2bbcc:	uxtb	r1, fp
   2bbd0:	ldr	r0, [sp, #44]	; 0x2c
   2bbd4:	bl	e8c0 <__printf_chk@plt+0xad1c>
   2bbd8:	subs	sl, r0, #0
   2bbdc:	bne	2be14 <__printf_chk@plt+0x28270>
   2bbe0:	ldr	r0, [sp, #44]	; 0x2c
   2bbe4:	mov	r1, r5
   2bbe8:	bl	ea28 <__printf_chk@plt+0xae84>
   2bbec:	subs	sl, r0, #0
   2bbf0:	bne	2be14 <__printf_chk@plt+0x28270>
   2bbf4:	b	2bfd8 <__printf_chk@plt+0x28434>
   2bbf8:	mvn	r0, #1
   2bbfc:	b	2b768 <__printf_chk@plt+0x27bc4>
   2bc00:	mov	r4, r5
   2bc04:	ldr	r9, [sp, #44]	; 0x2c
   2bc08:	ldr	r5, [sp, #56]	; 0x38
   2bc0c:	mov	r8, #0
   2bc10:	mov	r0, r8
   2bc14:	bl	2d1cc <__printf_chk@plt+0x29628>
   2bc18:	mov	r0, r4
   2bc1c:	bl	5ccc <__printf_chk@plt+0x2128>
   2bc20:	b	2b754 <__printf_chk@plt+0x27bb0>
   2bc24:	ldrd	r0, [sp, #64]	; 0x40
   2bc28:	strd	r8, [sp, #16]
   2bc2c:	ldrd	r8, [sp, #88]	; 0x58
   2bc30:	adds	r0, r0, #72	; 0x48
   2bc34:	adc	r1, r1, #0
   2bc38:	adds	r0, r0, r8
   2bc3c:	adc	r1, r1, r9
   2bc40:	strd	r0, [sp, #120]	; 0x78
   2bc44:	ldrd	r0, [sp, #16]
   2bc48:	cmp	r1, #0
   2bc4c:	cmpeq	r0, #72	; 0x48
   2bc50:	ldrd	r0, [sp, #48]	; 0x30
   2bc54:	movhi	r8, #72	; 0x48
   2bc58:	movhi	r9, #0
   2bc5c:	strdhi	r8, [sp, #16]
   2bc60:	adds	r0, r0, r2
   2bc64:	ldrd	r8, [sp, #104]	; 0x68
   2bc68:	adc	r1, r1, r3
   2bc6c:	adds	r0, r0, r8
   2bc70:	adc	r1, r1, r9
   2bc74:	strd	r0, [sp, #48]	; 0x30
   2bc78:	ldrd	r0, [sp, #16]
   2bc7c:	mov	r8, r0
   2bc80:	mov	r9, r1
   2bc84:	strd	r0, [sp, #104]	; 0x68
   2bc88:	ldrd	r0, [sp, #48]	; 0x30
   2bc8c:	adds	r8, r8, r0
   2bc90:	adc	r9, r9, r1
   2bc94:	strd	r8, [sp, #64]	; 0x40
   2bc98:	mov	r8, #26
   2bc9c:	mov	r9, #0
   2bca0:	b	2b9f4 <__printf_chk@plt+0x27e50>
   2bca4:	ldrd	r6, [sp, #24]
   2bca8:	mov	r8, r0
   2bcac:	mov	r9, r1
   2bcb0:	mov	r0, #0
   2bcb4:	cmp	r7, #0
   2bcb8:	cmpeq	r6, #-2147483648	; 0x80000000
   2bcbc:	mov	r1, #0
   2bcc0:	mov	r2, r6
   2bcc4:	mov	r3, r7
   2bcc8:	movhi	r2, #-2147483648	; 0x80000000
   2bccc:	movhi	r3, #0
   2bcd0:	cmp	r9, #0
   2bcd4:	cmpeq	r8, #-2147483648	; 0x80000000
   2bcd8:	strd	r0, [sp, #48]	; 0x30
   2bcdc:	movhi	r8, #-2147483648	; 0x80000000
   2bce0:	movhi	r9, #0
   2bce4:	mov	r6, #72	; 0x48
   2bce8:	mov	r7, #0
   2bcec:	mov	r0, #8
   2bcf0:	mov	r1, #0
   2bcf4:	strd	r6, [sp, #104]	; 0x68
   2bcf8:	strd	r0, [sp, #64]	; 0x40
   2bcfc:	b	2b98c <__printf_chk@plt+0x27de8>
   2bd00:	bl	36f4 <__stack_chk_fail@plt>
   2bd04:	mov	r0, #0
   2bd08:	mov	r1, #0
   2bd0c:	mov	r6, #72	; 0x48
   2bd10:	strd	r0, [sp, #104]	; 0x68
   2bd14:	mov	r7, #0
   2bd18:	mov	r0, #8
   2bd1c:	mov	r1, #0
   2bd20:	strd	r0, [sp, #64]	; 0x40
   2bd24:	b	2b98c <__printf_chk@plt+0x27de8>
   2bd28:	bl	2d168 <__printf_chk@plt+0x295c4>
   2bd2c:	subs	sl, r0, #0
   2bd30:	beq	2bdc8 <__printf_chk@plt+0x28224>
   2bd34:	ldrd	r6, [r4]
   2bd38:	mov	r0, r5
   2bd3c:	mov	r3, r7
   2bd40:	mov	r2, r6
   2bd44:	strd	r6, [sp, #112]	; 0x70
   2bd48:	bl	e70c <__printf_chk@plt+0xab68>
   2bd4c:	subs	r3, r0, #0
   2bd50:	bne	2c0a8 <__printf_chk@plt+0x28504>
   2bd54:	ldrd	r2, [r4]
   2bd58:	mvn	r0, #-2147483648	; 0x80000000
   2bd5c:	ldrd	r6, [sp, #112]	; 0x70
   2bd60:	mov	r1, #0
   2bd64:	subs	r2, r2, r6
   2bd68:	sbc	r3, r3, r7
   2bd6c:	cmp	r3, r1
   2bd70:	cmpeq	r2, r0
   2bd74:	bhi	2beb0 <__printf_chk@plt+0x2830c>
   2bd78:	ldrd	r8, [sp, #24]
   2bd7c:	orrs	r9, r8, r9
   2bd80:	beq	2bea0 <__printf_chk@plt+0x282fc>
   2bd84:	mov	r6, #0
   2bd88:	mov	r7, #0
   2bd8c:	ldr	fp, [sp, #112]	; 0x70
   2bd90:	ldrd	r8, [sp, #24]
   2bd94:	b	2bdac <__printf_chk@plt+0x28208>
   2bd98:	adds	r6, r6, #1
   2bd9c:	adc	r7, r7, #0
   2bda0:	cmp	r7, r9
   2bda4:	cmpeq	r6, r8
   2bda8:	beq	2bea0 <__printf_chk@plt+0x282fc>
   2bdac:	ldr	r1, [r4]
   2bdb0:	mov	r0, sl
   2bdb4:	rsb	r1, fp, r1
   2bdb8:	add	r1, r1, r6
   2bdbc:	bl	2d270 <__printf_chk@plt+0x296cc>
   2bdc0:	cmp	r0, #0
   2bdc4:	beq	2bd98 <__printf_chk@plt+0x281f4>
   2bdc8:	mov	r4, r5
   2bdcc:	mov	r8, sl
   2bdd0:	ldr	r9, [sp, #44]	; 0x2c
   2bdd4:	mvn	sl, #1
   2bdd8:	ldr	r5, [sp, #56]	; 0x38
   2bddc:	b	2bc10 <__printf_chk@plt+0x2806c>
   2bde0:	mov	r6, #72	; 0x48
   2bde4:	mov	r7, #0
   2bde8:	mov	r0, #0
   2bdec:	mov	r1, #0
   2bdf0:	strd	r6, [sp, #104]	; 0x68
   2bdf4:	strd	r0, [sp, #64]	; 0x40
   2bdf8:	b	2b98c <__printf_chk@plt+0x27de8>
   2bdfc:	ldr	r0, [sp, #44]	; 0x2c
   2be00:	mov	r1, r8
   2be04:	mov	r2, r8
   2be08:	bl	e924 <__printf_chk@plt+0xad80>
   2be0c:	subs	sl, r0, #0
   2be10:	beq	2b86c <__printf_chk@plt+0x27cc8>
   2be14:	mov	r4, r5
   2be18:	ldr	r9, [sp, #44]	; 0x2c
   2be1c:	ldr	r5, [sp, #56]	; 0x38
   2be20:	b	2bc10 <__printf_chk@plt+0x2806c>
   2be24:	ldrd	r8, [r4, #8]
   2be28:	mov	r0, #0
   2be2c:	mov	r1, #0
   2be30:	b	2b8e8 <__printf_chk@plt+0x27d44>
   2be34:	cmp	fp, #34	; 0x22
   2be38:	beq	2bd54 <__printf_chk@plt+0x281b0>
   2be3c:	ldrd	r8, [sp, #24]
   2be40:	orrs	r9, r8, r9
   2be44:	beq	2bb80 <__printf_chk@plt+0x27fdc>
   2be48:	mov	r6, #0
   2be4c:	mov	r7, #0
   2be50:	ldrd	r8, [sp, #24]
   2be54:	b	2be6c <__printf_chk@plt+0x282c8>
   2be58:	adds	r6, r6, #1
   2be5c:	adc	r7, r7, #0
   2be60:	cmp	r7, r9
   2be64:	cmpeq	r6, r8
   2be68:	beq	2bb80 <__printf_chk@plt+0x27fdc>
   2be6c:	ldrd	r2, [r4]
   2be70:	mov	r0, r5
   2be74:	adds	r2, r2, r6
   2be78:	adc	r3, r3, r7
   2be7c:	bl	e70c <__printf_chk@plt+0xab68>
   2be80:	cmp	r0, #0
   2be84:	beq	2be58 <__printf_chk@plt+0x282b4>
   2be88:	mov	r4, r5
   2be8c:	mov	r8, sl
   2be90:	ldr	r9, [sp, #44]	; 0x2c
   2be94:	mov	sl, r0
   2be98:	ldr	r5, [sp, #56]	; 0x38
   2be9c:	b	2bc10 <__printf_chk@plt+0x2806c>
   2bea0:	mov	fp, #34	; 0x22
   2bea4:	b	2bb80 <__printf_chk@plt+0x27fdc>
   2bea8:	mov	sl, r0
   2beac:	b	2b754 <__printf_chk@plt+0x27bb0>
   2beb0:	ldr	r1, [pc, #884]	; 2c22c <__printf_chk@plt+0x28688>
   2beb4:	ldr	r0, [pc, #884]	; 2c230 <__printf_chk@plt+0x2868c>
   2beb8:	add	r1, pc, r1
   2bebc:	add	r0, pc, r0
   2bec0:	add	r1, r1, #64	; 0x40
   2bec4:	bl	1351c <__printf_chk@plt+0xf978>
   2bec8:	mov	r0, sl
   2becc:	bl	2d1cc <__printf_chk@plt+0x29628>
   2bed0:	mov	r0, r5
   2bed4:	bl	5ccc <__printf_chk@plt+0x2128>
   2bed8:	ldr	r0, [sp, #128]	; 0x80
   2bedc:	mov	r1, #1
   2bee0:	bl	e8c0 <__printf_chk@plt+0xad1c>
   2bee4:	subs	sl, r0, #0
   2bee8:	bne	2c088 <__printf_chk@plt+0x284e4>
   2beec:	ldr	r0, [sp, #128]	; 0x80
   2bef0:	ldr	r1, [sp, #44]	; 0x2c
   2bef4:	bl	ea28 <__printf_chk@plt+0xae84>
   2bef8:	subs	sl, r0, #0
   2befc:	bne	2c088 <__printf_chk@plt+0x284e4>
   2bf00:	ldr	r7, [sp, #60]	; 0x3c
   2bf04:	ldr	r7, [r7, #12]
   2bf08:	cmp	r7, #0
   2bf0c:	str	r7, [sp, #60]	; 0x3c
   2bf10:	bne	2b834 <__printf_chk@plt+0x27c90>
   2bf14:	ldr	r9, [sp, #44]	; 0x2c
   2bf18:	ldr	r6, [sp, #132]	; 0x84
   2bf1c:	ldr	fp, [sp, #128]	; 0x80
   2bf20:	ldr	r4, [sp, #136]	; 0x88
   2bf24:	ldr	r7, [sp, #140]	; 0x8c
   2bf28:	ldr	r5, [sp, #56]	; 0x38
   2bf2c:	mov	r0, r9
   2bf30:	mov	r8, #0
   2bf34:	bl	6030 <__printf_chk@plt+0x248c>
   2bf38:	ldr	r3, [r6, #28]
   2bf3c:	b	2bf48 <__printf_chk@plt+0x283a4>
   2bf40:	mov	r8, r3
   2bf44:	ldr	r3, [r3, #8]
   2bf48:	cmp	r3, #0
   2bf4c:	bne	2bf40 <__printf_chk@plt+0x2839c>
   2bf50:	b	2bf70 <__printf_chk@plt+0x283cc>
   2bf54:	ldm	r8, {r1, r2}
   2bf58:	bl	e924 <__printf_chk@plt+0xad80>
   2bf5c:	cmp	r0, #0
   2bf60:	bne	2bea8 <__printf_chk@plt+0x28304>
   2bf64:	mov	r0, r8
   2bf68:	bl	29e70 <__printf_chk@plt+0x262cc>
   2bf6c:	mov	r8, r0
   2bf70:	cmp	r8, #0
   2bf74:	mov	r0, r9
   2bf78:	bne	2bf54 <__printf_chk@plt+0x283b0>
   2bf7c:	bl	62bc <__printf_chk@plt+0x2718>
   2bf80:	cmp	r0, #0
   2bf84:	bne	2c104 <__printf_chk@plt+0x28560>
   2bf88:	mov	r0, r9
   2bf8c:	bl	6030 <__printf_chk@plt+0x248c>
   2bf90:	ldr	r3, [r6, #32]
   2bf94:	b	2bfa0 <__printf_chk@plt+0x283fc>
   2bf98:	mov	r8, r3
   2bf9c:	ldr	r3, [r3, #8]
   2bfa0:	cmp	r3, #0
   2bfa4:	bne	2bf98 <__printf_chk@plt+0x283f4>
   2bfa8:	cmp	r8, #0
   2bfac:	mov	r0, r9
   2bfb0:	beq	2c130 <__printf_chk@plt+0x2858c>
   2bfb4:	ldm	r8, {r1, r2}
   2bfb8:	bl	e924 <__printf_chk@plt+0xad80>
   2bfbc:	cmp	r0, #0
   2bfc0:	bne	2bea8 <__printf_chk@plt+0x28304>
   2bfc4:	mov	r0, r8
   2bfc8:	bl	29e70 <__printf_chk@plt+0x262cc>
   2bfcc:	mov	r8, r0
   2bfd0:	b	2bfa8 <__printf_chk@plt+0x28404>
   2bfd4:	mov	r8, r4
   2bfd8:	mov	r0, r5
   2bfdc:	mov	r4, #0
   2bfe0:	bl	6030 <__printf_chk@plt+0x248c>
   2bfe4:	ldr	r6, [sp, #60]	; 0x3c
   2bfe8:	ldr	r3, [r6, #8]
   2bfec:	b	2bff8 <__printf_chk@plt+0x28454>
   2bff0:	mov	r4, r3
   2bff4:	ldr	r3, [r3, #4]
   2bff8:	cmp	r3, #0
   2bffc:	bne	2bff0 <__printf_chk@plt+0x2844c>
   2c000:	b	2c020 <__printf_chk@plt+0x2847c>
   2c004:	ldr	r1, [r4]
   2c008:	bl	e9e8 <__printf_chk@plt+0xae44>
   2c00c:	cmp	r0, #0
   2c010:	bne	2c094 <__printf_chk@plt+0x284f0>
   2c014:	mov	r0, r4
   2c018:	bl	29e0c <__printf_chk@plt+0x26268>
   2c01c:	mov	r4, r0
   2c020:	cmp	r4, #0
   2c024:	mov	r0, r5
   2c028:	bne	2c004 <__printf_chk@plt+0x28460>
   2c02c:	bl	62bc <__printf_chk@plt+0x2718>
   2c030:	cmp	r0, #0
   2c034:	bne	2c04c <__printf_chk@plt+0x284a8>
   2c038:	mov	r0, r8
   2c03c:	bl	2d1cc <__printf_chk@plt+0x29628>
   2c040:	mov	r0, r5
   2c044:	bl	5ccc <__printf_chk@plt+0x2128>
   2c048:	b	2bed8 <__printf_chk@plt+0x28334>
   2c04c:	ldr	r0, [sp, #44]	; 0x2c
   2c050:	mov	r1, #35	; 0x23
   2c054:	bl	e8c0 <__printf_chk@plt+0xad1c>
   2c058:	subs	sl, r0, #0
   2c05c:	bne	2be14 <__printf_chk@plt+0x28270>
   2c060:	mov	r1, r5
   2c064:	ldr	r0, [sp, #44]	; 0x2c
   2c068:	bl	ea28 <__printf_chk@plt+0xae84>
   2c06c:	mov	sl, r0
   2c070:	mov	r0, r8
   2c074:	bl	2d1cc <__printf_chk@plt+0x29628>
   2c078:	mov	r0, r5
   2c07c:	bl	5ccc <__printf_chk@plt+0x2128>
   2c080:	cmp	sl, #0
   2c084:	beq	2bed8 <__printf_chk@plt+0x28334>
   2c088:	ldr	r9, [sp, #44]	; 0x2c
   2c08c:	ldr	r5, [sp, #56]	; 0x38
   2c090:	b	2b754 <__printf_chk@plt+0x27bb0>
   2c094:	mov	r4, r5
   2c098:	mov	sl, r0
   2c09c:	ldr	r9, [sp, #44]	; 0x2c
   2c0a0:	ldr	r5, [sp, #56]	; 0x38
   2c0a4:	b	2bc10 <__printf_chk@plt+0x2806c>
   2c0a8:	mov	r4, r5
   2c0ac:	mov	r8, sl
   2c0b0:	ldr	r9, [sp, #44]	; 0x2c
   2c0b4:	mov	sl, r3
   2c0b8:	ldr	r5, [sp, #56]	; 0x38
   2c0bc:	b	2bc10 <__printf_chk@plt+0x2806c>
   2c0c0:	mov	fp, r7
   2c0c4:	b	2bb40 <__printf_chk@plt+0x27f9c>
   2c0c8:	ldr	r9, [sp, #44]	; 0x2c
   2c0cc:	mvn	sl, #1
   2c0d0:	ldr	r5, [sp, #56]	; 0x38
   2c0d4:	b	2b754 <__printf_chk@plt+0x27bb0>
   2c0d8:	cmp	fp, #0
   2c0dc:	beq	2c0c0 <__printf_chk@plt+0x2851c>
   2c0e0:	subs	r2, fp, #33	; 0x21
   2c0e4:	rsbs	r3, r2, #0
   2c0e8:	adcs	r3, r3, r2
   2c0ec:	cmp	r7, fp
   2c0f0:	orrne	r3, r3, #1
   2c0f4:	cmp	r3, #0
   2c0f8:	movne	r6, #0
   2c0fc:	bne	2bad8 <__printf_chk@plt+0x27f34>
   2c100:	b	2bb50 <__printf_chk@plt+0x27fac>
   2c104:	mov	r0, fp
   2c108:	mov	r1, #2
   2c10c:	bl	e8c0 <__printf_chk@plt+0xad1c>
   2c110:	subs	sl, r0, #0
   2c114:	bne	2b754 <__printf_chk@plt+0x27bb0>
   2c118:	mov	r0, fp
   2c11c:	mov	r1, r9
   2c120:	bl	ea28 <__printf_chk@plt+0xae84>
   2c124:	subs	sl, r0, #0
   2c128:	bne	2b754 <__printf_chk@plt+0x27bb0>
   2c12c:	b	2bf88 <__printf_chk@plt+0x283e4>
   2c130:	bl	62bc <__printf_chk@plt+0x2718>
   2c134:	cmp	r0, #0
   2c138:	bne	2c1f4 <__printf_chk@plt+0x28650>
   2c13c:	sub	r6, r4, #4
   2c140:	add	ip, sp, #152	; 0x98
   2c144:	mov	r4, #0
   2c148:	add	r8, sp, #148	; 0x94
   2c14c:	str	ip, [sp, #44]	; 0x2c
   2c150:	b	2c1e4 <__printf_chk@plt+0x28640>
   2c154:	mov	r0, fp
   2c158:	mov	r1, #4
   2c15c:	bl	e8c0 <__printf_chk@plt+0xad1c>
   2c160:	subs	sl, r0, #0
   2c164:	bne	2b754 <__printf_chk@plt+0x27bb0>
   2c168:	ldr	r0, [r6, #4]
   2c16c:	mov	r1, fp
   2c170:	bl	830c <__printf_chk@plt+0x4768>
   2c174:	subs	sl, r0, #0
   2c178:	bne	2b754 <__printf_chk@plt+0x27bb0>
   2c17c:	ldr	ip, [r6, #4]!
   2c180:	mov	r0, fp
   2c184:	str	ip, [sp, #36]	; 0x24
   2c188:	bl	645c <__printf_chk@plt+0x28b8>
   2c18c:	mov	r3, r0
   2c190:	mov	r0, fp
   2c194:	str	r3, [sp, #40]	; 0x28
   2c198:	bl	62bc <__printf_chk@plt+0x2718>
   2c19c:	ldr	ip, [sp, #36]	; 0x24
   2c1a0:	mov	r1, r8
   2c1a4:	str	sl, [sp, #4]
   2c1a8:	add	r2, sp, #152	; 0x98
   2c1ac:	str	sl, [sp, #8]
   2c1b0:	ldr	r3, [sp, #40]	; 0x28
   2c1b4:	str	r0, [sp]
   2c1b8:	mov	r0, ip
   2c1bc:	bl	99a4 <__printf_chk@plt+0x5e00>
   2c1c0:	subs	sl, r0, #0
   2c1c4:	bne	2b754 <__printf_chk@plt+0x27bb0>
   2c1c8:	mov	r0, fp
   2c1cc:	ldr	r1, [sp, #148]	; 0x94
   2c1d0:	ldr	r2, [sp, #152]	; 0x98
   2c1d4:	bl	e924 <__printf_chk@plt+0xad80>
   2c1d8:	subs	sl, r0, #0
   2c1dc:	bne	2b754 <__printf_chk@plt+0x27bb0>
   2c1e0:	add	r4, r4, #1
   2c1e4:	cmp	r4, r7
   2c1e8:	bne	2c154 <__printf_chk@plt+0x285b0>
   2c1ec:	mov	sl, #0
   2c1f0:	b	2b754 <__printf_chk@plt+0x27bb0>
   2c1f4:	mov	r0, fp
   2c1f8:	mov	r1, #3
   2c1fc:	bl	e8c0 <__printf_chk@plt+0xad1c>
   2c200:	subs	sl, r0, #0
   2c204:	bne	2b754 <__printf_chk@plt+0x27bb0>
   2c208:	mov	r0, fp
   2c20c:	mov	r1, r9
   2c210:	bl	ea28 <__printf_chk@plt+0xae84>
   2c214:	subs	sl, r0, #0
   2c218:	bne	2b754 <__printf_chk@plt+0x27bb0>
   2c21c:	b	2c13c <__printf_chk@plt+0x28598>
   2c220:	andeq	ip, r3, r4, lsl r5
   2c224:	muleq	r0, ip, r3
   2c228:			; <UNDEFINED> instruction: 0x0000e1b4
   2c22c:	andeq	sp, r0, ip, lsr sl
   2c230:	andeq	sp, r0, r8, lsl fp
   2c234:	push	{r3, r4, r5, lr}
   2c238:	mov	r5, r0
   2c23c:	mov	r4, r1
   2c240:	bl	2a440 <__printf_chk@plt+0x2689c>
   2c244:	cmp	r0, #0
   2c248:	popne	{r3, r4, r5, pc}
   2c24c:	mov	r0, r4
   2c250:	bl	77cc <__printf_chk@plt+0x3c28>
   2c254:	cmp	r0, #0
   2c258:	popeq	{r3, r4, r5, pc}
   2c25c:	ldr	r1, [pc, #36]	; 2c288 <__printf_chk@plt+0x286e4>
   2c260:	ldr	r0, [pc, #36]	; 2c28c <__printf_chk@plt+0x286e8>
   2c264:	add	r1, pc, r1
   2c268:	add	r0, pc, r0
   2c26c:	add	r1, r1, #88	; 0x58
   2c270:	bl	13708 <__printf_chk@plt+0xfb64>
   2c274:	ldr	r3, [r4, #32]
   2c278:	mov	r0, r5
   2c27c:	ldr	r1, [r3, #56]	; 0x38
   2c280:	pop	{r3, r4, r5, lr}
   2c284:	b	2a440 <__printf_chk@plt+0x2689c>
   2c288:	muleq	r0, r0, r6
   2c28c:	andeq	sp, r0, r4, lsl #15
   2c290:	ldr	ip, [pc, #3152]	; 2cee8 <__printf_chk@plt+0x29344>
   2c294:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2c298:	add	ip, pc, ip
   2c29c:	ldr	lr, [pc, #3144]	; 2ceec <__printf_chk@plt+0x29348>
   2c2a0:	sub	sp, sp, #268	; 0x10c
   2c2a4:	mov	r8, r1
   2c2a8:	mov	r1, #0
   2c2ac:	str	r3, [sp, #36]	; 0x24
   2c2b0:	mov	r3, ip
   2c2b4:	str	r2, [sp, #40]	; 0x28
   2c2b8:	mov	r4, r0
   2c2bc:	ldr	lr, [ip, lr]
   2c2c0:	str	r1, [sp, #120]	; 0x78
   2c2c4:	str	r1, [sp, #124]	; 0x7c
   2c2c8:	ldr	r3, [lr]
   2c2cc:	str	r1, [r8]
   2c2d0:	str	lr, [sp, #32]
   2c2d4:	str	r1, [sp, #128]	; 0x80
   2c2d8:	str	r3, [sp, #260]	; 0x104
   2c2dc:	bl	62bc <__printf_chk@plt+0x2718>
   2c2e0:	cmp	r0, #7
   2c2e4:	bls	2c41c <__printf_chk@plt+0x28878>
   2c2e8:	ldr	r5, [pc, #3072]	; 2cef0 <__printf_chk@plt+0x2934c>
   2c2ec:	mov	r0, r4
   2c2f0:	bl	645c <__printf_chk@plt+0x28b8>
   2c2f4:	mov	r2, #8
   2c2f8:	add	r5, pc, r5
   2c2fc:	add	r1, r5, #52	; 0x34
   2c300:	bl	3a84 <memcmp@plt>
   2c304:	subs	r6, r0, #0
   2c308:	bne	2c41c <__printf_chk@plt+0x28878>
   2c30c:	mov	r0, r4
   2c310:	bl	5ddc <__printf_chk@plt+0x2238>
   2c314:	subs	r9, r0, #0
   2c318:	beq	2c3ac <__printf_chk@plt+0x28808>
   2c31c:	mov	r1, #8
   2c320:	bl	67e0 <__printf_chk@plt+0x2c3c>
   2c324:	subs	sl, r0, #0
   2c328:	movne	r7, r6
   2c32c:	movne	r6, r7
   2c330:	movne	fp, r7
   2c334:	beq	2c3c0 <__printf_chk@plt+0x2881c>
   2c338:	mov	r0, fp
   2c33c:	bl	2a618 <__printf_chk@plt+0x26a74>
   2c340:	cmp	r7, #0
   2c344:	subne	r5, r6, #4
   2c348:	movne	r4, #0
   2c34c:	beq	2c364 <__printf_chk@plt+0x287c0>
   2c350:	add	r4, r4, #1
   2c354:	ldr	r0, [r5, #4]!
   2c358:	bl	7b24 <__printf_chk@plt+0x3f80>
   2c35c:	cmp	r4, r7
   2c360:	bne	2c350 <__printf_chk@plt+0x287ac>
   2c364:	mov	r0, r6
   2c368:	bl	3244 <free@plt>
   2c36c:	ldr	r0, [sp, #128]	; 0x80
   2c370:	bl	3244 <free@plt>
   2c374:	ldr	r0, [sp, #124]	; 0x7c
   2c378:	bl	7b24 <__printf_chk@plt+0x3f80>
   2c37c:	mov	r0, r9
   2c380:	bl	5ccc <__printf_chk@plt+0x2128>
   2c384:	ldr	r0, [sp, #120]	; 0x78
   2c388:	bl	5ccc <__printf_chk@plt+0x2128>
   2c38c:	mov	r0, sl
   2c390:	ldr	r1, [sp, #32]
   2c394:	ldr	r2, [sp, #260]	; 0x104
   2c398:	ldr	r3, [r1]
   2c39c:	cmp	r2, r3
   2c3a0:	bne	2c620 <__printf_chk@plt+0x28a7c>
   2c3a4:	add	sp, sp, #268	; 0x10c
   2c3a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2c3ac:	mov	r7, r9
   2c3b0:	mov	r6, r9
   2c3b4:	mvn	sl, #1
   2c3b8:	mov	fp, r9
   2c3bc:	b	2c338 <__printf_chk@plt+0x28794>
   2c3c0:	bl	2a5e4 <__printf_chk@plt+0x26a40>
   2c3c4:	subs	fp, r0, #0
   2c3c8:	beq	2c448 <__printf_chk@plt+0x288a4>
   2c3cc:	mov	r0, r9
   2c3d0:	add	r1, sp, #144	; 0x90
   2c3d4:	bl	e004 <__printf_chk@plt+0xa460>
   2c3d8:	subs	r5, r0, #0
   2c3dc:	bne	2c43c <__printf_chk@plt+0x28898>
   2c3e0:	ldr	r3, [sp, #144]	; 0x90
   2c3e4:	cmp	r3, #1
   2c3e8:	movne	r7, sl
   2c3ec:	mvnne	sl, #3
   2c3f0:	movne	r6, r7
   2c3f4:	bne	2c338 <__printf_chk@plt+0x28794>
   2c3f8:	mov	r0, r9
   2c3fc:	mov	r1, fp
   2c400:	bl	df08 <__printf_chk@plt+0xa364>
   2c404:	subs	r6, r0, #0
   2c408:	beq	2c460 <__printf_chk@plt+0x288bc>
   2c40c:	mov	sl, r6
   2c410:	mov	r7, r5
   2c414:	mov	r6, r5
   2c418:	b	2c338 <__printf_chk@plt+0x28794>
   2c41c:	ldr	r1, [pc, #2768]	; 2cef4 <__printf_chk@plt+0x29350>
   2c420:	ldr	r0, [pc, #2768]	; 2cef8 <__printf_chk@plt+0x29354>
   2c424:	add	r1, pc, r1
   2c428:	add	r0, pc, r0
   2c42c:	add	r1, r1, #108	; 0x6c
   2c430:	bl	13770 <__printf_chk@plt+0xfbcc>
   2c434:	mvn	r0, #49	; 0x31
   2c438:	b	2c390 <__printf_chk@plt+0x287ec>
   2c43c:	mov	r7, r6
   2c440:	mov	sl, r5
   2c444:	b	2c338 <__printf_chk@plt+0x28794>
   2c448:	ldr	r0, [pc, #2732]	; 2cefc <__printf_chk@plt+0x29358>
   2c44c:	add	r1, r5, #108	; 0x6c
   2c450:	mov	r6, sl
   2c454:	add	r0, pc, r0
   2c458:	bl	1351c <__printf_chk@plt+0xf978>
   2c45c:	b	2c364 <__printf_chk@plt+0x287c0>
   2c460:	mov	r0, r9
   2c464:	add	r1, fp, #8
   2c468:	bl	df08 <__printf_chk@plt+0xa364>
   2c46c:	cmp	r0, #0
   2c470:	movne	r7, r6
   2c474:	movne	sl, r0
   2c478:	movne	r6, r7
   2c47c:	bne	2c338 <__printf_chk@plt+0x28794>
   2c480:	mov	r0, r9
   2c484:	add	r1, fp, #16
   2c488:	bl	df08 <__printf_chk@plt+0xa364>
   2c48c:	cmp	r0, #0
   2c490:	movne	r7, #0
   2c494:	movne	sl, r0
   2c498:	movne	r6, r7
   2c49c:	bne	2c338 <__printf_chk@plt+0x28794>
   2c4a0:	mov	r1, #0
   2c4a4:	mov	r0, r9
   2c4a8:	mov	r2, r1
   2c4ac:	bl	e198 <__printf_chk@plt+0xa5f4>
   2c4b0:	subs	r5, r0, #0
   2c4b4:	movne	r7, #0
   2c4b8:	movne	sl, r5
   2c4bc:	movne	r6, r7
   2c4c0:	bne	2c338 <__printf_chk@plt+0x28794>
   2c4c4:	mov	r0, r9
   2c4c8:	add	r1, fp, #24
   2c4cc:	mov	r2, r5
   2c4d0:	bl	e328 <__printf_chk@plt+0xa784>
   2c4d4:	subs	r6, r0, #0
   2c4d8:	bne	2c40c <__printf_chk@plt+0x28868>
   2c4dc:	ldr	r3, [fp, #8]
   2c4e0:	add	r0, sp, #264	; 0x108
   2c4e4:	str	r3, [r0, #-80]!	; 0xffffffb0
   2c4e8:	str	r0, [sp, #52]	; 0x34
   2c4ec:	bl	35ec <localtime@plt>
   2c4f0:	subs	r3, r0, #0
   2c4f4:	beq	2ca3c <__printf_chk@plt+0x28e98>
   2c4f8:	add	r5, sp, #264	; 0x108
   2c4fc:	ldr	r2, [pc, #2556]	; 2cf00 <__printf_chk@plt+0x2935c>
   2c500:	mov	r1, #64	; 0x40
   2c504:	strb	r6, [r5, #-68]!	; 0xffffffbc
   2c508:	add	r2, pc, r2
   2c50c:	mov	r0, r5
   2c510:	bl	343c <strftime@plt>
   2c514:	ldr	r1, [fp, #24]
   2c518:	ldrd	r2, [fp]
   2c51c:	ldrb	r0, [r1]
   2c520:	cmp	r0, #0
   2c524:	beq	2ca30 <__printf_chk@plt+0x28e8c>
   2c528:	ldr	r0, [pc, #2516]	; 2cf04 <__printf_chk@plt+0x29360>
   2c52c:	add	r0, pc, r0
   2c530:	stmib	sp, {r0, r1}
   2c534:	ldr	r0, [pc, #2508]	; 2cf08 <__printf_chk@plt+0x29364>
   2c538:	str	r5, [sp]
   2c53c:	add	r0, pc, r0
   2c540:	bl	136a0 <__printf_chk@plt+0xfafc>
   2c544:	mov	r0, r4
   2c548:	bl	62bc <__printf_chk@plt+0x2718>
   2c54c:	mov	r5, r0
   2c550:	mov	r0, r9
   2c554:	bl	62bc <__printf_chk@plt+0x2718>
   2c558:	cmp	r5, r0
   2c55c:	movcc	r7, #0
   2c560:	mvncc	sl, #0
   2c564:	movcc	r6, r7
   2c568:	bcc	2c338 <__printf_chk@plt+0x28794>
   2c56c:	mov	r0, r4
   2c570:	mov	r7, #0
   2c574:	bl	62bc <__printf_chk@plt+0x2718>
   2c578:	mov	r6, r7
   2c57c:	mov	r5, r7
   2c580:	mov	r3, r0
   2c584:	mov	r0, r9
   2c588:	str	r3, [sp, #28]
   2c58c:	bl	62bc <__printf_chk@plt+0x2718>
   2c590:	ldr	r3, [sp, #28]
   2c594:	add	r1, sp, #118	; 0x76
   2c598:	add	r2, sp, #132	; 0x84
   2c59c:	str	r1, [sp, #68]	; 0x44
   2c5a0:	str	r2, [sp, #44]	; 0x2c
   2c5a4:	add	r1, sp, #140	; 0x8c
   2c5a8:	add	r2, sp, #124	; 0x7c
   2c5ac:	str	r1, [sp, #48]	; 0x30
   2c5b0:	str	r2, [sp, #72]	; 0x48
   2c5b4:	rsb	r3, r0, r3
   2c5b8:	str	r3, [sp, #64]	; 0x40
   2c5bc:	mov	r0, r9
   2c5c0:	bl	62bc <__printf_chk@plt+0x2718>
   2c5c4:	cmp	r0, #0
   2c5c8:	mov	r0, r9
   2c5cc:	beq	2c714 <__printf_chk@plt+0x28b70>
   2c5d0:	add	r1, sp, #118	; 0x76
   2c5d4:	bl	e0b0 <__printf_chk@plt+0xa50c>
   2c5d8:	cmp	r0, #0
   2c5dc:	bne	2c70c <__printf_chk@plt+0x28b68>
   2c5e0:	mov	r0, r9
   2c5e4:	add	r1, sp, #132	; 0x84
   2c5e8:	add	r2, sp, #140	; 0x8c
   2c5ec:	bl	e198 <__printf_chk@plt+0xa5f4>
   2c5f0:	cmp	r0, #0
   2c5f4:	bne	2c70c <__printf_chk@plt+0x28b68>
   2c5f8:	ldrb	r3, [sp, #118]	; 0x76
   2c5fc:	cmp	r3, #4
   2c600:	beq	2c624 <__printf_chk@plt+0x28a80>
   2c604:	cmp	r5, #0
   2c608:	beq	2c5bc <__printf_chk@plt+0x28a18>
   2c60c:	ldr	r0, [pc, #2296]	; 2cf0c <__printf_chk@plt+0x29368>
   2c610:	mvn	sl, #3
   2c614:	add	r0, pc, r0
   2c618:	bl	1351c <__printf_chk@plt+0xf978>
   2c61c:	b	2c338 <__printf_chk@plt+0x28794>
   2c620:	bl	36f4 <__stack_chk_fail@plt>
   2c624:	ldr	r0, [sp, #132]	; 0x84
   2c628:	add	r2, sp, #124	; 0x7c
   2c62c:	ldr	r1, [sp, #140]	; 0x8c
   2c630:	bl	bb30 <__printf_chk@plt+0x7f8c>
   2c634:	cmp	r0, #0
   2c638:	bne	2c818 <__printf_chk@plt+0x28c74>
   2c63c:	mov	r0, r4
   2c640:	bl	62bc <__printf_chk@plt+0x2718>
   2c644:	mov	r5, r0
   2c648:	mov	r0, r9
   2c64c:	bl	62bc <__printf_chk@plt+0x2718>
   2c650:	cmp	r5, r0
   2c654:	bcc	2c720 <__printf_chk@plt+0x28b7c>
   2c658:	mov	r0, r4
   2c65c:	bl	62bc <__printf_chk@plt+0x2718>
   2c660:	mov	r5, r0
   2c664:	mov	r0, r9
   2c668:	bl	62bc <__printf_chk@plt+0x2718>
   2c66c:	add	r1, sp, #132	; 0x84
   2c670:	add	r2, sp, #140	; 0x8c
   2c674:	rsb	r5, r0, r5
   2c678:	mov	r0, r9
   2c67c:	bl	e198 <__printf_chk@plt+0xa5f4>
   2c680:	subs	ip, r0, #0
   2c684:	bne	2c818 <__printf_chk@plt+0x28c74>
   2c688:	ldr	r3, [sp, #124]	; 0x7c
   2c68c:	mov	r0, r4
   2c690:	ldr	r1, [sp, #132]	; 0x84
   2c694:	ldr	r2, [sp, #140]	; 0x8c
   2c698:	str	r3, [sp, #56]	; 0x38
   2c69c:	str	r1, [sp, #24]
   2c6a0:	str	r2, [sp, #20]
   2c6a4:	str	ip, [sp, #28]
   2c6a8:	bl	645c <__printf_chk@plt+0x28b8>
   2c6ac:	ldr	ip, [sp, #28]
   2c6b0:	ldr	r1, [sp, #24]
   2c6b4:	ldr	r2, [sp, #20]
   2c6b8:	str	r5, [sp]
   2c6bc:	str	ip, [sp, #4]
   2c6c0:	mov	r3, r0
   2c6c4:	ldr	r0, [sp, #56]	; 0x38
   2c6c8:	bl	9a5c <__printf_chk@plt+0x5eb8>
   2c6cc:	cmp	r0, #0
   2c6d0:	bne	2c70c <__printf_chk@plt+0x28b68>
   2c6d4:	mov	r5, r0
   2c6d8:	cmp	r5, r7
   2c6dc:	beq	2c9ec <__printf_chk@plt+0x28e48>
   2c6e0:	ldr	r0, [r6, r5, lsl #2]
   2c6e4:	ldr	r1, [sp, #124]	; 0x7c
   2c6e8:	bl	81f4 <__printf_chk@plt+0x4650>
   2c6ec:	cmp	r0, #0
   2c6f0:	bne	2c9d8 <__printf_chk@plt+0x28e34>
   2c6f4:	add	r5, r5, #1
   2c6f8:	b	2c6d8 <__printf_chk@plt+0x28b34>
   2c6fc:	ldr	r7, [sp, #44]	; 0x2c
   2c700:	mov	fp, r9
   2c704:	ldr	r6, [sp, #48]	; 0x30
   2c708:	mov	r9, sl
   2c70c:	mov	sl, r0
   2c710:	b	2c338 <__printf_chk@plt+0x28794>
   2c714:	bl	62bc <__printf_chk@plt+0x2718>
   2c718:	cmp	r0, #0
   2c71c:	beq	2c728 <__printf_chk@plt+0x28b84>
   2c720:	mvn	sl, #0
   2c724:	b	2c338 <__printf_chk@plt+0x28794>
   2c728:	mov	r0, r9
   2c72c:	bl	5ccc <__printf_chk@plt+0x2128>
   2c730:	mov	r0, r4
   2c734:	bl	5ddc <__printf_chk@plt+0x2238>
   2c738:	subs	r9, r0, #0
   2c73c:	beq	2ce74 <__printf_chk@plt+0x292d0>
   2c740:	ldr	r1, [sp, #64]	; 0x40
   2c744:	bl	67e0 <__printf_chk@plt+0x2c3c>
   2c748:	cmp	r0, #0
   2c74c:	bne	2c70c <__printf_chk@plt+0x28b68>
   2c750:	ldr	r3, [pc, #1976]	; 2cf10 <__printf_chk@plt+0x2936c>
   2c754:	ldr	r0, [pc, #1976]	; 2cf14 <__printf_chk@plt+0x29370>
   2c758:	ldr	r1, [pc, #1976]	; 2cf18 <__printf_chk@plt+0x29374>
   2c75c:	add	r3, pc, r3
   2c760:	str	r7, [sp, #44]	; 0x2c
   2c764:	mov	r7, fp
   2c768:	str	r6, [sp, #48]	; 0x30
   2c76c:	mov	r6, r9
   2c770:	add	r0, pc, r0
   2c774:	add	r1, pc, r1
   2c778:	add	r3, r3, #128	; 0x80
   2c77c:	str	r0, [sp, #92]	; 0x5c
   2c780:	str	r1, [sp, #96]	; 0x60
   2c784:	str	r3, [sp, #100]	; 0x64
   2c788:	str	sl, [sp, #104]	; 0x68
   2c78c:	str	r8, [sp, #108]	; 0x6c
   2c790:	ldr	r2, [pc, #1924]	; 2cf1c <__printf_chk@plt+0x29378>
   2c794:	mov	sl, r6
   2c798:	mov	r9, r7
   2c79c:	add	r3, sp, #118	; 0x76
   2c7a0:	add	r2, pc, r2
   2c7a4:	str	r3, [sp, #84]	; 0x54
   2c7a8:	str	r2, [sp, #88]	; 0x58
   2c7ac:	mov	r0, sl
   2c7b0:	bl	62bc <__printf_chk@plt+0x2718>
   2c7b4:	cmp	r0, #0
   2c7b8:	beq	2ca58 <__printf_chk@plt+0x28eb4>
   2c7bc:	ldr	r0, [sp, #120]	; 0x78
   2c7c0:	bl	5ccc <__printf_chk@plt+0x2128>
   2c7c4:	mov	r0, sl
   2c7c8:	add	r1, sp, #118	; 0x76
   2c7cc:	mov	r3, #0
   2c7d0:	str	r3, [sp, #120]	; 0x78
   2c7d4:	bl	e0b0 <__printf_chk@plt+0xa50c>
   2c7d8:	cmp	r0, #0
   2c7dc:	bne	2c6fc <__printf_chk@plt+0x28b58>
   2c7e0:	mov	r0, sl
   2c7e4:	add	r1, sp, #120	; 0x78
   2c7e8:	bl	ea5c <__printf_chk@plt+0xaeb8>
   2c7ec:	cmp	r0, #0
   2c7f0:	bne	2c6fc <__printf_chk@plt+0x28b58>
   2c7f4:	ldrb	r1, [sp, #118]	; 0x76
   2c7f8:	sub	r3, r1, #1
   2c7fc:	cmp	r3, #3
   2c800:	addls	pc, pc, r3, lsl #2
   2c804:	b	2c9b4 <__printf_chk@plt+0x28e10>
   2c808:	b	2c930 <__printf_chk@plt+0x28d8c>
   2c80c:	b	2c88c <__printf_chk@plt+0x28ce8>
   2c810:	b	2c88c <__printf_chk@plt+0x28ce8>
   2c814:	b	2c820 <__printf_chk@plt+0x28c7c>
   2c818:	mvn	sl, #3
   2c81c:	b	2c338 <__printf_chk@plt+0x28794>
   2c820:	ldr	r0, [sp, #120]	; 0x78
   2c824:	bl	5ccc <__printf_chk@plt+0x2128>
   2c828:	mov	r3, #0
   2c82c:	mov	r1, r3
   2c830:	mov	r0, sl
   2c834:	mov	r2, r3
   2c838:	str	r3, [sp, #120]	; 0x78
   2c83c:	bl	e198 <__printf_chk@plt+0xa5f4>
   2c840:	cmp	r0, #0
   2c844:	bne	2c6fc <__printf_chk@plt+0x28b58>
   2c848:	ldr	r0, [sp, #120]	; 0x78
   2c84c:	cmp	r0, #0
   2c850:	beq	2c7ac <__printf_chk@plt+0x28c08>
   2c854:	bl	62bc <__printf_chk@plt+0x2718>
   2c858:	mov	r6, sl
   2c85c:	mov	r7, r9
   2c860:	cmp	r0, #0
   2c864:	beq	2c790 <__printf_chk@plt+0x28bec>
   2c868:	ldr	r0, [pc, #1712]	; 2cf20 <__printf_chk@plt+0x2937c>
   2c86c:	mov	r9, sl
   2c870:	mov	fp, r7
   2c874:	ldr	r6, [sp, #48]	; 0x30
   2c878:	add	r0, pc, r0
   2c87c:	ldr	r7, [sp, #44]	; 0x2c
   2c880:	mvn	sl, #3
   2c884:	bl	1351c <__printf_chk@plt+0xf978>
   2c888:	b	2c338 <__printf_chk@plt+0x28794>
   2c88c:	add	r5, sp, #128	; 0x80
   2c890:	add	r4, sp, #136	; 0x88
   2c894:	ldr	r0, [sp, #120]	; 0x78
   2c898:	bl	62bc <__printf_chk@plt+0x2718>
   2c89c:	cmp	r0, #0
   2c8a0:	beq	2c848 <__printf_chk@plt+0x28ca4>
   2c8a4:	ldr	r0, [sp, #120]	; 0x78
   2c8a8:	mov	r1, r5
   2c8ac:	mov	r2, r4
   2c8b0:	bl	e248 <__printf_chk@plt+0xa6a4>
   2c8b4:	cmp	r0, #0
   2c8b8:	bne	2c6fc <__printf_chk@plt+0x28b58>
   2c8bc:	ldrb	r3, [sp, #118]	; 0x76
   2c8c0:	cmp	r3, #3
   2c8c4:	beq	2c8f4 <__printf_chk@plt+0x28d50>
   2c8c8:	cmp	r3, #2
   2c8cc:	addeq	r0, r9, #28
   2c8d0:	beq	2c8d8 <__printf_chk@plt+0x28d34>
   2c8d4:	add	r0, r9, #32
   2c8d8:	ldr	r1, [sp, #128]	; 0x80
   2c8dc:	ldr	r2, [sp, #136]	; 0x88
   2c8e0:	bl	2a128 <__printf_chk@plt+0x26584>
   2c8e4:	cmp	r0, #0
   2c8e8:	bne	2c6fc <__printf_chk@plt+0x28b58>
   2c8ec:	str	r0, [sp, #128]	; 0x80
   2c8f0:	b	2c894 <__printf_chk@plt+0x28cf0>
   2c8f4:	ldr	r3, [sp, #136]	; 0x88
   2c8f8:	cmp	r3, #20
   2c8fc:	beq	2c8d4 <__printf_chk@plt+0x28d30>
   2c900:	ldr	r1, [pc, #1564]	; 2cf24 <__printf_chk@plt+0x29380>
   2c904:	mov	fp, r9
   2c908:	ldr	r0, [pc, #1560]	; 2cf28 <__printf_chk@plt+0x29384>
   2c90c:	mov	r9, sl
   2c910:	add	r1, pc, r1
   2c914:	ldr	r7, [sp, #44]	; 0x2c
   2c918:	add	r0, pc, r0
   2c91c:	add	r1, r1, #108	; 0x6c
   2c920:	ldr	r6, [sp, #48]	; 0x30
   2c924:	mvn	sl, #3
   2c928:	bl	1351c <__printf_chk@plt+0xf978>
   2c92c:	b	2c338 <__printf_chk@plt+0x28794>
   2c930:	mov	r3, #0
   2c934:	ldr	r6, [sp, #120]	; 0x78
   2c938:	str	r3, [sp, #156]	; 0x9c
   2c93c:	str	r3, [sp, #160]	; 0xa0
   2c940:	str	r3, [sp, #164]	; 0xa4
   2c944:	bl	5a34 <__printf_chk@plt+0x1e90>
   2c948:	cmp	r0, #0
   2c94c:	str	r0, [sp, #156]	; 0x9c
   2c950:	beq	2cc54 <__printf_chk@plt+0x290b0>
   2c954:	add	r7, sp, #148	; 0x94
   2c958:	add	r1, sp, #152	; 0x98
   2c95c:	mov	r0, r6
   2c960:	str	r1, [sp, #64]	; 0x40
   2c964:	add	r2, sp, #152	; 0x98
   2c968:	mov	r1, r7
   2c96c:	bl	e198 <__printf_chk@plt+0xa5f4>
   2c970:	subs	r8, r0, #0
   2c974:	beq	2cba4 <__printf_chk@plt+0x29000>
   2c978:	mov	r4, r8
   2c97c:	ldr	r0, [sp, #160]	; 0xa0
   2c980:	bl	3244 <free@plt>
   2c984:	ldr	r0, [sp, #164]	; 0xa4
   2c988:	bl	7b24 <__printf_chk@plt+0x3f80>
   2c98c:	ldr	r0, [sp, #156]	; 0x9c
   2c990:	bl	5ccc <__printf_chk@plt+0x2128>
   2c994:	cmp	r4, #0
   2c998:	beq	2c848 <__printf_chk@plt+0x28ca4>
   2c99c:	mov	fp, r9
   2c9a0:	ldr	r7, [sp, #44]	; 0x2c
   2c9a4:	mov	r9, sl
   2c9a8:	ldr	r6, [sp, #48]	; 0x30
   2c9ac:	mov	sl, r4
   2c9b0:	b	2c338 <__printf_chk@plt+0x28794>
   2c9b4:	ldr	r0, [pc, #1392]	; 2cf2c <__printf_chk@plt+0x29388>
   2c9b8:	mov	fp, r9
   2c9bc:	ldr	r7, [sp, #44]	; 0x2c
   2c9c0:	mov	r9, sl
   2c9c4:	add	r0, pc, r0
   2c9c8:	ldr	r6, [sp, #48]	; 0x30
   2c9cc:	mvn	sl, #3
   2c9d0:	bl	1351c <__printf_chk@plt+0xf978>
   2c9d4:	b	2c338 <__printf_chk@plt+0x28794>
   2c9d8:	ldr	r0, [pc, #1360]	; 2cf30 <__printf_chk@plt+0x2938c>
   2c9dc:	mvn	sl, #3
   2c9e0:	add	r0, pc, r0
   2c9e4:	bl	1351c <__printf_chk@plt+0xf978>
   2c9e8:	b	2c338 <__printf_chk@plt+0x28794>
   2c9ec:	add	r3, r7, #1
   2c9f0:	mov	r0, r6
   2c9f4:	mov	r2, #4
   2c9f8:	str	r3, [sp, #28]
   2c9fc:	mov	r1, r3
   2ca00:	bl	35080 <__printf_chk@plt+0x314dc>
   2ca04:	ldr	r3, [sp, #28]
   2ca08:	cmp	r0, #0
   2ca0c:	beq	2ce74 <__printf_chk@plt+0x292d0>
   2ca10:	ldr	r2, [sp, #124]	; 0x7c
   2ca14:	mov	r6, r0
   2ca18:	mov	r5, #1
   2ca1c:	str	r2, [r0, r7, lsl #2]
   2ca20:	mov	r0, #0
   2ca24:	mov	r7, r3
   2ca28:	str	r0, [sp, #124]	; 0x7c
   2ca2c:	b	2c5bc <__printf_chk@plt+0x28a18>
   2ca30:	ldr	r0, [pc, #1276]	; 2cf34 <__printf_chk@plt+0x29390>
   2ca34:	add	r0, pc, r0
   2ca38:	b	2c530 <__printf_chk@plt+0x2898c>
   2ca3c:	add	r5, sp, #196	; 0xc4
   2ca40:	ldr	r1, [pc, #1264]	; 2cf38 <__printf_chk@plt+0x29394>
   2ca44:	mov	r2, #64	; 0x40
   2ca48:	add	r1, pc, r1
   2ca4c:	mov	r0, r5
   2ca50:	bl	351ac <__printf_chk@plt+0x31608>
   2ca54:	b	2c514 <__printf_chk@plt+0x28970>
   2ca58:	ldr	r6, [sp, #48]	; 0x30
   2ca5c:	mov	fp, r9
   2ca60:	ldr	r8, [sp, #108]	; 0x6c
   2ca64:	mov	r9, sl
   2ca68:	ldr	sl, [sp, #104]	; 0x68
   2ca6c:	mov	r5, r0
   2ca70:	ldr	r7, [sp, #44]	; 0x2c
   2ca74:	mov	r4, r6
   2ca78:	str	r6, [sp, #44]	; 0x2c
   2ca7c:	mov	r6, r0
   2ca80:	cmp	r6, r7
   2ca84:	beq	2cab8 <__printf_chk@plt+0x28f14>
   2ca88:	mov	r0, fp
   2ca8c:	ldr	r1, [r4], #4
   2ca90:	bl	2c234 <__printf_chk@plt+0x28690>
   2ca94:	cmp	r0, #0
   2ca98:	moveq	r5, #1
   2ca9c:	beq	2cab0 <__printf_chk@plt+0x28f0c>
   2caa0:	ldr	r0, [r4, #-4]
   2caa4:	bl	7b24 <__printf_chk@plt+0x3f80>
   2caa8:	mov	r0, #0
   2caac:	str	r0, [r4, #-4]
   2cab0:	add	r6, r6, #1
   2cab4:	b	2ca80 <__printf_chk@plt+0x28edc>
   2cab8:	eor	r4, r5, #1
   2cabc:	mov	r3, r5
   2cac0:	cmp	r7, #0
   2cac4:	moveq	r4, #0
   2cac8:	andne	r4, r4, #1
   2cacc:	ldr	r6, [sp, #44]	; 0x2c
   2cad0:	cmp	r4, #0
   2cad4:	bne	2cb7c <__printf_chk@plt+0x28fd8>
   2cad8:	ldr	r1, [sp, #36]	; 0x24
   2cadc:	cmp	r1, #0
   2cae0:	moveq	r3, #0
   2cae4:	andne	r3, r3, #1
   2cae8:	cmp	r3, #0
   2caec:	beq	2cb74 <__printf_chk@plt+0x28fd0>
   2caf0:	mov	r2, r8
   2caf4:	mov	r3, r4
   2caf8:	mov	r8, r6
   2cafc:	ldr	r0, [sp, #36]	; 0x24
   2cb00:	eor	r1, r3, #1
   2cb04:	cmp	r4, r0
   2cb08:	movcs	r1, #0
   2cb0c:	andcc	r1, r1, #1
   2cb10:	cmp	r1, #0
   2cb14:	beq	2cb64 <__printf_chk@plt+0x28fc0>
   2cb18:	lsl	r6, r4, #2
   2cb1c:	mov	r5, #0
   2cb20:	cmp	r5, r7
   2cb24:	beq	2cb58 <__printf_chk@plt+0x28fb4>
   2cb28:	ldr	r0, [r8, r5, lsl #2]
   2cb2c:	cmp	r0, #0
   2cb30:	beq	2cb50 <__printf_chk@plt+0x28fac>
   2cb34:	ldr	r3, [sp, #40]	; 0x28
   2cb38:	ldr	r1, [r3, r6]
   2cb3c:	str	r2, [sp, #20]
   2cb40:	bl	81f4 <__printf_chk@plt+0x4650>
   2cb44:	ldr	r2, [sp, #20]
   2cb48:	cmp	r0, #0
   2cb4c:	bne	2ce7c <__printf_chk@plt+0x292d8>
   2cb50:	add	r5, r5, #1
   2cb54:	b	2cb20 <__printf_chk@plt+0x28f7c>
   2cb58:	mov	r3, #0
   2cb5c:	add	r4, r4, #1
   2cb60:	b	2cafc <__printf_chk@plt+0x28f58>
   2cb64:	cmp	r3, #0
   2cb68:	mov	r6, r8
   2cb6c:	mov	r8, r2
   2cb70:	beq	2cb90 <__printf_chk@plt+0x28fec>
   2cb74:	str	fp, [r8]
   2cb78:	b	2c340 <__printf_chk@plt+0x2879c>
   2cb7c:	ldr	r0, [pc, #952]	; 2cf3c <__printf_chk@plt+0x29398>
   2cb80:	mvn	sl, #50	; 0x32
   2cb84:	add	r0, pc, r0
   2cb88:	bl	1351c <__printf_chk@plt+0xf978>
   2cb8c:	b	2c338 <__printf_chk@plt+0x28794>
   2cb90:	ldr	r0, [pc, #936]	; 2cf40 <__printf_chk@plt+0x2939c>
   2cb94:	mvn	sl, #20
   2cb98:	add	r0, pc, r0
   2cb9c:	bl	1351c <__printf_chk@plt+0xf978>
   2cba0:	b	2c338 <__printf_chk@plt+0x28794>
   2cba4:	mov	r1, r8
   2cba8:	mov	r2, r8
   2cbac:	mov	r0, r6
   2cbb0:	bl	e198 <__printf_chk@plt+0xa5f4>
   2cbb4:	subs	r8, r0, #0
   2cbb8:	bne	2c978 <__printf_chk@plt+0x28dd4>
   2cbbc:	ldr	r1, [sp, #152]	; 0x98
   2cbc0:	cmp	r1, #0
   2cbc4:	bne	2ce5c <__printf_chk@plt+0x292b8>
   2cbc8:	add	r3, sp, #119	; 0x77
   2cbcc:	add	r0, sp, #156	; 0x9c
   2cbd0:	add	r1, sp, #168	; 0xa8
   2cbd4:	add	r2, sp, #160	; 0xa0
   2cbd8:	str	r3, [sp, #68]	; 0x44
   2cbdc:	str	r0, [sp, #72]	; 0x48
   2cbe0:	str	r1, [sp, #76]	; 0x4c
   2cbe4:	str	r2, [sp, #80]	; 0x50
   2cbe8:	mov	r0, r6
   2cbec:	bl	62bc <__printf_chk@plt+0x2718>
   2cbf0:	cmp	r0, #0
   2cbf4:	beq	2c978 <__printf_chk@plt+0x28dd4>
   2cbf8:	ldr	r0, [sp, #156]	; 0x9c
   2cbfc:	bl	5ccc <__printf_chk@plt+0x2128>
   2cc00:	mov	r0, r6
   2cc04:	add	r1, sp, #119	; 0x77
   2cc08:	mov	r3, #0
   2cc0c:	str	r3, [sp, #156]	; 0x9c
   2cc10:	bl	e0b0 <__printf_chk@plt+0xa50c>
   2cc14:	cmp	r0, #0
   2cc18:	bne	2ce40 <__printf_chk@plt+0x2929c>
   2cc1c:	mov	r0, r6
   2cc20:	add	r1, sp, #156	; 0x9c
   2cc24:	bl	ea5c <__printf_chk@plt+0xaeb8>
   2cc28:	cmp	r0, #0
   2cc2c:	bne	2ce40 <__printf_chk@plt+0x2929c>
   2cc30:	ldrb	r1, [sp, #119]	; 0x77
   2cc34:	sub	r3, r1, #32
   2cc38:	cmp	r3, #3
   2cc3c:	addls	pc, pc, r3, lsl #2
   2cc40:	b	2ced8 <__printf_chk@plt+0x29334>
   2cc44:	b	2ce84 <__printf_chk@plt+0x292e0>
   2cc48:	b	2cdf8 <__printf_chk@plt+0x29254>
   2cc4c:	b	2ccbc <__printf_chk@plt+0x29118>
   2cc50:	b	2cc6c <__printf_chk@plt+0x290c8>
   2cc54:	mov	fp, r9
   2cc58:	ldr	r7, [sp, #44]	; 0x2c
   2cc5c:	mov	r9, sl
   2cc60:	ldr	r6, [sp, #48]	; 0x30
   2cc64:	mvn	sl, #1
   2cc68:	b	2c338 <__printf_chk@plt+0x28794>
   2cc6c:	ldr	r0, [sp, #156]	; 0x9c
   2cc70:	bl	62bc <__printf_chk@plt+0x2718>
   2cc74:	cmp	r0, #0
   2cc78:	beq	2cd90 <__printf_chk@plt+0x291ec>
   2cc7c:	ldr	r0, [sp, #156]	; 0x9c
   2cc80:	add	r1, sp, #160	; 0xa0
   2cc84:	mov	r2, #0
   2cc88:	bl	e328 <__printf_chk@plt+0xa784>
   2cc8c:	cmp	r0, #0
   2cc90:	bne	2ce40 <__printf_chk@plt+0x2929c>
   2cc94:	mov	r0, r9
   2cc98:	ldr	r1, [sp, #164]	; 0xa4
   2cc9c:	ldr	r2, [sp, #160]	; 0xa0
   2cca0:	bl	2b1f4 <__printf_chk@plt+0x27650>
   2cca4:	subs	r4, r0, #0
   2cca8:	bne	2ced0 <__printf_chk@plt+0x2932c>
   2ccac:	ldr	r0, [sp, #160]	; 0xa0
   2ccb0:	bl	3244 <free@plt>
   2ccb4:	str	r4, [sp, #160]	; 0xa0
   2ccb8:	b	2cc6c <__printf_chk@plt+0x290c8>
   2ccbc:	bl	2d168 <__printf_chk@plt+0x295c4>
   2ccc0:	subs	fp, r0, #0
   2ccc4:	beq	2cdf0 <__printf_chk@plt+0x2924c>
   2ccc8:	ldr	r0, [sp, #156]	; 0x9c
   2cccc:	add	r1, sp, #176	; 0xb0
   2ccd0:	bl	df08 <__printf_chk@plt+0xa364>
   2ccd4:	cmp	r0, #0
   2ccd8:	bne	2cde8 <__printf_chk@plt+0x29244>
   2ccdc:	ldr	r0, [sp, #156]	; 0x9c
   2cce0:	mov	r1, r7
   2cce4:	add	r2, sp, #152	; 0x98
   2cce8:	bl	ec80 <__printf_chk@plt+0xb0dc>
   2ccec:	cmp	r0, #0
   2ccf0:	bne	2cde8 <__printf_chk@plt+0x29244>
   2ccf4:	mov	r0, fp
   2ccf8:	ldr	r1, [sp, #148]	; 0x94
   2ccfc:	ldr	r2, [sp, #152]	; 0x98
   2cd00:	bl	2d478 <__printf_chk@plt+0x298d4>
   2cd04:	cmp	r0, #0
   2cd08:	bne	2cdb0 <__printf_chk@plt+0x2920c>
   2cd0c:	mov	r0, fp
   2cd10:	bl	2d318 <__printf_chk@plt+0x29774>
   2cd14:	mov	r2, #0
   2cd18:	mov	r4, r2
   2cd1c:	str	r2, [sp, #168]	; 0xa8
   2cd20:	mov	r5, r2
   2cd24:	str	r2, [sp, #172]	; 0xac
   2cd28:	mov	r3, #0
   2cd2c:	mov	r2, r0
   2cd30:	strd	r2, [sp, #56]	; 0x38
   2cd34:	ldrd	r2, [sp, #56]	; 0x38
   2cd38:	cmp	r5, r3
   2cd3c:	cmpeq	r4, r2
   2cd40:	bcs	2cd88 <__printf_chk@plt+0x291e4>
   2cd44:	orrs	r3, r4, r5
   2cd48:	beq	2cd60 <__printf_chk@plt+0x291bc>
   2cd4c:	ldrd	r2, [sp, #176]	; 0xb0
   2cd50:	adds	r2, r2, r4
   2cd54:	adc	r3, r3, r5
   2cd58:	orrs	r0, r2, r3
   2cd5c:	beq	2ce48 <__printf_chk@plt+0x292a4>
   2cd60:	mov	r1, r4
   2cd64:	mov	r0, fp
   2cd68:	bl	2d224 <__printf_chk@plt+0x29680>
   2cd6c:	cmp	r0, #0
   2cd70:	bne	2cdc0 <__printf_chk@plt+0x2921c>
   2cd74:	ldrd	r4, [sp, #168]	; 0xa8
   2cd78:	adds	r4, r4, #1
   2cd7c:	adc	r5, r5, #0
   2cd80:	strd	r4, [sp, #168]	; 0xa8
   2cd84:	b	2cd34 <__printf_chk@plt+0x29190>
   2cd88:	mov	r0, fp
   2cd8c:	bl	2d1cc <__printf_chk@plt+0x29628>
   2cd90:	ldr	r0, [sp, #156]	; 0x9c
   2cd94:	bl	62bc <__printf_chk@plt+0x2718>
   2cd98:	cmp	r0, #0
   2cd9c:	beq	2cbe8 <__printf_chk@plt+0x29044>
   2cda0:	ldr	r0, [sp, #92]	; 0x5c
   2cda4:	mvn	r8, #3
   2cda8:	bl	1351c <__printf_chk@plt+0xf978>
   2cdac:	b	2c978 <__printf_chk@plt+0x28dd4>
   2cdb0:	mvn	r4, #3
   2cdb4:	mov	r0, fp
   2cdb8:	bl	2d1cc <__printf_chk@plt+0x29628>
   2cdbc:	b	2c97c <__printf_chk@plt+0x28dd8>
   2cdc0:	ldrd	r4, [sp, #168]	; 0xa8
   2cdc4:	mov	r0, r9
   2cdc8:	ldrd	r2, [sp, #176]	; 0xb0
   2cdcc:	ldr	r1, [sp, #164]	; 0xa4
   2cdd0:	adds	r2, r2, r4
   2cdd4:	adc	r3, r3, r5
   2cdd8:	strd	r2, [sp]
   2cddc:	bl	2ac74 <__printf_chk@plt+0x270d0>
   2cde0:	cmp	r0, #0
   2cde4:	beq	2cd74 <__printf_chk@plt+0x291d0>
   2cde8:	mov	r4, r0
   2cdec:	b	2cdb4 <__printf_chk@plt+0x29210>
   2cdf0:	mvn	r8, #1
   2cdf4:	b	2c978 <__printf_chk@plt+0x28dd4>
   2cdf8:	ldr	r0, [sp, #156]	; 0x9c
   2cdfc:	add	r1, sp, #176	; 0xb0
   2ce00:	bl	df08 <__printf_chk@plt+0xa364>
   2ce04:	cmp	r0, #0
   2ce08:	bne	2ce40 <__printf_chk@plt+0x2929c>
   2ce0c:	ldr	r0, [sp, #156]	; 0x9c
   2ce10:	ldr	r1, [sp, #52]	; 0x34
   2ce14:	bl	df08 <__printf_chk@plt+0xa364>
   2ce18:	cmp	r0, #0
   2ce1c:	bne	2ce40 <__printf_chk@plt+0x2929c>
   2ce20:	ldrd	r4, [sp, #184]	; 0xb8
   2ce24:	mov	r0, r9
   2ce28:	ldrd	r2, [sp, #176]	; 0xb0
   2ce2c:	ldr	r1, [sp, #164]	; 0xa4
   2ce30:	strd	r4, [sp]
   2ce34:	bl	2ac74 <__printf_chk@plt+0x270d0>
   2ce38:	cmp	r0, #0
   2ce3c:	beq	2cd90 <__printf_chk@plt+0x291ec>
   2ce40:	mov	r8, r0
   2ce44:	b	2c978 <__printf_chk@plt+0x28dd4>
   2ce48:	ldr	r0, [sp, #88]	; 0x58
   2ce4c:	mvn	r4, #3
   2ce50:	ldr	r1, [sp, #100]	; 0x64
   2ce54:	bl	1351c <__printf_chk@plt+0xf978>
   2ce58:	b	2cdb4 <__printf_chk@plt+0x29210>
   2ce5c:	ldr	r0, [sp, #148]	; 0x94
   2ce60:	add	r2, sp, #164	; 0xa4
   2ce64:	bl	bb30 <__printf_chk@plt+0x7f8c>
   2ce68:	cmp	r0, #0
   2ce6c:	bne	2ce40 <__printf_chk@plt+0x2929c>
   2ce70:	b	2cbc8 <__printf_chk@plt+0x29024>
   2ce74:	mvn	sl, #1
   2ce78:	b	2c338 <__printf_chk@plt+0x28794>
   2ce7c:	mov	r3, #1
   2ce80:	b	2cb5c <__printf_chk@plt+0x28fb8>
   2ce84:	ldr	r0, [sp, #156]	; 0x9c
   2ce88:	bl	62bc <__printf_chk@plt+0x2718>
   2ce8c:	cmp	r0, #0
   2ce90:	beq	2cd90 <__printf_chk@plt+0x291ec>
   2ce94:	ldr	r0, [sp, #156]	; 0x9c
   2ce98:	add	r1, sp, #168	; 0xa8
   2ce9c:	bl	df08 <__printf_chk@plt+0xa364>
   2cea0:	cmp	r0, #0
   2cea4:	bne	2ce40 <__printf_chk@plt+0x2929c>
   2cea8:	ldrd	r4, [sp, #168]	; 0xa8
   2ceac:	mov	r0, r9
   2ceb0:	ldr	r1, [sp, #164]	; 0xa4
   2ceb4:	mov	r2, r4
   2ceb8:	mov	r3, r5
   2cebc:	strd	r4, [sp]
   2cec0:	bl	2ac74 <__printf_chk@plt+0x270d0>
   2cec4:	cmp	r0, #0
   2cec8:	beq	2ce84 <__printf_chk@plt+0x292e0>
   2cecc:	b	2ce40 <__printf_chk@plt+0x2929c>
   2ced0:	mov	r8, r4
   2ced4:	b	2c978 <__printf_chk@plt+0x28dd4>
   2ced8:	ldr	r0, [sp, #96]	; 0x60
   2cedc:	mvn	r8, #3
   2cee0:	bl	1351c <__printf_chk@plt+0xf978>
   2cee4:	b	2c978 <__printf_chk@plt+0x28dd4>
   2cee8:	andeq	fp, r3, r8, ror #18
   2ceec:	muleq	r0, ip, r3
   2cef0:	strdeq	sp, [r0], -ip
   2cef4:	ldrdeq	sp, [r0], -r0
   2cef8:	ldrdeq	sp, [r0], -r8
   2cefc:			; <UNDEFINED> instruction: 0x0000d5bc
   2cf00:	andeq	sp, r0, r8, lsr #10
   2cf04:	andeq	fp, r0, r4, lsr r5
   2cf08:	andeq	sp, r0, r4, lsl #10
   2cf0c:	andeq	sp, r0, r4, asr r4
   2cf10:	muleq	r0, r8, r1
   2cf14:	muleq	r0, r8, r3
   2cf18:	andeq	sp, r0, ip, ror #6
   2cf1c:	andeq	sp, r0, r8, lsr #6
   2cf20:	strdeq	sp, [r0], -r0
   2cf24:	andeq	ip, r0, r4, ror #31
   2cf28:	andeq	sp, r0, r0, lsr #4
   2cf2c:	andeq	sp, r0, r8, lsl #3
   2cf30:	strheq	sp, [r0], -ip
   2cf34:	andeq	fp, r0, r0, ror #15
   2cf38:	ldrdeq	ip, [r0], -ip	; <UNPREDICTABLE>
   2cf3c:	andeq	sp, r0, r8
   2cf40:	andeq	sp, r0, ip, lsl r0
   2cf44:	ldr	r3, [pc, #332]	; 2d098 <__printf_chk@plt+0x294f4>
   2cf48:	ldr	r2, [pc, #332]	; 2d09c <__printf_chk@plt+0x294f8>
   2cf4c:	add	r3, pc, r3
   2cf50:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2cf54:	subs	r7, r0, #0
   2cf58:	ldr	r4, [r3, r2]
   2cf5c:	sub	sp, sp, #8
   2cf60:	mov	r5, #0
   2cf64:	mov	r8, r1
   2cf68:	str	r5, [sp]
   2cf6c:	moveq	r0, r7
   2cf70:	ldr	r3, [r4]
   2cf74:	str	r3, [sp, #4]
   2cf78:	beq	2d004 <__printf_chk@plt+0x29460>
   2cf7c:	bl	5a34 <__printf_chk@plt+0x1e90>
   2cf80:	subs	r6, r0, #0
   2cf84:	beq	2d08c <__printf_chk@plt+0x294e8>
   2cf88:	mov	r0, r7
   2cf8c:	mov	r1, r5
   2cf90:	bl	3634 <open64@plt>
   2cf94:	cmn	r0, #1
   2cf98:	mov	r9, r0
   2cf9c:	beq	2cfdc <__printf_chk@plt+0x29438>
   2cfa0:	mov	r1, r6
   2cfa4:	bl	10ebc <__printf_chk@plt+0xd318>
   2cfa8:	subs	sl, r0, #0
   2cfac:	beq	2d01c <__printf_chk@plt+0x29478>
   2cfb0:	bl	3a3c <__errno_location@plt>
   2cfb4:	ldr	r5, [r0]
   2cfb8:	mov	r0, r9
   2cfbc:	bl	34f0 <close@plt>
   2cfc0:	mov	r0, r6
   2cfc4:	bl	5ccc <__printf_chk@plt+0x2128>
   2cfc8:	ldr	r0, [sp]
   2cfcc:	bl	2a618 <__printf_chk@plt+0x26a74>
   2cfd0:	bl	3a3c <__errno_location@plt>
   2cfd4:	mov	r7, r0
   2cfd8:	b	2cffc <__printf_chk@plt+0x29458>
   2cfdc:	bl	3a3c <__errno_location@plt>
   2cfe0:	mvn	sl, #23
   2cfe4:	mov	r7, r0
   2cfe8:	mov	r0, r6
   2cfec:	ldr	r5, [r7]
   2cff0:	bl	5ccc <__printf_chk@plt+0x2128>
   2cff4:	ldr	r0, [sp]
   2cff8:	bl	2a618 <__printf_chk@plt+0x26a74>
   2cffc:	mov	r0, sl
   2d000:	str	r5, [r7]
   2d004:	ldr	r1, [sp, #4]
   2d008:	ldr	r3, [r4]
   2d00c:	cmp	r1, r3
   2d010:	bne	2d094 <__printf_chk@plt+0x294f0>
   2d014:	add	sp, sp, #8
   2d018:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2d01c:	mov	r2, sl
   2d020:	mov	r3, sl
   2d024:	mov	r0, r6
   2d028:	mov	r1, sp
   2d02c:	bl	2c290 <__printf_chk@plt+0x286ec>
   2d030:	subs	sl, r0, #0
   2d034:	bne	2cfb8 <__printf_chk@plt+0x29414>
   2d038:	ldr	r1, [pc, #96]	; 2d0a0 <__printf_chk@plt+0x294fc>
   2d03c:	mov	r2, r7
   2d040:	ldr	r0, [pc, #92]	; 2d0a4 <__printf_chk@plt+0x29500>
   2d044:	add	r1, pc, r1
   2d048:	add	r0, pc, r0
   2d04c:	add	r1, r1, #148	; 0x94
   2d050:	bl	13708 <__printf_chk@plt+0xfb64>
   2d054:	mov	r1, r8
   2d058:	ldr	r0, [sp]
   2d05c:	bl	2c234 <__printf_chk@plt+0x28690>
   2d060:	mov	sl, r0
   2d064:	mov	r0, r9
   2d068:	bl	34f0 <close@plt>
   2d06c:	mov	r0, r6
   2d070:	bl	5ccc <__printf_chk@plt+0x2128>
   2d074:	ldr	r0, [sp]
   2d078:	bl	2a618 <__printf_chk@plt+0x26a74>
   2d07c:	cmp	sl, #0
   2d080:	moveq	r0, sl
   2d084:	beq	2d004 <__printf_chk@plt+0x29460>
   2d088:	b	2cfd0 <__printf_chk@plt+0x2942c>
   2d08c:	mvn	r0, #1
   2d090:	b	2d004 <__printf_chk@plt+0x29460>
   2d094:	bl	36f4 <__stack_chk_fail@plt>
   2d098:			; <UNDEFINED> instruction: 0x0003acb4
   2d09c:	muleq	r0, ip, r3
   2d0a0:			; <UNDEFINED> instruction: 0x0000c8b0
   2d0a4:	muleq	r0, r0, fp
   2d0a8:	push	{r3, r4, r5, lr}
   2d0ac:	mov	r4, r0
   2d0b0:	ldr	r3, [r0, #4]
   2d0b4:	ldr	r2, [r0, #8]
   2d0b8:	cmp	r2, r3
   2d0bc:	bcs	2d120 <__printf_chk@plt+0x2957c>
   2d0c0:	cmp	r1, #16777216	; 0x1000000
   2d0c4:	bhi	2d120 <__printf_chk@plt+0x2957c>
   2d0c8:	lsr	r5, r1, #5
   2d0cc:	add	r5, r5, #1
   2d0d0:	cmp	r3, r5
   2d0d4:	bcc	2d0e0 <__printf_chk@plt+0x2953c>
   2d0d8:	mov	r0, #0
   2d0dc:	pop	{r3, r4, r5, pc}
   2d0e0:	ldr	r0, [r0]
   2d0e4:	mov	r1, r5
   2d0e8:	mov	r2, #4
   2d0ec:	bl	35080 <__printf_chk@plt+0x314dc>
   2d0f0:	cmp	r0, #0
   2d0f4:	beq	2d120 <__printf_chk@plt+0x2957c>
   2d0f8:	ldr	r3, [r4, #4]
   2d0fc:	mov	r1, #0
   2d100:	str	r0, [r4]
   2d104:	rsb	r2, r3, r5
   2d108:	add	r0, r0, r3, lsl #2
   2d10c:	lsl	r2, r2, #2
   2d110:	bl	3454 <memset@plt>
   2d114:	str	r5, [r4, #4]
   2d118:	mov	r0, #0
   2d11c:	pop	{r3, r4, r5, pc}
   2d120:	mvn	r0, #0
   2d124:	pop	{r3, r4, r5, pc}
   2d128:	ldr	r3, [r0, #8]
   2d12c:	cmp	r3, #0
   2d130:	bxeq	lr
   2d134:	ldr	r1, [r0]
   2d138:	add	r2, r1, r3, lsl #2
   2d13c:	ldr	r1, [r1, r3, lsl #2]
   2d140:	cmp	r1, #0
   2d144:	bxne	lr
   2d148:	sub	r3, r3, #1
   2d14c:	str	r3, [r0, #8]
   2d150:	cmp	r3, #0
   2d154:	bxeq	lr
   2d158:	ldr	r1, [r2, #-4]!
   2d15c:	cmp	r1, #0
   2d160:	beq	2d148 <__printf_chk@plt+0x295a4>
   2d164:	bx	lr
   2d168:	push	{r3, r4, r5, lr}
   2d16c:	mov	r0, #1
   2d170:	mov	r1, #12
   2d174:	bl	385c <calloc@plt>
   2d178:	subs	r4, r0, #0
   2d17c:	beq	2d1b4 <__printf_chk@plt+0x29610>
   2d180:	mov	r0, #1
   2d184:	mov	r1, #4
   2d188:	bl	385c <calloc@plt>
   2d18c:	cmp	r0, #0
   2d190:	mov	r5, r0
   2d194:	str	r0, [r4]
   2d198:	beq	2d1bc <__printf_chk@plt+0x29618>
   2d19c:	mov	r2, #1
   2d1a0:	mov	r3, #0
   2d1a4:	str	r2, [r4, #4]
   2d1a8:	mov	r0, r4
   2d1ac:	str	r3, [r4, #8]
   2d1b0:	pop	{r3, r4, r5, pc}
   2d1b4:	mov	r0, r4
   2d1b8:	pop	{r3, r4, r5, pc}
   2d1bc:	mov	r0, r4
   2d1c0:	bl	3244 <free@plt>
   2d1c4:	mov	r0, r5
   2d1c8:	pop	{r3, r4, r5, pc}
   2d1cc:	push	{r4, lr}
   2d1d0:	subs	r4, r0, #0
   2d1d4:	beq	2d1f4 <__printf_chk@plt+0x29650>
   2d1d8:	ldr	r0, [r4]
   2d1dc:	cmp	r0, #0
   2d1e0:	beq	2d1f4 <__printf_chk@plt+0x29650>
   2d1e4:	ldr	r1, [r4, #4]
   2d1e8:	bl	35b90 <__printf_chk@plt+0x31fec>
   2d1ec:	ldr	r0, [r4]
   2d1f0:	bl	3244 <free@plt>
   2d1f4:	mov	r0, r4
   2d1f8:	pop	{r4, lr}
   2d1fc:	b	3244 <free@plt>
   2d200:	push	{r4, lr}
   2d204:	mov	r4, r0
   2d208:	ldm	r0, {r0, r2}
   2d20c:	mov	r1, #0
   2d210:	lsl	r2, r2, #2
   2d214:	bl	3454 <memset@plt>
   2d218:	mov	r3, #0
   2d21c:	str	r3, [r4, #8]
   2d220:	pop	{r4, pc}
   2d224:	ldr	r2, [r0, #8]
   2d228:	ldr	r3, [r0, #4]
   2d22c:	cmp	r2, r3
   2d230:	bcs	2d260 <__printf_chk@plt+0x296bc>
   2d234:	cmp	r3, #0
   2d238:	beq	2d268 <__printf_chk@plt+0x296c4>
   2d23c:	lsr	ip, r1, #5
   2d240:	cmp	r2, ip
   2d244:	bcc	2d260 <__printf_chk@plt+0x296bc>
   2d248:	ldr	r3, [r0]
   2d24c:	and	r1, r1, #31
   2d250:	ldr	r0, [r3, ip, lsl #2]
   2d254:	lsr	r0, r0, r1
   2d258:	and	r0, r0, #1
   2d25c:	bx	lr
   2d260:	mov	r0, #0
   2d264:	bx	lr
   2d268:	mov	r0, r3
   2d26c:	bx	lr
   2d270:	push	{r3, r4, r5, lr}
   2d274:	mov	r4, r0
   2d278:	mov	r5, r1
   2d27c:	bl	2d0a8 <__printf_chk@plt+0x29504>
   2d280:	cmp	r0, #0
   2d284:	popne	{r3, r4, r5, pc}
   2d288:	ldr	r2, [r4, #8]
   2d28c:	lsr	r3, r5, #5
   2d290:	mov	ip, #1
   2d294:	and	r5, r5, #31
   2d298:	cmp	r3, r2
   2d29c:	ldr	r2, [r4]
   2d2a0:	strhi	r3, [r4, #8]
   2d2a4:	mov	r0, #0
   2d2a8:	ldr	r1, [r2, r3, lsl #2]
   2d2ac:	orr	r5, r1, ip, lsl r5
   2d2b0:	str	r5, [r2, r3, lsl #2]
   2d2b4:	pop	{r3, r4, r5, pc}
   2d2b8:	push	{r4, r5}
   2d2bc:	ldr	r2, [r0, #8]
   2d2c0:	ldr	ip, [r0, #4]
   2d2c4:	cmp	r2, ip
   2d2c8:	bcs	2d308 <__printf_chk@plt+0x29764>
   2d2cc:	cmp	r1, #16777216	; 0x1000000
   2d2d0:	bhi	2d308 <__printf_chk@plt+0x29764>
   2d2d4:	lsr	ip, r1, #5
   2d2d8:	cmp	r2, ip
   2d2dc:	bcc	2d308 <__printf_chk@plt+0x29764>
   2d2e0:	ldr	r2, [r0]
   2d2e4:	and	r1, r1, #31
   2d2e8:	mov	r5, #1
   2d2ec:	ldr	r4, [r2, ip, lsl #2]
   2d2f0:	bic	r1, r4, r5, lsl r1
   2d2f4:	str	r1, [r2, ip, lsl #2]
   2d2f8:	ldr	r2, [r0, #8]
   2d2fc:	ldr	r3, [r0, #4]
   2d300:	cmp	r2, r3
   2d304:	bcc	2d310 <__printf_chk@plt+0x2976c>
   2d308:	pop	{r4, r5}
   2d30c:	bx	lr
   2d310:	pop	{r4, r5}
   2d314:	b	2d128 <__printf_chk@plt+0x29584>
   2d318:	push	{r4, lr}
   2d31c:	mov	r4, r0
   2d320:	ldr	r2, [r0, #8]
   2d324:	ldr	r3, [r0, #4]
   2d328:	cmp	r2, r3
   2d32c:	bcc	2d338 <__printf_chk@plt+0x29794>
   2d330:	mov	r0, #0
   2d334:	pop	{r4, pc}
   2d338:	bl	2d128 <__printf_chk@plt+0x29584>
   2d33c:	ldr	r0, [r4, #8]
   2d340:	ldr	r3, [r4, #4]
   2d344:	cmp	r0, r3
   2d348:	bcs	2d330 <__printf_chk@plt+0x2978c>
   2d34c:	cmp	r3, #0
   2d350:	beq	2d330 <__printf_chk@plt+0x2978c>
   2d354:	cmp	r0, #0
   2d358:	ldr	r3, [r4]
   2d35c:	beq	2d384 <__printf_chk@plt+0x297e0>
   2d360:	ldr	r3, [r3, r0, lsl #2]
   2d364:	add	r0, r0, #1
   2d368:	cmp	r3, #0
   2d36c:	lsl	r0, r0, #5
   2d370:	poplt	{r4, pc}
   2d374:	lsls	r3, r3, #1
   2d378:	sub	r0, r0, #1
   2d37c:	bpl	2d374 <__printf_chk@plt+0x297d0>
   2d380:	pop	{r4, pc}
   2d384:	ldr	r2, [r3]
   2d388:	cmp	r2, #0
   2d38c:	bne	2d360 <__printf_chk@plt+0x297bc>
   2d390:	b	2d330 <__printf_chk@plt+0x2978c>
   2d394:	push	{r3, lr}
   2d398:	bl	2d318 <__printf_chk@plt+0x29774>
   2d39c:	add	r0, r0, #7
   2d3a0:	lsr	r0, r0, #3
   2d3a4:	pop	{r3, pc}
   2d3a8:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2d3ac:	mov	r9, r1
   2d3b0:	mov	r4, r2
   2d3b4:	mov	r6, r0
   2d3b8:	bl	2d318 <__printf_chk@plt+0x29774>
   2d3bc:	add	r0, r0, #7
   2d3c0:	lsr	r1, r0, #3
   2d3c4:	cmp	r4, r1
   2d3c8:	bcc	2d470 <__printf_chk@plt+0x298cc>
   2d3cc:	ldmib	r6, {r3, ip}
   2d3d0:	cmp	ip, r3
   2d3d4:	bcs	2d470 <__printf_chk@plt+0x298cc>
   2d3d8:	cmp	r1, r4
   2d3dc:	movcc	r0, r1
   2d3e0:	movcs	r0, r4
   2d3e4:	cmn	ip, #1
   2d3e8:	subne	sl, r1, #1
   2d3ec:	movne	r4, #0
   2d3f0:	movne	r3, r4
   2d3f4:	beq	2d468 <__printf_chk@plt+0x298c4>
   2d3f8:	cmp	r3, r0
   2d3fc:	bcs	2d458 <__printf_chk@plt+0x298b4>
   2d400:	ldr	r2, [r6]
   2d404:	rsb	ip, r3, r1
   2d408:	rsb	r5, r3, sl
   2d40c:	add	r8, r3, #4
   2d410:	add	ip, r9, ip
   2d414:	lsl	r7, r4, #2
   2d418:	ldr	fp, [r2, r4, lsl #2]
   2d41c:	add	r3, r3, #1
   2d420:	mov	r2, #8
   2d424:	strb	fp, [r9, r5]
   2d428:	cmp	r3, r0
   2d42c:	beq	2d454 <__printf_chk@plt+0x298b0>
   2d430:	ldr	r5, [r6]
   2d434:	add	r3, r3, #1
   2d438:	cmp	r3, r8
   2d43c:	sub	ip, ip, #1
   2d440:	ldr	r5, [r5, r7]
   2d444:	lsr	r5, r5, r2
   2d448:	add	r2, r2, #8
   2d44c:	strb	r5, [ip, #-1]
   2d450:	bne	2d428 <__printf_chk@plt+0x29884>
   2d454:	ldr	ip, [r6, #8]
   2d458:	add	r4, r4, #1
   2d45c:	add	r2, ip, #1
   2d460:	cmp	r2, r4
   2d464:	bhi	2d3f8 <__printf_chk@plt+0x29854>
   2d468:	mov	r0, #0
   2d46c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2d470:	mvn	r0, #0
   2d474:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2d478:	cmp	r2, #2097152	; 0x200000
   2d47c:	push	{r3, r4, r5, r6, r7, lr}
   2d480:	mov	r4, r2
   2d484:	mov	r5, r1
   2d488:	mov	r7, r0
   2d48c:	bhi	2d520 <__printf_chk@plt+0x2997c>
   2d490:	lsl	r1, r2, #3
   2d494:	bl	2d0a8 <__printf_chk@plt+0x29504>
   2d498:	cmp	r0, #0
   2d49c:	popne	{r3, r4, r5, r6, r7, pc}
   2d4a0:	mov	r0, r7
   2d4a4:	bl	2d200 <__printf_chk@plt+0x2965c>
   2d4a8:	cmp	r4, #0
   2d4ac:	beq	2d50c <__printf_chk@plt+0x29968>
   2d4b0:	add	ip, r4, #3
   2d4b4:	add	r2, r5, r4
   2d4b8:	and	r3, ip, #3
   2d4bc:	mov	r1, r5
   2d4c0:	lsr	ip, ip, #2
   2d4c4:	lsl	r3, r3, #3
   2d4c8:	sub	ip, ip, #1
   2d4cc:	str	ip, [r7, #8]
   2d4d0:	ldr	r4, [r7]
   2d4d4:	cmp	r3, #0
   2d4d8:	ldrb	r6, [r1], #1
   2d4dc:	ldr	r5, [r4, ip, lsl #2]
   2d4e0:	orr	r5, r5, r6, lsl r3
   2d4e4:	sub	r3, r3, #8
   2d4e8:	str	r5, [r4, ip, lsl #2]
   2d4ec:	moveq	r3, #24
   2d4f0:	subeq	ip, ip, #1
   2d4f4:	cmp	r1, r2
   2d4f8:	bne	2d4d0 <__printf_chk@plt+0x2992c>
   2d4fc:	ldr	r2, [r7, #8]
   2d500:	ldr	r3, [r7, #4]
   2d504:	cmp	r2, r3
   2d508:	bcc	2d514 <__printf_chk@plt+0x29970>
   2d50c:	mov	r0, #0
   2d510:	pop	{r3, r4, r5, r6, r7, pc}
   2d514:	mov	r0, r7
   2d518:	bl	2d128 <__printf_chk@plt+0x29584>
   2d51c:	b	2d50c <__printf_chk@plt+0x29968>
   2d520:	mvn	r0, #0
   2d524:	pop	{r3, r4, r5, r6, r7, pc}
   2d528:	push	{r3, lr}
   2d52c:	bl	39ac <_exit@plt>
   2d530:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2d534:	sub	sp, sp, #172	; 0xac
   2d538:	ldrb	r5, [r3, #14]
   2d53c:	cmp	r2, #15
   2d540:	ldrb	r6, [r3, #6]
   2d544:	str	r0, [sp, #48]	; 0x30
   2d548:	ldrb	r4, [r3, #10]
   2d54c:	lsl	ip, r5, #16
   2d550:	ldrb	r0, [r3, #5]
   2d554:	lsl	r6, r6, #16
   2d558:	ldrb	r9, [r3, #9]
   2d55c:	ldrb	r8, [r3, #13]
   2d560:	lsl	r4, r4, #16
   2d564:	ldrb	r5, [r3, #2]
   2d568:	orr	r6, r6, r0, lsl #8
   2d56c:	ldrb	r0, [r3, #1]
   2d570:	orr	r4, r4, r9, lsl #8
   2d574:	ldrb	r9, [r3, #4]
   2d578:	orr	ip, ip, r8, lsl #8
   2d57c:	lsl	r5, r5, #16
   2d580:	ldrb	r8, [r3, #7]
   2d584:	ldrb	sl, [r3, #8]
   2d588:	orr	r6, r6, r9
   2d58c:	orr	r5, r5, r0, lsl #8
   2d590:	ldrb	r9, [r3, #11]
   2d594:	ldrb	r0, [r3, #12]
   2d598:	orr	r6, r6, r8, lsl #24
   2d59c:	ldr	r7, [pc, #2024]	; 2dd8c <__printf_chk@plt+0x2a1e8>
   2d5a0:	orr	r4, r4, sl
   2d5a4:	ldrb	r8, [r3]
   2d5a8:	orr	ip, ip, r0
   2d5ac:	ldrb	r0, [r3, #3]
   2d5b0:	orr	r4, r4, r9, lsl #24
   2d5b4:	add	r7, pc, r7
   2d5b8:	ldr	r9, [pc, #2000]	; 2dd90 <__printf_chk@plt+0x2a1ec>
   2d5bc:	orr	r5, r5, r8
   2d5c0:	ldrb	sl, [r3, #15]
   2d5c4:	orr	r5, r5, r0, lsl #24
   2d5c8:	mov	r0, r7
   2d5cc:	ldr	r7, [r0, r9]
   2d5d0:	lsl	r8, r4, #12
   2d5d4:	orr	ip, ip, sl, lsl #24
   2d5d8:	lsl	sl, r6, #6
   2d5dc:	orr	r6, r8, r6, lsr #20
   2d5e0:	orr	sl, sl, r5, lsr #26
   2d5e4:	str	r7, [sp, #96]	; 0x60
   2d5e8:	lsl	r7, ip, #18
   2d5ec:	ldr	r8, [sp, #96]	; 0x60
   2d5f0:	orr	r4, r7, r4, lsr #14
   2d5f4:	ubfx	ip, ip, #8, #20
   2d5f8:	str	ip, [sp, #52]	; 0x34
   2d5fc:	bic	r7, r4, #-67108864	; 0xfc000000
   2d600:	bic	r5, r5, #-67108864	; 0xfc000000
   2d604:	ldr	r4, [r8]
   2d608:	bic	r6, r6, #-67108864	; 0xfc000000
   2d60c:	bic	sl, sl, #-67108864	; 0xfc000000
   2d610:	str	r5, [sp, #64]	; 0x40
   2d614:	ldr	r5, [sp, #52]	; 0x34
   2d618:	bic	r6, r6, #16128	; 0x3f00
   2d61c:	bic	r7, r7, #1032192	; 0xfc000
   2d620:	bic	sl, sl, #252	; 0xfc
   2d624:	mov	ip, r1
   2d628:	add	r9, r6, r6, lsl #2
   2d62c:	add	fp, r7, r7, lsl #2
   2d630:	add	r1, sl, sl, lsl #2
   2d634:	add	r5, r5, r5, lsl #2
   2d638:	str	r6, [sp, #16]
   2d63c:	str	r7, [sp, #32]
   2d640:	mov	r8, #0
   2d644:	str	r9, [sp, #120]	; 0x78
   2d648:	str	fp, [sp, #100]	; 0x64
   2d64c:	str	r1, [sp, #124]	; 0x7c
   2d650:	str	r5, [sp, #76]	; 0x4c
   2d654:	str	r4, [sp, #164]	; 0xa4
   2d658:	bls	2d988 <__printf_chk@plt+0x29de4>
   2d65c:	mov	r1, ip
   2d660:	mov	fp, r8
   2d664:	str	r8, [sp, #8]
   2d668:	str	r8, [sp, #28]
   2d66c:	str	r8, [sp, #72]	; 0x48
   2d670:	ldrb	r4, [r1, #6]
   2d674:	add	ip, ip, #16
   2d678:	ldrb	r0, [r1, #5]
   2d67c:	sub	r2, r2, #16
   2d680:	ldrb	r9, [r1, #10]
   2d684:	ldrb	r5, [r1, #9]
   2d688:	lsl	r4, r4, #16
   2d68c:	orr	r4, r4, r0, lsl #8
   2d690:	ldrb	r0, [r1, #4]
   2d694:	ldrb	r6, [r1, #14]
   2d698:	lsl	r9, r9, #16
   2d69c:	ldrb	r7, [r1, #13]
   2d6a0:	orr	r4, r4, r0
   2d6a4:	orr	r9, r9, r5, lsl #8
   2d6a8:	ldrb	r0, [r1, #7]
   2d6ac:	ldrb	r5, [r1, #8]
   2d6b0:	lsl	r6, r6, #16
   2d6b4:	orr	r6, r6, r7, lsl #8
   2d6b8:	ldrb	r7, [r1, #2]
   2d6bc:	orr	r9, r9, r5
   2d6c0:	ldrb	r5, [r1, #12]
   2d6c4:	orr	r4, r4, r0, lsl #24
   2d6c8:	ldrb	r0, [r1, #11]
   2d6cc:	orr	r6, r6, r5
   2d6d0:	ldrb	r5, [r1, #15]
   2d6d4:	lsl	r7, r7, #16
   2d6d8:	str	r7, [sp, #40]	; 0x28
   2d6dc:	orr	r9, r9, r0, lsl #24
   2d6e0:	ldrb	r0, [r1, #1]
   2d6e4:	orr	r6, r6, r5, lsl #24
   2d6e8:	ldr	r5, [sp, #40]	; 0x28
   2d6ec:	mov	r7, #0
   2d6f0:	str	r7, [sp, #56]	; 0x38
   2d6f4:	orr	r7, r5, r0, lsl #8
   2d6f8:	ldrb	r0, [r1]
   2d6fc:	ldrb	r5, [r1, #3]
   2d700:	str	r9, [sp, #84]	; 0x54
   2d704:	orr	r7, r7, r0
   2d708:	mov	r0, #0
   2d70c:	str	r0, [sp, #80]	; 0x50
   2d710:	str	r0, [sp, #88]	; 0x58
   2d714:	orr	r7, r7, r5, lsl #24
   2d718:	ldrd	r0, [sp, #80]	; 0x50
   2d71c:	str	r6, [sp, #92]	; 0x5c
   2d720:	lsr	r6, r6, #8
   2d724:	orr	r0, r0, r4
   2d728:	str	r4, [sp, #60]	; 0x3c
   2d72c:	ldrd	r4, [sp, #88]	; 0x58
   2d730:	orr	r6, r6, #16777216	; 0x1000000
   2d734:	add	r6, r6, r8
   2d738:	ldr	r8, [sp, #8]
   2d73c:	orr	r4, r4, r9
   2d740:	lsr	r9, r0, #20
   2d744:	orr	r9, r9, r1, lsl #12
   2d748:	ldrd	r0, [sp, #56]	; 0x38
   2d74c:	lsr	r4, r4, #14
   2d750:	bic	r9, r9, #-67108864	; 0xfc000000
   2d754:	orr	r0, r0, r7
   2d758:	bic	r7, r7, #-67108864	; 0xfc000000
   2d75c:	str	r7, [sp, #40]	; 0x28
   2d760:	orr	r4, r4, r5, lsl #18
   2d764:	ldr	r7, [sp, #28]
   2d768:	lsr	r5, r0, #26
   2d76c:	orr	r5, r5, r1, lsl #6
   2d770:	ldr	r1, [sp, #72]	; 0x48
   2d774:	add	r9, r9, r7
   2d778:	str	r9, [sp, #24]
   2d77c:	ldr	r9, [sp, #40]	; 0x28
   2d780:	bic	r0, r4, #-67108864	; 0xfc000000
   2d784:	bic	r5, r5, #-67108864	; 0xfc000000
   2d788:	add	r0, r0, r8
   2d78c:	add	fp, r9, fp
   2d790:	str	r0, [sp, #28]
   2d794:	add	r0, r5, r1
   2d798:	str	r6, [sp, #68]	; 0x44
   2d79c:	ldr	r9, [sp, #16]
   2d7a0:	ldr	r4, [sp, #64]	; 0x40
   2d7a4:	ldr	r1, [sp, #76]	; 0x4c
   2d7a8:	umull	r8, r9, fp, r9
   2d7ac:	umull	r6, r7, fp, r4
   2d7b0:	umull	r4, r5, fp, sl
   2d7b4:	strd	r8, [sp]
   2d7b8:	ldr	r8, [sp, #64]	; 0x40
   2d7bc:	umlal	r6, r7, r1, r0
   2d7c0:	ldr	r1, [sp, #120]	; 0x78
   2d7c4:	umlal	r4, r5, r8, r0
   2d7c8:	ldrd	r8, [sp]
   2d7cc:	umlal	r8, r9, sl, r0
   2d7d0:	strd	r8, [sp]
   2d7d4:	ldr	r9, [sp, #28]
   2d7d8:	umlal	r6, r7, r1, r9
   2d7dc:	ldr	r9, [sp, #32]
   2d7e0:	ldr	r1, [sp, #28]
   2d7e4:	umull	r8, r9, fp, r9
   2d7e8:	strd	r8, [sp, #8]
   2d7ec:	ldr	r8, [sp, #100]	; 0x64
   2d7f0:	ldr	r9, [sp, #52]	; 0x34
   2d7f4:	umlal	r4, r5, r8, r1
   2d7f8:	ldr	r1, [sp, #100]	; 0x64
   2d7fc:	umull	r8, r9, fp, r9
   2d800:	ldr	fp, [sp, #24]
   2d804:	umlal	r6, r7, r1, fp
   2d808:	strd	r8, [sp, #40]	; 0x28
   2d80c:	ldr	fp, [sp, #16]
   2d810:	ldrd	r8, [sp, #8]
   2d814:	ldr	r1, [sp, #76]	; 0x4c
   2d818:	umlal	r8, r9, fp, r0
   2d81c:	ldr	fp, [sp, #28]
   2d820:	strd	r8, [sp, #8]
   2d824:	ldrd	r8, [sp]
   2d828:	umlal	r8, r9, r1, fp
   2d82c:	ldr	fp, [sp, #32]
   2d830:	strd	r8, [sp]
   2d834:	ldrd	r8, [sp, #40]	; 0x28
   2d838:	umlal	r8, r9, fp, r0
   2d83c:	ldr	r0, [sp, #24]
   2d840:	umlal	r4, r5, r1, r0
   2d844:	strd	r8, [sp, #40]	; 0x28
   2d848:	ldr	r1, [sp, #68]	; 0x44
   2d84c:	ldr	r8, [sp, #124]	; 0x7c
   2d850:	ldr	r9, [sp, #64]	; 0x40
   2d854:	umlal	r6, r7, r8, r1
   2d858:	ldr	r8, [sp, #28]
   2d85c:	ldrd	r0, [sp, #8]
   2d860:	umlal	r0, r1, r9, r8
   2d864:	lsr	fp, r6, #26
   2d868:	strd	r0, [sp, #8]
   2d86c:	ldrd	r0, [sp]
   2d870:	ldr	r8, [sp, #24]
   2d874:	umlal	r0, r1, r9, r8
   2d878:	ldr	r8, [sp, #28]
   2d87c:	orr	r9, fp, r7, lsl #6
   2d880:	ldr	fp, [sp, #68]	; 0x44
   2d884:	str	r9, [sp, #112]	; 0x70
   2d888:	strd	r0, [sp]
   2d88c:	ldrd	r0, [sp, #40]	; 0x28
   2d890:	umlal	r0, r1, sl, r8
   2d894:	ldrd	r8, [sp, #8]
   2d898:	strd	r0, [sp, #40]	; 0x28
   2d89c:	lsr	r1, r7, #26
   2d8a0:	ldr	r0, [sp, #120]	; 0x78
   2d8a4:	bic	r7, r6, #-67108864	; 0xfc000000
   2d8a8:	str	r1, [sp, #116]	; 0x74
   2d8ac:	ldr	r6, [sp, #68]	; 0x44
   2d8b0:	umlal	r4, r5, r0, fp
   2d8b4:	ldr	fp, [sp, #24]
   2d8b8:	ldrd	r0, [sp]
   2d8bc:	umlal	r8, r9, sl, fp
   2d8c0:	strd	r8, [sp, #8]
   2d8c4:	ldrd	r8, [sp, #112]	; 0x70
   2d8c8:	adds	r4, r4, r8
   2d8cc:	ldr	r8, [sp, #68]	; 0x44
   2d8d0:	adc	r5, r5, r9
   2d8d4:	ldr	r9, [sp, #100]	; 0x64
   2d8d8:	umlal	r0, r1, r9, r8
   2d8dc:	ldr	r8, [sp, #16]
   2d8e0:	bic	r9, r4, #-67108864	; 0xfc000000
   2d8e4:	str	r9, [sp, #72]	; 0x48
   2d8e8:	strd	r0, [sp]
   2d8ec:	ldrd	r0, [sp, #40]	; 0x28
   2d8f0:	umlal	r0, r1, r8, fp
   2d8f4:	lsr	r8, r4, #26
   2d8f8:	orr	r8, r8, r5, lsl #6
   2d8fc:	ldrd	r4, [sp, #8]
   2d900:	strd	r0, [sp, #40]	; 0x28
   2d904:	ldrd	r0, [sp]
   2d908:	adds	r0, r0, r8
   2d90c:	ldr	r8, [sp, #76]	; 0x4c
   2d910:	adc	r1, r1, #0
   2d914:	bic	r9, r0, #-67108864	; 0xfc000000
   2d918:	str	r9, [sp, #28]
   2d91c:	umlal	r4, r5, r8, r6
   2d920:	ldr	r8, [sp, #64]	; 0x40
   2d924:	strd	r4, [sp, #8]
   2d928:	lsr	r4, r0, #26
   2d92c:	orr	r4, r4, r1, lsl #6
   2d930:	ldrd	r0, [sp, #8]
   2d934:	adds	r0, r0, r4
   2d938:	ldrd	r4, [sp, #40]	; 0x28
   2d93c:	adc	r1, r1, #0
   2d940:	bic	r9, r0, #-67108864	; 0xfc000000
   2d944:	str	r9, [sp, #8]
   2d948:	umlal	r4, r5, r8, r6
   2d94c:	strd	r4, [sp, #40]	; 0x28
   2d950:	lsr	r4, r0, #26
   2d954:	orr	r4, r4, r1, lsl #6
   2d958:	ldrd	r0, [sp, #40]	; 0x28
   2d95c:	adds	r0, r0, r4
   2d960:	adc	r1, r1, #0
   2d964:	lsr	fp, r0, #26
   2d968:	cmp	r2, #15
   2d96c:	bic	r8, r0, #-67108864	; 0xfc000000
   2d970:	orr	fp, fp, r1, lsl #6
   2d974:	add	fp, fp, fp, lsl #2
   2d978:	add	fp, fp, r7
   2d97c:	bls	2d998 <__printf_chk@plt+0x29df4>
   2d980:	mov	r1, ip
   2d984:	b	2d670 <__printf_chk@plt+0x29acc>
   2d988:	mov	fp, r8
   2d98c:	str	r8, [sp, #8]
   2d990:	str	r8, [sp, #28]
   2d994:	str	r8, [sp, #72]	; 0x48
   2d998:	cmp	r2, #0
   2d99c:	beq	2db10 <__printf_chk@plt+0x29f6c>
   2d9a0:	add	r4, sp, #148	; 0x94
   2d9a4:	mov	r1, #0
   2d9a8:	ldrb	r0, [ip, r1]
   2d9ac:	strb	r0, [r4, r1]
   2d9b0:	add	r1, r1, #1
   2d9b4:	cmp	r1, r2
   2d9b8:	bne	2d9a8 <__printf_chk@plt+0x29e04>
   2d9bc:	add	r2, r1, #1
   2d9c0:	add	r5, sp, #168	; 0xa8
   2d9c4:	cmp	r2, #15
   2d9c8:	add	r2, r5, r1
   2d9cc:	mov	r0, #1
   2d9d0:	addls	r1, r4, r1
   2d9d4:	strb	r0, [r2, #-20]	; 0xffffffec
   2d9d8:	addls	r0, sp, #163	; 0xa3
   2d9dc:	movls	r2, #0
   2d9e0:	bhi	2d9f0 <__printf_chk@plt+0x29e4c>
   2d9e4:	strb	r2, [r1, #1]!
   2d9e8:	cmp	r1, r0
   2d9ec:	bne	2d9e4 <__printf_chk@plt+0x29e40>
   2d9f0:	ldrb	r1, [sp, #154]	; 0x9a
   2d9f4:	ldrb	r4, [sp, #153]	; 0x99
   2d9f8:	ldrb	r2, [sp, #158]	; 0x9e
   2d9fc:	lsl	r1, r1, #16
   2da00:	ldrb	r0, [sp, #162]	; 0xa2
   2da04:	orr	r4, r1, r4, lsl #8
   2da08:	ldrb	r1, [sp, #152]	; 0x98
   2da0c:	ldrb	r7, [sp, #157]	; 0x9d
   2da10:	lsl	r2, r2, #16
   2da14:	orr	r1, r4, r1
   2da18:	ldrb	r4, [sp, #155]	; 0x9b
   2da1c:	ldrb	r6, [sp, #161]	; 0xa1
   2da20:	lsl	r0, r0, #16
   2da24:	orr	r7, r2, r7, lsl #8
   2da28:	ldrb	r5, [sp, #160]	; 0xa0
   2da2c:	orr	r1, r1, r4, lsl #24
   2da30:	ldrb	r2, [sp, #156]	; 0x9c
   2da34:	ldrb	r4, [sp, #159]	; 0x9f
   2da38:	orr	r6, r0, r6, lsl #8
   2da3c:	orr	r5, r6, r5
   2da40:	orr	r2, r7, r2
   2da44:	ldrb	r0, [sp, #150]	; 0x96
   2da48:	mov	r7, #0
   2da4c:	ldrb	r6, [sp, #163]	; 0xa3
   2da50:	orr	r2, r2, r4, lsl #24
   2da54:	ldrb	r4, [sp, #149]	; 0x95
   2da58:	mov	r9, r7
   2da5c:	lsl	r0, r0, #16
   2da60:	str	r2, [sp, #132]	; 0x84
   2da64:	orr	r6, r5, r6, lsl #24
   2da68:	ldrb	r5, [sp, #148]	; 0x94
   2da6c:	orr	r0, r0, r4, lsl #8
   2da70:	str	r7, [sp, #128]	; 0x80
   2da74:	orr	r0, r0, r5
   2da78:	ldrd	r4, [sp, #128]	; 0x80
   2da7c:	str	r7, [sp, #104]	; 0x68
   2da80:	ldrb	r7, [sp, #151]	; 0x97
   2da84:	orr	r4, r4, r1
   2da88:	strd	r4, [sp, #40]	; 0x28
   2da8c:	str	r6, [sp, #140]	; 0x8c
   2da90:	add	r6, r8, r6, lsr #8
   2da94:	ldr	r8, [sp, #40]	; 0x28
   2da98:	orr	r4, r0, r7, lsl #24
   2da9c:	ldr	r0, [sp, #44]	; 0x2c
   2daa0:	str	r9, [sp, #136]	; 0x88
   2daa4:	str	r1, [sp, #108]	; 0x6c
   2daa8:	lsr	r9, r8, #20
   2daac:	orr	r9, r9, r0, lsl #12
   2dab0:	str	r6, [sp, #68]	; 0x44
   2dab4:	ldrd	r0, [sp, #104]	; 0x68
   2dab8:	bic	r9, r9, #-67108864	; 0xfc000000
   2dabc:	ldrd	r6, [sp, #136]	; 0x88
   2dac0:	orr	r0, r0, r4
   2dac4:	bic	r4, r4, #-67108864	; 0xfc000000
   2dac8:	orr	r6, r6, r2
   2dacc:	ldr	r2, [sp, #28]
   2dad0:	lsr	r5, r0, #26
   2dad4:	add	fp, fp, r4
   2dad8:	add	r9, r2, r9
   2dadc:	lsr	r2, r6, #14
   2dae0:	orr	r2, r2, r7, lsl #18
   2dae4:	orr	r5, r5, r1, lsl #6
   2dae8:	ldr	r6, [sp, #8]
   2daec:	bic	r2, r2, #-67108864	; 0xfc000000
   2daf0:	ldr	r7, [sp, #72]	; 0x48
   2daf4:	bic	r5, r5, #-67108864	; 0xfc000000
   2daf8:	add	r2, r6, r2
   2dafc:	str	r9, [sp, #24]
   2db00:	str	r2, [sp, #28]
   2db04:	add	r0, r7, r5
   2db08:	mov	r2, #0
   2db0c:	b	2d79c <__printf_chk@plt+0x29bf8>
   2db10:	ldr	r9, [sp, #72]	; 0x48
   2db14:	ldr	ip, [sp, #28]
   2db18:	add	r0, r9, fp, lsr #26
   2db1c:	ldr	r1, [sp, #8]
   2db20:	bic	sl, r0, #-67108864	; 0xfc000000
   2db24:	bic	fp, fp, #-67108864	; 0xfc000000
   2db28:	add	r0, ip, r0, lsr #26
   2db2c:	ldrb	r6, [r3, #18]
   2db30:	bic	ip, r0, #-67108864	; 0xfc000000
   2db34:	str	r2, [sp, #36]	; 0x24
   2db38:	add	r0, r1, r0, lsr #26
   2db3c:	bic	r4, r0, #-67108864	; 0xfc000000
   2db40:	str	r4, [sp, #16]
   2db44:	add	r8, r8, r0, lsr #26
   2db48:	lsl	r6, r6, #16
   2db4c:	bic	r5, r8, #-67108864	; 0xfc000000
   2db50:	str	r5, [sp, #52]	; 0x34
   2db54:	lsr	r8, r8, #26
   2db58:	add	r0, r5, #-67108864	; 0xfc000000
   2db5c:	add	r8, r8, r8, lsl #2
   2db60:	add	fp, r8, fp
   2db64:	ldr	r8, [sp, #16]
   2db68:	bic	r4, fp, #-67108864	; 0xfc000000
   2db6c:	add	r1, r4, #5
   2db70:	add	r5, sl, fp, lsr #26
   2db74:	bic	sl, r1, #-67108864	; 0xfc000000
   2db78:	add	r1, r5, r1, lsr #26
   2db7c:	bic	fp, r1, #-67108864	; 0xfc000000
   2db80:	add	r1, ip, r1, lsr #26
   2db84:	bic	r7, r1, #-67108864	; 0xfc000000
   2db88:	add	r1, r8, r1, lsr #26
   2db8c:	ldrb	r8, [r3, #17]
   2db90:	bic	r9, r1, #-67108864	; 0xfc000000
   2db94:	add	r0, r0, r1, lsr #26
   2db98:	str	r0, [sp, #56]	; 0x38
   2db9c:	orr	r8, r6, r8, lsl #8
   2dba0:	ldrb	r6, [r3, #22]
   2dba4:	lsr	r1, r0, #31
   2dba8:	ldrb	r0, [r3, #16]
   2dbac:	sub	r1, r1, #1
   2dbb0:	and	fp, fp, r1
   2dbb4:	and	sl, sl, r1
   2dbb8:	orr	r8, r8, r0
   2dbbc:	mvn	r0, r1
   2dbc0:	and	r4, r0, r4
   2dbc4:	and	r5, r0, r5
   2dbc8:	orr	r5, r5, fp
   2dbcc:	orr	sl, r4, sl
   2dbd0:	ldrb	r4, [r3, #21]
   2dbd4:	and	r7, r7, r1
   2dbd8:	and	r9, r9, r1
   2dbdc:	and	ip, r0, ip
   2dbe0:	str	r9, [sp, #32]
   2dbe4:	orr	sl, sl, r5, lsl #26
   2dbe8:	ldrb	r9, [r3, #19]
   2dbec:	orr	ip, ip, r7
   2dbf0:	str	sl, [sp, #28]
   2dbf4:	lsl	r6, r6, #16
   2dbf8:	ldrb	r7, [r3, #20]
   2dbfc:	orr	r4, r6, r4, lsl #8
   2dc00:	ldr	sl, [sp, #16]
   2dc04:	orr	r8, r8, r9, lsl #24
   2dc08:	ldrb	fp, [r3, #23]
   2dc0c:	orr	r4, r4, r7
   2dc10:	ldr	r6, [sp, #32]
   2dc14:	and	r9, r0, sl
   2dc18:	ldrb	r7, [r3, #26]
   2dc1c:	lsr	r5, r5, #6
   2dc20:	orr	r5, r5, ip, lsl #20
   2dc24:	orr	fp, r4, fp, lsl #24
   2dc28:	str	r5, [sp, #8]
   2dc2c:	orr	r5, r9, r6
   2dc30:	ldr	r4, [sp, #28]
   2dc34:	lsl	r7, r7, #16
   2dc38:	ldrb	r6, [r3, #25]
   2dc3c:	lsr	ip, ip, #12
   2dc40:	adds	sl, r8, r4
   2dc44:	ldrb	r8, [r3, #24]
   2dc48:	str	fp, [sp, #40]	; 0x28
   2dc4c:	mov	r9, #0
   2dc50:	orr	r6, r7, r6, lsl #8
   2dc54:	adc	fp, r9, #0
   2dc58:	orr	r6, r6, r8
   2dc5c:	ldrb	r8, [r3, #27]
   2dc60:	strd	sl, [sp, #16]
   2dc64:	mov	r7, #0
   2dc68:	str	fp, [sp, #32]
   2dc6c:	orr	fp, ip, r5, lsl #14
   2dc70:	ldr	ip, [sp, #52]	; 0x34
   2dc74:	orr	r8, r6, r8, lsl #24
   2dc78:	ldr	sl, [sp, #56]	; 0x38
   2dc7c:	ldr	r6, [sp, #40]	; 0x28
   2dc80:	and	r0, r0, ip
   2dc84:	lsr	ip, r5, #18
   2dc88:	mov	r5, r7
   2dc8c:	ldr	r7, [sp, #8]
   2dc90:	and	r9, r1, sl
   2dc94:	ldrb	r1, [r3, #30]
   2dc98:	orr	r0, r0, r9
   2dc9c:	adds	r4, r6, r7
   2dca0:	ldrb	sl, [r3, #29]
   2dca4:	ldrd	r6, [sp, #32]
   2dca8:	adc	r5, r5, #0
   2dcac:	ldrb	r9, [r3, #28]
   2dcb0:	lsl	r1, r1, #16
   2dcb4:	adds	r4, r4, r6
   2dcb8:	orr	sl, r1, sl, lsl #8
   2dcbc:	adc	r5, r5, r7
   2dcc0:	adds	r8, r8, fp
   2dcc4:	orr	sl, sl, r9
   2dcc8:	mov	r9, #0
   2dccc:	adc	r9, r9, #0
   2dcd0:	adds	r6, r5, r8
   2dcd4:	adc	r7, r2, r9
   2dcd8:	ldrb	r8, [sp, #16]
   2dcdc:	ldr	r9, [sp, #48]	; 0x30
   2dce0:	orr	r0, ip, r0, lsl #8
   2dce4:	ldrb	r3, [r3, #31]
   2dce8:	strb	r8, [r9]
   2dcec:	ldr	ip, [sp, #16]
   2dcf0:	orr	sl, sl, r3, lsl #24
   2dcf4:	adds	sl, sl, r0
   2dcf8:	ldr	r0, [sp, #48]	; 0x30
   2dcfc:	adds	r8, r7, sl
   2dd00:	lsr	r3, ip, #8
   2dd04:	lsr	r1, ip, #16
   2dd08:	strb	r3, [r9, #1]
   2dd0c:	lsr	r3, ip, #24
   2dd10:	ldr	ip, [sp, #96]	; 0x60
   2dd14:	strb	r1, [r9, #2]
   2dd18:	strb	r3, [r9, #3]
   2dd1c:	lsr	r3, r6, #8
   2dd20:	ldr	r1, [sp, #164]	; 0xa4
   2dd24:	ldr	r2, [ip]
   2dd28:	strb	r6, [r0, #8]
   2dd2c:	cmp	r1, r2
   2dd30:	strb	r4, [r0, #4]
   2dd34:	lsr	r2, r8, #16
   2dd38:	lsr	r1, r8, #8
   2dd3c:	strb	r8, [r0, #12]
   2dd40:	lsr	r8, r8, #24
   2dd44:	strb	r2, [r0, #14]
   2dd48:	lsr	r2, r4, #8
   2dd4c:	strb	r3, [r0, #9]
   2dd50:	lsr	r3, r6, #16
   2dd54:	strb	r1, [r0, #13]
   2dd58:	lsr	r6, r6, #24
   2dd5c:	strb	r3, [r0, #10]
   2dd60:	lsr	r3, r4, #16
   2dd64:	strb	r8, [r0, #15]
   2dd68:	lsr	r4, r4, #24
   2dd6c:	strb	r6, [r0, #11]
   2dd70:	strb	r2, [r0, #5]
   2dd74:	strb	r3, [r0, #6]
   2dd78:	strb	r4, [r0, #7]
   2dd7c:	bne	2dd88 <__printf_chk@plt+0x2a1e4>
   2dd80:	add	sp, sp, #172	; 0xac
   2dd84:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2dd88:	bl	36f4 <__stack_chk_fail@plt>
   2dd8c:	andeq	sl, r3, ip, asr #12
   2dd90:	muleq	r0, ip, r3
   2dd94:	push	{r4, r5}
   2dd98:	cmp	r2, #256	; 0x100
   2dd9c:	ldrb	r3, [r1, #2]
   2dda0:	ldrb	r4, [r1, #1]
   2dda4:	ldrb	ip, [r1]
   2dda8:	ldrb	r2, [r1, #3]
   2ddac:	lsl	r3, r3, #16
   2ddb0:	orr	r3, r3, r4, lsl #8
   2ddb4:	orr	r3, r3, ip
   2ddb8:	orr	r3, r3, r2, lsl #24
   2ddbc:	str	r3, [r0, #16]
   2ddc0:	ldrb	r3, [r1, #6]
   2ddc4:	ldrb	r4, [r1, #5]
   2ddc8:	ldrb	ip, [r1, #4]
   2ddcc:	ldrb	r2, [r1, #7]
   2ddd0:	lsl	r3, r3, #16
   2ddd4:	orr	r3, r3, r4, lsl #8
   2ddd8:	orr	r3, r3, ip
   2dddc:	orr	r3, r3, r2, lsl #24
   2dde0:	str	r3, [r0, #20]
   2dde4:	ldrb	r3, [r1, #10]
   2dde8:	ldrb	r4, [r1, #9]
   2ddec:	ldrb	ip, [r1, #8]
   2ddf0:	ldrb	r2, [r1, #11]
   2ddf4:	lsl	r3, r3, #16
   2ddf8:	orr	r3, r3, r4, lsl #8
   2ddfc:	orr	r3, r3, ip
   2de00:	orr	r3, r3, r2, lsl #24
   2de04:	str	r3, [r0, #24]
   2de08:	ldrb	r3, [r1, #14]
   2de0c:	ldrb	r4, [r1, #13]
   2de10:	ldrb	ip, [r1, #12]
   2de14:	ldrb	r2, [r1, #15]
   2de18:	lsl	r3, r3, #16
   2de1c:	orr	r3, r3, r4, lsl #8
   2de20:	orr	r3, r3, ip
   2de24:	orr	r3, r3, r2, lsl #24
   2de28:	str	r3, [r0, #28]
   2de2c:	beq	2df64 <__printf_chk@plt+0x2a3c0>
   2de30:	ldr	r3, [pc, #316]	; 2df74 <__printf_chk@plt+0x2a3d0>
   2de34:	add	r3, pc, r3
   2de38:	add	r3, r3, #16
   2de3c:	ldrb	r2, [r1, #2]
   2de40:	ldrb	r5, [r1, #1]
   2de44:	ldrb	r4, [r1]
   2de48:	ldrb	ip, [r1, #3]
   2de4c:	lsl	r2, r2, #16
   2de50:	orr	r2, r2, r5, lsl #8
   2de54:	orr	r2, r2, r4
   2de58:	orr	r2, r2, ip, lsl #24
   2de5c:	str	r2, [r0, #32]
   2de60:	ldrb	r2, [r1, #6]
   2de64:	ldrb	r5, [r1, #5]
   2de68:	ldrb	r4, [r1, #4]
   2de6c:	ldrb	ip, [r1, #7]
   2de70:	lsl	r2, r2, #16
   2de74:	orr	r2, r2, r5, lsl #8
   2de78:	orr	r2, r2, r4
   2de7c:	orr	r2, r2, ip, lsl #24
   2de80:	str	r2, [r0, #36]	; 0x24
   2de84:	ldrb	r2, [r1, #10]
   2de88:	ldrb	r5, [r1, #9]
   2de8c:	ldrb	r4, [r1, #8]
   2de90:	ldrb	ip, [r1, #11]
   2de94:	lsl	r2, r2, #16
   2de98:	orr	r2, r2, r5, lsl #8
   2de9c:	orr	r2, r2, r4
   2dea0:	orr	r2, r2, ip, lsl #24
   2dea4:	str	r2, [r0, #40]	; 0x28
   2dea8:	ldrb	r2, [r1, #14]
   2deac:	ldrb	r4, [r1, #13]
   2deb0:	ldrb	ip, [r1, #12]
   2deb4:	lsl	r2, r2, #16
   2deb8:	ldrb	r1, [r1, #15]
   2debc:	orr	r2, r2, r4, lsl #8
   2dec0:	orr	r2, r2, ip
   2dec4:	orr	r2, r2, r1, lsl #24
   2dec8:	str	r2, [r0, #44]	; 0x2c
   2decc:	ldrb	r2, [r3, #2]
   2ded0:	ldrb	r4, [r3, #1]
   2ded4:	ldrb	ip, [r3]
   2ded8:	ldrb	r1, [r3, #3]
   2dedc:	lsl	r2, r2, #16
   2dee0:	orr	r2, r2, r4, lsl #8
   2dee4:	orr	r2, r2, ip
   2dee8:	orr	r2, r2, r1, lsl #24
   2deec:	str	r2, [r0]
   2def0:	ldrb	r2, [r3, #6]
   2def4:	ldrb	r4, [r3, #5]
   2def8:	ldrb	ip, [r3, #4]
   2defc:	ldrb	r1, [r3, #7]
   2df00:	lsl	r2, r2, #16
   2df04:	orr	r2, r2, r4, lsl #8
   2df08:	orr	r2, r2, ip
   2df0c:	orr	r2, r2, r1, lsl #24
   2df10:	str	r2, [r0, #4]
   2df14:	ldrb	r2, [r3, #10]
   2df18:	ldrb	r4, [r3, #9]
   2df1c:	ldrb	ip, [r3, #8]
   2df20:	ldrb	r1, [r3, #11]
   2df24:	lsl	r2, r2, #16
   2df28:	orr	r2, r2, r4, lsl #8
   2df2c:	orr	r2, r2, ip
   2df30:	orr	r2, r2, r1, lsl #24
   2df34:	str	r2, [r0, #8]
   2df38:	ldrb	ip, [r3, #14]
   2df3c:	ldrb	r4, [r3, #13]
   2df40:	ldrb	r1, [r3, #12]
   2df44:	ldrb	r2, [r3, #15]
   2df48:	lsl	ip, ip, #16
   2df4c:	orr	r3, ip, r4, lsl #8
   2df50:	orr	r3, r3, r1
   2df54:	orr	r3, r3, r2, lsl #24
   2df58:	str	r3, [r0, #12]
   2df5c:	pop	{r4, r5}
   2df60:	bx	lr
   2df64:	ldr	r3, [pc, #12]	; 2df78 <__printf_chk@plt+0x2a3d4>
   2df68:	add	r1, r1, #16
   2df6c:	add	r3, pc, r3
   2df70:	b	2de3c <__printf_chk@plt+0x2a298>
   2df74:			; <UNDEFINED> instruction: 0x0000bdb8
   2df78:	andeq	fp, r0, r0, lsl #25
   2df7c:	cmp	r2, #0
   2df80:	push	{r4, r5}
   2df84:	streq	r2, [r0, #48]	; 0x30
   2df88:	beq	2dfd0 <__printf_chk@plt+0x2a42c>
   2df8c:	ldrb	r3, [r2, #2]
   2df90:	ldrb	r5, [r2, #1]
   2df94:	ldrb	r4, [r2]
   2df98:	ldrb	ip, [r2, #3]
   2df9c:	lsl	r3, r3, #16
   2dfa0:	orr	r3, r3, r5, lsl #8
   2dfa4:	orr	r3, r3, r4
   2dfa8:	orr	r3, r3, ip, lsl #24
   2dfac:	str	r3, [r0, #48]	; 0x30
   2dfb0:	ldrb	r4, [r2, #6]
   2dfb4:	ldrb	r5, [r2, #5]
   2dfb8:	ldrb	ip, [r2, #4]
   2dfbc:	ldrb	r3, [r2, #7]
   2dfc0:	lsl	r4, r4, #16
   2dfc4:	orr	r2, r4, r5, lsl #8
   2dfc8:	orr	r2, r2, ip
   2dfcc:	orr	r2, r2, r3, lsl #24
   2dfd0:	str	r2, [r0, #52]	; 0x34
   2dfd4:	ldrb	r3, [r1, #2]
   2dfd8:	ldrb	r4, [r1, #1]
   2dfdc:	ldrb	ip, [r1]
   2dfe0:	ldrb	r2, [r1, #3]
   2dfe4:	lsl	r3, r3, #16
   2dfe8:	orr	r3, r3, r4, lsl #8
   2dfec:	orr	r3, r3, ip
   2dff0:	orr	r3, r3, r2, lsl #24
   2dff4:	str	r3, [r0, #56]	; 0x38
   2dff8:	ldrb	r3, [r1, #6]
   2dffc:	ldrb	r4, [r1, #5]
   2e000:	ldrb	ip, [r1, #4]
   2e004:	ldrb	r2, [r1, #7]
   2e008:	lsl	r3, r3, #16
   2e00c:	orr	r3, r3, r4, lsl #8
   2e010:	orr	r3, r3, ip
   2e014:	orr	r3, r3, r2, lsl #24
   2e018:	str	r3, [r0, #60]	; 0x3c
   2e01c:	pop	{r4, r5}
   2e020:	bx	lr
   2e024:	ldr	ip, [pc, #3028]	; 2ec00 <__printf_chk@plt+0x2b05c>
   2e028:	cmp	r3, #0
   2e02c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2e030:	add	ip, pc, ip
   2e034:	ldr	r4, [pc, #3016]	; 2ec04 <__printf_chk@plt+0x2b060>
   2e038:	sub	sp, sp, #260	; 0x104
   2e03c:	str	r3, [sp, #176]	; 0xb0
   2e040:	mov	r3, ip
   2e044:	str	r0, [sp, #168]	; 0xa8
   2e048:	str	r1, [sp, #36]	; 0x24
   2e04c:	str	r2, [sp, #68]	; 0x44
   2e050:	ldr	r4, [ip, r4]
   2e054:	ldr	r3, [r4]
   2e058:	str	r4, [sp, #172]	; 0xac
   2e05c:	str	r3, [sp, #252]	; 0xfc
   2e060:	beq	2eb9c <__printf_chk@plt+0x2aff8>
   2e064:	ldr	r2, [sp, #168]	; 0xa8
   2e068:	add	r1, sp, #188	; 0xbc
   2e06c:	ldr	r4, [sp, #168]	; 0xa8
   2e070:	ldr	r5, [sp, #168]	; 0xa8
   2e074:	ldr	r6, [sp, #168]	; 0xa8
   2e078:	ldr	r7, [sp, #168]	; 0xa8
   2e07c:	ldr	r8, [sp, #168]	; 0xa8
   2e080:	ldr	r9, [sp, #168]	; 0xa8
   2e084:	ldr	sl, [sp, #168]	; 0xa8
   2e088:	ldr	fp, [sp, #168]	; 0xa8
   2e08c:	ldr	ip, [sp, #168]	; 0xa8
   2e090:	ldr	r0, [r0, #48]	; 0x30
   2e094:	ldr	r2, [r2]
   2e098:	ldr	r3, [sp, #176]	; 0xb0
   2e09c:	ldr	r4, [r4, #4]
   2e0a0:	ldr	r5, [r5, #8]
   2e0a4:	ldr	r6, [r6, #12]
   2e0a8:	ldr	r7, [r7, #16]
   2e0ac:	ldr	r8, [r8, #20]
   2e0b0:	ldr	r9, [r9, #24]
   2e0b4:	ldr	sl, [sl, #28]
   2e0b8:	ldr	fp, [fp, #32]
   2e0bc:	ldr	ip, [ip, #36]	; 0x24
   2e0c0:	str	r0, [sp, #180]	; 0xb4
   2e0c4:	str	r1, [sp, #60]	; 0x3c
   2e0c8:	str	r2, [sp, #72]	; 0x48
   2e0cc:	str	r3, [sp, #52]	; 0x34
   2e0d0:	mov	r3, #0
   2e0d4:	str	r4, [sp, #76]	; 0x4c
   2e0d8:	str	r5, [sp, #80]	; 0x50
   2e0dc:	str	r0, [sp, #48]	; 0x30
   2e0e0:	str	r6, [sp, #84]	; 0x54
   2e0e4:	str	r7, [sp, #88]	; 0x58
   2e0e8:	str	r8, [sp, #92]	; 0x5c
   2e0ec:	str	r9, [sp, #96]	; 0x60
   2e0f0:	str	sl, [sp, #100]	; 0x64
   2e0f4:	str	fp, [sp, #104]	; 0x68
   2e0f8:	str	ip, [sp, #108]	; 0x6c
   2e0fc:	ldr	r0, [sp, #168]	; 0xa8
   2e100:	ldr	r1, [sp, #168]	; 0xa8
   2e104:	ldr	r2, [sp, #168]	; 0xa8
   2e108:	ldr	r4, [sp, #168]	; 0xa8
   2e10c:	ldr	r5, [sp, #168]	; 0xa8
   2e110:	ldr	r0, [r0, #40]	; 0x28
   2e114:	ldr	r1, [r1, #44]	; 0x2c
   2e118:	ldr	r2, [r2, #52]	; 0x34
   2e11c:	ldr	r4, [r4, #56]	; 0x38
   2e120:	ldr	r5, [r5, #60]	; 0x3c
   2e124:	str	r0, [sp, #112]	; 0x70
   2e128:	str	r1, [sp, #116]	; 0x74
   2e12c:	str	r2, [sp, #64]	; 0x40
   2e130:	str	r4, [sp, #120]	; 0x78
   2e134:	str	r5, [sp, #124]	; 0x7c
   2e138:	ldr	r6, [sp, #52]	; 0x34
   2e13c:	cmp	r6, #63	; 0x3f
   2e140:	bhi	2ebf0 <__printf_chk@plt+0x2b04c>
   2e144:	ldr	r0, [sp, #36]	; 0x24
   2e148:	add	ip, sp, #188	; 0xbc
   2e14c:	mov	r3, #0
   2e150:	mov	r1, r6
   2e154:	ldrb	r2, [r0, r3]
   2e158:	strb	r2, [ip, r3]
   2e15c:	add	r3, r3, #1
   2e160:	cmp	r1, r3
   2e164:	bhi	2e154 <__printf_chk@plt+0x2a5b0>
   2e168:	add	r8, sp, #188	; 0xbc
   2e16c:	str	r8, [sp, #36]	; 0x24
   2e170:	str	r8, [sp, #40]	; 0x28
   2e174:	add	r0, sp, #108	; 0x6c
   2e178:	ldr	sl, [sp, #124]	; 0x7c
   2e17c:	ldr	fp, [sp, #100]	; 0x64
   2e180:	ldm	r0, {r0, r1, r2}
   2e184:	ldr	r3, [sp, #96]	; 0x60
   2e188:	ldr	r4, [sp, #92]	; 0x5c
   2e18c:	str	sl, [sp, #156]	; 0x9c
   2e190:	str	fp, [sp, #28]
   2e194:	str	r3, [sp, #24]
   2e198:	str	r4, [sp, #20]
   2e19c:	mov	r4, #10
   2e1a0:	ldr	r8, [sp, #84]	; 0x54
   2e1a4:	str	r4, [sp, #44]	; 0x2c
   2e1a8:	str	r1, [sp, #12]
   2e1ac:	str	r2, [sp, #56]	; 0x38
   2e1b0:	str	r0, [sp, #8]
   2e1b4:	ldr	r5, [sp, #120]	; 0x78
   2e1b8:	ldr	r6, [sp, #64]	; 0x40
   2e1bc:	ldr	r7, [sp, #48]	; 0x30
   2e1c0:	ldr	ip, [sp, #104]	; 0x68
   2e1c4:	ldr	r3, [sp, #88]	; 0x58
   2e1c8:	ldr	r9, [sp, #80]	; 0x50
   2e1cc:	ldr	sl, [sp, #76]	; 0x4c
   2e1d0:	ldr	fp, [sp, #72]	; 0x48
   2e1d4:	ldr	r4, [sp, #156]	; 0x9c
   2e1d8:	ldr	r1, [sp, #24]
   2e1dc:	ldr	r2, [sp, #28]
   2e1e0:	ldr	r0, [sp, #20]
   2e1e4:	str	r8, [sp, #16]
   2e1e8:	add	fp, fp, r3
   2e1ec:	add	sl, sl, r0
   2e1f0:	eor	r7, r7, fp
   2e1f4:	add	r9, r9, r1
   2e1f8:	ldr	r8, [sp, #16]
   2e1fc:	eor	r6, r6, sl
   2e200:	ror	r7, r7, #16
   2e204:	str	r9, [sp, #28]
   2e208:	eor	r5, r5, r9
   2e20c:	add	r9, ip, r7
   2e210:	ldr	ip, [sp, #8]
   2e214:	add	r8, r8, r2
   2e218:	ror	r6, r6, #16
   2e21c:	str	r8, [sp, #32]
   2e220:	eor	r4, r4, r8
   2e224:	add	r8, ip, r6
   2e228:	ldr	ip, [sp, #12]
   2e22c:	ror	r5, r5, #16
   2e230:	ror	r4, r4, #16
   2e234:	eor	r3, r9, r3
   2e238:	add	ip, ip, r5
   2e23c:	str	ip, [sp, #24]
   2e240:	ldr	ip, [sp, #56]	; 0x38
   2e244:	eor	r0, r8, r0
   2e248:	ror	r3, r3, #20
   2e24c:	str	r3, [sp, #56]	; 0x38
   2e250:	add	ip, ip, r4
   2e254:	str	ip, [sp, #128]	; 0x80
   2e258:	ldr	ip, [sp, #24]
   2e25c:	ror	r0, r0, #20
   2e260:	add	fp, r3, fp
   2e264:	add	sl, r0, sl
   2e268:	eor	r1, ip, r1
   2e26c:	ldr	ip, [sp, #128]	; 0x80
   2e270:	str	sl, [sp, #20]
   2e274:	eor	r7, fp, r7
   2e278:	eor	r2, ip, r2
   2e27c:	ldr	sl, [sp, #32]
   2e280:	ldr	r3, [sp, #28]
   2e284:	ror	r1, r1, #20
   2e288:	str	fp, [sp, #132]	; 0x84
   2e28c:	ror	r2, r2, #20
   2e290:	ldr	fp, [sp, #20]
   2e294:	add	r3, r1, r3
   2e298:	add	ip, r2, sl
   2e29c:	eor	r5, r3, r5
   2e2a0:	eor	r6, fp, r6
   2e2a4:	eor	r4, ip, r4
   2e2a8:	str	r3, [sp, #28]
   2e2ac:	ror	r7, r7, #24
   2e2b0:	ldr	r3, [sp, #24]
   2e2b4:	add	r9, r7, r9
   2e2b8:	ldr	fp, [sp, #128]	; 0x80
   2e2bc:	ror	r6, r6, #24
   2e2c0:	str	r9, [sp, #12]
   2e2c4:	ror	r5, r5, #24
   2e2c8:	ror	r4, r4, #24
   2e2cc:	add	sl, r6, r8
   2e2d0:	add	r9, r5, r3
   2e2d4:	add	r8, r4, fp
   2e2d8:	ldr	r3, [sp, #12]
   2e2dc:	eor	r0, sl, r0
   2e2e0:	ldr	fp, [sp, #56]	; 0x38
   2e2e4:	eor	r1, r9, r1
   2e2e8:	ror	r0, r0, #25
   2e2ec:	eor	r2, r8, r2
   2e2f0:	eor	r3, r3, fp
   2e2f4:	ldr	fp, [sp, #132]	; 0x84
   2e2f8:	ror	r1, r1, #25
   2e2fc:	ror	r2, r2, #25
   2e300:	add	fp, r0, fp
   2e304:	str	fp, [sp, #56]	; 0x38
   2e308:	ldr	fp, [sp, #20]
   2e30c:	ror	r3, r3, #25
   2e310:	add	ip, r3, ip
   2e314:	add	fp, r1, fp
   2e318:	str	fp, [sp, #8]
   2e31c:	ldr	fp, [sp, #28]
   2e320:	eor	r5, ip, r5
   2e324:	add	fp, r2, fp
   2e328:	str	fp, [sp, #24]
   2e32c:	ldr	fp, [sp, #8]
   2e330:	ror	r5, r5, #16
   2e334:	add	sl, r5, sl
   2e338:	str	sl, [sp, #32]
   2e33c:	eor	r7, fp, r7
   2e340:	ldr	fp, [sp, #56]	; 0x38
   2e344:	eor	r3, sl, r3
   2e348:	eor	r4, fp, r4
   2e34c:	ldr	fp, [sp, #24]
   2e350:	ror	r3, r3, #20
   2e354:	ror	r7, r7, #16
   2e358:	eor	r6, fp, r6
   2e35c:	ror	r4, r4, #16
   2e360:	add	r9, r4, r9
   2e364:	str	r9, [sp, #20]
   2e368:	ldr	r9, [sp, #12]
   2e36c:	ror	r6, r6, #16
   2e370:	add	r8, r7, r8
   2e374:	add	ip, r3, ip
   2e378:	add	r9, r6, r9
   2e37c:	str	r9, [sp, #28]
   2e380:	ldr	sl, [sp, #20]
   2e384:	eor	r2, r9, r2
   2e388:	str	ip, [sp, #16]
   2e38c:	eor	r1, r8, r1
   2e390:	eor	r0, sl, r0
   2e394:	ldr	ip, [sp, #56]	; 0x38
   2e398:	ror	r2, r2, #20
   2e39c:	str	r2, [sp, #132]	; 0x84
   2e3a0:	ror	r0, r0, #20
   2e3a4:	ldr	r2, [sp, #8]
   2e3a8:	add	fp, r0, ip
   2e3ac:	str	r3, [sp, #128]	; 0x80
   2e3b0:	ldr	ip, [sp, #24]
   2e3b4:	ror	r1, r1, #20
   2e3b8:	ldr	r3, [sp, #132]	; 0x84
   2e3bc:	add	sl, r1, r2
   2e3c0:	ldr	r2, [sp, #16]
   2e3c4:	eor	r4, fp, r4
   2e3c8:	add	r9, r3, ip
   2e3cc:	ldr	ip, [sp, #20]
   2e3d0:	eor	r6, r9, r6
   2e3d4:	eor	r5, r2, r5
   2e3d8:	ldr	r2, [sp, #28]
   2e3dc:	eor	r7, sl, r7
   2e3e0:	ror	r4, r4, #24
   2e3e4:	ror	r6, r6, #24
   2e3e8:	ldr	r3, [sp, #32]
   2e3ec:	add	ip, r4, ip
   2e3f0:	ror	r5, r5, #24
   2e3f4:	str	ip, [sp, #12]
   2e3f8:	add	ip, r6, r2
   2e3fc:	ldr	r2, [sp, #128]	; 0x80
   2e400:	add	r3, r5, r3
   2e404:	ror	r7, r7, #24
   2e408:	add	r8, r7, r8
   2e40c:	str	r3, [sp, #8]
   2e410:	str	r8, [sp, #56]	; 0x38
   2e414:	eor	r8, r3, r2
   2e418:	ldr	r3, [sp, #12]
   2e41c:	ldr	r2, [sp, #56]	; 0x38
   2e420:	eor	r0, r3, r0
   2e424:	ldr	r3, [sp, #132]	; 0x84
   2e428:	eor	r1, r2, r1
   2e42c:	ldr	r2, [sp, #44]	; 0x2c
   2e430:	eor	r3, ip, r3
   2e434:	str	r3, [sp, #24]
   2e438:	ror	r3, r8, #25
   2e43c:	ldr	r8, [sp, #24]
   2e440:	subs	r2, r2, #1
   2e444:	ror	r0, r0, #25
   2e448:	str	r2, [sp, #44]	; 0x2c
   2e44c:	ror	r1, r1, #25
   2e450:	ror	r2, r8, #25
   2e454:	bne	2e1e8 <__printf_chk@plt+0x2a644>
   2e458:	str	r4, [sp, #156]	; 0x9c
   2e45c:	ldr	r4, [sp, #36]	; 0x24
   2e460:	ldr	r8, [sp, #16]
   2e464:	str	r0, [sp, #20]
   2e468:	ldrb	r4, [r4, #2]
   2e46c:	ldr	r0, [sp, #8]
   2e470:	str	r1, [sp, #24]
   2e474:	str	r4, [sp, #16]
   2e478:	ldr	r4, [sp, #48]	; 0x30
   2e47c:	ldr	r1, [sp, #12]
   2e480:	add	r7, r7, r4
   2e484:	str	r7, [sp, #144]	; 0x90
   2e488:	ldr	r7, [sp, #36]	; 0x24
   2e48c:	adds	r4, r4, #1
   2e490:	str	r4, [sp, #48]	; 0x30
   2e494:	ldr	r4, [sp, #36]	; 0x24
   2e498:	ldrb	r7, [r7, #6]
   2e49c:	str	r2, [sp, #28]
   2e4a0:	ldrb	r4, [r4, #1]
   2e4a4:	str	r7, [sp, #8]
   2e4a8:	ldr	r7, [sp, #72]	; 0x48
   2e4ac:	str	r4, [sp, #12]
   2e4b0:	add	fp, fp, r7
   2e4b4:	str	fp, [sp, #4]
   2e4b8:	ldr	fp, [sp, #36]	; 0x24
   2e4bc:	ldr	r4, [sp, #16]
   2e4c0:	ldr	r2, [sp, #56]	; 0x38
   2e4c4:	ldrb	fp, [fp, #10]
   2e4c8:	lsl	r4, r4, #16
   2e4cc:	str	r4, [sp, #16]
   2e4d0:	ldr	r4, [sp, #36]	; 0x24
   2e4d4:	str	fp, [sp, #44]	; 0x2c
   2e4d8:	ldr	fp, [sp, #8]
   2e4dc:	ldrb	r7, [r4, #14]
   2e4e0:	ldr	r4, [sp, #16]
   2e4e4:	lsl	fp, fp, #16
   2e4e8:	str	fp, [sp, #8]
   2e4ec:	ldr	fp, [sp, #12]
   2e4f0:	lsl	r7, r7, #16
   2e4f4:	orr	r4, r4, fp, lsl #8
   2e4f8:	str	r4, [sp, #12]
   2e4fc:	ldr	r4, [sp, #36]	; 0x24
   2e500:	ldr	fp, [sp, #44]	; 0x2c
   2e504:	str	r7, [sp, #56]	; 0x38
   2e508:	ldrb	r4, [r4]
   2e50c:	lsl	fp, fp, #16
   2e510:	str	fp, [sp, #44]	; 0x2c
   2e514:	ldr	fp, [sp, #12]
   2e518:	str	r4, [sp, #16]
   2e51c:	ldr	r4, [sp, #36]	; 0x24
   2e520:	ldrb	r4, [r4, #18]
   2e524:	str	r4, [sp, #32]
   2e528:	ldr	r4, [sp, #16]
   2e52c:	orr	r7, fp, r4
   2e530:	ldr	r4, [sp, #36]	; 0x24
   2e534:	ldrb	fp, [r4, #3]
   2e538:	ldr	r4, [sp, #76]	; 0x4c
   2e53c:	add	sl, sl, r4
   2e540:	ldr	r4, [sp, #32]
   2e544:	lsl	r4, r4, #16
   2e548:	str	r4, [sp, #160]	; 0xa0
   2e54c:	ldr	r4, [sp, #36]	; 0x24
   2e550:	ldrb	r4, [r4, #22]
   2e554:	str	r4, [sp, #16]
   2e558:	ldr	r4, [sp, #80]	; 0x50
   2e55c:	add	r9, r9, r4
   2e560:	ldr	r4, [sp, #84]	; 0x54
   2e564:	add	r8, r8, r4
   2e568:	ldr	r4, [sp, #88]	; 0x58
   2e56c:	add	r3, r3, r4
   2e570:	ldr	r4, [sp, #92]	; 0x5c
   2e574:	str	r3, [sp, #32]
   2e578:	ldr	r3, [sp, #20]
   2e57c:	add	r3, r3, r4
   2e580:	str	r3, [sp, #20]
   2e584:	ldr	r3, [sp, #16]
   2e588:	ldr	r4, [sp, #24]
   2e58c:	lsl	r3, r3, #16
   2e590:	str	r3, [sp, #164]	; 0xa4
   2e594:	ldr	r3, [sp, #96]	; 0x60
   2e598:	add	r4, r4, r3
   2e59c:	ldr	r3, [sp, #100]	; 0x64
   2e5a0:	str	r4, [sp, #24]
   2e5a4:	ldr	r4, [sp, #28]
   2e5a8:	add	r4, r4, r3
   2e5ac:	str	r4, [sp, #28]
   2e5b0:	ldr	r4, [sp, #104]	; 0x68
   2e5b4:	ldr	r3, [sp, #120]	; 0x78
   2e5b8:	add	ip, ip, r4
   2e5bc:	str	ip, [sp, #128]	; 0x80
   2e5c0:	ldr	ip, [sp, #108]	; 0x6c
   2e5c4:	add	r5, r5, r3
   2e5c8:	ldr	r4, [sp, #156]	; 0x9c
   2e5cc:	add	r0, r0, ip
   2e5d0:	str	r0, [sp, #132]	; 0x84
   2e5d4:	ldr	r0, [sp, #112]	; 0x70
   2e5d8:	str	r5, [sp, #152]	; 0x98
   2e5dc:	add	r1, r1, r0
   2e5e0:	str	r1, [sp, #136]	; 0x88
   2e5e4:	ldr	r1, [sp, #116]	; 0x74
   2e5e8:	ldr	r5, [sp, #124]	; 0x7c
   2e5ec:	add	r2, r2, r1
   2e5f0:	str	r2, [sp, #140]	; 0x8c
   2e5f4:	ldr	r2, [sp, #64]	; 0x40
   2e5f8:	orr	r1, r7, fp, lsl #24
   2e5fc:	ldr	r7, [sp, #4]
   2e600:	add	r4, r4, r5
   2e604:	add	r6, r6, r2
   2e608:	str	r6, [sp, #148]	; 0x94
   2e60c:	ldr	r6, [sp, #36]	; 0x24
   2e610:	eor	r1, r7, r1
   2e614:	str	r1, [sp, #12]
   2e618:	ldr	fp, [sp, #8]
   2e61c:	ldrb	r3, [r6, #26]
   2e620:	ldrb	r1, [r6, #5]
   2e624:	ldrb	r2, [r6, #4]
   2e628:	lsl	ip, r3, #16
   2e62c:	ldrb	r3, [r6, #30]
   2e630:	orr	r1, fp, r1, lsl #8
   2e634:	str	r4, [sp, #156]	; 0x9c
   2e638:	orr	r2, r1, r2
   2e63c:	ldrb	r1, [r6, #7]
   2e640:	lsl	r4, r3, #16
   2e644:	ldrb	r3, [r6, #34]	; 0x22
   2e648:	ldr	r0, [sp, #44]	; 0x2c
   2e64c:	orr	r2, r2, r1, lsl #24
   2e650:	ldrb	r1, [r6, #8]
   2e654:	lsl	r5, r3, #16
   2e658:	ldrb	r3, [r6, #38]	; 0x26
   2e65c:	eor	r2, sl, r2
   2e660:	str	r2, [sp, #16]
   2e664:	ldrb	r2, [r6, #9]
   2e668:	lsl	r6, r3, #16
   2e66c:	ldr	r3, [sp, #36]	; 0x24
   2e670:	orr	r2, r0, r2, lsl #8
   2e674:	orr	r2, r2, r1
   2e678:	ldrb	r1, [r3, #11]
   2e67c:	ldrb	r3, [r3, #42]	; 0x2a
   2e680:	orr	r2, r2, r1, lsl #24
   2e684:	eor	r2, r9, r2
   2e688:	str	r2, [sp, #8]
   2e68c:	ldr	r7, [sp, #36]	; 0x24
   2e690:	lsl	sl, r3, #16
   2e694:	ldr	r9, [sp, #56]	; 0x38
   2e698:	ldr	r0, [sp, #160]	; 0xa0
   2e69c:	ldrb	r2, [r7, #13]
   2e6a0:	ldrb	r3, [r7, #12]
   2e6a4:	ldrb	r1, [r7, #15]
   2e6a8:	orr	r2, r9, r2, lsl #8
   2e6ac:	ldr	r9, [sp, #24]
   2e6b0:	orr	r2, r2, r3
   2e6b4:	ldrb	r3, [r7, #46]	; 0x2e
   2e6b8:	orr	r2, r2, r1, lsl #24
   2e6bc:	ldrb	r1, [r7, #19]
   2e6c0:	eor	r2, r8, r2
   2e6c4:	str	r2, [sp, #44]	; 0x2c
   2e6c8:	ldrb	r2, [r7, #17]
   2e6cc:	lsl	fp, r3, #16
   2e6d0:	ldrb	r3, [r7, #16]
   2e6d4:	ldr	r8, [sp, #36]	; 0x24
   2e6d8:	orr	r2, r0, r2, lsl #8
   2e6dc:	orr	r2, r2, r3
   2e6e0:	ldrb	r3, [r7, #50]	; 0x32
   2e6e4:	orr	r2, r2, r1, lsl #24
   2e6e8:	ldr	r1, [sp, #32]
   2e6ec:	eor	r0, r1, r2
   2e6f0:	ldrb	r2, [r7, #21]
   2e6f4:	lsl	r3, r3, #16
   2e6f8:	str	r3, [sp, #56]	; 0x38
   2e6fc:	ldr	r3, [sp, #164]	; 0xa4
   2e700:	ldrb	r1, [r7, #23]
   2e704:	orr	r2, r3, r2, lsl #8
   2e708:	ldrb	r3, [r7, #20]
   2e70c:	orr	r2, r2, r3
   2e710:	ldrb	r3, [r7, #54]	; 0x36
   2e714:	orr	r1, r2, r1, lsl #24
   2e718:	ldrb	r2, [r8, #27]
   2e71c:	ldr	r7, [sp, #20]
   2e720:	lsl	r3, r3, #16
   2e724:	str	r3, [sp, #32]
   2e728:	ldrb	r3, [r8, #25]
   2e72c:	eor	r1, r7, r1
   2e730:	ldrb	r7, [r8, #58]	; 0x3a
   2e734:	orr	ip, ip, r3, lsl #8
   2e738:	ldrb	r3, [r8, #24]
   2e73c:	lsl	r7, r7, #16
   2e740:	str	r7, [sp, #160]	; 0xa0
   2e744:	orr	r3, ip, r3
   2e748:	ldrb	ip, [r8, #29]
   2e74c:	orr	r2, r3, r2, lsl #24
   2e750:	ldrb	r3, [r8, #28]
   2e754:	eor	r2, r9, r2
   2e758:	ldr	r7, [sp, #132]	; 0x84
   2e75c:	orr	ip, r4, ip, lsl #8
   2e760:	ldrb	r4, [r8, #31]
   2e764:	orr	r3, ip, r3
   2e768:	ldrb	ip, [r8, #62]	; 0x3e
   2e76c:	orr	r3, r3, r4, lsl #24
   2e770:	ldrb	r4, [r8, #33]	; 0x21
   2e774:	lsl	ip, ip, #16
   2e778:	str	ip, [sp, #20]
   2e77c:	ldr	ip, [sp, #28]
   2e780:	orr	r4, r5, r4, lsl #8
   2e784:	ldr	r5, [sp, #36]	; 0x24
   2e788:	eor	r3, ip, r3
   2e78c:	ldrb	ip, [r8, #32]
   2e790:	ldrb	r8, [r8, #35]	; 0x23
   2e794:	orr	ip, r4, ip
   2e798:	ldrb	r4, [r5, #37]	; 0x25
   2e79c:	ldrb	r9, [r5, #39]	; 0x27
   2e7a0:	orr	r8, ip, r8, lsl #24
   2e7a4:	ldrb	ip, [r5, #36]	; 0x24
   2e7a8:	orr	r4, r6, r4, lsl #8
   2e7ac:	ldr	r6, [sp, #128]	; 0x80
   2e7b0:	orr	ip, r4, ip
   2e7b4:	ldrb	r4, [r5, #41]	; 0x29
   2e7b8:	orr	r9, ip, r9, lsl #24
   2e7bc:	ldrb	ip, [r5, #40]	; 0x28
   2e7c0:	eor	r8, r6, r8
   2e7c4:	eor	r9, r7, r9
   2e7c8:	orr	r4, sl, r4, lsl #8
   2e7cc:	ldrb	sl, [r5, #43]	; 0x2b
   2e7d0:	orr	ip, r4, ip
   2e7d4:	ldrb	r4, [r5, #45]	; 0x2d
   2e7d8:	ldrb	r5, [r5, #49]	; 0x31
   2e7dc:	ldr	r6, [sp, #36]	; 0x24
   2e7e0:	orr	sl, ip, sl, lsl #24
   2e7e4:	ldr	r7, [sp, #56]	; 0x38
   2e7e8:	orr	r4, fp, r4, lsl #8
   2e7ec:	ldr	fp, [sp, #136]	; 0x88
   2e7f0:	orr	r5, r7, r5, lsl #8
   2e7f4:	ldr	r7, [sp, #36]	; 0x24
   2e7f8:	ldrb	ip, [r6, #44]	; 0x2c
   2e7fc:	eor	sl, fp, sl
   2e800:	ldrb	r6, [r6, #47]	; 0x2f
   2e804:	orr	ip, r4, ip
   2e808:	ldrb	r4, [r7, #53]	; 0x35
   2e80c:	ldr	fp, [sp, #32]
   2e810:	orr	ip, ip, r6, lsl #24
   2e814:	orr	r4, fp, r4, lsl #8
   2e818:	str	r4, [sp, #24]
   2e81c:	ldr	r4, [sp, #140]	; 0x8c
   2e820:	ldrb	r6, [r7, #57]	; 0x39
   2e824:	eor	fp, r4, ip
   2e828:	ldr	r4, [sp, #36]	; 0x24
   2e82c:	ldrb	ip, [r7, #48]	; 0x30
   2e830:	ldr	r7, [sp, #160]	; 0xa0
   2e834:	orr	ip, r5, ip
   2e838:	ldrb	r5, [r4, #51]	; 0x33
   2e83c:	orr	r6, r7, r6, lsl #8
   2e840:	ldrb	r7, [r4, #61]	; 0x3d
   2e844:	orr	r5, ip, r5, lsl #24
   2e848:	ldr	ip, [sp, #20]
   2e84c:	orr	r7, ip, r7, lsl #8
   2e850:	ldrb	ip, [r4, #52]	; 0x34
   2e854:	ldr	r4, [sp, #144]	; 0x90
   2e858:	str	r7, [sp, #28]
   2e85c:	ldr	r7, [sp, #36]	; 0x24
   2e860:	eor	r5, r4, r5
   2e864:	ldr	r4, [sp, #24]
   2e868:	str	r5, [sp, #20]
   2e86c:	orr	ip, r4, ip
   2e870:	ldrb	r5, [r7, #55]	; 0x37
   2e874:	ldrb	r4, [r7, #56]	; 0x38
   2e878:	orr	r4, r6, r4
   2e87c:	ldr	r6, [sp, #148]	; 0x94
   2e880:	orr	ip, ip, r5, lsl #24
   2e884:	ldrb	r5, [r7, #59]	; 0x3b
   2e888:	eor	ip, r6, ip
   2e88c:	ldrb	r6, [r7, #60]	; 0x3c
   2e890:	str	ip, [sp, #24]
   2e894:	ldrb	ip, [r7, #63]	; 0x3f
   2e898:	orr	r4, r4, r5, lsl #24
   2e89c:	ldr	r7, [sp, #28]
   2e8a0:	ldr	r5, [sp, #152]	; 0x98
   2e8a4:	orr	r6, r7, r6
   2e8a8:	orr	ip, r6, ip, lsl #24
   2e8ac:	ldr	r6, [sp, #156]	; 0x9c
   2e8b0:	eor	r7, r5, r4
   2e8b4:	ldr	r5, [sp, #12]
   2e8b8:	eor	ip, r6, ip
   2e8bc:	ldr	r6, [sp, #40]	; 0x28
   2e8c0:	str	ip, [sp, #28]
   2e8c4:	ldreq	ip, [sp, #64]	; 0x40
   2e8c8:	ldr	r4, [sp, #52]	; 0x34
   2e8cc:	addeq	ip, ip, #1
   2e8d0:	strb	r5, [r6]
   2e8d4:	streq	ip, [sp, #64]	; 0x40
   2e8d8:	cmp	r4, #64	; 0x40
   2e8dc:	ldr	ip, [sp, #16]
   2e8e0:	lsr	r4, r5, #8
   2e8e4:	ldr	r5, [sp, #8]
   2e8e8:	strb	ip, [r6, #4]
   2e8ec:	strb	r5, [r6, #8]
   2e8f0:	ldr	r6, [sp, #12]
   2e8f4:	ldr	r5, [sp, #44]	; 0x2c
   2e8f8:	lsr	ip, r6, #16
   2e8fc:	ldr	r6, [sp, #40]	; 0x28
   2e900:	strb	r5, [r6, #12]
   2e904:	ldr	r6, [sp, #12]
   2e908:	lsr	r5, r6, #24
   2e90c:	ldr	r6, [sp, #40]	; 0x28
   2e910:	strb	r0, [r6, #16]
   2e914:	strb	r1, [r6, #20]
   2e918:	strb	r2, [r6, #24]
   2e91c:	strb	r3, [r6, #28]
   2e920:	strb	r8, [r6, #32]
   2e924:	strb	r4, [r6, #1]
   2e928:	ldr	r6, [sp, #16]
   2e92c:	lsr	r4, r6, #8
   2e930:	ldr	r6, [sp, #40]	; 0x28
   2e934:	strb	ip, [r6, #2]
   2e938:	ldr	r6, [sp, #16]
   2e93c:	lsr	ip, r6, #16
   2e940:	ldr	r6, [sp, #40]	; 0x28
   2e944:	strb	r5, [r6, #3]
   2e948:	ldr	r6, [sp, #16]
   2e94c:	lsr	r5, r6, #24
   2e950:	ldr	r6, [sp, #40]	; 0x28
   2e954:	strb	r4, [r6, #5]
   2e958:	ldr	r6, [sp, #8]
   2e95c:	lsr	r4, r6, #8
   2e960:	ldr	r6, [sp, #40]	; 0x28
   2e964:	strb	ip, [r6, #6]
   2e968:	ldr	r6, [sp, #8]
   2e96c:	lsr	ip, r6, #16
   2e970:	ldr	r6, [sp, #40]	; 0x28
   2e974:	strb	r5, [r6, #7]
   2e978:	ldr	r6, [sp, #8]
   2e97c:	lsr	r5, r6, #24
   2e980:	ldr	r6, [sp, #40]	; 0x28
   2e984:	strb	r4, [r6, #9]
   2e988:	ldr	r6, [sp, #44]	; 0x2c
   2e98c:	lsr	r4, r6, #8
   2e990:	ldr	r6, [sp, #40]	; 0x28
   2e994:	strb	ip, [r6, #10]
   2e998:	ldr	r6, [sp, #44]	; 0x2c
   2e99c:	lsr	ip, r6, #16
   2e9a0:	ldr	r6, [sp, #40]	; 0x28
   2e9a4:	strb	r5, [r6, #11]
   2e9a8:	ldr	r6, [sp, #44]	; 0x2c
   2e9ac:	lsr	r5, r6, #24
   2e9b0:	ldr	r6, [sp, #40]	; 0x28
   2e9b4:	strb	r4, [r6, #13]
   2e9b8:	lsr	r4, r0, #8
   2e9bc:	strb	ip, [r6, #14]
   2e9c0:	lsr	ip, r0, #16
   2e9c4:	lsr	r0, r0, #24
   2e9c8:	strb	r0, [r6, #19]
   2e9cc:	lsr	r0, r2, #8
   2e9d0:	strb	r0, [r6, #25]
   2e9d4:	lsr	r0, r3, #8
   2e9d8:	strb	r0, [r6, #29]
   2e9dc:	ldr	r0, [sp, #40]	; 0x28
   2e9e0:	strb	r5, [r6, #15]
   2e9e4:	lsr	r5, r9, #8
   2e9e8:	strb	r4, [r6, #17]
   2e9ec:	lsr	r4, r1, #8
   2e9f0:	strb	ip, [r6, #18]
   2e9f4:	lsr	ip, r1, #16
   2e9f8:	strb	r4, [r6, #21]
   2e9fc:	lsr	r1, r1, #24
   2ea00:	strb	ip, [r6, #22]
   2ea04:	lsr	r4, r9, #16
   2ea08:	strb	r1, [r6, #23]
   2ea0c:	lsr	ip, r2, #16
   2ea10:	lsr	r1, r3, #16
   2ea14:	strb	ip, [r6, #26]
   2ea18:	strb	r1, [r6, #30]
   2ea1c:	lsr	ip, r8, #16
   2ea20:	ldr	r1, [sp, #20]
   2ea24:	lsr	r2, r2, #24
   2ea28:	str	ip, [sp, #12]
   2ea2c:	lsr	r3, r3, #24
   2ea30:	strb	r2, [r6, #27]
   2ea34:	lsr	ip, r9, #24
   2ea38:	strb	r3, [r6, #31]
   2ea3c:	lsr	r2, r8, #8
   2ea40:	strb	r9, [r0, #36]	; 0x24
   2ea44:	lsr	r6, r8, #24
   2ea48:	strb	r2, [r0, #33]	; 0x21
   2ea4c:	ldr	r8, [sp, #40]	; 0x28
   2ea50:	ldr	r2, [sp, #40]	; 0x28
   2ea54:	ldr	r3, [sp, #24]
   2ea58:	ldr	r9, [sp, #28]
   2ea5c:	strb	sl, [r0, #40]	; 0x28
   2ea60:	strb	fp, [r0, #44]	; 0x2c
   2ea64:	lsr	r0, sl, #8
   2ea68:	strb	r1, [r2, #48]	; 0x30
   2ea6c:	lsr	r1, sl, #16
   2ea70:	strb	r3, [r2, #52]	; 0x34
   2ea74:	lsr	r2, sl, #24
   2ea78:	strb	r9, [r8, #60]	; 0x3c
   2ea7c:	lsr	r3, fp, #8
   2ea80:	ldr	r9, [sp, #40]	; 0x28
   2ea84:	ldr	sl, [sp, #12]
   2ea88:	strb	r7, [r8, #56]	; 0x38
   2ea8c:	lsr	r8, fp, #16
   2ea90:	strb	sl, [r9, #34]	; 0x22
   2ea94:	lsr	sl, fp, #24
   2ea98:	strb	r4, [r9, #38]	; 0x26
   2ea9c:	ldr	r4, [sp, #40]	; 0x28
   2eaa0:	strb	r6, [r9, #35]	; 0x23
   2eaa4:	strb	r5, [r9, #37]	; 0x25
   2eaa8:	ldr	fp, [sp, #20]
   2eaac:	strb	ip, [r4, #39]	; 0x27
   2eab0:	strb	r0, [r4, #41]	; 0x29
   2eab4:	strb	r1, [r4, #42]	; 0x2a
   2eab8:	lsr	r6, fp, #8
   2eabc:	strb	r2, [r4, #43]	; 0x2b
   2eac0:	lsr	r2, r7, #8
   2eac4:	strb	r3, [r4, #45]	; 0x2d
   2eac8:	lsr	r3, r7, #16
   2eacc:	strb	r8, [r4, #46]	; 0x2e
   2ead0:	lsr	r4, r7, #24
   2ead4:	ldr	r7, [sp, #40]	; 0x28
   2ead8:	lsr	r5, fp, #16
   2eadc:	ldr	r8, [sp, #28]
   2eae0:	lsr	r9, fp, #24
   2eae4:	ldr	fp, [sp, #24]
   2eae8:	strb	sl, [r7, #47]	; 0x2f
   2eaec:	ldr	sl, [sp, #40]	; 0x28
   2eaf0:	lsr	r7, r8, #8
   2eaf4:	lsr	ip, fp, #8
   2eaf8:	lsr	r0, fp, #16
   2eafc:	lsr	r1, fp, #24
   2eb00:	strb	r6, [sl, #49]	; 0x31
   2eb04:	lsr	r6, r8, #16
   2eb08:	strb	r5, [sl, #50]	; 0x32
   2eb0c:	lsr	r5, r8, #24
   2eb10:	strb	r9, [sl, #51]	; 0x33
   2eb14:	strb	ip, [sl, #53]	; 0x35
   2eb18:	strb	r0, [sl, #54]	; 0x36
   2eb1c:	strb	r1, [sl, #55]	; 0x37
   2eb20:	strb	r2, [sl, #57]	; 0x39
   2eb24:	strb	r3, [sl, #58]	; 0x3a
   2eb28:	strb	r4, [sl, #59]	; 0x3b
   2eb2c:	strb	r7, [sl, #61]	; 0x3d
   2eb30:	strb	r6, [sl, #62]	; 0x3e
   2eb34:	strb	r5, [sl, #63]	; 0x3f
   2eb38:	bls	2eb68 <__printf_chk@plt+0x2afc4>
   2eb3c:	ldr	r5, [sp, #52]	; 0x34
   2eb40:	ldr	r6, [sp, #36]	; 0x24
   2eb44:	ldr	r7, [sp, #40]	; 0x28
   2eb48:	sub	r5, r5, #64	; 0x40
   2eb4c:	ldr	r3, [sp, #68]	; 0x44
   2eb50:	add	r6, r6, #64	; 0x40
   2eb54:	add	r7, r7, #64	; 0x40
   2eb58:	str	r5, [sp, #52]	; 0x34
   2eb5c:	str	r6, [sp, #36]	; 0x24
   2eb60:	str	r7, [sp, #68]	; 0x44
   2eb64:	b	2e138 <__printf_chk@plt+0x2a594>
   2eb68:	ldr	fp, [sp, #176]	; 0xb0
   2eb6c:	ldr	ip, [sp, #180]	; 0xb4
   2eb70:	sub	r1, fp, #1
   2eb74:	add	r0, ip, #1
   2eb78:	lsr	r1, r1, #6
   2eb7c:	add	r0, r0, r1
   2eb80:	sub	r1, fp, r1, lsl #6
   2eb84:	cmp	r1, #64	; 0x40
   2eb88:	bne	2ebb8 <__printf_chk@plt+0x2b014>
   2eb8c:	ldr	r3, [sp, #168]	; 0xa8
   2eb90:	ldr	r4, [sp, #64]	; 0x40
   2eb94:	str	r0, [r3, #48]	; 0x30
   2eb98:	str	r4, [r3, #52]	; 0x34
   2eb9c:	ldr	r8, [sp, #172]	; 0xac
   2eba0:	ldr	r2, [sp, #252]	; 0xfc
   2eba4:	ldr	r3, [r8]
   2eba8:	cmp	r2, r3
   2ebac:	bne	2ebec <__printf_chk@plt+0x2b048>
   2ebb0:	add	sp, sp, #260	; 0x104
   2ebb4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2ebb8:	ldr	ip, [sp, #40]	; 0x28
   2ebbc:	mov	r3, #0
   2ebc0:	ldr	r4, [sp, #68]	; 0x44
   2ebc4:	ldrb	r2, [ip, r3]
   2ebc8:	strb	r2, [r4, r3]
   2ebcc:	add	r3, r3, #1
   2ebd0:	cmp	r3, r1
   2ebd4:	bcc	2ebc4 <__printf_chk@plt+0x2b020>
   2ebd8:	ldr	r3, [sp, #168]	; 0xa8
   2ebdc:	ldr	r4, [sp, #64]	; 0x40
   2ebe0:	str	r0, [r3, #48]	; 0x30
   2ebe4:	str	r4, [r3, #52]	; 0x34
   2ebe8:	b	2eb9c <__printf_chk@plt+0x2aff8>
   2ebec:	bl	36f4 <__stack_chk_fail@plt>
   2ebf0:	ldr	r7, [sp, #68]	; 0x44
   2ebf4:	str	r3, [sp, #68]	; 0x44
   2ebf8:	str	r7, [sp, #40]	; 0x28
   2ebfc:	b	2e174 <__printf_chk@plt+0x2a5d0>
   2ec00:	ldrdeq	r9, [r3], -r0
   2ec04:	muleq	r0, ip, r3
   2ec08:	push	{r4, r5, r6, r7, lr}
   2ec0c:	sub	sp, sp, #44	; 0x2c
   2ec10:	ldr	r5, [pc, #152]	; 2ecb0 <__printf_chk@plt+0x2b10c>
   2ec14:	add	r7, sp, #3
   2ec18:	ldr	r4, [pc, #148]	; 2ecb4 <__printf_chk@plt+0x2b110>
   2ec1c:	mov	r3, #0
   2ec20:	add	r5, pc, r5
   2ec24:	ldr	r2, [pc, #140]	; 2ecb8 <__printf_chk@plt+0x2b114>
   2ec28:	mov	ip, r7
   2ec2c:	mov	r1, r3
   2ec30:	ldr	r4, [r5, r4]
   2ec34:	add	r2, pc, r2
   2ec38:	ldr	r5, [r4]
   2ec3c:	str	r5, [sp, #36]	; 0x24
   2ec40:	ldr	r6, [r3, r2]
   2ec44:	ldr	r5, [r0, r3]
   2ec48:	add	r3, r3, #4
   2ec4c:	add	r1, r1, r6
   2ec50:	cmp	r3, #128	; 0x80
   2ec54:	rsb	r1, r1, r5
   2ec58:	strb	r1, [ip, #1]!
   2ec5c:	lsr	r1, r1, #31
   2ec60:	bne	2ec40 <__printf_chk@plt+0x2b09c>
   2ec64:	sub	r5, r1, #1
   2ec68:	add	ip, sp, #35	; 0x23
   2ec6c:	mov	r2, r0
   2ec70:	mov	r3, r7
   2ec74:	ldr	r1, [r2]
   2ec78:	ldrb	r0, [r3, #1]!
   2ec7c:	eor	r0, r1, r0
   2ec80:	cmp	r3, ip
   2ec84:	and	r0, r0, r5
   2ec88:	eor	r1, r0, r1
   2ec8c:	str	r1, [r2], #4
   2ec90:	bne	2ec74 <__printf_chk@plt+0x2b0d0>
   2ec94:	ldr	r2, [sp, #36]	; 0x24
   2ec98:	ldr	r3, [r4]
   2ec9c:	cmp	r2, r3
   2eca0:	bne	2ecac <__printf_chk@plt+0x2b108>
   2eca4:	add	sp, sp, #44	; 0x2c
   2eca8:	pop	{r4, r5, r6, r7, pc}
   2ecac:	bl	36f4 <__stack_chk_fail@plt>
   2ecb0:	andeq	r8, r3, r0, ror #31
   2ecb4:	muleq	r0, ip, r3
   2ecb8:	ldrdeq	sl, [r0], -r8
   2ecbc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2ecc0:	sub	sp, sp, #548	; 0x224
   2ecc4:	ldr	r5, [pc, #508]	; 2eec8 <__printf_chk@plt+0x2b324>
   2ecc8:	add	ip, sp, #272	; 0x110
   2eccc:	ldr	lr, [pc, #504]	; 2eecc <__printf_chk@plt+0x2b328>
   2ecd0:	mov	sl, r0
   2ecd4:	add	r5, pc, r5
   2ecd8:	add	r4, sp, #276	; 0x114
   2ecdc:	add	r2, sp, #536	; 0x218
   2ece0:	mov	r6, r1
   2ece4:	ldr	lr, [r5, lr]
   2ece8:	mov	r0, r5
   2ecec:	mov	r3, ip
   2ecf0:	mov	r1, #0
   2ecf4:	ldr	r0, [lr]
   2ecf8:	str	lr, [sp, #4]
   2ecfc:	str	r0, [sp, #540]	; 0x21c
   2ed00:	str	r1, [r3, #4]!
   2ed04:	cmp	r3, r2
   2ed08:	bne	2ed00 <__printf_chk@plt+0x2b15c>
   2ed0c:	add	r8, sp, #144	; 0x90
   2ed10:	add	r3, sp, #140	; 0x8c
   2ed14:	mov	r2, #0
   2ed18:	str	r2, [r3, #4]!
   2ed1c:	cmp	r3, ip
   2ed20:	bne	2ed18 <__printf_chk@plt+0x2b174>
   2ed24:	ldr	r7, [pc, #420]	; 2eed0 <__printf_chk@plt+0x2b32c>
   2ed28:	mov	r0, #0
   2ed2c:	add	r7, pc, r7
   2ed30:	add	ip, r0, #33	; 0x21
   2ed34:	lsl	r9, r0, #2
   2ed38:	mov	r3, r0
   2ed3c:	mov	r1, r6
   2ed40:	mov	r2, #0
   2ed44:	cmp	r3, #30
   2ed48:	ble	2ed64 <__printf_chk@plt+0x2b1c0>
   2ed4c:	add	fp, r7, #128	; 0x80
   2ed50:	ldr	r5, [r4, r2]
   2ed54:	ldr	lr, [r1, #124]	; 0x7c
   2ed58:	ldr	fp, [r9, fp]
   2ed5c:	mla	lr, fp, lr, r5
   2ed60:	str	lr, [r4, r2]
   2ed64:	add	r3, r3, #1
   2ed68:	add	r2, r2, #4
   2ed6c:	cmp	r3, ip
   2ed70:	add	r1, r1, #4
   2ed74:	bne	2ed44 <__printf_chk@plt+0x2b1a0>
   2ed78:	mov	r1, #1
   2ed7c:	add	r4, r4, #4
   2ed80:	bl	368a4 <__printf_chk@plt+0x32d00>
   2ed84:	cmp	r0, #33	; 0x21
   2ed88:	bne	2ed30 <__printf_chk@plt+0x2b18c>
   2ed8c:	ldr	r0, [sp, #400]	; 0x190
   2ed90:	add	r9, sp, #12
   2ed94:	ldr	r2, [sp, #404]	; 0x194
   2ed98:	mov	r3, #0
   2ed9c:	ldr	r1, [sp, #408]	; 0x198
   2eda0:	add	r2, r2, r0, lsr #8
   2eda4:	str	r2, [sp, #404]	; 0x194
   2eda8:	add	r2, r1, r2, lsr #8
   2edac:	str	r2, [sp, #408]	; 0x198
   2edb0:	ldr	r2, [r6, r3]
   2edb4:	str	r2, [r9, r3]
   2edb8:	add	r3, r3, #4
   2edbc:	cmp	r3, #132	; 0x84
   2edc0:	bne	2edb0 <__printf_chk@plt+0x2b20c>
   2edc4:	ldr	r7, [pc, #264]	; 2eed4 <__printf_chk@plt+0x2b330>
   2edc8:	add	r6, sp, #408	; 0x198
   2edcc:	mov	r4, r8
   2edd0:	mov	r0, #0
   2edd4:	add	r7, pc, r7
   2edd8:	mov	r5, sl
   2eddc:	add	ip, r0, #33	; 0x21
   2ede0:	lsl	fp, r0, #2
   2ede4:	mov	r3, r0
   2ede8:	mov	r1, r6
   2edec:	mov	r2, #0
   2edf0:	str	r0, [sp]
   2edf4:	cmp	r3, #32
   2edf8:	add	r3, r3, #1
   2edfc:	add	r1, r1, #4
   2ee00:	ldrle	r0, [r1, #-4]
   2ee04:	ldrle	lr, [r4, r2]
   2ee08:	ldrle	sl, [fp, r7]
   2ee0c:	mlale	r0, sl, r0, lr
   2ee10:	strle	r0, [r4, r2]
   2ee14:	cmp	ip, r3
   2ee18:	add	r2, r2, #4
   2ee1c:	bne	2edf4 <__printf_chk@plt+0x2b250>
   2ee20:	ldr	r0, [sp]
   2ee24:	mov	r1, #1
   2ee28:	bl	368a4 <__printf_chk@plt+0x32d00>
   2ee2c:	add	r4, r4, #4
   2ee30:	cmp	r0, #32
   2ee34:	bne	2eddc <__printf_chk@plt+0x2b238>
   2ee38:	mov	sl, r5
   2ee3c:	mov	r2, r8
   2ee40:	mov	r3, #0
   2ee44:	ldr	r0, [r8, r3]
   2ee48:	ldr	r1, [r2, #4]
   2ee4c:	add	r1, r1, r0, lsr #8
   2ee50:	str	r1, [r2, #4]!
   2ee54:	ldrb	r1, [r8, r3]
   2ee58:	str	r1, [r8, r3]
   2ee5c:	add	r3, r3, #4
   2ee60:	cmp	r3, #128	; 0x80
   2ee64:	bne	2ee44 <__printf_chk@plt+0x2b2a0>
   2ee68:	mov	r3, #0
   2ee6c:	mov	r2, r3
   2ee70:	ldr	r1, [r9, r3]
   2ee74:	ldr	r0, [r8, r3]
   2ee78:	rsb	r2, r2, r1
   2ee7c:	rsb	r1, r0, r2
   2ee80:	lsr	r2, r1, #31
   2ee84:	add	r1, r1, r2, lsl #8
   2ee88:	str	r1, [sl, r3]
   2ee8c:	add	r3, r3, #4
   2ee90:	cmp	r3, #128	; 0x80
   2ee94:	bne	2ee70 <__printf_chk@plt+0x2b2cc>
   2ee98:	mov	r0, sl
   2ee9c:	bl	2ec08 <__printf_chk@plt+0x2b064>
   2eea0:	ldr	r0, [sp, #4]
   2eea4:	ldr	r2, [sp, #540]	; 0x21c
   2eea8:	ldr	r3, [r0]
   2eeac:	cmp	r2, r3
   2eeb0:	bne	2eec4 <__printf_chk@plt+0x2b320>
   2eeb4:	mov	r0, sl
   2eeb8:	add	sp, sp, #548	; 0x224
   2eebc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2eec0:	b	2ec08 <__printf_chk@plt+0x2b064>
   2eec4:	bl	36f4 <__stack_chk_fail@plt>
   2eec8:	andeq	r8, r3, ip, lsr #30
   2eecc:	muleq	r0, ip, r3
   2eed0:	andeq	sl, r0, r0, ror #29
   2eed4:	andeq	sl, r0, r8, lsr lr
   2eed8:	ldr	ip, [pc, #108]	; 2ef4c <__printf_chk@plt+0x2b3a8>
   2eedc:	sub	r2, r1, #1
   2eee0:	push	{r4, lr}
   2eee4:	add	ip, pc, ip
   2eee8:	ldr	r4, [pc, #96]	; 2ef50 <__printf_chk@plt+0x2b3ac>
   2eeec:	sub	sp, sp, #264	; 0x108
   2eef0:	add	r1, sp, #4
   2eef4:	add	lr, sp, #128	; 0x80
   2eef8:	mov	r3, sp
   2eefc:	ldr	r4, [ip, r4]
   2ef00:	ldr	ip, [r4]
   2ef04:	str	ip, [sp, #260]	; 0x104
   2ef08:	ldrb	ip, [r2, #1]!
   2ef0c:	str	ip, [r3, #4]!
   2ef10:	cmp	r3, lr
   2ef14:	bne	2ef08 <__printf_chk@plt+0x2b364>
   2ef18:	add	ip, r1, #252	; 0xfc
   2ef1c:	mov	r2, #0
   2ef20:	str	r2, [r3, #4]!
   2ef24:	cmp	r3, ip
   2ef28:	bne	2ef20 <__printf_chk@plt+0x2b37c>
   2ef2c:	bl	2ecbc <__printf_chk@plt+0x2b118>
   2ef30:	ldr	r2, [sp, #260]	; 0x104
   2ef34:	ldr	r3, [r4]
   2ef38:	cmp	r2, r3
   2ef3c:	bne	2ef48 <__printf_chk@plt+0x2b3a4>
   2ef40:	add	sp, sp, #264	; 0x108
   2ef44:	pop	{r4, pc}
   2ef48:	bl	36f4 <__stack_chk_fail@plt>
   2ef4c:	andeq	r8, r3, ip, lsl sp
   2ef50:	muleq	r0, ip, r3
   2ef54:	push	{r3, r4, r5, lr}
   2ef58:	sub	r4, r0, #4
   2ef5c:	mov	r5, r1
   2ef60:	mov	r0, #0
   2ef64:	ldrb	r3, [r5, r0]
   2ef68:	mov	r1, #1
   2ef6c:	str	r3, [r4, #4]!
   2ef70:	bl	368a4 <__printf_chk@plt+0x32d00>
   2ef74:	cmp	r0, #16
   2ef78:	bne	2ef64 <__printf_chk@plt+0x2b3c0>
   2ef7c:	pop	{r3, r4, r5, pc}
   2ef80:	ldr	r2, [pc, #88]	; 2efe0 <__printf_chk@plt+0x2b43c>
   2ef84:	sub	r1, r1, #1
   2ef88:	push	{r4, lr}
   2ef8c:	add	r2, pc, r2
   2ef90:	ldr	lr, [pc, #76]	; 2efe4 <__printf_chk@plt+0x2b440>
   2ef94:	sub	sp, sp, #264	; 0x108
   2ef98:	add	ip, sp, #256	; 0x100
   2ef9c:	mov	r3, sp
   2efa0:	ldr	r4, [r2, lr]
   2efa4:	ldr	r2, [r4]
   2efa8:	str	r2, [sp, #260]	; 0x104
   2efac:	ldrb	r2, [r1, #1]!
   2efb0:	str	r2, [r3, #4]!
   2efb4:	cmp	r3, ip
   2efb8:	bne	2efac <__printf_chk@plt+0x2b408>
   2efbc:	add	r1, sp, #4
   2efc0:	bl	2ecbc <__printf_chk@plt+0x2b118>
   2efc4:	ldr	r2, [sp, #260]	; 0x104
   2efc8:	ldr	r3, [r4]
   2efcc:	cmp	r2, r3
   2efd0:	bne	2efdc <__printf_chk@plt+0x2b438>
   2efd4:	add	sp, sp, #264	; 0x108
   2efd8:	pop	{r4, pc}
   2efdc:	bl	36f4 <__stack_chk_fail@plt>
   2efe0:	andeq	r8, r3, r4, ror ip
   2efe4:	muleq	r0, ip, r3
   2efe8:	mov	r3, #0
   2efec:	ldr	r2, [r1, r3]
   2eff0:	str	r2, [r0, r3]
   2eff4:	add	r3, r3, #4
   2eff8:	cmp	r3, #64	; 0x40
   2effc:	bne	2efec <__printf_chk@plt+0x2b448>
   2f000:	mov	r3, #16
   2f004:	mov	r2, #0
   2f008:	subs	r3, r3, #1
   2f00c:	str	r2, [r0, #64]	; 0x40
   2f010:	add	r0, r0, #4
   2f014:	bne	2f008 <__printf_chk@plt+0x2b464>
   2f018:	bx	lr
   2f01c:	push	{r3, r4, r5, lr}
   2f020:	sub	r4, r1, #4
   2f024:	mov	r5, r0
   2f028:	mov	r3, #0
   2f02c:	ldr	r2, [r4, #4]!
   2f030:	mov	r0, r3
   2f034:	mov	r1, #1
   2f038:	strb	r2, [r5, r3]
   2f03c:	bl	368a4 <__printf_chk@plt+0x32d00>
   2f040:	cmp	r0, #32
   2f044:	mov	r3, r0
   2f048:	bne	2f02c <__printf_chk@plt+0x2b488>
   2f04c:	pop	{r3, r4, r5, pc}
   2f050:	mov	r3, #0
   2f054:	b	2f060 <__printf_chk@plt+0x2b4bc>
   2f058:	cmp	r3, #128	; 0x80
   2f05c:	beq	2f078 <__printf_chk@plt+0x2b4d4>
   2f060:	ldr	r2, [r0, r3]
   2f064:	add	r3, r3, #4
   2f068:	cmp	r2, #0
   2f06c:	beq	2f058 <__printf_chk@plt+0x2b4b4>
   2f070:	mov	r0, #0
   2f074:	bx	lr
   2f078:	mov	r0, #1
   2f07c:	bx	lr
   2f080:	push	{r4, lr}
   2f084:	mov	r4, r0
   2f088:	mov	r0, #31
   2f08c:	ldr	r3, [r4, #124]	; 0x7c
   2f090:	mvn	r1, #0
   2f094:	sub	r4, r4, #4
   2f098:	cmp	r3, #0
   2f09c:	bne	2f0b4 <__printf_chk@plt+0x2b510>
   2f0a0:	bl	368a4 <__printf_chk@plt+0x32d00>
   2f0a4:	cmp	r0, #15
   2f0a8:	bne	2f08c <__printf_chk@plt+0x2b4e8>
   2f0ac:	mov	r0, #1
   2f0b0:	pop	{r4, pc}
   2f0b4:	mov	r0, #0
   2f0b8:	pop	{r4, pc}
   2f0bc:	push	{r3, r4, r5, lr}
   2f0c0:	add	r4, r1, #128	; 0x80
   2f0c4:	add	r5, r0, #128	; 0x80
   2f0c8:	mov	r0, #31
   2f0cc:	ldr	r2, [r5, #-4]!
   2f0d0:	mvn	r1, #0
   2f0d4:	ldr	r3, [r4, #-4]!
   2f0d8:	cmp	r2, r3
   2f0dc:	bcc	2f0f8 <__printf_chk@plt+0x2b554>
   2f0e0:	bhi	2f0f0 <__printf_chk@plt+0x2b54c>
   2f0e4:	bl	368a4 <__printf_chk@plt+0x32d00>
   2f0e8:	cmn	r0, #1
   2f0ec:	bne	2f0cc <__printf_chk@plt+0x2b528>
   2f0f0:	mov	r0, #0
   2f0f4:	pop	{r3, r4, r5, pc}
   2f0f8:	mov	r0, #1
   2f0fc:	pop	{r3, r4, r5, pc}
   2f100:	mov	r3, #0
   2f104:	push	{r4}		; (str r4, [sp, #-4]!)
   2f108:	ldr	r4, [r2, r3]
   2f10c:	ldr	ip, [r1, r3]
   2f110:	add	ip, r4, ip
   2f114:	str	ip, [r0, r3]
   2f118:	add	r3, r3, #4
   2f11c:	cmp	r3, #128	; 0x80
   2f120:	bne	2f108 <__printf_chk@plt+0x2b564>
   2f124:	mov	r2, r0
   2f128:	mov	r3, #0
   2f12c:	ldr	ip, [r0, r3]
   2f130:	ldr	r1, [r2, #4]
   2f134:	add	r1, r1, ip, lsr #8
   2f138:	str	r1, [r2, #4]!
   2f13c:	ldrb	r1, [r0, r3]
   2f140:	str	r1, [r0, r3]
   2f144:	add	r3, r3, #4
   2f148:	cmp	r3, #124	; 0x7c
   2f14c:	bne	2f12c <__printf_chk@plt+0x2b588>
   2f150:	pop	{r4}		; (ldr r4, [sp], #4)
   2f154:	b	2ec08 <__printf_chk@plt+0x2b064>
   2f158:	mov	r3, #0
   2f15c:	push	{r4, r5}
   2f160:	mov	r4, r3
   2f164:	ldr	r5, [r1, r3]
   2f168:	ldr	ip, [r2, r3]
   2f16c:	rsb	ip, ip, r5
   2f170:	rsb	ip, r4, ip
   2f174:	ubfx	r4, ip, #8, #1
   2f178:	uxtb	ip, ip
   2f17c:	str	ip, [r0, r3]
   2f180:	add	r3, r3, #4
   2f184:	cmp	r3, #128	; 0x80
   2f188:	bne	2f164 <__printf_chk@plt+0x2b5c0>
   2f18c:	pop	{r4, r5}
   2f190:	bx	lr
   2f194:	push	{r4, r5, r6, r7, r8, lr}
   2f198:	sub	sp, sp, #264	; 0x108
   2f19c:	ldr	r4, [pc, #184]	; 2f25c <__printf_chk@plt+0x2b6b8>
   2f1a0:	add	r7, sp, #4
   2f1a4:	ldr	lr, [pc, #180]	; 2f260 <__printf_chk@plt+0x2b6bc>
   2f1a8:	add	ip, sp, #256	; 0x100
   2f1ac:	add	r4, pc, r4
   2f1b0:	mov	r3, sp
   2f1b4:	ldr	r6, [r4, lr]
   2f1b8:	mov	lr, #0
   2f1bc:	ldr	r4, [r6]
   2f1c0:	str	r4, [sp, #260]	; 0x104
   2f1c4:	str	lr, [r3, #4]!
   2f1c8:	cmp	r3, ip
   2f1cc:	bne	2f1c4 <__printf_chk@plt+0x2b620>
   2f1d0:	sub	r1, r1, #4
   2f1d4:	add	r8, r7, #128	; 0x80
   2f1d8:	mov	ip, r7
   2f1dc:	ldr	r5, [r1, #4]!
   2f1e0:	mov	r3, #0
   2f1e4:	ldr	lr, [ip, r3]
   2f1e8:	ldr	r4, [r2, r3]
   2f1ec:	mla	lr, r4, r5, lr
   2f1f0:	str	lr, [ip, r3]
   2f1f4:	add	r3, r3, #4
   2f1f8:	cmp	r3, #128	; 0x80
   2f1fc:	bne	2f1e4 <__printf_chk@plt+0x2b640>
   2f200:	add	ip, ip, #4
   2f204:	cmp	ip, r8
   2f208:	bne	2f1dc <__printf_chk@plt+0x2b638>
   2f20c:	mov	r2, r7
   2f210:	mov	r3, #0
   2f214:	ldr	ip, [r7, r3]
   2f218:	ldr	r1, [r2, #4]
   2f21c:	add	r1, r1, ip, lsr #8
   2f220:	str	r1, [r2, #4]!
   2f224:	ldrb	r1, [r7, r3]
   2f228:	str	r1, [r7, r3]
   2f22c:	add	r3, r3, #4
   2f230:	cmp	r3, #252	; 0xfc
   2f234:	bne	2f214 <__printf_chk@plt+0x2b670>
   2f238:	mov	r1, r7
   2f23c:	bl	2ecbc <__printf_chk@plt+0x2b118>
   2f240:	ldr	r2, [sp, #260]	; 0x104
   2f244:	ldr	r3, [r6]
   2f248:	cmp	r2, r3
   2f24c:	bne	2f258 <__printf_chk@plt+0x2b6b4>
   2f250:	add	sp, sp, #264	; 0x108
   2f254:	pop	{r4, r5, r6, r7, r8, pc}
   2f258:	bl	36f4 <__stack_chk_fail@plt>
   2f25c:	andeq	r8, r3, r4, asr sl
   2f260:	muleq	r0, ip, r3
   2f264:	ldr	ip, [pc, #112]	; 2f2dc <__printf_chk@plt+0x2b738>
   2f268:	mov	r3, #0
   2f26c:	push	{r4, lr}
   2f270:	add	ip, pc, ip
   2f274:	ldr	r4, [pc, #100]	; 2f2e0 <__printf_chk@plt+0x2b73c>
   2f278:	sub	sp, sp, #136	; 0x88
   2f27c:	add	lr, sp, #4
   2f280:	ldr	r4, [ip, r4]
   2f284:	ldr	ip, [r4]
   2f288:	str	ip, [sp, #132]	; 0x84
   2f28c:	ldr	ip, [r2, r3]
   2f290:	str	ip, [lr, r3]
   2f294:	add	r3, r3, #4
   2f298:	cmp	r3, #64	; 0x40
   2f29c:	bne	2f28c <__printf_chk@plt+0x2b6e8>
   2f2a0:	add	r3, sp, #64	; 0x40
   2f2a4:	add	ip, sp, #128	; 0x80
   2f2a8:	mov	r2, #0
   2f2ac:	str	r2, [r3, #4]!
   2f2b0:	cmp	r3, ip
   2f2b4:	bne	2f2ac <__printf_chk@plt+0x2b708>
   2f2b8:	mov	r2, lr
   2f2bc:	bl	2f194 <__printf_chk@plt+0x2b5f0>
   2f2c0:	ldr	r2, [sp, #132]	; 0x84
   2f2c4:	ldr	r3, [r4]
   2f2c8:	cmp	r2, r3
   2f2cc:	bne	2f2d8 <__printf_chk@plt+0x2b734>
   2f2d0:	add	sp, sp, #136	; 0x88
   2f2d4:	pop	{r4, pc}
   2f2d8:	bl	36f4 <__stack_chk_fail@plt>
   2f2dc:	muleq	r3, r0, r9
   2f2e0:	muleq	r0, ip, r3
   2f2e4:	push	{r4, r5, r6, lr}
   2f2e8:	mov	r3, r0
   2f2ec:	mov	r4, r0
   2f2f0:	mov	r2, r1
   2f2f4:	mov	r0, #0
   2f2f8:	ldr	ip, [r1, r0]
   2f2fc:	add	r2, r2, #12
   2f300:	add	r3, r3, #8
   2f304:	and	ip, ip, #7
   2f308:	strb	ip, [r3, #-8]
   2f30c:	ldr	ip, [r1, r0]
   2f310:	ubfx	ip, ip, #3, #3
   2f314:	strb	ip, [r3, #-7]
   2f318:	ldr	ip, [r1, r0]
   2f31c:	add	r0, r0, #12
   2f320:	cmp	r0, #120	; 0x78
   2f324:	ubfx	ip, ip, #6, #3
   2f328:	strb	ip, [r3, #-6]
   2f32c:	ldr	lr, [r2, #-8]
   2f330:	lsl	lr, lr, #2
   2f334:	and	lr, lr, #7
   2f338:	eor	ip, ip, lr
   2f33c:	strb	ip, [r3, #-6]
   2f340:	ldr	ip, [r2, #-8]
   2f344:	ubfx	ip, ip, #1, #3
   2f348:	strb	ip, [r3, #-5]
   2f34c:	ldr	ip, [r2, #-8]
   2f350:	ubfx	ip, ip, #4, #3
   2f354:	strb	ip, [r3, #-4]
   2f358:	ldr	ip, [r2, #-8]
   2f35c:	ubfx	ip, ip, #7, #3
   2f360:	strb	ip, [r3, #-3]
   2f364:	ldr	lr, [r2, #-4]
   2f368:	lsl	lr, lr, #1
   2f36c:	and	lr, lr, #7
   2f370:	eor	ip, ip, lr
   2f374:	strb	ip, [r3, #-3]
   2f378:	ldr	ip, [r2, #-4]
   2f37c:	ubfx	ip, ip, #2, #3
   2f380:	strb	ip, [r3, #-2]
   2f384:	ldr	ip, [r2, #-4]
   2f388:	ubfx	ip, ip, #5, #3
   2f38c:	strb	ip, [r3, #-1]
   2f390:	bne	2f2f8 <__printf_chk@plt+0x2b754>
   2f394:	ldr	r2, [r1, #120]	; 0x78
   2f398:	mov	r3, #0
   2f39c:	mov	r5, r3
   2f3a0:	mov	r6, r4
   2f3a4:	and	r2, r2, #7
   2f3a8:	strb	r2, [r4, #80]	; 0x50
   2f3ac:	ldr	r2, [r1, #120]	; 0x78
   2f3b0:	ubfx	r2, r2, #3, #3
   2f3b4:	strb	r2, [r4, #81]	; 0x51
   2f3b8:	ldr	r2, [r1, #120]	; 0x78
   2f3bc:	ubfx	r2, r2, #6, #3
   2f3c0:	strb	r2, [r4, #82]	; 0x52
   2f3c4:	ldr	r0, [r1, #124]	; 0x7c
   2f3c8:	lsl	r0, r0, #2
   2f3cc:	and	r0, r0, #7
   2f3d0:	eor	r2, r2, r0
   2f3d4:	strb	r2, [r4, #82]	; 0x52
   2f3d8:	ldr	r2, [r1, #124]	; 0x7c
   2f3dc:	ubfx	r2, r2, #1, #3
   2f3e0:	strb	r2, [r4, #83]	; 0x53
   2f3e4:	ldr	r2, [r1, #124]	; 0x7c
   2f3e8:	ubfx	r2, r2, #4, #3
   2f3ec:	strb	r2, [r4, #84]	; 0x54
   2f3f0:	ldrb	r2, [r4, r3]
   2f3f4:	mov	r0, r3
   2f3f8:	mov	r1, #1
   2f3fc:	add	r5, r5, r2
   2f400:	uxtb	r5, r5
   2f404:	strb	r5, [r4, r3]
   2f408:	ldrb	r2, [r6, #1]
   2f40c:	sbfx	r5, r5, #3, #5
   2f410:	add	r5, r5, r2
   2f414:	strb	r5, [r6, #1]!
   2f418:	ldrb	r2, [r4, r3]
   2f41c:	and	r2, r2, #7
   2f420:	lsr	r5, r2, #2
   2f424:	sub	r2, r2, r5, lsl #3
   2f428:	strb	r2, [r4, r3]
   2f42c:	bl	368a4 <__printf_chk@plt+0x32d00>
   2f430:	cmp	r0, #84	; 0x54
   2f434:	mov	r3, r0
   2f438:	bne	2f3f0 <__printf_chk@plt+0x2b84c>
   2f43c:	ldrb	r3, [r4, #84]	; 0x54
   2f440:	add	r5, r5, r3
   2f444:	strb	r5, [r4, #84]	; 0x54
   2f448:	pop	{r4, r5, r6, pc}
   2f44c:	push	{r4, r5, r6, lr}
   2f450:	mov	r3, r0
   2f454:	mov	r4, r0
   2f458:	mov	r2, r1
   2f45c:	mov	r0, #0
   2f460:	ldr	ip, [r1, r0]
   2f464:	add	r2, r2, #20
   2f468:	add	r3, r3, #8
   2f46c:	and	ip, ip, #31
   2f470:	strb	ip, [r3, #-8]
   2f474:	ldr	ip, [r1, r0]
   2f478:	add	r0, r0, #20
   2f47c:	cmp	r0, #120	; 0x78
   2f480:	ubfx	ip, ip, #5, #5
   2f484:	strb	ip, [r3, #-7]
   2f488:	ldr	lr, [r2, #-16]
   2f48c:	lsl	lr, lr, #3
   2f490:	and	lr, lr, #31
   2f494:	eor	ip, ip, lr
   2f498:	strb	ip, [r3, #-7]
   2f49c:	ldr	ip, [r2, #-16]
   2f4a0:	ubfx	ip, ip, #2, #5
   2f4a4:	strb	ip, [r3, #-6]
   2f4a8:	ldr	ip, [r2, #-16]
   2f4ac:	ubfx	ip, ip, #7, #5
   2f4b0:	strb	ip, [r3, #-5]
   2f4b4:	ldr	lr, [r2, #-12]
   2f4b8:	lsl	lr, lr, #1
   2f4bc:	and	lr, lr, #31
   2f4c0:	eor	ip, ip, lr
   2f4c4:	strb	ip, [r3, #-5]
   2f4c8:	ldr	ip, [r2, #-12]
   2f4cc:	ubfx	ip, ip, #4, #5
   2f4d0:	strb	ip, [r3, #-4]
   2f4d4:	ldr	lr, [r2, #-8]
   2f4d8:	lsl	lr, lr, #4
   2f4dc:	and	lr, lr, #31
   2f4e0:	eor	ip, ip, lr
   2f4e4:	strb	ip, [r3, #-4]
   2f4e8:	ldr	ip, [r2, #-8]
   2f4ec:	ubfx	ip, ip, #1, #5
   2f4f0:	strb	ip, [r3, #-3]
   2f4f4:	ldr	ip, [r2, #-8]
   2f4f8:	ubfx	ip, ip, #6, #5
   2f4fc:	strb	ip, [r3, #-2]
   2f500:	ldr	lr, [r2, #-4]
   2f504:	lsl	lr, lr, #2
   2f508:	and	lr, lr, #31
   2f50c:	eor	ip, ip, lr
   2f510:	strb	ip, [r3, #-2]
   2f514:	ldr	ip, [r2, #-4]
   2f518:	ubfx	ip, ip, #3, #5
   2f51c:	strb	ip, [r3, #-1]
   2f520:	bne	2f460 <__printf_chk@plt+0x2b8bc>
   2f524:	ldr	r2, [r1, #120]	; 0x78
   2f528:	mov	r3, #0
   2f52c:	mov	r5, r3
   2f530:	mov	r6, r4
   2f534:	and	r2, r2, #31
   2f538:	strb	r2, [r4, #48]	; 0x30
   2f53c:	ldr	r2, [r1, #120]	; 0x78
   2f540:	ubfx	r2, r2, #5, #5
   2f544:	strb	r2, [r4, #49]	; 0x31
   2f548:	ldr	r0, [r1, #124]	; 0x7c
   2f54c:	lsl	r0, r0, #3
   2f550:	and	r0, r0, #31
   2f554:	eor	r2, r2, r0
   2f558:	strb	r2, [r4, #49]	; 0x31
   2f55c:	ldr	r2, [r1, #124]	; 0x7c
   2f560:	ubfx	r2, r2, #2, #5
   2f564:	strb	r2, [r4, #50]	; 0x32
   2f568:	ldrb	r2, [r4, r3]
   2f56c:	mov	r0, r3
   2f570:	mov	r1, #1
   2f574:	add	r5, r5, r2
   2f578:	uxtb	r5, r5
   2f57c:	strb	r5, [r4, r3]
   2f580:	ldrb	r2, [r6, #1]
   2f584:	sbfx	r5, r5, #5, #3
   2f588:	add	r5, r5, r2
   2f58c:	strb	r5, [r6, #1]!
   2f590:	ldrb	r2, [r4, r3]
   2f594:	and	r2, r2, #31
   2f598:	lsr	r5, r2, #4
   2f59c:	sub	r2, r2, r5, lsl #5
   2f5a0:	strb	r2, [r4, r3]
   2f5a4:	bl	368a4 <__printf_chk@plt+0x32d00>
   2f5a8:	cmp	r0, #50	; 0x32
   2f5ac:	mov	r3, r0
   2f5b0:	bne	2f568 <__printf_chk@plt+0x2b9c4>
   2f5b4:	ldrb	r3, [r4, #50]	; 0x32
   2f5b8:	add	r5, r5, r3
   2f5bc:	strb	r5, [r4, #50]	; 0x32
   2f5c0:	pop	{r4, r5, r6, pc}
   2f5c4:	mov	ip, r0
   2f5c8:	mov	r3, #0
   2f5cc:	push	{r4, r5}
   2f5d0:	add	ip, ip, #4
   2f5d4:	ldr	r5, [r2, r3]
   2f5d8:	ldr	r4, [r1, r3]
   2f5dc:	and	r5, r5, #3
   2f5e0:	and	r4, r4, #3
   2f5e4:	orr	r4, r4, r5, lsl #2
   2f5e8:	strb	r4, [r0, r3]
   2f5ec:	ldr	r5, [r1, r3]
   2f5f0:	ldr	r4, [r2, r3]
   2f5f4:	ubfx	r5, r5, #2, #2
   2f5f8:	and	r4, r4, #12
   2f5fc:	eor	r4, r5, r4
   2f600:	strb	r4, [ip, #-3]
   2f604:	ldr	r5, [r2, r3]
   2f608:	ldr	r4, [r1, r3]
   2f60c:	ubfx	r5, r5, #4, #2
   2f610:	ubfx	r4, r4, #4, #2
   2f614:	orr	r4, r4, r5, lsl #2
   2f618:	strb	r4, [ip, #-2]
   2f61c:	ldr	r5, [r2, r3]
   2f620:	ldr	r4, [r1, r3]
   2f624:	add	r3, r3, #4
   2f628:	ubfx	r5, r5, #6, #2
   2f62c:	cmp	r3, #124	; 0x7c
   2f630:	ubfx	r4, r4, #6, #2
   2f634:	orr	r4, r4, r5, lsl #2
   2f638:	strb	r4, [ip, #-1]
   2f63c:	bne	2f5d0 <__printf_chk@plt+0x2ba2c>
   2f640:	ldr	ip, [r2, #124]	; 0x7c
   2f644:	ldr	r3, [r1, #124]	; 0x7c
   2f648:	and	ip, ip, #3
   2f64c:	and	r3, r3, #3
   2f650:	orr	r3, r3, ip, lsl #2
   2f654:	strb	r3, [r0, #124]	; 0x7c
   2f658:	ldr	r3, [r2, #124]	; 0x7c
   2f65c:	ldr	ip, [r1, #124]	; 0x7c
   2f660:	and	r3, r3, #12
   2f664:	ubfx	ip, ip, #2, #2
   2f668:	eor	r3, ip, r3
   2f66c:	strb	r3, [r0, #125]	; 0x7d
   2f670:	ldr	r2, [r2, #124]	; 0x7c
   2f674:	ldr	r3, [r1, #124]	; 0x7c
   2f678:	ubfx	r2, r2, #4, #2
   2f67c:	ubfx	r3, r3, #4, #2
   2f680:	orr	r3, r3, r2, lsl #2
   2f684:	strb	r3, [r0, #126]	; 0x7e
   2f688:	pop	{r4, r5}
   2f68c:	bx	lr
   2f690:	push	{r3, r4, r5, r6, r7, lr}
   2f694:	add	r7, r1, #384	; 0x180
   2f698:	add	r6, r1, #128	; 0x80
   2f69c:	mov	r5, r0
   2f6a0:	mov	r2, r7
   2f6a4:	mov	r4, r1
   2f6a8:	bl	30904 <__printf_chk@plt+0x2cd60>
   2f6ac:	add	r1, r4, #256	; 0x100
   2f6b0:	mov	r2, r6
   2f6b4:	add	r0, r5, #128	; 0x80
   2f6b8:	bl	30904 <__printf_chk@plt+0x2cd60>
   2f6bc:	mov	r1, r6
   2f6c0:	mov	r2, r7
   2f6c4:	add	r0, r5, #256	; 0x100
   2f6c8:	pop	{r3, r4, r5, r6, r7, lr}
   2f6cc:	b	30904 <__printf_chk@plt+0x2cd60>
   2f6d0:	push	{r3, r4, r5, lr}
   2f6d4:	mov	r5, r1
   2f6d8:	mov	r4, r0
   2f6dc:	bl	2f690 <__printf_chk@plt+0x2baec>
   2f6e0:	mov	r1, r5
   2f6e4:	add	r0, r4, #384	; 0x180
   2f6e8:	add	r2, r5, #256	; 0x100
   2f6ec:	pop	{r3, r4, r5, lr}
   2f6f0:	b	30904 <__printf_chk@plt+0x2cd60>
   2f6f4:	ldr	r3, [pc, #320]	; 2f83c <__printf_chk@plt+0x2bc98>
   2f6f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2f6fc:	mov	r8, r1
   2f700:	ldr	r1, [pc, #312]	; 2f840 <__printf_chk@plt+0x2bc9c>
   2f704:	add	r3, pc, r3
   2f708:	sub	sp, sp, #652	; 0x28c
   2f70c:	add	r6, r8, #128	; 0x80
   2f710:	add	r5, sp, #4
   2f714:	add	r7, sp, #516	; 0x204
   2f718:	ldr	sl, [r3, r1]
   2f71c:	add	fp, r2, #128	; 0x80
   2f720:	mov	r4, r2
   2f724:	mov	r9, r0
   2f728:	mov	r1, r6
   2f72c:	mov	r2, r8
   2f730:	ldr	r3, [sl]
   2f734:	mov	r0, r5
   2f738:	str	r3, [sp, #644]	; 0x284
   2f73c:	bl	307dc <__printf_chk@plt+0x2cc38>
   2f740:	mov	r2, r4
   2f744:	mov	r0, r7
   2f748:	mov	r1, fp
   2f74c:	bl	307dc <__printf_chk@plt+0x2cc38>
   2f750:	mov	r2, r7
   2f754:	mov	r0, r5
   2f758:	mov	r1, r5
   2f75c:	bl	30904 <__printf_chk@plt+0x2cd60>
   2f760:	mov	r2, r6
   2f764:	add	r6, sp, #132	; 0x84
   2f768:	mov	r1, r8
   2f76c:	mov	r0, r6
   2f770:	bl	307b0 <__printf_chk@plt+0x2cc0c>
   2f774:	mov	r0, r7
   2f778:	mov	r1, r4
   2f77c:	mov	r2, fp
   2f780:	bl	307b0 <__printf_chk@plt+0x2cc0c>
   2f784:	mov	r2, r7
   2f788:	add	r7, sp, #260	; 0x104
   2f78c:	mov	r0, r6
   2f790:	mov	r1, r6
   2f794:	bl	30904 <__printf_chk@plt+0x2cd60>
   2f798:	add	r2, r4, #384	; 0x180
   2f79c:	add	r1, r8, #384	; 0x180
   2f7a0:	mov	r0, r7
   2f7a4:	bl	30904 <__printf_chk@plt+0x2cd60>
   2f7a8:	ldr	r2, [pc, #148]	; 2f844 <__printf_chk@plt+0x2bca0>
   2f7ac:	mov	r0, r7
   2f7b0:	mov	r1, r7
   2f7b4:	add	r2, pc, r2
   2f7b8:	bl	30904 <__printf_chk@plt+0x2cd60>
   2f7bc:	add	r2, r4, #256	; 0x100
   2f7c0:	add	r4, sp, #388	; 0x184
   2f7c4:	add	r1, r8, #256	; 0x100
   2f7c8:	mov	r0, r4
   2f7cc:	bl	30904 <__printf_chk@plt+0x2cd60>
   2f7d0:	mov	r0, r4
   2f7d4:	mov	r1, r4
   2f7d8:	mov	r2, r4
   2f7dc:	bl	307b0 <__printf_chk@plt+0x2cc0c>
   2f7e0:	mov	r0, r9
   2f7e4:	mov	r1, r6
   2f7e8:	mov	r2, r5
   2f7ec:	bl	307dc <__printf_chk@plt+0x2cc38>
   2f7f0:	add	r0, r9, #384	; 0x180
   2f7f4:	mov	r1, r4
   2f7f8:	mov	r2, r7
   2f7fc:	bl	307dc <__printf_chk@plt+0x2cc38>
   2f800:	mov	r1, r4
   2f804:	mov	r2, r7
   2f808:	add	r0, r9, #128	; 0x80
   2f80c:	bl	307b0 <__printf_chk@plt+0x2cc0c>
   2f810:	mov	r2, r5
   2f814:	add	r0, r9, #256	; 0x100
   2f818:	mov	r1, r6
   2f81c:	bl	307b0 <__printf_chk@plt+0x2cc0c>
   2f820:	ldr	r2, [sp, #644]	; 0x284
   2f824:	ldr	r3, [sl]
   2f828:	cmp	r2, r3
   2f82c:	bne	2f838 <__printf_chk@plt+0x2bc94>
   2f830:	add	sp, sp, #652	; 0x28c
   2f834:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f838:	bl	36f4 <__stack_chk_fail@plt>
   2f83c:	strdeq	r8, [r3], -ip
   2f840:	muleq	r0, ip, r3
   2f844:	andeq	sl, r0, ip, asr r5
   2f848:	ldr	r2, [pc, #260]	; 2f954 <__printf_chk@plt+0x2bdb0>
   2f84c:	ldr	ip, [pc, #260]	; 2f958 <__printf_chk@plt+0x2bdb4>
   2f850:	add	r2, pc, r2
   2f854:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2f858:	sub	sp, sp, #532	; 0x214
   2f85c:	ldr	ip, [r2, ip]
   2f860:	add	r8, sp, #12
   2f864:	add	r6, sp, #140	; 0x8c
   2f868:	add	fp, r1, #128	; 0x80
   2f86c:	mov	r4, r0
   2f870:	add	r5, sp, #268	; 0x10c
   2f874:	ldr	r2, [ip]
   2f878:	mov	r0, r8
   2f87c:	str	ip, [sp, #4]
   2f880:	mov	r9, r1
   2f884:	add	r7, sp, #396	; 0x18c
   2f888:	add	sl, r4, #128	; 0x80
   2f88c:	str	r2, [sp, #524]	; 0x20c
   2f890:	bl	30a34 <__printf_chk@plt+0x2ce90>
   2f894:	mov	r1, fp
   2f898:	mov	r0, r6
   2f89c:	bl	30a34 <__printf_chk@plt+0x2ce90>
   2f8a0:	add	r1, r9, #256	; 0x100
   2f8a4:	mov	r0, r5
   2f8a8:	bl	30a34 <__printf_chk@plt+0x2ce90>
   2f8ac:	mov	r2, r5
   2f8b0:	mov	r0, r5
   2f8b4:	mov	r1, r5
   2f8b8:	bl	307b0 <__printf_chk@plt+0x2cc0c>
   2f8bc:	mov	r1, r8
   2f8c0:	mov	r0, r7
   2f8c4:	bl	30884 <__printf_chk@plt+0x2cce0>
   2f8c8:	mov	r2, fp
   2f8cc:	mov	r0, r4
   2f8d0:	mov	r1, r9
   2f8d4:	bl	307b0 <__printf_chk@plt+0x2cc0c>
   2f8d8:	mov	r0, r4
   2f8dc:	mov	r1, r4
   2f8e0:	bl	30a34 <__printf_chk@plt+0x2ce90>
   2f8e4:	mov	r0, r4
   2f8e8:	mov	r1, r4
   2f8ec:	mov	r2, r8
   2f8f0:	bl	307dc <__printf_chk@plt+0x2cc38>
   2f8f4:	mov	r0, r4
   2f8f8:	mov	r1, r4
   2f8fc:	mov	r2, r6
   2f900:	bl	307dc <__printf_chk@plt+0x2cc38>
   2f904:	mov	r0, sl
   2f908:	mov	r1, r7
   2f90c:	mov	r2, r6
   2f910:	bl	307b0 <__printf_chk@plt+0x2cc0c>
   2f914:	mov	r1, sl
   2f918:	mov	r2, r5
   2f91c:	add	r0, r4, #384	; 0x180
   2f920:	bl	307dc <__printf_chk@plt+0x2cc38>
   2f924:	mov	r1, r7
   2f928:	mov	r2, r6
   2f92c:	add	r0, r4, #256	; 0x100
   2f930:	bl	307dc <__printf_chk@plt+0x2cc38>
   2f934:	ldr	r1, [sp, #4]
   2f938:	ldr	r2, [sp, #524]	; 0x20c
   2f93c:	ldr	r3, [r1]
   2f940:	cmp	r2, r3
   2f944:	bne	2f950 <__printf_chk@plt+0x2bdac>
   2f948:	add	sp, sp, #532	; 0x214
   2f94c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f950:	bl	36f4 <__stack_chk_fail@plt>
   2f954:			; <UNDEFINED> instruction: 0x000383b0
   2f958:	muleq	r0, ip, r3
   2f95c:	push	{r4, r5, r6, lr}
   2f960:	mov	r4, r2
   2f964:	mov	r6, r0
   2f968:	mov	r5, r1
   2f96c:	bl	306c4 <__printf_chk@plt+0x2cb20>
   2f970:	add	r0, r6, #128	; 0x80
   2f974:	add	r1, r5, #128	; 0x80
   2f978:	mov	r2, r4
   2f97c:	pop	{r4, r5, r6, lr}
   2f980:	b	306c4 <__printf_chk@plt+0x2cb20>
   2f984:	ldr	ip, [pc, #304]	; 2fabc <__printf_chk@plt+0x2bf18>
   2f988:	ldr	r1, [pc, #304]	; 2fac0 <__printf_chk@plt+0x2bf1c>
   2f98c:	add	ip, pc, ip
   2f990:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2f994:	sub	sp, sp, #148	; 0x94
   2f998:	ldr	r1, [ip, r1]
   2f99c:	lsl	r4, r2, #2
   2f9a0:	ldrsb	r8, [sp, #184]	; 0xb8
   2f9a4:	adds	r4, r4, r2
   2f9a8:	ldr	r9, [pc, #276]	; 2fac4 <__printf_chk@plt+0x2bf20>
   2f9ac:	mov	r2, #256	; 0x100
   2f9b0:	str	r1, [sp, #4]
   2f9b4:	mov	r7, r0
   2f9b8:	ldr	r3, [sp, #4]
   2f9bc:	add	r9, pc, r9
   2f9c0:	uxtb	r6, r8
   2f9c4:	add	r1, r9, r4, lsl #8
   2f9c8:	add	r1, r1, #128	; 0x80
   2f9cc:	add	r9, r9, #128	; 0x80
   2f9d0:	ldr	ip, [r3]
   2f9d4:	str	ip, [sp, #140]	; 0x8c
   2f9d8:	bl	38c8 <memcpy@plt>
   2f9dc:	eor	r2, r6, #1
   2f9e0:	mvn	ip, r6
   2f9e4:	sub	r2, r2, #1
   2f9e8:	uxtb	ip, ip
   2f9ec:	sub	ip, ip, #1
   2f9f0:	adds	sl, r4, #1
   2f9f4:	lsr	r2, r2, #31
   2f9f8:	add	r1, r9, sl, lsl #8
   2f9fc:	orr	r2, r2, ip, lsr #31
   2fa00:	mov	r0, r7
   2fa04:	bl	2f95c <__printf_chk@plt+0x2bdb8>
   2fa08:	eor	r2, r6, #2
   2fa0c:	sub	r2, r2, #1
   2fa10:	eor	ip, r6, #254	; 0xfe
   2fa14:	sub	ip, ip, #1
   2fa18:	adds	sl, r4, #2
   2fa1c:	lsr	r2, r2, #31
   2fa20:	add	r1, r9, sl, lsl #8
   2fa24:	orr	r2, r2, ip, lsr #31
   2fa28:	mov	r0, r7
   2fa2c:	bl	2f95c <__printf_chk@plt+0x2bdb8>
   2fa30:	eor	r2, r6, #3
   2fa34:	sub	r2, r2, #1
   2fa38:	eor	ip, r6, #253	; 0xfd
   2fa3c:	sub	ip, ip, #1
   2fa40:	adds	sl, r4, #3
   2fa44:	lsr	r2, r2, #31
   2fa48:	mov	r0, r7
   2fa4c:	orr	r2, r2, ip, lsr #31
   2fa50:	add	r1, r9, sl, lsl #8
   2fa54:	bl	2f95c <__printf_chk@plt+0x2bdb8>
   2fa58:	eor	r3, r6, #252	; 0xfc
   2fa5c:	adds	r4, r4, #4
   2fa60:	sub	r2, r3, #1
   2fa64:	add	r1, r9, r4, lsl #8
   2fa68:	add	r4, sp, #12
   2fa6c:	lsr	r2, r2, #31
   2fa70:	mov	r0, r7
   2fa74:	bl	2f95c <__printf_chk@plt+0x2bdb8>
   2fa78:	mov	r1, r7
   2fa7c:	mov	r0, r4
   2fa80:	bl	30884 <__printf_chk@plt+0x2cce0>
   2fa84:	sxtb	r2, r8
   2fa88:	mov	r1, r4
   2fa8c:	mov	r0, r7
   2fa90:	asr	r3, r2, #31
   2fa94:	lsr	r2, r3, #31
   2fa98:	bl	306c4 <__printf_chk@plt+0x2cb20>
   2fa9c:	ldr	r1, [sp, #4]
   2faa0:	ldr	r2, [sp, #140]	; 0x8c
   2faa4:	ldr	r3, [r1]
   2faa8:	cmp	r2, r3
   2faac:	bne	2fab8 <__printf_chk@plt+0x2bf14>
   2fab0:	add	sp, sp, #148	; 0x94
   2fab4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2fab8:	bl	36f4 <__stack_chk_fail@plt>
   2fabc:	andeq	r8, r3, r4, ror r2
   2fac0:	muleq	r0, ip, r3
   2fac4:	andeq	sl, r0, r4, asr r3
   2fac8:	ldr	r3, [pc, #548]	; 2fcf4 <__printf_chk@plt+0x2c150>
   2facc:	ldr	r2, [pc, #548]	; 2fcf8 <__printf_chk@plt+0x2c154>
   2fad0:	add	r3, pc, r3
   2fad4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2fad8:	add	r7, r0, #256	; 0x100
   2fadc:	ldr	r2, [r3, r2]
   2fae0:	sub	sp, sp, #916	; 0x394
   2fae4:	mov	fp, r1
   2fae8:	mov	r5, r0
   2faec:	add	r8, r0, #128	; 0x80
   2faf0:	mov	r0, r7
   2faf4:	ldr	r3, [r2]
   2faf8:	add	r6, sp, #268	; 0x10c
   2fafc:	str	r2, [sp]
   2fb00:	add	r4, sp, #396	; 0x18c
   2fb04:	ldr	sl, [pc, #496]	; 2fcfc <__printf_chk@plt+0x2c158>
   2fb08:	add	r9, sp, #524	; 0x20c
   2fb0c:	str	r3, [sp, #908]	; 0x38c
   2fb10:	bl	30760 <__printf_chk@plt+0x2cbbc>
   2fb14:	ldrb	r3, [fp, #31]
   2fb18:	mov	r1, fp
   2fb1c:	mov	r0, r8
   2fb20:	add	sl, pc, sl
   2fb24:	add	fp, sp, #652	; 0x28c
   2fb28:	lsr	r3, r3, #7
   2fb2c:	str	r3, [sp, #4]
   2fb30:	bl	304d4 <__printf_chk@plt+0x2c930>
   2fb34:	mov	r1, r8
   2fb38:	mov	r0, r6
   2fb3c:	bl	30a34 <__printf_chk@plt+0x2ce90>
   2fb40:	add	r2, sl, #2528	; 0x9e0
   2fb44:	add	r2, r2, #8
   2fb48:	mov	r1, r6
   2fb4c:	mov	r0, r4
   2fb50:	bl	30904 <__printf_chk@plt+0x2cd60>
   2fb54:	mov	r2, r7
   2fb58:	mov	r0, r6
   2fb5c:	mov	r1, r6
   2fb60:	bl	307dc <__printf_chk@plt+0x2cc38>
   2fb64:	mov	r2, r4
   2fb68:	mov	r1, r7
   2fb6c:	mov	r0, r4
   2fb70:	bl	307b0 <__printf_chk@plt+0x2cc0c>
   2fb74:	mov	r0, r9
   2fb78:	mov	r1, r4
   2fb7c:	add	r7, sp, #140	; 0x8c
   2fb80:	bl	30a34 <__printf_chk@plt+0x2ce90>
   2fb84:	mov	r1, r9
   2fb88:	mov	r0, fp
   2fb8c:	bl	30a34 <__printf_chk@plt+0x2ce90>
   2fb90:	mov	r2, r9
   2fb94:	add	r9, sp, #780	; 0x30c
   2fb98:	mov	r1, fp
   2fb9c:	mov	r0, r9
   2fba0:	bl	30904 <__printf_chk@plt+0x2cd60>
   2fba4:	mov	r1, r9
   2fba8:	add	r9, sp, #12
   2fbac:	mov	r2, r6
   2fbb0:	mov	r0, r9
   2fbb4:	bl	30904 <__printf_chk@plt+0x2cd60>
   2fbb8:	mov	r2, r4
   2fbbc:	mov	r0, r9
   2fbc0:	mov	r1, r9
   2fbc4:	bl	30904 <__printf_chk@plt+0x2cd60>
   2fbc8:	mov	r0, r9
   2fbcc:	mov	r1, r9
   2fbd0:	bl	30e1c <__printf_chk@plt+0x2d278>
   2fbd4:	mov	r0, r9
   2fbd8:	mov	r1, r9
   2fbdc:	mov	r2, r6
   2fbe0:	bl	30904 <__printf_chk@plt+0x2cd60>
   2fbe4:	mov	r0, r9
   2fbe8:	mov	r1, r9
   2fbec:	mov	r2, r4
   2fbf0:	bl	30904 <__printf_chk@plt+0x2cd60>
   2fbf4:	mov	r0, r9
   2fbf8:	mov	r1, r9
   2fbfc:	mov	r2, r4
   2fc00:	bl	30904 <__printf_chk@plt+0x2cd60>
   2fc04:	mov	r2, r4
   2fc08:	mov	r0, r5
   2fc0c:	mov	r1, r9
   2fc10:	bl	30904 <__printf_chk@plt+0x2cd60>
   2fc14:	mov	r1, r5
   2fc18:	mov	r0, r7
   2fc1c:	bl	30a34 <__printf_chk@plt+0x2ce90>
   2fc20:	mov	r0, r7
   2fc24:	mov	r1, r7
   2fc28:	mov	r2, r4
   2fc2c:	bl	30904 <__printf_chk@plt+0x2cd60>
   2fc30:	mov	r0, r7
   2fc34:	mov	r1, r6
   2fc38:	bl	30610 <__printf_chk@plt+0x2ca6c>
   2fc3c:	cmp	r0, #0
   2fc40:	beq	2fcd0 <__printf_chk@plt+0x2c12c>
   2fc44:	mov	r0, r7
   2fc48:	mov	r1, r5
   2fc4c:	bl	30a34 <__printf_chk@plt+0x2ce90>
   2fc50:	mov	r0, r7
   2fc54:	mov	r1, r7
   2fc58:	mov	r2, r4
   2fc5c:	bl	30904 <__printf_chk@plt+0x2cd60>
   2fc60:	mov	r0, r7
   2fc64:	mov	r1, r6
   2fc68:	bl	30610 <__printf_chk@plt+0x2ca6c>
   2fc6c:	cmp	r0, #0
   2fc70:	beq	2fce8 <__printf_chk@plt+0x2c144>
   2fc74:	mov	r0, r5
   2fc78:	bl	306fc <__printf_chk@plt+0x2cb58>
   2fc7c:	ldr	r1, [sp, #4]
   2fc80:	mov	r4, r0
   2fc84:	mov	r0, #1
   2fc88:	bl	368e4 <__printf_chk@plt+0x32d40>
   2fc8c:	cmp	r4, r0
   2fc90:	beq	2fca0 <__printf_chk@plt+0x2c0fc>
   2fc94:	mov	r0, r5
   2fc98:	mov	r1, r5
   2fc9c:	bl	30884 <__printf_chk@plt+0x2cce0>
   2fca0:	add	r0, r5, #384	; 0x180
   2fca4:	mov	r2, r8
   2fca8:	mov	r1, r5
   2fcac:	bl	30904 <__printf_chk@plt+0x2cd60>
   2fcb0:	mov	r0, #0
   2fcb4:	ldr	r1, [sp]
   2fcb8:	ldr	r2, [sp, #908]	; 0x38c
   2fcbc:	ldr	r3, [r1]
   2fcc0:	cmp	r2, r3
   2fcc4:	bne	2fcf0 <__printf_chk@plt+0x2c14c>
   2fcc8:	add	sp, sp, #916	; 0x394
   2fccc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2fcd0:	add	r2, sl, #2656	; 0xa60
   2fcd4:	mov	r0, r5
   2fcd8:	add	r2, r2, #8
   2fcdc:	mov	r1, r5
   2fce0:	bl	30904 <__printf_chk@plt+0x2cd60>
   2fce4:	b	2fc44 <__printf_chk@plt+0x2c0a0>
   2fce8:	mvn	r0, #0
   2fcec:	b	2fcb4 <__printf_chk@plt+0x2c110>
   2fcf0:	bl	36f4 <__stack_chk_fail@plt>
   2fcf4:	andeq	r8, r3, r0, lsr r1
   2fcf8:	muleq	r0, ip, r3
   2fcfc:	andeq	r4, r2, r8, lsl #3
   2fd00:	ldr	r3, [pc, #148]	; 2fd9c <__printf_chk@plt+0x2c1f8>
   2fd04:	ldr	r2, [pc, #148]	; 2fda0 <__printf_chk@plt+0x2c1fc>
   2fd08:	add	r3, pc, r3
   2fd0c:	push	{r4, r5, r6, r7, r8, lr}
   2fd10:	sub	sp, sp, #392	; 0x188
   2fd14:	ldr	r7, [r3, r2]
   2fd18:	add	r5, sp, #260	; 0x104
   2fd1c:	add	r8, sp, #4
   2fd20:	mov	r4, r0
   2fd24:	mov	r6, r1
   2fd28:	mov	r0, r5
   2fd2c:	ldr	r3, [r7]
   2fd30:	add	r1, r1, #256	; 0x100
   2fd34:	str	r3, [sp, #388]	; 0x184
   2fd38:	bl	30a3c <__printf_chk@plt+0x2ce98>
   2fd3c:	mov	r2, r5
   2fd40:	mov	r1, r6
   2fd44:	mov	r0, r8
   2fd48:	bl	30904 <__printf_chk@plt+0x2cd60>
   2fd4c:	mov	r2, r5
   2fd50:	add	r5, sp, #132	; 0x84
   2fd54:	add	r1, r6, #128	; 0x80
   2fd58:	mov	r0, r5
   2fd5c:	bl	30904 <__printf_chk@plt+0x2cd60>
   2fd60:	mov	r1, r5
   2fd64:	mov	r0, r4
   2fd68:	bl	30510 <__printf_chk@plt+0x2c96c>
   2fd6c:	mov	r0, r8
   2fd70:	ldrb	r5, [r4, #31]
   2fd74:	bl	306fc <__printf_chk@plt+0x2cb58>
   2fd78:	ldr	r2, [sp, #388]	; 0x184
   2fd7c:	ldr	r3, [r7]
   2fd80:	cmp	r2, r3
   2fd84:	eor	r0, r5, r0, lsl #7
   2fd88:	strb	r0, [r4, #31]
   2fd8c:	bne	2fd98 <__printf_chk@plt+0x2c1f4>
   2fd90:	add	sp, sp, #392	; 0x188
   2fd94:	pop	{r4, r5, r6, r7, r8, pc}
   2fd98:	bl	36f4 <__stack_chk_fail@plt>
   2fd9c:	strdeq	r7, [r3], -r8
   2fda0:	muleq	r0, ip, r3
   2fda4:	push	{r3, r4, r5, lr}
   2fda8:	mov	r4, r0
   2fdac:	bl	30588 <__printf_chk@plt+0x2c9e4>
   2fdb0:	add	r1, r4, #256	; 0x100
   2fdb4:	mov	r5, r0
   2fdb8:	add	r0, r4, #128	; 0x80
   2fdbc:	bl	30610 <__printf_chk@plt+0x2ca6c>
   2fdc0:	cmp	r0, #0
   2fdc4:	popeq	{r3, r4, r5, pc}
   2fdc8:	adds	r0, r5, #0
   2fdcc:	movne	r0, #1
   2fdd0:	pop	{r3, r4, r5, pc}
   2fdd4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2fdd8:	sub	sp, sp, #8832	; 0x2280
   2fddc:	ldr	r7, [pc, #772]	; 300e8 <__printf_chk@plt+0x2c544>
   2fde0:	sub	sp, sp, #44	; 0x2c
   2fde4:	ldr	lr, [pc, #768]	; 300ec <__printf_chk@plt+0x2c548>
   2fde8:	mov	r6, r1
   2fdec:	add	r7, pc, r7
   2fdf0:	add	r1, sp, #8192	; 0x2000
   2fdf4:	add	r4, sp, #552	; 0x228
   2fdf8:	mov	ip, r2
   2fdfc:	ldr	lr, [r7, lr]
   2fe00:	add	r8, sp, #548	; 0x224
   2fe04:	mov	r2, r7
   2fe08:	mov	r7, r3
   2fe0c:	ldr	r3, [r1, #720]	; 0x2d0
   2fe10:	add	r2, r4, #1020	; 0x3fc
   2fe14:	str	r2, [sp, #12]
   2fe18:	add	r1, r8, #1536	; 0x600
   2fe1c:	ldr	r2, [lr]
   2fe20:	mov	r5, r0
   2fe24:	str	r1, [sp, #16]
   2fe28:	add	r1, r8, #2560	; 0xa00
   2fe2c:	str	r1, [sp, #24]
   2fe30:	add	r1, r8, #4096	; 0x1000
   2fe34:	str	r1, [sp, #20]
   2fe38:	add	r1, sp, #8192	; 0x2000
   2fe3c:	mov	r0, r8
   2fe40:	str	lr, [sp, #28]
   2fe44:	str	r2, [r1, #676]	; 0x2a4
   2fe48:	add	r9, r4, #508	; 0x1fc
   2fe4c:	stmib	sp, {r3, ip}
   2fe50:	bl	30794 <__printf_chk@plt+0x2cbf0>
   2fe54:	add	r0, r4, #124	; 0x7c
   2fe58:	add	sl, r8, #2048	; 0x800
   2fe5c:	bl	30760 <__printf_chk@plt+0x2cbbc>
   2fe60:	add	r0, r4, #252	; 0xfc
   2fe64:	bl	30760 <__printf_chk@plt+0x2cbbc>
   2fe68:	add	r0, r4, #380	; 0x17c
   2fe6c:	add	r4, sp, #36	; 0x24
   2fe70:	bl	30794 <__printf_chk@plt+0x2cbf0>
   2fe74:	mov	r2, #512	; 0x200
   2fe78:	mov	r1, r6
   2fe7c:	mov	r0, r9
   2fe80:	add	fp, r8, #6144	; 0x1800
   2fe84:	bl	38c8 <memcpy@plt>
   2fe88:	mov	r1, r6
   2fe8c:	mov	r0, r4
   2fe90:	add	r6, sp, #8832	; 0x2280
   2fe94:	bl	2f848 <__printf_chk@plt+0x2bca4>
   2fe98:	ldr	r0, [sp, #12]
   2fe9c:	mov	r1, r4
   2fea0:	add	r6, r6, #33	; 0x21
   2fea4:	bl	2f6d0 <__printf_chk@plt+0x2bb2c>
   2fea8:	ldr	r2, [sp, #12]
   2feac:	mov	r0, r4
   2feb0:	mov	r1, r9
   2feb4:	bl	2f6f4 <__printf_chk@plt+0x2bb50>
   2feb8:	ldr	r0, [sp, #16]
   2febc:	mov	r1, r4
   2fec0:	bl	2f6d0 <__printf_chk@plt+0x2bb2c>
   2fec4:	mov	r1, r7
   2fec8:	mov	r0, sl
   2fecc:	mov	r2, #512	; 0x200
   2fed0:	bl	38c8 <memcpy@plt>
   2fed4:	mov	r2, sl
   2fed8:	mov	r0, r4
   2fedc:	mov	r1, r9
   2fee0:	bl	2f6f4 <__printf_chk@plt+0x2bb50>
   2fee4:	ldr	r0, [sp, #24]
   2fee8:	mov	r1, r4
   2feec:	bl	2f6d0 <__printf_chk@plt+0x2bb2c>
   2fef0:	mov	r2, sl
   2fef4:	mov	r0, r4
   2fef8:	ldr	r1, [sp, #12]
   2fefc:	bl	2f6f4 <__printf_chk@plt+0x2bb50>
   2ff00:	add	r0, r8, #3072	; 0xc00
   2ff04:	mov	r1, r4
   2ff08:	bl	2f6d0 <__printf_chk@plt+0x2bb2c>
   2ff0c:	mov	r2, sl
   2ff10:	mov	r0, r4
   2ff14:	ldr	r1, [sp, #16]
   2ff18:	bl	2f6f4 <__printf_chk@plt+0x2bb50>
   2ff1c:	add	r0, r8, #3584	; 0xe00
   2ff20:	mov	r1, r4
   2ff24:	bl	2f6d0 <__printf_chk@plt+0x2bb2c>
   2ff28:	mov	r0, r4
   2ff2c:	mov	r1, r7
   2ff30:	add	r7, sp, #8704	; 0x2200
   2ff34:	bl	2f848 <__printf_chk@plt+0x2bca4>
   2ff38:	ldr	r0, [sp, #20]
   2ff3c:	mov	r1, r4
   2ff40:	add	r7, r7, #35	; 0x23
   2ff44:	bl	2f6d0 <__printf_chk@plt+0x2bb2c>
   2ff48:	ldr	r2, [sp, #20]
   2ff4c:	mov	r0, r4
   2ff50:	mov	r1, r9
   2ff54:	bl	2f6f4 <__printf_chk@plt+0x2bb50>
   2ff58:	add	r0, r8, #4608	; 0x1200
   2ff5c:	mov	r1, r4
   2ff60:	bl	2f6d0 <__printf_chk@plt+0x2bb2c>
   2ff64:	mov	r0, r4
   2ff68:	ldr	r1, [sp, #24]
   2ff6c:	bl	2f848 <__printf_chk@plt+0x2bca4>
   2ff70:	add	r0, r8, #5120	; 0x1400
   2ff74:	mov	r1, r4
   2ff78:	bl	2f6d0 <__printf_chk@plt+0x2bb2c>
   2ff7c:	ldr	r2, [sp, #20]
   2ff80:	mov	r0, r4
   2ff84:	ldr	r1, [sp, #16]
   2ff88:	bl	2f6f4 <__printf_chk@plt+0x2bb50>
   2ff8c:	add	r0, r8, #5632	; 0x1600
   2ff90:	mov	r1, r4
   2ff94:	bl	2f6d0 <__printf_chk@plt+0x2bb2c>
   2ff98:	ldr	r2, [sp, #20]
   2ff9c:	mov	r0, r4
   2ffa0:	mov	r1, sl
   2ffa4:	bl	2f6f4 <__printf_chk@plt+0x2bb50>
   2ffa8:	mov	r0, fp
   2ffac:	mov	r1, r4
   2ffb0:	bl	2f6d0 <__printf_chk@plt+0x2bb2c>
   2ffb4:	mov	r2, fp
   2ffb8:	mov	r0, r4
   2ffbc:	mov	r1, r9
   2ffc0:	bl	2f6f4 <__printf_chk@plt+0x2bb50>
   2ffc4:	add	r0, r8, #6656	; 0x1a00
   2ffc8:	mov	r1, r4
   2ffcc:	bl	2f6d0 <__printf_chk@plt+0x2bb2c>
   2ffd0:	mov	r2, fp
   2ffd4:	mov	r0, r4
   2ffd8:	ldr	r1, [sp, #12]
   2ffdc:	bl	2f6f4 <__printf_chk@plt+0x2bb50>
   2ffe0:	add	r0, r8, #7168	; 0x1c00
   2ffe4:	mov	r1, r4
   2ffe8:	bl	2f6d0 <__printf_chk@plt+0x2bb2c>
   2ffec:	mov	r2, fp
   2fff0:	mov	r0, r4
   2fff4:	ldr	r1, [sp, #16]
   2fff8:	bl	2f6f4 <__printf_chk@plt+0x2bb50>
   2fffc:	add	r0, r8, #7680	; 0x1e00
   30000:	mov	r1, r4
   30004:	bl	2f6d0 <__printf_chk@plt+0x2bb2c>
   30008:	ldr	r3, [sp, #4]
   3000c:	ldr	ip, [sp, #8]
   30010:	add	r0, sp, #8704	; 0x2200
   30014:	add	r0, r0, #36	; 0x24
   30018:	mov	r2, r3
   3001c:	mov	r1, ip
   30020:	bl	2f5c4 <__printf_chk@plt+0x2ba20>
   30024:	add	r2, sp, #8192	; 0x2000
   30028:	add	r3, sp, #8832	; 0x2280
   3002c:	mov	r0, r5
   30030:	ldrb	r2, [r2, #674]	; 0x2a2
   30034:	add	r3, r3, #40	; 0x28
   30038:	uxtb	r1, r2
   3003c:	mov	r2, #512	; 0x200
   30040:	add	r1, r3, r1, lsl #9
   30044:	sub	r1, r1, #8320	; 0x2080
   30048:	sub	r1, r1, #4
   3004c:	bl	38c8 <memcpy@plt>
   30050:	b	30068 <__printf_chk@plt+0x2c4c4>
   30054:	cmp	r6, r7
   30058:	mov	r0, r5
   3005c:	mov	r1, r4
   30060:	beq	300bc <__printf_chk@plt+0x2c518>
   30064:	bl	2f690 <__printf_chk@plt+0x2baec>
   30068:	mov	r0, r4
   3006c:	mov	r1, r5
   30070:	bl	2f848 <__printf_chk@plt+0x2bca4>
   30074:	mov	r0, r5
   30078:	mov	r1, r4
   3007c:	bl	2f690 <__printf_chk@plt+0x2baec>
   30080:	mov	r0, r4
   30084:	mov	r1, r5
   30088:	bl	2f848 <__printf_chk@plt+0x2bca4>
   3008c:	ldrb	r3, [r6], #-1
   30090:	cmp	r3, #0
   30094:	beq	30054 <__printf_chk@plt+0x2c4b0>
   30098:	mov	r0, r5
   3009c:	mov	r1, r4
   300a0:	bl	2f6d0 <__printf_chk@plt+0x2bb2c>
   300a4:	ldrb	r2, [r6, #1]
   300a8:	mov	r0, r4
   300ac:	mov	r1, r5
   300b0:	add	r2, r8, r2, lsl #9
   300b4:	bl	2f6f4 <__printf_chk@plt+0x2bb50>
   300b8:	b	30054 <__printf_chk@plt+0x2c4b0>
   300bc:	bl	2f6d0 <__printf_chk@plt+0x2bb2c>
   300c0:	add	r1, sp, #8192	; 0x2000
   300c4:	ldr	r2, [r1, #676]	; 0x2a4
   300c8:	ldr	r1, [sp, #28]
   300cc:	ldr	r3, [r1]
   300d0:	cmp	r2, r3
   300d4:	bne	300e4 <__printf_chk@plt+0x2c540>
   300d8:	add	sp, sp, #8832	; 0x2280
   300dc:	add	sp, sp, #44	; 0x2c
   300e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   300e4:	bl	36f4 <__stack_chk_fail@plt>
   300e8:	andeq	r7, r3, r4, lsl lr
   300ec:	muleq	r0, ip, r3
   300f0:	ldr	r3, [pc, #708]	; 303bc <__printf_chk@plt+0x2c818>
   300f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   300f8:	sub	sp, sp, #1840	; 0x730
   300fc:	ldr	r2, [pc, #700]	; 303c0 <__printf_chk@plt+0x2c81c>
   30100:	sub	sp, sp, #4
   30104:	add	r3, pc, r3
   30108:	mov	r8, r0
   3010c:	add	sl, r8, #384	; 0x180
   30110:	str	sl, [sp, #52]	; 0x34
   30114:	ldr	r2, [r3, r2]
   30118:	add	ip, sp, #1824	; 0x720
   3011c:	add	ip, ip, #8
   30120:	str	ip, [sp, #68]	; 0x44
   30124:	add	r4, sp, #1744	; 0x6d0
   30128:	ldr	sl, [pc, #660]	; 303c4 <__printf_chk@plt+0x2c820>
   3012c:	str	r2, [sp, #76]	; 0x4c
   30130:	add	r4, r4, #4
   30134:	ldr	ip, [sp, #76]	; 0x4c
   30138:	mov	r2, #1
   3013c:	mov	r3, #0
   30140:	strd	r2, [sp, #16]
   30144:	add	sl, pc, sl
   30148:	str	sl, [sp, #72]	; 0x48
   3014c:	ldr	r3, [ip]
   30150:	add	sl, sp, #1360	; 0x550
   30154:	mov	r0, r4
   30158:	add	sl, sl, #4
   3015c:	str	sl, [sp, #56]	; 0x38
   30160:	add	sl, sp, #1616	; 0x650
   30164:	add	ip, sp, #340	; 0x154
   30168:	add	sl, sl, #4
   3016c:	str	ip, [sp, #64]	; 0x40
   30170:	add	fp, r8, #256	; 0x100
   30174:	str	sl, [sp, #44]	; 0x2c
   30178:	add	sl, sp, #468	; 0x1d4
   3017c:	str	r3, [sp, #1836]	; 0x72c
   30180:	add	r9, r8, #128	; 0x80
   30184:	str	sl, [sp, #60]	; 0x3c
   30188:	bl	2f2e4 <__printf_chk@plt+0x2b740>
   3018c:	ldrb	ip, [sp, #1748]	; 0x6d4
   30190:	mov	r0, r8
   30194:	mov	r2, #0
   30198:	mov	r3, #0
   3019c:	add	sl, sp, #852	; 0x354
   301a0:	str	sl, [sp, #32]
   301a4:	sxtb	r1, ip
   301a8:	add	ip, sp, #1232	; 0x4d0
   301ac:	str	r1, [sp]
   301b0:	add	ip, ip, #4
   301b4:	str	ip, [sp, #36]	; 0x24
   301b8:	mov	ip, r4
   301bc:	str	ip, [sp, #12]
   301c0:	bl	2f984 <__printf_chk@plt+0x2bde0>
   301c4:	mov	r0, fp
   301c8:	add	r7, sp, #1488	; 0x5d0
   301cc:	bl	30760 <__printf_chk@plt+0x2cbbc>
   301d0:	mov	r1, r8
   301d4:	mov	r2, r9
   301d8:	ldr	r0, [sp, #52]	; 0x34
   301dc:	bl	30904 <__printf_chk@plt+0x2cd60>
   301e0:	ldr	ip, [sp, #12]
   301e4:	add	r7, r7, #4
   301e8:	add	r6, sp, #84	; 0x54
   301ec:	add	r5, sp, #212	; 0xd4
   301f0:	add	r4, sp, #596	; 0x254
   301f4:	add	r2, sp, #1104	; 0x450
   301f8:	str	r8, [sp, #48]	; 0x30
   301fc:	mov	r8, fp
   30200:	add	sl, sp, #724	; 0x2d4
   30204:	add	r1, sp, #980	; 0x3d4
   30208:	add	r2, r2, #4
   3020c:	str	r1, [sp, #40]	; 0x28
   30210:	str	r2, [sp, #28]
   30214:	str	sl, [sp, #8]
   30218:	ldrsb	r1, [ip, #1]!
   3021c:	mov	r0, r7
   30220:	ldrd	r2, [sp, #16]
   30224:	str	r1, [sp]
   30228:	adds	sl, r2, #1
   3022c:	adc	fp, r3, #0
   30230:	str	ip, [sp, #12]
   30234:	strd	sl, [sp, #16]
   30238:	bl	2f984 <__printf_chk@plt+0x2bde0>
   3023c:	add	r0, sp, #1360	; 0x550
   30240:	add	r2, sp, #1616	; 0x650
   30244:	add	r0, r0, #4
   30248:	mov	r1, r7
   3024c:	add	r2, r2, #4
   30250:	bl	30904 <__printf_chk@plt+0x2cd60>
   30254:	mov	r0, r6
   30258:	mov	r1, r9
   3025c:	ldr	r2, [sp, #48]	; 0x30
   30260:	bl	307dc <__printf_chk@plt+0x2cc38>
   30264:	mov	r0, r5
   30268:	mov	r1, r9
   3026c:	ldr	r2, [sp, #48]	; 0x30
   30270:	bl	307b0 <__printf_chk@plt+0x2cc0c>
   30274:	add	r1, sp, #1616	; 0x650
   30278:	add	r0, sp, #340	; 0x154
   3027c:	add	r1, r1, #4
   30280:	mov	r2, r7
   30284:	bl	307dc <__printf_chk@plt+0x2cc38>
   30288:	add	r1, sp, #1616	; 0x650
   3028c:	add	r0, sp, #468	; 0x1d4
   30290:	add	r1, r1, #4
   30294:	mov	r2, r7
   30298:	bl	307b0 <__printf_chk@plt+0x2cc0c>
   3029c:	mov	r0, r6
   302a0:	mov	r1, r6
   302a4:	add	r2, sp, #340	; 0x154
   302a8:	bl	30904 <__printf_chk@plt+0x2cd60>
   302ac:	mov	r0, r5
   302b0:	mov	r1, r5
   302b4:	add	r2, sp, #468	; 0x1d4
   302b8:	bl	30904 <__printf_chk@plt+0x2cd60>
   302bc:	add	r0, sp, #852	; 0x354
   302c0:	mov	r1, r5
   302c4:	mov	r2, r6
   302c8:	bl	307dc <__printf_chk@plt+0x2cc38>
   302cc:	add	r0, sp, #1232	; 0x4d0
   302d0:	add	r0, r0, #4
   302d4:	mov	r1, r5
   302d8:	mov	r2, r6
   302dc:	bl	307b0 <__printf_chk@plt+0x2cc0c>
   302e0:	add	r2, sp, #1360	; 0x550
   302e4:	mov	r0, r4
   302e8:	ldr	r1, [sp, #52]	; 0x34
   302ec:	add	r2, r2, #4
   302f0:	bl	30904 <__printf_chk@plt+0x2cd60>
   302f4:	mov	r0, r4
   302f8:	mov	r1, r4
   302fc:	ldr	r2, [sp, #72]	; 0x48
   30300:	bl	30904 <__printf_chk@plt+0x2cd60>
   30304:	ldr	r0, [sp, #8]
   30308:	mov	r1, r8
   3030c:	mov	r2, r8
   30310:	bl	307b0 <__printf_chk@plt+0x2cc0c>
   30314:	add	r0, sp, #980	; 0x3d4
   30318:	ldr	r1, [sp, #8]
   3031c:	mov	r2, r4
   30320:	bl	307dc <__printf_chk@plt+0x2cc38>
   30324:	add	r0, sp, #1104	; 0x450
   30328:	add	r0, r0, #4
   3032c:	ldr	r1, [sp, #8]
   30330:	mov	r2, r4
   30334:	bl	307b0 <__printf_chk@plt+0x2cc0c>
   30338:	ldr	r0, [sp, #48]	; 0x30
   3033c:	add	r1, sp, #852	; 0x354
   30340:	add	r2, sp, #980	; 0x3d4
   30344:	bl	30904 <__printf_chk@plt+0x2cd60>
   30348:	add	r1, sp, #1232	; 0x4d0
   3034c:	add	r2, sp, #1104	; 0x450
   30350:	mov	r0, r9
   30354:	add	r1, r1, #4
   30358:	add	r2, r2, #4
   3035c:	bl	30904 <__printf_chk@plt+0x2cd60>
   30360:	add	r1, sp, #1104	; 0x450
   30364:	mov	r0, r8
   30368:	add	r1, r1, #4
   3036c:	add	r2, sp, #980	; 0x3d4
   30370:	bl	30904 <__printf_chk@plt+0x2cd60>
   30374:	add	r2, sp, #1232	; 0x4d0
   30378:	ldr	r0, [sp, #52]	; 0x34
   3037c:	add	r1, sp, #852	; 0x354
   30380:	add	r2, r2, #4
   30384:	bl	30904 <__printf_chk@plt+0x2cd60>
   30388:	ldr	ip, [sp, #12]
   3038c:	ldr	fp, [sp, #68]	; 0x44
   30390:	cmp	ip, fp
   30394:	bne	30218 <__printf_chk@plt+0x2c674>
   30398:	ldr	ip, [sp, #76]	; 0x4c
   3039c:	ldr	r2, [sp, #1836]	; 0x72c
   303a0:	ldr	r3, [ip]
   303a4:	cmp	r2, r3
   303a8:	bne	303b8 <__printf_chk@plt+0x2c814>
   303ac:	add	sp, sp, #1840	; 0x730
   303b0:	add	sp, sp, #4
   303b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   303b8:	bl	36f4 <__stack_chk_fail@plt>
   303bc:	strdeq	r7, [r3], -ip
   303c0:	muleq	r0, ip, r3
   303c4:	andeq	r9, r0, ip, asr #23
   303c8:	push	{r4, r5}
   303cc:	mov	r4, #4
   303d0:	ldr	r1, [r0, #124]	; 0x7c
   303d4:	mov	r2, r0
   303d8:	ldr	ip, [r0]
   303dc:	mov	r3, #0
   303e0:	and	r5, r1, #127	; 0x7f
   303e4:	str	r5, [r0, #124]	; 0x7c
   303e8:	lsr	r1, r1, #7
   303ec:	add	ip, r1, ip
   303f0:	add	ip, ip, r1, lsl #4
   303f4:	add	r1, ip, r1, lsl #1
   303f8:	str	r1, [r0]
   303fc:	b	30404 <__printf_chk@plt+0x2c860>
   30400:	ldr	r1, [r2, #4]!
   30404:	ldr	ip, [r2, #4]
   30408:	add	r1, ip, r1, lsr #8
   3040c:	str	r1, [r2, #4]
   30410:	ldrb	r1, [r0, r3]
   30414:	str	r1, [r0, r3]
   30418:	add	r3, r3, #4
   3041c:	cmp	r3, #124	; 0x7c
   30420:	bne	30400 <__printf_chk@plt+0x2c85c>
   30424:	subs	r4, r4, #1
   30428:	bne	303d0 <__printf_chk@plt+0x2c82c>
   3042c:	pop	{r4, r5}
   30430:	bx	lr
   30434:	push	{r4, r5, r6, r7, r8, lr}
   30438:	mov	r6, r0
   3043c:	mov	r4, r6
   30440:	mov	r0, #30
   30444:	ldr	r7, [r4, #124]!	; 0x7c
   30448:	eor	r5, r7, #127	; 0x7f
   3044c:	sub	r5, r5, #1
   30450:	lsr	r5, r5, #31
   30454:	ldr	r3, [r4, #-4]!
   30458:	mvn	r1, #0
   3045c:	eor	r3, r3, #255	; 0xff
   30460:	add	r3, r3, r1
   30464:	and	r5, r5, r3, lsr #31
   30468:	bl	368a4 <__printf_chk@plt+0x32d00>
   3046c:	cmp	r0, #0
   30470:	bne	30454 <__printf_chk@plt+0x2c8b0>
   30474:	ldr	r3, [r6]
   30478:	add	r4, r6, #120	; 0x78
   3047c:	mov	r0, #30
   30480:	sub	r3, r3, #237	; 0xed
   30484:	cmp	r3, #0
   30488:	movlt	r5, #0
   3048c:	andge	r5, r5, #1
   30490:	rsb	r5, r5, #0
   30494:	and	r3, r5, #127	; 0x7f
   30498:	uxtb	r8, r5
   3049c:	rsb	r7, r3, r7
   304a0:	str	r7, [r6, #124]	; 0x7c
   304a4:	ldr	r3, [r4]
   304a8:	mvn	r1, #0
   304ac:	rsb	r3, r8, r3
   304b0:	str	r3, [r4], #-4
   304b4:	bl	368a4 <__printf_chk@plt+0x32d00>
   304b8:	cmp	r0, #0
   304bc:	bne	304a4 <__printf_chk@plt+0x2c900>
   304c0:	ldr	r3, [r6]
   304c4:	and	r5, r5, #237	; 0xed
   304c8:	rsb	r5, r5, r3
   304cc:	str	r5, [r6]
   304d0:	pop	{r4, r5, r6, r7, r8, pc}
   304d4:	push	{r4, r5, r6, lr}
   304d8:	mov	r6, r0
   304dc:	sub	r4, r0, #4
   304e0:	mov	r5, r1
   304e4:	mov	r0, #0
   304e8:	ldrb	r3, [r5, r0]
   304ec:	mov	r1, #1
   304f0:	str	r3, [r4, #4]!
   304f4:	bl	368a4 <__printf_chk@plt+0x32d00>
   304f8:	cmp	r0, #32
   304fc:	bne	304e8 <__printf_chk@plt+0x2c944>
   30500:	ldr	r3, [r6, #124]	; 0x7c
   30504:	and	r3, r3, #127	; 0x7f
   30508:	str	r3, [r6, #124]	; 0x7c
   3050c:	pop	{r4, r5, r6, pc}
   30510:	ldr	ip, [pc, #104]	; 30580 <__printf_chk@plt+0x2c9dc>
   30514:	mov	r2, #128	; 0x80
   30518:	push	{r4, r5, lr}
   3051c:	add	ip, pc, ip
   30520:	ldr	lr, [pc, #92]	; 30584 <__printf_chk@plt+0x2c9e0>
   30524:	sub	sp, sp, #140	; 0x8c
   30528:	add	r3, sp, #4
   3052c:	mov	r5, r0
   30530:	ldr	r4, [ip, lr]
   30534:	mov	r0, r3
   30538:	ldr	ip, [r4]
   3053c:	str	ip, [sp, #132]	; 0x84
   30540:	bl	38c8 <memcpy@plt>
   30544:	bl	30434 <__printf_chk@plt+0x2c890>
   30548:	sub	r0, r5, #1
   3054c:	add	r1, sp, #128	; 0x80
   30550:	mov	r3, sp
   30554:	ldr	r2, [r3, #4]!
   30558:	cmp	r3, r1
   3055c:	strb	r2, [r0, #1]!
   30560:	bne	30554 <__printf_chk@plt+0x2c9b0>
   30564:	ldr	r2, [sp, #132]	; 0x84
   30568:	ldr	r3, [r4]
   3056c:	cmp	r2, r3
   30570:	bne	3057c <__printf_chk@plt+0x2c9d8>
   30574:	add	sp, sp, #140	; 0x8c
   30578:	pop	{r4, r5, pc}
   3057c:	bl	36f4 <__stack_chk_fail@plt>
   30580:	andeq	r7, r3, r4, ror #13
   30584:	muleq	r0, ip, r3
   30588:	ldr	r3, [pc, #120]	; 30608 <__printf_chk@plt+0x2ca64>
   3058c:	mov	r1, r0
   30590:	ldr	ip, [pc, #116]	; 3060c <__printf_chk@plt+0x2ca68>
   30594:	mov	r2, #128	; 0x80
   30598:	add	r3, pc, r3
   3059c:	push	{r4, r5, lr}
   305a0:	sub	sp, sp, #140	; 0x8c
   305a4:	ldr	r5, [r3, ip]
   305a8:	add	r4, sp, #4
   305ac:	mov	r0, r4
   305b0:	ldr	r3, [r5]
   305b4:	str	r3, [sp, #132]	; 0x84
   305b8:	bl	38c8 <memcpy@plt>
   305bc:	mov	r0, r4
   305c0:	bl	30434 <__printf_chk@plt+0x2c890>
   305c4:	ldr	r0, [sp, #4]
   305c8:	add	r1, sp, #128	; 0x80
   305cc:	mov	r3, r4
   305d0:	sub	r0, r0, #1
   305d4:	lsr	r0, r0, #31
   305d8:	ldr	r2, [r3, #4]!
   305dc:	sub	r2, r2, #1
   305e0:	cmp	r3, r1
   305e4:	and	r0, r0, r2, lsr #31
   305e8:	bne	305d8 <__printf_chk@plt+0x2ca34>
   305ec:	ldr	r2, [sp, #132]	; 0x84
   305f0:	ldr	r3, [r5]
   305f4:	cmp	r2, r3
   305f8:	bne	30604 <__printf_chk@plt+0x2ca60>
   305fc:	add	sp, sp, #140	; 0x8c
   30600:	pop	{r4, r5, pc}
   30604:	bl	36f4 <__stack_chk_fail@plt>
   30608:	andeq	r7, r3, r8, ror #12
   3060c:	muleq	r0, ip, r3
   30610:	ldr	r3, [pc, #164]	; 306bc <__printf_chk@plt+0x2cb18>
   30614:	mov	ip, r0
   30618:	ldr	r2, [pc, #160]	; 306c0 <__printf_chk@plt+0x2cb1c>
   3061c:	add	r3, pc, r3
   30620:	push	{r4, r5, r6, r7, lr}
   30624:	sub	sp, sp, #268	; 0x10c
   30628:	ldr	r6, [r3, r2]
   3062c:	add	r5, sp, #4
   30630:	add	r4, sp, #132	; 0x84
   30634:	mov	r7, r1
   30638:	mov	r2, #128	; 0x80
   3063c:	mov	r1, ip
   30640:	ldr	r3, [r6]
   30644:	mov	r0, r5
   30648:	str	r3, [sp, #260]	; 0x104
   3064c:	bl	38c8 <memcpy@plt>
   30650:	mov	r1, r7
   30654:	mov	r2, #128	; 0x80
   30658:	mov	r0, r4
   3065c:	bl	38c8 <memcpy@plt>
   30660:	mov	r0, r5
   30664:	bl	30434 <__printf_chk@plt+0x2c890>
   30668:	mov	r0, r4
   3066c:	bl	30434 <__printf_chk@plt+0x2c890>
   30670:	mov	r3, #0
   30674:	b	30684 <__printf_chk@plt+0x2cae0>
   30678:	add	r3, r3, #4
   3067c:	cmp	r3, #128	; 0x80
   30680:	beq	306b0 <__printf_chk@plt+0x2cb0c>
   30684:	ldr	r1, [r5, r3]
   30688:	ldr	r2, [r4, r3]
   3068c:	cmp	r1, r2
   30690:	beq	30678 <__printf_chk@plt+0x2cad4>
   30694:	mov	r0, #0
   30698:	ldr	r2, [sp, #260]	; 0x104
   3069c:	ldr	r3, [r6]
   306a0:	cmp	r2, r3
   306a4:	bne	306b8 <__printf_chk@plt+0x2cb14>
   306a8:	add	sp, sp, #268	; 0x10c
   306ac:	pop	{r4, r5, r6, r7, pc}
   306b0:	mov	r0, #1
   306b4:	b	30698 <__printf_chk@plt+0x2caf4>
   306b8:	bl	36f4 <__stack_chk_fail@plt>
   306bc:	andeq	r7, r3, r4, ror #11
   306c0:	muleq	r0, ip, r3
   306c4:	rsb	r2, r2, #0
   306c8:	mov	r3, #0
   306cc:	push	{r4}		; (str r4, [sp, #-4]!)
   306d0:	ldr	ip, [r0, r3]
   306d4:	ldr	r4, [r1, r3]
   306d8:	eor	r4, ip, r4
   306dc:	and	r4, r4, r2
   306e0:	eor	ip, r4, ip
   306e4:	str	ip, [r0, r3]
   306e8:	add	r3, r3, #4
   306ec:	cmp	r3, #128	; 0x80
   306f0:	bne	306d0 <__printf_chk@plt+0x2cb2c>
   306f4:	pop	{r4}		; (ldr r4, [sp], #4)
   306f8:	bx	lr
   306fc:	ldr	ip, [pc, #84]	; 30758 <__printf_chk@plt+0x2cbb4>
   30700:	mov	r1, r0
   30704:	push	{r4, lr}
   30708:	add	ip, pc, ip
   3070c:	ldr	lr, [pc, #72]	; 3075c <__printf_chk@plt+0x2cbb8>
   30710:	sub	sp, sp, #136	; 0x88
   30714:	add	r3, sp, #4
   30718:	mov	r2, #128	; 0x80
   3071c:	ldr	r4, [ip, lr]
   30720:	mov	r0, r3
   30724:	ldr	ip, [r4]
   30728:	str	ip, [sp, #132]	; 0x84
   3072c:	bl	38c8 <memcpy@plt>
   30730:	bl	30434 <__printf_chk@plt+0x2c890>
   30734:	ldr	r2, [sp, #132]	; 0x84
   30738:	ldr	r3, [r4]
   3073c:	ldr	r0, [sp, #4]
   30740:	cmp	r2, r3
   30744:	and	r0, r0, #1
   30748:	bne	30754 <__printf_chk@plt+0x2cbb0>
   3074c:	add	sp, sp, #136	; 0x88
   30750:	pop	{r4, pc}
   30754:	bl	36f4 <__stack_chk_fail@plt>
   30758:	strdeq	r7, [r3], -r8
   3075c:	muleq	r0, ip, r3
   30760:	mov	r2, #1
   30764:	push	{r3, r4, r5, lr}
   30768:	mov	r3, r0
   3076c:	mov	r4, r0
   30770:	mov	r5, #0
   30774:	mov	r0, r2
   30778:	str	r2, [r3]
   3077c:	str	r5, [r4, #4]!
   30780:	mov	r1, #1
   30784:	bl	368a4 <__printf_chk@plt+0x32d00>
   30788:	cmp	r0, #32
   3078c:	bne	3077c <__printf_chk@plt+0x2cbd8>
   30790:	pop	{r3, r4, r5, pc}
   30794:	mov	r3, #0
   30798:	mov	r2, r3
   3079c:	str	r2, [r0, r3]
   307a0:	add	r3, r3, #4
   307a4:	cmp	r3, #128	; 0x80
   307a8:	bne	3079c <__printf_chk@plt+0x2cbf8>
   307ac:	bx	lr
   307b0:	mov	r3, #0
   307b4:	push	{r4}		; (str r4, [sp, #-4]!)
   307b8:	ldr	r4, [r2, r3]
   307bc:	ldr	ip, [r1, r3]
   307c0:	add	ip, r4, ip
   307c4:	str	ip, [r0, r3]
   307c8:	add	r3, r3, #4
   307cc:	cmp	r3, #128	; 0x80
   307d0:	bne	307b8 <__printf_chk@plt+0x2cc14>
   307d4:	pop	{r4}		; (ldr r4, [sp], #4)
   307d8:	b	303c8 <__printf_chk@plt+0x2c824>
   307dc:	push	{r4, r5, r6, r7, r8, r9, lr}
   307e0:	sub	sp, sp, #140	; 0x8c
   307e4:	ldr	r7, [pc, #144]	; 3087c <__printf_chk@plt+0x2ccd8>
   307e8:	add	r4, sp, #4
   307ec:	ldr	ip, [pc, #140]	; 30880 <__printf_chk@plt+0x2ccdc>
   307f0:	add	r6, sp, #124	; 0x7c
   307f4:	add	r7, pc, r7
   307f8:	ldr	r3, [r1]
   307fc:	ldr	r8, [r1, #124]	; 0x7c
   30800:	ldr	r5, [r7, ip]
   30804:	add	r3, r3, #472	; 0x1d8
   30808:	mov	ip, r4
   3080c:	add	r3, r3, #2
   30810:	add	r8, r8, #254	; 0xfe
   30814:	str	r3, [sp, #4]
   30818:	ldr	r9, [r5]
   3081c:	str	r8, [sp, #128]	; 0x80
   30820:	str	r9, [sp, #132]	; 0x84
   30824:	ldr	r3, [r1, #4]!
   30828:	add	r3, r3, #508	; 0x1fc
   3082c:	add	r3, r3, #2
   30830:	str	r3, [ip, #4]!
   30834:	cmp	ip, r6
   30838:	bne	30824 <__printf_chk@plt+0x2cc80>
   3083c:	mov	r3, #0
   30840:	ldr	r1, [r2, r3]
   30844:	ldr	ip, [r4, r3]
   30848:	rsb	r1, r1, ip
   3084c:	str	r1, [r0, r3]
   30850:	add	r3, r3, #4
   30854:	cmp	r3, #128	; 0x80
   30858:	bne	30840 <__printf_chk@plt+0x2cc9c>
   3085c:	ldr	r2, [sp, #132]	; 0x84
   30860:	ldr	r3, [r5]
   30864:	cmp	r2, r3
   30868:	bne	30878 <__printf_chk@plt+0x2ccd4>
   3086c:	add	sp, sp, #140	; 0x8c
   30870:	pop	{r4, r5, r6, r7, r8, r9, lr}
   30874:	b	303c8 <__printf_chk@plt+0x2c824>
   30878:	bl	36f4 <__stack_chk_fail@plt>
   3087c:	andeq	r7, r3, ip, lsl #8
   30880:	muleq	r0, ip, r3
   30884:	ldr	ip, [pc, #112]	; 308fc <__printf_chk@plt+0x2cd58>
   30888:	mov	r3, #0
   3088c:	push	{r4, lr}
   30890:	add	ip, pc, ip
   30894:	ldr	lr, [pc, #100]	; 30900 <__printf_chk@plt+0x2cd5c>
   30898:	sub	sp, sp, #136	; 0x88
   3089c:	add	r2, sp, #4
   308a0:	ldr	r4, [ip, lr]
   308a4:	ldr	ip, [r4]
   308a8:	str	ip, [sp, #132]	; 0x84
   308ac:	ldr	ip, [r1, r3]
   308b0:	str	ip, [r2, r3]
   308b4:	add	r3, r3, #4
   308b8:	cmp	r3, #128	; 0x80
   308bc:	bne	308ac <__printf_chk@plt+0x2cd08>
   308c0:	mov	r3, #0
   308c4:	mov	r1, r3
   308c8:	str	r1, [r0, r3]
   308cc:	add	r3, r3, #4
   308d0:	cmp	r3, #128	; 0x80
   308d4:	bne	308c8 <__printf_chk@plt+0x2cd24>
   308d8:	mov	r1, r0
   308dc:	bl	307dc <__printf_chk@plt+0x2cc38>
   308e0:	ldr	r2, [sp, #132]	; 0x84
   308e4:	ldr	r3, [r4]
   308e8:	cmp	r2, r3
   308ec:	bne	308f8 <__printf_chk@plt+0x2cd54>
   308f0:	add	sp, sp, #136	; 0x88
   308f4:	pop	{r4, pc}
   308f8:	bl	36f4 <__stack_chk_fail@plt>
   308fc:	andeq	r7, r3, r0, ror r3
   30900:	muleq	r0, ip, r3
   30904:	push	{r4, r5, r6, r7, r8, r9, lr}
   30908:	sub	sp, sp, #260	; 0x104
   3090c:	ldr	r5, [pc, #280]	; 30a2c <__printf_chk@plt+0x2ce88>
   30910:	sub	r3, sp, #4
   30914:	ldr	r4, [pc, #276]	; 30a30 <__printf_chk@plt+0x2ce8c>
   30918:	add	ip, sp, #248	; 0xf8
   3091c:	add	r5, pc, r5
   30920:	mov	r6, sp
   30924:	ldr	r7, [r5, r4]
   30928:	mov	r4, #0
   3092c:	ldr	r5, [r7]
   30930:	str	r5, [sp, #252]	; 0xfc
   30934:	str	r4, [r3, #4]!
   30938:	cmp	r3, ip
   3093c:	bne	30934 <__printf_chk@plt+0x2cd90>
   30940:	add	r9, r6, #128	; 0x80
   30944:	sub	r8, r1, #4
   30948:	mov	r1, r6
   3094c:	ldr	r5, [r8, #4]!
   30950:	mov	r3, #0
   30954:	ldr	ip, [r1, r3]
   30958:	ldr	r4, [r2, r3]
   3095c:	mla	ip, r4, r5, ip
   30960:	str	ip, [r1, r3]
   30964:	add	r3, r3, #4
   30968:	cmp	r3, #128	; 0x80
   3096c:	bne	30954 <__printf_chk@plt+0x2cdb0>
   30970:	add	r1, r1, #4
   30974:	cmp	r1, r9
   30978:	bne	3094c <__printf_chk@plt+0x2cda8>
   3097c:	add	r1, sp, #124	; 0x7c
   30980:	mov	r3, #0
   30984:	ldr	r2, [r1, #4]!
   30988:	ldr	ip, [r6, r3]
   3098c:	lsl	r4, r2, #5
   30990:	add	r4, r4, r2, lsl #2
   30994:	add	r2, r4, r2, lsl #1
   30998:	add	r2, r2, ip
   3099c:	str	r2, [r0, r3]
   309a0:	add	r3, r3, #4
   309a4:	cmp	r3, #124	; 0x7c
   309a8:	bne	30984 <__printf_chk@plt+0x2cde0>
   309ac:	ldr	r1, [sp, #124]	; 0x7c
   309b0:	mov	r4, #2
   309b4:	ldr	r5, [r0]
   309b8:	lsr	ip, r1, #7
   309bc:	mov	r2, r0
   309c0:	and	r1, r1, #127	; 0x7f
   309c4:	add	r5, ip, r5
   309c8:	mov	r3, #0
   309cc:	add	r5, r5, ip, lsl #4
   309d0:	str	r1, [r0, #124]	; 0x7c
   309d4:	add	ip, r5, ip, lsl #1
   309d8:	str	ip, [r0]
   309dc:	b	309e4 <__printf_chk@plt+0x2ce40>
   309e0:	ldr	ip, [r2, #4]!
   309e4:	ldr	r1, [r2, #4]
   309e8:	add	r1, r1, ip, lsr #8
   309ec:	str	r1, [r2, #4]
   309f0:	ldrb	r1, [r0, r3]
   309f4:	str	r1, [r0, r3]
   309f8:	add	r3, r3, #4
   309fc:	cmp	r3, #124	; 0x7c
   30a00:	bne	309e0 <__printf_chk@plt+0x2ce3c>
   30a04:	subs	r4, r4, #1
   30a08:	ldrne	r1, [r0, #124]	; 0x7c
   30a0c:	bne	309b4 <__printf_chk@plt+0x2ce10>
   30a10:	ldr	r2, [sp, #252]	; 0xfc
   30a14:	ldr	r3, [r7]
   30a18:	cmp	r2, r3
   30a1c:	bne	30a28 <__printf_chk@plt+0x2ce84>
   30a20:	add	sp, sp, #260	; 0x104
   30a24:	pop	{r4, r5, r6, r7, r8, r9, pc}
   30a28:	bl	36f4 <__stack_chk_fail@plt>
   30a2c:	andeq	r7, r3, r4, ror #5
   30a30:	muleq	r0, ip, r3
   30a34:	mov	r2, r1
   30a38:	b	30904 <__printf_chk@plt+0x2cd60>
   30a3c:	ldr	r3, [pc, #976]	; 30e14 <__printf_chk@plt+0x2d270>
   30a40:	mov	r2, r1
   30a44:	ldr	ip, [pc, #972]	; 30e18 <__printf_chk@plt+0x2d274>
   30a48:	add	r3, pc, r3
   30a4c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   30a50:	sub	sp, sp, #1296	; 0x510
   30a54:	ldr	ip, [r3, ip]
   30a58:	sub	sp, sp, #4
   30a5c:	add	r7, sp, #12
   30a60:	add	r5, sp, #1152	; 0x480
   30a64:	add	r5, r5, #12
   30a68:	add	r4, sp, #1024	; 0x400
   30a6c:	ldr	r3, [ip]
   30a70:	add	r4, r4, #12
   30a74:	mov	sl, r0
   30a78:	mov	r0, r7
   30a7c:	str	ip, [sp, #4]
   30a80:	mov	r8, r1
   30a84:	str	r3, [sp, #1292]	; 0x50c
   30a88:	bl	30904 <__printf_chk@plt+0x2cd60>
   30a8c:	mov	r1, r7
   30a90:	mov	r2, r7
   30a94:	mov	r0, r5
   30a98:	add	r9, sp, #140	; 0x8c
   30a9c:	bl	30904 <__printf_chk@plt+0x2cd60>
   30aa0:	mov	r1, r5
   30aa4:	mov	r2, r5
   30aa8:	mov	r0, r4
   30aac:	bl	30904 <__printf_chk@plt+0x2cd60>
   30ab0:	mov	r2, r8
   30ab4:	add	r8, sp, #268	; 0x10c
   30ab8:	mov	r1, r4
   30abc:	mov	r0, r9
   30ac0:	add	fp, sp, #524	; 0x20c
   30ac4:	bl	30904 <__printf_chk@plt+0x2cd60>
   30ac8:	mov	r2, r7
   30acc:	mov	r1, r9
   30ad0:	add	r7, sp, #396	; 0x18c
   30ad4:	mov	r0, r8
   30ad8:	mov	r6, #4
   30adc:	bl	30904 <__printf_chk@plt+0x2cd60>
   30ae0:	mov	r0, r4
   30ae4:	mov	r1, r8
   30ae8:	mov	r2, r8
   30aec:	bl	30904 <__printf_chk@plt+0x2cd60>
   30af0:	mov	r2, r9
   30af4:	mov	r1, r4
   30af8:	mov	r0, r7
   30afc:	bl	30904 <__printf_chk@plt+0x2cd60>
   30b00:	mov	r0, r4
   30b04:	mov	r1, r7
   30b08:	mov	r2, r7
   30b0c:	bl	30904 <__printf_chk@plt+0x2cd60>
   30b10:	mov	r0, r5
   30b14:	mov	r1, r4
   30b18:	mov	r2, r4
   30b1c:	bl	30904 <__printf_chk@plt+0x2cd60>
   30b20:	mov	r0, r4
   30b24:	mov	r1, r5
   30b28:	mov	r2, r5
   30b2c:	bl	30904 <__printf_chk@plt+0x2cd60>
   30b30:	mov	r0, r5
   30b34:	mov	r1, r4
   30b38:	mov	r2, r4
   30b3c:	bl	30904 <__printf_chk@plt+0x2cd60>
   30b40:	mov	r0, r4
   30b44:	mov	r1, r5
   30b48:	mov	r2, r5
   30b4c:	bl	30904 <__printf_chk@plt+0x2cd60>
   30b50:	mov	r2, r7
   30b54:	mov	r1, r4
   30b58:	mov	r0, fp
   30b5c:	bl	30904 <__printf_chk@plt+0x2cd60>
   30b60:	mov	r0, r4
   30b64:	mov	r1, fp
   30b68:	mov	r2, fp
   30b6c:	bl	30904 <__printf_chk@plt+0x2cd60>
   30b70:	mov	r0, r5
   30b74:	mov	r1, r4
   30b78:	mov	r2, r4
   30b7c:	bl	30904 <__printf_chk@plt+0x2cd60>
   30b80:	mov	r0, r4
   30b84:	mov	r1, r5
   30b88:	mov	r2, r5
   30b8c:	bl	30904 <__printf_chk@plt+0x2cd60>
   30b90:	mov	r0, r5
   30b94:	mov	r1, r4
   30b98:	mov	r2, r4
   30b9c:	bl	30904 <__printf_chk@plt+0x2cd60>
   30ba0:	subs	r6, r6, #1
   30ba4:	bne	30b80 <__printf_chk@plt+0x2cfdc>
   30ba8:	add	r7, sp, #652	; 0x28c
   30bac:	mov	r1, r5
   30bb0:	mov	r2, fp
   30bb4:	mov	r6, #9
   30bb8:	mov	r0, r7
   30bbc:	bl	30904 <__printf_chk@plt+0x2cd60>
   30bc0:	mov	r0, r4
   30bc4:	mov	r1, r7
   30bc8:	mov	r2, r7
   30bcc:	bl	30904 <__printf_chk@plt+0x2cd60>
   30bd0:	mov	r0, r5
   30bd4:	mov	r1, r4
   30bd8:	mov	r2, r4
   30bdc:	bl	30904 <__printf_chk@plt+0x2cd60>
   30be0:	mov	r0, r4
   30be4:	mov	r1, r5
   30be8:	mov	r2, r5
   30bec:	bl	30904 <__printf_chk@plt+0x2cd60>
   30bf0:	mov	r0, r5
   30bf4:	mov	r1, r4
   30bf8:	mov	r2, r4
   30bfc:	bl	30904 <__printf_chk@plt+0x2cd60>
   30c00:	subs	r6, r6, #1
   30c04:	bne	30be0 <__printf_chk@plt+0x2d03c>
   30c08:	mov	r2, r7
   30c0c:	mov	r0, r4
   30c10:	mov	r1, r5
   30c14:	mov	r6, #4
   30c18:	bl	30904 <__printf_chk@plt+0x2cd60>
   30c1c:	mov	r0, r5
   30c20:	mov	r1, r4
   30c24:	mov	r2, r4
   30c28:	bl	30904 <__printf_chk@plt+0x2cd60>
   30c2c:	mov	r0, r4
   30c30:	mov	r1, r5
   30c34:	mov	r2, r5
   30c38:	bl	30904 <__printf_chk@plt+0x2cd60>
   30c3c:	mov	r0, r5
   30c40:	mov	r1, r4
   30c44:	mov	r2, r4
   30c48:	bl	30904 <__printf_chk@plt+0x2cd60>
   30c4c:	mov	r0, r4
   30c50:	mov	r1, r5
   30c54:	mov	r2, r5
   30c58:	bl	30904 <__printf_chk@plt+0x2cd60>
   30c5c:	subs	r6, r6, #1
   30c60:	bne	30c3c <__printf_chk@plt+0x2d098>
   30c64:	add	r7, sp, #780	; 0x30c
   30c68:	mov	r2, fp
   30c6c:	mov	r1, r4
   30c70:	mov	r6, #24
   30c74:	mov	r0, r7
   30c78:	bl	30904 <__printf_chk@plt+0x2cd60>
   30c7c:	mov	r0, r4
   30c80:	mov	r1, r7
   30c84:	mov	r2, r7
   30c88:	bl	30904 <__printf_chk@plt+0x2cd60>
   30c8c:	mov	r0, r5
   30c90:	mov	r1, r4
   30c94:	mov	r2, r4
   30c98:	bl	30904 <__printf_chk@plt+0x2cd60>
   30c9c:	mov	r0, r4
   30ca0:	mov	r1, r5
   30ca4:	mov	r2, r5
   30ca8:	bl	30904 <__printf_chk@plt+0x2cd60>
   30cac:	mov	r0, r5
   30cb0:	mov	r1, r4
   30cb4:	mov	r2, r4
   30cb8:	bl	30904 <__printf_chk@plt+0x2cd60>
   30cbc:	subs	r6, r6, #1
   30cc0:	bne	30c9c <__printf_chk@plt+0x2d0f8>
   30cc4:	add	fp, sp, #908	; 0x38c
   30cc8:	mov	r1, r5
   30ccc:	mov	r2, r7
   30cd0:	mov	r6, #49	; 0x31
   30cd4:	mov	r0, fp
   30cd8:	bl	30904 <__printf_chk@plt+0x2cd60>
   30cdc:	mov	r0, r5
   30ce0:	mov	r1, fp
   30ce4:	mov	r2, fp
   30ce8:	bl	30904 <__printf_chk@plt+0x2cd60>
   30cec:	mov	r0, r4
   30cf0:	mov	r1, r5
   30cf4:	mov	r2, r5
   30cf8:	bl	30904 <__printf_chk@plt+0x2cd60>
   30cfc:	mov	r0, r5
   30d00:	mov	r1, r4
   30d04:	mov	r2, r4
   30d08:	bl	30904 <__printf_chk@plt+0x2cd60>
   30d0c:	mov	r0, r4
   30d10:	mov	r1, r5
   30d14:	mov	r2, r5
   30d18:	bl	30904 <__printf_chk@plt+0x2cd60>
   30d1c:	subs	r6, r6, #1
   30d20:	bne	30cfc <__printf_chk@plt+0x2d158>
   30d24:	mov	r2, fp
   30d28:	mov	r0, r5
   30d2c:	mov	r1, r4
   30d30:	mov	r6, #24
   30d34:	bl	30904 <__printf_chk@plt+0x2cd60>
   30d38:	mov	r0, r4
   30d3c:	mov	r1, r5
   30d40:	mov	r2, r5
   30d44:	bl	30904 <__printf_chk@plt+0x2cd60>
   30d48:	mov	r0, r5
   30d4c:	mov	r1, r4
   30d50:	mov	r2, r4
   30d54:	bl	30904 <__printf_chk@plt+0x2cd60>
   30d58:	mov	r0, r4
   30d5c:	mov	r1, r5
   30d60:	mov	r2, r5
   30d64:	bl	30904 <__printf_chk@plt+0x2cd60>
   30d68:	mov	r0, r5
   30d6c:	mov	r1, r4
   30d70:	mov	r2, r4
   30d74:	bl	30904 <__printf_chk@plt+0x2cd60>
   30d78:	subs	r6, r6, #1
   30d7c:	bne	30d58 <__printf_chk@plt+0x2d1b4>
   30d80:	mov	r2, r7
   30d84:	mov	r0, r4
   30d88:	mov	r1, r5
   30d8c:	bl	30904 <__printf_chk@plt+0x2cd60>
   30d90:	mov	r0, r5
   30d94:	mov	r1, r4
   30d98:	mov	r2, r4
   30d9c:	bl	30904 <__printf_chk@plt+0x2cd60>
   30da0:	mov	r0, r4
   30da4:	mov	r1, r5
   30da8:	mov	r2, r5
   30dac:	bl	30904 <__printf_chk@plt+0x2cd60>
   30db0:	mov	r0, r5
   30db4:	mov	r1, r4
   30db8:	mov	r2, r4
   30dbc:	bl	30904 <__printf_chk@plt+0x2cd60>
   30dc0:	mov	r0, r4
   30dc4:	mov	r1, r5
   30dc8:	mov	r2, r5
   30dcc:	bl	30904 <__printf_chk@plt+0x2cd60>
   30dd0:	mov	r0, r5
   30dd4:	mov	r1, r4
   30dd8:	mov	r2, r4
   30ddc:	bl	30904 <__printf_chk@plt+0x2cd60>
   30de0:	mov	r2, r8
   30de4:	mov	r0, sl
   30de8:	mov	r1, r5
   30dec:	bl	30904 <__printf_chk@plt+0x2cd60>
   30df0:	ldr	ip, [sp, #4]
   30df4:	ldr	r2, [sp, #1292]	; 0x50c
   30df8:	ldr	r3, [ip]
   30dfc:	cmp	r2, r3
   30e00:	bne	30e10 <__printf_chk@plt+0x2d26c>
   30e04:	add	sp, sp, #1296	; 0x510
   30e08:	add	sp, sp, #4
   30e0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30e10:	bl	36f4 <__stack_chk_fail@plt>
   30e14:			; <UNDEFINED> instruction: 0x000371b8
   30e18:	muleq	r0, ip, r3
   30e1c:	ldr	r3, [pc, #684]	; 310d0 <__printf_chk@plt+0x2d52c>
   30e20:	mov	r2, r1
   30e24:	ldr	ip, [pc, #680]	; 310d4 <__printf_chk@plt+0x2d530>
   30e28:	add	r3, pc, r3
   30e2c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   30e30:	sub	sp, sp, #1152	; 0x480
   30e34:	ldr	r7, [r3, ip]
   30e38:	sub	sp, sp, #12
   30e3c:	add	sl, sp, #4
   30e40:	add	r4, sp, #1024	; 0x400
   30e44:	add	r4, r4, #4
   30e48:	mov	r8, r0
   30e4c:	ldr	r3, [r7]
   30e50:	mov	r0, sl
   30e54:	mov	r6, r1
   30e58:	add	fp, sp, #132	; 0x84
   30e5c:	add	r9, sp, #388	; 0x184
   30e60:	mov	r5, #4
   30e64:	str	r3, [sp, #1156]	; 0x484
   30e68:	bl	30904 <__printf_chk@plt+0x2cd60>
   30e6c:	mov	r1, sl
   30e70:	mov	r2, sl
   30e74:	mov	r0, r4
   30e78:	bl	30904 <__printf_chk@plt+0x2cd60>
   30e7c:	mov	r0, r4
   30e80:	mov	r1, r4
   30e84:	mov	r2, r4
   30e88:	bl	30904 <__printf_chk@plt+0x2cd60>
   30e8c:	mov	r1, r4
   30e90:	mov	r2, r6
   30e94:	mov	r0, fp
   30e98:	bl	30904 <__printf_chk@plt+0x2cd60>
   30e9c:	mov	r2, sl
   30ea0:	add	sl, sp, #260	; 0x104
   30ea4:	mov	r1, fp
   30ea8:	mov	r0, sl
   30eac:	bl	30904 <__printf_chk@plt+0x2cd60>
   30eb0:	mov	r0, r4
   30eb4:	mov	r1, sl
   30eb8:	mov	r2, sl
   30ebc:	bl	30904 <__printf_chk@plt+0x2cd60>
   30ec0:	mov	r2, fp
   30ec4:	mov	r1, r4
   30ec8:	mov	r0, r9
   30ecc:	bl	30904 <__printf_chk@plt+0x2cd60>
   30ed0:	mov	r0, r4
   30ed4:	mov	r1, r9
   30ed8:	mov	r2, r9
   30edc:	bl	30904 <__printf_chk@plt+0x2cd60>
   30ee0:	mov	r0, r4
   30ee4:	mov	r1, r4
   30ee8:	mov	r2, r4
   30eec:	bl	30904 <__printf_chk@plt+0x2cd60>
   30ef0:	subs	r5, r5, #1
   30ef4:	bne	30ee0 <__printf_chk@plt+0x2d33c>
   30ef8:	add	sl, sp, #516	; 0x204
   30efc:	mov	r2, r9
   30f00:	mov	r1, r4
   30f04:	mov	r5, #9
   30f08:	mov	r0, sl
   30f0c:	bl	30904 <__printf_chk@plt+0x2cd60>
   30f10:	mov	r0, r4
   30f14:	mov	r1, sl
   30f18:	mov	r2, sl
   30f1c:	bl	30904 <__printf_chk@plt+0x2cd60>
   30f20:	mov	r0, r4
   30f24:	mov	r1, r4
   30f28:	mov	r2, r4
   30f2c:	bl	30904 <__printf_chk@plt+0x2cd60>
   30f30:	subs	r5, r5, #1
   30f34:	bne	30f20 <__printf_chk@plt+0x2d37c>
   30f38:	add	r9, sp, #644	; 0x284
   30f3c:	mov	r1, r4
   30f40:	mov	r2, sl
   30f44:	mov	r5, #19
   30f48:	mov	r0, r9
   30f4c:	bl	30904 <__printf_chk@plt+0x2cd60>
   30f50:	mov	r0, r4
   30f54:	mov	r1, r9
   30f58:	mov	r2, r9
   30f5c:	bl	30904 <__printf_chk@plt+0x2cd60>
   30f60:	mov	r0, r4
   30f64:	mov	r1, r4
   30f68:	mov	r2, r4
   30f6c:	bl	30904 <__printf_chk@plt+0x2cd60>
   30f70:	subs	r5, r5, #1
   30f74:	bne	30f60 <__printf_chk@plt+0x2d3bc>
   30f78:	mov	r2, r9
   30f7c:	mov	r0, r4
   30f80:	mov	r1, r4
   30f84:	mov	r5, #9
   30f88:	bl	30904 <__printf_chk@plt+0x2cd60>
   30f8c:	mov	r0, r4
   30f90:	mov	r1, r4
   30f94:	mov	r2, r4
   30f98:	bl	30904 <__printf_chk@plt+0x2cd60>
   30f9c:	mov	r0, r4
   30fa0:	mov	r1, r4
   30fa4:	mov	r2, r4
   30fa8:	bl	30904 <__printf_chk@plt+0x2cd60>
   30fac:	subs	r5, r5, #1
   30fb0:	bne	30f9c <__printf_chk@plt+0x2d3f8>
   30fb4:	add	r9, sp, #772	; 0x304
   30fb8:	mov	r2, sl
   30fbc:	mov	r1, r4
   30fc0:	mov	r5, #49	; 0x31
   30fc4:	mov	r0, r9
   30fc8:	bl	30904 <__printf_chk@plt+0x2cd60>
   30fcc:	mov	r0, r4
   30fd0:	mov	r1, r9
   30fd4:	mov	r2, r9
   30fd8:	bl	30904 <__printf_chk@plt+0x2cd60>
   30fdc:	mov	r0, r4
   30fe0:	mov	r1, r4
   30fe4:	mov	r2, r4
   30fe8:	bl	30904 <__printf_chk@plt+0x2cd60>
   30fec:	subs	r5, r5, #1
   30ff0:	bne	30fdc <__printf_chk@plt+0x2d438>
   30ff4:	add	sl, sp, #900	; 0x384
   30ff8:	mov	r1, r4
   30ffc:	mov	r2, r9
   31000:	mov	r5, #99	; 0x63
   31004:	mov	r0, sl
   31008:	bl	30904 <__printf_chk@plt+0x2cd60>
   3100c:	mov	r0, r4
   31010:	mov	r1, sl
   31014:	mov	r2, sl
   31018:	bl	30904 <__printf_chk@plt+0x2cd60>
   3101c:	mov	r0, r4
   31020:	mov	r1, r4
   31024:	mov	r2, r4
   31028:	bl	30904 <__printf_chk@plt+0x2cd60>
   3102c:	subs	r5, r5, #1
   31030:	bne	3101c <__printf_chk@plt+0x2d478>
   31034:	mov	r2, sl
   31038:	mov	r0, r4
   3103c:	mov	r1, r4
   31040:	mov	r5, #49	; 0x31
   31044:	bl	30904 <__printf_chk@plt+0x2cd60>
   31048:	mov	r0, r4
   3104c:	mov	r1, r4
   31050:	mov	r2, r4
   31054:	bl	30904 <__printf_chk@plt+0x2cd60>
   31058:	mov	r0, r4
   3105c:	mov	r1, r4
   31060:	mov	r2, r4
   31064:	bl	30904 <__printf_chk@plt+0x2cd60>
   31068:	subs	r5, r5, #1
   3106c:	bne	31058 <__printf_chk@plt+0x2d4b4>
   31070:	mov	r2, r9
   31074:	mov	r0, r4
   31078:	mov	r1, r4
   3107c:	bl	30904 <__printf_chk@plt+0x2cd60>
   31080:	mov	r0, r4
   31084:	mov	r1, r4
   31088:	mov	r2, r4
   3108c:	bl	30904 <__printf_chk@plt+0x2cd60>
   31090:	mov	r0, r4
   31094:	mov	r1, r4
   31098:	mov	r2, r4
   3109c:	bl	30904 <__printf_chk@plt+0x2cd60>
   310a0:	mov	r2, r6
   310a4:	mov	r0, r8
   310a8:	mov	r1, r4
   310ac:	bl	30904 <__printf_chk@plt+0x2cd60>
   310b0:	ldr	r2, [sp, #1156]	; 0x484
   310b4:	ldr	r3, [r7]
   310b8:	cmp	r2, r3
   310bc:	bne	310cc <__printf_chk@plt+0x2d528>
   310c0:	add	sp, sp, #1152	; 0x480
   310c4:	add	sp, sp, #12
   310c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   310cc:	bl	36f4 <__stack_chk_fail@plt>
   310d0:	ldrdeq	r6, [r3], -r8
   310d4:	muleq	r0, ip, r3
   310d8:	ldr	r2, [pc, #1796]	; 317e4 <__printf_chk@plt+0x2dc40>
   310dc:	mov	r0, #1024	; 0x400
   310e0:	ldr	r1, [pc, #1792]	; 317e8 <__printf_chk@plt+0x2dc44>
   310e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   310e8:	add	r2, pc, r2
   310ec:	sub	sp, sp, #204	; 0xcc
   310f0:	ldr	r3, [pc, #1780]	; 317ec <__printf_chk@plt+0x2dc48>
   310f4:	str	r0, [sp, #56]	; 0x38
   310f8:	add	r3, pc, r3
   310fc:	ldr	r1, [r2, r1]
   31100:	ldr	r2, [r3, #1024]	; 0x400
   31104:	ldr	r6, [r3, #1028]	; 0x404
   31108:	str	r1, [sp, #124]	; 0x7c
   3110c:	ldr	r4, [sp, #124]	; 0x7c
   31110:	ldr	r1, [r3, #1072]	; 0x430
   31114:	str	r2, [sp, #64]	; 0x40
   31118:	ldr	r2, [r4]
   3111c:	ldr	r7, [r3, #1032]	; 0x408
   31120:	ldr	r8, [r3, #1036]	; 0x40c
   31124:	ldr	r9, [r3, #1040]	; 0x410
   31128:	ldr	sl, [r3, #1044]	; 0x414
   3112c:	ldr	fp, [r3, #1048]	; 0x418
   31130:	ldr	ip, [r3, #1052]	; 0x41c
   31134:	ldr	r0, [r3, #1056]	; 0x420
   31138:	str	r1, [sp, #120]	; 0x78
   3113c:	str	r1, [sp, #52]	; 0x34
   31140:	str	r2, [sp, #196]	; 0xc4
   31144:	ldr	r1, [r3, #1060]	; 0x424
   31148:	ldr	r2, [r3, #1064]	; 0x428
   3114c:	ldr	r4, [r3, #1068]	; 0x42c
   31150:	str	r3, [sp, #44]	; 0x2c
   31154:	str	r6, [sp, #68]	; 0x44
   31158:	str	r7, [sp, #72]	; 0x48
   3115c:	str	r8, [sp, #76]	; 0x4c
   31160:	str	r9, [sp, #80]	; 0x50
   31164:	str	sl, [sp, #84]	; 0x54
   31168:	str	fp, [sp, #88]	; 0x58
   3116c:	str	ip, [sp, #92]	; 0x5c
   31170:	str	r0, [sp, #96]	; 0x60
   31174:	str	r1, [sp, #100]	; 0x64
   31178:	str	r2, [sp, #104]	; 0x68
   3117c:	str	r4, [sp, #108]	; 0x6c
   31180:	ldr	r6, [r3, #1076]	; 0x434
   31184:	ldr	r7, [r3, #1080]	; 0x438
   31188:	ldr	r3, [r3, #1084]	; 0x43c
   3118c:	str	r6, [sp, #60]	; 0x3c
   31190:	str	r7, [sp, #112]	; 0x70
   31194:	str	r3, [sp, #116]	; 0x74
   31198:	ldr	r9, [sp, #116]	; 0x74
   3119c:	mov	r4, #10
   311a0:	ldr	sl, [sp, #92]	; 0x5c
   311a4:	ldr	fp, [sp, #88]	; 0x58
   311a8:	ldr	ip, [sp, #84]	; 0x54
   311ac:	ldr	r2, [sp, #108]	; 0x6c
   311b0:	ldr	r1, [sp, #104]	; 0x68
   311b4:	ldr	r0, [sp, #100]	; 0x64
   311b8:	str	r9, [sp, #12]
   311bc:	str	sl, [sp, #28]
   311c0:	str	fp, [sp, #24]
   311c4:	str	ip, [sp, #20]
   311c8:	ldr	r8, [sp, #76]	; 0x4c
   311cc:	str	r4, [sp, #48]	; 0x30
   311d0:	str	r1, [sp, #32]
   311d4:	str	r2, [sp]
   311d8:	str	r0, [sp, #16]
   311dc:	ldr	r5, [sp, #112]	; 0x70
   311e0:	ldr	r9, [sp, #72]	; 0x48
   311e4:	ldr	r6, [sp, #60]	; 0x3c
   311e8:	ldr	sl, [sp, #68]	; 0x44
   311ec:	ldr	ip, [sp, #96]	; 0x60
   311f0:	ldr	r7, [sp, #52]	; 0x34
   311f4:	ldr	r3, [sp, #80]	; 0x50
   311f8:	ldr	fp, [sp, #64]	; 0x40
   311fc:	ldr	r4, [sp, #12]
   31200:	ldr	r1, [sp, #24]
   31204:	ldr	r2, [sp, #28]
   31208:	ldr	r0, [sp, #20]
   3120c:	str	r8, [sp, #36]	; 0x24
   31210:	add	fp, fp, r3
   31214:	add	sl, sl, r0
   31218:	eor	r7, r7, fp
   3121c:	add	r9, r9, r1
   31220:	ldr	r8, [sp, #36]	; 0x24
   31224:	eor	r6, r6, sl
   31228:	ror	r7, r7, #16
   3122c:	str	r9, [sp, #24]
   31230:	eor	r5, r5, r9
   31234:	add	r9, ip, r7
   31238:	ldr	ip, [sp, #16]
   3123c:	add	r8, r8, r2
   31240:	ror	r6, r6, #16
   31244:	str	r8, [sp, #28]
   31248:	eor	r4, r4, r8
   3124c:	add	r8, ip, r6
   31250:	ldr	ip, [sp, #32]
   31254:	ror	r5, r5, #16
   31258:	ror	r4, r4, #16
   3125c:	eor	r3, r9, r3
   31260:	add	ip, ip, r5
   31264:	str	ip, [sp, #40]	; 0x28
   31268:	ldr	ip, [sp]
   3126c:	eor	r0, r8, r0
   31270:	ror	r3, r3, #20
   31274:	str	r3, [sp, #12]
   31278:	add	ip, ip, r4
   3127c:	str	ip, [sp, #8]
   31280:	ldr	ip, [sp, #40]	; 0x28
   31284:	ror	r0, r0, #20
   31288:	add	fp, r3, fp
   3128c:	add	sl, r0, sl
   31290:	eor	r1, ip, r1
   31294:	ldr	ip, [sp, #8]
   31298:	str	sl, [sp, #20]
   3129c:	eor	r7, fp, r7
   312a0:	eor	r2, ip, r2
   312a4:	ldr	sl, [sp, #28]
   312a8:	ldr	r3, [sp, #24]
   312ac:	ror	r1, r1, #20
   312b0:	str	fp, [sp, #4]
   312b4:	ror	r2, r2, #20
   312b8:	ldr	fp, [sp, #20]
   312bc:	add	r3, r1, r3
   312c0:	add	ip, r2, sl
   312c4:	eor	r5, r3, r5
   312c8:	eor	r6, fp, r6
   312cc:	eor	r4, ip, r4
   312d0:	str	r3, [sp, #24]
   312d4:	ror	r7, r7, #24
   312d8:	ldr	r3, [sp, #40]	; 0x28
   312dc:	add	r9, r7, r9
   312e0:	ldr	fp, [sp, #8]
   312e4:	ror	r6, r6, #24
   312e8:	str	r9, [sp, #32]
   312ec:	ror	r5, r5, #24
   312f0:	ror	r4, r4, #24
   312f4:	add	sl, r6, r8
   312f8:	add	r9, r5, r3
   312fc:	add	r8, r4, fp
   31300:	ldr	r3, [sp, #32]
   31304:	eor	r0, sl, r0
   31308:	ldr	fp, [sp, #12]
   3130c:	eor	r1, r9, r1
   31310:	ror	r0, r0, #25
   31314:	eor	r2, r8, r2
   31318:	eor	r3, r3, fp
   3131c:	ldr	fp, [sp, #4]
   31320:	ror	r1, r1, #25
   31324:	ror	r2, r2, #25
   31328:	add	fp, r0, fp
   3132c:	str	fp, [sp, #12]
   31330:	ldr	fp, [sp, #20]
   31334:	ror	r3, r3, #25
   31338:	add	ip, r3, ip
   3133c:	add	fp, r1, fp
   31340:	str	fp, [sp, #16]
   31344:	ldr	fp, [sp, #24]
   31348:	eor	r5, ip, r5
   3134c:	add	fp, r2, fp
   31350:	str	fp, [sp, #40]	; 0x28
   31354:	ldr	fp, [sp, #16]
   31358:	ror	r5, r5, #16
   3135c:	add	sl, r5, sl
   31360:	str	sl, [sp, #28]
   31364:	eor	r7, fp, r7
   31368:	ldr	fp, [sp, #12]
   3136c:	eor	r3, sl, r3
   31370:	eor	r4, fp, r4
   31374:	ldr	fp, [sp, #40]	; 0x28
   31378:	ror	r3, r3, #20
   3137c:	ror	r7, r7, #16
   31380:	eor	r6, fp, r6
   31384:	ror	r4, r4, #16
   31388:	add	r9, r4, r9
   3138c:	str	r9, [sp, #20]
   31390:	ldr	r9, [sp, #32]
   31394:	ror	r6, r6, #16
   31398:	add	r8, r7, r8
   3139c:	add	ip, r3, ip
   313a0:	add	r9, r6, r9
   313a4:	str	r9, [sp, #24]
   313a8:	ldr	sl, [sp, #20]
   313ac:	eor	r2, r9, r2
   313b0:	str	ip, [sp, #36]	; 0x24
   313b4:	eor	r1, r8, r1
   313b8:	eor	r0, sl, r0
   313bc:	ldr	ip, [sp, #12]
   313c0:	ror	r2, r2, #20
   313c4:	str	r2, [sp, #4]
   313c8:	ror	r0, r0, #20
   313cc:	ldr	r2, [sp, #16]
   313d0:	add	fp, r0, ip
   313d4:	str	r3, [sp, #8]
   313d8:	ldr	ip, [sp, #40]	; 0x28
   313dc:	ror	r1, r1, #20
   313e0:	ldr	r3, [sp, #4]
   313e4:	add	sl, r1, r2
   313e8:	ldr	r2, [sp, #36]	; 0x24
   313ec:	eor	r4, fp, r4
   313f0:	add	r9, r3, ip
   313f4:	ldr	ip, [sp, #20]
   313f8:	eor	r6, r9, r6
   313fc:	eor	r5, r2, r5
   31400:	ldr	r2, [sp, #24]
   31404:	eor	r7, sl, r7
   31408:	ror	r4, r4, #24
   3140c:	ror	r6, r6, #24
   31410:	ldr	r3, [sp, #28]
   31414:	add	ip, r4, ip
   31418:	ror	r5, r5, #24
   3141c:	str	ip, [sp, #32]
   31420:	add	ip, r6, r2
   31424:	ldr	r2, [sp, #8]
   31428:	add	r3, r5, r3
   3142c:	ror	r7, r7, #24
   31430:	add	r8, r7, r8
   31434:	str	r3, [sp, #16]
   31438:	str	r8, [sp]
   3143c:	eor	r8, r3, r2
   31440:	ldr	r3, [sp, #32]
   31444:	ldr	r2, [sp]
   31448:	eor	r0, r3, r0
   3144c:	ldr	r3, [sp, #4]
   31450:	eor	r1, r2, r1
   31454:	ldr	r2, [sp, #48]	; 0x30
   31458:	eor	r3, ip, r3
   3145c:	str	r3, [sp, #24]
   31460:	ror	r3, r8, #25
   31464:	ldr	r8, [sp, #24]
   31468:	subs	r2, r2, #1
   3146c:	ror	r0, r0, #25
   31470:	str	r2, [sp, #48]	; 0x30
   31474:	ror	r1, r1, #25
   31478:	ror	r2, r8, #25
   3147c:	bne	31210 <__printf_chk@plt+0x2d66c>
   31480:	str	r4, [sp, #12]
   31484:	ldr	r4, [sp, #52]	; 0x34
   31488:	ldr	r8, [sp, #36]	; 0x24
   3148c:	add	r7, r7, r4
   31490:	str	r7, [sp, #40]	; 0x28
   31494:	ldr	r7, [sp, #64]	; 0x40
   31498:	adds	r4, r4, #1
   3149c:	str	r4, [sp, #52]	; 0x34
   314a0:	add	fp, fp, r7
   314a4:	ldr	r4, [sp, #68]	; 0x44
   314a8:	ldr	r7, [sp, #72]	; 0x48
   314ac:	add	sl, sl, r4
   314b0:	ldr	r4, [sp, #76]	; 0x4c
   314b4:	add	r9, r9, r7
   314b8:	ldr	r7, [sp, #80]	; 0x50
   314bc:	str	r0, [sp, #20]
   314c0:	add	r8, r8, r4
   314c4:	add	r3, r3, r7
   314c8:	ldr	r4, [sp, #20]
   314cc:	ldr	r7, [sp, #84]	; 0x54
   314d0:	str	r1, [sp, #24]
   314d4:	add	r4, r4, r7
   314d8:	ldr	r1, [sp, #32]
   314dc:	ldr	r7, [sp, #88]	; 0x58
   314e0:	str	r4, [sp, #32]
   314e4:	ldr	r4, [sp, #24]
   314e8:	str	r2, [sp, #28]
   314ec:	add	r4, r4, r7
   314f0:	ldr	r7, [sp, #92]	; 0x5c
   314f4:	str	r4, [sp, #36]	; 0x24
   314f8:	ldr	r4, [sp, #28]
   314fc:	ldr	r0, [sp, #16]
   31500:	add	r4, r4, r7
   31504:	str	r4, [sp, #16]
   31508:	ldr	r4, [sp, #96]	; 0x60
   3150c:	ldr	r2, [sp]
   31510:	add	ip, ip, r4
   31514:	ldr	r4, [sp, #100]	; 0x64
   31518:	add	r7, r0, r4
   3151c:	ldr	r0, [sp, #104]	; 0x68
   31520:	ldr	r4, [sp, #112]	; 0x70
   31524:	add	r1, r1, r0
   31528:	str	r1, [sp, #48]	; 0x30
   3152c:	ldr	r1, [sp, #108]	; 0x6c
   31530:	ldr	r0, [sp, #12]
   31534:	add	r2, r2, r1
   31538:	str	r2, [sp, #20]
   3153c:	ldr	r2, [sp, #60]	; 0x3c
   31540:	ldr	r1, [sp, #116]	; 0x74
   31544:	add	r6, r6, r2
   31548:	addeq	r2, r2, #1
   3154c:	add	r0, r0, r1
   31550:	str	r6, [sp, #24]
   31554:	str	r0, [sp, #28]
   31558:	add	r6, r5, r4
   3155c:	streq	r2, [sp, #60]	; 0x3c
   31560:	lsr	r5, fp, #8
   31564:	ldr	r2, [sp, #56]	; 0x38
   31568:	ldr	r0, [sp, #44]	; 0x2c
   3156c:	ldr	r4, [sp, #44]	; 0x2c
   31570:	cmp	r2, #64	; 0x40
   31574:	ldr	r1, [sp, #32]
   31578:	ldr	r2, [sp, #36]	; 0x24
   3157c:	strb	fp, [r4]
   31580:	strb	sl, [r4, #4]
   31584:	strb	r9, [r4, #8]
   31588:	lsr	r4, fp, #16
   3158c:	strb	r1, [r0, #20]
   31590:	lsr	fp, fp, #24
   31594:	strb	r2, [r0, #24]
   31598:	ldr	r1, [sp, #16]
   3159c:	ldr	r2, [sp, #32]
   315a0:	strb	r8, [r0, #12]
   315a4:	strb	r3, [r0, #16]
   315a8:	strb	r1, [r0, #28]
   315ac:	strb	ip, [r0, #32]
   315b0:	strb	r5, [r0, #1]
   315b4:	lsr	r5, sl, #8
   315b8:	strb	r4, [r0, #2]
   315bc:	lsr	r4, sl, #16
   315c0:	strb	fp, [r0, #3]
   315c4:	lsr	sl, sl, #24
   315c8:	strb	r5, [r0, #5]
   315cc:	lsr	r5, r9, #8
   315d0:	strb	r4, [r0, #6]
   315d4:	lsr	r4, r9, #16
   315d8:	strb	sl, [r0, #7]
   315dc:	lsr	r9, r9, #24
   315e0:	strb	r5, [r0, #9]
   315e4:	lsr	r5, r8, #8
   315e8:	strb	r4, [r0, #10]
   315ec:	lsr	r4, r8, #16
   315f0:	strb	r9, [r0, #11]
   315f4:	lsr	r8, r8, #24
   315f8:	strb	r5, [r0, #13]
   315fc:	lsr	r5, r3, #8
   31600:	strb	r4, [r0, #14]
   31604:	lsr	r4, r3, #16
   31608:	strb	r8, [r0, #15]
   3160c:	lsr	r3, r3, #24
   31610:	ldr	r8, [sp, #36]	; 0x24
   31614:	strb	r5, [r0, #17]
   31618:	lsr	r5, r2, #8
   3161c:	strb	r4, [r0, #18]
   31620:	lsr	r4, r2, #16
   31624:	strb	r3, [r0, #19]
   31628:	lsr	r1, r8, #24
   3162c:	strb	r5, [r0, #21]
   31630:	lsr	r3, r8, #8
   31634:	strb	r4, [r0, #22]
   31638:	lsr	r2, r2, #24
   3163c:	ldr	sl, [sp, #44]	; 0x2c
   31640:	lsr	r4, r8, #16
   31644:	ldr	r9, [sp, #16]
   31648:	lsr	r5, r7, #8
   3164c:	strb	r2, [r0, #23]
   31650:	strb	r3, [r0, #25]
   31654:	strb	r4, [r0, #26]
   31658:	lsr	r3, r9, #8
   3165c:	strb	r1, [r0, #27]
   31660:	lsr	r0, r9, #24
   31664:	ldr	fp, [sp, #48]	; 0x30
   31668:	lsr	r2, r9, #16
   3166c:	strb	r0, [sl, #31]
   31670:	lsr	r9, ip, #16
   31674:	ldr	r0, [sp, #20]
   31678:	lsr	r4, r7, #16
   3167c:	ldr	r1, [sp, #40]	; 0x28
   31680:	lsr	r8, fp, #24
   31684:	strb	fp, [sl, #40]	; 0x28
   31688:	strb	r0, [sl, #44]	; 0x2c
   3168c:	lsr	r0, fp, #8
   31690:	strb	r1, [sl, #48]	; 0x30
   31694:	lsr	r1, fp, #16
   31698:	ldr	fp, [sp, #28]
   3169c:	strb	r3, [sl, #29]
   316a0:	lsr	r3, ip, #8
   316a4:	strb	r2, [sl, #30]
   316a8:	lsr	ip, ip, #24
   316ac:	strb	r3, [sl, #33]	; 0x21
   316b0:	ldr	r2, [sp, #24]
   316b4:	ldr	r3, [sp, #20]
   316b8:	strb	fp, [sl, #60]	; 0x3c
   316bc:	ldr	fp, [sp, #44]	; 0x2c
   316c0:	strb	r7, [sl, #36]	; 0x24
   316c4:	lsr	r7, r7, #24
   316c8:	strb	r2, [sl, #52]	; 0x34
   316cc:	lsr	r2, r3, #8
   316d0:	strb	r6, [sl, #56]	; 0x38
   316d4:	mov	sl, r3
   316d8:	strb	r9, [fp, #34]	; 0x22
   316dc:	lsr	r9, sl, #24
   316e0:	ldr	sl, [sp, #40]	; 0x28
   316e4:	lsr	r3, r3, #16
   316e8:	strb	ip, [fp, #35]	; 0x23
   316ec:	strb	r5, [fp, #37]	; 0x25
   316f0:	strb	r4, [fp, #38]	; 0x26
   316f4:	lsr	ip, sl, #8
   316f8:	strb	r7, [fp, #39]	; 0x27
   316fc:	lsr	r5, sl, #16
   31700:	ldr	fp, [sp, #24]
   31704:	lsr	r4, sl, #24
   31708:	ldr	sl, [sp, #44]	; 0x2c
   3170c:	lsr	r7, fp, #8
   31710:	strb	r0, [sl, #41]	; 0x29
   31714:	lsr	r0, fp, #16
   31718:	strb	r1, [sl, #42]	; 0x2a
   3171c:	lsr	r1, fp, #24
   31720:	ldr	fp, [sp, #28]
   31724:	strb	r8, [sl, #43]	; 0x2b
   31728:	lsr	r8, r6, #8
   3172c:	strb	r2, [sl, #45]	; 0x2d
   31730:	lsr	r2, r6, #16
   31734:	strb	r3, [sl, #46]	; 0x2e
   31738:	lsr	r3, r6, #24
   3173c:	strb	ip, [sl, #49]	; 0x31
   31740:	lsr	r6, fp, #8
   31744:	lsr	ip, fp, #16
   31748:	strb	r5, [sl, #50]	; 0x32
   3174c:	strb	r9, [sl, #47]	; 0x2f
   31750:	lsr	r5, fp, #24
   31754:	strb	r4, [sl, #51]	; 0x33
   31758:	strb	r7, [sl, #53]	; 0x35
   3175c:	strb	r0, [sl, #54]	; 0x36
   31760:	strb	r1, [sl, #55]	; 0x37
   31764:	strb	r8, [sl, #57]	; 0x39
   31768:	strb	r2, [sl, #58]	; 0x3a
   3176c:	strb	r3, [sl, #59]	; 0x3b
   31770:	strb	r6, [sl, #61]	; 0x3d
   31774:	strb	ip, [sl, #62]	; 0x3e
   31778:	strb	r5, [sl, #63]	; 0x3f
   3177c:	beq	317a8 <__printf_chk@plt+0x2dc04>
   31780:	ldr	r6, [sp, #56]	; 0x38
   31784:	ldr	r7, [sp, #44]	; 0x2c
   31788:	sub	r6, r6, #64	; 0x40
   3178c:	str	r6, [sp, #56]	; 0x38
   31790:	cmp	r6, #63	; 0x3f
   31794:	add	r7, r7, #64	; 0x40
   31798:	addls	r8, sp, #132	; 0x84
   3179c:	str	r7, [sp, #44]	; 0x2c
   317a0:	strls	r8, [sp, #44]	; 0x2c
   317a4:	b	31198 <__printf_chk@plt+0x2d5f4>
   317a8:	ldr	r3, [sp, #124]	; 0x7c
   317ac:	ldr	r0, [sp, #196]	; 0xc4
   317b0:	ldr	r4, [sp, #60]	; 0x3c
   317b4:	ldr	r1, [r3]
   317b8:	ldr	r3, [pc, #48]	; 317f0 <__printf_chk@plt+0x2dc4c>
   317bc:	ldr	ip, [sp, #120]	; 0x78
   317c0:	cmp	r0, r1
   317c4:	add	r3, pc, r3
   317c8:	add	r2, ip, #16
   317cc:	str	r4, [r3, #1076]	; 0x434
   317d0:	str	r2, [r3, #1072]	; 0x430
   317d4:	bne	317e0 <__printf_chk@plt+0x2dc3c>
   317d8:	add	sp, sp, #204	; 0xcc
   317dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   317e0:	bl	36f4 <__stack_chk_fail@plt>
   317e4:	andeq	r6, r3, r8, lsl fp
   317e8:	muleq	r0, ip, r3
   317ec:	andeq	r7, r3, r4, lsl r0
   317f0:	andeq	r6, r3, r8, asr #18
   317f4:	ldr	r3, [pc, #96]	; 3185c <__printf_chk@plt+0x2dcb8>
   317f8:	mov	r2, #0
   317fc:	push	{r4}		; (str r4, [sp, #-4]!)
   31800:	add	r3, pc, r3
   31804:	str	r2, [r3, #1072]	; 0x430
   31808:	str	r2, [r3, #1076]	; 0x434
   3180c:	ldrb	r2, [r0, #2]
   31810:	ldrb	r4, [r0, #1]
   31814:	ldrb	ip, [r0]
   31818:	ldrb	r1, [r0, #3]
   3181c:	lsl	r2, r2, #16
   31820:	orr	r2, r2, r4, lsl #8
   31824:	orr	r2, r2, ip
   31828:	orr	r2, r2, r1, lsl #24
   3182c:	str	r2, [r3, #1080]	; 0x438
   31830:	ldrb	r2, [r0, #6]
   31834:	ldrb	r4, [r0, #5]
   31838:	ldrb	ip, [r0, #4]
   3183c:	ldrb	r1, [r0, #7]
   31840:	lsl	r2, r2, #16
   31844:	orr	r2, r2, r4, lsl #8
   31848:	orr	r2, r2, ip
   3184c:	orr	r2, r2, r1, lsl #24
   31850:	str	r2, [r3, #1084]	; 0x43c
   31854:	pop	{r4}		; (ldr r4, [sp], #4)
   31858:	bx	lr
   3185c:	andeq	r6, r3, ip, lsl #18
   31860:	push	{r4, r5, r6, r7, r8}
   31864:	movw	ip, #25710	; 0x646e
   31868:	ldrb	r2, [r0, #2]
   3186c:	movw	r4, #30821	; 0x7865
   31870:	ldrb	r6, [r0, #1]
   31874:	movt	r4, #24944	; 0x6170
   31878:	ldr	r3, [pc, #324]	; 319c4 <__printf_chk@plt+0x2de20>
   3187c:	movt	ip, #13088	; 0x3320
   31880:	ldrb	r1, [r0]
   31884:	lsl	r2, r2, #16
   31888:	ldrb	r5, [r0, #3]
   3188c:	add	r3, pc, r3
   31890:	orr	r2, r2, r6, lsl #8
   31894:	orr	r2, r2, r1
   31898:	movw	r1, #11570	; 0x2d32
   3189c:	orr	r2, r2, r5, lsl #24
   318a0:	str	r2, [r3, #1040]	; 0x410
   318a4:	ldrb	r5, [r0, #6]
   318a8:	movt	r1, #31074	; 0x7962
   318ac:	ldrb	r8, [r0, #5]
   318b0:	movw	r2, #25972	; 0x6574
   318b4:	ldrb	r7, [r0, #4]
   318b8:	movt	r2, #27424	; 0x6b20
   318bc:	ldrb	r6, [r0, #7]
   318c0:	lsl	r5, r5, #16
   318c4:	orr	r5, r5, r8, lsl #8
   318c8:	orr	r5, r5, r7
   318cc:	orr	r5, r5, r6, lsl #24
   318d0:	str	r5, [r3, #1044]	; 0x414
   318d4:	ldrb	r5, [r0, #10]
   318d8:	ldrb	r8, [r0, #9]
   318dc:	ldrb	r7, [r0, #8]
   318e0:	ldrb	r6, [r0, #11]
   318e4:	lsl	r5, r5, #16
   318e8:	orr	r5, r5, r8, lsl #8
   318ec:	orr	r5, r5, r7
   318f0:	orr	r5, r5, r6, lsl #24
   318f4:	str	r5, [r3, #1048]	; 0x418
   318f8:	ldrb	r5, [r0, #14]
   318fc:	ldrb	r8, [r0, #13]
   31900:	ldrb	r7, [r0, #12]
   31904:	ldrb	r6, [r0, #15]
   31908:	lsl	r5, r5, #16
   3190c:	orr	r5, r5, r8, lsl #8
   31910:	orr	r5, r5, r7
   31914:	orr	r5, r5, r6, lsl #24
   31918:	str	r5, [r3, #1052]	; 0x41c
   3191c:	ldrb	r5, [r0, #18]
   31920:	ldrb	r8, [r0, #17]
   31924:	ldrb	r7, [r0, #16]
   31928:	ldrb	r6, [r0, #19]
   3192c:	lsl	r5, r5, #16
   31930:	orr	r5, r5, r8, lsl #8
   31934:	orr	r5, r5, r7
   31938:	orr	r5, r5, r6, lsl #24
   3193c:	str	r5, [r3, #1056]	; 0x420
   31940:	ldrb	r5, [r0, #22]
   31944:	ldrb	r8, [r0, #21]
   31948:	ldrb	r7, [r0, #20]
   3194c:	ldrb	r6, [r0, #23]
   31950:	lsl	r5, r5, #16
   31954:	orr	r5, r5, r8, lsl #8
   31958:	orr	r5, r5, r7
   3195c:	orr	r5, r5, r6, lsl #24
   31960:	str	r5, [r3, #1060]	; 0x424
   31964:	ldrb	r5, [r0, #26]
   31968:	ldrb	r8, [r0, #25]
   3196c:	ldrb	r7, [r0, #24]
   31970:	ldrb	r6, [r0, #27]
   31974:	lsl	r5, r5, #16
   31978:	orr	r5, r5, r8, lsl #8
   3197c:	orr	r5, r5, r7
   31980:	orr	r5, r5, r6, lsl #24
   31984:	str	r5, [r3, #1064]	; 0x428
   31988:	ldrb	r7, [r0, #30]
   3198c:	ldrb	r8, [r0, #29]
   31990:	ldrb	r6, [r0, #28]
   31994:	ldrb	r5, [r0, #31]
   31998:	lsl	r7, r7, #16
   3199c:	orr	r0, r7, r8, lsl #8
   319a0:	str	r4, [r3, #1024]	; 0x400
   319a4:	orr	r0, r0, r6
   319a8:	str	ip, [r3, #1028]	; 0x404
   319ac:	orr	r0, r0, r5, lsl #24
   319b0:	str	r1, [r3, #1032]	; 0x408
   319b4:	str	r0, [r3, #1068]	; 0x42c
   319b8:	str	r2, [r3, #1036]	; 0x40c
   319bc:	pop	{r4, r5, r6, r7, r8}
   319c0:	bx	lr
   319c4:	andeq	r6, r3, r0, lsl #17
   319c8:	ldr	r3, [pc, #324]	; 31b14 <__printf_chk@plt+0x2df70>
   319cc:	mov	r1, #40	; 0x28
   319d0:	ldr	r2, [pc, #320]	; 31b18 <__printf_chk@plt+0x2df74>
   319d4:	add	r3, pc, r3
   319d8:	push	{r4, r5, r6, lr}
   319dc:	sub	sp, sp, #48	; 0x30
   319e0:	ldr	r5, [r3, r2]
   319e4:	add	r4, sp, #4
   319e8:	mov	r0, r4
   319ec:	ldr	r3, [r5]
   319f0:	str	r3, [sp, #44]	; 0x2c
   319f4:	bl	3820 <RAND_bytes@plt>
   319f8:	cmp	r0, #0
   319fc:	ble	31afc <__printf_chk@plt+0x2df58>
   31a00:	ldr	r6, [pc, #276]	; 31b1c <__printf_chk@plt+0x2df78>
   31a04:	add	r6, pc, r6
   31a08:	ldr	r3, [r6, #1088]	; 0x440
   31a0c:	cmp	r3, #0
   31a10:	beq	31ae0 <__printf_chk@plt+0x2df3c>
   31a14:	bl	310d8 <__printf_chk@plt+0x2d534>
   31a18:	add	r2, sp, #3
   31a1c:	add	lr, r6, #40	; 0x28
   31a20:	mov	r3, r6
   31a24:	ldrb	ip, [r3]
   31a28:	ldrb	r1, [r2, #1]!
   31a2c:	eor	r1, ip, r1
   31a30:	strb	r1, [r3], #1
   31a34:	cmp	r3, lr
   31a38:	bne	31a24 <__printf_chk@plt+0x2de80>
   31a3c:	ldr	r6, [pc, #220]	; 31b20 <__printf_chk@plt+0x2df7c>
   31a40:	add	r6, pc, r6
   31a44:	mov	r0, r6
   31a48:	bl	31860 <__printf_chk@plt+0x2dcbc>
   31a4c:	add	r0, r6, #32
   31a50:	bl	317f4 <__printf_chk@plt+0x2dc50>
   31a54:	mov	r3, r6
   31a58:	mov	r2, #0
   31a5c:	str	r2, [r3], #4
   31a60:	add	r3, r3, #4
   31a64:	str	r2, [r6, #4]
   31a68:	mov	r1, #984	; 0x3d8
   31a6c:	str	r1, [r6, #1092]	; 0x444
   31a70:	str	r2, [r3], #4
   31a74:	str	r2, [r3], #4
   31a78:	str	r2, [r3], #4
   31a7c:	str	r2, [r3], #4
   31a80:	str	r2, [r3], #4
   31a84:	str	r2, [r3]
   31a88:	str	r2, [r6, #32]
   31a8c:	str	r2, [r6, #36]	; 0x24
   31a90:	ldr	r6, [pc, #140]	; 31b24 <__printf_chk@plt+0x2df80>
   31a94:	mov	r0, r4
   31a98:	mov	r1, #40	; 0x28
   31a9c:	add	r6, pc, r6
   31aa0:	bl	35b90 <__printf_chk@plt+0x31fec>
   31aa4:	mov	r3, #0
   31aa8:	mov	r2, #1024	; 0x400
   31aac:	mov	r1, r3
   31ab0:	mov	r0, r6
   31ab4:	str	r3, [r6, #1092]	; 0x444
   31ab8:	bl	3454 <memset@plt>
   31abc:	ldr	r1, [sp, #44]	; 0x2c
   31ac0:	mov	r3, #27136	; 0x6a00
   31ac4:	ldr	r2, [r5]
   31ac8:	movt	r3, #24
   31acc:	str	r3, [r6, #1096]	; 0x448
   31ad0:	cmp	r1, r2
   31ad4:	bne	31b10 <__printf_chk@plt+0x2df6c>
   31ad8:	add	sp, sp, #48	; 0x30
   31adc:	pop	{r4, r5, r6, pc}
   31ae0:	mov	r0, r4
   31ae4:	mov	r3, #1
   31ae8:	str	r3, [r6, #1088]	; 0x440
   31aec:	bl	31860 <__printf_chk@plt+0x2dcbc>
   31af0:	add	r0, sp, #36	; 0x24
   31af4:	bl	317f4 <__printf_chk@plt+0x2dc50>
   31af8:	b	31a90 <__printf_chk@plt+0x2deec>
   31afc:	bl	37c0 <ERR_get_error@plt>
   31b00:	mov	r1, r0
   31b04:	ldr	r0, [pc, #28]	; 31b28 <__printf_chk@plt+0x2df84>
   31b08:	add	r0, pc, r0
   31b0c:	bl	12c64 <__printf_chk@plt+0xf0c0>
   31b10:	bl	36f4 <__stack_chk_fail@plt>
   31b14:	andeq	r6, r3, ip, lsr #4
   31b18:	muleq	r0, ip, r3
   31b1c:	andeq	r6, r3, r8, lsl #14
   31b20:	andeq	r6, r3, ip, asr #13
   31b24:	andeq	r6, r3, r0, ror r6
   31b28:	andeq	r2, r2, r8, lsl #29
   31b2c:	b	319c8 <__printf_chk@plt+0x2de24>
   31b30:	ldr	r3, [pc, #260]	; 31c3c <__printf_chk@plt+0x2e098>
   31b34:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   31b38:	add	r3, pc, r3
   31b3c:	sub	sp, sp, #12
   31b40:	mov	fp, r0
   31b44:	ldr	r3, [r3, #1088]	; 0x440
   31b48:	mov	r5, r1
   31b4c:	cmp	r3, #0
   31b50:	beq	31c34 <__printf_chk@plt+0x2e090>
   31b54:	cmp	r5, #0
   31b58:	ble	31c2c <__printf_chk@plt+0x2e088>
   31b5c:	ldr	r4, [pc, #220]	; 31c40 <__printf_chk@plt+0x2e09c>
   31b60:	add	r4, pc, r4
   31b64:	add	sl, r4, #4
   31b68:	add	r9, sl, #4
   31b6c:	add	r8, r9, #4
   31b70:	add	r6, r8, #8
   31b74:	add	r3, r8, #4
   31b78:	str	r3, [sp, #4]
   31b7c:	bl	310d8 <__printf_chk@plt+0x2d534>
   31b80:	cmp	r5, #40	; 0x28
   31b84:	movlt	r7, r5
   31b88:	movge	r7, #40	; 0x28
   31b8c:	cmp	fp, #0
   31b90:	beq	31bc8 <__printf_chk@plt+0x2e024>
   31b94:	ldr	r2, [pc, #168]	; 31c44 <__printf_chk@plt+0x2e0a0>
   31b98:	cmp	r7, #40	; 0x28
   31b9c:	movcc	lr, r7
   31ba0:	movcs	lr, #40	; 0x28
   31ba4:	mov	r3, #0
   31ba8:	add	r2, pc, r2
   31bac:	ldrb	r0, [fp, r3]
   31bb0:	add	r3, r3, #1
   31bb4:	ldrb	ip, [r2]
   31bb8:	cmp	lr, r3
   31bbc:	eor	ip, ip, r0
   31bc0:	strb	ip, [r2], #1
   31bc4:	bhi	31bac <__printf_chk@plt+0x2e008>
   31bc8:	mov	r0, r4
   31bcc:	add	fp, fp, r7
   31bd0:	bl	31860 <__printf_chk@plt+0x2dcbc>
   31bd4:	add	r0, r4, #32
   31bd8:	bl	317f4 <__printf_chk@plt+0x2dc50>
   31bdc:	ldr	lr, [sp, #4]
   31be0:	mov	r2, r6
   31be4:	mov	r3, #0
   31be8:	mov	r0, r5
   31bec:	str	r3, [r4]
   31bf0:	mov	ip, #984	; 0x3d8
   31bf4:	str	r3, [sl]
   31bf8:	mov	r1, r7
   31bfc:	str	r3, [r9]
   31c00:	str	ip, [r4, #1092]	; 0x444
   31c04:	str	r3, [r8]
   31c08:	str	r3, [lr]
   31c0c:	str	r3, [r2], #4
   31c10:	str	r3, [r6, #4]
   31c14:	str	r3, [r2, #4]
   31c18:	str	r3, [r4, #32]
   31c1c:	str	r3, [r4, #36]	; 0x24
   31c20:	bl	368e4 <__printf_chk@plt+0x32d40>
   31c24:	subs	r5, r0, #0
   31c28:	bgt	31b7c <__printf_chk@plt+0x2dfd8>
   31c2c:	add	sp, sp, #12
   31c30:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   31c34:	bl	319c8 <__printf_chk@plt+0x2de24>
   31c38:	b	31b54 <__printf_chk@plt+0x2dfb0>
   31c3c:	ldrdeq	r6, [r3], -r4
   31c40:	andeq	r6, r3, ip, lsr #11
   31c44:	andeq	r6, r3, r4, ror #10
   31c48:	ldr	r3, [pc, #288]	; 31d70 <__printf_chk@plt+0x2e1cc>
   31c4c:	ldr	r2, [pc, #288]	; 31d74 <__printf_chk@plt+0x2e1d0>
   31c50:	add	r3, pc, r3
   31c54:	push	{r4, r5, r6, r7, lr}
   31c58:	sub	sp, sp, #12
   31c5c:	ldr	r5, [r3, r2]
   31c60:	ldr	r3, [r5]
   31c64:	str	r3, [sp, #4]
   31c68:	bl	3154 <getpid@plt>
   31c6c:	ldr	r3, [pc, #260]	; 31d78 <__printf_chk@plt+0x2e1d4>
   31c70:	add	r3, pc, r3
   31c74:	ldr	r2, [r3, #1096]	; 0x448
   31c78:	cmp	r2, #4
   31c7c:	bls	31ca0 <__printf_chk@plt+0x2e0fc>
   31c80:	ldr	r1, [r3, #1088]	; 0x440
   31c84:	cmp	r1, #0
   31c88:	beq	31ca0 <__printf_chk@plt+0x2e0fc>
   31c8c:	ldr	r1, [r3, #1100]	; 0x44c
   31c90:	cmp	r0, r1
   31c94:	subeq	r2, r2, #4
   31c98:	streq	r2, [r3, #1096]	; 0x448
   31c9c:	beq	31cb0 <__printf_chk@plt+0x2e10c>
   31ca0:	ldr	r3, [pc, #212]	; 31d7c <__printf_chk@plt+0x2e1d8>
   31ca4:	add	r3, pc, r3
   31ca8:	str	r0, [r3, #1100]	; 0x44c
   31cac:	bl	319c8 <__printf_chk@plt+0x2de24>
   31cb0:	ldr	r4, [pc, #200]	; 31d80 <__printf_chk@plt+0x2e1dc>
   31cb4:	add	r4, pc, r4
   31cb8:	ldr	r3, [r4, #1092]	; 0x444
   31cbc:	cmp	r3, #3
   31cc0:	rsbhi	r6, r3, #1024	; 0x400
   31cc4:	subhi	r7, r3, #4
   31cc8:	bhi	31d1c <__printf_chk@plt+0x2e178>
   31ccc:	bl	310d8 <__printf_chk@plt+0x2d534>
   31cd0:	mov	r0, r4
   31cd4:	bl	31860 <__printf_chk@plt+0x2dcbc>
   31cd8:	add	r0, r4, #32
   31cdc:	bl	317f4 <__printf_chk@plt+0x2dc50>
   31ce0:	mov	r3, r4
   31ce4:	mov	r2, #0
   31ce8:	str	r2, [r3], #4
   31cec:	add	r3, r3, #4
   31cf0:	mov	r7, #980	; 0x3d4
   31cf4:	mov	r6, #40	; 0x28
   31cf8:	str	r2, [r4, #4]
   31cfc:	str	r2, [r3], #4
   31d00:	str	r2, [r3], #4
   31d04:	str	r2, [r3], #4
   31d08:	str	r2, [r3], #4
   31d0c:	str	r2, [r3], #4
   31d10:	str	r2, [r3]
   31d14:	str	r2, [r4, #32]
   31d18:	str	r2, [r4, #36]	; 0x24
   31d1c:	ldr	r1, [pc, #96]	; 31d84 <__printf_chk@plt+0x2e1e0>
   31d20:	mov	r2, #0
   31d24:	ldr	r4, [sp, #4]
   31d28:	add	r1, pc, r1
   31d2c:	ldr	r0, [r5]
   31d30:	add	ip, r1, r6
   31d34:	cmp	r4, r0
   31d38:	str	r7, [r1, #1092]	; 0x444
   31d3c:	mov	r3, ip
   31d40:	ldr	r0, [r3], #1
   31d44:	strb	r2, [r1, r6]
   31d48:	add	r3, r3, #1
   31d4c:	strb	r2, [ip, #1]
   31d50:	str	r0, [sp]
   31d54:	strb	r2, [r3], #1
   31d58:	ldr	r0, [sp]
   31d5c:	strb	r2, [r3]
   31d60:	bne	31d6c <__printf_chk@plt+0x2e1c8>
   31d64:	add	sp, sp, #12
   31d68:	pop	{r4, r5, r6, r7, pc}
   31d6c:	bl	36f4 <__stack_chk_fail@plt>
   31d70:			; <UNDEFINED> instruction: 0x00035fb0
   31d74:	muleq	r0, ip, r3
   31d78:	muleq	r3, ip, r4
   31d7c:	andeq	r6, r3, r8, ror #8
   31d80:	andeq	r6, r3, r8, asr r4
   31d84:	andeq	r6, r3, r4, ror #7
   31d88:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   31d8c:	sub	sp, sp, #20
   31d90:	mov	r6, r1
   31d94:	mov	r8, r0
   31d98:	bl	3154 <getpid@plt>
   31d9c:	ldr	r3, [pc, #332]	; 31ef0 <__printf_chk@plt+0x2e34c>
   31da0:	add	r3, pc, r3
   31da4:	ldr	r2, [r3, #1096]	; 0x448
   31da8:	cmp	r6, r2
   31dac:	bcs	31dc8 <__printf_chk@plt+0x2e224>
   31db0:	ldr	r1, [r3, #1088]	; 0x440
   31db4:	cmp	r1, #0
   31db8:	beq	31dc8 <__printf_chk@plt+0x2e224>
   31dbc:	ldr	r1, [r3, #1100]	; 0x44c
   31dc0:	cmp	r0, r1
   31dc4:	beq	31ee4 <__printf_chk@plt+0x2e340>
   31dc8:	ldr	r3, [pc, #292]	; 31ef4 <__printf_chk@plt+0x2e350>
   31dcc:	add	r3, pc, r3
   31dd0:	str	r0, [r3, #1100]	; 0x44c
   31dd4:	bl	319c8 <__printf_chk@plt+0x2de24>
   31dd8:	cmp	r6, #0
   31ddc:	beq	31edc <__printf_chk@plt+0x2e338>
   31de0:	ldr	r7, [pc, #272]	; 31ef8 <__printf_chk@plt+0x2e354>
   31de4:	add	r7, pc, r7
   31de8:	add	r3, r7, #4
   31dec:	str	r3, [sp]
   31df0:	add	r3, r7, #8
   31df4:	str	r3, [sp, #4]
   31df8:	add	r3, r3, #4
   31dfc:	str	r3, [sp, #8]
   31e00:	add	r3, r3, #4
   31e04:	str	r3, [sp, #12]
   31e08:	add	r9, r3, #4
   31e0c:	b	31e74 <__printf_chk@plt+0x2e2d0>
   31e10:	bl	310d8 <__printf_chk@plt+0x2d534>
   31e14:	mov	r0, r7
   31e18:	bl	31860 <__printf_chk@plt+0x2dcbc>
   31e1c:	add	r0, r7, #32
   31e20:	bl	317f4 <__printf_chk@plt+0x2dc50>
   31e24:	ldr	r0, [sp]
   31e28:	mov	r3, #0
   31e2c:	str	r3, [r7]
   31e30:	cmp	r6, #0
   31e34:	mov	r2, r9
   31e38:	str	r3, [r0]
   31e3c:	mov	r1, #984	; 0x3d8
   31e40:	ldr	r0, [sp, #4]
   31e44:	str	r1, [r7, #1092]	; 0x444
   31e48:	str	r3, [r0]
   31e4c:	ldr	r0, [sp, #8]
   31e50:	str	r3, [r0]
   31e54:	ldr	r0, [sp, #12]
   31e58:	str	r3, [r0]
   31e5c:	str	r3, [r2], #4
   31e60:	str	r3, [r9, #4]
   31e64:	str	r3, [r2, #4]
   31e68:	str	r3, [r7, #32]
   31e6c:	str	r3, [r7, #36]	; 0x24
   31e70:	beq	31edc <__printf_chk@plt+0x2e338>
   31e74:	ldr	r5, [pc, #128]	; 31efc <__printf_chk@plt+0x2e358>
   31e78:	add	r5, pc, r5
   31e7c:	ldr	r4, [r5, #1092]	; 0x444
   31e80:	cmp	r4, #0
   31e84:	beq	31e10 <__printf_chk@plt+0x2e26c>
   31e88:	rsb	ip, r4, #1024	; 0x400
   31e8c:	cmp	r6, r4
   31e90:	movcc	sl, r6
   31e94:	movcs	sl, r4
   31e98:	add	fp, r5, ip
   31e9c:	mov	r0, r8
   31ea0:	mov	r2, sl
   31ea4:	rsb	r4, sl, r4
   31ea8:	mov	r1, fp
   31eac:	rsb	r6, sl, r6
   31eb0:	bl	38c8 <memcpy@plt>
   31eb4:	mov	r0, fp
   31eb8:	mov	r2, sl
   31ebc:	mov	r1, #0
   31ec0:	bl	3454 <memset@plt>
   31ec4:	cmp	r4, #0
   31ec8:	add	r8, r8, sl
   31ecc:	str	r4, [r5, #1092]	; 0x444
   31ed0:	beq	31e10 <__printf_chk@plt+0x2e26c>
   31ed4:	cmp	r6, #0
   31ed8:	bne	31e74 <__printf_chk@plt+0x2e2d0>
   31edc:	add	sp, sp, #20
   31ee0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   31ee4:	rsb	r2, r6, r2
   31ee8:	str	r2, [r3, #1096]	; 0x448
   31eec:	b	31dd8 <__printf_chk@plt+0x2e234>
   31ef0:	andeq	r6, r3, ip, ror #6
   31ef4:	andeq	r6, r3, r0, asr #6
   31ef8:	andeq	r6, r3, r8, lsr #6
   31efc:	muleq	r3, r4, r2
   31f00:	ldr	r3, [pc, #372]	; 3207c <__printf_chk@plt+0x2e4d8>
   31f04:	cmp	r0, #1
   31f08:	ldr	r2, [pc, #368]	; 32080 <__printf_chk@plt+0x2e4dc>
   31f0c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   31f10:	add	r3, pc, r3
   31f14:	sub	sp, sp, #20
   31f18:	str	r0, [sp]
   31f1c:	movls	r0, #0
   31f20:	ldr	r2, [r3, r2]
   31f24:	ldr	r3, [r2]
   31f28:	str	r2, [sp, #4]
   31f2c:	str	r3, [sp, #12]
   31f30:	bls	3205c <__printf_chk@plt+0x2e4b8>
   31f34:	mov	r2, r0
   31f38:	rsb	r0, r0, #0
   31f3c:	mov	r1, r2
   31f40:	ldr	r4, [pc, #316]	; 32084 <__printf_chk@plt+0x2e4e0>
   31f44:	bl	36240 <__printf_chk@plt+0x3269c>
   31f48:	add	r6, sp, #8
   31f4c:	add	r4, pc, r4
   31f50:	add	fp, r4, #4
   31f54:	add	sl, fp, #4
   31f58:	add	r9, sl, #4
   31f5c:	add	r8, r9, #4
   31f60:	add	r7, r8, #4
   31f64:	mov	r5, r1
   31f68:	bl	3154 <getpid@plt>
   31f6c:	ldr	r3, [pc, #276]	; 32088 <__printf_chk@plt+0x2e4e4>
   31f70:	add	r3, pc, r3
   31f74:	ldr	r2, [r3, #1096]	; 0x448
   31f78:	cmp	r2, #4
   31f7c:	bls	31fa0 <__printf_chk@plt+0x2e3fc>
   31f80:	ldr	r1, [r3, #1088]	; 0x440
   31f84:	cmp	r1, #0
   31f88:	beq	31fa0 <__printf_chk@plt+0x2e3fc>
   31f8c:	ldr	r1, [r3, #1100]	; 0x44c
   31f90:	cmp	r0, r1
   31f94:	subeq	r2, r2, #4
   31f98:	streq	r2, [r3, #1096]	; 0x448
   31f9c:	beq	31fb0 <__printf_chk@plt+0x2e40c>
   31fa0:	ldr	r3, [pc, #228]	; 3208c <__printf_chk@plt+0x2e4e8>
   31fa4:	add	r3, pc, r3
   31fa8:	str	r0, [r3, #1100]	; 0x44c
   31fac:	bl	319c8 <__printf_chk@plt+0x2de24>
   31fb0:	ldr	r3, [r4, #1092]	; 0x444
   31fb4:	cmp	r3, #3
   31fb8:	rsbhi	ip, r3, #1024	; 0x400
   31fbc:	subhi	r0, r3, #4
   31fc0:	bhi	32010 <__printf_chk@plt+0x2e46c>
   31fc4:	bl	310d8 <__printf_chk@plt+0x2d534>
   31fc8:	mov	r0, r4
   31fcc:	bl	31860 <__printf_chk@plt+0x2dcbc>
   31fd0:	add	r0, r4, #32
   31fd4:	bl	317f4 <__printf_chk@plt+0x2dc50>
   31fd8:	mov	r2, r7
   31fdc:	mov	r0, #980	; 0x3d4
   31fe0:	mov	ip, #40	; 0x28
   31fe4:	mov	r3, #0
   31fe8:	str	r3, [r4]
   31fec:	str	r3, [fp]
   31ff0:	str	r3, [sl]
   31ff4:	str	r3, [r9]
   31ff8:	str	r3, [r8]
   31ffc:	str	r3, [r2], #4
   32000:	str	r3, [r7, #4]
   32004:	str	r3, [r2, #4]
   32008:	str	r3, [r4, #32]
   3200c:	str	r3, [r4, #36]	; 0x24
   32010:	ldr	r1, [pc, #120]	; 32090 <__printf_chk@plt+0x2e4ec>
   32014:	mov	r2, #0
   32018:	add	r1, pc, r1
   3201c:	add	lr, r1, ip
   32020:	str	r0, [r1, #1092]	; 0x444
   32024:	mov	r3, lr
   32028:	ldr	r0, [r3], #1
   3202c:	strb	r2, [r1, ip]
   32030:	add	r3, r3, #1
   32034:	strb	r2, [lr, #1]
   32038:	str	r0, [r6]
   3203c:	ldr	r0, [sp, #8]
   32040:	strb	r2, [r3], #1
   32044:	cmp	r5, r0
   32048:	strb	r2, [r3]
   3204c:	bhi	31f68 <__printf_chk@plt+0x2e3c4>
   32050:	ldr	r1, [sp]
   32054:	bl	36240 <__printf_chk@plt+0x3269c>
   32058:	mov	r0, r1
   3205c:	ldr	r1, [sp, #4]
   32060:	ldr	r2, [sp, #12]
   32064:	ldr	r3, [r1]
   32068:	cmp	r2, r3
   3206c:	bne	32078 <__printf_chk@plt+0x2e4d4>
   32070:	add	sp, sp, #20
   32074:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   32078:	bl	36f4 <__stack_chk_fail@plt>
   3207c:	strdeq	r5, [r3], -r0
   32080:	muleq	r0, ip, r3
   32084:	andeq	r6, r3, r0, asr #3
   32088:	muleq	r3, ip, r1
   3208c:	andeq	r6, r3, r8, ror #2
   32090:	strdeq	r6, [r3], -r4
   32094:	push	{r3, lr}
   32098:	ldr	r3, [pc, #44]	; 320cc <__printf_chk@plt+0x2e528>
   3209c:	ldr	r2, [pc, #44]	; 320d0 <__printf_chk@plt+0x2e52c>
   320a0:	add	r3, pc, r3
   320a4:	ldr	r3, [r3, r2]
   320a8:	ldr	r0, [r3]
   320ac:	bl	34e4 <__strdup@plt>
   320b0:	cmp	r0, #0
   320b4:	popne	{r3, pc}
   320b8:	ldr	r0, [pc, #20]	; 320d4 <__printf_chk@plt+0x2e530>
   320bc:	add	r0, pc, r0
   320c0:	bl	33c4 <perror@plt>
   320c4:	mov	r0, #1
   320c8:	bl	3334 <exit@plt>
   320cc:	andeq	r5, r3, r0, ror #22
   320d0:	andeq	r0, r0, r4, lsr #7
   320d4:	andeq	r2, r2, r0, lsl #18
   320d8:	mov	r0, #0
   320dc:	bx	lr
   320e0:	ldr	r3, [pc, #176]	; 32198 <__printf_chk@plt+0x2e5f4>
   320e4:	ldr	ip, [pc, #176]	; 3219c <__printf_chk@plt+0x2e5f8>
   320e8:	add	r3, pc, r3
   320ec:	push	{r4, r5, r6, r7, lr}
   320f0:	sub	sp, sp, #292	; 0x124
   320f4:	ldr	r4, [r3, ip]
   320f8:	mov	r5, r1
   320fc:	add	r2, sp, #144	; 0x90
   32100:	mov	r1, #0
   32104:	mov	r6, r0
   32108:	ldr	r3, [r4]
   3210c:	str	r3, [sp, #284]	; 0x11c
   32110:	bl	3850 <sigaction@plt>
   32114:	cmn	r0, #1
   32118:	beq	3218c <__printf_chk@plt+0x2e5e8>
   3211c:	ldr	r0, [sp, #144]	; 0x90
   32120:	cmp	r0, r5
   32124:	beq	32174 <__printf_chk@plt+0x2e5d0>
   32128:	add	r7, sp, #4
   3212c:	mov	r1, #0
   32130:	mov	r2, #140	; 0x8c
   32134:	mov	r0, r7
   32138:	bl	3454 <memset@plt>
   3213c:	add	r0, sp, #8
   32140:	bl	3ab4 <sigemptyset@plt>
   32144:	cmp	r6, #14
   32148:	mov	r0, r6
   3214c:	mov	r1, r7
   32150:	mov	r2, #0
   32154:	movne	r3, #0
   32158:	moveq	r3, #536870912	; 0x20000000
   3215c:	str	r5, [sp, #4]
   32160:	str	r3, [sp, #136]	; 0x88
   32164:	bl	3850 <sigaction@plt>
   32168:	cmn	r0, #1
   3216c:	beq	3218c <__printf_chk@plt+0x2e5e8>
   32170:	ldr	r0, [sp, #144]	; 0x90
   32174:	ldr	r2, [sp, #284]	; 0x11c
   32178:	ldr	r3, [r4]
   3217c:	cmp	r2, r3
   32180:	bne	32194 <__printf_chk@plt+0x2e5f0>
   32184:	add	sp, sp, #292	; 0x124
   32188:	pop	{r4, r5, r6, r7, pc}
   3218c:	mvn	r0, #0
   32190:	b	32174 <__printf_chk@plt+0x2e5d0>
   32194:	bl	36f4 <__stack_chk_fail@plt>
   32198:	andeq	r5, r3, r8, lsl fp
   3219c:	muleq	r0, ip, r3
   321a0:	mov	r0, #0
   321a4:	bx	lr
   321a8:	cmp	r0, r1
   321ac:	beq	32200 <__printf_chk@plt+0x2e65c>
   321b0:	cmp	r0, #268435470	; 0x1000000e
   321b4:	ble	321e4 <__printf_chk@plt+0x2e640>
   321b8:	eor	r3, r0, r1
   321bc:	bic	r3, r3, #1044480	; 0xff000
   321c0:	bic	r3, r3, #4080	; 0xff0
   321c4:	cmp	r3, #0
   321c8:	bne	321f8 <__printf_chk@plt+0x2e654>
   321cc:	ubfx	r0, r0, #12, #8
   321d0:	ubfx	r1, r1, #12, #8
   321d4:	cmp	r0, r1
   321d8:	movgt	r0, #0
   321dc:	movle	r0, #1
   321e0:	bx	lr
   321e4:	eor	r0, r0, r1
   321e8:	bics	r3, r0, #4080	; 0xff0
   321ec:	movne	r0, #0
   321f0:	moveq	r0, #1
   321f4:	bx	lr
   321f8:	mov	r0, #0
   321fc:	bx	lr
   32200:	mov	r0, #1
   32204:	bx	lr
   32208:	push	{r3, lr}
   3220c:	bl	31e4 <OPENSSL_add_all_algorithms_noconf@plt>
   32210:	bl	39a0 <ENGINE_load_builtin_engines@plt>
   32214:	bl	3310 <ENGINE_register_all_complete@plt>
   32218:	mov	r0, #0
   3221c:	pop	{r3, lr}
   32220:	b	3784 <OPENSSL_config@plt>
   32224:	cmp	r1, #2
   32228:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   3222c:	bls	323a4 <__printf_chk@plt+0x2e800>
   32230:	ldrb	r4, [r0, #1]
   32234:	cmp	r3, #3
   32238:	ldrb	r7, [r0]
   3223c:	sub	r1, r1, #3
   32240:	ldrb	r8, [r0, #2]
   32244:	and	r5, r4, #15
   32248:	and	r6, r7, #3
   3224c:	lsr	r9, r4, #4
   32250:	lsr	r7, r7, #2
   32254:	add	r4, r0, #3
   32258:	lsr	ip, r8, #6
   3225c:	add	r9, r9, r6, lsl #4
   32260:	add	ip, ip, r5, lsl #2
   32264:	and	r8, r8, #63	; 0x3f
   32268:	bls	32398 <__printf_chk@plt+0x2e7f4>
   3226c:	ldr	r5, [pc, #312]	; 323ac <__printf_chk@plt+0x2e808>
   32270:	mov	r6, #4
   32274:	mov	sl, #0
   32278:	add	r5, pc, r5
   3227c:	b	322c0 <__printf_chk@plt+0x2e71c>
   32280:	ldrb	ip, [r4]
   32284:	cmp	r7, r3
   32288:	ldrb	r9, [r4, #1]
   3228c:	mov	r6, r7
   32290:	ldrb	r0, [r4, #2]
   32294:	and	fp, ip, #3
   32298:	and	r8, r9, #15
   3229c:	lsr	r7, ip, #2
   322a0:	lsr	r9, r9, #4
   322a4:	sub	r1, r1, #3
   322a8:	lsr	ip, r0, #6
   322ac:	add	r9, r9, fp, lsl #4
   322b0:	add	ip, ip, r8, lsl #2
   322b4:	add	r4, r4, #3
   322b8:	and	r8, r0, #63	; 0x3f
   322bc:	bhi	32398 <__printf_chk@plt+0x2e7f4>
   322c0:	ldrb	r0, [r5, r7]
   322c4:	cmp	r1, #2
   322c8:	ldrb	fp, [r5, r9]
   322cc:	add	r7, r6, #4
   322d0:	ldrb	r9, [r5, ip]
   322d4:	mov	ip, r2
   322d8:	ldrb	r8, [r5, r8]
   322dc:	strb	r0, [ip, sl]!
   322e0:	mov	sl, r6
   322e4:	strb	fp, [ip, #1]
   322e8:	mov	r0, r4
   322ec:	strb	r9, [ip, #2]
   322f0:	strb	r8, [ip, #3]
   322f4:	bhi	32280 <__printf_chk@plt+0x2e6dc>
   322f8:	cmp	r1, #0
   322fc:	beq	3237c <__printf_chk@plt+0x2e7d8>
   32300:	cmp	r1, #2
   32304:	ldrb	ip, [r0]
   32308:	add	r4, r6, #4
   3230c:	ldrbeq	r0, [r0, #1]
   32310:	movne	r5, #0
   32314:	movne	r0, r5
   32318:	and	r7, ip, #3
   3231c:	andeq	r5, r0, #15
   32320:	lsr	ip, ip, #2
   32324:	lsreq	r0, r0, #4
   32328:	lsleq	r5, r5, #2
   3232c:	cmp	r3, r4
   32330:	add	r7, r0, r7, lsl #4
   32334:	bcc	32398 <__printf_chk@plt+0x2e7f4>
   32338:	ldr	r0, [pc, #112]	; 323b0 <__printf_chk@plt+0x2e80c>
   3233c:	cmp	r1, #1
   32340:	mov	r1, r2
   32344:	add	r8, r6, #2
   32348:	add	r0, pc, r0
   3234c:	ldrb	r9, [r0, ip]
   32350:	ldrb	ip, [r0, r7]
   32354:	moveq	r0, #61	; 0x3d
   32358:	ldrbne	r0, [r0, r5]
   3235c:	strb	r9, [r1, r6]!
   32360:	strb	ip, [r1, #1]
   32364:	addeq	r1, r6, #3
   32368:	addne	r1, r6, #3
   3236c:	mov	r6, r4
   32370:	strb	r0, [r2, r8]
   32374:	mov	r0, #61	; 0x3d
   32378:	strb	r0, [r2, r1]
   3237c:	cmp	r6, r3
   32380:	bcs	32398 <__printf_chk@plt+0x2e7f4>
   32384:	mov	r0, r6
   32388:	mov	r3, #0
   3238c:	strb	r3, [r2, r6]
   32390:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   32394:	bx	lr
   32398:	mvn	r0, #0
   3239c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   323a0:	bx	lr
   323a4:	mov	r6, #0
   323a8:	b	322f8 <__printf_chk@plt+0x2e754>
   323ac:	andeq	r2, r2, ip, asr #14
   323b0:	andeq	r2, r2, ip, ror r6
   323b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   323b8:	sub	sp, sp, #20
   323bc:	ldr	r3, [pc, #580]	; 32608 <__printf_chk@plt+0x2ea64>
   323c0:	mov	r9, r0
   323c4:	mov	fp, r9
   323c8:	ldr	r7, [pc, #572]	; 3260c <__printf_chk@plt+0x2ea68>
   323cc:	add	r3, pc, r3
   323d0:	str	r3, [sp]
   323d4:	ldr	r3, [pc, #564]	; 32610 <__printf_chk@plt+0x2ea6c>
   323d8:	mov	r4, #0
   323dc:	ldrb	sl, [fp], #1
   323e0:	mov	r6, r1
   323e4:	add	r3, pc, r3
   323e8:	str	r3, [sp, #4]
   323ec:	ldr	r3, [pc, #544]	; 32614 <__printf_chk@plt+0x2ea70>
   323f0:	cmp	sl, #0
   323f4:	mov	r8, r2
   323f8:	mov	r5, r4
   323fc:	add	r3, pc, r3
   32400:	str	r3, [sp, #8]
   32404:	ldr	r3, [pc, #524]	; 32618 <__printf_chk@plt+0x2ea74>
   32408:	add	r7, pc, r7
   3240c:	add	r3, pc, r3
   32410:	str	r3, [sp, #12]
   32414:	beq	324a8 <__printf_chk@plt+0x2e904>
   32418:	bl	3814 <__ctype_b_loc@plt>
   3241c:	lsl	r2, sl, #1
   32420:	ldr	r0, [r0]
   32424:	ldrh	r2, [r0, r2]
   32428:	tst	r2, #8192	; 0x2000
   3242c:	bne	32494 <__printf_chk@plt+0x2e8f0>
   32430:	cmp	sl, #61	; 0x3d
   32434:	beq	325a8 <__printf_chk@plt+0x2ea04>
   32438:	mov	r1, sl
   3243c:	mov	r0, r7
   32440:	bl	3b5c <strchr@plt>
   32444:	cmp	r0, #0
   32448:	beq	32594 <__printf_chk@plt+0x2e9f0>
   3244c:	cmp	r4, #3
   32450:	addls	pc, pc, r4, lsl #2
   32454:	b	32494 <__printf_chk@plt+0x2e8f0>
   32458:	b	324fc <__printf_chk@plt+0x2e958>
   3245c:	b	324bc <__printf_chk@plt+0x2e918>
   32460:	b	32524 <__printf_chk@plt+0x2e980>
   32464:	b	32468 <__printf_chk@plt+0x2e8c4>
   32468:	cmp	r6, #0
   3246c:	beq	3248c <__printf_chk@plt+0x2e8e8>
   32470:	cmp	r5, r8
   32474:	bcs	32594 <__printf_chk@plt+0x2e9f0>
   32478:	ldr	r1, [sp]
   3247c:	bl	368e4 <__printf_chk@plt+0x32d40>
   32480:	ldrb	r2, [r6, r5]
   32484:	orr	r0, r0, r2
   32488:	strb	r0, [r6, r5]
   3248c:	add	r5, r5, #1
   32490:	mov	r4, #0
   32494:	mov	r9, fp
   32498:	mov	fp, r9
   3249c:	ldrb	sl, [fp], #1
   324a0:	cmp	sl, #0
   324a4:	bne	32418 <__printf_chk@plt+0x2e874>
   324a8:	cmp	r4, #0
   324ac:	bne	32594 <__printf_chk@plt+0x2e9f0>
   324b0:	mov	r0, r5
   324b4:	add	sp, sp, #20
   324b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   324bc:	cmp	r6, #0
   324c0:	addeq	r5, r5, #1
   324c4:	beq	324f4 <__printf_chk@plt+0x2e950>
   324c8:	add	r4, r5, #1
   324cc:	cmp	r8, r4
   324d0:	bls	32594 <__printf_chk@plt+0x2e9f0>
   324d4:	ldr	r1, [sp, #8]
   324d8:	bl	368e4 <__printf_chk@plt+0x32d40>
   324dc:	ldrb	r1, [r6, r5]
   324e0:	lsl	r2, r0, #4
   324e4:	orr	r0, r1, r0, asr #4
   324e8:	strb	r0, [r6, r5]
   324ec:	mov	r5, r4
   324f0:	strb	r2, [r6, r4]
   324f4:	mov	r4, #2
   324f8:	b	32494 <__printf_chk@plt+0x2e8f0>
   324fc:	cmp	r6, #0
   32500:	beq	325a0 <__printf_chk@plt+0x2e9fc>
   32504:	cmp	r5, r8
   32508:	bcs	32594 <__printf_chk@plt+0x2e9f0>
   3250c:	ldr	r1, [sp, #12]
   32510:	mov	r4, #1
   32514:	bl	368e4 <__printf_chk@plt+0x32d40>
   32518:	lsl	r0, r0, #2
   3251c:	strb	r0, [r6, r5]
   32520:	b	32494 <__printf_chk@plt+0x2e8f0>
   32524:	cmp	r6, #0
   32528:	addeq	r5, r5, #1
   3252c:	beq	3255c <__printf_chk@plt+0x2e9b8>
   32530:	add	r4, r5, #1
   32534:	cmp	r8, r4
   32538:	bls	32594 <__printf_chk@plt+0x2e9f0>
   3253c:	ldr	r1, [sp, #4]
   32540:	bl	368e4 <__printf_chk@plt+0x32d40>
   32544:	ldrb	r1, [r6, r5]
   32548:	lsl	r2, r0, #6
   3254c:	orr	r0, r1, r0, asr #2
   32550:	strb	r0, [r6, r5]
   32554:	mov	r5, r4
   32558:	strb	r2, [r6, r4]
   3255c:	mov	r4, #3
   32560:	b	32494 <__printf_chk@plt+0x2e8f0>
   32564:	lsl	r3, r3, #1
   32568:	ldrh	r3, [r0, r3]
   3256c:	tst	r3, #8192	; 0x2000
   32570:	beq	32594 <__printf_chk@plt+0x2e9f0>
   32574:	ldrb	r3, [r2], #1
   32578:	cmp	r3, #0
   3257c:	bne	32564 <__printf_chk@plt+0x2e9c0>
   32580:	cmp	r6, #0
   32584:	beq	324b0 <__printf_chk@plt+0x2e90c>
   32588:	ldrb	r3, [r6, r5]
   3258c:	cmp	r3, #0
   32590:	beq	324b0 <__printf_chk@plt+0x2e90c>
   32594:	mvn	r0, #0
   32598:	add	sp, sp, #20
   3259c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   325a0:	mov	r4, #1
   325a4:	b	32494 <__printf_chk@plt+0x2e8f0>
   325a8:	add	r2, r9, #2
   325ac:	ldrb	r3, [r9, #1]
   325b0:	cmp	r4, #3
   325b4:	addls	pc, pc, r4, lsl #2
   325b8:	b	324b0 <__printf_chk@plt+0x2e90c>
   325bc:	b	32594 <__printf_chk@plt+0x2e9f0>
   325c0:	b	32594 <__printf_chk@plt+0x2e9f0>
   325c4:	b	325cc <__printf_chk@plt+0x2ea28>
   325c8:	b	32578 <__printf_chk@plt+0x2e9d4>
   325cc:	cmp	r3, #0
   325d0:	bne	325e4 <__printf_chk@plt+0x2ea40>
   325d4:	b	32594 <__printf_chk@plt+0x2e9f0>
   325d8:	ldrb	r3, [r2], #1
   325dc:	cmp	r3, #0
   325e0:	beq	32594 <__printf_chk@plt+0x2e9f0>
   325e4:	lsl	r1, r3, #1
   325e8:	ldrh	r1, [r0, r1]
   325ec:	tst	r1, #8192	; 0x2000
   325f0:	bne	325d8 <__printf_chk@plt+0x2ea34>
   325f4:	cmp	r3, #61	; 0x3d
   325f8:	bne	32594 <__printf_chk@plt+0x2e9f0>
   325fc:	ldrb	r3, [r2]
   32600:	add	r2, r2, #1
   32604:	b	32578 <__printf_chk@plt+0x2e9d4>
   32608:	strdeq	r2, [r2], -r8
   3260c:			; <UNDEFINED> instruction: 0x000225bc
   32610:	andeq	r2, r2, r0, ror #11
   32614:	andeq	r2, r2, r8, asr #11
   32618:			; <UNDEFINED> instruction: 0x000225b8
   3261c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   32620:	sub	sp, sp, #4224	; 0x1080
   32624:	ldr	lr, [pc, #372]	; 327a0 <__printf_chk@plt+0x2ebfc>
   32628:	sub	sp, sp, #36	; 0x24
   3262c:	mov	r6, r0
   32630:	mov	r9, r1
   32634:	add	lr, pc, lr
   32638:	mov	sl, r2
   3263c:	ldr	r5, [pc, #352]	; 327a4 <__printf_chk@plt+0x2ec00>
   32640:	add	r7, sp, #4160	; 0x1040
   32644:	ldm	lr!, {r0, r1, r2, r3}
   32648:	add	r7, r7, #60	; 0x3c
   3264c:	ldr	r8, [pc, #340]	; 327a8 <__printf_chk@plt+0x2ec04>
   32650:	add	r5, pc, r5
   32654:	mov	ip, r7
   32658:	add	r4, sp, #52	; 0x34
   3265c:	mov	fp, #64	; 0x40
   32660:	ldr	r8, [r5, r8]
   32664:	mov	r5, fp
   32668:	stmia	ip!, {r0, r1, r2, r3}
   3266c:	ldm	lr, {r0, r1, r2, r3}
   32670:	ldr	lr, [r8]
   32674:	str	r8, [sp, #12]
   32678:	stm	ip, {r0, r1, r2, r3}
   3267c:	add	r1, sp, #8192	; 0x2000
   32680:	mov	r0, r4
   32684:	str	lr, [r1, #-3940]	; 0xfffff09c
   32688:	bl	33430 <__printf_chk@plt+0x2f88c>
   3268c:	mov	r0, r4
   32690:	mov	r1, r9
   32694:	mov	r3, r6
   32698:	str	fp, [sp]
   3269c:	mov	r2, fp
   326a0:	bl	335c8 <__printf_chk@plt+0x2fa24>
   326a4:	mov	r0, r4
   326a8:	mov	r1, r9
   326ac:	mov	r2, #64	; 0x40
   326b0:	bl	33498 <__printf_chk@plt+0x2f8f4>
   326b4:	mov	r0, r4
   326b8:	mov	r1, r6
   326bc:	mov	r2, #64	; 0x40
   326c0:	bl	33498 <__printf_chk@plt+0x2f8f4>
   326c4:	subs	r5, r5, #1
   326c8:	bne	326a4 <__printf_chk@plt+0x2eb00>
   326cc:	add	r9, sp, #16
   326d0:	add	r3, sp, #4224	; 0x1080
   326d4:	movw	r2, #61298	; 0xef72
   326d8:	add	r3, r3, #32
   326dc:	movt	r2, #65535	; 0xffff
   326e0:	add	r6, sp, #48	; 0x30
   326e4:	add	fp, sp, #18
   326e8:	mov	r8, r9
   326ec:	strh	r5, [r3, r2]
   326f0:	mov	r0, r7
   326f4:	mov	r1, #32
   326f8:	mov	r2, fp
   326fc:	bl	3344c <__printf_chk@plt+0x2f8a8>
   32700:	str	r0, [r8, #4]!
   32704:	cmp	r8, r6
   32708:	bne	326f0 <__printf_chk@plt+0x2eb4c>
   3270c:	add	fp, sp, #20
   32710:	mov	r5, #64	; 0x40
   32714:	mov	r0, r4
   32718:	mov	r1, fp
   3271c:	mov	r2, #4
   32720:	bl	33860 <__printf_chk@plt+0x2fcbc>
   32724:	subs	r5, r5, #1
   32728:	bne	32714 <__printf_chk@plt+0x2eb70>
   3272c:	ldr	r3, [r9, #4]!
   32730:	cmp	r9, r6
   32734:	lsr	r2, r3, #24
   32738:	lsr	r1, r3, #16
   3273c:	strb	r2, [sl, #3]
   32740:	lsr	r2, r3, #8
   32744:	strb	r1, [sl, #2]
   32748:	strb	r2, [sl, #1]
   3274c:	strb	r3, [sl], #4
   32750:	bne	3272c <__printf_chk@plt+0x2eb88>
   32754:	mov	r0, r7
   32758:	mov	r1, #32
   3275c:	bl	35b90 <__printf_chk@plt+0x31fec>
   32760:	add	r8, sp, #8192	; 0x2000
   32764:	mov	r0, fp
   32768:	mov	r1, #32
   3276c:	bl	35b90 <__printf_chk@plt+0x31fec>
   32770:	mov	r0, r4
   32774:	movw	r1, #4168	; 0x1048
   32778:	bl	35b90 <__printf_chk@plt+0x31fec>
   3277c:	ldr	r2, [r8, #-3940]	; 0xfffff09c
   32780:	ldr	r8, [sp, #12]
   32784:	ldr	r3, [r8]
   32788:	cmp	r2, r3
   3278c:	bne	3279c <__printf_chk@plt+0x2ebf8>
   32790:	add	sp, sp, #4224	; 0x1080
   32794:	add	sp, sp, #36	; 0x24
   32798:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3279c:	bl	36f4 <__stack_chk_fail@plt>
   327a0:	ldrdeq	r2, [r2], -r4
   327a4:			; <UNDEFINED> instruction: 0x000355b0
   327a8:	muleq	r0, ip, r3
   327ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   327b0:	sub	sp, sp, #252	; 0xfc
   327b4:	ldr	r5, [pc, #716]	; 32a88 <__printf_chk@plt+0x2eee4>
   327b8:	mov	r4, r1
   327bc:	str	r0, [sp, #4]
   327c0:	mov	ip, r3
   327c4:	ldr	r0, [pc, #704]	; 32a8c <__printf_chk@plt+0x2eee8>
   327c8:	add	r5, pc, r5
   327cc:	ldr	r1, [sp, #288]	; 0x120
   327d0:	mov	r8, r2
   327d4:	ldr	sl, [sp, #296]	; 0x128
   327d8:	mov	r3, r5
   327dc:	str	r1, [sp, #36]	; 0x24
   327e0:	cmp	sl, #0
   327e4:	ldr	r0, [r5, r0]
   327e8:	ldr	r3, [r0]
   327ec:	str	r0, [sp, #40]	; 0x28
   327f0:	str	r3, [sp, #244]	; 0xf4
   327f4:	beq	32a7c <__printf_chk@plt+0x2eed8>
   327f8:	sub	r3, ip, #1
   327fc:	cmp	r4, #0
   32800:	cmpne	r3, #1048576	; 0x100000
   32804:	movcc	r2, #0
   32808:	movcs	r2, #1
   3280c:	str	r2, [sp, #8]
   32810:	bcs	32a7c <__printf_chk@plt+0x2eed8>
   32814:	ldr	r3, [sp, #292]	; 0x124
   32818:	sub	r7, r3, #1
   3281c:	cmp	r7, #1024	; 0x400
   32820:	bcs	32a7c <__printf_chk@plt+0x2eed8>
   32824:	add	r0, ip, #4
   32828:	str	r0, [sp, #16]
   3282c:	ldr	r1, [sp, #16]
   32830:	mov	r0, #1
   32834:	str	ip, [sp]
   32838:	bl	385c <calloc@plt>
   3283c:	ldr	ip, [sp]
   32840:	cmp	r0, #0
   32844:	str	r0, [sp, #12]
   32848:	beq	32a7c <__printf_chk@plt+0x2eed8>
   3284c:	ldr	r1, [sp, #292]	; 0x124
   32850:	add	r2, r0, ip
   32854:	str	r2, [sp, #20]
   32858:	add	r9, sp, #116	; 0x74
   3285c:	add	fp, r1, #31
   32860:	add	r6, sp, #180	; 0xb4
   32864:	add	r5, sp, #84	; 0x54
   32868:	lsr	fp, fp, #5
   3286c:	add	r0, fp, r7
   32870:	sub	r3, fp, #1
   32874:	mov	r1, fp
   32878:	str	r3, [sp, #44]	; 0x2c
   3287c:	bl	36054 <__printf_chk@plt+0x324b0>
   32880:	ldr	ip, [sp]
   32884:	mov	r1, r8
   32888:	mov	r2, ip
   3288c:	mov	r7, r0
   32890:	ldr	r0, [sp, #12]
   32894:	bl	38c8 <memcpy@plt>
   32898:	mov	r2, r4
   3289c:	ldr	r1, [sp, #4]
   328a0:	mov	r0, r9
   328a4:	ldr	r3, [sp, #8]
   328a8:	add	r4, sp, #52	; 0x34
   328ac:	bl	1a798 <__printf_chk@plt+0x16bf4>
   328b0:	ldr	ip, [sp]
   328b4:	ldr	r1, [sp, #292]	; 0x124
   328b8:	ldr	r0, [sp, #12]
   328bc:	add	r2, ip, #1
   328c0:	add	r3, ip, #2
   328c4:	add	ip, ip, #3
   328c8:	add	r2, r0, r2
   328cc:	add	r3, r0, r3
   328d0:	str	r2, [sp, #24]
   328d4:	add	ip, r0, ip
   328d8:	mov	r2, #1
   328dc:	str	r3, [sp, #28]
   328e0:	str	ip, [sp, #32]
   328e4:	str	r1, [sp, #8]
   328e8:	str	r2, [sp, #4]
   328ec:	ldr	r0, [sp, #4]
   328f0:	ldr	r1, [sp, #20]
   328f4:	lsr	r3, r0, #24
   328f8:	lsr	r2, r0, #16
   328fc:	strb	r3, [r1]
   32900:	lsr	r3, r0, #8
   32904:	ldr	r1, [sp, #28]
   32908:	ldr	r0, [sp, #24]
   3290c:	strb	r2, [r0]
   32910:	mov	r0, r6
   32914:	strb	r3, [r1]
   32918:	ldr	r2, [sp, #4]
   3291c:	ldr	r3, [sp, #32]
   32920:	ldr	r1, [sp, #12]
   32924:	strb	r2, [r3]
   32928:	mov	r3, #0
   3292c:	ldr	r2, [sp, #16]
   32930:	bl	1a798 <__printf_chk@plt+0x16bf4>
   32934:	mov	r0, r9
   32938:	mov	r1, r6
   3293c:	mov	r2, r5
   32940:	bl	3261c <__printf_chk@plt+0x2ea78>
   32944:	mov	lr, r5
   32948:	ldm	lr!, {r0, r1, r2, r3}
   3294c:	mov	ip, r4
   32950:	cmp	sl, #1
   32954:	movhi	r8, #1
   32958:	stmia	ip!, {r0, r1, r2, r3}
   3295c:	ldm	lr, {r0, r1, r2, r3}
   32960:	stm	ip, {r0, r1, r2, r3}
   32964:	bls	329b8 <__printf_chk@plt+0x2ee14>
   32968:	mov	r3, #0
   3296c:	mov	r1, r5
   32970:	mov	r2, #32
   32974:	mov	r0, r6
   32978:	bl	1a798 <__printf_chk@plt+0x16bf4>
   3297c:	mov	r0, r9
   32980:	mov	r1, r6
   32984:	mov	r2, r5
   32988:	bl	3261c <__printf_chk@plt+0x2ea78>
   3298c:	mov	r3, #0
   32990:	ldrb	r2, [r4, r3]
   32994:	ldrb	r1, [r5, r3]
   32998:	eor	r2, r1, r2
   3299c:	strb	r2, [r4, r3]
   329a0:	add	r3, r3, #1
   329a4:	cmp	r3, #32
   329a8:	bne	32990 <__printf_chk@plt+0x2edec>
   329ac:	add	r8, r8, #1
   329b0:	cmp	r8, sl
   329b4:	bne	32968 <__printf_chk@plt+0x2edc4>
   329b8:	ldr	r0, [sp, #8]
   329bc:	cmp	r7, r0
   329c0:	movcs	r7, r0
   329c4:	cmp	r7, #0
   329c8:	moveq	r3, r7
   329cc:	beq	32a24 <__printf_chk@plt+0x2ee80>
   329d0:	ldr	r2, [sp, #4]
   329d4:	ldr	r3, [sp, #292]	; 0x124
   329d8:	sub	r1, r2, #1
   329dc:	cmp	r3, r1
   329e0:	bls	32a74 <__printf_chk@plt+0x2eed0>
   329e4:	ldr	r0, [sp, #44]	; 0x2c
   329e8:	mov	r3, #0
   329ec:	ldr	ip, [sp, #36]	; 0x24
   329f0:	add	r2, r0, r2
   329f4:	ldr	lr, [sp, #292]	; 0x124
   329f8:	b	32a10 <__printf_chk@plt+0x2ee6c>
   329fc:	cmp	lr, r2
   32a00:	add	r0, r2, fp
   32a04:	bls	32a24 <__printf_chk@plt+0x2ee80>
   32a08:	mov	r1, r2
   32a0c:	mov	r2, r0
   32a10:	ldrb	r0, [r4, r3]
   32a14:	add	r3, r3, #1
   32a18:	cmp	r3, r7
   32a1c:	strb	r0, [ip, r1]
   32a20:	bne	329fc <__printf_chk@plt+0x2ee58>
   32a24:	ldr	r1, [sp, #8]
   32a28:	ldr	r2, [sp, #4]
   32a2c:	subs	r1, r1, r3
   32a30:	str	r1, [sp, #8]
   32a34:	add	r2, r2, #1
   32a38:	str	r2, [sp, #4]
   32a3c:	bne	328ec <__printf_chk@plt+0x2ed48>
   32a40:	mov	r0, r4
   32a44:	mov	r1, #32
   32a48:	bl	35b90 <__printf_chk@plt+0x31fec>
   32a4c:	ldr	r0, [sp, #12]
   32a50:	bl	3244 <free@plt>
   32a54:	ldr	r0, [sp, #8]
   32a58:	ldr	r1, [sp, #40]	; 0x28
   32a5c:	ldr	r2, [sp, #244]	; 0xf4
   32a60:	ldr	r3, [r1]
   32a64:	cmp	r2, r3
   32a68:	bne	32a84 <__printf_chk@plt+0x2eee0>
   32a6c:	add	sp, sp, #252	; 0xfc
   32a70:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   32a74:	mov	r3, #0
   32a78:	b	32a24 <__printf_chk@plt+0x2ee80>
   32a7c:	mvn	r0, #0
   32a80:	b	32a58 <__printf_chk@plt+0x2eeb4>
   32a84:	bl	36f4 <__stack_chk_fail@plt>
   32a88:	andeq	r5, r3, r8, lsr r4
   32a8c:	muleq	r0, ip, r3
   32a90:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   32a94:	mov	r3, #4096	; 0x1000
   32a98:	sub	sp, sp, #8
   32a9c:	ldr	r3, [r0, r3]
   32aa0:	ldr	r5, [r1]
   32aa4:	str	r2, [sp]
   32aa8:	movw	r2, #4100	; 0x1004
   32aac:	eor	r5, r5, r3
   32ab0:	ldr	sl, [sp]
   32ab4:	ubfx	r7, r5, #16, #8
   32ab8:	ldr	r6, [r0, r2]
   32abc:	lsr	ip, r5, #24
   32ac0:	ubfx	r2, r5, #8, #8
   32ac4:	add	r7, r7, #256	; 0x100
   32ac8:	ldr	r4, [sl]
   32acc:	add	r2, r2, #512	; 0x200
   32ad0:	uxtb	r3, r5
   32ad4:	ldr	r7, [r0, r7, lsl #2]
   32ad8:	add	r3, r3, #768	; 0x300
   32adc:	ldr	ip, [r0, ip, lsl #2]
   32ae0:	eor	r6, r6, r4
   32ae4:	ldr	r4, [r0, r2, lsl #2]
   32ae8:	movw	r2, #4104	; 0x1008
   32aec:	ldr	r3, [r0, r3, lsl #2]
   32af0:	add	ip, r7, ip
   32af4:	eor	ip, ip, r4
   32af8:	ldr	r2, [r0, r2]
   32afc:	add	ip, ip, r3
   32b00:	movw	r3, #4108	; 0x100c
   32b04:	eor	r6, r6, ip
   32b08:	eor	r5, r5, r2
   32b0c:	ubfx	ip, r6, #16, #8
   32b10:	ubfx	r4, r6, #8, #8
   32b14:	add	ip, ip, #256	; 0x100
   32b18:	lsr	r2, r6, #24
   32b1c:	add	r4, r4, #512	; 0x200
   32b20:	uxtb	r7, r6
   32b24:	ldr	r9, [r0, ip, lsl #2]
   32b28:	add	r7, r7, #768	; 0x300
   32b2c:	ldr	r2, [r0, r2, lsl #2]
   32b30:	movw	ip, #4112	; 0x1010
   32b34:	ldr	r8, [r0, r4, lsl #2]
   32b38:	movw	r4, #4116	; 0x1014
   32b3c:	ldr	r7, [r0, r7, lsl #2]
   32b40:	add	r2, r9, r2
   32b44:	eor	r2, r2, r8
   32b48:	ldr	r3, [r0, r3]
   32b4c:	add	r2, r2, r7
   32b50:	ldr	r7, [r0, ip]
   32b54:	eor	r5, r5, r2
   32b58:	eor	r6, r6, r3
   32b5c:	ubfx	r8, r5, #16, #8
   32b60:	ubfx	r2, r5, #8, #8
   32b64:	lsr	r3, r5, #24
   32b68:	add	r8, r8, #256	; 0x100
   32b6c:	add	r2, r2, #512	; 0x200
   32b70:	uxtb	ip, r5
   32b74:	ldr	r8, [r0, r8, lsl #2]
   32b78:	add	ip, ip, #768	; 0x300
   32b7c:	ldr	r3, [r0, r3, lsl #2]
   32b80:	eor	r5, r5, r7
   32b84:	ldr	r7, [r0, r2, lsl #2]
   32b88:	movw	r2, #4120	; 0x1018
   32b8c:	ldr	ip, [r0, ip, lsl #2]
   32b90:	add	r3, r8, r3
   32b94:	eor	r3, r3, r7
   32b98:	ldr	r9, [r0, r2]
   32b9c:	add	r3, r3, ip
   32ba0:	ldr	r7, [r0, r4]
   32ba4:	eor	r6, r6, r3
   32ba8:	add	r4, r4, #8
   32bac:	ubfx	r3, r6, #16, #8
   32bb0:	ubfx	r2, r6, #8, #8
   32bb4:	lsr	r8, r6, #24
   32bb8:	add	r3, r3, #256	; 0x100
   32bbc:	add	r2, r2, #512	; 0x200
   32bc0:	uxtb	ip, r6
   32bc4:	ldr	r8, [r0, r8, lsl #2]
   32bc8:	add	ip, ip, #768	; 0x300
   32bcc:	ldr	r3, [r0, r3, lsl #2]
   32bd0:	eor	r6, r6, r7
   32bd4:	ldr	r7, [r0, r2, lsl #2]
   32bd8:	movw	r2, #4128	; 0x1020
   32bdc:	ldr	ip, [r0, ip, lsl #2]
   32be0:	add	r3, r3, r8
   32be4:	eor	r3, r3, r7
   32be8:	ldr	fp, [r0, r4]
   32bec:	add	r3, r3, ip
   32bf0:	ldr	r4, [r0, r2]
   32bf4:	eor	r5, r5, r3
   32bf8:	add	r2, r2, #4
   32bfc:	ubfx	r8, r5, #16, #8
   32c00:	ubfx	r3, r5, #8, #8
   32c04:	lsr	r7, r5, #24
   32c08:	add	r8, r8, #256	; 0x100
   32c0c:	add	r3, r3, #512	; 0x200
   32c10:	uxtb	ip, r5
   32c14:	ldr	r8, [r0, r8, lsl #2]
   32c18:	add	ip, ip, #768	; 0x300
   32c1c:	ldr	r7, [r0, r7, lsl #2]
   32c20:	eor	r5, r5, r9
   32c24:	ldr	sl, [r0, r3, lsl #2]
   32c28:	movw	r9, #4136	; 0x1028
   32c2c:	ldr	r3, [r0, ip, lsl #2]
   32c30:	add	r7, r8, r7
   32c34:	eor	sl, r7, sl
   32c38:	ldr	ip, [r0, r2]
   32c3c:	add	r3, sl, r3
   32c40:	ldr	r2, [r0, r9]
   32c44:	eor	r3, r6, r3
   32c48:	movw	r6, #4140	; 0x102c
   32c4c:	ubfx	r9, r3, #16, #8
   32c50:	ubfx	sl, r3, #8, #8
   32c54:	lsr	r8, r3, #24
   32c58:	add	r9, r9, #256	; 0x100
   32c5c:	uxtb	r7, r3
   32c60:	add	sl, sl, #512	; 0x200
   32c64:	ldr	r9, [r0, r9, lsl #2]
   32c68:	add	r7, r7, #768	; 0x300
   32c6c:	ldr	r8, [r0, r8, lsl #2]
   32c70:	eor	r3, r3, fp
   32c74:	ldr	sl, [r0, sl, lsl #2]
   32c78:	ldr	r7, [r0, r7, lsl #2]
   32c7c:	add	r8, r9, r8
   32c80:	eor	r8, r8, sl
   32c84:	ldr	r6, [r0, r6]
   32c88:	add	r8, r8, r7
   32c8c:	movw	r7, #4144	; 0x1030
   32c90:	eor	r5, r5, r8
   32c94:	ldr	fp, [r0, r7]
   32c98:	ubfx	r9, r5, #16, #8
   32c9c:	ubfx	sl, r5, #8, #8
   32ca0:	lsr	r8, r5, #24
   32ca4:	add	r9, r9, #256	; 0x100
   32ca8:	add	sl, sl, #512	; 0x200
   32cac:	uxtb	r7, r5
   32cb0:	ldr	r9, [r0, r9, lsl #2]
   32cb4:	eor	r4, r5, r4
   32cb8:	ldr	r8, [r0, r8, lsl #2]
   32cbc:	add	r7, r7, #768	; 0x300
   32cc0:	ldr	r5, [r0, sl, lsl #2]
   32cc4:	add	r8, r9, r8
   32cc8:	ldr	r7, [r0, r7, lsl #2]
   32ccc:	eor	r8, r8, r5
   32cd0:	movw	r5, #4148	; 0x1034
   32cd4:	ldr	r5, [r0, r5]
   32cd8:	add	r8, r8, r7
   32cdc:	eor	r3, r3, r8
   32ce0:	movw	r7, #4152	; 0x1038
   32ce4:	ubfx	r9, r3, #8, #8
   32ce8:	eor	ip, r3, ip
   32cec:	str	r5, [sp, #4]
   32cf0:	ubfx	r5, r3, #16, #8
   32cf4:	add	r5, r5, #256	; 0x100
   32cf8:	lsr	r8, r3, #24
   32cfc:	add	r9, r9, #512	; 0x200
   32d00:	uxtb	r3, r3
   32d04:	ldr	sl, [r0, r5, lsl #2]
   32d08:	add	r3, r3, #768	; 0x300
   32d0c:	ldr	r8, [r0, r8, lsl #2]
   32d10:	ldr	r9, [r0, r9, lsl #2]
   32d14:	ldr	r3, [r0, r3, lsl #2]
   32d18:	add	sl, sl, r8
   32d1c:	eor	sl, sl, r9
   32d20:	ldr	r7, [r0, r7]
   32d24:	add	r5, sl, r3
   32d28:	movw	r8, #4156	; 0x103c
   32d2c:	eor	r5, r4, r5
   32d30:	ldr	r8, [r0, r8]
   32d34:	ubfx	r9, r5, #16, #8
   32d38:	ubfx	sl, r5, #8, #8
   32d3c:	lsr	r3, r5, #24
   32d40:	add	r9, r9, #256	; 0x100
   32d44:	eor	r2, r5, r2
   32d48:	add	sl, sl, #512	; 0x200
   32d4c:	uxtb	r5, r5
   32d50:	ldr	r3, [r0, r3, lsl #2]
   32d54:	ldr	r9, [r0, r9, lsl #2]
   32d58:	add	r5, r5, #768	; 0x300
   32d5c:	ldr	r4, [r0, sl, lsl #2]
   32d60:	mov	sl, #4160	; 0x1040
   32d64:	ldr	r5, [r0, r5, lsl #2]
   32d68:	add	r9, r9, r3
   32d6c:	eor	r3, r9, r4
   32d70:	ldr	r4, [r0, sl]
   32d74:	add	r3, r3, r5
   32d78:	add	sl, sl, #4
   32d7c:	eor	ip, ip, r3
   32d80:	ubfx	r5, ip, #16, #8
   32d84:	ubfx	r9, ip, #8, #8
   32d88:	lsr	r3, ip, #24
   32d8c:	add	r5, r5, #256	; 0x100
   32d90:	eor	r6, ip, r6
   32d94:	add	r9, r9, #512	; 0x200
   32d98:	uxtb	ip, ip
   32d9c:	ldr	r3, [r0, r3, lsl #2]
   32da0:	ldr	r5, [r0, r5, lsl #2]
   32da4:	add	ip, ip, #768	; 0x300
   32da8:	ldr	r9, [r0, r9, lsl #2]
   32dac:	ldr	ip, [r0, ip, lsl #2]
   32db0:	add	r5, r5, r3
   32db4:	eor	r9, r5, r9
   32db8:	ldr	r3, [r0, sl]
   32dbc:	add	r9, r9, ip
   32dc0:	ldr	sl, [sp, #4]
   32dc4:	eor	r2, r2, r9
   32dc8:	ubfx	r5, r2, #16, #8
   32dcc:	ubfx	r9, r2, #8, #8
   32dd0:	lsr	ip, r2, #24
   32dd4:	add	r5, r5, #256	; 0x100
   32dd8:	eor	fp, r2, fp
   32ddc:	add	r9, r9, #512	; 0x200
   32de0:	uxtb	r2, r2
   32de4:	ldr	ip, [r0, ip, lsl #2]
   32de8:	ldr	r5, [r0, r5, lsl #2]
   32dec:	add	r2, r2, #768	; 0x300
   32df0:	ldr	r9, [r0, r9, lsl #2]
   32df4:	ldr	r2, [r0, r2, lsl #2]
   32df8:	add	r5, r5, ip
   32dfc:	eor	r9, r5, r9
   32e00:	add	r9, r9, r2
   32e04:	eor	r6, r6, r9
   32e08:	ubfx	r5, r6, #16, #8
   32e0c:	ubfx	r9, r6, #8, #8
   32e10:	lsr	ip, r6, #24
   32e14:	add	r5, r5, #256	; 0x100
   32e18:	uxtb	r2, r6
   32e1c:	add	r9, r9, #512	; 0x200
   32e20:	ldr	r5, [r0, r5, lsl #2]
   32e24:	add	r2, r2, #768	; 0x300
   32e28:	ldr	ip, [r0, ip, lsl #2]
   32e2c:	eor	r6, r6, sl
   32e30:	ldr	r9, [r0, r9, lsl #2]
   32e34:	ldr	r2, [r0, r2, lsl #2]
   32e38:	add	ip, r5, ip
   32e3c:	eor	ip, ip, r9
   32e40:	add	ip, ip, r2
   32e44:	eor	fp, fp, ip
   32e48:	ubfx	r5, fp, #16, #8
   32e4c:	ubfx	r9, fp, #8, #8
   32e50:	lsr	ip, fp, #24
   32e54:	add	r5, r5, #256	; 0x100
   32e58:	add	r9, r9, #512	; 0x200
   32e5c:	uxtb	r2, fp
   32e60:	ldr	r5, [r0, r5, lsl #2]
   32e64:	add	r2, r2, #768	; 0x300
   32e68:	ldr	ip, [r0, ip, lsl #2]
   32e6c:	eor	fp, fp, r7
   32e70:	ldr	r7, [r0, r9, lsl #2]
   32e74:	ldr	r2, [r0, r2, lsl #2]
   32e78:	add	ip, r5, ip
   32e7c:	eor	ip, ip, r7
   32e80:	add	ip, ip, r2
   32e84:	eor	r6, r6, ip
   32e88:	ubfx	r7, r6, #16, #8
   32e8c:	ubfx	ip, r6, #8, #8
   32e90:	lsr	r5, r6, #24
   32e94:	add	r7, r7, #256	; 0x100
   32e98:	uxtb	r2, r6
   32e9c:	add	ip, ip, #512	; 0x200
   32ea0:	ldr	r5, [r0, r5, lsl #2]
   32ea4:	add	r2, r2, #768	; 0x300
   32ea8:	ldr	r7, [r0, r7, lsl #2]
   32eac:	eor	r8, r6, r8
   32eb0:	ldr	ip, [r0, ip, lsl #2]
   32eb4:	ldr	r2, [r0, r2, lsl #2]
   32eb8:	add	r7, r7, r5
   32ebc:	eor	r7, r7, ip
   32ec0:	add	r7, r7, r2
   32ec4:	eor	r7, fp, r7
   32ec8:	ubfx	r5, r7, #16, #8
   32ecc:	ubfx	r6, r7, #8, #8
   32ed0:	lsr	r2, r7, #24
   32ed4:	add	r5, r5, #256	; 0x100
   32ed8:	add	r6, r6, #512	; 0x200
   32edc:	uxtb	ip, r7
   32ee0:	ldr	r5, [r0, r5, lsl #2]
   32ee4:	add	ip, ip, #768	; 0x300
   32ee8:	ldr	r2, [r0, r2, lsl #2]
   32eec:	eor	r7, r7, r4
   32ef0:	ldr	r4, [r0, r6, lsl #2]
   32ef4:	ldr	ip, [r0, ip, lsl #2]
   32ef8:	add	r2, r5, r2
   32efc:	eor	r2, r2, r4
   32f00:	add	r2, r2, ip
   32f04:	eor	r8, r8, r2
   32f08:	ubfx	r5, r8, #16, #8
   32f0c:	ubfx	ip, r8, #8, #8
   32f10:	lsr	r4, r8, #24
   32f14:	add	r5, r5, #256	; 0x100
   32f18:	add	ip, ip, #512	; 0x200
   32f1c:	uxtb	r2, r8
   32f20:	ldr	r5, [r0, r5, lsl #2]
   32f24:	add	r2, r2, #768	; 0x300
   32f28:	ldr	r4, [r0, r4, lsl #2]
   32f2c:	eor	r8, r8, r3
   32f30:	ldr	ip, [r0, ip, lsl #2]
   32f34:	add	r3, r5, r4
   32f38:	ldr	r2, [r0, r2, lsl #2]
   32f3c:	eor	r3, r3, ip
   32f40:	str	r8, [r1]
   32f44:	ldr	ip, [sp]
   32f48:	add	r3, r3, r2
   32f4c:	eor	r7, r7, r3
   32f50:	str	r7, [ip]
   32f54:	add	sp, sp, #8
   32f58:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   32f5c:	bx	lr
   32f60:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   32f64:	movw	r3, #4164	; 0x1044
   32f68:	sub	sp, sp, #8
   32f6c:	ldr	r3, [r0, r3]
   32f70:	ldr	r5, [r1]
   32f74:	str	r2, [sp]
   32f78:	mov	r2, #4160	; 0x1040
   32f7c:	eor	r5, r5, r3
   32f80:	ldr	sl, [sp]
   32f84:	ubfx	r7, r5, #16, #8
   32f88:	ldr	r6, [r0, r2]
   32f8c:	lsr	ip, r5, #24
   32f90:	ubfx	r2, r5, #8, #8
   32f94:	add	r7, r7, #256	; 0x100
   32f98:	ldr	r4, [sl]
   32f9c:	add	r2, r2, #512	; 0x200
   32fa0:	uxtb	r3, r5
   32fa4:	ldr	r7, [r0, r7, lsl #2]
   32fa8:	add	r3, r3, #768	; 0x300
   32fac:	ldr	ip, [r0, ip, lsl #2]
   32fb0:	eor	r6, r6, r4
   32fb4:	ldr	r4, [r0, r2, lsl #2]
   32fb8:	movw	r2, #4156	; 0x103c
   32fbc:	ldr	r3, [r0, r3, lsl #2]
   32fc0:	add	ip, r7, ip
   32fc4:	eor	ip, ip, r4
   32fc8:	ldr	r2, [r0, r2]
   32fcc:	add	ip, ip, r3
   32fd0:	movw	r3, #4152	; 0x1038
   32fd4:	eor	r6, r6, ip
   32fd8:	eor	r5, r5, r2
   32fdc:	ubfx	ip, r6, #16, #8
   32fe0:	ubfx	r4, r6, #8, #8
   32fe4:	add	ip, ip, #256	; 0x100
   32fe8:	lsr	r2, r6, #24
   32fec:	add	r4, r4, #512	; 0x200
   32ff0:	uxtb	r7, r6
   32ff4:	ldr	r9, [r0, ip, lsl #2]
   32ff8:	add	r7, r7, #768	; 0x300
   32ffc:	ldr	r2, [r0, r2, lsl #2]
   33000:	movw	ip, #4148	; 0x1034
   33004:	ldr	r8, [r0, r4, lsl #2]
   33008:	movw	r4, #4144	; 0x1030
   3300c:	ldr	r7, [r0, r7, lsl #2]
   33010:	add	r2, r9, r2
   33014:	eor	r2, r2, r8
   33018:	ldr	r3, [r0, r3]
   3301c:	add	r2, r2, r7
   33020:	ldr	r7, [r0, ip]
   33024:	eor	r5, r5, r2
   33028:	eor	r6, r6, r3
   3302c:	ubfx	r8, r5, #16, #8
   33030:	ubfx	r2, r5, #8, #8
   33034:	lsr	r3, r5, #24
   33038:	add	r8, r8, #256	; 0x100
   3303c:	add	r2, r2, #512	; 0x200
   33040:	uxtb	ip, r5
   33044:	ldr	r8, [r0, r8, lsl #2]
   33048:	add	ip, ip, #768	; 0x300
   3304c:	ldr	r3, [r0, r3, lsl #2]
   33050:	eor	r5, r5, r7
   33054:	ldr	r7, [r0, r2, lsl #2]
   33058:	movw	r2, #4140	; 0x102c
   3305c:	ldr	ip, [r0, ip, lsl #2]
   33060:	add	r3, r8, r3
   33064:	eor	r3, r3, r7
   33068:	ldr	r9, [r0, r2]
   3306c:	add	r3, r3, ip
   33070:	ldr	r7, [r0, r4]
   33074:	eor	r6, r6, r3
   33078:	movw	r4, #4136	; 0x1028
   3307c:	ubfx	r3, r6, #16, #8
   33080:	ubfx	r2, r6, #8, #8
   33084:	lsr	r8, r6, #24
   33088:	add	r3, r3, #256	; 0x100
   3308c:	add	r2, r2, #512	; 0x200
   33090:	uxtb	ip, r6
   33094:	ldr	r8, [r0, r8, lsl #2]
   33098:	add	ip, ip, #768	; 0x300
   3309c:	ldr	r3, [r0, r3, lsl #2]
   330a0:	eor	r6, r6, r7
   330a4:	ldr	r7, [r0, r2, lsl #2]
   330a8:	movw	r2, #4132	; 0x1024
   330ac:	ldr	ip, [r0, ip, lsl #2]
   330b0:	add	r3, r3, r8
   330b4:	eor	r3, r3, r7
   330b8:	ldr	fp, [r0, r4]
   330bc:	add	r3, r3, ip
   330c0:	ldr	r4, [r0, r2]
   330c4:	eor	r5, r5, r3
   330c8:	movw	r2, #4128	; 0x1020
   330cc:	ubfx	r8, r5, #16, #8
   330d0:	ubfx	r3, r5, #8, #8
   330d4:	lsr	r7, r5, #24
   330d8:	add	r8, r8, #256	; 0x100
   330dc:	add	r3, r3, #512	; 0x200
   330e0:	uxtb	ip, r5
   330e4:	ldr	r8, [r0, r8, lsl #2]
   330e8:	add	ip, ip, #768	; 0x300
   330ec:	ldr	r7, [r0, r7, lsl #2]
   330f0:	eor	r5, r5, r9
   330f4:	ldr	sl, [r0, r3, lsl #2]
   330f8:	movw	r9, #4124	; 0x101c
   330fc:	ldr	r3, [r0, ip, lsl #2]
   33100:	add	r7, r8, r7
   33104:	eor	sl, r7, sl
   33108:	ldr	ip, [r0, r2]
   3310c:	add	r3, sl, r3
   33110:	ldr	r2, [r0, r9]
   33114:	eor	r3, r6, r3
   33118:	movw	r6, #4120	; 0x1018
   3311c:	ubfx	r9, r3, #16, #8
   33120:	ubfx	sl, r3, #8, #8
   33124:	lsr	r8, r3, #24
   33128:	add	r9, r9, #256	; 0x100
   3312c:	uxtb	r7, r3
   33130:	add	sl, sl, #512	; 0x200
   33134:	ldr	r9, [r0, r9, lsl #2]
   33138:	add	r7, r7, #768	; 0x300
   3313c:	ldr	r8, [r0, r8, lsl #2]
   33140:	eor	r3, r3, fp
   33144:	ldr	sl, [r0, sl, lsl #2]
   33148:	ldr	r7, [r0, r7, lsl #2]
   3314c:	add	r8, r9, r8
   33150:	eor	r8, r8, sl
   33154:	ldr	r6, [r0, r6]
   33158:	add	r8, r8, r7
   3315c:	movw	r7, #4116	; 0x1014
   33160:	eor	r5, r5, r8
   33164:	ldr	fp, [r0, r7]
   33168:	ubfx	r9, r5, #16, #8
   3316c:	ubfx	sl, r5, #8, #8
   33170:	lsr	r8, r5, #24
   33174:	add	r9, r9, #256	; 0x100
   33178:	add	sl, sl, #512	; 0x200
   3317c:	uxtb	r7, r5
   33180:	ldr	r9, [r0, r9, lsl #2]
   33184:	eor	r4, r5, r4
   33188:	ldr	r8, [r0, r8, lsl #2]
   3318c:	add	r7, r7, #768	; 0x300
   33190:	ldr	r5, [r0, sl, lsl #2]
   33194:	add	r8, r9, r8
   33198:	ldr	r7, [r0, r7, lsl #2]
   3319c:	eor	r8, r8, r5
   331a0:	movw	r5, #4112	; 0x1010
   331a4:	ldr	r5, [r0, r5]
   331a8:	add	r8, r8, r7
   331ac:	eor	r3, r3, r8
   331b0:	movw	r7, #4108	; 0x100c
   331b4:	ubfx	r9, r3, #8, #8
   331b8:	eor	ip, r3, ip
   331bc:	str	r5, [sp, #4]
   331c0:	ubfx	r5, r3, #16, #8
   331c4:	add	r5, r5, #256	; 0x100
   331c8:	lsr	r8, r3, #24
   331cc:	add	r9, r9, #512	; 0x200
   331d0:	uxtb	r3, r3
   331d4:	ldr	sl, [r0, r5, lsl #2]
   331d8:	add	r3, r3, #768	; 0x300
   331dc:	ldr	r8, [r0, r8, lsl #2]
   331e0:	ldr	r9, [r0, r9, lsl #2]
   331e4:	ldr	r3, [r0, r3, lsl #2]
   331e8:	add	sl, sl, r8
   331ec:	eor	sl, sl, r9
   331f0:	ldr	r7, [r0, r7]
   331f4:	add	r5, sl, r3
   331f8:	movw	r8, #4104	; 0x1008
   331fc:	eor	r5, r4, r5
   33200:	ldr	r8, [r0, r8]
   33204:	ubfx	r9, r5, #16, #8
   33208:	ubfx	sl, r5, #8, #8
   3320c:	lsr	r3, r5, #24
   33210:	add	r9, r9, #256	; 0x100
   33214:	eor	r2, r5, r2
   33218:	add	sl, sl, #512	; 0x200
   3321c:	uxtb	r5, r5
   33220:	ldr	r3, [r0, r3, lsl #2]
   33224:	ldr	r9, [r0, r9, lsl #2]
   33228:	add	r5, r5, #768	; 0x300
   3322c:	ldr	r4, [r0, sl, lsl #2]
   33230:	movw	sl, #4100	; 0x1004
   33234:	ldr	r5, [r0, r5, lsl #2]
   33238:	add	r9, r9, r3
   3323c:	eor	r3, r9, r4
   33240:	ldr	r4, [r0, sl]
   33244:	add	r3, r3, r5
   33248:	mov	sl, #4096	; 0x1000
   3324c:	eor	ip, ip, r3
   33250:	ubfx	r5, ip, #16, #8
   33254:	ubfx	r9, ip, #8, #8
   33258:	lsr	r3, ip, #24
   3325c:	add	r5, r5, #256	; 0x100
   33260:	eor	r6, ip, r6
   33264:	add	r9, r9, #512	; 0x200
   33268:	uxtb	ip, ip
   3326c:	ldr	r3, [r0, r3, lsl #2]
   33270:	ldr	r5, [r0, r5, lsl #2]
   33274:	add	ip, ip, #768	; 0x300
   33278:	ldr	r9, [r0, r9, lsl #2]
   3327c:	ldr	ip, [r0, ip, lsl #2]
   33280:	add	r5, r5, r3
   33284:	eor	r9, r5, r9
   33288:	ldr	r3, [r0, sl]
   3328c:	add	r9, r9, ip
   33290:	ldr	sl, [sp, #4]
   33294:	eor	r2, r2, r9
   33298:	ubfx	r5, r2, #16, #8
   3329c:	ubfx	r9, r2, #8, #8
   332a0:	lsr	ip, r2, #24
   332a4:	add	r5, r5, #256	; 0x100
   332a8:	eor	fp, r2, fp
   332ac:	add	r9, r9, #512	; 0x200
   332b0:	uxtb	r2, r2
   332b4:	ldr	ip, [r0, ip, lsl #2]
   332b8:	ldr	r5, [r0, r5, lsl #2]
   332bc:	add	r2, r2, #768	; 0x300
   332c0:	ldr	r9, [r0, r9, lsl #2]
   332c4:	ldr	r2, [r0, r2, lsl #2]
   332c8:	add	r5, r5, ip
   332cc:	eor	r9, r5, r9
   332d0:	add	r9, r9, r2
   332d4:	eor	r6, r6, r9
   332d8:	ubfx	r5, r6, #16, #8
   332dc:	ubfx	r9, r6, #8, #8
   332e0:	lsr	ip, r6, #24
   332e4:	add	r5, r5, #256	; 0x100
   332e8:	uxtb	r2, r6
   332ec:	add	r9, r9, #512	; 0x200
   332f0:	ldr	r5, [r0, r5, lsl #2]
   332f4:	add	r2, r2, #768	; 0x300
   332f8:	ldr	ip, [r0, ip, lsl #2]
   332fc:	eor	r6, r6, sl
   33300:	ldr	r9, [r0, r9, lsl #2]
   33304:	ldr	r2, [r0, r2, lsl #2]
   33308:	add	ip, r5, ip
   3330c:	eor	ip, ip, r9
   33310:	add	ip, ip, r2
   33314:	eor	fp, fp, ip
   33318:	ubfx	r5, fp, #16, #8
   3331c:	ubfx	r9, fp, #8, #8
   33320:	lsr	ip, fp, #24
   33324:	add	r5, r5, #256	; 0x100
   33328:	add	r9, r9, #512	; 0x200
   3332c:	uxtb	r2, fp
   33330:	ldr	r5, [r0, r5, lsl #2]
   33334:	add	r2, r2, #768	; 0x300
   33338:	ldr	ip, [r0, ip, lsl #2]
   3333c:	eor	fp, fp, r7
   33340:	ldr	r7, [r0, r9, lsl #2]
   33344:	ldr	r2, [r0, r2, lsl #2]
   33348:	add	ip, r5, ip
   3334c:	eor	ip, ip, r7
   33350:	add	ip, ip, r2
   33354:	eor	r6, r6, ip
   33358:	ubfx	r7, r6, #16, #8
   3335c:	ubfx	ip, r6, #8, #8
   33360:	lsr	r5, r6, #24
   33364:	add	r7, r7, #256	; 0x100
   33368:	uxtb	r2, r6
   3336c:	add	ip, ip, #512	; 0x200
   33370:	ldr	r5, [r0, r5, lsl #2]
   33374:	add	r2, r2, #768	; 0x300
   33378:	ldr	r7, [r0, r7, lsl #2]
   3337c:	eor	r8, r6, r8
   33380:	ldr	ip, [r0, ip, lsl #2]
   33384:	ldr	r2, [r0, r2, lsl #2]
   33388:	add	r7, r7, r5
   3338c:	eor	r7, r7, ip
   33390:	add	r7, r7, r2
   33394:	eor	r7, fp, r7
   33398:	ubfx	r5, r7, #16, #8
   3339c:	ubfx	r6, r7, #8, #8
   333a0:	lsr	r2, r7, #24
   333a4:	add	r5, r5, #256	; 0x100
   333a8:	add	r6, r6, #512	; 0x200
   333ac:	uxtb	ip, r7
   333b0:	ldr	r5, [r0, r5, lsl #2]
   333b4:	add	ip, ip, #768	; 0x300
   333b8:	ldr	r2, [r0, r2, lsl #2]
   333bc:	eor	r7, r7, r4
   333c0:	ldr	r4, [r0, r6, lsl #2]
   333c4:	ldr	ip, [r0, ip, lsl #2]
   333c8:	add	r2, r5, r2
   333cc:	eor	r2, r2, r4
   333d0:	add	r2, r2, ip
   333d4:	eor	r8, r8, r2
   333d8:	ubfx	r5, r8, #16, #8
   333dc:	ubfx	ip, r8, #8, #8
   333e0:	lsr	r4, r8, #24
   333e4:	add	r5, r5, #256	; 0x100
   333e8:	add	ip, ip, #512	; 0x200
   333ec:	uxtb	r2, r8
   333f0:	ldr	r5, [r0, r5, lsl #2]
   333f4:	add	r2, r2, #768	; 0x300
   333f8:	ldr	r4, [r0, r4, lsl #2]
   333fc:	eor	r8, r8, r3
   33400:	ldr	ip, [r0, ip, lsl #2]
   33404:	add	r3, r5, r4
   33408:	ldr	r2, [r0, r2, lsl #2]
   3340c:	eor	r3, r3, ip
   33410:	str	r8, [r1]
   33414:	ldr	ip, [sp]
   33418:	add	r3, r3, r2
   3341c:	eor	r7, r7, r3
   33420:	str	r7, [ip]
   33424:	add	sp, sp, #8
   33428:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   3342c:	bx	lr
   33430:	ldr	r1, [pc, #16]	; 33448 <__printf_chk@plt+0x2f8a4>
   33434:	movw	r2, #4168	; 0x1048
   33438:	push	{r3, lr}
   3343c:	add	r1, pc, r1
   33440:	bl	38c8 <memcpy@plt>
   33444:	pop	{r3, pc}
   33448:	strdeq	r1, [r2], -r0
   3344c:	ldrh	r3, [r2]
   33450:	push	{r4, r5, r6}
   33454:	mov	r6, r0
   33458:	mov	r4, #4
   3345c:	mov	r0, #0
   33460:	cmp	r1, r3
   33464:	add	r5, r3, #1
   33468:	mov	ip, r3
   3346c:	sub	r4, r4, #1
   33470:	movls	ip, #0
   33474:	uxth	r3, r5
   33478:	ldrb	ip, [r6, ip]
   3347c:	movls	r3, #1
   33480:	ands	r4, r4, #255	; 0xff
   33484:	orr	r0, ip, r0, lsl #8
   33488:	bne	33460 <__printf_chk@plt+0x2f8bc>
   3348c:	strh	r3, [r2]
   33490:	pop	{r4, r5, r6}
   33494:	bx	lr
   33498:	ldr	r3, [pc, #288]	; 335c0 <__printf_chk@plt+0x2fa1c>
   3349c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   334a0:	mov	r6, r0
   334a4:	ldr	r0, [pc, #280]	; 335c4 <__printf_chk@plt+0x2fa20>
   334a8:	add	r3, pc, r3
   334ac:	add	sl, r6, #4096	; 0x1000
   334b0:	sub	sp, sp, #20
   334b4:	mov	r4, #18
   334b8:	ldr	fp, [r3, r0]
   334bc:	mov	r5, sl
   334c0:	mov	r0, #0
   334c4:	ldr	r3, [fp]
   334c8:	str	r3, [sp, #12]
   334cc:	mov	r3, #4
   334d0:	mov	ip, #0
   334d4:	cmp	r2, r0
   334d8:	sub	r3, r3, #1
   334dc:	movhi	lr, r0
   334e0:	addhi	r0, lr, #1
   334e4:	movls	lr, #0
   334e8:	movls	r0, #1
   334ec:	uxthhi	r0, r0
   334f0:	ldrb	lr, [r1, lr]
   334f4:	ands	r3, r3, #255	; 0xff
   334f8:	orr	ip, lr, ip, lsl #8
   334fc:	bne	334d4 <__printf_chk@plt+0x2f930>
   33500:	sub	r4, r4, #1
   33504:	ldr	r3, [r5]
   33508:	uxth	r4, r4
   3350c:	eor	ip, ip, r3
   33510:	cmp	r4, #0
   33514:	str	ip, [r5], #4
   33518:	bne	334cc <__printf_chk@plt+0x2f928>
   3351c:	add	r9, r6, #4160	; 0x1040
   33520:	add	r7, sp, #4
   33524:	add	r9, r9, #8
   33528:	add	r8, sp, #8
   3352c:	mov	r5, sl
   33530:	str	r4, [sp, #4]
   33534:	str	r4, [sp, #8]
   33538:	mov	r2, r8
   3353c:	mov	r0, r6
   33540:	mov	r1, r7
   33544:	bl	32a90 <__printf_chk@plt+0x2eeec>
   33548:	ldmib	sp, {r2, r3}
   3354c:	stm	r5, {r2, r3}
   33550:	add	r5, r5, #8
   33554:	cmp	r5, r9
   33558:	bne	33538 <__printf_chk@plt+0x2f994>
   3355c:	mov	r9, r6
   33560:	mov	r4, r9
   33564:	mov	r5, #128	; 0x80
   33568:	sub	r5, r5, #1
   3356c:	mov	r2, r8
   33570:	mov	r0, r6
   33574:	mov	r1, r7
   33578:	bl	32a90 <__printf_chk@plt+0x2eeec>
   3357c:	uxth	r5, r5
   33580:	ldr	r2, [sp, #4]
   33584:	cmp	r5, #0
   33588:	ldr	r3, [sp, #8]
   3358c:	stm	r4, {r2, r3}
   33590:	add	r4, r4, #8
   33594:	bne	33568 <__printf_chk@plt+0x2f9c4>
   33598:	add	r9, r9, #1024	; 0x400
   3359c:	cmp	r9, sl
   335a0:	bne	33560 <__printf_chk@plt+0x2f9bc>
   335a4:	ldr	r2, [sp, #12]
   335a8:	ldr	r3, [fp]
   335ac:	cmp	r2, r3
   335b0:	bne	335bc <__printf_chk@plt+0x2fa18>
   335b4:	add	sp, sp, #20
   335b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   335bc:	bl	36f4 <__stack_chk_fail@plt>
   335c0:	andeq	r4, r3, r8, asr r7
   335c4:	muleq	r0, ip, r3
   335c8:	ldr	ip, [pc, #592]	; 33820 <__printf_chk@plt+0x2fc7c>
   335cc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   335d0:	mov	r7, r0
   335d4:	ldr	r0, [pc, #584]	; 33824 <__printf_chk@plt+0x2fc80>
   335d8:	sub	sp, sp, #36	; 0x24
   335dc:	add	ip, pc, ip
   335e0:	add	lr, r7, #4096	; 0x1000
   335e4:	str	lr, [sp, #4]
   335e8:	mov	r6, r2
   335ec:	ldr	r0, [ip, r0]
   335f0:	mov	r2, ip
   335f4:	ldrh	r4, [sp, #72]	; 0x48
   335f8:	mov	r5, r1
   335fc:	mov	r8, lr
   33600:	mov	ip, #18
   33604:	ldr	r2, [r0]
   33608:	mov	r1, #0
   3360c:	str	r0, [sp, #12]
   33610:	str	r2, [sp, #28]
   33614:	mov	r2, #4
   33618:	mov	r0, #0
   3361c:	cmp	r4, r1
   33620:	sub	r2, r2, #1
   33624:	movhi	lr, r1
   33628:	addhi	r1, lr, #1
   3362c:	movls	lr, #0
   33630:	movls	r1, #1
   33634:	uxthhi	r1, r1
   33638:	ldrb	lr, [r3, lr]
   3363c:	ands	r2, r2, #255	; 0xff
   33640:	orr	r0, lr, r0, lsl #8
   33644:	bne	3361c <__printf_chk@plt+0x2fa78>
   33648:	sub	ip, ip, #1
   3364c:	ldr	r2, [r8]
   33650:	uxth	ip, ip
   33654:	eor	r0, r0, r2
   33658:	cmp	ip, #0
   3365c:	str	r0, [r8], #4
   33660:	bne	33614 <__printf_chk@plt+0x2fa70>
   33664:	add	sl, r7, #4160	; 0x1040
   33668:	ldr	fp, [sp, #4]
   3366c:	add	sl, sl, #8
   33670:	add	r9, sp, #20
   33674:	add	r8, sp, #24
   33678:	mov	r0, ip
   3367c:	mov	r4, ip
   33680:	mov	r3, #4
   33684:	mov	r1, #0
   33688:	cmp	r6, r4
   3368c:	sub	r3, r3, #1
   33690:	movhi	r2, r4
   33694:	addhi	r4, r2, #1
   33698:	movls	r2, #0
   3369c:	movls	r4, #1
   336a0:	uxthhi	r4, r4
   336a4:	ldrb	r2, [r5, r2]
   336a8:	ands	r3, r3, #255	; 0xff
   336ac:	orr	r1, r2, r1, lsl #8
   336b0:	bne	33688 <__printf_chk@plt+0x2fae4>
   336b4:	mov	lr, r3
   336b8:	mov	r3, #4
   336bc:	eor	r1, r1, r0
   336c0:	str	r1, [sp, #20]
   336c4:	cmp	r6, r4
   336c8:	sub	r3, r3, #1
   336cc:	movhi	r2, r4
   336d0:	addhi	r4, r2, #1
   336d4:	movls	r2, #0
   336d8:	movls	r4, #1
   336dc:	uxthhi	r4, r4
   336e0:	ldrb	r2, [r5, r2]
   336e4:	ands	r3, r3, #255	; 0xff
   336e8:	orr	lr, r2, lr, lsl #8
   336ec:	bne	336c4 <__printf_chk@plt+0x2fb20>
   336f0:	mov	r0, r7
   336f4:	mov	r1, r9
   336f8:	mov	r2, r8
   336fc:	eor	ip, lr, ip
   33700:	str	ip, [sp, #24]
   33704:	bl	32a90 <__printf_chk@plt+0x2eeec>
   33708:	ldr	r0, [sp, #20]
   3370c:	ldr	ip, [sp, #24]
   33710:	stm	fp, {r0, ip}
   33714:	add	fp, fp, #8
   33718:	cmp	fp, sl
   3371c:	bne	33680 <__printf_chk@plt+0x2fadc>
   33720:	ldr	r3, [sp, #4]
   33724:	mov	r1, r0
   33728:	add	r3, r3, #4
   3372c:	str	r3, [sp, #8]
   33730:	add	r3, r7, #4
   33734:	str	r3, [sp, #4]
   33738:	ldr	fp, [sp, #4]
   3373c:	mov	sl, #128	; 0x80
   33740:	mov	r3, #4
   33744:	mov	r0, #0
   33748:	cmp	r6, r4
   3374c:	sub	r3, r3, #1
   33750:	movhi	r2, r4
   33754:	addhi	r4, r2, #1
   33758:	movls	r2, #0
   3375c:	movls	r4, #1
   33760:	uxthhi	r4, r4
   33764:	ldrb	r2, [r5, r2]
   33768:	ands	r3, r3, #255	; 0xff
   3376c:	orr	r0, r2, r0, lsl #8
   33770:	bne	33748 <__printf_chk@plt+0x2fba4>
   33774:	mov	r2, r3
   33778:	mov	r3, #4
   3377c:	eor	r0, r0, r1
   33780:	str	r0, [sp, #20]
   33784:	cmp	r6, r4
   33788:	sub	r3, r3, #1
   3378c:	movhi	r1, r4
   33790:	addhi	r4, r1, #1
   33794:	movls	r1, #0
   33798:	movls	r4, #1
   3379c:	uxthhi	r4, r4
   337a0:	ldrb	r1, [r5, r1]
   337a4:	ands	r3, r3, #255	; 0xff
   337a8:	orr	r2, r1, r2, lsl #8
   337ac:	bne	33784 <__printf_chk@plt+0x2fbe0>
   337b0:	sub	sl, sl, #1
   337b4:	eor	ip, r2, ip
   337b8:	mov	r1, r9
   337bc:	mov	r0, r7
   337c0:	mov	r2, r8
   337c4:	str	ip, [sp, #24]
   337c8:	uxth	sl, sl
   337cc:	bl	32a90 <__printf_chk@plt+0x2eeec>
   337d0:	ldr	r1, [sp, #20]
   337d4:	cmp	sl, #0
   337d8:	ldr	ip, [sp, #24]
   337dc:	str	r1, [fp, #-4]
   337e0:	str	ip, [fp], #8
   337e4:	bne	33740 <__printf_chk@plt+0x2fb9c>
   337e8:	ldr	r3, [sp, #4]
   337ec:	ldr	r0, [sp, #8]
   337f0:	add	r3, r3, #1024	; 0x400
   337f4:	str	r3, [sp, #4]
   337f8:	cmp	r3, r0
   337fc:	bne	33738 <__printf_chk@plt+0x2fb94>
   33800:	ldr	r1, [sp, #12]
   33804:	ldr	r2, [sp, #28]
   33808:	ldr	r3, [r1]
   3380c:	cmp	r2, r3
   33810:	bne	3381c <__printf_chk@plt+0x2fc78>
   33814:	add	sp, sp, #36	; 0x24
   33818:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3381c:	bl	36f4 <__stack_chk_fail@plt>
   33820:	andeq	r4, r3, r4, lsr #12
   33824:	muleq	r0, ip, r3
   33828:	push	{r4, r5, lr}
   3382c:	mov	r5, r1
   33830:	ldr	r1, [pc, #36]	; 3385c <__printf_chk@plt+0x2fcb8>
   33834:	mov	r4, r2
   33838:	sub	sp, sp, #12
   3383c:	movw	r2, #4168	; 0x1048
   33840:	add	r1, pc, r1
   33844:	bl	38c8 <memcpy@plt>
   33848:	mov	r1, r5
   3384c:	mov	r2, r4
   33850:	add	sp, sp, #12
   33854:	pop	{r4, r5, lr}
   33858:	b	33498 <__printf_chk@plt+0x2f8f4>
   3385c:	andeq	r1, r2, ip, ror #3
   33860:	cmp	r2, #0
   33864:	push	{r4, r5, r6, lr}
   33868:	mov	r5, r0
   3386c:	mov	r4, r1
   33870:	popeq	{r4, r5, r6, pc}
   33874:	sub	r6, r2, #1
   33878:	uxth	r6, r6
   3387c:	add	r6, r6, #1
   33880:	add	r6, r1, r6, lsl #3
   33884:	mov	r1, r4
   33888:	add	r2, r4, #4
   3388c:	mov	r0, r5
   33890:	add	r4, r4, #8
   33894:	bl	32a90 <__printf_chk@plt+0x2eeec>
   33898:	cmp	r4, r6
   3389c:	bne	33884 <__printf_chk@plt+0x2fce0>
   338a0:	pop	{r4, r5, r6, pc}
   338a4:	cmp	r2, #0
   338a8:	push	{r4, r5, r6, lr}
   338ac:	mov	r5, r0
   338b0:	mov	r4, r1
   338b4:	popeq	{r4, r5, r6, pc}
   338b8:	sub	r6, r2, #1
   338bc:	uxth	r6, r6
   338c0:	add	r6, r6, #1
   338c4:	add	r6, r1, r6, lsl #3
   338c8:	mov	r1, r4
   338cc:	add	r2, r4, #4
   338d0:	mov	r0, r5
   338d4:	add	r4, r4, #8
   338d8:	bl	32f60 <__printf_chk@plt+0x2f3bc>
   338dc:	cmp	r4, r6
   338e0:	bne	338c8 <__printf_chk@plt+0x2fd24>
   338e4:	pop	{r4, r5, r6, pc}
   338e8:	ldr	r3, [pc, #260]	; 339f4 <__printf_chk@plt+0x2fe50>
   338ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   338f0:	subs	r7, r2, #0
   338f4:	ldr	r2, [pc, #252]	; 339f8 <__printf_chk@plt+0x2fe54>
   338f8:	sub	sp, sp, #28
   338fc:	add	r3, pc, r3
   33900:	mov	r6, r1
   33904:	str	r0, [sp]
   33908:	ldr	r2, [r3, r2]
   3390c:	ldr	r3, [r2]
   33910:	str	r2, [sp, #4]
   33914:	str	r3, [sp, #20]
   33918:	beq	339d4 <__printf_chk@plt+0x2fe30>
   3391c:	add	r9, sp, #12
   33920:	add	r8, sp, #16
   33924:	mov	r4, r1
   33928:	mov	r5, #0
   3392c:	ldrb	ip, [r4, #1]
   33930:	mov	r1, r9
   33934:	ldrb	r3, [r6, r5]
   33938:	mov	r2, r8
   3393c:	ldrb	fp, [r4, #5]
   33940:	add	r4, r4, #8
   33944:	ldrb	sl, [r4, #-4]
   33948:	lsl	ip, ip, #16
   3394c:	orr	ip, ip, r3, lsl #24
   33950:	ldrb	r3, [r4, #-5]
   33954:	lsl	fp, fp, #16
   33958:	ldrb	lr, [r4, #-6]
   3395c:	orr	fp, fp, sl, lsl #24
   33960:	orr	ip, ip, r3
   33964:	ldrb	sl, [r4, #-1]
   33968:	ldrb	r3, [r4, #-2]
   3396c:	orr	ip, ip, lr, lsl #8
   33970:	ldr	r0, [sp]
   33974:	orr	sl, fp, sl
   33978:	str	ip, [sp, #12]
   3397c:	orr	r3, sl, r3, lsl #8
   33980:	str	r3, [sp, #16]
   33984:	bl	32a90 <__printf_chk@plt+0x2eeec>
   33988:	ldr	r2, [sp, #12]
   3398c:	ldr	r3, [sp, #16]
   33990:	lsr	r1, r2, #24
   33994:	strb	r1, [r6, r5]
   33998:	add	r5, r5, #8
   3399c:	lsr	r1, r2, #16
   339a0:	cmp	r7, r5
   339a4:	strb	r2, [r4, #-5]
   339a8:	strb	r1, [r4, #-7]
   339ac:	lsr	r2, r2, #8
   339b0:	lsr	r1, r3, #24
   339b4:	strb	r2, [r4, #-6]
   339b8:	strb	r3, [r4, #-1]
   339bc:	lsr	r2, r3, #16
   339c0:	strb	r1, [r4, #-4]
   339c4:	lsr	r3, r3, #8
   339c8:	strb	r2, [r4, #-3]
   339cc:	strb	r3, [r4, #-2]
   339d0:	bhi	3392c <__printf_chk@plt+0x2fd88>
   339d4:	ldr	r1, [sp, #4]
   339d8:	ldr	r2, [sp, #20]
   339dc:	ldr	r3, [r1]
   339e0:	cmp	r2, r3
   339e4:	bne	339f0 <__printf_chk@plt+0x2fe4c>
   339e8:	add	sp, sp, #28
   339ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   339f0:	bl	36f4 <__stack_chk_fail@plt>
   339f4:	andeq	r4, r3, r4, lsl #6
   339f8:	muleq	r0, ip, r3
   339fc:	ldr	r3, [pc, #260]	; 33b08 <__printf_chk@plt+0x2ff64>
   33a00:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   33a04:	subs	r7, r2, #0
   33a08:	ldr	r2, [pc, #252]	; 33b0c <__printf_chk@plt+0x2ff68>
   33a0c:	sub	sp, sp, #28
   33a10:	add	r3, pc, r3
   33a14:	mov	r6, r1
   33a18:	str	r0, [sp]
   33a1c:	ldr	r2, [r3, r2]
   33a20:	ldr	r3, [r2]
   33a24:	str	r2, [sp, #4]
   33a28:	str	r3, [sp, #20]
   33a2c:	beq	33ae8 <__printf_chk@plt+0x2ff44>
   33a30:	add	r9, sp, #12
   33a34:	add	r8, sp, #16
   33a38:	mov	r4, r1
   33a3c:	mov	r5, #0
   33a40:	ldrb	ip, [r4, #1]
   33a44:	mov	r1, r9
   33a48:	ldrb	r3, [r6, r5]
   33a4c:	mov	r2, r8
   33a50:	ldrb	fp, [r4, #5]
   33a54:	add	r4, r4, #8
   33a58:	ldrb	sl, [r4, #-4]
   33a5c:	lsl	ip, ip, #16
   33a60:	orr	ip, ip, r3, lsl #24
   33a64:	ldrb	r3, [r4, #-5]
   33a68:	lsl	fp, fp, #16
   33a6c:	ldrb	lr, [r4, #-6]
   33a70:	orr	fp, fp, sl, lsl #24
   33a74:	orr	ip, ip, r3
   33a78:	ldrb	sl, [r4, #-1]
   33a7c:	ldrb	r3, [r4, #-2]
   33a80:	orr	ip, ip, lr, lsl #8
   33a84:	ldr	r0, [sp]
   33a88:	orr	sl, fp, sl
   33a8c:	str	ip, [sp, #12]
   33a90:	orr	r3, sl, r3, lsl #8
   33a94:	str	r3, [sp, #16]
   33a98:	bl	32f60 <__printf_chk@plt+0x2f3bc>
   33a9c:	ldr	r2, [sp, #12]
   33aa0:	ldr	r3, [sp, #16]
   33aa4:	lsr	r1, r2, #24
   33aa8:	strb	r1, [r6, r5]
   33aac:	add	r5, r5, #8
   33ab0:	lsr	r1, r2, #16
   33ab4:	cmp	r7, r5
   33ab8:	strb	r2, [r4, #-5]
   33abc:	strb	r1, [r4, #-7]
   33ac0:	lsr	r2, r2, #8
   33ac4:	lsr	r1, r3, #24
   33ac8:	strb	r2, [r4, #-6]
   33acc:	strb	r3, [r4, #-1]
   33ad0:	lsr	r2, r3, #16
   33ad4:	strb	r1, [r4, #-4]
   33ad8:	lsr	r3, r3, #8
   33adc:	strb	r2, [r4, #-3]
   33ae0:	strb	r3, [r4, #-2]
   33ae4:	bhi	33a40 <__printf_chk@plt+0x2fe9c>
   33ae8:	ldr	r1, [sp, #4]
   33aec:	ldr	r2, [sp, #20]
   33af0:	ldr	r3, [r1]
   33af4:	cmp	r2, r3
   33af8:	bne	33b04 <__printf_chk@plt+0x2ff60>
   33afc:	add	sp, sp, #28
   33b00:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   33b04:	bl	36f4 <__stack_chk_fail@plt>
   33b08:	strdeq	r4, [r3], -r0
   33b0c:	muleq	r0, ip, r3
   33b10:	ldr	ip, [pc, #308]	; 33c4c <__printf_chk@plt+0x300a8>
   33b14:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   33b18:	add	ip, pc, ip
   33b1c:	ldr	r4, [pc, #300]	; 33c50 <__printf_chk@plt+0x300ac>
   33b20:	sub	sp, sp, #28
   33b24:	subs	r7, r3, #0
   33b28:	mov	r3, ip
   33b2c:	str	r0, [sp]
   33b30:	mov	r6, r2
   33b34:	ldr	r4, [ip, r4]
   33b38:	addne	r5, r2, #8
   33b3c:	addne	r9, sp, #12
   33b40:	addne	r8, sp, #16
   33b44:	ldr	r3, [r4]
   33b48:	str	r4, [sp, #4]
   33b4c:	movne	r4, r2
   33b50:	str	r3, [sp, #20]
   33b54:	beq	33c2c <__printf_chk@plt+0x30088>
   33b58:	mov	r3, #0
   33b5c:	ldrb	r0, [r1, r3]
   33b60:	ldrb	r2, [r4, r3]
   33b64:	eor	r2, r0, r2
   33b68:	strb	r2, [r4, r3]
   33b6c:	add	r3, r3, #1
   33b70:	cmp	r3, #8
   33b74:	bne	33b5c <__printf_chk@plt+0x2ffb8>
   33b78:	ldrb	ip, [r4, #2]
   33b7c:	mov	r1, r9
   33b80:	ldrb	r3, [r4, #1]
   33b84:	mov	r2, r8
   33b88:	ldrb	fp, [r4, #5]
   33b8c:	add	r5, r5, #8
   33b90:	ldrb	sl, [r4, #4]
   33b94:	lsl	ip, ip, #8
   33b98:	orr	ip, ip, r3, lsl #16
   33b9c:	ldrb	r3, [r4, #3]
   33ba0:	lsl	fp, fp, #16
   33ba4:	ldrb	lr, [r5, #-16]
   33ba8:	orr	fp, fp, sl, lsl #24
   33bac:	orr	ip, ip, r3
   33bb0:	ldrb	sl, [r4, #7]
   33bb4:	ldrb	r3, [r4, #6]
   33bb8:	orr	ip, ip, lr, lsl #24
   33bbc:	ldr	r0, [sp]
   33bc0:	orr	sl, fp, sl
   33bc4:	str	ip, [sp, #12]
   33bc8:	orr	r3, sl, r3, lsl #8
   33bcc:	str	r3, [sp, #16]
   33bd0:	bl	32a90 <__printf_chk@plt+0x2eeec>
   33bd4:	add	r0, r4, #8
   33bd8:	ldr	r2, [sp, #12]
   33bdc:	rsb	r1, r6, r0
   33be0:	ldr	r3, [sp, #16]
   33be4:	cmp	r7, r1
   33be8:	lsr	ip, r2, #24
   33bec:	lsr	r1, r2, #16
   33bf0:	strb	ip, [r5, #-16]
   33bf4:	lsr	ip, r2, #8
   33bf8:	strb	r2, [r4, #3]
   33bfc:	lsr	r2, r3, #16
   33c00:	strb	r1, [r4, #1]
   33c04:	lsr	r1, r3, #24
   33c08:	strb	r3, [r4, #7]
   33c0c:	lsr	r3, r3, #8
   33c10:	strb	ip, [r4, #2]
   33c14:	strb	r1, [r4, #4]
   33c18:	strb	r2, [r4, #5]
   33c1c:	strb	r3, [r4, #6]
   33c20:	movhi	r1, r4
   33c24:	movhi	r4, r0
   33c28:	bhi	33b58 <__printf_chk@plt+0x2ffb4>
   33c2c:	ldr	r1, [sp, #4]
   33c30:	ldr	r2, [sp, #20]
   33c34:	ldr	r3, [r1]
   33c38:	cmp	r2, r3
   33c3c:	bne	33c48 <__printf_chk@plt+0x300a4>
   33c40:	add	sp, sp, #28
   33c44:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   33c48:	bl	36f4 <__stack_chk_fail@plt>
   33c4c:	andeq	r4, r3, r8, ror #1
   33c50:	muleq	r0, ip, r3
   33c54:	ldr	ip, [pc, #544]	; 33e7c <__printf_chk@plt+0x302d8>
   33c58:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   33c5c:	add	ip, pc, ip
   33c60:	ldr	lr, [pc, #536]	; 33e80 <__printf_chk@plt+0x302dc>
   33c64:	sub	sp, sp, #36	; 0x24
   33c68:	sub	r4, r3, #16
   33c6c:	sub	r7, r3, #8
   33c70:	str	r4, [sp, #8]
   33c74:	cmp	r7, #7
   33c78:	ldr	lr, [ip, lr]
   33c7c:	add	r7, r2, r7
   33c80:	add	r5, r2, r4
   33c84:	mov	sl, r0
   33c88:	str	r1, [sp, #12]
   33c8c:	mov	r0, ip
   33c90:	ldr	r2, [lr]
   33c94:	addls	r9, sp, #20
   33c98:	str	lr, [sp, #4]
   33c9c:	addls	r8, sp, #24
   33ca0:	str	r2, [sp, #28]
   33ca4:	bls	33da0 <__printf_chk@plt+0x301fc>
   33ca8:	rsb	fp, r7, r3
   33cac:	sub	r6, r7, #8
   33cb0:	add	r9, sp, #20
   33cb4:	add	r8, sp, #24
   33cb8:	mov	r4, r7
   33cbc:	ldrb	r1, [r4, #2]
   33cc0:	mov	r0, sl
   33cc4:	ldrb	r2, [r4, #1]
   33cc8:	ldrb	r3, [r4, #5]
   33ccc:	ldrb	ip, [r4, #4]
   33cd0:	lsl	r1, r1, #8
   33cd4:	orr	r1, r1, r2, lsl #16
   33cd8:	ldrb	r2, [r4, #3]
   33cdc:	lsl	r3, r3, #16
   33ce0:	ldrb	lr, [r4, #7]
   33ce4:	orr	r3, r3, ip, lsl #24
   33ce8:	orr	r1, r1, r2
   33cec:	ldrb	ip, [r6, #8]
   33cf0:	orr	r3, r3, lr
   33cf4:	ldrb	r2, [r4, #6]
   33cf8:	orr	r1, r1, ip, lsl #24
   33cfc:	str	r1, [sp, #20]
   33d00:	orr	r3, r3, r2, lsl #8
   33d04:	mov	r1, r9
   33d08:	mov	r2, r8
   33d0c:	str	r3, [sp, #24]
   33d10:	bl	32f60 <__printf_chk@plt+0x2f3bc>
   33d14:	ldr	r1, [sp, #20]
   33d18:	ldr	r2, [sp, #24]
   33d1c:	mov	r3, #0
   33d20:	lsr	r0, r1, #24
   33d24:	strb	r0, [r6, #8]
   33d28:	lsr	r0, r1, #16
   33d2c:	strb	r1, [r4, #3]
   33d30:	strb	r0, [r4, #1]
   33d34:	lsr	r1, r1, #8
   33d38:	lsr	r0, r2, #24
   33d3c:	strb	r2, [r4, #7]
   33d40:	strb	r1, [r4, #2]
   33d44:	lsr	r1, r2, #16
   33d48:	strb	r0, [r4, #4]
   33d4c:	lsr	r2, r2, #8
   33d50:	strb	r1, [r4, #5]
   33d54:	strb	r2, [r4, #6]
   33d58:	ldrb	r1, [r5, r3]
   33d5c:	ldrb	r2, [r4, r3]
   33d60:	eor	r2, r1, r2
   33d64:	strb	r2, [r4, r3]
   33d68:	add	r3, r3, #1
   33d6c:	cmp	r3, #8
   33d70:	bne	33d58 <__printf_chk@plt+0x301b4>
   33d74:	sub	r6, r6, #8
   33d78:	sub	r5, r5, #8
   33d7c:	add	r3, fp, r6
   33d80:	sub	r4, r4, #8
   33d84:	cmp	r3, #7
   33d88:	bhi	33cbc <__printf_chk@plt+0x30118>
   33d8c:	ldr	r4, [sp, #8]
   33d90:	bic	r3, r4, #7
   33d94:	eor	r3, r3, #7
   33d98:	mvn	r3, r3
   33d9c:	add	r7, r7, r3
   33da0:	ldrb	r3, [r7, #1]
   33da4:	mov	r0, sl
   33da8:	ldrb	ip, [r7, #5]
   33dac:	mov	r1, r9
   33db0:	ldrb	r6, [r7]
   33db4:	mov	r2, r8
   33db8:	ldrb	r5, [r7, #4]
   33dbc:	lsl	r3, r3, #16
   33dc0:	lsl	ip, ip, #16
   33dc4:	ldrb	lr, [r7, #3]
   33dc8:	ldrb	r4, [r7, #2]
   33dcc:	orr	r6, r3, r6, lsl #24
   33dd0:	orr	r5, ip, r5, lsl #24
   33dd4:	ldrb	r3, [r7, #7]
   33dd8:	ldrb	ip, [r7, #6]
   33ddc:	orr	lr, r6, lr
   33de0:	orr	r3, r5, r3
   33de4:	orr	lr, lr, r4, lsl #8
   33de8:	str	lr, [sp, #20]
   33dec:	orr	r3, r3, ip, lsl #8
   33df0:	str	r3, [sp, #24]
   33df4:	bl	32f60 <__printf_chk@plt+0x2f3bc>
   33df8:	ldr	r1, [sp, #20]
   33dfc:	ldr	r2, [sp, #24]
   33e00:	mov	r3, #0
   33e04:	lsr	r0, r1, #16
   33e08:	strb	r0, [r7, #1]
   33e0c:	lsr	r0, r2, #24
   33e10:	strb	r0, [r7, #4]
   33e14:	ldr	r0, [sp, #12]
   33e18:	lsr	ip, r1, #24
   33e1c:	strb	r1, [r7, #3]
   33e20:	lsr	r1, r1, #8
   33e24:	strb	r2, [r7, #7]
   33e28:	strb	r1, [r7, #2]
   33e2c:	lsr	r1, r2, #16
   33e30:	strb	ip, [r7]
   33e34:	lsr	r2, r2, #8
   33e38:	strb	r1, [r7, #5]
   33e3c:	strb	r2, [r7, #6]
   33e40:	ldrb	r1, [r0, r3]
   33e44:	ldrb	r2, [r7, r3]
   33e48:	eor	r2, r1, r2
   33e4c:	strb	r2, [r7, r3]
   33e50:	add	r3, r3, #1
   33e54:	cmp	r3, #8
   33e58:	bne	33e40 <__printf_chk@plt+0x3029c>
   33e5c:	ldr	r4, [sp, #4]
   33e60:	ldr	r2, [sp, #28]
   33e64:	ldr	r3, [r4]
   33e68:	cmp	r2, r3
   33e6c:	bne	33e78 <__printf_chk@plt+0x302d4>
   33e70:	add	sp, sp, #36	; 0x24
   33e74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   33e78:	bl	36f4 <__stack_chk_fail@plt>
   33e7c:	andeq	r3, r3, r4, lsr #31
   33e80:	muleq	r0, ip, r3
   33e84:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   33e88:	mov	r6, r0
   33e8c:	sub	sp, sp, #20
   33e90:	mov	r9, r1
   33e94:	mov	r0, r1
   33e98:	mov	r1, r6
   33e9c:	mov	r7, r2
   33ea0:	mov	r5, r3
   33ea4:	bl	368e4 <__printf_chk@plt+0x32d40>
   33ea8:	mov	r1, r9
   33eac:	str	r0, [sp]
   33eb0:	mov	r0, r7
   33eb4:	bl	368e4 <__printf_chk@plt+0x32d40>
   33eb8:	str	r0, [sp, #4]
   33ebc:	ldm	sp, {r0, r1}
   33ec0:	bl	36480 <__printf_chk@plt+0x328dc>
   33ec4:	subs	r4, r1, #0
   33ec8:	beq	33fb0 <__printf_chk@plt+0x3040c>
   33ecc:	ldr	r0, [sp, #4]
   33ed0:	b	33ed8 <__printf_chk@plt+0x30334>
   33ed4:	mov	r4, r1
   33ed8:	mov	r1, r4
   33edc:	bl	36480 <__printf_chk@plt+0x328dc>
   33ee0:	mov	r0, r4
   33ee4:	cmp	r1, #0
   33ee8:	bne	33ed4 <__printf_chk@plt+0x30330>
   33eec:	mov	r0, r7
   33ef0:	mov	r1, r6
   33ef4:	bl	368e4 <__printf_chk@plt+0x32d40>
   33ef8:	mov	r1, r4
   33efc:	bl	36260 <__printf_chk@plt+0x326bc>
   33f00:	cmp	r4, #0
   33f04:	mov	r7, r0
   33f08:	ble	33fa8 <__printf_chk@plt+0x30404>
   33f0c:	add	r8, r5, r9, lsl #2
   33f10:	mov	r6, #0
   33f14:	add	r4, r4, r9
   33f18:	str	r9, [sp, #8]
   33f1c:	str	r4, [sp, #12]
   33f20:	cmp	r7, #0
   33f24:	ldr	sl, [sp, #8]
   33f28:	ldrgt	r4, [r8, r6]
   33f2c:	movgt	fp, #0
   33f30:	bgt	33f68 <__printf_chk@plt+0x303c4>
   33f34:	b	33f8c <__printf_chk@plt+0x303e8>
   33f38:	bl	368e4 <__printf_chk@plt+0x32d40>
   33f3c:	mov	sl, r0
   33f40:	ldr	ip, [r5, sl, lsl #2]
   33f44:	mov	r0, fp
   33f48:	str	r4, [r5, sl, lsl #2]
   33f4c:	mov	r1, #1
   33f50:	str	ip, [r8, r6]
   33f54:	mov	r4, ip
   33f58:	bl	368a4 <__printf_chk@plt+0x32d00>
   33f5c:	cmp	r0, r7
   33f60:	mov	fp, r0
   33f64:	beq	33f8c <__printf_chk@plt+0x303e8>
   33f68:	cmp	r9, sl
   33f6c:	mov	r0, sl
   33f70:	ldr	r1, [sp]
   33f74:	ble	33f38 <__printf_chk@plt+0x30394>
   33f78:	mov	r0, sl
   33f7c:	ldr	r1, [sp, #4]
   33f80:	bl	368a4 <__printf_chk@plt+0x32d00>
   33f84:	mov	sl, r0
   33f88:	b	33f40 <__printf_chk@plt+0x3039c>
   33f8c:	ldr	r2, [sp, #8]
   33f90:	add	r6, r6, #4
   33f94:	ldr	r3, [sp, #12]
   33f98:	add	r2, r2, #1
   33f9c:	str	r2, [sp, #8]
   33fa0:	cmp	r2, r3
   33fa4:	bne	33f20 <__printf_chk@plt+0x3037c>
   33fa8:	add	sp, sp, #20
   33fac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   33fb0:	ldr	r4, [sp, #4]
   33fb4:	b	33eec <__printf_chk@plt+0x30348>
   33fb8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   33fbc:	sub	sp, sp, #28
   33fc0:	ldr	r4, [pc, #904]	; 34350 <__printf_chk@plt+0x307ac>
   33fc4:	mov	sl, r2
   33fc8:	str	r0, [sp, #20]
   33fcc:	mov	r9, r3
   33fd0:	add	r4, pc, r4
   33fd4:	ldr	r0, [pc, #888]	; 34354 <__printf_chk@plt+0x307b0>
   33fd8:	str	r1, [sp, #16]
   33fdc:	mov	r1, #1
   33fe0:	ldr	ip, [r4]
   33fe4:	add	r0, pc, r0
   33fe8:	ldr	r7, [r0]
   33fec:	mov	r0, ip
   33ff0:	str	ip, [sp, #8]
   33ff4:	bl	368a4 <__printf_chk@plt+0x32d00>
   33ff8:	mov	r1, #61	; 0x3d
   33ffc:	str	r0, [sp, #12]
   34000:	mov	r0, r7
   34004:	ldr	r3, [sp, #12]
   34008:	str	r3, [r4]
   3400c:	bl	3b5c <strchr@plt>
   34010:	subs	ip, r0, #0
   34014:	str	ip, [sp, #4]
   34018:	beq	341f0 <__printf_chk@plt+0x3064c>
   3401c:	mov	r1, r7
   34020:	add	ip, ip, #1
   34024:	str	ip, [sp, #4]
   34028:	bl	368e4 <__printf_chk@plt+0x32d40>
   3402c:	mov	r5, r0
   34030:	ldr	fp, [sl]
   34034:	cmp	fp, #0
   34038:	beq	34150 <__printf_chk@plt+0x305ac>
   3403c:	mov	r6, sl
   34040:	mov	r4, #0
   34044:	mvn	r8, #0
   34048:	mov	r0, r7
   3404c:	mov	r1, fp
   34050:	mov	r2, r5
   34054:	bl	32d4 <strncmp@plt>
   34058:	cmp	r0, #0
   3405c:	mov	r0, fp
   34060:	bne	34098 <__printf_chk@plt+0x304f4>
   34064:	bl	3910 <strlen@plt>
   34068:	cmp	r5, r0
   3406c:	beq	341ac <__printf_chk@plt+0x30608>
   34070:	subs	r2, r5, #1
   34074:	rsbs	r3, r2, #0
   34078:	adcs	r3, r3, r2
   3407c:	cmp	r9, #0
   34080:	moveq	r3, #0
   34084:	cmp	r3, #0
   34088:	bne	34098 <__printf_chk@plt+0x304f4>
   3408c:	cmn	r8, #1
   34090:	mov	r8, r4
   34094:	bne	34200 <__printf_chk@plt+0x3065c>
   34098:	mov	r0, r4
   3409c:	mov	r1, #1
   340a0:	bl	368a4 <__printf_chk@plt+0x32d00>
   340a4:	ldr	fp, [r6, #16]!
   340a8:	cmp	fp, #0
   340ac:	mov	r4, r0
   340b0:	bne	34048 <__printf_chk@plt+0x304a4>
   340b4:	cmn	r8, #1
   340b8:	beq	34150 <__printf_chk@plt+0x305ac>
   340bc:	add	r8, sl, r8, lsl #4
   340c0:	ldr	r3, [r8, #4]
   340c4:	cmp	r3, #0
   340c8:	beq	340f8 <__printf_chk@plt+0x30554>
   340cc:	sub	r2, r3, #1
   340d0:	cmp	r2, #1
   340d4:	bls	3423c <__printf_chk@plt+0x30698>
   340d8:	ldr	r3, [r8, #8]
   340dc:	cmp	r3, #0
   340e0:	ldrne	r2, [r8, #12]
   340e4:	movne	r0, #0
   340e8:	ldreq	r0, [r8, #12]
   340ec:	strne	r2, [r3]
   340f0:	add	sp, sp, #28
   340f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   340f8:	ldr	r3, [sp, #4]
   340fc:	cmp	r3, #0
   34100:	beq	340d8 <__printf_chk@plt+0x30534>
   34104:	ldr	r3, [pc, #588]	; 34358 <__printf_chk@plt+0x307b4>
   34108:	add	r3, pc, r3
   3410c:	ldr	r3, [r3, #4]
   34110:	cmp	r3, #0
   34114:	bne	341c4 <__printf_chk@plt+0x30620>
   34118:	ldr	r3, [r8, #8]
   3411c:	cmp	r3, #0
   34120:	beq	34310 <__printf_chk@plt+0x3076c>
   34124:	ldr	r3, [pc, #560]	; 3435c <__printf_chk@plt+0x307b8>
   34128:	mov	r2, #0
   3412c:	add	r3, pc, r3
   34130:	str	r2, [r3, #8]
   34134:	ldr	ip, [sp, #16]
   34138:	ldrb	r3, [ip]
   3413c:	cmp	r3, #58	; 0x3a
   34140:	beq	34308 <__printf_chk@plt+0x30764>
   34144:	mov	r0, #63	; 0x3f
   34148:	add	sp, sp, #28
   3414c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   34150:	cmp	r9, #0
   34154:	bne	34324 <__printf_chk@plt+0x30780>
   34158:	ldr	r3, [pc, #512]	; 34360 <__printf_chk@plt+0x307bc>
   3415c:	add	r3, pc, r3
   34160:	ldr	r3, [r3, #4]
   34164:	cmp	r3, #0
   34168:	beq	34190 <__printf_chk@plt+0x305ec>
   3416c:	ldr	ip, [sp, #16]
   34170:	ldrb	r3, [ip]
   34174:	cmp	r3, #58	; 0x3a
   34178:	beq	34190 <__printf_chk@plt+0x305ec>
   3417c:	ldr	r0, [pc, #480]	; 34364 <__printf_chk@plt+0x307c0>
   34180:	mov	r1, r7
   34184:	add	r0, pc, r0
   34188:	add	r0, r0, #104	; 0x68
   3418c:	bl	135d0 <__printf_chk@plt+0xfa2c>
   34190:	ldr	r3, [pc, #464]	; 34368 <__printf_chk@plt+0x307c4>
   34194:	mov	r2, #0
   34198:	mov	r0, #63	; 0x3f
   3419c:	add	r3, pc, r3
   341a0:	str	r2, [r3, #8]
   341a4:	add	sp, sp, #28
   341a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   341ac:	mov	r8, r4
   341b0:	add	r8, sl, r8, lsl #4
   341b4:	ldr	r3, [r8, #4]
   341b8:	cmp	r3, #0
   341bc:	bne	340cc <__printf_chk@plt+0x30528>
   341c0:	b	340f8 <__printf_chk@plt+0x30554>
   341c4:	ldr	ip, [sp, #16]
   341c8:	ldrb	r3, [ip]
   341cc:	cmp	r3, #58	; 0x3a
   341d0:	beq	34118 <__printf_chk@plt+0x30574>
   341d4:	ldr	r0, [pc, #400]	; 3436c <__printf_chk@plt+0x307c8>
   341d8:	mov	r1, r5
   341dc:	mov	r2, r7
   341e0:	add	r0, pc, r0
   341e4:	add	r0, r0, #28
   341e8:	bl	135d0 <__printf_chk@plt+0xfa2c>
   341ec:	b	34118 <__printf_chk@plt+0x30574>
   341f0:	mov	r0, r7
   341f4:	bl	3910 <strlen@plt>
   341f8:	mov	r5, r0
   341fc:	b	34030 <__printf_chk@plt+0x3048c>
   34200:	ldr	r3, [pc, #360]	; 34370 <__printf_chk@plt+0x307cc>
   34204:	add	r3, pc, r3
   34208:	ldr	r3, [r3, #4]
   3420c:	cmp	r3, #0
   34210:	beq	34190 <__printf_chk@plt+0x305ec>
   34214:	ldr	ip, [sp, #16]
   34218:	ldrb	r3, [ip]
   3421c:	cmp	r3, #58	; 0x3a
   34220:	beq	34190 <__printf_chk@plt+0x305ec>
   34224:	ldr	r0, [pc, #328]	; 34374 <__printf_chk@plt+0x307d0>
   34228:	mov	r1, r5
   3422c:	mov	r2, r7
   34230:	add	r0, pc, r0
   34234:	bl	135d0 <__printf_chk@plt+0xfa2c>
   34238:	b	34190 <__printf_chk@plt+0x305ec>
   3423c:	ldr	ip, [sp, #4]
   34240:	cmp	ip, #0
   34244:	ldrne	r3, [pc, #300]	; 34378 <__printf_chk@plt+0x307d4>
   34248:	addne	r3, pc, r3
   3424c:	strne	ip, [r3]
   34250:	bne	340d8 <__printf_chk@plt+0x30534>
   34254:	cmp	r3, #1
   34258:	bne	340d8 <__printf_chk@plt+0x30534>
   3425c:	mov	r1, #2
   34260:	ldr	r0, [sp, #8]
   34264:	bl	368a4 <__printf_chk@plt+0x32d00>
   34268:	ldr	r3, [pc, #268]	; 3437c <__printf_chk@plt+0x307d8>
   3426c:	ldr	ip, [sp, #12]
   34270:	add	r3, pc, r3
   34274:	ldr	r1, [pc, #260]	; 34380 <__printf_chk@plt+0x307dc>
   34278:	add	r1, pc, r1
   3427c:	str	r0, [r3]
   34280:	ldr	r0, [sp, #20]
   34284:	ldr	r2, [r0, ip, lsl #2]
   34288:	cmp	r2, #0
   3428c:	str	r2, [r1]
   34290:	bne	340d8 <__printf_chk@plt+0x30534>
   34294:	ldr	r3, [r3, #4]
   34298:	cmp	r3, #0
   3429c:	beq	342c4 <__printf_chk@plt+0x30720>
   342a0:	ldr	ip, [sp, #16]
   342a4:	ldrb	r3, [ip]
   342a8:	cmp	r3, #58	; 0x3a
   342ac:	beq	342c4 <__printf_chk@plt+0x30720>
   342b0:	ldr	r0, [pc, #204]	; 34384 <__printf_chk@plt+0x307e0>
   342b4:	mov	r1, r7
   342b8:	add	r0, pc, r0
   342bc:	add	r0, r0, #68	; 0x44
   342c0:	bl	135d0 <__printf_chk@plt+0xfa2c>
   342c4:	ldr	r3, [r8, #8]
   342c8:	cmp	r3, #0
   342cc:	beq	3433c <__printf_chk@plt+0x30798>
   342d0:	ldr	r3, [pc, #176]	; 34388 <__printf_chk@plt+0x307e4>
   342d4:	mov	r2, #0
   342d8:	add	r3, pc, r3
   342dc:	str	r2, [r3, #8]
   342e0:	ldr	r4, [pc, #164]	; 3438c <__printf_chk@plt+0x307e8>
   342e4:	mvn	r1, #0
   342e8:	add	r4, pc, r4
   342ec:	ldr	r0, [r4]
   342f0:	bl	368a4 <__printf_chk@plt+0x32d00>
   342f4:	ldr	ip, [sp, #16]
   342f8:	str	r0, [r4]
   342fc:	ldrb	r3, [ip]
   34300:	cmp	r3, #58	; 0x3a
   34304:	bne	34144 <__printf_chk@plt+0x305a0>
   34308:	mov	r0, #58	; 0x3a
   3430c:	b	340f0 <__printf_chk@plt+0x3054c>
   34310:	ldr	r3, [pc, #120]	; 34390 <__printf_chk@plt+0x307ec>
   34314:	ldr	r2, [r8, #12]
   34318:	add	r3, pc, r3
   3431c:	str	r2, [r3, #8]
   34320:	b	34134 <__printf_chk@plt+0x30590>
   34324:	ldr	r3, [pc, #104]	; 34394 <__printf_chk@plt+0x307f0>
   34328:	mvn	r0, #0
   3432c:	ldr	ip, [sp, #8]
   34330:	add	r3, pc, r3
   34334:	str	ip, [r3]
   34338:	b	340f0 <__printf_chk@plt+0x3054c>
   3433c:	ldr	r3, [pc, #84]	; 34398 <__printf_chk@plt+0x307f4>
   34340:	ldr	r2, [r8, #12]
   34344:	add	r3, pc, r3
   34348:	str	r2, [r3, #8]
   3434c:	b	342e0 <__printf_chk@plt+0x3073c>
   34350:	andeq	r4, r3, r8, asr #32
   34354:	andeq	r4, r3, ip, asr #32
   34358:	andeq	r3, r3, r0, lsl pc
   3435c:	andeq	r3, r3, ip, ror #29
   34360:			; <UNDEFINED> instruction: 0x00033ebc
   34364:	strdeq	r1, [r2], -r0
   34368:	andeq	r3, r3, ip, ror lr
   3436c:	muleq	r2, r4, r8
   34370:	andeq	r3, r3, r4, lsl lr
   34374:	andeq	r1, r2, r4, asr #16
   34378:	andeq	r4, r3, ip, lsl r4
   3437c:	andeq	r3, r3, r8, lsr #27
   34380:	andeq	r4, r3, ip, ror #7
   34384:			; <UNDEFINED> instruction: 0x000217bc
   34388:	andeq	r3, r3, r0, asr #26
   3438c:	andeq	r3, r3, r0, lsr sp
   34390:	andeq	r3, r3, r0, lsl #26
   34394:	andeq	r3, r3, r8, ror #25
   34398:	ldrdeq	r3, [r3], -r4
   3439c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   343a0:	subs	r7, r2, #0
   343a4:	mov	r9, r0
   343a8:	mov	r8, r1
   343ac:	beq	34494 <__printf_chk@plt+0x308f0>
   343b0:	ldr	r3, [pc, #1284]	; 348bc <__printf_chk@plt+0x30d18>
   343b4:	add	r3, pc, r3
   343b8:	ldr	r2, [r3]
   343bc:	cmp	r2, #0
   343c0:	beq	344fc <__printf_chk@plt+0x30958>
   343c4:	ldr	r3, [pc, #1268]	; 348c0 <__printf_chk@plt+0x30d1c>
   343c8:	add	r3, pc, r3
   343cc:	ldr	r3, [r3, #12]
   343d0:	cmn	r3, #1
   343d4:	beq	344a0 <__printf_chk@plt+0x308fc>
   343d8:	ldr	r3, [pc, #1252]	; 348c4 <__printf_chk@plt+0x30d20>
   343dc:	add	r3, pc, r3
   343e0:	ldr	r3, [r3]
   343e4:	cmp	r3, #0
   343e8:	moveq	r2, r3
   343ec:	bne	344a0 <__printf_chk@plt+0x308fc>
   343f0:	ldrb	r3, [r7]
   343f4:	cmp	r3, #45	; 0x2d
   343f8:	beq	344d8 <__printf_chk@plt+0x30934>
   343fc:	cmp	r3, #43	; 0x2b
   34400:	mov	sl, #0
   34404:	beq	344dc <__printf_chk@plt+0x30938>
   34408:	ldr	r3, [pc, #1208]	; 348c8 <__printf_chk@plt+0x30d24>
   3440c:	cmp	r2, #0
   34410:	mov	r2, #0
   34414:	add	r3, pc, r3
   34418:	str	r2, [r3]
   3441c:	bne	344e4 <__printf_chk@plt+0x30940>
   34420:	ldr	r3, [pc, #1188]	; 348cc <__printf_chk@plt+0x30d28>
   34424:	add	r3, pc, r3
   34428:	ldr	r3, [r3]
   3442c:	ldrb	r6, [r3]
   34430:	cmp	r6, #0
   34434:	bne	345a4 <__printf_chk@plt+0x30a00>
   34438:	ldr	r4, [pc, #1168]	; 348d0 <__printf_chk@plt+0x30d2c>
   3443c:	mov	r6, #0
   34440:	ldr	ip, [pc, #1164]	; 348d4 <__printf_chk@plt+0x30d30>
   34444:	add	r4, pc, r4
   34448:	add	ip, pc, ip
   3444c:	ldr	r5, [r4]
   34450:	str	r6, [ip]
   34454:	cmp	r9, r5
   34458:	ble	34618 <__printf_chk@plt+0x30a74>
   3445c:	ldr	r4, [r8, r5, lsl #2]
   34460:	ldr	r3, [pc, #1136]	; 348d8 <__printf_chk@plt+0x30d34>
   34464:	ldrb	r1, [r4]
   34468:	add	r3, pc, r3
   3446c:	cmp	r1, #45	; 0x2d
   34470:	str	r4, [r3]
   34474:	beq	34548 <__printf_chk@plt+0x309a4>
   34478:	ldr	r3, [pc, #1116]	; 348dc <__printf_chk@plt+0x30d38>
   3447c:	cmp	sl, #0
   34480:	ldr	r2, [pc, #1112]	; 348e0 <__printf_chk@plt+0x30d3c>
   34484:	add	r3, pc, r3
   34488:	add	r2, pc, r2
   3448c:	str	r2, [r3]
   34490:	bne	34514 <__printf_chk@plt+0x30970>
   34494:	mvn	r3, #0
   34498:	mov	r0, r3
   3449c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   344a0:	ldr	r0, [pc, #1084]	; 348e4 <__printf_chk@plt+0x30d40>
   344a4:	add	r0, pc, r0
   344a8:	bl	3b08 <getenv@plt>
   344ac:	ldr	r3, [pc, #1076]	; 348e8 <__printf_chk@plt+0x30d44>
   344b0:	ldr	r2, [pc, #1076]	; 348ec <__printf_chk@plt+0x30d48>
   344b4:	add	r3, pc, r3
   344b8:	add	r2, pc, r2
   344bc:	ldr	r2, [r2]
   344c0:	adds	r0, r0, #0
   344c4:	movne	r0, #1
   344c8:	str	r0, [r3, #12]
   344cc:	ldrb	r3, [r7]
   344d0:	cmp	r3, #45	; 0x2d
   344d4:	bne	343fc <__printf_chk@plt+0x30858>
   344d8:	mov	sl, #2
   344dc:	add	r7, r7, #1
   344e0:	b	34408 <__printf_chk@plt+0x30864>
   344e4:	ldr	r3, [pc, #1028]	; 348f0 <__printf_chk@plt+0x30d4c>
   344e8:	mvn	r2, #0
   344ec:	add	r3, pc, r3
   344f0:	str	r2, [r3, #16]
   344f4:	str	r2, [r3, #20]
   344f8:	b	34438 <__printf_chk@plt+0x30894>
   344fc:	ldr	r1, [pc, #1008]	; 348f4 <__printf_chk@plt+0x30d50>
   34500:	mov	r2, #1
   34504:	str	r2, [r3]
   34508:	add	r1, pc, r1
   3450c:	str	r2, [r1]
   34510:	b	343c4 <__printf_chk@plt+0x30820>
   34514:	mov	r0, r5
   34518:	mov	r1, #1
   3451c:	bl	368a4 <__printf_chk@plt+0x32d00>
   34520:	ldr	r1, [pc, #976]	; 348f8 <__printf_chk@plt+0x30d54>
   34524:	ldr	r2, [pc, #976]	; 348fc <__printf_chk@plt+0x30d58>
   34528:	mov	r3, #1
   3452c:	add	r1, pc, r1
   34530:	add	r2, pc, r2
   34534:	str	r0, [r1]
   34538:	mov	r0, r3
   3453c:	ldr	r1, [r8, r5, lsl #2]
   34540:	str	r1, [r2]
   34544:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   34548:	ldrb	r6, [r4, #1]
   3454c:	cmp	r6, #0
   34550:	bne	34564 <__printf_chk@plt+0x309c0>
   34554:	mov	r0, r7
   34558:	bl	3b5c <strchr@plt>
   3455c:	cmp	r0, #0
   34560:	beq	34478 <__printf_chk@plt+0x308d4>
   34564:	ldr	r3, [pc, #916]	; 34900 <__printf_chk@plt+0x30d5c>
   34568:	add	r3, pc, r3
   3456c:	ldr	sl, [r3, #20]
   34570:	cmn	sl, #1
   34574:	beq	34584 <__printf_chk@plt+0x309e0>
   34578:	ldr	r2, [r3, #16]
   3457c:	cmn	r2, #1
   34580:	streq	r5, [r3, #16]
   34584:	cmp	r6, #0
   34588:	beq	34708 <__printf_chk@plt+0x30b64>
   3458c:	ldr	fp, [pc, #880]	; 34904 <__printf_chk@plt+0x30d60>
   34590:	cmp	r6, #45	; 0x2d
   34594:	add	r3, r4, #1
   34598:	add	fp, pc, fp
   3459c:	str	r3, [fp]
   345a0:	beq	347a0 <__printf_chk@plt+0x30bfc>
   345a4:	mov	r4, r3
   345a8:	ldr	r3, [pc, #856]	; 34908 <__printf_chk@plt+0x30d64>
   345ac:	cmp	r6, #58	; 0x3a
   345b0:	add	r5, r4, #1
   345b4:	add	r3, pc, r3
   345b8:	str	r5, [r3]
   345bc:	beq	34698 <__printf_chk@plt+0x30af4>
   345c0:	cmp	r6, #45	; 0x2d
   345c4:	beq	3471c <__printf_chk@plt+0x30b78>
   345c8:	mov	r0, r7
   345cc:	mov	r1, r6
   345d0:	bl	3b5c <strchr@plt>
   345d4:	cmp	r0, #0
   345d8:	beq	34698 <__printf_chk@plt+0x30af4>
   345dc:	ldrb	r3, [r0, #1]
   345e0:	cmp	r3, #58	; 0x3a
   345e4:	ldrb	r3, [r5]
   345e8:	beq	34750 <__printf_chk@plt+0x30bac>
   345ec:	cmp	r3, #0
   345f0:	movne	r3, r6
   345f4:	bne	34498 <__printf_chk@plt+0x308f4>
   345f8:	ldr	r4, [pc, #780]	; 3490c <__printf_chk@plt+0x30d68>
   345fc:	mov	r1, #1
   34600:	add	r4, pc, r4
   34604:	ldr	r0, [r4]
   34608:	bl	368a4 <__printf_chk@plt+0x32d00>
   3460c:	mov	r3, r6
   34610:	str	r0, [r4]
   34614:	b	34498 <__printf_chk@plt+0x308f4>
   34618:	ldr	r6, [r4, #16]
   3461c:	ldr	r3, [pc, #748]	; 34910 <__printf_chk@plt+0x30d6c>
   34620:	ldr	r2, [pc, #748]	; 34914 <__printf_chk@plt+0x30d70>
   34624:	cmn	r6, #1
   34628:	add	r3, pc, r3
   3462c:	add	r2, pc, r2
   34630:	str	r2, [r3]
   34634:	beq	34688 <__printf_chk@plt+0x30ae4>
   34638:	ldr	r7, [r4, #20]
   3463c:	mov	r2, r5
   34640:	mov	r3, r8
   34644:	mov	r1, r6
   34648:	mov	r0, r7
   3464c:	bl	33e84 <__printf_chk@plt+0x302e0>
   34650:	mov	r1, r6
   34654:	mov	r0, r7
   34658:	bl	368e4 <__printf_chk@plt+0x32d40>
   3465c:	ldr	r1, [r4]
   34660:	bl	368a4 <__printf_chk@plt+0x32d00>
   34664:	str	r0, [r4]
   34668:	ldr	r1, [pc, #680]	; 34918 <__printf_chk@plt+0x30d74>
   3466c:	mvn	r2, #0
   34670:	mov	r3, r2
   34674:	add	r1, pc, r1
   34678:	mov	r0, r3
   3467c:	str	r2, [r1, #16]
   34680:	str	r2, [r1, #20]
   34684:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   34688:	ldr	r3, [r4, #20]
   3468c:	cmn	r3, #1
   34690:	strne	r3, [r4]
   34694:	b	34668 <__printf_chk@plt+0x30ac4>
   34698:	ldrb	r3, [r4, #1]
   3469c:	cmp	r3, #0
   346a0:	bne	346bc <__printf_chk@plt+0x30b18>
   346a4:	ldr	r4, [pc, #624]	; 3491c <__printf_chk@plt+0x30d78>
   346a8:	mov	r1, #1
   346ac:	add	r4, pc, r4
   346b0:	ldr	r0, [r4]
   346b4:	bl	368a4 <__printf_chk@plt+0x32d00>
   346b8:	str	r0, [r4]
   346bc:	ldr	r3, [pc, #604]	; 34920 <__printf_chk@plt+0x30d7c>
   346c0:	add	r3, pc, r3
   346c4:	ldr	r3, [r3, #4]
   346c8:	cmp	r3, #0
   346cc:	beq	346f0 <__printf_chk@plt+0x30b4c>
   346d0:	ldrb	r3, [r7]
   346d4:	cmp	r3, #58	; 0x3a
   346d8:	beq	346f0 <__printf_chk@plt+0x30b4c>
   346dc:	ldr	r0, [pc, #576]	; 34924 <__printf_chk@plt+0x30d80>
   346e0:	mov	r1, r6
   346e4:	add	r0, pc, r0
   346e8:	add	r0, r0, #128	; 0x80
   346ec:	bl	135d0 <__printf_chk@plt+0xfa2c>
   346f0:	ldr	r2, [pc, #560]	; 34928 <__printf_chk@plt+0x30d84>
   346f4:	mov	r3, #63	; 0x3f
   346f8:	mov	r0, r3
   346fc:	add	r2, pc, r2
   34700:	str	r6, [r2, #8]
   34704:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   34708:	ldr	r3, [pc, #540]	; 3492c <__printf_chk@plt+0x30d88>
   3470c:	mov	r6, #45	; 0x2d
   34710:	add	r5, r4, #1
   34714:	add	r3, pc, r3
   34718:	str	r5, [r3]
   3471c:	ldrb	r3, [r4, #1]
   34720:	cmp	r3, #0
   34724:	beq	34738 <__printf_chk@plt+0x30b94>
   34728:	ldrb	r3, [r5]
   3472c:	cmp	r3, #0
   34730:	bne	346bc <__printf_chk@plt+0x30b18>
   34734:	b	34494 <__printf_chk@plt+0x308f0>
   34738:	mov	r0, r7
   3473c:	mov	r1, r6
   34740:	bl	3b5c <strchr@plt>
   34744:	cmp	r0, #0
   34748:	bne	345dc <__printf_chk@plt+0x30a38>
   3474c:	b	34728 <__printf_chk@plt+0x30b84>
   34750:	cmp	r3, #0
   34754:	beq	34810 <__printf_chk@plt+0x30c6c>
   34758:	ldr	r3, [pc, #464]	; 34930 <__printf_chk@plt+0x30d8c>
   3475c:	ldr	r2, [pc, #464]	; 34934 <__printf_chk@plt+0x30d90>
   34760:	add	r3, pc, r3
   34764:	add	r2, pc, r2
   34768:	ldr	r0, [r3]
   3476c:	str	r5, [r2]
   34770:	ldr	r3, [pc, #448]	; 34938 <__printf_chk@plt+0x30d94>
   34774:	mov	r1, #1
   34778:	ldr	r2, [pc, #444]	; 3493c <__printf_chk@plt+0x30d98>
   3477c:	add	r3, pc, r3
   34780:	ldr	r4, [pc, #440]	; 34940 <__printf_chk@plt+0x30d9c>
   34784:	add	r2, pc, r2
   34788:	str	r2, [r3]
   3478c:	add	r4, pc, r4
   34790:	bl	368a4 <__printf_chk@plt+0x32d00>
   34794:	mov	r3, r6
   34798:	str	r0, [r4]
   3479c:	b	34498 <__printf_chk@plt+0x308f4>
   347a0:	ldrb	r2, [r4, #2]
   347a4:	cmp	r2, #0
   347a8:	movne	r4, r3
   347ac:	bne	34708 <__printf_chk@plt+0x30b64>
   347b0:	mov	r0, r5
   347b4:	mov	r1, #1
   347b8:	bl	368a4 <__printf_chk@plt+0x32d00>
   347bc:	ldr	r4, [pc, #384]	; 34944 <__printf_chk@plt+0x30da0>
   347c0:	ldr	r3, [pc, #384]	; 34948 <__printf_chk@plt+0x30da4>
   347c4:	add	r4, pc, r4
   347c8:	add	r3, pc, r3
   347cc:	str	r3, [fp]
   347d0:	ldr	r5, [r4, #16]
   347d4:	cmn	r5, #1
   347d8:	mov	r2, r0
   347dc:	str	r0, [r4]
   347e0:	beq	34668 <__printf_chk@plt+0x30ac4>
   347e4:	mov	r3, r8
   347e8:	mov	r0, sl
   347ec:	mov	r1, r5
   347f0:	bl	33e84 <__printf_chk@plt+0x302e0>
   347f4:	mov	r1, r5
   347f8:	mov	r0, sl
   347fc:	bl	368e4 <__printf_chk@plt+0x32d40>
   34800:	ldr	r1, [r4]
   34804:	bl	368a4 <__printf_chk@plt+0x32d00>
   34808:	str	r0, [r4]
   3480c:	b	34668 <__printf_chk@plt+0x30ac4>
   34810:	ldrb	r3, [r0, #2]
   34814:	cmp	r3, #58	; 0x3a
   34818:	beq	348b0 <__printf_chk@plt+0x30d0c>
   3481c:	ldr	r4, [pc, #296]	; 3494c <__printf_chk@plt+0x30da8>
   34820:	mov	r1, #1
   34824:	add	r4, pc, r4
   34828:	ldr	r0, [r4]
   3482c:	bl	368a4 <__printf_chk@plt+0x32d00>
   34830:	cmp	r9, r0
   34834:	str	r0, [r4]
   34838:	bgt	3489c <__printf_chk@plt+0x30cf8>
   3483c:	ldr	r1, [r4, #4]
   34840:	ldr	r3, [pc, #264]	; 34950 <__printf_chk@plt+0x30dac>
   34844:	ldr	r2, [pc, #264]	; 34954 <__printf_chk@plt+0x30db0>
   34848:	cmp	r1, #0
   3484c:	add	r3, pc, r3
   34850:	add	r2, pc, r2
   34854:	str	r2, [r3]
   34858:	beq	3487c <__printf_chk@plt+0x30cd8>
   3485c:	ldrb	r3, [r7]
   34860:	cmp	r3, #58	; 0x3a
   34864:	beq	3487c <__printf_chk@plt+0x30cd8>
   34868:	ldr	r0, [pc, #232]	; 34958 <__printf_chk@plt+0x30db4>
   3486c:	mov	r1, r6
   34870:	add	r0, pc, r0
   34874:	add	r0, r0, #152	; 0x98
   34878:	bl	135d0 <__printf_chk@plt+0xfa2c>
   3487c:	ldr	r3, [pc, #216]	; 3495c <__printf_chk@plt+0x30db8>
   34880:	add	r3, pc, r3
   34884:	str	r6, [r3, #8]
   34888:	ldrb	r3, [r7]
   3488c:	cmp	r3, #58	; 0x3a
   34890:	movne	r3, #63	; 0x3f
   34894:	moveq	r3, #58	; 0x3a
   34898:	b	34498 <__printf_chk@plt+0x308f4>
   3489c:	ldr	r3, [pc, #188]	; 34960 <__printf_chk@plt+0x30dbc>
   348a0:	ldr	r2, [r8, r0, lsl #2]
   348a4:	add	r3, pc, r3
   348a8:	str	r2, [r3]
   348ac:	b	34770 <__printf_chk@plt+0x30bcc>
   348b0:	ldr	r3, [pc, #172]	; 34964 <__printf_chk@plt+0x30dc0>
   348b4:	ldr	r0, [pc, r3]
   348b8:	b	34770 <__printf_chk@plt+0x30bcc>
   348bc:	andeq	r3, r3, r4, ror #24
   348c0:	andeq	r3, r3, r0, asr ip
   348c4:	andeq	r4, r3, r4, lsl #5
   348c8:	andeq	r4, r3, r0, asr r2
   348cc:	andeq	r3, r3, ip, lsl #24
   348d0:	ldrdeq	r3, [r3], -r4
   348d4:	andeq	r4, r3, r8, lsl r2
   348d8:	andeq	r3, r3, r8, asr #23
   348dc:	andeq	r3, r3, ip, lsr #23
   348e0:	andeq	r3, r0, ip, lsl #27
   348e4:	andeq	r1, r2, ip, lsl #13
   348e8:	andeq	r3, r3, r4, ror #22
   348ec:	andeq	r4, r3, r8, lsr #3
   348f0:	andeq	r3, r3, ip, lsr #22
   348f4:	andeq	r4, r3, r8, asr r1
   348f8:	andeq	r3, r3, ip, ror #21
   348fc:	andeq	r4, r3, r4, lsr r1
   34900:			; <UNDEFINED> instruction: 0x00033ab0
   34904:	muleq	r3, r8, sl
   34908:	andeq	r3, r3, ip, ror sl
   3490c:	andeq	r3, r3, r8, lsl sl
   34910:	andeq	r3, r3, r8, lsl #20
   34914:	andeq	r3, r0, r8, ror #23
   34918:	andeq	r3, r3, r4, lsr #19
   3491c:	andeq	r3, r3, ip, ror #18
   34920:	andeq	r3, r3, r8, asr r9
   34924:	muleq	r2, r0, r3
   34928:	andeq	r3, r3, ip, lsl r9
   3492c:	andeq	r3, r3, ip, lsl r9
   34930:			; <UNDEFINED> instruction: 0x000338b8
   34934:	andeq	r3, r3, r0, lsl #30
   34938:			; <UNDEFINED> instruction: 0x000338b4
   3493c:	muleq	r0, r0, sl
   34940:	andeq	r3, r3, ip, lsl #17
   34944:	andeq	r3, r3, r4, asr r8
   34948:	andeq	r3, r0, ip, asr #20
   3494c:	strdeq	r3, [r3], -r4
   34950:	andeq	r3, r3, r4, ror #15
   34954:	andeq	r3, r0, r4, asr #19
   34958:	andeq	r1, r2, r4, lsl #4
   3495c:	muleq	r3, r8, r7
   34960:	andeq	r3, r3, r0, asr #27
   34964:	andeq	r3, r3, r4, ror #14
   34968:	ldr	r3, [pc, #12]	; 3497c <__printf_chk@plt+0x30dd8>
   3496c:	mov	r2, #1
   34970:	add	r3, pc, r3
   34974:	str	r2, [r3, r0, lsl #2]
   34978:	bx	lr
   3497c:	andeq	r3, r3, ip, ror #23
   34980:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   34984:	sub	sp, sp, #1632	; 0x660
   34988:	sub	sp, sp, #4
   3498c:	ldr	ip, [pc, #1728]	; 35054 <__printf_chk@plt+0x314b0>
   34990:	cmp	r2, #0
   34994:	str	r2, [sp, #68]	; 0x44
   34998:	add	ip, pc, ip
   3499c:	ldr	r2, [pc, #1716]	; 35058 <__printf_chk@plt+0x314b4>
   349a0:	str	r3, [sp, #8]
   349a4:	mov	r3, ip
   349a8:	str	r0, [sp, #84]	; 0x54
   349ac:	str	r1, [sp, #48]	; 0x30
   349b0:	ldr	r2, [ip, r2]
   349b4:	ldr	r3, [r2]
   349b8:	str	r2, [sp, #100]	; 0x64
   349bc:	str	r3, [sp, #1628]	; 0x65c
   349c0:	beq	3502c <__printf_chk@plt+0x31488>
   349c4:	bl	3a3c <__errno_location@plt>
   349c8:	ldr	ip, [sp, #8]
   349cc:	ldr	fp, [pc, #1672]	; 3505c <__printf_chk@plt+0x314b8>
   349d0:	add	sl, sp, #107	; 0x6b
   349d4:	and	ip, ip, #32
   349d8:	str	ip, [sp, #52]	; 0x34
   349dc:	ldr	ip, [pc, #1660]	; 35060 <__printf_chk@plt+0x314bc>
   349e0:	add	fp, pc, fp
   349e4:	mov	r3, #0
   349e8:	add	ip, pc, ip
   349ec:	str	ip, [sp, #88]	; 0x58
   349f0:	ldr	ip, [pc, #1644]	; 35064 <__printf_chk@plt+0x314c0>
   349f4:	add	ip, pc, ip
   349f8:	str	ip, [sp, #80]	; 0x50
   349fc:	ldr	ip, [pc, #1636]	; 35068 <__printf_chk@plt+0x314c4>
   34a00:	add	ip, pc, ip
   34a04:	str	ip, [sp, #92]	; 0x5c
   34a08:	ldr	ip, [pc, #1628]	; 3506c <__printf_chk@plt+0x314c8>
   34a0c:	add	ip, pc, ip
   34a10:	str	ip, [sp, #96]	; 0x60
   34a14:	str	r0, [sp, #60]	; 0x3c
   34a18:	cmp	r3, #64	; 0x40
   34a1c:	ble	34d60 <__printf_chk@plt+0x311bc>
   34a20:	ldr	ip, [sp, #52]	; 0x34
   34a24:	cmp	ip, #0
   34a28:	beq	34e08 <__printf_chk@plt+0x31264>
   34a2c:	ldr	ip, [sp, #8]
   34a30:	ands	r4, ip, #2
   34a34:	bne	35018 <__printf_chk@plt+0x31474>
   34a38:	add	r7, sp, #168	; 0xa8
   34a3c:	mov	r3, #2
   34a40:	str	r3, [sp, #56]	; 0x38
   34a44:	add	r8, sp, #108	; 0x6c
   34a48:	mov	r1, #0
   34a4c:	mov	r2, #60	; 0x3c
   34a50:	add	r3, sp, #368	; 0x170
   34a54:	mov	r0, r8
   34a58:	add	ip, sp, #648	; 0x288
   34a5c:	str	r3, [sp, #20]
   34a60:	mov	r5, #8
   34a64:	str	ip, [sp, #40]	; 0x28
   34a68:	bl	3454 <memset@plt>
   34a6c:	mov	r1, #0
   34a70:	mov	r2, #60	; 0x3c
   34a74:	mov	r0, r7
   34a78:	str	r5, [sp, #120]	; 0x78
   34a7c:	bl	3454 <memset@plt>
   34a80:	str	r5, [sp, #180]	; 0xb4
   34a84:	add	r0, sp, #232	; 0xe8
   34a88:	add	r5, sp, #228	; 0xe4
   34a8c:	bl	3ab4 <sigemptyset@plt>
   34a90:	ldr	ip, [pc, #1496]	; 35070 <__printf_chk@plt+0x314cc>
   34a94:	mov	r1, r5
   34a98:	ldr	r2, [sp, #20]
   34a9c:	mov	r0, #14
   34aa0:	mov	r3, #0
   34aa4:	add	ip, pc, ip
   34aa8:	str	r3, [sp, #360]	; 0x168
   34aac:	str	ip, [sp, #228]	; 0xe4
   34ab0:	add	ip, sp, #1488	; 0x5d0
   34ab4:	str	ip, [sp, #32]
   34ab8:	bl	3850 <sigaction@plt>
   34abc:	mov	r1, r5
   34ac0:	ldr	r2, [sp, #40]	; 0x28
   34ac4:	mov	r0, #1
   34ac8:	add	r3, sp, #788	; 0x314
   34acc:	str	r3, [sp, #36]	; 0x24
   34ad0:	bl	3850 <sigaction@plt>
   34ad4:	add	r3, sp, #508	; 0x1fc
   34ad8:	mov	r1, r5
   34adc:	str	r3, [sp, #12]
   34ae0:	mov	r0, #2
   34ae4:	mov	r2, r3
   34ae8:	add	r3, sp, #1056	; 0x420
   34aec:	add	ip, sp, #928	; 0x3a0
   34af0:	add	r3, r3, #12
   34af4:	str	ip, [sp, #28]
   34af8:	str	r3, [sp, #24]
   34afc:	bl	3850 <sigaction@plt>
   34b00:	mov	r1, r5
   34b04:	ldr	r2, [sp, #32]
   34b08:	mov	r0, #13
   34b0c:	bl	3850 <sigaction@plt>
   34b10:	mov	r1, r5
   34b14:	ldr	r2, [sp, #36]	; 0x24
   34b18:	mov	r0, #3
   34b1c:	bl	3850 <sigaction@plt>
   34b20:	mov	r1, r5
   34b24:	ldr	r2, [sp, #28]
   34b28:	add	ip, sp, #1200	; 0x4b0
   34b2c:	mov	r0, #15
   34b30:	add	r3, sp, #1344	; 0x540
   34b34:	add	ip, ip, #8
   34b38:	add	r3, r3, #4
   34b3c:	str	ip, [sp, #16]
   34b40:	str	r3, [sp, #44]	; 0x2c
   34b44:	bl	3850 <sigaction@plt>
   34b48:	mov	r1, r5
   34b4c:	ldr	r2, [sp, #24]
   34b50:	mov	r0, #20
   34b54:	bl	3850 <sigaction@plt>
   34b58:	mov	r1, r5
   34b5c:	ldr	r2, [sp, #16]
   34b60:	mov	r0, #21
   34b64:	bl	3850 <sigaction@plt>
   34b68:	mov	r1, r5
   34b6c:	ldr	r2, [sp, #44]	; 0x2c
   34b70:	mov	r0, #22
   34b74:	bl	3850 <sigaction@plt>
   34b78:	ldr	ip, [sp, #52]	; 0x34
   34b7c:	cmp	ip, #0
   34b80:	beq	34f98 <__printf_chk@plt+0x313f4>
   34b84:	ldr	ip, [sp, #68]	; 0x44
   34b88:	ldr	r3, [sp, #8]
   34b8c:	sub	r6, ip, #1
   34b90:	ldr	r5, [sp, #48]	; 0x30
   34b94:	and	r3, r3, #16
   34b98:	ldr	ip, [sp, #8]
   34b9c:	str	r3, [sp, #64]	; 0x40
   34ba0:	add	r6, r5, r6
   34ba4:	ldr	r3, [sp, #8]
   34ba8:	and	ip, ip, #4
   34bac:	str	ip, [sp, #72]	; 0x48
   34bb0:	and	r3, r3, #8
   34bb4:	str	r3, [sp, #76]	; 0x4c
   34bb8:	b	34bd8 <__printf_chk@plt+0x31034>
   34bbc:	ldrb	r3, [sp, #107]	; 0x6b
   34bc0:	cmp	r3, #10
   34bc4:	beq	34bf0 <__printf_chk@plt+0x3104c>
   34bc8:	cmp	r3, #13
   34bcc:	beq	34bf0 <__printf_chk@plt+0x3104c>
   34bd0:	cmp	r6, r5
   34bd4:	bhi	34d84 <__printf_chk@plt+0x311e0>
   34bd8:	mov	r0, r4
   34bdc:	mov	r1, sl
   34be0:	mov	r2, #1
   34be4:	bl	3514 <read@plt>
   34be8:	cmp	r0, #1
   34bec:	beq	34bbc <__printf_chk@plt+0x31018>
   34bf0:	ldr	r3, [sp, #120]	; 0x78
   34bf4:	mov	r2, #0
   34bf8:	ldr	ip, [sp, #60]	; 0x3c
   34bfc:	mov	r9, r0
   34c00:	tst	r3, #8
   34c04:	strb	r2, [r5]
   34c08:	ldr	r6, [ip]
   34c0c:	beq	34fb4 <__printf_chk@plt+0x31410>
   34c10:	mov	r0, r8
   34c14:	mov	r1, r7
   34c18:	mov	r2, #60	; 0x3c
   34c1c:	bl	3a84 <memcmp@plt>
   34c20:	cmp	r0, #0
   34c24:	beq	34c70 <__printf_chk@plt+0x310cc>
   34c28:	ldr	ip, [sp, #88]	; 0x58
   34c2c:	ldr	r8, [sp, #60]	; 0x3c
   34c30:	ldr	r5, [ip, #88]	; 0x58
   34c34:	mov	r0, r4
   34c38:	mov	r1, #2
   34c3c:	mov	r2, r7
   34c40:	bl	36ac <tcsetattr@plt>
   34c44:	cmn	r0, #1
   34c48:	bne	34c68 <__printf_chk@plt+0x310c4>
   34c4c:	ldr	r3, [r8]
   34c50:	cmp	r3, #4
   34c54:	bne	34c68 <__printf_chk@plt+0x310c4>
   34c58:	ldr	ip, [sp, #80]	; 0x50
   34c5c:	ldr	r3, [ip, #88]	; 0x58
   34c60:	cmp	r3, #0
   34c64:	beq	34c34 <__printf_chk@plt+0x31090>
   34c68:	ldr	ip, [sp, #92]	; 0x5c
   34c6c:	str	r5, [ip, #88]	; 0x58
   34c70:	ldr	r1, [sp, #20]
   34c74:	mov	r2, #0
   34c78:	mov	r0, #14
   34c7c:	bl	3850 <sigaction@plt>
   34c80:	ldr	r1, [sp, #40]	; 0x28
   34c84:	mov	r2, #0
   34c88:	mov	r0, #1
   34c8c:	bl	3850 <sigaction@plt>
   34c90:	ldr	r1, [sp, #12]
   34c94:	mov	r2, #0
   34c98:	mov	r0, #2
   34c9c:	bl	3850 <sigaction@plt>
   34ca0:	ldr	r1, [sp, #36]	; 0x24
   34ca4:	mov	r2, #0
   34ca8:	mov	r0, #3
   34cac:	bl	3850 <sigaction@plt>
   34cb0:	ldr	r1, [sp, #32]
   34cb4:	mov	r2, #0
   34cb8:	mov	r0, #13
   34cbc:	bl	3850 <sigaction@plt>
   34cc0:	ldr	r1, [sp, #28]
   34cc4:	mov	r2, #0
   34cc8:	mov	r0, #15
   34ccc:	bl	3850 <sigaction@plt>
   34cd0:	ldr	r1, [sp, #24]
   34cd4:	mov	r2, #0
   34cd8:	mov	r0, #20
   34cdc:	bl	3850 <sigaction@plt>
   34ce0:	ldr	r1, [sp, #16]
   34ce4:	mov	r2, #0
   34ce8:	mov	r0, #21
   34cec:	bl	3850 <sigaction@plt>
   34cf0:	ldr	r1, [sp, #44]	; 0x2c
   34cf4:	mov	r0, #22
   34cf8:	mov	r2, #0
   34cfc:	bl	3850 <sigaction@plt>
   34d00:	cmp	r4, #0
   34d04:	bne	34fc8 <__printf_chk@plt+0x31424>
   34d08:	mov	r4, #0
   34d0c:	mov	r5, r4
   34d10:	b	34d2c <__printf_chk@plt+0x31188>
   34d14:	mov	r0, r5
   34d18:	mov	r1, #1
   34d1c:	bl	368a4 <__printf_chk@plt+0x32d00>
   34d20:	cmp	r0, #65	; 0x41
   34d24:	mov	r5, r0
   34d28:	beq	34d54 <__printf_chk@plt+0x311b0>
   34d2c:	ldr	r3, [fp, r5, lsl #2]
   34d30:	cmp	r3, #0
   34d34:	beq	34d14 <__printf_chk@plt+0x31170>
   34d38:	bl	3154 <getpid@plt>
   34d3c:	mov	r1, r5
   34d40:	bl	35c8 <kill@plt>
   34d44:	sub	r3, r5, #20
   34d48:	cmp	r3, #2
   34d4c:	movls	r4, #1
   34d50:	b	34d14 <__printf_chk@plt+0x31170>
   34d54:	cmp	r4, #0
   34d58:	beq	34fdc <__printf_chk@plt+0x31438>
   34d5c:	mov	r3, #0
   34d60:	ldr	r2, [pc, #780]	; 35074 <__printf_chk@plt+0x314d0>
   34d64:	mov	r0, r3
   34d68:	mov	ip, #0
   34d6c:	mov	r1, #1
   34d70:	add	r2, pc, r2
   34d74:	str	ip, [r2, r3, lsl #2]
   34d78:	bl	368a4 <__printf_chk@plt+0x32d00>
   34d7c:	mov	r3, r0
   34d80:	b	34a18 <__printf_chk@plt+0x30e74>
   34d84:	ldr	ip, [sp, #64]	; 0x40
   34d88:	cmp	ip, #0
   34d8c:	andne	r9, r3, #127	; 0x7f
   34d90:	strbne	r9, [sp, #107]	; 0x6b
   34d94:	moveq	r9, r3
   34d98:	bl	3814 <__ctype_b_loc@plt>
   34d9c:	sxth	r3, r9
   34da0:	lsl	r2, r3, #1
   34da4:	ldr	r1, [r0]
   34da8:	ldrh	r2, [r1, r2]
   34dac:	tst	r2, #1024	; 0x400
   34db0:	beq	34e00 <__printf_chk@plt+0x3125c>
   34db4:	ldr	ip, [sp, #72]	; 0x48
   34db8:	cmp	ip, #0
   34dbc:	beq	34ddc <__printf_chk@plt+0x31238>
   34dc0:	str	r3, [sp, #4]
   34dc4:	bl	3ad8 <__ctype_tolower_loc@plt>
   34dc8:	ldr	r3, [sp, #4]
   34dcc:	ldr	r2, [r0]
   34dd0:	ldrb	r3, [r2, r3, lsl #2]
   34dd4:	mov	r9, r3
   34dd8:	strb	r3, [sp, #107]	; 0x6b
   34ddc:	ldr	r3, [sp, #76]	; 0x4c
   34de0:	cmp	r3, #0
   34de4:	beq	34e00 <__printf_chk@plt+0x3125c>
   34de8:	bl	3568 <__ctype_toupper_loc@plt>
   34dec:	sxth	r9, r9
   34df0:	ldr	r3, [r0]
   34df4:	ldrb	r3, [r3, r9, lsl #2]
   34df8:	mov	r9, r3
   34dfc:	strb	r3, [sp, #107]	; 0x6b
   34e00:	strb	r9, [r5], #1
   34e04:	b	34bd8 <__printf_chk@plt+0x31034>
   34e08:	ldr	r0, [pc, #616]	; 35078 <__printf_chk@plt+0x314d4>
   34e0c:	mov	r1, #2
   34e10:	add	r0, pc, r0
   34e14:	bl	3634 <open64@plt>
   34e18:	cmn	r0, #1
   34e1c:	mov	r4, r0
   34e20:	beq	34a2c <__printf_chk@plt+0x30e88>
   34e24:	cmp	r0, #0
   34e28:	beq	35040 <__printf_chk@plt+0x3149c>
   34e2c:	add	r7, sp, #168	; 0xa8
   34e30:	mov	r1, r7
   34e34:	bl	3a30 <tcgetattr@plt>
   34e38:	cmp	r0, #0
   34e3c:	bne	34fd4 <__printf_chk@plt+0x31430>
   34e40:	mov	lr, r7
   34e44:	ldr	ip, [sp, #8]
   34e48:	ldm	lr!, {r0, r1, r2, r3}
   34e4c:	add	r8, sp, #108	; 0x6c
   34e50:	tst	ip, #1
   34e54:	add	r5, sp, #228	; 0xe4
   34e58:	mov	ip, r8
   34e5c:	stmia	ip!, {r0, r1, r2, r3}
   34e60:	ldm	lr!, {r0, r1, r2, r3}
   34e64:	stmia	ip!, {r0, r1, r2, r3}
   34e68:	ldm	lr!, {r0, r1, r2, r3}
   34e6c:	stmia	ip!, {r0, r1, r2, r3}
   34e70:	ldm	lr, {r0, r1, r2}
   34e74:	ldreq	r3, [sp, #120]	; 0x78
   34e78:	biceq	r3, r3, #72	; 0x48
   34e7c:	stm	ip, {r0, r1, r2}
   34e80:	mov	r1, #2
   34e84:	mov	r2, r8
   34e88:	mov	r0, r4
   34e8c:	streq	r3, [sp, #120]	; 0x78
   34e90:	add	r3, sp, #368	; 0x170
   34e94:	str	r3, [sp, #20]
   34e98:	bl	36ac <tcsetattr@plt>
   34e9c:	add	r0, sp, #232	; 0xe8
   34ea0:	bl	3ab4 <sigemptyset@plt>
   34ea4:	ldr	r3, [pc, #464]	; 3507c <__printf_chk@plt+0x314d8>
   34ea8:	mov	r1, r5
   34eac:	ldr	r2, [sp, #20]
   34eb0:	mov	r0, #14
   34eb4:	add	ip, sp, #648	; 0x288
   34eb8:	add	r3, pc, r3
   34ebc:	str	ip, [sp, #40]	; 0x28
   34ec0:	str	r3, [sp, #228]	; 0xe4
   34ec4:	mov	r3, #0
   34ec8:	str	r3, [sp, #360]	; 0x168
   34ecc:	bl	3850 <sigaction@plt>
   34ed0:	mov	r1, r5
   34ed4:	ldr	r2, [sp, #40]	; 0x28
   34ed8:	mov	r0, #1
   34edc:	add	r3, sp, #1488	; 0x5d0
   34ee0:	str	r3, [sp, #32]
   34ee4:	bl	3850 <sigaction@plt>
   34ee8:	add	r3, sp, #508	; 0x1fc
   34eec:	mov	r1, r5
   34ef0:	mov	r0, #2
   34ef4:	add	ip, sp, #788	; 0x314
   34ef8:	mov	r2, r3
   34efc:	str	ip, [sp, #36]	; 0x24
   34f00:	str	r3, [sp, #12]
   34f04:	add	r3, sp, #928	; 0x3a0
   34f08:	str	r3, [sp, #28]
   34f0c:	bl	3850 <sigaction@plt>
   34f10:	mov	r1, r5
   34f14:	ldr	r2, [sp, #32]
   34f18:	mov	r0, #13
   34f1c:	bl	3850 <sigaction@plt>
   34f20:	mov	r1, r5
   34f24:	ldr	r2, [sp, #36]	; 0x24
   34f28:	add	ip, sp, #1056	; 0x420
   34f2c:	mov	r0, #3
   34f30:	add	r3, sp, #1200	; 0x4b0
   34f34:	add	r3, r3, #8
   34f38:	add	ip, ip, #12
   34f3c:	str	r3, [sp, #16]
   34f40:	str	ip, [sp, #24]
   34f44:	bl	3850 <sigaction@plt>
   34f48:	mov	r1, r5
   34f4c:	ldr	r2, [sp, #28]
   34f50:	mov	r0, #15
   34f54:	bl	3850 <sigaction@plt>
   34f58:	mov	r1, r5
   34f5c:	ldr	r2, [sp, #24]
   34f60:	mov	r0, #20
   34f64:	add	ip, sp, #1344	; 0x540
   34f68:	add	ip, ip, #4
   34f6c:	str	ip, [sp, #44]	; 0x2c
   34f70:	bl	3850 <sigaction@plt>
   34f74:	mov	r1, r5
   34f78:	ldr	r2, [sp, #16]
   34f7c:	mov	r0, #21
   34f80:	bl	3850 <sigaction@plt>
   34f84:	mov	r1, r5
   34f88:	ldr	r2, [sp, #44]	; 0x2c
   34f8c:	mov	r0, #22
   34f90:	bl	3850 <sigaction@plt>
   34f94:	str	r4, [sp, #56]	; 0x38
   34f98:	ldr	r0, [sp, #84]	; 0x54
   34f9c:	bl	3910 <strlen@plt>
   34fa0:	ldr	r1, [sp, #84]	; 0x54
   34fa4:	mov	r2, r0
   34fa8:	ldr	r0, [sp, #56]	; 0x38
   34fac:	bl	3958 <write@plt>
   34fb0:	b	34b84 <__printf_chk@plt+0x30fe0>
   34fb4:	ldr	r0, [sp, #56]	; 0x38
   34fb8:	mov	r2, #1
   34fbc:	ldr	r1, [sp, #96]	; 0x60
   34fc0:	bl	3958 <write@plt>
   34fc4:	b	34c10 <__printf_chk@plt+0x3106c>
   34fc8:	mov	r0, r4
   34fcc:	bl	34f0 <close@plt>
   34fd0:	b	34d08 <__printf_chk@plt+0x31164>
   34fd4:	str	r4, [sp, #56]	; 0x38
   34fd8:	b	34a44 <__printf_chk@plt+0x30ea0>
   34fdc:	cmp	r6, #0
   34fe0:	ldr	r3, [sp, #48]	; 0x30
   34fe4:	ldrne	ip, [sp, #60]	; 0x3c
   34fe8:	strne	r6, [ip]
   34fec:	cmn	r9, #1
   34ff0:	moveq	r3, #0
   34ff4:	ldr	ip, [sp, #100]	; 0x64
   34ff8:	mov	r0, r3
   34ffc:	ldr	r2, [sp, #1628]	; 0x65c
   35000:	ldr	r3, [ip]
   35004:	cmp	r2, r3
   35008:	bne	35050 <__printf_chk@plt+0x314ac>
   3500c:	add	sp, sp, #1632	; 0x660
   35010:	add	sp, sp, #4
   35014:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   35018:	ldr	ip, [sp, #60]	; 0x3c
   3501c:	mov	r2, #25
   35020:	mov	r3, #0
   35024:	str	r2, [ip]
   35028:	b	34ff4 <__printf_chk@plt+0x31450>
   3502c:	bl	3a3c <__errno_location@plt>
   35030:	mov	r2, #22
   35034:	ldr	r3, [sp, #68]	; 0x44
   35038:	str	r2, [r0]
   3503c:	b	34ff4 <__printf_chk@plt+0x31450>
   35040:	ldr	ip, [sp, #52]	; 0x34
   35044:	add	r7, sp, #168	; 0xa8
   35048:	str	ip, [sp, #56]	; 0x38
   3504c:	b	34a44 <__printf_chk@plt+0x30ea0>
   35050:	bl	36f4 <__stack_chk_fail@plt>
   35054:	andeq	r3, r3, r8, ror #4
   35058:	muleq	r0, ip, r3
   3505c:	andeq	r3, r3, ip, ror fp
   35060:	andeq	r3, r3, r4, ror fp
   35064:	andeq	r3, r3, r8, ror #22
   35068:	andeq	r3, r3, ip, asr fp
   3506c:	andeq	r3, r0, r4, lsl #21
   35070:			; <UNDEFINED> instruction: 0xfffffebc
   35074:	andeq	r3, r3, ip, ror #15
   35078:	andeq	r3, r0, r8, asr #27
   3507c:			; <UNDEFINED> instruction: 0xfffffaa8
   35080:	cmp	r2, #65536	; 0x10000
   35084:	cmpcc	r1, #65536	; 0x10000
   35088:	push	{r4, r5, r6, lr}
   3508c:	mov	r5, r2
   35090:	mov	r4, r1
   35094:	mov	r6, r0
   35098:	bcc	350b4 <__printf_chk@plt+0x31510>
   3509c:	cmp	r1, #0
   350a0:	beq	350b4 <__printf_chk@plt+0x31510>
   350a4:	mvn	r0, #0
   350a8:	bl	36054 <__printf_chk@plt+0x324b0>
   350ac:	cmp	r5, r0
   350b0:	bhi	350c4 <__printf_chk@plt+0x31520>
   350b4:	mov	r0, r6
   350b8:	mul	r1, r5, r4
   350bc:	pop	{r4, r5, r6, lr}
   350c0:	b	3610 <realloc@plt>
   350c4:	bl	3a3c <__errno_location@plt>
   350c8:	mov	r3, #12
   350cc:	str	r3, [r0]
   350d0:	mov	r0, #0
   350d4:	pop	{r4, r5, r6, pc}
   350d8:	cmp	r2, #0
   350dc:	push	{r3, r4, r5, r6, r7, lr}
   350e0:	mov	r5, r2
   350e4:	mov	r7, r1
   350e8:	sub	r6, r2, #1
   350ec:	beq	3518c <__printf_chk@plt+0x315e8>
   350f0:	ldrb	r3, [r0]
   350f4:	cmp	r3, #0
   350f8:	beq	351a0 <__printf_chk@plt+0x315fc>
   350fc:	add	ip, r0, #1
   35100:	mov	r3, #0
   35104:	b	35114 <__printf_chk@plt+0x31570>
   35108:	ldrb	r2, [r4]
   3510c:	cmp	r2, #0
   35110:	beq	35128 <__printf_chk@plt+0x31584>
   35114:	cmp	r6, r3
   35118:	mov	r4, ip
   3511c:	add	r3, r3, #1
   35120:	add	ip, ip, #1
   35124:	bne	35108 <__printf_chk@plt+0x31564>
   35128:	mov	r1, r0
   3512c:	mov	r0, r4
   35130:	bl	368e4 <__printf_chk@plt+0x32d40>
   35134:	subs	r5, r5, r0
   35138:	mov	r6, r0
   3513c:	beq	35190 <__printf_chk@plt+0x315ec>
   35140:	ldrb	r2, [r7]
   35144:	cmp	r2, #0
   35148:	moveq	r0, r2
   3514c:	beq	3517c <__printf_chk@plt+0x315d8>
   35150:	add	r3, r7, #1
   35154:	cmp	r5, #1
   35158:	mov	r0, r3
   3515c:	strbne	r2, [r4]
   35160:	subne	r5, r5, #1
   35164:	ldrb	r2, [r3], #1
   35168:	addne	r4, r4, #1
   3516c:	cmp	r2, #0
   35170:	bne	35154 <__printf_chk@plt+0x315b0>
   35174:	mov	r1, r7
   35178:	bl	368e4 <__printf_chk@plt+0x32d40>
   3517c:	mov	r3, #0
   35180:	add	r0, r0, r6
   35184:	strb	r3, [r4]
   35188:	pop	{r3, r4, r5, r6, r7, pc}
   3518c:	mov	r6, r2
   35190:	mov	r0, r7
   35194:	bl	3910 <strlen@plt>
   35198:	add	r0, r0, r6
   3519c:	pop	{r3, r4, r5, r6, r7, pc}
   351a0:	mov	r4, r0
   351a4:	mov	r6, r3
   351a8:	b	35140 <__printf_chk@plt+0x3159c>
   351ac:	cmp	r2, #0
   351b0:	push	{r3, lr}
   351b4:	beq	35208 <__printf_chk@plt+0x31664>
   351b8:	sub	ip, r2, #1
   351bc:	mov	r3, r1
   351c0:	add	ip, r0, ip
   351c4:	b	351d8 <__printf_chk@plt+0x31634>
   351c8:	ldrb	r2, [r3], #1
   351cc:	cmp	r2, #0
   351d0:	strb	r2, [r0], #1
   351d4:	beq	351f4 <__printf_chk@plt+0x31650>
   351d8:	cmp	r0, ip
   351dc:	bne	351c8 <__printf_chk@plt+0x31624>
   351e0:	mov	r2, #0
   351e4:	strb	r2, [r0]
   351e8:	ldrb	r2, [r3], #1
   351ec:	cmp	r2, #0
   351f0:	bne	3520c <__printf_chk@plt+0x31668>
   351f4:	mov	r0, r3
   351f8:	bl	368e4 <__printf_chk@plt+0x32d40>
   351fc:	mvn	r1, #0
   35200:	bl	368a4 <__printf_chk@plt+0x32d00>
   35204:	pop	{r3, pc}
   35208:	mov	r3, r1
   3520c:	ldrb	r2, [r3], #1
   35210:	cmp	r2, #0
   35214:	bne	3520c <__printf_chk@plt+0x31668>
   35218:	b	351f4 <__printf_chk@plt+0x31650>
   3521c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   35220:	mov	r6, r2
   35224:	ldr	r4, [pc, #360]	; 35394 <__printf_chk@plt+0x317f0>
   35228:	mov	r7, r3
   3522c:	mov	fp, r0
   35230:	ldr	ip, [pc, #352]	; 35398 <__printf_chk@plt+0x317f4>
   35234:	add	r4, pc, r4
   35238:	ldr	r5, [pc, #348]	; 3539c <__printf_chk@plt+0x317f8>
   3523c:	sub	sp, sp, #44	; 0x2c
   35240:	add	ip, pc, ip
   35244:	ldm	r4!, {r0, r1, r2, r3}
   35248:	add	lr, sp, #4
   3524c:	ldr	sl, [ip, r5]
   35250:	ldr	r5, [sp, #88]	; 0x58
   35254:	stmia	lr!, {r0, r1, r2, r3}
   35258:	ldm	r4, {r0, r1, r2, r3}
   3525c:	ldr	r4, [sl]
   35260:	stm	lr, {r0, r1, r2, r3}
   35264:	str	r4, [sp, #36]	; 0x24
   35268:	bl	3a3c <__errno_location@plt>
   3526c:	ldrd	r2, [sp, #80]	; 0x50
   35270:	cmp	r2, r6
   35274:	sbcs	r3, r3, r7
   35278:	mov	r3, #0
   3527c:	ldr	r9, [r0]
   35280:	mov	r8, r0
   35284:	str	r3, [r0]
   35288:	str	r9, [sp, #8]
   3528c:	bge	352dc <__printf_chk@plt+0x31738>
   35290:	ldr	r9, [sp, #16]
   35294:	mov	r3, #1
   35298:	mov	r0, #0
   3529c:	mov	r1, #0
   352a0:	cmp	r5, #0
   352a4:	addne	ip, sp, #40	; 0x28
   352a8:	addne	r2, ip, r3, lsl #3
   352ac:	ldrne	r2, [r2, #-36]	; 0xffffffdc
   352b0:	strne	r2, [r5]
   352b4:	cmp	r3, #0
   352b8:	ldr	r2, [sp, #36]	; 0x24
   352bc:	str	r9, [r8]
   352c0:	movne	r0, #0
   352c4:	ldr	r3, [sl]
   352c8:	movne	r1, #0
   352cc:	cmp	r2, r3
   352d0:	bne	35390 <__printf_chk@plt+0x317ec>
   352d4:	add	sp, sp, #44	; 0x2c
   352d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   352dc:	mov	r0, fp
   352e0:	mov	r1, sp
   352e4:	mov	r2, #10
   352e8:	bl	33d0 <strtoll@plt>
   352ec:	ldr	r3, [sp]
   352f0:	cmp	fp, r3
   352f4:	beq	35350 <__printf_chk@plt+0x317ac>
   352f8:	ldrb	r3, [r3]
   352fc:	cmp	r3, #0
   35300:	bne	35350 <__printf_chk@plt+0x317ac>
   35304:	cmp	r1, #-2147483648	; 0x80000000
   35308:	cmpeq	r0, #0
   3530c:	beq	3535c <__printf_chk@plt+0x317b8>
   35310:	cmp	r0, r6
   35314:	sbcs	ip, r1, r7
   35318:	blt	35374 <__printf_chk@plt+0x317d0>
   3531c:	mvn	r2, #0
   35320:	mvn	r3, #-2147483648	; 0x80000000
   35324:	cmp	r1, r3
   35328:	cmpeq	r0, r2
   3532c:	beq	35380 <__printf_chk@plt+0x317dc>
   35330:	ldrd	r2, [sp, #80]	; 0x50
   35334:	cmp	r2, r0
   35338:	sbcs	r3, r3, r1
   3533c:	movge	r3, #0
   35340:	bge	352a0 <__printf_chk@plt+0x316fc>
   35344:	ldr	r9, [sp, #32]
   35348:	mov	r3, #3
   3534c:	b	352a0 <__printf_chk@plt+0x316fc>
   35350:	ldr	r9, [sp, #16]
   35354:	mov	r3, #1
   35358:	b	352a0 <__printf_chk@plt+0x316fc>
   3535c:	ldr	r2, [r8]
   35360:	cmp	r2, #34	; 0x22
   35364:	beq	35374 <__printf_chk@plt+0x317d0>
   35368:	cmp	r7, #-2147483648	; 0x80000000
   3536c:	cmpeq	r6, #0
   35370:	beq	352a0 <__printf_chk@plt+0x316fc>
   35374:	ldr	r9, [sp, #24]
   35378:	mov	r3, #2
   3537c:	b	352a0 <__printf_chk@plt+0x316fc>
   35380:	ldr	r3, [r8]
   35384:	cmp	r3, #34	; 0x22
   35388:	bne	35330 <__printf_chk@plt+0x3178c>
   3538c:	b	35344 <__printf_chk@plt+0x317a0>
   35390:	bl	36f4 <__stack_chk_fail@plt>
   35394:	andeq	r2, r3, r0, lsl #28
   35398:	andeq	r2, r3, r0, asr #19
   3539c:	muleq	r0, ip, r3
   353a0:	cmp	r2, #0
   353a4:	push	{r4}		; (str r4, [sp, #-4]!)
   353a8:	beq	353dc <__printf_chk@plt+0x31838>
   353ac:	add	r4, r0, r2
   353b0:	mov	r3, #0
   353b4:	ldrb	r2, [r0], #1
   353b8:	ldrb	ip, [r1], #1
   353bc:	cmp	r0, r4
   353c0:	eor	r2, ip, r2
   353c4:	orr	r3, r3, r2
   353c8:	bne	353b4 <__printf_chk@plt+0x31810>
   353cc:	adds	r0, r3, #0
   353d0:	movne	r0, #1
   353d4:	pop	{r4}		; (ldr r4, [sp], #4)
   353d8:	bx	lr
   353dc:	mov	r0, r2
   353e0:	b	353d4 <__printf_chk@plt+0x31830>
   353e4:	cmp	r1, #92	; 0x5c
   353e8:	push	{r4, r5, lr}
   353ec:	mov	r4, r1
   353f0:	sub	sp, sp, #12
   353f4:	mov	r5, r0
   353f8:	beq	3557c <__printf_chk@plt+0x319d8>
   353fc:	tst	r2, #1024	; 0x400
   35400:	bne	35480 <__printf_chk@plt+0x318dc>
   35404:	cmp	r1, #255	; 0xff
   35408:	bls	35574 <__printf_chk@plt+0x319d0>
   3540c:	tst	r2, #4
   35410:	bne	3541c <__printf_chk@plt+0x31878>
   35414:	cmp	r4, #32
   35418:	beq	355e0 <__printf_chk@plt+0x31a3c>
   3541c:	tst	r2, #8
   35420:	bne	3542c <__printf_chk@plt+0x31888>
   35424:	cmp	r4, #9
   35428:	beq	355e0 <__printf_chk@plt+0x31a3c>
   3542c:	tst	r2, #16
   35430:	bne	3543c <__printf_chk@plt+0x31898>
   35434:	cmp	r4, #10
   35438:	beq	355e0 <__printf_chk@plt+0x31a3c>
   3543c:	tst	r2, #32
   35440:	beq	35480 <__printf_chk@plt+0x318dc>
   35444:	sub	r1, r4, #7
   35448:	cmp	r4, #13
   3544c:	cmpne	r1, #1
   35450:	bls	355c4 <__printf_chk@plt+0x31a20>
   35454:	str	r2, [sp, #4]
   35458:	str	r3, [sp]
   3545c:	bl	3814 <__ctype_b_loc@plt>
   35460:	uxtb	r1, r4
   35464:	ldr	r2, [sp, #4]
   35468:	ldr	r3, [sp]
   3546c:	lsl	r1, r1, #1
   35470:	ldr	r0, [r0]
   35474:	ldrsh	r1, [r0, r1]
   35478:	cmp	r1, #0
   3547c:	blt	355c4 <__printf_chk@plt+0x31a20>
   35480:	tst	r2, #2
   35484:	bne	354e4 <__printf_chk@plt+0x31940>
   35488:	and	r3, r4, #127	; 0x7f
   3548c:	cmp	r3, #32
   35490:	beq	3549c <__printf_chk@plt+0x318f8>
   35494:	tst	r2, #1
   35498:	beq	355f8 <__printf_chk@plt+0x31a54>
   3549c:	uxtb	r3, r4
   354a0:	and	r4, r4, #7
   354a4:	ubfx	r1, r3, #3, #3
   354a8:	add	r4, r4, #48	; 0x30
   354ac:	lsr	r3, r3, #6
   354b0:	add	r1, r1, #48	; 0x30
   354b4:	add	r3, r3, #48	; 0x30
   354b8:	strb	r3, [r5, #1]
   354bc:	add	r3, r5, #4
   354c0:	mov	r2, #92	; 0x5c
   354c4:	strb	r4, [r5, #3]
   354c8:	strb	r1, [r5, #2]
   354cc:	strb	r2, [r5]
   354d0:	mov	r0, r3
   354d4:	mov	r2, #0
   354d8:	strb	r2, [r3]
   354dc:	add	sp, sp, #12
   354e0:	pop	{r4, r5, pc}
   354e4:	cmp	r4, #32
   354e8:	addls	pc, pc, r4, lsl #2
   354ec:	b	35488 <__printf_chk@plt+0x318e4>
   354f0:	b	35694 <__printf_chk@plt+0x31af0>
   354f4:	b	35488 <__printf_chk@plt+0x318e4>
   354f8:	b	35488 <__printf_chk@plt+0x318e4>
   354fc:	b	35488 <__printf_chk@plt+0x318e4>
   35500:	b	35488 <__printf_chk@plt+0x318e4>
   35504:	b	35488 <__printf_chk@plt+0x318e4>
   35508:	b	35488 <__printf_chk@plt+0x318e4>
   3550c:	b	356c4 <__printf_chk@plt+0x31b20>
   35510:	b	356dc <__printf_chk@plt+0x31b38>
   35514:	b	356f4 <__printf_chk@plt+0x31b50>
   35518:	b	3570c <__printf_chk@plt+0x31b68>
   3551c:	b	3573c <__printf_chk@plt+0x31b98>
   35520:	b	35754 <__printf_chk@plt+0x31bb0>
   35524:	b	35724 <__printf_chk@plt+0x31b80>
   35528:	b	35488 <__printf_chk@plt+0x318e4>
   3552c:	b	35488 <__printf_chk@plt+0x318e4>
   35530:	b	35488 <__printf_chk@plt+0x318e4>
   35534:	b	35488 <__printf_chk@plt+0x318e4>
   35538:	b	35488 <__printf_chk@plt+0x318e4>
   3553c:	b	35488 <__printf_chk@plt+0x318e4>
   35540:	b	35488 <__printf_chk@plt+0x318e4>
   35544:	b	35488 <__printf_chk@plt+0x318e4>
   35548:	b	35488 <__printf_chk@plt+0x318e4>
   3554c:	b	35488 <__printf_chk@plt+0x318e4>
   35550:	b	35488 <__printf_chk@plt+0x318e4>
   35554:	b	35488 <__printf_chk@plt+0x318e4>
   35558:	b	35488 <__printf_chk@plt+0x318e4>
   3555c:	b	35488 <__printf_chk@plt+0x318e4>
   35560:	b	35488 <__printf_chk@plt+0x318e4>
   35564:	b	35488 <__printf_chk@plt+0x318e4>
   35568:	b	35488 <__printf_chk@plt+0x318e4>
   3556c:	b	35488 <__printf_chk@plt+0x318e4>
   35570:	b	3576c <__printf_chk@plt+0x31bc8>
   35574:	tst	r1, #128	; 0x80
   35578:	bne	3540c <__printf_chk@plt+0x31868>
   3557c:	cmp	r4, #42	; 0x2a
   35580:	cmpne	r4, #63	; 0x3f
   35584:	beq	35594 <__printf_chk@plt+0x319f0>
   35588:	cmp	r4, #91	; 0x5b
   3558c:	cmpne	r4, #35	; 0x23
   35590:	bne	3559c <__printf_chk@plt+0x319f8>
   35594:	tst	r2, #256	; 0x100
   35598:	bne	3540c <__printf_chk@plt+0x31868>
   3559c:	str	r2, [sp, #4]
   355a0:	str	r3, [sp]
   355a4:	bl	3814 <__ctype_b_loc@plt>
   355a8:	lsl	r1, r4, #1
   355ac:	ldr	r2, [sp, #4]
   355b0:	ldr	r3, [sp]
   355b4:	ldr	r0, [r0]
   355b8:	ldrsh	r1, [r0, r1]
   355bc:	cmp	r1, #0
   355c0:	bge	3540c <__printf_chk@plt+0x31868>
   355c4:	cmp	r4, #34	; 0x22
   355c8:	bne	35784 <__printf_chk@plt+0x31be0>
   355cc:	tst	r2, #512	; 0x200
   355d0:	beq	355e0 <__printf_chk@plt+0x31a3c>
   355d4:	mov	r3, #92	; 0x5c
   355d8:	add	r5, r5, #1
   355dc:	strb	r3, [r5, #-1]
   355e0:	mov	r3, #0
   355e4:	add	r0, r5, #1
   355e8:	strb	r4, [r5]
   355ec:	strb	r3, [r5, #1]
   355f0:	add	sp, sp, #12
   355f4:	pop	{r4, r5, pc}
   355f8:	tst	r2, #256	; 0x100
   355fc:	beq	35618 <__printf_chk@plt+0x31a74>
   35600:	cmp	r4, #63	; 0x3f
   35604:	cmpne	r4, #42	; 0x2a
   35608:	beq	3549c <__printf_chk@plt+0x318f8>
   3560c:	cmp	r4, #35	; 0x23
   35610:	cmpne	r4, #91	; 0x5b
   35614:	beq	3549c <__printf_chk@plt+0x318f8>
   35618:	tst	r2, #64	; 0x40
   3561c:	moveq	r2, #92	; 0x5c
   35620:	strbeq	r2, [r5]
   35624:	addeq	r5, r5, #1
   35628:	tst	r4, #128	; 0x80
   3562c:	movne	r2, #77	; 0x4d
   35630:	strbne	r2, [r5]
   35634:	movne	r4, r3
   35638:	addne	r5, r5, #1
   3563c:	bl	3814 <__ctype_b_loc@plt>
   35640:	uxtb	r3, r4
   35644:	lsl	r3, r3, #1
   35648:	ldr	r2, [r0]
   3564c:	ldrh	r3, [r2, r3]
   35650:	tst	r3, #2
   35654:	beq	35680 <__printf_chk@plt+0x31adc>
   35658:	cmp	r4, #127	; 0x7f
   3565c:	mov	r3, #94	; 0x5e
   35660:	addne	r4, r4, #64	; 0x40
   35664:	strb	r3, [r5]
   35668:	moveq	r2, #63	; 0x3f
   3566c:	addeq	r3, r5, #2
   35670:	strbeq	r2, [r5, #1]
   35674:	addne	r3, r5, #2
   35678:	strbne	r4, [r5, #1]
   3567c:	b	354d0 <__printf_chk@plt+0x3192c>
   35680:	mov	r3, r5
   35684:	mov	r2, #45	; 0x2d
   35688:	strb	r2, [r3], #2
   3568c:	strb	r4, [r5, #1]
   35690:	b	354d0 <__printf_chk@plt+0x3192c>
   35694:	sub	r3, r3, #48	; 0x30
   35698:	mov	r2, #48	; 0x30
   3569c:	mov	r1, #92	; 0x5c
   356a0:	strb	r2, [r5, #1]
   356a4:	uxtb	r3, r3
   356a8:	strb	r1, [r5]
   356ac:	cmp	r3, #7
   356b0:	strbls	r2, [r5, #2]
   356b4:	addhi	r3, r5, #2
   356b8:	addls	r3, r5, #4
   356bc:	strbls	r2, [r5, #3]
   356c0:	b	354d0 <__printf_chk@plt+0x3192c>
   356c4:	mov	r3, r5
   356c8:	mov	r1, #92	; 0x5c
   356cc:	mov	r2, #97	; 0x61
   356d0:	strb	r1, [r3], #2
   356d4:	strb	r2, [r5, #1]
   356d8:	b	354d0 <__printf_chk@plt+0x3192c>
   356dc:	mov	r3, r5
   356e0:	mov	r1, #92	; 0x5c
   356e4:	mov	r2, #98	; 0x62
   356e8:	strb	r1, [r3], #2
   356ec:	strb	r2, [r5, #1]
   356f0:	b	354d0 <__printf_chk@plt+0x3192c>
   356f4:	mov	r3, r5
   356f8:	mov	r1, #92	; 0x5c
   356fc:	mov	r2, #116	; 0x74
   35700:	strb	r1, [r3], #2
   35704:	strb	r2, [r5, #1]
   35708:	b	354d0 <__printf_chk@plt+0x3192c>
   3570c:	mov	r3, r5
   35710:	mov	r1, #92	; 0x5c
   35714:	mov	r2, #110	; 0x6e
   35718:	strb	r1, [r3], #2
   3571c:	strb	r2, [r5, #1]
   35720:	b	354d0 <__printf_chk@plt+0x3192c>
   35724:	mov	r3, r5
   35728:	mov	r1, #92	; 0x5c
   3572c:	mov	r2, #114	; 0x72
   35730:	strb	r1, [r3], #2
   35734:	strb	r2, [r5, #1]
   35738:	b	354d0 <__printf_chk@plt+0x3192c>
   3573c:	mov	r3, r5
   35740:	mov	r1, #92	; 0x5c
   35744:	mov	r2, #118	; 0x76
   35748:	strb	r1, [r3], #2
   3574c:	strb	r2, [r5, #1]
   35750:	b	354d0 <__printf_chk@plt+0x3192c>
   35754:	mov	r3, r5
   35758:	mov	r1, #92	; 0x5c
   3575c:	mov	r2, #102	; 0x66
   35760:	strb	r1, [r3], #2
   35764:	strb	r2, [r5, #1]
   35768:	b	354d0 <__printf_chk@plt+0x3192c>
   3576c:	mov	r3, r5
   35770:	mov	r1, #92	; 0x5c
   35774:	mov	r2, #115	; 0x73
   35778:	strb	r1, [r3], #2
   3577c:	strb	r2, [r5, #1]
   35780:	b	354d0 <__printf_chk@plt+0x3192c>
   35784:	cmp	r4, #92	; 0x5c
   35788:	bne	355e0 <__printf_chk@plt+0x31a3c>
   3578c:	tst	r2, #64	; 0x40
   35790:	beq	355d4 <__printf_chk@plt+0x31a30>
   35794:	b	355e0 <__printf_chk@plt+0x31a3c>
   35798:	push	{r3, r4, r5, r6, r7, lr}
   3579c:	mov	r4, r1
   357a0:	ldrb	r1, [r1]
   357a4:	mov	r7, r0
   357a8:	mov	r6, r2
   357ac:	mov	r5, r0
   357b0:	cmp	r1, #0
   357b4:	beq	357ec <__printf_chk@plt+0x31c48>
   357b8:	mov	r0, r5
   357bc:	ldrb	r3, [r4, #1]
   357c0:	mov	r2, r6
   357c4:	bl	353e4 <__printf_chk@plt+0x31840>
   357c8:	ldrb	r1, [r4, #1]!
   357cc:	cmp	r1, #0
   357d0:	mov	r5, r0
   357d4:	bne	357b8 <__printf_chk@plt+0x31c14>
   357d8:	mov	r1, r7
   357dc:	bl	368e4 <__printf_chk@plt+0x32d40>
   357e0:	mov	r3, #0
   357e4:	strb	r3, [r5]
   357e8:	pop	{r3, r4, r5, r6, r7, pc}
   357ec:	mov	r0, r1
   357f0:	b	357e0 <__printf_chk@plt+0x31c3c>
   357f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   357f8:	sub	sp, sp, #52	; 0x34
   357fc:	ldr	ip, [pc, #620]	; 35a70 <__printf_chk@plt+0x31ecc>
   35800:	mov	r5, r3
   35804:	str	r2, [sp, #16]
   35808:	mov	r6, r1
   3580c:	ldr	r2, [pc, #608]	; 35a74 <__printf_chk@plt+0x31ed0>
   35810:	add	ip, pc, ip
   35814:	str	r0, [sp, #12]
   35818:	mov	r7, r6
   3581c:	mov	r3, ip
   35820:	and	r3, r5, #512	; 0x200
   35824:	ldr	r2, [ip, r2]
   35828:	mov	r4, r0
   3582c:	str	r3, [sp, #24]
   35830:	mov	sl, #0
   35834:	ldr	r1, [sp, #16]
   35838:	add	r8, sp, #36	; 0x24
   3583c:	str	r2, [sp, #20]
   35840:	and	r2, r5, #64	; 0x40
   35844:	ldr	r3, [sp, #20]
   35848:	sub	r9, r1, #1
   3584c:	str	r2, [sp, #28]
   35850:	and	r1, r5, #4
   35854:	add	r9, r0, r9
   35858:	str	r1, [sp, #8]
   3585c:	ldr	r2, [r3]
   35860:	str	r2, [sp, #44]	; 0x2c
   35864:	b	35924 <__printf_chk@plt+0x31d80>
   35868:	tst	r5, #1024	; 0x400
   3586c:	bne	358e4 <__printf_chk@plt+0x31d40>
   35870:	tst	r1, #128	; 0x80
   35874:	beq	359b0 <__printf_chk@plt+0x31e0c>
   35878:	ldr	r2, [sp, #8]
   3587c:	cmp	r2, #0
   35880:	bne	3588c <__printf_chk@plt+0x31ce8>
   35884:	cmp	r1, #32
   35888:	beq	359a0 <__printf_chk@plt+0x31dfc>
   3588c:	tst	r5, #8
   35890:	bne	3589c <__printf_chk@plt+0x31cf8>
   35894:	cmp	r1, #9
   35898:	beq	359a0 <__printf_chk@plt+0x31dfc>
   3589c:	tst	r5, #16
   358a0:	bne	358ac <__printf_chk@plt+0x31d08>
   358a4:	cmp	r1, #10
   358a8:	beq	359a0 <__printf_chk@plt+0x31dfc>
   358ac:	tst	r5, #32
   358b0:	beq	358e4 <__printf_chk@plt+0x31d40>
   358b4:	sub	r3, r1, #7
   358b8:	cmp	r1, #13
   358bc:	cmpne	r3, #1
   358c0:	bls	35974 <__printf_chk@plt+0x31dd0>
   358c4:	str	r1, [sp, #4]
   358c8:	bl	3814 <__ctype_b_loc@plt>
   358cc:	ldr	r1, [sp, #4]
   358d0:	lsl	r3, r1, #1
   358d4:	ldr	r2, [r0]
   358d8:	ldrsh	r3, [r2, r3]
   358dc:	cmp	r3, #0
   358e0:	blt	35974 <__printf_chk@plt+0x31dd0>
   358e4:	mov	r2, r5
   358e8:	ldrb	r3, [r6, #1]
   358ec:	mov	r0, r8
   358f0:	bl	353e4 <__printf_chk@plt+0x31840>
   358f4:	mov	r1, r8
   358f8:	bl	368e4 <__printf_chk@plt+0x32d40>
   358fc:	add	lr, r4, r0
   35900:	mov	sl, r0
   35904:	cmp	r9, lr
   35908:	bcc	359e4 <__printf_chk@plt+0x31e40>
   3590c:	mov	r0, r4
   35910:	mov	r1, r8
   35914:	mov	r2, sl
   35918:	mov	r4, lr
   3591c:	bl	38c8 <memcpy@plt>
   35920:	add	r6, r6, #1
   35924:	mov	fp, r7
   35928:	add	r7, r7, #1
   3592c:	ldrb	r1, [fp]
   35930:	cmp	r1, #0
   35934:	beq	359e0 <__printf_chk@plt+0x31e3c>
   35938:	cmp	r4, r9
   3593c:	bcs	359e0 <__printf_chk@plt+0x31e3c>
   35940:	cmp	r1, #92	; 0x5c
   35944:	bne	35868 <__printf_chk@plt+0x31cc4>
   35948:	cmp	r1, #91	; 0x5b
   3594c:	cmpne	r1, #35	; 0x23
   35950:	beq	359bc <__printf_chk@plt+0x31e18>
   35954:	str	r1, [sp, #4]
   35958:	bl	3814 <__ctype_b_loc@plt>
   3595c:	ldr	r1, [sp, #4]
   35960:	lsl	r3, r1, #1
   35964:	ldr	r2, [r0]
   35968:	ldrsh	r3, [r2, r3]
   3596c:	cmp	r3, #0
   35970:	bge	35878 <__printf_chk@plt+0x31cd4>
   35974:	cmp	r1, #34	; 0x22
   35978:	bne	359c8 <__printf_chk@plt+0x31e24>
   3597c:	ldr	r3, [sp, #24]
   35980:	cmp	r3, #0
   35984:	beq	359a0 <__printf_chk@plt+0x31dfc>
   35988:	add	r3, r4, #1
   3598c:	cmp	r9, r3
   35990:	bls	35a64 <__printf_chk@plt+0x31ec0>
   35994:	mov	r2, #92	; 0x5c
   35998:	strb	r2, [r4]
   3599c:	mov	r4, r3
   359a0:	strb	r1, [r4]
   359a4:	mov	sl, #1
   359a8:	add	r4, r4, sl
   359ac:	b	35920 <__printf_chk@plt+0x31d7c>
   359b0:	cmp	r1, #42	; 0x2a
   359b4:	cmpne	r1, #63	; 0x3f
   359b8:	bne	35948 <__printf_chk@plt+0x31da4>
   359bc:	tst	r5, #256	; 0x100
   359c0:	bne	35878 <__printf_chk@plt+0x31cd4>
   359c4:	b	35954 <__printf_chk@plt+0x31db0>
   359c8:	cmp	r1, #92	; 0x5c
   359cc:	bne	359a0 <__printf_chk@plt+0x31dfc>
   359d0:	ldr	r2, [sp, #28]
   359d4:	cmp	r2, #0
   359d8:	bne	359a0 <__printf_chk@plt+0x31dfc>
   359dc:	b	35988 <__printf_chk@plt+0x31de4>
   359e0:	add	lr, r4, sl
   359e4:	ldr	r3, [sp, #16]
   359e8:	cmp	r3, #0
   359ec:	movne	r3, #0
   359f0:	strbne	r3, [r4]
   359f4:	cmp	r9, lr
   359f8:	bcs	35a3c <__printf_chk@plt+0x31e98>
   359fc:	ldrb	r1, [fp]
   35a00:	cmp	r1, #0
   35a04:	beq	35a3c <__printf_chk@plt+0x31e98>
   35a08:	add	r7, sp, #36	; 0x24
   35a0c:	mov	r6, fp
   35a10:	mov	r8, r6
   35a14:	mov	r2, r5
   35a18:	ldrb	r3, [r6, #1]!
   35a1c:	mov	r0, r7
   35a20:	bl	353e4 <__printf_chk@plt+0x31840>
   35a24:	mov	r1, r7
   35a28:	bl	368e4 <__printf_chk@plt+0x32d40>
   35a2c:	ldrb	r1, [r8, #1]
   35a30:	cmp	r1, #0
   35a34:	add	r4, r4, r0
   35a38:	bne	35a10 <__printf_chk@plt+0x31e6c>
   35a3c:	ldr	r1, [sp, #12]
   35a40:	mov	r0, r4
   35a44:	bl	368e4 <__printf_chk@plt+0x32d40>
   35a48:	ldr	r1, [sp, #20]
   35a4c:	ldr	r2, [sp, #44]	; 0x2c
   35a50:	ldr	r3, [r1]
   35a54:	cmp	r2, r3
   35a58:	bne	35a6c <__printf_chk@plt+0x31ec8>
   35a5c:	add	sp, sp, #52	; 0x34
   35a60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   35a64:	add	lr, r4, #2
   35a68:	b	359e4 <__printf_chk@plt+0x31e40>
   35a6c:	bl	36f4 <__stack_chk_fail@plt>
   35a70:	strdeq	r2, [r3], -r0
   35a74:	muleq	r0, ip, r3
   35a78:	push	{r4, r5, r6, r7, r8, lr}
   35a7c:	mov	r5, r0
   35a80:	mov	r0, r1
   35a84:	mov	r4, r1
   35a88:	mov	r7, r2
   35a8c:	bl	3910 <strlen@plt>
   35a90:	mov	r1, #4
   35a94:	add	r2, r0, #1
   35a98:	mov	r0, #0
   35a9c:	bl	35080 <__printf_chk@plt+0x314dc>
   35aa0:	subs	r6, r0, #0
   35aa4:	beq	35b00 <__printf_chk@plt+0x31f5c>
   35aa8:	mov	r2, r7
   35aac:	mov	r1, r4
   35ab0:	bl	35798 <__printf_chk@plt+0x31bf4>
   35ab4:	mov	r4, r0
   35ab8:	bl	3a3c <__errno_location@plt>
   35abc:	mov	r1, #1
   35ac0:	mov	r7, r0
   35ac4:	mov	r0, r4
   35ac8:	bl	368a4 <__printf_chk@plt+0x32d00>
   35acc:	ldr	r8, [r7]
   35ad0:	mov	r1, r0
   35ad4:	mov	r0, r6
   35ad8:	bl	3610 <realloc@plt>
   35adc:	cmp	r0, #0
   35ae0:	str	r0, [r5]
   35ae4:	beq	35af0 <__printf_chk@plt+0x31f4c>
   35ae8:	mov	r0, r4
   35aec:	pop	{r4, r5, r6, r7, r8, pc}
   35af0:	str	r6, [r5]
   35af4:	mov	r0, r4
   35af8:	str	r8, [r7]
   35afc:	pop	{r4, r5, r6, r7, r8, pc}
   35b00:	mvn	r0, #0
   35b04:	pop	{r4, r5, r6, r7, r8, pc}
   35b08:	cmp	r2, #1
   35b0c:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   35b10:	mov	r8, r2
   35b14:	mov	r9, r0
   35b18:	mov	r7, r1
   35b1c:	mov	r5, r3
   35b20:	bls	35b80 <__printf_chk@plt+0x31fdc>
   35b24:	add	r4, r1, #1
   35b28:	add	r6, r1, r2
   35b2c:	mov	ip, r4
   35b30:	mov	r2, r5
   35b34:	add	r4, r4, #1
   35b38:	ldrb	r1, [ip, #-1]
   35b3c:	ldrb	r3, [ip]
   35b40:	bl	353e4 <__printf_chk@plt+0x31840>
   35b44:	cmp	r4, r6
   35b48:	bne	35b2c <__printf_chk@plt+0x31f88>
   35b4c:	sub	r8, r8, #1
   35b50:	add	r7, r7, r8
   35b54:	mov	r3, #0
   35b58:	ldrb	r1, [r7]
   35b5c:	mov	r2, r5
   35b60:	bl	353e4 <__printf_chk@plt+0x31840>
   35b64:	mov	r3, r0
   35b68:	mov	r2, #0
   35b6c:	mov	r1, r9
   35b70:	mov	r0, r3
   35b74:	strb	r2, [r3]
   35b78:	bl	368e4 <__printf_chk@plt+0x32d40>
   35b7c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   35b80:	cmp	r2, #0
   35b84:	moveq	r3, r0
   35b88:	beq	35b68 <__printf_chk@plt+0x31fc4>
   35b8c:	b	35b54 <__printf_chk@plt+0x31fb0>
   35b90:	push	{r3, lr}
   35b94:	ldr	r3, [pc, #12]	; 35ba8 <__printf_chk@plt+0x32004>
   35b98:	add	r3, pc, r3
   35b9c:	ldr	r3, [r3]
   35ba0:	blx	r3
   35ba4:	pop	{r3, pc}
   35ba8:			; <UNDEFINED> instruction: 0x000324bc
   35bac:	ldr	r0, [pc, #204]	; 35c80 <__printf_chk@plt+0x320dc>
   35bb0:	push	{r3, r4, r5, r6, r7, lr}
   35bb4:	add	r0, pc, r0
   35bb8:	bl	3b08 <getenv@plt>
   35bbc:	cmp	r0, #0
   35bc0:	beq	35c6c <__printf_chk@plt+0x320c8>
   35bc4:	ldrb	r3, [r0]
   35bc8:	cmp	r3, #48	; 0x30
   35bcc:	bne	35c34 <__printf_chk@plt+0x32090>
   35bd0:	ldrb	r3, [r0, #1]
   35bd4:	mov	r6, #14
   35bd8:	ldr	r5, [pc, #164]	; 35c84 <__printf_chk@plt+0x320e0>
   35bdc:	mov	r7, r6
   35be0:	cmp	r3, #0
   35be4:	add	r5, pc, r5
   35be8:	bne	35c34 <__printf_chk@plt+0x32090>
   35bec:	bl	3a3c <__errno_location@plt>
   35bf0:	mov	r3, #0
   35bf4:	mov	r1, r6
   35bf8:	mov	r4, r0
   35bfc:	mov	r0, r5
   35c00:	str	r3, [r4]
   35c04:	bl	3274 <RAND_load_file@plt>
   35c08:	cmp	r0, r7
   35c0c:	popeq	{r3, r4, r5, r6, r7, pc}
   35c10:	ldr	r0, [r4]
   35c14:	cmp	r0, #0
   35c18:	beq	35c5c <__printf_chk@plt+0x320b8>
   35c1c:	bl	334c <strerror@plt>
   35c20:	mov	r1, r5
   35c24:	mov	r2, r0
   35c28:	ldr	r0, [pc, #88]	; 35c88 <__printf_chk@plt+0x320e4>
   35c2c:	add	r0, pc, r0
   35c30:	bl	12c64 <__printf_chk@plt+0xf0c0>
   35c34:	mov	r1, #0
   35c38:	mov	r2, #10
   35c3c:	bl	3238 <strtol@plt>
   35c40:	ldr	r5, [pc, #68]	; 35c8c <__printf_chk@plt+0x320e8>
   35c44:	add	r5, pc, r5
   35c48:	cmp	r0, #14
   35c4c:	movcs	r7, r0
   35c50:	movcc	r7, #14
   35c54:	mov	r6, r7
   35c58:	b	35bec <__printf_chk@plt+0x32048>
   35c5c:	ldr	r0, [pc, #44]	; 35c90 <__printf_chk@plt+0x320ec>
   35c60:	mov	r1, r5
   35c64:	add	r0, pc, r0
   35c68:	bl	12c64 <__printf_chk@plt+0xf0c0>
   35c6c:	ldr	r5, [pc, #32]	; 35c94 <__printf_chk@plt+0x320f0>
   35c70:	mov	r6, #14
   35c74:	mov	r7, r6
   35c78:	add	r5, pc, r5
   35c7c:	b	35bec <__printf_chk@plt+0x32048>
   35c80:			; <UNDEFINED> instruction: 0x0001ffbc
   35c84:	andeq	pc, r1, ip, ror pc	; <UNPREDICTABLE>
   35c88:	andeq	pc, r1, r8, asr pc	; <UNPREDICTABLE>
   35c8c:	andeq	pc, r1, r0, lsl pc	; <UNPREDICTABLE>
   35c90:	andeq	pc, r1, r8, lsr pc	; <UNPREDICTABLE>
   35c94:	andeq	pc, r1, r8, ror #29
   35c98:	ldr	ip, [pc, #484]	; 35e84 <__printf_chk@plt+0x322e0>
   35c9c:	ldr	r3, [pc, #484]	; 35e88 <__printf_chk@plt+0x322e4>
   35ca0:	add	ip, pc, ip
   35ca4:	push	{r4, r5, r6, r7, r8, lr}
   35ca8:	mov	r5, r0
   35cac:	ldr	r7, [ip, r3]
   35cb0:	sub	sp, sp, #48	; 0x30
   35cb4:	ldr	r0, [pc, #464]	; 35e8c <__printf_chk@plt+0x322e8>
   35cb8:	mov	r8, r1
   35cbc:	mov	r1, #2
   35cc0:	ldr	r3, [r7]
   35cc4:	add	r0, pc, r0
   35cc8:	str	r3, [sp, #44]	; 0x2c
   35ccc:	bl	3634 <open64@plt>
   35cd0:	cmn	r0, #1
   35cd4:	mov	r4, r0
   35cd8:	beq	35e2c <__printf_chk@plt+0x32288>
   35cdc:	cmp	r8, #2
   35ce0:	mov	ip, #0
   35ce4:	str	ip, [sp, #12]
   35ce8:	str	ip, [sp, #16]
   35cec:	str	ip, [sp, #20]
   35cf0:	str	ip, [sp, #24]
   35cf4:	str	ip, [sp, #28]
   35cf8:	str	ip, [sp, #32]
   35cfc:	str	ip, [sp, #36]	; 0x24
   35d00:	str	ip, [sp, #40]	; 0x28
   35d04:	beq	35da0 <__printf_chk@plt+0x321fc>
   35d08:	ldr	r2, [pc, #384]	; 35e90 <__printf_chk@plt+0x322ec>
   35d0c:	cmn	r5, #-2147483647	; 0x80000001
   35d10:	movw	r3, #4097	; 0x1001
   35d14:	strh	r3, [sp, #28]
   35d18:	add	r2, pc, r2
   35d1c:	beq	35db8 <__printf_chk@plt+0x32214>
   35d20:	cmn	r5, #-2147483646	; 0x80000002
   35d24:	beq	35df4 <__printf_chk@plt+0x32250>
   35d28:	add	r6, sp, #12
   35d2c:	mov	r1, #16
   35d30:	mov	r3, r1
   35d34:	str	r2, [sp]
   35d38:	str	r5, [sp, #4]
   35d3c:	mov	r2, #1
   35d40:	mov	r0, r6
   35d44:	bl	3928 <__snprintf_chk@plt>
   35d48:	mov	r0, r4
   35d4c:	mov	r2, r6
   35d50:	movw	r1, #21706	; 0x54ca
   35d54:	movt	r1, #16388	; 0x4004
   35d58:	bl	35d4 <ioctl@plt>
   35d5c:	cmn	r0, #1
   35d60:	beq	35e54 <__printf_chk@plt+0x322b0>
   35d64:	ldr	r0, [pc, #296]	; 35e94 <__printf_chk@plt+0x322f0>
   35d68:	mov	r2, r6
   35d6c:	ldr	r1, [pc, #292]	; 35e98 <__printf_chk@plt+0x322f4>
   35d70:	mov	r3, r8
   35d74:	str	r4, [sp]
   35d78:	add	r0, pc, r0
   35d7c:	add	r1, pc, r1
   35d80:	bl	136a0 <__printf_chk@plt+0xfafc>
   35d84:	ldr	r2, [sp, #44]	; 0x2c
   35d88:	mov	r0, r4
   35d8c:	ldr	r3, [r7]
   35d90:	cmp	r2, r3
   35d94:	bne	35e80 <__printf_chk@plt+0x322dc>
   35d98:	add	sp, sp, #48	; 0x30
   35d9c:	pop	{r4, r5, r6, r7, r8, pc}
   35da0:	ldr	r2, [pc, #244]	; 35e9c <__printf_chk@plt+0x322f8>
   35da4:	cmn	r5, #-2147483647	; 0x80000001
   35da8:	movw	r3, #4098	; 0x1002
   35dac:	strh	r3, [sp, #28]
   35db0:	add	r2, pc, r2
   35db4:	bne	35d20 <__printf_chk@plt+0x3217c>
   35db8:	movw	r1, #21706	; 0x54ca
   35dbc:	mov	r0, r4
   35dc0:	movt	r1, #16388	; 0x4004
   35dc4:	add	r2, sp, #12
   35dc8:	bl	35d4 <ioctl@plt>
   35dcc:	cmn	r0, #1
   35dd0:	beq	35e54 <__printf_chk@plt+0x322b0>
   35dd4:	ldr	r0, [pc, #196]	; 35ea0 <__printf_chk@plt+0x322fc>
   35dd8:	mov	r2, r8
   35ddc:	ldr	r1, [pc, #192]	; 35ea4 <__printf_chk@plt+0x32300>
   35de0:	mov	r3, r4
   35de4:	add	r0, pc, r0
   35de8:	add	r1, pc, r1
   35dec:	bl	136a0 <__printf_chk@plt+0xfafc>
   35df0:	b	35d84 <__printf_chk@plt+0x321e0>
   35df4:	bl	3a3c <__errno_location@plt>
   35df8:	ldr	r0, [r0]
   35dfc:	bl	334c <strerror@plt>
   35e00:	ldr	r1, [pc, #160]	; 35ea8 <__printf_chk@plt+0x32304>
   35e04:	mov	r2, r5
   35e08:	add	r1, pc, r1
   35e0c:	mov	r3, r0
   35e10:	ldr	r0, [pc, #148]	; 35eac <__printf_chk@plt+0x32308>
   35e14:	add	r0, pc, r0
   35e18:	bl	136a0 <__printf_chk@plt+0xfafc>
   35e1c:	mov	r0, r4
   35e20:	mvn	r4, #0
   35e24:	bl	34f0 <close@plt>
   35e28:	b	35d84 <__printf_chk@plt+0x321e0>
   35e2c:	bl	3a3c <__errno_location@plt>
   35e30:	ldr	r0, [r0]
   35e34:	bl	334c <strerror@plt>
   35e38:	ldr	r1, [pc, #112]	; 35eb0 <__printf_chk@plt+0x3230c>
   35e3c:	add	r1, pc, r1
   35e40:	mov	r2, r0
   35e44:	ldr	r0, [pc, #104]	; 35eb4 <__printf_chk@plt+0x32310>
   35e48:	add	r0, pc, r0
   35e4c:	bl	136a0 <__printf_chk@plt+0xfafc>
   35e50:	b	35d84 <__printf_chk@plt+0x321e0>
   35e54:	bl	3a3c <__errno_location@plt>
   35e58:	ldr	r0, [r0]
   35e5c:	bl	334c <strerror@plt>
   35e60:	ldr	r1, [pc, #80]	; 35eb8 <__printf_chk@plt+0x32314>
   35e64:	mov	r2, r8
   35e68:	add	r1, pc, r1
   35e6c:	mov	r3, r0
   35e70:	ldr	r0, [pc, #68]	; 35ebc <__printf_chk@plt+0x32318>
   35e74:	add	r0, pc, r0
   35e78:	bl	136a0 <__printf_chk@plt+0xfafc>
   35e7c:	b	35e1c <__printf_chk@plt+0x32278>
   35e80:	bl	36f4 <__stack_chk_fail@plt>
   35e84:	andeq	r1, r3, r0, ror #30
   35e88:	muleq	r0, ip, r3
   35e8c:	andeq	pc, r1, r0, lsr pc	; <UNPREDICTABLE>
   35e90:	ldrdeq	pc, [r1], -r4
   35e94:	andeq	pc, r1, r8, lsr #30
   35e98:	andeq	pc, r1, r0, lsr lr	; <UNPREDICTABLE>
   35e9c:	andeq	pc, r1, r4, lsr lr	; <UNPREDICTABLE>
   35ea0:	andeq	pc, r1, r0, lsr #29
   35ea4:	andeq	pc, r1, r4, asr #27
   35ea8:	andeq	pc, r1, r4, lsr #27
   35eac:	andeq	pc, r1, r0, lsr #28
   35eb0:	andeq	pc, r1, r0, ror sp	; <UNPREDICTABLE>
   35eb4:			; <UNDEFINED> instruction: 0x0001fdbc
   35eb8:	andeq	pc, r1, r4, asr #26
   35ebc:	andeq	pc, r1, r0, ror #27
   35ec0:	ldr	r3, [pc, #200]	; 35f90 <__printf_chk@plt+0x323ec>
   35ec4:	ldr	ip, [pc, #200]	; 35f94 <__printf_chk@plt+0x323f0>
   35ec8:	add	r3, pc, r3
   35ecc:	push	{r4, r5, r6, r7, lr}
   35ed0:	sub	r6, r2, #1
   35ed4:	movw	r4, #16379	; 0x3ffb
   35ed8:	cmp	r6, r4
   35edc:	ldr	r4, [r3, ip]
   35ee0:	sub	sp, sp, #16384	; 0x4000
   35ee4:	sub	sp, sp, #12
   35ee8:	mov	r6, r0
   35eec:	add	r0, sp, #16384	; 0x4000
   35ef0:	mov	r5, r2
   35ef4:	ldr	r3, [r4]
   35ef8:	str	r3, [r0, #4]
   35efc:	bhi	35f64 <__printf_chk@plt+0x323c0>
   35f00:	movw	r3, #16380	; 0x3ffc
   35f04:	add	r0, sp, #8
   35f08:	sub	r7, r0, #4
   35f0c:	bl	3934 <__memmove_chk@plt>
   35f10:	add	lr, sp, #16384	; 0x4000
   35f14:	movw	r3, #49148	; 0xbffc
   35f18:	add	lr, lr, #8
   35f1c:	movt	r3, #65535	; 0xffff
   35f20:	mov	ip, #33554432	; 0x2000000
   35f24:	mov	r1, r7
   35f28:	str	ip, [lr, r3]
   35f2c:	add	r0, r6, #64	; 0x40
   35f30:	add	r2, r5, #4
   35f34:	bl	e924 <__printf_chk@plt+0xad80>
   35f38:	subs	r3, r0, #0
   35f3c:	moveq	r0, r3
   35f40:	bne	35f70 <__printf_chk@plt+0x323cc>
   35f44:	add	r3, sp, #16384	; 0x4000
   35f48:	ldr	r2, [r3, #4]
   35f4c:	ldr	r3, [r4]
   35f50:	cmp	r2, r3
   35f54:	bne	35f6c <__printf_chk@plt+0x323c8>
   35f58:	add	sp, sp, #16384	; 0x4000
   35f5c:	add	sp, sp, #12
   35f60:	pop	{r4, r5, r6, r7, pc}
   35f64:	mvn	r0, #0
   35f68:	b	35f44 <__printf_chk@plt+0x323a0>
   35f6c:	bl	36f4 <__stack_chk_fail@plt>
   35f70:	bl	5538 <__printf_chk@plt+0x1994>
   35f74:	ldr	r1, [pc, #28]	; 35f98 <__printf_chk@plt+0x323f4>
   35f78:	add	r1, pc, r1
   35f7c:	add	r1, r1, #16
   35f80:	mov	r2, r0
   35f84:	ldr	r0, [pc, #16]	; 35f9c <__printf_chk@plt+0x323f8>
   35f88:	add	r0, pc, r0
   35f8c:	bl	12c64 <__printf_chk@plt+0xf0c0>
   35f90:	andeq	r1, r3, r8, lsr sp
   35f94:	muleq	r0, ip, r3
   35f98:	andeq	pc, r1, r4, lsr ip	; <UNPREDICTABLE>
   35f9c:	andeq	pc, r1, r0, lsr sp	; <UNPREDICTABLE>
   35fa0:	ldr	r3, [pc, #156]	; 36044 <__printf_chk@plt+0x324a0>
   35fa4:	add	r0, r0, #104	; 0x68
   35fa8:	ldr	ip, [pc, #152]	; 36048 <__printf_chk@plt+0x324a4>
   35fac:	add	r3, pc, r3
   35fb0:	push	{r4, r5, r6, lr}
   35fb4:	sub	sp, sp, #8
   35fb8:	ldr	r5, [r3, ip]
   35fbc:	mov	r4, r2
   35fc0:	mov	r2, sp
   35fc4:	mov	r6, r1
   35fc8:	ldr	r3, [r5]
   35fcc:	str	r3, [sp, #4]
   35fd0:	bl	e248 <__printf_chk@plt+0xa6a4>
   35fd4:	cmp	r0, #0
   35fd8:	bne	36024 <__printf_chk@plt+0x32480>
   35fdc:	cmp	r4, #0
   35fe0:	ldrne	r2, [sp]
   35fe4:	ldreq	r3, [r4]
   35fe8:	movne	r3, r2
   35fec:	strne	r2, [r4]
   35ff0:	cmp	r3, #3
   35ff4:	ldr	r2, [sp, #4]
   35ff8:	subhi	r3, r3, #4
   35ffc:	strhi	r3, [r4]
   36000:	ldrhi	r0, [r6]
   36004:	movls	r0, #0
   36008:	ldr	r3, [r5]
   3600c:	addhi	r0, r0, #4
   36010:	cmp	r2, r3
   36014:	bne	36020 <__printf_chk@plt+0x3247c>
   36018:	add	sp, sp, #8
   3601c:	pop	{r4, r5, r6, pc}
   36020:	bl	36f4 <__stack_chk_fail@plt>
   36024:	bl	5538 <__printf_chk@plt+0x1994>
   36028:	ldr	r1, [pc, #28]	; 3604c <__printf_chk@plt+0x324a8>
   3602c:	add	r1, pc, r1
   36030:	add	r1, r1, #36	; 0x24
   36034:	mov	r2, r0
   36038:	ldr	r0, [pc, #16]	; 36050 <__printf_chk@plt+0x324ac>
   3603c:	add	r0, pc, r0
   36040:	bl	12c64 <__printf_chk@plt+0xf0c0>
   36044:	andeq	r1, r3, r4, asr ip
   36048:	muleq	r0, ip, r3
   3604c:	andeq	pc, r1, r0, lsl #23
   36050:	andeq	pc, r1, ip, ror ip	; <UNPREDICTABLE>
   36054:	subs	r2, r1, #1
   36058:	bxeq	lr
   3605c:	bcc	36234 <__printf_chk@plt+0x32690>
   36060:	cmp	r0, r1
   36064:	bls	36218 <__printf_chk@plt+0x32674>
   36068:	tst	r1, r2
   3606c:	beq	36224 <__printf_chk@plt+0x32680>
   36070:	clz	r3, r0
   36074:	clz	r2, r1
   36078:	sub	r3, r2, r3
   3607c:	rsbs	r3, r3, #31
   36080:	addne	r3, r3, r3, lsl #1
   36084:	mov	r2, #0
   36088:	addne	pc, pc, r3, lsl #2
   3608c:	nop	{0}
   36090:	cmp	r0, r1, lsl #31
   36094:	adc	r2, r2, r2
   36098:	subcs	r0, r0, r1, lsl #31
   3609c:	cmp	r0, r1, lsl #30
   360a0:	adc	r2, r2, r2
   360a4:	subcs	r0, r0, r1, lsl #30
   360a8:	cmp	r0, r1, lsl #29
   360ac:	adc	r2, r2, r2
   360b0:	subcs	r0, r0, r1, lsl #29
   360b4:	cmp	r0, r1, lsl #28
   360b8:	adc	r2, r2, r2
   360bc:	subcs	r0, r0, r1, lsl #28
   360c0:	cmp	r0, r1, lsl #27
   360c4:	adc	r2, r2, r2
   360c8:	subcs	r0, r0, r1, lsl #27
   360cc:	cmp	r0, r1, lsl #26
   360d0:	adc	r2, r2, r2
   360d4:	subcs	r0, r0, r1, lsl #26
   360d8:	cmp	r0, r1, lsl #25
   360dc:	adc	r2, r2, r2
   360e0:	subcs	r0, r0, r1, lsl #25
   360e4:	cmp	r0, r1, lsl #24
   360e8:	adc	r2, r2, r2
   360ec:	subcs	r0, r0, r1, lsl #24
   360f0:	cmp	r0, r1, lsl #23
   360f4:	adc	r2, r2, r2
   360f8:	subcs	r0, r0, r1, lsl #23
   360fc:	cmp	r0, r1, lsl #22
   36100:	adc	r2, r2, r2
   36104:	subcs	r0, r0, r1, lsl #22
   36108:	cmp	r0, r1, lsl #21
   3610c:	adc	r2, r2, r2
   36110:	subcs	r0, r0, r1, lsl #21
   36114:	cmp	r0, r1, lsl #20
   36118:	adc	r2, r2, r2
   3611c:	subcs	r0, r0, r1, lsl #20
   36120:	cmp	r0, r1, lsl #19
   36124:	adc	r2, r2, r2
   36128:	subcs	r0, r0, r1, lsl #19
   3612c:	cmp	r0, r1, lsl #18
   36130:	adc	r2, r2, r2
   36134:	subcs	r0, r0, r1, lsl #18
   36138:	cmp	r0, r1, lsl #17
   3613c:	adc	r2, r2, r2
   36140:	subcs	r0, r0, r1, lsl #17
   36144:	cmp	r0, r1, lsl #16
   36148:	adc	r2, r2, r2
   3614c:	subcs	r0, r0, r1, lsl #16
   36150:	cmp	r0, r1, lsl #15
   36154:	adc	r2, r2, r2
   36158:	subcs	r0, r0, r1, lsl #15
   3615c:	cmp	r0, r1, lsl #14
   36160:	adc	r2, r2, r2
   36164:	subcs	r0, r0, r1, lsl #14
   36168:	cmp	r0, r1, lsl #13
   3616c:	adc	r2, r2, r2
   36170:	subcs	r0, r0, r1, lsl #13
   36174:	cmp	r0, r1, lsl #12
   36178:	adc	r2, r2, r2
   3617c:	subcs	r0, r0, r1, lsl #12
   36180:	cmp	r0, r1, lsl #11
   36184:	adc	r2, r2, r2
   36188:	subcs	r0, r0, r1, lsl #11
   3618c:	cmp	r0, r1, lsl #10
   36190:	adc	r2, r2, r2
   36194:	subcs	r0, r0, r1, lsl #10
   36198:	cmp	r0, r1, lsl #9
   3619c:	adc	r2, r2, r2
   361a0:	subcs	r0, r0, r1, lsl #9
   361a4:	cmp	r0, r1, lsl #8
   361a8:	adc	r2, r2, r2
   361ac:	subcs	r0, r0, r1, lsl #8
   361b0:	cmp	r0, r1, lsl #7
   361b4:	adc	r2, r2, r2
   361b8:	subcs	r0, r0, r1, lsl #7
   361bc:	cmp	r0, r1, lsl #6
   361c0:	adc	r2, r2, r2
   361c4:	subcs	r0, r0, r1, lsl #6
   361c8:	cmp	r0, r1, lsl #5
   361cc:	adc	r2, r2, r2
   361d0:	subcs	r0, r0, r1, lsl #5
   361d4:	cmp	r0, r1, lsl #4
   361d8:	adc	r2, r2, r2
   361dc:	subcs	r0, r0, r1, lsl #4
   361e0:	cmp	r0, r1, lsl #3
   361e4:	adc	r2, r2, r2
   361e8:	subcs	r0, r0, r1, lsl #3
   361ec:	cmp	r0, r1, lsl #2
   361f0:	adc	r2, r2, r2
   361f4:	subcs	r0, r0, r1, lsl #2
   361f8:	cmp	r0, r1, lsl #1
   361fc:	adc	r2, r2, r2
   36200:	subcs	r0, r0, r1, lsl #1
   36204:	cmp	r0, r1
   36208:	adc	r2, r2, r2
   3620c:	subcs	r0, r0, r1
   36210:	mov	r0, r2
   36214:	bx	lr
   36218:	moveq	r0, #1
   3621c:	movne	r0, #0
   36220:	bx	lr
   36224:	clz	r2, r1
   36228:	rsb	r2, r2, #31
   3622c:	lsr	r0, r0, r2
   36230:	bx	lr
   36234:	cmp	r0, #0
   36238:	mvnne	r0, #0
   3623c:	b	36894 <__printf_chk@plt+0x32cf0>
   36240:	cmp	r1, #0
   36244:	beq	36234 <__printf_chk@plt+0x32690>
   36248:	push	{r0, r1, lr}
   3624c:	bl	36054 <__printf_chk@plt+0x324b0>
   36250:	pop	{r1, r2, lr}
   36254:	mul	r3, r2, r0
   36258:	sub	r1, r1, r3
   3625c:	bx	lr
   36260:	cmp	r1, #0
   36264:	beq	36470 <__printf_chk@plt+0x328cc>
   36268:	eor	ip, r0, r1
   3626c:	rsbmi	r1, r1, #0
   36270:	subs	r2, r1, #1
   36274:	beq	3643c <__printf_chk@plt+0x32898>
   36278:	movs	r3, r0
   3627c:	rsbmi	r3, r0, #0
   36280:	cmp	r3, r1
   36284:	bls	36448 <__printf_chk@plt+0x328a4>
   36288:	tst	r1, r2
   3628c:	beq	36458 <__printf_chk@plt+0x328b4>
   36290:	clz	r2, r3
   36294:	clz	r0, r1
   36298:	sub	r2, r0, r2
   3629c:	rsbs	r2, r2, #31
   362a0:	addne	r2, r2, r2, lsl #1
   362a4:	mov	r0, #0
   362a8:	addne	pc, pc, r2, lsl #2
   362ac:	nop	{0}
   362b0:	cmp	r3, r1, lsl #31
   362b4:	adc	r0, r0, r0
   362b8:	subcs	r3, r3, r1, lsl #31
   362bc:	cmp	r3, r1, lsl #30
   362c0:	adc	r0, r0, r0
   362c4:	subcs	r3, r3, r1, lsl #30
   362c8:	cmp	r3, r1, lsl #29
   362cc:	adc	r0, r0, r0
   362d0:	subcs	r3, r3, r1, lsl #29
   362d4:	cmp	r3, r1, lsl #28
   362d8:	adc	r0, r0, r0
   362dc:	subcs	r3, r3, r1, lsl #28
   362e0:	cmp	r3, r1, lsl #27
   362e4:	adc	r0, r0, r0
   362e8:	subcs	r3, r3, r1, lsl #27
   362ec:	cmp	r3, r1, lsl #26
   362f0:	adc	r0, r0, r0
   362f4:	subcs	r3, r3, r1, lsl #26
   362f8:	cmp	r3, r1, lsl #25
   362fc:	adc	r0, r0, r0
   36300:	subcs	r3, r3, r1, lsl #25
   36304:	cmp	r3, r1, lsl #24
   36308:	adc	r0, r0, r0
   3630c:	subcs	r3, r3, r1, lsl #24
   36310:	cmp	r3, r1, lsl #23
   36314:	adc	r0, r0, r0
   36318:	subcs	r3, r3, r1, lsl #23
   3631c:	cmp	r3, r1, lsl #22
   36320:	adc	r0, r0, r0
   36324:	subcs	r3, r3, r1, lsl #22
   36328:	cmp	r3, r1, lsl #21
   3632c:	adc	r0, r0, r0
   36330:	subcs	r3, r3, r1, lsl #21
   36334:	cmp	r3, r1, lsl #20
   36338:	adc	r0, r0, r0
   3633c:	subcs	r3, r3, r1, lsl #20
   36340:	cmp	r3, r1, lsl #19
   36344:	adc	r0, r0, r0
   36348:	subcs	r3, r3, r1, lsl #19
   3634c:	cmp	r3, r1, lsl #18
   36350:	adc	r0, r0, r0
   36354:	subcs	r3, r3, r1, lsl #18
   36358:	cmp	r3, r1, lsl #17
   3635c:	adc	r0, r0, r0
   36360:	subcs	r3, r3, r1, lsl #17
   36364:	cmp	r3, r1, lsl #16
   36368:	adc	r0, r0, r0
   3636c:	subcs	r3, r3, r1, lsl #16
   36370:	cmp	r3, r1, lsl #15
   36374:	adc	r0, r0, r0
   36378:	subcs	r3, r3, r1, lsl #15
   3637c:	cmp	r3, r1, lsl #14
   36380:	adc	r0, r0, r0
   36384:	subcs	r3, r3, r1, lsl #14
   36388:	cmp	r3, r1, lsl #13
   3638c:	adc	r0, r0, r0
   36390:	subcs	r3, r3, r1, lsl #13
   36394:	cmp	r3, r1, lsl #12
   36398:	adc	r0, r0, r0
   3639c:	subcs	r3, r3, r1, lsl #12
   363a0:	cmp	r3, r1, lsl #11
   363a4:	adc	r0, r0, r0
   363a8:	subcs	r3, r3, r1, lsl #11
   363ac:	cmp	r3, r1, lsl #10
   363b0:	adc	r0, r0, r0
   363b4:	subcs	r3, r3, r1, lsl #10
   363b8:	cmp	r3, r1, lsl #9
   363bc:	adc	r0, r0, r0
   363c0:	subcs	r3, r3, r1, lsl #9
   363c4:	cmp	r3, r1, lsl #8
   363c8:	adc	r0, r0, r0
   363cc:	subcs	r3, r3, r1, lsl #8
   363d0:	cmp	r3, r1, lsl #7
   363d4:	adc	r0, r0, r0
   363d8:	subcs	r3, r3, r1, lsl #7
   363dc:	cmp	r3, r1, lsl #6
   363e0:	adc	r0, r0, r0
   363e4:	subcs	r3, r3, r1, lsl #6
   363e8:	cmp	r3, r1, lsl #5
   363ec:	adc	r0, r0, r0
   363f0:	subcs	r3, r3, r1, lsl #5
   363f4:	cmp	r3, r1, lsl #4
   363f8:	adc	r0, r0, r0
   363fc:	subcs	r3, r3, r1, lsl #4
   36400:	cmp	r3, r1, lsl #3
   36404:	adc	r0, r0, r0
   36408:	subcs	r3, r3, r1, lsl #3
   3640c:	cmp	r3, r1, lsl #2
   36410:	adc	r0, r0, r0
   36414:	subcs	r3, r3, r1, lsl #2
   36418:	cmp	r3, r1, lsl #1
   3641c:	adc	r0, r0, r0
   36420:	subcs	r3, r3, r1, lsl #1
   36424:	cmp	r3, r1
   36428:	adc	r0, r0, r0
   3642c:	subcs	r3, r3, r1
   36430:	cmp	ip, #0
   36434:	rsbmi	r0, r0, #0
   36438:	bx	lr
   3643c:	teq	ip, r0
   36440:	rsbmi	r0, r0, #0
   36444:	bx	lr
   36448:	movcc	r0, #0
   3644c:	asreq	r0, ip, #31
   36450:	orreq	r0, r0, #1
   36454:	bx	lr
   36458:	clz	r2, r1
   3645c:	rsb	r2, r2, #31
   36460:	cmp	ip, #0
   36464:	lsr	r0, r3, r2
   36468:	rsbmi	r0, r0, #0
   3646c:	bx	lr
   36470:	cmp	r0, #0
   36474:	mvngt	r0, #-2147483648	; 0x80000000
   36478:	movlt	r0, #-2147483648	; 0x80000000
   3647c:	b	36894 <__printf_chk@plt+0x32cf0>
   36480:	cmp	r1, #0
   36484:	beq	36470 <__printf_chk@plt+0x328cc>
   36488:	push	{r0, r1, lr}
   3648c:	bl	36268 <__printf_chk@plt+0x326c4>
   36490:	pop	{r1, r2, lr}
   36494:	mul	r3, r2, r0
   36498:	sub	r1, r1, r3
   3649c:	bx	lr
   364a0:	eor	r1, r1, #-2147483648	; 0x80000000
   364a4:	b	364ac <__printf_chk@plt+0x32908>
   364a8:	eor	r3, r3, #-2147483648	; 0x80000000
   364ac:	push	{r4, r5, lr}
   364b0:	lsl	r4, r1, #1
   364b4:	lsl	r5, r3, #1
   364b8:	teq	r4, r5
   364bc:	teqeq	r0, r2
   364c0:	orrsne	ip, r4, r0
   364c4:	orrsne	ip, r5, r2
   364c8:	mvnsne	ip, r4, asr #21
   364cc:	mvnsne	ip, r5, asr #21
   364d0:	beq	366bc <__printf_chk@plt+0x32b18>
   364d4:	lsr	r4, r4, #21
   364d8:	rsbs	r5, r4, r5, lsr #21
   364dc:	rsblt	r5, r5, #0
   364e0:	ble	36500 <__printf_chk@plt+0x3295c>
   364e4:	add	r4, r4, r5
   364e8:	eor	r2, r0, r2
   364ec:	eor	r3, r1, r3
   364f0:	eor	r0, r2, r0
   364f4:	eor	r1, r3, r1
   364f8:	eor	r2, r0, r2
   364fc:	eor	r3, r1, r3
   36500:	cmp	r5, #54	; 0x36
   36504:	pophi	{r4, r5, pc}
   36508:	tst	r1, #-2147483648	; 0x80000000
   3650c:	lsl	r1, r1, #12
   36510:	mov	ip, #1048576	; 0x100000
   36514:	orr	r1, ip, r1, lsr #12
   36518:	beq	36524 <__printf_chk@plt+0x32980>
   3651c:	rsbs	r0, r0, #0
   36520:	rsc	r1, r1, #0
   36524:	tst	r3, #-2147483648	; 0x80000000
   36528:	lsl	r3, r3, #12
   3652c:	orr	r3, ip, r3, lsr #12
   36530:	beq	3653c <__printf_chk@plt+0x32998>
   36534:	rsbs	r2, r2, #0
   36538:	rsc	r3, r3, #0
   3653c:	teq	r4, r5
   36540:	beq	366a4 <__printf_chk@plt+0x32b00>
   36544:	sub	r4, r4, #1
   36548:	rsbs	lr, r5, #32
   3654c:	blt	36568 <__printf_chk@plt+0x329c4>
   36550:	lsl	ip, r2, lr
   36554:	adds	r0, r0, r2, lsr r5
   36558:	adc	r1, r1, #0
   3655c:	adds	r0, r0, r3, lsl lr
   36560:	adcs	r1, r1, r3, asr r5
   36564:	b	36584 <__printf_chk@plt+0x329e0>
   36568:	sub	r5, r5, #32
   3656c:	add	lr, lr, #32
   36570:	cmp	r2, #1
   36574:	lsl	ip, r3, lr
   36578:	orrcs	ip, ip, #2
   3657c:	adds	r0, r0, r3, asr r5
   36580:	adcs	r1, r1, r3, asr #31
   36584:	and	r5, r1, #-2147483648	; 0x80000000
   36588:	bpl	36598 <__printf_chk@plt+0x329f4>
   3658c:	rsbs	ip, ip, #0
   36590:	rscs	r0, r0, #0
   36594:	rsc	r1, r1, #0
   36598:	cmp	r1, #1048576	; 0x100000
   3659c:	bcc	365dc <__printf_chk@plt+0x32a38>
   365a0:	cmp	r1, #2097152	; 0x200000
   365a4:	bcc	365c4 <__printf_chk@plt+0x32a20>
   365a8:	lsrs	r1, r1, #1
   365ac:	rrxs	r0, r0
   365b0:	rrx	ip, ip
   365b4:	add	r4, r4, #1
   365b8:	lsl	r2, r4, #21
   365bc:	cmn	r2, #4194304	; 0x400000
   365c0:	bcs	3671c <__printf_chk@plt+0x32b78>
   365c4:	cmp	ip, #-2147483648	; 0x80000000
   365c8:	lsrseq	ip, r0, #1
   365cc:	adcs	r0, r0, #0
   365d0:	adc	r1, r1, r4, lsl #20
   365d4:	orr	r1, r1, r5
   365d8:	pop	{r4, r5, pc}
   365dc:	lsls	ip, ip, #1
   365e0:	adcs	r0, r0, r0
   365e4:	adc	r1, r1, r1
   365e8:	tst	r1, #1048576	; 0x100000
   365ec:	sub	r4, r4, #1
   365f0:	bne	365c4 <__printf_chk@plt+0x32a20>
   365f4:	teq	r1, #0
   365f8:	moveq	r1, r0
   365fc:	moveq	r0, #0
   36600:	clz	r3, r1
   36604:	addeq	r3, r3, #32
   36608:	sub	r3, r3, #11
   3660c:	subs	r2, r3, #32
   36610:	bge	36634 <__printf_chk@plt+0x32a90>
   36614:	adds	r2, r2, #12
   36618:	ble	36630 <__printf_chk@plt+0x32a8c>
   3661c:	add	ip, r2, #20
   36620:	rsb	r2, r2, #12
   36624:	lsl	r0, r1, ip
   36628:	lsr	r1, r1, r2
   3662c:	b	36644 <__printf_chk@plt+0x32aa0>
   36630:	add	r2, r2, #20
   36634:	rsble	ip, r2, #32
   36638:	lsl	r1, r1, r2
   3663c:	orrle	r1, r1, r0, lsr ip
   36640:	lslle	r0, r0, r2
   36644:	subs	r4, r4, r3
   36648:	addge	r1, r1, r4, lsl #20
   3664c:	orrge	r1, r1, r5
   36650:	popge	{r4, r5, pc}
   36654:	mvn	r4, r4
   36658:	subs	r4, r4, #31
   3665c:	bge	36698 <__printf_chk@plt+0x32af4>
   36660:	adds	r4, r4, #12
   36664:	bgt	36680 <__printf_chk@plt+0x32adc>
   36668:	add	r4, r4, #20
   3666c:	rsb	r2, r4, #32
   36670:	lsr	r0, r0, r4
   36674:	orr	r0, r0, r1, lsl r2
   36678:	orr	r1, r5, r1, lsr r4
   3667c:	pop	{r4, r5, pc}
   36680:	rsb	r4, r4, #12
   36684:	rsb	r2, r4, #32
   36688:	lsr	r0, r0, r2
   3668c:	orr	r0, r0, r1, lsl r4
   36690:	mov	r1, r5
   36694:	pop	{r4, r5, pc}
   36698:	lsr	r0, r1, r4
   3669c:	mov	r1, r5
   366a0:	pop	{r4, r5, pc}
   366a4:	teq	r4, #0
   366a8:	eor	r3, r3, #1048576	; 0x100000
   366ac:	eoreq	r1, r1, #1048576	; 0x100000
   366b0:	addeq	r4, r4, #1
   366b4:	subne	r5, r5, #1
   366b8:	b	36544 <__printf_chk@plt+0x329a0>
   366bc:	mvns	ip, r4, asr #21
   366c0:	mvnsne	ip, r5, asr #21
   366c4:	beq	3672c <__printf_chk@plt+0x32b88>
   366c8:	teq	r4, r5
   366cc:	teqeq	r0, r2
   366d0:	beq	366e4 <__printf_chk@plt+0x32b40>
   366d4:	orrs	ip, r4, r0
   366d8:	moveq	r1, r3
   366dc:	moveq	r0, r2
   366e0:	pop	{r4, r5, pc}
   366e4:	teq	r1, r3
   366e8:	movne	r1, #0
   366ec:	movne	r0, #0
   366f0:	popne	{r4, r5, pc}
   366f4:	lsrs	ip, r4, #21
   366f8:	bne	3670c <__printf_chk@plt+0x32b68>
   366fc:	lsls	r0, r0, #1
   36700:	adcs	r1, r1, r1
   36704:	orrcs	r1, r1, #-2147483648	; 0x80000000
   36708:	pop	{r4, r5, pc}
   3670c:	adds	r4, r4, #4194304	; 0x400000
   36710:	addcc	r1, r1, #1048576	; 0x100000
   36714:	popcc	{r4, r5, pc}
   36718:	and	r5, r1, #-2147483648	; 0x80000000
   3671c:	orr	r1, r5, #2130706432	; 0x7f000000
   36720:	orr	r1, r1, #15728640	; 0xf00000
   36724:	mov	r0, #0
   36728:	pop	{r4, r5, pc}
   3672c:	mvns	ip, r4, asr #21
   36730:	movne	r1, r3
   36734:	movne	r0, r2
   36738:	mvnseq	ip, r5, asr #21
   3673c:	movne	r3, r1
   36740:	movne	r2, r0
   36744:	orrs	r4, r0, r1, lsl #12
   36748:	orrseq	r5, r2, r3, lsl #12
   3674c:	teqeq	r1, r3
   36750:	orrne	r1, r1, #524288	; 0x80000
   36754:	pop	{r4, r5, pc}
   36758:	teq	r0, #0
   3675c:	moveq	r1, #0
   36760:	bxeq	lr
   36764:	push	{r4, r5, lr}
   36768:	mov	r4, #1024	; 0x400
   3676c:	add	r4, r4, #50	; 0x32
   36770:	mov	r5, #0
   36774:	mov	r1, #0
   36778:	b	365f4 <__printf_chk@plt+0x32a50>
   3677c:	teq	r0, #0
   36780:	moveq	r1, #0
   36784:	bxeq	lr
   36788:	push	{r4, r5, lr}
   3678c:	mov	r4, #1024	; 0x400
   36790:	add	r4, r4, #50	; 0x32
   36794:	ands	r5, r0, #-2147483648	; 0x80000000
   36798:	rsbmi	r0, r0, #0
   3679c:	mov	r1, #0
   367a0:	b	365f4 <__printf_chk@plt+0x32a50>
   367a4:	lsls	r2, r0, #1
   367a8:	asr	r1, r2, #3
   367ac:	rrx	r1, r1
   367b0:	lsl	r0, r2, #28
   367b4:	andsne	r3, r2, #-16777216	; 0xff000000
   367b8:	teqne	r3, #-16777216	; 0xff000000
   367bc:	eorne	r1, r1, #939524096	; 0x38000000
   367c0:	bxne	lr
   367c4:	teq	r2, #0
   367c8:	teqne	r3, #-16777216	; 0xff000000
   367cc:	bxeq	lr
   367d0:	push	{r4, r5, lr}
   367d4:	mov	r4, #896	; 0x380
   367d8:	and	r5, r1, #-2147483648	; 0x80000000
   367dc:	bic	r1, r1, #-2147483648	; 0x80000000
   367e0:	b	365f4 <__printf_chk@plt+0x32a50>
   367e4:	orrs	r2, r0, r1
   367e8:	bxeq	lr
   367ec:	push	{r4, r5, lr}
   367f0:	mov	r5, #0
   367f4:	b	36814 <__printf_chk@plt+0x32c70>
   367f8:	orrs	r2, r0, r1
   367fc:	bxeq	lr
   36800:	push	{r4, r5, lr}
   36804:	ands	r5, r1, #-2147483648	; 0x80000000
   36808:	bpl	36814 <__printf_chk@plt+0x32c70>
   3680c:	rsbs	r0, r0, #0
   36810:	rsc	r1, r1, #0
   36814:	mov	r4, #1024	; 0x400
   36818:	add	r4, r4, #50	; 0x32
   3681c:	lsrs	ip, r1, #22
   36820:	beq	36598 <__printf_chk@plt+0x329f4>
   36824:	mov	r2, #3
   36828:	lsrs	ip, ip, #3
   3682c:	addne	r2, r2, #3
   36830:	lsrs	ip, ip, #3
   36834:	addne	r2, r2, #3
   36838:	add	r2, r2, ip, lsr #3
   3683c:	rsb	r3, r2, #32
   36840:	lsl	ip, r0, r3
   36844:	lsr	r0, r0, r2
   36848:	orr	r0, r0, r1, lsl r3
   3684c:	lsr	r1, r1, r2
   36850:	add	r4, r4, r2
   36854:	b	36598 <__printf_chk@plt+0x329f4>
   36858:	cmp	r3, #0
   3685c:	cmpeq	r2, #0
   36860:	bne	36878 <__printf_chk@plt+0x32cd4>
   36864:	cmp	r1, #0
   36868:	cmpeq	r0, #0
   3686c:	mvnne	r1, #0
   36870:	mvnne	r0, #0
   36874:	b	36894 <__printf_chk@plt+0x32cf0>
   36878:	sub	sp, sp, #8
   3687c:	push	{sp, lr}
   36880:	bl	369ec <__printf_chk@plt+0x32e48>
   36884:	ldr	lr, [sp, #4]
   36888:	add	sp, sp, #8
   3688c:	pop	{r2, r3}
   36890:	bx	lr
   36894:	push	{r1, lr}
   36898:	mov	r0, #8
   3689c:	bl	37fc <raise@plt>
   368a0:	pop	{r1, pc}
   368a4:	cmp	r1, #0
   368a8:	add	r1, r0, r1
   368ac:	push	{r3, lr}
   368b0:	blt	368d0 <__printf_chk@plt+0x32d2c>
   368b4:	cmp	r1, r0
   368b8:	movge	r0, #0
   368bc:	movlt	r0, #1
   368c0:	cmp	r0, #0
   368c4:	bne	368e0 <__printf_chk@plt+0x32d3c>
   368c8:	mov	r0, r1
   368cc:	pop	{r3, pc}
   368d0:	cmp	r1, r0
   368d4:	movle	r0, #0
   368d8:	movgt	r0, #1
   368dc:	b	368c0 <__printf_chk@plt+0x32d1c>
   368e0:	bl	352c <abort@plt>
   368e4:	cmp	r1, #0
   368e8:	rsb	r1, r1, r0
   368ec:	push	{r3, lr}
   368f0:	blt	36910 <__printf_chk@plt+0x32d6c>
   368f4:	cmp	r1, r0
   368f8:	movle	r0, #0
   368fc:	movgt	r0, #1
   36900:	cmp	r0, #0
   36904:	bne	36920 <__printf_chk@plt+0x32d7c>
   36908:	mov	r0, r1
   3690c:	pop	{r3, pc}
   36910:	cmp	r1, r0
   36914:	movge	r0, #0
   36918:	movlt	r0, #1
   3691c:	b	36900 <__printf_chk@plt+0x32d5c>
   36920:	bl	352c <abort@plt>
   36924:	smull	r0, r1, r0, r1
   36928:	push	{r3, lr}
   3692c:	cmp	r1, r0, asr #31
   36930:	popeq	{r3, pc}
   36934:	bl	352c <abort@plt>
   36938:	cmp	r0, #0
   3693c:	rsb	r0, r0, #0
   36940:	push	{r3, lr}
   36944:	lsrlt	r3, r0, #31
   36948:	blt	36958 <__printf_chk@plt+0x32db4>
   3694c:	cmp	r0, #0
   36950:	movle	r3, #0
   36954:	movgt	r3, #1
   36958:	cmp	r3, #0
   3695c:	popeq	{r3, pc}
   36960:	bl	352c <abort@plt>
   36964:	andeq	r0, r0, r0
   36968:	vmov	d7, r0, r1
   3696c:	vldr	d5, [pc, #44]	; 369a0 <__printf_chk@plt+0x32dfc>
   36970:	vldr	d6, [pc, #48]	; 369a8 <__printf_chk@plt+0x32e04>
   36974:	mov	r0, #0
   36978:	vmul.f64	d5, d7, d5
   3697c:	vcvt.u32.f64	s9, d5
   36980:	vcvt.f64.u32	d5, s9
   36984:	vmov	r1, s9
   36988:	vmls.f64	d7, d5, d6
   3698c:	vcvt.u32.f64	s14, d7
   36990:	vmov	r3, s14
   36994:	orr	r0, r0, r3
   36998:	bx	lr
   3699c:	nop	{0}
   369a0:	andeq	r0, r0, r0
   369a4:	ldclcc	0, cr0, [r0]
   369a8:	andeq	r0, r0, r0
   369ac:	mvnsmi	r0, r0
   369b0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   369b4:	mov	r8, r2
   369b8:	mov	r6, r0
   369bc:	mov	r7, r1
   369c0:	mov	sl, r3
   369c4:	ldr	r9, [sp, #32]
   369c8:	bl	36a28 <__printf_chk@plt+0x32e84>
   369cc:	umull	r4, r5, r8, r0
   369d0:	mul	r8, r8, r1
   369d4:	mla	r2, r0, sl, r8
   369d8:	add	r5, r2, r5
   369dc:	subs	r4, r6, r4
   369e0:	sbc	r5, r7, r5
   369e4:	strd	r4, [r9]
   369e8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   369ec:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   369f0:	mov	r8, r2
   369f4:	mov	r6, r0
   369f8:	mov	r7, r1
   369fc:	mov	r5, r3
   36a00:	ldr	r9, [sp, #32]
   36a04:	bl	36eb4 <__printf_chk@plt+0x33310>
   36a08:	mul	r3, r0, r5
   36a0c:	umull	r4, r5, r0, r8
   36a10:	mla	r8, r8, r1, r3
   36a14:	add	r5, r8, r5
   36a18:	subs	r4, r6, r4
   36a1c:	sbc	r5, r7, r5
   36a20:	strd	r4, [r9]
   36a24:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   36a28:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   36a2c:	rsbs	r4, r0, #0
   36a30:	rsc	r5, r1, #0
   36a34:	cmp	r1, #0
   36a38:	mvn	r6, #0
   36a3c:	sub	sp, sp, #12
   36a40:	movge	r4, r0
   36a44:	movge	r5, r1
   36a48:	movge	r6, #0
   36a4c:	cmp	r3, #0
   36a50:	blt	36c88 <__printf_chk@plt+0x330e4>
   36a54:	cmp	r3, #0
   36a58:	mov	sl, r4
   36a5c:	mov	ip, r5
   36a60:	mov	r0, r2
   36a64:	mov	r1, r3
   36a68:	mov	r8, r2
   36a6c:	mov	r7, r4
   36a70:	mov	r9, r5
   36a74:	bne	36b6c <__printf_chk@plt+0x32fc8>
   36a78:	cmp	r2, r5
   36a7c:	bls	36ba8 <__printf_chk@plt+0x33004>
   36a80:	clz	r3, r2
   36a84:	cmp	r3, #0
   36a88:	rsbne	r2, r3, #32
   36a8c:	lslne	r8, r0, r3
   36a90:	lsrne	r2, r4, r2
   36a94:	lslne	r7, r4, r3
   36a98:	orrne	r9, r2, r5, lsl r3
   36a9c:	lsr	r4, r8, #16
   36aa0:	uxth	sl, r8
   36aa4:	mov	r1, r4
   36aa8:	mov	r0, r9
   36aac:	bl	36054 <__printf_chk@plt+0x324b0>
   36ab0:	mov	r1, r4
   36ab4:	mov	fp, r0
   36ab8:	mov	r0, r9
   36abc:	bl	36240 <__printf_chk@plt+0x3269c>
   36ac0:	mul	r0, sl, fp
   36ac4:	lsr	r2, r7, #16
   36ac8:	orr	r1, r2, r1, lsl #16
   36acc:	cmp	r0, r1
   36ad0:	bls	36af4 <__printf_chk@plt+0x32f50>
   36ad4:	adds	r1, r1, r8
   36ad8:	sub	r3, fp, #1
   36adc:	bcs	36af0 <__printf_chk@plt+0x32f4c>
   36ae0:	cmp	r0, r1
   36ae4:	subhi	fp, fp, #2
   36ae8:	addhi	r1, r1, r8
   36aec:	bhi	36af4 <__printf_chk@plt+0x32f50>
   36af0:	mov	fp, r3
   36af4:	rsb	r9, r0, r1
   36af8:	mov	r1, r4
   36afc:	uxth	r7, r7
   36b00:	mov	r0, r9
   36b04:	bl	36054 <__printf_chk@plt+0x324b0>
   36b08:	mov	r1, r4
   36b0c:	mov	r5, r0
   36b10:	mov	r0, r9
   36b14:	bl	36240 <__printf_chk@plt+0x3269c>
   36b18:	mul	sl, sl, r5
   36b1c:	orr	r1, r7, r1, lsl #16
   36b20:	cmp	sl, r1
   36b24:	bls	36b44 <__printf_chk@plt+0x32fa0>
   36b28:	adds	r8, r1, r8
   36b2c:	sub	r3, r5, #1
   36b30:	bcs	36b40 <__printf_chk@plt+0x32f9c>
   36b34:	cmp	sl, r8
   36b38:	subhi	r5, r5, #2
   36b3c:	bhi	36b44 <__printf_chk@plt+0x32fa0>
   36b40:	mov	r5, r3
   36b44:	orr	r3, r5, fp, lsl #16
   36b48:	mov	r4, #0
   36b4c:	cmp	r6, #0
   36b50:	mov	r0, r3
   36b54:	mov	r1, r4
   36b58:	beq	36b64 <__printf_chk@plt+0x32fc0>
   36b5c:	rsbs	r0, r0, #0
   36b60:	rsc	r1, r1, #0
   36b64:	add	sp, sp, #12
   36b68:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   36b6c:	cmp	r3, r5
   36b70:	movhi	r4, #0
   36b74:	movhi	r3, r4
   36b78:	bhi	36b4c <__printf_chk@plt+0x32fa8>
   36b7c:	clz	r5, r1
   36b80:	cmp	r5, #0
   36b84:	bne	36d74 <__printf_chk@plt+0x331d0>
   36b88:	cmp	r1, ip
   36b8c:	cmpcs	r2, sl
   36b90:	movhi	r4, #0
   36b94:	movls	r4, #1
   36b98:	movls	r3, #1
   36b9c:	movls	r4, r5
   36ba0:	movhi	r3, r4
   36ba4:	b	36b4c <__printf_chk@plt+0x32fa8>
   36ba8:	cmp	r2, #0
   36bac:	bne	36bc0 <__printf_chk@plt+0x3301c>
   36bb0:	mov	r1, r2
   36bb4:	mov	r0, #1
   36bb8:	bl	36054 <__printf_chk@plt+0x324b0>
   36bbc:	mov	r8, r0
   36bc0:	clz	r3, r8
   36bc4:	cmp	r3, #0
   36bc8:	bne	36c98 <__printf_chk@plt+0x330f4>
   36bcc:	rsb	r9, r8, r9
   36bd0:	lsr	r5, r8, #16
   36bd4:	uxth	sl, r8
   36bd8:	mov	r4, #1
   36bdc:	mov	r1, r5
   36be0:	mov	r0, r9
   36be4:	bl	36054 <__printf_chk@plt+0x324b0>
   36be8:	mov	r1, r5
   36bec:	mov	fp, r0
   36bf0:	mov	r0, r9
   36bf4:	bl	36240 <__printf_chk@plt+0x3269c>
   36bf8:	mul	r0, sl, fp
   36bfc:	lsr	r2, r7, #16
   36c00:	orr	r1, r2, r1, lsl #16
   36c04:	cmp	r0, r1
   36c08:	bls	36c28 <__printf_chk@plt+0x33084>
   36c0c:	adds	r1, r1, r8
   36c10:	sub	r3, fp, #1
   36c14:	bcs	36e94 <__printf_chk@plt+0x332f0>
   36c18:	cmp	r0, r1
   36c1c:	subhi	fp, fp, #2
   36c20:	addhi	r1, r1, r8
   36c24:	bls	36e94 <__printf_chk@plt+0x332f0>
   36c28:	rsb	r2, r0, r1
   36c2c:	mov	r1, r5
   36c30:	str	r2, [sp]
   36c34:	uxth	r7, r7
   36c38:	mov	r0, r2
   36c3c:	bl	36054 <__printf_chk@plt+0x324b0>
   36c40:	ldr	r2, [sp]
   36c44:	mov	r1, r5
   36c48:	mov	r9, r0
   36c4c:	mov	r0, r2
   36c50:	bl	36240 <__printf_chk@plt+0x3269c>
   36c54:	mul	sl, sl, r9
   36c58:	orr	r1, r7, r1, lsl #16
   36c5c:	cmp	sl, r1
   36c60:	bls	36c80 <__printf_chk@plt+0x330dc>
   36c64:	adds	r8, r1, r8
   36c68:	sub	r3, r9, #1
   36c6c:	bcs	36c7c <__printf_chk@plt+0x330d8>
   36c70:	cmp	sl, r8
   36c74:	subhi	r9, r9, #2
   36c78:	bhi	36c80 <__printf_chk@plt+0x330dc>
   36c7c:	mov	r9, r3
   36c80:	orr	r3, r9, fp, lsl #16
   36c84:	b	36b4c <__printf_chk@plt+0x32fa8>
   36c88:	mvn	r6, r6
   36c8c:	rsbs	r2, r2, #0
   36c90:	rsc	r3, r3, #0
   36c94:	b	36a54 <__printf_chk@plt+0x32eb0>
   36c98:	lsl	r8, r8, r3
   36c9c:	rsb	fp, r3, #32
   36ca0:	lsr	r4, r9, fp
   36ca4:	lsr	fp, r7, fp
   36ca8:	lsr	r5, r8, #16
   36cac:	orr	fp, fp, r9, lsl r3
   36cb0:	mov	r0, r4
   36cb4:	lsl	r7, r7, r3
   36cb8:	mov	r1, r5
   36cbc:	uxth	sl, r8
   36cc0:	bl	36054 <__printf_chk@plt+0x324b0>
   36cc4:	mov	r1, r5
   36cc8:	mov	r3, r0
   36ccc:	mov	r0, r4
   36cd0:	str	r3, [sp]
   36cd4:	bl	36240 <__printf_chk@plt+0x3269c>
   36cd8:	ldr	r3, [sp]
   36cdc:	lsr	r2, fp, #16
   36ce0:	mul	r0, sl, r3
   36ce4:	orr	r1, r2, r1, lsl #16
   36ce8:	cmp	r0, r1
   36cec:	bls	36d0c <__printf_chk@plt+0x33168>
   36cf0:	adds	r1, r1, r8
   36cf4:	sub	r2, r3, #1
   36cf8:	bcs	36eac <__printf_chk@plt+0x33308>
   36cfc:	cmp	r0, r1
   36d00:	subhi	r3, r3, #2
   36d04:	addhi	r1, r1, r8
   36d08:	bls	36eac <__printf_chk@plt+0x33308>
   36d0c:	rsb	r9, r0, r1
   36d10:	mov	r1, r5
   36d14:	str	r3, [sp]
   36d18:	uxth	fp, fp
   36d1c:	mov	r0, r9
   36d20:	bl	36054 <__printf_chk@plt+0x324b0>
   36d24:	mov	r1, r5
   36d28:	mov	r4, r0
   36d2c:	mov	r0, r9
   36d30:	bl	36240 <__printf_chk@plt+0x3269c>
   36d34:	mul	r9, sl, r4
   36d38:	ldr	r3, [sp]
   36d3c:	orr	r1, fp, r1, lsl #16
   36d40:	cmp	r9, r1
   36d44:	bls	36d68 <__printf_chk@plt+0x331c4>
   36d48:	adds	r1, r1, r8
   36d4c:	sub	r2, r4, #1
   36d50:	bcs	36d64 <__printf_chk@plt+0x331c0>
   36d54:	cmp	r9, r1
   36d58:	subhi	r4, r4, #2
   36d5c:	addhi	r1, r1, r8
   36d60:	bhi	36d68 <__printf_chk@plt+0x331c4>
   36d64:	mov	r4, r2
   36d68:	rsb	r9, r9, r1
   36d6c:	orr	r4, r4, r3, lsl #16
   36d70:	b	36bdc <__printf_chk@plt+0x33038>
   36d74:	rsb	sl, r5, #32
   36d78:	lsl	r3, r2, r5
   36d7c:	lsr	r0, r2, sl
   36d80:	lsr	r2, ip, sl
   36d84:	orr	r4, r0, r1, lsl r5
   36d88:	lsr	sl, r7, sl
   36d8c:	mov	r0, r2
   36d90:	orr	sl, sl, ip, lsl r5
   36d94:	lsr	r9, r4, #16
   36d98:	str	r3, [sp, #4]
   36d9c:	str	r2, [sp]
   36da0:	uxth	fp, r4
   36da4:	mov	r1, r9
   36da8:	bl	36054 <__printf_chk@plt+0x324b0>
   36dac:	ldr	r2, [sp]
   36db0:	mov	r1, r9
   36db4:	mov	r8, r0
   36db8:	mov	r0, r2
   36dbc:	bl	36240 <__printf_chk@plt+0x3269c>
   36dc0:	mul	r0, fp, r8
   36dc4:	lsr	r2, sl, #16
   36dc8:	orr	r1, r2, r1, lsl #16
   36dcc:	cmp	r0, r1
   36dd0:	bls	36df0 <__printf_chk@plt+0x3324c>
   36dd4:	adds	r1, r1, r4
   36dd8:	sub	r2, r8, #1
   36ddc:	bcs	36ea4 <__printf_chk@plt+0x33300>
   36de0:	cmp	r0, r1
   36de4:	subhi	r8, r8, #2
   36de8:	addhi	r1, r1, r4
   36dec:	bls	36ea4 <__printf_chk@plt+0x33300>
   36df0:	rsb	ip, r0, r1
   36df4:	mov	r1, r9
   36df8:	str	ip, [sp]
   36dfc:	mov	r0, ip
   36e00:	bl	36054 <__printf_chk@plt+0x324b0>
   36e04:	ldr	ip, [sp]
   36e08:	mov	r1, r9
   36e0c:	mov	r2, r0
   36e10:	mov	r0, ip
   36e14:	str	r2, [sp]
   36e18:	bl	36240 <__printf_chk@plt+0x3269c>
   36e1c:	ldr	r2, [sp]
   36e20:	uxth	ip, sl
   36e24:	mul	fp, fp, r2
   36e28:	orr	ip, ip, r1, lsl #16
   36e2c:	cmp	fp, ip
   36e30:	bls	36e50 <__printf_chk@plt+0x332ac>
   36e34:	adds	ip, ip, r4
   36e38:	sub	r1, r2, #1
   36e3c:	bcs	36e9c <__printf_chk@plt+0x332f8>
   36e40:	cmp	fp, ip
   36e44:	subhi	r2, r2, #2
   36e48:	addhi	ip, ip, r4
   36e4c:	bls	36e9c <__printf_chk@plt+0x332f8>
   36e50:	ldr	r0, [sp, #4]
   36e54:	orr	r1, r2, r8, lsl #16
   36e58:	rsb	fp, fp, ip
   36e5c:	umull	r2, r3, r1, r0
   36e60:	cmp	fp, r3
   36e64:	bcc	36e88 <__printf_chk@plt+0x332e4>
   36e68:	movne	r4, #0
   36e6c:	moveq	r4, #1
   36e70:	cmp	r2, r7, lsl r5
   36e74:	movls	r4, #0
   36e78:	andhi	r4, r4, #1
   36e7c:	cmp	r4, #0
   36e80:	moveq	r3, r1
   36e84:	beq	36b4c <__printf_chk@plt+0x32fa8>
   36e88:	sub	r3, r1, #1
   36e8c:	mov	r4, #0
   36e90:	b	36b4c <__printf_chk@plt+0x32fa8>
   36e94:	mov	fp, r3
   36e98:	b	36c28 <__printf_chk@plt+0x33084>
   36e9c:	mov	r2, r1
   36ea0:	b	36e50 <__printf_chk@plt+0x332ac>
   36ea4:	mov	r8, r2
   36ea8:	b	36df0 <__printf_chk@plt+0x3324c>
   36eac:	mov	r3, r2
   36eb0:	b	36d0c <__printf_chk@plt+0x33168>
   36eb4:	cmp	r3, #0
   36eb8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   36ebc:	mov	r6, r0
   36ec0:	sub	sp, sp, #12
   36ec4:	mov	r5, r1
   36ec8:	mov	r7, r0
   36ecc:	mov	r4, r2
   36ed0:	mov	r8, r1
   36ed4:	bne	36fb4 <__printf_chk@plt+0x33410>
   36ed8:	cmp	r2, r1
   36edc:	bls	36ff0 <__printf_chk@plt+0x3344c>
   36ee0:	clz	r3, r2
   36ee4:	cmp	r3, #0
   36ee8:	rsbne	r8, r3, #32
   36eec:	lslne	r4, r2, r3
   36ef0:	lsrne	r8, r0, r8
   36ef4:	lslne	r7, r0, r3
   36ef8:	orrne	r8, r8, r1, lsl r3
   36efc:	lsr	r5, r4, #16
   36f00:	uxth	sl, r4
   36f04:	mov	r1, r5
   36f08:	mov	r0, r8
   36f0c:	bl	36054 <__printf_chk@plt+0x324b0>
   36f10:	mov	r1, r5
   36f14:	mov	r9, r0
   36f18:	mov	r0, r8
   36f1c:	bl	36240 <__printf_chk@plt+0x3269c>
   36f20:	mul	r0, sl, r9
   36f24:	lsr	r3, r7, #16
   36f28:	orr	r1, r3, r1, lsl #16
   36f2c:	cmp	r0, r1
   36f30:	bls	36f54 <__printf_chk@plt+0x333b0>
   36f34:	adds	r1, r1, r4
   36f38:	sub	r2, r9, #1
   36f3c:	bcs	36f50 <__printf_chk@plt+0x333ac>
   36f40:	cmp	r0, r1
   36f44:	subhi	r9, r9, #2
   36f48:	addhi	r1, r1, r4
   36f4c:	bhi	36f54 <__printf_chk@plt+0x333b0>
   36f50:	mov	r9, r2
   36f54:	rsb	r8, r0, r1
   36f58:	mov	r1, r5
   36f5c:	uxth	r7, r7
   36f60:	mov	r0, r8
   36f64:	bl	36054 <__printf_chk@plt+0x324b0>
   36f68:	mov	r1, r5
   36f6c:	mov	r6, r0
   36f70:	mov	r0, r8
   36f74:	bl	36240 <__printf_chk@plt+0x3269c>
   36f78:	mul	sl, sl, r6
   36f7c:	orr	r1, r7, r1, lsl #16
   36f80:	cmp	sl, r1
   36f84:	bls	36fa0 <__printf_chk@plt+0x333fc>
   36f88:	adds	r4, r1, r4
   36f8c:	sub	r3, r6, #1
   36f90:	bcs	3729c <__printf_chk@plt+0x336f8>
   36f94:	cmp	sl, r4
   36f98:	subhi	r6, r6, #2
   36f9c:	bls	3729c <__printf_chk@plt+0x336f8>
   36fa0:	orr	r0, r6, r9, lsl #16
   36fa4:	mov	r6, #0
   36fa8:	mov	r1, r6
   36fac:	add	sp, sp, #12
   36fb0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   36fb4:	cmp	r3, r1
   36fb8:	movhi	r6, #0
   36fbc:	movhi	r0, r6
   36fc0:	bhi	36fa8 <__printf_chk@plt+0x33404>
   36fc4:	clz	r7, r3
   36fc8:	cmp	r7, #0
   36fcc:	bne	370cc <__printf_chk@plt+0x33528>
   36fd0:	cmp	r3, r1
   36fd4:	cmpcs	r2, r6
   36fd8:	movhi	r6, #0
   36fdc:	movls	r6, #1
   36fe0:	movls	r0, #1
   36fe4:	movls	r6, r7
   36fe8:	movhi	r0, r6
   36fec:	b	36fa8 <__printf_chk@plt+0x33404>
   36ff0:	cmp	r2, #0
   36ff4:	bne	37008 <__printf_chk@plt+0x33464>
   36ff8:	mov	r1, r2
   36ffc:	mov	r0, #1
   37000:	bl	36054 <__printf_chk@plt+0x324b0>
   37004:	mov	r4, r0
   37008:	clz	r3, r4
   3700c:	cmp	r3, #0
   37010:	bne	371c8 <__printf_chk@plt+0x33624>
   37014:	rsb	r5, r4, r5
   37018:	lsr	r8, r4, #16
   3701c:	uxth	sl, r4
   37020:	mov	r6, #1
   37024:	mov	r1, r8
   37028:	mov	r0, r5
   3702c:	bl	36054 <__printf_chk@plt+0x324b0>
   37030:	mov	r1, r8
   37034:	mov	r9, r0
   37038:	mov	r0, r5
   3703c:	bl	36240 <__printf_chk@plt+0x3269c>
   37040:	mul	r0, sl, r9
   37044:	lsr	r3, r7, #16
   37048:	orr	r1, r3, r1, lsl #16
   3704c:	cmp	r0, r1
   37050:	bls	37070 <__printf_chk@plt+0x334cc>
   37054:	adds	r1, r1, r4
   37058:	sub	r2, r9, #1
   3705c:	bcs	372a4 <__printf_chk@plt+0x33700>
   37060:	cmp	r0, r1
   37064:	subhi	r9, r9, #2
   37068:	addhi	r1, r1, r4
   3706c:	bls	372a4 <__printf_chk@plt+0x33700>
   37070:	rsb	fp, r0, r1
   37074:	mov	r1, r8
   37078:	uxth	r7, r7
   3707c:	mov	r0, fp
   37080:	bl	36054 <__printf_chk@plt+0x324b0>
   37084:	mov	r1, r8
   37088:	mov	r5, r0
   3708c:	mov	r0, fp
   37090:	bl	36240 <__printf_chk@plt+0x3269c>
   37094:	mul	sl, sl, r5
   37098:	orr	r1, r7, r1, lsl #16
   3709c:	cmp	sl, r1
   370a0:	bls	370bc <__printf_chk@plt+0x33518>
   370a4:	adds	r4, r1, r4
   370a8:	sub	r3, r5, #1
   370ac:	bcs	372ac <__printf_chk@plt+0x33708>
   370b0:	cmp	sl, r4
   370b4:	subhi	r5, r5, #2
   370b8:	bls	372ac <__printf_chk@plt+0x33708>
   370bc:	orr	r0, r5, r9, lsl #16
   370c0:	mov	r1, r6
   370c4:	add	sp, sp, #12
   370c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   370cc:	rsb	r1, r7, #32
   370d0:	lsl	r0, r2, r7
   370d4:	lsr	r2, r2, r1
   370d8:	lsr	fp, r5, r1
   370dc:	orr	r8, r2, r3, lsl r7
   370e0:	lsr	r1, r6, r1
   370e4:	str	r0, [sp, #4]
   370e8:	orr	r5, r1, r5, lsl r7
   370ec:	lsr	r9, r8, #16
   370f0:	mov	r0, fp
   370f4:	uxth	sl, r8
   370f8:	mov	r1, r9
   370fc:	bl	36054 <__printf_chk@plt+0x324b0>
   37100:	mov	r1, r9
   37104:	mov	r4, r0
   37108:	mov	r0, fp
   3710c:	bl	36240 <__printf_chk@plt+0x3269c>
   37110:	mul	r0, sl, r4
   37114:	lsr	ip, r5, #16
   37118:	orr	r1, ip, r1, lsl #16
   3711c:	cmp	r0, r1
   37120:	bls	37134 <__printf_chk@plt+0x33590>
   37124:	adds	r1, r1, r8
   37128:	sub	r2, r4, #1
   3712c:	bcc	372c8 <__printf_chk@plt+0x33724>
   37130:	mov	r4, r2
   37134:	rsb	ip, r0, r1
   37138:	mov	r1, r9
   3713c:	str	ip, [sp]
   37140:	uxth	r5, r5
   37144:	mov	r0, ip
   37148:	bl	36054 <__printf_chk@plt+0x324b0>
   3714c:	ldr	ip, [sp]
   37150:	mov	r1, r9
   37154:	mov	fp, r0
   37158:	mov	r0, ip
   3715c:	bl	36240 <__printf_chk@plt+0x3269c>
   37160:	mul	sl, sl, fp
   37164:	orr	r1, r5, r1, lsl #16
   37168:	cmp	sl, r1
   3716c:	bls	37180 <__printf_chk@plt+0x335dc>
   37170:	adds	r1, r1, r8
   37174:	sub	r2, fp, #1
   37178:	bcc	372b4 <__printf_chk@plt+0x33710>
   3717c:	mov	fp, r2
   37180:	ldr	r3, [sp, #4]
   37184:	orr	r0, fp, r4, lsl #16
   37188:	rsb	sl, sl, r1
   3718c:	umull	r4, r5, r0, r3
   37190:	cmp	sl, r5
   37194:	bcc	371b4 <__printf_chk@plt+0x33610>
   37198:	movne	r3, #0
   3719c:	moveq	r3, #1
   371a0:	cmp	r4, r6, lsl r7
   371a4:	movls	r6, #0
   371a8:	andhi	r6, r3, #1
   371ac:	cmp	r6, #0
   371b0:	beq	36fa8 <__printf_chk@plt+0x33404>
   371b4:	mov	r6, #0
   371b8:	sub	r0, r0, #1
   371bc:	mov	r1, r6
   371c0:	add	sp, sp, #12
   371c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   371c8:	lsl	r4, r4, r3
   371cc:	rsb	r9, r3, #32
   371d0:	lsr	r2, r5, r9
   371d4:	lsr	r9, r6, r9
   371d8:	lsr	r8, r4, #16
   371dc:	orr	r9, r9, r5, lsl r3
   371e0:	mov	r0, r2
   371e4:	lsl	r7, r6, r3
   371e8:	mov	r1, r8
   371ec:	str	r2, [sp]
   371f0:	bl	36054 <__printf_chk@plt+0x324b0>
   371f4:	ldr	r2, [sp]
   371f8:	mov	r1, r8
   371fc:	uxth	sl, r4
   37200:	mov	fp, r0
   37204:	mov	r0, r2
   37208:	bl	36240 <__printf_chk@plt+0x3269c>
   3720c:	mul	r0, sl, fp
   37210:	lsr	r3, r9, #16
   37214:	orr	r1, r3, r1, lsl #16
   37218:	cmp	r0, r1
   3721c:	bls	3723c <__printf_chk@plt+0x33698>
   37220:	adds	r1, r1, r4
   37224:	sub	r3, fp, #1
   37228:	bcs	372dc <__printf_chk@plt+0x33738>
   3722c:	cmp	r0, r1
   37230:	subhi	fp, fp, #2
   37234:	addhi	r1, r1, r4
   37238:	bls	372dc <__printf_chk@plt+0x33738>
   3723c:	rsb	r5, r0, r1
   37240:	mov	r1, r8
   37244:	uxth	r9, r9
   37248:	mov	r0, r5
   3724c:	bl	36054 <__printf_chk@plt+0x324b0>
   37250:	mov	r1, r8
   37254:	mov	r6, r0
   37258:	mov	r0, r5
   3725c:	bl	36240 <__printf_chk@plt+0x3269c>
   37260:	mul	r5, sl, r6
   37264:	orr	r1, r9, r1, lsl #16
   37268:	cmp	r5, r1
   3726c:	bls	37290 <__printf_chk@plt+0x336ec>
   37270:	adds	r1, r1, r4
   37274:	sub	r3, r6, #1
   37278:	bcs	3728c <__printf_chk@plt+0x336e8>
   3727c:	cmp	r5, r1
   37280:	subhi	r6, r6, #2
   37284:	addhi	r1, r1, r4
   37288:	bhi	37290 <__printf_chk@plt+0x336ec>
   3728c:	mov	r6, r3
   37290:	rsb	r5, r5, r1
   37294:	orr	r6, r6, fp, lsl #16
   37298:	b	37024 <__printf_chk@plt+0x33480>
   3729c:	mov	r6, r3
   372a0:	b	36fa0 <__printf_chk@plt+0x333fc>
   372a4:	mov	r9, r2
   372a8:	b	37070 <__printf_chk@plt+0x334cc>
   372ac:	mov	r5, r3
   372b0:	b	370bc <__printf_chk@plt+0x33518>
   372b4:	cmp	sl, r1
   372b8:	subhi	fp, fp, #2
   372bc:	addhi	r1, r1, r8
   372c0:	bhi	37180 <__printf_chk@plt+0x335dc>
   372c4:	b	3717c <__printf_chk@plt+0x335d8>
   372c8:	cmp	r0, r1
   372cc:	subhi	r4, r4, #2
   372d0:	addhi	r1, r1, r8
   372d4:	bhi	37134 <__printf_chk@plt+0x33590>
   372d8:	b	37130 <__printf_chk@plt+0x3358c>
   372dc:	mov	fp, r3
   372e0:	b	3723c <__printf_chk@plt+0x33698>

000372e4 <__libc_csu_init@@Base>:
   372e4:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   372e8:	mov	r7, r0
   372ec:	ldr	r6, [pc, #76]	; 37340 <__libc_csu_init@@Base+0x5c>
   372f0:	mov	r8, r1
   372f4:	ldr	r5, [pc, #72]	; 37344 <__libc_csu_init@@Base+0x60>
   372f8:	mov	r9, r2
   372fc:	add	r6, pc, r6
   37300:	bl	30e0 <_init@@Base>
   37304:	add	r5, pc, r5
   37308:	rsb	r6, r5, r6
   3730c:	asrs	r6, r6, #2
   37310:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   37314:	sub	r5, r5, #4
   37318:	mov	r4, #0
   3731c:	add	r4, r4, #1
   37320:	ldr	r3, [r5, #4]!
   37324:	mov	r0, r7
   37328:	mov	r1, r8
   3732c:	mov	r2, r9
   37330:	blx	r3
   37334:	cmp	r4, r6
   37338:	bne	3731c <__libc_csu_init@@Base+0x38>
   3733c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   37340:	andeq	pc, r2, r4, ror #30
   37344:	andeq	pc, r2, r8, asr pc	; <UNPREDICTABLE>

00037348 <__libc_csu_fini@@Base>:
   37348:	bx	lr
   3734c:	ldr	r3, [pc, #28]	; 37370 <__libc_csu_fini@@Base+0x28>
   37350:	mov	r1, #0
   37354:	ldr	r2, [pc, #24]	; 37374 <__libc_csu_fini@@Base+0x2c>
   37358:	add	r3, pc, r3
   3735c:	ldr	r3, [r3, r2]
   37360:	cmp	r3, #0
   37364:	ldrne	r2, [r3]
   37368:	moveq	r2, r3
   3736c:	b	3760 <__cxa_atexit@plt>
   37370:	andeq	r0, r3, r8, lsr #17
   37374:			; <UNDEFINED> instruction: 0x000003b0

Disassembly of section .fini:

00037378 <_fini@@Base>:
   37378:	push	{r3, lr}
   3737c:	pop	{r3, pc}
