<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OT-DW1000: openthread-master/third_party/synopsys/embarc_emsk_bsp/inc/arc/arc_cache.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="Open-Thread-Logo-200x42.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OT-DW1000
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_fe649ec14e5e3782f227cc9e4abd38da.html">openthread-master</a></li><li class="navelem"><a class="el" href="dir_7d90705f0e33e4f611d5ec5bfa470328.html">third_party</a></li><li class="navelem"><a class="el" href="dir_1dcfd2d39bf94829c9ade6c6fbf890a8.html">synopsys</a></li><li class="navelem"><a class="el" href="dir_a11529cdf3cab5dff349bcd2252b28c1.html">embarc_emsk_bsp</a></li><li class="navelem"><a class="el" href="dir_b7b7103df462c36776968ca2ed9f1824.html">inc</a></li><li class="navelem"><a class="el" href="dir_db6f59e377f5eb4e6b94feab0be804cb.html">arc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">arc_cache.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>header file of cache module  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="emb_a_r_c__toolchain_8h_source.html">inc/embARC_toolchain.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="arc_8h_source.html">inc/arc/arc.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="arc__builtin_8h_source.html">inc/arc/arc_builtin.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="arc__exception_8h_source.html">inc/arc/arc_exception.h</a>&quot;</code><br />
</div>
<p><a href="arc__cache_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">instruction cache control register related definition</div></td></tr>
<tr><td colspan="2"><div class="groupText"></div></td></tr>
<tr class="memitem:a89588be391940bb908fac67345fbc64b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8h.html#a89588be391940bb908fac67345fbc64b">IC_CTRL_IC_ENABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a89588be391940bb908fac67345fbc64b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b1837f2e109d4394dded75f3b680be2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8h.html#a8b1837f2e109d4394dded75f3b680be2">IC_CTRL_IC_DISABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a8b1837f2e109d4394dded75f3b680be2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58b146a52b956f6f1d0e0329ea17ccc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8h.html#a58b146a52b956f6f1d0e0329ea17ccc1">IC_CTRL_DIRECT_ACCESS</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a58b146a52b956f6f1d0e0329ea17ccc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9d26d7c4d98f519c5d20fa9031eeaee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8h.html#ad9d26d7c4d98f519c5d20fa9031eeaee">IC_CTRL_INDIRECT_ACCESS</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="separator:ad9d26d7c4d98f519c5d20fa9031eeaee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69a15333c7c721cf4ef4a62f5ada1711"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8h.html#a69a15333c7c721cf4ef4a62f5ada1711">IC_CTRL_OP_SUCCEEDED</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="separator:a69a15333c7c721cf4ef4a62f5ada1711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">data cache control register related definition</div></td></tr>
<tr><td colspan="2"><div class="groupText"></div></td></tr>
<tr class="memitem:a639cae40b38816d74ef5f622c6e9bfe7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8h.html#a639cae40b38816d74ef5f622c6e9bfe7">IC_CTRL_I</a></td></tr>
<tr class="separator:a639cae40b38816d74ef5f622c6e9bfe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94b39308cfd002663d63689cda868a09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8h.html#a94b39308cfd002663d63689cda868a09">DC_CTRL_DC_ENABLE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a94b39308cfd002663d63689cda868a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c1a63346f607c480d88d68b40ac3cef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8h.html#a5c1a63346f607c480d88d68b40ac3cef">DC_CTRL_DC_DISABLE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:a5c1a63346f607c480d88d68b40ac3cef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65272db83521f6977dfd0a46468952ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8h.html#a65272db83521f6977dfd0a46468952ba">DC_CTRL_INVALID_ONLY</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a65272db83521f6977dfd0a46468952ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad39e2ba72c52a7531bed72e5c53ceb64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8h.html#ad39e2ba72c52a7531bed72e5c53ceb64">DC_CTRL_INVALID_FLUSH</a>&#160;&#160;&#160;0x40</td></tr>
<tr class="separator:ad39e2ba72c52a7531bed72e5c53ceb64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0adad0cc819a38dfa21b2a8ce5a77b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8h.html#ae0adad0cc819a38dfa21b2a8ce5a77b5">DC_CTRL_ENABLE_FLUSH_LOCKED</a>&#160;&#160;&#160;0x80</td></tr>
<tr class="separator:ae0adad0cc819a38dfa21b2a8ce5a77b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dcb9d71ecace8c648c4b525a8bc6190"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8h.html#a8dcb9d71ecace8c648c4b525a8bc6190">DC_CTRL_DISABLE_FLUSH_LOCKED</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a8dcb9d71ecace8c648c4b525a8bc6190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2f3f57da7299e52cdb89ec2e53b4de8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8h.html#ac2f3f57da7299e52cdb89ec2e53b4de8">DC_CTRL_FLUSH_STATUS</a>&#160;&#160;&#160;0x100</td></tr>
<tr class="separator:ac2f3f57da7299e52cdb89ec2e53b4de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e9537539df989260d4041b86212db79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8h.html#a2e9537539df989260d4041b86212db79">DC_CTRL_DIRECT_ACCESS</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:a2e9537539df989260d4041b86212db79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6018a2516d040b1f7cab03b37883eb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8h.html#ab6018a2516d040b1f7cab03b37883eb1">DC_CTRL_INDIRECT_ACCESS</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="separator:ab6018a2516d040b1f7cab03b37883eb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb1e748794870e28d437a192b88b60b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8h.html#acb1e748794870e28d437a192b88b60b3">DC_CTRL_OP_SUCCEEDED</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="separator:acb1e748794870e28d437a192b88b60b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">instruction cache related inline function</div></td></tr>
<tr class="memitem:a3283605cba3118e42141a52664a7a69e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___t_o_o_l_c_h_a_i_n.html#ga66ac72ac51eb46131f009dfe028123e7">Inline</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8h.html#a3283605cba3118e42141a52664a7a69e">icache_available</a> (void)</td></tr>
<tr class="memdesc:a3283605cba3118e42141a52664a7a69e"><td class="mdescLeft">&#160;</td><td class="mdescRight">check whether instruction cache is available, 0 for not available, &gt;0 for available  <a href="#a3283605cba3118e42141a52664a7a69e">More...</a><br /></td></tr>
<tr class="separator:a3283605cba3118e42141a52664a7a69e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e518fd2161a950ba63bf5344e930fae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___t_o_o_l_c_h_a_i_n.html#ga66ac72ac51eb46131f009dfe028123e7">Inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8h.html#a2e518fd2161a950ba63bf5344e930fae">icache_enable</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> icache_en_mask)</td></tr>
<tr class="memdesc:a2e518fd2161a950ba63bf5344e930fae"><td class="mdescLeft">&#160;</td><td class="mdescRight">enable instruction cache  <a href="#a2e518fd2161a950ba63bf5344e930fae">More...</a><br /></td></tr>
<tr class="separator:a2e518fd2161a950ba63bf5344e930fae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a123100ba87b65281603052f5e7983934"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___t_o_o_l_c_h_a_i_n.html#ga66ac72ac51eb46131f009dfe028123e7">Inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8h.html#a123100ba87b65281603052f5e7983934">icache_disable</a> (void)</td></tr>
<tr class="memdesc:a123100ba87b65281603052f5e7983934"><td class="mdescLeft">&#160;</td><td class="mdescRight">disable instruction cache  <a href="#a123100ba87b65281603052f5e7983934">More...</a><br /></td></tr>
<tr class="separator:a123100ba87b65281603052f5e7983934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74ed3ac7b1755054941c94632ab0d409"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___t_o_o_l_c_h_a_i_n.html#ga66ac72ac51eb46131f009dfe028123e7">Inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8h.html#a74ed3ac7b1755054941c94632ab0d409">icache_invalidate</a> (void)</td></tr>
<tr class="memdesc:a74ed3ac7b1755054941c94632ab0d409"><td class="mdescLeft">&#160;</td><td class="mdescRight">invalidate the entire instruction cache  <a href="#a74ed3ac7b1755054941c94632ab0d409">More...</a><br /></td></tr>
<tr class="separator:a74ed3ac7b1755054941c94632ab0d409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae562cc8cbdbf3ad8707b46b9c32dc8c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___t_o_o_l_c_h_a_i_n.html#ga66ac72ac51eb46131f009dfe028123e7">Inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8h.html#ae562cc8cbdbf3ad8707b46b9c32dc8c1">icache_invalidate_line</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> address)</td></tr>
<tr class="memdesc:ae562cc8cbdbf3ad8707b46b9c32dc8c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">invalidate specific cache line  <a href="#ae562cc8cbdbf3ad8707b46b9c32dc8c1">More...</a><br /></td></tr>
<tr class="separator:ae562cc8cbdbf3ad8707b46b9c32dc8c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26dbe00651013802d3b8a7ad4565ec36"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___t_o_o_l_c_h_a_i_n.html#ga66ac72ac51eb46131f009dfe028123e7">Inline</a> <a class="el" href="stdint_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8h.html#a26dbe00651013802d3b8a7ad4565ec36">icache_lock_line</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> address)</td></tr>
<tr class="memdesc:a26dbe00651013802d3b8a7ad4565ec36"><td class="mdescLeft">&#160;</td><td class="mdescRight">lock specific cache line  <a href="#a26dbe00651013802d3b8a7ad4565ec36">More...</a><br /></td></tr>
<tr class="separator:a26dbe00651013802d3b8a7ad4565ec36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39066bae5c76a364a9764ca535c4fe8e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___t_o_o_l_c_h_a_i_n.html#ga66ac72ac51eb46131f009dfe028123e7">Inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8h.html#a39066bae5c76a364a9764ca535c4fe8e">icache_access_mode</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> mode)</td></tr>
<tr class="memdesc:a39066bae5c76a364a9764ca535c4fe8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">set icache access mode  <a href="#a39066bae5c76a364a9764ca535c4fe8e">More...</a><br /></td></tr>
<tr class="separator:a39066bae5c76a364a9764ca535c4fe8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">data cache related inline functions</div></td></tr>
<tr class="memitem:a2865fcd615aecb1cfea37f209a17f0b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___t_o_o_l_c_h_a_i_n.html#ga66ac72ac51eb46131f009dfe028123e7">Inline</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8h.html#a2865fcd615aecb1cfea37f209a17f0b6">dcache_available</a> (void)</td></tr>
<tr class="memdesc:a2865fcd615aecb1cfea37f209a17f0b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">check whether data cache is available, 0 for not available, &gt;0 for available  <a href="#a2865fcd615aecb1cfea37f209a17f0b6">More...</a><br /></td></tr>
<tr class="separator:a2865fcd615aecb1cfea37f209a17f0b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe35f8ca9a557b9394e2b801b84ea031"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___t_o_o_l_c_h_a_i_n.html#ga66ac72ac51eb46131f009dfe028123e7">Inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8h.html#afe35f8ca9a557b9394e2b801b84ea031">dcache_invalidate</a> (void)</td></tr>
<tr class="memdesc:afe35f8ca9a557b9394e2b801b84ea031"><td class="mdescLeft">&#160;</td><td class="mdescRight">invalidate the entire data cache  <a href="#afe35f8ca9a557b9394e2b801b84ea031">More...</a><br /></td></tr>
<tr class="separator:afe35f8ca9a557b9394e2b801b84ea031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9678bf43d5ebac35593b6120c521c75a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___t_o_o_l_c_h_a_i_n.html#ga66ac72ac51eb46131f009dfe028123e7">Inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8h.html#a9678bf43d5ebac35593b6120c521c75a">dcache_invalidate_line</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> address)</td></tr>
<tr class="memdesc:a9678bf43d5ebac35593b6120c521c75a"><td class="mdescLeft">&#160;</td><td class="mdescRight">invalidate the specific cache line  <a href="#a9678bf43d5ebac35593b6120c521c75a">More...</a><br /></td></tr>
<tr class="separator:a9678bf43d5ebac35593b6120c521c75a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96b13e35715c2e1ae83f991d2c8e0b59"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___t_o_o_l_c_h_a_i_n.html#ga66ac72ac51eb46131f009dfe028123e7">Inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8h.html#a96b13e35715c2e1ae83f991d2c8e0b59">dcache_enable</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> dcache_en_mask)</td></tr>
<tr class="memdesc:a96b13e35715c2e1ae83f991d2c8e0b59"><td class="mdescLeft">&#160;</td><td class="mdescRight">enable data cache  <a href="#a96b13e35715c2e1ae83f991d2c8e0b59">More...</a><br /></td></tr>
<tr class="separator:a96b13e35715c2e1ae83f991d2c8e0b59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa520bede19111ccdecc72f13a1998474"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___t_o_o_l_c_h_a_i_n.html#ga66ac72ac51eb46131f009dfe028123e7">Inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8h.html#aa520bede19111ccdecc72f13a1998474">dcache_disable</a> (void)</td></tr>
<tr class="memdesc:aa520bede19111ccdecc72f13a1998474"><td class="mdescLeft">&#160;</td><td class="mdescRight">disable data cache  <a href="#aa520bede19111ccdecc72f13a1998474">More...</a><br /></td></tr>
<tr class="separator:aa520bede19111ccdecc72f13a1998474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8053b9c4705de17adfaf962e8b348c3c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___t_o_o_l_c_h_a_i_n.html#ga66ac72ac51eb46131f009dfe028123e7">Inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8h.html#a8053b9c4705de17adfaf962e8b348c3c">dcache_flush</a> (void)</td></tr>
<tr class="memdesc:a8053b9c4705de17adfaf962e8b348c3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">flush data cache  <a href="#a8053b9c4705de17adfaf962e8b348c3c">More...</a><br /></td></tr>
<tr class="separator:a8053b9c4705de17adfaf962e8b348c3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a905611d458ccec8f6ed984ca541cdc04"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___t_o_o_l_c_h_a_i_n.html#ga66ac72ac51eb46131f009dfe028123e7">Inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8h.html#a905611d458ccec8f6ed984ca541cdc04">dcache_flush_line</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> address)</td></tr>
<tr class="memdesc:a905611d458ccec8f6ed984ca541cdc04"><td class="mdescLeft">&#160;</td><td class="mdescRight">flush the specific data cache line  <a href="#a905611d458ccec8f6ed984ca541cdc04">More...</a><br /></td></tr>
<tr class="separator:a905611d458ccec8f6ed984ca541cdc04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff88b1dee48572a46c012e97f7b822b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___t_o_o_l_c_h_a_i_n.html#ga66ac72ac51eb46131f009dfe028123e7">Inline</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8h.html#aff88b1dee48572a46c012e97f7b822b6">dcache_lock_line</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> address)</td></tr>
<tr class="memdesc:aff88b1dee48572a46c012e97f7b822b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">lock the specific data cache line  <a href="#aff88b1dee48572a46c012e97f7b822b6">More...</a><br /></td></tr>
<tr class="separator:aff88b1dee48572a46c012e97f7b822b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e194aa415489e2982983c6f71c21cc8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___t_o_o_l_c_h_a_i_n.html#ga66ac72ac51eb46131f009dfe028123e7">Inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8h.html#a1e194aa415489e2982983c6f71c21cc8">dcache_access_mode</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> mode)</td></tr>
<tr class="memdesc:a1e194aa415489e2982983c6f71c21cc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">set dcache access mode  <a href="#a1e194aa415489e2982983c6f71c21cc8">More...</a><br /></td></tr>
<tr class="separator:a1e194aa415489e2982983c6f71c21cc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">declarations of cache related functions</div></td></tr>
<tr class="memitem:a6f0c3d1cb5e164571bf826622a20c65e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8h.html#a6f0c3d1cb5e164571bf826622a20c65e">icache_invalidate_mlines</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> start_addr, <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> size)</td></tr>
<tr class="memdesc:a6f0c3d1cb5e164571bf826622a20c65e"><td class="mdescLeft">&#160;</td><td class="mdescRight">invalidate multi instruction cache lines  <a href="#a6f0c3d1cb5e164571bf826622a20c65e">More...</a><br /></td></tr>
<tr class="separator:a6f0c3d1cb5e164571bf826622a20c65e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48f9fb90008431f06fcb385d9f67fc8c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8h.html#a48f9fb90008431f06fcb385d9f67fc8c">icache_lock_mlines</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> start_addr, <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> size)</td></tr>
<tr class="memdesc:a48f9fb90008431f06fcb385d9f67fc8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">lock multi lines in instruction cache  <a href="#a48f9fb90008431f06fcb385d9f67fc8c">More...</a><br /></td></tr>
<tr class="separator:a48f9fb90008431f06fcb385d9f67fc8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3efe68d04d6fd03795066a79f032059f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8h.html#a3efe68d04d6fd03795066a79f032059f">icache_direct_write</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> cache_addr, <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> tag, <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> data)</td></tr>
<tr class="memdesc:a3efe68d04d6fd03795066a79f032059f"><td class="mdescLeft">&#160;</td><td class="mdescRight">directly write icache internal ram  <a href="#a3efe68d04d6fd03795066a79f032059f">More...</a><br /></td></tr>
<tr class="separator:a3efe68d04d6fd03795066a79f032059f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6444cdd20acd74647d4959dea9a2dd36"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8h.html#a6444cdd20acd74647d4959dea9a2dd36">icache_direct_read</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> cache_addr, <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *tag, <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *data)</td></tr>
<tr class="memdesc:a6444cdd20acd74647d4959dea9a2dd36"><td class="mdescLeft">&#160;</td><td class="mdescRight">directly read icache internal ram  <a href="#a6444cdd20acd74647d4959dea9a2dd36">More...</a><br /></td></tr>
<tr class="separator:a6444cdd20acd74647d4959dea9a2dd36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a438d802e1198870ae27d3ff22512ef20"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8h.html#a438d802e1198870ae27d3ff22512ef20">icache_indirect_read</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> mem_addr, <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *tag, <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *data)</td></tr>
<tr class="memdesc:a438d802e1198870ae27d3ff22512ef20"><td class="mdescLeft">&#160;</td><td class="mdescRight">indirectly read icache internal ram  <a href="#a438d802e1198870ae27d3ff22512ef20">More...</a><br /></td></tr>
<tr class="separator:a438d802e1198870ae27d3ff22512ef20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59d602ce2dc5882749c4efb11d4afd45"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8h.html#a59d602ce2dc5882749c4efb11d4afd45">dcache_invalidate_mlines</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> start_addr, <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> size)</td></tr>
<tr class="memdesc:a59d602ce2dc5882749c4efb11d4afd45"><td class="mdescLeft">&#160;</td><td class="mdescRight">invalidate multi data cache lines  <a href="#a59d602ce2dc5882749c4efb11d4afd45">More...</a><br /></td></tr>
<tr class="separator:a59d602ce2dc5882749c4efb11d4afd45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22809d879f9791c65001e86ff559434c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8h.html#a22809d879f9791c65001e86ff559434c">dcache_flush_mlines</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> start_addr, <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> size)</td></tr>
<tr class="memdesc:a22809d879f9791c65001e86ff559434c"><td class="mdescLeft">&#160;</td><td class="mdescRight">flush multi lines in data cache  <a href="#a22809d879f9791c65001e86ff559434c">More...</a><br /></td></tr>
<tr class="separator:a22809d879f9791c65001e86ff559434c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04d4e5c837e79cc0eaffe1e462b744bc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8h.html#a04d4e5c837e79cc0eaffe1e462b744bc">dcache_lock_mlines</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> start_addr, <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> size)</td></tr>
<tr class="memdesc:a04d4e5c837e79cc0eaffe1e462b744bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">lock multi lines in data cache  <a href="#a04d4e5c837e79cc0eaffe1e462b744bc">More...</a><br /></td></tr>
<tr class="separator:a04d4e5c837e79cc0eaffe1e462b744bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfdca8296f41bd31cc9e5643a8d24e32"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8h.html#abfdca8296f41bd31cc9e5643a8d24e32">dcache_direct_write</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> cache_addr, <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> tag, <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> data)</td></tr>
<tr class="memdesc:abfdca8296f41bd31cc9e5643a8d24e32"><td class="mdescLeft">&#160;</td><td class="mdescRight">directly write dcache internal ram  <a href="#abfdca8296f41bd31cc9e5643a8d24e32">More...</a><br /></td></tr>
<tr class="separator:abfdca8296f41bd31cc9e5643a8d24e32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10472449765a96cb2eeab9fb89f188da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8h.html#a10472449765a96cb2eeab9fb89f188da">dcache_direct_read</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> cache_addr, <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *tag, <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *data)</td></tr>
<tr class="memdesc:a10472449765a96cb2eeab9fb89f188da"><td class="mdescLeft">&#160;</td><td class="mdescRight">directly read dcache internal ram  <a href="#a10472449765a96cb2eeab9fb89f188da">More...</a><br /></td></tr>
<tr class="separator:a10472449765a96cb2eeab9fb89f188da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c6a7e168e8daf46938f6c8a63318e1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8h.html#a9c6a7e168e8daf46938f6c8a63318e1f">dcache_indirect_read</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> mem_addr, <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *tag, <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *data)</td></tr>
<tr class="memdesc:a9c6a7e168e8daf46938f6c8a63318e1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">indirectly read dcache internal ram  <a href="#a9c6a7e168e8daf46938f6c8a63318e1f">More...</a><br /></td></tr>
<tr class="separator:a9c6a7e168e8daf46938f6c8a63318e1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bda12adc92ba421f24f6e836051db9c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arc__cache_8h.html#a6bda12adc92ba421f24f6e836051db9c">arc_cache_init</a> (void)</td></tr>
<tr class="memdesc:a6bda12adc92ba421f24f6e836051db9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">initialize cache  <a href="#a6bda12adc92ba421f24f6e836051db9c">More...</a><br /></td></tr>
<tr class="separator:a6bda12adc92ba421f24f6e836051db9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>header file of cache module </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a5c1a63346f607c480d88d68b40ac3cef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c1a63346f607c480d88d68b40ac3cef">&#9670;&nbsp;</a></span>DC_CTRL_DC_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DC_CTRL_DC_DISABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>disable data cache </p>

</div>
</div>
<a id="a94b39308cfd002663d63689cda868a09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94b39308cfd002663d63689cda868a09">&#9670;&nbsp;</a></span>DC_CTRL_DC_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DC_CTRL_DC_ENABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>enable data cache </p>

</div>
</div>
<a id="a2e9537539df989260d4041b86212db79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e9537539df989260d4041b86212db79">&#9670;&nbsp;</a></span>DC_CTRL_DIRECT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DC_CTRL_DIRECT_ACCESS&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>direct access mode </p>

</div>
</div>
<a id="a8dcb9d71ecace8c648c4b525a8bc6190"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dcb9d71ecace8c648c4b525a8bc6190">&#9670;&nbsp;</a></span>DC_CTRL_DISABLE_FLUSH_LOCKED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DC_CTRL_DISABLE_FLUSH_LOCKED&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>the locked data cache cannot be flushed </p>

</div>
</div>
<a id="ae0adad0cc819a38dfa21b2a8ce5a77b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0adad0cc819a38dfa21b2a8ce5a77b5">&#9670;&nbsp;</a></span>DC_CTRL_ENABLE_FLUSH_LOCKED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DC_CTRL_ENABLE_FLUSH_LOCKED&#160;&#160;&#160;0x80</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>the locked data cache can be flushed </p>

</div>
</div>
<a id="ac2f3f57da7299e52cdb89ec2e53b4de8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2f3f57da7299e52cdb89ec2e53b4de8">&#9670;&nbsp;</a></span>DC_CTRL_FLUSH_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DC_CTRL_FLUSH_STATUS&#160;&#160;&#160;0x100</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>flush status </p>

</div>
</div>
<a id="ab6018a2516d040b1f7cab03b37883eb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6018a2516d040b1f7cab03b37883eb1">&#9670;&nbsp;</a></span>DC_CTRL_INDIRECT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DC_CTRL_INDIRECT_ACCESS&#160;&#160;&#160;0x20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>indirect access mode </p>

</div>
</div>
<a id="ad39e2ba72c52a7531bed72e5c53ceb64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad39e2ba72c52a7531bed72e5c53ceb64">&#9670;&nbsp;</a></span>DC_CTRL_INVALID_FLUSH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DC_CTRL_INVALID_FLUSH&#160;&#160;&#160;0x40</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>invalid and flush data cache </p>

</div>
</div>
<a id="a65272db83521f6977dfd0a46468952ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65272db83521f6977dfd0a46468952ba">&#9670;&nbsp;</a></span>DC_CTRL_INVALID_ONLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DC_CTRL_INVALID_ONLY&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>invalid data cache only </p>

</div>
</div>
<a id="acb1e748794870e28d437a192b88b60b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb1e748794870e28d437a192b88b60b3">&#9670;&nbsp;</a></span>DC_CTRL_OP_SUCCEEDED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DC_CTRL_OP_SUCCEEDED&#160;&#160;&#160;0x4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>data cache operation succeeded </p>

</div>
</div>
<a id="a58b146a52b956f6f1d0e0329ea17ccc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58b146a52b956f6f1d0e0329ea17ccc1">&#9670;&nbsp;</a></span>IC_CTRL_DIRECT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IC_CTRL_DIRECT_ACCESS&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>direct access mode </p>

</div>
</div>
<a id="a639cae40b38816d74ef5f622c6e9bfe7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a639cae40b38816d74ef5f622c6e9bfe7">&#9670;&nbsp;</a></span>IC_CTRL_I</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IC_CTRL_I</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b1837f2e109d4394dded75f3b680be2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b1837f2e109d4394dded75f3b680be2">&#9670;&nbsp;</a></span>IC_CTRL_IC_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IC_CTRL_IC_DISABLE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>disable instruction cache </p>

</div>
</div>
<a id="a89588be391940bb908fac67345fbc64b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89588be391940bb908fac67345fbc64b">&#9670;&nbsp;</a></span>IC_CTRL_IC_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IC_CTRL_IC_ENABLE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>enable instruction cache </p>

</div>
</div>
<a id="ad9d26d7c4d98f519c5d20fa9031eeaee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9d26d7c4d98f519c5d20fa9031eeaee">&#9670;&nbsp;</a></span>IC_CTRL_INDIRECT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IC_CTRL_INDIRECT_ACCESS&#160;&#160;&#160;0x20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>indirect access mode </p>

</div>
</div>
<a id="a69a15333c7c721cf4ef4a62f5ada1711"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69a15333c7c721cf4ef4a62f5ada1711">&#9670;&nbsp;</a></span>IC_CTRL_OP_SUCCEEDED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IC_CTRL_OP_SUCCEEDED&#160;&#160;&#160;0x8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>instruction cache operation succeeded </p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a6bda12adc92ba421f24f6e836051db9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bda12adc92ba421f24f6e836051db9c">&#9670;&nbsp;</a></span>arc_cache_init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void arc_cache_init </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>initialize cache </p>
<ol type="1">
<li>invalidate icache and dcache</li>
<li>Only support ARCv2 cache </li>
</ol>

</div>
</div>
<a id="a1e194aa415489e2982983c6f71c21cc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e194aa415489e2982983c6f71c21cc8">&#9670;&nbsp;</a></span>dcache_access_mode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___t_o_o_l_c_h_a_i_n.html#ga66ac72ac51eb46131f009dfe028123e7">Inline</a> void dcache_access_mode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>mode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>set dcache access mode </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">mode,access</td><td>mode, 1: indirect access 0:direct access </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a2865fcd615aecb1cfea37f209a17f0b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2865fcd615aecb1cfea37f209a17f0b6">&#9670;&nbsp;</a></span>dcache_available()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___t_o_o_l_c_h_a_i_n.html#ga66ac72ac51eb46131f009dfe028123e7">Inline</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> dcache_available </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>check whether data cache is available, 0 for not available, &gt;0 for available </p>

</div>
</div>
<a id="a10472449765a96cb2eeab9fb89f188da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10472449765a96cb2eeab9fb89f188da">&#9670;&nbsp;</a></span>dcache_direct_read()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> dcache_direct_read </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>cache_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *&#160;</td>
          <td class="paramname"><em>tag</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>directly read dcache internal ram </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">cache_addr,dcache</td><td>internal address(way+index+offset) </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">tag</td><td>cache tag to read </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">data</td><td>cache data to read </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0, succeeded, -1, failed </dd></dl>

</div>
</div>
<a id="abfdca8296f41bd31cc9e5643a8d24e32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfdca8296f41bd31cc9e5643a8d24e32">&#9670;&nbsp;</a></span>dcache_direct_write()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> dcache_direct_write </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>cache_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>tag</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>directly write dcache internal ram </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">cache_addr,dcache</td><td>internal address(way+index+offset) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">tag</td><td>cache tag to write </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data</td><td>cache data to write </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0, succeeded, -1, failed </dd></dl>

</div>
</div>
<a id="aa520bede19111ccdecc72f13a1998474"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa520bede19111ccdecc72f13a1998474">&#9670;&nbsp;</a></span>dcache_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___t_o_o_l_c_h_a_i_n.html#ga66ac72ac51eb46131f009dfe028123e7">Inline</a> void dcache_disable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>disable data cache </p>

</div>
</div>
<a id="a96b13e35715c2e1ae83f991d2c8e0b59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96b13e35715c2e1ae83f991d2c8e0b59">&#9670;&nbsp;</a></span>dcache_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___t_o_o_l_c_h_a_i_n.html#ga66ac72ac51eb46131f009dfe028123e7">Inline</a> void dcache_enable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>dcache_en_mask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>enable data cache </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dcache_en_mask</td><td>operation mask </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a8053b9c4705de17adfaf962e8b348c3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8053b9c4705de17adfaf962e8b348c3c">&#9670;&nbsp;</a></span>dcache_flush()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___t_o_o_l_c_h_a_i_n.html#ga66ac72ac51eb46131f009dfe028123e7">Inline</a> void dcache_flush </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>flush data cache </p>

</div>
</div>
<a id="a905611d458ccec8f6ed984ca541cdc04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a905611d458ccec8f6ed984ca541cdc04">&#9670;&nbsp;</a></span>dcache_flush_line()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___t_o_o_l_c_h_a_i_n.html#ga66ac72ac51eb46131f009dfe028123e7">Inline</a> void dcache_flush_line </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>address</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>flush the specific data cache line </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">address</td><td>memory address </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a22809d879f9791c65001e86ff559434c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22809d879f9791c65001e86ff559434c">&#9670;&nbsp;</a></span>dcache_flush_mlines()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> dcache_flush_mlines </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>start_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>flush multi lines in data cache </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">start_addr</td><td>start address </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">size</td><td>the bytes to be flushed </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0, succeeded, -1, failed </dd></dl>

</div>
</div>
<a id="a9c6a7e168e8daf46938f6c8a63318e1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c6a7e168e8daf46938f6c8a63318e1f">&#9670;&nbsp;</a></span>dcache_indirect_read()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> dcache_indirect_read </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>mem_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *&#160;</td>
          <td class="paramname"><em>tag</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>indirectly read dcache internal ram </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">mem_addr,memory</td><td>address(tag+index+offset) </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">tag</td><td>cache tag to read </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">data</td><td>cache data to read </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0, succeeded, -1, failed </dd></dl>

</div>
</div>
<a id="afe35f8ca9a557b9394e2b801b84ea031"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe35f8ca9a557b9394e2b801b84ea031">&#9670;&nbsp;</a></span>dcache_invalidate()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___t_o_o_l_c_h_a_i_n.html#ga66ac72ac51eb46131f009dfe028123e7">Inline</a> void dcache_invalidate </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>invalidate the entire data cache </p>

</div>
</div>
<a id="a9678bf43d5ebac35593b6120c521c75a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9678bf43d5ebac35593b6120c521c75a">&#9670;&nbsp;</a></span>dcache_invalidate_line()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___t_o_o_l_c_h_a_i_n.html#ga66ac72ac51eb46131f009dfe028123e7">Inline</a> void dcache_invalidate_line </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>address</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>invalidate the specific cache line </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">address</td><td>memory address </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a59d602ce2dc5882749c4efb11d4afd45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59d602ce2dc5882749c4efb11d4afd45">&#9670;&nbsp;</a></span>dcache_invalidate_mlines()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> dcache_invalidate_mlines </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>start_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>invalidate multi data cache lines </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">start_addr</td><td>start address in data cache </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">size</td><td>the bytes to be invalidated </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0, succeeded, -1, failed </dd></dl>

</div>
</div>
<a id="aff88b1dee48572a46c012e97f7b822b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff88b1dee48572a46c012e97f7b822b6">&#9670;&nbsp;</a></span>dcache_lock_line()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___t_o_o_l_c_h_a_i_n.html#ga66ac72ac51eb46131f009dfe028123e7">Inline</a> int dcache_lock_line </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>address</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>lock the specific data cache line </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">address</td><td>memory address </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0, succeeded, -1, failed </dd></dl>

</div>
</div>
<a id="a04d4e5c837e79cc0eaffe1e462b744bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04d4e5c837e79cc0eaffe1e462b744bc">&#9670;&nbsp;</a></span>dcache_lock_mlines()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> dcache_lock_mlines </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>start_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>lock multi lines in data cache </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">start_addr</td><td>start address in data cache </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">size</td><td>the bytes to be locked </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0, succeeded, -1, failed </dd></dl>

</div>
</div>
<a id="a39066bae5c76a364a9764ca535c4fe8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39066bae5c76a364a9764ca535c4fe8e">&#9670;&nbsp;</a></span>icache_access_mode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___t_o_o_l_c_h_a_i_n.html#ga66ac72ac51eb46131f009dfe028123e7">Inline</a> void icache_access_mode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>mode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>set icache access mode </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">mode,access</td><td>mode, 1: indirect access 0:direct access </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a3283605cba3118e42141a52664a7a69e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3283605cba3118e42141a52664a7a69e">&#9670;&nbsp;</a></span>icache_available()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___t_o_o_l_c_h_a_i_n.html#ga66ac72ac51eb46131f009dfe028123e7">Inline</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> icache_available </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>check whether instruction cache is available, 0 for not available, &gt;0 for available </p>

</div>
</div>
<a id="a6444cdd20acd74647d4959dea9a2dd36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6444cdd20acd74647d4959dea9a2dd36">&#9670;&nbsp;</a></span>icache_direct_read()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> icache_direct_read </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>cache_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *&#160;</td>
          <td class="paramname"><em>tag</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>directly read icache internal ram </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">cache_addr,icache</td><td>internal address(way+index+offset) </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">tag</td><td>cache tag to read (tag+index+lock bit+valid bit) </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">data</td><td>cache data to read </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0, succeeded, -1, failed </dd></dl>

</div>
</div>
<a id="a3efe68d04d6fd03795066a79f032059f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3efe68d04d6fd03795066a79f032059f">&#9670;&nbsp;</a></span>icache_direct_write()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> icache_direct_write </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>cache_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>tag</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>directly write icache internal ram </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">cache_addr,icache</td><td>internal address(way+index+offset) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">tag</td><td>cache tag to write (tag+lock bit+valid bit) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data</td><td>cache data to write </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0, succeeded, -1, failed </dd></dl>

</div>
</div>
<a id="a123100ba87b65281603052f5e7983934"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a123100ba87b65281603052f5e7983934">&#9670;&nbsp;</a></span>icache_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___t_o_o_l_c_h_a_i_n.html#ga66ac72ac51eb46131f009dfe028123e7">Inline</a> void icache_disable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>disable instruction cache </p>

</div>
</div>
<a id="a2e518fd2161a950ba63bf5344e930fae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e518fd2161a950ba63bf5344e930fae">&#9670;&nbsp;</a></span>icache_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___t_o_o_l_c_h_a_i_n.html#ga66ac72ac51eb46131f009dfe028123e7">Inline</a> void icache_enable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>icache_en_mask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>enable instruction cache </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">icache_en_mask</td><td>operation mask </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a438d802e1198870ae27d3ff22512ef20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a438d802e1198870ae27d3ff22512ef20">&#9670;&nbsp;</a></span>icache_indirect_read()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> icache_indirect_read </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>mem_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *&#160;</td>
          <td class="paramname"><em>tag</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>indirectly read icache internal ram </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">mem_addr,memory</td><td>address </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">tag</td><td>cache tag to read </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">data</td><td>cache data to read </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0, succeeded, -1, failed </dd></dl>

</div>
</div>
<a id="a74ed3ac7b1755054941c94632ab0d409"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74ed3ac7b1755054941c94632ab0d409">&#9670;&nbsp;</a></span>icache_invalidate()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___t_o_o_l_c_h_a_i_n.html#ga66ac72ac51eb46131f009dfe028123e7">Inline</a> void icache_invalidate </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>invalidate the entire instruction cache </p>

</div>
</div>
<a id="ae562cc8cbdbf3ad8707b46b9c32dc8c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae562cc8cbdbf3ad8707b46b9c32dc8c1">&#9670;&nbsp;</a></span>icache_invalidate_line()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___t_o_o_l_c_h_a_i_n.html#ga66ac72ac51eb46131f009dfe028123e7">Inline</a> void icache_invalidate_line </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>address</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>invalidate specific cache line </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">address</td><td>memory address </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a6f0c3d1cb5e164571bf826622a20c65e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f0c3d1cb5e164571bf826622a20c65e">&#9670;&nbsp;</a></span>icache_invalidate_mlines()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> icache_invalidate_mlines </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>start_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>invalidate multi instruction cache lines </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">start_addr</td><td>start address in instruction cache </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">size</td><td>the bytes to be invalidated </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0, succeeded, -1, failed </dd></dl>

</div>
</div>
<a id="a26dbe00651013802d3b8a7ad4565ec36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26dbe00651013802d3b8a7ad4565ec36">&#9670;&nbsp;</a></span>icache_lock_line()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___t_o_o_l_c_h_a_i_n.html#ga66ac72ac51eb46131f009dfe028123e7">Inline</a> <a class="el" href="stdint_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> icache_lock_line </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>address</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>lock specific cache line </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">address</td><td>memory address </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0, succeeded, -1, failed </dd></dl>

</div>
</div>
<a id="a48f9fb90008431f06fcb385d9f67fc8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48f9fb90008431f06fcb385d9f67fc8c">&#9670;&nbsp;</a></span>icache_lock_mlines()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> icache_lock_mlines </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>start_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>lock multi lines in instruction cache </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">start_addr</td><td>start address in instruction cache </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">size</td><td>the bytes to be locked </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0, succeeded, -1, failed (cache already locked or other reasons) </dd></dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jun 21 2017 18:58:04 for OT-DW1000 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
