Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Aug  4 00:31:19 2023
| Host         : CAK-M3NSK32-556 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hello_world_timing_summary_routed.rpt -pb hello_world_timing_summary_routed.pb -rpx hello_world_timing_summary_routed.rpx -warn_on_violation
| Design       : hello_world
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.100        0.000                      0                 3525        0.134        0.000                      0                 3525        4.500        0.000                       0                  1747  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clock      {0.000 5.000}      10.000          100.000         
  clkdiv2  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                           4.500        0.000                       0                     2  
  clkdiv2           1.100        0.000                      0                 3524        0.134        0.000                      0                 3524        9.500        0.000                       0                  1745  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkdiv2       clock               8.029        0.000                      0                    1        0.285        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clkdiv2                     
(none)                      clkdiv2       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46    internal_clock_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv2
  To Clock:  clkdiv2

Setup :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.172ns  (logic 4.600ns (25.314%)  route 13.572ns (74.686%))
  Logic Levels:           21  (CARRY4=6 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.612ns = ( 27.612 - 20.000 ) 
    Source Clock Delay      (SCD):    8.142ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        1.736     8.142    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X14Y112        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y112        FDRE (Prop_fdre_C_Q)         0.518     8.660 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/Q
                         net (fo=30, routed)          1.087     9.746    riscv_steel_core_instance/instruction_csr_address_stage3[11]
    SLICE_X15Y110        LUT5 (Prop_lut5_I1_O)        0.152     9.898 r  riscv_steel_core_instance/integer_file[30][31]_i_79/O
                         net (fo=1, routed)           0.721    10.620    riscv_steel_core_instance/integer_file[30][31]_i_79_n_0
    SLICE_X15Y110        LUT6 (Prop_lut6_I5_O)        0.326    10.946 f  riscv_steel_core_instance/integer_file[30][31]_i_67/O
                         net (fo=2, routed)           0.801    11.747    riscv_steel_core_instance/integer_file[30][31]_i_67_n_0
    SLICE_X13Y110        LUT4 (Prop_lut4_I3_O)        0.152    11.899 r  riscv_steel_core_instance/integer_file[30][31]_i_40/O
                         net (fo=56, routed)          1.146    13.045    riscv_steel_core_instance/integer_file[30][31]_i_40_n_0
    SLICE_X5Y115         LUT2 (Prop_lut2_I1_O)        0.326    13.371 f  riscv_steel_core_instance/integer_file[30][30]_i_25/O
                         net (fo=21, routed)          0.590    13.961    riscv_steel_core_instance/integer_file[30][30]_i_25_n_0
    SLICE_X3Y116         LUT2 (Prop_lut2_I1_O)        0.326    14.287 f  riscv_steel_core_instance/integer_file[30][26]_i_16/O
                         net (fo=7, routed)           0.632    14.919    riscv_steel_core_instance/integer_file[30][26]_i_16_n_0
    SLICE_X6Y116         LUT6 (Prop_lut6_I5_O)        0.124    15.043 r  riscv_steel_core_instance/integer_file[30][7]_i_4/O
                         net (fo=1, routed)           0.715    15.758    riscv_steel_core_instance/integer_file[30][7]_i_4_n_0
    SLICE_X13Y118        LUT5 (Prop_lut5_I0_O)        0.124    15.882 r  riscv_steel_core_instance/integer_file[30][7]_i_2/O
                         net (fo=3, routed)           0.599    16.481    riscv_steel_core_instance/integer_file[30][7]_i_2_n_0
    SLICE_X17Y118        LUT6 (Prop_lut6_I0_O)        0.124    16.605 r  riscv_steel_core_instance/integer_file[30][7]_i_1/O
                         net (fo=34, routed)          0.707    17.312    riscv_steel_core_instance/writeback_multiplexer_output[7]
    SLICE_X29Y123        LUT6 (Prop_lut6_I0_O)        0.124    17.436 r  riscv_steel_core_instance/rs1_data_stage3[7]_i_1/O
                         net (fo=5, routed)           1.297    18.733    dual_port_ram_instance/rs1_data[7]
    SLICE_X6Y119         LUT6 (Prop_lut6_I3_O)        0.124    18.857 r  dual_port_ram_instance/target_address_adder_stage3[7]_i_2/O
                         net (fo=1, routed)           0.000    18.857    dual_port_ram_instance/target_address_adder_stage3[7]_i_2_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.233 r  dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.233    dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.350 r  dual_port_ram_instance/target_address_adder_stage3_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.350    dual_port_ram_instance/target_address_adder_stage3_reg[9]_i_1_n_0
    SLICE_X6Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.467 r  dual_port_ram_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.467    dual_port_ram_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X6Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.584 r  dual_port_ram_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.584    dual_port_ram_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X6Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.701 r  dual_port_ram_instance/prev_data_address_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.701    dual_port_ram_instance/prev_data_address_reg[20]_i_1_n_0
    SLICE_X6Y124         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    20.038 f  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[1]
                         net (fo=4, routed)           0.749    20.787    riscv_steel_core_instance/target_address_adder_stage3_reg[27]_0[1]
    SLICE_X1Y126         LUT4 (Prop_lut4_I2_O)        0.301    21.088 f  riscv_steel_core_instance/prev_data_address[25]_i_1/O
                         net (fo=2, routed)           0.851    21.938    riscv_steel_core_instance/prev_data_address[25]_i_1_n_0
    SLICE_X1Y126         LUT6 (Prop_lut6_I3_O)        0.332    22.270 f  riscv_steel_core_instance/uart_rdata[7]_i_8/O
                         net (fo=3, routed)           1.360    23.631    riscv_steel_core_instance/uart_rdata[7]_i_8_n_0
    SLICE_X13Y116        LUT6 (Prop_lut6_I1_O)        0.124    23.755 f  riscv_steel_core_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          0.686    24.441    riscv_steel_core_instance/prev_data_address_reg[4]_0
    SLICE_X16Y109        LUT6 (Prop_lut6_I4_O)        0.124    24.565 f  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.775    25.340    riscv_steel_core_instance/prev_write_request_reg_0
    SLICE_X9Y109         LUT3 (Prop_lut3_I0_O)        0.118    25.458 r  riscv_steel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.855    26.313    uart_instance/tx_register
    SLICE_X6Y106         FDRE                                         r  uart_instance/tx_cycle_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        1.682    27.612    uart_instance/internal_clock_BUFG
    SLICE_X6Y106         FDRE                                         r  uart_instance/tx_cycle_counter_reg[0]/C
                         clock pessimism              0.562    28.175    
                         clock uncertainty           -0.035    28.139    
    SLICE_X6Y106         FDRE (Setup_fdre_C_R)       -0.726    27.413    uart_instance/tx_cycle_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         27.413    
                         arrival time                         -26.313    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.172ns  (logic 4.600ns (25.314%)  route 13.572ns (74.686%))
  Logic Levels:           21  (CARRY4=6 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.612ns = ( 27.612 - 20.000 ) 
    Source Clock Delay      (SCD):    8.142ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        1.736     8.142    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X14Y112        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y112        FDRE (Prop_fdre_C_Q)         0.518     8.660 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/Q
                         net (fo=30, routed)          1.087     9.746    riscv_steel_core_instance/instruction_csr_address_stage3[11]
    SLICE_X15Y110        LUT5 (Prop_lut5_I1_O)        0.152     9.898 r  riscv_steel_core_instance/integer_file[30][31]_i_79/O
                         net (fo=1, routed)           0.721    10.620    riscv_steel_core_instance/integer_file[30][31]_i_79_n_0
    SLICE_X15Y110        LUT6 (Prop_lut6_I5_O)        0.326    10.946 f  riscv_steel_core_instance/integer_file[30][31]_i_67/O
                         net (fo=2, routed)           0.801    11.747    riscv_steel_core_instance/integer_file[30][31]_i_67_n_0
    SLICE_X13Y110        LUT4 (Prop_lut4_I3_O)        0.152    11.899 r  riscv_steel_core_instance/integer_file[30][31]_i_40/O
                         net (fo=56, routed)          1.146    13.045    riscv_steel_core_instance/integer_file[30][31]_i_40_n_0
    SLICE_X5Y115         LUT2 (Prop_lut2_I1_O)        0.326    13.371 f  riscv_steel_core_instance/integer_file[30][30]_i_25/O
                         net (fo=21, routed)          0.590    13.961    riscv_steel_core_instance/integer_file[30][30]_i_25_n_0
    SLICE_X3Y116         LUT2 (Prop_lut2_I1_O)        0.326    14.287 f  riscv_steel_core_instance/integer_file[30][26]_i_16/O
                         net (fo=7, routed)           0.632    14.919    riscv_steel_core_instance/integer_file[30][26]_i_16_n_0
    SLICE_X6Y116         LUT6 (Prop_lut6_I5_O)        0.124    15.043 r  riscv_steel_core_instance/integer_file[30][7]_i_4/O
                         net (fo=1, routed)           0.715    15.758    riscv_steel_core_instance/integer_file[30][7]_i_4_n_0
    SLICE_X13Y118        LUT5 (Prop_lut5_I0_O)        0.124    15.882 r  riscv_steel_core_instance/integer_file[30][7]_i_2/O
                         net (fo=3, routed)           0.599    16.481    riscv_steel_core_instance/integer_file[30][7]_i_2_n_0
    SLICE_X17Y118        LUT6 (Prop_lut6_I0_O)        0.124    16.605 r  riscv_steel_core_instance/integer_file[30][7]_i_1/O
                         net (fo=34, routed)          0.707    17.312    riscv_steel_core_instance/writeback_multiplexer_output[7]
    SLICE_X29Y123        LUT6 (Prop_lut6_I0_O)        0.124    17.436 r  riscv_steel_core_instance/rs1_data_stage3[7]_i_1/O
                         net (fo=5, routed)           1.297    18.733    dual_port_ram_instance/rs1_data[7]
    SLICE_X6Y119         LUT6 (Prop_lut6_I3_O)        0.124    18.857 r  dual_port_ram_instance/target_address_adder_stage3[7]_i_2/O
                         net (fo=1, routed)           0.000    18.857    dual_port_ram_instance/target_address_adder_stage3[7]_i_2_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.233 r  dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.233    dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.350 r  dual_port_ram_instance/target_address_adder_stage3_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.350    dual_port_ram_instance/target_address_adder_stage3_reg[9]_i_1_n_0
    SLICE_X6Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.467 r  dual_port_ram_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.467    dual_port_ram_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X6Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.584 r  dual_port_ram_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.584    dual_port_ram_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X6Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.701 r  dual_port_ram_instance/prev_data_address_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.701    dual_port_ram_instance/prev_data_address_reg[20]_i_1_n_0
    SLICE_X6Y124         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    20.038 f  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[1]
                         net (fo=4, routed)           0.749    20.787    riscv_steel_core_instance/target_address_adder_stage3_reg[27]_0[1]
    SLICE_X1Y126         LUT4 (Prop_lut4_I2_O)        0.301    21.088 f  riscv_steel_core_instance/prev_data_address[25]_i_1/O
                         net (fo=2, routed)           0.851    21.938    riscv_steel_core_instance/prev_data_address[25]_i_1_n_0
    SLICE_X1Y126         LUT6 (Prop_lut6_I3_O)        0.332    22.270 f  riscv_steel_core_instance/uart_rdata[7]_i_8/O
                         net (fo=3, routed)           1.360    23.631    riscv_steel_core_instance/uart_rdata[7]_i_8_n_0
    SLICE_X13Y116        LUT6 (Prop_lut6_I1_O)        0.124    23.755 f  riscv_steel_core_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          0.686    24.441    riscv_steel_core_instance/prev_data_address_reg[4]_0
    SLICE_X16Y109        LUT6 (Prop_lut6_I4_O)        0.124    24.565 f  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.775    25.340    riscv_steel_core_instance/prev_write_request_reg_0
    SLICE_X9Y109         LUT3 (Prop_lut3_I0_O)        0.118    25.458 r  riscv_steel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.855    26.313    uart_instance/tx_register
    SLICE_X6Y106         FDRE                                         r  uart_instance/tx_cycle_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        1.682    27.612    uart_instance/internal_clock_BUFG
    SLICE_X6Y106         FDRE                                         r  uart_instance/tx_cycle_counter_reg[1]/C
                         clock pessimism              0.562    28.175    
                         clock uncertainty           -0.035    28.139    
    SLICE_X6Y106         FDRE (Setup_fdre_C_R)       -0.726    27.413    uart_instance/tx_cycle_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         27.413    
                         arrival time                         -26.313    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.172ns  (logic 4.600ns (25.314%)  route 13.572ns (74.686%))
  Logic Levels:           21  (CARRY4=6 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.612ns = ( 27.612 - 20.000 ) 
    Source Clock Delay      (SCD):    8.142ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        1.736     8.142    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X14Y112        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y112        FDRE (Prop_fdre_C_Q)         0.518     8.660 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/Q
                         net (fo=30, routed)          1.087     9.746    riscv_steel_core_instance/instruction_csr_address_stage3[11]
    SLICE_X15Y110        LUT5 (Prop_lut5_I1_O)        0.152     9.898 r  riscv_steel_core_instance/integer_file[30][31]_i_79/O
                         net (fo=1, routed)           0.721    10.620    riscv_steel_core_instance/integer_file[30][31]_i_79_n_0
    SLICE_X15Y110        LUT6 (Prop_lut6_I5_O)        0.326    10.946 f  riscv_steel_core_instance/integer_file[30][31]_i_67/O
                         net (fo=2, routed)           0.801    11.747    riscv_steel_core_instance/integer_file[30][31]_i_67_n_0
    SLICE_X13Y110        LUT4 (Prop_lut4_I3_O)        0.152    11.899 r  riscv_steel_core_instance/integer_file[30][31]_i_40/O
                         net (fo=56, routed)          1.146    13.045    riscv_steel_core_instance/integer_file[30][31]_i_40_n_0
    SLICE_X5Y115         LUT2 (Prop_lut2_I1_O)        0.326    13.371 f  riscv_steel_core_instance/integer_file[30][30]_i_25/O
                         net (fo=21, routed)          0.590    13.961    riscv_steel_core_instance/integer_file[30][30]_i_25_n_0
    SLICE_X3Y116         LUT2 (Prop_lut2_I1_O)        0.326    14.287 f  riscv_steel_core_instance/integer_file[30][26]_i_16/O
                         net (fo=7, routed)           0.632    14.919    riscv_steel_core_instance/integer_file[30][26]_i_16_n_0
    SLICE_X6Y116         LUT6 (Prop_lut6_I5_O)        0.124    15.043 r  riscv_steel_core_instance/integer_file[30][7]_i_4/O
                         net (fo=1, routed)           0.715    15.758    riscv_steel_core_instance/integer_file[30][7]_i_4_n_0
    SLICE_X13Y118        LUT5 (Prop_lut5_I0_O)        0.124    15.882 r  riscv_steel_core_instance/integer_file[30][7]_i_2/O
                         net (fo=3, routed)           0.599    16.481    riscv_steel_core_instance/integer_file[30][7]_i_2_n_0
    SLICE_X17Y118        LUT6 (Prop_lut6_I0_O)        0.124    16.605 r  riscv_steel_core_instance/integer_file[30][7]_i_1/O
                         net (fo=34, routed)          0.707    17.312    riscv_steel_core_instance/writeback_multiplexer_output[7]
    SLICE_X29Y123        LUT6 (Prop_lut6_I0_O)        0.124    17.436 r  riscv_steel_core_instance/rs1_data_stage3[7]_i_1/O
                         net (fo=5, routed)           1.297    18.733    dual_port_ram_instance/rs1_data[7]
    SLICE_X6Y119         LUT6 (Prop_lut6_I3_O)        0.124    18.857 r  dual_port_ram_instance/target_address_adder_stage3[7]_i_2/O
                         net (fo=1, routed)           0.000    18.857    dual_port_ram_instance/target_address_adder_stage3[7]_i_2_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.233 r  dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.233    dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.350 r  dual_port_ram_instance/target_address_adder_stage3_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.350    dual_port_ram_instance/target_address_adder_stage3_reg[9]_i_1_n_0
    SLICE_X6Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.467 r  dual_port_ram_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.467    dual_port_ram_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X6Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.584 r  dual_port_ram_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.584    dual_port_ram_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X6Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.701 r  dual_port_ram_instance/prev_data_address_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.701    dual_port_ram_instance/prev_data_address_reg[20]_i_1_n_0
    SLICE_X6Y124         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    20.038 f  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[1]
                         net (fo=4, routed)           0.749    20.787    riscv_steel_core_instance/target_address_adder_stage3_reg[27]_0[1]
    SLICE_X1Y126         LUT4 (Prop_lut4_I2_O)        0.301    21.088 f  riscv_steel_core_instance/prev_data_address[25]_i_1/O
                         net (fo=2, routed)           0.851    21.938    riscv_steel_core_instance/prev_data_address[25]_i_1_n_0
    SLICE_X1Y126         LUT6 (Prop_lut6_I3_O)        0.332    22.270 f  riscv_steel_core_instance/uart_rdata[7]_i_8/O
                         net (fo=3, routed)           1.360    23.631    riscv_steel_core_instance/uart_rdata[7]_i_8_n_0
    SLICE_X13Y116        LUT6 (Prop_lut6_I1_O)        0.124    23.755 f  riscv_steel_core_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          0.686    24.441    riscv_steel_core_instance/prev_data_address_reg[4]_0
    SLICE_X16Y109        LUT6 (Prop_lut6_I4_O)        0.124    24.565 f  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.775    25.340    riscv_steel_core_instance/prev_write_request_reg_0
    SLICE_X9Y109         LUT3 (Prop_lut3_I0_O)        0.118    25.458 r  riscv_steel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.855    26.313    uart_instance/tx_register
    SLICE_X6Y106         FDRE                                         r  uart_instance/tx_cycle_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        1.682    27.612    uart_instance/internal_clock_BUFG
    SLICE_X6Y106         FDRE                                         r  uart_instance/tx_cycle_counter_reg[2]/C
                         clock pessimism              0.562    28.175    
                         clock uncertainty           -0.035    28.139    
    SLICE_X6Y106         FDRE (Setup_fdre_C_R)       -0.726    27.413    uart_instance/tx_cycle_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         27.413    
                         arrival time                         -26.313    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.172ns  (logic 4.600ns (25.314%)  route 13.572ns (74.686%))
  Logic Levels:           21  (CARRY4=6 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.612ns = ( 27.612 - 20.000 ) 
    Source Clock Delay      (SCD):    8.142ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        1.736     8.142    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X14Y112        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y112        FDRE (Prop_fdre_C_Q)         0.518     8.660 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/Q
                         net (fo=30, routed)          1.087     9.746    riscv_steel_core_instance/instruction_csr_address_stage3[11]
    SLICE_X15Y110        LUT5 (Prop_lut5_I1_O)        0.152     9.898 r  riscv_steel_core_instance/integer_file[30][31]_i_79/O
                         net (fo=1, routed)           0.721    10.620    riscv_steel_core_instance/integer_file[30][31]_i_79_n_0
    SLICE_X15Y110        LUT6 (Prop_lut6_I5_O)        0.326    10.946 f  riscv_steel_core_instance/integer_file[30][31]_i_67/O
                         net (fo=2, routed)           0.801    11.747    riscv_steel_core_instance/integer_file[30][31]_i_67_n_0
    SLICE_X13Y110        LUT4 (Prop_lut4_I3_O)        0.152    11.899 r  riscv_steel_core_instance/integer_file[30][31]_i_40/O
                         net (fo=56, routed)          1.146    13.045    riscv_steel_core_instance/integer_file[30][31]_i_40_n_0
    SLICE_X5Y115         LUT2 (Prop_lut2_I1_O)        0.326    13.371 f  riscv_steel_core_instance/integer_file[30][30]_i_25/O
                         net (fo=21, routed)          0.590    13.961    riscv_steel_core_instance/integer_file[30][30]_i_25_n_0
    SLICE_X3Y116         LUT2 (Prop_lut2_I1_O)        0.326    14.287 f  riscv_steel_core_instance/integer_file[30][26]_i_16/O
                         net (fo=7, routed)           0.632    14.919    riscv_steel_core_instance/integer_file[30][26]_i_16_n_0
    SLICE_X6Y116         LUT6 (Prop_lut6_I5_O)        0.124    15.043 r  riscv_steel_core_instance/integer_file[30][7]_i_4/O
                         net (fo=1, routed)           0.715    15.758    riscv_steel_core_instance/integer_file[30][7]_i_4_n_0
    SLICE_X13Y118        LUT5 (Prop_lut5_I0_O)        0.124    15.882 r  riscv_steel_core_instance/integer_file[30][7]_i_2/O
                         net (fo=3, routed)           0.599    16.481    riscv_steel_core_instance/integer_file[30][7]_i_2_n_0
    SLICE_X17Y118        LUT6 (Prop_lut6_I0_O)        0.124    16.605 r  riscv_steel_core_instance/integer_file[30][7]_i_1/O
                         net (fo=34, routed)          0.707    17.312    riscv_steel_core_instance/writeback_multiplexer_output[7]
    SLICE_X29Y123        LUT6 (Prop_lut6_I0_O)        0.124    17.436 r  riscv_steel_core_instance/rs1_data_stage3[7]_i_1/O
                         net (fo=5, routed)           1.297    18.733    dual_port_ram_instance/rs1_data[7]
    SLICE_X6Y119         LUT6 (Prop_lut6_I3_O)        0.124    18.857 r  dual_port_ram_instance/target_address_adder_stage3[7]_i_2/O
                         net (fo=1, routed)           0.000    18.857    dual_port_ram_instance/target_address_adder_stage3[7]_i_2_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.233 r  dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.233    dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.350 r  dual_port_ram_instance/target_address_adder_stage3_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.350    dual_port_ram_instance/target_address_adder_stage3_reg[9]_i_1_n_0
    SLICE_X6Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.467 r  dual_port_ram_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.467    dual_port_ram_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X6Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.584 r  dual_port_ram_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.584    dual_port_ram_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X6Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.701 r  dual_port_ram_instance/prev_data_address_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.701    dual_port_ram_instance/prev_data_address_reg[20]_i_1_n_0
    SLICE_X6Y124         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    20.038 f  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[1]
                         net (fo=4, routed)           0.749    20.787    riscv_steel_core_instance/target_address_adder_stage3_reg[27]_0[1]
    SLICE_X1Y126         LUT4 (Prop_lut4_I2_O)        0.301    21.088 f  riscv_steel_core_instance/prev_data_address[25]_i_1/O
                         net (fo=2, routed)           0.851    21.938    riscv_steel_core_instance/prev_data_address[25]_i_1_n_0
    SLICE_X1Y126         LUT6 (Prop_lut6_I3_O)        0.332    22.270 f  riscv_steel_core_instance/uart_rdata[7]_i_8/O
                         net (fo=3, routed)           1.360    23.631    riscv_steel_core_instance/uart_rdata[7]_i_8_n_0
    SLICE_X13Y116        LUT6 (Prop_lut6_I1_O)        0.124    23.755 f  riscv_steel_core_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          0.686    24.441    riscv_steel_core_instance/prev_data_address_reg[4]_0
    SLICE_X16Y109        LUT6 (Prop_lut6_I4_O)        0.124    24.565 f  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.775    25.340    riscv_steel_core_instance/prev_write_request_reg_0
    SLICE_X9Y109         LUT3 (Prop_lut3_I0_O)        0.118    25.458 r  riscv_steel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.855    26.313    uart_instance/tx_register
    SLICE_X6Y106         FDRE                                         r  uart_instance/tx_cycle_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        1.682    27.612    uart_instance/internal_clock_BUFG
    SLICE_X6Y106         FDRE                                         r  uart_instance/tx_cycle_counter_reg[3]/C
                         clock pessimism              0.562    28.175    
                         clock uncertainty           -0.035    28.139    
    SLICE_X6Y106         FDRE (Setup_fdre_C_R)       -0.726    27.413    uart_instance/tx_cycle_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         27.413    
                         arrival time                         -26.313    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.156ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.115ns  (logic 4.600ns (25.393%)  route 13.515ns (74.607%))
  Logic Levels:           21  (CARRY4=6 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.611ns = ( 27.611 - 20.000 ) 
    Source Clock Delay      (SCD):    8.142ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        1.736     8.142    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X14Y112        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y112        FDRE (Prop_fdre_C_Q)         0.518     8.660 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/Q
                         net (fo=30, routed)          1.087     9.746    riscv_steel_core_instance/instruction_csr_address_stage3[11]
    SLICE_X15Y110        LUT5 (Prop_lut5_I1_O)        0.152     9.898 r  riscv_steel_core_instance/integer_file[30][31]_i_79/O
                         net (fo=1, routed)           0.721    10.620    riscv_steel_core_instance/integer_file[30][31]_i_79_n_0
    SLICE_X15Y110        LUT6 (Prop_lut6_I5_O)        0.326    10.946 f  riscv_steel_core_instance/integer_file[30][31]_i_67/O
                         net (fo=2, routed)           0.801    11.747    riscv_steel_core_instance/integer_file[30][31]_i_67_n_0
    SLICE_X13Y110        LUT4 (Prop_lut4_I3_O)        0.152    11.899 r  riscv_steel_core_instance/integer_file[30][31]_i_40/O
                         net (fo=56, routed)          1.146    13.045    riscv_steel_core_instance/integer_file[30][31]_i_40_n_0
    SLICE_X5Y115         LUT2 (Prop_lut2_I1_O)        0.326    13.371 f  riscv_steel_core_instance/integer_file[30][30]_i_25/O
                         net (fo=21, routed)          0.590    13.961    riscv_steel_core_instance/integer_file[30][30]_i_25_n_0
    SLICE_X3Y116         LUT2 (Prop_lut2_I1_O)        0.326    14.287 f  riscv_steel_core_instance/integer_file[30][26]_i_16/O
                         net (fo=7, routed)           0.632    14.919    riscv_steel_core_instance/integer_file[30][26]_i_16_n_0
    SLICE_X6Y116         LUT6 (Prop_lut6_I5_O)        0.124    15.043 r  riscv_steel_core_instance/integer_file[30][7]_i_4/O
                         net (fo=1, routed)           0.715    15.758    riscv_steel_core_instance/integer_file[30][7]_i_4_n_0
    SLICE_X13Y118        LUT5 (Prop_lut5_I0_O)        0.124    15.882 r  riscv_steel_core_instance/integer_file[30][7]_i_2/O
                         net (fo=3, routed)           0.599    16.481    riscv_steel_core_instance/integer_file[30][7]_i_2_n_0
    SLICE_X17Y118        LUT6 (Prop_lut6_I0_O)        0.124    16.605 r  riscv_steel_core_instance/integer_file[30][7]_i_1/O
                         net (fo=34, routed)          0.707    17.312    riscv_steel_core_instance/writeback_multiplexer_output[7]
    SLICE_X29Y123        LUT6 (Prop_lut6_I0_O)        0.124    17.436 r  riscv_steel_core_instance/rs1_data_stage3[7]_i_1/O
                         net (fo=5, routed)           1.297    18.733    dual_port_ram_instance/rs1_data[7]
    SLICE_X6Y119         LUT6 (Prop_lut6_I3_O)        0.124    18.857 r  dual_port_ram_instance/target_address_adder_stage3[7]_i_2/O
                         net (fo=1, routed)           0.000    18.857    dual_port_ram_instance/target_address_adder_stage3[7]_i_2_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.233 r  dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.233    dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.350 r  dual_port_ram_instance/target_address_adder_stage3_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.350    dual_port_ram_instance/target_address_adder_stage3_reg[9]_i_1_n_0
    SLICE_X6Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.467 r  dual_port_ram_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.467    dual_port_ram_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X6Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.584 r  dual_port_ram_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.584    dual_port_ram_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X6Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.701 r  dual_port_ram_instance/prev_data_address_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.701    dual_port_ram_instance/prev_data_address_reg[20]_i_1_n_0
    SLICE_X6Y124         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    20.038 f  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[1]
                         net (fo=4, routed)           0.749    20.787    riscv_steel_core_instance/target_address_adder_stage3_reg[27]_0[1]
    SLICE_X1Y126         LUT4 (Prop_lut4_I2_O)        0.301    21.088 f  riscv_steel_core_instance/prev_data_address[25]_i_1/O
                         net (fo=2, routed)           0.851    21.938    riscv_steel_core_instance/prev_data_address[25]_i_1_n_0
    SLICE_X1Y126         LUT6 (Prop_lut6_I3_O)        0.332    22.270 f  riscv_steel_core_instance/uart_rdata[7]_i_8/O
                         net (fo=3, routed)           1.360    23.631    riscv_steel_core_instance/uart_rdata[7]_i_8_n_0
    SLICE_X13Y116        LUT6 (Prop_lut6_I1_O)        0.124    23.755 f  riscv_steel_core_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          0.686    24.441    riscv_steel_core_instance/prev_data_address_reg[4]_0
    SLICE_X16Y109        LUT6 (Prop_lut6_I4_O)        0.124    24.565 f  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.775    25.340    riscv_steel_core_instance/prev_write_request_reg_0
    SLICE_X9Y109         LUT3 (Prop_lut3_I0_O)        0.118    25.458 r  riscv_steel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.799    26.257    uart_instance/tx_register
    SLICE_X6Y107         FDRE                                         r  uart_instance/tx_cycle_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        1.681    27.611    uart_instance/internal_clock_BUFG
    SLICE_X6Y107         FDRE                                         r  uart_instance/tx_cycle_counter_reg[4]/C
                         clock pessimism              0.562    28.174    
                         clock uncertainty           -0.035    28.138    
    SLICE_X6Y107         FDRE (Setup_fdre_C_R)       -0.726    27.412    uart_instance/tx_cycle_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         27.412    
                         arrival time                         -26.257    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.156ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.115ns  (logic 4.600ns (25.393%)  route 13.515ns (74.607%))
  Logic Levels:           21  (CARRY4=6 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.611ns = ( 27.611 - 20.000 ) 
    Source Clock Delay      (SCD):    8.142ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        1.736     8.142    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X14Y112        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y112        FDRE (Prop_fdre_C_Q)         0.518     8.660 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/Q
                         net (fo=30, routed)          1.087     9.746    riscv_steel_core_instance/instruction_csr_address_stage3[11]
    SLICE_X15Y110        LUT5 (Prop_lut5_I1_O)        0.152     9.898 r  riscv_steel_core_instance/integer_file[30][31]_i_79/O
                         net (fo=1, routed)           0.721    10.620    riscv_steel_core_instance/integer_file[30][31]_i_79_n_0
    SLICE_X15Y110        LUT6 (Prop_lut6_I5_O)        0.326    10.946 f  riscv_steel_core_instance/integer_file[30][31]_i_67/O
                         net (fo=2, routed)           0.801    11.747    riscv_steel_core_instance/integer_file[30][31]_i_67_n_0
    SLICE_X13Y110        LUT4 (Prop_lut4_I3_O)        0.152    11.899 r  riscv_steel_core_instance/integer_file[30][31]_i_40/O
                         net (fo=56, routed)          1.146    13.045    riscv_steel_core_instance/integer_file[30][31]_i_40_n_0
    SLICE_X5Y115         LUT2 (Prop_lut2_I1_O)        0.326    13.371 f  riscv_steel_core_instance/integer_file[30][30]_i_25/O
                         net (fo=21, routed)          0.590    13.961    riscv_steel_core_instance/integer_file[30][30]_i_25_n_0
    SLICE_X3Y116         LUT2 (Prop_lut2_I1_O)        0.326    14.287 f  riscv_steel_core_instance/integer_file[30][26]_i_16/O
                         net (fo=7, routed)           0.632    14.919    riscv_steel_core_instance/integer_file[30][26]_i_16_n_0
    SLICE_X6Y116         LUT6 (Prop_lut6_I5_O)        0.124    15.043 r  riscv_steel_core_instance/integer_file[30][7]_i_4/O
                         net (fo=1, routed)           0.715    15.758    riscv_steel_core_instance/integer_file[30][7]_i_4_n_0
    SLICE_X13Y118        LUT5 (Prop_lut5_I0_O)        0.124    15.882 r  riscv_steel_core_instance/integer_file[30][7]_i_2/O
                         net (fo=3, routed)           0.599    16.481    riscv_steel_core_instance/integer_file[30][7]_i_2_n_0
    SLICE_X17Y118        LUT6 (Prop_lut6_I0_O)        0.124    16.605 r  riscv_steel_core_instance/integer_file[30][7]_i_1/O
                         net (fo=34, routed)          0.707    17.312    riscv_steel_core_instance/writeback_multiplexer_output[7]
    SLICE_X29Y123        LUT6 (Prop_lut6_I0_O)        0.124    17.436 r  riscv_steel_core_instance/rs1_data_stage3[7]_i_1/O
                         net (fo=5, routed)           1.297    18.733    dual_port_ram_instance/rs1_data[7]
    SLICE_X6Y119         LUT6 (Prop_lut6_I3_O)        0.124    18.857 r  dual_port_ram_instance/target_address_adder_stage3[7]_i_2/O
                         net (fo=1, routed)           0.000    18.857    dual_port_ram_instance/target_address_adder_stage3[7]_i_2_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.233 r  dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.233    dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.350 r  dual_port_ram_instance/target_address_adder_stage3_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.350    dual_port_ram_instance/target_address_adder_stage3_reg[9]_i_1_n_0
    SLICE_X6Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.467 r  dual_port_ram_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.467    dual_port_ram_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X6Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.584 r  dual_port_ram_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.584    dual_port_ram_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X6Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.701 r  dual_port_ram_instance/prev_data_address_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.701    dual_port_ram_instance/prev_data_address_reg[20]_i_1_n_0
    SLICE_X6Y124         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    20.038 f  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[1]
                         net (fo=4, routed)           0.749    20.787    riscv_steel_core_instance/target_address_adder_stage3_reg[27]_0[1]
    SLICE_X1Y126         LUT4 (Prop_lut4_I2_O)        0.301    21.088 f  riscv_steel_core_instance/prev_data_address[25]_i_1/O
                         net (fo=2, routed)           0.851    21.938    riscv_steel_core_instance/prev_data_address[25]_i_1_n_0
    SLICE_X1Y126         LUT6 (Prop_lut6_I3_O)        0.332    22.270 f  riscv_steel_core_instance/uart_rdata[7]_i_8/O
                         net (fo=3, routed)           1.360    23.631    riscv_steel_core_instance/uart_rdata[7]_i_8_n_0
    SLICE_X13Y116        LUT6 (Prop_lut6_I1_O)        0.124    23.755 f  riscv_steel_core_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          0.686    24.441    riscv_steel_core_instance/prev_data_address_reg[4]_0
    SLICE_X16Y109        LUT6 (Prop_lut6_I4_O)        0.124    24.565 f  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.775    25.340    riscv_steel_core_instance/prev_write_request_reg_0
    SLICE_X9Y109         LUT3 (Prop_lut3_I0_O)        0.118    25.458 r  riscv_steel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.799    26.257    uart_instance/tx_register
    SLICE_X6Y107         FDRE                                         r  uart_instance/tx_cycle_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        1.681    27.611    uart_instance/internal_clock_BUFG
    SLICE_X6Y107         FDRE                                         r  uart_instance/tx_cycle_counter_reg[5]/C
                         clock pessimism              0.562    28.174    
                         clock uncertainty           -0.035    28.138    
    SLICE_X6Y107         FDRE (Setup_fdre_C_R)       -0.726    27.412    uart_instance/tx_cycle_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         27.412    
                         arrival time                         -26.257    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.156ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.115ns  (logic 4.600ns (25.393%)  route 13.515ns (74.607%))
  Logic Levels:           21  (CARRY4=6 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.611ns = ( 27.611 - 20.000 ) 
    Source Clock Delay      (SCD):    8.142ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        1.736     8.142    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X14Y112        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y112        FDRE (Prop_fdre_C_Q)         0.518     8.660 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/Q
                         net (fo=30, routed)          1.087     9.746    riscv_steel_core_instance/instruction_csr_address_stage3[11]
    SLICE_X15Y110        LUT5 (Prop_lut5_I1_O)        0.152     9.898 r  riscv_steel_core_instance/integer_file[30][31]_i_79/O
                         net (fo=1, routed)           0.721    10.620    riscv_steel_core_instance/integer_file[30][31]_i_79_n_0
    SLICE_X15Y110        LUT6 (Prop_lut6_I5_O)        0.326    10.946 f  riscv_steel_core_instance/integer_file[30][31]_i_67/O
                         net (fo=2, routed)           0.801    11.747    riscv_steel_core_instance/integer_file[30][31]_i_67_n_0
    SLICE_X13Y110        LUT4 (Prop_lut4_I3_O)        0.152    11.899 r  riscv_steel_core_instance/integer_file[30][31]_i_40/O
                         net (fo=56, routed)          1.146    13.045    riscv_steel_core_instance/integer_file[30][31]_i_40_n_0
    SLICE_X5Y115         LUT2 (Prop_lut2_I1_O)        0.326    13.371 f  riscv_steel_core_instance/integer_file[30][30]_i_25/O
                         net (fo=21, routed)          0.590    13.961    riscv_steel_core_instance/integer_file[30][30]_i_25_n_0
    SLICE_X3Y116         LUT2 (Prop_lut2_I1_O)        0.326    14.287 f  riscv_steel_core_instance/integer_file[30][26]_i_16/O
                         net (fo=7, routed)           0.632    14.919    riscv_steel_core_instance/integer_file[30][26]_i_16_n_0
    SLICE_X6Y116         LUT6 (Prop_lut6_I5_O)        0.124    15.043 r  riscv_steel_core_instance/integer_file[30][7]_i_4/O
                         net (fo=1, routed)           0.715    15.758    riscv_steel_core_instance/integer_file[30][7]_i_4_n_0
    SLICE_X13Y118        LUT5 (Prop_lut5_I0_O)        0.124    15.882 r  riscv_steel_core_instance/integer_file[30][7]_i_2/O
                         net (fo=3, routed)           0.599    16.481    riscv_steel_core_instance/integer_file[30][7]_i_2_n_0
    SLICE_X17Y118        LUT6 (Prop_lut6_I0_O)        0.124    16.605 r  riscv_steel_core_instance/integer_file[30][7]_i_1/O
                         net (fo=34, routed)          0.707    17.312    riscv_steel_core_instance/writeback_multiplexer_output[7]
    SLICE_X29Y123        LUT6 (Prop_lut6_I0_O)        0.124    17.436 r  riscv_steel_core_instance/rs1_data_stage3[7]_i_1/O
                         net (fo=5, routed)           1.297    18.733    dual_port_ram_instance/rs1_data[7]
    SLICE_X6Y119         LUT6 (Prop_lut6_I3_O)        0.124    18.857 r  dual_port_ram_instance/target_address_adder_stage3[7]_i_2/O
                         net (fo=1, routed)           0.000    18.857    dual_port_ram_instance/target_address_adder_stage3[7]_i_2_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.233 r  dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.233    dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.350 r  dual_port_ram_instance/target_address_adder_stage3_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.350    dual_port_ram_instance/target_address_adder_stage3_reg[9]_i_1_n_0
    SLICE_X6Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.467 r  dual_port_ram_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.467    dual_port_ram_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X6Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.584 r  dual_port_ram_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.584    dual_port_ram_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X6Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.701 r  dual_port_ram_instance/prev_data_address_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.701    dual_port_ram_instance/prev_data_address_reg[20]_i_1_n_0
    SLICE_X6Y124         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    20.038 f  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[1]
                         net (fo=4, routed)           0.749    20.787    riscv_steel_core_instance/target_address_adder_stage3_reg[27]_0[1]
    SLICE_X1Y126         LUT4 (Prop_lut4_I2_O)        0.301    21.088 f  riscv_steel_core_instance/prev_data_address[25]_i_1/O
                         net (fo=2, routed)           0.851    21.938    riscv_steel_core_instance/prev_data_address[25]_i_1_n_0
    SLICE_X1Y126         LUT6 (Prop_lut6_I3_O)        0.332    22.270 f  riscv_steel_core_instance/uart_rdata[7]_i_8/O
                         net (fo=3, routed)           1.360    23.631    riscv_steel_core_instance/uart_rdata[7]_i_8_n_0
    SLICE_X13Y116        LUT6 (Prop_lut6_I1_O)        0.124    23.755 f  riscv_steel_core_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          0.686    24.441    riscv_steel_core_instance/prev_data_address_reg[4]_0
    SLICE_X16Y109        LUT6 (Prop_lut6_I4_O)        0.124    24.565 f  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.775    25.340    riscv_steel_core_instance/prev_write_request_reg_0
    SLICE_X9Y109         LUT3 (Prop_lut3_I0_O)        0.118    25.458 r  riscv_steel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.799    26.257    uart_instance/tx_register
    SLICE_X6Y107         FDRE                                         r  uart_instance/tx_cycle_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        1.681    27.611    uart_instance/internal_clock_BUFG
    SLICE_X6Y107         FDRE                                         r  uart_instance/tx_cycle_counter_reg[6]/C
                         clock pessimism              0.562    28.174    
                         clock uncertainty           -0.035    28.138    
    SLICE_X6Y107         FDRE (Setup_fdre_C_R)       -0.726    27.412    uart_instance/tx_cycle_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         27.412    
                         arrival time                         -26.257    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.156ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.115ns  (logic 4.600ns (25.393%)  route 13.515ns (74.607%))
  Logic Levels:           21  (CARRY4=6 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.611ns = ( 27.611 - 20.000 ) 
    Source Clock Delay      (SCD):    8.142ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        1.736     8.142    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X14Y112        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y112        FDRE (Prop_fdre_C_Q)         0.518     8.660 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/Q
                         net (fo=30, routed)          1.087     9.746    riscv_steel_core_instance/instruction_csr_address_stage3[11]
    SLICE_X15Y110        LUT5 (Prop_lut5_I1_O)        0.152     9.898 r  riscv_steel_core_instance/integer_file[30][31]_i_79/O
                         net (fo=1, routed)           0.721    10.620    riscv_steel_core_instance/integer_file[30][31]_i_79_n_0
    SLICE_X15Y110        LUT6 (Prop_lut6_I5_O)        0.326    10.946 f  riscv_steel_core_instance/integer_file[30][31]_i_67/O
                         net (fo=2, routed)           0.801    11.747    riscv_steel_core_instance/integer_file[30][31]_i_67_n_0
    SLICE_X13Y110        LUT4 (Prop_lut4_I3_O)        0.152    11.899 r  riscv_steel_core_instance/integer_file[30][31]_i_40/O
                         net (fo=56, routed)          1.146    13.045    riscv_steel_core_instance/integer_file[30][31]_i_40_n_0
    SLICE_X5Y115         LUT2 (Prop_lut2_I1_O)        0.326    13.371 f  riscv_steel_core_instance/integer_file[30][30]_i_25/O
                         net (fo=21, routed)          0.590    13.961    riscv_steel_core_instance/integer_file[30][30]_i_25_n_0
    SLICE_X3Y116         LUT2 (Prop_lut2_I1_O)        0.326    14.287 f  riscv_steel_core_instance/integer_file[30][26]_i_16/O
                         net (fo=7, routed)           0.632    14.919    riscv_steel_core_instance/integer_file[30][26]_i_16_n_0
    SLICE_X6Y116         LUT6 (Prop_lut6_I5_O)        0.124    15.043 r  riscv_steel_core_instance/integer_file[30][7]_i_4/O
                         net (fo=1, routed)           0.715    15.758    riscv_steel_core_instance/integer_file[30][7]_i_4_n_0
    SLICE_X13Y118        LUT5 (Prop_lut5_I0_O)        0.124    15.882 r  riscv_steel_core_instance/integer_file[30][7]_i_2/O
                         net (fo=3, routed)           0.599    16.481    riscv_steel_core_instance/integer_file[30][7]_i_2_n_0
    SLICE_X17Y118        LUT6 (Prop_lut6_I0_O)        0.124    16.605 r  riscv_steel_core_instance/integer_file[30][7]_i_1/O
                         net (fo=34, routed)          0.707    17.312    riscv_steel_core_instance/writeback_multiplexer_output[7]
    SLICE_X29Y123        LUT6 (Prop_lut6_I0_O)        0.124    17.436 r  riscv_steel_core_instance/rs1_data_stage3[7]_i_1/O
                         net (fo=5, routed)           1.297    18.733    dual_port_ram_instance/rs1_data[7]
    SLICE_X6Y119         LUT6 (Prop_lut6_I3_O)        0.124    18.857 r  dual_port_ram_instance/target_address_adder_stage3[7]_i_2/O
                         net (fo=1, routed)           0.000    18.857    dual_port_ram_instance/target_address_adder_stage3[7]_i_2_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.233 r  dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.233    dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.350 r  dual_port_ram_instance/target_address_adder_stage3_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.350    dual_port_ram_instance/target_address_adder_stage3_reg[9]_i_1_n_0
    SLICE_X6Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.467 r  dual_port_ram_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.467    dual_port_ram_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X6Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.584 r  dual_port_ram_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.584    dual_port_ram_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X6Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.701 r  dual_port_ram_instance/prev_data_address_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.701    dual_port_ram_instance/prev_data_address_reg[20]_i_1_n_0
    SLICE_X6Y124         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    20.038 f  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[1]
                         net (fo=4, routed)           0.749    20.787    riscv_steel_core_instance/target_address_adder_stage3_reg[27]_0[1]
    SLICE_X1Y126         LUT4 (Prop_lut4_I2_O)        0.301    21.088 f  riscv_steel_core_instance/prev_data_address[25]_i_1/O
                         net (fo=2, routed)           0.851    21.938    riscv_steel_core_instance/prev_data_address[25]_i_1_n_0
    SLICE_X1Y126         LUT6 (Prop_lut6_I3_O)        0.332    22.270 f  riscv_steel_core_instance/uart_rdata[7]_i_8/O
                         net (fo=3, routed)           1.360    23.631    riscv_steel_core_instance/uart_rdata[7]_i_8_n_0
    SLICE_X13Y116        LUT6 (Prop_lut6_I1_O)        0.124    23.755 f  riscv_steel_core_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          0.686    24.441    riscv_steel_core_instance/prev_data_address_reg[4]_0
    SLICE_X16Y109        LUT6 (Prop_lut6_I4_O)        0.124    24.565 f  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.775    25.340    riscv_steel_core_instance/prev_write_request_reg_0
    SLICE_X9Y109         LUT3 (Prop_lut3_I0_O)        0.118    25.458 r  riscv_steel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.799    26.257    uart_instance/tx_register
    SLICE_X6Y107         FDRE                                         r  uart_instance/tx_cycle_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        1.681    27.611    uart_instance/internal_clock_BUFG
    SLICE_X6Y107         FDRE                                         r  uart_instance/tx_cycle_counter_reg[7]/C
                         clock pessimism              0.562    28.174    
                         clock uncertainty           -0.035    28.138    
    SLICE_X6Y107         FDRE (Setup_fdre_C_R)       -0.726    27.412    uart_instance/tx_cycle_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         27.412    
                         arrival time                         -26.257    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.162ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.109ns  (logic 4.600ns (25.402%)  route 13.509ns (74.598%))
  Logic Levels:           21  (CARRY4=6 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.611ns = ( 27.611 - 20.000 ) 
    Source Clock Delay      (SCD):    8.142ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        1.736     8.142    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X14Y112        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y112        FDRE (Prop_fdre_C_Q)         0.518     8.660 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/Q
                         net (fo=30, routed)          1.087     9.746    riscv_steel_core_instance/instruction_csr_address_stage3[11]
    SLICE_X15Y110        LUT5 (Prop_lut5_I1_O)        0.152     9.898 r  riscv_steel_core_instance/integer_file[30][31]_i_79/O
                         net (fo=1, routed)           0.721    10.620    riscv_steel_core_instance/integer_file[30][31]_i_79_n_0
    SLICE_X15Y110        LUT6 (Prop_lut6_I5_O)        0.326    10.946 f  riscv_steel_core_instance/integer_file[30][31]_i_67/O
                         net (fo=2, routed)           0.801    11.747    riscv_steel_core_instance/integer_file[30][31]_i_67_n_0
    SLICE_X13Y110        LUT4 (Prop_lut4_I3_O)        0.152    11.899 r  riscv_steel_core_instance/integer_file[30][31]_i_40/O
                         net (fo=56, routed)          1.146    13.045    riscv_steel_core_instance/integer_file[30][31]_i_40_n_0
    SLICE_X5Y115         LUT2 (Prop_lut2_I1_O)        0.326    13.371 f  riscv_steel_core_instance/integer_file[30][30]_i_25/O
                         net (fo=21, routed)          0.590    13.961    riscv_steel_core_instance/integer_file[30][30]_i_25_n_0
    SLICE_X3Y116         LUT2 (Prop_lut2_I1_O)        0.326    14.287 f  riscv_steel_core_instance/integer_file[30][26]_i_16/O
                         net (fo=7, routed)           0.632    14.919    riscv_steel_core_instance/integer_file[30][26]_i_16_n_0
    SLICE_X6Y116         LUT6 (Prop_lut6_I5_O)        0.124    15.043 r  riscv_steel_core_instance/integer_file[30][7]_i_4/O
                         net (fo=1, routed)           0.715    15.758    riscv_steel_core_instance/integer_file[30][7]_i_4_n_0
    SLICE_X13Y118        LUT5 (Prop_lut5_I0_O)        0.124    15.882 r  riscv_steel_core_instance/integer_file[30][7]_i_2/O
                         net (fo=3, routed)           0.599    16.481    riscv_steel_core_instance/integer_file[30][7]_i_2_n_0
    SLICE_X17Y118        LUT6 (Prop_lut6_I0_O)        0.124    16.605 r  riscv_steel_core_instance/integer_file[30][7]_i_1/O
                         net (fo=34, routed)          0.707    17.312    riscv_steel_core_instance/writeback_multiplexer_output[7]
    SLICE_X29Y123        LUT6 (Prop_lut6_I0_O)        0.124    17.436 r  riscv_steel_core_instance/rs1_data_stage3[7]_i_1/O
                         net (fo=5, routed)           1.297    18.733    dual_port_ram_instance/rs1_data[7]
    SLICE_X6Y119         LUT6 (Prop_lut6_I3_O)        0.124    18.857 r  dual_port_ram_instance/target_address_adder_stage3[7]_i_2/O
                         net (fo=1, routed)           0.000    18.857    dual_port_ram_instance/target_address_adder_stage3[7]_i_2_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.233 r  dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.233    dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.350 r  dual_port_ram_instance/target_address_adder_stage3_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.350    dual_port_ram_instance/target_address_adder_stage3_reg[9]_i_1_n_0
    SLICE_X6Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.467 r  dual_port_ram_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.467    dual_port_ram_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X6Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.584 r  dual_port_ram_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.584    dual_port_ram_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X6Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.701 r  dual_port_ram_instance/prev_data_address_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.701    dual_port_ram_instance/prev_data_address_reg[20]_i_1_n_0
    SLICE_X6Y124         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    20.038 f  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[1]
                         net (fo=4, routed)           0.749    20.787    riscv_steel_core_instance/target_address_adder_stage3_reg[27]_0[1]
    SLICE_X1Y126         LUT4 (Prop_lut4_I2_O)        0.301    21.088 f  riscv_steel_core_instance/prev_data_address[25]_i_1/O
                         net (fo=2, routed)           0.851    21.938    riscv_steel_core_instance/prev_data_address[25]_i_1_n_0
    SLICE_X1Y126         LUT6 (Prop_lut6_I3_O)        0.332    22.270 f  riscv_steel_core_instance/uart_rdata[7]_i_8/O
                         net (fo=3, routed)           1.360    23.631    riscv_steel_core_instance/uart_rdata[7]_i_8_n_0
    SLICE_X13Y116        LUT6 (Prop_lut6_I1_O)        0.124    23.755 f  riscv_steel_core_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          0.686    24.441    riscv_steel_core_instance/prev_data_address_reg[4]_0
    SLICE_X16Y109        LUT6 (Prop_lut6_I4_O)        0.124    24.565 f  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.775    25.340    riscv_steel_core_instance/prev_write_request_reg_0
    SLICE_X9Y109         LUT3 (Prop_lut3_I0_O)        0.118    25.458 r  riscv_steel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.793    26.251    uart_instance/tx_register
    SLICE_X6Y108         FDRE                                         r  uart_instance/tx_cycle_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        1.681    27.611    uart_instance/internal_clock_BUFG
    SLICE_X6Y108         FDRE                                         r  uart_instance/tx_cycle_counter_reg[10]/C
                         clock pessimism              0.562    28.174    
                         clock uncertainty           -0.035    28.138    
    SLICE_X6Y108         FDRE (Setup_fdre_C_R)       -0.726    27.412    uart_instance/tx_cycle_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         27.412    
                         arrival time                         -26.251    
  -------------------------------------------------------------------
                         slack                                  1.162    

Slack (MET) :             1.162ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.109ns  (logic 4.600ns (25.402%)  route 13.509ns (74.598%))
  Logic Levels:           21  (CARRY4=6 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.611ns = ( 27.611 - 20.000 ) 
    Source Clock Delay      (SCD):    8.142ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        1.736     8.142    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X14Y112        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y112        FDRE (Prop_fdre_C_Q)         0.518     8.660 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[11]/Q
                         net (fo=30, routed)          1.087     9.746    riscv_steel_core_instance/instruction_csr_address_stage3[11]
    SLICE_X15Y110        LUT5 (Prop_lut5_I1_O)        0.152     9.898 r  riscv_steel_core_instance/integer_file[30][31]_i_79/O
                         net (fo=1, routed)           0.721    10.620    riscv_steel_core_instance/integer_file[30][31]_i_79_n_0
    SLICE_X15Y110        LUT6 (Prop_lut6_I5_O)        0.326    10.946 f  riscv_steel_core_instance/integer_file[30][31]_i_67/O
                         net (fo=2, routed)           0.801    11.747    riscv_steel_core_instance/integer_file[30][31]_i_67_n_0
    SLICE_X13Y110        LUT4 (Prop_lut4_I3_O)        0.152    11.899 r  riscv_steel_core_instance/integer_file[30][31]_i_40/O
                         net (fo=56, routed)          1.146    13.045    riscv_steel_core_instance/integer_file[30][31]_i_40_n_0
    SLICE_X5Y115         LUT2 (Prop_lut2_I1_O)        0.326    13.371 f  riscv_steel_core_instance/integer_file[30][30]_i_25/O
                         net (fo=21, routed)          0.590    13.961    riscv_steel_core_instance/integer_file[30][30]_i_25_n_0
    SLICE_X3Y116         LUT2 (Prop_lut2_I1_O)        0.326    14.287 f  riscv_steel_core_instance/integer_file[30][26]_i_16/O
                         net (fo=7, routed)           0.632    14.919    riscv_steel_core_instance/integer_file[30][26]_i_16_n_0
    SLICE_X6Y116         LUT6 (Prop_lut6_I5_O)        0.124    15.043 r  riscv_steel_core_instance/integer_file[30][7]_i_4/O
                         net (fo=1, routed)           0.715    15.758    riscv_steel_core_instance/integer_file[30][7]_i_4_n_0
    SLICE_X13Y118        LUT5 (Prop_lut5_I0_O)        0.124    15.882 r  riscv_steel_core_instance/integer_file[30][7]_i_2/O
                         net (fo=3, routed)           0.599    16.481    riscv_steel_core_instance/integer_file[30][7]_i_2_n_0
    SLICE_X17Y118        LUT6 (Prop_lut6_I0_O)        0.124    16.605 r  riscv_steel_core_instance/integer_file[30][7]_i_1/O
                         net (fo=34, routed)          0.707    17.312    riscv_steel_core_instance/writeback_multiplexer_output[7]
    SLICE_X29Y123        LUT6 (Prop_lut6_I0_O)        0.124    17.436 r  riscv_steel_core_instance/rs1_data_stage3[7]_i_1/O
                         net (fo=5, routed)           1.297    18.733    dual_port_ram_instance/rs1_data[7]
    SLICE_X6Y119         LUT6 (Prop_lut6_I3_O)        0.124    18.857 r  dual_port_ram_instance/target_address_adder_stage3[7]_i_2/O
                         net (fo=1, routed)           0.000    18.857    dual_port_ram_instance/target_address_adder_stage3[7]_i_2_n_0
    SLICE_X6Y119         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.233 r  dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.233    dual_port_ram_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X6Y120         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.350 r  dual_port_ram_instance/target_address_adder_stage3_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.350    dual_port_ram_instance/target_address_adder_stage3_reg[9]_i_1_n_0
    SLICE_X6Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.467 r  dual_port_ram_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.467    dual_port_ram_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X6Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.584 r  dual_port_ram_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.584    dual_port_ram_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X6Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.701 r  dual_port_ram_instance/prev_data_address_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.701    dual_port_ram_instance/prev_data_address_reg[20]_i_1_n_0
    SLICE_X6Y124         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    20.038 f  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[1]
                         net (fo=4, routed)           0.749    20.787    riscv_steel_core_instance/target_address_adder_stage3_reg[27]_0[1]
    SLICE_X1Y126         LUT4 (Prop_lut4_I2_O)        0.301    21.088 f  riscv_steel_core_instance/prev_data_address[25]_i_1/O
                         net (fo=2, routed)           0.851    21.938    riscv_steel_core_instance/prev_data_address[25]_i_1_n_0
    SLICE_X1Y126         LUT6 (Prop_lut6_I3_O)        0.332    22.270 f  riscv_steel_core_instance/uart_rdata[7]_i_8/O
                         net (fo=3, routed)           1.360    23.631    riscv_steel_core_instance/uart_rdata[7]_i_8_n_0
    SLICE_X13Y116        LUT6 (Prop_lut6_I1_O)        0.124    23.755 f  riscv_steel_core_instance/uart_rdata[7]_i_4/O
                         net (fo=10, routed)          0.686    24.441    riscv_steel_core_instance/prev_data_address_reg[4]_0
    SLICE_X16Y109        LUT6 (Prop_lut6_I4_O)        0.124    24.565 f  riscv_steel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=13, routed)          0.775    25.340    riscv_steel_core_instance/prev_write_request_reg_0
    SLICE_X9Y109         LUT3 (Prop_lut3_I0_O)        0.118    25.458 r  riscv_steel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.793    26.251    uart_instance/tx_register
    SLICE_X6Y108         FDRE                                         r  uart_instance/tx_cycle_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        1.681    27.611    uart_instance/internal_clock_BUFG
    SLICE_X6Y108         FDRE                                         r  uart_instance/tx_cycle_counter_reg[11]/C
                         clock pessimism              0.562    28.174    
                         clock uncertainty           -0.035    28.138    
    SLICE_X6Y108         FDRE (Setup_fdre_C_R)       -0.726    27.412    uart_instance/tx_cycle_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         27.412    
                         arrival time                         -26.251    
  -------------------------------------------------------------------
                         slack                                  1.162    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/program_counter_stage3_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.453%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.445ns
    Source Clock Delay      (SCD):    2.590ns
    Clock Pessimism Removal (CPR):    0.856ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        0.664     2.590    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X7Y128         FDRE                                         r  riscv_steel_core_instance/program_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y128         FDRE (Prop_fdre_C_Q)         0.141     2.731 r  riscv_steel_core_instance/program_counter_reg[31]/Q
                         net (fo=3, routed)           0.068     2.799    riscv_steel_core_instance/program_counter_reg[31]_0[24]
    SLICE_X7Y128         FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        0.936     3.445    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X7Y128         FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[31]/C
                         clock pessimism             -0.856     2.590    
    SLICE_X7Y128         FDRE (Hold_fdre_C_D)         0.075     2.665    riscv_steel_core_instance/program_counter_stage3_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.665    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/program_counter_stage3_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.453%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.443ns
    Source Clock Delay      (SCD):    2.588ns
    Clock Pessimism Removal (CPR):    0.856ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        0.662     2.588    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X1Y125         FDRE                                         r  riscv_steel_core_instance/program_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.141     2.729 r  riscv_steel_core_instance/program_counter_reg[21]/Q
                         net (fo=3, routed)           0.068     2.797    riscv_steel_core_instance/program_counter_reg[31]_0[14]
    SLICE_X1Y125         FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        0.934     3.443    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X1Y125         FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[21]/C
                         clock pessimism             -0.856     2.588    
    SLICE_X1Y125         FDRE (Hold_fdre_C_D)         0.075     2.663    riscv_steel_core_instance/program_counter_stage3_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.663    
                         arrival time                           2.797    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/program_counter_stage3_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.446ns
    Source Clock Delay      (SCD):    2.591ns
    Clock Pessimism Removal (CPR):    0.856ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        0.665     2.591    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X3Y122         FDRE                                         r  riscv_steel_core_instance/program_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDRE (Prop_fdre_C_Q)         0.141     2.732 r  riscv_steel_core_instance/program_counter_reg[15]/Q
                         net (fo=3, routed)           0.068     2.800    riscv_steel_core_instance/program_counter[15]
    SLICE_X3Y122         FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        0.937     3.446    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X3Y122         FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[15]/C
                         clock pessimism             -0.856     2.591    
    SLICE_X3Y122         FDRE (Hold_fdre_C_D)         0.075     2.666    riscv_steel_core_instance/program_counter_stage3_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.666    
                         arrival time                           2.800    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/program_counter_stage3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.422ns
    Source Clock Delay      (SCD):    2.567ns
    Clock Pessimism Removal (CPR):    0.856ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        0.641     2.567    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X13Y116        FDRE                                         r  riscv_steel_core_instance/program_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y116        FDRE (Prop_fdre_C_Q)         0.141     2.708 r  riscv_steel_core_instance/program_counter_reg[1]/Q
                         net (fo=3, routed)           0.068     2.776    riscv_steel_core_instance/program_counter_reg[31]_0[0]
    SLICE_X13Y116        FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        0.913     3.422    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X13Y116        FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[1]/C
                         clock pessimism             -0.856     2.567    
    SLICE_X13Y116        FDRE (Hold_fdre_C_D)         0.075     2.642    riscv_steel_core_instance/program_counter_stage3_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.642    
                         arrival time                           2.776    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/program_counter_stage3_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.442ns
    Source Clock Delay      (SCD):    2.588ns
    Clock Pessimism Removal (CPR):    0.855ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        0.662     2.588    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X5Y126         FDRE                                         r  riscv_steel_core_instance/program_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDRE (Prop_fdre_C_Q)         0.141     2.729 r  riscv_steel_core_instance/program_counter_reg[22]/Q
                         net (fo=3, routed)           0.068     2.797    riscv_steel_core_instance/program_counter_reg[31]_0[15]
    SLICE_X5Y126         FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        0.933     3.442    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X5Y126         FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[22]/C
                         clock pessimism             -0.855     2.588    
    SLICE_X5Y126         FDRE (Hold_fdre_C_D)         0.075     2.663    riscv_steel_core_instance/program_counter_stage3_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.663    
                         arrival time                           2.797    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/program_counter_stage3_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.446ns
    Source Clock Delay      (SCD):    2.591ns
    Clock Pessimism Removal (CPR):    0.856ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        0.665     2.591    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X3Y122         FDRE                                         r  riscv_steel_core_instance/program_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDRE (Prop_fdre_C_Q)         0.141     2.732 r  riscv_steel_core_instance/program_counter_reg[18]/Q
                         net (fo=3, routed)           0.068     2.800    riscv_steel_core_instance/program_counter[18]
    SLICE_X3Y122         FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        0.937     3.446    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X3Y122         FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[18]/C
                         clock pessimism             -0.856     2.591    
    SLICE_X3Y122         FDRE (Hold_fdre_C_D)         0.071     2.662    riscv_steel_core_instance/program_counter_stage3_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.662    
                         arrival time                           2.800    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/program_counter_stage3_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.443ns
    Source Clock Delay      (SCD):    2.588ns
    Clock Pessimism Removal (CPR):    0.856ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        0.662     2.588    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X1Y125         FDRE                                         r  riscv_steel_core_instance/program_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.141     2.729 r  riscv_steel_core_instance/program_counter_reg[24]/Q
                         net (fo=3, routed)           0.068     2.797    riscv_steel_core_instance/program_counter_reg[31]_0[17]
    SLICE_X1Y125         FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        0.934     3.443    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X1Y125         FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[24]/C
                         clock pessimism             -0.856     2.588    
    SLICE_X1Y125         FDRE (Hold_fdre_C_D)         0.071     2.659    riscv_steel_core_instance/program_counter_stage3_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.659    
                         arrival time                           2.797    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/program_counter_stage3_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.741%)  route 0.070ns (33.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.446ns
    Source Clock Delay      (SCD):    2.591ns
    Clock Pessimism Removal (CPR):    0.856ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        0.665     2.591    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X1Y127         FDRE                                         r  riscv_steel_core_instance/program_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.141     2.732 r  riscv_steel_core_instance/program_counter_reg[26]/Q
                         net (fo=3, routed)           0.070     2.802    riscv_steel_core_instance/program_counter_reg[31]_0[19]
    SLICE_X1Y127         FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        0.937     3.446    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X1Y127         FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[26]/C
                         clock pessimism             -0.856     2.591    
    SLICE_X1Y127         FDRE (Hold_fdre_C_D)         0.071     2.662    riscv_steel_core_instance/program_counter_stage3_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.662    
                         arrival time                           2.802    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/program_counter_stage3_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.741%)  route 0.070ns (33.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.446ns
    Source Clock Delay      (SCD):    2.591ns
    Clock Pessimism Removal (CPR):    0.856ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        0.665     2.591    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X3Y127         FDRE                                         r  riscv_steel_core_instance/program_counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.141     2.732 r  riscv_steel_core_instance/program_counter_reg[27]/Q
                         net (fo=3, routed)           0.070     2.802    riscv_steel_core_instance/program_counter_reg[31]_0[20]
    SLICE_X3Y127         FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        0.937     3.446    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X3Y127         FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[27]/C
                         clock pessimism             -0.856     2.591    
    SLICE_X3Y127         FDRE (Hold_fdre_C_D)         0.071     2.662    riscv_steel_core_instance/program_counter_stage3_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.662    
                         arrival time                           2.802    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/program_counter_stage3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.320%)  route 0.123ns (46.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.422ns
    Source Clock Delay      (SCD):    2.566ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        0.640     2.566    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X9Y117         FDRE                                         r  riscv_steel_core_instance/program_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDRE (Prop_fdre_C_Q)         0.141     2.707 r  riscv_steel_core_instance/program_counter_reg[3]/Q
                         net (fo=3, routed)           0.123     2.830    riscv_steel_core_instance/program_counter_reg[31]_0[2]
    SLICE_X11Y117        FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        0.913     3.422    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X11Y117        FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[3]/C
                         clock pessimism             -0.822     2.601    
    SLICE_X11Y117        FDRE (Hold_fdre_C_D)         0.070     2.671    riscv_steel_core_instance/program_counter_stage3_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.671    
                         arrival time                           2.830    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdiv2
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { internal_clock_reg/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y21   dual_port_ram_instance/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y22   dual_port_ram_instance/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y20   dual_port_ram_instance/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y23   dual_port_ram_instance/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y21   dual_port_ram_instance/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y22   dual_port_ram_instance/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y20   dual_port_ram_instance/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y23   dual_port_ram_instance/ram_reg_3/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  internal_clock_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X17Y111  dual_port_ram_instance/port0_data_out_valid_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X17Y111  dual_port_ram_instance/port0_data_out_valid_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X17Y111  dual_port_ram_instance/port0_data_out_valid_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X21Y110  dual_port_ram_instance/port1_read_request_ack_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X21Y110  dual_port_ram_instance/port1_read_request_ack_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y107  dual_port_ram_instance/prev_port1_data_in_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y107  dual_port_ram_instance/prev_port1_data_in_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y112  dual_port_ram_instance/prev_port1_data_in_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y112  dual_port_ram_instance/prev_port1_data_in_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y113  dual_port_ram_instance/prev_port1_data_in_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y113  dual_port_ram_instance/prev_port1_data_in_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X17Y111  dual_port_ram_instance/port0_data_out_valid_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X17Y111  dual_port_ram_instance/port0_data_out_valid_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X21Y110  dual_port_ram_instance/port1_read_request_ack_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X21Y110  dual_port_ram_instance/port1_read_request_ack_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y107  dual_port_ram_instance/prev_port1_data_in_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y107  dual_port_ram_instance/prev_port1_data_in_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y112  dual_port_ram_instance/prev_port1_data_in_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y112  dual_port_ram_instance/prev_port1_data_in_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y113  dual_port_ram_instance/prev_port1_data_in_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y113  dual_port_ram_instance/prev_port1_data_in_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv2
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        8.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.029ns  (required time - arrival time)
  Source:                 internal_clock_reg/Q
                            (clock source 'clkdiv2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            internal_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.124ns (8.923%)  route 1.266ns (91.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           1.266     6.840    internal_clock
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.964 f  internal_clock_i_1/O
                         net (fo=1, routed)           0.000     6.964    internal_clock_i_1_n_0
    SLICE_X36Y46         FDRE                                         f  internal_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    14.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  internal_clock_reg/C
                         clock pessimism              0.180    15.000    
                         clock uncertainty           -0.035    14.964    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    14.993    internal_clock_reg
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                          -6.964    
  -------------------------------------------------------------------
                         slack                                  8.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 internal_clock_reg/Q
                            (clock source 'clkdiv2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            internal_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@10.000ns - clkdiv2 fall@10.000ns)
  Data Path Delay:        0.504ns  (logic 0.045ns (8.936%)  route 0.459ns (91.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 11.992 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns = ( 11.619 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 fall edge)   10.000    10.000 f  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565    11.478    clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    11.619 f  internal_clock_reg/Q
                         net (fo=2, routed)           0.459    12.078    internal_clock
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045    12.123 r  internal_clock_i_1/O
                         net (fo=1, routed)           0.000    12.123    internal_clock_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  internal_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834    11.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  internal_clock_reg/C
                         clock pessimism             -0.245    11.747    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091    11.838    internal_clock_reg
  -------------------------------------------------------------------
                         required time                        -11.838    
                         arrival time                          12.123    
  -------------------------------------------------------------------
                         slack                                  0.285    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkdiv2
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.809ns  (logic 3.977ns (68.466%)  route 1.832ns (31.534%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        1.806     8.212    uart_instance/internal_clock_BUFG
    SLICE_X4Y109         FDRE                                         r  uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.456     8.668 r  uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           1.832    10.500    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.521    14.021 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.021    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.759ns  (logic 1.363ns (77.496%)  route 0.396ns (22.504%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        0.673     2.599    uart_instance/internal_clock_BUFG
    SLICE_X4Y109         FDRE                                         r  uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.141     2.740 r  uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           0.396     3.136    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.222     4.358 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.358    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkdiv2

Max Delay          1999 Endpoints
Min Delay          1999 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/integer_file_reg[18][23]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.922ns  (logic 1.467ns (12.304%)  route 10.455ns (87.696%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.530ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=1742, routed)       10.455    11.922    riscv_steel_core_instance/reset_IBUF
    SLICE_X35Y132        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[18][23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        1.600     7.530    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X35Y132        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[18][23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/integer_file_reg[19][23]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.922ns  (logic 1.467ns (12.304%)  route 10.455ns (87.696%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.530ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=1742, routed)       10.455    11.922    riscv_steel_core_instance/reset_IBUF
    SLICE_X34Y132        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[19][23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        1.600     7.530    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X34Y132        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[19][23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/integer_file_reg[28][23]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.635ns  (logic 1.467ns (12.607%)  route 10.168ns (87.393%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.531ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=1742, routed)       10.168    11.635    riscv_steel_core_instance/reset_IBUF
    SLICE_X34Y133        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[28][23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        1.601     7.531    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X34Y133        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[28][23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/integer_file_reg[27][20]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.623ns  (logic 1.467ns (12.621%)  route 10.156ns (87.379%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.528ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=1742, routed)       10.156    11.623    riscv_steel_core_instance/reset_IBUF
    SLICE_X36Y131        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[27][20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        1.598     7.528    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X36Y131        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[27][20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/integer_file_reg[22][19]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.618ns  (logic 1.467ns (12.625%)  route 10.151ns (87.375%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.528ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=1742, routed)       10.151    11.618    riscv_steel_core_instance/reset_IBUF
    SLICE_X37Y131        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[22][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        1.598     7.528    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X37Y131        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[22][19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/integer_file_reg[22][20]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.618ns  (logic 1.467ns (12.625%)  route 10.151ns (87.375%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.528ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=1742, routed)       10.151    11.618    riscv_steel_core_instance/reset_IBUF
    SLICE_X37Y131        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[22][20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        1.598     7.528    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X37Y131        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[22][20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/integer_file_reg[24][25]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.558ns  (logic 1.467ns (12.691%)  route 10.091ns (87.309%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.531ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=1742, routed)       10.091    11.558    riscv_steel_core_instance/reset_IBUF
    SLICE_X24Y129        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[24][25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        1.601     7.531    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X24Y129        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[24][25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/integer_file_reg[24][28]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.558ns  (logic 1.467ns (12.691%)  route 10.091ns (87.309%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.531ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=1742, routed)       10.091    11.558    riscv_steel_core_instance/reset_IBUF
    SLICE_X24Y129        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[24][28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        1.601     7.531    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X24Y129        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[24][28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/integer_file_reg[3][24]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.554ns  (logic 1.467ns (12.696%)  route 10.087ns (87.304%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.531ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=1742, routed)       10.087    11.554    riscv_steel_core_instance/reset_IBUF
    SLICE_X25Y129        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[3][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        1.601     7.531    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X25Y129        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[3][24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/integer_file_reg[3][25]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.554ns  (logic 1.467ns (12.696%)  route 10.087ns (87.304%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        7.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.531ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=1742, routed)       10.087    11.554    riscv_steel_core_instance/reset_IBUF
    SLICE_X25Y129        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[3][25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        1.601     7.531    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X25Y129        FDRE                                         r  riscv_steel_core_instance/integer_file_reg[3][25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/prev_data_address_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.861ns  (logic 0.277ns (32.154%)  route 0.584ns (67.846%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.444ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=1742, routed)        0.584     0.819    riscv_steel_core_instance/reset_IBUF
    SLICE_X1Y126         LUT4 (Prop_lut4_I3_O)        0.042     0.861 r  riscv_steel_core_instance/prev_data_address[27]_i_1/O
                         net (fo=2, routed)           0.000     0.861    riscv_steel_core_instance/prev_data_address[27]_i_1_n_0
    SLICE_X1Y126         FDRE                                         r  riscv_steel_core_instance/prev_data_address_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        0.935     3.444    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X1Y126         FDRE                                         r  riscv_steel_core_instance/prev_data_address_reg[27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/prev_data_address_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.874ns  (logic 0.235ns (26.879%)  route 0.639ns (73.121%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1742, routed)        0.639     0.874    riscv_steel_core_instance/reset_IBUF
    SLICE_X1Y127         FDRE                                         r  riscv_steel_core_instance/prev_data_address_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        0.937     3.446    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X1Y127         FDRE                                         r  riscv_steel_core_instance/prev_data_address_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/program_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.874ns  (logic 0.235ns (26.879%)  route 0.639ns (73.121%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1742, routed)        0.639     0.874    riscv_steel_core_instance/reset_IBUF
    SLICE_X1Y127         FDRE                                         r  riscv_steel_core_instance/program_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        0.937     3.446    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X1Y127         FDRE                                         r  riscv_steel_core_instance/program_counter_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/program_counter_stage3_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.874ns  (logic 0.235ns (26.879%)  route 0.639ns (73.121%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1742, routed)        0.639     0.874    riscv_steel_core_instance/reset_IBUF
    SLICE_X1Y127         FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        0.937     3.446    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X1Y127         FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            memory_mapper_instance/prev_bus_data_address_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.874ns  (logic 0.235ns (26.869%)  route 0.639ns (73.131%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1742, routed)        0.639     0.874    memory_mapper_instance/reset_IBUF
    SLICE_X2Y127         FDRE                                         r  memory_mapper_instance/prev_bus_data_address_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        0.937     3.446    memory_mapper_instance/internal_clock_BUFG
    SLICE_X2Y127         FDRE                                         r  memory_mapper_instance/prev_bus_data_address_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            memory_mapper_instance/prev_bus_data_address_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.874ns  (logic 0.235ns (26.869%)  route 0.639ns (73.131%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1742, routed)        0.639     0.874    memory_mapper_instance/reset_IBUF
    SLICE_X2Y127         FDRE                                         r  memory_mapper_instance/prev_bus_data_address_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        0.937     3.446    memory_mapper_instance/internal_clock_BUFG
    SLICE_X2Y127         FDRE                                         r  memory_mapper_instance/prev_bus_data_address_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            memory_mapper_instance/prev_bus_data_address_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.874ns  (logic 0.235ns (26.869%)  route 0.639ns (73.131%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1742, routed)        0.639     0.874    memory_mapper_instance/reset_IBUF
    SLICE_X2Y127         FDRE                                         r  memory_mapper_instance/prev_bus_data_address_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        0.937     3.446    memory_mapper_instance/internal_clock_BUFG
    SLICE_X2Y127         FDRE                                         r  memory_mapper_instance/prev_bus_data_address_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            memory_mapper_instance/prev_bus_data_address_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.874ns  (logic 0.235ns (26.869%)  route 0.639ns (73.131%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1742, routed)        0.639     0.874    memory_mapper_instance/reset_IBUF
    SLICE_X2Y127         FDRE                                         r  memory_mapper_instance/prev_bus_data_address_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        0.937     3.446    memory_mapper_instance/internal_clock_BUFG
    SLICE_X2Y127         FDRE                                         r  memory_mapper_instance/prev_bus_data_address_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            memory_mapper_instance/prev_bus_data_address_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.874ns  (logic 0.235ns (26.869%)  route 0.639ns (73.131%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1742, routed)        0.639     0.874    memory_mapper_instance/reset_IBUF
    SLICE_X2Y127         FDRE                                         r  memory_mapper_instance/prev_bus_data_address_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        0.937     3.446    memory_mapper_instance/internal_clock_BUFG
    SLICE_X2Y127         FDRE                                         r  memory_mapper_instance/prev_bus_data_address_reg[27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            memory_mapper_instance/prev_bus_data_address_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.874ns  (logic 0.235ns (26.869%)  route 0.639ns (73.131%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1742, routed)        0.639     0.874    memory_mapper_instance/reset_IBUF
    SLICE_X2Y127         FDRE                                         r  memory_mapper_instance/prev_bus_data_address_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1744, routed)        0.937     3.446    memory_mapper_instance/internal_clock_BUFG
    SLICE_X2Y127         FDRE                                         r  memory_mapper_instance/prev_bus_data_address_reg[28]/C





