#### Step one
1. Compiling(Logic Synthesis)
    - Altera Quartus
2. Simulation
    - ModelSim
    - Verilog-2001 ANSI-style
    - Verilog-1995 syntax
#### Basics 
3. wire  
    - _directional_
    - continuous assignment:  
        - all the time.
        - A continuous assignment is not a one-time event.
    