<HTML>
<HEAD>
<TITLE>Innovus</TITLE>
</HEAD>
<BODY>
##########################################################
<TABLE>
<TR><TD width = 150>#  Generated by:   </TD><TD>Cadence Innovus 17.10-p006_1</TD></TR>
<TR><TD>#  OS:              </TD><TD>Linux x86_64(Host ID LABSSPC05)</TD></TR>
<TR><TD>#  Generated on:    </TD><TD>Sun May  8 17:47:31 2022</TD></TR>
<TR><TD>#  Design:          /TD><TD>processador_6_instrucoes</TD></TR>
<TR><TD>#  Command:    </TD><TD>summaryReport -outdir ./reports/summaryReport</TD></TR>
</TABLE>
##########################################################
<HR SIZE=3>
<H3>Layer Information Page</H3>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer OVERLAP Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Overlap<BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer OVERLAP InformationLayer METAL6 Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Routing<BR></TD>
    <TR>
    <TD>Wire Pitch X<BR></TD>
    <TD>0.900 um<BR></TD>
    <TR>
    <TD>Wire Pitch Y<BR></TD>
    <TD>0.900 um<BR></TD>
    <TR>
    <TD>Offset X<BR></TD>
    <TD>0.280 um<BR></TD>
    <TR>
    <TD>Offset Y<BR></TD>
    <TD>0.280 um<BR></TD>
    <TR>
    <TD>Wire Width<BR></TD>
    <TD>0.440 um<BR></TD>
    <TR>
    <TD>Spacing<BR></TD>
    <TD>0.460 um<BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Cut<BR></TD>
    <TR>
    <TD>Vias<BR></TD>
    <TD><A HREF="processador_6_instrucoes_via_layer_VIA56.htm">For complete list click here</A><BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Routing<BR></TD>
    <TR>
    <TD>Wire Pitch X<BR></TD>
    <TD>0.560 um<BR></TD>
    <TR>
    <TD>Wire Pitch Y<BR></TD>
    <TD>0.560 um<BR></TD>
    <TR>
    <TD>Offset X<BR></TD>
    <TD>0.280 um<BR></TD>
    <TR>
    <TD>Offset Y<BR></TD>
    <TD>0.280 um<BR></TD>
    <TR>
    <TD>Wire Width<BR></TD>
    <TD>0.280 um<BR></TD>
    <TR>
    <TD>Spacing<BR></TD>
    <TD>0.280 um<BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 InformationLayer VIA45 Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Cut<BR></TD>
    <TR>
    <TD>Vias<BR></TD>
    <TD><A HREF="processador_6_instrucoes_via_layer_VIA45.htm">For complete list click here</A><BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 InformationLayer VIA45 InformationLayer METAL4 Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Routing<BR></TD>
    <TR>
    <TD>Wire Pitch X<BR></TD>
    <TD>0.560 um<BR></TD>
    <TR>
    <TD>Wire Pitch Y<BR></TD>
    <TD>0.560 um<BR></TD>
    <TR>
    <TD>Offset X<BR></TD>
    <TD>0.280 um<BR></TD>
    <TR>
    <TD>Offset Y<BR></TD>
    <TD>0.280 um<BR></TD>
    <TR>
    <TD>Wire Width<BR></TD>
    <TD>0.280 um<BR></TD>
    <TR>
    <TD>Spacing<BR></TD>
    <TD>0.280 um<BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 InformationLayer VIA45 InformationLayer METAL4 InformationLayer VIA34 Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Cut<BR></TD>
    <TR>
    <TD>Vias<BR></TD>
    <TD><A HREF="processador_6_instrucoes_via_layer_VIA34.htm">For complete list click here</A><BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 InformationLayer VIA45 InformationLayer METAL4 InformationLayer VIA34 InformationLayer METAL3 Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Routing<BR></TD>
    <TR>
    <TD>Wire Pitch X<BR></TD>
    <TD>0.560 um<BR></TD>
    <TR>
    <TD>Wire Pitch Y<BR></TD>
    <TD>0.560 um<BR></TD>
    <TR>
    <TD>Offset X<BR></TD>
    <TD>0.280 um<BR></TD>
    <TR>
    <TD>Offset Y<BR></TD>
    <TD>0.280 um<BR></TD>
    <TR>
    <TD>Wire Width<BR></TD>
    <TD>0.280 um<BR></TD>
    <TR>
    <TD>Spacing<BR></TD>
    <TD>0.280 um<BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 InformationLayer VIA45 InformationLayer METAL4 InformationLayer VIA34 InformationLayer METAL3 InformationLayer VIA23 Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Cut<BR></TD>
    <TR>
    <TD>Vias<BR></TD>
    <TD><A HREF="processador_6_instrucoes_via_layer_VIA23.htm">For complete list click here</A><BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 InformationLayer VIA45 InformationLayer METAL4 InformationLayer VIA34 InformationLayer METAL3 InformationLayer VIA23 InformationLayer METAL2 Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Routing<BR></TD>
    <TR>
    <TD>Wire Pitch X<BR></TD>
    <TD>0.560 um<BR></TD>
    <TR>
    <TD>Wire Pitch Y<BR></TD>
    <TD>0.560 um<BR></TD>
    <TR>
    <TD>Offset X<BR></TD>
    <TD>0.280 um<BR></TD>
    <TR>
    <TD>Offset Y<BR></TD>
    <TD>0.280 um<BR></TD>
    <TR>
    <TD>Wire Width<BR></TD>
    <TD>0.280 um<BR></TD>
    <TR>
    <TD>Spacing<BR></TD>
    <TD>0.280 um<BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 InformationLayer VIA45 InformationLayer METAL4 InformationLayer VIA34 InformationLayer METAL3 InformationLayer VIA23 InformationLayer METAL2 InformationLayer VIA12 Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Cut<BR></TD>
    <TR>
    <TD>Vias<BR></TD>
    <TD><A HREF="processador_6_instrucoes_via_layer_VIA12.htm">For complete list click here</A><BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 InformationLayer VIA45 InformationLayer METAL4 InformationLayer VIA34 InformationLayer METAL3 InformationLayer VIA23 InformationLayer METAL2 InformationLayer VIA12 InformationLayer METAL1 Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Routing<BR></TD>
    <TR>
    <TD>Wire Pitch X<BR></TD>
    <TD>0.560 um<BR></TD>
    <TR>
    <TD>Wire Pitch Y<BR></TD>
    <TD>0.560 um<BR></TD>
    <TR>
    <TD>Offset X<BR></TD>
    <TD>0.280 um<BR></TD>
    <TR>
    <TD>Offset Y<BR></TD>
    <TD>0.280 um<BR></TD>
    <TR>
    <TD>Wire Width<BR></TD>
    <TD>0.230 um<BR></TD>
    <TR>
    <TD>Spacing<BR></TD>
    <TD>0.230 um<BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 InformationLayer VIA45 InformationLayer METAL4 InformationLayer VIA34 InformationLayer METAL3 InformationLayer VIA23 InformationLayer METAL2 InformationLayer VIA12 InformationLayer METAL1 InformationLayer CONT Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Cut<BR></TD>
    <TR>
    <TD>Vias<BR></TD>
    <TD><BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 InformationLayer VIA45 InformationLayer METAL4 InformationLayer VIA34 InformationLayer METAL3 InformationLayer VIA23 InformationLayer METAL2 InformationLayer VIA12 InformationLayer METAL1 InformationLayer CONT InformationLayer POLY2 Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Masterslice<BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 InformationLayer VIA45 InformationLayer METAL4 InformationLayer VIA34 InformationLayer METAL3 InformationLayer VIA23 InformationLayer METAL2 InformationLayer VIA12 InformationLayer METAL1 InformationLayer CONT InformationLayer POLY2 InformationLayer POLY1 Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Masterslice<BR></TD>
</TABLE>
<BR>

</BODY>
</HTML>
