vendor_name = ModelSim
source_file = 1, /home/kohigashi/kulyah/pkt/FP_VHDL/UART_TX.vhd
source_file = 1, /home/kohigashi/kulyah/pkt/FP_VHDL/timing.sdc
source_file = 1, /home/kohigashi/kulyah/pkt/FP_VHDL/FP_VHDL.vhd
source_file = 1, /home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/adc_ip.qip
source_file = 1, /home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/adc_ip.v
source_file = 1, /home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_up_avalon_adv_adc.v
source_file = 1, /home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control.v
source_file = 1, /home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v
source_file = 1, /home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_control_fsm.v
source_file = 1, /home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_sample_store.v
source_file = 1, /home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_sample_store_ram.v
source_file = 1, /home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_sequencer.v
source_file = 1, /home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_sequencer_csr.v
source_file = 1, /home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v
source_file = 1, /home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/chsel_code_converter_sw_to_hw.v
source_file = 1, /home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/DE10_Lite_ADC_Core_modular_adc_0.v
source_file = 1, /home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v
source_file = 1, /home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v
source_file = 1, /home/kohigashi/kulyah/pkt/FP_VHDL/adc_ip/synthesis/submodules/adc_ip_adc_mega_0.v
source_file = 1, /home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, /home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, /home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, /home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, /home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, /home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/kohigashi/kulyah/pkt/FP_VHDL/db/MAX10_ADC_PLL_altpll.v
source_file = 1, /home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/altera_std_synchronizer.v
source_file = 1, /home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, /home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, /home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, /home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, /home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, /home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, /home/kohigashi/kulyah/pkt/FP_VHDL/db/scfifo_ds61.tdf
source_file = 1, /home/kohigashi/kulyah/pkt/FP_VHDL/db/a_dpfifo_3o41.tdf
source_file = 1, /home/kohigashi/kulyah/pkt/FP_VHDL/db/a_fefifo_c6e.tdf
source_file = 1, /home/kohigashi/kulyah/pkt/FP_VHDL/db/cntr_337.tdf
source_file = 1, /home/kohigashi/kulyah/pkt/FP_VHDL/db/altsyncram_rqn1.tdf
source_file = 1, /home/kohigashi/kulyah/pkt/FP_VHDL/db/cntr_n2b.tdf
source_file = 1, /home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/altram.inc
source_file = 1, /home/kohigashi/apps/Quartus-lite-20.1.0.711/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /home/kohigashi/kulyah/pkt/FP_VHDL/db/altsyncram_v5s1.tdf
design_name = FP_VHDL
instance = comp, \uart_txd~output\, uart_txd~output, FP_VHDL, 1
instance = comp, \ledr[0]~output\, ledr[0]~output, FP_VHDL, 1
instance = comp, \ledr[1]~output\, ledr[1]~output, FP_VHDL, 1
instance = comp, \ledr[2]~output\, ledr[2]~output, FP_VHDL, 1
instance = comp, \ledr[3]~output\, ledr[3]~output, FP_VHDL, 1
instance = comp, \ledr[4]~output\, ledr[4]~output, FP_VHDL, 1
instance = comp, \ledr[5]~output\, ledr[5]~output, FP_VHDL, 1
instance = comp, \ledr[6]~output\, ledr[6]~output, FP_VHDL, 1
instance = comp, \ledr[7]~output\, ledr[7]~output, FP_VHDL, 1
instance = comp, \ledr[8]~output\, ledr[8]~output, FP_VHDL, 1
instance = comp, \ledr[9]~output\, ledr[9]~output, FP_VHDL, 1
instance = comp, \hex0[0]~output\, hex0[0]~output, FP_VHDL, 1
instance = comp, \hex0[1]~output\, hex0[1]~output, FP_VHDL, 1
instance = comp, \hex0[2]~output\, hex0[2]~output, FP_VHDL, 1
instance = comp, \hex0[3]~output\, hex0[3]~output, FP_VHDL, 1
instance = comp, \hex0[4]~output\, hex0[4]~output, FP_VHDL, 1
instance = comp, \hex0[5]~output\, hex0[5]~output, FP_VHDL, 1
instance = comp, \hex0[6]~output\, hex0[6]~output, FP_VHDL, 1
instance = comp, \hex1[0]~output\, hex1[0]~output, FP_VHDL, 1
instance = comp, \hex1[1]~output\, hex1[1]~output, FP_VHDL, 1
instance = comp, \hex1[2]~output\, hex1[2]~output, FP_VHDL, 1
instance = comp, \hex1[3]~output\, hex1[3]~output, FP_VHDL, 1
instance = comp, \hex1[4]~output\, hex1[4]~output, FP_VHDL, 1
instance = comp, \hex1[5]~output\, hex1[5]~output, FP_VHDL, 1
instance = comp, \hex1[6]~output\, hex1[6]~output, FP_VHDL, 1
instance = comp, \hex2[0]~output\, hex2[0]~output, FP_VHDL, 1
instance = comp, \hex2[1]~output\, hex2[1]~output, FP_VHDL, 1
instance = comp, \hex2[2]~output\, hex2[2]~output, FP_VHDL, 1
instance = comp, \hex2[3]~output\, hex2[3]~output, FP_VHDL, 1
instance = comp, \hex2[4]~output\, hex2[4]~output, FP_VHDL, 1
instance = comp, \hex2[5]~output\, hex2[5]~output, FP_VHDL, 1
instance = comp, \hex2[6]~output\, hex2[6]~output, FP_VHDL, 1
instance = comp, \hex3[0]~output\, hex3[0]~output, FP_VHDL, 1
instance = comp, \hex3[1]~output\, hex3[1]~output, FP_VHDL, 1
instance = comp, \hex3[2]~output\, hex3[2]~output, FP_VHDL, 1
instance = comp, \hex3[3]~output\, hex3[3]~output, FP_VHDL, 1
instance = comp, \hex3[4]~output\, hex3[4]~output, FP_VHDL, 1
instance = comp, \hex3[5]~output\, hex3[5]~output, FP_VHDL, 1
instance = comp, \hex3[6]~output\, hex3[6]~output, FP_VHDL, 1
instance = comp, \clk~input\, clk~input, FP_VHDL, 1
instance = comp, \clk~inputclkctrl\, clk~inputclkctrl, FP_VHDL, 1
instance = comp, \uart_tx_inst|r_Clk_Count[0]~5\, uart_tx_inst|r_Clk_Count[0]~5, FP_VHDL, 1
instance = comp, \reset_n~input\, reset_n~input, FP_VHDL, 1
instance = comp, \uart_tx_inst|Selector12~1\, uart_tx_inst|Selector12~1, FP_VHDL, 1
instance = comp, \uart_tx_inst|r_SM_Main.s_TX_Start_Bit\, uart_tx_inst|r_SM_Main.s_TX_Start_Bit, FP_VHDL, 1
instance = comp, \uart_tx_inst|Selector13~0\, uart_tx_inst|Selector13~0, FP_VHDL, 1
instance = comp, \uart_tx_inst|r_SM_Main.s_TX_Data_Bits\, uart_tx_inst|r_SM_Main.s_TX_Data_Bits, FP_VHDL, 1
instance = comp, \uart_tx_inst|Selector10~0\, uart_tx_inst|Selector10~0, FP_VHDL, 1
instance = comp, \uart_tx_inst|r_Bit_Index[0]~feeder\, uart_tx_inst|r_Bit_Index[0]~feeder, FP_VHDL, 1
instance = comp, \uart_tx_inst|r_Bit_Index[0]\, uart_tx_inst|r_Bit_Index[0], FP_VHDL, 1
instance = comp, \uart_tx_inst|Selector9~0\, uart_tx_inst|Selector9~0, FP_VHDL, 1
instance = comp, \uart_tx_inst|Selector9~1\, uart_tx_inst|Selector9~1, FP_VHDL, 1
instance = comp, \uart_tx_inst|r_Bit_Index[1]\, uart_tx_inst|r_Bit_Index[1], FP_VHDL, 1
instance = comp, \uart_tx_inst|Selector8~0\, uart_tx_inst|Selector8~0, FP_VHDL, 1
instance = comp, \uart_tx_inst|Selector8~1\, uart_tx_inst|Selector8~1, FP_VHDL, 1
instance = comp, \uart_tx_inst|r_Bit_Index[2]\, uart_tx_inst|r_Bit_Index[2], FP_VHDL, 1
instance = comp, \uart_tx_inst|r_SM_Main.s_TX_Stop_Bit~0\, uart_tx_inst|r_SM_Main.s_TX_Stop_Bit~0, FP_VHDL, 1
instance = comp, \uart_tx_inst|r_SM_Main.s_TX_Stop_Bit~1\, uart_tx_inst|r_SM_Main.s_TX_Stop_Bit~1, FP_VHDL, 1
instance = comp, \uart_tx_inst|r_SM_Main.s_TX_Stop_Bit\, uart_tx_inst|r_SM_Main.s_TX_Stop_Bit, FP_VHDL, 1
instance = comp, \uart_tx_inst|Selector2~0\, uart_tx_inst|Selector2~0, FP_VHDL, 1
instance = comp, \uart_tx_inst|Selector2~1\, uart_tx_inst|Selector2~1, FP_VHDL, 1
instance = comp, \uart_tx_inst|r_TX_Done\, uart_tx_inst|r_TX_Done, FP_VHDL, 1
instance = comp, \tx_done_prev~0\, tx_done_prev~0, FP_VHDL, 1
instance = comp, \fsm_proc~0\, fsm_proc~0, FP_VHDL, 1
instance = comp, \uart_tx_inst|Selector0~0\, uart_tx_inst|Selector0~0, FP_VHDL, 1
instance = comp, \uart_tx_inst|o_TX_Active\, uart_tx_inst|o_TX_Active, FP_VHDL, 1
instance = comp, \Add0~0\, Add0~0, FP_VHDL, 1
instance = comp, \sample_counter[0]\, sample_counter[0], FP_VHDL, 1
instance = comp, \Add0~2\, Add0~2, FP_VHDL, 1
instance = comp, \sample_counter[1]\, sample_counter[1], FP_VHDL, 1
instance = comp, \Add0~4\, Add0~4, FP_VHDL, 1
instance = comp, \sample_counter[2]~feeder\, sample_counter[2]~feeder, FP_VHDL, 1
instance = comp, \sample_counter[2]\, sample_counter[2], FP_VHDL, 1
instance = comp, \Add0~6\, Add0~6, FP_VHDL, 1
instance = comp, \sample_counter[3]\, sample_counter[3], FP_VHDL, 1
instance = comp, \Equal0~2\, Equal0~2, FP_VHDL, 1
instance = comp, \Add0~8\, Add0~8, FP_VHDL, 1
instance = comp, \Add0~10\, Add0~10, FP_VHDL, 1
instance = comp, \sample_counter[5]\, sample_counter[5], FP_VHDL, 1
instance = comp, \Add0~12\, Add0~12, FP_VHDL, 1
instance = comp, \sample_counter~4\, sample_counter~4, FP_VHDL, 1
instance = comp, \sample_counter[6]\, sample_counter[6], FP_VHDL, 1
instance = comp, \Add0~14\, Add0~14, FP_VHDL, 1
instance = comp, \sample_counter~3\, sample_counter~3, FP_VHDL, 1
instance = comp, \sample_counter[7]\, sample_counter[7], FP_VHDL, 1
instance = comp, \Add0~16\, Add0~16, FP_VHDL, 1
instance = comp, \sample_counter~2\, sample_counter~2, FP_VHDL, 1
instance = comp, \sample_counter[8]\, sample_counter[8], FP_VHDL, 1
instance = comp, \Add0~18\, Add0~18, FP_VHDL, 1
instance = comp, \sample_counter~1\, sample_counter~1, FP_VHDL, 1
instance = comp, \sample_counter[9]\, sample_counter[9], FP_VHDL, 1
instance = comp, \Add0~20\, Add0~20, FP_VHDL, 1
instance = comp, \sample_counter~0\, sample_counter~0, FP_VHDL, 1
instance = comp, \sample_counter[10]\, sample_counter[10], FP_VHDL, 1
instance = comp, \Equal0~0\, Equal0~0, FP_VHDL, 1
instance = comp, \sample_counter~5\, sample_counter~5, FP_VHDL, 1
instance = comp, \sample_counter[4]\, sample_counter[4], FP_VHDL, 1
instance = comp, \Equal0~1\, Equal0~1, FP_VHDL, 1
instance = comp, \Equal0~3\, Equal0~3, FP_VHDL, 1
instance = comp, \fsm_proc~1\, fsm_proc~1, FP_VHDL, 1
instance = comp, \Selector10~0\, Selector10~0, FP_VHDL, 1
instance = comp, \state.SEND_HEADER\, state.SEND_HEADER, FP_VHDL, 1
instance = comp, \state~16\, state~16, FP_VHDL, 1
instance = comp, \state~17\, state~17, FP_VHDL, 1
instance = comp, \state.SEND_D0_HIGH\, state.SEND_D0_HIGH, FP_VHDL, 1
instance = comp, \uart_tx_data[3]~9\, uart_tx_data[3]~9, FP_VHDL, 1
instance = comp, \state.SEND_D0_LOW~feeder\, state.SEND_D0_LOW~feeder, FP_VHDL, 1
instance = comp, \state.SEND_D0_LOW\, state.SEND_D0_LOW, FP_VHDL, 1
instance = comp, \state~18\, state~18, FP_VHDL, 1
instance = comp, \state.SEND_D1_HIGH\, state.SEND_D1_HIGH, FP_VHDL, 1
instance = comp, \state~20\, state~20, FP_VHDL, 1
instance = comp, \state.SEND_D1_LOW\, state.SEND_D1_LOW, FP_VHDL, 1
instance = comp, \state~21\, state~21, FP_VHDL, 1
instance = comp, \state.SEND_EOL\, state.SEND_EOL, FP_VHDL, 1
instance = comp, \Selector9~0\, Selector9~0, FP_VHDL, 1
instance = comp, \state~19\, state~19, FP_VHDL, 1
instance = comp, \state.IDLE\, state.IDLE, FP_VHDL, 1
instance = comp, \Selector8~1\, Selector8~1, FP_VHDL, 1
instance = comp, \Selector8~2\, Selector8~2, FP_VHDL, 1
instance = comp, \uart_tx_data~4\, uart_tx_data~4, FP_VHDL, 1
instance = comp, \Selector8~0\, Selector8~0, FP_VHDL, 1
instance = comp, \Selector8~3\, Selector8~3, FP_VHDL, 1
instance = comp, \uart_tx_inst|Selector11~0\, uart_tx_inst|Selector11~0, FP_VHDL, 1
instance = comp, \uart_tx_inst|r_SM_Main.s_Idle\, uart_tx_inst|r_SM_Main.s_Idle, FP_VHDL, 1
instance = comp, \uart_tx_inst|r_Clk_Count[3]~15\, uart_tx_inst|r_Clk_Count[3]~15, FP_VHDL, 1
instance = comp, \uart_tx_inst|r_Clk_Count[0]\, uart_tx_inst|r_Clk_Count[0], FP_VHDL, 1
instance = comp, \uart_tx_inst|r_Clk_Count[1]~7\, uart_tx_inst|r_Clk_Count[1]~7, FP_VHDL, 1
instance = comp, \uart_tx_inst|r_Clk_Count[1]\, uart_tx_inst|r_Clk_Count[1], FP_VHDL, 1
instance = comp, \uart_tx_inst|r_Clk_Count[2]~9\, uart_tx_inst|r_Clk_Count[2]~9, FP_VHDL, 1
instance = comp, \uart_tx_inst|r_Clk_Count[2]\, uart_tx_inst|r_Clk_Count[2], FP_VHDL, 1
instance = comp, \uart_tx_inst|r_Clk_Count[3]~11\, uart_tx_inst|r_Clk_Count[3]~11, FP_VHDL, 1
instance = comp, \uart_tx_inst|r_Clk_Count[3]\, uart_tx_inst|r_Clk_Count[3], FP_VHDL, 1
instance = comp, \uart_tx_inst|r_Clk_Count[4]~13\, uart_tx_inst|r_Clk_Count[4]~13, FP_VHDL, 1
instance = comp, \uart_tx_inst|r_Clk_Count[4]\, uart_tx_inst|r_Clk_Count[4], FP_VHDL, 1
instance = comp, \uart_tx_inst|r_SM_Main~7\, uart_tx_inst|r_SM_Main~7, FP_VHDL, 1
instance = comp, \uart_tx_inst|r_SM_Main.s_Cleanup~feeder\, uart_tx_inst|r_SM_Main.s_Cleanup~feeder, FP_VHDL, 1
instance = comp, \uart_tx_inst|r_SM_Main.s_Cleanup\, uart_tx_inst|r_SM_Main.s_Cleanup, FP_VHDL, 1
instance = comp, \Selector1~2\, Selector1~2, FP_VHDL, 1
instance = comp, \Selector1~3\, Selector1~3, FP_VHDL, 1
instance = comp, \adc_data1_reg~0\, adc_data1_reg~0, FP_VHDL, 1
instance = comp, \adc_data1_reg[2]~feeder\, adc_data1_reg[2]~feeder, FP_VHDL, 1
instance = comp, \adc_data1_reg[2]\, adc_data1_reg[2], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.PWRUP_CH\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.PWRUP_CH, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC~feeder\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector5~0\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector5~0, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector5~1\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector5~1, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector6~0\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector6~0, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|currState.resetState\, adc_inst|adc_mega_0|ADC_CTRL|currState.resetState, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|Selector0~0\, adc_inst|adc_mega_0|ADC_CTRL|Selector0~0, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|currState.idleState\, adc_inst|adc_mega_0|ADC_CTRL|currState.idleState, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|channel~2\, adc_inst|adc_mega_0|ADC_CTRL|channel~2, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|sequencer_on~0\, adc_inst|adc_mega_0|ADC_CTRL|sequencer_on~0, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|sequencer_on\, adc_inst|adc_mega_0|ADC_CTRL|sequencer_on, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|Selector1~0\, adc_inst|adc_mega_0|ADC_CTRL|Selector1~0, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|pend~0\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|pend~0, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|pend~feeder\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|pend~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|pend\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|pend, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|cmd_eop_dly~0\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|cmd_eop_dly~0, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|cmd_eop_dly~feeder\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|cmd_eop_dly~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|cmd_eop_dly\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|cmd_eop_dly, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_eop~0\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_eop~0, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_eop\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_eop, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|s_eop~0\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|s_eop~0, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|s_eop\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|s_eop, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|irq~feeder\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|irq~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|irq\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|irq, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|Selector1~1\, adc_inst|adc_mega_0|ADC_CTRL|Selector1~1, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|currState.pendingConversionState~feeder\, adc_inst|adc_mega_0|ADC_CTRL|currState.pendingConversionState~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|currState.pendingConversionState\, adc_inst|adc_mega_0|ADC_CTRL|currState.pendingConversionState, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|Selector2~0\, adc_inst|adc_mega_0|ADC_CTRL|Selector2~0, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|currState.readConversionState\, adc_inst|adc_mega_0|ADC_CTRL|currState.readConversionState, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|channel[2]~1\, adc_inst|adc_mega_0|ADC_CTRL|channel[2]~1, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|channel[0]\, adc_inst|adc_mega_0|ADC_CTRL|channel[0], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|channel~0\, adc_inst|adc_mega_0|ADC_CTRL|channel~0, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|channel[1]\, adc_inst|adc_mega_0|ADC_CTRL|channel[1], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|Add0~0\, adc_inst|adc_mega_0|ADC_CTRL|Add0~0, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|channel~3\, adc_inst|adc_mega_0|ADC_CTRL|channel~3, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|channel[2]\, adc_inst|adc_mega_0|ADC_CTRL|channel[2], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|Add0~1\, adc_inst|adc_mega_0|ADC_CTRL|Add0~1, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|channel~4\, adc_inst|adc_mega_0|ADC_CTRL|channel~4, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|channel[3]\, adc_inst|adc_mega_0|ADC_CTRL|channel[3], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|LessThan0~0\, adc_inst|adc_mega_0|ADC_CTRL|LessThan0~0, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|nextState.doneConversionState~0\, adc_inst|adc_mega_0|ADC_CTRL|nextState.doneConversionState~0, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|currState.doneConversionState\, adc_inst|adc_mega_0|ADC_CTRL|currState.doneConversionState, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|CH0[7]~1\, adc_inst|adc_mega_0|CH0[7]~1, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|go~0\, adc_inst|adc_mega_0|go~0, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|go\, adc_inst|adc_mega_0|go, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|nextState.turnOnSequencerState~0\, adc_inst|adc_mega_0|ADC_CTRL|nextState.turnOnSequencerState~0, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|currState.turnOnSequencerState~feeder\, adc_inst|adc_mega_0|ADC_CTRL|currState.turnOnSequencerState~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|currState.turnOnSequencerState\, adc_inst|adc_mega_0|ADC_CTRL|currState.turnOnSequencerState, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_csr|run~0\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_csr|run~0, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_csr|run~feeder\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_csr|run~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_csr|run\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_csr|run, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_ctrl|seq_state~0\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_ctrl|seq_state~0, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_ctrl|seq_state~feeder\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_ctrl|seq_state~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_ctrl|seq_state\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_ctrl|seq_state, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_ctrl|cmd_eop~0\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_ctrl|cmd_eop~0, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_ctrl|cmd_eop\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sequencer_internal|u_seq_ctrl|cmd_eop, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector7~0\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector7~0, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.GETCMD~feeder\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.GETCMD~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.GETCMD\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.GETCMD, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector6~1\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector6~1, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector6~2\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector6~2, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.WAIT\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.WAIT, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state_nxt.GETCMD_W~0\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state_nxt.GETCMD_W~0, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.GETCMD_W\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.GETCMD_W, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector8~0\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector8~0, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.PRE_CONV\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.PRE_CONV, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|eoc_hl~0\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|eoc_hl~0, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector9~0\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector9~0, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.CONV\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.CONV, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state_nxt.CONV_DLY1~0\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state_nxt.CONV_DLY1~0, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.CONV_DLY1~feeder\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.CONV_DLY1~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.CONV_DLY1\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.CONV_DLY1, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|conv_dly1_s_flp\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|conv_dly1_s_flp, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|cmd_ready~feeder\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|cmd_ready~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|cmd_ready\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|cmd_ready, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY2\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY2, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.WAIT_PEND\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.WAIT_PEND, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector11~0\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector11~0, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector11~1\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector11~1, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|WideOr13~0\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|WideOr13~0, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector16~0\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector16~0, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|WideOr13~3\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|WideOr13~3, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|WideOr13~1\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|WideOr13~1, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|WideOr13~2\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|WideOr13~2, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|WideOr13~4\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|WideOr13~4, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|WideOr16~0\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|WideOr16~0, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[0]~8\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[0]~8, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|arc_to_conv\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|arc_to_conv, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|adc_pll|auto_generated|pll1\, adc_inst|adc_mega_0|ADC_CTRL|adc_pll|auto_generated|pll1, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector0~0\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector0~0, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.IDLE~feeder\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.IDLE~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.IDLE\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.IDLE, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector1~0\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector1~0, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.PWRDWN~feeder\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.PWRDWN~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.PWRDWN\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.PWRDWN, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector2~0\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector2~0, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN~feeder\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[0]~24\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[0]~24, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[0]\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[0], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[1]~10\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[1]~10, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[1]\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[1], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[2]~12\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[2]~12, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[2]\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[2], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[3]~14\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[3]~14, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[3]\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[3], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[4]~16\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[4]~16, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[4]\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[4], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[5]~18\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[5]~18, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[5]\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[5], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[6]~20\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[6]~20, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[6]\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[6], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[7]~22\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[7]~22, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[7]\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|int_timer[7], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector18~0\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector18~0, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector18~1\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector18~1, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|usr_pwd\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|usr_pwd, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|usr_pwd~_wirecell\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|usr_pwd~_wirecell, FP_VHDL, 1
instance = comp, \~GND\, ~GND, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.PWRDWN_DONE\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.PWRDWN_DONE, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector3~0\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector3~0, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector3~1\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector3~1, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|WideOr13~5\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|WideOr13~5, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|WideOr13~6\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|WideOr13~6, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector15~0\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector15~0, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector15~1\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector15~1, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|chsel[1]\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|chsel[1], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector16~1\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector16~1, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|chsel[0]\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|chsel[0], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|adc_inst|decoder|Decoder0~0\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|adc_inst|decoder|Decoder0~0, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|adc_inst|decoder|Decoder0~1\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|adc_inst|decoder|Decoder0~1, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|chsel[1]~_wirecell\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|chsel[1]~_wirecell, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|adc_inst|adcblock_instance|primitive_instance\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|adc_inst|adcblock_instance|primitive_instance, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1~feeder\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg[0]~feeder\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg[0]~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg[0]\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg[0], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|clk_dft_synch_dly~feeder\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|clk_dft_synch_dly~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|clk_dft_synch_dly\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|clk_dft_synch_dly, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector4~0\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector4~0, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector17~0\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|Selector17~0, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|soc~feeder\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|soc~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|soc\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|soc, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|u_eoc_synchronizer|din_s1~feeder\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|u_eoc_synchronizer|din_s1~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|u_eoc_synchronizer|din_s1\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|u_eoc_synchronizer|din_s1, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|u_eoc_synchronizer|dreg[0]\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|u_eoc_synchronizer|dreg[0], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|eoc_synch_dly\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|eoc_synch_dly, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state_nxt.WAIT_PEND_DLY1~0\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state_nxt.WAIT_PEND_DLY1~0, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.WAIT_PEND_DLY1~feeder\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.WAIT_PEND_DLY1~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.WAIT_PEND_DLY1\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.WAIT_PEND_DLY1, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~feeder\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|load_rsp\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|load_rsp, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_valid~feeder\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_valid~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_valid\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_valid, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[0]~feeder\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[0]~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|load_dout~0\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|load_dout~0, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[0]\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[0], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data~0\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data~0, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[0]~feeder\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[0]~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[0]\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[0], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|slot_num[0]~6\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|slot_num[0]~6, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|set_eop\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|set_eop, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|slot_num[0]\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|slot_num[0], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|slot_num[1]~8\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|slot_num[1]~8, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|slot_num[1]\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|slot_num[1], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|slot_num[2]~10\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|slot_num[2]~10, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|slot_num[2]\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|slot_num[2], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|slot_num[3]~12\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|slot_num[3]~12, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|slot_num[3]\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|slot_num[3], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|slot_num[4]~14\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|slot_num[4]~14, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|slot_num[4]\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|slot_num[4], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|slot_num[5]~16\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|slot_num[5]~16, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|slot_num[5]\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|slot_num[5], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|sample_store_address[0]~0\, adc_inst|adc_mega_0|ADC_CTRL|sample_store_address[0]~0, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|sample_store_address[1]~1\, adc_inst|adc_mega_0|ADC_CTRL|sample_store_address[1]~1, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|sample_store_address[2]~2\, adc_inst|adc_mega_0|ADC_CTRL|sample_store_address[2]~2, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|sample_store_address[3]~3\, adc_inst|adc_mega_0|ADC_CTRL|sample_store_address[3]~3, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[1]\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[1], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data~1\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data~1, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[1]~feeder\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[1]~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[1]\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[1], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[2]\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[2], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data~2\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data~2, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[2]~feeder\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[2]~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[2]\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[2], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[3]~feeder\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[3]~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[3]\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[3], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data~3\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data~3, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[3]~feeder\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[3]~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[3]\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[3], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[4]~feeder\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[4]~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[4]\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[4], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data~4\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data~4, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[4]~feeder\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[4]~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[4]\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[4], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[5]~feeder\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[5]~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[5]\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[5], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data~5\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data~5, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[5]~feeder\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[5]~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[5]\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[5], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[6]~feeder\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[6]~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[6]\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[6], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data~6\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data~6, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[6]~feeder\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[6]~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[6]\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[6], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[7]~feeder\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[7]~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[7]\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[7], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data~7\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data~7, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[7]\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[7], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[8]~feeder\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[8]~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[8]\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[8], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data~8\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data~8, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[8]\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[8], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[9]~feeder\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[9]~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[9]\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[9], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data~9\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data~9, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[9]\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[9], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[10]~feeder\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[10]~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[10]\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[10], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data~10\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data~10, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[10]~feeder\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[10]~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[10]\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[10], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[11]~feeder\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[11]~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[11]\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|dout_flp[11], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data~11\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data~11, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[11]~feeder\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[11]~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[11]\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|control_internal|u_control_fsm|rsp_data[11], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|u_ss_ram|altsyncram_component|auto_generated|ram_block1a0\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|u_ss_ram|altsyncram_component|auto_generated|ram_block1a0, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|ram_rd_en_flp~feeder\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|ram_rd_en_flp~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|ram_rd_en_flp\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|ram_rd_en_flp, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata_nxt[10]~10\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata_nxt[10]~10, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[10]~feeder\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[10]~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[10]\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[10], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|reading0[10]~feeder\, adc_inst|adc_mega_0|ADC_CTRL|reading0[10]~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|reading0[0]~0\, adc_inst|adc_mega_0|ADC_CTRL|reading0[0]~0, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|reading0[0]~1\, adc_inst|adc_mega_0|ADC_CTRL|reading0[0]~1, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|reading0[10]\, adc_inst|adc_mega_0|ADC_CTRL|reading0[10], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|CH0~11\, adc_inst|adc_mega_0|CH0~11, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|CH0[10]~feeder\, adc_inst|adc_mega_0|CH0[10]~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|CH0[10]\, adc_inst|adc_mega_0|CH0[10], FP_VHDL, 1
instance = comp, \adc_data0_reg~4\, adc_data0_reg~4, FP_VHDL, 1
instance = comp, \adc_data0_reg[11]~0\, adc_data0_reg[11]~0, FP_VHDL, 1
instance = comp, \adc_data0_reg[10]\, adc_data0_reg[10], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata_nxt[2]~2\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata_nxt[2]~2, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[2]~feeder\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[2]~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[2]\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[2], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|reading0[2]~feeder\, adc_inst|adc_mega_0|ADC_CTRL|reading0[2]~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|reading0[2]\, adc_inst|adc_mega_0|ADC_CTRL|reading0[2], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|CH0~3\, adc_inst|adc_mega_0|CH0~3, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|CH0[2]~feeder\, adc_inst|adc_mega_0|CH0[2]~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|CH0[2]\, adc_inst|adc_mega_0|CH0[2], FP_VHDL, 1
instance = comp, \adc_data0_reg~3\, adc_data0_reg~3, FP_VHDL, 1
instance = comp, \adc_data0_reg[2]\, adc_data0_reg[2], FP_VHDL, 1
instance = comp, \Selector1~0\, Selector1~0, FP_VHDL, 1
instance = comp, \Selector1~1\, Selector1~1, FP_VHDL, 1
instance = comp, \Selector1~4\, Selector1~4, FP_VHDL, 1
instance = comp, \uart_tx_data[6]\, uart_tx_data[6], FP_VHDL, 1
instance = comp, \uart_tx_inst|r_TX_Data[6]~feeder\, uart_tx_inst|r_TX_Data[6]~feeder, FP_VHDL, 1
instance = comp, \uart_tx_inst|Selector12~0\, uart_tx_inst|Selector12~0, FP_VHDL, 1
instance = comp, \uart_tx_inst|r_TX_Data[6]\, uart_tx_inst|r_TX_Data[6], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata_nxt[8]~8\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata_nxt[8]~8, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[8]\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[8], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|reading0[8]~feeder\, adc_inst|adc_mega_0|ADC_CTRL|reading0[8]~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|reading0[8]\, adc_inst|adc_mega_0|ADC_CTRL|reading0[8], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|CH0~9\, adc_inst|adc_mega_0|CH0~9, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|CH0[8]~feeder\, adc_inst|adc_mega_0|CH0[8]~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|CH0[8]\, adc_inst|adc_mega_0|CH0[8], FP_VHDL, 1
instance = comp, \adc_data0_reg~5\, adc_data0_reg~5, FP_VHDL, 1
instance = comp, \adc_data0_reg[8]~feeder\, adc_data0_reg[8]~feeder, FP_VHDL, 1
instance = comp, \adc_data0_reg[8]\, adc_data0_reg[8], FP_VHDL, 1
instance = comp, \uart_tx_data~5\, uart_tx_data~5, FP_VHDL, 1
instance = comp, \uart_tx_data[4]~feeder\, uart_tx_data[4]~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata_nxt[0]~0\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata_nxt[0]~0, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[0]~feeder\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[0]~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[0]\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[0], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|reading0[0]\, adc_inst|adc_mega_0|ADC_CTRL|reading0[0], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|CH0~0\, adc_inst|adc_mega_0|CH0~0, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|CH0[0]\, adc_inst|adc_mega_0|CH0[0], FP_VHDL, 1
instance = comp, \adc_data0_reg~6\, adc_data0_reg~6, FP_VHDL, 1
instance = comp, \adc_data0_reg[0]~feeder\, adc_data0_reg[0]~feeder, FP_VHDL, 1
instance = comp, \adc_data0_reg[0]\, adc_data0_reg[0], FP_VHDL, 1
instance = comp, \uart_tx_data[7]~6\, uart_tx_data[7]~6, FP_VHDL, 1
instance = comp, \uart_tx_data[7]~7\, uart_tx_data[7]~7, FP_VHDL, 1
instance = comp, \uart_tx_data[4]\, uart_tx_data[4], FP_VHDL, 1
instance = comp, \uart_tx_inst|r_TX_Data[4]\, uart_tx_inst|r_TX_Data[4], FP_VHDL, 1
instance = comp, \uart_tx_inst|Mux0~0\, uart_tx_inst|Mux0~0, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata_nxt[11]~11\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata_nxt[11]~11, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[11]~feeder\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[11]~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[11]\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[11], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|reading0[11]~feeder\, adc_inst|adc_mega_0|ADC_CTRL|reading0[11]~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|reading0[11]\, adc_inst|adc_mega_0|ADC_CTRL|reading0[11], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|CH0~12\, adc_inst|adc_mega_0|CH0~12, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|CH0[11]~feeder\, adc_inst|adc_mega_0|CH0[11]~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|CH0[11]\, adc_inst|adc_mega_0|CH0[11], FP_VHDL, 1
instance = comp, \adc_data0_reg~7\, adc_data0_reg~7, FP_VHDL, 1
instance = comp, \adc_data0_reg[11]\, adc_data0_reg[11], FP_VHDL, 1
instance = comp, \uart_tx_data~8\, uart_tx_data~8, FP_VHDL, 1
instance = comp, \uart_tx_data[7]~feeder\, uart_tx_data[7]~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata_nxt[3]~3\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata_nxt[3]~3, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[3]~feeder\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[3]~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[3]\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[3], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|reading0[3]~feeder\, adc_inst|adc_mega_0|ADC_CTRL|reading0[3]~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|reading0[3]\, adc_inst|adc_mega_0|ADC_CTRL|reading0[3], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|CH0~4\, adc_inst|adc_mega_0|CH0~4, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|CH0[3]~feeder\, adc_inst|adc_mega_0|CH0[3]~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|CH0[3]\, adc_inst|adc_mega_0|CH0[3], FP_VHDL, 1
instance = comp, \adc_data0_reg~8\, adc_data0_reg~8, FP_VHDL, 1
instance = comp, \adc_data0_reg[3]~feeder\, adc_data0_reg[3]~feeder, FP_VHDL, 1
instance = comp, \adc_data0_reg[3]\, adc_data0_reg[3], FP_VHDL, 1
instance = comp, \uart_tx_data[7]\, uart_tx_data[7], FP_VHDL, 1
instance = comp, \uart_tx_inst|r_TX_Data[7]\, uart_tx_inst|r_TX_Data[7], FP_VHDL, 1
instance = comp, \Selector2~7\, Selector2~7, FP_VHDL, 1
instance = comp, \Selector2~5\, Selector2~5, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata_nxt[1]~1\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata_nxt[1]~1, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[1]~feeder\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[1]~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[1]\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[1], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|reading0[1]~feeder\, adc_inst|adc_mega_0|ADC_CTRL|reading0[1]~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|reading0[1]\, adc_inst|adc_mega_0|ADC_CTRL|reading0[1], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|CH0~2\, adc_inst|adc_mega_0|CH0~2, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|CH0[1]~feeder\, adc_inst|adc_mega_0|CH0[1]~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|CH0[1]\, adc_inst|adc_mega_0|CH0[1], FP_VHDL, 1
instance = comp, \adc_data0_reg~1\, adc_data0_reg~1, FP_VHDL, 1
instance = comp, \adc_data0_reg[1]\, adc_data0_reg[1], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata_nxt[9]~9\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata_nxt[9]~9, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[9]~feeder\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[9]~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[9]\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[9], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|reading0[9]~feeder\, adc_inst|adc_mega_0|ADC_CTRL|reading0[9]~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|reading0[9]\, adc_inst|adc_mega_0|ADC_CTRL|reading0[9], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|CH0~10\, adc_inst|adc_mega_0|CH0~10, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|CH0[9]~feeder\, adc_inst|adc_mega_0|CH0[9]~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|CH0[9]\, adc_inst|adc_mega_0|CH0[9], FP_VHDL, 1
instance = comp, \adc_data0_reg~2\, adc_data0_reg~2, FP_VHDL, 1
instance = comp, \adc_data0_reg[9]~feeder\, adc_data0_reg[9]~feeder, FP_VHDL, 1
instance = comp, \adc_data0_reg[9]\, adc_data0_reg[9], FP_VHDL, 1
instance = comp, \Selector2~2\, Selector2~2, FP_VHDL, 1
instance = comp, \Selector2~3\, Selector2~3, FP_VHDL, 1
instance = comp, \Selector2~4\, Selector2~4, FP_VHDL, 1
instance = comp, \Selector2~6\, Selector2~6, FP_VHDL, 1
instance = comp, \uart_tx_data[5]\, uart_tx_data[5], FP_VHDL, 1
instance = comp, \uart_tx_inst|r_TX_Data[5]\, uart_tx_inst|r_TX_Data[5], FP_VHDL, 1
instance = comp, \uart_tx_inst|Mux0~1\, uart_tx_inst|Mux0~1, FP_VHDL, 1
instance = comp, \uart_tx_inst|Selector1~0\, uart_tx_inst|Selector1~0, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata_nxt[5]~5\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata_nxt[5]~5, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[5]~feeder\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[5]~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[5]\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[5], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|reading0[5]~feeder\, adc_inst|adc_mega_0|ADC_CTRL|reading0[5]~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|reading0[5]\, adc_inst|adc_mega_0|ADC_CTRL|reading0[5], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|CH0~6\, adc_inst|adc_mega_0|CH0~6, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|CH0[5]~feeder\, adc_inst|adc_mega_0|CH0[5]~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|CH0[5]\, adc_inst|adc_mega_0|CH0[5], FP_VHDL, 1
instance = comp, \adc_data0_reg~10\, adc_data0_reg~10, FP_VHDL, 1
instance = comp, \adc_data0_reg[5]~feeder\, adc_data0_reg[5]~feeder, FP_VHDL, 1
instance = comp, \adc_data0_reg[5]\, adc_data0_reg[5], FP_VHDL, 1
instance = comp, \uart_tx_data~10\, uart_tx_data~10, FP_VHDL, 1
instance = comp, \uart_tx_data[1]~feeder\, uart_tx_data[1]~feeder, FP_VHDL, 1
instance = comp, \uart_tx_data[1]\, uart_tx_data[1], FP_VHDL, 1
instance = comp, \uart_tx_inst|r_TX_Data[1]\, uart_tx_inst|r_TX_Data[1], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata_nxt[4]~4\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata_nxt[4]~4, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[4]~feeder\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[4]~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[4]\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[4], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|reading0[4]~feeder\, adc_inst|adc_mega_0|ADC_CTRL|reading0[4]~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|reading0[4]\, adc_inst|adc_mega_0|ADC_CTRL|reading0[4], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|CH0~5\, adc_inst|adc_mega_0|CH0~5, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|CH0[4]\, adc_inst|adc_mega_0|CH0[4], FP_VHDL, 1
instance = comp, \adc_data0_reg~11\, adc_data0_reg~11, FP_VHDL, 1
instance = comp, \adc_data0_reg[4]~feeder\, adc_data0_reg[4]~feeder, FP_VHDL, 1
instance = comp, \adc_data0_reg[4]\, adc_data0_reg[4], FP_VHDL, 1
instance = comp, \uart_tx_data~11\, uart_tx_data~11, FP_VHDL, 1
instance = comp, \uart_tx_data[0]~feeder\, uart_tx_data[0]~feeder, FP_VHDL, 1
instance = comp, \uart_tx_data[0]\, uart_tx_data[0], FP_VHDL, 1
instance = comp, \uart_tx_inst|r_TX_Data[0]\, uart_tx_inst|r_TX_Data[0], FP_VHDL, 1
instance = comp, \uart_tx_inst|Mux0~2\, uart_tx_inst|Mux0~2, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata_nxt[6]~6\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata_nxt[6]~6, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[6]~feeder\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[6]~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[6]\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[6], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|reading0[6]~feeder\, adc_inst|adc_mega_0|ADC_CTRL|reading0[6]~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|reading0[6]\, adc_inst|adc_mega_0|ADC_CTRL|reading0[6], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|CH0~7\, adc_inst|adc_mega_0|CH0~7, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|CH0[6]~feeder\, adc_inst|adc_mega_0|CH0[6]~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|CH0[6]\, adc_inst|adc_mega_0|CH0[6], FP_VHDL, 1
instance = comp, \adc_data0_reg~9\, adc_data0_reg~9, FP_VHDL, 1
instance = comp, \adc_data0_reg[6]~feeder\, adc_data0_reg[6]~feeder, FP_VHDL, 1
instance = comp, \adc_data0_reg[6]\, adc_data0_reg[6], FP_VHDL, 1
instance = comp, \uart_tx_data~12\, uart_tx_data~12, FP_VHDL, 1
instance = comp, \uart_tx_data[2]~feeder\, uart_tx_data[2]~feeder, FP_VHDL, 1
instance = comp, \uart_tx_data[2]\, uart_tx_data[2], FP_VHDL, 1
instance = comp, \uart_tx_inst|r_TX_Data[2]\, uart_tx_inst|r_TX_Data[2], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata_nxt[7]~7\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata_nxt[7]~7, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[7]~feeder\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[7]~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[7]\, adc_inst|adc_mega_0|ADC_CTRL|max10_adc_core|sample_store_internal|readdata[7], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|reading0[7]~feeder\, adc_inst|adc_mega_0|ADC_CTRL|reading0[7]~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|ADC_CTRL|reading0[7]\, adc_inst|adc_mega_0|ADC_CTRL|reading0[7], FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|CH0~8\, adc_inst|adc_mega_0|CH0~8, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|CH0[7]~feeder\, adc_inst|adc_mega_0|CH0[7]~feeder, FP_VHDL, 1
instance = comp, \adc_inst|adc_mega_0|CH0[7]\, adc_inst|adc_mega_0|CH0[7], FP_VHDL, 1
instance = comp, \adc_data0_reg~12\, adc_data0_reg~12, FP_VHDL, 1
instance = comp, \adc_data0_reg[7]~feeder\, adc_data0_reg[7]~feeder, FP_VHDL, 1
instance = comp, \adc_data0_reg[7]\, adc_data0_reg[7], FP_VHDL, 1
instance = comp, \uart_tx_data~13\, uart_tx_data~13, FP_VHDL, 1
instance = comp, \uart_tx_data[3]~feeder\, uart_tx_data[3]~feeder, FP_VHDL, 1
instance = comp, \uart_tx_data[3]\, uart_tx_data[3], FP_VHDL, 1
instance = comp, \uart_tx_inst|r_TX_Data[3]\, uart_tx_inst|r_TX_Data[3], FP_VHDL, 1
instance = comp, \uart_tx_inst|Mux0~3\, uart_tx_inst|Mux0~3, FP_VHDL, 1
instance = comp, \uart_tx_inst|Selector1~1\, uart_tx_inst|Selector1~1, FP_VHDL, 1
instance = comp, \uart_tx_inst|Selector1~2\, uart_tx_inst|Selector1~2, FP_VHDL, 1
instance = comp, \uart_tx_inst|o_TX_Serial~feeder\, uart_tx_inst|o_TX_Serial~feeder, FP_VHDL, 1
instance = comp, \uart_tx_inst|o_TX_Serial\, uart_tx_inst|o_TX_Serial, FP_VHDL, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, FP_VHDL, 1
instance = comp, \~QUARTUS_CREATED_ADC2~\, ~QUARTUS_CREATED_ADC2~, FP_VHDL, 1
