m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/work/github/ltang_fpga/v3_fpga/div_clk_5
T_opt
!s110 1720705096
VX[@eGJiMkDXlISRH>M8P53
04 6 4 work tb_top fast 0
=1-7c214a0af767-668fe048-b1-56d8
o-quiet -auto_acc_if_foreign -work work +acc
Z0 tCvgOpt 0
n@_opt
OL;O;10.7;67
va_and_b
Z1 !s110 1720705085
!i10b 1
!s100 AFdY8DW20=]TfzN_QNm1P3
I?3FD10zN;?8OKN`3hDLR`0
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dD:/work/github/ltang_fpga/v3_fpga/top_down
w1720703505
8D:/work/github/ltang_fpga/v3_fpga/top_down/design/a_and_b.v
FD:/work/github/ltang_fpga/v3_fpga/top_down/design/a_and_b.v
Z4 L0 12
Z5 OL;L;10.7;67
r1
!s85 0
31
Z6 !s108 1720705085.000000
!s107 D:/work/github/ltang_fpga/v3_fpga/top_down/design/a_and_b.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/work/github/ltang_fpga/v3_fpga/top_down/design/a_and_b.v|
!i113 0
Z7 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R0
vdiv_clk
R1
!i10b 1
!s100 a6_76c=2Ue<CkedGCO?PE2
In2n`EO^1U`_dbM7[K=3LR1
R2
R3
w1720704994
8D:/work/github/ltang_fpga/v3_fpga/top_down/design/div_clk.v
FD:/work/github/ltang_fpga/v3_fpga/top_down/design/div_clk.v
R4
R5
r1
!s85 0
31
R6
!s107 D:/work/github/ltang_fpga/v3_fpga/top_down/design/div_clk.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/work/github/ltang_fpga/v3_fpga/top_down/design/div_clk.v|
!i113 0
R7
R0
vtb_top
R1
!i10b 1
!s100 TQ>dmRVSz1=RmdeARBZhc2
IT85_I0GXbD5<oO;S9?zVC0
R2
R3
w1720705061
8D:/work/github/ltang_fpga/v3_fpga/top_down/sim/tb_top.v
FD:/work/github/ltang_fpga/v3_fpga/top_down/sim/tb_top.v
L0 15
R5
r1
!s85 0
31
R6
!s107 D:/work/github/ltang_fpga/v3_fpga/top_down/sim/tb_top.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/work/github/ltang_fpga/v3_fpga/top_down/sim/tb_top.v|
!i113 0
R7
R0
vtop
R1
!i10b 1
!s100 B]]05NDOT_A]=W?ZVba=M1
IA<i?m4cg]gXVel<=oKjjN1
R2
R3
w1720703991
8D:/work/github/ltang_fpga/v3_fpga/top_down/design/top.v
FD:/work/github/ltang_fpga/v3_fpga/top_down/design/top.v
R4
R5
r1
!s85 0
31
R6
!s107 D:/work/github/ltang_fpga/v3_fpga/top_down/design/top.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/work/github/ltang_fpga/v3_fpga/top_down/design/top.v|
!i113 0
R7
R0
