{
   guistr: "# # String gsaved with Nlview 6.4.12  2014-12-16 bk=1.3272 VDI=35 GEI=35 GUI=JA:1.8
#  -string -flagsOSRD
preplace port USB_IFAULT -pg 1 -y 1850 -defaultsOSRD
preplace port ADC1_CK_N -pg 1 -y 1470 -defaultsOSRD
preplace port DDR -pg 1 -y 50 -defaultsOSRD
preplace port FPGA_CK_N -pg 1 -y 1160 -defaultsOSRD
preplace port P65 -pg 1 -y 1860 -defaultsOSRD
preplace port ADC1_CK_P -pg 1 -y 1630 -defaultsOSRD
preplace port GPS_PPS -pg 1 -y 1210 -defaultsOSRD
preplace port LED_FLG -pg 1 -y 810 -defaultsOSRD
preplace port RADIO_RTS -pg 1 -y 860 -defaultsOSRD
preplace port FPGA_CK_P -pg 1 -y 1140 -defaultsOSRD
preplace port ADC_PWD -pg 1 -y 1840 -defaultsOSRD
preplace port ADC3_CK_N -pg 1 -y 1550 -defaultsOSRD
preplace port RADIO_RST_IN -pg 1 -y 1830 -defaultsOSRD
preplace port GPS_RX -pg 1 -y 1720 -defaultsOSRD
preplace port WATCHDOG -pg 1 -y 1800 -defaultsOSRD
preplace port ADC4_CK_N -pg 1 -y 1390 -defaultsOSRD
preplace port ADC3_CK_P -pg 1 -y 1410 -defaultsOSRD
preplace port ADC0_CK_N -pg 1 -y 1590 -defaultsOSRD
preplace port ADC4_CK_P -pg 1 -y 1490 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 70 -defaultsOSRD
preplace port TRIG_OUT -pg 1 -y 530 -defaultsOSRD
preplace port ADC0_CK_P -pg 1 -y 1650 -defaultsOSRD
preplace port TRIG_IN -pg 1 -y 640 -defaultsOSRD
preplace port ADC2_CK_N -pg 1 -y 1430 -defaultsOSRD
preplace port RADIO_RST_OUT -pg 1 -y 1820 -defaultsOSRD
preplace port ADC2_CK_P -pg 1 -y 1450 -defaultsOSRD
preplace port GPS_TX -pg 1 -y 1650 -defaultsOSRD
preplace port RADIO_CTS -pg 1 -y 310 -defaultsOSRD
preplace portBus adc2_n -pg 1 -y 1290 -defaultsOSRD
preplace portBus adc3_p -pg 1 -y 1350 -defaultsOSRD
preplace portBus adc0_n -pg 1 -y 1530 -defaultsOSRD
preplace portBus LED_ASY -pg 1 -y 550 -defaultsOSRD
preplace portBus ext1_ctl -pg 1 -y 1950 -defaultsOSRD
preplace portBus ext0_ctl -pg 1 -y 1910 -defaultsOSRD
preplace portBus ext1_dat -pg 1 -y 1970 -defaultsOSRD
preplace portBus adc2_p -pg 1 -y 1570 -defaultsOSRD
preplace portBus adc0_p -pg 1 -y 1370 -defaultsOSRD
preplace portBus ext0_dat -pg 1 -y 1930 -defaultsOSRD
preplace portBus adc4_n -pg 1 -y 1330 -defaultsOSRD
preplace portBus adc1_n -pg 1 -y 1610 -defaultsOSRD
preplace portBus hconf -pg 1 -y 1810 -defaultsOSRD
preplace portBus adc4_p -pg 1 -y 1670 -defaultsOSRD
preplace portBus P6X -pg 1 -y 610 -defaultsOSRD
preplace portBus adc1_p -pg 1 -y 1310 -defaultsOSRD
preplace portBus adc3_n -pg 1 -y 1510 -defaultsOSRD
preplace inst test_control_0 -pg 1 -lvl 5 -y 2220 -defaultsOSRD
preplace inst time_tagging_0 -pg 1 -lvl 5 -y 1940 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 5 -y 2760 -defaultsOSRD
preplace inst clock_1pps_0 -pg 1 -lvl 4 -y 1390 -defaultsOSRD
preplace inst fake_signal_0 -pg 1 -lvl 3 -y 1450 -defaultsOSRD
preplace inst interface_uub_dfn3_0 -pg 1 -lvl 5 -y 2610 -defaultsOSRD
preplace inst filter_block -pg 1 -lvl 4 -y 930 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 5 -y 2420 -defaultsOSRD
preplace inst zync_block -pg 1 -lvl 4 -y 320 -defaultsOSRD
preplace inst trigger_memory_block -pg 1 -lvl 5 -y 460 -defaultsOSRD
preplace inst adc_inputs -pg 1 -lvl 2 -y 1470 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 1 -y 1150 -defaultsOSRD
preplace netloc SHWR_MEM2P_1 1 4 1 1560
preplace netloc SHWR_MEM1P_1 1 4 1 1600
preplace netloc ADC3_1 1 3 2 1130 680 NJ
preplace netloc RADIO_RST_IN_1 1 0 5 NJ 1830 NJ 1830 NJ 2600 NJ 2600 1520
preplace netloc test_control_0_PPS 1 4 2 1790 2500 3180
preplace netloc ADC1_1 1 3 2 1090 660 NJ
preplace netloc GPS_PPS_1 1 0 5 NJ 1680 NJ 1720 NJ 1720 NJ 2230 N
preplace netloc processing_system7_0_FIXED_IO 1 4 2 N 70 NJ
preplace netloc zync_block_M04_AXI 1 4 1 1490
preplace netloc SHWR_MEM0P_1 1 4 1 1550
preplace netloc interface_uub_dfn3_0_RADIO_RST_OUT 1 5 1 3280
preplace netloc ADC4_CK_N_1 1 0 2 NJ 1390 N
preplace netloc ADC2_CK_P_1 1 0 2 NJ 1450 N
preplace netloc FPGA_CK_P_1 1 0 1 N
preplace netloc adc0_p_1 1 0 2 NJ 1370 N
preplace netloc ADC0_CK_P_1 1 0 2 NJ 1650 N
preplace netloc axi_uartlite_0_tx 1 5 1 3260
preplace netloc RADIO_CTS_1 1 0 4 NJ 310 NJ 310 NJ 310 N
preplace netloc trigger_memory_block_MUON_IRQ 1 3 3 1170 830 NJ 830 3130
preplace netloc interface_uub_dfn3_1_USE_FAKE_SHWR 1 2 4 780 1320 NJ 1670 NJ 1670 3160
preplace netloc adc1_n_1 1 0 2 NJ 1610 N
preplace netloc adc2_n_1 1 0 2 NJ 1290 N
preplace netloc proc_sys_reset_0_peripheral_reset 1 4 1 1650
preplace netloc adc4_n_1 1 0 2 NJ 1330 N
preplace netloc TRIG_IN_1 1 0 5 NJ 640 NJ 640 NJ 640 NJ 640 1680
preplace netloc zync_block_MUON_MEM0_PDT 1 4 1 1540
preplace netloc zync_block_MUON_MEM 1 4 1 1790
preplace netloc processing_system7_0_DDR 1 4 2 N 50 NJ
preplace netloc fake_signal_0_ADC0_OUT 1 3 2 1080 650 NJ
preplace netloc trigger_memory_block_MUON_EVT_CTR 1 4 2 1820 1710 3150
preplace netloc adc2_p_1 1 0 2 NJ 1570 N
preplace netloc interface_uub_dfn3_1_USE_FAKE_MUON 1 2 4 770 1310 NJ 1660 NJ 1660 3170
preplace netloc GPS_UART_INT_1 1 3 3 1160 820 NJ 820 3190
preplace netloc USB_IFAULT_1 1 0 5 NJ 1850 NJ 1850 NJ 2610 NJ 2610 1500
preplace netloc trigger_memory_0_SHWR_EVT_CTR 1 4 2 1880 1760 3200
preplace netloc FPGA_CK_N_1 1 0 1 N
preplace netloc trigger_memory_0_SHWR_BUF_WNUM 1 4 2 1870 1750 3210
preplace netloc zync_block_MUON_MEM1P 1 4 1 1560
preplace netloc SHWR_MEM3P_1 1 4 1 1610
preplace netloc axi_interconnect_0_M05_AXI 1 4 1 1620
preplace netloc trigger_memory_block_P6X 1 5 1 3260
preplace netloc adc_inputs_SYNC_OUT0 1 2 1 N
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 4 1 1670
preplace netloc test_control_0_FAKE_MODE 1 2 4 780 2320 NJ 2320 NJ 2320 3120
preplace netloc adc_inputs_SYNC_OUT1 1 2 1 740
preplace netloc filter_block_OUT0 1 4 1 1750
preplace netloc ADC1_CK_N_1 1 0 2 NJ 1470 N
preplace netloc filter_block_OUT1 1 4 1 1760
preplace netloc adc_inputs_SYNC_OUT2 1 2 1 750
preplace netloc In_regional_ck_0_IBUF_OUT 1 1 4 430 1210 760 1300 1160 1010 1740
preplace netloc adc_inputs_SYNC_OUT3 1 2 1 730
preplace netloc trigger_memory_block_LEDBAR 1 5 1 3260
preplace netloc filter_block_OUT2 1 4 1 1780
preplace netloc hconf_1 1 0 5 NJ 1810 NJ 1810 NJ 2590 NJ 2590 N
preplace netloc adc_inputs_SYNC_OUT4 1 2 1 N
preplace netloc SHWR_MEM4P_1 1 4 1 1570
preplace netloc trigger_memory_block_TRIG_OUT 1 5 1 3310
preplace netloc ADC4_1 1 3 2 1140 690 NJ
preplace netloc adc3_n_1 1 0 2 NJ 1510 N
preplace netloc trigger_memory_0_SHWR_TRIGGER 1 4 2 1830 1680 3140
preplace netloc Net 1 5 1 3270
preplace netloc rx_1 1 0 6 NJ 1720 NJ 1730 NJ 2330 NJ 2330 NJ 2330 3120
preplace netloc trigger_memory_0_IRQ 1 3 3 1150 840 NJ 840 3120
preplace netloc processing_system7_0_FCLK_CLK0 1 4 1 1640
preplace netloc zync_block_M06_AXI 1 4 1 1500
preplace netloc zync_block_RADIO_RTS 1 4 2 1590 90 NJ
preplace netloc trigger_memory_0_SHWR_BUF_RNUM 1 4 2 1860 1740 3220
preplace netloc zync_block_MUON_MEM1 1 4 1 1530
preplace netloc ADC1_CK_P_1 1 0 2 NJ 1630 N
preplace netloc ADC3_CK_N_1 1 0 2 NJ 1550 N
preplace netloc zync_block_M03_AXI 1 4 1 1660
preplace netloc adc1_p_1 1 0 2 NJ 1310 N
preplace netloc ADC2_CK_N_1 1 0 2 NJ 1430 N
preplace netloc trigger_memory_0_DEAD 1 4 2 1850 1700 3230
preplace netloc ADC2_1 1 3 2 1110 670 NJ
preplace netloc adc0_n_1 1 0 2 NJ 1530 N
preplace netloc clock_1pps_0_CLK1PPS 1 4 1 1510
preplace netloc zync_block_SHWR_MEM0 1 4 1 1740
preplace netloc zync_block_FCLK_CLK1 1 4 1 N
preplace netloc zync_block_SHWR_MEM1 1 4 1 N
preplace netloc adc4_p_1 1 0 2 NJ 1670 N
preplace netloc ADC3_CK_P_1 1 0 2 NJ 1410 N
preplace netloc zync_block_SHWR_MEM2 1 4 1 1500
preplace netloc xlconstant_0_dout 1 5 1 3310
preplace netloc trigger_memory_0_MUON_BUF_RNUM 1 4 2 1800 1720 3250
preplace netloc zync_block_MUON_INTR_IFC 1 4 1 1630
preplace netloc zync_block_SHWR_MEM3 1 4 1 1510
preplace netloc interface_uub_dfn3_0_ADC_PWD 1 5 1 3290
preplace netloc adc3_p_1 1 0 2 NJ 1350 N
preplace netloc trigger_memory_0_MUON_TRIGGER 1 4 2 1840 1690 3180
preplace netloc zync_block_SHWR_MEM4 1 4 1 1520
preplace netloc LED_FLG_1 1 0 5 NJ 810 NJ 810 NJ 810 NJ 810 1770
preplace netloc ADC4_CK_P_1 1 0 2 NJ 1490 N
preplace netloc zync_block_M02_AXI 1 4 1 1750
preplace netloc zync_block_M01_AXI 1 4 1 1580
preplace netloc interface_uub_dfn3_0_P65 1 5 1 3300
preplace netloc ADC0_CK_N_1 1 0 2 NJ 1590 N
preplace netloc trigger_memory_0_MUON_BUF_WNUM 1 4 2 1810 1730 3240
levelinfo -pg 1 140 290 580 940 1330 2950 3330
",
}
0