// Seed: 194273995
module module_0;
  logic [1 : 1] id_1;
  ;
  assign module_1.id_2 = 0;
  logic [-1 : 1] id_2 = -1;
  assign module_2.id_3 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    output wand id_2,
    input wire id_3,
    output supply0 id_4,
    output tri id_5,
    output tri1 id_6
    , id_9,
    output uwire id_7
);
  assign id_7 = id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output logic id_0,
    input wor id_1,
    output supply0 id_2,
    output logic id_3
);
  wire id_5;
  initial begin : LABEL_0
    id_0 = -1 ==? id_5;
    id_3 <= 1;
  end
  module_0 modCall_1 ();
endmodule
