Quartus Prime Archive log --	D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3.qarlog

Archive:	D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3.qar
Date:		Tue Mar 26 03:57:08 2024
Quartus Prime		20.1.1 Build 720 11/11/2020 SJ Lite Edition

	=========== Files Selected: ===========
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/SP_unit.qsys
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/SP_unit.sopcinfo
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/SP_unit/SP_unit.cmp
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/SP_unit/synthesis/SP_unit.debuginfo
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/SP_unit/synthesis/SP_unit.qip
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/SP_unit/synthesis/SP_unit.v
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/SP_unit/synthesis/submodules/altsource_probe_top.v
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/db/stp1_auto_stripped.stp
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/db_lab_PD3_top.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3.qpf
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3.qsf
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3.qsys
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3.sopcinfo
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/lab_PD3.cmp
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/lab_PD3.spd
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/lab_PD3.sip
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/lab_PD3.v
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_avalon_sc_fifo.v
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_avalon_st_pipeline_base.v
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_avalon_st_pipeline_stage.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_default_burst_converter.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_incr_burst_converter.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_address_alignment.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_arbitrator.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_burst_adapter.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_burst_adapter_13_1.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_burst_adapter_new.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_burst_uncompressor.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_master_agent.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_master_translator.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_slave_agent.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_slave_translator.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_merlin_width_adapter.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/altera_wrap_burst_converter.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0.v
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0_avalon_st_adapter.v
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0_avalon_st_adapter_001.v
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0_cmd_demux.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0_cmd_mux.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0_router.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0_router_001.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0_router_002.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0_rsp_demux.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/lab_PD3_mm_interconnect_0_rsp_mux.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/my_master.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/my_slave.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/simulation/submodules/my_slaveWS.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/lab_PD3.debuginfo
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/lab_PD3.qip
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/lab_PD3.v
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_avalon_sc_fifo.v
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_avalon_st_pipeline_base.v
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_default_burst_converter.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_incr_burst_converter.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_merlin_address_alignment.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_merlin_arbitrator.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_merlin_burst_adapter.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_merlin_burst_adapter_new.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_merlin_burst_uncompressor.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_merlin_master_agent.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_merlin_master_translator.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_merlin_slave_agent.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_merlin_slave_translator.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_merlin_width_adapter.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/altera_wrap_burst_converter.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0.v
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0_avalon_st_adapter.v
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0_avalon_st_adapter_001.v
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0_cmd_demux.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0_cmd_mux.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0_router.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0_router_001.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0_router_002.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0_rsp_demux.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/lab_PD3_mm_interconnect_0_rsp_mux.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/my_master.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/my_slave.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3/synthesis/submodules/my_slaveWS.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/lab_PD3_top.sv
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/stp1.stp
D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3/tb_lab_PD3_top.sv
d:/intelfpga/20.1.1/quartuslitesetup/quartus/bin64/assignment_defaults.qdf
	======= Total: 90 files to archive =======

	================ Status: ===============
All files archived successfully.
