{"status": "active", "external_homepage": "http://cereon.sourceforge.net", "developers": [{"url": "http://sourceforge.net/u/akapusti/", "username": "akapusti", "name": "Andrei Kapustin"}, {"url": "http://sourceforge.net/u/lwy/", "username": "lwy", "name": "lwy"}], "screenshots": [], "name": "Cereon", "preferred_support_tool": "", "preferred_support_url": "", "icon_url": null, "labels": [], "video_url": "", "private": false, "creation_date": "2007-11-12", "url": "http://sourceforge.net/p/cereon/", "socialnetworks": [], "short_description": "A new 64-bit RISC platform, complemented by a set of development tools, standards specifications and synthesizable VHDL implementations.", "moved_to_url": "", "shortname": "cereon", "_id": "517fcd3c34309d2f5336d78f", "tools": [{"sourceforge_group_id": 210099, "mount_point": "summary", "name": "summary", "label": "Summary"}, {"mount_point": "support", "name": "support", "label": "Support"}, {"mount_point": "reviews", "name": "reviews", "label": "Reviews"}, {"mount_point": "wiki", "name": "wiki", "label": "Wiki"}, {"mount_point": "files", "name": "files", "label": "Files"}, {"mount_point": "svn", "name": "svn", "label": "SVN"}, {"mount_point": "cvs", "name": "cvs", "label": "CVS"}, {"mount_point": "activity", "name": "activity", "label": "Activity"}, {"mount_point": "mailman", "name": "mailman", "label": "Mailing Lists"}], "summary": "", "categories": {"developmentstatus": [{"fullpath": "Development Status :: 2 - Pre-Alpha", "shortname": "prealpha", "fullname": "2 - Pre-Alpha", "id": 8}], "topic": [{"fullpath": "Topic :: System :: Emulators", "shortname": "emulators", "fullname": "Emulators", "id": 74}, {"fullpath": "Topic :: System :: Hardware", "shortname": "hardware", "fullname": "Hardware", "id": 146}], "language": [{"fullpath": "Programming Language :: C++", "shortname": "cpp", "fullname": "C++", "id": 165}, {"fullpath": "Programming Language :: Assembly", "shortname": "assembly", "fullname": "Assembly", "id": 162}, {"fullpath": "Programming Language :: VHDL/Verilog", "shortname": "vhdl_verilog", "fullname": "VHDL/Verilog", "id": 551}, {"fullpath": "Programming Language :: Java", "shortname": "java", "fullname": "Java", "id": 198}], "license": [{"fullpath": "License :: Other License", "shortname": "other", "fullname": "Other License", "id": 196}, {"fullpath": "License :: OSI-Approved Open Source :: GNU Library or Lesser General Public License version 2.0 (LGPLv2)", "shortname": "lgpl", "fullname": "GNU Library or Lesser General Public License version 2.0 (LGPLv2)", "id": 16}, {"fullpath": "License :: OSI-Approved Open Source :: GNU General Public License version 2.0 (GPLv2)", "shortname": "gpl", "fullname": "GNU General Public License version 2.0 (GPLv2)", "id": 15}], "database": [], "environment": [{"fullpath": "User Interface :: Graphical :: Java Swing", "shortname": "ui_swing", "fullname": "Java Swing", "id": 471}, {"fullpath": "User Interface :: Textual :: Command-line", "shortname": "ui_commandline", "fullname": "Command-line", "id": 459}], "audience": [{"fullpath": "Intended Audience :: by Industry or Sector :: Information Technology", "shortname": "informationtechnology", "fullname": "Information Technology", "id": 363}], "translation": [], "os": [{"fullpath": "Operating System :: Grouping and Descriptive Categories :: OS Portable (Source code to work with many OS platforms)", "shortname": "os_portable", "fullname": "OS Portable (Source code to work with many OS platforms)", "id": 436}]}}
