

================================================================
== Vitis HLS Report for 'loadDDR_data_Pipeline_loadDDR_data'
================================================================
* Date:           Fri Jan  9 14:22:27 2026

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.765 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loadDDR_data  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%muxLogicCE_to_sext_ln58_read = muxlogic"   --->   Operation 6 'muxlogic' 'muxLogicCE_to_sext_ln58_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln58_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln58"   --->   Operation 7 'read' 'sext_ln58_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%muxLogicCE_to_p_read_8 = muxlogic"   --->   Operation 8 'muxlogic' 'muxLogicCE_to_p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_8 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 9 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln58_cast = sext i58 %sext_ln58_read"   --->   Operation 10 'sext' 'sext_ln58_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem0, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_36, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %dualInfeasRay_fifo_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i31 0"   --->   Operation 13 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i31 %i"   --->   Operation 14 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.40ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_i_load = muxlogic i31 %i"   --->   Operation 17 'muxlogic' 'MuxLogicAddr_to_i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_load = load i31 %i" [./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:61->Infeasi_Res_S2.cpp:95]   --->   Operation 18 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i31 %i_load" [./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:61->Infeasi_Res_S2.cpp:95]   --->   Operation 19 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.66ns)   --->   "%icmp_ln58 = icmp_slt  i32 %zext_ln58, i32 %p_read_8" [./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:61->Infeasi_Res_S2.cpp:95]   --->   Operation 20 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void %loadDDR_data.exit.exitStub, void %for.inc.split.i" [./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:61->Infeasi_Res_S2.cpp:95]   --->   Operation 21 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.86ns)   --->   "%add_ln58 = add i31 %i_load, i31 1" [./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:61->Infeasi_Res_S2.cpp:95]   --->   Operation 22 'add' 'add_ln58' <Predicate = (icmp_ln58)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln58 = muxlogic i31 %add_ln58"   --->   Operation 23 'muxlogic' 'muxLogicData_to_store_ln58' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln58 = muxlogic i31 %i"   --->   Operation 24 'muxlogic' 'muxLogicAddr_to_store_ln58' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.40ns)   --->   "%store_ln58 = store i31 %add_ln58, i31 %i" [./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:61->Infeasi_Res_S2.cpp:95]   --->   Operation 25 'store' 'store_ln58' <Predicate = (icmp_ln58)> <Delay = 0.40>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 34 'ret' 'ret_ln0' <Predicate = (!icmp_ln58)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i512 %gmem0, i64 %sext_ln58_cast" [./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:61->Infeasi_Res_S2.cpp:95]   --->   Operation 26 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln59 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [./basic_helper.hpp:59->./Compute_Primal_Infeasibility.hpp:61->Infeasi_Res_S2.cpp:95]   --->   Operation 27 'specpipeline' 'specpipeline_ln59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:61->Infeasi_Res_S2.cpp:95]   --->   Operation 28 'specloopname' 'specloopname_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%muxLogicCE_to_gmem0_addr_read = muxlogic"   --->   Operation 29 'muxlogic' 'muxLogicCE_to_gmem0_addr_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.84ns)   --->   "%gmem0_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem0_addr" [./basic_helper.hpp:60->./Compute_Primal_Infeasibility.hpp:61->Infeasi_Res_S2.cpp:95]   --->   Operation 30 'read' 'gmem0_addr_read' <Predicate = true> <Delay = 0.84> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.40> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln61 = muxlogic i512 %gmem0_addr_read"   --->   Operation 31 'muxlogic' 'muxLogicData_to_write_ln61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.91ns)   --->   "%write_ln61 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %dualInfeasRay_fifo_i, i512 %gmem0_addr_read" [./basic_helper.hpp:61->./Compute_Primal_Infeasibility.hpp:61->Infeasi_Res_S2.cpp:95]   --->   Operation 32 'write' 'write_ln61' <Predicate = true> <Delay = 0.91> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln58 = br void %for.inc.i" [./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:61->Infeasi_Res_S2.cpp:95]   --->   Operation 33 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 1.665ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'i' [15]  (0.400 ns)
	'load' operation 31 bit ('i_load', ./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:61->Infeasi_Res_S2.cpp:95) on local variable 'i' [19]  (0.000 ns)
	'add' operation 31 bit ('add_ln58', ./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:61->Infeasi_Res_S2.cpp:95) [24]  (0.865 ns)
	'muxlogic' operation 0 bit ('muxLogicData_to_store_ln58') [32]  (0.000 ns)
	'store' operation 0 bit ('store_ln58', ./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:61->Infeasi_Res_S2.cpp:95) of variable 'add_ln58', ./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:61->Infeasi_Res_S2.cpp:95 on local variable 'i' [34]  (0.400 ns)

 <State 2>: 1.765ns
The critical path consists of the following:
	'getelementptr' operation 512 bit ('gmem0_addr', ./basic_helper.hpp:58->./Compute_Primal_Infeasibility.hpp:61->Infeasi_Res_S2.cpp:95) [25]  (0.000 ns)
	bus read operation ('gmem0_addr_read', ./basic_helper.hpp:60->./Compute_Primal_Infeasibility.hpp:61->Infeasi_Res_S2.cpp:95) on port 'gmem0' (./basic_helper.hpp:60->./Compute_Primal_Infeasibility.hpp:61->Infeasi_Res_S2.cpp:95) [29]  (0.848 ns)
	'muxlogic' operation 0 bit ('muxLogicData_to_write_ln61') [30]  (0.000 ns)
	fifo write operation ('write_ln61', ./basic_helper.hpp:61->./Compute_Primal_Infeasibility.hpp:61->Infeasi_Res_S2.cpp:95) on port 'dualInfeasRay_fifo_i' (./basic_helper.hpp:61->./Compute_Primal_Infeasibility.hpp:61->Infeasi_Res_S2.cpp:95) [31]  (0.917 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
