{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-385,-224",
   "Display-PortTypeClock":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layers":"/packet_buffer/channel_1/ddr/ddr4_c0_ddr4_ui_clk:true|/pcie_bridge/util_ds_buf_0_IBUF_DS_ODIV2:true|/pcie_bridge/pcie_bridge_axi_aclk:true|/packet_buffer/channel_0/ddr/ddr4_c0_ddr4_ui_clk:true|/pcie_bridge/util_ds_buf_0_IBUF_OUT:true|/pcie_bridge/pcie_bridge_axi_aresetn:true|/packet_buffer/channel_1/ddr/ddr4_c0_ddr4_ui_clk_sync_rst:true|/packet_buffer/channel_0/ddr/ddr4_c0_ddr4_ui_clk_sync_rst:true|/control_resetn_out:true|/control_resetn_out1:true|/qsfp/ethernet/cmac_usplus_gt_txusrclk2:true|/qsfp/ethernet/cmac_control_reset_rx_datapath:true|/qsfp/ethernet/cmac_control_rx_resetn_out:true|",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port pcie0_refclk -pg 1 -lvl 6 -x 2060 -y 120 -defaultsOSRD -right
preplace port pcie0_mgt -pg 1 -lvl 6 -x 2060 -y 140 -defaultsOSRD
preplace port qsfp0_clk -pg 1 -lvl 0 -x 0 -y 490 -defaultsOSRD
preplace port qsfp0_gt -pg 1 -lvl 0 -x 0 -y 470 -defaultsOSRD -left
preplace portBus hbm_cattrip -pg 1 -lvl 6 -x 2060 -y 60 -defaultsOSRD
preplace portBus qsfp0_leds -pg 1 -lvl 0 -x 0 -y 510 -defaultsOSRD -left
preplace inst pcie_bridge -pg 1 -lvl 5 -x 1890 -y 120 -swap {5 1 2 3 4 0 6 7 44 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 8 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91} -defaultsOSRD -pinDir pcie_mgt right -pinY pcie_mgt 20R -pinDir pcie_refclk right -pinY pcie_refclk 0R -pinDir M_AXI_B left -pinY M_AXI_B 200L -pinDir AXIS_RDMX left -pinY AXIS_RDMX 0L -pinDir S_AXI_ABM left -pinY S_AXI_ABM 520L -pinDir axi_aclk left -pinY axi_aclk 540L -pinDir axi_aresetn left -pinY axi_aresetn 560L -pinDir resetn_in left -pinY resetn_in 580L -pinDir pci_range_err_strb left -pinY pci_range_err_strb 600L -pinDir pause_pci left -pinY pause_pci 620L -pinBusDir pci_base left -pinBusY pci_base 640L -pinBusDir pci_size left -pinBusY pci_size 660L
preplace inst packet_buffer -pg 1 -lvl 2 -x 580 -y 260 -swap {10 1 2 3 4 5 6 7 8 9 0 11 12 13 14 15 21 22 18 19 23 24 20 17 16} -defaultsOSRD -pinDir axis_in left -pinY axis_in 230L -pinDir axis_pcie_out right -pinY axis_pcie_out 0R -pinDir axis_qsfp_out left -pinY axis_qsfp_out 210L -pinDir clk left -pinY clk 250L -pinDir resetn left -pinY resetn 270L -pinBusDir hwm_0 right -pinBusY hwm_0 100R -pinBusDir hwm_1 right -pinBusY hwm_1 120R -pinDir loopback_mode left -pinY loopback_mode 290L -pinDir overflow_0 right -pinY overflow_0 60R -pinDir overflow_1 right -pinY overflow_1 140R -pinBusDir ram_init_complete_0 right -pinBusY ram_init_complete_0 160R -pinBusDir ram_init_complete_1 right -pinBusY ram_init_complete_1 80R -pinDir bad_packet_strb right -pinY bad_packet_strb 40R -pinDir good_packet_strb right -pinY good_packet_strb 20R
preplace inst qsfp -pg 1 -lvl 1 -x 180 -y 470 -swap {13 1 2 3 4 8 6 7 5 9 10 11 12 0 14 15 16 17 18 19 20 21 23 24 22 26 28 27 25 29} -defaultsOSRD -pinDir axis_rx right -pinY axis_rx 20R -pinDir gt_ref_clk left -pinY gt_ref_clk 20L -pinDir gt_serial_port left -pinY gt_serial_port 0L -pinDir axis_loopback right -pinY axis_loopback 0R -pinDir axis_xmit right -pinY axis_xmit 170R -pinDir clk right -pinY clk 210R -pinDir resetn right -pinY resetn 230R -pinDir gen_packets right -pinY gen_packets 190R -pinBusDir max_packets right -pinBusY max_packets 270R -pinDir gen_idle right -pinY gen_idle 310R -pinDir rx_aligned right -pinY rx_aligned 290R -pinDir loopback_mode right -pinY loopback_mode 250R -pinBusDir status_leds left -pinBusY status_leds 40L
preplace inst system_interconnect -pg 1 -lvl 4 -x 1580 -y 320 -defaultsOSRD -pinDir S00_AXI right -pinY S00_AXI 0R -pinDir M01_AXI left -pinY M01_AXI 0L -pinDir aclk left -pinY aclk 20L -pinDir aresetn left -pinY aresetn 40L
preplace inst host_ram_to_rdmx -pg 1 -lvl 3 -x 1070 -y 640 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 42 45 43 47 41 44 46} -defaultsOSRD -pinDir SRC_AXI right -pinY SRC_AXI 0R -pinDir AXIS_TX left -pinY AXIS_TX 0L -pinDir clk left -pinY clk 40L -pinDir resetn left -pinY resetn 60L -pinBusDir src_address right -pinBusY src_address 20R -pinDir start right -pinY start 80R -pinDir idle left -pinY idle 20L -pinBusDir dst_address right -pinBusY dst_address 40R -pinBusDir byte_count right -pinBusY byte_count 60R
preplace inst zero -pg 1 -lvl 4 -x 1580 -y 60 -defaultsOSRD -pinBusDir dout right -pinBusY dout 0R
preplace inst control -pg 1 -lvl 3 -x 1070 -y 180 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 36 26 40 25 42 39 28 27 29 34 35 31 41 38 30 37 32 33 43 44 48 47 46 45 49} -defaultsOSRD -pinDir seq_axis left -pinY seq_axis 0L -pinDir S_AXI right -pinY S_AXI 140R -pinDir clk left -pinY clk 260L -pinDir resetn right -pinY resetn 180R -pinBusDir packet_count left -pinBusY packet_count 300L -pinDir gen_packets left -pinY gen_packets 20L -pinDir generator_idle left -pinY generator_idle 340L -pinDir pause_pci right -pinY pause_pci 240R -pinDir bad_packet_strb left -pinY bad_packet_strb 120L -pinDir good_packet_strb left -pinY good_packet_strb 100L -pinDir overflow_0 left -pinY overflow_0 140L -pinDir overflow_1 left -pinY overflow_1 220L -pinDir async_ddr_cal_0 left -pinY async_ddr_cal_0 240L -pinDir async_ddr_cal_1 left -pinY async_ddr_cal_1 160L -pinDir async_pcs_aligned left -pinY async_pcs_aligned 320L -pinDir pci_range_err_strb right -pinY pci_range_err_strb 220R -pinDir resetn_out right -pinY resetn_out 200R -pinDir loopback left -pinY loopback 280L -pinBusDir hwm_0 left -pinBusY hwm_0 180L -pinBusDir hwm_1 left -pinBusY hwm_1 200L -pinBusDir pci_base right -pinBusY pci_base 260R -pinBusDir pci_size right -pinBusY pci_size 280R -pinBusDir xmit_src_addr right -pinBusY xmit_src_addr 360R -pinBusDir xmit_dst_addr right -pinBusY xmit_dst_addr 340R -pinBusDir xmit_byte_count right -pinBusY xmit_byte_count 320R -pinDir xmit_start right -pinY xmit_start 300R -pinDir xmit_idle left -pinY xmit_idle 360L
preplace netloc abm_sender_idle 1 2 1 880 540n
preplace netloc byte_count_1 1 3 1 1300 500n
preplace netloc control_gen_packets 1 1 2 340J 200 NJ
preplace netloc control_loopback 1 1 2 400 660 760J
preplace netloc control_packet_count 1 1 2 NJ 740 840J
preplace netloc control_resetn_out1 1 1 4 380 620 820J 770 1340 620 1700J
preplace netloc dst_address_1 1 3 1 1280 520n
preplace netloc packet_buffer_bad_packet_strb 1 2 1 N 300
preplace netloc packet_buffer_ddr_calib_complete_0 1 2 1 N 420
preplace netloc packet_buffer_ddr_calib_complete_1 1 2 1 N 340
preplace netloc packet_buffer_good_packet_strb 1 2 1 N 280
preplace netloc packet_buffer_hwm_0 1 2 1 NJ 360
preplace netloc packet_buffer_hwm_1 1 2 1 NJ 380
preplace netloc packet_buffer_overflow_0 1 2 1 N 320
preplace netloc packet_buffer_overflow_1 1 2 1 N 400
preplace netloc pause_pci_1 1 3 2 1400J 740 NJ
preplace netloc pci_base_1 1 3 2 1380J 760 NJ
preplace netloc pci_size_1 1 3 2 1360J 780 NJ
preplace netloc pcie_bridge_axi_aclk 1 1 4 360 600 860J 100 1440 580 1740J
preplace netloc pcie_bridge_axi_aresetn 1 3 2 1460 600 1720J
preplace netloc pcie_bridge_pci_range_err_strb 1 3 2 1420J 720 NJ
preplace netloc qsfp_gen_idle 1 1 2 NJ 780 800J
preplace netloc qsfp_rx_aligned 1 1 2 NJ 760 780J
preplace netloc src_address_1 1 3 1 1260 540n
preplace netloc start_1 1 3 1 1320 480n
preplace netloc zero_dout 1 4 2 NJ 60 NJ
preplace netloc qsfp_status_leds 1 0 1 N 510
preplace netloc AXIS_IN_1 1 2 3 780 120 NJ 120 NJ
preplace netloc CLK_IN_D_0_1 1 5 1 N 120
preplace netloc data_gen_axis 1 1 1 N 490
preplace netloc dma_abm_to_rdmx_SRC_AXI 1 3 2 NJ 640 NJ
preplace netloc gt_ref_clk_0_1 1 0 1 N 490
preplace netloc packet_buffer_axis_qsfp_out 1 1 1 N 470
preplace netloc pcie_bridge_M_AXI_B 1 4 1 NJ 320
preplace netloc pcie_bridge_pcie_mgt 1 5 1 N 140
preplace netloc qsfp_gt_serial_port_0 1 0 1 N 470
preplace netloc rdmx_xmit_AXIS_TX 1 1 2 NJ 640 NJ
preplace netloc system_interconnect_M01_AXI 1 3 1 N 320
levelinfo -pg 1 0 180 580 1070 1580 1890 2060
pagesize -pg 1 -db -bbox -sgen -160 0 2230 830
",
   "No Loops_ScaleFactor":"0.737018",
   "No Loops_TopLeft":"-159,-174",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port S_AXI -pg 1 -lvl 0 -x -10 -y 50 -defaultsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x -10 -y 70 -defaultsOSRD
preplace port port-id_resetn -pg 1 -lvl 0 -x -10 -y 90 -defaultsOSRD
preplace inst axi_bram_ctrl -pg 1 -lvl 1 -x 150 -y 70 -defaultsOSRD
preplace inst blk_mem_gen -pg 1 -lvl 2 -x 430 -y 70 -defaultsOSRD
preplace netloc pcie_bridge_axi_aclk 1 0 1 NJ 70
preplace netloc resetn_1 1 0 1 NJ 90
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 1 1 N 70
preplace netloc stream_to_ram_0_M_AXI 1 0 1 NJ 50
levelinfo -pg 1 -10 150 430 570
pagesize -pg 1 -db -bbox -sgen -110 -10 570 150
"
}
{
   "da_axi4_cnt":"1",
   "da_clkrst_cnt":"2"
}
