vendor_name = ModelSim
source_file = 1, /home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.v
source_file = 1, /home/frander/Downloads/CE-4301-Arqui1/Processor/ALU.v
source_file = 1, /home/frander/Downloads/CE-4301-Arqui1/Processor/SignExt.v
source_file = 1, /home/frander/Downloads/CE-4301-Arqui1/Processor/InstructionMem.v
source_file = 1, /home/frander/Downloads/CE-4301-Arqui1/Processor/RegisterBanc.v
source_file = 1, /home/frander/Downloads/CE-4301-Arqui1/Processor/DataMemory.v
source_file = 1, /home/frander/Downloads/CE-4301-Arqui1/Processor/IF_ID.v
source_file = 1, /home/frander/Downloads/CE-4301-Arqui1/Processor/ID_Ex.v
source_file = 1, /home/frander/Downloads/CE-4301-Arqui1/Processor/EX_MEM.v
source_file = 1, /home/frander/Downloads/CE-4301-Arqui1/Processor/MEM_WB.v
source_file = 1, /home/frander/Downloads/CE-4301-Arqui1/Processor/ControlUnit.v
source_file = 1, /home/frander/Downloads/CE-4301-Arqui1/Processor/SimpleReg.v
source_file = 1, /home/frander/Downloads/CE-4301-Arqui1/Processor/MuxReg.v
source_file = 1, /home/frander/Downloads/CE-4301-Arqui1/Processor/MuxData.v
source_file = 1, /home/frander/Downloads/CE-4301-Arqui1/Processor/rom.qip
source_file = 1, /home/frander/Downloads/CE-4301-Arqui1/Processor/rom.v
source_file = 1, /home/frander/Downloads/CE-4301-Arqui1/Processor/mem.qip
source_file = 1, /home/frander/Downloads/CE-4301-Arqui1/Processor/mem.v
source_file = 1, /home/frander/Downloads/CE-4301-Arqui1/Processor/sevenSeg.v
source_file = 1, /home/frander/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /home/frander/intelFPGA_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /home/frander/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /home/frander/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /home/frander/intelFPGA_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc
source_file = 1, /home/frander/intelFPGA_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /home/frander/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /home/frander/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, /home/frander/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /home/frander/intelFPGA_lite/17.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/frander/Downloads/CE-4301-Arqui1/Processor/db/altsyncram_sjg1.tdf
source_file = 1, /home/frander/Downloads/CE-4301-Arqui1/Pruebas mif/text.mif
source_file = 1, /home/frander/Downloads/CE-4301-Arqui1/Processor/db/decode_u0a.tdf
source_file = 1, /home/frander/Downloads/CE-4301-Arqui1/Processor/db/mux_kfb.tdf
source_file = 1, /home/frander/Downloads/CE-4301-Arqui1/Processor/Processor.sdc
design_name = Processor
instance = comp, \seven[0]~output , seven[0]~output, Processor, 1
instance = comp, \seven[1]~output , seven[1]~output, Processor, 1
instance = comp, \seven[2]~output , seven[2]~output, Processor, 1
instance = comp, \seven[3]~output , seven[3]~output, Processor, 1
instance = comp, \seven[4]~output , seven[4]~output, Processor, 1
instance = comp, \seven[5]~output , seven[5]~output, Processor, 1
instance = comp, \seven[6]~output , seven[6]~output, Processor, 1
instance = comp, \clk~input , clk~input, Processor, 1
instance = comp, \Reset~input , Reset~input, Processor, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, Processor, 1
