# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../RISV.gen/sources_1/ip/CLK_PLL" \
"../../../../RISV.gen/sources_1/ip/Divideru/Divideru_sim_netlist.v" \
"../../../../RISV.gen/sources_1/ip/Dividers/Dividers_sim_netlist.v" \
"../../../../RISV.srcs/sources_1/new/util.v" \
"../../../../RISV.srcs/sim_1/new/tb_dmem.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
