#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Apr 28 21:59:04 2025
# Process ID: 5436
# Current directory: D:/MNIST-CNN-FPGA-main
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12384 D:\MNIST-CNN-FPGA-main\MNIST_CNN_FPGA.xpr
# Log file: D:/MNIST-CNN-FPGA-main/vivado.log
# Journal file: D:/MNIST-CNN-FPGA-main\vivado.jou
#-----------------------------------------------------------
start_gui
oopen_project D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.xprupdate_compile_order -fileset sources_1
update_module_reference design_1_top_cnn_0_0
launch_simulation
open_wave_config D:/MNIST-CNN-FPGA-main/tb_top_behav.wcfg
open_wave_config D:/MNIST-CNN-FPGA-main/tb_top_cnn_behav.wcfg
source tb_top_cnn.tcl
run all
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
regenerate_bd_layout
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
launch_sdk -workspace D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sdk -hwspec D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sdk/design_1_wrapper.hdf
open_run impl_1
file copy -force D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.runs/impl_1/design_1_wrapper.sysdef D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sdk/design_1_wrapper.hdf

file mkdir D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sdk
file copy -force D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.runs/impl_1/design_1_wrapper.sysdef D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sdk/design_1_wrapper.hdf

launch_sdk -workspace D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sdk -hwspec D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.sdk/design_1_wrapper.hdf
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_0 -dir d:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/ip
set_property -dict [list CONFIG.C_PROBE8_WIDTH {32} CONFIG.C_PROBE7_WIDTH {32} CONFIG.C_NUM_OF_PROBES {9}] [get_ips ila_0]
generate_target {instantiation_template} [get_files d:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/ip/ila_0/ila_0.xci]
generate_target all [get_files  d:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/ip/ila_0/ila_0.xci]
catch { config_ip_cache -export [get_ips -all ila_0] }
export_ip_user_files -of_objects [get_files d:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/ip/ila_0/ila_0.xci]
launch_runs -jobs 16 ila_0_synth_1
export_simulation -of_objects [get_files d:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/ip/ila_0/ila_0.xci] -directory D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.ip_user_files/sim_scripts -ip_user_files_dir D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.ip_user_files -ipstatic_source_dir D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.cache/compile_simlib/modelsim} {questa=D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.cache/compile_simlib/questa} {riviera=D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.cache/compile_simlib/riviera} {activehdl=D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top_cnn [current_fileset]
set_property top_lib xil_defaultlib [current_fileset]
set_property top_file D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/top_cnn.v [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
close_design
launch_simulation
launch_simulation
open_wave_config D:/MNIST-CNN-FPGA-main/tb_top_behav.wcfg
open_wave_config D:/MNIST-CNN-FPGA-main/tb_top_cnn_behav.wcfg
source tb_top_cnn.tcl
run 10 us
run all
relaunch_sim
run all
close_sim
update_module_reference design_1_top_cnn_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
update_module_reference design_1_top_cnn_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.runs/impl_1/top_cnn.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.runs/impl_1/top_cnn.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.runs/impl_1/top_cnn.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.runs/impl_1/top_cnn.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.runs/impl_1/top_cnn.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.runs/impl_1/top_cnn.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"test"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes sw_pdet -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"test"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"test"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"test"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"test"}]]
set_property TRIGGER_COMPARE_VALUE neq1'bX [get_hw_probes y_buf_en_OBUF -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"test"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes sw_pdet -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"test"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes y_buf_en_OBUF -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"test"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"test"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"test"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"test"}]]
set_property TRIGGER_COMPARE_VALUE neq1'bX [get_hw_probes y_buf_en_OBUF -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"test"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"test"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"test"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"test"}]]
set_property TRIGGER_COMPARE_VALUE neq1'b0 [get_hw_probes y_buf_en_OBUF -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"test"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"test"}]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"test"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"test"}]
set_property CORE_REFRESH_RATE_MS 500000 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"test"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"test"}]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes y_buf_en_OBUF -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"test"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes sw_pdet -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"test"}]]
set_property CORE_REFRESH_RATE_MS 500 [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"test"}]
save_wave_config {D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
open_run impl_1
close_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top [current_fileset]
set_property top_lib xil_defaultlib [current_fileset]
set_property top_file D:/MNIST-CNN-FPGA-main/MNIST_CNN_FPGA.srcs/sources_1/imports/cnn/top.v [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
open_wave_config D:/MNIST-CNN-FPGA-main/tb_top_behav.wcfg
open_wave_config D:/MNIST-CNN-FPGA-main/tb_top_cnn_behav.wcfg
source tb_top.tcl
update_compile_order -fileset sim_1
run all
close_sim
open_run impl_1
report_utilization -name utilization_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
close_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_module_reference design_1_top_cnn_0_0
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
open_wave_config D:/MNIST-CNN-FPGA-main/tb_top_behav.wcfg
open_wave_config D:/MNIST-CNN-FPGA-main/tb_top_cnn_behav.wcfg
source tb_top.tcl
run 10 us
