====================
cycle:1	96		ADD R3, R1, R2

Pre-Issu Buffer:

        Entry 0: 

        Entry 1: 

        Entry 2: 

        Entry 3: 

Pre_ALU Queue:

        Entry 0: 

        Entry 1: 

Register:
r00:	0	0	0	0	0	0	0	0
r08:	0	0	0	0	0	0	0	0
r16:	0	0	0	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0


cache:
Set 0: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]
Set 1: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]
Set 2: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]
Set 3: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]

data:
160:-1	-2	-3	0	1	2	42	2147483647	

====================
cycle:2	100		SUB R3, R1, R2

Pre-Issu Buffer:

        Entry 0: 

        Entry 1: 

        Entry 2: 

        Entry 3: 

Pre_ALU Queue:

        Entry 0: 

        Entry 1: 

Register:
r00:	0	0	0	0	0	0	0	0
r08:	0	0	0	0	0	0	0	0
r16:	0	0	0	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0


cache:
Set 0: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]
Set 1: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]
Set 2: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]
Set 3: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]

data:
160:-1	-2	-3	0	1	2	42	2147483647	

====================
cycle:3	104		AND R3, R1, R2

Pre-Issu Buffer:

        Entry 0: 

        Entry 1: 

        Entry 2: 

        Entry 3: 

Pre_ALU Queue:

        Entry 0: 

        Entry 1: 

Register:
r00:	0	0	0	0	0	0	0	0
r08:	0	0	0	0	0	0	0	0
r16:	0	0	0	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0


cache:
Set 0: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]
Set 1: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]
Set 2: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]
Set 3: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]

data:
160:-1	-2	-3	0	1	2	42	2147483647	

====================
cycle:4	108		ORR R3, R1, R2

Pre-Issu Buffer:

        Entry 0: 

        Entry 1: 

        Entry 2: 

        Entry 3: 

Pre_ALU Queue:

        Entry 0: 

        Entry 1: 

Register:
r00:	0	0	0	0	0	0	0	0
r08:	0	0	0	0	0	0	0	0
r16:	0	0	0	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0


cache:
Set 0: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]
Set 1: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]
Set 2: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]
Set 3: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]

data:
160:-1	-2	-3	0	1	2	42	2147483647	

====================
cycle:5	112		ADDI R1, R2, #400

Pre-Issu Buffer:

        Entry 0: 

        Entry 1: 

        Entry 2: 

        Entry 3: 

Pre_ALU Queue:

        Entry 0: 

        Entry 1: 

Register:
r00:	0	400	0	0	0	0	0	0
r08:	0	0	0	0	0	0	0	0
r16:	0	0	0	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0


cache:
Set 0: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]
Set 1: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]
Set 2: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]
Set 3: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]

data:
160:-1	-2	-3	0	1	2	42	2147483647	

====================
cycle:6	116		SUBI R1, R2, #400

Pre-Issu Buffer:

        Entry 0: 

        Entry 1: 

        Entry 2: 

        Entry 3: 

Pre_ALU Queue:

        Entry 0: 

        Entry 1: 

Register:
r00:	0	-400	0	0	0	0	0	0
r08:	0	0	0	0	0	0	0	0
r16:	0	0	0	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0


cache:
Set 0: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]
Set 1: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]
Set 2: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]
Set 3: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]

data:
160:-1	-2	-3	0	1	2	42	2147483647	

====================
cycle:7	120		STUR R1, [R2,#100]

Pre-Issu Buffer:

        Entry 0: 

        Entry 1: 

        Entry 2: 

        Entry 3: 

Pre_ALU Queue:

        Entry 0: 

        Entry 1: 

Register:
r00:	0	-400	0	0	0	0	0	0
r08:	0	0	0	0	0	0	0	0
r16:	0	0	0	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0


cache:
Set 0: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]
Set 1: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]
Set 2: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]
Set 3: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]

data:
160:-1	-2	-3	0	1	2	42	2147483647	

====================
cycle:8	124		LDUR R3, [R2,#100]

Pre-Issu Buffer:

        Entry 0: 

        Entry 1: 

        Entry 2: 

        Entry 3: 

Pre_ALU Queue:

        Entry 0: 

        Entry 1: 

Register:
r00:	0	-400	0	-400	0	0	0	0
r08:	0	0	0	0	0	0	0	0
r16:	0	0	0	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0


cache:
Set 0: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]
Set 1: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]
Set 2: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]
Set 3: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]

data:
160:-1	-2	-3	0	1	2	42	2147483647	

====================
cycle:9	128		CBZ R1 #3

Pre-Issu Buffer:

        Entry 0: 

        Entry 1: 

        Entry 2: 

        Entry 3: 

Pre_ALU Queue:

        Entry 0: 

        Entry 1: 

Register:
r00:	0	-400	0	-400	0	0	0	0
r08:	0	0	0	0	0	0	0	0
r16:	0	0	0	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0


cache:
Set 0: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]
Set 1: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]
Set 2: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]
Set 3: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]

data:
160:-1	-2	-3	0	1	2	42	2147483647	

====================
cycle:10	132		CBNZ R19 #3

Pre-Issu Buffer:

        Entry 0: 

        Entry 1: 

        Entry 2: 

        Entry 3: 

Pre_ALU Queue:

        Entry 0: 

        Entry 1: 

Register:
r00:	0	-400	0	-400	0	0	0	0
r08:	0	0	0	0	0	0	0	0
r16:	0	0	0	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0


cache:
Set 0: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]
Set 1: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]
Set 2: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]
Set 3: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]

data:
160:-1	-2	-3	0	1	2	42	2147483647	

====================
cycle:11	136		MOVZ R1, 255, LSL 0

Pre-Issu Buffer:

        Entry 0: 

        Entry 1: 

        Entry 2: 

        Entry 3: 

Pre_ALU Queue:

        Entry 0: 

        Entry 1: 

Register:
r00:	0	0	0	-400	0	0	0	0
r08:	0	0	0	0	0	0	0	0
r16:	0	0	0	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0


cache:
Set 0: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]
Set 1: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]
Set 2: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]
Set 3: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]

data:
160:-1	-2	-3	0	1	2	42	2147483647	

====================
cycle:12	140		MOVK R2, 65280, LSL 3

Pre-Issu Buffer:

        Entry 0: 

        Entry 1: 

        Entry 2: 

        Entry 3: 

Pre_ALU Queue:

        Entry 0: 

        Entry 1: 

Register:
r00:	0	0	0	-400	0	0	0	0
r08:	0	0	0	0	0	0	0	0
r16:	0	0	0	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0


cache:
Set 0: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]
Set 1: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]
Set 2: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]
Set 3: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]

data:
160:-1	-2	-3	0	1	2	42	2147483647	

====================
cycle:13	144		LSR R0, R1, #4

Pre-Issu Buffer:

        Entry 0: 

        Entry 1: 

        Entry 2: 

        Entry 3: 

Pre_ALU Queue:

        Entry 0: 

        Entry 1: 

Register:
r00:	0	0	0	-400	0	0	0	0
r08:	0	0	0	0	0	0	0	0
r16:	0	0	0	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0


cache:
Set 0: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]
Set 1: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]
Set 2: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]
Set 3: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]

data:
160:-1	-2	-3	0	1	2	42	2147483647	

====================
cycle:14	148		LSL R0, R1, #4

Pre-Issu Buffer:

        Entry 0: 

        Entry 1: 

        Entry 2: 

        Entry 3: 

Pre_ALU Queue:

        Entry 0: 

        Entry 1: 

Register:
r00:	0	0	0	-400	0	0	0	0
r08:	0	0	0	0	0	0	0	0
r16:	0	0	0	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0


cache:
Set 0: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]
Set 1: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]
Set 2: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]
Set 3: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]

data:
160:-1	-2	-3	0	1	2	42	2147483647	

====================
cycle:15	152		NOP

Pre-Issu Buffer:

        Entry 0: 

        Entry 1: 

        Entry 2: 

        Entry 3: 

Pre_ALU Queue:

        Entry 0: 

        Entry 1: 

Register:
r00:	0	0	0	-400	0	0	0	0
r08:	0	0	0	0	0	0	0	0
r16:	0	0	0	0	0	0	0	0
r24:	0	0	0	0	0	0	0	0


cache:
Set 0: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]
Set 1: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]
Set 2: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]
Set 3: LRU=0
	Entry 0:	[(0, 0, 0)<0,0>]
	Entry 1:	[(0, 0, 0)<0,0>]

data:
160:-1	-2	-3	0	1	2	42	2147483647	

