--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf Top.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 82370 paths analyzed, 235 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.722ns.
--------------------------------------------------------------------------------

Paths for end point DP/multiplier/blk00000001/blk000000d1 (SLICE_X60Y139.B1), 922 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DP/vectorWeight/out_1 (FF)
  Destination:          DP/multiplier/blk00000001/blk000000d1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.621ns (Levels of Logic = 6)
  Clock Path Skew:      -0.066ns (1.018 - 1.084)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DP/vectorWeight/out_1 to DP/multiplier/blk00000001/blk000000d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y146.BQ     Tcko                  0.381   DP/vectorWeight/out<3>
                                                       DP/vectorWeight/out_1
    SLICE_X56Y143.B2     net (fanout=7)        0.856   DP/vectorWeight/out<1>
    SLICE_X56Y143.COUT   Topcyb                0.406   DP/multiResult<1>
                                                       DP/multiplier/blk00000001/blk00000103
                                                       DP/multiplier/blk00000001/blk00000041
    SLICE_X56Y144.CIN    net (fanout=1)        0.000   DP/multiplier/blk00000001/sig000000e1
    SLICE_X56Y144.AMUX   Tcina                 0.213   DP/multiplier/blk00000001/sig000000d1
                                                       DP/multiplier/blk00000001/blk00000031
    SLICE_X57Y141.C2     net (fanout=2)        0.707   DP/multiplier/blk00000001/sig000000b5
    SLICE_X57Y141.COUT   Topcyc                0.338   DP/multiResult<3>
                                                       DP/multiplier/blk00000001/blk000000ca
                                                       DP/multiplier/blk00000001/blk000000c6
    SLICE_X57Y142.CIN    net (fanout=1)        0.000   DP/multiplier/blk00000001/sig00000059
    SLICE_X57Y142.COUT   Tbyp                  0.078   DP/multiplier/blk00000001/sig00000051
                                                       DP/multiplier/blk00000001/blk000000ba
    SLICE_X57Y143.CIN    net (fanout=1)        0.000   DP/multiplier/blk00000001/sig00000051
    SLICE_X57Y143.BMUX   Tcinb                 0.273   DP/multiplier/blk00000001/sig00000088
                                                       DP/multiplier/blk00000001/blk000000b4
    SLICE_X60Y139.B1     net (fanout=9)        0.939   DP/multiplier/blk00000001/sig00000088
    SLICE_X60Y139.CLK    Tas                   0.430   DP/multiResult<15>
                                                       DP/multiplier/blk00000001/blk0000007b
                                                       DP/multiplier/blk00000001/blk00000074
                                                       DP/multiplier/blk00000001/blk000000d1
    -------------------------------------------------  ---------------------------
    Total                                      4.621ns (2.119ns logic, 2.502ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DP/vectorWeight/out_1 (FF)
  Destination:          DP/multiplier/blk00000001/blk000000d1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.612ns (Levels of Logic = 5)
  Clock Path Skew:      -0.066ns (1.018 - 1.084)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DP/vectorWeight/out_1 to DP/multiplier/blk00000001/blk000000d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y146.BQ     Tcko                  0.381   DP/vectorWeight/out<3>
                                                       DP/vectorWeight/out_1
    SLICE_X56Y143.B2     net (fanout=7)        0.856   DP/vectorWeight/out<1>
    SLICE_X56Y143.COUT   Topcyb                0.406   DP/multiResult<1>
                                                       DP/multiplier/blk00000001/blk00000103
                                                       DP/multiplier/blk00000001/blk00000041
    SLICE_X56Y144.CIN    net (fanout=1)        0.000   DP/multiplier/blk00000001/sig000000e1
    SLICE_X56Y144.DMUX   Tcind                 0.316   DP/multiplier/blk00000001/sig000000d1
                                                       DP/multiplier/blk00000001/blk00000031
    SLICE_X57Y142.B4     net (fanout=2)        0.607   DP/multiplier/blk00000001/sig000000a0
    SLICE_X57Y142.COUT   Topcyb                0.404   DP/multiplier/blk00000001/sig00000051
                                                       DP/multiplier/blk00000001/blk000000c1
                                                       DP/multiplier/blk00000001/blk000000ba
    SLICE_X57Y143.CIN    net (fanout=1)        0.000   DP/multiplier/blk00000001/sig00000051
    SLICE_X57Y143.BMUX   Tcinb                 0.273   DP/multiplier/blk00000001/sig00000088
                                                       DP/multiplier/blk00000001/blk000000b4
    SLICE_X60Y139.B1     net (fanout=9)        0.939   DP/multiplier/blk00000001/sig00000088
    SLICE_X60Y139.CLK    Tas                   0.430   DP/multiResult<15>
                                                       DP/multiplier/blk00000001/blk0000007b
                                                       DP/multiplier/blk00000001/blk00000074
                                                       DP/multiplier/blk00000001/blk000000d1
    -------------------------------------------------  ---------------------------
    Total                                      4.612ns (2.210ns logic, 2.402ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DP/vectorWeight/out_1 (FF)
  Destination:          DP/multiplier/blk00000001/blk000000d1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.592ns (Levels of Logic = 6)
  Clock Path Skew:      -0.066ns (1.018 - 1.084)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DP/vectorWeight/out_1 to DP/multiplier/blk00000001/blk000000d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y146.BQ     Tcko                  0.381   DP/vectorWeight/out<3>
                                                       DP/vectorWeight/out_1
    SLICE_X56Y143.B2     net (fanout=7)        0.856   DP/vectorWeight/out<1>
    SLICE_X56Y143.COUT   Topcyb                0.377   DP/multiResult<1>
                                                       DP/multiplier/blk00000001/blk00000072
                                                       DP/multiplier/blk00000001/blk00000041
    SLICE_X56Y144.CIN    net (fanout=1)        0.000   DP/multiplier/blk00000001/sig000000e1
    SLICE_X56Y144.AMUX   Tcina                 0.213   DP/multiplier/blk00000001/sig000000d1
                                                       DP/multiplier/blk00000001/blk00000031
    SLICE_X57Y141.C2     net (fanout=2)        0.707   DP/multiplier/blk00000001/sig000000b5
    SLICE_X57Y141.COUT   Topcyc                0.338   DP/multiResult<3>
                                                       DP/multiplier/blk00000001/blk000000ca
                                                       DP/multiplier/blk00000001/blk000000c6
    SLICE_X57Y142.CIN    net (fanout=1)        0.000   DP/multiplier/blk00000001/sig00000059
    SLICE_X57Y142.COUT   Tbyp                  0.078   DP/multiplier/blk00000001/sig00000051
                                                       DP/multiplier/blk00000001/blk000000ba
    SLICE_X57Y143.CIN    net (fanout=1)        0.000   DP/multiplier/blk00000001/sig00000051
    SLICE_X57Y143.BMUX   Tcinb                 0.273   DP/multiplier/blk00000001/sig00000088
                                                       DP/multiplier/blk00000001/blk000000b4
    SLICE_X60Y139.B1     net (fanout=9)        0.939   DP/multiplier/blk00000001/sig00000088
    SLICE_X60Y139.CLK    Tas                   0.430   DP/multiResult<15>
                                                       DP/multiplier/blk00000001/blk0000007b
                                                       DP/multiplier/blk00000001/blk00000074
                                                       DP/multiplier/blk00000001/blk000000d1
    -------------------------------------------------  ---------------------------
    Total                                      4.592ns (2.090ns logic, 2.502ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Paths for end point DP/multiplier/blk00000001/blk000000d1 (SLICE_X60Y139.CIN), 8840 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DP/vectorWeight/out_1 (FF)
  Destination:          DP/multiplier/blk00000001/blk000000d1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.566ns (Levels of Logic = 7)
  Clock Path Skew:      -0.066ns (1.018 - 1.084)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DP/vectorWeight/out_1 to DP/multiplier/blk00000001/blk000000d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y146.BQ     Tcko                  0.381   DP/vectorWeight/out<3>
                                                       DP/vectorWeight/out_1
    SLICE_X56Y143.B2     net (fanout=7)        0.856   DP/vectorWeight/out<1>
    SLICE_X56Y143.COUT   Topcyb                0.406   DP/multiResult<1>
                                                       DP/multiplier/blk00000001/blk00000103
                                                       DP/multiplier/blk00000001/blk00000041
    SLICE_X56Y144.CIN    net (fanout=1)        0.000   DP/multiplier/blk00000001/sig000000e1
    SLICE_X56Y144.AMUX   Tcina                 0.213   DP/multiplier/blk00000001/sig000000d1
                                                       DP/multiplier/blk00000001/blk00000031
    SLICE_X57Y141.C2     net (fanout=2)        0.707   DP/multiplier/blk00000001/sig000000b5
    SLICE_X57Y141.COUT   Topcyc                0.338   DP/multiResult<3>
                                                       DP/multiplier/blk00000001/blk000000ca
                                                       DP/multiplier/blk00000001/blk000000c6
    SLICE_X57Y142.CIN    net (fanout=1)        0.000   DP/multiplier/blk00000001/sig00000059
    SLICE_X57Y142.COUT   Tbyp                  0.078   DP/multiplier/blk00000001/sig00000051
                                                       DP/multiplier/blk00000001/blk000000ba
    SLICE_X57Y143.CIN    net (fanout=1)        0.000   DP/multiplier/blk00000001/sig00000051
    SLICE_X57Y143.BMUX   Tcinb                 0.273   DP/multiplier/blk00000001/sig00000088
                                                       DP/multiplier/blk00000001/blk000000b4
    SLICE_X60Y138.D4     net (fanout=9)        0.855   DP/multiplier/blk00000001/sig00000088
    SLICE_X60Y138.COUT   Topcyd                0.319   DP/multiResult<11>
                                                       DP/multiplier/blk00000001/blk00000081
                                                       DP/multiplier/blk00000001/blk00000080
    SLICE_X60Y139.CIN    net (fanout=1)        0.000   DP/multiplier/blk00000001/sig0000002b
    SLICE_X60Y139.CLK    Tcinck                0.140   DP/multiResult<15>
                                                       DP/multiplier/blk00000001/blk00000074
                                                       DP/multiplier/blk00000001/blk000000d1
    -------------------------------------------------  ---------------------------
    Total                                      4.566ns (2.148ns logic, 2.418ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DP/vectorWeight/out_1 (FF)
  Destination:          DP/multiplier/blk00000001/blk000000d1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.557ns (Levels of Logic = 6)
  Clock Path Skew:      -0.066ns (1.018 - 1.084)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DP/vectorWeight/out_1 to DP/multiplier/blk00000001/blk000000d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y146.BQ     Tcko                  0.381   DP/vectorWeight/out<3>
                                                       DP/vectorWeight/out_1
    SLICE_X56Y143.B2     net (fanout=7)        0.856   DP/vectorWeight/out<1>
    SLICE_X56Y143.COUT   Topcyb                0.406   DP/multiResult<1>
                                                       DP/multiplier/blk00000001/blk00000103
                                                       DP/multiplier/blk00000001/blk00000041
    SLICE_X56Y144.CIN    net (fanout=1)        0.000   DP/multiplier/blk00000001/sig000000e1
    SLICE_X56Y144.DMUX   Tcind                 0.316   DP/multiplier/blk00000001/sig000000d1
                                                       DP/multiplier/blk00000001/blk00000031
    SLICE_X57Y142.B4     net (fanout=2)        0.607   DP/multiplier/blk00000001/sig000000a0
    SLICE_X57Y142.COUT   Topcyb                0.404   DP/multiplier/blk00000001/sig00000051
                                                       DP/multiplier/blk00000001/blk000000c1
                                                       DP/multiplier/blk00000001/blk000000ba
    SLICE_X57Y143.CIN    net (fanout=1)        0.000   DP/multiplier/blk00000001/sig00000051
    SLICE_X57Y143.BMUX   Tcinb                 0.273   DP/multiplier/blk00000001/sig00000088
                                                       DP/multiplier/blk00000001/blk000000b4
    SLICE_X60Y138.D4     net (fanout=9)        0.855   DP/multiplier/blk00000001/sig00000088
    SLICE_X60Y138.COUT   Topcyd                0.319   DP/multiResult<11>
                                                       DP/multiplier/blk00000001/blk00000081
                                                       DP/multiplier/blk00000001/blk00000080
    SLICE_X60Y139.CIN    net (fanout=1)        0.000   DP/multiplier/blk00000001/sig0000002b
    SLICE_X60Y139.CLK    Tcinck                0.140   DP/multiResult<15>
                                                       DP/multiplier/blk00000001/blk00000074
                                                       DP/multiplier/blk00000001/blk000000d1
    -------------------------------------------------  ---------------------------
    Total                                      4.557ns (2.239ns logic, 2.318ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DP/vectorWeight/out_1 (FF)
  Destination:          DP/multiplier/blk00000001/blk000000d1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.537ns (Levels of Logic = 7)
  Clock Path Skew:      -0.066ns (1.018 - 1.084)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DP/vectorWeight/out_1 to DP/multiplier/blk00000001/blk000000d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y146.BQ     Tcko                  0.381   DP/vectorWeight/out<3>
                                                       DP/vectorWeight/out_1
    SLICE_X56Y143.B2     net (fanout=7)        0.856   DP/vectorWeight/out<1>
    SLICE_X56Y143.COUT   Topcyb                0.377   DP/multiResult<1>
                                                       DP/multiplier/blk00000001/blk00000072
                                                       DP/multiplier/blk00000001/blk00000041
    SLICE_X56Y144.CIN    net (fanout=1)        0.000   DP/multiplier/blk00000001/sig000000e1
    SLICE_X56Y144.AMUX   Tcina                 0.213   DP/multiplier/blk00000001/sig000000d1
                                                       DP/multiplier/blk00000001/blk00000031
    SLICE_X57Y141.C2     net (fanout=2)        0.707   DP/multiplier/blk00000001/sig000000b5
    SLICE_X57Y141.COUT   Topcyc                0.338   DP/multiResult<3>
                                                       DP/multiplier/blk00000001/blk000000ca
                                                       DP/multiplier/blk00000001/blk000000c6
    SLICE_X57Y142.CIN    net (fanout=1)        0.000   DP/multiplier/blk00000001/sig00000059
    SLICE_X57Y142.COUT   Tbyp                  0.078   DP/multiplier/blk00000001/sig00000051
                                                       DP/multiplier/blk00000001/blk000000ba
    SLICE_X57Y143.CIN    net (fanout=1)        0.000   DP/multiplier/blk00000001/sig00000051
    SLICE_X57Y143.BMUX   Tcinb                 0.273   DP/multiplier/blk00000001/sig00000088
                                                       DP/multiplier/blk00000001/blk000000b4
    SLICE_X60Y138.D4     net (fanout=9)        0.855   DP/multiplier/blk00000001/sig00000088
    SLICE_X60Y138.COUT   Topcyd                0.319   DP/multiResult<11>
                                                       DP/multiplier/blk00000001/blk00000081
                                                       DP/multiplier/blk00000001/blk00000080
    SLICE_X60Y139.CIN    net (fanout=1)        0.000   DP/multiplier/blk00000001/sig0000002b
    SLICE_X60Y139.CLK    Tcinck                0.140   DP/multiResult<15>
                                                       DP/multiplier/blk00000001/blk00000074
                                                       DP/multiplier/blk00000001/blk000000d1
    -------------------------------------------------  ---------------------------
    Total                                      4.537ns (2.119ns logic, 2.418ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Paths for end point DP/multiplier/blk00000001/blk000000d2 (SLICE_X60Y139.B1), 922 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DP/vectorWeight/out_1 (FF)
  Destination:          DP/multiplier/blk00000001/blk000000d2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.564ns (Levels of Logic = 6)
  Clock Path Skew:      -0.066ns (1.018 - 1.084)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DP/vectorWeight/out_1 to DP/multiplier/blk00000001/blk000000d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y146.BQ     Tcko                  0.381   DP/vectorWeight/out<3>
                                                       DP/vectorWeight/out_1
    SLICE_X56Y143.B2     net (fanout=7)        0.856   DP/vectorWeight/out<1>
    SLICE_X56Y143.COUT   Topcyb                0.406   DP/multiResult<1>
                                                       DP/multiplier/blk00000001/blk00000103
                                                       DP/multiplier/blk00000001/blk00000041
    SLICE_X56Y144.CIN    net (fanout=1)        0.000   DP/multiplier/blk00000001/sig000000e1
    SLICE_X56Y144.AMUX   Tcina                 0.213   DP/multiplier/blk00000001/sig000000d1
                                                       DP/multiplier/blk00000001/blk00000031
    SLICE_X57Y141.C2     net (fanout=2)        0.707   DP/multiplier/blk00000001/sig000000b5
    SLICE_X57Y141.COUT   Topcyc                0.338   DP/multiResult<3>
                                                       DP/multiplier/blk00000001/blk000000ca
                                                       DP/multiplier/blk00000001/blk000000c6
    SLICE_X57Y142.CIN    net (fanout=1)        0.000   DP/multiplier/blk00000001/sig00000059
    SLICE_X57Y142.COUT   Tbyp                  0.078   DP/multiplier/blk00000001/sig00000051
                                                       DP/multiplier/blk00000001/blk000000ba
    SLICE_X57Y143.CIN    net (fanout=1)        0.000   DP/multiplier/blk00000001/sig00000051
    SLICE_X57Y143.BMUX   Tcinb                 0.273   DP/multiplier/blk00000001/sig00000088
                                                       DP/multiplier/blk00000001/blk000000b4
    SLICE_X60Y139.B1     net (fanout=9)        0.939   DP/multiplier/blk00000001/sig00000088
    SLICE_X60Y139.CLK    Tas                   0.373   DP/multiResult<15>
                                                       DP/multiplier/blk00000001/blk0000007b
                                                       DP/multiplier/blk00000001/blk00000074
                                                       DP/multiplier/blk00000001/blk000000d2
    -------------------------------------------------  ---------------------------
    Total                                      4.564ns (2.062ns logic, 2.502ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DP/vectorWeight/out_1 (FF)
  Destination:          DP/multiplier/blk00000001/blk000000d2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.555ns (Levels of Logic = 5)
  Clock Path Skew:      -0.066ns (1.018 - 1.084)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DP/vectorWeight/out_1 to DP/multiplier/blk00000001/blk000000d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y146.BQ     Tcko                  0.381   DP/vectorWeight/out<3>
                                                       DP/vectorWeight/out_1
    SLICE_X56Y143.B2     net (fanout=7)        0.856   DP/vectorWeight/out<1>
    SLICE_X56Y143.COUT   Topcyb                0.406   DP/multiResult<1>
                                                       DP/multiplier/blk00000001/blk00000103
                                                       DP/multiplier/blk00000001/blk00000041
    SLICE_X56Y144.CIN    net (fanout=1)        0.000   DP/multiplier/blk00000001/sig000000e1
    SLICE_X56Y144.DMUX   Tcind                 0.316   DP/multiplier/blk00000001/sig000000d1
                                                       DP/multiplier/blk00000001/blk00000031
    SLICE_X57Y142.B4     net (fanout=2)        0.607   DP/multiplier/blk00000001/sig000000a0
    SLICE_X57Y142.COUT   Topcyb                0.404   DP/multiplier/blk00000001/sig00000051
                                                       DP/multiplier/blk00000001/blk000000c1
                                                       DP/multiplier/blk00000001/blk000000ba
    SLICE_X57Y143.CIN    net (fanout=1)        0.000   DP/multiplier/blk00000001/sig00000051
    SLICE_X57Y143.BMUX   Tcinb                 0.273   DP/multiplier/blk00000001/sig00000088
                                                       DP/multiplier/blk00000001/blk000000b4
    SLICE_X60Y139.B1     net (fanout=9)        0.939   DP/multiplier/blk00000001/sig00000088
    SLICE_X60Y139.CLK    Tas                   0.373   DP/multiResult<15>
                                                       DP/multiplier/blk00000001/blk0000007b
                                                       DP/multiplier/blk00000001/blk00000074
                                                       DP/multiplier/blk00000001/blk000000d2
    -------------------------------------------------  ---------------------------
    Total                                      4.555ns (2.153ns logic, 2.402ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DP/vectorWeight/out_1 (FF)
  Destination:          DP/multiplier/blk00000001/blk000000d2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.535ns (Levels of Logic = 6)
  Clock Path Skew:      -0.066ns (1.018 - 1.084)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DP/vectorWeight/out_1 to DP/multiplier/blk00000001/blk000000d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y146.BQ     Tcko                  0.381   DP/vectorWeight/out<3>
                                                       DP/vectorWeight/out_1
    SLICE_X56Y143.B2     net (fanout=7)        0.856   DP/vectorWeight/out<1>
    SLICE_X56Y143.COUT   Topcyb                0.377   DP/multiResult<1>
                                                       DP/multiplier/blk00000001/blk00000072
                                                       DP/multiplier/blk00000001/blk00000041
    SLICE_X56Y144.CIN    net (fanout=1)        0.000   DP/multiplier/blk00000001/sig000000e1
    SLICE_X56Y144.AMUX   Tcina                 0.213   DP/multiplier/blk00000001/sig000000d1
                                                       DP/multiplier/blk00000001/blk00000031
    SLICE_X57Y141.C2     net (fanout=2)        0.707   DP/multiplier/blk00000001/sig000000b5
    SLICE_X57Y141.COUT   Topcyc                0.338   DP/multiResult<3>
                                                       DP/multiplier/blk00000001/blk000000ca
                                                       DP/multiplier/blk00000001/blk000000c6
    SLICE_X57Y142.CIN    net (fanout=1)        0.000   DP/multiplier/blk00000001/sig00000059
    SLICE_X57Y142.COUT   Tbyp                  0.078   DP/multiplier/blk00000001/sig00000051
                                                       DP/multiplier/blk00000001/blk000000ba
    SLICE_X57Y143.CIN    net (fanout=1)        0.000   DP/multiplier/blk00000001/sig00000051
    SLICE_X57Y143.BMUX   Tcinb                 0.273   DP/multiplier/blk00000001/sig00000088
                                                       DP/multiplier/blk00000001/blk000000b4
    SLICE_X60Y139.B1     net (fanout=9)        0.939   DP/multiplier/blk00000001/sig00000088
    SLICE_X60Y139.CLK    Tas                   0.373   DP/multiResult<15>
                                                       DP/multiplier/blk00000001/blk0000007b
                                                       DP/multiplier/blk00000001/blk00000074
                                                       DP/multiplier/blk00000001/blk000000d2
    -------------------------------------------------  ---------------------------
    Total                                      4.535ns (2.033ns logic, 2.502ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CNT/state_FSM_FFd4 (SLICE_X59Y134.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.078ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CNT/state_FSM_FFd5 (FF)
  Destination:          CNT/state_FSM_FFd4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.078ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CNT/state_FSM_FFd5 to CNT/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y134.CQ     Tcko                  0.098   CNT/state_FSM_FFd5
                                                       CNT/state_FSM_FFd5
    SLICE_X59Y134.C5     net (fanout=1)        0.062   CNT/state_FSM_FFd5
    SLICE_X59Y134.CLK    Tah         (-Th)     0.082   CNT/state_FSM_FFd5
                                                       CNT/state_FSM_FFd4-In1
                                                       CNT/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      0.078ns (0.016ns logic, 0.062ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Paths for end point CNT/state_FSM_FFd5 (SLICE_X59Y134.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.104ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CNT/state_FSM_FFd5 (FF)
  Destination:          CNT/state_FSM_FFd5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.104ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CNT/state_FSM_FFd5 to CNT/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y134.CQ     Tcko                  0.098   CNT/state_FSM_FFd5
                                                       CNT/state_FSM_FFd5
    SLICE_X59Y134.C5     net (fanout=1)        0.062   CNT/state_FSM_FFd5
    SLICE_X59Y134.CLK    Tah         (-Th)     0.056   CNT/state_FSM_FFd5
                                                       CNT/state_FSM_FFd5-In1
                                                       CNT/state_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      0.104ns (0.042ns logic, 0.062ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------

Paths for end point DP/cnt/count_1 (SLICE_X63Y132.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DP/cnt/count_1 (FF)
  Destination:          DP/cnt/count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DP/cnt/count_1 to DP/cnt/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y132.CQ     Tcko                  0.098   DP/cnt/count<1>
                                                       DP/cnt/count_1
    SLICE_X63Y132.C5     net (fanout=2)        0.066   DP/cnt/count<1>
    SLICE_X63Y132.CLK    Tah         (-Th)     0.056   DP/cnt/count<1>
                                                       DP/cnt/Mcount_count_xor<1>11
                                                       DP/cnt/count_1
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.571ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: DP/vectorWeight/out<3>/SR
  Logical resource: DP/vectorWeight/out_0/SR
  Location pin: SLICE_X56Y146.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------
Slack: 19.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: DP/vectorWeight/out<3>/SR
  Logical resource: DP/vectorWeight/out_1/SR
  Location pin: SLICE_X56Y146.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.722|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 82370 paths, 0 nets, and 506 connections

Design statistics:
   Minimum period:   4.722ns{1}   (Maximum frequency: 211.775MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 22 22:19:44 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5008 MB



