[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.SystemVerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"Neuron_build"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Neuron|Neuron>io_out",
    "sources":[
      "~Neuron|Neuron>io_in_0",
      "~Neuron|Neuron>io_weights_0",
      "~Neuron|Neuron>io_in_1",
      "~Neuron|Neuron>io_weights_1"
    ]
  }
]