
     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp VHDL Synthesis Compiler: Version 6.3 IR 35
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Práctica_06.vhd
Options:    -yu -e10 -w100 -o2 -ygs -fP -v10 -dc22v10 -ppalc22v10d-25pc -b Práctica_06.vhd -u prac6.hie
======================================================================

vhdlfe V6.3 IR 35:  VHDL parser
Thu Nov 22 11:36:30 2018

Library 'work' => directory 'lc22v10'
Linking 'C:\ARCHIV~1\Cypress\Warp\bin\std.vhd'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\common\work\cypress.vif'.
Library 'ieee' => directory 'C:\ARCHIV~1\Cypress\Warp\lib\ieee\work'
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\ieee\work\syntocyp.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\ieee\work\synarith.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\ieee\work\synusgnd.vif'.
Práctica_06.vhd (line 30, col 10):  Note: Substituting module 'add_vi_v_us' for '+'.

vhdlfe:  No errors.


tovif V6.3 IR 35:  High-level synthesis
Thu Nov 22 11:36:31 2018

Linking 'C:\ARCHIV~1\Cypress\Warp\bin\std.vhd'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\common\work\cypress.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\ieee\work\syntocyp.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\ieee\work\synarith.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\ieee\work\synusgnd.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\common\stdlogic\syntocyp.vif'.

tovif:  No errors.


topld V6.3 IR 35:  Synthesis and optimization
Thu Nov 22 11:36:32 2018

Linking 'C:\ARCHIV~1\Cypress\Warp\bin\std.vhd'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\common\work\cypress.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\ieee\work\syntocyp.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\ieee\work\synarith.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\ieee\work\synusgnd.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\common\stdlogic\syntocyp.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\lc22v10\stdlogic\c22v10.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------



------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 16 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

----------------------------------------------------------
Circuit simplification results:

	Expanded 5 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 10.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 0 wires.
------------------------------------------------------
Created 37 PLD nodes.

topld:  No errors.

----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN HEADER INFORMATION  (11:36:34)

Input File(s): Práctica_06.pla
Device       : C22V10
Package      : palc22v10d-25pc
ReportFile   : Práctica_06.rpt

Program Controls:
    COMMAND LANGUAGE_VHDL 
    COMMAND PROPERTY BUS_HOLD ENABLE 

Signal Requests:
    GROUP USEPOL ALL
    GROUP FAST_SLEW ALL

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (11:36:34)

Messages:
  Information: Process virtual '\MODULE_1:ss_1\'\MODULE_1:ss_1\ ... expanded.
  Information: Process virtual '\MODULE_1:ss_2\'\MODULE_1:ss_2\ ... expanded.
  Information: Process virtual 'q_0' ... converted to NODE.
  Information: Process virtual 'q_1' ... converted to NODE.
  Information: Process virtual 'q_2' ... converted to NODE.
  Information: Optimizing logic using best output polarity for signals:
         display(0) display(2) display(3) display(6) q_1.D q_2.D

  Information: Selected logic optimization OFF for signals:
         display(1) display(4) display(5) q_0.D q_0.AR q_0.C q_1.AR q_1.C
         q_2.AR q_2.C



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       MINOPT.EXE     01/NOV/1999  [v4.02 ] 6.3 IR 35

LOGIC MINIMIZATION         ()

Messages:


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (11:36:35)

Messages:
  Information: Optimizing Banked Preset/Reset requirements.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Equations" icon=FILE_RPT_EQUATION>
DESIGN EQUATIONS           (11:36:35)
</CYPRESSTAG>

    /display(0) =
          /c * /q_0.Q * q_2.Q 
        + /c * /q_0.Q * /q_1.Q 
        + c * q_0.Q * /q_2.Q 

    display(1) =
          display(2) 

    display(2) =
          /c * q_0.Q * q_1.Q * /q_2.Q 
        + /c * /q_0.Q * /q_1.Q * /q_2.Q 
        + c * /q_0.Q * q_1.Q 
        + c * q_2.Q 

    /display(3) =
          /c * q_0.Q * /q_1.Q * q_2.Q 
        + c * q_0.Q * /q_1.Q * /q_2.Q 
        + /c * q_1.Q * /q_2.Q 
        + /q_0.Q * q_1.Q * /q_2.Q 
        + /c * /q_0.Q * /q_2.Q 

    display(4) =
          display(5) 

    display(5) =
          c * q_2.Q 

    /display(6) =
          c * q_0.Q * q_1.Q * /q_2.Q 
        + /c * q_0.Q * /q_1.Q * /q_2.Q 
        + c * /q_0.Q * /q_1.Q * /q_2.Q 
        + /c * q_1.Q * q_2.Q 
        + /c * /q_0.Q * q_2.Q 

    q_0.D =
          /q_0.Q 

    q_0.AR =
          /clr 

    q_0.SP =
          GND

    q_0.C =
          clk 

    q_1.D =
          /q_0.Q * q_1.Q 
        + q_0.Q * /q_1.Q 

    q_1.AR =
          /clr 

    q_1.SP =
          GND

    q_1.C =
          clk 

    q_2.D =
          q_0.Q * q_1.Q * /q_2.Q 
        + /q_0.Q * q_2.Q 
        + /q_1.Q * q_2.Q 

    q_2.AR =
          /clr 

    q_2.SP =
          GND

    q_2.C =
          clk 


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN RULE CHECK          (11:36:35)

Messages:
                 None.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Pinout" icon=FILE_RPT_PINOUT>
PINOUT INFORMATION   (11:36:35)
</CYPRESSTAG>
Messages:
  Information: Checking for duplicate NODE logic.
                 None.


                                 C22V10
                 __________________________________________
            clk =| 1|                                  |24|* not used       
            clr =| 2|                                  |23|= display(3)     
              c =| 3|                                  |22|= (q_2)          
       not used *| 4|                                  |21|= (q_1)          
       not used *| 5|                                  |20|= display(4)     
       not used *| 6|                                  |19|= display(5)     
       not used *| 7|                                  |18|= display(1)     
       not used *| 8|                                  |17|= (q_0)          
       not used *| 9|                                  |16|= display(0)     
       not used *|10|                                  |15|= display(2)     
       not used *|11|                                  |14|= display(6)     
       not used *|12|                                  |13|* not used       
                 __________________________________________


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Utilization" icon=FILE_RPT_UTILIZATION>
RESOURCE UTILIZATION (11:36:35)
</CYPRESSTAG>
  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | Dedicated Inputs   |    2  |   11  |
                 | Clock/Inputs       |    1  |    1  |
                 | I/O Macrocells     |   10  |   10  |
                 ______________________________________
                                          13  /   22   = 59  %


  Information: Output Logic Product Term Utilization.

                  Node#  Output Signal Name  Used   Max
                 ________________________________________
                 | 14  |  display(6)      |   5  |   8  |
                 | 15  |  display(2)      |   4  |  10  |
                 | 16  |  display(0)      |   3  |  12  |
                 | 17  |  q_0             |   1  |  14  |
                 | 18  |  display(1)      |   1  |  16  |
                 | 19  |  display(5)      |   1  |  16  |
                 | 20  |  display(4)      |   1  |  14  |
                 | 21  |  q_1             |   2  |  12  |
                 | 22  |  q_2             |   3  |  10  |
                 | 23  |  display(3)      |   5  |   8  |
                 | 25  |  Unused          |   0  |   1  |
                 ________________________________________
                                             26  / 121   = 21  %


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

JEDEC ASSEMBLE             (11:36:35)

Messages:
  Information: Output file 'Práctica_06.pin' created.
  Information: Output file 'Práctica_06.jed' created.

  Usercode:    
  Checksum:    B045



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully at 11:36:35
