// Seed: 3074449519
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  logic [7:0] id_5;
  assign id_5[1] = 1;
endmodule
module module_0 ();
  wire id_1;
  wire id_2;
  wire module_1;
  module_0(
      id_2, id_1, id_1, id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  uwire id_5 = 1;
  wire  id_6;
  assign id_2 = 1 ? id_4 >= {id_4 == 1, id_3} : 1'b0;
  wire id_7;
  assign id_5 = 1;
  module_0(
      id_5, id_6, id_7, id_3
  );
endmodule
