Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Dec  9 21:30:40 2019
| Host         : ZIQIAN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     81.142        0.000                      0                 7646        0.024        0.000                      0                 7646        3.750        0.000                       0                  1574  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        81.142        0.000                      0                 7583        0.024        0.000                      0                 7583        3.750        0.000                       0                  1574  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             94.799        0.000                      0                   63        0.385        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       81.142ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             81.142ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.752ns  (logic 3.144ns (16.766%)  route 15.608ns (83.234%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 104.780 - 100.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.627     5.148    EXCLK_IBUF_BUFG
    SLICE_X2Y18          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDPE (Prop_fdpe_C_Q)         0.518     5.666 f  rst_reg/Q
                         net (fo=875, routed)         8.785    14.451    cpu0/if_id0/rst
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124    14.575 r  cpu0/if_id0/ex_opcode[0]_i_2/O
                         net (fo=4, routed)           0.513    15.088    cpu0/if_id0/ex_opcode[0]_i_2_n_0
    SLICE_X13Y69         LUT6 (Prop_lut6_I1_O)        0.124    15.212 r  cpu0/if_id0/ex_reg1[31]_i_3/O
                         net (fo=71, routed)          0.978    16.190    cpu0/if_id0/reg1_read
    SLICE_X10Y63         LUT6 (Prop_lut6_I5_O)        0.124    16.314 r  cpu0/if_id0/ex_reg1[31]_i_15/O
                         net (fo=32, routed)          1.142    17.456    cpu0/if_id0/regfile0/rdata11
    SLICE_X14Y68         LUT6 (Prop_lut6_I2_O)        0.124    17.580 r  cpu0/if_id0/ex_reg1[1]_i_3/O
                         net (fo=1, routed)           0.303    17.883    cpu0/ex_mem0/reg1_data[1]
    SLICE_X14Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.007 r  cpu0/ex_mem0/ex_reg1[1]_i_2/O
                         net (fo=1, routed)           1.558    19.565    cpu0/id_ex0/mem_wdata_reg[1]
    SLICE_X29Y54         LUT5 (Prop_lut5_I2_O)        0.124    19.689 r  cpu0/id_ex0/ex_reg1[1]_i_1/O
                         net (fo=3, routed)           1.004    20.693    cpu0/if_id0/rst_reg_0[0]
    SLICE_X13Y52         LUT4 (Prop_lut4_I3_O)        0.124    20.817 r  cpu0/if_id0/ex_branch_addr[3]_i_5/O
                         net (fo=1, routed)           0.324    21.141    cpu0/if_id0/id0/p_1_in[1]
    SLICE_X14Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.661 r  cpu0/if_id0/ex_branch_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.661    cpu0/if_id0/ex_branch_addr_reg[3]_i_2_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.778 r  cpu0/if_id0/ex_branch_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.778    cpu0/if_id0/ex_branch_addr_reg[7]_i_2_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.895 r  cpu0/if_id0/ex_branch_addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.895    cpu0/if_id0/ex_branch_addr_reg[11]_i_2_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.012 r  cpu0/if_id0/ex_branch_addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.012    cpu0/if_id0/ex_branch_addr_reg[15]_i_2_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.129 r  cpu0/if_id0/ex_branch_addr_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.129    cpu0/if_id0/ex_branch_addr_reg[19]_i_2_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.246 r  cpu0/if_id0/ex_branch_addr_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.246    cpu0/if_id0/ex_branch_addr_reg[23]_i_2_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.363 r  cpu0/if_id0/ex_branch_addr_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.363    cpu0/if_id0/ex_branch_addr_reg[27]_i_2_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.582 r  cpu0/if_id0/ex_branch_addr_reg[31]_i_3/O[0]
                         net (fo=1, routed)           1.001    23.584    cpu0/if_id0/ex_branch_addr_reg[31]_i_3_n_7
    SLICE_X12Y58         LUT3 (Prop_lut3_I1_O)        0.317    23.901 r  cpu0/if_id0/ex_branch_addr[28]_i_1/O
                         net (fo=1, routed)           0.000    23.901    cpu0/id_ex0/id_inst_reg[5][28]
    SLICE_X12Y58         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  EXCLK (IN)
                         net (fo=0)                   0.000   100.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.439   104.780    cpu0/id_ex0/clk
    SLICE_X12Y58         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[28]/C
                         clock pessimism              0.180   104.960    
                         clock uncertainty           -0.035   104.924    
    SLICE_X12Y58         FDRE (Setup_fdre_C_D)        0.118   105.042    cpu0/id_ex0/ex_branch_addr_reg[28]
  -------------------------------------------------------------------
                         required time                        105.042    
                         arrival time                         -23.901    
  -------------------------------------------------------------------
                         slack                                 81.142    

Slack (MET) :             81.169ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.682ns  (logic 3.265ns (17.476%)  route 15.417ns (82.524%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 104.780 - 100.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.627     5.148    EXCLK_IBUF_BUFG
    SLICE_X2Y18          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDPE (Prop_fdpe_C_Q)         0.518     5.666 f  rst_reg/Q
                         net (fo=875, routed)         8.785    14.451    cpu0/if_id0/rst
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124    14.575 r  cpu0/if_id0/ex_opcode[0]_i_2/O
                         net (fo=4, routed)           0.513    15.088    cpu0/if_id0/ex_opcode[0]_i_2_n_0
    SLICE_X13Y69         LUT6 (Prop_lut6_I1_O)        0.124    15.212 r  cpu0/if_id0/ex_reg1[31]_i_3/O
                         net (fo=71, routed)          0.978    16.190    cpu0/if_id0/reg1_read
    SLICE_X10Y63         LUT6 (Prop_lut6_I5_O)        0.124    16.314 r  cpu0/if_id0/ex_reg1[31]_i_15/O
                         net (fo=32, routed)          1.142    17.456    cpu0/if_id0/regfile0/rdata11
    SLICE_X14Y68         LUT6 (Prop_lut6_I2_O)        0.124    17.580 r  cpu0/if_id0/ex_reg1[1]_i_3/O
                         net (fo=1, routed)           0.303    17.883    cpu0/ex_mem0/reg1_data[1]
    SLICE_X14Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.007 r  cpu0/ex_mem0/ex_reg1[1]_i_2/O
                         net (fo=1, routed)           1.558    19.565    cpu0/id_ex0/mem_wdata_reg[1]
    SLICE_X29Y54         LUT5 (Prop_lut5_I2_O)        0.124    19.689 r  cpu0/id_ex0/ex_reg1[1]_i_1/O
                         net (fo=3, routed)           1.004    20.693    cpu0/if_id0/rst_reg_0[0]
    SLICE_X13Y52         LUT4 (Prop_lut4_I3_O)        0.124    20.817 r  cpu0/if_id0/ex_branch_addr[3]_i_5/O
                         net (fo=1, routed)           0.324    21.141    cpu0/if_id0/id0/p_1_in[1]
    SLICE_X14Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.661 r  cpu0/if_id0/ex_branch_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.661    cpu0/if_id0/ex_branch_addr_reg[3]_i_2_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.778 r  cpu0/if_id0/ex_branch_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.778    cpu0/if_id0/ex_branch_addr_reg[7]_i_2_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.895 r  cpu0/if_id0/ex_branch_addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.895    cpu0/if_id0/ex_branch_addr_reg[11]_i_2_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.012 r  cpu0/if_id0/ex_branch_addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.012    cpu0/if_id0/ex_branch_addr_reg[15]_i_2_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.129 r  cpu0/if_id0/ex_branch_addr_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.129    cpu0/if_id0/ex_branch_addr_reg[19]_i_2_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.246 r  cpu0/if_id0/ex_branch_addr_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.246    cpu0/if_id0/ex_branch_addr_reg[23]_i_2_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.363 r  cpu0/if_id0/ex_branch_addr_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.363    cpu0/if_id0/ex_branch_addr_reg[27]_i_2_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.686 r  cpu0/if_id0/ex_branch_addr_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.810    23.497    cpu0/if_id0/ex_branch_addr_reg[31]_i_3_n_6
    SLICE_X15Y58         LUT3 (Prop_lut3_I1_O)        0.334    23.831 r  cpu0/if_id0/ex_branch_addr[29]_i_1/O
                         net (fo=1, routed)           0.000    23.831    cpu0/id_ex0/id_inst_reg[5][29]
    SLICE_X15Y58         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  EXCLK (IN)
                         net (fo=0)                   0.000   100.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.439   104.780    cpu0/id_ex0/clk
    SLICE_X15Y58         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[29]/C
                         clock pessimism              0.180   104.960    
                         clock uncertainty           -0.035   104.924    
    SLICE_X15Y58         FDRE (Setup_fdre_C_D)        0.075   104.999    cpu0/id_ex0/ex_branch_addr_reg[29]
  -------------------------------------------------------------------
                         required time                        104.999    
                         arrival time                         -23.831    
  -------------------------------------------------------------------
                         slack                                 81.169    

Slack (MET) :             81.184ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.624ns  (logic 3.230ns (17.343%)  route 15.394ns (82.657%))
  Logic Levels:           16  (CARRY4=8 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 104.781 - 100.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.627     5.148    EXCLK_IBUF_BUFG
    SLICE_X2Y18          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDPE (Prop_fdpe_C_Q)         0.518     5.666 f  rst_reg/Q
                         net (fo=875, routed)         8.785    14.451    cpu0/if_id0/rst
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124    14.575 r  cpu0/if_id0/ex_opcode[0]_i_2/O
                         net (fo=4, routed)           0.513    15.088    cpu0/if_id0/ex_opcode[0]_i_2_n_0
    SLICE_X13Y69         LUT6 (Prop_lut6_I1_O)        0.124    15.212 r  cpu0/if_id0/ex_reg1[31]_i_3/O
                         net (fo=71, routed)          0.978    16.190    cpu0/if_id0/reg1_read
    SLICE_X10Y63         LUT6 (Prop_lut6_I5_O)        0.124    16.314 r  cpu0/if_id0/ex_reg1[31]_i_15/O
                         net (fo=32, routed)          1.142    17.456    cpu0/if_id0/regfile0/rdata11
    SLICE_X14Y68         LUT6 (Prop_lut6_I2_O)        0.124    17.580 r  cpu0/if_id0/ex_reg1[1]_i_3/O
                         net (fo=1, routed)           0.303    17.883    cpu0/ex_mem0/reg1_data[1]
    SLICE_X14Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.007 r  cpu0/ex_mem0/ex_reg1[1]_i_2/O
                         net (fo=1, routed)           1.558    19.565    cpu0/id_ex0/mem_wdata_reg[1]
    SLICE_X29Y54         LUT5 (Prop_lut5_I2_O)        0.124    19.689 r  cpu0/id_ex0/ex_reg1[1]_i_1/O
                         net (fo=3, routed)           1.004    20.693    cpu0/if_id0/rst_reg_0[0]
    SLICE_X13Y52         LUT4 (Prop_lut4_I3_O)        0.124    20.817 r  cpu0/if_id0/ex_branch_addr[3]_i_5/O
                         net (fo=1, routed)           0.324    21.141    cpu0/if_id0/id0/p_1_in[1]
    SLICE_X14Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.661 r  cpu0/if_id0/ex_branch_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.661    cpu0/if_id0/ex_branch_addr_reg[3]_i_2_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.778 r  cpu0/if_id0/ex_branch_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.778    cpu0/if_id0/ex_branch_addr_reg[7]_i_2_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.895 r  cpu0/if_id0/ex_branch_addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.895    cpu0/if_id0/ex_branch_addr_reg[11]_i_2_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.012 r  cpu0/if_id0/ex_branch_addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.012    cpu0/if_id0/ex_branch_addr_reg[15]_i_2_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.129 r  cpu0/if_id0/ex_branch_addr_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.129    cpu0/if_id0/ex_branch_addr_reg[19]_i_2_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.246 r  cpu0/if_id0/ex_branch_addr_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.246    cpu0/if_id0/ex_branch_addr_reg[23]_i_2_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.363 r  cpu0/if_id0/ex_branch_addr_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.363    cpu0/if_id0/ex_branch_addr_reg[27]_i_2_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.678 r  cpu0/if_id0/ex_branch_addr_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.787    23.465    cpu0/if_id0/ex_branch_addr_reg[31]_i_3_n_4
    SLICE_X13Y54         LUT3 (Prop_lut3_I1_O)        0.307    23.772 r  cpu0/if_id0/ex_branch_addr[31]_i_1/O
                         net (fo=1, routed)           0.000    23.772    cpu0/id_ex0/id_inst_reg[5][31]
    SLICE_X13Y54         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  EXCLK (IN)
                         net (fo=0)                   0.000   100.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.440   104.781    cpu0/id_ex0/clk
    SLICE_X13Y54         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[31]/C
                         clock pessimism              0.180   104.961    
                         clock uncertainty           -0.035   104.925    
    SLICE_X13Y54         FDRE (Setup_fdre_C_D)        0.031   104.956    cpu0/id_ex0/ex_branch_addr_reg[31]
  -------------------------------------------------------------------
                         required time                        104.956    
                         arrival time                         -23.772    
  -------------------------------------------------------------------
                         slack                                 81.184    

Slack (MET) :             81.212ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.683ns  (logic 2.799ns (14.982%)  route 15.884ns (85.018%))
  Logic Levels:           13  (CARRY4=5 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 104.781 - 100.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.627     5.148    EXCLK_IBUF_BUFG
    SLICE_X2Y18          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDPE (Prop_fdpe_C_Q)         0.518     5.666 f  rst_reg/Q
                         net (fo=875, routed)         8.785    14.451    cpu0/if_id0/rst
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124    14.575 r  cpu0/if_id0/ex_opcode[0]_i_2/O
                         net (fo=4, routed)           0.513    15.088    cpu0/if_id0/ex_opcode[0]_i_2_n_0
    SLICE_X13Y69         LUT6 (Prop_lut6_I1_O)        0.124    15.212 r  cpu0/if_id0/ex_reg1[31]_i_3/O
                         net (fo=71, routed)          0.978    16.190    cpu0/if_id0/reg1_read
    SLICE_X10Y63         LUT6 (Prop_lut6_I5_O)        0.124    16.314 r  cpu0/if_id0/ex_reg1[31]_i_15/O
                         net (fo=32, routed)          1.142    17.456    cpu0/if_id0/regfile0/rdata11
    SLICE_X14Y68         LUT6 (Prop_lut6_I2_O)        0.124    17.580 r  cpu0/if_id0/ex_reg1[1]_i_3/O
                         net (fo=1, routed)           0.303    17.883    cpu0/ex_mem0/reg1_data[1]
    SLICE_X14Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.007 r  cpu0/ex_mem0/ex_reg1[1]_i_2/O
                         net (fo=1, routed)           1.558    19.565    cpu0/id_ex0/mem_wdata_reg[1]
    SLICE_X29Y54         LUT5 (Prop_lut5_I2_O)        0.124    19.689 r  cpu0/id_ex0/ex_reg1[1]_i_1/O
                         net (fo=3, routed)           1.004    20.693    cpu0/if_id0/rst_reg_0[0]
    SLICE_X13Y52         LUT4 (Prop_lut4_I3_O)        0.124    20.817 r  cpu0/if_id0/ex_branch_addr[3]_i_5/O
                         net (fo=1, routed)           0.324    21.141    cpu0/if_id0/id0/p_1_in[1]
    SLICE_X14Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.661 r  cpu0/if_id0/ex_branch_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.661    cpu0/if_id0/ex_branch_addr_reg[3]_i_2_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.778 r  cpu0/if_id0/ex_branch_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.778    cpu0/if_id0/ex_branch_addr_reg[7]_i_2_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.895 r  cpu0/if_id0/ex_branch_addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.895    cpu0/if_id0/ex_branch_addr_reg[11]_i_2_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.012 r  cpu0/if_id0/ex_branch_addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.012    cpu0/if_id0/ex_branch_addr_reg[15]_i_2_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.231 r  cpu0/if_id0/ex_branch_addr_reg[19]_i_2/O[0]
                         net (fo=1, routed)           1.277    23.508    cpu0/if_id0/ex_branch_addr_reg[19]_i_2_n_7
    SLICE_X12Y54         LUT3 (Prop_lut3_I1_O)        0.323    23.831 r  cpu0/if_id0/ex_branch_addr[16]_i_1/O
                         net (fo=1, routed)           0.000    23.831    cpu0/id_ex0/id_inst_reg[5][16]
    SLICE_X12Y54         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  EXCLK (IN)
                         net (fo=0)                   0.000   100.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.440   104.781    cpu0/id_ex0/clk
    SLICE_X12Y54         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[16]/C
                         clock pessimism              0.180   104.961    
                         clock uncertainty           -0.035   104.925    
    SLICE_X12Y54         FDRE (Setup_fdre_C_D)        0.118   105.043    cpu0/id_ex0/ex_branch_addr_reg[16]
  -------------------------------------------------------------------
                         required time                        105.043    
                         arrival time                         -23.831    
  -------------------------------------------------------------------
                         slack                                 81.212    

Slack (MET) :             81.285ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.610ns  (logic 2.908ns (15.626%)  route 15.702ns (84.374%))
  Logic Levels:           13  (CARRY4=5 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 104.781 - 100.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.627     5.148    EXCLK_IBUF_BUFG
    SLICE_X2Y18          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDPE (Prop_fdpe_C_Q)         0.518     5.666 f  rst_reg/Q
                         net (fo=875, routed)         8.785    14.451    cpu0/if_id0/rst
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124    14.575 r  cpu0/if_id0/ex_opcode[0]_i_2/O
                         net (fo=4, routed)           0.513    15.088    cpu0/if_id0/ex_opcode[0]_i_2_n_0
    SLICE_X13Y69         LUT6 (Prop_lut6_I1_O)        0.124    15.212 r  cpu0/if_id0/ex_reg1[31]_i_3/O
                         net (fo=71, routed)          0.978    16.190    cpu0/if_id0/reg1_read
    SLICE_X10Y63         LUT6 (Prop_lut6_I5_O)        0.124    16.314 r  cpu0/if_id0/ex_reg1[31]_i_15/O
                         net (fo=32, routed)          1.142    17.456    cpu0/if_id0/regfile0/rdata11
    SLICE_X14Y68         LUT6 (Prop_lut6_I2_O)        0.124    17.580 r  cpu0/if_id0/ex_reg1[1]_i_3/O
                         net (fo=1, routed)           0.303    17.883    cpu0/ex_mem0/reg1_data[1]
    SLICE_X14Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.007 r  cpu0/ex_mem0/ex_reg1[1]_i_2/O
                         net (fo=1, routed)           1.558    19.565    cpu0/id_ex0/mem_wdata_reg[1]
    SLICE_X29Y54         LUT5 (Prop_lut5_I2_O)        0.124    19.689 r  cpu0/id_ex0/ex_reg1[1]_i_1/O
                         net (fo=3, routed)           1.004    20.693    cpu0/if_id0/rst_reg_0[0]
    SLICE_X13Y52         LUT4 (Prop_lut4_I3_O)        0.124    20.817 r  cpu0/if_id0/ex_branch_addr[3]_i_5/O
                         net (fo=1, routed)           0.324    21.141    cpu0/if_id0/id0/p_1_in[1]
    SLICE_X14Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.661 r  cpu0/if_id0/ex_branch_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.661    cpu0/if_id0/ex_branch_addr_reg[3]_i_2_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.778 r  cpu0/if_id0/ex_branch_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.778    cpu0/if_id0/ex_branch_addr_reg[7]_i_2_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.895 r  cpu0/if_id0/ex_branch_addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.895    cpu0/if_id0/ex_branch_addr_reg[11]_i_2_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.012 r  cpu0/if_id0/ex_branch_addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.012    cpu0/if_id0/ex_branch_addr_reg[15]_i_2_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.335 r  cpu0/if_id0/ex_branch_addr_reg[19]_i_2/O[1]
                         net (fo=1, routed)           1.095    23.431    cpu0/if_id0/ex_branch_addr_reg[19]_i_2_n_6
    SLICE_X12Y54         LUT3 (Prop_lut3_I1_O)        0.328    23.759 r  cpu0/if_id0/ex_branch_addr[17]_i_1/O
                         net (fo=1, routed)           0.000    23.759    cpu0/id_ex0/id_inst_reg[5][17]
    SLICE_X12Y54         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  EXCLK (IN)
                         net (fo=0)                   0.000   100.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.440   104.781    cpu0/id_ex0/clk
    SLICE_X12Y54         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[17]/C
                         clock pessimism              0.180   104.961    
                         clock uncertainty           -0.035   104.925    
    SLICE_X12Y54         FDRE (Setup_fdre_C_D)        0.118   105.043    cpu0/id_ex0/ex_branch_addr_reg[17]
  -------------------------------------------------------------------
                         required time                        105.043    
                         arrival time                         -23.759    
  -------------------------------------------------------------------
                         slack                                 81.285    

Slack (MET) :             81.286ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.566ns  (logic 3.146ns (16.945%)  route 15.420ns (83.055%))
  Logic Levels:           15  (CARRY4=7 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 104.781 - 100.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.627     5.148    EXCLK_IBUF_BUFG
    SLICE_X2Y18          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDPE (Prop_fdpe_C_Q)         0.518     5.666 f  rst_reg/Q
                         net (fo=875, routed)         8.785    14.451    cpu0/if_id0/rst
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124    14.575 r  cpu0/if_id0/ex_opcode[0]_i_2/O
                         net (fo=4, routed)           0.513    15.088    cpu0/if_id0/ex_opcode[0]_i_2_n_0
    SLICE_X13Y69         LUT6 (Prop_lut6_I1_O)        0.124    15.212 r  cpu0/if_id0/ex_reg1[31]_i_3/O
                         net (fo=71, routed)          0.978    16.190    cpu0/if_id0/reg1_read
    SLICE_X10Y63         LUT6 (Prop_lut6_I5_O)        0.124    16.314 r  cpu0/if_id0/ex_reg1[31]_i_15/O
                         net (fo=32, routed)          1.142    17.456    cpu0/if_id0/regfile0/rdata11
    SLICE_X14Y68         LUT6 (Prop_lut6_I2_O)        0.124    17.580 r  cpu0/if_id0/ex_reg1[1]_i_3/O
                         net (fo=1, routed)           0.303    17.883    cpu0/ex_mem0/reg1_data[1]
    SLICE_X14Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.007 r  cpu0/ex_mem0/ex_reg1[1]_i_2/O
                         net (fo=1, routed)           1.558    19.565    cpu0/id_ex0/mem_wdata_reg[1]
    SLICE_X29Y54         LUT5 (Prop_lut5_I2_O)        0.124    19.689 r  cpu0/id_ex0/ex_reg1[1]_i_1/O
                         net (fo=3, routed)           1.004    20.693    cpu0/if_id0/rst_reg_0[0]
    SLICE_X13Y52         LUT4 (Prop_lut4_I3_O)        0.124    20.817 r  cpu0/if_id0/ex_branch_addr[3]_i_5/O
                         net (fo=1, routed)           0.324    21.141    cpu0/if_id0/id0/p_1_in[1]
    SLICE_X14Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.661 r  cpu0/if_id0/ex_branch_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.661    cpu0/if_id0/ex_branch_addr_reg[3]_i_2_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.778 r  cpu0/if_id0/ex_branch_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.778    cpu0/if_id0/ex_branch_addr_reg[7]_i_2_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.895 r  cpu0/if_id0/ex_branch_addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.895    cpu0/if_id0/ex_branch_addr_reg[11]_i_2_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.012 r  cpu0/if_id0/ex_branch_addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.012    cpu0/if_id0/ex_branch_addr_reg[15]_i_2_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.129 r  cpu0/if_id0/ex_branch_addr_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.129    cpu0/if_id0/ex_branch_addr_reg[19]_i_2_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.246 r  cpu0/if_id0/ex_branch_addr_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.246    cpu0/if_id0/ex_branch_addr_reg[23]_i_2_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.569 r  cpu0/if_id0/ex_branch_addr_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.813    23.382    cpu0/if_id0/ex_branch_addr_reg[27]_i_2_n_6
    SLICE_X13Y55         LUT3 (Prop_lut3_I1_O)        0.332    23.714 r  cpu0/if_id0/ex_branch_addr[25]_i_1/O
                         net (fo=1, routed)           0.000    23.714    cpu0/id_ex0/id_inst_reg[5][25]
    SLICE_X13Y55         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  EXCLK (IN)
                         net (fo=0)                   0.000   100.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.440   104.781    cpu0/id_ex0/clk
    SLICE_X13Y55         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[25]/C
                         clock pessimism              0.180   104.961    
                         clock uncertainty           -0.035   104.925    
    SLICE_X13Y55         FDRE (Setup_fdre_C_D)        0.075   105.000    cpu0/id_ex0/ex_branch_addr_reg[25]
  -------------------------------------------------------------------
                         required time                        105.000    
                         arrival time                         -23.714    
  -------------------------------------------------------------------
                         slack                                 81.286    

Slack (MET) :             81.323ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.571ns  (logic 3.031ns (16.321%)  route 15.540ns (83.679%))
  Logic Levels:           14  (CARRY4=6 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 104.780 - 100.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.627     5.148    EXCLK_IBUF_BUFG
    SLICE_X2Y18          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDPE (Prop_fdpe_C_Q)         0.518     5.666 f  rst_reg/Q
                         net (fo=875, routed)         8.785    14.451    cpu0/if_id0/rst
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124    14.575 r  cpu0/if_id0/ex_opcode[0]_i_2/O
                         net (fo=4, routed)           0.513    15.088    cpu0/if_id0/ex_opcode[0]_i_2_n_0
    SLICE_X13Y69         LUT6 (Prop_lut6_I1_O)        0.124    15.212 r  cpu0/if_id0/ex_reg1[31]_i_3/O
                         net (fo=71, routed)          0.978    16.190    cpu0/if_id0/reg1_read
    SLICE_X10Y63         LUT6 (Prop_lut6_I5_O)        0.124    16.314 r  cpu0/if_id0/ex_reg1[31]_i_15/O
                         net (fo=32, routed)          1.142    17.456    cpu0/if_id0/regfile0/rdata11
    SLICE_X14Y68         LUT6 (Prop_lut6_I2_O)        0.124    17.580 r  cpu0/if_id0/ex_reg1[1]_i_3/O
                         net (fo=1, routed)           0.303    17.883    cpu0/ex_mem0/reg1_data[1]
    SLICE_X14Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.007 r  cpu0/ex_mem0/ex_reg1[1]_i_2/O
                         net (fo=1, routed)           1.558    19.565    cpu0/id_ex0/mem_wdata_reg[1]
    SLICE_X29Y54         LUT5 (Prop_lut5_I2_O)        0.124    19.689 r  cpu0/id_ex0/ex_reg1[1]_i_1/O
                         net (fo=3, routed)           1.004    20.693    cpu0/if_id0/rst_reg_0[0]
    SLICE_X13Y52         LUT4 (Prop_lut4_I3_O)        0.124    20.817 r  cpu0/if_id0/ex_branch_addr[3]_i_5/O
                         net (fo=1, routed)           0.324    21.141    cpu0/if_id0/id0/p_1_in[1]
    SLICE_X14Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.661 r  cpu0/if_id0/ex_branch_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.661    cpu0/if_id0/ex_branch_addr_reg[3]_i_2_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.778 r  cpu0/if_id0/ex_branch_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.778    cpu0/if_id0/ex_branch_addr_reg[7]_i_2_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.895 r  cpu0/if_id0/ex_branch_addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.895    cpu0/if_id0/ex_branch_addr_reg[11]_i_2_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.012 r  cpu0/if_id0/ex_branch_addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.012    cpu0/if_id0/ex_branch_addr_reg[15]_i_2_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.129 r  cpu0/if_id0/ex_branch_addr_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.129    cpu0/if_id0/ex_branch_addr_reg[19]_i_2_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.452 r  cpu0/if_id0/ex_branch_addr_reg[23]_i_2/O[1]
                         net (fo=1, routed)           0.933    23.385    cpu0/if_id0/ex_branch_addr_reg[23]_i_2_n_6
    SLICE_X12Y57         LUT3 (Prop_lut3_I1_O)        0.334    23.719 r  cpu0/if_id0/ex_branch_addr[21]_i_1/O
                         net (fo=1, routed)           0.000    23.719    cpu0/id_ex0/id_inst_reg[5][21]
    SLICE_X12Y57         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  EXCLK (IN)
                         net (fo=0)                   0.000   100.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.439   104.780    cpu0/id_ex0/clk
    SLICE_X12Y57         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[21]/C
                         clock pessimism              0.180   104.960    
                         clock uncertainty           -0.035   104.924    
    SLICE_X12Y57         FDRE (Setup_fdre_C_D)        0.118   105.042    cpu0/id_ex0/ex_branch_addr_reg[21]
  -------------------------------------------------------------------
                         required time                        105.042    
                         arrival time                         -23.719    
  -------------------------------------------------------------------
                         slack                                 81.323    

Slack (MET) :             81.380ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.474ns  (logic 3.113ns (16.850%)  route 15.361ns (83.150%))
  Logic Levels:           15  (CARRY4=7 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 104.781 - 100.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.627     5.148    EXCLK_IBUF_BUFG
    SLICE_X2Y18          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDPE (Prop_fdpe_C_Q)         0.518     5.666 f  rst_reg/Q
                         net (fo=875, routed)         8.785    14.451    cpu0/if_id0/rst
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124    14.575 r  cpu0/if_id0/ex_opcode[0]_i_2/O
                         net (fo=4, routed)           0.513    15.088    cpu0/if_id0/ex_opcode[0]_i_2_n_0
    SLICE_X13Y69         LUT6 (Prop_lut6_I1_O)        0.124    15.212 r  cpu0/if_id0/ex_reg1[31]_i_3/O
                         net (fo=71, routed)          0.978    16.190    cpu0/if_id0/reg1_read
    SLICE_X10Y63         LUT6 (Prop_lut6_I5_O)        0.124    16.314 r  cpu0/if_id0/ex_reg1[31]_i_15/O
                         net (fo=32, routed)          1.142    17.456    cpu0/if_id0/regfile0/rdata11
    SLICE_X14Y68         LUT6 (Prop_lut6_I2_O)        0.124    17.580 r  cpu0/if_id0/ex_reg1[1]_i_3/O
                         net (fo=1, routed)           0.303    17.883    cpu0/ex_mem0/reg1_data[1]
    SLICE_X14Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.007 r  cpu0/ex_mem0/ex_reg1[1]_i_2/O
                         net (fo=1, routed)           1.558    19.565    cpu0/id_ex0/mem_wdata_reg[1]
    SLICE_X29Y54         LUT5 (Prop_lut5_I2_O)        0.124    19.689 r  cpu0/id_ex0/ex_reg1[1]_i_1/O
                         net (fo=3, routed)           1.004    20.693    cpu0/if_id0/rst_reg_0[0]
    SLICE_X13Y52         LUT4 (Prop_lut4_I3_O)        0.124    20.817 r  cpu0/if_id0/ex_branch_addr[3]_i_5/O
                         net (fo=1, routed)           0.324    21.141    cpu0/if_id0/id0/p_1_in[1]
    SLICE_X14Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.661 r  cpu0/if_id0/ex_branch_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.661    cpu0/if_id0/ex_branch_addr_reg[3]_i_2_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.778 r  cpu0/if_id0/ex_branch_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.778    cpu0/if_id0/ex_branch_addr_reg[7]_i_2_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.895 r  cpu0/if_id0/ex_branch_addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.895    cpu0/if_id0/ex_branch_addr_reg[11]_i_2_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.012 r  cpu0/if_id0/ex_branch_addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.012    cpu0/if_id0/ex_branch_addr_reg[15]_i_2_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.129 r  cpu0/if_id0/ex_branch_addr_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.129    cpu0/if_id0/ex_branch_addr_reg[19]_i_2_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.246 r  cpu0/if_id0/ex_branch_addr_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.246    cpu0/if_id0/ex_branch_addr_reg[23]_i_2_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.561 r  cpu0/if_id0/ex_branch_addr_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.754    23.316    cpu0/if_id0/ex_branch_addr_reg[27]_i_2_n_4
    SLICE_X12Y56         LUT3 (Prop_lut3_I1_O)        0.307    23.623 r  cpu0/if_id0/ex_branch_addr[27]_i_1/O
                         net (fo=1, routed)           0.000    23.623    cpu0/id_ex0/id_inst_reg[5][27]
    SLICE_X12Y56         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  EXCLK (IN)
                         net (fo=0)                   0.000   100.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.440   104.781    cpu0/id_ex0/clk
    SLICE_X12Y56         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[27]/C
                         clock pessimism              0.180   104.961    
                         clock uncertainty           -0.035   104.925    
    SLICE_X12Y56         FDRE (Setup_fdre_C_D)        0.077   105.002    cpu0/id_ex0/ex_branch_addr_reg[27]
  -------------------------------------------------------------------
                         required time                        105.002    
                         arrival time                         -23.623    
  -------------------------------------------------------------------
                         slack                                 81.380    

Slack (MET) :             81.397ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.497ns  (logic 3.029ns (16.375%)  route 15.468ns (83.625%))
  Logic Levels:           15  (CARRY4=7 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 104.780 - 100.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.627     5.148    EXCLK_IBUF_BUFG
    SLICE_X2Y18          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDPE (Prop_fdpe_C_Q)         0.518     5.666 f  rst_reg/Q
                         net (fo=875, routed)         8.785    14.451    cpu0/if_id0/rst
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124    14.575 r  cpu0/if_id0/ex_opcode[0]_i_2/O
                         net (fo=4, routed)           0.513    15.088    cpu0/if_id0/ex_opcode[0]_i_2_n_0
    SLICE_X13Y69         LUT6 (Prop_lut6_I1_O)        0.124    15.212 r  cpu0/if_id0/ex_reg1[31]_i_3/O
                         net (fo=71, routed)          0.978    16.190    cpu0/if_id0/reg1_read
    SLICE_X10Y63         LUT6 (Prop_lut6_I5_O)        0.124    16.314 r  cpu0/if_id0/ex_reg1[31]_i_15/O
                         net (fo=32, routed)          1.142    17.456    cpu0/if_id0/regfile0/rdata11
    SLICE_X14Y68         LUT6 (Prop_lut6_I2_O)        0.124    17.580 r  cpu0/if_id0/ex_reg1[1]_i_3/O
                         net (fo=1, routed)           0.303    17.883    cpu0/ex_mem0/reg1_data[1]
    SLICE_X14Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.007 r  cpu0/ex_mem0/ex_reg1[1]_i_2/O
                         net (fo=1, routed)           1.558    19.565    cpu0/id_ex0/mem_wdata_reg[1]
    SLICE_X29Y54         LUT5 (Prop_lut5_I2_O)        0.124    19.689 r  cpu0/id_ex0/ex_reg1[1]_i_1/O
                         net (fo=3, routed)           1.004    20.693    cpu0/if_id0/rst_reg_0[0]
    SLICE_X13Y52         LUT4 (Prop_lut4_I3_O)        0.124    20.817 r  cpu0/if_id0/ex_branch_addr[3]_i_5/O
                         net (fo=1, routed)           0.324    21.141    cpu0/if_id0/id0/p_1_in[1]
    SLICE_X14Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.661 r  cpu0/if_id0/ex_branch_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.661    cpu0/if_id0/ex_branch_addr_reg[3]_i_2_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.778 r  cpu0/if_id0/ex_branch_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.778    cpu0/if_id0/ex_branch_addr_reg[7]_i_2_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.895 r  cpu0/if_id0/ex_branch_addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.895    cpu0/if_id0/ex_branch_addr_reg[11]_i_2_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.012 r  cpu0/if_id0/ex_branch_addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.012    cpu0/if_id0/ex_branch_addr_reg[15]_i_2_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.129 r  cpu0/if_id0/ex_branch_addr_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.129    cpu0/if_id0/ex_branch_addr_reg[19]_i_2_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.246 r  cpu0/if_id0/ex_branch_addr_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.246    cpu0/if_id0/ex_branch_addr_reg[23]_i_2_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.465 r  cpu0/if_id0/ex_branch_addr_reg[27]_i_2/O[0]
                         net (fo=1, routed)           0.861    23.327    cpu0/if_id0/ex_branch_addr_reg[27]_i_2_n_7
    SLICE_X12Y57         LUT3 (Prop_lut3_I1_O)        0.319    23.646 r  cpu0/if_id0/ex_branch_addr[24]_i_1/O
                         net (fo=1, routed)           0.000    23.646    cpu0/id_ex0/id_inst_reg[5][24]
    SLICE_X12Y57         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  EXCLK (IN)
                         net (fo=0)                   0.000   100.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.439   104.780    cpu0/id_ex0/clk
    SLICE_X12Y57         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[24]/C
                         clock pessimism              0.180   104.960    
                         clock uncertainty           -0.035   104.924    
    SLICE_X12Y57         FDRE (Setup_fdre_C_D)        0.118   105.042    cpu0/id_ex0/ex_branch_addr_reg[24]
  -------------------------------------------------------------------
                         required time                        105.042    
                         arrival time                         -23.646    
  -------------------------------------------------------------------
                         slack                                 81.397    

Slack (MET) :             81.469ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.425ns  (logic 3.022ns (16.402%)  route 15.403ns (83.598%))
  Logic Levels:           14  (CARRY4=6 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 104.780 - 100.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.627     5.148    EXCLK_IBUF_BUFG
    SLICE_X2Y18          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDPE (Prop_fdpe_C_Q)         0.518     5.666 f  rst_reg/Q
                         net (fo=875, routed)         8.785    14.451    cpu0/if_id0/rst
    SLICE_X13Y68         LUT3 (Prop_lut3_I0_O)        0.124    14.575 r  cpu0/if_id0/ex_opcode[0]_i_2/O
                         net (fo=4, routed)           0.513    15.088    cpu0/if_id0/ex_opcode[0]_i_2_n_0
    SLICE_X13Y69         LUT6 (Prop_lut6_I1_O)        0.124    15.212 r  cpu0/if_id0/ex_reg1[31]_i_3/O
                         net (fo=71, routed)          0.978    16.190    cpu0/if_id0/reg1_read
    SLICE_X10Y63         LUT6 (Prop_lut6_I5_O)        0.124    16.314 r  cpu0/if_id0/ex_reg1[31]_i_15/O
                         net (fo=32, routed)          1.142    17.456    cpu0/if_id0/regfile0/rdata11
    SLICE_X14Y68         LUT6 (Prop_lut6_I2_O)        0.124    17.580 r  cpu0/if_id0/ex_reg1[1]_i_3/O
                         net (fo=1, routed)           0.303    17.883    cpu0/ex_mem0/reg1_data[1]
    SLICE_X14Y69         LUT5 (Prop_lut5_I4_O)        0.124    18.007 r  cpu0/ex_mem0/ex_reg1[1]_i_2/O
                         net (fo=1, routed)           1.558    19.565    cpu0/id_ex0/mem_wdata_reg[1]
    SLICE_X29Y54         LUT5 (Prop_lut5_I2_O)        0.124    19.689 r  cpu0/id_ex0/ex_reg1[1]_i_1/O
                         net (fo=3, routed)           1.004    20.693    cpu0/if_id0/rst_reg_0[0]
    SLICE_X13Y52         LUT4 (Prop_lut4_I3_O)        0.124    20.817 r  cpu0/if_id0/ex_branch_addr[3]_i_5/O
                         net (fo=1, routed)           0.324    21.141    cpu0/if_id0/id0/p_1_in[1]
    SLICE_X14Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.661 r  cpu0/if_id0/ex_branch_addr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.661    cpu0/if_id0/ex_branch_addr_reg[3]_i_2_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.778 r  cpu0/if_id0/ex_branch_addr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.778    cpu0/if_id0/ex_branch_addr_reg[7]_i_2_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.895 r  cpu0/if_id0/ex_branch_addr_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.895    cpu0/if_id0/ex_branch_addr_reg[11]_i_2_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.012 r  cpu0/if_id0/ex_branch_addr_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.012    cpu0/if_id0/ex_branch_addr_reg[15]_i_2_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.129 r  cpu0/if_id0/ex_branch_addr_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.129    cpu0/if_id0/ex_branch_addr_reg[19]_i_2_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.444 r  cpu0/if_id0/ex_branch_addr_reg[23]_i_2/O[3]
                         net (fo=1, routed)           0.796    23.240    cpu0/if_id0/ex_branch_addr_reg[23]_i_2_n_4
    SLICE_X12Y58         LUT3 (Prop_lut3_I1_O)        0.333    23.573 r  cpu0/if_id0/ex_branch_addr[23]_i_1/O
                         net (fo=1, routed)           0.000    23.573    cpu0/id_ex0/id_inst_reg[5][23]
    SLICE_X12Y58         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  EXCLK (IN)
                         net (fo=0)                   0.000   100.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.439   104.780    cpu0/id_ex0/clk
    SLICE_X12Y58         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_reg[23]/C
                         clock pessimism              0.180   104.960    
                         clock uncertainty           -0.035   104.924    
    SLICE_X12Y58         FDRE (Setup_fdre_C_D)        0.118   105.042    cpu0/id_ex0/ex_branch_addr_reg[23]
  -------------------------------------------------------------------
                         required time                        105.042    
                         arrival time                         -23.573    
  -------------------------------------------------------------------
                         slack                                 81.469    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 cpu0/if0/waddr_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            cpu0/icache0/cache_data_reg_0_63_27_29/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.566     1.449    cpu0/if0/clk
    SLICE_X11Y45         FDRE                                         r  cpu0/if0/waddr_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  cpu0/if0/waddr_o_reg[0]/Q
                         net (fo=200, routed)         0.206     1.796    cpu0/icache0/cache_data_reg_0_63_27_29/ADDRD0
    SLICE_X10Y45         RAMD64E                                      r  cpu0/icache0/cache_data_reg_0_63_27_29/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.836     1.963    cpu0/icache0/cache_data_reg_0_63_27_29/WCLK
    SLICE_X10Y45         RAMD64E                                      r  cpu0/icache0/cache_data_reg_0_63_27_29/RAMA/CLK
                         clock pessimism             -0.501     1.462    
    SLICE_X10Y45         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.772    cpu0/icache0/cache_data_reg_0_63_27_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 cpu0/if0/waddr_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            cpu0/icache0/cache_data_reg_0_63_27_29/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.566     1.449    cpu0/if0/clk
    SLICE_X11Y45         FDRE                                         r  cpu0/if0/waddr_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  cpu0/if0/waddr_o_reg[0]/Q
                         net (fo=200, routed)         0.206     1.796    cpu0/icache0/cache_data_reg_0_63_27_29/ADDRD0
    SLICE_X10Y45         RAMD64E                                      r  cpu0/icache0/cache_data_reg_0_63_27_29/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.836     1.963    cpu0/icache0/cache_data_reg_0_63_27_29/WCLK
    SLICE_X10Y45         RAMD64E                                      r  cpu0/icache0/cache_data_reg_0_63_27_29/RAMB/CLK
                         clock pessimism             -0.501     1.462    
    SLICE_X10Y45         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.772    cpu0/icache0/cache_data_reg_0_63_27_29/RAMB
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 cpu0/if0/waddr_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            cpu0/icache0/cache_data_reg_0_63_27_29/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.566     1.449    cpu0/if0/clk
    SLICE_X11Y45         FDRE                                         r  cpu0/if0/waddr_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  cpu0/if0/waddr_o_reg[0]/Q
                         net (fo=200, routed)         0.206     1.796    cpu0/icache0/cache_data_reg_0_63_27_29/ADDRD0
    SLICE_X10Y45         RAMD64E                                      r  cpu0/icache0/cache_data_reg_0_63_27_29/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.836     1.963    cpu0/icache0/cache_data_reg_0_63_27_29/WCLK
    SLICE_X10Y45         RAMD64E                                      r  cpu0/icache0/cache_data_reg_0_63_27_29/RAMC/CLK
                         clock pessimism             -0.501     1.462    
    SLICE_X10Y45         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.772    cpu0/icache0/cache_data_reg_0_63_27_29/RAMC
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 cpu0/if0/waddr_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            cpu0/icache0/cache_data_reg_0_63_27_29/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.566     1.449    cpu0/if0/clk
    SLICE_X11Y45         FDRE                                         r  cpu0/if0/waddr_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  cpu0/if0/waddr_o_reg[0]/Q
                         net (fo=200, routed)         0.206     1.796    cpu0/icache0/cache_data_reg_0_63_27_29/ADDRD0
    SLICE_X10Y45         RAMD64E                                      r  cpu0/icache0/cache_data_reg_0_63_27_29/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.836     1.963    cpu0/icache0/cache_data_reg_0_63_27_29/WCLK
    SLICE_X10Y45         RAMD64E                                      r  cpu0/icache0/cache_data_reg_0_63_27_29/RAMD/CLK
                         clock pessimism             -0.501     1.462    
    SLICE_X10Y45         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.772    cpu0/icache0/cache_data_reg_0_63_27_29/RAMD
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 cpu0/ex_mem0/mem_mem_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            cpu0/mem0/mem_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.420%)  route 0.242ns (56.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.564     1.447    cpu0/ex_mem0/clk
    SLICE_X15Y54         FDRE                                         r  cpu0/ex_mem0/mem_mem_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  cpu0/ex_mem0/mem_mem_addr_reg[4]/Q
                         net (fo=4, routed)           0.242     1.831    cpu0/ex_mem0/mem_mem_addr[4]
    SLICE_X14Y48         LUT6 (Prop_lut6_I5_O)        0.045     1.876 r  cpu0/ex_mem0/mem_addr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.876    cpu0/mem0/FSM_sequential_state_reg[0]_3[3]
    SLICE_X14Y48         FDRE                                         r  cpu0/mem0/mem_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.837     1.964    cpu0/mem0/clk
    SLICE_X14Y48         FDRE                                         r  cpu0/mem0/mem_addr_reg[4]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X14Y48         FDRE (Hold_fdre_C_D)         0.120     1.840    cpu0/mem0/mem_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 cpu0/if0/wdata_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            cpu0/icache0/cache_data_reg_64_127_6_8/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.593     1.476    cpu0/if0/clk
    SLICE_X3Y54          FDRE                                         r  cpu0/if0/wdata_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  cpu0/if0/wdata_o_reg[6]/Q
                         net (fo=3, routed)           0.068     1.685    cpu0/icache0/cache_data_reg_64_127_6_8/DIA
    SLICE_X2Y54          RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_6_8/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.863     1.991    cpu0/icache0/cache_data_reg_64_127_6_8/WCLK
    SLICE_X2Y54          RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_6_8/RAMA/CLK
                         clock pessimism             -0.502     1.489    
    SLICE_X2Y54          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.636    cpu0/icache0/cache_data_reg_64_127_6_8/RAMA
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 cpu0/if0/if_inst_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            cpu0/if_id0/id_inst_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.859%)  route 0.231ns (62.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.594     1.477    cpu0/if0/clk
    SLICE_X4Y48          FDRE                                         r  cpu0/if0/if_inst_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  cpu0/if0/if_inst_reg[10]/Q
                         net (fo=1, routed)           0.231     1.850    cpu0/if_id0/if_inst_reg[31][10]
    SLICE_X5Y52          FDRE                                         r  cpu0/if_id0/id_inst_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.863     1.990    cpu0/if_id0/clk
    SLICE_X5Y52          FDRE                                         r  cpu0/if_id0/id_inst_reg[10]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X5Y52          FDRE (Hold_fdre_C_D)         0.046     1.792    cpu0/if_id0/id_inst_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 cpu0/if0/wdata_o_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            cpu0/icache0/cache_data_reg_64_127_18_20/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.594     1.477    cpu0/if0/clk
    SLICE_X3Y51          FDRE                                         r  cpu0/if0/wdata_o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  cpu0/if0/wdata_o_reg[18]/Q
                         net (fo=3, routed)           0.079     1.697    cpu0/icache0/cache_data_reg_64_127_18_20/DIA
    SLICE_X2Y51          RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_18_20/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.864     1.992    cpu0/icache0/cache_data_reg_64_127_18_20/WCLK
    SLICE_X2Y51          RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_18_20/RAMA/CLK
                         clock pessimism             -0.502     1.490    
    SLICE_X2Y51          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.637    cpu0/icache0/cache_data_reg_64_127_18_20/RAMA
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 cpu0/if0/wdata_o_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            cpu0/icache0/cache_data_reg_64_127_24_26/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.567     1.450    cpu0/if0/clk
    SLICE_X11Y47         FDRE                                         r  cpu0/if0/wdata_o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  cpu0/if0/wdata_o_reg[24]/Q
                         net (fo=3, routed)           0.079     1.670    cpu0/icache0/cache_data_reg_64_127_24_26/DIA
    SLICE_X10Y47         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_24_26/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.837     1.964    cpu0/icache0/cache_data_reg_64_127_24_26/WCLK
    SLICE_X10Y47         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_24_26/RAMA/CLK
                         clock pessimism             -0.501     1.463    
    SLICE_X10Y47         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.610    cpu0/icache0/cache_data_reg_64_127_24_26/RAMA
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 hci0/q_io_in_wr_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_640_703_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.734%)  route 0.080ns (36.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.562     1.445    hci0/clk
    SLICE_X11Y34         FDRE                                         r  hci0/q_io_in_wr_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  hci0/q_io_in_wr_data_reg[0]/Q
                         net (fo=16, routed)          0.080     1.666    hci0/io_in_fifo/q_data_array_reg_640_703_0_2/DIA
    SLICE_X10Y34         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_640_703_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.830     1.957    hci0/io_in_fifo/q_data_array_reg_640_703_0_2/WCLK
    SLICE_X10Y34         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_640_703_0_2/RAMA/CLK
                         clock pessimism             -0.499     1.458    
    SLICE_X10Y34         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.605    hci0/io_in_fifo/q_data_array_reg_640_703_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         100.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X0Y0   ram0/ram_bram/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X0Y12  ram0/ram_bram/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X0Y7   ram0/ram_bram/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X2Y5   ram0/ram_bram/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X0Y15  ram0/ram_bram/ram_reg_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X1Y2   ram0/ram_bram/ram_reg_2_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X1Y6   ram0/ram_bram/ram_reg_2_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X2Y9   ram0/ram_bram/ram_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X2Y3   ram0/ram_bram/ram_reg_3_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         100.000     97.108     RAMB36_X0Y9   ram0/ram_bram/ram_reg_3_6/CLKARDCLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         95.000      93.750     SLICE_X14Y63  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         95.000      93.750     SLICE_X12Y66  cpu0/regfile0/regs_reg_r2_0_31_30_31/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         95.000      93.750     SLICE_X12Y66  cpu0/regfile0/regs_reg_r2_0_31_30_31/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         95.000      93.750     SLICE_X12Y66  cpu0/regfile0/regs_reg_r2_0_31_30_31/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         95.000      93.750     SLICE_X12Y66  cpu0/regfile0/regs_reg_r2_0_31_30_31/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         95.000      93.750     SLICE_X12Y66  cpu0/regfile0/regs_reg_r2_0_31_30_31/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         95.000      93.750     SLICE_X12Y66  cpu0/regfile0/regs_reg_r2_0_31_30_31/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         95.000      93.750     SLICE_X12Y66  cpu0/regfile0/regs_reg_r2_0_31_30_31/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         95.000      93.750     SLICE_X8Y29   hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_7_7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         95.000      93.750     SLICE_X8Y29   hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_7_7/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y29   hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_7_7/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y29   hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_7_7/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y33  hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y33  hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y33  hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y33  hci0/io_in_fifo/q_data_array_reg_0_63_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y42  hci0/io_in_fifo/q_data_array_reg_0_63_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y42  hci0/io_in_fifo/q_data_array_reg_0_63_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y42  hci0/io_in_fifo/q_data_array_reg_0_63_7_7/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y42  hci0/io_in_fifo/q_data_array_reg_0_63_7_7/SP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       94.799ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.385ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.799ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.777ns  (logic 0.518ns (10.843%)  route 4.259ns (89.157%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 104.860 - 100.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.627     5.148    EXCLK_IBUF_BUFG
    SLICE_X2Y18          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDPE (Prop_fdpe_C_Q)         0.518     5.666 f  rst_reg/Q
                         net (fo=875, routed)         4.259     9.925    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X2Y43          FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  EXCLK (IN)
                         net (fo=0)                   0.000   100.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.519   104.860    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X2Y43          FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_rx_reg/C
                         clock pessimism              0.260   105.120    
                         clock uncertainty           -0.035   105.085    
    SLICE_X2Y43          FDPE (Recov_fdpe_C_PRE)     -0.361   104.724    hci0/uart_blk/uart_rx_blk/q_rx_reg
  -------------------------------------------------------------------
                         required time                        104.724    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                 94.799    

Slack (MET) :             94.897ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.634ns  (logic 0.518ns (11.179%)  route 4.116ns (88.821%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 104.859 - 100.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.627     5.148    EXCLK_IBUF_BUFG
    SLICE_X2Y18          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDPE (Prop_fdpe_C_Q)         0.518     5.666 f  rst_reg/Q
                         net (fo=875, routed)         4.116     9.782    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X3Y42          FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  EXCLK (IN)
                         net (fo=0)                   0.000   100.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.518   104.859    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X3Y42          FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism              0.260   105.119    
                         clock uncertainty           -0.035   105.084    
    SLICE_X3Y42          FDCE (Recov_fdce_C_CLR)     -0.405   104.679    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                        104.679    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                 94.897    

Slack (MET) :             94.897ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.634ns  (logic 0.518ns (11.179%)  route 4.116ns (88.821%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 104.859 - 100.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.627     5.148    EXCLK_IBUF_BUFG
    SLICE_X2Y18          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDPE (Prop_fdpe_C_Q)         0.518     5.666 f  rst_reg/Q
                         net (fo=875, routed)         4.116     9.782    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X3Y42          FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  EXCLK (IN)
                         net (fo=0)                   0.000   100.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.518   104.859    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X3Y42          FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism              0.260   105.119    
                         clock uncertainty           -0.035   105.084    
    SLICE_X3Y42          FDCE (Recov_fdce_C_CLR)     -0.405   104.679    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                        104.679    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                 94.897    

Slack (MET) :             94.897ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.634ns  (logic 0.518ns (11.179%)  route 4.116ns (88.821%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 104.859 - 100.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.627     5.148    EXCLK_IBUF_BUFG
    SLICE_X2Y18          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDPE (Prop_fdpe_C_Q)         0.518     5.666 f  rst_reg/Q
                         net (fo=875, routed)         4.116     9.782    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X3Y42          FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  EXCLK (IN)
                         net (fo=0)                   0.000   100.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.518   104.859    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X3Y42          FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism              0.260   105.119    
                         clock uncertainty           -0.035   105.084    
    SLICE_X3Y42          FDCE (Recov_fdce_C_CLR)     -0.405   104.679    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                        104.679    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                 94.897    

Slack (MET) :             94.928ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 0.518ns (11.253%)  route 4.085ns (88.747%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 104.859 - 100.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.627     5.148    EXCLK_IBUF_BUFG
    SLICE_X2Y18          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDPE (Prop_fdpe_C_Q)         0.518     5.666 f  rst_reg/Q
                         net (fo=875, routed)         4.085     9.751    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X1Y41          FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  EXCLK (IN)
                         net (fo=0)                   0.000   100.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.518   104.859    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X1Y41          FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/C
                         clock pessimism              0.260   105.119    
                         clock uncertainty           -0.035   105.084    
    SLICE_X1Y41          FDCE (Recov_fdce_C_CLR)     -0.405   104.679    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        104.679    
                         arrival time                          -9.751    
  -------------------------------------------------------------------
                         slack                                 94.928    

Slack (MET) :             94.928ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 0.518ns (11.253%)  route 4.085ns (88.747%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 104.859 - 100.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.627     5.148    EXCLK_IBUF_BUFG
    SLICE_X2Y18          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDPE (Prop_fdpe_C_Q)         0.518     5.666 f  rst_reg/Q
                         net (fo=875, routed)         4.085     9.751    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X1Y41          FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  EXCLK (IN)
                         net (fo=0)                   0.000   100.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.518   104.859    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X1Y41          FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/C
                         clock pessimism              0.260   105.119    
                         clock uncertainty           -0.035   105.084    
    SLICE_X1Y41          FDCE (Recov_fdce_C_CLR)     -0.405   104.679    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        104.679    
                         arrival time                          -9.751    
  -------------------------------------------------------------------
                         slack                                 94.928    

Slack (MET) :             94.928ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 0.518ns (11.253%)  route 4.085ns (88.747%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 104.859 - 100.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.627     5.148    EXCLK_IBUF_BUFG
    SLICE_X2Y18          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDPE (Prop_fdpe_C_Q)         0.518     5.666 f  rst_reg/Q
                         net (fo=875, routed)         4.085     9.751    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X1Y41          FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  EXCLK (IN)
                         net (fo=0)                   0.000   100.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.518   104.859    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X1Y41          FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]/C
                         clock pessimism              0.260   105.119    
                         clock uncertainty           -0.035   105.084    
    SLICE_X1Y41          FDCE (Recov_fdce_C_CLR)     -0.405   104.679    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        104.679    
                         arrival time                          -9.751    
  -------------------------------------------------------------------
                         slack                                 94.928    

Slack (MET) :             94.983ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.634ns  (logic 0.518ns (11.179%)  route 4.116ns (88.821%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 104.859 - 100.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.627     5.148    EXCLK_IBUF_BUFG
    SLICE_X2Y18          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDPE (Prop_fdpe_C_Q)         0.518     5.666 f  rst_reg/Q
                         net (fo=875, routed)         4.116     9.782    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X2Y42          FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  EXCLK (IN)
                         net (fo=0)                   0.000   100.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.518   104.859    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X2Y42          FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/C
                         clock pessimism              0.260   105.119    
                         clock uncertainty           -0.035   105.084    
    SLICE_X2Y42          FDCE (Recov_fdce_C_CLR)     -0.319   104.765    hci0/uart_blk/uart_rx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                        104.765    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                 94.983    

Slack (MET) :             95.038ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 0.518ns (11.530%)  route 3.975ns (88.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 104.859 - 100.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.627     5.148    EXCLK_IBUF_BUFG
    SLICE_X2Y18          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDPE (Prop_fdpe_C_Q)         0.518     5.666 f  rst_reg/Q
                         net (fo=875, routed)         3.975     9.641    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X3Y41          FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  EXCLK (IN)
                         net (fo=0)                   0.000   100.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.518   104.859    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X3Y41          FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[3]/C
                         clock pessimism              0.260   105.119    
                         clock uncertainty           -0.035   105.084    
    SLICE_X3Y41          FDCE (Recov_fdce_C_CLR)     -0.405   104.679    hci0/uart_blk/uart_rx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                        104.679    
                         arrival time                          -9.641    
  -------------------------------------------------------------------
                         slack                                 95.038    

Slack (MET) :             95.124ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 0.518ns (11.530%)  route 3.975ns (88.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 104.859 - 100.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.627     5.148    EXCLK_IBUF_BUFG
    SLICE_X2Y18          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDPE (Prop_fdpe_C_Q)         0.518     5.666 f  rst_reg/Q
                         net (fo=875, routed)         3.975     9.641    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X2Y41          FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  EXCLK (IN)
                         net (fo=0)                   0.000   100.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.518   104.859    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X2Y41          FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/C
                         clock pessimism              0.260   105.119    
                         clock uncertainty           -0.035   105.084    
    SLICE_X2Y41          FDCE (Recov_fdce_C_CLR)     -0.319   104.765    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        104.765    
                         arrival time                          -9.641    
  -------------------------------------------------------------------
                         slack                                 95.124    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.273%)  route 0.162ns (49.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.588     1.471    EXCLK_IBUF_BUFG
    SLICE_X2Y18          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDPE (Prop_fdpe_C_Q)         0.164     1.635 f  rst_reg/Q
                         net (fo=875, routed)         0.162     1.797    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X5Y18          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.855     1.982    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X5Y18          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X5Y18          FDCE (Remov_fdce_C_CLR)     -0.092     1.412    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.273%)  route 0.162ns (49.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.588     1.471    EXCLK_IBUF_BUFG
    SLICE_X2Y18          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDPE (Prop_fdpe_C_Q)         0.164     1.635 f  rst_reg/Q
                         net (fo=875, routed)         0.162     1.797    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X5Y18          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.855     1.982    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X5Y18          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X5Y18          FDCE (Remov_fdce_C_CLR)     -0.092     1.412    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.273%)  route 0.162ns (49.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.588     1.471    EXCLK_IBUF_BUFG
    SLICE_X2Y18          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDPE (Prop_fdpe_C_Q)         0.164     1.635 f  rst_reg/Q
                         net (fo=875, routed)         0.162     1.797    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X5Y18          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.855     1.982    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X5Y18          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X5Y18          FDCE (Remov_fdce_C_CLR)     -0.092     1.412    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.273%)  route 0.162ns (49.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.588     1.471    EXCLK_IBUF_BUFG
    SLICE_X2Y18          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDPE (Prop_fdpe_C_Q)         0.164     1.635 f  rst_reg/Q
                         net (fo=875, routed)         0.162     1.797    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X5Y18          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.855     1.982    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X5Y18          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X5Y18          FDCE (Remov_fdce_C_CLR)     -0.092     1.412    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.611%)  route 0.167ns (50.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.588     1.471    EXCLK_IBUF_BUFG
    SLICE_X2Y18          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDPE (Prop_fdpe_C_Q)         0.164     1.635 f  rst_reg/Q
                         net (fo=875, routed)         0.167     1.802    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X4Y18          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.855     1.982    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X4Y18          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X4Y18          FDCE (Remov_fdce_C_CLR)     -0.092     1.412    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.611%)  route 0.167ns (50.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.588     1.471    EXCLK_IBUF_BUFG
    SLICE_X2Y18          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDPE (Prop_fdpe_C_Q)         0.164     1.635 f  rst_reg/Q
                         net (fo=875, routed)         0.167     1.802    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X4Y18          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.855     1.982    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X4Y18          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X4Y18          FDCE (Remov_fdce_C_CLR)     -0.092     1.412    hci0/uart_blk/uart_tx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.262%)  route 0.191ns (53.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.588     1.471    EXCLK_IBUF_BUFG
    SLICE_X2Y18          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDPE (Prop_fdpe_C_Q)         0.164     1.635 f  rst_reg/Q
                         net (fo=875, routed)         0.191     1.826    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X4Y17          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.856     1.983    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X4Y17          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism             -0.478     1.505    
    SLICE_X4Y17          FDCE (Remov_fdce_C_CLR)     -0.092     1.413    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.262%)  route 0.191ns (53.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.588     1.471    EXCLK_IBUF_BUFG
    SLICE_X2Y18          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDPE (Prop_fdpe_C_Q)         0.164     1.635 f  rst_reg/Q
                         net (fo=875, routed)         0.191     1.826    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X4Y17          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.856     1.983    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X4Y17          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism             -0.478     1.505    
    SLICE_X4Y17          FDCE (Remov_fdce_C_CLR)     -0.092     1.413    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.262%)  route 0.191ns (53.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.588     1.471    EXCLK_IBUF_BUFG
    SLICE_X2Y18          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDPE (Prop_fdpe_C_Q)         0.164     1.635 f  rst_reg/Q
                         net (fo=875, routed)         0.191     1.826    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X4Y17          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.856     1.983    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X4Y17          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism             -0.478     1.505    
    SLICE_X4Y17          FDCE (Remov_fdce_C_CLR)     -0.092     1.413    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.315%)  route 0.243ns (59.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.588     1.471    EXCLK_IBUF_BUFG
    SLICE_X2Y18          FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDPE (Prop_fdpe_C_Q)         0.164     1.635 f  rst_reg/Q
                         net (fo=875, routed)         0.243     1.878    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X5Y19          FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.854     1.981    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X5Y19          FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/C
                         clock pessimism             -0.478     1.503    
    SLICE_X5Y19          FDCE (Remov_fdce_C_CLR)     -0.092     1.411    hci0/uart_blk/uart_tx_blk/q_parity_bit_reg
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.467    





