Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Apr 12 20:06:59 2021
| Host         : noodle-box running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file top_level_wrapper_control_sets_placed.rpt
| Design       : top_level_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |     7 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      5 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1423 |          291 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              26 |            7 |
| Yes          | No                    | No                     |              48 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------------------------------------------+---------------------------------+------------------+----------------+
|  Clock Signal  |                                 Enable Signal                                 |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+----------------+-------------------------------------------------------------------------------+---------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                                                               | test_proc_i/delay_ff[4]_i_1_n_0 |                1 |              5 |
|  clk_IBUF_BUFG |                                                                               | pwm_controller_i/clear          |                6 |             21 |
|  clk_IBUF_BUFG | lidar_packet_parser_i/div_gen_0_0_i/U0/i_synth/i_nd_to_rdy/m_axis_dout_tvalid |                                 |                7 |             24 |
|  clk_IBUF_BUFG | lidar_packet_parser_i/div_gen_0_1_i/U0/i_synth/i_nd_to_rdy/m_axis_dout_tvalid |                                 |                4 |             24 |
|  clk_IBUF_BUFG |                                                                               |                                 |              291 |           1425 |
+----------------+-------------------------------------------------------------------------------+---------------------------------+------------------+----------------+


