// Seed: 901762368
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  input id_3;
  output id_2;
  output id_1;
  type_8(
      1, id_2
  );
  logic id_4;
  defparam id_5.id_6 = 1'd0 & 1 > 1;
  logic id_7;
  always @(posedge 1 & 1) begin
    id_1 <= id_4 == "";
  end
endmodule
