module Instruction_Memory(
    input wire [7:0] address,     
    output reg [7:0] instruction   
);

    reg [7:0] rom[0:255] = {
        8'b00000100,  
        8'b00011101,  //AND R0,R7,R3
        8'b11010011,
		  8'b00000110   //SLT R5,R1,R5
    };
	 
    always @(address)
    begin
        instruction = rom[address];
    end

endmodule
