EN uart_transmitter NULL C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/UART_transmitter.vhd sub00/vhpl02 1561745057
AR core_ms2 behavioral C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/CORE_MS2.vhd sub00/vhpl07 1561745062
AR uart_receiver behavioral C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/UART_receiver.vhd sub00/vhpl01 1561745056
EN dce_q818 NULL C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/DCE_Q818.vhd sub00/vhpl16 1561745071
EN logic NULL C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/LOGIC.vhd sub00/vhpl10 1561745065
EN rom NULL C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/ROM.vhd sub00/vhpl14 1561745069
AR logic behavioral C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/LOGIC.vhd sub00/vhpl11 1561745066
AR rom behavioral C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/ROM.vhd sub00/vhpl15 1561745070
AR uart_transmitter bechavioral C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/UART_transmitter.vhd sub00/vhpl03 1561745058
AR dce_q818 behavioral C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/DCE_Q818.vhd sub00/vhpl17 1561745072
AR ram behavioral C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/RAM.vhd sub00/vhpl13 1561745068
EN i_o NULL C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/I_O.vhd sub00/vhpl08 1561745063
EN core_ms2 NULL C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/CORE_MS2.vhd sub00/vhpl06 1561745061
AR alu behavioral C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/ALU.vhd sub00/vhpl05 1561745060
EN ram NULL C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/RAM.vhd sub00/vhpl12 1561745067
EN uart_receiver NULL C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/UART_receiver.vhd sub00/vhpl00 1561745055
AR i_o behavioral C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/I_O.vhd sub00/vhpl09 1561745064
EN alu NULL C:/Users/ja/Desktop/work/FPGA/projekty/DCEQ818/ALU.vhd sub00/vhpl04 1561745059
