<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: ram_wr_control_weight</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | asserts</div>

</div>
<div class="ui-layout-west">
<div name='tag_ram_wr_control_weight'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_ram_wr_control_weight')">ram_wr_control_weight</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s9 cl rt"> 94.12</td>
<td class="s10 cl rt"><a href="mod4.html#Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod4.html#Cond" > 80.00</a></td>
<td class="s9 cl rt"><a href="mod4.html#Toggle" > 96.46</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod4.html#Branch" >100.00</a></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/opt/eda/synopsys/vcs-mx/O-2018.09-SP2-1/zzp/NPU/rtl/ram_wr_control.v')">/opt/eda/synopsys/vcs-mx/O-2018.09-SP2-1/zzp/NPU/rtl/ram_wr_control.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod4.html#inst_tag_33"  onclick="showContent('inst_tag_33')">npu_tb.u_NPU.pe_control_weight.ram_wr_control_0</a></td>
<td class="s8 cl rt"> 87.35</td>
<td class="s10 cl rt"><a href="mod4.html#inst_tag_33_Line" >100.00</a></td>
<td class="s6 cl rt"><a href="mod4.html#inst_tag_33_Cond" > 60.00</a></td>
<td class="s8 cl rt"><a href="mod4.html#inst_tag_33_Toggle" > 89.38</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod4.html#inst_tag_33_Branch" >100.00</a></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod4.html#inst_tag_35"  onclick="showContent('inst_tag_35')">npu_tb.u_NPU.pe_control_weight.ram_wr_control_2</a></td>
<td class="s8 cl rt"> 87.57</td>
<td class="s10 cl rt"><a href="mod4.html#inst_tag_35_Line" >100.00</a></td>
<td class="s6 cl rt"><a href="mod4.html#inst_tag_35_Cond" > 60.00</a></td>
<td class="s9 cl rt"><a href="mod4.html#inst_tag_35_Toggle" > 90.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod4.html#inst_tag_35_Branch" >100.00</a></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod4.html#inst_tag_37"  onclick="showContent('inst_tag_37')">npu_tb.u_NPU.pe_control_weight.ram_wr_control_4</a></td>
<td class="s8 cl rt"> 87.79</td>
<td class="s10 cl rt"><a href="mod4.html#inst_tag_37_Line" >100.00</a></td>
<td class="s6 cl rt"><a href="mod4.html#inst_tag_37_Cond" > 60.00</a></td>
<td class="s9 cl rt"><a href="mod4.html#inst_tag_37_Toggle" > 91.15</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod4.html#inst_tag_37_Branch" >100.00</a></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod4.html#inst_tag_36"  onclick="showContent('inst_tag_36')">npu_tb.u_NPU.pe_control_weight.ram_wr_control_3</a></td>
<td class="s8 cl rt"> 88.01</td>
<td class="s10 cl rt"><a href="mod4.html#inst_tag_36_Line" >100.00</a></td>
<td class="s6 cl rt"><a href="mod4.html#inst_tag_36_Cond" > 60.00</a></td>
<td class="s9 cl rt"><a href="mod4.html#inst_tag_36_Toggle" > 92.04</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod4.html#inst_tag_36_Branch" >100.00</a></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod4.html#inst_tag_34"  onclick="showContent('inst_tag_34')">npu_tb.u_NPU.pe_control_weight.ram_wr_control_1</a></td>
<td class="s8 cl rt"> 88.23</td>
<td class="s10 cl rt"><a href="mod4.html#inst_tag_34_Line" >100.00</a></td>
<td class="s6 cl rt"><a href="mod4.html#inst_tag_34_Cond" > 60.00</a></td>
<td class="s9 cl rt"><a href="mod4.html#inst_tag_34_Toggle" > 92.92</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod4.html#inst_tag_34_Branch" >100.00</a></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod4.html#inst_tag_39"  onclick="showContent('inst_tag_39')">npu_tb.u_NPU.pe_control_weight.ram_wr_control_6</a></td>
<td class="s8 cl rt"> 88.45</td>
<td class="s10 cl rt"><a href="mod4.html#inst_tag_39_Line" >100.00</a></td>
<td class="s6 cl rt"><a href="mod4.html#inst_tag_39_Cond" > 60.00</a></td>
<td class="s9 cl rt"><a href="mod4.html#inst_tag_39_Toggle" > 93.81</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod4.html#inst_tag_39_Branch" >100.00</a></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod4.html#inst_tag_38"  onclick="showContent('inst_tag_38')">npu_tb.u_NPU.pe_control_weight.ram_wr_control_5</a></td>
<td class="s8 cl rt"> 88.67</td>
<td class="s10 cl rt"><a href="mod4.html#inst_tag_38_Line" >100.00</a></td>
<td class="s6 cl rt"><a href="mod4.html#inst_tag_38_Cond" > 60.00</a></td>
<td class="s9 cl rt"><a href="mod4.html#inst_tag_38_Toggle" > 94.69</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod4.html#inst_tag_38_Branch" >100.00</a></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod4.html#inst_tag_40"  onclick="showContent('inst_tag_40')">npu_tb.u_NPU.pe_control_weight.ram_wr_control_7</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt"><a href="mod4.html#inst_tag_40_Line" >100.00</a></td>
<td class="s6 cl rt"><a href="mod4.html#inst_tag_40_Cond" > 60.00</a></td>
<td class="s9 cl rt"><a href="mod4.html#inst_tag_40_Toggle" > 95.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod4.html#inst_tag_40_Branch" >100.00</a></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_33'>
<hr>
<a name="inst_tag_33"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_33" >npu_tb.u_NPU.pe_control_weight.ram_wr_control_0</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 87.35</td>
<td class="s10 cl rt"><a href="mod4.html#inst_tag_33_Line" >100.00</a></td>
<td class="s6 cl rt"><a href="mod4.html#inst_tag_33_Cond" > 60.00</a></td>
<td class="s8 cl rt"><a href="mod4.html#inst_tag_33_Toggle" > 89.38</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod4.html#inst_tag_33_Branch" >100.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 87.35</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 60.00</td>
<td class="s8 cl rt"> 89.38</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 98.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod10.html#inst_tag_46" >pe_control_weight</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_35'>
<hr>
<a name="inst_tag_35"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_35" >npu_tb.u_NPU.pe_control_weight.ram_wr_control_2</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 87.57</td>
<td class="s10 cl rt"><a href="mod4.html#inst_tag_35_Line" >100.00</a></td>
<td class="s6 cl rt"><a href="mod4.html#inst_tag_35_Cond" > 60.00</a></td>
<td class="s9 cl rt"><a href="mod4.html#inst_tag_35_Toggle" > 90.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod4.html#inst_tag_35_Branch" >100.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 87.57</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 60.00</td>
<td class="s9 cl rt"> 90.27</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 98.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod10.html#inst_tag_46" >pe_control_weight</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_37'>
<hr>
<a name="inst_tag_37"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_37" >npu_tb.u_NPU.pe_control_weight.ram_wr_control_4</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 87.79</td>
<td class="s10 cl rt"><a href="mod4.html#inst_tag_37_Line" >100.00</a></td>
<td class="s6 cl rt"><a href="mod4.html#inst_tag_37_Cond" > 60.00</a></td>
<td class="s9 cl rt"><a href="mod4.html#inst_tag_37_Toggle" > 91.15</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod4.html#inst_tag_37_Branch" >100.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 87.79</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 60.00</td>
<td class="s9 cl rt"> 91.15</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 98.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod10.html#inst_tag_46" >pe_control_weight</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_36'>
<hr>
<a name="inst_tag_36"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_36" >npu_tb.u_NPU.pe_control_weight.ram_wr_control_3</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 88.01</td>
<td class="s10 cl rt"><a href="mod4.html#inst_tag_36_Line" >100.00</a></td>
<td class="s6 cl rt"><a href="mod4.html#inst_tag_36_Cond" > 60.00</a></td>
<td class="s9 cl rt"><a href="mod4.html#inst_tag_36_Toggle" > 92.04</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod4.html#inst_tag_36_Branch" >100.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 88.01</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 60.00</td>
<td class="s9 cl rt"> 92.04</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 98.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod10.html#inst_tag_46" >pe_control_weight</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_34'>
<hr>
<a name="inst_tag_34"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_34" >npu_tb.u_NPU.pe_control_weight.ram_wr_control_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 88.23</td>
<td class="s10 cl rt"><a href="mod4.html#inst_tag_34_Line" >100.00</a></td>
<td class="s6 cl rt"><a href="mod4.html#inst_tag_34_Cond" > 60.00</a></td>
<td class="s9 cl rt"><a href="mod4.html#inst_tag_34_Toggle" > 92.92</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod4.html#inst_tag_34_Branch" >100.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 88.23</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 60.00</td>
<td class="s9 cl rt"> 92.92</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 98.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod10.html#inst_tag_46" >pe_control_weight</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_39'>
<hr>
<a name="inst_tag_39"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_39" >npu_tb.u_NPU.pe_control_weight.ram_wr_control_6</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 88.45</td>
<td class="s10 cl rt"><a href="mod4.html#inst_tag_39_Line" >100.00</a></td>
<td class="s6 cl rt"><a href="mod4.html#inst_tag_39_Cond" > 60.00</a></td>
<td class="s9 cl rt"><a href="mod4.html#inst_tag_39_Toggle" > 93.81</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod4.html#inst_tag_39_Branch" >100.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 88.45</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 60.00</td>
<td class="s9 cl rt"> 93.81</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 98.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod10.html#inst_tag_46" >pe_control_weight</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_38'>
<hr>
<a name="inst_tag_38"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_38" >npu_tb.u_NPU.pe_control_weight.ram_wr_control_5</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 88.67</td>
<td class="s10 cl rt"><a href="mod4.html#inst_tag_38_Line" >100.00</a></td>
<td class="s6 cl rt"><a href="mod4.html#inst_tag_38_Cond" > 60.00</a></td>
<td class="s9 cl rt"><a href="mod4.html#inst_tag_38_Toggle" > 94.69</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod4.html#inst_tag_38_Branch" >100.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 88.67</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 60.00</td>
<td class="s9 cl rt"> 94.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 98.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod10.html#inst_tag_46" >pe_control_weight</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_40'>
<hr>
<a name="inst_tag_40"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_40" >npu_tb.u_NPU.pe_control_weight.ram_wr_control_7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt"><a href="mod4.html#inst_tag_40_Line" >100.00</a></td>
<td class="s6 cl rt"><a href="mod4.html#inst_tag_40_Cond" > 60.00</a></td>
<td class="s9 cl rt"><a href="mod4.html#inst_tag_40_Toggle" > 95.58</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod4.html#inst_tag_40_Branch" >100.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 60.00</td>
<td class="s9 cl rt"> 95.58</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 98.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod10.html#inst_tag_46" >pe_control_weight</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_ram_wr_control_weight'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod4.html" >ram_wr_control_weight</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>46</td><td>46</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>165</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>175</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>187</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>199</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>211</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>221</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>231</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>241</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
164                     begin
165        1/1              if(~rst_n)
166        1/1                  work_enable &lt;= 1'b0;
167        1/1              else if(wr_sop || (beat_cnt == beat_msb))
168        1/1                  work_enable &lt;= ~work_enable;
169                         else
170        1/1                  work_enable &lt;= work_enable;
171                     end
172                     
173                     always@(posedge clk or negedge rst_n)
174                     begin
175        1/1              if(~rst_n)
176        1/1                  beat_cnt &lt;= 1'b0;
177        1/1              else if(wr_sop || wr_eop)
178        1/1                  beat_cnt &lt;= 1'b0;
179        1/1              else if(work_enable)
180        1/1                  beat_cnt &lt;= beat_cnt + 1;
181                         else
182        1/1                  beat_cnt &lt;= beat_cnt;
183                     end
184                     
185                     always@(posedge clk or negedge rst_n)
186                     begin
187        1/1              if(~rst_n)
188        1/1                  write_addr &lt;= 20'd0;
189        1/1              else if(wr_sop)
190        1/1                  write_addr &lt;= {wr_addr5, wr_addr4, wr_addr3, wr_addr2, wr_addr1};
191        1/1              else if(work_enable &amp;&amp; ((beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb)))
192        1/1                  write_addr &lt;= write_addr &gt;&gt; 4;
193                         else
194        1/1                  write_addr &lt;= write_addr;
195                     end
196                     
197                     always@(posedge clk or negedge rst_n)
198                     begin
199        1/1              if(~rst_n)
200        1/1                  write_strb &lt;= 10'd0;
201        1/1              else if(wr_sop)
202        1/1                  write_strb &lt;= {wr_strb5, wr_strb4, wr_strb3, wr_strb2, wr_strb1};
203        1/1              else if(work_enable &amp;&amp; ((beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb)))
204        1/1                  write_strb &lt;= write_strb &gt;&gt; 2;
205                         else
206        1/1                  write_strb &lt;= write_strb;
207                     end
208                     
209                     always@(posedge clk or negedge rst_n)
210                     begin
211        1/1              if(~rst_n)
212        1/1                  ram_wr_en &lt;= 1'b0;
213        1/1              else if(work_enable &amp;&amp; ((beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb)))
214        1/1                  ram_wr_en &lt;= 1'b1;
215                         else
216        1/1                  ram_wr_en &lt;= 1'b0;
217                     end
218                     
219                     always@(posedge clk or negedge rst_n)
220                     begin
221        1/1              if(~rst_n)
222        1/1                  ram_wr_addr &lt;= 4'd0;
223        1/1              else if(work_enable &amp;&amp; ((beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb)))
224        1/1                  ram_wr_addr &lt;= write_addr[3:0];
225                         else
226        1/1                  ram_wr_addr &lt;= 4'd0;
227                     end
228                     
229                     always@(posedge clk or negedge rst_n)
230                     begin
231        1/1              if(~rst_n)
232        1/1                  ram_wr_strb &lt;= 2'd0;
233        1/1              else if(work_enable &amp;&amp; ((beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb)))
234        1/1                  ram_wr_strb &lt;= write_strb;
235                         else
236        1/1                  ram_wr_strb &lt;= 2'd0;
237                     end
238                     
239                     always@(posedge clk or negedge rst_n)
240                     begin
241        1/1              if(~rst_n)
242        1/1                  ram_wr_data &lt;= 32'd0;
243        1/1              else if(work_enable &amp;&amp; ((beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb)))
244        1/1                  ram_wr_data &lt;= wr_data;
245                         else
246        1/1                  ram_wr_data &lt;= 32'd0;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod4.html" >ram_wr_control_weight</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>30</td><td>24</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>30</td><td>24</td><td>80.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       167
 EXPRESSION (wr_sop || (beat_cnt == beat_msb))
             ---1--    -----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       177
 EXPRESSION (wr_sop || wr_eop)
             ---1--    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       191
 EXPRESSION (work_enable &amp;&amp; (beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb))
             -----1-----    -----------2----------    -----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       203
 EXPRESSION (work_enable &amp;&amp; (beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb))
             -----1-----    -----------2----------    -----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       213
 EXPRESSION (work_enable &amp;&amp; (beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb))
             -----1-----    -----------2----------    -----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       223
 EXPRESSION (work_enable &amp;&amp; (beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb))
             -----1-----    -----------2----------    -----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       233
 EXPRESSION (work_enable &amp;&amp; (beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb))
             -----1-----    -----------2----------    -----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       243
 EXPRESSION (work_enable &amp;&amp; (beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb))
             -----1-----    -----------2----------    -----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod4.html" >ram_wr_control_weight</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Totals</td>
<td class="rt">14</td>
<td class="rt">13</td>
<td class="rt">92.86 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">226</td>
<td class="rt">218</td>
<td class="rt">96.46 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">113</td>
<td class="rt">109</td>
<td class="rt">96.46 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">113</td>
<td class="rt">109</td>
<td class="rt">96.46 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">152</td>
<td class="rt">152</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">76</td>
<td class="rt">76</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">76</td>
<td class="rt">76</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Signals</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s8">
<td>Signal Bits</td>
<td class="rt">74</td>
<td class="rt">66</td>
<td class="rt">89.19 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">33</td>
<td class="rt">89.19 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">33</td>
<td class="rt">89.19 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_sop</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_eop</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ram_wr_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_strb[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_addr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>work_enable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>beat_cnt[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_addr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_addr[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>write_addr[7:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_addr[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>write_addr[11:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_addr[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>write_addr[15:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_addr[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>write_addr[19:17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_strb[9:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod4.html" >ram_wr_control_weight</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">27</td>
<td class="rt">27</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">165</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">175</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">187</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">199</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">211</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">221</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">231</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">241</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
165            if(~rst_n)
               <font color = "green">-1-</font>  
166                work_enable <= 1'b0;
           <font color = "green">        ==></font>
167            else if(wr_sop || (beat_cnt == beat_msb))
                    <font color = "green">-2-</font>  
168                work_enable <= ~work_enable;
           <font color = "green">        ==></font>
169            else
170                work_enable <= work_enable;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
175            if(~rst_n)
               <font color = "green">-1-</font>  
176                beat_cnt <= 1'b0;
           <font color = "green">        ==></font>
177            else if(wr_sop || wr_eop)
                    <font color = "green">-2-</font>  
178                beat_cnt <= 1'b0;
           <font color = "green">        ==></font>
179            else if(work_enable)
                    <font color = "green">-3-</font>  
180                beat_cnt <= beat_cnt + 1;
           <font color = "green">        ==></font>
181            else
182                beat_cnt <= beat_cnt;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
187            if(~rst_n)
               <font color = "green">-1-</font>  
188                write_addr <= 20'd0;
           <font color = "green">        ==></font>
189            else if(wr_sop)
                    <font color = "green">-2-</font>  
190                write_addr <= {wr_addr5, wr_addr4, wr_addr3, wr_addr2, wr_addr1};
           <font color = "green">        ==></font>
191            else if(work_enable && ((beat_cnt <= beat_msb) && (beat_cnt >= beat_lsb)))
                    <font color = "green">-3-</font>  
192                write_addr <= write_addr >> 4;
           <font color = "green">        ==></font>
193            else
194                write_addr <= write_addr;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
199            if(~rst_n)
               <font color = "green">-1-</font>  
200                write_strb <= 10'd0;
           <font color = "green">        ==></font>
201            else if(wr_sop)
                    <font color = "green">-2-</font>  
202                write_strb <= {wr_strb5, wr_strb4, wr_strb3, wr_strb2, wr_strb1};
           <font color = "green">        ==></font>
203            else if(work_enable && ((beat_cnt <= beat_msb) && (beat_cnt >= beat_lsb)))
                    <font color = "green">-3-</font>  
204                write_strb <= write_strb >> 2;
           <font color = "green">        ==></font>
205            else
206                write_strb <= write_strb;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
211            if(~rst_n)
               <font color = "green">-1-</font>  
212                ram_wr_en <= 1'b0;
           <font color = "green">        ==></font>
213            else if(work_enable && ((beat_cnt <= beat_msb) && (beat_cnt >= beat_lsb)))
                    <font color = "green">-2-</font>  
214                ram_wr_en <= 1'b1;
           <font color = "green">        ==></font>
215            else
216                ram_wr_en <= 1'b0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
221            if(~rst_n)
               <font color = "green">-1-</font>  
222                ram_wr_addr <= 4'd0;
           <font color = "green">        ==></font>
223            else if(work_enable && ((beat_cnt <= beat_msb) && (beat_cnt >= beat_lsb)))
                    <font color = "green">-2-</font>  
224                ram_wr_addr <= write_addr[3:0];
           <font color = "green">        ==></font>
225            else
226                ram_wr_addr <= 4'd0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
231            if(~rst_n)
               <font color = "green">-1-</font>  
232                ram_wr_strb <= 2'd0;
           <font color = "green">        ==></font>
233            else if(work_enable && ((beat_cnt <= beat_msb) && (beat_cnt >= beat_lsb)))
                    <font color = "green">-2-</font>  
234                ram_wr_strb <= write_strb;
           <font color = "green">        ==></font>
235            else
236                ram_wr_strb <= 2'd0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
241            if(~rst_n)
               <font color = "green">-1-</font>  
242                ram_wr_data <= 32'd0;
           <font color = "green">        ==></font>
243            else if(work_enable && ((beat_cnt <= beat_msb) && (beat_cnt >= beat_lsb)))
                    <font color = "green">-2-</font>  
244                ram_wr_data <= wr_data;
           <font color = "green">        ==></font>
245            else
246                ram_wr_data <= 32'd0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_33'>
<a name="inst_tag_33_Line"></a>
<b>Line Coverage for Instance : <a href="mod4.html#inst_tag_33" >npu_tb.u_NPU.pe_control_weight.ram_wr_control_0</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>46</td><td>46</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>165</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>175</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>187</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>199</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>211</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>221</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>231</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>241</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
164                     begin
165        1/1              if(~rst_n)
166        1/1                  work_enable &lt;= 1'b0;
167        1/1              else if(wr_sop || (beat_cnt == beat_msb))
168        1/1                  work_enable &lt;= ~work_enable;
169                         else
170        1/1                  work_enable &lt;= work_enable;
171                     end
172                     
173                     always@(posedge clk or negedge rst_n)
174                     begin
175        1/1              if(~rst_n)
176        1/1                  beat_cnt &lt;= 1'b0;
177        1/1              else if(wr_sop || wr_eop)
178        1/1                  beat_cnt &lt;= 1'b0;
179        1/1              else if(work_enable)
180        1/1                  beat_cnt &lt;= beat_cnt + 1;
181                         else
182        1/1                  beat_cnt &lt;= beat_cnt;
183                     end
184                     
185                     always@(posedge clk or negedge rst_n)
186                     begin
187        1/1              if(~rst_n)
188        1/1                  write_addr &lt;= 20'd0;
189        1/1              else if(wr_sop)
190        1/1                  write_addr &lt;= {wr_addr5, wr_addr4, wr_addr3, wr_addr2, wr_addr1};
191        1/1              else if(work_enable &amp;&amp; ((beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb)))
192        1/1                  write_addr &lt;= write_addr &gt;&gt; 4;
193                         else
194        1/1                  write_addr &lt;= write_addr;
195                     end
196                     
197                     always@(posedge clk or negedge rst_n)
198                     begin
199        1/1              if(~rst_n)
200        1/1                  write_strb &lt;= 10'd0;
201        1/1              else if(wr_sop)
202        1/1                  write_strb &lt;= {wr_strb5, wr_strb4, wr_strb3, wr_strb2, wr_strb1};
203        1/1              else if(work_enable &amp;&amp; ((beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb)))
204        1/1                  write_strb &lt;= write_strb &gt;&gt; 2;
205                         else
206        1/1                  write_strb &lt;= write_strb;
207                     end
208                     
209                     always@(posedge clk or negedge rst_n)
210                     begin
211        1/1              if(~rst_n)
212        1/1                  ram_wr_en &lt;= 1'b0;
213        1/1              else if(work_enable &amp;&amp; ((beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb)))
214        1/1                  ram_wr_en &lt;= 1'b1;
215                         else
216        1/1                  ram_wr_en &lt;= 1'b0;
217                     end
218                     
219                     always@(posedge clk or negedge rst_n)
220                     begin
221        1/1              if(~rst_n)
222        1/1                  ram_wr_addr &lt;= 4'd0;
223        1/1              else if(work_enable &amp;&amp; ((beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb)))
224        1/1                  ram_wr_addr &lt;= write_addr[3:0];
225                         else
226        1/1                  ram_wr_addr &lt;= 4'd0;
227                     end
228                     
229                     always@(posedge clk or negedge rst_n)
230                     begin
231        1/1              if(~rst_n)
232        1/1                  ram_wr_strb &lt;= 2'd0;
233        1/1              else if(work_enable &amp;&amp; ((beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb)))
234        1/1                  ram_wr_strb &lt;= write_strb;
235                         else
236        1/1                  ram_wr_strb &lt;= 2'd0;
237                     end
238                     
239                     always@(posedge clk or negedge rst_n)
240                     begin
241        1/1              if(~rst_n)
242        1/1                  ram_wr_data &lt;= 32'd0;
243        1/1              else if(work_enable &amp;&amp; ((beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb)))
244        1/1                  ram_wr_data &lt;= wr_data;
245                         else
246        1/1                  ram_wr_data &lt;= 32'd0;
</pre>
<hr>
<a name="inst_tag_33_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod4.html#inst_tag_33" >npu_tb.u_NPU.pe_control_weight.ram_wr_control_0</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>30</td><td>18</td><td>60.00</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>30</td><td>18</td><td>60.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       167
 EXPRESSION (wr_sop || (beat_cnt == beat_msb))
             ---1--    -----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       177
 EXPRESSION (wr_sop || wr_eop)
             ---1--    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       191
 EXPRESSION (work_enable &amp;&amp; (beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb))
             -----1-----    -----------2----------    -----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       203
 EXPRESSION (work_enable &amp;&amp; (beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb))
             -----1-----    -----------2----------    -----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       213
 EXPRESSION (work_enable &amp;&amp; (beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb))
             -----1-----    -----------2----------    -----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       223
 EXPRESSION (work_enable &amp;&amp; (beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb))
             -----1-----    -----------2----------    -----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       233
 EXPRESSION (work_enable &amp;&amp; (beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb))
             -----1-----    -----------2----------    -----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       243
 EXPRESSION (work_enable &amp;&amp; (beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb))
             -----1-----    -----------2----------    -----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_33_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod4.html#inst_tag_33" >npu_tb.u_NPU.pe_control_weight.ram_wr_control_0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">226</td>
<td class="rt">202</td>
<td class="rt">89.38 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">113</td>
<td class="rt">101</td>
<td class="rt">89.38 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">113</td>
<td class="rt">101</td>
<td class="rt">89.38 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Ports</td>
<td class="rt">10</td>
<td class="rt">9</td>
<td class="rt">90.00 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">152</td>
<td class="rt">150</td>
<td class="rt">98.68 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">76</td>
<td class="rt">75</td>
<td class="rt">98.68 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">76</td>
<td class="rt">75</td>
<td class="rt">98.68 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Signals</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s7">
<td>Signal Bits</td>
<td class="rt">74</td>
<td class="rt">52</td>
<td class="rt">70.27 </td>
</tr><tr class="s7">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">26</td>
<td class="rt">70.27 </td>
</tr><tr class="s7">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">26</td>
<td class="rt">70.27 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_sop</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_eop</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ram_wr_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_strb[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_addr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_addr[3:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>work_enable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>beat_cnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>beat_cnt[5:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>write_addr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>write_addr[3:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_addr[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>write_addr[7:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_addr[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>write_addr[11:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_addr[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>write_addr[15:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_addr[18:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>write_addr[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_strb[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_strb[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_33_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod4.html#inst_tag_33" >npu_tb.u_NPU.pe_control_weight.ram_wr_control_0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">27</td>
<td class="rt">27</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">165</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">175</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">187</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">199</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">211</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">221</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">231</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">241</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
165            if(~rst_n)
               <font color = "green">-1-</font>  
166                work_enable <= 1'b0;
           <font color = "green">        ==></font>
167            else if(wr_sop || (beat_cnt == beat_msb))
                    <font color = "green">-2-</font>  
168                work_enable <= ~work_enable;
           <font color = "green">        ==></font>
169            else
170                work_enable <= work_enable;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
175            if(~rst_n)
               <font color = "green">-1-</font>  
176                beat_cnt <= 1'b0;
           <font color = "green">        ==></font>
177            else if(wr_sop || wr_eop)
                    <font color = "green">-2-</font>  
178                beat_cnt <= 1'b0;
           <font color = "green">        ==></font>
179            else if(work_enable)
                    <font color = "green">-3-</font>  
180                beat_cnt <= beat_cnt + 1;
           <font color = "green">        ==></font>
181            else
182                beat_cnt <= beat_cnt;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
187            if(~rst_n)
               <font color = "green">-1-</font>  
188                write_addr <= 20'd0;
           <font color = "green">        ==></font>
189            else if(wr_sop)
                    <font color = "green">-2-</font>  
190                write_addr <= {wr_addr5, wr_addr4, wr_addr3, wr_addr2, wr_addr1};
           <font color = "green">        ==></font>
191            else if(work_enable && ((beat_cnt <= beat_msb) && (beat_cnt >= beat_lsb)))
                    <font color = "green">-3-</font>  
192                write_addr <= write_addr >> 4;
           <font color = "green">        ==></font>
193            else
194                write_addr <= write_addr;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
199            if(~rst_n)
               <font color = "green">-1-</font>  
200                write_strb <= 10'd0;
           <font color = "green">        ==></font>
201            else if(wr_sop)
                    <font color = "green">-2-</font>  
202                write_strb <= {wr_strb5, wr_strb4, wr_strb3, wr_strb2, wr_strb1};
           <font color = "green">        ==></font>
203            else if(work_enable && ((beat_cnt <= beat_msb) && (beat_cnt >= beat_lsb)))
                    <font color = "green">-3-</font>  
204                write_strb <= write_strb >> 2;
           <font color = "green">        ==></font>
205            else
206                write_strb <= write_strb;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
211            if(~rst_n)
               <font color = "green">-1-</font>  
212                ram_wr_en <= 1'b0;
           <font color = "green">        ==></font>
213            else if(work_enable && ((beat_cnt <= beat_msb) && (beat_cnt >= beat_lsb)))
                    <font color = "green">-2-</font>  
214                ram_wr_en <= 1'b1;
           <font color = "green">        ==></font>
215            else
216                ram_wr_en <= 1'b0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
221            if(~rst_n)
               <font color = "green">-1-</font>  
222                ram_wr_addr <= 4'd0;
           <font color = "green">        ==></font>
223            else if(work_enable && ((beat_cnt <= beat_msb) && (beat_cnt >= beat_lsb)))
                    <font color = "green">-2-</font>  
224                ram_wr_addr <= write_addr[3:0];
           <font color = "green">        ==></font>
225            else
226                ram_wr_addr <= 4'd0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
231            if(~rst_n)
               <font color = "green">-1-</font>  
232                ram_wr_strb <= 2'd0;
           <font color = "green">        ==></font>
233            else if(work_enable && ((beat_cnt <= beat_msb) && (beat_cnt >= beat_lsb)))
                    <font color = "green">-2-</font>  
234                ram_wr_strb <= write_strb;
           <font color = "green">        ==></font>
235            else
236                ram_wr_strb <= 2'd0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
241            if(~rst_n)
               <font color = "green">-1-</font>  
242                ram_wr_data <= 32'd0;
           <font color = "green">        ==></font>
243            else if(work_enable && ((beat_cnt <= beat_msb) && (beat_cnt >= beat_lsb)))
                    <font color = "green">-2-</font>  
244                ram_wr_data <= wr_data;
           <font color = "green">        ==></font>
245            else
246                ram_wr_data <= 32'd0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_35'>
<a name="inst_tag_35_Line"></a>
<b>Line Coverage for Instance : <a href="mod4.html#inst_tag_35" >npu_tb.u_NPU.pe_control_weight.ram_wr_control_2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>46</td><td>46</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>165</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>175</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>187</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>199</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>211</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>221</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>231</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>241</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
164                     begin
165        1/1              if(~rst_n)
166        1/1                  work_enable &lt;= 1'b0;
167        1/1              else if(wr_sop || (beat_cnt == beat_msb))
168        1/1                  work_enable &lt;= ~work_enable;
169                         else
170        1/1                  work_enable &lt;= work_enable;
171                     end
172                     
173                     always@(posedge clk or negedge rst_n)
174                     begin
175        1/1              if(~rst_n)
176        1/1                  beat_cnt &lt;= 1'b0;
177        1/1              else if(wr_sop || wr_eop)
178        1/1                  beat_cnt &lt;= 1'b0;
179        1/1              else if(work_enable)
180        1/1                  beat_cnt &lt;= beat_cnt + 1;
181                         else
182        1/1                  beat_cnt &lt;= beat_cnt;
183                     end
184                     
185                     always@(posedge clk or negedge rst_n)
186                     begin
187        1/1              if(~rst_n)
188        1/1                  write_addr &lt;= 20'd0;
189        1/1              else if(wr_sop)
190        1/1                  write_addr &lt;= {wr_addr5, wr_addr4, wr_addr3, wr_addr2, wr_addr1};
191        1/1              else if(work_enable &amp;&amp; ((beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb)))
192        1/1                  write_addr &lt;= write_addr &gt;&gt; 4;
193                         else
194        1/1                  write_addr &lt;= write_addr;
195                     end
196                     
197                     always@(posedge clk or negedge rst_n)
198                     begin
199        1/1              if(~rst_n)
200        1/1                  write_strb &lt;= 10'd0;
201        1/1              else if(wr_sop)
202        1/1                  write_strb &lt;= {wr_strb5, wr_strb4, wr_strb3, wr_strb2, wr_strb1};
203        1/1              else if(work_enable &amp;&amp; ((beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb)))
204        1/1                  write_strb &lt;= write_strb &gt;&gt; 2;
205                         else
206        1/1                  write_strb &lt;= write_strb;
207                     end
208                     
209                     always@(posedge clk or negedge rst_n)
210                     begin
211        1/1              if(~rst_n)
212        1/1                  ram_wr_en &lt;= 1'b0;
213        1/1              else if(work_enable &amp;&amp; ((beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb)))
214        1/1                  ram_wr_en &lt;= 1'b1;
215                         else
216        1/1                  ram_wr_en &lt;= 1'b0;
217                     end
218                     
219                     always@(posedge clk or negedge rst_n)
220                     begin
221        1/1              if(~rst_n)
222        1/1                  ram_wr_addr &lt;= 4'd0;
223        1/1              else if(work_enable &amp;&amp; ((beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb)))
224        1/1                  ram_wr_addr &lt;= write_addr[3:0];
225                         else
226        1/1                  ram_wr_addr &lt;= 4'd0;
227                     end
228                     
229                     always@(posedge clk or negedge rst_n)
230                     begin
231        1/1              if(~rst_n)
232        1/1                  ram_wr_strb &lt;= 2'd0;
233        1/1              else if(work_enable &amp;&amp; ((beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb)))
234        1/1                  ram_wr_strb &lt;= write_strb;
235                         else
236        1/1                  ram_wr_strb &lt;= 2'd0;
237                     end
238                     
239                     always@(posedge clk or negedge rst_n)
240                     begin
241        1/1              if(~rst_n)
242        1/1                  ram_wr_data &lt;= 32'd0;
243        1/1              else if(work_enable &amp;&amp; ((beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb)))
244        1/1                  ram_wr_data &lt;= wr_data;
245                         else
246        1/1                  ram_wr_data &lt;= 32'd0;
</pre>
<hr>
<a name="inst_tag_35_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod4.html#inst_tag_35" >npu_tb.u_NPU.pe_control_weight.ram_wr_control_2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>30</td><td>18</td><td>60.00</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>30</td><td>18</td><td>60.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       167
 EXPRESSION (wr_sop || (beat_cnt == beat_msb))
             ---1--    -----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       177
 EXPRESSION (wr_sop || wr_eop)
             ---1--    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       191
 EXPRESSION (work_enable &amp;&amp; (beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb))
             -----1-----    -----------2----------    -----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       203
 EXPRESSION (work_enable &amp;&amp; (beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb))
             -----1-----    -----------2----------    -----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       213
 EXPRESSION (work_enable &amp;&amp; (beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb))
             -----1-----    -----------2----------    -----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       223
 EXPRESSION (work_enable &amp;&amp; (beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb))
             -----1-----    -----------2----------    -----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       233
 EXPRESSION (work_enable &amp;&amp; (beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb))
             -----1-----    -----------2----------    -----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       243
 EXPRESSION (work_enable &amp;&amp; (beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb))
             -----1-----    -----------2----------    -----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_35_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod4.html#inst_tag_35" >npu_tb.u_NPU.pe_control_weight.ram_wr_control_2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">14</td>
<td class="rt">10</td>
<td class="rt">71.43 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">226</td>
<td class="rt">204</td>
<td class="rt">90.27 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">113</td>
<td class="rt">102</td>
<td class="rt">90.27 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">113</td>
<td class="rt">102</td>
<td class="rt">90.27 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Ports</td>
<td class="rt">10</td>
<td class="rt">9</td>
<td class="rt">90.00 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">152</td>
<td class="rt">150</td>
<td class="rt">98.68 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">76</td>
<td class="rt">75</td>
<td class="rt">98.68 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">76</td>
<td class="rt">75</td>
<td class="rt">98.68 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Signals</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s7">
<td>Signal Bits</td>
<td class="rt">74</td>
<td class="rt">54</td>
<td class="rt">72.97 </td>
</tr><tr class="s7">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">27</td>
<td class="rt">72.97 </td>
</tr><tr class="s7">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">27</td>
<td class="rt">72.97 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_sop</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_eop</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ram_wr_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_strb[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_addr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_addr[3:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>work_enable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>beat_cnt[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>beat_cnt[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>write_addr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>write_addr[3:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_addr[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>write_addr[7:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_addr[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>write_addr[11:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_addr[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>write_addr[13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_addr[14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>write_addr[15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_addr[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>write_addr[17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_addr[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>write_addr[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_strb[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_strb[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_35_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod4.html#inst_tag_35" >npu_tb.u_NPU.pe_control_weight.ram_wr_control_2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">27</td>
<td class="rt">27</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">165</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">175</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">187</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">199</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">211</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">221</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">231</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">241</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
165            if(~rst_n)
               <font color = "green">-1-</font>  
166                work_enable <= 1'b0;
           <font color = "green">        ==></font>
167            else if(wr_sop || (beat_cnt == beat_msb))
                    <font color = "green">-2-</font>  
168                work_enable <= ~work_enable;
           <font color = "green">        ==></font>
169            else
170                work_enable <= work_enable;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
175            if(~rst_n)
               <font color = "green">-1-</font>  
176                beat_cnt <= 1'b0;
           <font color = "green">        ==></font>
177            else if(wr_sop || wr_eop)
                    <font color = "green">-2-</font>  
178                beat_cnt <= 1'b0;
           <font color = "green">        ==></font>
179            else if(work_enable)
                    <font color = "green">-3-</font>  
180                beat_cnt <= beat_cnt + 1;
           <font color = "green">        ==></font>
181            else
182                beat_cnt <= beat_cnt;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
187            if(~rst_n)
               <font color = "green">-1-</font>  
188                write_addr <= 20'd0;
           <font color = "green">        ==></font>
189            else if(wr_sop)
                    <font color = "green">-2-</font>  
190                write_addr <= {wr_addr5, wr_addr4, wr_addr3, wr_addr2, wr_addr1};
           <font color = "green">        ==></font>
191            else if(work_enable && ((beat_cnt <= beat_msb) && (beat_cnt >= beat_lsb)))
                    <font color = "green">-3-</font>  
192                write_addr <= write_addr >> 4;
           <font color = "green">        ==></font>
193            else
194                write_addr <= write_addr;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
199            if(~rst_n)
               <font color = "green">-1-</font>  
200                write_strb <= 10'd0;
           <font color = "green">        ==></font>
201            else if(wr_sop)
                    <font color = "green">-2-</font>  
202                write_strb <= {wr_strb5, wr_strb4, wr_strb3, wr_strb2, wr_strb1};
           <font color = "green">        ==></font>
203            else if(work_enable && ((beat_cnt <= beat_msb) && (beat_cnt >= beat_lsb)))
                    <font color = "green">-3-</font>  
204                write_strb <= write_strb >> 2;
           <font color = "green">        ==></font>
205            else
206                write_strb <= write_strb;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
211            if(~rst_n)
               <font color = "green">-1-</font>  
212                ram_wr_en <= 1'b0;
           <font color = "green">        ==></font>
213            else if(work_enable && ((beat_cnt <= beat_msb) && (beat_cnt >= beat_lsb)))
                    <font color = "green">-2-</font>  
214                ram_wr_en <= 1'b1;
           <font color = "green">        ==></font>
215            else
216                ram_wr_en <= 1'b0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
221            if(~rst_n)
               <font color = "green">-1-</font>  
222                ram_wr_addr <= 4'd0;
           <font color = "green">        ==></font>
223            else if(work_enable && ((beat_cnt <= beat_msb) && (beat_cnt >= beat_lsb)))
                    <font color = "green">-2-</font>  
224                ram_wr_addr <= write_addr[3:0];
           <font color = "green">        ==></font>
225            else
226                ram_wr_addr <= 4'd0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
231            if(~rst_n)
               <font color = "green">-1-</font>  
232                ram_wr_strb <= 2'd0;
           <font color = "green">        ==></font>
233            else if(work_enable && ((beat_cnt <= beat_msb) && (beat_cnt >= beat_lsb)))
                    <font color = "green">-2-</font>  
234                ram_wr_strb <= write_strb;
           <font color = "green">        ==></font>
235            else
236                ram_wr_strb <= 2'd0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
241            if(~rst_n)
               <font color = "green">-1-</font>  
242                ram_wr_data <= 32'd0;
           <font color = "green">        ==></font>
243            else if(work_enable && ((beat_cnt <= beat_msb) && (beat_cnt >= beat_lsb)))
                    <font color = "green">-2-</font>  
244                ram_wr_data <= wr_data;
           <font color = "green">        ==></font>
245            else
246                ram_wr_data <= 32'd0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_37'>
<a name="inst_tag_37_Line"></a>
<b>Line Coverage for Instance : <a href="mod4.html#inst_tag_37" >npu_tb.u_NPU.pe_control_weight.ram_wr_control_4</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>46</td><td>46</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>165</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>175</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>187</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>199</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>211</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>221</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>231</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>241</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
164                     begin
165        1/1              if(~rst_n)
166        1/1                  work_enable &lt;= 1'b0;
167        1/1              else if(wr_sop || (beat_cnt == beat_msb))
168        1/1                  work_enable &lt;= ~work_enable;
169                         else
170        1/1                  work_enable &lt;= work_enable;
171                     end
172                     
173                     always@(posedge clk or negedge rst_n)
174                     begin
175        1/1              if(~rst_n)
176        1/1                  beat_cnt &lt;= 1'b0;
177        1/1              else if(wr_sop || wr_eop)
178        1/1                  beat_cnt &lt;= 1'b0;
179        1/1              else if(work_enable)
180        1/1                  beat_cnt &lt;= beat_cnt + 1;
181                         else
182        1/1                  beat_cnt &lt;= beat_cnt;
183                     end
184                     
185                     always@(posedge clk or negedge rst_n)
186                     begin
187        1/1              if(~rst_n)
188        1/1                  write_addr &lt;= 20'd0;
189        1/1              else if(wr_sop)
190        1/1                  write_addr &lt;= {wr_addr5, wr_addr4, wr_addr3, wr_addr2, wr_addr1};
191        1/1              else if(work_enable &amp;&amp; ((beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb)))
192        1/1                  write_addr &lt;= write_addr &gt;&gt; 4;
193                         else
194        1/1                  write_addr &lt;= write_addr;
195                     end
196                     
197                     always@(posedge clk or negedge rst_n)
198                     begin
199        1/1              if(~rst_n)
200        1/1                  write_strb &lt;= 10'd0;
201        1/1              else if(wr_sop)
202        1/1                  write_strb &lt;= {wr_strb5, wr_strb4, wr_strb3, wr_strb2, wr_strb1};
203        1/1              else if(work_enable &amp;&amp; ((beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb)))
204        1/1                  write_strb &lt;= write_strb &gt;&gt; 2;
205                         else
206        1/1                  write_strb &lt;= write_strb;
207                     end
208                     
209                     always@(posedge clk or negedge rst_n)
210                     begin
211        1/1              if(~rst_n)
212        1/1                  ram_wr_en &lt;= 1'b0;
213        1/1              else if(work_enable &amp;&amp; ((beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb)))
214        1/1                  ram_wr_en &lt;= 1'b1;
215                         else
216        1/1                  ram_wr_en &lt;= 1'b0;
217                     end
218                     
219                     always@(posedge clk or negedge rst_n)
220                     begin
221        1/1              if(~rst_n)
222        1/1                  ram_wr_addr &lt;= 4'd0;
223        1/1              else if(work_enable &amp;&amp; ((beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb)))
224        1/1                  ram_wr_addr &lt;= write_addr[3:0];
225                         else
226        1/1                  ram_wr_addr &lt;= 4'd0;
227                     end
228                     
229                     always@(posedge clk or negedge rst_n)
230                     begin
231        1/1              if(~rst_n)
232        1/1                  ram_wr_strb &lt;= 2'd0;
233        1/1              else if(work_enable &amp;&amp; ((beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb)))
234        1/1                  ram_wr_strb &lt;= write_strb;
235                         else
236        1/1                  ram_wr_strb &lt;= 2'd0;
237                     end
238                     
239                     always@(posedge clk or negedge rst_n)
240                     begin
241        1/1              if(~rst_n)
242        1/1                  ram_wr_data &lt;= 32'd0;
243        1/1              else if(work_enable &amp;&amp; ((beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb)))
244        1/1                  ram_wr_data &lt;= wr_data;
245                         else
246        1/1                  ram_wr_data &lt;= 32'd0;
</pre>
<hr>
<a name="inst_tag_37_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod4.html#inst_tag_37" >npu_tb.u_NPU.pe_control_weight.ram_wr_control_4</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>30</td><td>18</td><td>60.00</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>30</td><td>18</td><td>60.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       167
 EXPRESSION (wr_sop || (beat_cnt == beat_msb))
             ---1--    -----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       177
 EXPRESSION (wr_sop || wr_eop)
             ---1--    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       191
 EXPRESSION (work_enable &amp;&amp; (beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb))
             -----1-----    -----------2----------    -----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       203
 EXPRESSION (work_enable &amp;&amp; (beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb))
             -----1-----    -----------2----------    -----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       213
 EXPRESSION (work_enable &amp;&amp; (beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb))
             -----1-----    -----------2----------    -----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       223
 EXPRESSION (work_enable &amp;&amp; (beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb))
             -----1-----    -----------2----------    -----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       233
 EXPRESSION (work_enable &amp;&amp; (beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb))
             -----1-----    -----------2----------    -----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       243
 EXPRESSION (work_enable &amp;&amp; (beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb))
             -----1-----    -----------2----------    -----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_37_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod4.html#inst_tag_37" >npu_tb.u_NPU.pe_control_weight.ram_wr_control_4</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">14</td>
<td class="rt">9</td>
<td class="rt">64.29 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">226</td>
<td class="rt">206</td>
<td class="rt">91.15 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">113</td>
<td class="rt">103</td>
<td class="rt">91.15 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">113</td>
<td class="rt">103</td>
<td class="rt">91.15 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">10</td>
<td class="rt">8</td>
<td class="rt">80.00 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">152</td>
<td class="rt">148</td>
<td class="rt">97.37 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">76</td>
<td class="rt">74</td>
<td class="rt">97.37 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">76</td>
<td class="rt">74</td>
<td class="rt">97.37 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Signals</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s7">
<td>Signal Bits</td>
<td class="rt">74</td>
<td class="rt">58</td>
<td class="rt">78.38 </td>
</tr><tr class="s7">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">29</td>
<td class="rt">78.38 </td>
</tr><tr class="s7">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">29</td>
<td class="rt">78.38 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_sop</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_eop</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ram_wr_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_strb[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_addr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_addr[3:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[31:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>work_enable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>beat_cnt[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>beat_cnt[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>write_addr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>write_addr[3:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_addr[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>write_addr[7:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_addr[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>write_addr[11:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_addr[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>write_addr[15:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_addr[17:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>write_addr[19:18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_strb[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_strb[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_37_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod4.html#inst_tag_37" >npu_tb.u_NPU.pe_control_weight.ram_wr_control_4</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">27</td>
<td class="rt">27</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">165</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">175</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">187</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">199</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">211</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">221</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">231</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">241</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
165            if(~rst_n)
               <font color = "green">-1-</font>  
166                work_enable <= 1'b0;
           <font color = "green">        ==></font>
167            else if(wr_sop || (beat_cnt == beat_msb))
                    <font color = "green">-2-</font>  
168                work_enable <= ~work_enable;
           <font color = "green">        ==></font>
169            else
170                work_enable <= work_enable;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
175            if(~rst_n)
               <font color = "green">-1-</font>  
176                beat_cnt <= 1'b0;
           <font color = "green">        ==></font>
177            else if(wr_sop || wr_eop)
                    <font color = "green">-2-</font>  
178                beat_cnt <= 1'b0;
           <font color = "green">        ==></font>
179            else if(work_enable)
                    <font color = "green">-3-</font>  
180                beat_cnt <= beat_cnt + 1;
           <font color = "green">        ==></font>
181            else
182                beat_cnt <= beat_cnt;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
187            if(~rst_n)
               <font color = "green">-1-</font>  
188                write_addr <= 20'd0;
           <font color = "green">        ==></font>
189            else if(wr_sop)
                    <font color = "green">-2-</font>  
190                write_addr <= {wr_addr5, wr_addr4, wr_addr3, wr_addr2, wr_addr1};
           <font color = "green">        ==></font>
191            else if(work_enable && ((beat_cnt <= beat_msb) && (beat_cnt >= beat_lsb)))
                    <font color = "green">-3-</font>  
192                write_addr <= write_addr >> 4;
           <font color = "green">        ==></font>
193            else
194                write_addr <= write_addr;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
199            if(~rst_n)
               <font color = "green">-1-</font>  
200                write_strb <= 10'd0;
           <font color = "green">        ==></font>
201            else if(wr_sop)
                    <font color = "green">-2-</font>  
202                write_strb <= {wr_strb5, wr_strb4, wr_strb3, wr_strb2, wr_strb1};
           <font color = "green">        ==></font>
203            else if(work_enable && ((beat_cnt <= beat_msb) && (beat_cnt >= beat_lsb)))
                    <font color = "green">-3-</font>  
204                write_strb <= write_strb >> 2;
           <font color = "green">        ==></font>
205            else
206                write_strb <= write_strb;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
211            if(~rst_n)
               <font color = "green">-1-</font>  
212                ram_wr_en <= 1'b0;
           <font color = "green">        ==></font>
213            else if(work_enable && ((beat_cnt <= beat_msb) && (beat_cnt >= beat_lsb)))
                    <font color = "green">-2-</font>  
214                ram_wr_en <= 1'b1;
           <font color = "green">        ==></font>
215            else
216                ram_wr_en <= 1'b0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
221            if(~rst_n)
               <font color = "green">-1-</font>  
222                ram_wr_addr <= 4'd0;
           <font color = "green">        ==></font>
223            else if(work_enable && ((beat_cnt <= beat_msb) && (beat_cnt >= beat_lsb)))
                    <font color = "green">-2-</font>  
224                ram_wr_addr <= write_addr[3:0];
           <font color = "green">        ==></font>
225            else
226                ram_wr_addr <= 4'd0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
231            if(~rst_n)
               <font color = "green">-1-</font>  
232                ram_wr_strb <= 2'd0;
           <font color = "green">        ==></font>
233            else if(work_enable && ((beat_cnt <= beat_msb) && (beat_cnt >= beat_lsb)))
                    <font color = "green">-2-</font>  
234                ram_wr_strb <= write_strb;
           <font color = "green">        ==></font>
235            else
236                ram_wr_strb <= 2'd0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
241            if(~rst_n)
               <font color = "green">-1-</font>  
242                ram_wr_data <= 32'd0;
           <font color = "green">        ==></font>
243            else if(work_enable && ((beat_cnt <= beat_msb) && (beat_cnt >= beat_lsb)))
                    <font color = "green">-2-</font>  
244                ram_wr_data <= wr_data;
           <font color = "green">        ==></font>
245            else
246                ram_wr_data <= 32'd0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_36'>
<a name="inst_tag_36_Line"></a>
<b>Line Coverage for Instance : <a href="mod4.html#inst_tag_36" >npu_tb.u_NPU.pe_control_weight.ram_wr_control_3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>46</td><td>46</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>165</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>175</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>187</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>199</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>211</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>221</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>231</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>241</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
164                     begin
165        1/1              if(~rst_n)
166        1/1                  work_enable &lt;= 1'b0;
167        1/1              else if(wr_sop || (beat_cnt == beat_msb))
168        1/1                  work_enable &lt;= ~work_enable;
169                         else
170        1/1                  work_enable &lt;= work_enable;
171                     end
172                     
173                     always@(posedge clk or negedge rst_n)
174                     begin
175        1/1              if(~rst_n)
176        1/1                  beat_cnt &lt;= 1'b0;
177        1/1              else if(wr_sop || wr_eop)
178        1/1                  beat_cnt &lt;= 1'b0;
179        1/1              else if(work_enable)
180        1/1                  beat_cnt &lt;= beat_cnt + 1;
181                         else
182        1/1                  beat_cnt &lt;= beat_cnt;
183                     end
184                     
185                     always@(posedge clk or negedge rst_n)
186                     begin
187        1/1              if(~rst_n)
188        1/1                  write_addr &lt;= 20'd0;
189        1/1              else if(wr_sop)
190        1/1                  write_addr &lt;= {wr_addr5, wr_addr4, wr_addr3, wr_addr2, wr_addr1};
191        1/1              else if(work_enable &amp;&amp; ((beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb)))
192        1/1                  write_addr &lt;= write_addr &gt;&gt; 4;
193                         else
194        1/1                  write_addr &lt;= write_addr;
195                     end
196                     
197                     always@(posedge clk or negedge rst_n)
198                     begin
199        1/1              if(~rst_n)
200        1/1                  write_strb &lt;= 10'd0;
201        1/1              else if(wr_sop)
202        1/1                  write_strb &lt;= {wr_strb5, wr_strb4, wr_strb3, wr_strb2, wr_strb1};
203        1/1              else if(work_enable &amp;&amp; ((beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb)))
204        1/1                  write_strb &lt;= write_strb &gt;&gt; 2;
205                         else
206        1/1                  write_strb &lt;= write_strb;
207                     end
208                     
209                     always@(posedge clk or negedge rst_n)
210                     begin
211        1/1              if(~rst_n)
212        1/1                  ram_wr_en &lt;= 1'b0;
213        1/1              else if(work_enable &amp;&amp; ((beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb)))
214        1/1                  ram_wr_en &lt;= 1'b1;
215                         else
216        1/1                  ram_wr_en &lt;= 1'b0;
217                     end
218                     
219                     always@(posedge clk or negedge rst_n)
220                     begin
221        1/1              if(~rst_n)
222        1/1                  ram_wr_addr &lt;= 4'd0;
223        1/1              else if(work_enable &amp;&amp; ((beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb)))
224        1/1                  ram_wr_addr &lt;= write_addr[3:0];
225                         else
226        1/1                  ram_wr_addr &lt;= 4'd0;
227                     end
228                     
229                     always@(posedge clk or negedge rst_n)
230                     begin
231        1/1              if(~rst_n)
232        1/1                  ram_wr_strb &lt;= 2'd0;
233        1/1              else if(work_enable &amp;&amp; ((beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb)))
234        1/1                  ram_wr_strb &lt;= write_strb;
235                         else
236        1/1                  ram_wr_strb &lt;= 2'd0;
237                     end
238                     
239                     always@(posedge clk or negedge rst_n)
240                     begin
241        1/1              if(~rst_n)
242        1/1                  ram_wr_data &lt;= 32'd0;
243        1/1              else if(work_enable &amp;&amp; ((beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb)))
244        1/1                  ram_wr_data &lt;= wr_data;
245                         else
246        1/1                  ram_wr_data &lt;= 32'd0;
</pre>
<hr>
<a name="inst_tag_36_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod4.html#inst_tag_36" >npu_tb.u_NPU.pe_control_weight.ram_wr_control_3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>30</td><td>18</td><td>60.00</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>30</td><td>18</td><td>60.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       167
 EXPRESSION (wr_sop || (beat_cnt == beat_msb))
             ---1--    -----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       177
 EXPRESSION (wr_sop || wr_eop)
             ---1--    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       191
 EXPRESSION (work_enable &amp;&amp; (beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb))
             -----1-----    -----------2----------    -----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       203
 EXPRESSION (work_enable &amp;&amp; (beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb))
             -----1-----    -----------2----------    -----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       213
 EXPRESSION (work_enable &amp;&amp; (beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb))
             -----1-----    -----------2----------    -----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       223
 EXPRESSION (work_enable &amp;&amp; (beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb))
             -----1-----    -----------2----------    -----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       233
 EXPRESSION (work_enable &amp;&amp; (beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb))
             -----1-----    -----------2----------    -----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       243
 EXPRESSION (work_enable &amp;&amp; (beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb))
             -----1-----    -----------2----------    -----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_36_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod4.html#inst_tag_36" >npu_tb.u_NPU.pe_control_weight.ram_wr_control_3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">14</td>
<td class="rt">11</td>
<td class="rt">78.57 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">226</td>
<td class="rt">208</td>
<td class="rt">92.04 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">113</td>
<td class="rt">104</td>
<td class="rt">92.04 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">113</td>
<td class="rt">104</td>
<td class="rt">92.04 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Ports</td>
<td class="rt">10</td>
<td class="rt">9</td>
<td class="rt">90.00 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">152</td>
<td class="rt">148</td>
<td class="rt">97.37 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">76</td>
<td class="rt">74</td>
<td class="rt">97.37 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">76</td>
<td class="rt">74</td>
<td class="rt">97.37 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Signals</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s8">
<td>Signal Bits</td>
<td class="rt">74</td>
<td class="rt">60</td>
<td class="rt">81.08 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">30</td>
<td class="rt">81.08 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">30</td>
<td class="rt">81.08 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_sop</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_eop</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ram_wr_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_strb[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_addr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[17:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[20:19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[31:22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>work_enable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>beat_cnt[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>beat_cnt[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>write_addr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_addr[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>write_addr[7:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_addr[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>write_addr[11:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_addr[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>write_addr[13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_addr[14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>write_addr[15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_addr[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>write_addr[17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_addr[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>write_addr[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_strb[9:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_36_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod4.html#inst_tag_36" >npu_tb.u_NPU.pe_control_weight.ram_wr_control_3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">27</td>
<td class="rt">27</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">165</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">175</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">187</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">199</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">211</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">221</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">231</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">241</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
165            if(~rst_n)
               <font color = "green">-1-</font>  
166                work_enable <= 1'b0;
           <font color = "green">        ==></font>
167            else if(wr_sop || (beat_cnt == beat_msb))
                    <font color = "green">-2-</font>  
168                work_enable <= ~work_enable;
           <font color = "green">        ==></font>
169            else
170                work_enable <= work_enable;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
175            if(~rst_n)
               <font color = "green">-1-</font>  
176                beat_cnt <= 1'b0;
           <font color = "green">        ==></font>
177            else if(wr_sop || wr_eop)
                    <font color = "green">-2-</font>  
178                beat_cnt <= 1'b0;
           <font color = "green">        ==></font>
179            else if(work_enable)
                    <font color = "green">-3-</font>  
180                beat_cnt <= beat_cnt + 1;
           <font color = "green">        ==></font>
181            else
182                beat_cnt <= beat_cnt;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
187            if(~rst_n)
               <font color = "green">-1-</font>  
188                write_addr <= 20'd0;
           <font color = "green">        ==></font>
189            else if(wr_sop)
                    <font color = "green">-2-</font>  
190                write_addr <= {wr_addr5, wr_addr4, wr_addr3, wr_addr2, wr_addr1};
           <font color = "green">        ==></font>
191            else if(work_enable && ((beat_cnt <= beat_msb) && (beat_cnt >= beat_lsb)))
                    <font color = "green">-3-</font>  
192                write_addr <= write_addr >> 4;
           <font color = "green">        ==></font>
193            else
194                write_addr <= write_addr;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
199            if(~rst_n)
               <font color = "green">-1-</font>  
200                write_strb <= 10'd0;
           <font color = "green">        ==></font>
201            else if(wr_sop)
                    <font color = "green">-2-</font>  
202                write_strb <= {wr_strb5, wr_strb4, wr_strb3, wr_strb2, wr_strb1};
           <font color = "green">        ==></font>
203            else if(work_enable && ((beat_cnt <= beat_msb) && (beat_cnt >= beat_lsb)))
                    <font color = "green">-3-</font>  
204                write_strb <= write_strb >> 2;
           <font color = "green">        ==></font>
205            else
206                write_strb <= write_strb;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
211            if(~rst_n)
               <font color = "green">-1-</font>  
212                ram_wr_en <= 1'b0;
           <font color = "green">        ==></font>
213            else if(work_enable && ((beat_cnt <= beat_msb) && (beat_cnt >= beat_lsb)))
                    <font color = "green">-2-</font>  
214                ram_wr_en <= 1'b1;
           <font color = "green">        ==></font>
215            else
216                ram_wr_en <= 1'b0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
221            if(~rst_n)
               <font color = "green">-1-</font>  
222                ram_wr_addr <= 4'd0;
           <font color = "green">        ==></font>
223            else if(work_enable && ((beat_cnt <= beat_msb) && (beat_cnt >= beat_lsb)))
                    <font color = "green">-2-</font>  
224                ram_wr_addr <= write_addr[3:0];
           <font color = "green">        ==></font>
225            else
226                ram_wr_addr <= 4'd0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
231            if(~rst_n)
               <font color = "green">-1-</font>  
232                ram_wr_strb <= 2'd0;
           <font color = "green">        ==></font>
233            else if(work_enable && ((beat_cnt <= beat_msb) && (beat_cnt >= beat_lsb)))
                    <font color = "green">-2-</font>  
234                ram_wr_strb <= write_strb;
           <font color = "green">        ==></font>
235            else
236                ram_wr_strb <= 2'd0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
241            if(~rst_n)
               <font color = "green">-1-</font>  
242                ram_wr_data <= 32'd0;
           <font color = "green">        ==></font>
243            else if(work_enable && ((beat_cnt <= beat_msb) && (beat_cnt >= beat_lsb)))
                    <font color = "green">-2-</font>  
244                ram_wr_data <= wr_data;
           <font color = "green">        ==></font>
245            else
246                ram_wr_data <= 32'd0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_34'>
<a name="inst_tag_34_Line"></a>
<b>Line Coverage for Instance : <a href="mod4.html#inst_tag_34" >npu_tb.u_NPU.pe_control_weight.ram_wr_control_1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>46</td><td>46</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>165</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>175</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>187</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>199</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>211</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>221</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>231</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>241</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
164                     begin
165        1/1              if(~rst_n)
166        1/1                  work_enable &lt;= 1'b0;
167        1/1              else if(wr_sop || (beat_cnt == beat_msb))
168        1/1                  work_enable &lt;= ~work_enable;
169                         else
170        1/1                  work_enable &lt;= work_enable;
171                     end
172                     
173                     always@(posedge clk or negedge rst_n)
174                     begin
175        1/1              if(~rst_n)
176        1/1                  beat_cnt &lt;= 1'b0;
177        1/1              else if(wr_sop || wr_eop)
178        1/1                  beat_cnt &lt;= 1'b0;
179        1/1              else if(work_enable)
180        1/1                  beat_cnt &lt;= beat_cnt + 1;
181                         else
182        1/1                  beat_cnt &lt;= beat_cnt;
183                     end
184                     
185                     always@(posedge clk or negedge rst_n)
186                     begin
187        1/1              if(~rst_n)
188        1/1                  write_addr &lt;= 20'd0;
189        1/1              else if(wr_sop)
190        1/1                  write_addr &lt;= {wr_addr5, wr_addr4, wr_addr3, wr_addr2, wr_addr1};
191        1/1              else if(work_enable &amp;&amp; ((beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb)))
192        1/1                  write_addr &lt;= write_addr &gt;&gt; 4;
193                         else
194        1/1                  write_addr &lt;= write_addr;
195                     end
196                     
197                     always@(posedge clk or negedge rst_n)
198                     begin
199        1/1              if(~rst_n)
200        1/1                  write_strb &lt;= 10'd0;
201        1/1              else if(wr_sop)
202        1/1                  write_strb &lt;= {wr_strb5, wr_strb4, wr_strb3, wr_strb2, wr_strb1};
203        1/1              else if(work_enable &amp;&amp; ((beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb)))
204        1/1                  write_strb &lt;= write_strb &gt;&gt; 2;
205                         else
206        1/1                  write_strb &lt;= write_strb;
207                     end
208                     
209                     always@(posedge clk or negedge rst_n)
210                     begin
211        1/1              if(~rst_n)
212        1/1                  ram_wr_en &lt;= 1'b0;
213        1/1              else if(work_enable &amp;&amp; ((beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb)))
214        1/1                  ram_wr_en &lt;= 1'b1;
215                         else
216        1/1                  ram_wr_en &lt;= 1'b0;
217                     end
218                     
219                     always@(posedge clk or negedge rst_n)
220                     begin
221        1/1              if(~rst_n)
222        1/1                  ram_wr_addr &lt;= 4'd0;
223        1/1              else if(work_enable &amp;&amp; ((beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb)))
224        1/1                  ram_wr_addr &lt;= write_addr[3:0];
225                         else
226        1/1                  ram_wr_addr &lt;= 4'd0;
227                     end
228                     
229                     always@(posedge clk or negedge rst_n)
230                     begin
231        1/1              if(~rst_n)
232        1/1                  ram_wr_strb &lt;= 2'd0;
233        1/1              else if(work_enable &amp;&amp; ((beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb)))
234        1/1                  ram_wr_strb &lt;= write_strb;
235                         else
236        1/1                  ram_wr_strb &lt;= 2'd0;
237                     end
238                     
239                     always@(posedge clk or negedge rst_n)
240                     begin
241        1/1              if(~rst_n)
242        1/1                  ram_wr_data &lt;= 32'd0;
243        1/1              else if(work_enable &amp;&amp; ((beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb)))
244        1/1                  ram_wr_data &lt;= wr_data;
245                         else
246        1/1                  ram_wr_data &lt;= 32'd0;
</pre>
<hr>
<a name="inst_tag_34_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod4.html#inst_tag_34" >npu_tb.u_NPU.pe_control_weight.ram_wr_control_1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>30</td><td>18</td><td>60.00</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>30</td><td>18</td><td>60.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       167
 EXPRESSION (wr_sop || (beat_cnt == beat_msb))
             ---1--    -----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       177
 EXPRESSION (wr_sop || wr_eop)
             ---1--    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       191
 EXPRESSION (work_enable &amp;&amp; (beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb))
             -----1-----    -----------2----------    -----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       203
 EXPRESSION (work_enable &amp;&amp; (beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb))
             -----1-----    -----------2----------    -----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       213
 EXPRESSION (work_enable &amp;&amp; (beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb))
             -----1-----    -----------2----------    -----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       223
 EXPRESSION (work_enable &amp;&amp; (beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb))
             -----1-----    -----------2----------    -----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       233
 EXPRESSION (work_enable &amp;&amp; (beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb))
             -----1-----    -----------2----------    -----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       243
 EXPRESSION (work_enable &amp;&amp; (beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb))
             -----1-----    -----------2----------    -----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_34_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod4.html#inst_tag_34" >npu_tb.u_NPU.pe_control_weight.ram_wr_control_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">14</td>
<td class="rt">12</td>
<td class="rt">85.71 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">226</td>
<td class="rt">210</td>
<td class="rt">92.92 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">113</td>
<td class="rt">105</td>
<td class="rt">92.92 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">113</td>
<td class="rt">105</td>
<td class="rt">92.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">152</td>
<td class="rt">152</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">76</td>
<td class="rt">76</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">76</td>
<td class="rt">76</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Signals</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s7">
<td>Signal Bits</td>
<td class="rt">74</td>
<td class="rt">58</td>
<td class="rt">78.38 </td>
</tr><tr class="s7">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">29</td>
<td class="rt">78.38 </td>
</tr><tr class="s7">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">29</td>
<td class="rt">78.38 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_sop</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_eop</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ram_wr_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_strb[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_addr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>work_enable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>beat_cnt[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>beat_cnt[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>write_addr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_addr[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>write_addr[7:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_addr[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>write_addr[11:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_addr[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>write_addr[15:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_addr[18:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>write_addr[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_strb[9:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_34_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod4.html#inst_tag_34" >npu_tb.u_NPU.pe_control_weight.ram_wr_control_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">27</td>
<td class="rt">27</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">165</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">175</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">187</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">199</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">211</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">221</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">231</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">241</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
165            if(~rst_n)
               <font color = "green">-1-</font>  
166                work_enable <= 1'b0;
           <font color = "green">        ==></font>
167            else if(wr_sop || (beat_cnt == beat_msb))
                    <font color = "green">-2-</font>  
168                work_enable <= ~work_enable;
           <font color = "green">        ==></font>
169            else
170                work_enable <= work_enable;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
175            if(~rst_n)
               <font color = "green">-1-</font>  
176                beat_cnt <= 1'b0;
           <font color = "green">        ==></font>
177            else if(wr_sop || wr_eop)
                    <font color = "green">-2-</font>  
178                beat_cnt <= 1'b0;
           <font color = "green">        ==></font>
179            else if(work_enable)
                    <font color = "green">-3-</font>  
180                beat_cnt <= beat_cnt + 1;
           <font color = "green">        ==></font>
181            else
182                beat_cnt <= beat_cnt;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
187            if(~rst_n)
               <font color = "green">-1-</font>  
188                write_addr <= 20'd0;
           <font color = "green">        ==></font>
189            else if(wr_sop)
                    <font color = "green">-2-</font>  
190                write_addr <= {wr_addr5, wr_addr4, wr_addr3, wr_addr2, wr_addr1};
           <font color = "green">        ==></font>
191            else if(work_enable && ((beat_cnt <= beat_msb) && (beat_cnt >= beat_lsb)))
                    <font color = "green">-3-</font>  
192                write_addr <= write_addr >> 4;
           <font color = "green">        ==></font>
193            else
194                write_addr <= write_addr;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
199            if(~rst_n)
               <font color = "green">-1-</font>  
200                write_strb <= 10'd0;
           <font color = "green">        ==></font>
201            else if(wr_sop)
                    <font color = "green">-2-</font>  
202                write_strb <= {wr_strb5, wr_strb4, wr_strb3, wr_strb2, wr_strb1};
           <font color = "green">        ==></font>
203            else if(work_enable && ((beat_cnt <= beat_msb) && (beat_cnt >= beat_lsb)))
                    <font color = "green">-3-</font>  
204                write_strb <= write_strb >> 2;
           <font color = "green">        ==></font>
205            else
206                write_strb <= write_strb;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
211            if(~rst_n)
               <font color = "green">-1-</font>  
212                ram_wr_en <= 1'b0;
           <font color = "green">        ==></font>
213            else if(work_enable && ((beat_cnt <= beat_msb) && (beat_cnt >= beat_lsb)))
                    <font color = "green">-2-</font>  
214                ram_wr_en <= 1'b1;
           <font color = "green">        ==></font>
215            else
216                ram_wr_en <= 1'b0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
221            if(~rst_n)
               <font color = "green">-1-</font>  
222                ram_wr_addr <= 4'd0;
           <font color = "green">        ==></font>
223            else if(work_enable && ((beat_cnt <= beat_msb) && (beat_cnt >= beat_lsb)))
                    <font color = "green">-2-</font>  
224                ram_wr_addr <= write_addr[3:0];
           <font color = "green">        ==></font>
225            else
226                ram_wr_addr <= 4'd0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
231            if(~rst_n)
               <font color = "green">-1-</font>  
232                ram_wr_strb <= 2'd0;
           <font color = "green">        ==></font>
233            else if(work_enable && ((beat_cnt <= beat_msb) && (beat_cnt >= beat_lsb)))
                    <font color = "green">-2-</font>  
234                ram_wr_strb <= write_strb;
           <font color = "green">        ==></font>
235            else
236                ram_wr_strb <= 2'd0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
241            if(~rst_n)
               <font color = "green">-1-</font>  
242                ram_wr_data <= 32'd0;
           <font color = "green">        ==></font>
243            else if(work_enable && ((beat_cnt <= beat_msb) && (beat_cnt >= beat_lsb)))
                    <font color = "green">-2-</font>  
244                ram_wr_data <= wr_data;
           <font color = "green">        ==></font>
245            else
246                ram_wr_data <= 32'd0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_39'>
<a name="inst_tag_39_Line"></a>
<b>Line Coverage for Instance : <a href="mod4.html#inst_tag_39" >npu_tb.u_NPU.pe_control_weight.ram_wr_control_6</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>46</td><td>46</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>165</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>175</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>187</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>199</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>211</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>221</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>231</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>241</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
164                     begin
165        1/1              if(~rst_n)
166        1/1                  work_enable &lt;= 1'b0;
167        1/1              else if(wr_sop || (beat_cnt == beat_msb))
168        1/1                  work_enable &lt;= ~work_enable;
169                         else
170        1/1                  work_enable &lt;= work_enable;
171                     end
172                     
173                     always@(posedge clk or negedge rst_n)
174                     begin
175        1/1              if(~rst_n)
176        1/1                  beat_cnt &lt;= 1'b0;
177        1/1              else if(wr_sop || wr_eop)
178        1/1                  beat_cnt &lt;= 1'b0;
179        1/1              else if(work_enable)
180        1/1                  beat_cnt &lt;= beat_cnt + 1;
181                         else
182        1/1                  beat_cnt &lt;= beat_cnt;
183                     end
184                     
185                     always@(posedge clk or negedge rst_n)
186                     begin
187        1/1              if(~rst_n)
188        1/1                  write_addr &lt;= 20'd0;
189        1/1              else if(wr_sop)
190        1/1                  write_addr &lt;= {wr_addr5, wr_addr4, wr_addr3, wr_addr2, wr_addr1};
191        1/1              else if(work_enable &amp;&amp; ((beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb)))
192        1/1                  write_addr &lt;= write_addr &gt;&gt; 4;
193                         else
194        1/1                  write_addr &lt;= write_addr;
195                     end
196                     
197                     always@(posedge clk or negedge rst_n)
198                     begin
199        1/1              if(~rst_n)
200        1/1                  write_strb &lt;= 10'd0;
201        1/1              else if(wr_sop)
202        1/1                  write_strb &lt;= {wr_strb5, wr_strb4, wr_strb3, wr_strb2, wr_strb1};
203        1/1              else if(work_enable &amp;&amp; ((beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb)))
204        1/1                  write_strb &lt;= write_strb &gt;&gt; 2;
205                         else
206        1/1                  write_strb &lt;= write_strb;
207                     end
208                     
209                     always@(posedge clk or negedge rst_n)
210                     begin
211        1/1              if(~rst_n)
212        1/1                  ram_wr_en &lt;= 1'b0;
213        1/1              else if(work_enable &amp;&amp; ((beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb)))
214        1/1                  ram_wr_en &lt;= 1'b1;
215                         else
216        1/1                  ram_wr_en &lt;= 1'b0;
217                     end
218                     
219                     always@(posedge clk or negedge rst_n)
220                     begin
221        1/1              if(~rst_n)
222        1/1                  ram_wr_addr &lt;= 4'd0;
223        1/1              else if(work_enable &amp;&amp; ((beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb)))
224        1/1                  ram_wr_addr &lt;= write_addr[3:0];
225                         else
226        1/1                  ram_wr_addr &lt;= 4'd0;
227                     end
228                     
229                     always@(posedge clk or negedge rst_n)
230                     begin
231        1/1              if(~rst_n)
232        1/1                  ram_wr_strb &lt;= 2'd0;
233        1/1              else if(work_enable &amp;&amp; ((beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb)))
234        1/1                  ram_wr_strb &lt;= write_strb;
235                         else
236        1/1                  ram_wr_strb &lt;= 2'd0;
237                     end
238                     
239                     always@(posedge clk or negedge rst_n)
240                     begin
241        1/1              if(~rst_n)
242        1/1                  ram_wr_data &lt;= 32'd0;
243        1/1              else if(work_enable &amp;&amp; ((beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb)))
244        1/1                  ram_wr_data &lt;= wr_data;
245                         else
246        1/1                  ram_wr_data &lt;= 32'd0;
</pre>
<hr>
<a name="inst_tag_39_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod4.html#inst_tag_39" >npu_tb.u_NPU.pe_control_weight.ram_wr_control_6</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>30</td><td>18</td><td>60.00</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>30</td><td>18</td><td>60.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       167
 EXPRESSION (wr_sop || (beat_cnt == beat_msb))
             ---1--    -----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       177
 EXPRESSION (wr_sop || wr_eop)
             ---1--    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       191
 EXPRESSION (work_enable &amp;&amp; (beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb))
             -----1-----    -----------2----------    -----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       203
 EXPRESSION (work_enable &amp;&amp; (beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb))
             -----1-----    -----------2----------    -----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       213
 EXPRESSION (work_enable &amp;&amp; (beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb))
             -----1-----    -----------2----------    -----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       223
 EXPRESSION (work_enable &amp;&amp; (beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb))
             -----1-----    -----------2----------    -----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       233
 EXPRESSION (work_enable &amp;&amp; (beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb))
             -----1-----    -----------2----------    -----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       243
 EXPRESSION (work_enable &amp;&amp; (beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb))
             -----1-----    -----------2----------    -----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_39_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod4.html#inst_tag_39" >npu_tb.u_NPU.pe_control_weight.ram_wr_control_6</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">14</td>
<td class="rt">11</td>
<td class="rt">78.57 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">226</td>
<td class="rt">212</td>
<td class="rt">93.81 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">113</td>
<td class="rt">106</td>
<td class="rt">93.81 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">113</td>
<td class="rt">106</td>
<td class="rt">93.81 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Ports</td>
<td class="rt">10</td>
<td class="rt">9</td>
<td class="rt">90.00 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">152</td>
<td class="rt">150</td>
<td class="rt">98.68 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">76</td>
<td class="rt">75</td>
<td class="rt">98.68 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">76</td>
<td class="rt">75</td>
<td class="rt">98.68 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Signals</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s8">
<td>Signal Bits</td>
<td class="rt">74</td>
<td class="rt">62</td>
<td class="rt">83.78 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">31</td>
<td class="rt">83.78 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">31</td>
<td class="rt">83.78 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_sop</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_eop</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ram_wr_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_strb[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_addr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_addr[3:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>work_enable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>beat_cnt[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_addr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>write_addr[3:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_addr[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>write_addr[7:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_addr[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>write_addr[11:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_addr[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>write_addr[15:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_addr[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>write_addr[19:17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_strb[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_strb[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_39_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod4.html#inst_tag_39" >npu_tb.u_NPU.pe_control_weight.ram_wr_control_6</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">27</td>
<td class="rt">27</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">165</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">175</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">187</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">199</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">211</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">221</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">231</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">241</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
165            if(~rst_n)
               <font color = "green">-1-</font>  
166                work_enable <= 1'b0;
           <font color = "green">        ==></font>
167            else if(wr_sop || (beat_cnt == beat_msb))
                    <font color = "green">-2-</font>  
168                work_enable <= ~work_enable;
           <font color = "green">        ==></font>
169            else
170                work_enable <= work_enable;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
175            if(~rst_n)
               <font color = "green">-1-</font>  
176                beat_cnt <= 1'b0;
           <font color = "green">        ==></font>
177            else if(wr_sop || wr_eop)
                    <font color = "green">-2-</font>  
178                beat_cnt <= 1'b0;
           <font color = "green">        ==></font>
179            else if(work_enable)
                    <font color = "green">-3-</font>  
180                beat_cnt <= beat_cnt + 1;
           <font color = "green">        ==></font>
181            else
182                beat_cnt <= beat_cnt;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
187            if(~rst_n)
               <font color = "green">-1-</font>  
188                write_addr <= 20'd0;
           <font color = "green">        ==></font>
189            else if(wr_sop)
                    <font color = "green">-2-</font>  
190                write_addr <= {wr_addr5, wr_addr4, wr_addr3, wr_addr2, wr_addr1};
           <font color = "green">        ==></font>
191            else if(work_enable && ((beat_cnt <= beat_msb) && (beat_cnt >= beat_lsb)))
                    <font color = "green">-3-</font>  
192                write_addr <= write_addr >> 4;
           <font color = "green">        ==></font>
193            else
194                write_addr <= write_addr;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
199            if(~rst_n)
               <font color = "green">-1-</font>  
200                write_strb <= 10'd0;
           <font color = "green">        ==></font>
201            else if(wr_sop)
                    <font color = "green">-2-</font>  
202                write_strb <= {wr_strb5, wr_strb4, wr_strb3, wr_strb2, wr_strb1};
           <font color = "green">        ==></font>
203            else if(work_enable && ((beat_cnt <= beat_msb) && (beat_cnt >= beat_lsb)))
                    <font color = "green">-3-</font>  
204                write_strb <= write_strb >> 2;
           <font color = "green">        ==></font>
205            else
206                write_strb <= write_strb;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
211            if(~rst_n)
               <font color = "green">-1-</font>  
212                ram_wr_en <= 1'b0;
           <font color = "green">        ==></font>
213            else if(work_enable && ((beat_cnt <= beat_msb) && (beat_cnt >= beat_lsb)))
                    <font color = "green">-2-</font>  
214                ram_wr_en <= 1'b1;
           <font color = "green">        ==></font>
215            else
216                ram_wr_en <= 1'b0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
221            if(~rst_n)
               <font color = "green">-1-</font>  
222                ram_wr_addr <= 4'd0;
           <font color = "green">        ==></font>
223            else if(work_enable && ((beat_cnt <= beat_msb) && (beat_cnt >= beat_lsb)))
                    <font color = "green">-2-</font>  
224                ram_wr_addr <= write_addr[3:0];
           <font color = "green">        ==></font>
225            else
226                ram_wr_addr <= 4'd0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
231            if(~rst_n)
               <font color = "green">-1-</font>  
232                ram_wr_strb <= 2'd0;
           <font color = "green">        ==></font>
233            else if(work_enable && ((beat_cnt <= beat_msb) && (beat_cnt >= beat_lsb)))
                    <font color = "green">-2-</font>  
234                ram_wr_strb <= write_strb;
           <font color = "green">        ==></font>
235            else
236                ram_wr_strb <= 2'd0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
241            if(~rst_n)
               <font color = "green">-1-</font>  
242                ram_wr_data <= 32'd0;
           <font color = "green">        ==></font>
243            else if(work_enable && ((beat_cnt <= beat_msb) && (beat_cnt >= beat_lsb)))
                    <font color = "green">-2-</font>  
244                ram_wr_data <= wr_data;
           <font color = "green">        ==></font>
245            else
246                ram_wr_data <= 32'd0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_38'>
<a name="inst_tag_38_Line"></a>
<b>Line Coverage for Instance : <a href="mod4.html#inst_tag_38" >npu_tb.u_NPU.pe_control_weight.ram_wr_control_5</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>46</td><td>46</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>165</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>175</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>187</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>199</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>211</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>221</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>231</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>241</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
164                     begin
165        1/1              if(~rst_n)
166        1/1                  work_enable &lt;= 1'b0;
167        1/1              else if(wr_sop || (beat_cnt == beat_msb))
168        1/1                  work_enable &lt;= ~work_enable;
169                         else
170        1/1                  work_enable &lt;= work_enable;
171                     end
172                     
173                     always@(posedge clk or negedge rst_n)
174                     begin
175        1/1              if(~rst_n)
176        1/1                  beat_cnt &lt;= 1'b0;
177        1/1              else if(wr_sop || wr_eop)
178        1/1                  beat_cnt &lt;= 1'b0;
179        1/1              else if(work_enable)
180        1/1                  beat_cnt &lt;= beat_cnt + 1;
181                         else
182        1/1                  beat_cnt &lt;= beat_cnt;
183                     end
184                     
185                     always@(posedge clk or negedge rst_n)
186                     begin
187        1/1              if(~rst_n)
188        1/1                  write_addr &lt;= 20'd0;
189        1/1              else if(wr_sop)
190        1/1                  write_addr &lt;= {wr_addr5, wr_addr4, wr_addr3, wr_addr2, wr_addr1};
191        1/1              else if(work_enable &amp;&amp; ((beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb)))
192        1/1                  write_addr &lt;= write_addr &gt;&gt; 4;
193                         else
194        1/1                  write_addr &lt;= write_addr;
195                     end
196                     
197                     always@(posedge clk or negedge rst_n)
198                     begin
199        1/1              if(~rst_n)
200        1/1                  write_strb &lt;= 10'd0;
201        1/1              else if(wr_sop)
202        1/1                  write_strb &lt;= {wr_strb5, wr_strb4, wr_strb3, wr_strb2, wr_strb1};
203        1/1              else if(work_enable &amp;&amp; ((beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb)))
204        1/1                  write_strb &lt;= write_strb &gt;&gt; 2;
205                         else
206        1/1                  write_strb &lt;= write_strb;
207                     end
208                     
209                     always@(posedge clk or negedge rst_n)
210                     begin
211        1/1              if(~rst_n)
212        1/1                  ram_wr_en &lt;= 1'b0;
213        1/1              else if(work_enable &amp;&amp; ((beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb)))
214        1/1                  ram_wr_en &lt;= 1'b1;
215                         else
216        1/1                  ram_wr_en &lt;= 1'b0;
217                     end
218                     
219                     always@(posedge clk or negedge rst_n)
220                     begin
221        1/1              if(~rst_n)
222        1/1                  ram_wr_addr &lt;= 4'd0;
223        1/1              else if(work_enable &amp;&amp; ((beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb)))
224        1/1                  ram_wr_addr &lt;= write_addr[3:0];
225                         else
226        1/1                  ram_wr_addr &lt;= 4'd0;
227                     end
228                     
229                     always@(posedge clk or negedge rst_n)
230                     begin
231        1/1              if(~rst_n)
232        1/1                  ram_wr_strb &lt;= 2'd0;
233        1/1              else if(work_enable &amp;&amp; ((beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb)))
234        1/1                  ram_wr_strb &lt;= write_strb;
235                         else
236        1/1                  ram_wr_strb &lt;= 2'd0;
237                     end
238                     
239                     always@(posedge clk or negedge rst_n)
240                     begin
241        1/1              if(~rst_n)
242        1/1                  ram_wr_data &lt;= 32'd0;
243        1/1              else if(work_enable &amp;&amp; ((beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb)))
244        1/1                  ram_wr_data &lt;= wr_data;
245                         else
246        1/1                  ram_wr_data &lt;= 32'd0;
</pre>
<hr>
<a name="inst_tag_38_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod4.html#inst_tag_38" >npu_tb.u_NPU.pe_control_weight.ram_wr_control_5</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>30</td><td>18</td><td>60.00</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>30</td><td>18</td><td>60.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       167
 EXPRESSION (wr_sop || (beat_cnt == beat_msb))
             ---1--    -----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       177
 EXPRESSION (wr_sop || wr_eop)
             ---1--    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       191
 EXPRESSION (work_enable &amp;&amp; (beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb))
             -----1-----    -----------2----------    -----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       203
 EXPRESSION (work_enable &amp;&amp; (beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb))
             -----1-----    -----------2----------    -----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       213
 EXPRESSION (work_enable &amp;&amp; (beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb))
             -----1-----    -----------2----------    -----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       223
 EXPRESSION (work_enable &amp;&amp; (beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb))
             -----1-----    -----------2----------    -----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       233
 EXPRESSION (work_enable &amp;&amp; (beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb))
             -----1-----    -----------2----------    -----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       243
 EXPRESSION (work_enable &amp;&amp; (beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb))
             -----1-----    -----------2----------    -----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_38_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod4.html#inst_tag_38" >npu_tb.u_NPU.pe_control_weight.ram_wr_control_5</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">14</td>
<td class="rt">12</td>
<td class="rt">85.71 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">226</td>
<td class="rt">214</td>
<td class="rt">94.69 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">113</td>
<td class="rt">107</td>
<td class="rt">94.69 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">113</td>
<td class="rt">107</td>
<td class="rt">94.69 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">152</td>
<td class="rt">152</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">76</td>
<td class="rt">76</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">76</td>
<td class="rt">76</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Signals</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s8">
<td>Signal Bits</td>
<td class="rt">74</td>
<td class="rt">62</td>
<td class="rt">83.78 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">31</td>
<td class="rt">83.78 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">31</td>
<td class="rt">83.78 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_sop</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_eop</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ram_wr_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_strb[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_addr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>work_enable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>beat_cnt[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>beat_cnt[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>write_addr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_addr[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>write_addr[7:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_addr[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>write_addr[11:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_addr[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>write_addr[15:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_addr[17:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>write_addr[19:18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_strb[9:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_38_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod4.html#inst_tag_38" >npu_tb.u_NPU.pe_control_weight.ram_wr_control_5</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">27</td>
<td class="rt">27</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">165</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">175</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">187</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">199</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">211</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">221</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">231</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">241</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
165            if(~rst_n)
               <font color = "green">-1-</font>  
166                work_enable <= 1'b0;
           <font color = "green">        ==></font>
167            else if(wr_sop || (beat_cnt == beat_msb))
                    <font color = "green">-2-</font>  
168                work_enable <= ~work_enable;
           <font color = "green">        ==></font>
169            else
170                work_enable <= work_enable;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
175            if(~rst_n)
               <font color = "green">-1-</font>  
176                beat_cnt <= 1'b0;
           <font color = "green">        ==></font>
177            else if(wr_sop || wr_eop)
                    <font color = "green">-2-</font>  
178                beat_cnt <= 1'b0;
           <font color = "green">        ==></font>
179            else if(work_enable)
                    <font color = "green">-3-</font>  
180                beat_cnt <= beat_cnt + 1;
           <font color = "green">        ==></font>
181            else
182                beat_cnt <= beat_cnt;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
187            if(~rst_n)
               <font color = "green">-1-</font>  
188                write_addr <= 20'd0;
           <font color = "green">        ==></font>
189            else if(wr_sop)
                    <font color = "green">-2-</font>  
190                write_addr <= {wr_addr5, wr_addr4, wr_addr3, wr_addr2, wr_addr1};
           <font color = "green">        ==></font>
191            else if(work_enable && ((beat_cnt <= beat_msb) && (beat_cnt >= beat_lsb)))
                    <font color = "green">-3-</font>  
192                write_addr <= write_addr >> 4;
           <font color = "green">        ==></font>
193            else
194                write_addr <= write_addr;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
199            if(~rst_n)
               <font color = "green">-1-</font>  
200                write_strb <= 10'd0;
           <font color = "green">        ==></font>
201            else if(wr_sop)
                    <font color = "green">-2-</font>  
202                write_strb <= {wr_strb5, wr_strb4, wr_strb3, wr_strb2, wr_strb1};
           <font color = "green">        ==></font>
203            else if(work_enable && ((beat_cnt <= beat_msb) && (beat_cnt >= beat_lsb)))
                    <font color = "green">-3-</font>  
204                write_strb <= write_strb >> 2;
           <font color = "green">        ==></font>
205            else
206                write_strb <= write_strb;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
211            if(~rst_n)
               <font color = "green">-1-</font>  
212                ram_wr_en <= 1'b0;
           <font color = "green">        ==></font>
213            else if(work_enable && ((beat_cnt <= beat_msb) && (beat_cnt >= beat_lsb)))
                    <font color = "green">-2-</font>  
214                ram_wr_en <= 1'b1;
           <font color = "green">        ==></font>
215            else
216                ram_wr_en <= 1'b0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
221            if(~rst_n)
               <font color = "green">-1-</font>  
222                ram_wr_addr <= 4'd0;
           <font color = "green">        ==></font>
223            else if(work_enable && ((beat_cnt <= beat_msb) && (beat_cnt >= beat_lsb)))
                    <font color = "green">-2-</font>  
224                ram_wr_addr <= write_addr[3:0];
           <font color = "green">        ==></font>
225            else
226                ram_wr_addr <= 4'd0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
231            if(~rst_n)
               <font color = "green">-1-</font>  
232                ram_wr_strb <= 2'd0;
           <font color = "green">        ==></font>
233            else if(work_enable && ((beat_cnt <= beat_msb) && (beat_cnt >= beat_lsb)))
                    <font color = "green">-2-</font>  
234                ram_wr_strb <= write_strb;
           <font color = "green">        ==></font>
235            else
236                ram_wr_strb <= 2'd0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
241            if(~rst_n)
               <font color = "green">-1-</font>  
242                ram_wr_data <= 32'd0;
           <font color = "green">        ==></font>
243            else if(work_enable && ((beat_cnt <= beat_msb) && (beat_cnt >= beat_lsb)))
                    <font color = "green">-2-</font>  
244                ram_wr_data <= wr_data;
           <font color = "green">        ==></font>
245            else
246                ram_wr_data <= 32'd0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_40'>
<a name="inst_tag_40_Line"></a>
<b>Line Coverage for Instance : <a href="mod4.html#inst_tag_40" >npu_tb.u_NPU.pe_control_weight.ram_wr_control_7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>46</td><td>46</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>165</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>175</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>187</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>199</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>211</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>221</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>231</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>241</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
164                     begin
165        1/1              if(~rst_n)
166        1/1                  work_enable &lt;= 1'b0;
167        1/1              else if(wr_sop || (beat_cnt == beat_msb))
168        1/1                  work_enable &lt;= ~work_enable;
169                         else
170        1/1                  work_enable &lt;= work_enable;
171                     end
172                     
173                     always@(posedge clk or negedge rst_n)
174                     begin
175        1/1              if(~rst_n)
176        1/1                  beat_cnt &lt;= 1'b0;
177        1/1              else if(wr_sop || wr_eop)
178        1/1                  beat_cnt &lt;= 1'b0;
179        1/1              else if(work_enable)
180        1/1                  beat_cnt &lt;= beat_cnt + 1;
181                         else
182        1/1                  beat_cnt &lt;= beat_cnt;
183                     end
184                     
185                     always@(posedge clk or negedge rst_n)
186                     begin
187        1/1              if(~rst_n)
188        1/1                  write_addr &lt;= 20'd0;
189        1/1              else if(wr_sop)
190        1/1                  write_addr &lt;= {wr_addr5, wr_addr4, wr_addr3, wr_addr2, wr_addr1};
191        1/1              else if(work_enable &amp;&amp; ((beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb)))
192        1/1                  write_addr &lt;= write_addr &gt;&gt; 4;
193                         else
194        1/1                  write_addr &lt;= write_addr;
195                     end
196                     
197                     always@(posedge clk or negedge rst_n)
198                     begin
199        1/1              if(~rst_n)
200        1/1                  write_strb &lt;= 10'd0;
201        1/1              else if(wr_sop)
202        1/1                  write_strb &lt;= {wr_strb5, wr_strb4, wr_strb3, wr_strb2, wr_strb1};
203        1/1              else if(work_enable &amp;&amp; ((beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb)))
204        1/1                  write_strb &lt;= write_strb &gt;&gt; 2;
205                         else
206        1/1                  write_strb &lt;= write_strb;
207                     end
208                     
209                     always@(posedge clk or negedge rst_n)
210                     begin
211        1/1              if(~rst_n)
212        1/1                  ram_wr_en &lt;= 1'b0;
213        1/1              else if(work_enable &amp;&amp; ((beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb)))
214        1/1                  ram_wr_en &lt;= 1'b1;
215                         else
216        1/1                  ram_wr_en &lt;= 1'b0;
217                     end
218                     
219                     always@(posedge clk or negedge rst_n)
220                     begin
221        1/1              if(~rst_n)
222        1/1                  ram_wr_addr &lt;= 4'd0;
223        1/1              else if(work_enable &amp;&amp; ((beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb)))
224        1/1                  ram_wr_addr &lt;= write_addr[3:0];
225                         else
226        1/1                  ram_wr_addr &lt;= 4'd0;
227                     end
228                     
229                     always@(posedge clk or negedge rst_n)
230                     begin
231        1/1              if(~rst_n)
232        1/1                  ram_wr_strb &lt;= 2'd0;
233        1/1              else if(work_enable &amp;&amp; ((beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb)))
234        1/1                  ram_wr_strb &lt;= write_strb;
235                         else
236        1/1                  ram_wr_strb &lt;= 2'd0;
237                     end
238                     
239                     always@(posedge clk or negedge rst_n)
240                     begin
241        1/1              if(~rst_n)
242        1/1                  ram_wr_data &lt;= 32'd0;
243        1/1              else if(work_enable &amp;&amp; ((beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb)))
244        1/1                  ram_wr_data &lt;= wr_data;
245                         else
246        1/1                  ram_wr_data &lt;= 32'd0;
</pre>
<hr>
<a name="inst_tag_40_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod4.html#inst_tag_40" >npu_tb.u_NPU.pe_control_weight.ram_wr_control_7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>30</td><td>18</td><td>60.00</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>30</td><td>18</td><td>60.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       167
 EXPRESSION (wr_sop || (beat_cnt == beat_msb))
             ---1--    -----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       177
 EXPRESSION (wr_sop || wr_eop)
             ---1--    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       191
 EXPRESSION (work_enable &amp;&amp; (beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb))
             -----1-----    -----------2----------    -----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       203
 EXPRESSION (work_enable &amp;&amp; (beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb))
             -----1-----    -----------2----------    -----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       213
 EXPRESSION (work_enable &amp;&amp; (beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb))
             -----1-----    -----------2----------    -----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       223
 EXPRESSION (work_enable &amp;&amp; (beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb))
             -----1-----    -----------2----------    -----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       233
 EXPRESSION (work_enable &amp;&amp; (beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb))
             -----1-----    -----------2----------    -----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       243
 EXPRESSION (work_enable &amp;&amp; (beat_cnt &lt;= beat_msb) &amp;&amp; (beat_cnt &gt;= beat_lsb))
             -----1-----    -----------2----------    -----------3----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_40_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod4.html#inst_tag_40" >npu_tb.u_NPU.pe_control_weight.ram_wr_control_7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">14</td>
<td class="rt">12</td>
<td class="rt">85.71 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">226</td>
<td class="rt">216</td>
<td class="rt">95.58 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">113</td>
<td class="rt">108</td>
<td class="rt">95.58 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">113</td>
<td class="rt">108</td>
<td class="rt">95.58 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Ports</td>
<td class="rt">10</td>
<td class="rt">9</td>
<td class="rt">90.00 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">152</td>
<td class="rt">150</td>
<td class="rt">98.68 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">76</td>
<td class="rt">75</td>
<td class="rt">98.68 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">76</td>
<td class="rt">75</td>
<td class="rt">98.68 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Signals</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s8">
<td>Signal Bits</td>
<td class="rt">74</td>
<td class="rt">66</td>
<td class="rt">89.19 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">33</td>
<td class="rt">89.19 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">33</td>
<td class="rt">89.19 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_sop</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_eop</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ram_wr_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_strb[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_addr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[31:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>work_enable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>beat_cnt[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_addr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_addr[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>write_addr[7:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_addr[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>write_addr[11:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_addr[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>write_addr[15:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_addr[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>write_addr[19:17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>write_strb[9:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_40_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod4.html#inst_tag_40" >npu_tb.u_NPU.pe_control_weight.ram_wr_control_7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">27</td>
<td class="rt">27</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">165</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">175</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">187</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">199</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">211</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">221</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">231</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">241</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
165            if(~rst_n)
               <font color = "green">-1-</font>  
166                work_enable <= 1'b0;
           <font color = "green">        ==></font>
167            else if(wr_sop || (beat_cnt == beat_msb))
                    <font color = "green">-2-</font>  
168                work_enable <= ~work_enable;
           <font color = "green">        ==></font>
169            else
170                work_enable <= work_enable;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
175            if(~rst_n)
               <font color = "green">-1-</font>  
176                beat_cnt <= 1'b0;
           <font color = "green">        ==></font>
177            else if(wr_sop || wr_eop)
                    <font color = "green">-2-</font>  
178                beat_cnt <= 1'b0;
           <font color = "green">        ==></font>
179            else if(work_enable)
                    <font color = "green">-3-</font>  
180                beat_cnt <= beat_cnt + 1;
           <font color = "green">        ==></font>
181            else
182                beat_cnt <= beat_cnt;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
187            if(~rst_n)
               <font color = "green">-1-</font>  
188                write_addr <= 20'd0;
           <font color = "green">        ==></font>
189            else if(wr_sop)
                    <font color = "green">-2-</font>  
190                write_addr <= {wr_addr5, wr_addr4, wr_addr3, wr_addr2, wr_addr1};
           <font color = "green">        ==></font>
191            else if(work_enable && ((beat_cnt <= beat_msb) && (beat_cnt >= beat_lsb)))
                    <font color = "green">-3-</font>  
192                write_addr <= write_addr >> 4;
           <font color = "green">        ==></font>
193            else
194                write_addr <= write_addr;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
199            if(~rst_n)
               <font color = "green">-1-</font>  
200                write_strb <= 10'd0;
           <font color = "green">        ==></font>
201            else if(wr_sop)
                    <font color = "green">-2-</font>  
202                write_strb <= {wr_strb5, wr_strb4, wr_strb3, wr_strb2, wr_strb1};
           <font color = "green">        ==></font>
203            else if(work_enable && ((beat_cnt <= beat_msb) && (beat_cnt >= beat_lsb)))
                    <font color = "green">-3-</font>  
204                write_strb <= write_strb >> 2;
           <font color = "green">        ==></font>
205            else
206                write_strb <= write_strb;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
211            if(~rst_n)
               <font color = "green">-1-</font>  
212                ram_wr_en <= 1'b0;
           <font color = "green">        ==></font>
213            else if(work_enable && ((beat_cnt <= beat_msb) && (beat_cnt >= beat_lsb)))
                    <font color = "green">-2-</font>  
214                ram_wr_en <= 1'b1;
           <font color = "green">        ==></font>
215            else
216                ram_wr_en <= 1'b0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
221            if(~rst_n)
               <font color = "green">-1-</font>  
222                ram_wr_addr <= 4'd0;
           <font color = "green">        ==></font>
223            else if(work_enable && ((beat_cnt <= beat_msb) && (beat_cnt >= beat_lsb)))
                    <font color = "green">-2-</font>  
224                ram_wr_addr <= write_addr[3:0];
           <font color = "green">        ==></font>
225            else
226                ram_wr_addr <= 4'd0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
231            if(~rst_n)
               <font color = "green">-1-</font>  
232                ram_wr_strb <= 2'd0;
           <font color = "green">        ==></font>
233            else if(work_enable && ((beat_cnt <= beat_msb) && (beat_cnt >= beat_lsb)))
                    <font color = "green">-2-</font>  
234                ram_wr_strb <= write_strb;
           <font color = "green">        ==></font>
235            else
236                ram_wr_strb <= 2'd0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
241            if(~rst_n)
               <font color = "green">-1-</font>  
242                ram_wr_data <= 32'd0;
           <font color = "green">        ==></font>
243            else if(work_enable && ((beat_cnt <= beat_msb) && (beat_cnt >= beat_lsb)))
                    <font color = "green">-2-</font>  
244                ram_wr_data <= wr_data;
           <font color = "green">        ==></font>
245            else
246                ram_wr_data <= 32'd0;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_33">
    <li>
      <a href="#inst_tag_33_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_33_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_33_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_33_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_34">
    <li>
      <a href="#inst_tag_34_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_34_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_34_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_34_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_35">
    <li>
      <a href="#inst_tag_35_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_35_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_35_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_35_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_36">
    <li>
      <a href="#inst_tag_36_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_36_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_36_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_36_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_37">
    <li>
      <a href="#inst_tag_37_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_37_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_37_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_37_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_38">
    <li>
      <a href="#inst_tag_38_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_38_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_38_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_38_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_39">
    <li>
      <a href="#inst_tag_39_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_39_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_39_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_39_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_40">
    <li>
      <a href="#inst_tag_40_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_40_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_40_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_40_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_ram_wr_control_weight">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
