// Seed: 1353850738
module module_0 (
    output tri1 id_0,
    input  wor  id_1,
    input  tri  id_2,
    output wand id_3
);
  if (1) begin
    wire id_5;
  end else begin
    assign id_3 = id_1;
    id_6 :
    assert property (@(id_6) 1)
    else;
    wire id_7;
  end
endmodule
module module_1 (
    input wire id_0,
    output wand id_1,
    input tri id_2,
    input wor id_3,
    output supply0 id_4,
    output supply1 id_5,
    input wand id_6
);
  wire id_8;
  module_0(
      id_1, id_0, id_6, id_1
  );
endmodule
