============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.13 - v14.10-s027_1
  Generated on:           Oct 10 2021  11:06:24 pm
  Module:                 top_interface
  Technology library:     NanGate_15nm_OCL revision 1.0
  Operating conditions:   worst_low (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

       Pin            Type      Fanout Load Slew Delay Arrival   
                                       (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------
(clock clk)          launch                                  0 R 
control_fsm
  state_reg[0]/CLK                             0             0 R 
  state_reg[0]/Q     DFFSNQ_X1      24 23.7   41   +33      33 R 
  g11421/I                                          +0      33   
  g11421/ZN          INV_X1         11  9.4   21   +18      52 F 
  g11401/A2                                         +0      52   
  g11401/ZN          NAND2_X1        5  4.9   12   +12      63 R 
  g11356/A1                                         +0      63   
  g11356/ZN          OAI22_X1        1  0.8   11    +6      69 F 
  g14135/A1                                         +0      69   
  g14135/ZN          NOR3_X1         1  0.9    7    +6      75 R 
  g14093/A3                                         +0      75   
  g14093/ZN          NAND4_X1        1  0.9    8    +7      82 F 
  g14050/A3                                         +0      82   
  g14050/ZN          NOR4_X1         1  0.6    7    +7      89 R 
  state_reg[5]/D     DFFSNQ_X1                      +0      89   
  state_reg[5]/CLK   setup                     0    +9      98 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)          capture                               100 R 
-----------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :       2ps 
Start-point  : control_fsm/state_reg[0]/CLK
End-point    : control_fsm/state_reg[5]/D
