<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>pentek.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>px_lmx2594rh_spi</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>rst_n</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rst_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RST_N.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RST_N.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlinstantiationtemplate</spirit:name>
        <spirit:displayName>VHDL Instantiation Template</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.template</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlinstantiationtemplate_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Nov 12 15:45:20 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:046f4d2d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlinstantiationtemplate</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlinstantiationtemplate</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.data_reg_width&apos;)) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlinstantiationtemplate</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>addr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.addr_reg_width&apos;)) - 1)">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlinstantiationtemplate</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>wr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlinstantiationtemplate</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rd</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlinstantiationtemplate</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.data_reg_width&apos;)) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlinstantiationtemplate</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sm_rdy</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlinstantiationtemplate</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sdi</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlinstantiationtemplate</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sdenb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlinstantiationtemplate</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sclk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlinstantiationtemplate</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sdo</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlinstantiationtemplate</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>data_reg_width</spirit:name>
        <spirit:displayName>Data Reg Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.data_reg_width">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>addr_reg_width</spirit:name>
        <spirit:displayName>Addr Reg Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.addr_reg_width">7</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="std_logic">
        <spirit:name>bustype_3wire_4wire</spirit:name>
        <spirit:displayName>Bustype 3wire 4wire</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.bustype_3wire_4wire" spirit:bitStringLength="1">&quot;1&quot;</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="std_logic">
        <spirit:name>RD_WR_POL</spirit:name>
        <spirit:displayName>Rd Wr Pol</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.RD_WR_POL" spirit:bitStringLength="1">&quot;0&quot;</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlinstantiationtemplate_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>px_lmx2594rh_spi.vho</spirit:name>
        <spirit:userFileType>vhdlTemplate</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>px_lmx2594rh_spi.veo</spirit:name>
        <spirit:userFileType>verilogTemplate</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Pentek Generic SPI Core</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>data_reg_width</spirit:name>
      <spirit:displayName>Data Reg Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.data_reg_width">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>addr_reg_width</spirit:name>
      <spirit:displayName>Addr Reg Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.addr_reg_width">7</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>bustype_3wire_4wire</spirit:name>
      <spirit:displayName>Bustype 3wire 4wire</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.bustype_3wire_4wire" spirit:bitStringLength="1">&quot;1&quot;</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>RD_WR_POL</spirit:name>
      <spirit:displayName>Rd Wr Pol</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.RD_WR_POL" spirit:bitStringLength="1">&quot;0&quot;</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">px_lmx2594rh_spi</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>px_serial_int_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>17</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="xilinx.com:user:px_serial_int:1.0_ARCHIVE_LOCATION">c:/pentek/ip/2017.1/wip/px_serial_int/px_serial_int.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="pentek.com:user:px_serial_int:1.0_ARCHIVE_LOCATION">c:/pentek/ip/2017.1/wip/px_serial_int/px_serial_int.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="pentek.com:px_ip:px_serial_int:1.0_ARCHIVE_LOCATION">c:/Pentek/IP/2018.1/pentek/ip/px_serial_int/px_serial_int.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48dd2e88_ARCHIVE_LOCATION">c:/Pentek/IP/2018.3/pentek/ip/px_serial_int/px_serial_int.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@414375f6_ARCHIVE_LOCATION">c:/Pentek/IP/2018.3/pentek/ip/px_serial_int/px_serial_int.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ef529b5_ARCHIVE_LOCATION">c:/Pentek/IP/2018.3/pentek/ip/px_serial_int/px_serial_int.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@586ed763_ARCHIVE_LOCATION">c:/Pentek/IP/2018.3/pentek/ip/px_serial_int/px_serial_int.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1380be08_ARCHIVE_LOCATION">c:/Pentek/IP/2018.3/pentek/ip/px_serial_int/px_serial_int.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@229bdb0c_ARCHIVE_LOCATION">c:/Pentek/IP/2018.3/pentek/ip/px_serial_int/px_serial_int.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54c61b1b_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_serial_int/px_serial_int.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@715c6e1e_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_serial_int/px_serial_int.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6201e3c7_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_serial_int/px_serial_int.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7aa1d732_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_serial_int/px_serial_int.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c7325d1_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_serial_int/px_serial_int.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c2fdc4c_ARCHIVE_LOCATION">c:/Pentek/IP/2019.1/pentek/ip/px_serial_int/px_serial_int.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@303842ce_ARCHIVE_LOCATION">c:/Pentek/IP/2019.2/pentek/ip/px_serial_int/px_serial_int.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c3fa7e5_ARCHIVE_LOCATION">c:/Pentek/IP/2019.2/pentek/ip/px_serial_int/px_serial_int.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d1529c5_ARCHIVE_LOCATION">c:/Pentek/IP/2019.2/pentek/ip/px_serial_int/px_serial_int.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@683a769c_ARCHIVE_LOCATION">c:/Pentek/IP/2019.2/pentek/ip/px_serial_int/px_serial_int.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42dd02a4_ARCHIVE_LOCATION">c:/Pentek/IP/2019.2/pentek/ip/px_serial_int/px_serial_int.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52317816_ARCHIVE_LOCATION">c:/Pentek/IP/2019.2/pentek/ip/px_serial_int/px_serial_int.srcs</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.addr_reg_width" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.bustype_3wire_4wire" xilinx:valueSource="user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="177b930c"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="8ff4ce5f"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="4b2a1dda"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="c3c4af3a"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="86ae18ef"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
