\hypertarget{structglwpp_1_1gl_1_1_data_type_cpu_3_01_data_type_1_1_u_int__10__11__11___rev_01_4}{}\doxysection{glwpp\+::gl\+::Data\+Type\+Cpu\texorpdfstring{$<$}{<} Data\+Type\+::UInt\+\_\+10\+\_\+11\+\_\+11\+\_\+\+Rev \texorpdfstring{$>$}{>} Struct Reference}
\label{structglwpp_1_1gl_1_1_data_type_cpu_3_01_data_type_1_1_u_int__10__11__11___rev_01_4}\index{glwpp::gl::DataTypeCpu$<$ DataType::UInt\_10\_11\_11\_Rev $>$@{glwpp::gl::DataTypeCpu$<$ DataType::UInt\_10\_11\_11\_Rev $>$}}


{\ttfamily \#include $<$Data\+Type.\+hpp$>$}

\doxysubsection*{Public Types}
\begin{DoxyCompactItemize}
\item 
using \mbox{\hyperlink{structglwpp_1_1gl_1_1_data_type_cpu_3_01_data_type_1_1_u_int__10__11__11___rev_01_4_a75dfffb3ed87b9fd16fd8c7bfab5aede}{type}} = unsigned int
\end{DoxyCompactItemize}


\doxysubsection{Member Typedef Documentation}
\mbox{\Hypertarget{structglwpp_1_1gl_1_1_data_type_cpu_3_01_data_type_1_1_u_int__10__11__11___rev_01_4_a75dfffb3ed87b9fd16fd8c7bfab5aede}\label{structglwpp_1_1gl_1_1_data_type_cpu_3_01_data_type_1_1_u_int__10__11__11___rev_01_4_a75dfffb3ed87b9fd16fd8c7bfab5aede}} 
\index{glwpp::gl::DataTypeCpu$<$ DataType::UInt\_10\_11\_11\_Rev $>$@{glwpp::gl::DataTypeCpu$<$ DataType::UInt\_10\_11\_11\_Rev $>$}!type@{type}}
\index{type@{type}!glwpp::gl::DataTypeCpu$<$ DataType::UInt\_10\_11\_11\_Rev $>$@{glwpp::gl::DataTypeCpu$<$ DataType::UInt\_10\_11\_11\_Rev $>$}}
\doxysubsubsection{\texorpdfstring{type}{type}}
{\footnotesize\ttfamily using \mbox{\hyperlink{structglwpp_1_1gl_1_1_data_type_cpu}{glwpp\+::gl\+::\+Data\+Type\+Cpu}}$<$ \mbox{\hyperlink{namespaceglwpp_1_1gl_a90d9844ffdd9a5a40ad99847654c1890a6fbec551a5905aec6aac273672a10524}{Data\+Type\+::\+UInt\+\_\+10\+\_\+11\+\_\+11\+\_\+\+Rev}} $>$\+::type =  unsigned int}



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/glwpp/gl/enums/\mbox{\hyperlink{_data_type_8hpp}{Data\+Type.\+hpp}}\end{DoxyCompactItemize}
