#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000023bcc157040 .scope module, "reg_file_tb" "reg_file_tb" 2 19;
 .timescale -9 -12;
v0000023bcc15dd70_0 .var "clock", 0 0;
v0000023bcc15de10_0 .var "cu_rdwrite", 0 0;
v0000023bcc15deb0_0 .var "data_aktual", 31 0;
v0000023bcc15df50_0 .var/i "errors", 31 0;
v0000023bcc15dff0 .array "expected_rf", 9 0, 31 0;
v0000023bcc1c58c0_0 .var/i "k", 31 0;
v0000023bcc1c5a00_0 .var "rd_addr", 4 0;
v0000023bcc1c5aa0_0 .var "rd_in", 31 0;
v0000023bcc1c50a0_0 .var/i "reg_idx", 31 0;
v0000023bcc1c5d20_0 .net "rs1", 31 0, v0000023bcc15d510_0;  1 drivers
v0000023bcc1c5be0_0 .var "rs1_addr", 4 0;
v0000023bcc1c5280_0 .net "rs2", 31 0, v0000023bcc15d650_0;  1 drivers
v0000023bcc1c5c80_0 .var "rs2_addr", 4 0;
S_0000023bcc158750 .scope module, "uut" "reg_file_rv32i" 2 38, 3 15 0, S_0000023bcc157040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "cu_rdwrite";
    .port_info 2 /INPUT 5 "rs1_addr";
    .port_info 3 /INPUT 5 "rs2_addr";
    .port_info 4 /INPUT 5 "rd_addr";
    .port_info 5 /INPUT 32 "rd_in";
    .port_info 6 /OUTPUT 32 "rs1";
    .port_info 7 /OUTPUT 32 "rs2";
v0000023bcc1588e0_0 .net "clock", 0 0, v0000023bcc15dd70_0;  1 drivers
v0000023bcc132f30_0 .net "cu_rdwrite", 0 0, v0000023bcc15de10_0;  1 drivers
v0000023bcc15d290_0 .var/i "i", 31 0;
v0000023bcc15d330_0 .net "rd_addr", 4 0, v0000023bcc1c5a00_0;  1 drivers
v0000023bcc15d3d0_0 .net "rd_in", 31 0, v0000023bcc1c5aa0_0;  1 drivers
v0000023bcc15d470 .array "rf", 31 0, 31 0;
v0000023bcc15d510_0 .var "rs1", 31 0;
v0000023bcc15d5b0_0 .net "rs1_addr", 4 0, v0000023bcc1c5be0_0;  1 drivers
v0000023bcc15d650_0 .var "rs2", 31 0;
v0000023bcc15d6f0_0 .net "rs2_addr", 4 0, v0000023bcc1c5c80_0;  1 drivers
E_0000023bcc157df0 .event negedge, v0000023bcc1588e0_0;
E_0000023bcc158030 .event posedge, v0000023bcc1588e0_0;
    .scope S_0000023bcc158750;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023bcc15d290_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000023bcc15d290_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000023bcc15d290_0;
    %store/vec4a v0000023bcc15d470, 4, 0;
    %load/vec4 v0000023bcc15d290_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023bcc15d290_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0000023bcc158750;
T_1 ;
    %wait E_0000023bcc158030;
    %load/vec4 v0000023bcc132f30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.2, 9;
    %load/vec4 v0000023bcc15d330_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000023bcc15d3d0_0;
    %load/vec4 v0000023bcc15d330_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023bcc15d470, 0, 4;
T_1.0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023bcc15d470, 0, 4;
    %jmp T_1;
    .thread T_1;
    .scope S_0000023bcc158750;
T_2 ;
    %wait E_0000023bcc157df0;
    %load/vec4 v0000023bcc15d5b0_0;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v0000023bcc15d5b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000023bcc15d470, 4;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %assign/vec4 v0000023bcc15d510_0, 0;
    %load/vec4 v0000023bcc15d6f0_0;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_2.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_2.3, 8;
T_2.2 ; End of true expr.
    %load/vec4 v0000023bcc15d6f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000023bcc15d470, 4;
    %jmp/0 T_2.3, 8;
 ; End of false expr.
    %blend;
T_2.3;
    %assign/vec4 v0000023bcc15d650_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0000023bcc157040;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023bcc15dff0, 4, 0;
    %pushi/vec4 161, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023bcc15dff0, 4, 0;
    %pushi/vec4 2748, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023bcc15dff0, 4, 0;
    %pushi/vec4 305419896, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023bcc15dff0, 4, 0;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023bcc15dff0, 4, 0;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000023bcc1c58c0_0, 0, 32;
T_3.0 ;
    %load/vec4 v0000023bcc1c58c0_0;
    %cmpi/s 9, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000023bcc1c58c0_0;
    %store/vec4a v0000023bcc15dff0, 4, 0;
    %load/vec4 v0000023bcc1c58c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023bcc1c58c0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0000023bcc157040;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023bcc15dd70_0, 0, 1;
T_4.0 ;
    %delay 5000, 0;
    %load/vec4 v0000023bcc15dd70_0;
    %inv;
    %store/vec4 v0000023bcc15dd70_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0000023bcc157040;
T_5 ;
    %vpi_call 2 70 "$dumpfile", "reg_file_tb.vcd" {0 0 0};
    %vpi_call 2 71 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000023bcc157040 {0 0 0};
    %vpi_call 2 73 "$display", "===== MULAI TEST REGISTER FILE RV32I =====" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023bcc15df50_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023bcc15de10_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000023bcc1c5a00_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023bcc1c5aa0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000023bcc1c5be0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000023bcc1c5c80_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 86 "$display", "FASE PENULISAN (Write Phase)" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023bcc15de10_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000023bcc1c5a00_0, 0, 5;
    %pushi/vec4 3233857728, 0, 32;
    %store/vec4 v0000023bcc1c5aa0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000023bcc1c5a00_0, 0, 5;
    %pushi/vec4 161, 0, 32;
    %store/vec4 v0000023bcc1c5aa0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000023bcc1c5a00_0, 0, 5;
    %pushi/vec4 2748, 0, 32;
    %store/vec4 v0000023bcc1c5aa0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000023bcc1c5a00_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0000023bcc1c5aa0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000023bcc1c5a00_0, 0, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000023bcc1c5aa0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023bcc15de10_0, 0, 1;
    %vpi_call 2 111 "$display", "Write done." {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 114 "$display", "Verify output" {0 0 0};
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000023bcc1c5be0_0, 0, 5;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023bcc1c50a0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000023bcc1c50a0_0;
    %cmpi/s 9, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000023bcc1c5d20_0;
    %store/vec4 v0000023bcc15deb0_0, 0, 32;
    %load/vec4 v0000023bcc15deb0_0;
    %ix/getv/s 4, v0000023bcc1c50a0_0;
    %load/vec4a v0000023bcc15dff0, 4;
    %cmp/e;
    %jmp/0xz  T_5.2, 4;
    %vpi_call 2 128 "$display", "PASS" {0 0 0};
    %jmp T_5.3;
T_5.2 ;
    %vpi_call 2 130 "$display", "FAIL: Alamat x%0d; Actual: %h. Expected: %h", v0000023bcc1c50a0_0, v0000023bcc15deb0_0, &A<v0000023bcc15dff0, v0000023bcc1c50a0_0 > {0 0 0};
    %load/vec4 v0000023bcc15df50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023bcc15df50_0, 0, 32;
T_5.3 ;
    %load/vec4 v0000023bcc1c50a0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz  T_5.4, 5;
    %load/vec4 v0000023bcc1c50a0_0;
    %addi 1, 0, 32;
    %pad/s 5;
    %store/vec4 v0000023bcc1c5be0_0, 0, 5;
    %delay 10000, 0;
T_5.4 ;
    %load/vec4 v0000023bcc1c50a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023bcc1c50a0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %load/vec4 v0000023bcc15df50_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.6, 4;
    %vpi_call 2 142 "$display", "===== TEST SUKSES: Tidak ada kesalahan ditemukan =====" {0 0 0};
    %jmp T_5.7;
T_5.6 ;
    %vpi_call 2 144 "$display", "===== TEST GAGAL: %0d kesalahan ditemukan =====", v0000023bcc15df50_0 {0 0 0};
T_5.7 ;
    %delay 10000, 0;
    %vpi_call 2 148 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "reg_file_tb.v";
    "reg_file_rv32i.v";
