{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 13 22:18:10 2018 " "Info: Processing started: Thu Dec 13 22:18:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off BIG_CLOCK -c BIG_CLOCK --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off BIG_CLOCK -c BIG_CLOCK --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "clkout\$latch " "Warning: Node \"clkout\$latch\" is a latch" {  } { { "jiaoshi.v" "" { Text "C:/Users/anu1/Documents/数电/EX10/jiaoshi.v" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "en " "Info: Assuming node \"en\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "jiaoshi.v" "" { Text "C:/Users/anu1/Documents/数电/EX10/jiaoshi.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "choose " "Info: Assuming node \"choose\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "jiaoshi.v" "" { Text "C:/Users/anu1/Documents/数电/EX10/jiaoshi.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "clkout~1 " "Info: Detected gated clock \"clkout~1\" as buffer" {  } { { "jiaoshi.v" "" { Text "C:/Users/anu1/Documents/数电/EX10/jiaoshi.v" 3 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkout~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "clkout\$latch clknormal en 7.714 ns register " "Info: tsu for register \"clkout\$latch\" (data pin = \"clknormal\", clock pin = \"en\") is 7.714 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.209 ns + Longest pin register " "Info: + Longest pin to register delay is 9.209 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns clknormal 1 PIN PIN_134 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_134; Fanout = 1; PIN Node = 'clknormal'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clknormal } "NODE_NAME" } } { "jiaoshi.v" "" { Text "C:/Users/anu1/Documents/数电/EX10/jiaoshi.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.661 ns) + CELL(0.616 ns) 8.221 ns clkout~2 2 COMB LCCOMB_X1_Y6_N0 1 " "Info: 2: + IC(6.661 ns) + CELL(0.616 ns) = 8.221 ns; Loc. = LCCOMB_X1_Y6_N0; Fanout = 1; COMB Node = 'clkout~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.277 ns" { clknormal clkout~2 } "NODE_NAME" } } { "jiaoshi.v" "" { Text "C:/Users/anu1/Documents/数电/EX10/jiaoshi.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.624 ns) 9.209 ns clkout\$latch 3 REG LCCOMB_X1_Y6_N20 1 " "Info: 3: + IC(0.364 ns) + CELL(0.624 ns) = 9.209 ns; Loc. = LCCOMB_X1_Y6_N20; Fanout = 1; REG Node = 'clkout\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { clkout~2 clkout$latch } "NODE_NAME" } } { "jiaoshi.v" "" { Text "C:/Users/anu1/Documents/数电/EX10/jiaoshi.v" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 23.72 % ) " "Info: Total cell delay = 2.184 ns ( 23.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.025 ns ( 76.28 % ) " "Info: Total interconnect delay = 7.025 ns ( 76.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.209 ns" { clknormal clkout~2 clkout$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.209 ns" { clknormal {} clknormal~combout {} clkout~2 {} clkout$latch {} } { 0.000ns 0.000ns 6.661ns 0.364ns } { 0.000ns 0.944ns 0.616ns 0.624ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.945 ns + " "Info: + Micro setup delay of destination is 0.945 ns" {  } { { "jiaoshi.v" "" { Text "C:/Users/anu1/Documents/数电/EX10/jiaoshi.v" 14 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "en destination 2.440 ns - Shortest register " "Info: - Shortest clock path from clock \"en\" to destination register is 2.440 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns en 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'en'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "jiaoshi.v" "" { Text "C:/Users/anu1/Documents/数电/EX10/jiaoshi.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.206 ns) 1.884 ns clkout~1 2 COMB LCCOMB_X1_Y6_N18 1 " "Info: 2: + IC(0.578 ns) + CELL(0.206 ns) = 1.884 ns; Loc. = LCCOMB_X1_Y6_N18; Fanout = 1; COMB Node = 'clkout~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.784 ns" { en clkout~1 } "NODE_NAME" } } { "jiaoshi.v" "" { Text "C:/Users/anu1/Documents/数电/EX10/jiaoshi.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.350 ns) + CELL(0.206 ns) 2.440 ns clkout\$latch 3 REG LCCOMB_X1_Y6_N20 1 " "Info: 3: + IC(0.350 ns) + CELL(0.206 ns) = 2.440 ns; Loc. = LCCOMB_X1_Y6_N20; Fanout = 1; REG Node = 'clkout\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.556 ns" { clkout~1 clkout$latch } "NODE_NAME" } } { "jiaoshi.v" "" { Text "C:/Users/anu1/Documents/数电/EX10/jiaoshi.v" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.512 ns ( 61.97 % ) " "Info: Total cell delay = 1.512 ns ( 61.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.928 ns ( 38.03 % ) " "Info: Total interconnect delay = 0.928 ns ( 38.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.440 ns" { en clkout~1 clkout$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.440 ns" { en {} en~combout {} clkout~1 {} clkout$latch {} } { 0.000ns 0.000ns 0.578ns 0.350ns } { 0.000ns 1.100ns 0.206ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.209 ns" { clknormal clkout~2 clkout$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.209 ns" { clknormal {} clknormal~combout {} clkout~2 {} clkout$latch {} } { 0.000ns 0.000ns 6.661ns 0.364ns } { 0.000ns 0.944ns 0.616ns 0.624ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.440 ns" { en clkout~1 clkout$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.440 ns" { en {} en~combout {} clkout~1 {} clkout$latch {} } { 0.000ns 0.000ns 0.578ns 0.350ns } { 0.000ns 1.100ns 0.206ns 0.206ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "choose clkout clkout\$latch 6.968 ns register " "Info: tco from clock \"choose\" to destination pin \"clkout\" through register \"clkout\$latch\" is 6.968 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "choose source 2.537 ns + Longest register " "Info: + Longest clock path from clock \"choose\" to source register is 2.537 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns choose 1 CLK PIN_18 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 1; CLK Node = 'choose'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { choose } "NODE_NAME" } } { "jiaoshi.v" "" { Text "C:/Users/anu1/Documents/数电/EX10/jiaoshi.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.319 ns) 1.981 ns clkout~1 2 COMB LCCOMB_X1_Y6_N18 1 " "Info: 2: + IC(0.572 ns) + CELL(0.319 ns) = 1.981 ns; Loc. = LCCOMB_X1_Y6_N18; Fanout = 1; COMB Node = 'clkout~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { choose clkout~1 } "NODE_NAME" } } { "jiaoshi.v" "" { Text "C:/Users/anu1/Documents/数电/EX10/jiaoshi.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.350 ns) + CELL(0.206 ns) 2.537 ns clkout\$latch 3 REG LCCOMB_X1_Y6_N20 1 " "Info: 3: + IC(0.350 ns) + CELL(0.206 ns) = 2.537 ns; Loc. = LCCOMB_X1_Y6_N20; Fanout = 1; REG Node = 'clkout\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.556 ns" { clkout~1 clkout$latch } "NODE_NAME" } } { "jiaoshi.v" "" { Text "C:/Users/anu1/Documents/数电/EX10/jiaoshi.v" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.615 ns ( 63.66 % ) " "Info: Total cell delay = 1.615 ns ( 63.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.922 ns ( 36.34 % ) " "Info: Total interconnect delay = 0.922 ns ( 36.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.537 ns" { choose clkout~1 clkout$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.537 ns" { choose {} choose~combout {} clkout~1 {} clkout$latch {} } { 0.000ns 0.000ns 0.572ns 0.350ns } { 0.000ns 1.090ns 0.319ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "jiaoshi.v" "" { Text "C:/Users/anu1/Documents/数电/EX10/jiaoshi.v" 14 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.431 ns + Longest register pin " "Info: + Longest register to pin delay is 4.431 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkout\$latch 1 REG LCCOMB_X1_Y6_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y6_N20; Fanout = 1; REG Node = 'clkout\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkout$latch } "NODE_NAME" } } { "jiaoshi.v" "" { Text "C:/Users/anu1/Documents/数电/EX10/jiaoshi.v" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.375 ns) + CELL(3.056 ns) 4.431 ns clkout 2 PIN PIN_9 0 " "Info: 2: + IC(1.375 ns) + CELL(3.056 ns) = 4.431 ns; Loc. = PIN_9; Fanout = 0; PIN Node = 'clkout'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.431 ns" { clkout$latch clkout } "NODE_NAME" } } { "jiaoshi.v" "" { Text "C:/Users/anu1/Documents/数电/EX10/jiaoshi.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.056 ns ( 68.97 % ) " "Info: Total cell delay = 3.056 ns ( 68.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.375 ns ( 31.03 % ) " "Info: Total interconnect delay = 1.375 ns ( 31.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.431 ns" { clkout$latch clkout } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.431 ns" { clkout$latch {} clkout {} } { 0.000ns 1.375ns } { 0.000ns 3.056ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.537 ns" { choose clkout~1 clkout$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.537 ns" { choose {} choose~combout {} clkout~1 {} clkout$latch {} } { 0.000ns 0.000ns 0.572ns 0.350ns } { 0.000ns 1.090ns 0.319ns 0.206ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.431 ns" { clkout$latch clkout } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.431 ns" { clkout$latch {} clkout {} } { 0.000ns 1.375ns } { 0.000ns 3.056ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "clkout\$latch en choose -0.773 ns register " "Info: th for register \"clkout\$latch\" (data pin = \"en\", clock pin = \"choose\") is -0.773 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "choose destination 2.537 ns + Longest register " "Info: + Longest clock path from clock \"choose\" to destination register is 2.537 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns choose 1 CLK PIN_18 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 1; CLK Node = 'choose'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { choose } "NODE_NAME" } } { "jiaoshi.v" "" { Text "C:/Users/anu1/Documents/数电/EX10/jiaoshi.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.319 ns) 1.981 ns clkout~1 2 COMB LCCOMB_X1_Y6_N18 1 " "Info: 2: + IC(0.572 ns) + CELL(0.319 ns) = 1.981 ns; Loc. = LCCOMB_X1_Y6_N18; Fanout = 1; COMB Node = 'clkout~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { choose clkout~1 } "NODE_NAME" } } { "jiaoshi.v" "" { Text "C:/Users/anu1/Documents/数电/EX10/jiaoshi.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.350 ns) + CELL(0.206 ns) 2.537 ns clkout\$latch 3 REG LCCOMB_X1_Y6_N20 1 " "Info: 3: + IC(0.350 ns) + CELL(0.206 ns) = 2.537 ns; Loc. = LCCOMB_X1_Y6_N20; Fanout = 1; REG Node = 'clkout\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.556 ns" { clkout~1 clkout$latch } "NODE_NAME" } } { "jiaoshi.v" "" { Text "C:/Users/anu1/Documents/数电/EX10/jiaoshi.v" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.615 ns ( 63.66 % ) " "Info: Total cell delay = 1.615 ns ( 63.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.922 ns ( 36.34 % ) " "Info: Total interconnect delay = 0.922 ns ( 36.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.537 ns" { choose clkout~1 clkout$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.537 ns" { choose {} choose~combout {} clkout~1 {} clkout$latch {} } { 0.000ns 0.000ns 0.572ns 0.350ns } { 0.000ns 1.090ns 0.319ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "jiaoshi.v" "" { Text "C:/Users/anu1/Documents/数电/EX10/jiaoshi.v" 14 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.310 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.310 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns en 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'en'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "jiaoshi.v" "" { Text "C:/Users/anu1/Documents/数电/EX10/jiaoshi.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.607 ns) + CELL(0.615 ns) 2.322 ns clkout~2 2 COMB LCCOMB_X1_Y6_N0 1 " "Info: 2: + IC(0.607 ns) + CELL(0.615 ns) = 2.322 ns; Loc. = LCCOMB_X1_Y6_N0; Fanout = 1; COMB Node = 'clkout~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.222 ns" { en clkout~2 } "NODE_NAME" } } { "jiaoshi.v" "" { Text "C:/Users/anu1/Documents/数电/EX10/jiaoshi.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.624 ns) 3.310 ns clkout\$latch 3 REG LCCOMB_X1_Y6_N20 1 " "Info: 3: + IC(0.364 ns) + CELL(0.624 ns) = 3.310 ns; Loc. = LCCOMB_X1_Y6_N20; Fanout = 1; REG Node = 'clkout\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { clkout~2 clkout$latch } "NODE_NAME" } } { "jiaoshi.v" "" { Text "C:/Users/anu1/Documents/数电/EX10/jiaoshi.v" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.339 ns ( 70.66 % ) " "Info: Total cell delay = 2.339 ns ( 70.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.971 ns ( 29.34 % ) " "Info: Total interconnect delay = 0.971 ns ( 29.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.310 ns" { en clkout~2 clkout$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.310 ns" { en {} en~combout {} clkout~2 {} clkout$latch {} } { 0.000ns 0.000ns 0.607ns 0.364ns } { 0.000ns 1.100ns 0.615ns 0.624ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.537 ns" { choose clkout~1 clkout$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.537 ns" { choose {} choose~combout {} clkout~1 {} clkout$latch {} } { 0.000ns 0.000ns 0.572ns 0.350ns } { 0.000ns 1.090ns 0.319ns 0.206ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.310 ns" { en clkout~2 clkout$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.310 ns" { en {} en~combout {} clkout~2 {} clkout$latch {} } { 0.000ns 0.000ns 0.607ns 0.364ns } { 0.000ns 1.100ns 0.615ns 0.624ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 13 22:18:10 2018 " "Info: Processing ended: Thu Dec 13 22:18:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
