<def f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='426' type='unsigned int llvm::CodeGenRegisterClass::getNumOrders() const'/>
<doc f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='425'>// Return the total number of allocation orders available.</doc>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='1371' u='c' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter13runTargetDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='1384' u='c' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter13runTargetDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='1390' u='c' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter13runTargetDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE'/>
