 
****************************************
Report : timing
        -path full
        -delay max
        -group rclk
        -max_paths 1
Design : fifo1_sram
Version: Q-2019.12-SP3
Date   : Sun Mar  6 19:10:23 2022
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: rptr_empty/rbin_reg_3_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rempty_reg
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  rptr_empty/rbin_reg_3_/CLK (SDFFARX1_RVT)               0.00       0.10 r
  rptr_empty/rbin_reg_3_/Q (SDFFARX1_RVT)                 0.21       0.31 r
  rptr_empty/U49/Y (AND4X1_RVT)                           0.10       0.40 r
  rptr_empty/U47/Y (AND2X1_RVT)                           0.06       0.46 r
  rptr_empty/U9/Y (NAND3X0_RVT)                           0.06       0.52 f
  rptr_empty/U64/Y (NAND2X0_RVT)                          0.09       0.60 r
  rptr_empty/U65/Y (AND2X1_RVT)                           0.07       0.67 r
  rptr_empty/U69/Y (NAND2X0_RVT)                          0.03       0.71 f
  rptr_empty/U72/Y (NAND2X0_RVT)                          0.05       0.76 r
  rptr_empty/U95/Y (XOR2X1_RVT)                           0.12       0.88 f
  rptr_empty/U96/Y (OR3X1_RVT)                            0.07       0.95 f
  rptr_empty/U100/Y (NOR2X0_RVT)                          0.07       1.03 r
  rptr_empty/U101/Y (AND3X1_RVT)                          0.06       1.09 r
  rptr_empty/rempty_reg/D (SDFFASX1_RVT)                  0.00       1.09 r
  data arrival time                                                  1.09

  clock rclk (rise edge)                                  1.22       1.22
  clock network delay (ideal)                             0.10       1.32
  clock uncertainty                                      -0.07       1.25
  rptr_empty/rempty_reg/CLK (SDFFASX1_RVT)                0.00       1.25 r
  library setup time                                     -0.11       1.14
  data required time                                                 1.14
  --------------------------------------------------------------------------
  data required time                                                 1.14
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


1
