|fifo
clk => control_register:ctrls.clk
clk => priority_fifos:low_pri.clock
clk => priority_fifos:high_pri.clock
reset => control_register:ctrls.reset
reset => priority_fifos:low_pri.aclr
reset => priority_fifos:high_pri.aclr
ctrl_in[0] => control_register:ctrls.inputs[0]
ctrl_in[1] => control_register:ctrls.inputs[1]
ctrl_in[2] => control_register:ctrls.inputs[2]
ctrl_in[3] => control_register:ctrls.inputs[3]
ctrl_in[4] => control_register:ctrls.inputs[4]
ctrl_in[5] => control_register:ctrls.inputs[5]
ctrl_in[6] => control_register:ctrls.inputs[6]
ctrl_in[7] => control_register:ctrls.inputs[7]
ctrl_in[8] => control_register:ctrls.inputs[8]
ctrl_in[9] => control_register:ctrls.inputs[9]
ctrl_in[10] => control_register:ctrls.inputs[10]
ctrl_in[11] => control_register:ctrls.inputs[11]
ctrl_in[12] => control_register:ctrls.inputs[12]
ctrl_in[13] => control_register:ctrls.inputs[13]
ctrl_in[14] => control_register:ctrls.inputs[14]
ctrl_in[15] => control_register:ctrls.inputs[15]
ctrl_in[16] => control_register:ctrls.inputs[16]
ctrl_in[17] => control_register:ctrls.inputs[17]
ctrl_in[18] => control_register:ctrls.inputs[18]
ctrl_in[19] => control_register:ctrls.inputs[19]
ctrl_in[20] => control_register:ctrls.inputs[20]
ctrl_in[21] => control_register:ctrls.inputs[21]
ctrl_in[22] => control_register:ctrls.inputs[22]
ctrl_in[23] => control_register:ctrls.inputs[23]
ctrl_in[24] => control_register:ctrls.inputs[24]
ctrl_in[25] => control_register:ctrls.inputs[25]
ctrl_in[26] => control_register:ctrls.inputs[26]
ctrl_in[27] => control_register:ctrls.inputs[27]
ctrl_in[28] => control_register:ctrls.inputs[28]
ctrl_in[29] => control_register:ctrls.inputs[29]
ctrl_in[30] => control_register:ctrls.inputs[30]
ctrl_in[31] => control_register:ctrls.inputs[31]
ctrl_write => control_register:ctrls.wri_ena
lo_in[0] => priority_fifos:low_pri.data[0]
lo_in[1] => priority_fifos:low_pri.data[1]
lo_in[2] => priority_fifos:low_pri.data[2]
lo_in[3] => priority_fifos:low_pri.data[3]
lo_in[4] => priority_fifos:low_pri.data[4]
lo_in[5] => priority_fifos:low_pri.data[5]
lo_in[6] => priority_fifos:low_pri.data[6]
lo_in[7] => priority_fifos:low_pri.data[7]
hi_in[0] => priority_fifos:high_pri.data[0]
hi_in[1] => priority_fifos:high_pri.data[1]
hi_in[2] => priority_fifos:high_pri.data[2]
hi_in[3] => priority_fifos:high_pri.data[3]
hi_in[4] => priority_fifos:high_pri.data[4]
hi_in[5] => priority_fifos:high_pri.data[5]
hi_in[6] => priority_fifos:high_pri.data[6]
hi_in[7] => priority_fifos:high_pri.data[7]
lo_write => priority_fifos:low_pri.wrreq
hi_write => priority_fifos:high_pri.wrreq
read_next => hi_read.IN1
lo_full <= priority_fifos:low_pri.full
hi_full <= priority_fifos:high_pri.full
ctrl_out[0] <= control_register:ctrls.outputs[0]
ctrl_out[1] <= control_register:ctrls.outputs[1]
ctrl_out[2] <= control_register:ctrls.outputs[2]
ctrl_out[3] <= control_register:ctrls.outputs[3]
ctrl_out[4] <= control_register:ctrls.outputs[4]
ctrl_out[5] <= control_register:ctrls.outputs[5]
ctrl_out[6] <= control_register:ctrls.outputs[6]
ctrl_out[7] <= control_register:ctrls.outputs[7]
ctrl_out[8] <= control_register:ctrls.outputs[8]
ctrl_out[9] <= control_register:ctrls.outputs[9]
ctrl_out[10] <= control_register:ctrls.outputs[10]
ctrl_out[11] <= control_register:ctrls.outputs[11]
ctrl_out[12] <= control_register:ctrls.outputs[12]
ctrl_out[13] <= control_register:ctrls.outputs[13]
ctrl_out[14] <= control_register:ctrls.outputs[14]
ctrl_out[15] <= control_register:ctrls.outputs[15]
ctrl_out[16] <= control_register:ctrls.outputs[16]
ctrl_out[17] <= control_register:ctrls.outputs[17]
ctrl_out[18] <= control_register:ctrls.outputs[18]
ctrl_out[19] <= control_register:ctrls.outputs[19]
ctrl_out[20] <= control_register:ctrls.outputs[20]
ctrl_out[21] <= control_register:ctrls.outputs[21]
ctrl_out[22] <= control_register:ctrls.outputs[22]
ctrl_out[23] <= control_register:ctrls.outputs[23]
ctrl_out[24] <= control_register:ctrls.outputs[24]
ctrl_out[25] <= control_register:ctrls.outputs[25]
ctrl_out[26] <= control_register:ctrls.outputs[26]
ctrl_out[27] <= control_register:ctrls.outputs[27]
ctrl_out[28] <= control_register:ctrls.outputs[28]
ctrl_out[29] <= control_register:ctrls.outputs[29]
ctrl_out[30] <= control_register:ctrls.outputs[30]
ctrl_out[31] <= control_register:ctrls.outputs[31]
out_byte[0] <= out_byte.DB_MAX_OUTPUT_PORT_TYPE
out_byte[1] <= out_byte.DB_MAX_OUTPUT_PORT_TYPE
out_byte[2] <= out_byte.DB_MAX_OUTPUT_PORT_TYPE
out_byte[3] <= out_byte.DB_MAX_OUTPUT_PORT_TYPE
out_byte[4] <= out_byte.DB_MAX_OUTPUT_PORT_TYPE
out_byte[5] <= out_byte.DB_MAX_OUTPUT_PORT_TYPE
out_byte[6] <= out_byte.DB_MAX_OUTPUT_PORT_TYPE
out_byte[7] <= out_byte.DB_MAX_OUTPUT_PORT_TYPE


|fifo|control_register:ctrls
clk => process_0.IN0
reset => outputs[0]$latch.ACLR
reset => outputs[1]$latch.ACLR
reset => outputs[2]$latch.ACLR
reset => outputs[3]$latch.ACLR
reset => outputs[4]$latch.ACLR
reset => outputs[5]$latch.ACLR
reset => outputs[6]$latch.ACLR
reset => outputs[7]$latch.ACLR
reset => outputs[8]$latch.ACLR
reset => outputs[9]$latch.ACLR
reset => outputs[10]$latch.ACLR
reset => outputs[11]$latch.ACLR
reset => outputs[12]$latch.ACLR
reset => outputs[13]$latch.ACLR
reset => outputs[14]$latch.ACLR
reset => outputs[15]$latch.ACLR
reset => outputs[16]$latch.ACLR
reset => outputs[17]$latch.ACLR
reset => outputs[18]$latch.ACLR
reset => outputs[19]$latch.ACLR
reset => outputs[20]$latch.ACLR
reset => outputs[21]$latch.ACLR
reset => outputs[22]$latch.ACLR
reset => outputs[23]$latch.ACLR
reset => outputs[24]$latch.ACLR
reset => outputs[25]$latch.ACLR
reset => outputs[26]$latch.ACLR
reset => outputs[27]$latch.ACLR
reset => outputs[28]$latch.ACLR
reset => outputs[29]$latch.ACLR
reset => outputs[30]$latch.ACLR
reset => outputs[31]$latch.ACLR
wri_ena => process_0.IN1
inputs[0] => outputs[0]$latch.DATAIN
inputs[1] => outputs[1]$latch.DATAIN
inputs[2] => outputs[2]$latch.DATAIN
inputs[3] => outputs[3]$latch.DATAIN
inputs[4] => outputs[4]$latch.DATAIN
inputs[5] => outputs[5]$latch.DATAIN
inputs[6] => outputs[6]$latch.DATAIN
inputs[7] => outputs[7]$latch.DATAIN
inputs[8] => outputs[8]$latch.DATAIN
inputs[9] => outputs[9]$latch.DATAIN
inputs[10] => outputs[10]$latch.DATAIN
inputs[11] => outputs[11]$latch.DATAIN
inputs[12] => outputs[12]$latch.DATAIN
inputs[13] => outputs[13]$latch.DATAIN
inputs[14] => outputs[14]$latch.DATAIN
inputs[15] => outputs[15]$latch.DATAIN
inputs[16] => outputs[16]$latch.DATAIN
inputs[17] => outputs[17]$latch.DATAIN
inputs[18] => outputs[18]$latch.DATAIN
inputs[19] => outputs[19]$latch.DATAIN
inputs[20] => outputs[20]$latch.DATAIN
inputs[21] => outputs[21]$latch.DATAIN
inputs[22] => outputs[22]$latch.DATAIN
inputs[23] => outputs[23]$latch.DATAIN
inputs[24] => outputs[24]$latch.DATAIN
inputs[25] => outputs[25]$latch.DATAIN
inputs[26] => outputs[26]$latch.DATAIN
inputs[27] => outputs[27]$latch.DATAIN
inputs[28] => outputs[28]$latch.DATAIN
inputs[29] => outputs[29]$latch.DATAIN
inputs[30] => outputs[30]$latch.DATAIN
inputs[31] => outputs[31]$latch.DATAIN
outputs[0] <= outputs[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
outputs[1] <= outputs[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
outputs[2] <= outputs[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
outputs[3] <= outputs[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
outputs[4] <= outputs[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
outputs[5] <= outputs[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
outputs[6] <= outputs[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
outputs[7] <= outputs[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
outputs[8] <= outputs[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
outputs[9] <= outputs[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
outputs[10] <= outputs[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
outputs[11] <= outputs[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
outputs[12] <= outputs[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
outputs[13] <= outputs[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
outputs[14] <= outputs[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
outputs[15] <= outputs[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
outputs[16] <= outputs[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
outputs[17] <= outputs[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
outputs[18] <= outputs[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
outputs[19] <= outputs[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
outputs[20] <= outputs[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
outputs[21] <= outputs[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
outputs[22] <= outputs[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
outputs[23] <= outputs[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
outputs[24] <= outputs[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
outputs[25] <= outputs[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
outputs[26] <= outputs[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
outputs[27] <= outputs[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
outputs[28] <= outputs[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
outputs[29] <= outputs[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
outputs[30] <= outputs[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
outputs[31] <= outputs[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


|fifo|priority_fifos:low_pri
aclr => scfifo:scfifo_component.aclr
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
rdreq => scfifo:scfifo_component.rdreq
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]


|fifo|priority_fifos:low_pri|scfifo:scfifo_component
data[0] => scfifo_4k91:auto_generated.data[0]
data[1] => scfifo_4k91:auto_generated.data[1]
data[2] => scfifo_4k91:auto_generated.data[2]
data[3] => scfifo_4k91:auto_generated.data[3]
data[4] => scfifo_4k91:auto_generated.data[4]
data[5] => scfifo_4k91:auto_generated.data[5]
data[6] => scfifo_4k91:auto_generated.data[6]
data[7] => scfifo_4k91:auto_generated.data[7]
q[0] <= scfifo_4k91:auto_generated.q[0]
q[1] <= scfifo_4k91:auto_generated.q[1]
q[2] <= scfifo_4k91:auto_generated.q[2]
q[3] <= scfifo_4k91:auto_generated.q[3]
q[4] <= scfifo_4k91:auto_generated.q[4]
q[5] <= scfifo_4k91:auto_generated.q[5]
q[6] <= scfifo_4k91:auto_generated.q[6]
q[7] <= scfifo_4k91:auto_generated.q[7]
wrreq => scfifo_4k91:auto_generated.wrreq
rdreq => scfifo_4k91:auto_generated.rdreq
clock => scfifo_4k91:auto_generated.clock
aclr => scfifo_4k91:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_4k91:auto_generated.empty
full <= scfifo_4k91:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>
usedw[9] <= <GND>
usedw[10] <= <GND>


|fifo|priority_fifos:low_pri|scfifo:scfifo_component|scfifo_4k91:auto_generated
aclr => a_dpfifo_bq91:dpfifo.aclr
clock => a_dpfifo_bq91:dpfifo.clock
data[0] => a_dpfifo_bq91:dpfifo.data[0]
data[1] => a_dpfifo_bq91:dpfifo.data[1]
data[2] => a_dpfifo_bq91:dpfifo.data[2]
data[3] => a_dpfifo_bq91:dpfifo.data[3]
data[4] => a_dpfifo_bq91:dpfifo.data[4]
data[5] => a_dpfifo_bq91:dpfifo.data[5]
data[6] => a_dpfifo_bq91:dpfifo.data[6]
data[7] => a_dpfifo_bq91:dpfifo.data[7]
empty <= a_dpfifo_bq91:dpfifo.empty
full <= a_dpfifo_bq91:dpfifo.full
q[0] <= a_dpfifo_bq91:dpfifo.q[0]
q[1] <= a_dpfifo_bq91:dpfifo.q[1]
q[2] <= a_dpfifo_bq91:dpfifo.q[2]
q[3] <= a_dpfifo_bq91:dpfifo.q[3]
q[4] <= a_dpfifo_bq91:dpfifo.q[4]
q[5] <= a_dpfifo_bq91:dpfifo.q[5]
q[6] <= a_dpfifo_bq91:dpfifo.q[6]
q[7] <= a_dpfifo_bq91:dpfifo.q[7]
rdreq => a_dpfifo_bq91:dpfifo.rreq
wrreq => a_dpfifo_bq91:dpfifo.wreq


|fifo|priority_fifos:low_pri|scfifo:scfifo_component|scfifo_4k91:auto_generated|a_dpfifo_bq91:dpfifo
aclr => a_fefifo_sae:fifo_state.aclr
aclr => cntr_vhb:rd_ptr_count.aclr
aclr => cntr_vhb:wr_ptr.aclr
clock => a_fefifo_sae:fifo_state.clock
clock => altsyncram_21t1:FIFOram.clock0
clock => altsyncram_21t1:FIFOram.clock1
clock => cntr_vhb:rd_ptr_count.clock
clock => cntr_vhb:wr_ptr.clock
data[0] => altsyncram_21t1:FIFOram.data_a[0]
data[1] => altsyncram_21t1:FIFOram.data_a[1]
data[2] => altsyncram_21t1:FIFOram.data_a[2]
data[3] => altsyncram_21t1:FIFOram.data_a[3]
data[4] => altsyncram_21t1:FIFOram.data_a[4]
data[5] => altsyncram_21t1:FIFOram.data_a[5]
data[6] => altsyncram_21t1:FIFOram.data_a[6]
data[7] => altsyncram_21t1:FIFOram.data_a[7]
empty <= a_fefifo_sae:fifo_state.empty
full <= a_fefifo_sae:fifo_state.full
q[0] <= altsyncram_21t1:FIFOram.q_b[0]
q[1] <= altsyncram_21t1:FIFOram.q_b[1]
q[2] <= altsyncram_21t1:FIFOram.q_b[2]
q[3] <= altsyncram_21t1:FIFOram.q_b[3]
q[4] <= altsyncram_21t1:FIFOram.q_b[4]
q[5] <= altsyncram_21t1:FIFOram.q_b[5]
q[6] <= altsyncram_21t1:FIFOram.q_b[6]
q[7] <= altsyncram_21t1:FIFOram.q_b[7]
rreq => a_fefifo_sae:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_sae:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_vhb:rd_ptr_count.sclr
sclr => cntr_vhb:wr_ptr.sclr
wreq => a_fefifo_sae:fifo_state.wreq
wreq => valid_wreq.IN0


|fifo|priority_fifos:low_pri|scfifo:scfifo_component|scfifo_4k91:auto_generated|a_dpfifo_bq91:dpfifo|a_fefifo_sae:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_bi7:count_usedw.aclr
clock => cntr_bi7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_bi7:count_usedw.sclr
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|fifo|priority_fifos:low_pri|scfifo:scfifo_component|scfifo_4k91:auto_generated|a_dpfifo_bq91:dpfifo|a_fefifo_sae:fifo_state|cntr_bi7:count_usedw
aclr => counter_reg_bit[10].IN0
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|fifo|priority_fifos:low_pri|scfifo:scfifo_component|scfifo_4k91:auto_generated|a_dpfifo_bq91:dpfifo|altsyncram_21t1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|fifo|priority_fifos:low_pri|scfifo:scfifo_component|scfifo_4k91:auto_generated|a_dpfifo_bq91:dpfifo|cntr_vhb:rd_ptr_count
aclr => counter_reg_bit[10].IN0
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|fifo|priority_fifos:low_pri|scfifo:scfifo_component|scfifo_4k91:auto_generated|a_dpfifo_bq91:dpfifo|cntr_vhb:wr_ptr
aclr => counter_reg_bit[10].IN0
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|fifo|priority_fifos:high_pri
aclr => scfifo:scfifo_component.aclr
clock => scfifo:scfifo_component.clock
data[0] => scfifo:scfifo_component.data[0]
data[1] => scfifo:scfifo_component.data[1]
data[2] => scfifo:scfifo_component.data[2]
data[3] => scfifo:scfifo_component.data[3]
data[4] => scfifo:scfifo_component.data[4]
data[5] => scfifo:scfifo_component.data[5]
data[6] => scfifo:scfifo_component.data[6]
data[7] => scfifo:scfifo_component.data[7]
rdreq => scfifo:scfifo_component.rdreq
wrreq => scfifo:scfifo_component.wrreq
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q[0]
q[1] <= scfifo:scfifo_component.q[1]
q[2] <= scfifo:scfifo_component.q[2]
q[3] <= scfifo:scfifo_component.q[3]
q[4] <= scfifo:scfifo_component.q[4]
q[5] <= scfifo:scfifo_component.q[5]
q[6] <= scfifo:scfifo_component.q[6]
q[7] <= scfifo:scfifo_component.q[7]


|fifo|priority_fifos:high_pri|scfifo:scfifo_component
data[0] => scfifo_4k91:auto_generated.data[0]
data[1] => scfifo_4k91:auto_generated.data[1]
data[2] => scfifo_4k91:auto_generated.data[2]
data[3] => scfifo_4k91:auto_generated.data[3]
data[4] => scfifo_4k91:auto_generated.data[4]
data[5] => scfifo_4k91:auto_generated.data[5]
data[6] => scfifo_4k91:auto_generated.data[6]
data[7] => scfifo_4k91:auto_generated.data[7]
q[0] <= scfifo_4k91:auto_generated.q[0]
q[1] <= scfifo_4k91:auto_generated.q[1]
q[2] <= scfifo_4k91:auto_generated.q[2]
q[3] <= scfifo_4k91:auto_generated.q[3]
q[4] <= scfifo_4k91:auto_generated.q[4]
q[5] <= scfifo_4k91:auto_generated.q[5]
q[6] <= scfifo_4k91:auto_generated.q[6]
q[7] <= scfifo_4k91:auto_generated.q[7]
wrreq => scfifo_4k91:auto_generated.wrreq
rdreq => scfifo_4k91:auto_generated.rdreq
clock => scfifo_4k91:auto_generated.clock
aclr => scfifo_4k91:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_4k91:auto_generated.empty
full <= scfifo_4k91:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>
usedw[9] <= <GND>
usedw[10] <= <GND>


|fifo|priority_fifos:high_pri|scfifo:scfifo_component|scfifo_4k91:auto_generated
aclr => a_dpfifo_bq91:dpfifo.aclr
clock => a_dpfifo_bq91:dpfifo.clock
data[0] => a_dpfifo_bq91:dpfifo.data[0]
data[1] => a_dpfifo_bq91:dpfifo.data[1]
data[2] => a_dpfifo_bq91:dpfifo.data[2]
data[3] => a_dpfifo_bq91:dpfifo.data[3]
data[4] => a_dpfifo_bq91:dpfifo.data[4]
data[5] => a_dpfifo_bq91:dpfifo.data[5]
data[6] => a_dpfifo_bq91:dpfifo.data[6]
data[7] => a_dpfifo_bq91:dpfifo.data[7]
empty <= a_dpfifo_bq91:dpfifo.empty
full <= a_dpfifo_bq91:dpfifo.full
q[0] <= a_dpfifo_bq91:dpfifo.q[0]
q[1] <= a_dpfifo_bq91:dpfifo.q[1]
q[2] <= a_dpfifo_bq91:dpfifo.q[2]
q[3] <= a_dpfifo_bq91:dpfifo.q[3]
q[4] <= a_dpfifo_bq91:dpfifo.q[4]
q[5] <= a_dpfifo_bq91:dpfifo.q[5]
q[6] <= a_dpfifo_bq91:dpfifo.q[6]
q[7] <= a_dpfifo_bq91:dpfifo.q[7]
rdreq => a_dpfifo_bq91:dpfifo.rreq
wrreq => a_dpfifo_bq91:dpfifo.wreq


|fifo|priority_fifos:high_pri|scfifo:scfifo_component|scfifo_4k91:auto_generated|a_dpfifo_bq91:dpfifo
aclr => a_fefifo_sae:fifo_state.aclr
aclr => cntr_vhb:rd_ptr_count.aclr
aclr => cntr_vhb:wr_ptr.aclr
clock => a_fefifo_sae:fifo_state.clock
clock => altsyncram_21t1:FIFOram.clock0
clock => altsyncram_21t1:FIFOram.clock1
clock => cntr_vhb:rd_ptr_count.clock
clock => cntr_vhb:wr_ptr.clock
data[0] => altsyncram_21t1:FIFOram.data_a[0]
data[1] => altsyncram_21t1:FIFOram.data_a[1]
data[2] => altsyncram_21t1:FIFOram.data_a[2]
data[3] => altsyncram_21t1:FIFOram.data_a[3]
data[4] => altsyncram_21t1:FIFOram.data_a[4]
data[5] => altsyncram_21t1:FIFOram.data_a[5]
data[6] => altsyncram_21t1:FIFOram.data_a[6]
data[7] => altsyncram_21t1:FIFOram.data_a[7]
empty <= a_fefifo_sae:fifo_state.empty
full <= a_fefifo_sae:fifo_state.full
q[0] <= altsyncram_21t1:FIFOram.q_b[0]
q[1] <= altsyncram_21t1:FIFOram.q_b[1]
q[2] <= altsyncram_21t1:FIFOram.q_b[2]
q[3] <= altsyncram_21t1:FIFOram.q_b[3]
q[4] <= altsyncram_21t1:FIFOram.q_b[4]
q[5] <= altsyncram_21t1:FIFOram.q_b[5]
q[6] <= altsyncram_21t1:FIFOram.q_b[6]
q[7] <= altsyncram_21t1:FIFOram.q_b[7]
rreq => a_fefifo_sae:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_sae:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_vhb:rd_ptr_count.sclr
sclr => cntr_vhb:wr_ptr.sclr
wreq => a_fefifo_sae:fifo_state.wreq
wreq => valid_wreq.IN0


|fifo|priority_fifos:high_pri|scfifo:scfifo_component|scfifo_4k91:auto_generated|a_dpfifo_bq91:dpfifo|a_fefifo_sae:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_bi7:count_usedw.aclr
clock => cntr_bi7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_bi7:count_usedw.sclr
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|fifo|priority_fifos:high_pri|scfifo:scfifo_component|scfifo_4k91:auto_generated|a_dpfifo_bq91:dpfifo|a_fefifo_sae:fifo_state|cntr_bi7:count_usedw
aclr => counter_reg_bit[10].IN0
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|fifo|priority_fifos:high_pri|scfifo:scfifo_component|scfifo_4k91:auto_generated|a_dpfifo_bq91:dpfifo|altsyncram_21t1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|fifo|priority_fifos:high_pri|scfifo:scfifo_component|scfifo_4k91:auto_generated|a_dpfifo_bq91:dpfifo|cntr_vhb:rd_ptr_count
aclr => counter_reg_bit[10].IN0
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|fifo|priority_fifos:high_pri|scfifo:scfifo_component|scfifo_4k91:auto_generated|a_dpfifo_bq91:dpfifo|cntr_vhb:wr_ptr
aclr => counter_reg_bit[10].IN0
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


