module smallFSM(rst, clk, out);
input rst, clk;
output reg out;

reg[2:0] state, next_state;

always @(posedge rst, posedge clk)
begin
	if(rst==1) state <= 1;
	else state <= next_state;
end

always @(state)
begin
	case(state)
	3'b001:
		next_state<=2;
		out <= 0;
	3'b002:
		next_state<=3;
		out <= 0;
	3'b003:
		next_state<=4;
		out <= 1;
	3'b004:
		next_state<=5;
		out <= 0;
	3'b005:
		next_state<=1;
		out <= 1;
	default:
		next_state<=1;
		out <= 0;
	endcase
end


endmodule