<dec f='llvm/llvm/lib/Target/X86/X86ISelLowering.h' l='1062' type='bool llvm::X86TargetLowering::isShuffleMaskLegal(ArrayRef&lt;int&gt; Mask, llvm::EVT VT) const'/>
<doc f='llvm/llvm/lib/Target/X86/X86ISelLowering.h' l='1058'>/// Targets can use this to indicate that they only support *some*
    /// VECTOR_SHUFFLE operations, those with specific masks. By default, if a
    /// target supports the VECTOR_SHUFFLE node, all mask values are assumed to
    /// be legal.</doc>
<inh f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='842' c='_ZNK4llvm18TargetLoweringBase18isShuffleMaskLegalENS_8ArrayRefIiEENS_3EVTE'/>
<def f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='28583' ll='28598' type='bool llvm::X86TargetLowering::isShuffleMaskLegal(ArrayRef&lt;int&gt; M, llvm::EVT VT) const'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='28609' u='c' c='_ZNK4llvm17X86TargetLowering22isVectorClearMaskLegalENS_8ArrayRefIiEENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='43763' u='c' c='_ZNK4llvm17X86TargetLowering48isDesirableToCombineBuildVectorToShuffleTruncateENS_8ArrayRefIiEENS_3EVTES3_'/>
<doc f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='28579'>/// Targets can use this to indicate that they only support *some*
/// VECTOR_SHUFFLE operations, those with specific masks.
/// By default, if a target supports the VECTOR_SHUFFLE node, all mask values
/// are assumed to be legal.</doc>
