
---------- Begin Simulation Statistics ----------
final_tick                               92837381116000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  23928                       # Simulator instruction rate (inst/s)
host_mem_usage                                 827752                       # Number of bytes of host memory used
host_op_rate                                    38775                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   417.91                       # Real time elapsed on the host
host_tick_rate                              134682158                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      16204568                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.056286                       # Number of seconds simulated
sim_ticks                                 56285689750                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          13                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   16                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  33                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 15                       # number of times the integer registers were written
system.cpu.num_load_insts                           4                       # Number of load instructions
system.cpu.num_mem_refs                             4                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     77.78%     77.78% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::MemRead                        4     22.22%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued          1054767                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                   98                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             1054985                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                311455                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1901307                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3806730                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      2066411                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       176348                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4356879                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1615954                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      2066411                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       450457                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4364931                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             225                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        27009                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          12896375                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          9441159                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       176358                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1904056                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        676916                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     15283718                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16204550                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    110474915                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.146681                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.808887                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    104593784     94.68%     94.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2368685      2.14%     96.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1302565      1.18%     98.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       787218      0.71%     98.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       481409      0.44%     99.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       104002      0.09%     99.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       114245      0.10%     99.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        46091      0.04%     99.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       676916      0.61%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    110474915                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          16204186                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3567032                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     11575705     71.43%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3567032     22.01%     93.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1061813      6.55%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16204550                       # Class of committed instruction
system.switch_cpus.commit.refs                4628845                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16204550                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                      11.257136                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                11.257136                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     106326905                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       33079167                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1633900                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2704956                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         176551                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1727833                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4719912                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 44500                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1575051                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1616                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4364931                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2971128                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             109307255                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         20416                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               23922029                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           10                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1480                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          353102                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.038775                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3084858                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1616179                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.212505                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    112570154                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.340599                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.496086                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        106304526     94.43%     94.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           135958      0.12%     94.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           600395      0.53%     95.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           329918      0.29%     95.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           479779      0.43%     95.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           400659      0.36%     96.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1147703      1.02%     97.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           163539      0.15%     97.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          3007677      2.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    112570154                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    1204                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       190020                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2343571                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.216720                       # Inst execution rate
system.switch_cpus.iew.exec_refs              6570163                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1575051                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        79173593                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       6811965                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         4893                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2315957                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     31478963                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4995112                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       214012                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      24396454                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         472028                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        965419                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         176551                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2149712                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       140117                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        35062                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          259                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      3244909                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      1254144                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          259                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        94219                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        95801                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28107427                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              23859382                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.631070                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17737747                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.211949                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               23874379                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         32946697                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        19940515                       # number of integer regfile writes
system.switch_cpus.ipc                       0.088833                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.088833                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        15220      0.06%      0.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      17909815     72.77%     72.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         2387      0.01%     72.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     72.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     72.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     72.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     72.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     72.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     72.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     72.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     72.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     72.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     72.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     72.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     72.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     72.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     72.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     72.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     72.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     72.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     72.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     72.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     72.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     72.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     72.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     72.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     72.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      5042005     20.49%     93.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1641040      6.67%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       24610467                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              259447                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.010542                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           70015     26.99%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     26.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          63463     24.46%     51.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        125969     48.55%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       24854694                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    162064946                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     23859382                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     46753545                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           31478963                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          24610467                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     15274328                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        14412                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     26896569                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    112570154                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.218623                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.816854                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    101256089     89.95%     89.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      5396925      4.79%     94.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2397443      2.13%     96.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1655215      1.47%     98.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       825009      0.73%     99.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       447801      0.40%     99.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       319071      0.28%     99.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       181264      0.16%     99.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        91337      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    112570154                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.218621                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2971363                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   237                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       417933                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       696508                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      6811965                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2315957                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        12484533                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                112571358                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        98570074                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20622243                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        5896936                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2110558                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         877885                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        173062                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      85719250                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       32239781                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     40697222                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           3555798                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1381244                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         176551                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       8157164                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         20074865                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     48803842                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          10900541                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            141286267                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            65075410                       # The number of ROB writes
system.switch_cpus.timesIdled                      19                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2091468                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        17884                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4183979                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          17884                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 92837381116000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1865693                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       137424                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1763883                       # Transaction distribution
system.membus.trans_dist::ReadExReq             39730                       # Transaction distribution
system.membus.trans_dist::ReadExResp            39730                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1865693                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      5712153                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      5712153                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5712153                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    130742208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    130742208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               130742208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1905423                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1905423    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1905423                       # Request fanout histogram
system.membus.reqLayer2.occupancy          4702056735                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               8.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         9846634026                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             17.5                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  56285689750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 92837381116000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 92837381116000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 92837381116000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2012810                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       277992                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3718481                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1391125                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            79700                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           79700                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            18                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2012793                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           36                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6276453                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6276489                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         1152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    142915840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              142916992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3296130                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8795136                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5388641                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003319                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.057514                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5370757     99.67%     99.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  17884      0.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5388641                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2232555500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3138733500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             25500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 92837381116000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       992160                       # number of demand (read+write) hits
system.l2.demand_hits::total                   992160                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       992160                       # number of overall hits
system.l2.overall_hits::total                  992160                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      1100330                       # number of demand (read+write) misses
system.l2.demand_misses::total                1100351                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           17                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      1100330                       # number of overall misses
system.l2.overall_misses::total               1100351                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      1497500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  92822310500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      92823808000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      1497500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  92822310500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     92823808000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      2092490                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2092511                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2092490                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2092511                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.525847                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.525852                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.525847                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.525852                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 88088.235294                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 84358.611053                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84358.362014                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 88088.235294                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84358.611053                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84358.362014                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      8319                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              137424                       # number of writebacks
system.l2.writebacks::total                    137424                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data        16346                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               16346                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data        16346                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              16346                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      1083984                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1084001                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       821419                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1083984                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1905420                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      1327500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  81258580500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  81259908000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  54298468219                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      1327500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  81258580500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 135558376219                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.518035                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.518038                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.518035                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.910590                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 78088.235294                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 74962.896593                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74962.945606                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 66103.253296                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 78088.235294                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 74962.896593                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71143.567412                       # average overall mshr miss latency
system.l2.replacements                        1905005                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       140568                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           140568                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       140568                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       140568                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        14182                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         14182                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       821419                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         821419                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  54298468219                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  54298468219                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 66103.253296                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 66103.253296                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        39970                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 39970                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        39730                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               39730                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   3619280000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3619280000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        79700                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             79700                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.498494                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.498494                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 91096.904103                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91096.904103                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        39730                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          39730                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   3221980000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3221980000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.498494                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.498494                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 81096.904103                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81096.904103                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           17                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               18                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      1497500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      1497500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           17                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             18                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 88088.235294                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83194.444444                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           17                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           17                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      1327500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      1327500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.944444                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 78088.235294                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78088.235294                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       952190                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            952190                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data      1060600                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1060603                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  89203030500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  89203030500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2012790                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2012793                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.526930                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.526931                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84106.195078                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84105.957177                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data        16346                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        16346                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1044254                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1044254                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  78036600500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  78036600500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.518809                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.518808                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74729.520308                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74729.520308                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 92837381116000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 92837381116000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4092.022570                       # Cycle average of tags in use
system.l2.tags.total_refs                     4965757                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1905005                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.606690                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              92781095427000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       4.775442                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.001240                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.005098                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  1754.657844                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.023972                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2332.558975                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001166                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.428383                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.569472                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999029                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1824                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2272                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1         1327                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          411                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          195                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1545                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          532                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.445312                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.554688                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  18645017                       # Number of tag accesses
system.l2.tags.data_accesses                 18645017                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 92837381116000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     52570496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     69375232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          121947072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      8795136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8795136                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       821414                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      1083988                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1905423                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       137424                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             137424                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              1137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              3411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    933993991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst        19330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1232555421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2166573290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         1137                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst        19330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            20467                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      156258830                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            156258830                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      156258830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             1137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             3411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    933993991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst        19330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1232555421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2322832119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    137423.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    821414.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        17.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   1083735.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000226582250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8447                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8447                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3725473                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             129176                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1905419                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     137424                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1905419                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   137424                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    253                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            141384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            132670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            119847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            106909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             98355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             94279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            101674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            109487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            123400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            134795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           125680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           118464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           111662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           104274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           129841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           152445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8766                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.67                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  29184232533                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9525830000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             64906095033                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15318.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34068.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1707500                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  118174                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.62                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.99                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1905419                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               137424                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  616088                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  426707                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  276562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  212006                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  164843                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   98772                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   47305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   27948                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   17826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   11183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   3377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1347                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       216891                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    602.709970                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   400.004367                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   404.267126                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        37293     17.19%     17.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        26868     12.39%     29.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        18732      8.64%     38.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        13344      6.15%     44.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10529      4.85%     49.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8462      3.90%     53.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6636      3.06%     56.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6215      2.87%     59.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        88812     40.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       216891                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8447                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     225.524447                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    118.315502                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    298.369191                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          6142     72.71%     72.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         1216     14.40%     87.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          524      6.20%     93.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          310      3.67%     96.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          126      1.49%     98.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           83      0.98%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           27      0.32%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           15      0.18%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8447                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8447                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.266722                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.246578                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.860235                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7501     88.80%     88.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              231      2.73%     91.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              366      4.33%     95.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              195      2.31%     98.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              104      1.23%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               28      0.33%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               12      0.14%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                7      0.08%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8447                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              121930624                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8793920                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               121946816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8795136                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2166.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       156.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2166.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    156.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   56285562500                       # Total gap between requests
system.mem_ctrls.avgGap                      27552.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher     52570496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         1088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     69359040                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      8793920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 933993990.897126793861                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 19329.957664772155                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1232267745.284226655960                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 156237225.466353982687                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       821414                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           17                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      1083988                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       137424                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  28506939352                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       626000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  36398529681                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1376195530176                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     34704.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     36823.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     33578.35                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10014229.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            720404580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            382892730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          7144005540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          361975680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4442617920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      24525122100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        960910080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        38537928630                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        684.684310                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2204714247                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1879280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  52201684753                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            828240000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            440208615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6458879700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          355278420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4442617920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      23477589780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1843077600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        37845892035                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        672.389238                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4450453812                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1879280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  49955945188                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 92781095426250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    56285679000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 92837381116000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      2971100                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2971112                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2971100                       # number of overall hits
system.cpu.icache.overall_hits::total         2971112                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           28                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             29                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           28                       # number of overall misses
system.cpu.icache.overall_misses::total            29                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      2078500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2078500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      2078500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2078500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      2971128                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2971141                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2971128                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2971141                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.076923                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.076923                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 74232.142857                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71672.413793                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 74232.142857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71672.413793                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           11                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           17                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           17                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1523500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1523500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1523500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1523500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 89617.647059                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 89617.647059                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 89617.647059                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 89617.647059                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2971100                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2971112                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           28                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            29                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      2078500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2078500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2971128                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2971141                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.076923                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 74232.142857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71672.413793                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           11                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           17                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1523500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1523500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 89617.647059                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 89617.647059                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 92837381116000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.010910                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      92781095427000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000606                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.010303                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000020                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000021                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.035156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5942300                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5942300                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 92837381116000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92837381116000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92837381116000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 92837381116000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92837381116000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92837381116000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 92837381116000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3307438                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3307439                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3307438                       # number of overall hits
system.cpu.dcache.overall_hits::total         3307439                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2429960                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2429963                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2429960                       # number of overall misses
system.cpu.dcache.overall_misses::total       2429963                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 126592546538                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 126592546538                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 126592546538                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 126592546538                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5737398                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5737402                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5737398                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5737402                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.423530                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.423530                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.423530                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.423530                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 52096.555720                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52096.491403                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 52096.555720                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52096.491403                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      6808593                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            247285                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.533385                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       140568                       # number of writebacks
system.cpu.dcache.writebacks::total            140568                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       337470                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       337470                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       337470                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       337470                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2092490                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2092490                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2092490                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2092490                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 106988376038                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 106988376038                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 106988376038                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 106988376038                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.364711                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.364710                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.364711                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.364710                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 51129.695262                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51129.695262                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 51129.695262                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51129.695262                       # average overall mshr miss latency
system.cpu.dcache.replacements                2091468                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2325326                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2325327                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2350259                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2350262                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 122344601000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 122344601000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4675585                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4675589                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.502666                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.502667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 52055.795127                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52055.728680                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       337468                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       337468                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2012791                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2012791                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 102820149000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 102820149000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.430490                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.430489                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 51083.370802                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 51083.370802                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       982112                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         982112                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        79701                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        79701                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   4247945538                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4247945538                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1061813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1061813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.075061                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.075061                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 53298.522453                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53298.522453                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        79699                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        79699                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   4168227038                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4168227038                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.075059                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.075059                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 52299.615277                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52299.615277                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 92837381116000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.620664                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5398755                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2091468                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.581323                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      92781095431500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000001                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.620663                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000606                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000606                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          292                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          732                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13567296                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13567296                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               92989555466000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  36603                       # Simulator instruction rate (inst/s)
host_mem_usage                                 827896                       # Number of bytes of host memory used
host_op_rate                                    58920                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1092.79                       # Real time elapsed on the host
host_tick_rate                              139252521                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000010                       # Number of instructions simulated
sim_ops                                      64387774                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.152174                       # Number of seconds simulated
sim_ticks                                152174350000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued          3466756                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                  265                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3467350                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1105882                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5699117                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11398240                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      5095281                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       424366                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     11059362                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      4067662                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      5095281                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1027619                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        11080315                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             638                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        68720                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          36314905                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         26877671                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       424388                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            5534160                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       2195152                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     35626544                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48183206                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    299465569                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.160897                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.859868                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    282522319     94.34%     94.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      6556256      2.19%     96.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      3875271      1.29%     97.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2309509      0.77%     98.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1263739      0.42%     99.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       262035      0.09%     99.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       347482      0.12%     99.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       133806      0.04%     99.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2195152      0.73%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    299465569                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          48182480                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10410174                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     34222063     71.02%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10410174     21.61%     92.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      3550969      7.37%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48183206                       # Class of committed instruction
system.switch_cpus.commit.refs               13961143                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48183206                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                      10.144957                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                10.144957                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     287867968                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       87722341                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          4319942                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6796798                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         425039                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       4938551                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            13110415                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                120231                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4965582                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  4314                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            11080315                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           8135087                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             295500284                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         53082                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               63435444                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           21                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         3615                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          850078                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.036407                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      8419339                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      4068300                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.208430                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    304348298                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.329250                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.468100                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        287826611     94.57%     94.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           325921      0.11%     94.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1740904      0.57%     95.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           786084      0.26%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1367880      0.45%     95.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1207382      0.40%     96.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          2889892      0.95%     97.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           436157      0.14%     97.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7767467      2.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    304348298                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     402                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       449977                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          6628289                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.222409                       # Inst execution rate
system.switch_cpus.iew.exec_refs             18767111                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            4965582                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       216873771                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      17691801                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        12806                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      6969489                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     83785681                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      13801529                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       550018                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      67689787                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        1284261                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       2856253                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         425039                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       6266442                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       371637                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       136042                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           98                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          905                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      7281631                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      3418502                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          905                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       233107                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       216870                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          78304275                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              66418034                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.615022                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          48158814                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.218230                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               66453488                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         94768737                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        54819088                       # number of integer regfile writes
system.switch_cpus.ipc                       0.098571                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.098571                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        40944      0.06%      0.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      49113214     71.97%     72.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         6885      0.01%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     13925438     20.41%     92.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      5153325      7.55%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       68239806                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              723990                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.010609                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          184088     25.43%     25.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     25.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     25.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     25.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     25.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     25.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     25.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     25.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     25.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     25.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     25.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     25.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     25.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     25.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     25.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     25.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     25.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     25.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     25.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     25.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     25.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     25.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     25.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     25.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     25.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     25.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     25.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     25.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     25.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     25.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     25.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     25.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     25.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     25.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     25.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     25.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     25.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     25.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     25.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     25.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     25.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     25.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     25.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         147850     20.42%     45.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        392052     54.15%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       68922852                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    441587764                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     66418034                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    119388997                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           83785681                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          68239806                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     35602423                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        35865                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     61135251                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    304348298                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.224216                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.817091                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    272180930     89.43%     89.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     16005570      5.26%     94.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      6497200      2.13%     96.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      4672787      1.54%     98.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2226684      0.73%     99.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1196136      0.39%     99.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       883917      0.29%     99.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       450035      0.15%     99.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       235039      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    304348298                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.224216                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             8135746                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   659                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1476857                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      2168789                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     17691801                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      6969489                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        34660872                       # number of misc regfile reads
system.switch_cpus.numCycles                304348700                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       262555545                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      60917994                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       17667221                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          5657079                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        2559838                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        433864                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     228241938                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       85642956                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    107284026                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           9282911                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        6820554                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         425039                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      26427724                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         46365961                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    131718889                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          31381574                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            381080167                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           172511111                       # The number of ROB writes
system.switch_cpus.timesIdled                      10                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5706024                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        48611                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11412050                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          48611                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 152174350000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5590078                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       399573                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5299544                       # Transaction distribution
system.membus.trans_dist::ReadExReq            109041                       # Transaction distribution
system.membus.trans_dist::ReadExResp           109040                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5590082                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     17097358                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     17097358                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17097358                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    390316224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    390316224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               390316224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5699123                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5699123    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5699123                       # Request fanout histogram
system.membus.reqLayer2.occupancy         13988922959                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               9.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        29404799856                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             19.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 152174350000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 152174350000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 152174350000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 152174350000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5486244                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       809821                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10606836                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4757810                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           219781                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          219780                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5486245                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     17118074                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17118074                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    391441408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              391441408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10468443                       # Total snoops (count)
system.tol2bus.snoopTraffic                  25572672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         16174469                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003005                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.054739                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               16125858     99.70%     99.70% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  48611      0.30%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           16174469                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6116273000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8559036000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 152174350000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      2756405                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2756405                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      2756405                       # number of overall hits
system.l2.overall_hits::total                 2756405                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      2949621                       # number of demand (read+write) misses
system.l2.demand_misses::total                2949621                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      2949621                       # number of overall misses
system.l2.overall_misses::total               2949621                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 255740448000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     255740448000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 255740448000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    255740448000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      5706026                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5706026                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      5706026                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5706026                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.516931                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.516931                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.516931                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.516931                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 86702.816396                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86702.816396                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 86702.816396                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86702.816396                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     18653                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              399573                       # number of writebacks
system.l2.writebacks::total                    399573                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data        50122                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               50122                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data        50122                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              50122                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.data      2899499                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2899499                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2799624                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      2899499                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5699123                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 224470815000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 224470815000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 187730456132                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 224470815000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 412201271132                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.508147                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.508147                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.508147                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.998790                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 77417.103782                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77417.103782                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 67055.596084                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 77417.103782                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72327.140708                       # average overall mshr miss latency
system.l2.replacements                        5710633                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       410248                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           410248                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       410248                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       410248                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        37089                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         37089                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2799624                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2799624                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 187730456132                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 187730456132                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 67055.596084                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 67055.596084                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data       110738                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                110738                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       109043                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              109043                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  10080201500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10080201500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       219781                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            219781                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.496144                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.496144                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 92442.444724                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92442.444724                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       109041                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         109041                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   8989768000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8989768000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.496135                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.496135                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 82443.924762                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82443.924762                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      2645667                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2645667                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      2840578                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2840578                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 245660246500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 245660246500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      5486245                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5486245                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.517764                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.517764                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 86482.485783                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86482.485783                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data        50120                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        50120                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      2790458                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2790458                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 215481047000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 215481047000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.508628                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.508628                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 77220.673811                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77220.673811                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 152174350000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 152174350000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                    14133570                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5714729                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.473183                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.961289                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  1996.530271                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2093.508440                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001455                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.487434                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.511110                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1956                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2140                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0          204                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1         1644                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          108                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          231                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1789                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          120                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.477539                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.522461                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  51358833                       # Number of tag accesses
system.l2.tags.data_accesses                 51358833                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 152174350000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.l2.prefetcher    179175552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data    185568128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          364743680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     25572672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        25572672                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2799618                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      2899502                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5699120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       399573                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             399573                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.l2.prefetcher   1177435961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1219444197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2396880158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      168048505                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            168048505                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      168048505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1177435961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1219444197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2564928662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    399465.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2799619.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   2898375.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000378910500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        24525                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        24525                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10941768                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             375706                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5699123                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     399573                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5699123                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   399573                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1129                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   108                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            388995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            382208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            376917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            371684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            364849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            352823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            338341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            326735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            347228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            364975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           351883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           339601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           327773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           313978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           354806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           395198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             24893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             24754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             24900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             24975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             25039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             25213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             25359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            25067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            24919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            25205                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.50                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.64                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  97352473358                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                28489970000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            204189860858                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17085.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35835.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5112903                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  342935                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.85                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5699123                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               399573                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1613512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1180794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  851212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  702999                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  554915                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  354144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  182879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  116836                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   72184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   45551                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  12786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   4919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2802                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1645                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  19507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  23823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  24686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  25117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  25465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  25582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  26071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  28425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  26623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  27283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  29911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  25822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  26193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  25015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       641607                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    608.217404                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   409.698822                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   401.408682                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       103500     16.13%     16.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        76270     11.89%     28.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        62901      9.80%     37.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        40920      6.38%     44.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        30894      4.82%     49.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        26035      4.06%     53.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        17737      2.76%     55.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        15781      2.46%     58.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       267569     41.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       641607                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        24525                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     232.333537                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     92.308941                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    459.449458                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         19234     78.43%     78.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         2152      8.77%     87.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767         1286      5.24%     92.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          777      3.17%     95.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          318      1.30%     96.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535          150      0.61%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           92      0.38%     97.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           88      0.36%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           79      0.32%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559           94      0.38%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815           48      0.20%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071           56      0.23%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           50      0.20%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583           43      0.18%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839           27      0.11%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095           18      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351           10      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         24525                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        24525                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.287625                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.264442                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.927899                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            21703     88.49%     88.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              688      2.81%     91.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1021      4.16%     95.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              575      2.34%     97.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              272      1.11%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              150      0.61%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               76      0.31%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               24      0.10%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               10      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         24525                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              364671616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   72256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25565056                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               364743872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             25572672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2396.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       168.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2396.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    168.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        20.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    18.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  152174380000                       # Total gap between requests
system.mem_ctrls.avgGap                      24951.95                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher    179175616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data    185496000                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     25565056                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 1177436381.361247777939                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1218970214.099813699722                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 167998457.033001929522                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2799619                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      2899504                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       399573                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  99819134513                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 104370726345                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3719370038950                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     35654.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     35996.06                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9308361.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2153995200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1144868010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         19959455880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1047915000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12012524160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      61711107000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6467702400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       104497567650                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        686.696330                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  15930570699                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5081440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 131162339301                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2427100200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1290030555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         20724214140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1037234880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12012524160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      62324791230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5950915680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       105766810845                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        695.037047                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  14503536555                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5081440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 132589373445                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 92781095426250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   208460029000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 92989555466000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     11106187                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11106199                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     11106187                       # number of overall hits
system.cpu.icache.overall_hits::total        11106199                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           28                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             29                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           28                       # number of overall misses
system.cpu.icache.overall_misses::total            29                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      2078500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2078500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      2078500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2078500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     11106215                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11106228                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     11106215                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11106228                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.076923                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.076923                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 74232.142857                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71672.413793                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 74232.142857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71672.413793                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           11                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           17                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           17                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1523500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1523500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1523500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1523500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 89617.647059                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 89617.647059                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 89617.647059                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 89617.647059                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     11106187                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11106199                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           28                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            29                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      2078500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2078500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     11106215                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11106228                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.076923                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 74232.142857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71672.413793                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           11                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           17                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1523500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1523500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 89617.647059                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 89617.647059                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 92989555466000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.040348                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11106217                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                18                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          617012.055556                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      92781095427000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.002242                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.038107                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000074                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000079                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.035156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          22212474                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         22212474                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 92989555466000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92989555466000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92989555466000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 92989555466000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 92989555466000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 92989555466000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 92989555466000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     13343143                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         13343144                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     13343143                       # number of overall hits
system.cpu.dcache.overall_hits::total        13343144                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      8898808                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8898811                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      8898808                       # number of overall misses
system.cpu.dcache.overall_misses::total       8898811                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 467336230788                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 467336230788                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 467336230788                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 467336230788                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     22241951                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     22241955                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     22241951                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     22241955                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.400091                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.400091                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.400091                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.400091                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 52516.722553                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52516.704848                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 52516.722553                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52516.704848                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     26086544                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            933240                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.952664                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       550816                       # number of writebacks
system.cpu.dcache.writebacks::total            550816                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1100292                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1100292                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1100292                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1100292                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      7798516                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7798516                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      7798516                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7798516                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 401919898290                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 401919898290                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 401919898290                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 401919898290                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.350622                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.350622                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.350622                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.350622                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 51537.997523                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51537.997523                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 51537.997523                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51537.997523                       # average overall mshr miss latency
system.cpu.dcache.replacements                7797492                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9029865                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9029866                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      8599318                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8599321                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 451271131000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 451271131000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     17629183                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17629187                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.487789                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.487789                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 52477.548917                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52477.530610                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1100278                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1100278                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      7499040                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7499040                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 386154469500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 386154469500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.425376                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.425376                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 51493.853813                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 51493.853813                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      4313278                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4313278                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       299490                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       299490                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  16065099788                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16065099788                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      4612768                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4612768                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.064926                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.064926                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 53641.523216                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53641.523216                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           14                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       299476                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       299476                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  15765428790                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  15765428790                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.064923                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.064923                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 52643.379737                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52643.379737                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 92989555466000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             2.295390                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            21141660                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7798516                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.710985                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      92781095431500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000001                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     2.295389                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.002242                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.002242                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          431                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          590                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52282426                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52282426                       # Number of data accesses

---------- End Simulation Statistics   ----------
