#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Tue Jul 21 17:38:36 2020
# Process ID: 26721
# Current directory: /home/bini/GARFIELD_MOBO/Firmware_GCU1F3
# Command line: vivado
# Log file: /home/bini/GARFIELD_MOBO/Firmware_GCU1F3/vivado.log
# Journal file: /home/bini/GARFIELD_MOBO/Firmware_GCU1F3/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.xpr
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADU_top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/element/Flag_CrossDomain.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/RESOURCE_SHARING_CONTROL.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/element/Signal_CrossDomain.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/element/SimpleSPIMaster.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_config.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_top.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/dac_pll_config/dac_config.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/dac_pll_config/pll_config.v:]
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/bini/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
pwd
/home/bini/GARFIELD_MOBO/Firmware_GCU1F3
source synth.tcl
# set partNum xc7k325tffg900-2
# set outputDir ./results
# set topentityname top_gcu1f3
# set bitstreamname_01 firmware_01.bit
# set bitstreamname_02 firmware_02.bit
# set bitstreamname_03 firmware_03.bit
# set flash_bitstreamname firmware.mcs
# file mkdir $outputDir
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_package.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_package.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_fabric_sel.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_fabric_sel.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_trans_decl.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_trans_decl.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_ipaddr_block.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_ipaddr_block.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rarp_block.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rarp_block.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_resend.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_resend.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_status.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_status.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_status_buffer.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_status_buffer.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_byte_sum.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_byte_sum.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_do_rx_reset.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_do_rx_reset.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxram_mux.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxram_mux.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_dualportram.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_dualportram.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxram_shim.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxram_shim.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_dualportram_rx.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_dualportram_rx.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_dualportram_tx.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_dualportram_tx.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxtransactor_if_simple.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxtransactor_if_simple.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_txtransactor_if_simple.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_txtransactor_if_simple.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_if_flat.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_if_flat.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/trans_arb.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/trans_arb.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_if.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_if.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_sm.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_sm.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_cfg.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_cfg.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_ctrl.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_ctrl.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_shim.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_shim.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_reg_types.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_reg_types.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_ctrlreg_v.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_ctrlreg_v.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_reg_v.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_reg_v.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_ram.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_ram.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_peephole_ram.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_peephole_ram.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib src/user/ipbus_utils/payload.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_utils/payload.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib src/user/ipbus_utils/ipbus_subsys.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_utils/ipbus_subsys.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib src/user/ipbus_utils/ipbus_decode_gcu1f3.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_utils/ipbus_decode_gcu1f3.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib src/user/ipbus_utils/ipbus_debug.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_utils/ipbus_debug.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib [glob src/user/ipbus_daq/*.vhd]
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/afifo.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/l1_cache.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/fifomem.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/gray2bin.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/fifo.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/edge_detect.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/GCU_utils.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/funnel.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/ipbus_daq.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/wptr_full.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/rptr_empty.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib [glob src/user/ipbus_dspsim/*.vhd]
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dspsim/ipbus_dspIDMAMEMORY.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dspsim/ipbus_dsp_slave.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dspsim/ipbus_dsp_simulator.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib [glob src/user/ipbus_dsp_interface/*.vhd]
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_interface/ipbus_dsp_iface_slave.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_interface/DSP_control.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_interface/dsp_iface.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib [glob src/user/ipbus_dsp_loader/*.vhd]
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_loader/ipbus_dsp_loader_slave.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_loader/dsp_loader_fifo.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_loader/dsp_loader.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib [glob src/user/ipbus_trigger_manager/*.vhd]
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_trigger_manager/ipbus_trigger_manager.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib [glob src/user/ipbus_test/*.vhd]
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_test/ipbus_memblk.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_test/ipbus_test.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_test/ipbus_counter.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib src/user/ipbus_utils/ipbus_fw_data.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_utils/ipbus_fw_data.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib [glob src/user/ipbus_adu_manager/*.vhd]
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_adu_manager/ipbus_adu_manager.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib [glob src/user/ipbus_data_assembly/*.vhd]
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_data_assembly/ipbus_data_assembly.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib [glob src/user/ipbus_gpio/*.vhd]
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_gpio/ipbus_gpio.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib  [glob src/user/synch/*vhd]
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/stop_fsm.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/ttc_encoder.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/start_fsm_cont.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/ttc_trg_time.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/error_counter.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/system_clocks.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/GCU_1588_ptp.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/BrdCommandEncoder.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/ttctx_delay_calibration.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/cdr_clocks.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/bmc_generator.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/chb_shift_ctrl.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/cdr2a_b_clk.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/long_frame_maker.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/TTC_register_stack.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/top_level_cont.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/GCU_utils.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/chb_traffic_light.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/command_vector_generator.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/ttc_decoder_core.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/addressed_command_decoder.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/TTCtestpack.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/TTC_hamming_decoder_alme.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/command_vector_receiver.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/broadcast_frame_maker.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/GCUpack.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/BrdCommandDecoder.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl    -library usrDefLib src/tsinghua/adu_top/src/adu_top_wrapper.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/adu_top_wrapper.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_verilog -library usrDefLib src/tsinghua/adu_top/src/ADU_top.v
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADU_top.v' cannot be added to the project because it already exists in the project, skipping this file
# read_verilog -library usrDefLib src/tsinghua/adu_top/src/ADC/adc_top.v
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_top.v' cannot be added to the project because it already exists in the project, skipping this file
# read_verilog -library usrDefLib src/tsinghua/adu_top/src/ADC/adc_config.v
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_config.v' cannot be added to the project because it already exists in the project, skipping this file
INFO: [Common 17-14] Message 'filemgmt 56-12' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
# read_verilog -library usrDefLib src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v
# read_verilog -library usrDefLib src/tsinghua/adu_top/src/ADC/iserdes_iodelay/RESOURCE_SHARING_CONTROL.v
# read_verilog -library usrDefLib src/tsinghua/adu_top/src/dac_pll_config/pll_config.v
# read_vhdl    -library usrDefLib src/tsinghua/adu_top/src/dac_pll_config/dac_config_wrapper.vhd
# read_verilog -library usrDefLib src/tsinghua/adu_top/src/dac_pll_config/dac_config.v
# read_verilog -library usrDefLib src/tsinghua/adu_top/src/element/Flag_CrossDomain.v
# read_verilog -library usrDefLib src/tsinghua/adu_top/src/element/Signal_CrossDomain.v
# read_verilog -library usrDefLib src/tsinghua/adu_top/src/element/SimpleSPIMaster.v
# read_vhdl -library usrDefLib [ glob src/eth_mac/*.vhd ]
# read_vhdl -library usrDefLib [ glob src/user/*.vhd ]
# read_vhdl -library usrDefLib src/picoblaze/asm/rom.vhd
# read_checkpoint src/ip_cores/eth_ip/tri_mode_ethernet_mac_0.dcp
Command: read_checkpoint src/ip_cores/eth_ip/tri_mode_ethernet_mac_0.dcp
# read_checkpoint src/ip_cores/mac_fifo_axi4/mac_fifo_axi4.dcp
Command: read_checkpoint src/ip_cores/mac_fifo_axi4/mac_fifo_axi4.dcp
# read_checkpoint src/ip_cores/data_channel_fifo/data_channel_fifo.dcp
Command: read_checkpoint src/ip_cores/data_channel_fifo/data_channel_fifo.dcp
# read_ip ../fifo_prj/fifo_prj.srcs/sources_1/ip/channel_fifo/channel_fifo.xci
CRITICAL WARNING: [Vivado 12-1504] The IP is already part of the fileset 'sources_1'. Requested source '/home/bini/GARFIELD_MOBO/fifo_prj/fifo_prj.srcs/sources_1/ip/channel_fifo/channel_fifo.xci' will not be added.
# read_checkpoint src/ip_cores/trig_latency/trig_latency_fifo.dcp
Command: read_checkpoint src/ip_cores/trig_latency/trig_latency_fifo.dcp
# synth_design -top $topentityname   -part $partNum
Command: synth_design -top top_gcu1f3 -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26938 
WARNING: [Synth 8-2507] parameter declaration becomes local in ADU_top with formal parameter declaration list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADU_top.v:78]
WARNING: [Synth 8-2507] parameter declaration becomes local in ADU_top with formal parameter declaration list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADU_top.v:79]
WARNING: [Synth 8-2507] parameter declaration becomes local in ADU_top with formal parameter declaration list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADU_top.v:80]
WARNING: [Synth 8-2507] parameter declaration becomes local in ADU_top with formal parameter declaration list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADU_top.v:81]
WARNING: [Synth 8-2507] parameter declaration becomes local in dac_config with formal parameter declaration list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/dac_pll_config/dac_config.v:47]
WARNING: [Synth 8-2507] parameter declaration becomes local in pll_config with formal parameter declaration list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/dac_pll_config/pll_config.v:45]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 6467.188 ; gain = 23.523 ; free physical = 4833 ; free virtual = 36938
---------------------------------------------------------------------------------
WARNING: [Synth 8-1090] 'adu_top' is not compiled in library work [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/adu_top_wrapper.vhd:132]
WARNING: [Synth 8-1565] actual for formal port clr is neither a static name nor a globally static expression [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/afifo.vhd:146]
WARNING: [Synth 8-1565] actual for formal port rst is neither a static name nor a globally static expression [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/delay_manager.vhd:68]
WARNING: [Synth 8-1565] actual for formal port nreset is neither a static name nor a globally static expression [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_interface/dsp_iface.vhd:169]
WARNING: [Synth 8-1565] actual for formal port nreset is neither a static name nor a globally static expression [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_loader/dsp_loader.vhd:71]
WARNING: [Synth 8-1565] actual for formal port rinc_i is neither a static name nor a globally static expression [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/ipbus_daq.vhd:120]
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dspsim/ipbus_dsp_simulator.vhd:155]
WARNING: [Synth 8-1565] actual for formal port s_aresetn is neither a static name nor a globally static expression [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/network_interface.vhd:380]
WARNING: [Synth 8-1565] actual for formal port ld is neither a static name nor a globally static expression [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/ttc_encoder.vhd:376]
WARNING: [Synth 8-1565] actual for formal port ld is neither a static name nor a globally static expression [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/ttc_encoder.vhd:402]
WARNING: [Synth 8-1565] actual for formal port ld is neither a static name nor a globally static expression [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/ttc_encoder.vhd:428]
WARNING: [Synth 8-1565] actual for formal port ld is neither a static name nor a globally static expression [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/ttc_encoder.vhd:454]
WARNING: [Synth 8-1565] actual for formal port locked_i is neither a static name nor a globally static expression [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/top_level_cont.vhd:343]
WARNING: [Synth 8-1565] actual for formal port chb_req1_i is neither a static name nor a globally static expression [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/top_level_cont.vhd:367]
WARNING: [Synth 8-1565] actual for formal port rst_i is neither a static name nor a globally static expression [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/top_level_cont.vhd:401]
WARNING: [Synth 8-1565] actual for formal port glbl_rst is neither a static name nor a globally static expression [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:367]
WARNING: [Synth 8-1565] actual for formal port l1a_time is neither a static name nor a globally static expression [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:393]
WARNING: [Synth 8-1565] actual for formal port a_data_in is neither a static name nor a globally static expression [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:413]
WARNING: [Synth 8-1565] actual for formal port init_rst is neither a static name nor a globally static expression [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:472]
INFO: [Synth 8-638] synthesizing module 'top_gcu1f3' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:132]
INFO: [Synth 8-638] synthesizing module 'clk_manager' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/clk_manager.vhd:43]
INFO: [Synth 8-3491] module 'clk_wiz' declared at '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/clk_wiz.vhd:29' bound to instance 'clock_generator' of component 'clk_wiz' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/clk_manager.vhd:106]
INFO: [Synth 8-638] synthesizing module 'clk_wiz' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/clk_wiz.vhd:44]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 16.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 16.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 90.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm_adv_inst' to cell 'MMCME2_ADV' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/clk_wiz.vhd:73]
INFO: [Synth 8-113] binding component instance 'clkfbout_buf' to cell 'BUFG' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/clk_wiz.vhd:145]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'clkout0_buf' to cell 'BUFGCE' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/clk_wiz.vhd:151]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'clkout1_buf' to cell 'BUFGCE' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/clk_wiz.vhd:157]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'clkout2_buf' to cell 'BUFGCE' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/clk_wiz.vhd:163]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'clkout3_buf' to cell 'BUFGCE' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/clk_wiz.vhd:169]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'clkout4_buf' to cell 'BUFGCE' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/clk_wiz.vhd:175]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'clkout5_buf' to cell 'BUFGCE' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/clk_wiz.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz' (1#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/clk_wiz.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'clk_manager' (2#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/clk_manager.vhd:43]
INFO: [Synth 8-638] synthesizing module 'delay_manager' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/delay_manager.vhd:39]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'gcu_idelayctrl_common_i' to cell 'IDELAYCTRL' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/delay_manager.vhd:61]
WARNING: [Synth 8-3848] Net dlyctrl_reset in module/entity delay_manager does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/delay_manager.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'delay_manager' (3#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/delay_manager.vhd:39]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_CDR1_CLK' to cell 'IBUFDS' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:309]
	Parameter BUFR_DIVIDE bound to: 2 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'BUFR_inst' to cell 'BUFR' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:322]
WARNING: [Synth 8-5640] Port 'uart_tx_o' is missing in component declaration [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:138]
WARNING: [Synth 8-5640] Port 'uart_rx_i' is missing in component declaration [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:138]
WARNING: [Synth 8-5640] Port 'tx_en_o' is missing in component declaration [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:138]
INFO: [Synth 8-3491] module 'network_interface' declared at '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/network_interface.vhd:111' bound to instance 'network_interface_i' of component 'network_interface' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:365]
INFO: [Synth 8-638] synthesizing module 'network_interface' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/network_interface.vhd:158]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0' declared at '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/.Xil/Vivado-26721-chap2/realtime/tri_mode_ethernet_mac_0_stub.v:6' bound to instance 'tri_mode_ethernet_mac_0_1' of component 'tri_mode_ethernet_mac_0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/network_interface.vhd:328]
INFO: [Synth 8-6157] synthesizing module 'tri_mode_ethernet_mac_0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/.Xil/Vivado-26721-chap2/realtime/tri_mode_ethernet_mac_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tri_mode_ethernet_mac_0' (4#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/.Xil/Vivado-26721-chap2/realtime/tri_mode_ethernet_mac_0_stub.v:6]
INFO: [Synth 8-3491] module 'mac_fifo_axi4' declared at '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/.Xil/Vivado-26721-chap2/realtime/mac_fifo_axi4_stub.v:6' bound to instance 'mac_fifo_axi4_1' of component 'mac_fifo_axi4' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/network_interface.vhd:376]
INFO: [Synth 8-6157] synthesizing module 'mac_fifo_axi4' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/.Xil/Vivado-26721-chap2/realtime/mac_fifo_axi4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mac_fifo_axi4' (5#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/.Xil/Vivado-26721-chap2/realtime/mac_fifo_axi4_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'ipbus_ctrl' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_ctrl.vhd:90]
	Parameter MAC_CFG bound to: 1'b0 
	Parameter IP_CFG bound to: 1'b0 
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter INTERNALWIDTH bound to: 2 - type: integer 
	Parameter ADDRWIDTH bound to: 12 - type: integer 
	Parameter IPBUSPORT bound to: 16'b1100001101010001 
	Parameter SECONDARYPORT bound to: 1'b0 
	Parameter N_OOB bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 'oob_in' ignored [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_ctrl.vhd:84]
WARNING: [Synth 8-506] null port 'oob_out' ignored [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_ctrl.vhd:85]
INFO: [Synth 8-638] synthesizing module 'UDP_if' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_if_flat.vhd:90]
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter INTERNALWIDTH bound to: 2 - type: integer 
	Parameter ADDRWIDTH bound to: 12 - type: integer 
	Parameter IPBUSPORT bound to: 16'b1100001101010001 
	Parameter SECONDARYPORT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'udp_ipaddr_block' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_ipaddr_block.vhd:54]
INFO: [Synth 8-4471] merging register 'IP_addr_rx_reg[31:0]' into 'IP_addr_rx_int_reg[31:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_ipaddr_block.vhd:100]
WARNING: [Synth 8-6014] Unused sequential element IP_addr_rx_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_ipaddr_block.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'udp_ipaddr_block' (6#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_ipaddr_block.vhd:54]
INFO: [Synth 8-638] synthesizing module 'udp_rarp_block' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rarp_block.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element end_addr_i_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rarp_block.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element send_i_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rarp_block.vhd:69]
WARNING: [Synth 8-6014] Unused sequential element addr_int_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rarp_block.vhd:140]
WARNING: [Synth 8-6014] Unused sequential element tick_int_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rarp_block.vhd:159]
WARNING: [Synth 8-6014] Unused sequential element t_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rarp_block.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element rarp_req_int_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rarp_block.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'udp_rarp_block' (7#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rarp_block.vhd:50]
INFO: [Synth 8-638] synthesizing module 'udp_build_arp' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd:54]
WARNING: [Synth 8-6014] Unused sequential element send_i_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd:71]
WARNING: [Synth 8-6014] Unused sequential element end_addr_i_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd:73]
WARNING: [Synth 8-6014] Unused sequential element set_addr_int_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd:107]
WARNING: [Synth 8-6014] Unused sequential element addr_to_set_int_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd:108]
WARNING: [Synth 8-6014] Unused sequential element data_to_send_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd:251]
INFO: [Synth 8-4471] merging register 'arp_we_sig_reg' into 'arp_we_i_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd:63]
INFO: [Synth 8-4471] merging register 'load_buf_reg' into 'load_buf_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd:202]
INFO: [Synth 8-4471] merging register 'buf_to_load_reg[47:0]' into 'buf_to_load_int_reg[47:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd:207]
INFO: [Synth 8-4471] merging register 'send_buf_reg' into 'send_buf_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd:212]
INFO: [Synth 8-4471] merging register 'address_reg[5:0]' into 'addr_int_reg[5:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element arp_we_sig_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd:63]
WARNING: [Synth 8-6014] Unused sequential element load_buf_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd:202]
WARNING: [Synth 8-6014] Unused sequential element buf_to_load_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd:207]
WARNING: [Synth 8-6014] Unused sequential element send_buf_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd:212]
WARNING: [Synth 8-6014] Unused sequential element address_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'udp_build_arp' (8#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd:54]
INFO: [Synth 8-638] synthesizing module 'udp_build_payload' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:59]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element send_i_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:87]
WARNING: [Synth 8-6014] Unused sequential element set_addr_int_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:139]
WARNING: [Synth 8-6014] Unused sequential element addr_to_set_int_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:140]
WARNING: [Synth 8-6014] Unused sequential element next_low_int_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:433]
WARNING: [Synth 8-6014] Unused sequential element data_to_send_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:510]
INFO: [Synth 8-4471] merging register 'send_pending_reg' into 'send_pending_i_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:110]
INFO: [Synth 8-4471] merging register 'payload_we_sig_reg' into 'payload_we_i_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:69]
INFO: [Synth 8-4471] merging register 'load_buf_reg' into 'load_buf_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:292]
INFO: [Synth 8-4471] merging register 'buf_to_load_reg[15:0]' into 'buf_to_load_int_reg[15:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:297]
INFO: [Synth 8-4471] merging register 'send_buf_reg' into 'send_buf_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:302]
INFO: [Synth 8-4471] merging register 'do_sum_payload_reg' into 'do_sum_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:386]
INFO: [Synth 8-4471] merging register 'clr_sum_payload_reg' into 'clr_sum_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:391]
INFO: [Synth 8-4471] merging register 'int_data_payload_reg[7:0]' into 'int_data_int_reg[7:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:396]
INFO: [Synth 8-4471] merging register 'int_valid_payload_reg' into 'int_valid_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:401]
INFO: [Synth 8-4471] merging register 'cksum_reg' into 'cksum_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:406]
INFO: [Synth 8-4471] merging register 'next_addr_reg[12:0]' into 'next_addr_int_reg[12:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:432]
INFO: [Synth 8-4471] merging register 'address_reg[12:0]' into 'addr_int_reg[12:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:150]
INFO: [Synth 8-4471] merging register 'low_addr_reg' into 'low_addr_i_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:147]
INFO: [Synth 8-4471] merging register 'byteswap_reg' into 'byteswap_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:497]
INFO: [Synth 8-4471] merging register 'ipbus_in_hdr_reg[31:0]' into 'ipbus_hdr_int_reg[31:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:539]
WARNING: [Synth 8-6014] Unused sequential element send_pending_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:110]
WARNING: [Synth 8-6014] Unused sequential element payload_we_sig_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:69]
WARNING: [Synth 8-6014] Unused sequential element load_buf_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:292]
WARNING: [Synth 8-6014] Unused sequential element buf_to_load_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:297]
WARNING: [Synth 8-6014] Unused sequential element send_buf_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:302]
WARNING: [Synth 8-6014] Unused sequential element do_sum_payload_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:386]
WARNING: [Synth 8-6014] Unused sequential element clr_sum_payload_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:391]
WARNING: [Synth 8-6014] Unused sequential element int_data_payload_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:396]
WARNING: [Synth 8-6014] Unused sequential element int_valid_payload_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:401]
WARNING: [Synth 8-6014] Unused sequential element cksum_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:406]
WARNING: [Synth 8-6014] Unused sequential element next_addr_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:432]
WARNING: [Synth 8-6014] Unused sequential element address_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:150]
WARNING: [Synth 8-6014] Unused sequential element low_addr_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:147]
WARNING: [Synth 8-6014] Unused sequential element byteswap_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:497]
WARNING: [Synth 8-6014] Unused sequential element ipbus_in_hdr_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:539]
INFO: [Synth 8-256] done synthesizing module 'udp_build_payload' (9#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:59]
INFO: [Synth 8-638] synthesizing module 'udp_build_ping' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:57]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:78]
WARNING: [Synth 8-6014] Unused sequential element set_addr_int_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:138]
WARNING: [Synth 8-6014] Unused sequential element addr_to_set_int_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:139]
WARNING: [Synth 8-6014] Unused sequential element ping_we_i_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:203]
WARNING: [Synth 8-6014] Unused sequential element clr_sum_int_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:275]
WARNING: [Synth 8-6014] Unused sequential element int_valid_int_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:276]
WARNING: [Synth 8-6014] Unused sequential element int_data_int_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:277]
WARNING: [Synth 8-6014] Unused sequential element data_to_send_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:375]
INFO: [Synth 8-4471] merging register 'ping_end_addr_reg[12:0]' into 'end_addr_i_reg[12:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:101]
INFO: [Synth 8-4471] merging register 'ping_send_reg' into 'send_i_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:106]
INFO: [Synth 8-4471] merging register 'send_pending_reg' into 'send_pending_i_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:111]
INFO: [Synth 8-4471] merging register 'load_buf_reg' into 'load_buf_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:250]
INFO: [Synth 8-4471] merging register 'buf_to_load_reg[15:0]' into 'buf_to_load_int_reg[15:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:255]
INFO: [Synth 8-4471] merging register 'send_buf_reg' into 'send_buf_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:260]
INFO: [Synth 8-4471] merging register 'do_sum_ping_reg' into 'do_sum_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:309]
INFO: [Synth 8-4471] merging register 'address_reg[12:0]' into 'addr_int_reg[12:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:67]
INFO: [Synth 8-4471] merging register 'low_addr_reg' into 'low_addr_i_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:145]
WARNING: [Synth 8-6014] Unused sequential element ping_end_addr_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:101]
WARNING: [Synth 8-6014] Unused sequential element ping_send_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element send_pending_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:111]
WARNING: [Synth 8-6014] Unused sequential element load_buf_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:250]
WARNING: [Synth 8-6014] Unused sequential element buf_to_load_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:255]
WARNING: [Synth 8-6014] Unused sequential element send_buf_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:260]
WARNING: [Synth 8-6014] Unused sequential element do_sum_ping_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:309]
WARNING: [Synth 8-6014] Unused sequential element address_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:67]
WARNING: [Synth 8-6014] Unused sequential element low_addr_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'udp_build_ping' (10#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:57]
INFO: [Synth 8-638] synthesizing module 'udp_build_resend' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_resend.vhd:49]
INFO: [Synth 8-4471] merging register 'resend_pkt_id_reg[15:0]' into 'resend_pkt_id_int_reg[15:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_resend.vhd:91]
WARNING: [Synth 8-6014] Unused sequential element resend_pkt_id_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_resend.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'udp_build_resend' (11#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_resend.vhd:49]
INFO: [Synth 8-638] synthesizing module 'udp_build_status' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_status.vhd:54]
WARNING: [Synth 8-6014] Unused sequential element end_addr_i_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_status.vhd:69]
WARNING: [Synth 8-6014] Unused sequential element set_addr_int_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_status.vhd:123]
WARNING: [Synth 8-6014] Unused sequential element addr_to_set_int_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_status.vhd:124]
WARNING: [Synth 8-6014] Unused sequential element request_int_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_status.vhd:209]
WARNING: [Synth 8-6014] Unused sequential element data_to_send_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_status.vhd:273]
INFO: [Synth 8-4471] merging register 'address_reg[6:0]' into 'addr_int_reg[6:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_status.vhd:62]
INFO: [Synth 8-4471] merging register 'load_buf_reg' into 'load_buf_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_status.vhd:245]
INFO: [Synth 8-4471] merging register 'send_buf_reg' into 'send_buf_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_status.vhd:250]
WARNING: [Synth 8-6014] Unused sequential element address_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_status.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element load_buf_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_status.vhd:245]
WARNING: [Synth 8-6014] Unused sequential element send_buf_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_status.vhd:250]
INFO: [Synth 8-256] done synthesizing module 'udp_build_status' (12#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_status.vhd:54]
INFO: [Synth 8-638] synthesizing module 'udp_status_buffer' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_status_buffer.vhd:75]
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter ADDRWIDTH bound to: 12 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element bufsize_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_status_buffer.vhd:114]
WARNING: [Synth 8-6014] Unused sequential element nbuf_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_status_buffer.vhd:115]
WARNING: [Synth 8-6014] Unused sequential element new_event_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_status_buffer.vhd:162]
WARNING: [Synth 8-6014] Unused sequential element async_ready_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_status_buffer.vhd:163]
WARNING: [Synth 8-6014] Unused sequential element rarp_arp_ping_ipbus_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_status_buffer.vhd:169]
WARNING: [Synth 8-6014] Unused sequential element payload_status_resend_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_status_buffer.vhd:171]
WARNING: [Synth 8-6014] Unused sequential element got_event_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_status_buffer.vhd:252]
WARNING: [Synth 8-6014] Unused sequential element event_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_status_buffer.vhd:253]
INFO: [Synth 8-4471] merging register 'next_pkt_id_reg[15:0]' into 'next_pkt_id_int_reg[15:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_status_buffer.vhd:136]
WARNING: [Synth 8-6014] Unused sequential element next_pkt_id_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_status_buffer.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'udp_status_buffer' (13#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_status_buffer.vhd:75]
INFO: [Synth 8-638] synthesizing module 'udp_byte_sum' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_byte_sum.vhd:51]
INFO: [Synth 8-4471] merging register 'carry_bit_reg' into 'carry_bit_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_byte_sum.vhd:114]
INFO: [Synth 8-4471] merging register 'hi_byte_reg[8:0]' into 'hi_byte_int_reg[8:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_byte_sum.vhd:58]
WARNING: [Synth 8-6014] Unused sequential element carry_bit_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_byte_sum.vhd:114]
WARNING: [Synth 8-6014] Unused sequential element hi_byte_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_byte_sum.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'udp_byte_sum' (14#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_byte_sum.vhd:51]
INFO: [Synth 8-638] synthesizing module 'udp_do_rx_reset' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_do_rx_reset.vhd:45]
INFO: [Synth 8-4471] merging register 'rx_reset_sig_reg' into 'reset_latch_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_do_rx_reset.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element rx_reset_sig_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_do_rx_reset.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'udp_do_rx_reset' (15#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_do_rx_reset.vhd:45]
INFO: [Synth 8-638] synthesizing module 'udp_packet_parser' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:61]
	Parameter IPBUSPORT bound to: 16'b1100001101010001 
	Parameter SECONDARYPORT bound to: 1'b0 
INFO: [Synth 8-4471] merging register 'pkt_drop_arp_sig_reg' into 'pkt_drop_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:71]
INFO: [Synth 8-4471] merging register 'pkt_drop_rarp_sig_reg' into 'pkt_drop_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:72]
INFO: [Synth 8-4471] merging register 'pkt_drop_ip_sig_reg' into 'pkt_drop_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:198]
INFO: [Synth 8-4471] merging register 'pkt_drop_ping_sig_reg' into 'pkt_drop_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:73]
INFO: [Synth 8-4471] merging register 'pkt_drop_ipbus_sig_reg' into 'pkt_drop_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:74]
INFO: [Synth 8-4471] merging register 'ipbus_status_mask_reg' into 'last_mask_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:312]
INFO: [Synth 8-4471] merging register 'pkt_drop_reliable_sig_reg' into 'pkt_drop_reliable_i_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:76]
INFO: [Synth 8-4471] merging register 'pkt_reliable_drop_sig_reg' into 'pkt_drop_reliable_i_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:76]
INFO: [Synth 8-4471] merging register 'pkt_drop_status_reg' into 'pkt_drop_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:431]
INFO: [Synth 8-4471] merging register 'pkt_drop_resend_reg' into 'pkt_drop_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:464]
INFO: [Synth 8-4471] merging register 'pkt_broadcast_reg' into 'broadcast_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:486]
WARNING: [Synth 8-6014] Unused sequential element pkt_drop_arp_sig_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:71]
WARNING: [Synth 8-6014] Unused sequential element pkt_drop_rarp_sig_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:72]
WARNING: [Synth 8-6014] Unused sequential element pkt_drop_ip_sig_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:198]
WARNING: [Synth 8-6014] Unused sequential element pkt_drop_ping_sig_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:73]
WARNING: [Synth 8-6014] Unused sequential element pkt_drop_ipbus_sig_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:74]
WARNING: [Synth 8-6014] Unused sequential element ipbus_status_mask_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:312]
WARNING: [Synth 8-6014] Unused sequential element pkt_drop_reliable_sig_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:76]
WARNING: [Synth 8-6014] Unused sequential element pkt_reliable_drop_sig_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:76]
WARNING: [Synth 8-6014] Unused sequential element pkt_drop_status_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:431]
WARNING: [Synth 8-6014] Unused sequential element pkt_drop_resend_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:464]
WARNING: [Synth 8-6014] Unused sequential element pkt_broadcast_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:486]
INFO: [Synth 8-256] done synthesizing module 'udp_packet_parser' (16#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:61]
INFO: [Synth 8-638] synthesizing module 'udp_rxram_mux' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxram_mux.vhd:80]
WARNING: [Synth 8-6014] Unused sequential element rxram_dropped_int_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxram_mux.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element rxram_end_addr_int_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxram_mux.vhd:121]
WARNING: [Synth 8-6014] Unused sequential element rxram_send_int_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxram_mux.vhd:122]
WARNING: [Synth 8-6014] Unused sequential element dia_int_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxram_mux.vhd:157]
WARNING: [Synth 8-6014] Unused sequential element addra_int_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxram_mux.vhd:158]
WARNING: [Synth 8-6014] Unused sequential element wea_int_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxram_mux.vhd:159]
INFO: [Synth 8-4471] merging register 'ram_ready_reg' into 'ram_ready_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxram_mux.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element ram_ready_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxram_mux.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'udp_rxram_mux' (17#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxram_mux.vhd:80]
INFO: [Synth 8-638] synthesizing module 'udp_DualPortRAM' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_dualportram.vhd:48]
	Parameter BUFWIDTH bound to: 2 - type: integer 
	Parameter ADDRWIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_DualPortRAM' (18#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_dualportram.vhd:48]
INFO: [Synth 8-638] synthesizing module 'udp_buffer_selector' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:58]
	Parameter BUFWIDTH bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element req_send_i_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:167]
INFO: [Synth 8-4471] merging register 'free_reg[3:0]' into 'free_i_reg[3:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:88]
INFO: [Synth 8-4471] merging register 'clean_reg[3:0]' into 'clean_i_reg[3:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:69]
INFO: [Synth 8-4471] merging register 'send_pending_reg[3:0]' into 'send_pending_i_reg[3:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:134]
INFO: [Synth 8-4471] merging register 'busy_sig_reg' into 'busy_i_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:68]
INFO: [Synth 8-4471] merging register 'sending_reg' into 'sending_i_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:171]
INFO: [Synth 8-4471] merging register 'write_sig_reg[1:0]' into 'write_i_reg[1:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:66]
INFO: [Synth 8-4471] merging register 'send_sig_reg[1:0]' into 'send_i_reg[1:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:67]
WARNING: [Synth 8-6014] Unused sequential element free_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:88]
WARNING: [Synth 8-6014] Unused sequential element clean_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:69]
WARNING: [Synth 8-6014] Unused sequential element send_pending_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:134]
WARNING: [Synth 8-6014] Unused sequential element busy_sig_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element sending_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:171]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'udp_buffer_selector' (19#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:58]
INFO: [Synth 8-638] synthesizing module 'udp_rxram_shim' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxram_shim.vhd:56]
	Parameter BUFWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_rxram_shim' (20#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxram_shim.vhd:56]
INFO: [Synth 8-638] synthesizing module 'udp_DualPortRAM_rx' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_dualportram_rx.vhd:48]
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter ADDRWIDTH bound to: 12 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_dualportram_rx.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'udp_DualPortRAM_rx' (21#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_dualportram_rx.vhd:48]
INFO: [Synth 8-638] synthesizing module 'udp_buffer_selector__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:58]
	Parameter BUFWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-4471] merging register 'free_reg[15:0]' into 'free_i_reg[15:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:88]
INFO: [Synth 8-4471] merging register 'clean_reg[15:0]' into 'clean_i_reg[15:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:69]
INFO: [Synth 8-4471] merging register 'send_pending_reg[15:0]' into 'send_pending_i_reg[15:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:134]
INFO: [Synth 8-4471] merging register 'busy_sig_reg' into 'busy_i_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:68]
INFO: [Synth 8-4471] merging register 'sending_reg' into 'sending_i_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:171]
INFO: [Synth 8-4471] merging register 'write_sig_reg[3:0]' into 'write_i_reg[3:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:66]
INFO: [Synth 8-4471] merging register 'send_sig_reg[3:0]' into 'send_i_reg[3:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'udp_buffer_selector__parameterized0' (21#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:58]
INFO: [Synth 8-638] synthesizing module 'udp_DualPortRAM_tx' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_dualportram_tx.vhd:48]
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter ADDRWIDTH bound to: 12 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_dualportram_tx.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'udp_DualPortRAM_tx' (22#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_dualportram_tx.vhd:48]
INFO: [Synth 8-638] synthesizing module 'udp_rxtransactor_if' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxtransactor_if_simple.vhd:49]
INFO: [Synth 8-4471] merging register 'ram_ok_reg' into 'ram_ok_i_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxtransactor_if_simple.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'udp_rxtransactor_if' (23#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxtransactor_if_simple.vhd:49]
INFO: [Synth 8-638] synthesizing module 'udp_tx_mux' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:71]
INFO: [Synth 8-4471] merging register 'rxram_busy_sig_reg' into 'rxram_busy_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:90]
INFO: [Synth 8-4471] merging register 'rxram_end_addr_sig_reg[12:0]' into 'rxram_end_addr_int_reg[12:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:124]
INFO: [Synth 8-4471] merging register 'udpram_busy_sig_reg' into 'udpram_busy_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:91]
INFO: [Synth 8-4471] merging register 'udp_short_sig_reg' into 'short_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:97]
INFO: [Synth 8-4471] merging register 'send_special_reg' into 'send_special_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:233]
INFO: [Synth 8-4471] merging register 'special_reg[7:0]' into 'special_int_reg[7:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:238]
INFO: [Synth 8-4471] merging register 'last_udpram_active_reg' into 'last_udpram_active_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:261]
INFO: [Synth 8-4471] merging register 'udp_counting_reg' into 'counting_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:266]
INFO: [Synth 8-4471] merging register 'udp_counter_reg[4:0]' into 'counter_reg[4:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:271]
INFO: [Synth 8-4471] merging register 'cksum_reg' into 'cksum_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:340]
INFO: [Synth 8-4471] merging register 'clr_sum_reg' into 'clr_sum_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:345]
INFO: [Synth 8-4471] merging register 'do_sum_reg' into 'do_sum_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:350]
INFO: [Synth 8-4471] merging register 'int_valid_reg' into 'int_valid_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:355]
INFO: [Synth 8-4471] merging register 'udpram_end_addr_sig_reg[12:0]' into 'udpram_end_addr_int_reg[12:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:429]
INFO: [Synth 8-4471] merging register 'int_data_reg[7:0]' into 'int_data_int_reg[7:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:434]
INFO: [Synth 8-4471] merging register 'ip_len_reg[15:0]' into 'ip_len_int_reg[15:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:193]
INFO: [Synth 8-4471] merging register 'ip_cksum_reg[15:0]' into 'ip_cksum_int_reg[15:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:198]
INFO: [Synth 8-4471] merging register 'udp_len_reg[15:0]' into 'udp_len_int_reg[15:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:223]
INFO: [Synth 8-4471] merging register 'addr_sig_reg[12:0]' into 'addr_int_reg[12:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:161]
INFO: [Synth 8-4471] merging register 'byteswapping_reg' into 'byteswapping_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:486]
INFO: [Synth 8-4471] merging register 'mac_tx_data_sig_reg[7:0]' into 'mac_tx_data_int_reg[7:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:93]
INFO: [Synth 8-4471] merging register 'ipbus_out_hdr_reg[31:0]' into 'ipbus_hdr_int_reg[31:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:572]
INFO: [Synth 8-4471] merging register 'byteswap_sig_reg' into 'byteswap_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:476]
INFO: [Synth 8-4471] merging register 'next_state_reg[2:0]' into 'state_reg[2:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:606]
INFO: [Synth 8-4471] merging register 'rxram_active_reg' into 'rxram_active_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:114]
INFO: [Synth 8-4471] merging register 'udpram_active_reg' into 'udpram_active_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:140]
INFO: [Synth 8-4471] merging register 'counting_reg' into 'counting_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:465]
INFO: [Synth 8-4471] merging register 'prefetch_reg' into 'prefetch_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:519]
INFO: [Synth 8-4471] merging register 'mac_tx_last_sig_reg' into 'mac_tx_last_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:94]
INFO: [Synth 8-4471] merging register 'mac_tx_valid_sig_reg' into 'mac_tx_valid_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:95]
INFO: [Synth 8-4471] merging register 'set_addr_reg' into 'set_addr_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:462]
INFO: [Synth 8-4471] merging register 'addr_to_set_reg[12:0]' into 'addr_to_set_int_reg[12:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:463]
INFO: [Synth 8-256] done synthesizing module 'udp_tx_mux' (24#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:71]
INFO: [Synth 8-638] synthesizing module 'udp_txtransactor_if' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_txtransactor_if_simple.vhd:61]
	Parameter BUFWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_txtransactor_if' (25#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_txtransactor_if_simple.vhd:61]
INFO: [Synth 8-638] synthesizing module 'udp_clock_crossing_if' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd:69]
	Parameter BUFWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd:72]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd:72]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd:72]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd:72]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd:73]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd:73]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd:73]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd:73]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd:74]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd:75]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'udp_clock_crossing_if' (26#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'UDP_if' (27#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_if_flat.vhd:90]
INFO: [Synth 8-638] synthesizing module 'transactor' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor.vhd:60]
INFO: [Synth 8-638] synthesizing module 'transactor_if' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_if.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'transactor_if' (28#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_if.vhd:57]
INFO: [Synth 8-638] synthesizing module 'transactor_sm' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_sm.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'transactor_sm' (29#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_sm.vhd:65]
INFO: [Synth 8-638] synthesizing module 'transactor_cfg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_cfg.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'transactor_cfg' (30#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_cfg.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'transactor' (31#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'ipbus_ctrl' (32#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_ctrl.vhd:90]
INFO: [Synth 8-113] binding component instance 'USR_ACCESSE2_inst' to cell 'USR_ACCESSE2' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/network_interface.vhd:460]
INFO: [Synth 8-638] synthesizing module 'ipbus_shim' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_shim.vhd:54]
	Parameter ENABLE bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'ipbus_shim' (33#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_shim.vhd:54]
INFO: [Synth 8-638] synthesizing module 'payload' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_utils/payload.vhd:95]
INFO: [Synth 8-638] synthesizing module 'ipbus_subsys' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_utils/ipbus_subsys.vhd:87]
INFO: [Synth 8-638] synthesizing module 'ipbus_fabric_sel' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_fabric_sel.vhd:55]
	Parameter NSLV bound to: 22 - type: integer 
	Parameter STROBE_GAP bound to: 0 - type: bool 
	Parameter SEL_WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-5858] RAM ipb_to_slaves_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'ipbus_fabric_sel' (34#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_fabric_sel.vhd:55]
INFO: [Synth 8-638] synthesizing module 'dsp_loader' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_loader/dsp_loader.vhd:32]
	Parameter EEPROM_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter EEPROM_DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ipbus_dsp_loader_slave' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_loader/ipbus_dsp_loader_slave.vhd:40]
	Parameter EEPROM_DATA_WIDTH bound to: 8 - type: integer 
	Parameter EEPROM_ADDR_WIDTH bound to: 7 - type: integer 
WARNING: [Synth 8-614] signal 'ipbus_in' is read in the process but is not in the sensitivity list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_loader/ipbus_dsp_loader_slave.vhd:62]
WARNING: [Synth 8-614] signal 'clk' is read in the process but is not in the sensitivity list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_loader/ipbus_dsp_loader_slave.vhd:62]
WARNING: [Synth 8-614] signal 'ipbus_in' is read in the process but is not in the sensitivity list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_loader/ipbus_dsp_loader_slave.vhd:71]
WARNING: [Synth 8-614] signal 'clk' is read in the process but is not in the sensitivity list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_loader/ipbus_dsp_loader_slave.vhd:71]
WARNING: [Synth 8-614] signal 'ipbus_in' is read in the process but is not in the sensitivity list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_loader/ipbus_dsp_loader_slave.vhd:87]
WARNING: [Synth 8-614] signal 'clk' is read in the process but is not in the sensitivity list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_loader/ipbus_dsp_loader_slave.vhd:87]
WARNING: [Synth 8-614] signal 'ipbus_in' is read in the process but is not in the sensitivity list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_loader/ipbus_dsp_loader_slave.vhd:96]
WARNING: [Synth 8-614] signal 'clk' is read in the process but is not in the sensitivity list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_loader/ipbus_dsp_loader_slave.vhd:96]
WARNING: [Synth 8-614] signal 'D_IN' is read in the process but is not in the sensitivity list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_loader/ipbus_dsp_loader_slave.vhd:129]
WARNING: [Synth 8-614] signal 'fres_i' is read in the process but is not in the sensitivity list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_loader/ipbus_dsp_loader_slave.vhd:129]
WARNING: [Synth 8-614] signal 'nDATA' is read in the process but is not in the sensitivity list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_loader/ipbus_dsp_loader_slave.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'ipbus_dsp_loader_slave' (35#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_loader/ipbus_dsp_loader_slave.vhd:40]
INFO: [Synth 8-638] synthesizing module 'EEPROM_FIFO' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_loader/dsp_loader_fifo.vhd:25]
	Parameter EEPROM_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter EEPROM_DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'EEPROM_FIFO' (36#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_loader/dsp_loader_fifo.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'dsp_loader' (37#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_loader/dsp_loader.vhd:32]
ERROR: [Synth 8-5826] no such design unit 'dsp_readout' in library 'work' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_utils/ipbus_subsys.vhd:167]
ERROR: [Synth 8-285] failed synthesizing module 'ipbus_subsys' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_utils/ipbus_subsys.vhd:87]
ERROR: [Synth 8-285] failed synthesizing module 'payload' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_utils/payload.vhd:95]
ERROR: [Synth 8-285] failed synthesizing module 'network_interface' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/network_interface.vhd:158]
ERROR: [Synth 8-285] failed synthesizing module 'top_gcu1f3' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:132]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 6542.312 ; gain = 98.648 ; free physical = 4833 ; free virtual = 36937
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
209 Infos, 143 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
source synth.tcl
# set partNum xc7k325tffg900-2
# set outputDir ./results
# set topentityname top_gcu1f3
# set bitstreamname_01 firmware_01.bit
# set bitstreamname_02 firmware_02.bit
# set bitstreamname_03 firmware_03.bit
# set flash_bitstreamname firmware.mcs
# file mkdir $outputDir
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_package.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_package.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_fabric_sel.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_fabric_sel.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_trans_decl.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_trans_decl.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_ipaddr_block.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_ipaddr_block.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rarp_block.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rarp_block.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_resend.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_resend.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_status.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_status.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_status_buffer.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_status_buffer.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_byte_sum.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_byte_sum.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_do_rx_reset.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_do_rx_reset.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxram_mux.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxram_mux.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_dualportram.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_dualportram.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxram_shim.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxram_shim.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_dualportram_rx.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_dualportram_rx.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_dualportram_tx.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_dualportram_tx.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxtransactor_if_simple.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxtransactor_if_simple.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_txtransactor_if_simple.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_txtransactor_if_simple.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_if_flat.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_if_flat.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/trans_arb.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/trans_arb.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_if.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_if.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_sm.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_sm.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_cfg.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_cfg.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_ctrl.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_ctrl.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_shim.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_shim.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_reg_types.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_reg_types.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_ctrlreg_v.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_ctrlreg_v.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_reg_v.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_reg_v.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_ram.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_ram.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib externals/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_peephole_ram.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_peephole_ram.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib src/user/ipbus_utils/payload.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_utils/payload.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib src/user/ipbus_utils/ipbus_subsys.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_utils/ipbus_subsys.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib src/user/ipbus_utils/ipbus_decode_gcu1f3.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_utils/ipbus_decode_gcu1f3.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib src/user/ipbus_utils/ipbus_debug.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_utils/ipbus_debug.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib [glob src/user/ipbus_daq/*.vhd]
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/afifo.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/l1_cache.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/fifomem.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/gray2bin.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/fifo.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/edge_detect.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/GCU_utils.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/funnel.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/ipbus_daq.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/wptr_full.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/rptr_empty.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib [glob src/user/ipbus_dspsim/*.vhd]
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dspsim/ipbus_dspIDMAMEMORY.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dspsim/ipbus_dsp_slave.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dspsim/ipbus_dsp_simulator.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib [glob src/user/ipbus_dsp_interface/*.vhd]
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_interface/ipbus_dsp_iface_slave.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_interface/DSP_control.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_interface/dsp_iface.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib [glob src/user/ipbus_data_merge/*.vhd]
# read_vhdl -library usrDefLib [glob src/user/ipbus_dsp_loader/*.vhd]
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_loader/ipbus_dsp_loader_slave.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_loader/dsp_loader_fifo.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_loader/dsp_loader.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib [glob src/user/ipbus_dsp_readout/*.vhd]
# read_vhdl -library usrDefLib [glob src/user/ipbus_trigger_manager/*.vhd]
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_trigger_manager/ipbus_trigger_manager.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib [glob src/user/ipbus_test/*.vhd]
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_test/ipbus_memblk.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_test/ipbus_test.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_test/ipbus_counter.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib src/user/ipbus_utils/ipbus_fw_data.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_utils/ipbus_fw_data.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib [glob src/user/ipbus_adu_manager/*.vhd]
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_adu_manager/ipbus_adu_manager.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib [glob src/user/ipbus_data_assembly/*.vhd]
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_data_assembly/ipbus_data_assembly.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib [glob src/user/ipbus_gpio/*.vhd]
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_gpio/ipbus_gpio.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl -library usrDefLib  [glob src/user/synch/*vhd]
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/stop_fsm.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/ttc_encoder.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/start_fsm_cont.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/ttc_trg_time.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/error_counter.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/system_clocks.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/GCU_1588_ptp.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/BrdCommandEncoder.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/ttctx_delay_calibration.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/cdr_clocks.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/bmc_generator.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/chb_shift_ctrl.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/cdr2a_b_clk.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/long_frame_maker.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/TTC_register_stack.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/top_level_cont.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/GCU_utils.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/chb_traffic_light.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/command_vector_generator.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/ttc_decoder_core.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/addressed_command_decoder.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/TTCtestpack.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/TTC_hamming_decoder_alme.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/command_vector_receiver.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/broadcast_frame_maker.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/GCUpack.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/BrdCommandDecoder.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_vhdl    -library usrDefLib src/tsinghua/adu_top/src/adu_top_wrapper.vhd
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/adu_top_wrapper.vhd' cannot be added to the project because it already exists in the project, skipping this file
# read_verilog -library usrDefLib src/tsinghua/adu_top/src/ADU_top.v
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADU_top.v' cannot be added to the project because it already exists in the project, skipping this file
# read_verilog -library usrDefLib src/tsinghua/adu_top/src/ADC/adc_top.v
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_top.v' cannot be added to the project because it already exists in the project, skipping this file
# read_verilog -library usrDefLib src/tsinghua/adu_top/src/ADC/adc_config.v
WARNING: [filemgmt 56-12] File '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_config.v' cannot be added to the project because it already exists in the project, skipping this file
INFO: [Common 17-14] Message 'filemgmt 56-12' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
# read_verilog -library usrDefLib src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v
# read_verilog -library usrDefLib src/tsinghua/adu_top/src/ADC/iserdes_iodelay/RESOURCE_SHARING_CONTROL.v
# read_verilog -library usrDefLib src/tsinghua/adu_top/src/dac_pll_config/pll_config.v
# read_vhdl    -library usrDefLib src/tsinghua/adu_top/src/dac_pll_config/dac_config_wrapper.vhd
# read_verilog -library usrDefLib src/tsinghua/adu_top/src/dac_pll_config/dac_config.v
# read_verilog -library usrDefLib src/tsinghua/adu_top/src/element/Flag_CrossDomain.v
# read_verilog -library usrDefLib src/tsinghua/adu_top/src/element/Signal_CrossDomain.v
# read_verilog -library usrDefLib src/tsinghua/adu_top/src/element/SimpleSPIMaster.v
# read_vhdl -library usrDefLib [ glob src/eth_mac/*.vhd ]
# read_vhdl -library usrDefLib [ glob src/user/*.vhd ]
# read_vhdl -library usrDefLib src/picoblaze/asm/rom.vhd
# read_checkpoint src/ip_cores/eth_ip/tri_mode_ethernet_mac_0.dcp
Command: read_checkpoint src/ip_cores/eth_ip/tri_mode_ethernet_mac_0.dcp
# read_checkpoint src/ip_cores/mac_fifo_axi4/mac_fifo_axi4.dcp
Command: read_checkpoint src/ip_cores/mac_fifo_axi4/mac_fifo_axi4.dcp
# read_checkpoint src/ip_cores/data_channel_fifo/data_channel_fifo.dcp
Command: read_checkpoint src/ip_cores/data_channel_fifo/data_channel_fifo.dcp
# read_ip ../fifo_prj/fifo_prj.srcs/sources_1/ip/channel_fifo/channel_fifo.xci
CRITICAL WARNING: [Vivado 12-1504] The IP is already part of the fileset 'sources_1'. Requested source '/home/bini/GARFIELD_MOBO/fifo_prj/fifo_prj.srcs/sources_1/ip/channel_fifo/channel_fifo.xci' will not be added.
# read_ip ../fifo_prj/fifo_prj.srcs/sources_1/ip/global_fifo/global_fifo.xci
# read_checkpoint src/ip_cores/trig_latency/trig_latency_fifo.dcp
Command: read_checkpoint src/ip_cores/trig_latency/trig_latency_fifo.dcp
# synth_design -top $topentityname   -part $partNum
Command: synth_design -top top_gcu1f3 -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
WARNING: [Synth 8-2507] parameter declaration becomes local in ADU_top with formal parameter declaration list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADU_top.v:78]
WARNING: [Synth 8-2507] parameter declaration becomes local in ADU_top with formal parameter declaration list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADU_top.v:79]
WARNING: [Synth 8-2507] parameter declaration becomes local in ADU_top with formal parameter declaration list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADU_top.v:80]
WARNING: [Synth 8-2507] parameter declaration becomes local in ADU_top with formal parameter declaration list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADU_top.v:81]
WARNING: [Synth 8-2507] parameter declaration becomes local in dac_config with formal parameter declaration list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/dac_pll_config/dac_config.v:47]
WARNING: [Synth 8-2507] parameter declaration becomes local in pll_config with formal parameter declaration list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/dac_pll_config/pll_config.v:45]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 6549.285 ; gain = 0.000 ; free physical = 4762 ; free virtual = 36871
---------------------------------------------------------------------------------
WARNING: [Synth 8-1090] 'adu_top' is not compiled in library work [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/adu_top_wrapper.vhd:132]
WARNING: [Synth 8-1565] actual for formal port clr is neither a static name nor a globally static expression [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/afifo.vhd:146]
WARNING: [Synth 8-1565] actual for formal port rst is neither a static name nor a globally static expression [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/delay_manager.vhd:68]
WARNING: [Synth 8-1565] actual for formal port nreset is neither a static name nor a globally static expression [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_interface/dsp_iface.vhd:169]
WARNING: [Synth 8-1565] actual for formal port nreset is neither a static name nor a globally static expression [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_loader/dsp_loader.vhd:71]
WARNING: [Synth 8-1565] actual for formal port rinc_i is neither a static name nor a globally static expression [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/ipbus_daq.vhd:120]
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dspsim/ipbus_dsp_simulator.vhd:155]
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_readout/ipbus_dsp_readout_slave.vhd:63]
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_readout/dsp_readout_logic.vhd:60]
WARNING: [Synth 8-1565] actual for formal port nreset is neither a static name nor a globally static expression [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_data_merge/merge_top.vhd:59]
WARNING: [Synth 8-1565] actual for formal port nreset is neither a static name nor a globally static expression [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_utils/ipbus_subsys.vhd:176]
WARNING: [Synth 8-1565] actual for formal port s_aresetn is neither a static name nor a globally static expression [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/network_interface.vhd:380]
WARNING: [Synth 8-1565] actual for formal port ld is neither a static name nor a globally static expression [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/ttc_encoder.vhd:376]
WARNING: [Synth 8-1565] actual for formal port ld is neither a static name nor a globally static expression [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/ttc_encoder.vhd:402]
WARNING: [Synth 8-1565] actual for formal port ld is neither a static name nor a globally static expression [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/ttc_encoder.vhd:428]
WARNING: [Synth 8-1565] actual for formal port ld is neither a static name nor a globally static expression [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/ttc_encoder.vhd:454]
WARNING: [Synth 8-1565] actual for formal port locked_i is neither a static name nor a globally static expression [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/top_level_cont.vhd:343]
WARNING: [Synth 8-1565] actual for formal port chb_req1_i is neither a static name nor a globally static expression [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/top_level_cont.vhd:367]
WARNING: [Synth 8-1565] actual for formal port rst_i is neither a static name nor a globally static expression [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/top_level_cont.vhd:401]
WARNING: [Synth 8-1565] actual for formal port glbl_rst is neither a static name nor a globally static expression [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:367]
WARNING: [Synth 8-1565] actual for formal port l1a_time is neither a static name nor a globally static expression [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:393]
WARNING: [Synth 8-1565] actual for formal port a_data_in is neither a static name nor a globally static expression [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:413]
WARNING: [Synth 8-1565] actual for formal port init_rst is neither a static name nor a globally static expression [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:472]
INFO: [Synth 8-638] synthesizing module 'top_gcu1f3' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:132]
INFO: [Synth 8-638] synthesizing module 'clk_manager' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/clk_manager.vhd:43]
INFO: [Synth 8-3491] module 'clk_wiz' declared at '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/clk_wiz.vhd:29' bound to instance 'clock_generator' of component 'clk_wiz' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/clk_manager.vhd:106]
INFO: [Synth 8-638] synthesizing module 'clk_wiz' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/clk_wiz.vhd:44]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 16.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 16.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 90.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm_adv_inst' to cell 'MMCME2_ADV' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/clk_wiz.vhd:73]
INFO: [Synth 8-113] binding component instance 'clkfbout_buf' to cell 'BUFG' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/clk_wiz.vhd:145]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'clkout0_buf' to cell 'BUFGCE' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/clk_wiz.vhd:151]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'clkout1_buf' to cell 'BUFGCE' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/clk_wiz.vhd:157]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'clkout2_buf' to cell 'BUFGCE' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/clk_wiz.vhd:163]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'clkout3_buf' to cell 'BUFGCE' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/clk_wiz.vhd:169]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'clkout4_buf' to cell 'BUFGCE' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/clk_wiz.vhd:175]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'clkout5_buf' to cell 'BUFGCE' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/clk_wiz.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz' (1#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/clk_wiz.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'clk_manager' (2#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/clk_manager.vhd:43]
INFO: [Synth 8-638] synthesizing module 'delay_manager' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/delay_manager.vhd:39]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'gcu_idelayctrl_common_i' to cell 'IDELAYCTRL' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/delay_manager.vhd:61]
WARNING: [Synth 8-3848] Net dlyctrl_reset in module/entity delay_manager does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/delay_manager.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'delay_manager' (3#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/delay_manager.vhd:39]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_CDR1_CLK' to cell 'IBUFDS' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:309]
	Parameter BUFR_DIVIDE bound to: 2 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'BUFR_inst' to cell 'BUFR' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:322]
WARNING: [Synth 8-5640] Port 'uart_tx_o' is missing in component declaration [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:138]
WARNING: [Synth 8-5640] Port 'uart_rx_i' is missing in component declaration [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:138]
WARNING: [Synth 8-5640] Port 'tx_en_o' is missing in component declaration [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:138]
INFO: [Synth 8-3491] module 'network_interface' declared at '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/network_interface.vhd:111' bound to instance 'network_interface_i' of component 'network_interface' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:365]
INFO: [Synth 8-638] synthesizing module 'network_interface' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/network_interface.vhd:158]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0' declared at '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/.Xil/Vivado-26721-chap2/realtime/tri_mode_ethernet_mac_0_stub.v:6' bound to instance 'tri_mode_ethernet_mac_0_1' of component 'tri_mode_ethernet_mac_0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/network_interface.vhd:328]
INFO: [Synth 8-6157] synthesizing module 'tri_mode_ethernet_mac_0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/.Xil/Vivado-26721-chap2/realtime/tri_mode_ethernet_mac_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'tri_mode_ethernet_mac_0' (4#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/.Xil/Vivado-26721-chap2/realtime/tri_mode_ethernet_mac_0_stub.v:6]
INFO: [Synth 8-3491] module 'mac_fifo_axi4' declared at '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/.Xil/Vivado-26721-chap2/realtime/mac_fifo_axi4_stub.v:6' bound to instance 'mac_fifo_axi4_1' of component 'mac_fifo_axi4' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/network_interface.vhd:376]
INFO: [Synth 8-6157] synthesizing module 'mac_fifo_axi4' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/.Xil/Vivado-26721-chap2/realtime/mac_fifo_axi4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mac_fifo_axi4' (5#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/.Xil/Vivado-26721-chap2/realtime/mac_fifo_axi4_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'ipbus_ctrl' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_ctrl.vhd:90]
	Parameter MAC_CFG bound to: 1'b0 
	Parameter IP_CFG bound to: 1'b0 
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter INTERNALWIDTH bound to: 2 - type: integer 
	Parameter ADDRWIDTH bound to: 12 - type: integer 
	Parameter IPBUSPORT bound to: 16'b1100001101010001 
	Parameter SECONDARYPORT bound to: 1'b0 
	Parameter N_OOB bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 'oob_in' ignored [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_ctrl.vhd:84]
WARNING: [Synth 8-506] null port 'oob_out' ignored [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_ctrl.vhd:85]
INFO: [Synth 8-638] synthesizing module 'UDP_if' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_if_flat.vhd:90]
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter INTERNALWIDTH bound to: 2 - type: integer 
	Parameter ADDRWIDTH bound to: 12 - type: integer 
	Parameter IPBUSPORT bound to: 16'b1100001101010001 
	Parameter SECONDARYPORT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'udp_ipaddr_block' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_ipaddr_block.vhd:54]
INFO: [Synth 8-4471] merging register 'IP_addr_rx_reg[31:0]' into 'IP_addr_rx_int_reg[31:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_ipaddr_block.vhd:100]
WARNING: [Synth 8-6014] Unused sequential element IP_addr_rx_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_ipaddr_block.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'udp_ipaddr_block' (6#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_ipaddr_block.vhd:54]
INFO: [Synth 8-638] synthesizing module 'udp_rarp_block' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rarp_block.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element end_addr_i_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rarp_block.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element send_i_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rarp_block.vhd:69]
WARNING: [Synth 8-6014] Unused sequential element addr_int_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rarp_block.vhd:140]
WARNING: [Synth 8-6014] Unused sequential element tick_int_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rarp_block.vhd:159]
WARNING: [Synth 8-6014] Unused sequential element t_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rarp_block.vhd:190]
WARNING: [Synth 8-6014] Unused sequential element rarp_req_int_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rarp_block.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'udp_rarp_block' (7#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rarp_block.vhd:50]
INFO: [Synth 8-638] synthesizing module 'udp_build_arp' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd:54]
WARNING: [Synth 8-6014] Unused sequential element send_i_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd:71]
WARNING: [Synth 8-6014] Unused sequential element end_addr_i_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd:73]
WARNING: [Synth 8-6014] Unused sequential element set_addr_int_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd:107]
WARNING: [Synth 8-6014] Unused sequential element addr_to_set_int_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd:108]
WARNING: [Synth 8-6014] Unused sequential element data_to_send_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd:251]
INFO: [Synth 8-4471] merging register 'arp_we_sig_reg' into 'arp_we_i_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd:63]
INFO: [Synth 8-4471] merging register 'load_buf_reg' into 'load_buf_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd:202]
INFO: [Synth 8-4471] merging register 'buf_to_load_reg[47:0]' into 'buf_to_load_int_reg[47:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd:207]
INFO: [Synth 8-4471] merging register 'send_buf_reg' into 'send_buf_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd:212]
INFO: [Synth 8-4471] merging register 'address_reg[5:0]' into 'addr_int_reg[5:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element arp_we_sig_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd:63]
WARNING: [Synth 8-6014] Unused sequential element load_buf_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd:202]
WARNING: [Synth 8-6014] Unused sequential element buf_to_load_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd:207]
WARNING: [Synth 8-6014] Unused sequential element send_buf_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd:212]
WARNING: [Synth 8-6014] Unused sequential element address_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'udp_build_arp' (8#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_arp.vhd:54]
INFO: [Synth 8-638] synthesizing module 'udp_build_payload' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:59]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element send_i_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:87]
WARNING: [Synth 8-6014] Unused sequential element set_addr_int_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:139]
WARNING: [Synth 8-6014] Unused sequential element addr_to_set_int_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:140]
WARNING: [Synth 8-6014] Unused sequential element next_low_int_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:433]
WARNING: [Synth 8-6014] Unused sequential element data_to_send_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:510]
INFO: [Synth 8-4471] merging register 'send_pending_reg' into 'send_pending_i_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:110]
INFO: [Synth 8-4471] merging register 'payload_we_sig_reg' into 'payload_we_i_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:69]
INFO: [Synth 8-4471] merging register 'load_buf_reg' into 'load_buf_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:292]
INFO: [Synth 8-4471] merging register 'buf_to_load_reg[15:0]' into 'buf_to_load_int_reg[15:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:297]
INFO: [Synth 8-4471] merging register 'send_buf_reg' into 'send_buf_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:302]
INFO: [Synth 8-4471] merging register 'do_sum_payload_reg' into 'do_sum_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:386]
INFO: [Synth 8-4471] merging register 'clr_sum_payload_reg' into 'clr_sum_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:391]
INFO: [Synth 8-4471] merging register 'int_data_payload_reg[7:0]' into 'int_data_int_reg[7:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:396]
INFO: [Synth 8-4471] merging register 'int_valid_payload_reg' into 'int_valid_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:401]
INFO: [Synth 8-4471] merging register 'cksum_reg' into 'cksum_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:406]
INFO: [Synth 8-4471] merging register 'next_addr_reg[12:0]' into 'next_addr_int_reg[12:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:432]
INFO: [Synth 8-4471] merging register 'address_reg[12:0]' into 'addr_int_reg[12:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:150]
INFO: [Synth 8-4471] merging register 'low_addr_reg' into 'low_addr_i_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:147]
INFO: [Synth 8-4471] merging register 'byteswap_reg' into 'byteswap_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:497]
INFO: [Synth 8-4471] merging register 'ipbus_in_hdr_reg[31:0]' into 'ipbus_hdr_int_reg[31:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:539]
WARNING: [Synth 8-6014] Unused sequential element send_pending_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:110]
WARNING: [Synth 8-6014] Unused sequential element payload_we_sig_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:69]
WARNING: [Synth 8-6014] Unused sequential element load_buf_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:292]
WARNING: [Synth 8-6014] Unused sequential element buf_to_load_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:297]
WARNING: [Synth 8-6014] Unused sequential element send_buf_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:302]
WARNING: [Synth 8-6014] Unused sequential element do_sum_payload_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:386]
WARNING: [Synth 8-6014] Unused sequential element clr_sum_payload_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:391]
WARNING: [Synth 8-6014] Unused sequential element int_data_payload_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:396]
WARNING: [Synth 8-6014] Unused sequential element int_valid_payload_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:401]
WARNING: [Synth 8-6014] Unused sequential element cksum_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:406]
WARNING: [Synth 8-6014] Unused sequential element next_addr_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:432]
WARNING: [Synth 8-6014] Unused sequential element address_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:150]
WARNING: [Synth 8-6014] Unused sequential element low_addr_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:147]
WARNING: [Synth 8-6014] Unused sequential element byteswap_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:497]
WARNING: [Synth 8-6014] Unused sequential element ipbus_in_hdr_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:539]
INFO: [Synth 8-256] done synthesizing module 'udp_build_payload' (9#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_payload.vhd:59]
INFO: [Synth 8-638] synthesizing module 'udp_build_ping' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:57]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:78]
WARNING: [Synth 8-6014] Unused sequential element set_addr_int_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:138]
WARNING: [Synth 8-6014] Unused sequential element addr_to_set_int_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:139]
WARNING: [Synth 8-6014] Unused sequential element ping_we_i_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:203]
WARNING: [Synth 8-6014] Unused sequential element clr_sum_int_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:275]
WARNING: [Synth 8-6014] Unused sequential element int_valid_int_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:276]
WARNING: [Synth 8-6014] Unused sequential element int_data_int_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:277]
WARNING: [Synth 8-6014] Unused sequential element data_to_send_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:375]
INFO: [Synth 8-4471] merging register 'ping_end_addr_reg[12:0]' into 'end_addr_i_reg[12:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:101]
INFO: [Synth 8-4471] merging register 'ping_send_reg' into 'send_i_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:106]
INFO: [Synth 8-4471] merging register 'send_pending_reg' into 'send_pending_i_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:111]
INFO: [Synth 8-4471] merging register 'load_buf_reg' into 'load_buf_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:250]
INFO: [Synth 8-4471] merging register 'buf_to_load_reg[15:0]' into 'buf_to_load_int_reg[15:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:255]
INFO: [Synth 8-4471] merging register 'send_buf_reg' into 'send_buf_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:260]
INFO: [Synth 8-4471] merging register 'do_sum_ping_reg' into 'do_sum_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:309]
INFO: [Synth 8-4471] merging register 'address_reg[12:0]' into 'addr_int_reg[12:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:67]
INFO: [Synth 8-4471] merging register 'low_addr_reg' into 'low_addr_i_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:145]
WARNING: [Synth 8-6014] Unused sequential element ping_end_addr_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:101]
WARNING: [Synth 8-6014] Unused sequential element ping_send_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element send_pending_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:111]
WARNING: [Synth 8-6014] Unused sequential element load_buf_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:250]
WARNING: [Synth 8-6014] Unused sequential element buf_to_load_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:255]
WARNING: [Synth 8-6014] Unused sequential element send_buf_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:260]
WARNING: [Synth 8-6014] Unused sequential element do_sum_ping_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:309]
WARNING: [Synth 8-6014] Unused sequential element address_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:67]
WARNING: [Synth 8-6014] Unused sequential element low_addr_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'udp_build_ping' (10#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_ping.vhd:57]
INFO: [Synth 8-638] synthesizing module 'udp_build_resend' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_resend.vhd:49]
INFO: [Synth 8-4471] merging register 'resend_pkt_id_reg[15:0]' into 'resend_pkt_id_int_reg[15:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_resend.vhd:91]
WARNING: [Synth 8-6014] Unused sequential element resend_pkt_id_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_resend.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'udp_build_resend' (11#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_resend.vhd:49]
INFO: [Synth 8-638] synthesizing module 'udp_build_status' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_status.vhd:54]
WARNING: [Synth 8-6014] Unused sequential element end_addr_i_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_status.vhd:69]
WARNING: [Synth 8-6014] Unused sequential element set_addr_int_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_status.vhd:123]
WARNING: [Synth 8-6014] Unused sequential element addr_to_set_int_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_status.vhd:124]
WARNING: [Synth 8-6014] Unused sequential element request_int_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_status.vhd:209]
WARNING: [Synth 8-6014] Unused sequential element data_to_send_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_status.vhd:273]
INFO: [Synth 8-4471] merging register 'address_reg[6:0]' into 'addr_int_reg[6:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_status.vhd:62]
INFO: [Synth 8-4471] merging register 'load_buf_reg' into 'load_buf_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_status.vhd:245]
INFO: [Synth 8-4471] merging register 'send_buf_reg' into 'send_buf_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_status.vhd:250]
WARNING: [Synth 8-6014] Unused sequential element address_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_status.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element load_buf_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_status.vhd:245]
WARNING: [Synth 8-6014] Unused sequential element send_buf_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_status.vhd:250]
INFO: [Synth 8-256] done synthesizing module 'udp_build_status' (12#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_build_status.vhd:54]
INFO: [Synth 8-638] synthesizing module 'udp_status_buffer' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_status_buffer.vhd:75]
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter ADDRWIDTH bound to: 12 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element bufsize_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_status_buffer.vhd:114]
WARNING: [Synth 8-6014] Unused sequential element nbuf_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_status_buffer.vhd:115]
WARNING: [Synth 8-6014] Unused sequential element new_event_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_status_buffer.vhd:162]
WARNING: [Synth 8-6014] Unused sequential element async_ready_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_status_buffer.vhd:163]
WARNING: [Synth 8-6014] Unused sequential element rarp_arp_ping_ipbus_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_status_buffer.vhd:169]
WARNING: [Synth 8-6014] Unused sequential element payload_status_resend_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_status_buffer.vhd:171]
WARNING: [Synth 8-6014] Unused sequential element got_event_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_status_buffer.vhd:252]
WARNING: [Synth 8-6014] Unused sequential element event_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_status_buffer.vhd:253]
INFO: [Synth 8-4471] merging register 'next_pkt_id_reg[15:0]' into 'next_pkt_id_int_reg[15:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_status_buffer.vhd:136]
WARNING: [Synth 8-6014] Unused sequential element next_pkt_id_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_status_buffer.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'udp_status_buffer' (13#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_status_buffer.vhd:75]
INFO: [Synth 8-638] synthesizing module 'udp_byte_sum' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_byte_sum.vhd:51]
INFO: [Synth 8-4471] merging register 'carry_bit_reg' into 'carry_bit_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_byte_sum.vhd:114]
INFO: [Synth 8-4471] merging register 'hi_byte_reg[8:0]' into 'hi_byte_int_reg[8:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_byte_sum.vhd:58]
WARNING: [Synth 8-6014] Unused sequential element carry_bit_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_byte_sum.vhd:114]
WARNING: [Synth 8-6014] Unused sequential element hi_byte_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_byte_sum.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'udp_byte_sum' (14#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_byte_sum.vhd:51]
INFO: [Synth 8-638] synthesizing module 'udp_do_rx_reset' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_do_rx_reset.vhd:45]
INFO: [Synth 8-4471] merging register 'rx_reset_sig_reg' into 'reset_latch_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_do_rx_reset.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element rx_reset_sig_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_do_rx_reset.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'udp_do_rx_reset' (15#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_do_rx_reset.vhd:45]
INFO: [Synth 8-638] synthesizing module 'udp_packet_parser' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:61]
	Parameter IPBUSPORT bound to: 16'b1100001101010001 
	Parameter SECONDARYPORT bound to: 1'b0 
INFO: [Synth 8-4471] merging register 'pkt_drop_arp_sig_reg' into 'pkt_drop_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:71]
INFO: [Synth 8-4471] merging register 'pkt_drop_rarp_sig_reg' into 'pkt_drop_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:72]
INFO: [Synth 8-4471] merging register 'pkt_drop_ip_sig_reg' into 'pkt_drop_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:198]
INFO: [Synth 8-4471] merging register 'pkt_drop_ping_sig_reg' into 'pkt_drop_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:73]
INFO: [Synth 8-4471] merging register 'pkt_drop_ipbus_sig_reg' into 'pkt_drop_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:74]
INFO: [Synth 8-4471] merging register 'ipbus_status_mask_reg' into 'last_mask_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:312]
INFO: [Synth 8-4471] merging register 'pkt_drop_reliable_sig_reg' into 'pkt_drop_reliable_i_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:76]
INFO: [Synth 8-4471] merging register 'pkt_reliable_drop_sig_reg' into 'pkt_drop_reliable_i_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:76]
INFO: [Synth 8-4471] merging register 'pkt_drop_status_reg' into 'pkt_drop_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:431]
INFO: [Synth 8-4471] merging register 'pkt_drop_resend_reg' into 'pkt_drop_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:464]
INFO: [Synth 8-4471] merging register 'pkt_broadcast_reg' into 'broadcast_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:486]
WARNING: [Synth 8-6014] Unused sequential element pkt_drop_arp_sig_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:71]
WARNING: [Synth 8-6014] Unused sequential element pkt_drop_rarp_sig_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:72]
WARNING: [Synth 8-6014] Unused sequential element pkt_drop_ip_sig_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:198]
WARNING: [Synth 8-6014] Unused sequential element pkt_drop_ping_sig_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:73]
WARNING: [Synth 8-6014] Unused sequential element pkt_drop_ipbus_sig_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:74]
WARNING: [Synth 8-6014] Unused sequential element ipbus_status_mask_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:312]
WARNING: [Synth 8-6014] Unused sequential element pkt_drop_reliable_sig_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:76]
WARNING: [Synth 8-6014] Unused sequential element pkt_reliable_drop_sig_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:76]
WARNING: [Synth 8-6014] Unused sequential element pkt_drop_status_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:431]
WARNING: [Synth 8-6014] Unused sequential element pkt_drop_resend_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:464]
WARNING: [Synth 8-6014] Unused sequential element pkt_broadcast_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:486]
INFO: [Synth 8-256] done synthesizing module 'udp_packet_parser' (16#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_packet_parser.vhd:61]
INFO: [Synth 8-638] synthesizing module 'udp_rxram_mux' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxram_mux.vhd:80]
WARNING: [Synth 8-6014] Unused sequential element rxram_dropped_int_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxram_mux.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element rxram_end_addr_int_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxram_mux.vhd:121]
WARNING: [Synth 8-6014] Unused sequential element rxram_send_int_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxram_mux.vhd:122]
WARNING: [Synth 8-6014] Unused sequential element dia_int_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxram_mux.vhd:157]
WARNING: [Synth 8-6014] Unused sequential element addra_int_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxram_mux.vhd:158]
WARNING: [Synth 8-6014] Unused sequential element wea_int_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxram_mux.vhd:159]
INFO: [Synth 8-4471] merging register 'ram_ready_reg' into 'ram_ready_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxram_mux.vhd:86]
WARNING: [Synth 8-6014] Unused sequential element ram_ready_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxram_mux.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'udp_rxram_mux' (17#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxram_mux.vhd:80]
INFO: [Synth 8-638] synthesizing module 'udp_DualPortRAM' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_dualportram.vhd:48]
	Parameter BUFWIDTH bound to: 2 - type: integer 
	Parameter ADDRWIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_DualPortRAM' (18#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_dualportram.vhd:48]
INFO: [Synth 8-638] synthesizing module 'udp_buffer_selector' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:58]
	Parameter BUFWIDTH bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element req_send_i_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:167]
INFO: [Synth 8-4471] merging register 'free_reg[3:0]' into 'free_i_reg[3:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:88]
INFO: [Synth 8-4471] merging register 'clean_reg[3:0]' into 'clean_i_reg[3:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:69]
INFO: [Synth 8-4471] merging register 'send_pending_reg[3:0]' into 'send_pending_i_reg[3:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:134]
INFO: [Synth 8-4471] merging register 'busy_sig_reg' into 'busy_i_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:68]
INFO: [Synth 8-4471] merging register 'sending_reg' into 'sending_i_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:171]
INFO: [Synth 8-4471] merging register 'write_sig_reg[1:0]' into 'write_i_reg[1:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:66]
INFO: [Synth 8-4471] merging register 'send_sig_reg[1:0]' into 'send_i_reg[1:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:67]
WARNING: [Synth 8-6014] Unused sequential element free_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:88]
WARNING: [Synth 8-6014] Unused sequential element clean_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:69]
WARNING: [Synth 8-6014] Unused sequential element send_pending_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:134]
WARNING: [Synth 8-6014] Unused sequential element busy_sig_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element sending_reg was removed.  [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:171]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'udp_buffer_selector' (19#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:58]
INFO: [Synth 8-638] synthesizing module 'udp_rxram_shim' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxram_shim.vhd:56]
	Parameter BUFWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_rxram_shim' (20#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxram_shim.vhd:56]
INFO: [Synth 8-638] synthesizing module 'udp_DualPortRAM_rx' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_dualportram_rx.vhd:48]
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter ADDRWIDTH bound to: 12 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_dualportram_rx.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'udp_DualPortRAM_rx' (21#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_dualportram_rx.vhd:48]
INFO: [Synth 8-638] synthesizing module 'udp_buffer_selector__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:58]
	Parameter BUFWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-4471] merging register 'free_reg[15:0]' into 'free_i_reg[15:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:88]
INFO: [Synth 8-4471] merging register 'clean_reg[15:0]' into 'clean_i_reg[15:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:69]
INFO: [Synth 8-4471] merging register 'send_pending_reg[15:0]' into 'send_pending_i_reg[15:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:134]
INFO: [Synth 8-4471] merging register 'busy_sig_reg' into 'busy_i_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:68]
INFO: [Synth 8-4471] merging register 'sending_reg' into 'sending_i_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:171]
INFO: [Synth 8-4471] merging register 'write_sig_reg[3:0]' into 'write_i_reg[3:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:66]
INFO: [Synth 8-4471] merging register 'send_sig_reg[3:0]' into 'send_i_reg[3:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'udp_buffer_selector__parameterized0' (21#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_buffer_selector.vhd:58]
INFO: [Synth 8-638] synthesizing module 'udp_DualPortRAM_tx' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_dualportram_tx.vhd:48]
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter ADDRWIDTH bound to: 12 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_dualportram_tx.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'udp_DualPortRAM_tx' (22#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_dualportram_tx.vhd:48]
INFO: [Synth 8-638] synthesizing module 'udp_rxtransactor_if' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxtransactor_if_simple.vhd:49]
INFO: [Synth 8-4471] merging register 'ram_ok_reg' into 'ram_ok_i_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxtransactor_if_simple.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'udp_rxtransactor_if' (23#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_rxtransactor_if_simple.vhd:49]
INFO: [Synth 8-638] synthesizing module 'udp_tx_mux' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:71]
INFO: [Synth 8-4471] merging register 'rxram_busy_sig_reg' into 'rxram_busy_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:90]
INFO: [Synth 8-4471] merging register 'rxram_end_addr_sig_reg[12:0]' into 'rxram_end_addr_int_reg[12:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:124]
INFO: [Synth 8-4471] merging register 'udpram_busy_sig_reg' into 'udpram_busy_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:91]
INFO: [Synth 8-4471] merging register 'udp_short_sig_reg' into 'short_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:97]
INFO: [Synth 8-4471] merging register 'send_special_reg' into 'send_special_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:233]
INFO: [Synth 8-4471] merging register 'special_reg[7:0]' into 'special_int_reg[7:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:238]
INFO: [Synth 8-4471] merging register 'last_udpram_active_reg' into 'last_udpram_active_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:261]
INFO: [Synth 8-4471] merging register 'udp_counting_reg' into 'counting_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:266]
INFO: [Synth 8-4471] merging register 'udp_counter_reg[4:0]' into 'counter_reg[4:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:271]
INFO: [Synth 8-4471] merging register 'cksum_reg' into 'cksum_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:340]
INFO: [Synth 8-4471] merging register 'clr_sum_reg' into 'clr_sum_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:345]
INFO: [Synth 8-4471] merging register 'do_sum_reg' into 'do_sum_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:350]
INFO: [Synth 8-4471] merging register 'int_valid_reg' into 'int_valid_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:355]
INFO: [Synth 8-4471] merging register 'udpram_end_addr_sig_reg[12:0]' into 'udpram_end_addr_int_reg[12:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:429]
INFO: [Synth 8-4471] merging register 'int_data_reg[7:0]' into 'int_data_int_reg[7:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:434]
INFO: [Synth 8-4471] merging register 'ip_len_reg[15:0]' into 'ip_len_int_reg[15:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:193]
INFO: [Synth 8-4471] merging register 'ip_cksum_reg[15:0]' into 'ip_cksum_int_reg[15:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:198]
INFO: [Synth 8-4471] merging register 'udp_len_reg[15:0]' into 'udp_len_int_reg[15:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:223]
INFO: [Synth 8-4471] merging register 'addr_sig_reg[12:0]' into 'addr_int_reg[12:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:161]
INFO: [Synth 8-4471] merging register 'byteswapping_reg' into 'byteswapping_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:486]
INFO: [Synth 8-4471] merging register 'mac_tx_data_sig_reg[7:0]' into 'mac_tx_data_int_reg[7:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:93]
INFO: [Synth 8-4471] merging register 'ipbus_out_hdr_reg[31:0]' into 'ipbus_hdr_int_reg[31:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:572]
INFO: [Synth 8-4471] merging register 'byteswap_sig_reg' into 'byteswap_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:476]
INFO: [Synth 8-4471] merging register 'next_state_reg[2:0]' into 'state_reg[2:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:606]
INFO: [Synth 8-4471] merging register 'rxram_active_reg' into 'rxram_active_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:114]
INFO: [Synth 8-4471] merging register 'udpram_active_reg' into 'udpram_active_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:140]
INFO: [Synth 8-4471] merging register 'counting_reg' into 'counting_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:465]
INFO: [Synth 8-4471] merging register 'prefetch_reg' into 'prefetch_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:519]
INFO: [Synth 8-4471] merging register 'mac_tx_last_sig_reg' into 'mac_tx_last_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:94]
INFO: [Synth 8-4471] merging register 'mac_tx_valid_sig_reg' into 'mac_tx_valid_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:95]
INFO: [Synth 8-4471] merging register 'set_addr_reg' into 'set_addr_int_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:462]
INFO: [Synth 8-4471] merging register 'addr_to_set_reg[12:0]' into 'addr_to_set_int_reg[12:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:463]
INFO: [Synth 8-256] done synthesizing module 'udp_tx_mux' (24#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_tx_mux.vhd:71]
INFO: [Synth 8-638] synthesizing module 'udp_txtransactor_if' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_txtransactor_if_simple.vhd:61]
	Parameter BUFWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_txtransactor_if' (25#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_txtransactor_if_simple.vhd:61]
INFO: [Synth 8-638] synthesizing module 'udp_clock_crossing_if' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd:69]
	Parameter BUFWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd:72]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd:72]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd:72]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd:72]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd:73]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd:73]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd:73]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd:73]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd:74]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd:75]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'udp_clock_crossing_if' (26#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'UDP_if' (27#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_if_flat.vhd:90]
INFO: [Synth 8-638] synthesizing module 'transactor' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor.vhd:60]
INFO: [Synth 8-638] synthesizing module 'transactor_if' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_if.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'transactor_if' (28#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_if.vhd:57]
INFO: [Synth 8-638] synthesizing module 'transactor_sm' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_sm.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'transactor_sm' (29#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_sm.vhd:65]
INFO: [Synth 8-638] synthesizing module 'transactor_cfg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_cfg.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'transactor_cfg' (30#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_cfg.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'transactor' (31#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'ipbus_ctrl' (32#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_ctrl.vhd:90]
INFO: [Synth 8-113] binding component instance 'USR_ACCESSE2_inst' to cell 'USR_ACCESSE2' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/network_interface.vhd:460]
INFO: [Synth 8-638] synthesizing module 'ipbus_shim' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_shim.vhd:54]
	Parameter ENABLE bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'ipbus_shim' (33#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_shim.vhd:54]
INFO: [Synth 8-638] synthesizing module 'payload' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_utils/payload.vhd:95]
INFO: [Synth 8-638] synthesizing module 'ipbus_subsys' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_utils/ipbus_subsys.vhd:87]
INFO: [Synth 8-638] synthesizing module 'ipbus_fabric_sel' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_fabric_sel.vhd:55]
	Parameter NSLV bound to: 22 - type: integer 
	Parameter STROBE_GAP bound to: 0 - type: bool 
	Parameter SEL_WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-5858] RAM ipb_to_slaves_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'ipbus_fabric_sel' (34#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_fabric_sel.vhd:55]
INFO: [Synth 8-638] synthesizing module 'dsp_loader' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_loader/dsp_loader.vhd:32]
	Parameter EEPROM_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter EEPROM_DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ipbus_dsp_loader_slave' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_loader/ipbus_dsp_loader_slave.vhd:40]
	Parameter EEPROM_DATA_WIDTH bound to: 8 - type: integer 
	Parameter EEPROM_ADDR_WIDTH bound to: 7 - type: integer 
WARNING: [Synth 8-614] signal 'ipbus_in' is read in the process but is not in the sensitivity list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_loader/ipbus_dsp_loader_slave.vhd:62]
WARNING: [Synth 8-614] signal 'clk' is read in the process but is not in the sensitivity list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_loader/ipbus_dsp_loader_slave.vhd:62]
WARNING: [Synth 8-614] signal 'ipbus_in' is read in the process but is not in the sensitivity list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_loader/ipbus_dsp_loader_slave.vhd:71]
WARNING: [Synth 8-614] signal 'clk' is read in the process but is not in the sensitivity list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_loader/ipbus_dsp_loader_slave.vhd:71]
WARNING: [Synth 8-614] signal 'ipbus_in' is read in the process but is not in the sensitivity list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_loader/ipbus_dsp_loader_slave.vhd:87]
WARNING: [Synth 8-614] signal 'clk' is read in the process but is not in the sensitivity list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_loader/ipbus_dsp_loader_slave.vhd:87]
WARNING: [Synth 8-614] signal 'ipbus_in' is read in the process but is not in the sensitivity list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_loader/ipbus_dsp_loader_slave.vhd:96]
WARNING: [Synth 8-614] signal 'clk' is read in the process but is not in the sensitivity list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_loader/ipbus_dsp_loader_slave.vhd:96]
WARNING: [Synth 8-614] signal 'D_IN' is read in the process but is not in the sensitivity list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_loader/ipbus_dsp_loader_slave.vhd:129]
WARNING: [Synth 8-614] signal 'fres_i' is read in the process but is not in the sensitivity list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_loader/ipbus_dsp_loader_slave.vhd:129]
WARNING: [Synth 8-614] signal 'nDATA' is read in the process but is not in the sensitivity list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_loader/ipbus_dsp_loader_slave.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'ipbus_dsp_loader_slave' (35#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_loader/ipbus_dsp_loader_slave.vhd:40]
INFO: [Synth 8-638] synthesizing module 'EEPROM_FIFO' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_loader/dsp_loader_fifo.vhd:25]
	Parameter EEPROM_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter EEPROM_DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'EEPROM_FIFO' (36#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_loader/dsp_loader_fifo.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'dsp_loader' (37#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_loader/dsp_loader.vhd:32]
INFO: [Synth 8-638] synthesizing module 'dsp_readout' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_readout/dsp_readout.vhd:45]
	Parameter NDSP bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ipbus_dsp_readout_slave' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_readout/ipbus_dsp_readout_slave.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'ipbus_dsp_readout_slave' (38#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_readout/ipbus_dsp_readout_slave.vhd:30]
INFO: [Synth 8-638] synthesizing module 'dsp_readout_logic' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_readout/dsp_readout_logic.vhd:43]
	Parameter NDSP bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dsp_readout_logic' (39#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_readout/dsp_readout_logic.vhd:43]
WARNING: [Synth 8-3848] Net trigger_dsp in module/entity dsp_readout does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_readout/dsp_readout.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'dsp_readout' (40#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_readout/dsp_readout.vhd:45]
INFO: [Synth 8-638] synthesizing module 'dsp_simulator' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dspsim/ipbus_dsp_simulator.vhd:50]
	Parameter IDMA_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter IDMA_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ipbus_dsp_slave' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dspsim/ipbus_dsp_slave.vhd:45]
	Parameter IDMA_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter IDMA_DATA_WIDTH bound to: 16 - type: integer 
WARNING: [Synth 8-614] signal 'ipbus_in' is read in the process but is not in the sensitivity list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dspsim/ipbus_dsp_slave.vhd:96]
WARNING: [Synth 8-614] signal 'IDMA_ADDR' is read in the process but is not in the sensitivity list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dspsim/ipbus_dsp_slave.vhd:96]
WARNING: [Synth 8-614] signal 'IDMA_BUS_DEBUG' is read in the process but is not in the sensitivity list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dspsim/ipbus_dsp_slave.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'ipbus_dsp_slave' (41#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dspsim/ipbus_dsp_slave.vhd:45]
INFO: [Synth 8-638] synthesizing module 'IDMA_mem' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dspsim/ipbus_dspIDMAMEMORY.vhd:39]
	Parameter IDMA_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter IDMA_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dspsim/ipbus_dspIDMAMEMORY.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'IDMA_mem' (42#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dspsim/ipbus_dspIDMAMEMORY.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'dsp_simulator' (43#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dspsim/ipbus_dsp_simulator.vhd:50]
INFO: [Synth 8-638] synthesizing module 'dsp_interface' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_interface/dsp_iface.vhd:59]
WARNING: [Synth 8-614] signal 'opcode_ipbus' is read in the process but is not in the sensitivity list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_interface/dsp_iface.vhd:97]
WARNING: [Synth 8-614] signal 'cmd_val_ipbus' is read in the process but is not in the sensitivity list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_interface/dsp_iface.vhd:107]
WARNING: [Synth 8-614] signal 'READOUT_CMD_VALID' is read in the process but is not in the sensitivity list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_interface/dsp_iface.vhd:107]
WARNING: [Synth 8-614] signal 'fifo_rd_ipbus' is read in the process but is not in the sensitivity list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_interface/dsp_iface.vhd:117]
WARNING: [Synth 8-614] signal 'ipb_clk' is read in the process but is not in the sensitivity list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_interface/dsp_iface.vhd:117]
WARNING: [Synth 8-614] signal 'FIFO_RDEN' is read in the process but is not in the sensitivity list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_interface/dsp_iface.vhd:117]
WARNING: [Synth 8-614] signal 'FIFO_RDCLK' is read in the process but is not in the sensitivity list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_interface/dsp_iface.vhd:117]
WARNING: [Synth 8-614] signal 'eready_ipbus' is read in the process but is not in the sensitivity list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_interface/dsp_iface.vhd:129]
WARNING: [Synth 8-614] signal 'EVENT_READY' is read in the process but is not in the sensitivity list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_interface/dsp_iface.vhd:129]
INFO: [Synth 8-638] synthesizing module 'ipbus_dsp_iface_slave' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_interface/ipbus_dsp_iface_slave.vhd:43]
WARNING: [Synth 8-614] signal 'ipbus_in' is read in the process but is not in the sensitivity list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_interface/ipbus_dsp_iface_slave.vhd:97]
WARNING: [Synth 8-614] signal 'DSP_xfer_len' is read in the process but is not in the sensitivity list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_interface/ipbus_dsp_iface_slave.vhd:97]
WARNING: [Synth 8-614] signal 'DSP_FIFO_DATA' is read in the process but is not in the sensitivity list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_interface/ipbus_dsp_iface_slave.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'ipbus_dsp_iface_slave' (44#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_interface/ipbus_dsp_iface_slave.vhd:43]
INFO: [Synth 8-638] synthesizing module 'DSP_control' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_interface/DSP_control.vhd:69]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_interface/DSP_control.vhd:46]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_interface/DSP_control.vhd:51]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_interface/DSP_control.vhd:101]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_interface/DSP_control.vhd:104]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_interface/DSP_control.vhd:108]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_interface/DSP_control.vhd:117]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_interface/DSP_control.vhd:118]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_interface/DSP_control.vhd:124]
INFO: [Synth 8-3491] module 'channel_fifo' declared at '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/.Xil/Vivado-26721-chap2/realtime/channel_fifo_stub.v:6' bound to instance 'channel_fifo_i' of component 'channel_fifo' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_interface/DSP_control.vhd:144]
INFO: [Synth 8-6157] synthesizing module 'channel_fifo' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/.Xil/Vivado-26721-chap2/realtime/channel_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'channel_fifo' (45#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/.Xil/Vivado-26721-chap2/realtime/channel_fifo_stub.v:6]
WARNING: [Synth 8-614] signal 'DSP_AD_bus' is read in the process but is not in the sensitivity list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_interface/DSP_control.vhd:173]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'channel_fifo_i'. This will prevent further optimization [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_interface/DSP_control.vhd:144]
INFO: [Synth 8-256] done synthesizing module 'DSP_control' (46#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_interface/DSP_control.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'dsp_interface' (47#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dsp_interface/dsp_iface.vhd:59]
INFO: [Synth 8-638] synthesizing module 'merge_top' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_data_merge/merge_top.vhd:28]
INFO: [Synth 8-638] synthesizing module 'ipbus_data_merge_slave' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_data_merge/ipbus_data_merge_slave.vhd:29]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_data_merge/ipbus_data_merge_slave.vhd:21]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_data_merge/ipbus_data_merge_slave.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'ipbus_data_merge_slave' (48#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_data_merge/ipbus_data_merge_slave.vhd:29]
INFO: [Synth 8-638] synthesizing module 'FIFO_control' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_data_merge/fifo_control.vhd:48]
INFO: [Synth 8-3491] module 'global_fifo' declared at '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/.Xil/Vivado-26721-chap2/realtime/global_fifo_stub.v:6' bound to instance 'global_fifo_inst' of component 'global_fifo' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_data_merge/fifo_control.vhd:79]
INFO: [Synth 8-6157] synthesizing module 'global_fifo' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/.Xil/Vivado-26721-chap2/realtime/global_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'global_fifo' (49#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/.Xil/Vivado-26721-chap2/realtime/global_fifo_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'FIFO_control' (50#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_data_merge/fifo_control.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'merge_top' (51#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_data_merge/merge_top.vhd:28]
INFO: [Synth 8-638] synthesizing module 'ipbus_ram' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_ram.vhd:66]
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ipbus_ram' (52#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_ram.vhd:66]
INFO: [Synth 8-638] synthesizing module 'ipbus_test' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_test/ipbus_test.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'ipbus_test' (53#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_test/ipbus_test.vhd:17]
INFO: [Synth 8-638] synthesizing module 'ipbus_counter' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_test/ipbus_counter.vhd:17]
INFO: [Synth 8-226] default block is never used [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_test/ipbus_counter.vhd:95]
WARNING: [Synth 8-614] signal 'ipbus_in' is read in the process but is not in the sensitivity list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_test/ipbus_counter.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'ipbus_counter' (54#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_test/ipbus_counter.vhd:17]
INFO: [Synth 8-638] synthesizing module 'ipbus_trigger_manager' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_trigger_manager/ipbus_trigger_manager.vhd:29]
WARNING: [Synth 8-3848] Net l1a_time_to_l1cache[2] in module/entity ipbus_trigger_manager does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_trigger_manager/ipbus_trigger_manager.vhd:24]
WARNING: [Synth 8-3848] Net l1a_time_to_l1cache[1] in module/entity ipbus_trigger_manager does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_trigger_manager/ipbus_trigger_manager.vhd:24]
WARNING: [Synth 8-3848] Net l1a_time_to_l1cache[0] in module/entity ipbus_trigger_manager does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_trigger_manager/ipbus_trigger_manager.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'ipbus_trigger_manager' (55#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_trigger_manager/ipbus_trigger_manager.vhd:29]
INFO: [Synth 8-638] synthesizing module 'l1_cache' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/l1_cache.vhd:55]
	Parameter channel_number bound to: 0 - type: integer 
	Parameter g_d_size bound to: 16 - type: integer 
	Parameter g_a_size bound to: 11 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/l1_cache.vhd:207]
INFO: [Synth 8-638] synthesizing module 'synchronizer' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/sychronizer.vhd:38]
	Parameter NUM_FLIP_FLOPS bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'synchronizer' (56#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/sychronizer.vhd:38]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/edge_detect.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (57#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/edge_detect.vhd:32]
INFO: [Synth 8-226] default block is never used [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/l1_cache.vhd:299]
WARNING: [Synth 8-614] signal 'trigger_threshold' is read in the process but is not in the sensitivity list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/l1_cache.vhd:386]
WARNING: [Synth 8-614] signal 'trigger_rate' is read in the process but is not in the sensitivity list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/l1_cache.vhd:386]
WARNING: [Synth 8-614] signal 'trig_timestamp' is read in the process but is not in the sensitivity list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/l1_cache.vhd:386]
WARNING: [Synth 8-3848] Net trigger_rate in module/entity l1_cache does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/l1_cache.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'l1_cache' (58#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/l1_cache.vhd:55]
INFO: [Synth 8-638] synthesizing module 'ipbus_daq' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/ipbus_daq.vhd:46]
	Parameter addr_width bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'funnel' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/funnel.vhd:52]
	Parameter g_dsize_in bound to: 128 - type: integer 
	Parameter g_dsize_out bound to: 32 - type: integer 
	Parameter g_a_size_a bound to: 12 - type: integer 
	Parameter g_a_size_b bound to: 12 - type: integer 
	Parameter big_endian bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'c_fifo' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/fifo.vhd:47]
	Parameter g_dsize bound to: 128 - type: integer 
	Parameter g_a_size bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'double_flop' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/GCU_utils.vhd:31]
	Parameter g_width bound to: 13 - type: integer 
	Parameter g_clk_rise bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'double_flop' (59#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/GCU_utils.vhd:31]
INFO: [Synth 8-638] synthesizing module 'fifomem' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/fifomem.vhd:45]
	Parameter g_dsize bound to: 128 - type: integer 
	Parameter g_a_size bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifomem' (60#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/fifomem.vhd:45]
INFO: [Synth 8-638] synthesizing module 'rptr_empty' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/rptr_empty.vhd:44]
	Parameter g_a_size bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'gray2bin' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/gray2bin.vhd:13]
	Parameter width bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gray2bin' (61#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/gray2bin.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'rptr_empty' (62#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/rptr_empty.vhd:44]
INFO: [Synth 8-638] synthesizing module 'wptr_full' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/wptr_full.vhd:42]
	Parameter g_a_size bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wptr_full' (63#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/wptr_full.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'c_fifo' (64#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/fifo.vhd:47]
INFO: [Synth 8-638] synthesizing module 'c_fifo__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/fifo.vhd:47]
	Parameter g_dsize bound to: 32 - type: integer 
	Parameter g_a_size bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifomem__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/fifomem.vhd:45]
	Parameter g_dsize bound to: 32 - type: integer 
	Parameter g_a_size bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifomem__parameterized0' (64#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/fifomem.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'c_fifo__parameterized0' (64#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/fifo.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'funnel' (65#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/funnel.vhd:52]
INFO: [Synth 8-226] default block is never used [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/ipbus_daq.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'ipbus_daq' (66#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/ipbus_daq.vhd:46]
INFO: [Synth 8-638] synthesizing module 'l1_cache__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/l1_cache.vhd:55]
	Parameter channel_number bound to: 1 - type: integer 
	Parameter g_d_size bound to: 16 - type: integer 
	Parameter g_a_size bound to: 11 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/l1_cache.vhd:207]
INFO: [Synth 8-226] default block is never used [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/l1_cache.vhd:299]
WARNING: [Synth 8-614] signal 'trigger_threshold' is read in the process but is not in the sensitivity list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/l1_cache.vhd:386]
WARNING: [Synth 8-614] signal 'trigger_rate' is read in the process but is not in the sensitivity list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/l1_cache.vhd:386]
WARNING: [Synth 8-614] signal 'trig_timestamp' is read in the process but is not in the sensitivity list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/l1_cache.vhd:386]
WARNING: [Synth 8-3848] Net trigger_rate in module/entity l1_cache__parameterized0 does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/l1_cache.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'l1_cache__parameterized0' (66#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/l1_cache.vhd:55]
INFO: [Synth 8-638] synthesizing module 'l1_cache__parameterized1' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/l1_cache.vhd:55]
	Parameter channel_number bound to: 2 - type: integer 
	Parameter g_d_size bound to: 16 - type: integer 
	Parameter g_a_size bound to: 11 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/l1_cache.vhd:207]
INFO: [Synth 8-226] default block is never used [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/l1_cache.vhd:299]
WARNING: [Synth 8-614] signal 'trigger_threshold' is read in the process but is not in the sensitivity list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/l1_cache.vhd:386]
WARNING: [Synth 8-614] signal 'trigger_rate' is read in the process but is not in the sensitivity list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/l1_cache.vhd:386]
WARNING: [Synth 8-614] signal 'trig_timestamp' is read in the process but is not in the sensitivity list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/l1_cache.vhd:386]
WARNING: [Synth 8-3848] Net trigger_rate in module/entity l1_cache__parameterized1 does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/l1_cache.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'l1_cache__parameterized1' (66#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/l1_cache.vhd:55]
INFO: [Synth 8-638] synthesizing module 'ipbus_adu_manager' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_adu_manager/ipbus_adu_manager.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'ipbus_adu_manager' (67#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_adu_manager/ipbus_adu_manager.vhd:40]
INFO: [Synth 8-638] synthesizing module 'ipbus_fw_data' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_utils/ipbus_fw_data.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ipbus_fw_data' (68#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_utils/ipbus_fw_data.vhd:41]
INFO: [Synth 8-638] synthesizing module 'ipbus_gpio' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_gpio/ipbus_gpio.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ipbus_gpio' (69#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_gpio/ipbus_gpio.vhd:41]
INFO: [Synth 8-638] synthesizing module 'ipbus_debug' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_utils/ipbus_debug.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'ipbus_debug' (70#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_utils/ipbus_debug.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'ipbus_subsys' (71#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_utils/ipbus_subsys.vhd:87]
INFO: [Synth 8-638] synthesizing module 'bin2gray' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/bin2gray.vhd:35]
	Parameter width bound to: 48 - type: integer 
WARNING: [Synth 8-614] signal 'value' is read in the process but is not in the sensitivity list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/bin2gray.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'bin2gray' (72#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/bin2gray.vhd:35]
INFO: [Synth 8-638] synthesizing module 'gray2bin__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/gray2bin.vhd:13]
	Parameter width bound to: 48 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gray2bin__parameterized0' (72#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/gray2bin.vhd:13]
WARNING: [Synth 8-3848] Net nuke in module/entity payload does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_utils/payload.vhd:72]
WARNING: [Synth 8-3848] Net soft_rst in module/entity payload does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_utils/payload.vhd:73]
WARNING: [Synth 8-3848] Net userled in module/entity payload does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_utils/payload.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'payload' (73#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_utils/payload.vhd:95]
WARNING: [Synth 8-3848] Net phy_resetn in module/entity network_interface does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/network_interface.vhd:121]
WARNING: [Synth 8-3848] Net uart_tx_o in module/entity network_interface does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/network_interface.vhd:144]
WARNING: [Synth 8-3848] Net tx_en_o in module/entity network_interface does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/network_interface.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'network_interface' (74#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/network_interface.vhd:158]
INFO: [Synth 8-638] synthesizing module 'mcp_block' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/mcp_block.vhd:45]
	Parameter DATA_WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-638] synthesizing module 'shaper' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/shaper.vhd:38]
	Parameter N_PULSES bound to: 10 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/shaper.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'shaper' (75#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/shaper.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'mcp_block' (76#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/mcp_block.vhd:45]
INFO: [Synth 8-638] synthesizing module 'top_level' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/top_level_cont.vhd:79]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_SLINK1_RX' to cell 'IBUFDS' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/top_level_cont.vhd:206]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_CDR1_DATA' to cell 'IBUFDS' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/top_level_cont.vhd:218]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_TTC_STREAM1' to cell 'OBUFDS' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/top_level_cont.vhd:232]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_CDR1_IN' to cell 'OBUFDS' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/top_level_cont.vhd:242]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUF_COAX_P' to cell 'OBUF' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/top_level_cont.vhd:252]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUF_COAX_N' to cell 'OBUF' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/top_level_cont.vhd:262]
INFO: [Synth 8-638] synthesizing module 'ttc_encoder' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/ttc_encoder.vhd:123]
	Parameter g_pll_locked_delay bound to: 200 - type: integer 
	Parameter g_use_idelay bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'BrdCommandEncoder' declared at '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/BrdCommandEncoder.vhd:13' bound to instance 'Inst_BrdCommandEncoder' of component 'BrdCommandEncoder' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/ttc_encoder.vhd:287]
INFO: [Synth 8-638] synthesizing module 'BrdCommandEncoder' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/BrdCommandEncoder.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'BrdCommandEncoder' (77#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/BrdCommandEncoder.vhd:24]
INFO: [Synth 8-3491] module 'bmc_generator' declared at '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/bmc_generator.vhd:10' bound to instance 'Inst_bmc_generator' of component 'bmc_generator' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/ttc_encoder.vhd:331]
INFO: [Synth 8-638] synthesizing module 'bmc_generator' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/bmc_generator.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'bmc_generator' (78#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/bmc_generator.vhd:21]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'IDELAYCTRL_inst' to cell 'IDELAYCTRL' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/ttc_encoder.vhd:344]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: DATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'IDELAYE2_1' to cell 'IDELAYE2' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/ttc_encoder.vhd:355]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: DATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'IDELAYE2_2' to cell 'IDELAYE2' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/ttc_encoder.vhd:381]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: DATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'IDELAYE2_3' to cell 'IDELAYE2' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/ttc_encoder.vhd:407]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: DATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'IDELAYE2_4' to cell 'IDELAYE2' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/ttc_encoder.vhd:433]
	Parameter g_cnt_width bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'chb_shift_ctrl' declared at '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/chb_shift_ctrl.vhd:17' bound to instance 'Inst_chb_fsm' of component 'chb_shift_ctrl' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/ttc_encoder.vhd:492]
INFO: [Synth 8-638] synthesizing module 'chb_shift_ctrl' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/chb_shift_ctrl.vhd:38]
	Parameter g_cnt_width bound to: 6 - type: integer 
	Parameter g_width bound to: 42 - type: integer 
	Parameter g_clk_rise bound to: TRUE - type: string 
INFO: [Synth 8-3491] module 'piso' declared at '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/GCU_utils.vhd:260' bound to instance 'Inst_piso_register' of component 'piso' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/chb_shift_ctrl.vhd:228]
INFO: [Synth 8-638] synthesizing module 'piso' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/GCU_utils.vhd:273]
	Parameter g_width bound to: 42 - type: integer 
	Parameter g_clk_rise bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'piso' (79#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/GCU_utils.vhd:273]
	Parameter g_width bound to: 6 - type: integer 
	Parameter g_clk_rise bound to: TRUE - type: string 
INFO: [Synth 8-3491] module 'countdown' declared at '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/GCU_utils.vhd:324' bound to instance 'Inst_countdown' of component 'countdown' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/chb_shift_ctrl.vhd:242]
INFO: [Synth 8-638] synthesizing module 'countdown' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/GCU_utils.vhd:337]
	Parameter g_width bound to: 6 - type: integer 
	Parameter g_clk_rise bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'countdown' (80#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/GCU_utils.vhd:337]
INFO: [Synth 8-256] done synthesizing module 'chb_shift_ctrl' (81#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/chb_shift_ctrl.vhd:38]
INFO: [Synth 8-638] synthesizing module 'f_edge_detect' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/GCU_utils.vhd:158]
	Parameter g_clk_rise bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'f_edge_detect' (82#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/GCU_utils.vhd:158]
INFO: [Synth 8-3491] module 'broadcast_frame_maker' declared at '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/broadcast_frame_maker.vhd:57' bound to instance 'Inst_broadcast_frame_maker' of component 'broadcast_frame_maker' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/ttc_encoder.vhd:531]
INFO: [Synth 8-638] synthesizing module 'broadcast_frame_maker' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/broadcast_frame_maker.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'broadcast_frame_maker' (83#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/broadcast_frame_maker.vhd:75]
INFO: [Synth 8-3491] module 'long_frame_maker' declared at '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/long_frame_maker.vhd:55' bound to instance 'Inst_long_frame_maker' of component 'long_frame_maker' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/ttc_encoder.vhd:549]
INFO: [Synth 8-638] synthesizing module 'long_frame_maker' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/long_frame_maker.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'long_frame_maker' (84#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/long_frame_maker.vhd:69]
INFO: [Synth 8-3491] module 'chb_traffic_light' declared at '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/chb_traffic_light.vhd:23' bound to instance 'Inst_chb_traffic_light' of component 'chb_traffic_light' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/ttc_encoder.vhd:563]
INFO: [Synth 8-638] synthesizing module 'chb_traffic_light' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/chb_traffic_light.vhd:40]
WARNING: [Synth 8-614] signal 's_timeout' is read in the process but is not in the sensitivity list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/chb_traffic_light.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'chb_traffic_light' (85#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/chb_traffic_light.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'ttc_encoder' (86#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/ttc_encoder.vhd:123]
INFO: [Synth 8-638] synthesizing module 'ttctx_delay_control' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/ttctx_delay_calibration.vhd:39]
WARNING: [Synth 8-614] signal 'ttc_tap_reset_i' is read in the process but is not in the sensitivity list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/ttctx_delay_calibration.vhd:103]
INFO: [Synth 8-638] synthesizing module 'r_edge_detect' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/GCU_utils.vhd:92]
	Parameter g_clk_rise bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'r_edge_detect' (87#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/GCU_utils.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'ttctx_delay_control' (88#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/ttctx_delay_calibration.vhd:39]
INFO: [Synth 8-638] synthesizing module 'GCU_1588_ptp' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/GCU_1588_ptp.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'GCU_1588_ptp' (89#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/GCU_1588_ptp.vhd:41]
INFO: [Synth 8-638] synthesizing module 'ttc_trg_time' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/ttc_trg_time.vhd:43]
WARNING: [Synth 8-614] signal 's_trg_timestamp' is read in the process but is not in the sensitivity list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/ttc_trg_time.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'ttc_trg_time' (90#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/ttc_trg_time.vhd:43]
INFO: [Synth 8-638] synthesizing module 'ttc_decoder_core' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/ttc_decoder_core.vhd:128]
	Parameter g_pll_locked_delay bound to: 200 - type: integer 
	Parameter g_Hamming bound to: 1 - type: bool 
	Parameter g_max_trigg_len bound to: 30 - type: integer 
	Parameter g_TTC_memory_deep bound to: 25 - type: integer 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Inst_ttcrx_coarse_delay' to cell 'SRLC32E' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/ttc_decoder_core.vhd:293]
	Parameter g_max_trigg_len bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'cdr2a_b_clk' declared at '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/cdr2a_b_clk.vhd:60' bound to instance 'Inst_cdr_to_a_b' of component 'cdr2a_b_clk' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/ttc_decoder_core.vhd:310]
INFO: [Synth 8-638] synthesizing module 'cdr2a_b_clk' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/cdr2a_b_clk.vhd:82]
	Parameter g_max_trigg_len bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cdr2a_b_clk' (91#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/cdr2a_b_clk.vhd:82]
	Parameter include_hamming bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'serialb_com' declared at '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/TTC_hamming_decoder_alme.vhd:43' bound to instance 'Inst_deserializer' of component 'serialb_com' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/ttc_decoder_core.vhd:334]
INFO: [Synth 8-638] synthesizing module 'serialb_com' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/TTC_hamming_decoder_alme.vhd:60]
	Parameter include_hamming bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'serialb_com' (92#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/TTC_hamming_decoder_alme.vhd:60]
INFO: [Synth 8-3491] module 'BrdCommandDecoder' declared at '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/BrdCommandDecoder.vhd:13' bound to instance 'Inst_BrdCommandDecoder' of component 'BrdCommandDecoder' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/ttc_decoder_core.vhd:407]
INFO: [Synth 8-638] synthesizing module 'BrdCommandDecoder' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/BrdCommandDecoder.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'BrdCommandDecoder' (93#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/BrdCommandDecoder.vhd:29]
INFO: [Synth 8-3491] module 'addressed_command_decoder' declared at '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/addressed_command_decoder.vhd:19' bound to instance 'Inst_AddressedCommandDecoder' of component 'addressed_command_decoder' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/ttc_decoder_core.vhd:432]
INFO: [Synth 8-638] synthesizing module 'addressed_command_decoder' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/addressed_command_decoder.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'addressed_command_decoder' (94#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/addressed_command_decoder.vhd:32]
INFO: [Synth 8-638] synthesizing module 'TTC_register_stack' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/TTC_register_stack.vhd:59]
	Parameter g_TTC_memory_deep bound to: 25 - type: integer 
WARNING: [Synth 8-614] signal 'rst_n_i' is read in the process but is not in the sensitivity list [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/TTC_register_stack.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'TTC_register_stack' (95#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/TTC_register_stack.vhd:59]
INFO: [Synth 8-638] synthesizing module 'set_reset_ffd' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/GCU_utils.vhd:218]
	Parameter g_clk_rise bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'set_reset_ffd' (96#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/GCU_utils.vhd:218]
INFO: [Synth 8-256] done synthesizing module 'ttc_decoder_core' (97#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/ttc_decoder_core.vhd:128]
WARNING: [Synth 8-3848] Net s_rst_brd_gen in module/entity top_level does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/top_level_cont.vhd:111]
WARNING: [Synth 8-3848] Net s_chb_req1 in module/entity top_level does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/top_level_cont.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'top_level' (98#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/top_level_cont.vhd:79]
INFO: [Synth 8-638] synthesizing module 'adu_top_wrapper' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/adu_top_wrapper.vhd:79]
	Parameter N bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ADU_top' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADU_top.v:21]
	Parameter N bound to: 0 - type: integer 
	Parameter PLL_CONFIG_BASE_ADDR bound to: 32 - type: integer 
	Parameter DAC_CONFIG_BASE_ADDR bound to: 16 - type: integer 
	Parameter ADCA_CONFIG_BASE_ADDR bound to: 64 - type: integer 
	Parameter ADCB_CONFIG_BASE_ADDR bound to: 96 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADU_top.v:87]
INFO: [Synth 8-6157] synthesizing module 'pll_config' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/dac_pll_config/pll_config.v:24]
	Parameter CONFIG_BASE_ADDR bound to: 32 - type: integer 
	Parameter NUM_TO_CONFIG bound to: 19 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter IDLE bound to: 1 - type: integer 
	Parameter WRITE bound to: 2 - type: integer 
	Parameter DATA bound to: 3 - type: integer 
	Parameter WAIT bound to: 4 - type: integer 
	Parameter R0 bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SimpleSPIMaster' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/element/SimpleSPIMaster.v:86]
	Parameter N bound to: 32 - type: integer 
	Parameter CPOL bound to: 0 - type: integer 
	Parameter CPHA bound to: 1 - type: integer 
	Parameter DLY_BEF_SCK bound to: 1 - type: integer 
	Parameter DLY_BET_CON_TRA bound to: 1 - type: integer 
	Parameter SPI_2X_CLK_DIV bound to: 10 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter DLYBS bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter DLYBCT bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/element/SimpleSPIMaster.v:206]
INFO: [Synth 8-6155] done synthesizing module 'SimpleSPIMaster' (99#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/element/SimpleSPIMaster.v:86]
INFO: [Synth 8-6155] done synthesizing module 'pll_config' (100#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/dac_pll_config/pll_config.v:24]
INFO: [Synth 8-6157] synthesizing module 'adc_top' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_top.v:25]
	Parameter CONFIG_BASE_ADDR bound to: 64 - type: integer 
	Parameter N bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/home/bini/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20424]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (101#1) [/home/bini/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20424]
WARNING: [Synth 8-689] width (2) of port connection 'O' does not match port width (1) of module 'IBUFDS' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_top.v:76]
INFO: [Synth 8-6157] synthesizing module 'Signal_CrossDomain' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/element/Signal_CrossDomain.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Signal_CrossDomain' (102#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/element/Signal_CrossDomain.v:27]
INFO: [Synth 8-6157] synthesizing module 'ddr_8to1_16chan_rx_gcu' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:27]
	Parameter USE_BUFIO bound to: 0 - type: integer 
	Parameter IDELAY_INITIAL_VALUE bound to: 0 - type: integer 
	Parameter CHAN bound to: 14 - type: integer 
	Parameter N bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [/home/bini/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:22478]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: CLOCK - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (103#1) [/home/bini/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:22478]
INFO: [Synth 8-6157] synthesizing module 'BUFMRCE' [/home/bini/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:876]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter INIT_OUT bound to: 0 - type: integer 
	Parameter IS_CE_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'BUFMRCE' (104#1) [/home/bini/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:876]
INFO: [Synth 8-6157] synthesizing module 'BUFIO' [/home/bini/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:838]
INFO: [Synth 8-6155] done synthesizing module 'BUFIO' (105#1) [/home/bini/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:838]
INFO: [Synth 8-6157] synthesizing module 'BUFR' [/home/bini/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:891]
	Parameter BUFR_DIVIDE bound to: 4 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFR' (106#1) [/home/bini/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:891]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:473]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2__parameterized0' [/home/bini/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:22478]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2__parameterized0' (106#1) [/home/bini/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:22478]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:505]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [/home/bini/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:25968]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: BOTH - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (107#1) [/home/bini/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:25968]
INFO: [Synth 8-6157] synthesizing module 'count_to_32' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:1620]
	Parameter IDELAY_INITIAL_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_to_32' (108#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:1620]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:505]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:601]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:601]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:505]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:697]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:505]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:505]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:505]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:505]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:601]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:601]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:505]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:505]
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [/home/bini/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20867]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (109#1) [/home/bini/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20867]
INFO: [Synth 8-226] default block is never used [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:228]
INFO: [Synth 8-226] default block is never used [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:334]
INFO: [Synth 8-6157] synthesizing module 'resource_sharing_control' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/RESOURCE_SHARING_CONTROL.v:28]
	Parameter CHAN bound to: 12 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000001 
	Parameter START bound to: 2 - type: integer 
	Parameter WAIT bound to: 3 - type: integer 
	Parameter INC_CHAN_SEL bound to: 4 - type: integer 
	Parameter TRAIN_DONE bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'resource_sharing_control' (110#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/RESOURCE_SHARING_CONTROL.v:28]
WARNING: [Synth 8-3936] Found unconnected internal register 'inc_to_iserdes_reg' and it is trimmed from '16' to '14' bits. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:231]
WARNING: [Synth 8-3936] Found unconnected internal register 'ice_to_iserdes_reg' and it is trimmed from '16' to '14' bits. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:232]
WARNING: [Synth 8-3936] Found unconnected internal register 'bitslip_to_iserdes_reg' and it is trimmed from '16' to '14' bits. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:233]
WARNING: [Synth 8-3848] Net ice_from_machine in module/entity ddr_8to1_16chan_rx_gcu does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:223]
WARNING: [Synth 8-3848] Net inc_from_machine in module/entity ddr_8to1_16chan_rx_gcu does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:223]
WARNING: [Synth 8-3848] Net bitslip_from_machine in module/entity ddr_8to1_16chan_rx_gcu does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:223]
INFO: [Synth 8-6155] done synthesizing module 'ddr_8to1_16chan_rx_gcu' (111#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:27]
INFO: [Synth 8-6157] synthesizing module 'adc_config' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_config.v:27]
	Parameter CONFIG_BASE_ADDR bound to: 64 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter WRITE_SPIMODE_REG bound to: 1 - type: integer 
	Parameter WRITE_SPIMODE_REG_WAIT bound to: 2 - type: integer 
	Parameter WRITE_TEST_REG bound to: 5 - type: integer 
	Parameter WRITE_TEST_REG_WAIT bound to: 6 - type: integer 
	Parameter SYNC bound to: 11 - type: integer 
	Parameter SYNC_WAIT bound to: 12 - type: integer 
	Parameter TRAINING_START bound to: 13 - type: integer 
	Parameter TRAINING_START_WAIT bound to: 14 - type: integer 
	Parameter WRITE_TEST_REG_BACK bound to: 17 - type: integer 
	Parameter WRITE_TEST_REG_BACK_WAIT bound to: 18 - type: integer 
	Parameter IDLE bound to: 23 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Flag_CrossDomain' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/element/Flag_CrossDomain.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Flag_CrossDomain' (112#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/element/Flag_CrossDomain.v:24]
INFO: [Synth 8-6157] synthesizing module 'SimpleSPIMaster__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/element/SimpleSPIMaster.v:86]
	Parameter N bound to: 16 - type: integer 
	Parameter CPOL bound to: 0 - type: integer 
	Parameter CPHA bound to: 1 - type: integer 
	Parameter DLY_BEF_SCK bound to: 0 - type: integer 
	Parameter DLY_BET_CON_TRA bound to: 0 - type: integer 
	Parameter SPI_2X_CLK_DIV bound to: 10 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter DLYBS bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter DLYBCT bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/element/SimpleSPIMaster.v:206]
INFO: [Synth 8-6155] done synthesizing module 'SimpleSPIMaster__parameterized0' (112#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/element/SimpleSPIMaster.v:86]
WARNING: [Synth 8-3848] Net config_dout_data in module/entity adc_config does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_config.v:40]
INFO: [Synth 8-6155] done synthesizing module 'adc_config' (113#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_config.v:27]
WARNING: [Synth 8-689] width (1) of port connection 'config_dout_addr' does not match port width (32) of module 'adc_config' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_top.v:144]
WARNING: [Synth 8-689] width (1) of port connection 'config_dout_data' does not match port width (32) of module 'adc_config' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_top.v:145]
WARNING: [Synth 8-689] width (1) of port connection 'adc_sync' does not match port width (2) of module 'adc_config' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_top.v:157]
WARNING: [Synth 8-3848] Net config_dout_valid in module/entity adc_top does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_top.v:38]
WARNING: [Synth 8-3848] Net config_dout_addr in module/entity adc_top does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_top.v:39]
WARNING: [Synth 8-3848] Net config_dout_data in module/entity adc_top does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_top.v:40]
INFO: [Synth 8-6155] done synthesizing module 'adc_top' (114#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_top.v:25]
INFO: [Synth 8-6157] synthesizing module 'adc_top__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_top.v:25]
	Parameter CONFIG_BASE_ADDR bound to: 96 - type: integer 
	Parameter N bound to: 1 - type: integer 
WARNING: [Synth 8-689] width (2) of port connection 'O' does not match port width (1) of module 'IBUFDS' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_top.v:76]
INFO: [Synth 8-6157] synthesizing module 'ddr_8to1_16chan_rx_gcu__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:27]
	Parameter USE_BUFIO bound to: 0 - type: integer 
	Parameter IDELAY_INITIAL_VALUE bound to: 0 - type: integer 
	Parameter CHAN bound to: 14 - type: integer 
	Parameter N bound to: 1 - type: integer 
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:794]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:794]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:794]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:794]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:794]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:794]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:890]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:890]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:890]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:890]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:794]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:794]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:794]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:794]
INFO: [Synth 8-226] default block is never used [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:228]
INFO: [Synth 8-226] default block is never used [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:334]
WARNING: [Synth 8-3936] Found unconnected internal register 'inc_to_iserdes_reg' and it is trimmed from '16' to '14' bits. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:231]
WARNING: [Synth 8-3936] Found unconnected internal register 'ice_to_iserdes_reg' and it is trimmed from '16' to '14' bits. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:232]
WARNING: [Synth 8-3936] Found unconnected internal register 'bitslip_to_iserdes_reg' and it is trimmed from '16' to '14' bits. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:233]
WARNING: [Synth 8-3848] Net ice_from_machine in module/entity ddr_8to1_16chan_rx_gcu__parameterized0 does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:223]
WARNING: [Synth 8-3848] Net inc_from_machine in module/entity ddr_8to1_16chan_rx_gcu__parameterized0 does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:223]
WARNING: [Synth 8-3848] Net bitslip_from_machine in module/entity ddr_8to1_16chan_rx_gcu__parameterized0 does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:223]
INFO: [Synth 8-6155] done synthesizing module 'ddr_8to1_16chan_rx_gcu__parameterized0' (114#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:27]
INFO: [Synth 8-6157] synthesizing module 'adc_config__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_config.v:27]
	Parameter CONFIG_BASE_ADDR bound to: 96 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter WRITE_SPIMODE_REG bound to: 1 - type: integer 
	Parameter WRITE_SPIMODE_REG_WAIT bound to: 2 - type: integer 
	Parameter WRITE_TEST_REG bound to: 5 - type: integer 
	Parameter WRITE_TEST_REG_WAIT bound to: 6 - type: integer 
	Parameter SYNC bound to: 11 - type: integer 
	Parameter SYNC_WAIT bound to: 12 - type: integer 
	Parameter TRAINING_START bound to: 13 - type: integer 
	Parameter TRAINING_START_WAIT bound to: 14 - type: integer 
	Parameter WRITE_TEST_REG_BACK bound to: 17 - type: integer 
	Parameter WRITE_TEST_REG_BACK_WAIT bound to: 18 - type: integer 
	Parameter IDLE bound to: 23 - type: integer 
WARNING: [Synth 8-3848] Net config_dout_data in module/entity adc_config__parameterized0 does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_config.v:40]
INFO: [Synth 8-6155] done synthesizing module 'adc_config__parameterized0' (114#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_config.v:27]
WARNING: [Synth 8-689] width (1) of port connection 'config_dout_addr' does not match port width (32) of module 'adc_config__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_top.v:144]
WARNING: [Synth 8-689] width (1) of port connection 'config_dout_data' does not match port width (32) of module 'adc_config__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_top.v:145]
WARNING: [Synth 8-689] width (1) of port connection 'adc_sync' does not match port width (2) of module 'adc_config__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_top.v:157]
WARNING: [Synth 8-3848] Net config_dout_valid in module/entity adc_top__parameterized0 does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_top.v:38]
WARNING: [Synth 8-3848] Net config_dout_addr in module/entity adc_top__parameterized0 does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_top.v:39]
WARNING: [Synth 8-3848] Net config_dout_data in module/entity adc_top__parameterized0 does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_top.v:40]
INFO: [Synth 8-6155] done synthesizing module 'adc_top__parameterized0' (114#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_top.v:25]
INFO: [Synth 8-6155] done synthesizing module 'ADU_top' (115#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADU_top.v:21]
INFO: [Synth 8-256] done synthesizing module 'adu_top_wrapper' (116#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/adu_top_wrapper.vhd:79]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR_inst' to cell 'ODDR' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:514]
INFO: [Synth 8-638] synthesizing module 'adu_top_wrapper__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/adu_top_wrapper.vhd:79]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ADU_top__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADU_top.v:21]
	Parameter N bound to: 1 - type: integer 
	Parameter PLL_CONFIG_BASE_ADDR bound to: 32 - type: integer 
	Parameter DAC_CONFIG_BASE_ADDR bound to: 16 - type: integer 
	Parameter ADCA_CONFIG_BASE_ADDR bound to: 64 - type: integer 
	Parameter ADCB_CONFIG_BASE_ADDR bound to: 96 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adc_top__parameterized1' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_top.v:25]
	Parameter CONFIG_BASE_ADDR bound to: 64 - type: integer 
	Parameter N bound to: 2 - type: integer 
WARNING: [Synth 8-689] width (2) of port connection 'O' does not match port width (1) of module 'IBUFDS' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_top.v:76]
INFO: [Synth 8-6157] synthesizing module 'ddr_8to1_16chan_rx_gcu__parameterized1' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:27]
	Parameter USE_BUFIO bound to: 0 - type: integer 
	Parameter IDELAY_INITIAL_VALUE bound to: 0 - type: integer 
	Parameter CHAN bound to: 14 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MMCME2_BASE' [/home/bini/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26838]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 2.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 2.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 180.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_BASE' (117#1) [/home/bini/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26838]
WARNING: [Synth 8-350] instance 'MMCME2_BASE_inst' of module 'MMCME2_BASE' requires 18 connections, but only 8 given [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:187]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/bini/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (118#1) [/home/bini/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:988]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:988]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:988]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:988]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:988]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:988]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:988]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:988]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:988]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:988]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:988]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:988]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:988]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:988]
INFO: [Synth 8-226] default block is never used [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:228]
INFO: [Synth 8-226] default block is never used [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:334]
WARNING: [Synth 8-3936] Found unconnected internal register 'inc_to_iserdes_reg' and it is trimmed from '16' to '14' bits. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:231]
WARNING: [Synth 8-3936] Found unconnected internal register 'ice_to_iserdes_reg' and it is trimmed from '16' to '14' bits. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:232]
WARNING: [Synth 8-3936] Found unconnected internal register 'bitslip_to_iserdes_reg' and it is trimmed from '16' to '14' bits. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:233]
WARNING: [Synth 8-3848] Net ice_from_machine in module/entity ddr_8to1_16chan_rx_gcu__parameterized1 does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:223]
WARNING: [Synth 8-3848] Net inc_from_machine in module/entity ddr_8to1_16chan_rx_gcu__parameterized1 does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:223]
WARNING: [Synth 8-3848] Net bitslip_from_machine in module/entity ddr_8to1_16chan_rx_gcu__parameterized1 does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:223]
INFO: [Synth 8-6155] done synthesizing module 'ddr_8to1_16chan_rx_gcu__parameterized1' (118#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:27]
WARNING: [Synth 8-689] width (1) of port connection 'config_dout_addr' does not match port width (32) of module 'adc_config' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_top.v:144]
WARNING: [Synth 8-689] width (1) of port connection 'config_dout_data' does not match port width (32) of module 'adc_config' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_top.v:145]
WARNING: [Synth 8-689] width (1) of port connection 'adc_sync' does not match port width (2) of module 'adc_config' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_top.v:157]
WARNING: [Synth 8-3848] Net config_dout_valid in module/entity adc_top__parameterized1 does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_top.v:38]
WARNING: [Synth 8-3848] Net config_dout_addr in module/entity adc_top__parameterized1 does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_top.v:39]
WARNING: [Synth 8-3848] Net config_dout_data in module/entity adc_top__parameterized1 does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_top.v:40]
INFO: [Synth 8-6155] done synthesizing module 'adc_top__parameterized1' (118#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_top.v:25]
INFO: [Synth 8-6157] synthesizing module 'adc_top__parameterized2' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_top.v:25]
	Parameter CONFIG_BASE_ADDR bound to: 96 - type: integer 
	Parameter N bound to: 3 - type: integer 
WARNING: [Synth 8-689] width (2) of port connection 'O' does not match port width (1) of module 'IBUFDS' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_top.v:76]
INFO: [Synth 8-6157] synthesizing module 'ddr_8to1_16chan_rx_gcu__parameterized2' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:27]
	Parameter USE_BUFIO bound to: 0 - type: integer 
	Parameter IDELAY_INITIAL_VALUE bound to: 0 - type: integer 
	Parameter CHAN bound to: 14 - type: integer 
	Parameter N bound to: 3 - type: integer 
WARNING: [Synth 8-350] instance 'MMCME2_BASE_inst' of module 'MMCME2_BASE' requires 18 connections, but only 8 given [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:187]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:988]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:988]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:988]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:988]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:988]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:988]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:988]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:988]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:988]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:988]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:988]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:988]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:988]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:988]
INFO: [Synth 8-226] default block is never used [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:228]
INFO: [Synth 8-226] default block is never used [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:334]
WARNING: [Synth 8-3936] Found unconnected internal register 'inc_to_iserdes_reg' and it is trimmed from '16' to '14' bits. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:231]
WARNING: [Synth 8-3936] Found unconnected internal register 'ice_to_iserdes_reg' and it is trimmed from '16' to '14' bits. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:232]
WARNING: [Synth 8-3936] Found unconnected internal register 'bitslip_to_iserdes_reg' and it is trimmed from '16' to '14' bits. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:233]
WARNING: [Synth 8-3848] Net ice_from_machine in module/entity ddr_8to1_16chan_rx_gcu__parameterized2 does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:223]
WARNING: [Synth 8-3848] Net inc_from_machine in module/entity ddr_8to1_16chan_rx_gcu__parameterized2 does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:223]
WARNING: [Synth 8-3848] Net bitslip_from_machine in module/entity ddr_8to1_16chan_rx_gcu__parameterized2 does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:223]
INFO: [Synth 8-6155] done synthesizing module 'ddr_8to1_16chan_rx_gcu__parameterized2' (118#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:27]
WARNING: [Synth 8-689] width (1) of port connection 'config_dout_addr' does not match port width (32) of module 'adc_config__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_top.v:144]
WARNING: [Synth 8-689] width (1) of port connection 'config_dout_data' does not match port width (32) of module 'adc_config__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_top.v:145]
WARNING: [Synth 8-689] width (1) of port connection 'adc_sync' does not match port width (2) of module 'adc_config__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_top.v:157]
WARNING: [Synth 8-3848] Net config_dout_valid in module/entity adc_top__parameterized2 does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_top.v:38]
WARNING: [Synth 8-3848] Net config_dout_addr in module/entity adc_top__parameterized2 does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_top.v:39]
WARNING: [Synth 8-3848] Net config_dout_data in module/entity adc_top__parameterized2 does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_top.v:40]
INFO: [Synth 8-6155] done synthesizing module 'adc_top__parameterized2' (118#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_top.v:25]
INFO: [Synth 8-6155] done synthesizing module 'ADU_top__parameterized0' (118#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADU_top.v:21]
INFO: [Synth 8-256] done synthesizing module 'adu_top_wrapper__parameterized0' (118#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/adu_top_wrapper.vhd:79]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR_inst' to cell 'ODDR' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:514]
INFO: [Synth 8-638] synthesizing module 'adu_top_wrapper__parameterized1' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/adu_top_wrapper.vhd:79]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ADU_top__parameterized1' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADU_top.v:21]
	Parameter N bound to: 2 - type: integer 
	Parameter PLL_CONFIG_BASE_ADDR bound to: 32 - type: integer 
	Parameter DAC_CONFIG_BASE_ADDR bound to: 16 - type: integer 
	Parameter ADCA_CONFIG_BASE_ADDR bound to: 64 - type: integer 
	Parameter ADCB_CONFIG_BASE_ADDR bound to: 96 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adc_top__parameterized3' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_top.v:25]
	Parameter CONFIG_BASE_ADDR bound to: 64 - type: integer 
	Parameter N bound to: 4 - type: integer 
WARNING: [Synth 8-689] width (2) of port connection 'O' does not match port width (1) of module 'IBUFDS' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_top.v:76]
INFO: [Synth 8-6157] synthesizing module 'ddr_8to1_16chan_rx_gcu__parameterized3' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:27]
	Parameter USE_BUFIO bound to: 0 - type: integer 
	Parameter IDELAY_INITIAL_VALUE bound to: 0 - type: integer 
	Parameter CHAN bound to: 14 - type: integer 
	Parameter N bound to: 4 - type: integer 
WARNING: [Synth 8-350] instance 'MMCME2_BASE_inst' of module 'MMCME2_BASE' requires 18 connections, but only 8 given [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:187]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:988]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:988]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:988]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:988]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:988]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:988]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:988]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:988]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:988]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:988]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:988]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:988]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:988]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:988]
INFO: [Synth 8-226] default block is never used [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:228]
INFO: [Synth 8-226] default block is never used [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:334]
WARNING: [Synth 8-3936] Found unconnected internal register 'inc_to_iserdes_reg' and it is trimmed from '16' to '14' bits. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:231]
WARNING: [Synth 8-3936] Found unconnected internal register 'ice_to_iserdes_reg' and it is trimmed from '16' to '14' bits. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:232]
WARNING: [Synth 8-3936] Found unconnected internal register 'bitslip_to_iserdes_reg' and it is trimmed from '16' to '14' bits. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:233]
WARNING: [Synth 8-3848] Net ice_from_machine in module/entity ddr_8to1_16chan_rx_gcu__parameterized3 does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:223]
WARNING: [Synth 8-3848] Net inc_from_machine in module/entity ddr_8to1_16chan_rx_gcu__parameterized3 does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:223]
WARNING: [Synth 8-3848] Net bitslip_from_machine in module/entity ddr_8to1_16chan_rx_gcu__parameterized3 does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:223]
INFO: [Synth 8-6155] done synthesizing module 'ddr_8to1_16chan_rx_gcu__parameterized3' (118#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:27]
WARNING: [Synth 8-689] width (1) of port connection 'config_dout_addr' does not match port width (32) of module 'adc_config' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_top.v:144]
WARNING: [Synth 8-689] width (1) of port connection 'config_dout_data' does not match port width (32) of module 'adc_config' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_top.v:145]
WARNING: [Synth 8-689] width (1) of port connection 'adc_sync' does not match port width (2) of module 'adc_config' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_top.v:157]
WARNING: [Synth 8-3848] Net config_dout_valid in module/entity adc_top__parameterized3 does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_top.v:38]
WARNING: [Synth 8-3848] Net config_dout_addr in module/entity adc_top__parameterized3 does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_top.v:39]
WARNING: [Synth 8-3848] Net config_dout_data in module/entity adc_top__parameterized3 does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_top.v:40]
INFO: [Synth 8-6155] done synthesizing module 'adc_top__parameterized3' (118#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_top.v:25]
INFO: [Synth 8-6157] synthesizing module 'adc_top__parameterized4' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_top.v:25]
	Parameter CONFIG_BASE_ADDR bound to: 96 - type: integer 
	Parameter N bound to: 5 - type: integer 
WARNING: [Synth 8-689] width (2) of port connection 'O' does not match port width (1) of module 'IBUFDS' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_top.v:76]
INFO: [Synth 8-6157] synthesizing module 'ddr_8to1_16chan_rx_gcu__parameterized4' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:27]
	Parameter USE_BUFIO bound to: 0 - type: integer 
	Parameter IDELAY_INITIAL_VALUE bound to: 0 - type: integer 
	Parameter CHAN bound to: 14 - type: integer 
	Parameter N bound to: 5 - type: integer 
WARNING: [Synth 8-350] instance 'MMCME2_BASE_inst' of module 'MMCME2_BASE' requires 18 connections, but only 8 given [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:187]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:988]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:988]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:988]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:988]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:988]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:988]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:988]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:988]
WARNING: [Synth 8-689] width (8) of port connection 'CNTVALUEOUT' does not match port width (5) of module 'IDELAYE2__parameterized0' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:988]
INFO: [Common 17-14] Message 'Synth 8-689' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-226] default block is never used [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:228]
INFO: [Synth 8-226] default block is never used [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:334]
WARNING: [Synth 8-3936] Found unconnected internal register 'inc_to_iserdes_reg' and it is trimmed from '16' to '14' bits. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:231]
WARNING: [Synth 8-3936] Found unconnected internal register 'ice_to_iserdes_reg' and it is trimmed from '16' to '14' bits. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:232]
WARNING: [Synth 8-3936] Found unconnected internal register 'bitslip_to_iserdes_reg' and it is trimmed from '16' to '14' bits. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:233]
WARNING: [Synth 8-3848] Net ice_from_machine in module/entity ddr_8to1_16chan_rx_gcu__parameterized4 does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:223]
WARNING: [Synth 8-3848] Net inc_from_machine in module/entity ddr_8to1_16chan_rx_gcu__parameterized4 does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:223]
WARNING: [Synth 8-3848] Net bitslip_from_machine in module/entity ddr_8to1_16chan_rx_gcu__parameterized4 does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:223]
INFO: [Synth 8-6155] done synthesizing module 'ddr_8to1_16chan_rx_gcu__parameterized4' (118#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:27]
WARNING: [Synth 8-3848] Net config_dout_valid in module/entity adc_top__parameterized4 does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_top.v:38]
WARNING: [Synth 8-3848] Net config_dout_addr in module/entity adc_top__parameterized4 does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_top.v:39]
WARNING: [Synth 8-3848] Net config_dout_data in module/entity adc_top__parameterized4 does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_top.v:40]
INFO: [Synth 8-6155] done synthesizing module 'adc_top__parameterized4' (118#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/adc_top.v:25]
INFO: [Synth 8-6155] done synthesizing module 'ADU_top__parameterized1' (118#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADU_top.v:21]
INFO: [Synth 8-256] done synthesizing module 'adu_top_wrapper__parameterized1' (118#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/adu_top_wrapper.vhd:79]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR_inst' to cell 'ODDR' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:514]
INFO: [Synth 8-638] synthesizing module 'dac_config_wrapper' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/dac_pll_config/dac_config_wrapper.vhd:49]
	Parameter CONFIG_BASE_ADDR bound to: 32'b00000000000000000000000000010000 
	Parameter CONFIG_BASE_ADDR bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'dac_config' declared at '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/dac_pll_config/dac_config.v:24' bound to instance 'dac_config_wrapper_1' of component 'dac_config' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/dac_pll_config/dac_config_wrapper.vhd:81]
INFO: [Synth 8-6157] synthesizing module 'dac_config' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/dac_pll_config/dac_config.v:24]
	Parameter CONFIG_BASE_ADDR bound to: 16 - type: integer 
	Parameter NUM_TO_CONFIG bound to: 7 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter IDLE bound to: 1 - type: integer 
	Parameter WRITE bound to: 2 - type: integer 
	Parameter DATA bound to: 3 - type: integer 
	Parameter WAIT bound to: 4 - type: integer 
	Parameter LDAC bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/dac_pll_config/dac_config.v:59]
INFO: [Synth 8-6157] synthesizing module 'SimpleSPIMaster__parameterized1' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/element/SimpleSPIMaster.v:86]
	Parameter N bound to: 96 - type: integer 
	Parameter CPOL bound to: 0 - type: integer 
	Parameter CPHA bound to: 0 - type: integer 
	Parameter DLY_BEF_SCK bound to: 1 - type: integer 
	Parameter DLY_BET_CON_TRA bound to: 1 - type: integer 
	Parameter SPI_2X_CLK_DIV bound to: 40 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter DLYBS bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter DLYBCT bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/element/SimpleSPIMaster.v:206]
INFO: [Synth 8-6155] done synthesizing module 'SimpleSPIMaster__parameterized1' (118#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/element/SimpleSPIMaster.v:86]
INFO: [Synth 8-6155] done synthesizing module 'dac_config' (119#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/dac_pll_config/dac_config.v:24]
INFO: [Synth 8-256] done synthesizing module 'dac_config_wrapper' (120#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/dac_pll_config/dac_config_wrapper.vhd:49]
INFO: [Synth 8-638] synthesizing module 'picoblaze_top' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/picoblaze_top.vhd:46]
INFO: [Synth 8-638] synthesizing module 'baudrate_gen' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/baudrate_gen.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'baudrate_gen' (121#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/baudrate_gen.vhd:34]
INFO: [Synth 8-638] synthesizing module 'kcpsm6' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:111]
	Parameter hwbuild bound to: 8'b00000000 
	Parameter interrupt_vector bound to: 12'b001111111111 
	Parameter scratch_pad_memory_size bound to: 64 - type: integer 
	Parameter INIT bound to: 64'b1111111111111111111101010101010100000000000000000000111011101110 
INFO: [Synth 8-113] binding component instance 'reset_lut' to cell 'LUT6_2' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:685]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'run_flop' to cell 'FD' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:696]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'internal_reset_flop' to cell 'FD' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:701]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'sync_sleep_flop' to cell 'FD' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:706]
	Parameter INIT bound to: 64'b0000000010000011000000000000101100000000110001000000000001001100 
INFO: [Synth 8-113] binding component instance 't_state_lut' to cell 'LUT6_2' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:711]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 't_state1_flop' to cell 'FD' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:722]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 't_state2_flop' to cell 'FD' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:727]
	Parameter INIT bound to: 64'b0000000000010000000000000000000000000000000000000000100000000000 
INFO: [Synth 8-113] binding component instance 'int_enable_type_lut' to cell 'LUT6_2' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:733]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000001100101010101010 
INFO: [Synth 8-113] binding component instance 'interrupt_enable_lut' to cell 'LUT6' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:744]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'interrupt_enable_flop' to cell 'FD' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:754]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'sync_interrupt_flop' to cell 'FD' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:759]
	Parameter INIT bound to: 64'b1100110000110011111111110000000010000000100000001000000010000000 
INFO: [Synth 8-113] binding component instance 'active_interrupt_lut' to cell 'LUT6_2' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:764]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'active_interrupt_flop' to cell 'FD' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:775]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'interrupt_ack_flop' to cell 'FD' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:780]
	Parameter INIT bound to: 64'b0101101000111100111111111111111100000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'pc_move_is_valid_lut' to cell 'LUT6' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:804]
	Parameter INIT bound to: 64'b0111011101110111000000100111011100000000000000000000001000000000 
INFO: [Synth 8-113] binding component instance 'move_type_lut' to cell 'LUT6_2' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:814]
	Parameter INIT bound to: 64'b0000000000000000111100000000000000000000000000000010001111111111 
INFO: [Synth 8-113] binding component instance 'pc_mode1_lut' to cell 'LUT6_2' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:825]
	Parameter INIT bound to: 64'b1111111111111111111111111111111100000000000001000000000000000000 
INFO: [Synth 8-113] binding component instance 'pc_mode2_lut' to cell 'LUT6' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:836]
	Parameter INIT bound to: 64'b1111111111111111000100000000000000000000000000000010000000000000 
INFO: [Synth 8-113] binding component instance 'push_pop_lut' to cell 'LUT6_2' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:846]
	Parameter INIT bound to: 64'b0000001111001010000000000000000000000100001000000000000000000000 
INFO: [Synth 8-113] binding component instance 'alu_decode0_lut' to cell 'LUT6_2' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:861]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'alu_mux_sel0_flop' to cell 'FD' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:872]
	Parameter INIT bound to: 64'b0111011100001000000000000000000000000000000000000000111100000000 
INFO: [Synth 8-113] binding component instance 'alu_decode1_lut' to cell 'LUT6_2' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:877]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'alu_mux_sel1_flop' to cell 'FD' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:888]
	Parameter INIT bound to: 64'b1101000000000000000000000000000000000010000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'alu_decode2_lut' to cell 'LUT6_2' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:894]
	Parameter INIT bound to: 64'b0000000000000001001111110011111100000000000100001111011111001110 
INFO: [Synth 8-113] binding component instance 'register_enable_type_lut' to cell 'LUT6_2' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:909]
	Parameter INIT bound to: 64'b1100000011001100000000000000000010100000101010100000000000000000 
INFO: [Synth 8-113] binding component instance 'register_enable_lut' to cell 'LUT6_2' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:920]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'flag_enable_flop' to cell 'FDR' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:931]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'register_enable_flop' to cell 'FDR' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:937]
	Parameter INIT bound to: 64'b1000000000000000000000000000000000100000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'spm_enable_lut' to cell 'LUT6_2' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:943]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'k_write_strobe_flop' to cell 'FDR' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:954]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'spm_enable_flop' to cell 'FDR' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:960]
	Parameter INIT bound to: 64'b0100000000000000000000000000000000000001000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'read_strobe_lut' to cell 'LUT6_2' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:966]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'write_strobe_flop' to cell 'FDR' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:977]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'read_strobe_flop' to cell 'FDR' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:983]
	Parameter INIT bound to: 64'b0000000010000000000000100000000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'regbank_type_lut' to cell 'LUT6' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:1001]
	Parameter INIT bound to: 64'b1010110010101100111111110000000011111111000000001111111100000000 
INFO: [Synth 8-113] binding component instance 'bank_lut' to cell 'LUT6' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:1011]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'bank_flop' to cell 'FDR' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:1021]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'sx_addr4_flop' to cell 'FD' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:1027]
INFO: [Synth 8-113] binding component instance 'arith_carry_xorcy' to cell 'XORCY' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:1051]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'arith_carry_flop' to cell 'FD' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:1056]
	Parameter INIT bound to: 64'b0000000000000000000000000000000010000111011110000000000000000000 
INFO: [Synth 8-113] binding component instance 'lower_parity_lut' to cell 'LUT6_2' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:1061]
INFO: [Synth 8-113] binding component instance 'parity_muxcy' to cell 'MUXCY' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:1072]
	Parameter INIT bound to: 64'b0110100110010110100101100110100110010110011010010110100110010110 
INFO: [Synth 8-113] binding component instance 'upper_parity_lut' to cell 'LUT6' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:1078]
INFO: [Synth 8-113] binding component instance 'parity_xorcy' to cell 'XORCY' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:1088]
	Parameter INIT bound to: 64'b1111111111111111101010101100110011110000111100001111000011110000 
INFO: [Synth 8-113] binding component instance 'shift_carry_lut' to cell 'LUT6' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:1093]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'shift_carry_flop' to cell 'FD' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:1103]
	Parameter INIT bound to: 64'b0011001100110011101010101100110011110000101010100000000000000000 
INFO: [Synth 8-113] binding component instance 'carry_flag_lut' to cell 'LUT6_2' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:1108]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'carry_flag_flop' to cell 'FDRE' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:1119]
INFO: [Synth 8-113] binding component instance 'init_zero_muxcy' to cell 'MUXCY' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:1126]
	Parameter INIT bound to: 64'b1010001010000000000000000000000000000000111100000000000011110000 
INFO: [Synth 8-113] binding component instance 'use_zero_flag_lut' to cell 'LUT6_2' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:1132]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'use_zero_flag_flop' to cell 'FD' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:1143]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-113] binding component instance 'lower_zero_lut' to cell 'LUT6_2' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:1148]
INFO: [Synth 8-113] binding component instance 'lower_zero_muxcy' to cell 'MUXCY' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:1159]
	Parameter INIT bound to: 64'b0000000000000000000000000000110100000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'middle_zero_lut' to cell 'LUT6_2' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:1165]
INFO: [Synth 8-113] binding component instance 'middle_zero_muxcy' to cell 'MUXCY' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:1176]
	Parameter INIT bound to: 64'b1111101111111111000000000000000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'upper_zero_lut' to cell 'LUT6' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:1182]
INFO: [Synth 8-113] binding component instance 'upper_zero_muxcy' to cell 'MUXCY' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:1192]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'zero_flag_flop' to cell 'FDRE' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:1198]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:1249]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-113] binding component instance 'pc_vector_mux_lut' to cell 'LUT6_2' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:1264]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111100110011110011000000111100000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:1350]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:1366]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:1371]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:1249]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:1411]
INFO: [Synth 8-113] binding component instance 'pc_xorcy' to cell 'XORCY' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:1426]
INFO: [Synth 8-113] binding component instance 'pc_muxcy' to cell 'MUXCY' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:1440]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'return_vector_flop' to cell 'FD' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:1249]
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-113] binding component instance 'pc_vector_mux_lut' to cell 'LUT6_2' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:1264]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'pc_flop' to cell 'FDRE' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:1309]
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
INFO: [Synth 8-113] binding component instance 'pc_lut' to cell 'LUT6' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:1411]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010101010000000001111111111001100110011001111000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010101010000000000000000011001100110011001111000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010101010000000000000000011001100110011001111000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000010101001010011010101010101010101010101010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000101010001001010010101010101010101010101010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1011111110111100100011111000110010110011101100001000001110000000 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0110100101101001011011101000101011001100110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'kcpsm6' (122#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/kcpsm6.vhd:111]
INFO: [Synth 8-638] synthesizing module 'rom' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/picoblaze/asm/rom.vhd:71]
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 0 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter INITP_00 bound to: 256'b0110010110010110010110010110010110010110010110001010010100101001010001000100010000111111101000000000000100000000000010100110000000000000000000000000000000001000110000000000101000000000010101010101010101011010001100111110101000101010001010101010010001010000 
	Parameter INITP_01 bound to: 256'b1001011001011001011001011001011001011001011001011001011001011001011001011001011001011001011001011001011001011001011001011001011001011001011001011001011001011001011001011001011001011001011001011001011001011001011001011001011001011001011001011001011001011001 
	Parameter INITP_02 bound to: 256'b1001011001011001011001011001011001011001011001011001011001011001011001011001011001011001011001011001011001011001011001011001011001011001011001011001011001011001011010100101100101100101100101100101100101100101100101100101100101100101100101100101100101100101 
	Parameter INITP_03 bound to: 256'b1001011001011001011001011010100101100101100101100101100101100101100101100101100101100101100101100101100101100101100101100101100101100101100101100101100101100101100101100101100101100101100101100101100101100101100101100101100101100101100101100101100101100101 
	Parameter INITP_04 bound to: 256'b0101100101100101100101100101100101100101100101100101100101100101100101100101100101100101100101100101100101100101100101100101100101100101100101100101100101100101100101100101100101100101100101100101100101100101100101100101100101100101100101100101100101100101 
	Parameter INITP_05 bound to: 256'b1111111111111111111111111111111111111111111111111110000111101111111011111111011111111101111111111011111111111010100101100101100101100101100101101010010110010110010110010110010110010110010110010110010110010110010110010110010110010110010110010110010110010110 
	Parameter INITP_06 bound to: 256'b1000100000010000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010010100010100101000101001010001000000111111 
	Parameter INITP_07 bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110010101010100000 
	Parameter INITP_08 bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter INITP_09 bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter INITP_0A bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter INITP_0B bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter INITP_0C bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter INITP_0D bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter INITP_0E bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter INITP_0F bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter INIT_00 bound to: 256'b1011000100000001010010000000000101011011000000010001101100000000101100010000000101001010000000010011001000000001010110110000000100011011000000000000000100000111000000000000000100001101000010000000000010100111000000000000000100000001000001000000000011110001 
	Parameter INIT_01 bound to: 256'b0000000011101001000000001011100100000000110111110000000001111011000000000110000100000000001110100000011100110100000010100000000000000001001100010000111101000000000000010011000100001110000011100000111000001110010000000000000100001010000000010000110100000000 
	Parameter INIT_02 bound to: 256'b0000000010100000000000000000000101011010000001100000000001001001000000010101000001010000000000010000000000000000000000000000011000000100000000000011110000110110000000010100100100000110000000000000000000001010000000001111011000000000000001110100011000010001 
	Parameter INIT_03 bound to: 256'b0000001000000000001001010000000000100101000000010010010100000010001001010000001100000000001001010000010000100101000001010010010100000110001001010000011100100101000000000010010100000001001001010000001000100101000000110101111000000000000000010000000100000000 
	Parameter INIT_04 bound to: 256'b1010000010100010100111110000010010000000000000011010011100000011000001001111111011100000000000001001010010010011100101011001001000000100011111110000000110011010000000000000000000000000000001101011000000000001001000010000000000000100000000000000000000000100 
	Parameter INIT_05 bound to: 256'b0000001000000011000000001011100100000000000000000000000110111001000100000101111001011111101110010110101000011000000000000000000010000110001100000000111000001110000011100000111000001110000011100000111011111110000000110000010011111110111000000000000010100001 
	Parameter INIT_06 bound to: 256'b1001001110000101000011100000001100000000100111101001001110000101000000000000000000100000100000001001001110000010000000000000010000000101000001100000011100000000000000000000000100000010000000110000000000000100000001010000011000000111000000000000000000000001 
	Parameter INIT_07 bound to: 256'b1111011111111110100100111000010111111111111111111111111100000011100100111000010100000000000000001111011111111110100100111000010101101011001001010110111100100001100100111000010101010000000000000000000000000000100100111000010100000000000000000000000000000110 
	Parameter INIT_08 bound to: 256'b1111111111111111111111110000001110010011100001010000000000000000111101111111111010010011100001011111111111111111111111110000001110010011100001010000000000000000111101111111111010010011100001011111111111111111111111110000001110010011100001010000000000000000 
	Parameter INIT_09 bound to: 256'b1001001110000101000000000000000011110111111111101001001110000101111111111111111111111111000000111001001110000101000000000000000011110111111111101001001110000101111111111111111111111111000000111001001110000101000000000000000011110111111111101001001110000101 
	Parameter INIT_0A bound to: 256'b1111011111111110100100111000010111111111111111111111111100000111100100111000010100000000000000001111011111111110100100111000010111111111111111111111111100000011100100111000010100000000000000001111011111111110100100111000010111111111111111111111111100000011 
	Parameter INIT_0B bound to: 256'b1111111111111111111111110000011110010011100001010000000000000000111101111111111010010011100001011111111111111111111111110000011110010011100001010000000000000000111101111111111010010011100001011111111111111111111111110000011110010011100001010000000000000000 
	Parameter INIT_0C bound to: 256'b1001001110000101000000000000000011110111111111101001001110000101111111111111111111111111000001111001001110000101000000000000000011110111111111101001001110000101111111111111111111111111000001111001001110000101000000000000000011110111111111101001001110000101 
	Parameter INIT_0D bound to: 256'b1111011111111110100100111000010111111111111111111111111100001011100100111000010100000000000000001111011111111110100100111000010111111111111111111111111100000111100100111000010100000000000000001111011111111110100100111000010111111111111111111111111100000111 
	Parameter INIT_0E bound to: 256'b1111111111111111111111110000101110010011100001010000000000000000111101111111111010010011100001011111111111111111111111110000101110010011100001010000000000000000111101111111111010010011100001011111111111111111111111110000101110010011100001010000000000000000 
	Parameter INIT_0F bound to: 256'b1001001110000101000000000000000011110111111111101001001110000101111111111111111111111111000010111001001110000101000000000000000011110111111111101001001110000101111111111111111111111111000010111001001110000101000000000000000011110111111111101001001110000101 
	Parameter INIT_10 bound to: 256'b1111011111111110100100111000010111111111111111111111111100001111100100111000010100000000000000001111011111111110100100111000010111111111111111111111111100001011100100111000010100000000000000001111011111111110100100111000010111111111111111111111111100001011 
	Parameter INIT_11 bound to: 256'b1111111111111111111111110000111110010011100001010000000000000000111101111111111010010011100001011111111111111111111111110000111110010011100001010000000000000000111101111111111010010011100001011111111111111111111111110000111110010011100001010000000000000000 
	Parameter INIT_12 bound to: 256'b0010000010000000100100111000001010010011011111111001001110000101111111111111111111111111000011111001001110000101000000000000000011110111111111101001001110000101111111111111111111111111000011111001001110000101000000000000000011110111111111101001001110000101 
	Parameter INIT_13 bound to: 256'b0000000000000000111101111111111010010011100001011111111111111111111111110000111110010011100001010000000000000000111101111111111010010011100001011111111111111111111111110000111110010011100001010000000000000000111101111111111010010011100001010000000000000100 
	Parameter INIT_14 bound to: 256'b1001001110000101111111111111111111111111000100111001001110000101000000000000000011110111111111101001001110000101111111111111111111111111000100111001001110000101000000000000000011110111111111101001001110000101111111111111111111111111000100111001001110000101 
	Parameter INIT_15 bound to: 256'b1111111100010011100100111000010100000000000000001111011111111110100100111000010111111111111111111111111100010011100100111000010100000000000000001111011111111110100100111000010111111111111111111111111100010011100100111000010100000000000000001111011111111110 
	Parameter INIT_16 bound to: 256'b1111100000011001001011101111101010010011100001011111111111111111111111110001001110010011100001010000000000000000111101111111111010010011100001011111111111111111111111110001001110010011100001010000000000000000111101111111111010010011100001011111111111111111 
	Parameter INIT_17 bound to: 256'b1001001110000101000000001111000000111111000000001001001110000101000000000000000000000000000000001001001110000101001011101001010001100000010110001001001110000101000001000000000000000000000000001001001110000101000000000000000000000000000001111001001110000101 
	Parameter INIT_18 bound to: 256'b1111011001101010100100111000010100011010000000000000000000000000100100111000010100000000000000000000000000001000100100111000010110100111000101101110111111000111100100111000010110000000111111110011111100000000100100111000010100000000000000000000000000001000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000001000010010011100001011000110111110101011110111110111110010011100001010000000000000000000000000001000010010011100001011000110111110101101111011111011110010011100001010000000000000000000000000001000010010011100001010101001100100011 
	Parameter INIT_1A bound to: 256'b1001001110000101100011011111010111011111011110111001001110000101000000000000000000000000000100001001001110000101100011011111010111101111101111011001001110000101000000000000000000000000000100001001001110000101100011011111010111110111110111101001001110000101 
	Parameter INIT_1B bound to: 256'b0000000000000000100100111000010100000000000000000000000000000000100100111000010100000000000000000000000000000000100100111000010100000000000000000000000000000000100100111000010100000000000000000000000000000000100100111000010100000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000010010011100001010000000000000000000000000000000010010011100001010000000000000000000000000000000010010011100001010000000000000000000000000000000010010011100001010000000000000000000000000000000010010011100001010000000000000000 
	Parameter INIT_1D bound to: 256'b1001001110000101000000000000000000000000000000001001001110000101000000000000000000000000000000001001001110000101000000000000000000000000000000001001001110000101000000000000000000000000000000001001001110000101000000000000000000000000000000001001001110000101 
	Parameter INIT_1E bound to: 256'b0000000000000000100100111000010100001110000000000000000000000000100100111000010111001000101111011011010111011010100100111000010100100011000000000000000000000000100100111000010100000000000000000000000000001001100100111000010100000110101001100000010011000000 
	Parameter INIT_1F bound to: 256'b1001001110000101000000000000000000000000000000001001001110000101000000000000000000000000000000001001001110000101000000100000000111111100000001111001001110000101000000000000100000100000100000001001001110000010100100110111111110010011100001010000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000100100111000010100000010000000011111110000000111100100111000010100000000000000000000000000000000100100111000010100001110000000000000000000000000100100111000010100000000000000000000000000000000100100111000010100000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000010010011100001010000111000000000000000000000000010010011100001010000000000000000000000000000000010010011100001010000000000000000000000000000000010010011100001010000000000000000000000000000000010010011100001010000000000000000 
	Parameter INIT_22 bound to: 256'b1001001110000101000000000000000000000000000000001001001110000101000000000000000000000000000000001001001110000101000000000000000000000000000000001001001110000101000000000000000000000000000000001001001110000101000000100000000111111100000001111001001110000101 
	Parameter INIT_23 bound to: 256'b0000000000000000100100111000010100000000000000000000000000000000100100111000010100000000000000000000000000000000100100111000010100000010000000011111110000000111100100111000010100000000000000000000000000000000100100111000010100001110000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000010010011100001010000001000000001111111000000011110010011100001010000000000000000000000000000000010010011100001010000111000000000000000000000000010010011100001010000000000000000000000000000000010010011100001010000000000000000 
	Parameter INIT_25 bound to: 256'b1001001110000101000000000000000000000000000011011001001110000101100111101000011100100000010100111001001110000101000000000000000000000000000000001001001110000101000000000000000000000000000000001001001110000101000000000000000000000000000000001001001110000101 
	Parameter INIT_26 bound to: 256'b0000000000000000100100111000010100000000000000000000000000001110100100111000010101010000100001001001010001110000100100111000010111000000001001010000000100000000100100111000010110111101011111000000111000100101100100111000010100000001000000000000000000000000 
	Parameter INIT_27 bound to: 256'b1011100100000100111101111100001110010011100001010000000000000000000000000000000010010011100001010000000000000000000000000000000010010011100001010000000011000000011100010000000010010011100001011110011011001110101001111100100010010011100001010000001100000000 
	Parameter INIT_28 bound to: 256'b1001001110000101000010000000010000000000000000001001001110000101000000000000000001000100000001101001001110000101001111111000000100011111010101111001001110000101000010100000000000000000000000001001001110000101000000000000000000000000000100011001001110000101 
	Parameter INIT_29 bound to: 256'b0000000000000000100100111000010111111111111111111111111100000000100100111000010111111111111111111111111111111111100100111000010111111111111111111111111111111111100100111000010100000000101000000000110111111111100100111000010100000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000100000000000000000000000010010011100001010000000000000000000000000100111010010011100001010111010110011100111010000000010010010011100001010000000000000000000000000101100010010011100001010000000000000000000000000000000010010011100001010000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000100100111000010111000110101101100001010100101100100100111000010100000000000011000010000010000000100100111000001010010011011111111001001110000101000000000000000000100100010110111001001110000101001001000101111001011101001110101001001110000101 
	Parameter INIT_2C bound to: 256'b1010000100000000100111101001110110011100100110111001101010011001100110001001011110010110100111111001010100000000100100110111111110010011100001010110010110101010011001011101111110010011100001010000000000000000000000000000000010010011100001010000000000000000 
	Parameter INIT_2D bound to: 256'b1100000011000101101111110000000010111100101110111011101010111001101110001011011110111101101101100000000010110011101100101011000110110000101011111010111010101101101101001010110000000000101010011010100010100111101001101010010110100100101000111010001010101010 
	Parameter INIT_2E bound to: 256'b0010000000110000001101010011000100110001010000010100101001010011001000000011001101000110001100010010000001010101010000110100011100100000001010100011110000000000111000001110000000000000110010011100100011001010110001110000000011000100110000111100001011000001 
	Parameter INIT_2F bound to: 256'b0000000000001101001111100010101000100000011011000110000101101110011010010110110101110010011001010111010000100000011001110110111001101001011011010110110101100001011100100110011101101111011100100111000000100000011010000110001101110100011010010111011101110011 
	Parameter INIT_30 bound to: 256'b1011111010110000000000100000000010000001001100101100001100000000000000000000000000001011101111100100000000000010000000001000000100000000011101100000000101010010001000110010000110111110100001010100100000001000000000000000110100111110010001000100110101000011 
	Parameter INIT_31 bound to: 256'b0100000001000011001111111110000011100000111000000000000000111001001110000011011100111010001101101000001011001000000000000011001011000011000000000000000000000000000010111011111000100000000000110000000010000001001100101100001100000000000000000000000000001011 
	Parameter INIT_32 bound to: 256'b0000000001011111010111100101110101100000010111001110000011100000111000000000000001010110010101010101010001010111010100111100110110000101111000001110000011100000000000000100101101001010010010010100110001001000111000001110000011100000000000000100001001000001 
	Parameter INIT_33 bound to: 256'b1000000111100000111000001110000000000000011110110111101001111001011111000111100011100000111000001110000000000000011100100111000101110000011100110110111110000101111000001110000011100000000000000110100001100111011001100110100101100101111000001110000011100000 
	Parameter INIT_34 bound to: 256'b1010000010011111100111101010000110011101111000001110000011100000000000001001011110010110100101011001100010010100100000101100100011000011010010000000100010111110010010000000100000000000011111111110000011100000111000000000000010000100100000111000001010000101 
	Parameter INIT_35 bound to: 256'b1110000000000000101111101011110110111100101111111011101111100000111000001110000000000000101101011011010010110011101101101011001011001101101111101000010111100000111000001110000000000000101010011010100010100111101010101010011011100000111000001110000000000000 
	Parameter INIT_36 bound to: 256'b1110000111100000111000001110000000000000110110111101101011011001110111001101100011100000111000001110000000000000110100101101000111010000110100111100111111000011100001011110000011100000111000000000000011000111110001101100010111001000110001001110000011100000 
	Parameter INIT_37 bound to: 256'b0000011000100011001000010001000010010011110100100111111100100011001000010101111011001101000001010001100100001111101101010000000000100011001000010110010100000001011100100010001100100001011111111110000011100000111000000000000011100100111000111110001011100101 
	Parameter INIT_38 bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000011111101110100100110011110001010011101110111111101011101000001100101011110000010010110110101101000100011001000010101111000000000 
	Parameter INIT_39 bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_3A bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_3B bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_3C bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_3D bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_3E bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_3F bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_40 bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_41 bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_42 bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_43 bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_44 bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_45 bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_46 bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_47 bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_48 bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_49 bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_4A bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_4B bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_4C bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_4D bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_4E bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_4F bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_50 bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_51 bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_52 bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_53 bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_54 bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_55 bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_56 bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_57 bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_58 bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_59 bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_5A bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_5B bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_5C bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_5D bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_5E bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_5F bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_60 bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_61 bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_62 bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_63 bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_64 bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_65 bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_66 bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_67 bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_68 bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_69 bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_6A bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_6B bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_6C bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_6D bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_6E bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_6F bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_70 bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_71 bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_72 bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_73 bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_74 bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_75 bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_76 bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_77 bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_78 bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_79 bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_7A bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_7B bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_7C bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_7D bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_7E bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_7F bound to: 256'b0001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
	Parameter RAM_MODE bound to: TDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
	Parameter READ_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_WIDTH_B bound to: 9 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 9 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 9 - type: integer 
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 0 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter INITP_00 bound to: 256'b0011000011000011000011000011000011000011000011100001000011111111111100010001000110000000000100111111001010011111100100001001101101101010101101010101010101010011011111110010000001111110101010101010101010100101110011000001010111010101110101010101101000111001 
	Parameter INITP_01 bound to: 256'b1100001100001100001100001100001100001100001100001100001100001100001100001100001100001100001100001100001100001100001100001100001100001100001100001100001100001100001100001100001100001100001100001100001100001100001100001100001100001100001100001100001100001100 
	Parameter INITP_02 bound to: 256'b1100001100001100001100001100001100001100001100001100001100001100001100001100001100001100001100001100001100001100001100001100001100001100001100001100001100001100001111110000110000110000110000110000110000110000110000110000110000110000110000110000110000110000 
	Parameter INITP_03 bound to: 256'b1100001100001100001100001111110000110000110000110000110000110000110000110000110000110000110000110000110000110000110000110000110000110000110000110000110000110000110000110000110000110000110000110000110000110000110000110000110000110000110000110000110000110000 
	Parameter INITP_04 bound to: 256'b0000110000110000110000110000110000110000110000110000110000110000110000110000110000110000110000110000110000110000110000110000110000110000110000110000110000110000110000110000110000110000110000110000110000110000110000110000110000110000110000110000110000110000 
	Parameter INITP_05 bound to: 256'b1111111111111111111111111111111111111111111111111111001111111111111111111111111111111111111111111111111111111111110000110000110000110000110000111111000011000011000011000011000011000011000011000011000011000011000011000011000011000011000011000011000011000011 
	Parameter INITP_06 bound to: 256'b0111111111001111111101110001111110001111110001111111100011111100011111100011111111100011111100011111100011111111110110110001111110001111110001111111000111111000111111000111111110001111110001111110001111111111100001000011000010000110000100001110111110111111 
	Parameter INITP_07 bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111101010101011110 
	Parameter INITP_08 bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter INITP_09 bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter INITP_0A bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter INITP_0B bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter INITP_0C bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter INITP_0D bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter INITP_0E bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter INITP_0F bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter INIT_00 bound to: 256'b0000000000000000000010100000000000001010000000000000101000101000000000000000000000001010000000000000101000000000000010100000000000001010001010000100101000010000100010001100100010110000011010000100100000001000001010000110101010110000011010000100100000010011 
	Parameter INIT_01 bound to: 256'b1100100011001010110010001000101000101000000110101110100011101010110010001110101000101000100010101000101011010000110010100010100000000000000000000001101000000010000000000000000010100010101000101010001010100010000000100001000000001010000100000000101000101000 
	Parameter INIT_02 bound to: 256'b1110101000100101001010000000000010010000000000000010100010110000110011110010010110110000110010001010011010100110101001011010010100001000110010000000000000000000000000001001000000000000000011010010100010001010001010001100101011001000100010101111000011001010 
	Parameter INIT_03 bound to: 256'b0010100000101000000000000101101000000000010110100000000001011010000000000101101000101000000000000101101000000000010110100000000001011010000000000101101000000000010110100000000001011010000000000101101000000000010110100001000010011101100011010000000010001000 
	Parameter INIT_04 bound to: 256'b0000000000010000000000000110100000101000001010000001000001001001011010000001100000000111001010000000000000000000000100000000000001101000000110000010100011010000101001101010011010100101101001011001000011001000000010000010100001101000000110000010100001101000 
	Parameter INIT_05 bound to: 256'b0111111001111110001010001011000011011001110110001100100000010000000010000000100000001001000100000000100000001000000010010010100000010000001001011010000110100001101000011010000110100001101000011010000100011000010010010110100000011000000001110010100000000000 
	Parameter INIT_06 bound to: 256'b0000001000000000000011010000110100001110000011100000001000000000000011010000110100001110000011100000001000000000001010000101110101011101010111100101111000101000010111010101110101011110010111100010100001111101011111010111111001111110001010000111110101111101 
	Parameter INIT_07 bound to: 256'b0000111000001110000000100000000000001101000011010000111000001110000000100000000000001101000011010000111000001110000000100000000000001101000011010000111000001110000000100000000000001101000011010000111000001110000000100000000000001101000011010000111000001110 
	Parameter INIT_08 bound to: 256'b0000110100001101000011100000111000000010000000000000110100001101000011100000111000000010000000000000110100001101000011100000111000000010000000000000110100001101000011100000111000000010000000000000110100001101000011100000111000000010000000000000110100001101 
	Parameter INIT_09 bound to: 256'b0000001000000000000011010000110100001110000011100000001000000000000011010000110100001110000011100000001000000000000011010000110100001110000011100000001000000000000011010000110100001110000011100000001000000000000011010000110100001110000011100000001000000000 
	Parameter INIT_0A bound to: 256'b0000111000001110000000100000000000001101000011010000111000001110000000100000000000001101000011010000111000001110000000100000000000001101000011010000111000001110000000100000000000001101000011010000111000001110000000100000000000001101000011010000111000001110 
	Parameter INIT_0B bound to: 256'b0000110100001101000011100000111000000010000000000000110100001101000011100000111000000010000000000000110100001101000011100000111000000010000000000000110100001101000011100000111000000010000000000000110100001101000011100000111000000010000000000000110100001101 
	Parameter INIT_0C bound to: 256'b0000001000000000000011010000110100001110000011100000001000000000000011010000110100001110000011100000001000000000000011010000110100001110000011100000001000000000000011010000110100001110000011100000001000000000000011010000110100001110000011100000001000000000 
	Parameter INIT_0D bound to: 256'b0000111000001110000000100000000000001101000011010000111000001110000000100000000000001101000011010000111000001110000000100000000000001101000011010000111000001110000000100000000000001101000011010000111000001110000000100000000000001101000011010000111000001110 
	Parameter INIT_0E bound to: 256'b0000110100001101000011100000111000000010000000000000110100001101000011100000111000000010000000000000110100001101000011100000111000000010000000000000110100001101000011100000111000000010000000000000110100001101000011100000111000000010000000000000110100001101 
	Parameter INIT_0F bound to: 256'b0000001000000000000011010000110100001110000011100000001000000000000011010000110100001110000011100000001000000000000011010000110100001110000011100000001000000000000011010000110100001110000011100000001000000000000011010000110100001110000011100000001000000000 
	Parameter INIT_10 bound to: 256'b0000111000001110000000100000000000001101000011010000111000001110000000100000000000001101000011010000111000001110000000100000000000001101000011010000111000001110000000100000000000001101000011010000111000001110000000100000000000001101000011010000111000001110 
	Parameter INIT_11 bound to: 256'b0000110100001101000011100000111000000010000000000000110100001101000011100000111000000010000000000000110100001101000011100000111000000010000000000000110100001101000011100000111000000010000000000000110100001101000011100000111000000010000000000000110100001101 
	Parameter INIT_12 bound to: 256'b0000111000001110000000100000000000000010000000000000001000000000000011010000110100001110000011100000001000000000000011010000110100001110000011100000001000000000000011010000110100001110000011100000001000000000000011010000110100001110000011100000001000000000 
	Parameter INIT_13 bound to: 256'b0000110100001101000011100000111000000010000000000000110100001101000011100000111000000010000000000000110100001101000011100000111000000010000000000000110100001101000011100000111000000010000000000000110100001101000011100000111000000010000000000000110100001101 
	Parameter INIT_14 bound to: 256'b0000001000000000000011010000110100001110000011100000001000000000000011010000110100001110000011100000001000000000000011010000110100001110000011100000001000000000000011010000110100001110000011100000001000000000000011010000110100001110000011100000001000000000 
	Parameter INIT_15 bound to: 256'b0000111000001110000000100000000000001101000011010000111000001110000000100000000000001101000011010000111000001110000000100000000000001101000011010000111000001110000000100000000000001101000011010000111000001110000000100000000000001101000011010000111000001110 
	Parameter INIT_16 bound to: 256'b0000110100001101000011100000111000000010000000000000110100001101000011100000111000000010000000000000110100001101000011100000111000000010000000000000110100001101000011100000111000000010000000000000110100001101000011100000111000000010000000000000110100001101 
	Parameter INIT_17 bound to: 256'b0000001000000000000011010000110100001110000011100000001000000000000011010000110100001110000011100000001000000000000011010000110100001110000011100000001000000000000011010000110100001110000011100000001000000000000011010000110100001110000011100000001000000000 
	Parameter INIT_18 bound to: 256'b0000111000001110000000100000000000001101000011010000111000001110000000100000000000001101000011010000111000001110000000100000000000001101000011010000111000001110000000100000000000001101000011010000111000001110000000100000000000001101000011010000111000001110 
	Parameter INIT_19 bound to: 256'b0000110100001101000011100000111000000010000000000000110100001101000011100000111000000010000000000000110100001101000011100000111000000010000000000000110100001101000011100000111000000010000000000000110100001101000011100000111000000010000000000000110100001101 
	Parameter INIT_1A bound to: 256'b0000001000000000000011010000110100001110000011100000001000000000000011010000110100001110000011100000001000000000000011010000110100001110000011100000001000000000000011010000110100001110000011100000001000000000000011010000110100001110000011100000001000000000 
	Parameter INIT_1B bound to: 256'b0000111000001110000000100000000000001101000011010000111000001110000000100000000000001101000011010000111000001110000000100000000000001101000011010000111000001110000000100000000000001101000011010000111000001110000000100000000000001101000011010000111000001110 
	Parameter INIT_1C bound to: 256'b0000110100001101000011100000111000000010000000000000110100001101000011100000111000000010000000000000110100001101000011100000111000000010000000000000110100001101000011100000111000000010000000000000110100001101000011100000111000000010000000000000110100001101 
	Parameter INIT_1D bound to: 256'b0000001000000000000011010000110100001110000011100000001000000000000011010000110100001110000011100000001000000000000011010000110100001110000011100000001000000000000011010000110100001110000011100000001000000000000011010000110100001110000011100000001000000000 
	Parameter INIT_1E bound to: 256'b0000111000001110000000100000000000001101000011010000111000001110000000100000000000001101000011010000111000001110000000100000000000001101000011010000111000001110000000100000000000001101000011010000111000001110000000100000000000001101000011010000111000001110 
	Parameter INIT_1F bound to: 256'b0000001000000000000011010000110100001110000011100000001000000000000011010000110100001110000011100000001000000000000011010000110100001110000011100000001000000000000011010000110100001110000011100000001000000000000000100000000000000010000000000000110100001101 
	Parameter INIT_20 bound to: 256'b0000111000001110000000100000000000001101000011010000111000001110000000100000000000001101000011010000111000001110000000100000000000001101000011010000111000001110000000100000000000001101000011010000111000001110000000100000000000001101000011010000111000001110 
	Parameter INIT_21 bound to: 256'b0000110100001101000011100000111000000010000000000000110100001101000011100000111000000010000000000000110100001101000011100000111000000010000000000000110100001101000011100000111000000010000000000000110100001101000011100000111000000010000000000000110100001101 
	Parameter INIT_22 bound to: 256'b0000001000000000000011010000110100001110000011100000001000000000000011010000110100001110000011100000001000000000000011010000110100001110000011100000001000000000000011010000110100001110000011100000001000000000000011010000110100001110000011100000001000000000 
	Parameter INIT_23 bound to: 256'b0000111000001110000000100000000000001101000011010000111000001110000000100000000000001101000011010000111000001110000000100000000000001101000011010000111000001110000000100000000000001101000011010000111000001110000000100000000000001101000011010000111000001110 
	Parameter INIT_24 bound to: 256'b0000110100001101000011100000111000000010000000000000110100001101000011100000111000000010000000000000110100001101000011100000111000000010000000000000110100001101000011100000111000000010000000000000110100001101000011100000111000000010000000000000110100001101 
	Parameter INIT_25 bound to: 256'b0000001000000000000011010000110100001110000011100000001000000000000011010000110100001110000011100000001000000000000011010000110100001110000011100000001000000000000011010000110100001110000011100000001000000000000011010000110100001110000011100000001000000000 
	Parameter INIT_26 bound to: 256'b0000111000001110000000100000000000001101000011010000111000001110000000100000000000001101000011010000111000001110000000100000000000001101000011010000111000001110000000100000000000001101000011010000111000001110000000100000000000001101000011010000111000001110 
	Parameter INIT_27 bound to: 256'b0000110100001101000011100000111000000010000000000000110100001101000011100000111000000010000000000000110100001101000011100000111000000010000000000000110100001101000011100000111000000010000000000000110100001101000011100000111000000010000000000000110100001101 
	Parameter INIT_28 bound to: 256'b0000001000000000000011010000110100001110000011100000001000000000000011010000110100001110000011100000001000000000000011010000110100001110000011100000001000000000000011010000110100001110000011100000001000000000000011010000110100001110000011100000001000000000 
	Parameter INIT_29 bound to: 256'b0000111000001110000000100000000000001101000011010000111000001110000000100000000000001101000011010000111000001110000000100000000000001101000011010000111000001110000000100000000000001101000011010000111000001110000000100000000000001101000011010000111000001110 
	Parameter INIT_2A bound to: 256'b0000110100001101000011100000111000000010000000000000110100001101000011100000111000000010000000000000110100001101000011100000111000000010000000000000110100001101000011100000111000000010000000000000110100001101000011100000111000000010000000000000110100001101 
	Parameter INIT_2B bound to: 256'b0000111000001110000000100000000000001101000011010000111000001110000000100000000000001101000011010000111000001110000000100000000000000010000000000000001000000000000011010000110100001110000011100000001000000000000011010000110100001110000011100000001000000000 
	Parameter INIT_2C bound to: 256'b0000001000101000000000100000001000000010000000100000001000000010000000100000001000000010000100100000001000101000000000100000000000000010000000000000110100001101000011100000111000000010000000000000110100001101000011100000111000000010000000000000110100001101 
	Parameter INIT_2D bound to: 256'b0000001000010010000000100010100000000010000000100000001000000010000000100000001000010010000000100010100000000010000000100000001000000010000000100000001000000010000100100000001000101000000000100000001000000010000000100000001000000010000000100000001000010010 
	Parameter INIT_2E bound to: 256'b0000101000001010000010100000101000001010000010100000101000001010000010100000101000001010000010100000101000001010000010100000101000001010000010100000101000101000000001110000011100101000000000100000001000010010000000100010100000000010000000100000001000000010 
	Parameter INIT_2F bound to: 256'b0000101000001010000010100000101000001010000010100000101000001010000010100000101000001010000010100000101000001010000010100000101000001010000010100000101000001010000010100000101000001010000010100000101000001010000010100000101000001010000010100000101000001010 
	Parameter INIT_30 bound to: 256'b0000000000001101000011010000111000001110000000110000000000001101000011010000111000001110000000000000110100001101000011100000111000101000000000000000000000001010000000000000000000000000000000000000000000001111000010100000101000001010000010100000101000001010 
	Parameter INIT_31 bound to: 256'b0000001100010011000000110000011100000111000001110010100000000011000000110000001100010011000000110000000000000000001010000000001100000000000011010000110100001110000011100000000000001101000011010000111000001110000000110000000000001101000011010000111000001110 
	Parameter INIT_32 bound to: 256'b0010100000000011000000110000001100010011000000110000011100000111000001110010100000000011000000110000001100010011000000110000000000000000000001110000011100000111001010000000001100000011000000110001001100000011000001110000011100000111001010000000001100000011 
	Parameter INIT_33 bound to: 256'b0000001100000111000001110000011100101000000000110000001100000011000100110000001100000111000001110000011100101000000000110000001100000011000100110000001100000000000001110000011100000111001010000000001100000011000000110001001100000011000001110000011100000111 
	Parameter INIT_34 bound to: 256'b0000001100000011000000110001001100000011000001110000011100000111001010000000001100000011000000110001001100000011000000000000000000000000000000000000111100000000000000000000111100101000000000000000011100000111000001110010100000000011000000110000001100010011 
	Parameter INIT_35 bound to: 256'b0000011100101000000000110000001100000011000100110000001100000111000001110000011100101000000000110000001100000011000100110000001100000000000000000000000000000111000001110000011100101000000000110000001100000011000100110000001100000111000001110000011100101000 
	Parameter INIT_36 bound to: 256'b0000001100000111000001110000011100101000000000110000001100000011000100110000001100000111000001110000011100101000000000110000001100000011000100110000001100000000000000000000011100000111000001110010100000000011000000110000001100010011000000110000011100000111 
	Parameter INIT_37 bound to: 256'b0000110100000000000000000000001100000010000000000000000000000000000000000000000000001101000011010000000000000000000000000010100000000000000000000000000000000000000010100000000000000000000000000000011100000111000001110010100000000011000000110000001100010011 
	Parameter INIT_38 bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011100000001110101010000011111010101000000011101010100000111110101010000000111010100000000000000000000000000000000000001101 
	Parameter INIT_39 bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_3A bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_3B bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_3C bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_3D bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_3E bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_3F bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_40 bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_41 bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_42 bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_43 bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_44 bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_45 bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_46 bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_47 bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_48 bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_49 bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_4A bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_4B bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_4C bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_4D bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_4E bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_4F bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_50 bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_51 bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_52 bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_53 bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_54 bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_55 bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_56 bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_57 bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_58 bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_59 bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_5A bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_5B bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_5C bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_5D bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_5E bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_5F bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_60 bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_61 bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_62 bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_63 bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_64 bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_65 bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_66 bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_67 bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_68 bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_69 bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_6A bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_6B bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_6C bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_6D bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_6E bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_6F bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_70 bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_71 bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_72 bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_73 bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_74 bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_75 bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_76 bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_77 bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_78 bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_79 bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_7A bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_7B bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_7C bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_7D bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_7E bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_7F bound to: 256'b0001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011000100110001001100010011 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
	Parameter RAM_MODE bound to: TDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
	Parameter READ_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_WIDTH_B bound to: 9 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 9 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rom' (123#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/picoblaze/asm/rom.vhd:71]
INFO: [Synth 8-638] synthesizing module 'uart_rx6' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/uart_rx6.vhd:100]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111111100000000011111111100000001111111100000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111000011110000111000011110000011111000011110001111000011110000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1100110010010000011000001100110010101010010100000101000010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111010011111100111101001111110000000100000000000000010011000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000000001000000000000000010000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100110011110000000000000000000010101010110011000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1100101011111111110010101111111100000000000000001100000011000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111000011001100111111111111111111001100101010101111111111111111 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111000011001100111111111111111111001100101010101111111111111111 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111000011001100111111111111111111001100101010101111111111111111 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111000011001100111111111111111111001100101010101111111111111111 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0010111100101111101011111010111100000000000000001111111100000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0010001000100010000000001111000000000000000000000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0110110000000000000000000000000001011010000000000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0110110011001100000000000000000001011010101010100000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000010000000000000000000000010001000100010001000100010001000 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'uart_rx6' (124#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/uart_rx6.vhd:100]
INFO: [Synth 8-638] synthesizing module 'uart_tx6' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/uart_tx6.vhd:100]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111111100000000011111111100000001111111100000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111000011110000111000011110000011111000011110001111000011110000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1100110010010000011000001100110010101010010100000101000010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111010011111100111101001111110000000100000000000000010011000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000000001000000000000000010000000000000000000000000000000 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1100111110101010110011000000111100001111111111111111111111111111 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1000010101010000000000000000000010101010101010101010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0010011001100001000000000000000011001100110011001100110011001100 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1000100001110000000000000000000011110000111100001111000011110000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1000011101000100000000000000000011111111000000001111111100000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0110110000000000000000000000000001011010000000000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0111111110000000111111110000000001111000011110001111000011110000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'uart_tx6' (125#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/uart_tx6.vhd:100]
WARNING: [Synth 8-3848] Net reset in module/entity picoblaze_top does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/picoblaze_top.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'picoblaze_top' (126#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/picoblaze_top.vhd:46]
INFO: [Synth 8-638] synthesizing module 'slow_clock_pulse' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/slow_clock_pulse.vhd:43]
	Parameter ref_clk_period_ns bound to: 8 - type: integer 
	Parameter output_pulse_period_ms bound to: 1000 - type: integer 
	Parameter n_pulse_up bound to: 2500000 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/slow_clock_pulse.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'slow_clock_pulse' (127#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/slow_clock_pulse.vhd:43]
WARNING: [Synth 8-3848] Net xc7k_coax_n_o in module/entity top_gcu1f3 does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:122]
WARNING: [Synth 8-3848] Net test_pulse in module/entity top_gcu1f3 does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:212]
WARNING: [Synth 8-3848] Net config_din_valid in module/entity top_gcu1f3 does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:215]
WARNING: [Synth 8-3848] Net config_din_addr[0] in module/entity top_gcu1f3 does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:216]
WARNING: [Synth 8-3848] Net config_din_data[0] in module/entity top_gcu1f3 does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:217]
WARNING: [Synth 8-3848] Net config_din_addr[1] in module/entity top_gcu1f3 does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:216]
WARNING: [Synth 8-3848] Net config_din_data[1] in module/entity top_gcu1f3 does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:217]
WARNING: [Synth 8-3848] Net config_din_addr[2] in module/entity top_gcu1f3 does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:216]
WARNING: [Synth 8-3848] Net config_din_data[2] in module/entity top_gcu1f3 does not have driver. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:217]
INFO: [Synth 8-256] done synthesizing module 'top_gcu1f3' (128#1) [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:132]
WARNING: [Synth 8-3917] design top_gcu1f3 has port dac_clr driven by constant 1
WARNING: [Synth 8-3917] design top_gcu1f3 has port dac_por driven by constant 1
WARNING: [Synth 8-3917] design top_gcu1f3 has port adc_gcl driven by constant 1
WARNING: [Synth 8-3917] design top_gcu1f3 has port adc_gcm driven by constant 1
WARNING: [Synth 8-3917] design top_gcu1f3 has port adc_gch driven by constant 0
WARNING: [Synth 8-3331] design ddr_8to1_16chan_rx_gcu__parameterized4 has unconnected port tap[79]
WARNING: [Synth 8-3331] design ddr_8to1_16chan_rx_gcu__parameterized4 has unconnected port tap[78]
WARNING: [Synth 8-3331] design ddr_8to1_16chan_rx_gcu__parameterized4 has unconnected port tap[77]
WARNING: [Synth 8-3331] design ddr_8to1_16chan_rx_gcu__parameterized4 has unconnected port tap[76]
WARNING: [Synth 8-3331] design ddr_8to1_16chan_rx_gcu__parameterized4 has unconnected port tap[75]
WARNING: [Synth 8-3331] design ddr_8to1_16chan_rx_gcu__parameterized4 has unconnected port tap[74]
WARNING: [Synth 8-3331] design ddr_8to1_16chan_rx_gcu__parameterized4 has unconnected port tap[73]
WARNING: [Synth 8-3331] design ddr_8to1_16chan_rx_gcu__parameterized4 has unconnected port tap[72]
WARNING: [Synth 8-3331] design ddr_8to1_16chan_rx_gcu__parameterized4 has unconnected port tap[71]
WARNING: [Synth 8-3331] design ddr_8to1_16chan_rx_gcu__parameterized4 has unconnected port tap[70]
WARNING: [Synth 8-3331] design ddr_8to1_16chan_rx_gcu__parameterized4 has unconnected port data_rx_p[15]
WARNING: [Synth 8-3331] design ddr_8to1_16chan_rx_gcu__parameterized4 has unconnected port data_rx_p[14]
WARNING: [Synth 8-3331] design ddr_8to1_16chan_rx_gcu__parameterized4 has unconnected port data_rx_n[15]
WARNING: [Synth 8-3331] design ddr_8to1_16chan_rx_gcu__parameterized4 has unconnected port data_rx_n[14]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port config_dout_data[31]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port config_dout_data[30]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port config_dout_data[29]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port config_dout_data[28]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port config_dout_data[27]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port config_dout_data[26]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port config_dout_data[25]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port config_dout_data[24]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port config_dout_data[23]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port config_dout_data[22]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port config_dout_data[21]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port config_dout_data[20]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port config_dout_data[19]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port config_dout_data[18]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port config_dout_data[17]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port config_dout_data[16]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port config_dout_data[15]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port config_dout_data[14]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port config_dout_data[13]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port config_dout_data[12]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port config_dout_data[11]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port config_dout_data[10]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port config_dout_data[9]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port config_dout_data[8]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port config_dout_data[7]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port config_dout_data[6]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port config_dout_data[5]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port config_dout_data[4]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port config_dout_data[3]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port config_dout_data[2]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port config_dout_data[1]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port config_dout_data[0]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port training_start[1]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port idly_enable[1]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port idly_chan_sel[7]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port idly_chan_sel[6]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port idly_chan_sel[5]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port idly_chan_sel[4]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port idly_inc[1]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port idly_dec[1]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port idly_bitslip[1]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port idly_rst[1]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port adc_sync[1]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port config_din_data[31]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port config_din_data[30]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port config_din_data[29]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port config_din_data[28]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port config_din_data[27]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port config_din_data[26]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port config_din_data[25]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port config_din_data[24]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port adc_clkdiv[1]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port tap[159]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port tap[158]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port tap[157]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port tap[156]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port tap[155]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port tap[154]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port tap[153]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port tap[152]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port tap[151]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port tap[150]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port tap[149]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port tap[148]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port tap[147]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port tap[146]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port tap[145]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port tap[144]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port tap[143]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port tap[142]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port tap[141]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port tap[140]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port tap[139]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port tap[138]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port tap[137]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port tap[136]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port tap[135]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port tap[134]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port tap[133]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port tap[132]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port tap[131]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port tap[130]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port tap[129]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port tap[128]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port tap[127]
WARNING: [Synth 8-3331] design adc_config__parameterized0 has unconnected port tap[126]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6662.945 ; gain = 113.660 ; free physical = 4641 ; free virtual = 36754
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin dsp_readout:dsp_dataready[7] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_utils/ipbus_subsys.vhd:167]
WARNING: [Synth 8-3295] tying undriven pin dsp_readout:dsp_dataready[6] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_utils/ipbus_subsys.vhd:167]
WARNING: [Synth 8-3295] tying undriven pin dsp_readout:dsp_dataready[5] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_utils/ipbus_subsys.vhd:167]
WARNING: [Synth 8-3295] tying undriven pin dsp_readout:dsp_dataready[4] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_utils/ipbus_subsys.vhd:167]
WARNING: [Synth 8-3295] tying undriven pin dsp_readout:dsp_dataready[3] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_utils/ipbus_subsys.vhd:167]
WARNING: [Synth 8-3295] tying undriven pin dsp_readout:dsp_dataready[2] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_utils/ipbus_subsys.vhd:167]
WARNING: [Synth 8-3295] tying undriven pin dsp_readout:dsp_busy[7] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_utils/ipbus_subsys.vhd:167]
WARNING: [Synth 8-3295] tying undriven pin dsp_readout:dsp_busy[6] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_utils/ipbus_subsys.vhd:167]
WARNING: [Synth 8-3295] tying undriven pin dsp_readout:dsp_busy[5] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_utils/ipbus_subsys.vhd:167]
WARNING: [Synth 8-3295] tying undriven pin dsp_readout:dsp_busy[4] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_utils/ipbus_subsys.vhd:167]
WARNING: [Synth 8-3295] tying undriven pin dsp_readout:dsp_busy[3] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_utils/ipbus_subsys.vhd:167]
WARNING: [Synth 8-3295] tying undriven pin dsp_readout:dsp_busy[2] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_utils/ipbus_subsys.vhd:167]
WARNING: [Synth 8-3295] tying undriven pin ttc_trg_time_1:rst_i to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/top_level_cont.vhd:428]
WARNING: [Synth 8-3295] tying undriven pin kcpsm6_1:reset to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/picoblaze_top.vhd:116]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:test_pulse to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_valid to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_addr[31] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_addr[30] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_addr[29] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_addr[28] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_addr[27] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_addr[26] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_addr[25] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_addr[24] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_addr[23] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_addr[22] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_addr[21] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_addr[20] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_addr[19] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_addr[18] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_addr[17] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_addr[16] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_addr[15] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_addr[14] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_addr[13] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_addr[12] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_addr[11] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_addr[10] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_addr[9] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_addr[8] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_addr[7] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_addr[6] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_addr[5] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_addr[4] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_addr[3] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_addr[2] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_addr[1] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_addr[0] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_data[31] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_data[30] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_data[29] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_data[28] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_data[27] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_data[26] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_data[25] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_data[24] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_data[23] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_data[22] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_data[21] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_data[20] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_data[19] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_data[18] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_data[17] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_data[16] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_data[15] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_data[14] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_data[13] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_data[12] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_data[11] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_data[10] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_data[9] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_data[8] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_data[7] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_data[6] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_data[5] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_data[4] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_data[3] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_data[2] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_data[1] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[0].adu_top_wrapper_1:config_din_data[0] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[1].adu_top_wrapper_1:test_pulse to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[1].adu_top_wrapper_1:config_din_valid to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[1].adu_top_wrapper_1:config_din_addr[31] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[1].adu_top_wrapper_1:config_din_addr[30] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[1].adu_top_wrapper_1:config_din_addr[29] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[1].adu_top_wrapper_1:config_din_addr[28] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[1].adu_top_wrapper_1:config_din_addr[27] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[1].adu_top_wrapper_1:config_din_addr[26] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[1].adu_top_wrapper_1:config_din_addr[25] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[1].adu_top_wrapper_1:config_din_addr[24] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[1].adu_top_wrapper_1:config_din_addr[23] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[1].adu_top_wrapper_1:config_din_addr[22] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[1].adu_top_wrapper_1:config_din_addr[21] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[1].adu_top_wrapper_1:config_din_addr[20] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[1].adu_top_wrapper_1:config_din_addr[19] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[1].adu_top_wrapper_1:config_din_addr[18] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[1].adu_top_wrapper_1:config_din_addr[17] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[1].adu_top_wrapper_1:config_din_addr[16] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[1].adu_top_wrapper_1:config_din_addr[15] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
WARNING: [Synth 8-3295] tying undriven pin adu_instances[1].adu_top_wrapper_1:config_din_addr[14] to constant 0 [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:467]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 6662.945 ; gain = 113.660 ; free physical = 4695 ; free virtual = 36807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 6662.945 ; gain = 113.660 ; free physical = 4695 ; free virtual = 36807
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 547 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/bini/GARFIELD_MOBO/fifo_prj/fifo_prj.srcs/sources_1/ip/channel_fifo/channel_fifo/channel_fifo_in_context.xdc] for cell 'network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/channel_fifo_i'
Finished Parsing XDC File [/home/bini/GARFIELD_MOBO/fifo_prj/fifo_prj.srcs/sources_1/ip/channel_fifo/channel_fifo/channel_fifo_in_context.xdc] for cell 'network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/channel_fifo_i'
Parsing XDC File [/home/bini/GARFIELD_MOBO/fifo_prj/fifo_prj.srcs/sources_1/ip/channel_fifo/channel_fifo/channel_fifo_in_context.xdc] for cell 'network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/channel_fifo_i'
Finished Parsing XDC File [/home/bini/GARFIELD_MOBO/fifo_prj/fifo_prj.srcs/sources_1/ip/channel_fifo/channel_fifo/channel_fifo_in_context.xdc] for cell 'network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/channel_fifo_i'
Parsing XDC File [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/ip_cores/mac_fifo_axi4/mac_fifo_axi4/mac_fifo_axi4_in_context.xdc] for cell 'network_interface_i/mac_fifo_axi4_1'
Finished Parsing XDC File [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/ip_cores/mac_fifo_axi4/mac_fifo_axi4/mac_fifo_axi4_in_context.xdc] for cell 'network_interface_i/mac_fifo_axi4_1'
Parsing XDC File [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/ip_cores/eth_ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc] for cell 'network_interface_i/tri_mode_ethernet_mac_0_1'
Finished Parsing XDC File [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/ip_cores/eth_ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc] for cell 'network_interface_i/tri_mode_ethernet_mac_0_1'
Parsing XDC File [/home/bini/GARFIELD_MOBO/fifo_prj/fifo_prj.srcs/sources_1/ip/global_fifo/global_fifo/global_fifo_in_context.xdc] for cell 'network_interface_i/payload_1/ipbus_subsys_i/ipbus_merge/fifo_cntrl/global_fifo_inst'
Finished Parsing XDC File [/home/bini/GARFIELD_MOBO/fifo_prj/fifo_prj.srcs/sources_1/ip/global_fifo/global_fifo/global_fifo_in_context.xdc] for cell 'network_interface_i/payload_1/ipbus_subsys_i/ipbus_merge/fifo_cntrl/global_fifo_inst'
Parsing XDC File [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc]
Finished Parsing XDC File [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_gcu1f3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_gcu1f3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7037.473 ; gain = 0.000 ; free physical = 4307 ; free virtual = 36420
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7037.473 ; gain = 0.000 ; free physical = 4307 ; free virtual = 36420
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 207 instances were transformed.
  BUFGCE => BUFGCTRL: 6 instances
  FD => FDRE: 86 instances
  FDR => FDRE: 30 instances
  IBUFGDS => IBUFDS: 6 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 69 instances
  MMCME2_BASE => MMCME2_ADV: 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2 instances

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7037.473 ; gain = 0.000 ; free physical = 4307 ; free virtual = 36420
Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 7037.473 ; gain = 0.000 ; free physical = 4307 ; free virtual = 36420
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'network_interface_i/mac_fifo_axi4_1' at clock pin 's_aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 7038.473 ; gain = 489.188 ; free physical = 4473 ; free virtual = 36586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 7038.473 ; gain = 489.188 ; free physical = 4473 ; free virtual = 36586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_rx_ctl. (constraint file  /home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/ip_cores/eth_ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_rx_ctl. (constraint file  /home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/ip_cores/eth_ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_rxc. (constraint file  /home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/ip_cores/eth_ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_rxc. (constraint file  /home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/ip_cores/eth_ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_rxd[0]. (constraint file  /home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/ip_cores/eth_ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_rxd[0]. (constraint file  /home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/ip_cores/eth_ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_rxd[1]. (constraint file  /home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/ip_cores/eth_ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_rxd[1]. (constraint file  /home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/ip_cores/eth_ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_rxd[2]. (constraint file  /home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/ip_cores/eth_ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_rxd[2]. (constraint file  /home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/ip_cores/eth_ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_rxd[3]. (constraint file  /home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/ip_cores/eth_ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_rxd[3]. (constraint file  /home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/ip_cores/eth_ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_tx_ctl. (constraint file  /home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/ip_cores/eth_ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_tx_ctl. (constraint file  /home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/ip_cores/eth_ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_txc. (constraint file  /home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/ip_cores/eth_ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_txc. (constraint file  /home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/ip_cores/eth_ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_txd[0]. (constraint file  /home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/ip_cores/eth_ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_txd[0]. (constraint file  /home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/ip_cores/eth_ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_txd[1]. (constraint file  /home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/ip_cores/eth_ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_txd[1]. (constraint file  /home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/ip_cores/eth_ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_txd[2]. (constraint file  /home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/ip_cores/eth_ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_txd[2]. (constraint file  /home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/ip_cores/eth_ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for rgmii_txd[3]. (constraint file  /home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/ip_cores/eth_ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for rgmii_txd[3]. (constraint file  /home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/ip_cores/eth_ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 28).
Applied set_property DONT_TOUCH = true for network_interface_i/payload_1/ipbus_subsys_i/\gen_dsp[0].dspiface /dsp_cntrl/channel_fifo_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for network_interface_i/payload_1/ipbus_subsys_i/\gen_dsp[1].dspiface /dsp_cntrl/channel_fifo_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for network_interface_i/payload_1/ipbus_subsys_i/ipbus_merge/fifo_cntrl/global_fifo_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 7038.473 ; gain = 489.188 ; free physical = 4473 ; free virtual = 36586
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "tick_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_addr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_to_set_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "send_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "buf_to_load_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "set_addr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "addr_to_set_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "send_buf_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "load_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "payload_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buf_to_load_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buf_to_load_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "do_sum_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "clr_sum_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "int_valid_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "cksum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "int_data_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "payload_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_addr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "addr_to_set_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "send_buf_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "load_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "payload_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buf_to_load_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buf_to_load_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "do_sum_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "clr_sum_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "int_valid_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "cksum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "int_data_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "payload_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "send_pending_i" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_to_set_int" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_to_set_int" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_buf" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "set_addr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "addr_to_set_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "send_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buf_to_load_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cksum_pending" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "do_sum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clr_sum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_data_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_valid_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_addr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_to_set_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "send_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_load" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "request_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "event_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "event_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "header" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "end_address_buf_reg[3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "end_address_buf_reg[2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "end_address_buf_reg[1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "end_address_buf_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "short_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "send_special_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "flip_cksum" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counting" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cksum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clr_sum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "do_sum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_valid_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "low_addr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ipbus_hdr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "byteswap_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "byteswap_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ipbus_out_valid_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rxram_active_int0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'pkt_rdy_buf_reg' and it is trimmed from '3' to '2' bits. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/externals/ipbus-firmware/components/ipbus_core/firmware/hdl/udp_clock_crossing_if.vhd:154]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'transactor_if'
INFO: [Synth 8-5544] ROM "wctr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trans_out[pkt_done]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'transactor_sm'
INFO: [Synth 8-5546] ROM "last_wd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_hdr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rmw_write" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "err_d" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fres_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dsp_readout_logic'
INFO: [Synth 8-5546] ROM "eoe" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "evnt_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "SM_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "readout_lock" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trigger_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_wr_a" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "fifo_rst" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fifo_rst_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_test/ipbus_counter.vhd:95]
INFO: [Synth 8-5544] ROM "ipbus_out[ipb_rdata]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "auto_trigger_mode" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ipbus_out[ipb_rdata]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_ctrl_reg" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 's_register_write_reg' and it is trimmed from '32' to '1' bits. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_gpio/ipbus_gpio.vhd:64]
INFO: [Synth 8-5544] ROM "set_evnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "set_req" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "IDMA_CTRL_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "D_OUT" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "IDMA_LOCK_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_sim" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'IDMA_mem'
INFO: [Synth 8-5544] ROM "nIACK" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "idma_mem_reg[255]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idma_mem_reg[254]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idma_mem_reg[253]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idma_mem_reg[252]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idma_mem_reg[251]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idma_mem_reg[250]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idma_mem_reg[249]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idma_mem_reg[248]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idma_mem_reg[247]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idma_mem_reg[246]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idma_mem_reg[245]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idma_mem_reg[244]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idma_mem_reg[243]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idma_mem_reg[242]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idma_mem_reg[241]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idma_mem_reg[240]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idma_mem_reg[239]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idma_mem_reg[238]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idma_mem_reg[237]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idma_mem_reg[236]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idma_mem_reg[235]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idma_mem_reg[234]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idma_mem_reg[233]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idma_mem_reg[232]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idma_mem_reg[231]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idma_mem_reg[230]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idma_mem_reg[229]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idma_mem_reg[228]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idma_mem_reg[227]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idma_mem_reg[226]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idma_mem_reg[225]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idma_mem_reg[224]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idma_mem_reg[223]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idma_mem_reg[222]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idma_mem_reg[221]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idma_mem_reg[220]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idma_mem_reg[219]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idma_mem_reg[218]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idma_mem_reg[217]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idma_mem_reg[216]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idma_mem_reg[215]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idma_mem_reg[214]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idma_mem_reg[213]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idma_mem_reg[212]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idma_mem_reg[211]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idma_mem_reg[210]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "address" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'EVNT_reg' into 'REQ_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_dspsim/ipbus_dsp_simulator.vhd:127]
INFO: [Synth 8-5544] ROM "Ctrl_Reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Opt_Reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cmd_state_reg' in module 'DSP_control__xdcDup__1'
INFO: [Synth 8-5545] ROM "fifo_rst" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fifo_rst_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "nEND" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "busy" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "fifo_din_sel" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "nBOOT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cmd_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "boot_req_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "write_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "read_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "niWR" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "niWR" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "write_flag" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "p_2_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_4_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cmd_state_reg' in module 'DSP_control'
INFO: [Synth 8-5545] ROM "fifo_rst" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fifo_rst_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "nEND" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "busy" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "fifo_din_sel" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "nBOOT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cmd_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "boot_req_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "write_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "read_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "niWR" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "niWR" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "write_flag" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "p_2_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_4_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_pointer0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'l1_cache'
INFO: [Synth 8-802] inferred FSM for state register 'sm_state_reg' in module 'l1_cache'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'funnel'
INFO: [Synth 8-5544] ROM "s_ctrl_reg" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_pointer0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'l1_cache__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'sm_state_reg' in module 'l1_cache__parameterized0'
INFO: [Synth 8-5544] ROM "counter0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_pointer0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'l1_cache__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'sm_state_reg' in module 'l1_cache__parameterized1'
INFO: [Synth 8-5545] ROM "rst_ipb" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 's_state_reg' in module 'chb_shift_ctrl'
INFO: [Synth 8-5544] ROM "chb_busy_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_shift" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_load" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 's_state_reg' in module 'chb_traffic_light'
INFO: [Synth 8-5544] ROM "s_chb_busy" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chb_grant4_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chb_grant3_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chb_grant2_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "chb_grant1_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "s_mmcm_lock" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "timer" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/ttctx_delay_calibration.vhd:78]
INFO: [Synth 8-802] inferred FSM for state register 's_state_reg' in module 'ttctx_delay_control'
INFO: [Synth 8-802] inferred FSM for state register 's_state_reg' in module 'GCU_1588_ptp'
INFO: [Synth 8-802] inferred FSM for state register 's_state_reg' in module 'ttc_trg_time'
INFO: [Synth 8-802] inferred FSM for state register 'hamming.next_state_reg' in module 'serialb_com'
INFO: [Synth 8-5545] ROM "s_mmcm_lock" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "timer" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'SimpleSPIMaster__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'dac_config'
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'SimpleSPIMaster'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'pll_config'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'SimpleSPIMaster__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'adc_config'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'resource_sharing_control'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/tsinghua/adu_top/src/ADC/iserdes_iodelay/DDR_8TO1_16CHAN_RX_GCU.v:1632]
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'adc_config__parameterized0'
INFO: [Synth 8-5545] ROM "int_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "pulse_high" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'reset_counter_running_reg' into 'internal_reset_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/top_gcu1f3.vhd:342]
INFO: [Synth 8-5545] ROM "internal_reset" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                          0000010 |                              000
                st_first |                          1000000 |                              001
                  st_hdr |                          0100000 |                              010
              st_prebody |                          0010000 |                              011
                 st_body |                          0001000 |                              100
                 st_done |                          0000100 |                              101
                  st_gap |                          0000001 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'transactor_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                           100000 |                              000
                  st_hdr |                           001000 |                              001
                 st_addr |                           010000 |                              010
            st_bus_cycle |                           000010 |                              011
                st_rmw_1 |                           000100 |                              100
                st_rmw_2 |                           000001 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'transactor_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         waiting_trigger |                              000 |                              000
                   start |                              001 |                              001
          wait_dataready |                              010 |                              010
    generate_event_ready |                              011 |                              011
               wait_busy |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dsp_readout_logic'
WARNING: [Synth 8-327] inferring latch for variable 'ipbus_out_reg[ipb_rdata]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_test/ipbus_counter.vhd:128]
WARNING: [Synth 8-327] inferring latch for variable 'ipbus_out_reg[ipb_rdata]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_trigger_manager/ipbus_trigger_manager.vhd:128]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  idle_s |                              000 |                              000
                 wait_wr |                              001 |                              001
                  end_wr |                              010 |                              010
                 wait_rd |                              011 |                              011
                  end_rd |                              100 |                              100
                wait_ial |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'sequential' in module 'IDMA_mem'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                boot_req |                             0001 |                             0001
                 ial_req |                             0010 |                             0010
                  iSTATE |                             0011 |                             1111
            write_single |                             0100 |                             0011
             read_single |                             0101 |                             0100
              idma_write |                             0110 |                             0101
               idma_read |                             0111 |                             0110
             event_start |                             1000 |                             0111
                wait_req |                             1001 |                             1000
             read_length |                             1010 |                             1001
              event_read |                             1011 |                             1010
               dsp_clear |                             1100 |                             1011
                 d_ready |                             1101 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_state_reg' using encoding 'sequential' in module 'DSP_control__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                boot_req |                             0001 |                             0001
                 ial_req |                             0010 |                             0010
                  iSTATE |                             0011 |                             1111
            write_single |                             0100 |                             0011
             read_single |                             0101 |                             0100
              idma_write |                             0110 |                             0101
               idma_read |                             0111 |                             0110
             event_start |                             1000 |                             0111
                wait_req |                             1001 |                             1000
             read_length |                             1010 |                             1001
              event_read |                             1011 |                             1010
               dsp_clear |                             1100 |                             1011
                 d_ready |                             1101 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cmd_state_reg' using encoding 'sequential' in module 'DSP_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 idle_st |                              000 |                              000
          prepare_ph0_st |                              001 |                              001
          prepare_ph1_st |                              010 |                              010
          prepare_ph2_st |                              011 |                              011
          start_frame_st |                              100 |                              100
        payload_frame_st |                              101 |                              101
       stop_frame_ph0_st |                              110 |                              110
       stop_frame_ph1_st |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_state_reg' using encoding 'sequential' in module 'l1_cache'
WARNING: [Synth 8-327] inferring latch for variable 'ipbus_out_reg[ipb_rdata]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/l1_cache.vhd:390]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 idle_st |                             0001 |                               00
    clock_not_present_st |                             0010 |                               01
        clock_present_st |                             0100 |                               10
     l1_cache_aligned_st |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'l1_cache'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 idle_st |                              001 |                               00
              extract_st |                              010 |                               01
                count_st |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'funnel'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 idle_st |                              000 |                              000
          prepare_ph0_st |                              001 |                              001
          prepare_ph1_st |                              010 |                              010
          prepare_ph2_st |                              011 |                              011
          start_frame_st |                              100 |                              100
        payload_frame_st |                              101 |                              101
       stop_frame_ph0_st |                              110 |                              110
       stop_frame_ph1_st |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_state_reg' using encoding 'sequential' in module 'l1_cache__parameterized0'
WARNING: [Synth 8-327] inferring latch for variable 'ipbus_out_reg[ipb_rdata]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/l1_cache.vhd:390]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 idle_st |                             0001 |                               00
    clock_not_present_st |                             0010 |                               01
        clock_present_st |                             0100 |                               10
     l1_cache_aligned_st |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'l1_cache__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 idle_st |                              000 |                              000
          prepare_ph0_st |                              001 |                              001
          prepare_ph1_st |                              010 |                              010
          prepare_ph2_st |                              011 |                              011
          start_frame_st |                              100 |                              100
        payload_frame_st |                              101 |                              101
       stop_frame_ph0_st |                              110 |                              110
       stop_frame_ph1_st |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_state_reg' using encoding 'sequential' in module 'l1_cache__parameterized1'
WARNING: [Synth 8-327] inferring latch for variable 'ipbus_out_reg[ipb_rdata]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/l1_cache.vhd:390]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 idle_st |                             0001 |                               00
    clock_not_present_st |                             0010 |                               01
        clock_present_st |                             0100 |                               10
     l1_cache_aligned_st |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'l1_cache__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                st1_idle |                              000 |                              000
         st2_load_brdcst |                              001 |                              001
           st2_load_long |                              010 |                              010
               st3_shift |                              011 |                              011
               st4_shift |                              100 |                              100
               st5_shift |                              101 |                              101
               st6_shift |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_state_reg' using encoding 'sequential' in module 'chb_shift_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                  grant1 |                              001 |                              001
                  grant2 |                              010 |                              010
                  grant3 |                              011 |                              011
                  grant4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_state_reg' using encoding 'sequential' in module 'chb_traffic_light'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                st1_idle |                              000 |                              000
            st2_tap_incr |                              001 |                              001
            st2_tap_decr |                              010 |                              010
             st3_chb_req |                              011 |                              011
          st4_rst_errors |                              100 |                              100
             st5_chb_req |                              101 |                              101
                st6_idle |                              110 |                              110
                  iSTATE |                              111 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_state_reg' using encoding 'sequential' in module 'ttctx_delay_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                st0_idle |                     000000000001 |                             0000
             st1_rx_time |                     000000000010 |                             0001
                st2_wait |                     000000000100 |                             0010
             st3_chb_req |                     000000001000 |                             0011
             st4_tx_time |                     000000010000 |                             0100
           st5_delay_req |                     000000100000 |                             0101
      st6_wait_for_delay |                     000001000000 |                             0110
            st7_compute1 |                     000010000000 |                             0111
            st8_compute2 |                     000100000000 |                             1000
            st9_compute3 |                     001000000000 |                             1001
           st10_compute4 |                     010000000000 |                             1010
      st11_output_offset |                     100000000000 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_state_reg' using encoding 'one-hot' in module 'GCU_1588_ptp'
WARNING: [Synth 8-327] inferring latch for variable 'chb_req_o_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/ttc_trg_time.vhd:213]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                st0_idle |                             0000 |                             0000
      st1_verify_txready |                             0001 |                             0010
             st2_chb_req |                             0010 |                             0011
         st3_time_byte_0 |                             0011 |                             0100
             st4_chb_req |                             0100 |                             0101
         st5_time_byte_1 |                             0101 |                             0110
             st6_chb_req |                             0110 |                             0111
         st7_time_byte_2 |                             0111 |                             1000
             st8_chb_req |                             1000 |                             1001
         st9_time_byte_3 |                             1001 |                             1010
            st10_chb_req |                             1010 |                             1011
        st11_time_byte_4 |                             1011 |                             1100
            st12_chb_req |                             1100 |                             1101
        st13_time_byte_5 |                             1101 |                             1110
                  iSTATE |                             1110 |                             1111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_state_reg' using encoding 'sequential' in module 'ttc_trg_time'
WARNING: [Synth 8-327] inferring latch for variable 'ttc_long_o_reg[long_subadd]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/ttc_trg_time.vhd:102]
WARNING: [Synth 8-327] inferring latch for variable 'ttc_long_o_reg[long_data]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/ttc_trg_time.vhd:102]
WARNING: [Synth 8-327] inferring latch for variable 's_strobe_reg' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/synch/ttc_trg_time.vhd:101]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                st1_idle |                              000 |                              000
                 st2_fmt |                              001 |                              001
            st3_get_data |                              010 |                              010
       st3_get_broadcast |                              011 |                              011
                st4_stop |                              100 |                              100
               st5_error |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'hamming.next_state_reg' using encoding 'sequential' in module 'serialb_com'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   DLYBS |                               01 |                               01
                    DATA |                               10 |                               10
                  DLYBCT |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'SimpleSPIMaster__parameterized1'
INFO: [Synth 8-6159] Found Keep on FSM register 'next_state_reg' in module 'dac_config', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    INIT |                             0000 |                             0000
                   WRITE |                             0010 |                             0010
                    DATA |                             0011 |                             0011
                    LDAC |                             0101 |                             0101
                    WAIT |                             0100 |                             0100
                    IDLE |                             0001 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'current_state_reg' in module 'dac_config', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    INIT |                             0000 |                             0000
                   WRITE |                             0010 |                             0010
                    DATA |                             0011 |                             0011
                    LDAC |                             0101 |                             0101
                    WAIT |                             0100 |                             0100
                    IDLE |                             0001 |                             0001
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   DLYBS |                               01 |                               01
                    DATA |                               10 |                               10
                  DLYBCT |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'SimpleSPIMaster'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                              000 |                             0000
                   WRITE |                              001 |                             0010
                    DATA |                              010 |                             0011
                    WAIT |                              011 |                             0100
                    IDLE |                              100 |                             0001
                      R0 |                              101 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'pll_config'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                                0 |                               00
                    DATA |                                1 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'SimpleSPIMaster__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                       0000000001 |                            00000
          WRITE_TEST_REG |                       0000000010 |                            00101
     WRITE_TEST_REG_WAIT |                       0000000100 |                            00110
                    SYNC |                       0000001000 |                            01011
               SYNC_WAIT |                       0000010000 |                            01100
          TRAINING_START |                       0000100000 |                            01101
     TRAINING_START_WAIT |                       0001000000 |                            01110
     WRITE_TEST_REG_BACK |                       0010000000 |                            10001
WRITE_TEST_REG_BACK_WAIT |                       0100000000 |                            10010
                    IDLE |                       1000000000 |                            10111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'adc_config'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                           000001 |                              000
                    INIT |                           000010 |                              001
                   START |                           000100 |                              010
                    WAIT |                           001000 |                              011
            INC_CHAN_SEL |                           010000 |                              100
              TRAIN_DONE |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'resource_sharing_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                       0000000001 |                            00000
          WRITE_TEST_REG |                       0000000010 |                            00101
     WRITE_TEST_REG_WAIT |                       0000000100 |                            00110
                    SYNC |                       0000001000 |                            01011
               SYNC_WAIT |                       0000010000 |                            01100
          TRAINING_START |                       0000100000 |                            01101
     TRAINING_START_WAIT |                       0001000000 |                            01110
     WRITE_TEST_REG_BACK |                       0010000000 |                            10001
WRITE_TEST_REG_BACK_WAIT |                       0100000000 |                            10010
                    IDLE |                       1000000000 |                            10111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'adc_config__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 7038.473 ; gain = 489.188 ; free physical = 4410 ; free virtual = 36527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------------------+------------+----------+
|      |RTL Partition                               |Replication |Instances |
+------+--------------------------------------------+------------+----------+
|1     |dsp_simulator                               |           2|     12683|
|2     |ipbus_subsys__GC0                           |           1|     31978|
|3     |payload__GC0                                |           1|       476|
|4     |network_interface__GC0                      |           1|     19613|
|5     |top_level__GC0                              |           1|      8959|
|6     |ddr_8to1_16chan_rx_gcu__GC0                 |           1|      2340|
|7     |adc_top__GC0                                |           1|       479|
|8     |ddr_8to1_16chan_rx_gcu__parameterized0__GC0 |           1|      2339|
|9     |adc_top__parameterized0__GC0                |           1|       479|
|10    |ADU_top__GC0                                |           1|      1570|
|11    |ddr_8to1_16chan_rx_gcu__parameterized1__GC0 |           1|      2334|
|12    |adc_top__parameterized1__GC0                |           1|       479|
|13    |ddr_8to1_16chan_rx_gcu__parameterized2__GC0 |           1|      2334|
|14    |adc_top__parameterized2__GC0                |           1|       479|
|15    |ADU_top__parameterized0__GC0                |           1|      1602|
|16    |ddr_8to1_16chan_rx_gcu__parameterized3__GC0 |           1|      2334|
|17    |adc_top__parameterized3__GC0                |           1|       479|
|18    |ddr_8to1_16chan_rx_gcu__parameterized4__GC0 |           1|      2334|
|19    |adc_top__parameterized4__GC0                |           1|       479|
|20    |ADU_top__parameterized1__GC0                |           1|      1594|
|21    |top_gcu1f3__GC0                             |           1|      4454|
+------+--------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     48 Bit       Adders := 4     
	   2 Input     48 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 14    
	   2 Input     24 Bit       Adders := 1     
	   8 Input     19 Bit       Adders := 3     
	   2 Input     17 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 15    
	   3 Input     12 Bit       Adders := 12    
	   2 Input     11 Bit       Adders := 9     
	   3 Input     11 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 26    
	   3 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 12    
	   4 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 8     
	   2 Input      5 Bit       Adders := 86    
	   2 Input      4 Bit       Adders := 10    
	   2 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 5     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   4 Input     16 Bit         XORs := 1     
	   2 Input     13 Bit         XORs := 12    
	   2 Input      1 Bit         XORs := 458   
	   4 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 7     
	  10 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 2     
	  18 Input      1 Bit         XORs := 1     
	  14 Input      1 Bit         XORs := 2     
	  12 Input      1 Bit         XORs := 1     
	  37 Input      1 Bit         XORs := 1     
	  16 Input      1 Bit         XORs := 1     
	  19 Input      1 Bit         XORs := 1     
	  13 Input      1 Bit         XORs := 1     
	  17 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 2     
+---Registers : 
	              336 Bit    Registers := 1     
	              128 Bit    Registers := 20    
	              112 Bit    Registers := 1     
	               96 Bit    Registers := 3     
	               48 Bit    Registers := 22    
	               45 Bit    Registers := 2     
	               42 Bit    Registers := 6     
	               39 Bit    Registers := 2     
	               38 Bit    Registers := 2     
	               36 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 57    
	               24 Bit    Registers := 3     
	               21 Bit    Registers := 3     
	               19 Bit    Registers := 3     
	               16 Bit    Registers := 579   
	               14 Bit    Registers := 18    
	               13 Bit    Registers := 77    
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 15    
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 357   
	                7 Bit    Registers := 16    
	                6 Bit    Registers := 18    
	                5 Bit    Registers := 89    
	                4 Bit    Registers := 23    
	                3 Bit    Registers := 50    
	                2 Bit    Registers := 106   
	                1 Bit    Registers := 572   
+---RAMs : 
	             512K Bit         RAMs := 4     
	             256K Bit         RAMs := 3     
	             128K Bit         RAMs := 8     
	             1024 Bit         RAMs := 1     
	              512 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    336 Bit        Muxes := 2     
	   8 Input    128 Bit        Muxes := 3     
	   2 Input    128 Bit        Muxes := 9     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input    112 Bit        Muxes := 1     
	   2 Input     96 Bit        Muxes := 2     
	   2 Input     92 Bit        Muxes := 1     
	   8 Input     92 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 7     
	   4 Input     48 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 3     
	   2 Input     39 Bit        Muxes := 5     
	   6 Input     39 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 53    
	   4 Input     32 Bit        Muxes := 6     
	   3 Input     32 Bit        Muxes := 3     
	  14 Input     32 Bit        Muxes := 6     
	   6 Input     32 Bit        Muxes := 4     
	   2 Input     24 Bit        Muxes := 9     
	   4 Input     24 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 47    
	   4 Input     16 Bit        Muxes := 4     
	  14 Input     16 Bit        Muxes := 3     
	  11 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 2     
	  18 Input     16 Bit        Muxes := 4     
	   2 Input     14 Bit        Muxes := 18    
	   2 Input     13 Bit        Muxes := 35    
	   4 Input     13 Bit        Muxes := 3     
	   8 Input     13 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   7 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 4     
	   8 Input     11 Bit        Muxes := 6     
	   2 Input     11 Bit        Muxes := 3     
	   3 Input     11 Bit        Muxes := 3     
	   3 Input     10 Bit        Muxes := 1     
	  10 Input     10 Bit        Muxes := 6     
	   2 Input     10 Bit        Muxes := 18    
	   2 Input      9 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 68    
	   6 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 5     
	   5 Input      8 Bit        Muxes := 3     
	  13 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 8     
	   9 Input      8 Bit        Muxes := 1     
	  17 Input      8 Bit        Muxes := 1     
	  15 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 12    
	   4 Input      7 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 55    
	   3 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 8     
	   5 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	  23 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 28    
	  13 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 6     
	  11 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 39    
	   8 Input      3 Bit        Muxes := 7     
	   3 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	  68 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 225   
	  17 Input      2 Bit        Muxes := 2     
	  14 Input      2 Bit        Muxes := 1     
	  43 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 24    
	   7 Input      1 Bit        Muxes := 33    
	   2 Input      1 Bit        Muxes := 1316  
	   3 Input      1 Bit        Muxes := 40    
	   6 Input      1 Bit        Muxes := 550   
	   5 Input      1 Bit        Muxes := 30    
	  10 Input      1 Bit        Muxes := 12    
	   8 Input      1 Bit        Muxes := 70    
	   4 Input      1 Bit        Muxes := 54    
	  14 Input      1 Bit        Muxes := 53    
	   9 Input      1 Bit        Muxes := 4     
	  11 Input      1 Bit        Muxes := 4     
	  12 Input      1 Bit        Muxes := 4     
	  13 Input      1 Bit        Muxes := 9     
	  16 Input      1 Bit        Muxes := 10    
	  17 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 4     
	  41 Input      1 Bit        Muxes := 1     
	  40 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_gcu1f3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ipbus_dsp_slave 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module IDMA_mem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 256   
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 257   
	   3 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 261   
Module dsp_simulator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module ipbus_fabric_sel 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
Module ipbus_dsp_loader_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module EEPROM_FIFO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
Module ipbus_dsp_readout_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module dsp_readout_logic 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 7     
Module ipbus_data_merge_slave 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module FIFO_control 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module ipbus_test 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ipbus_counter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module ipbus_trigger_manager 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module ipbus_adu_manager 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module ipbus_fw_data 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module ipbus_gpio 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ipbus_dsp_iface_slave 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
Module DSP_control__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     17 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---Muxes : 
	  14 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 46    
	   3 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 26    
Module dsp_interface__xdcDup__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module ipbus_dsp_iface_slave__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
Module DSP_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     17 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---Muxes : 
	  14 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 46    
	   3 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 26    
Module dsp_interface 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module edge_detector__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer__23 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module synchronizer__24 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module synchronizer__25 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module synchronizer__26 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module synchronizer__27 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module synchronizer__28 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module synchronizer__29 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module synchronizer__30 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module synchronizer__31 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module synchronizer__32 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module synchronizer__33 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module l1_cache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   8 Input     19 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
	   3 Input     11 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---RAMs : 
	             256K Bit         RAMs := 1     
+---Muxes : 
	   8 Input    128 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   8 Input     11 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module double_flop__7 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 2     
Module double_flop__6 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 2     
Module fifomem__1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	             512K Bit         RAMs := 1     
Module gray2bin__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
Module rptr_empty__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module gray2bin__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
Module wptr_full__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module c_fifo__1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module double_flop__5 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 2     
Module double_flop__4 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 2     
Module fifomem__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module gray2bin__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
Module rptr_empty__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module gray2bin__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
Module wptr_full__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module c_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module funnel__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module ipbus_daq__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module edge_detector__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module synchronizer__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module synchronizer__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module synchronizer__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module synchronizer__16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module synchronizer__17 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module synchronizer__18 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module synchronizer__19 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module synchronizer__20 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module synchronizer__21 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module synchronizer__22 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module l1_cache__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   8 Input     19 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
	   3 Input     11 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---RAMs : 
	             256K Bit         RAMs := 1     
+---Muxes : 
	   8 Input    128 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   8 Input     11 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module double_flop__11 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 2     
Module double_flop__10 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 2     
Module fifomem__2 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	             512K Bit         RAMs := 1     
Module gray2bin__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
Module rptr_empty__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module gray2bin__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
Module wptr_full__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module c_fifo__2 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module double_flop__9 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 2     
Module double_flop__8 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 2     
Module fifomem__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module gray2bin__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
Module rptr_empty__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module gray2bin__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
Module wptr_full__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module c_fifo__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module funnel__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module ipbus_daq__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module edge_detector__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module synchronizer__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module synchronizer__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module synchronizer__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module synchronizer__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module synchronizer__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module synchronizer__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module synchronizer__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module synchronizer__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module synchronizer__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module synchronizer__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module synchronizer__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module l1_cache__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   8 Input     19 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
	   3 Input     11 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---RAMs : 
	             256K Bit         RAMs := 1     
+---Muxes : 
	   8 Input    128 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   8 Input     11 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module double_flop__3 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 2     
Module double_flop 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 2     
Module fifomem 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	             512K Bit         RAMs := 1     
Module gray2bin 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
Module rptr_empty 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module gray2bin__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
Module wptr_full 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module c_fifo 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module double_flop__1 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 2     
Module double_flop__2 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 2     
Module fifomem__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module gray2bin__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
Module rptr_empty__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module gray2bin__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
Module wptr_full__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module c_fifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module funnel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
Module ipbus_daq 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ipbus_subsys 
Detailed RTL Component Info : 
+---Muxes : 
	  23 Input      5 Bit        Muxes := 1     
Module bin2gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 47    
Module gray2bin__parameterized0__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 47    
Module gray2bin__parameterized0__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 47    
Module gray2bin__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 47    
Module payload 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 6     
Module udp_ipaddr_block 
Detailed RTL Component Info : 
+---Registers : 
	               42 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module udp_rarp_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   4 Input     16 Bit         XORs := 1     
+---Registers : 
	              336 Bit    Registers := 1     
	               42 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    336 Bit        Muxes := 2     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module udp_build_arp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 5     
Module udp_build_payload 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               13 Bit    Registers := 6     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   4 Input     16 Bit        Muxes := 2     
	  14 Input     16 Bit        Muxes := 3     
	  11 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
	  13 Input      8 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	   9 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 9     
Module udp_build_ping 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   8 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 8     
	   4 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
Module udp_build_resend 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module udp_build_status 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 9     
	   2 Input      6 Bit        Muxes := 2     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
Module udp_status_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 4     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
	   4 Input      1 Bit        Muxes := 2     
Module udp_byte_sum__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 9     
Module udp_do_rx_reset 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module udp_packet_parser 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	              112 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	               45 Bit    Registers := 1     
	               42 Bit    Registers := 1     
	               38 Bit    Registers := 2     
	               36 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input    112 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   4 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   4 Input     24 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 6     
	   5 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
	   4 Input      1 Bit        Muxes := 1     
Module udp_rxram_mux 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module udp_DualPortRAM 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module udp_buffer_selector 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module udp_rxram_shim 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module udp_DualPortRAM_rx 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
+---RAMs : 
	             128K Bit         RAMs := 4     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 4     
Module udp_buffer_selector__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module udp_DualPortRAM_tx 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---RAMs : 
	             512K Bit         RAMs := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module udp_buffer_selector__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module udp_byte_sum 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 9     
Module udp_rxtransactor_if 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module udp_tx_mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               13 Bit    Registers := 6     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 24    
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	  18 Input     16 Bit        Muxes := 4     
	   2 Input     13 Bit        Muxes := 10    
	   8 Input     13 Bit        Muxes := 1     
	   4 Input     13 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   7 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 13    
	   9 Input      8 Bit        Muxes := 1     
	  17 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  17 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 27    
	   5 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 3     
	  16 Input      1 Bit        Muxes := 8     
	  17 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module udp_txtransactor_if 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 16    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	  16 Input      1 Bit        Muxes := 1     
Module udp_clock_crossing_if 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
Module UDP_if 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module transactor_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 1     
Module transactor_sm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   3 Input      8 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
Module transactor_cfg 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
Module network_interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module BrdCommandEncoder 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  11 Input      6 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 2     
Module bmc_generator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module piso 
Detailed RTL Component Info : 
+---Registers : 
	               42 Bit    Registers := 1     
+---Muxes : 
	   2 Input     42 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module countdown 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module chb_shift_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               42 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     42 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 60    
	   7 Input      1 Bit        Muxes := 4     
Module f_edge_detect 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module broadcast_frame_maker 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module long_frame_maker 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
	  18 Input      1 Bit         XORs := 1     
	  14 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 1     
	  37 Input      1 Bit         XORs := 1     
+---Registers : 
	               42 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module chb_traffic_light 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 6     
Module ttc_encoder 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
Module r_edge_detect__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module r_edge_detect 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ttctx_delay_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 6     
Module r_edge_detect__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module GCU_1588_ptp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     48 Bit       Adders := 3     
	   2 Input     48 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 8     
	                1 Bit    Registers := 1     
+---Muxes : 
	  12 Input      4 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 2     
Module r_edge_detect__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module r_edge_detect__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ttc_trg_time 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---Muxes : 
	  15 Input      8 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 4     
Module cdr2a_b_clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module serialb_com 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
	  16 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 3     
	  19 Input      1 Bit         XORs := 1     
	  13 Input      1 Bit         XORs := 1     
	  14 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 3     
	  17 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 2     
+---Registers : 
	               39 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     39 Bit        Muxes := 5     
	   6 Input     39 Bit        Muxes := 2     
	  68 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	  14 Input      2 Bit        Muxes := 1     
	  43 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	  41 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
	  40 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
Module BrdCommandDecoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
	   8 Input      1 Bit        Muxes := 8     
Module addressed_command_decoder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module TTC_register_stack 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 19    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 19    
Module set_reset_ffd 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ttc_decoder_core 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module top_level 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     48 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
Module resource_sharing_control__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module count_to_32__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ddr_8to1_16chan_rx_gcu 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 3     
	                8 Bit    Registers := 42    
+---Muxes : 
	   2 Input     14 Bit        Muxes := 3     
Module SimpleSPIMaster__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module Signal_CrossDomain__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Signal_CrossDomain__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Flag_CrossDomain__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Signal_CrossDomain__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Signal_CrossDomain__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Signal_CrossDomain__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Signal_CrossDomain__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Signal_CrossDomain__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Flag_CrossDomain__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Flag_CrossDomain__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Flag_CrossDomain__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Flag_CrossDomain__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Flag_CrossDomain__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module adc_config__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	  10 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   8 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
	  10 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 4     
Module Signal_CrossDomain__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module resource_sharing_control__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module count_to_32__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ddr_8to1_16chan_rx_gcu__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 3     
	                8 Bit    Registers := 42    
+---Muxes : 
	   2 Input     14 Bit        Muxes := 3     
Module SimpleSPIMaster__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module Signal_CrossDomain__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Signal_CrossDomain__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Flag_CrossDomain__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Signal_CrossDomain__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Signal_CrossDomain__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Signal_CrossDomain__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Signal_CrossDomain__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Signal_CrossDomain__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Flag_CrossDomain__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Flag_CrossDomain__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Flag_CrossDomain__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Flag_CrossDomain__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Flag_CrossDomain__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module adc_config__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	  10 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   8 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
	  10 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 4     
Module Signal_CrossDomain__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SimpleSPIMaster__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 6     
Module pll_config__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 3     
Module ADU_top 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
Module resource_sharing_control__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module count_to_32__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ddr_8to1_16chan_rx_gcu__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 3     
	                8 Bit    Registers := 42    
+---Muxes : 
	   2 Input     14 Bit        Muxes := 3     
Module SimpleSPIMaster__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module Signal_CrossDomain__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Signal_CrossDomain__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Flag_CrossDomain__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Signal_CrossDomain__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Signal_CrossDomain__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Signal_CrossDomain__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Signal_CrossDomain__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Signal_CrossDomain__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Flag_CrossDomain__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Flag_CrossDomain__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Flag_CrossDomain__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Flag_CrossDomain__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Flag_CrossDomain__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module adc_config__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	  10 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   8 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
	  10 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 4     
Module Signal_CrossDomain__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module resource_sharing_control__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module count_to_32__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ddr_8to1_16chan_rx_gcu__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 3     
	                8 Bit    Registers := 42    
+---Muxes : 
	   2 Input     14 Bit        Muxes := 3     
Module SimpleSPIMaster__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module Signal_CrossDomain__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Signal_CrossDomain__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Flag_CrossDomain__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Signal_CrossDomain__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Signal_CrossDomain__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Signal_CrossDomain__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Signal_CrossDomain__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Signal_CrossDomain__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Flag_CrossDomain__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Flag_CrossDomain__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Flag_CrossDomain__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Flag_CrossDomain__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Flag_CrossDomain__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module adc_config__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	  10 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   8 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
	  10 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 4     
Module Signal_CrossDomain__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SimpleSPIMaster__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 6     
Module pll_config__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 3     
Module ADU_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
Module resource_sharing_control__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module count_to_32__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ddr_8to1_16chan_rx_gcu__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 3     
	                8 Bit    Registers := 42    
+---Muxes : 
	   2 Input     14 Bit        Muxes := 3     
Module SimpleSPIMaster__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module Signal_CrossDomain__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Signal_CrossDomain__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Flag_CrossDomain__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Signal_CrossDomain__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Signal_CrossDomain__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Signal_CrossDomain__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Signal_CrossDomain__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Signal_CrossDomain__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Flag_CrossDomain__26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Flag_CrossDomain__27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Flag_CrossDomain__28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Flag_CrossDomain__29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Flag_CrossDomain__30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module adc_config 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	  10 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   8 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
	  10 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 4     
Module Signal_CrossDomain__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module resource_sharing_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module count_to_32__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count_to_32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module ddr_8to1_16chan_rx_gcu__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 3     
	                8 Bit    Registers := 42    
+---Muxes : 
	   2 Input     14 Bit        Muxes := 3     
Module SimpleSPIMaster__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module Signal_CrossDomain__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Signal_CrossDomain__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Flag_CrossDomain__31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Signal_CrossDomain__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Signal_CrossDomain__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Signal_CrossDomain__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Signal_CrossDomain__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Signal_CrossDomain__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Flag_CrossDomain__32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Flag_CrossDomain__33 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Flag_CrossDomain__34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Flag_CrossDomain__35 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Flag_CrossDomain 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module adc_config__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	  10 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   8 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
	  10 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 4     
Module Signal_CrossDomain 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SimpleSPIMaster 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 6     
Module pll_config 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 3     
Module ADU_top__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
Module SimpleSPIMaster__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               96 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 6     
Module dac_config 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 1     
	   2 Input     92 Bit        Muxes := 1     
	   8 Input     92 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 4     
Module baudrate_gen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module picoblaze_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module shaper__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module synchronizer__34 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module edge_detector__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module shaper__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module synchronizer__35 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module edge_detector__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module shaper 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module edge_detector 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module slow_clock_pulse 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "internal_reset" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "niWR" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "niWR" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "read_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "write_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "boot_req_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "nBOOT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cmd_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fifo_din_sel" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fifo_rst_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fifo_rst" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "niWR" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "niWR" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "read_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "write_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "boot_req_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "nBOOT" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cmd_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fifo_din_sel" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fifo_rst_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fifo_rst" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'counter_reg[7:0]' into 'counter_reg[7:0]' [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/user/ipbus_daq/funnel.vhd:144]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "ipbus_merge/fifo_cntrl/fifo_rst_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ipbus_merge/fifo_cntrl/fifo_rst" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5587] ROM size for "addr_to_set_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "addr_to_set_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "send_special_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "send_special_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5545] ROM "rst_ipb" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "timer" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_mmcm_lock" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "timer" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_mmcm_lock" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "adc_clock_monitor.slow_clock_pulse_1/pulse_high" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "internal_reset" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design top_gcu1f3 has port dac_clr driven by constant 1
WARNING: [Synth 8-3917] design top_gcu1f3 has port dac_por driven by constant 1
WARNING: [Synth 8-3917] design top_gcu1f3 has port adc_gcl driven by constant 1
WARNING: [Synth 8-3917] design top_gcu1f3 has port adc_gcm driven by constant 1
WARNING: [Synth 8-3917] design top_gcu1f3 has port adc_gch driven by constant 0
WARNING: [Synth 8-3917] design top_gcu1f3 has port cdr1_en_n_o driven by constant 0
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM internal_ram/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 16 RAM instances of RAM ram_reg to conserve power
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/dsp_readout/readout_logic/[0].dataready_latch_reg[6]' (FDS) to 'ipbus_subsys_ii_1/dsp_readout/readout_logic/[0].dataready_latch_reg[0]'
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/dsp_readout/readout_logic/[0].dataready_latch_reg[7]' (FDS) to 'ipbus_subsys_ii_1/dsp_readout/readout_logic/[0].dataready_latch_reg[0]'
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/dsp_readout/readout_logic/[0].dataready_latch_reg[5]' (FDS) to 'ipbus_subsys_ii_1/dsp_readout/readout_logic/[0].dataready_latch_reg[0]'
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/dsp_readout/readout_logic/[0].dataready_latch_reg[4]' (FDS) to 'ipbus_subsys_ii_1/dsp_readout/readout_logic/[0].dataready_latch_reg[0]'
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/dsp_readout/readout_logic/[0].dataready_latch_reg[3]' (FDS) to 'ipbus_subsys_ii_1/dsp_readout/readout_logic/[0].dataready_latch_reg[0]'
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/dsp_readout/readout_logic/[0].dataready_latch_reg[2]' (FDS) to 'ipbus_subsys_ii_1/dsp_readout/readout_logic/[0].dataready_latch_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ipbus_subsys_ii_1/dsp_readout/\readout_logic/[0].dataready_latch_reg[0] )
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/dsp_readout/readout_logic/[1].dataready_latch_reg[6]' (FDP) to 'ipbus_subsys_ii_1/dsp_readout/readout_logic/[1].dataready_latch_reg[2]'
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/dsp_readout/readout_logic/[1].dataready_latch_reg[7]' (FDP) to 'ipbus_subsys_ii_1/dsp_readout/readout_logic/[1].dataready_latch_reg[2]'
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/dsp_readout/readout_logic/[1].dataready_latch_reg[5]' (FDP) to 'ipbus_subsys_ii_1/dsp_readout/readout_logic/[1].dataready_latch_reg[2]'
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/dsp_readout/readout_logic/[1].dataready_latch_reg[4]' (FDP) to 'ipbus_subsys_ii_1/dsp_readout/readout_logic/[1].dataready_latch_reg[2]'
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/dsp_readout/readout_logic/[1].dataready_latch_reg[3]' (FDP) to 'ipbus_subsys_ii_1/dsp_readout/readout_logic/[1].dataready_latch_reg[2]'
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/dsp_readout/readout_logic/[1].dataready_latch_reg[1]' (FDC) to 'ipbus_subsys_ii_1/dsp_readout/readout_logic/[1].dataready_latch_reg[0]'
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/ipbus_fw_data_1/ipbus_out_reg[ipb_rdata][0]' (FD) to 'ipbus_subsys_ii_1/ipbus_fw_data_1/ipbus_out_reg[ipb_rdata][9]'
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/ipbus_fw_data_1/ipbus_out_reg[ipb_rdata][1]' (FD) to 'ipbus_subsys_ii_1/ipbus_fw_data_1/ipbus_out_reg[ipb_rdata][2]'
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/ipbus_fw_data_1/ipbus_out_reg[ipb_rdata][2]' (FD) to 'ipbus_subsys_ii_1/ipbus_fw_data_1/ipbus_out_reg[ipb_rdata][3]'
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/dsp_readout/readout_logic/SM_state_reg[3]' (FDCE) to 'ipbus_subsys_ii_1/dsp_readout/readout_logic/SM_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/ipbus_fw_data_1/ipbus_out_reg[ipb_rdata][3]' (FD) to 'ipbus_subsys_ii_1/ipbus_fw_data_1/ipbus_out_reg[ipb_rdata][5]'
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/dsp_readout/readout_logic/SM_state_reg[4]' (FDCE) to 'ipbus_subsys_ii_1/dsp_readout/readout_logic/SM_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/ipbus_fw_data_1/ipbus_out_reg[ipb_rdata][4]' (FD) to 'ipbus_subsys_ii_1/ipbus_fw_data_1/ipbus_out_reg[ipb_rdata][17]'
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/dsp_readout/readout_logic/SM_state_reg[5]' (FDCE) to 'ipbus_subsys_ii_1/dsp_readout/readout_logic/SM_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/ipbus_fw_data_1/ipbus_out_reg[ipb_rdata][5]' (FD) to 'ipbus_subsys_ii_1/ipbus_fw_data_1/ipbus_out_reg[ipb_rdata][6]'
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/dsp_readout/readout_logic/SM_state_reg[6]' (FDCE) to 'ipbus_subsys_ii_1/dsp_readout/readout_logic/SM_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/ipbus_fw_data_1/ipbus_out_reg[ipb_rdata][6]' (FD) to 'ipbus_subsys_ii_1/ipbus_fw_data_1/ipbus_out_reg[ipb_rdata][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus_subsys_ii_1/dsp_readout/\readout_logic/SM_state_reg[7] )
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/ipbus_fw_data_1/ipbus_out_reg[ipb_rdata][7]' (FD) to 'ipbus_subsys_ii_1/ipbus_fw_data_1/ipbus_out_reg[ipb_rdata][12]'
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/ipbus_fw_data_1/ipbus_out_reg[ipb_rdata][8]' (FD) to 'ipbus_subsys_ii_1/ipbus_fw_data_1/ipbus_out_reg[ipb_rdata][14]'
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/ipbus_fw_data_1/ipbus_out_reg[ipb_rdata][9]' (FD) to 'ipbus_subsys_ii_1/ipbus_fw_data_1/ipbus_out_reg[ipb_rdata][10]'
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/ipbus_fw_data_1/ipbus_out_reg[ipb_rdata][10]' (FD) to 'ipbus_subsys_ii_1/ipbus_fw_data_1/ipbus_out_reg[ipb_rdata][11]'
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/ipbus_fw_data_1/ipbus_out_reg[ipb_rdata][11]' (FD) to 'ipbus_subsys_ii_1/ipbus_fw_data_1/ipbus_out_reg[ipb_rdata][13]'
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/ipbus_fw_data_1/ipbus_out_reg[ipb_rdata][12]' (FD) to 'ipbus_subsys_ii_1/ipbus_fw_data_1/ipbus_out_reg[ipb_rdata][21]'
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/ipbus_fw_data_1/ipbus_out_reg[ipb_rdata][13]' (FD) to 'ipbus_subsys_ii_1/ipbus_fw_data_1/ipbus_out_reg[ipb_rdata][15]'
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/ipbus_fw_data_1/ipbus_out_reg[ipb_rdata][14]' (FD) to 'ipbus_subsys_ii_1/ipbus_fw_data_1/ipbus_out_reg[ipb_rdata][22]'
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/ipbus_counter_1/ipbus_out_reg[ipb_rdata][15]' (LD) to 'ipbus_subsys_ii_1/ipbus_counter_1/ipbus_out_reg[ipb_rdata][31]'
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/ipbus_fw_data_1/ipbus_out_reg[ipb_rdata][15]' (FD) to 'ipbus_subsys_ii_1/ipbus_fw_data_1/ipbus_out_reg[ipb_rdata][16]'
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/ipbus_counter_1/ipbus_out_reg[ipb_rdata][16]' (LD) to 'ipbus_subsys_ii_1/ipbus_counter_1/ipbus_out_reg[ipb_rdata][31]'
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/ipbus_fw_data_1/ipbus_out_reg[ipb_rdata][16]' (FD) to 'ipbus_subsys_ii_1/ipbus_fw_data_1/ipbus_out_reg[ipb_rdata][18]'
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/ipbus_counter_1/ipbus_out_reg[ipb_rdata][17]' (LD) to 'ipbus_subsys_ii_1/ipbus_counter_1/ipbus_out_reg[ipb_rdata][31]'
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/ipbus_fw_data_1/ipbus_out_reg[ipb_rdata][17]' (FD) to 'ipbus_subsys_ii_1/ipbus_fw_data_1/ipbus_out_reg[ipb_rdata][20]'
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/ipbus_counter_1/ipbus_out_reg[ipb_rdata][18]' (LD) to 'ipbus_subsys_ii_1/ipbus_counter_1/ipbus_out_reg[ipb_rdata][31]'
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/ipbus_fw_data_1/ipbus_out_reg[ipb_rdata][18]' (FD) to 'ipbus_subsys_ii_1/ipbus_fw_data_1/ipbus_out_reg[ipb_rdata][19]'
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/ipbus_counter_1/ipbus_out_reg[ipb_rdata][19]' (LD) to 'ipbus_subsys_ii_1/ipbus_counter_1/ipbus_out_reg[ipb_rdata][31]'
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/ipbus_fw_data_1/ipbus_out_reg[ipb_rdata][19]' (FD) to 'ipbus_subsys_ii_1/ipbus_fw_data_1/ipbus_out_reg[ipb_rdata][23]'
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/ipbus_counter_1/ipbus_out_reg[ipb_rdata][20]' (LD) to 'ipbus_subsys_ii_1/ipbus_counter_1/ipbus_out_reg[ipb_rdata][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ipbus_subsys_ii_1/\ipbus_fw_data_1/ipbus_out_reg[ipb_rdata][20] )
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/ipbus_counter_1/ipbus_out_reg[ipb_rdata][21]' (LD) to 'ipbus_subsys_ii_1/ipbus_counter_1/ipbus_out_reg[ipb_rdata][31]'
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/ipbus_fw_data_1/ipbus_out_reg[ipb_rdata][21]' (FD) to 'ipbus_subsys_ii_1/ipbus_fw_data_1/ipbus_out_reg[ipb_rdata][26]'
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/ipbus_counter_1/ipbus_out_reg[ipb_rdata][22]' (LD) to 'ipbus_subsys_ii_1/ipbus_counter_1/ipbus_out_reg[ipb_rdata][31]'
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/ipbus_fw_data_1/ipbus_out_reg[ipb_rdata][22]' (FD) to 'ipbus_subsys_ii_1/ipbus_fw_data_1/ipbus_out_reg[ipb_rdata][24]'
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/ipbus_counter_1/ipbus_out_reg[ipb_rdata][23]' (LD) to 'ipbus_subsys_ii_1/ipbus_counter_1/ipbus_out_reg[ipb_rdata][31]'
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/ipbus_fw_data_1/ipbus_out_reg[ipb_rdata][23]' (FD) to 'ipbus_subsys_ii_1/ipbus_fw_data_1/ipbus_out_reg[ipb_rdata][25]'
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/ipbus_counter_1/ipbus_out_reg[ipb_rdata][24]' (LD) to 'ipbus_subsys_ii_1/ipbus_counter_1/ipbus_out_reg[ipb_rdata][31]'
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/ipbus_fw_data_1/ipbus_out_reg[ipb_rdata][24]' (FD) to 'ipbus_subsys_ii_1/ipbus_fw_data_1/ipbus_out_reg[ipb_rdata][29]'
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/ipbus_counter_1/ipbus_out_reg[ipb_rdata][25]' (LD) to 'ipbus_subsys_ii_1/ipbus_counter_1/ipbus_out_reg[ipb_rdata][31]'
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/ipbus_fw_data_1/ipbus_out_reg[ipb_rdata][25]' (FD) to 'ipbus_subsys_ii_1/ipbus_fw_data_1/ipbus_out_reg[ipb_rdata][27]'
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/ipbus_counter_1/ipbus_out_reg[ipb_rdata][26]' (LD) to 'ipbus_subsys_ii_1/ipbus_counter_1/ipbus_out_reg[ipb_rdata][31]'
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/ipbus_fw_data_1/ipbus_out_reg[ipb_rdata][26]' (FD) to 'ipbus_subsys_ii_1/ipbus_fw_data_1/ipbus_out_reg[ipb_rdata][28]'
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/ipbus_counter_1/ipbus_out_reg[ipb_rdata][27]' (LD) to 'ipbus_subsys_ii_1/ipbus_counter_1/ipbus_out_reg[ipb_rdata][31]'
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/ipbus_fw_data_1/ipbus_out_reg[ipb_rdata][27]' (FD) to 'ipbus_subsys_ii_1/ipbus_fw_data_1/ipbus_out_reg[ipb_rdata][31]'
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/ipbus_counter_1/ipbus_out_reg[ipb_rdata][28]' (LD) to 'ipbus_subsys_ii_1/ipbus_counter_1/ipbus_out_reg[ipb_rdata][31]'
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/ipbus_fw_data_1/ipbus_out_reg[ipb_rdata][28]' (FD) to 'ipbus_subsys_ii_1/ipbus_fw_data_1/ipbus_out_reg[ipb_rdata][30]'
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/ipbus_counter_1/ipbus_out_reg[ipb_rdata][29]' (LD) to 'ipbus_subsys_ii_1/ipbus_counter_1/ipbus_out_reg[ipb_rdata][31]'
INFO: [Synth 8-3886] merging instance 'ipbus_subsys_ii_1/ipbus_counter_1/ipbus_out_reg[ipb_rdata][30]' (LD) to 'ipbus_subsys_ii_1/ipbus_counter_1/ipbus_out_reg[ipb_rdata][31]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ipbus_subsys_ii_1/\ipbus_fw_data_1/ipbus_out_reg[ipb_rdata][31] )
INFO: [Synth 8-3886] merging instance 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[0]__6' (FDRE) to 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[0]__5'
INFO: [Synth 8-3886] merging instance 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[1]__3' (FDRE) to 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[1]__6'
INFO: [Synth 8-3886] merging instance 'network_interface_ii_3/ipbus_ctrl_1/udp_if/RARP_block/data_buffer_reg[0]' (FDR) to 'network_interface_ii_3/ipbus_ctrl_1/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'network_interface_ii_3/ipbus_ctrl_1/udp_if/RARP_block/data_buffer_reg[1]' (FDR) to 'network_interface_ii_3/ipbus_ctrl_1/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'network_interface_ii_3/ipbus_ctrl_1/udp_if/RARP_block/data_buffer_reg[2]' (FDR) to 'network_interface_ii_3/ipbus_ctrl_1/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'network_interface_ii_3/ipbus_ctrl_1/udp_if/RARP_block/data_buffer_reg[3]' (FDR) to 'network_interface_ii_3/ipbus_ctrl_1/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'network_interface_ii_3/ipbus_ctrl_1/udp_if/RARP_block/data_buffer_reg[4]' (FDR) to 'network_interface_ii_3/ipbus_ctrl_1/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'network_interface_ii_3/ipbus_ctrl_1/udp_if/RARP_block/data_buffer_reg[5]' (FDR) to 'network_interface_ii_3/ipbus_ctrl_1/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'network_interface_ii_3/ipbus_ctrl_1/udp_if/RARP_block/data_buffer_reg[6]' (FDR) to 'network_interface_ii_3/ipbus_ctrl_1/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'network_interface_ii_3/ipbus_ctrl_1/udp_if/RARP_block/data_buffer_reg[7]' (FDR) to 'network_interface_ii_3/ipbus_ctrl_1/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'network_interface_ii_3/ipbus_ctrl_1/udp_if/RARP_block/we_buffer_reg[0]' (FDR) to 'network_interface_ii_3/ipbus_ctrl_1/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[0]__4' (FDRE) to 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[0]__5'
INFO: [Synth 8-3886] merging instance 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[2]__3' (FDRE) to 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[2]__6'
INFO: [Synth 8-3886] merging instance 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[1]__5' (FDRE) to 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[1]__6'
INFO: [Synth 8-3886] merging instance 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[3]__3' (FDRE) to 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[3]__6'
INFO: [Synth 8-3886] merging instance 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[2]__5' (FDRE) to 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[2]__6'
INFO: [Synth 8-3886] merging instance 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[3]__5' (FDRE) to 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[3]__6'
INFO: [Synth 8-3886] merging instance 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[0]__5' (FDRE) to 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[0]__0'
INFO: [Synth 8-3886] merging instance 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[4]__4' (FDSE) to 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[4]__3'
INFO: [Synth 8-3886] merging instance 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[1]__6' (FDRE) to 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[1]__0'
INFO: [Synth 8-3886] merging instance 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[5]__4' (FDSE) to 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[5]__3'
INFO: [Synth 8-3886] merging instance 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[2]__6' (FDRE) to 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[2]__0'
INFO: [Synth 8-3886] merging instance 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[0]__2' (FDRE) to 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[0]__0'
INFO: [Synth 8-3886] merging instance 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[0]__1' (FDRE) to 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[0]__0'
INFO: [Synth 8-3886] merging instance 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[3]__6' (FDRE) to 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[3]__0'
INFO: [Synth 8-3886] merging instance 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[1]__2' (FDRE) to 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[1]__0'
INFO: [Synth 8-3886] merging instance 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[1]__1' (FDRE) to 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[1]__0'
INFO: [Synth 8-3886] merging instance 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[2]__2' (FDSE) to 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[2]__1'
INFO: [Synth 8-3886] merging instance 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[3]__2' (FDSE) to 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[3]__1'
INFO: [Synth 8-3886] merging instance 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[4]__2' (FDSE) to 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[4]__1'
INFO: [Synth 8-3886] merging instance 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[5]__2' (FDSE) to 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[5]__1'
INFO: [Synth 8-3886] merging instance 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[6]__1' (FDSE) to 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[6]__0'
INFO: [Synth 8-3886] merging instance 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[4]__0' (FDSE) to 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[4]__3'
INFO: [Synth 8-3886] merging instance 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[7]__1' (FDSE) to 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[7]__0'
INFO: [Synth 8-3886] merging instance 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[5]__0' (FDSE) to 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[5]__3'
INFO: [Synth 8-3886] merging instance 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[8]__1' (FDSE) to 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[8]__0'
INFO: [Synth 8-3886] merging instance 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[6]' (FDSE) to 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[6]__3'
INFO: [Synth 8-3886] merging instance 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[9]__1' (FDSE) to 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[9]__0'
INFO: [Synth 8-3886] merging instance 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[7]' (FDSE) to 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[7]__3'
INFO: [Synth 8-3886] merging instance 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[10]__1' (FDSE) to 'network_interface_ii_3/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[10]__0'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[35] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[66] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[67] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[68] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[69] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[70] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[71] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[72] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[73] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[74] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /rx_packet_parser/\pkt_data_reg[3]__5 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /rx_packet_parser/\pkt_data_reg[3]__4 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /ARP/\arp_end_addr_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /RARP_block/\rarp_end_addr_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[99] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[100] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[101] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[102] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[104] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /tx_main/\pay_len_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /tx_main/\pay_len_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /rx_packet_parser/\pkt_data_reg[5]__2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[112] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[113] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[114] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[115] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[116] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[117] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[118] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (network_interface_ii_3/\ipbus_ctrl_1/udp_if /status_buffer/\header_reg[119] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (ttc_long_o_reg[long_data][7]) is unused and will be removed from module ttc_trg_time.
WARNING: [Synth 8-3332] Sequential element (synch_link_i/OBUF_COAX_P) is unused and will be removed from module top_gcu1f3.
WARNING: [Synth 8-3332] Sequential element (synch_link_i/OBUF_COAX_N) is unused and will be removed from module top_gcu1f3.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:32 ; elapsed = 00:01:36 . Memory (MB): peak = 7040.473 ; gain = 491.188 ; free physical = 4320 ; free virtual = 36468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|l1_cache:                 | mem_reg    | 2 K x 128(READ_FIRST)  | W |   | 2 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 
|fifomem:                  | mem_reg    | 4 K x 128(NO_CHANGE)   | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     | 
|fifomem__parameterized0:  | mem_reg    | 4 K x 32(NO_CHANGE)    | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|l1_cache__parameterized0: | mem_reg    | 2 K x 128(READ_FIRST)  | W |   | 2 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 
|fifomem:                  | mem_reg    | 4 K x 128(NO_CHANGE)   | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     | 
|fifomem__parameterized0:  | mem_reg    | 4 K x 32(NO_CHANGE)    | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|l1_cache__parameterized1: | mem_reg    | 2 K x 128(READ_FIRST)  | W |   | 2 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 
|fifomem:                  | mem_reg    | 4 K x 128(NO_CHANGE)   | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     | 
|fifomem__parameterized0:  | mem_reg    | 4 K x 32(NO_CHANGE)    | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|udp_DualPortRAM:          | ram_reg    | 16 K x 8(NO_CHANGE)    | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|udp_DualPortRAM_rx:       | ram1_reg   | 16 K x 8(WRITE_FIRST)  |   | R | 16 K x 8(NO_CHANGE)    | W |   | Port A and B     | 0      | 4      | 
|udp_DualPortRAM_rx:       | ram2_reg   | 16 K x 8(WRITE_FIRST)  |   | R | 16 K x 8(NO_CHANGE)    | W |   | Port A and B     | 0      | 4      | 
|udp_DualPortRAM_rx:       | ram3_reg   | 16 K x 8(WRITE_FIRST)  |   | R | 16 K x 8(NO_CHANGE)    | W |   | Port A and B     | 0      | 4      | 
|udp_DualPortRAM_rx:       | ram4_reg   | 16 K x 8(WRITE_FIRST)  |   | R | 16 K x 8(NO_CHANGE)    | W |   | Port A and B     | 0      | 4      | 
|udp_DualPortRAM_tx:       | ram_reg    | 16 K x 32(NO_CHANGE)   | W |   | 16 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------------------+-------------------------+-----------+----------------------+----------------------------+
|Module Name                 | RTL Object              | Inference | Size (Depth x Width) | Primitives                 | 
+----------------------------+-------------------------+-----------+----------------------+----------------------------+
|ipbus_subsys_ii_1/fifotest1 | loader_fifo/thefifo_reg | Implied   | 128 x 8              | RAM64X1D x 4  RAM64M x 4   | 
|top_gcu1f3                  | ipbus_ram_1/reg_reg     | Implied   | 16 x 32              | RAM16X1S x 32              | 
+----------------------------+-------------------------+-----------+----------------------+----------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance ipbus_subsys_ii_1/daq_instances[0].l1_cache_i/i_8/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ipbus_subsys_ii_1/daq_instances[0].l1_cache_i/i_8/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ipbus_subsys_ii_1/daq_instances[0].l1_cache_i/i_8/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ipbus_subsys_ii_1/daq_instances[0].l1_cache_i/i_8/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ipbus_subsys_ii_1/daq_instances[0].l1_cache_i/i_8/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ipbus_subsys_ii_1/daq_instances[0].l1_cache_i/i_8/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ipbus_subsys_ii_1/daq_instances[0].l1_cache_i/i_8/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ipbus_subsys_ii_1/daq_instances[0].l1_cache_i/i_8/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ipbus_subsys_ii_1/daq_instances[1].l1_cache_i/i_8/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ipbus_subsys_ii_1/daq_instances[1].l1_cache_i/i_8/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ipbus_subsys_ii_1/daq_instances[1].l1_cache_i/i_8/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ipbus_subsys_ii_1/daq_instances[1].l1_cache_i/i_8/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ipbus_subsys_ii_1/daq_instances[1].l1_cache_i/i_8/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ipbus_subsys_ii_1/daq_instances[1].l1_cache_i/i_8/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ipbus_subsys_ii_1/daq_instances[1].l1_cache_i/i_8/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ipbus_subsys_ii_1/daq_instances[1].l1_cache_i/i_8/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ipbus_subsys_ii_1/daq_instances[2].l1_cache_i/i_8/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ipbus_subsys_ii_1/daq_instances[2].l1_cache_i/i_8/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ipbus_subsys_ii_1/daq_instances[2].l1_cache_i/i_8/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ipbus_subsys_ii_1/daq_instances[2].l1_cache_i/i_8/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ipbus_subsys_ii_1/daq_instances[2].l1_cache_i/i_8/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ipbus_subsys_ii_1/daq_instances[2].l1_cache_i/i_8/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ipbus_subsys_ii_1/daq_instances[2].l1_cache_i/i_8/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ipbus_subsys_ii_1/daq_instances[2].l1_cache_i/i_8/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_ii_3/ipbus_ctrl_1/udp_if/i_0/internal_ram/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_ii_3/ipbus_ctrl_1/udp_if/i_0/internal_ram/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_ii_3/ipbus_ctrl_1/udp_if/i_0/internal_ram/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_ii_3/ipbus_ctrl_1/udp_if/i_0/internal_ram/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_ii_3/ipbus_ctrl_1/udp_if/ipbus_rx_rami_1/ipbus_rx_ram/ram1_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_ii_3/ipbus_ctrl_1/udp_if/ipbus_rx_rami_1/ipbus_rx_ram/ram1_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_ii_3/ipbus_ctrl_1/udp_if/ipbus_rx_rami_1/ipbus_rx_ram/ram1_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_ii_3/ipbus_ctrl_1/udp_if/ipbus_rx_rami_1/ipbus_rx_ram/ram1_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_ii_3/ipbus_ctrl_1/udp_if/ipbus_rx_rami_2/ipbus_rx_ram/ram2_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_ii_3/ipbus_ctrl_1/udp_if/ipbus_rx_rami_2/ipbus_rx_ram/ram2_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_ii_3/ipbus_ctrl_1/udp_if/ipbus_rx_rami_2/ipbus_rx_ram/ram2_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_ii_3/ipbus_ctrl_1/udp_if/ipbus_rx_rami_2/ipbus_rx_ram/ram2_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_ii_3/ipbus_ctrl_1/udp_if/ipbus_rx_rami_3/ipbus_rx_ram/ram3_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_ii_3/ipbus_ctrl_1/udp_if/ipbus_rx_rami_3/ipbus_rx_ram/ram3_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_ii_3/ipbus_ctrl_1/udp_if/ipbus_rx_rami_3/ipbus_rx_ram/ram3_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_ii_3/ipbus_ctrl_1/udp_if/ipbus_rx_rami_3/ipbus_rx_ram/ram3_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_ii_3/ipbus_ctrl_1/udp_if/ipbus_rx_rami_4/ipbus_rx_ram/ram4_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_ii_3/ipbus_ctrl_1/udp_if/ipbus_rx_rami_4/ipbus_rx_ram/ram4_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_ii_3/ipbus_ctrl_1/udp_if/ipbus_rx_rami_4/ipbus_rx_ram/ram4_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_ii_3/ipbus_ctrl_1/udp_if/ipbus_rx_rami_4/ipbus_rx_ram/ram4_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_ii_3/ipbus_ctrl_1/udp_if/ipbus_tx_ram/i_0/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_ii_3/ipbus_ctrl_1/udp_if/ipbus_tx_ram/i_0/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_ii_3/ipbus_ctrl_1/udp_if/ipbus_tx_ram/i_0/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_ii_3/ipbus_ctrl_1/udp_if/ipbus_tx_ram/i_0/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_ii_3/ipbus_ctrl_1/udp_if/ipbus_tx_ram/i_0/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_ii_3/ipbus_ctrl_1/udp_if/ipbus_tx_ram/i_0/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_ii_3/ipbus_ctrl_1/udp_if/ipbus_tx_ram/i_0/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_ii_3/ipbus_ctrl_1/udp_if/ipbus_tx_ram/i_0/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_ii_3/ipbus_ctrl_1/udp_if/ipbus_tx_ram/i_0/ram_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_ii_3/ipbus_ctrl_1/udp_if/ipbus_tx_ram/i_0/ram_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_ii_3/ipbus_ctrl_1/udp_if/ipbus_tx_ram/i_0/ram_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_ii_3/ipbus_ctrl_1/udp_if/ipbus_tx_ram/i_0/ram_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_ii_3/ipbus_ctrl_1/udp_if/ipbus_tx_ram/i_0/ram_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_ii_3/ipbus_ctrl_1/udp_if/ipbus_tx_ram/i_0/ram_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_ii_3/ipbus_ctrl_1/udp_if/ipbus_tx_ram/i_0/ram_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_ii_3/ipbus_ctrl_1/udp_if/ipbus_tx_ram/i_0/ram_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+--------------------------------------------+------------+----------+
|      |RTL Partition                               |Replication |Instances |
+------+--------------------------------------------+------------+----------+
|1     |dsp_simulator                               |           2|     10091|
|2     |ipbus_subsys__GC0                           |           1|     14264|
|3     |payload__GC0                                |           1|      1268|
|4     |network_interface__GC0                      |           1|     11863|
|5     |top_level__GC0                              |           1|      1866|
|6     |ddr_8to1_16chan_rx_gcu__GC0                 |           1|       559|
|7     |adc_top__GC0                                |           1|        55|
|8     |ddr_8to1_16chan_rx_gcu__parameterized0__GC0 |           1|       367|
|9     |adc_top__parameterized0__GC0                |           1|        45|
|10    |ADU_top__GC0                                |           1|       502|
|11    |ddr_8to1_16chan_rx_gcu__parameterized1__GC0 |           1|       553|
|12    |adc_top__parameterized1__GC0                |           1|        55|
|13    |ddr_8to1_16chan_rx_gcu__parameterized2__GC0 |           1|       362|
|14    |adc_top__parameterized2__GC0                |           1|        45|
|15    |ADU_top__parameterized0__GC0                |           1|       518|
|16    |ddr_8to1_16chan_rx_gcu__parameterized3__GC0 |           1|       553|
|17    |adc_top__parameterized3__GC0                |           1|        55|
|18    |ddr_8to1_16chan_rx_gcu__parameterized4__GC0 |           1|       362|
|19    |adc_top__parameterized4__GC0                |           1|        45|
|20    |ADU_top__parameterized1__GC0                |           1|       510|
|21    |top_gcu1f3__GC0                             |           1|      1883|
+------+--------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'tri_mode_ethernet_mac_0_1/rx_mac_aclk' to pin 'tri_mode_ethernet_mac_0_1/bbstub_rx_mac_aclk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'tri_mode_ethernet_mac_0_1/tx_mac_aclk' to pin 'tri_mode_ethernet_mac_0_1/bbstub_tx_mac_aclk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'tri_mode_ethernet_mac_0_1/rgmii_txc' to pin 'tri_mode_ethernet_mac_0_1/bbstub_rgmii_txc/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'tri_mode_ethernet_mac_0_1/gtx_clk90' to 'clk_manager_1/clock_generator/clkout4_buf/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:37 ; elapsed = 00:01:41 . Memory (MB): peak = 7040.473 ; gain = 491.188 ; free physical = 4220 ; free virtual = 36372
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:38 ; elapsed = 00:01:42 . Memory (MB): peak = 7040.473 ; gain = 491.188 ; free physical = 4207 ; free virtual = 36360
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|l1_cache:                 | mem_reg    | 2 K x 128(READ_FIRST)  | W |   | 2 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 
|fifomem:                  | mem_reg    | 4 K x 128(NO_CHANGE)   | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     | 
|fifomem__parameterized0:  | mem_reg    | 4 K x 32(NO_CHANGE)    | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|l1_cache__parameterized0: | mem_reg    | 2 K x 128(READ_FIRST)  | W |   | 2 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 
|fifomem:                  | mem_reg    | 4 K x 128(NO_CHANGE)   | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     | 
|fifomem__parameterized0:  | mem_reg    | 4 K x 32(NO_CHANGE)    | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|l1_cache__parameterized1: | mem_reg    | 2 K x 128(READ_FIRST)  | W |   | 2 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 
|fifomem:                  | mem_reg    | 4 K x 128(NO_CHANGE)   | W |   | 4 K x 128(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     | 
|fifomem__parameterized0:  | mem_reg    | 4 K x 32(NO_CHANGE)    | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|udp_DualPortRAM:          | ram_reg    | 16 K x 8(NO_CHANGE)    | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|udp_DualPortRAM_rx:       | ram1_reg   | 16 K x 8(WRITE_FIRST)  |   | R | 16 K x 8(NO_CHANGE)    | W |   | Port A and B     | 0      | 4      | 
|udp_DualPortRAM_rx:       | ram2_reg   | 16 K x 8(WRITE_FIRST)  |   | R | 16 K x 8(NO_CHANGE)    | W |   | Port A and B     | 0      | 4      | 
|udp_DualPortRAM_rx:       | ram3_reg   | 16 K x 8(WRITE_FIRST)  |   | R | 16 K x 8(NO_CHANGE)    | W |   | Port A and B     | 0      | 4      | 
|udp_DualPortRAM_rx:       | ram4_reg   | 16 K x 8(WRITE_FIRST)  |   | R | 16 K x 8(NO_CHANGE)    | W |   | Port A and B     | 0      | 4      | 
|udp_DualPortRAM_tx:       | ram_reg    | 16 K x 32(NO_CHANGE)   | W |   | 16 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+----------------------------+-------------------------+-----------+----------------------+----------------------------+
|Module Name                 | RTL Object              | Inference | Size (Depth x Width) | Primitives                 | 
+----------------------------+-------------------------+-----------+----------------------+----------------------------+
|ipbus_subsys_ii_1/fifotest1 | loader_fifo/thefifo_reg | Implied   | 128 x 8              | RAM64X1D x 4  RAM64M x 4   | 
|top_gcu1f3                  | ipbus_ram_1/reg_reg     | Implied   | 16 x 32              | RAM16X1S x 32              | 
+----------------------------+-------------------------+-----------+----------------------+----------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------------------+------------+----------+
|      |RTL Partition                               |Replication |Instances |
+------+--------------------------------------------+------------+----------+
|1     |dsp_simulator                               |           2|     10091|
|2     |ipbus_subsys__GC0                           |           1|     14264|
|3     |payload__GC0                                |           1|      1268|
|4     |network_interface__GC0                      |           1|     11863|
|5     |top_level__GC0                              |           1|      1866|
|6     |ddr_8to1_16chan_rx_gcu__GC0                 |           1|       559|
|7     |adc_top__GC0                                |           1|        55|
|8     |ddr_8to1_16chan_rx_gcu__parameterized0__GC0 |           1|       367|
|9     |adc_top__parameterized0__GC0                |           1|        45|
|10    |ADU_top__GC0                                |           1|       502|
|11    |ddr_8to1_16chan_rx_gcu__parameterized1__GC0 |           1|       553|
|12    |adc_top__parameterized1__GC0                |           1|        55|
|13    |ddr_8to1_16chan_rx_gcu__parameterized2__GC0 |           1|       362|
|14    |adc_top__parameterized2__GC0                |           1|        45|
|15    |ADU_top__parameterized0__GC0                |           1|       518|
|16    |ddr_8to1_16chan_rx_gcu__parameterized3__GC0 |           1|       553|
|17    |adc_top__parameterized3__GC0                |           1|        55|
|18    |ddr_8to1_16chan_rx_gcu__parameterized4__GC0 |           1|       362|
|19    |adc_top__parameterized4__GC0                |           1|        45|
|20    |ADU_top__parameterized1__GC0                |           1|       510|
|21    |top_gcu1f3__GC0                             |           1|      1883|
+------+--------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (adu_instances[0].adu_top_wrapper_1/adu_top_1/adcb_top_i/adc_config_i/FSM_onehot_current_state_reg[5]) is unused and will be removed from module top_gcu1f3.
WARNING: [Synth 8-3332] Sequential element (adu_instances[0].adu_top_wrapper_1/adu_top_1/adcb_top_i/adc_config_i/FSM_onehot_current_state_reg[4]) is unused and will be removed from module top_gcu1f3.
WARNING: [Synth 8-3332] Sequential element (adu_instances[0].adu_top_wrapper_1/adu_top_1/adcb_top_i/adc_config_i/FSM_onehot_current_state_reg[3]) is unused and will be removed from module top_gcu1f3.
WARNING: [Synth 8-3332] Sequential element (adu_instances[0].adu_top_wrapper_1/adu_top_1/adcb_top_i/adc_config_i/FSM_onehot_current_state_reg[2]) is unused and will be removed from module top_gcu1f3.
WARNING: [Synth 8-3332] Sequential element (adu_instances[0].adu_top_wrapper_1/adu_top_1/adcb_top_i/adc_config_i/FSM_onehot_current_state_reg[1]) is unused and will be removed from module top_gcu1f3.
WARNING: [Synth 8-3332] Sequential element (adu_instances[0].adu_top_wrapper_1/adu_top_1/adcb_top_i/adc_config_i/FSM_onehot_current_state_reg[0]) is unused and will be removed from module top_gcu1f3.
WARNING: [Synth 8-3332] Sequential element (adu_instances[1].adu_top_wrapper_1/adu_top_1/adcb_top_i/adc_config_i/FSM_onehot_current_state_reg[5]) is unused and will be removed from module top_gcu1f3.
WARNING: [Synth 8-3332] Sequential element (adu_instances[1].adu_top_wrapper_1/adu_top_1/adcb_top_i/adc_config_i/FSM_onehot_current_state_reg[4]) is unused and will be removed from module top_gcu1f3.
WARNING: [Synth 8-3332] Sequential element (adu_instances[1].adu_top_wrapper_1/adu_top_1/adcb_top_i/adc_config_i/FSM_onehot_current_state_reg[3]) is unused and will be removed from module top_gcu1f3.
WARNING: [Synth 8-3332] Sequential element (adu_instances[1].adu_top_wrapper_1/adu_top_1/adcb_top_i/adc_config_i/FSM_onehot_current_state_reg[2]) is unused and will be removed from module top_gcu1f3.
WARNING: [Synth 8-3332] Sequential element (adu_instances[1].adu_top_wrapper_1/adu_top_1/adcb_top_i/adc_config_i/FSM_onehot_current_state_reg[1]) is unused and will be removed from module top_gcu1f3.
WARNING: [Synth 8-3332] Sequential element (adu_instances[1].adu_top_wrapper_1/adu_top_1/adcb_top_i/adc_config_i/FSM_onehot_current_state_reg[0]) is unused and will be removed from module top_gcu1f3.
WARNING: [Synth 8-3332] Sequential element (adu_instances[2].adu_top_wrapper_1/adu_top_1/adcb_top_i/adc_config_i/FSM_onehot_current_state_reg[5]) is unused and will be removed from module top_gcu1f3.
WARNING: [Synth 8-3332] Sequential element (adu_instances[2].adu_top_wrapper_1/adu_top_1/adcb_top_i/adc_config_i/FSM_onehot_current_state_reg[4]) is unused and will be removed from module top_gcu1f3.
WARNING: [Synth 8-3332] Sequential element (adu_instances[2].adu_top_wrapper_1/adu_top_1/adcb_top_i/adc_config_i/FSM_onehot_current_state_reg[3]) is unused and will be removed from module top_gcu1f3.
WARNING: [Synth 8-3332] Sequential element (adu_instances[2].adu_top_wrapper_1/adu_top_1/adcb_top_i/adc_config_i/FSM_onehot_current_state_reg[2]) is unused and will be removed from module top_gcu1f3.
WARNING: [Synth 8-3332] Sequential element (adu_instances[2].adu_top_wrapper_1/adu_top_1/adcb_top_i/adc_config_i/FSM_onehot_current_state_reg[1]) is unused and will be removed from module top_gcu1f3.
WARNING: [Synth 8-3332] Sequential element (adu_instances[2].adu_top_wrapper_1/adu_top_1/adcb_top_i/adc_config_i/FSM_onehot_current_state_reg[0]) is unused and will be removed from module top_gcu1f3.
INFO: [Synth 8-6837] The timing for the instance network_interface_i/payload_1/ipbus_subsys_i/daq_instances[0].l1_cache_i/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_i/payload_1/ipbus_subsys_i/daq_instances[0].l1_cache_i/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_i/payload_1/ipbus_subsys_i/daq_instances[0].l1_cache_i/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_i/payload_1/ipbus_subsys_i/daq_instances[0].l1_cache_i/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_i/payload_1/ipbus_subsys_i/daq_instances[0].l1_cache_i/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_i/payload_1/ipbus_subsys_i/daq_instances[0].l1_cache_i/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_i/payload_1/ipbus_subsys_i/daq_instances[0].l1_cache_i/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_i/payload_1/ipbus_subsys_i/daq_instances[0].l1_cache_i/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_i/payload_1/ipbus_subsys_i/daq_instances[1].l1_cache_i/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_i/payload_1/ipbus_subsys_i/daq_instances[1].l1_cache_i/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_i/payload_1/ipbus_subsys_i/daq_instances[1].l1_cache_i/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_i/payload_1/ipbus_subsys_i/daq_instances[1].l1_cache_i/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_i/payload_1/ipbus_subsys_i/daq_instances[1].l1_cache_i/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_i/payload_1/ipbus_subsys_i/daq_instances[1].l1_cache_i/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_i/payload_1/ipbus_subsys_i/daq_instances[1].l1_cache_i/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_i/payload_1/ipbus_subsys_i/daq_instances[1].l1_cache_i/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_i/payload_1/ipbus_subsys_i/daq_instances[2].l1_cache_i/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_i/payload_1/ipbus_subsys_i/daq_instances[2].l1_cache_i/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_i/payload_1/ipbus_subsys_i/daq_instances[2].l1_cache_i/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_i/payload_1/ipbus_subsys_i/daq_instances[2].l1_cache_i/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_i/payload_1/ipbus_subsys_i/daq_instances[2].l1_cache_i/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_i/payload_1/ipbus_subsys_i/daq_instances[2].l1_cache_i/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_i/payload_1/ipbus_subsys_i/daq_instances[2].l1_cache_i/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_i/payload_1/ipbus_subsys_i/daq_instances[2].l1_cache_i/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_i/ipbus_ctrl_1/udp_if/internal_ram/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_i/ipbus_ctrl_1/udp_if/internal_ram/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_i/ipbus_ctrl_1/udp_if/internal_ram/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_i/ipbus_ctrl_1/udp_if/internal_ram/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_i/ipbus_ctrl_1/udp_if/ipbus_rx_ram/ram1_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_i/ipbus_ctrl_1/udp_if/ipbus_rx_ram/ram1_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_i/ipbus_ctrl_1/udp_if/ipbus_rx_ram/ram1_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_i/ipbus_ctrl_1/udp_if/ipbus_rx_ram/ram1_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_i/ipbus_ctrl_1/udp_if/ipbus_rx_ram/ram2_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_i/ipbus_ctrl_1/udp_if/ipbus_rx_ram/ram2_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_i/ipbus_ctrl_1/udp_if/ipbus_rx_ram/ram2_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_i/ipbus_ctrl_1/udp_if/ipbus_rx_ram/ram2_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_i/ipbus_ctrl_1/udp_if/ipbus_rx_ram/ram3_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_i/ipbus_ctrl_1/udp_if/ipbus_rx_ram/ram3_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_i/ipbus_ctrl_1/udp_if/ipbus_rx_ram/ram3_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance network_interface_i/ipbus_ctrl_1/udp_if/ipbus_rx_ram/ram3_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:47 ; elapsed = 00:01:51 . Memory (MB): peak = 7048.105 ; gain = 498.820 ; free physical = 4213 ; free virtual = 36366
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4560] design has 24 instantiated BUFGs while the limit set by the -bufg synthesis option is 12
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:49 ; elapsed = 00:01:53 . Memory (MB): peak = 7048.105 ; gain = 498.820 ; free physical = 4205 ; free virtual = 36358
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:49 ; elapsed = 00:01:53 . Memory (MB): peak = 7048.105 ; gain = 498.820 ; free physical = 4205 ; free virtual = 36358
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:51 ; elapsed = 00:01:54 . Memory (MB): peak = 7048.105 ; gain = 498.820 ; free physical = 4214 ; free virtual = 36368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:51 ; elapsed = 00:01:54 . Memory (MB): peak = 7048.105 ; gain = 498.820 ; free physical = 4214 ; free virtual = 36368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:51 ; elapsed = 00:01:55 . Memory (MB): peak = 7048.105 ; gain = 498.820 ; free physical = 4213 ; free virtual = 36366
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:51 ; elapsed = 00:01:55 . Memory (MB): peak = 7048.105 ; gain = 498.820 ; free physical = 4213 ; free virtual = 36366
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_gcu1f3  | network_interface_i/payload_1/ipbus_subsys_i/daq_instances[0].ipbus_daq_i/funnel_1/c_fifo_2/cunnings_style.double_flop_r2q/G1.sig_o_reg[12]          | 3      | 78    | NO           | NO                 | YES               | 78     | 0       | 
|top_gcu1f3  | adu_instances[0].adu_top_wrapper_1/adu_top_1/adca_top_i/ddr_8to1_16chan_rx_proc[0].chan_rx/data_proc[0].data_proc.genblk1.data_from_iserdes_r_reg[7] | 3      | 296   | NO           | NO                 | YES               | 296    | 0       | 
|top_gcu1f3  | network_interface_i/ipbus_ctrl_1/udp_if/IPADDR/pkt_mask_reg[41]                                                                                      | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|top_gcu1f3  | network_interface_i/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[27]                                                                            | 6      | 3     | YES          | NO                 | YES               | 3      | 0       | 
|top_gcu1f3  | network_interface_i/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[17]                                                                            | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|top_gcu1f3  | network_interface_i/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[35]                                                                            | 23     | 2     | YES          | NO                 | YES               | 0      | 2       | 
|top_gcu1f3  | network_interface_i/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[44]                                                                            | 37     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|top_gcu1f3  | network_interface_i/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[41]__0                                                                         | 12     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|top_gcu1f3  | network_interface_i/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[15]__4                                                                         | 10     | 4     | YES          | NO                 | YES               | 4      | 0       | 
|top_gcu1f3  | network_interface_i/ipbus_ctrl_1/udp_if/resend/pkt_mask_reg[44]                                                                                      | 31     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|top_gcu1f3  | network_interface_i/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_mask_reg[19]__3                                                                         | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top_gcu1f3  | network_interface_i/ipbus_ctrl_1/udp_if/RARP_block/data_buffer_reg[246]                                                                              | 12     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top_gcu1f3  | network_interface_i/ipbus_ctrl_1/udp_if/RARP_block/data_buffer_reg[243]                                                                              | 4      | 3     | YES          | NO                 | YES               | 3      | 0       | 
|top_gcu1f3  | network_interface_i/ipbus_ctrl_1/udp_if/RARP_block/data_buffer_reg[241]                                                                              | 6      | 5     | YES          | NO                 | YES               | 5      | 0       | 
|top_gcu1f3  | network_interface_i/ipbus_ctrl_1/udp_if/RARP_block/data_buffer_reg[239]                                                                              | 11     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|top_gcu1f3  | network_interface_i/ipbus_ctrl_1/udp_if/RARP_block/data_buffer_reg[228]                                                                              | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top_gcu1f3  | network_interface_i/ipbus_ctrl_1/udp_if/RARP_block/data_buffer_reg[208]                                                                              | 5      | 4     | YES          | NO                 | YES               | 4      | 0       | 
|top_gcu1f3  | network_interface_i/ipbus_ctrl_1/udp_if/RARP_block/data_buffer_reg[117]                                                                              | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top_gcu1f3  | network_interface_i/ipbus_ctrl_1/udp_if/RARP_block/rarp_data_reg[7]                                                                                  | 6      | 7     | YES          | NO                 | YES               | 7      | 0       | 
|top_gcu1f3  | network_interface_i/ipbus_ctrl_1/udp_if/RARP_block/rarp_data_reg[1]                                                                                  | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top_gcu1f3  | network_interface_i/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_data_reg[79]                                                                            | 6      | 6     | YES          | NO                 | YES               | 6      | 0       | 
|top_gcu1f3  | network_interface_i/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_data_reg[67]                                                                            | 5      | 3     | YES          | NO                 | YES               | 3      | 0       | 
|top_gcu1f3  | network_interface_i/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_data_reg[111]__0                                                                        | 10     | 5     | YES          | NO                 | YES               | 5      | 0       | 
|top_gcu1f3  | network_interface_i/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_data_reg[90]__0                                                                         | 4      | 4     | YES          | NO                 | YES               | 4      | 0       | 
|top_gcu1f3  | network_interface_i/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_data_reg[126]__0                                                                        | 12     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top_gcu1f3  | network_interface_i/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_data_reg[119]__0                                                                        | 11     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|top_gcu1f3  | network_interface_i/ipbus_ctrl_1/udp_if/rx_packet_parser/pkt_data_reg[88]__1                                                                         | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |tri_mode_ethernet_mac_0 |         1|
|2     |mac_fifo_axi4           |         1|
|3     |channel_fifo            |         2|
|4     |global_fifo             |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |channel_fifo            |     1|
|2     |channel_fifo__2         |     1|
|3     |global_fifo             |     1|
|4     |mac_fifo_axi4           |     1|
|5     |tri_mode_ethernet_mac_0 |     1|
|6     |BUFG                    |    13|
|7     |BUFGCE                  |     6|
|8     |BUFIO                   |     6|
|9     |BUFMRCE                 |     2|
|10    |BUFR                    |     6|
|11    |BUFR_1                  |     1|
|12    |CARRY4                  |   590|
|13    |IDELAYCTRL              |     2|
|14    |IDELAYE2                |     4|
|15    |IDELAYE2_1              |     2|
|16    |IDELAYE2_2              |    84|
|17    |ISERDESE2               |    84|
|18    |LUT1                    |   707|
|19    |LUT2                    |  1385|
|20    |LUT3                    |  1246|
|21    |LUT4                    |  1711|
|22    |LUT5                    |  1423|
|23    |LUT6                    |  4873|
|24    |LUT6_2                  |    69|
|25    |MMCME2_ADV              |     1|
|26    |MMCME2_BASE             |     4|
|27    |MUXCY                   |    29|
|28    |MUXF7                   |  1158|
|29    |MUXF8                   |   579|
|30    |ODDR                    |     3|
|31    |RAM16X1S                |    32|
|32    |RAM32M                  |     4|
|33    |RAM64M                  |     6|
|34    |RAM64X1D                |     4|
|35    |RAMB18E1                |     3|
|36    |RAMB18E1_2              |     3|
|37    |RAMB36E1                |    21|
|38    |RAMB36E1_2              |    36|
|39    |RAMB36E1_3              |     1|
|40    |RAMB36E1_4              |     1|
|41    |RAMB36E1_5              |    54|
|42    |SRL16E                  |   449|
|43    |SRLC32E                 |     7|
|44    |USR_ACCESSE2            |     1|
|45    |XORCY                   |    27|
|46    |FD                      |    83|
|47    |FDCE                    |  8883|
|48    |FDPE                    |    85|
|49    |FDR                     |    30|
|50    |FDRE                    |  6991|
|51    |FDSE                    |   416|
|52    |LD                      |   149|
|53    |IBUF                    |     4|
|54    |IBUFDS                  |    93|
|55    |IBUFGDS                 |     6|
|56    |OBUF                    |    41|
|57    |OBUFDS                  |     2|
|58    |OBUFT                   |     1|
+------+------------------------+------+

Report Instance Areas: 
+------+------------------------------------------------------------+---------------------------------------+------+
|      |Instance                                                    |Module                                 |Cells |
+------+------------------------------------------------------------+---------------------------------------+------+
|1     |top                                                         |                                       | 31599|
|2     |  Delay_manager_inst                                        |delay_manager                          |     1|
|3     |  \adc_clock_monitor.slow_clock_pulse_1                     |slow_clock_pulse                       |   103|
|4     |  \adu_instances[0].adu_top_wrapper_1                       |adu_top_wrapper                        |   907|
|5     |    adu_top_1                                               |ADU_top                                |   907|
|6     |      adca_top_i                                            |adc_top                                |   541|
|7     |        adc_config_i                                        |adc_config_92                          |    46|
|8     |          \flag_training_done_proc[0].flag_training_done    |Signal_CrossDomain_95                  |     4|
|9     |          \flag_training_start_proc[0].flag_training_start  |Flag_CrossDomain_96                    |     6|
|10    |        \ddr_8to1_16chan_rx_proc[0].chan_rx                 |ddr_8to1_16chan_rx_gcu                 |   492|
|11    |          resource_sharing_control_i                        |resource_sharing_control_94            |    27|
|12    |        \ddr_8to1_16chan_rx_proc[0].signal_rx_rst           |Signal_CrossDomain_93                  |     2|
|13    |      adcb_top_i                                            |adc_top__parameterized0                |    96|
|14    |        \ddr_8to1_16chan_rx_proc[0].chan_rx                 |ddr_8to1_16chan_rx_gcu__parameterized0 |    93|
|15    |        \ddr_8to1_16chan_rx_proc[0].signal_rx_rst           |Signal_CrossDomain_91                  |     2|
|16    |      lmx2581_config                                        |pll_config_89                          |   270|
|17    |        pll_spi                                             |SimpleSPIMaster_90                     |   147|
|18    |  \adu_instances[1].adu_top_wrapper_1                       |adu_top_wrapper__parameterized0        |   869|
|19    |    adu_top_1                                               |ADU_top__parameterized0                |   869|
|20    |      adca_top_i                                            |adc_top__parameterized1                |   507|
|21    |        adc_config_i                                        |adc_config_84                          |    46|
|22    |          \flag_training_done_proc[0].flag_training_done    |Signal_CrossDomain_87                  |     4|
|23    |          \flag_training_start_proc[0].flag_training_start  |Flag_CrossDomain_88                    |     6|
|24    |        \ddr_8to1_16chan_rx_proc[0].chan_rx                 |ddr_8to1_16chan_rx_gcu__parameterized1 |   458|
|25    |          resource_sharing_control_i                        |resource_sharing_control_86            |    27|
|26    |        \ddr_8to1_16chan_rx_proc[0].signal_rx_rst           |Signal_CrossDomain_85                  |     2|
|27    |      adcb_top_i                                            |adc_top__parameterized2                |    92|
|28    |        \ddr_8to1_16chan_rx_proc[0].chan_rx                 |ddr_8to1_16chan_rx_gcu__parameterized2 |    89|
|29    |        \ddr_8to1_16chan_rx_proc[0].signal_rx_rst           |Signal_CrossDomain_83                  |     2|
|30    |      lmx2581_config                                        |pll_config_81                          |   270|
|31    |        pll_spi                                             |SimpleSPIMaster_82                     |   147|
|32    |  \adu_instances[2].adu_top_wrapper_1                       |adu_top_wrapper__parameterized1        |   865|
|33    |    adu_top_1                                               |ADU_top__parameterized1                |   865|
|34    |      adca_top_i                                            |adc_top__parameterized3                |   503|
|35    |        adc_config_i                                        |adc_config                             |    46|
|36    |          \flag_training_done_proc[0].flag_training_done    |Signal_CrossDomain_80                  |     4|
|37    |          \flag_training_start_proc[0].flag_training_start  |Flag_CrossDomain                       |     6|
|38    |        \ddr_8to1_16chan_rx_proc[0].chan_rx                 |ddr_8to1_16chan_rx_gcu__parameterized3 |   454|
|39    |          resource_sharing_control_i                        |resource_sharing_control               |    27|
|40    |        \ddr_8to1_16chan_rx_proc[0].signal_rx_rst           |Signal_CrossDomain_79                  |     2|
|41    |      adcb_top_i                                            |adc_top__parameterized4                |    92|
|42    |        \ddr_8to1_16chan_rx_proc[0].chan_rx                 |ddr_8to1_16chan_rx_gcu__parameterized4 |    89|
|43    |        \ddr_8to1_16chan_rx_proc[0].signal_rx_rst           |Signal_CrossDomain                     |     2|
|44    |      lmx2581_config                                        |pll_config                             |   270|
|45    |        pll_spi                                             |SimpleSPIMaster                        |   147|
|46    |  clk_manager_1                                             |clk_manager                            |     9|
|47    |    clock_generator                                         |clk_wiz                                |     9|
|48    |  dac_config_wrapper_1                                      |dac_config_wrapper                     |   356|
|49    |    dac_config_wrapper_1                                    |dac_config                             |   356|
|50    |      dac_spi                                               |SimpleSPIMaster__parameterized1        |   279|
|51    |  \l1a_time_ready_MCP_b[0].mcp_block_1                      |mcp_block                              |    85|
|52    |    shaper_1                                                |shaper_78                              |    85|
|53    |  \l1a_time_ready_MCP_b[1].mcp_block_1                      |mcp_block_0                            |    85|
|54    |    shaper_1                                                |shaper_77                              |    85|
|55    |  \l1a_time_ready_MCP_b[2].mcp_block_1                      |mcp_block_1                            |    85|
|56    |    shaper_1                                                |shaper                                 |    85|
|57    |  network_interface_i                                       |network_interface                      | 26599|
|58    |    ipbus_ctrl_1                                            |ipbus_ctrl                             |  6707|
|59    |      trans                                                 |transactor                             |  1316|
|60    |        iface                                               |transactor_if                          |   360|
|61    |        sm                                                  |transactor_sm                          |   942|
|62    |      udp_if                                                |UDP_if                                 |  5388|
|63    |        ipbus_rx_ram                                        |udp_DualPortRAM_rx                     |    16|
|64    |        ARP                                                 |udp_build_arp                          |   276|
|65    |        IPADDR                                              |udp_ipaddr_block                       |   187|
|66    |        RARP_block                                          |udp_rarp_block                         |   581|
|67    |        clock_crossing_if                                   |udp_clock_crossing_if                  |    93|
|68    |        internal_ram                                        |udp_DualPortRAM                        |     4|
|69    |        internal_ram_selector                               |udp_buffer_selector                    |    39|
|70    |        internal_ram_shim                                   |udp_rxram_shim                         |    95|
|71    |        ipbus_tx_ram                                        |udp_DualPortRAM_tx                     |    26|
|72    |        payload                                             |udp_build_payload                      |   418|
|73    |        ping                                                |udp_build_ping                         |   241|
|74    |        resend                                              |udp_build_resend                       |    40|
|75    |        rx_byte_sum                                         |udp_byte_sum                           |    89|
|76    |        rx_packet_parser                                    |udp_packet_parser                      |   695|
|77    |        rx_ram_mux                                          |udp_rxram_mux                          |    44|
|78    |        rx_ram_selector                                     |udp_buffer_selector__parameterized0    |   125|
|79    |        rx_reset_block                                      |udp_do_rx_reset                        |    51|
|80    |        rx_transactor                                       |udp_rxtransactor_if                    |     7|
|81    |        status                                              |udp_build_status                       |   327|
|82    |        status_buffer                                       |udp_status_buffer                      |   818|
|83    |        tx_byte_sum                                         |udp_byte_sum_75                        |    76|
|84    |        tx_main                                             |udp_tx_mux                             |   490|
|85    |        tx_ram_selector                                     |udp_buffer_selector__parameterized0_76 |   203|
|86    |        tx_transactor                                       |udp_txtransactor_if                    |   446|
|87    |    payload_1                                               |payload                                | 19727|
|88    |      bin2gray_1                                            |bin2gray                               |    46|
|89    |      ipbus_subsys_i                                        |ipbus_subsys                           | 19392|
|90    |        \daq_instances[0].ipbus_daq_i                       |ipbus_daq                              |   611|
|91    |          funnel_1                                          |funnel_62                              |   567|
|92    |            c_fifo_1                                        |c_fifo_63                              |   267|
|93    |              \cunnings_style.double_flop_r2q               |double_flop_70                         |    27|
|94    |              \cunnings_style.double_flop_w2r               |double_flop_71                         |    27|
|95    |              \cunnings_style.fifomem_1                     |fifomem_72                             |    79|
|96    |              \cunnings_style.rptr_empty_1                  |rptr_empty_73                          |    73|
|97    |              \cunnings_style.wptr_full_1                   |wptr_full_74                           |    61|
|98    |            c_fifo_2                                        |c_fifo__parameterized0_64              |   211|
|99    |              \cunnings_style.double_flop_r2q               |double_flop_65                         |    58|
|100   |              \cunnings_style.double_flop_w2r               |double_flop_66                         |    39|
|101   |              \cunnings_style.fifomem_1                     |fifomem__parameterized0_67             |    36|
|102   |              \cunnings_style.rptr_empty_1                  |rptr_empty_68                          |    27|
|103   |              \cunnings_style.wptr_full_1                   |wptr_full_69                           |    49|
|104   |        \daq_instances[0].l1_cache_i                        |l1_cache                               |   746|
|105   |          edge_detector_1                                   |edge_detector_50                       |     7|
|106   |          \sync_trigger_window[0].synchronizer_1            |synchronizer_51                        |     3|
|107   |          \sync_trigger_window[10].synchronizer_1           |synchronizer_52                        |     3|
|108   |          \sync_trigger_window[1].synchronizer_1            |synchronizer_53                        |     3|
|109   |          \sync_trigger_window[2].synchronizer_1            |synchronizer_54                        |     3|
|110   |          \sync_trigger_window[3].synchronizer_1            |synchronizer_55                        |     3|
|111   |          \sync_trigger_window[4].synchronizer_1            |synchronizer_56                        |     3|
|112   |          \sync_trigger_window[5].synchronizer_1            |synchronizer_57                        |     3|
|113   |          \sync_trigger_window[6].synchronizer_1            |synchronizer_58                        |     3|
|114   |          \sync_trigger_window[7].synchronizer_1            |synchronizer_59                        |     3|
|115   |          \sync_trigger_window[8].synchronizer_1            |synchronizer_60                        |     3|
|116   |          \sync_trigger_window[9].synchronizer_1            |synchronizer_61                        |     3|
|117   |        \daq_instances[1].ipbus_daq_i                       |ipbus_daq_5                            |   611|
|118   |          funnel_1                                          |funnel_37                              |   567|
|119   |            c_fifo_1                                        |c_fifo_38                              |   267|
|120   |              \cunnings_style.double_flop_r2q               |double_flop_45                         |    27|
|121   |              \cunnings_style.double_flop_w2r               |double_flop_46                         |    27|
|122   |              \cunnings_style.fifomem_1                     |fifomem_47                             |    79|
|123   |              \cunnings_style.rptr_empty_1                  |rptr_empty_48                          |    73|
|124   |              \cunnings_style.wptr_full_1                   |wptr_full_49                           |    61|
|125   |            c_fifo_2                                        |c_fifo__parameterized0_39              |   211|
|126   |              \cunnings_style.double_flop_r2q               |double_flop_40                         |    58|
|127   |              \cunnings_style.double_flop_w2r               |double_flop_41                         |    39|
|128   |              \cunnings_style.fifomem_1                     |fifomem__parameterized0_42             |    36|
|129   |              \cunnings_style.rptr_empty_1                  |rptr_empty_43                          |    27|
|130   |              \cunnings_style.wptr_full_1                   |wptr_full_44                           |    49|
|131   |        \daq_instances[1].l1_cache_i                        |l1_cache__parameterized0               |   781|
|132   |          edge_detector_1                                   |edge_detector_25                       |     7|
|133   |          \sync_trigger_window[0].synchronizer_1            |synchronizer_26                        |     3|
|134   |          \sync_trigger_window[10].synchronizer_1           |synchronizer_27                        |     3|
|135   |          \sync_trigger_window[1].synchronizer_1            |synchronizer_28                        |     3|
|136   |          \sync_trigger_window[2].synchronizer_1            |synchronizer_29                        |     3|
|137   |          \sync_trigger_window[3].synchronizer_1            |synchronizer_30                        |     3|
|138   |          \sync_trigger_window[4].synchronizer_1            |synchronizer_31                        |     3|
|139   |          \sync_trigger_window[5].synchronizer_1            |synchronizer_32                        |     3|
|140   |          \sync_trigger_window[6].synchronizer_1            |synchronizer_33                        |     3|
|141   |          \sync_trigger_window[7].synchronizer_1            |synchronizer_34                        |     3|
|142   |          \sync_trigger_window[8].synchronizer_1            |synchronizer_35                        |     3|
|143   |          \sync_trigger_window[9].synchronizer_1            |synchronizer_36                        |     3|
|144   |        \daq_instances[2].ipbus_daq_i                       |ipbus_daq_6                            |   611|
|145   |          funnel_1                                          |funnel                                 |   567|
|146   |            c_fifo_1                                        |c_fifo                                 |   267|
|147   |              \cunnings_style.double_flop_r2q               |double_flop_21                         |    27|
|148   |              \cunnings_style.double_flop_w2r               |double_flop_22                         |    27|
|149   |              \cunnings_style.fifomem_1                     |fifomem                                |    79|
|150   |              \cunnings_style.rptr_empty_1                  |rptr_empty_23                          |    73|
|151   |              \cunnings_style.wptr_full_1                   |wptr_full_24                           |    61|
|152   |            c_fifo_2                                        |c_fifo__parameterized0                 |   211|
|153   |              \cunnings_style.double_flop_r2q               |double_flop                            |    58|
|154   |              \cunnings_style.double_flop_w2r               |double_flop_20                         |    39|
|155   |              \cunnings_style.fifomem_1                     |fifomem__parameterized0                |    36|
|156   |              \cunnings_style.rptr_empty_1                  |rptr_empty                             |    27|
|157   |              \cunnings_style.wptr_full_1                   |wptr_full                              |    49|
|158   |        \daq_instances[2].l1_cache_i                        |l1_cache__parameterized1               |   745|
|159   |          edge_detector_1                                   |edge_detector                          |     7|
|160   |          \sync_trigger_window[0].synchronizer_1            |synchronizer                           |     3|
|161   |          \sync_trigger_window[10].synchronizer_1           |synchronizer_10                        |     3|
|162   |          \sync_trigger_window[1].synchronizer_1            |synchronizer_11                        |     3|
|163   |          \sync_trigger_window[2].synchronizer_1            |synchronizer_12                        |     3|
|164   |          \sync_trigger_window[3].synchronizer_1            |synchronizer_13                        |     3|
|165   |          \sync_trigger_window[4].synchronizer_1            |synchronizer_14                        |     3|
|166   |          \sync_trigger_window[5].synchronizer_1            |synchronizer_15                        |     3|
|167   |          \sync_trigger_window[6].synchronizer_1            |synchronizer_16                        |     3|
|168   |          \sync_trigger_window[7].synchronizer_1            |synchronizer_17                        |     3|
|169   |          \sync_trigger_window[8].synchronizer_1            |synchronizer_18                        |     3|
|170   |          \sync_trigger_window[9].synchronizer_1            |synchronizer_19                        |     3|
|171   |        dsp_readout                                         |dsp_readout                            |    34|
|172   |          ipbus_slave_1                                     |ipbus_dsp_readout_slave                |     3|
|173   |          readout_logic                                     |dsp_readout_logic                      |    31|
|174   |        fifotest1                                           |dsp_loader                             |    70|
|175   |          ipbus_slave_1                                     |ipbus_dsp_loader_slave                 |     4|
|176   |          loader_fifo                                       |EEPROM_FIFO                            |    66|
|177   |        \gen_dsp[0].dspiface                                |dsp_interface__xdcDup__1               |   631|
|178   |          dsp_cntrl                                         |DSP_control__xdcDup__1                 |   576|
|179   |          ipbus_slave_1                                     |ipbus_dsp_iface_slave_9                |    55|
|180   |        \gen_dsp[0].dspsim                                  |dsp_simulator                          |  6657|
|181   |          idma_sim                                          |IDMA_mem__1                            |  6591|
|182   |          ipbus_slave_1                                     |ipbus_dsp_slave_8                      |    22|
|183   |        \gen_dsp[1].dspiface                                |dsp_interface                          |   634|
|184   |          dsp_cntrl                                         |DSP_control                            |   576|
|185   |          ipbus_slave_1                                     |ipbus_dsp_iface_slave                  |    58|
|186   |        \gen_dsp[1].dspsim                                  |dsp_simulator_7                        |  6657|
|187   |          idma_sim                                          |IDMA_mem                               |  6591|
|188   |          ipbus_slave_1                                     |ipbus_dsp_slave                        |    22|
|189   |        ipbus_adu_manager_1                                 |ipbus_adu_manager                      |    35|
|190   |        ipbus_counter_1                                     |ipbus_counter                          |    32|
|191   |        ipbus_fw_data_1                                     |ipbus_fw_data                          |     4|
|192   |        ipbus_merge                                         |merge_top                              |   186|
|193   |          ipbus_slave_1                                     |ipbus_data_merge_slave                 |   101|
|194   |          fifo_cntrl                                        |FIFO_control                           |    85|
|195   |        ipbus_ram_1                                         |ipbus_ram                              |    97|
|196   |        ipbus_test_1                                        |ipbus_test                             |    16|
|197   |        ipbus_trigger_manager_1                             |ipbus_trigger_manager                  |   234|
|198   |  picoblaze_i                                               |picoblaze_top                          |   424|
|199   |    baudrate_gen_1                                          |baudrate_gen                           |    80|
|200   |    kcpsm6_1                                                |kcpsm6                                 |   224|
|201   |    rom_1                                                   |rom                                    |     2|
|202   |    uart_rx6_1                                              |uart_rx6                               |    48|
|203   |    uart_tx6_1                                              |uart_tx6                               |    47|
|204   |  synch_link_i                                              |top_level                              |  1040|
|205   |    Inst_GCU_1588_ptp                                       |GCU_1588_ptp                           |    76|
|206   |      Inst_strobe_rise_edge_detect                          |r_edge_detect_4                        |     3|
|207   |    Inst_tap_control                                        |ttctx_delay_control                    |    44|
|208   |      Inst_brd_idle_rise_edge_detect                        |r_edge_detect_2                        |     4|
|209   |      Inst_brd_reset_rise_edge_detect                       |r_edge_detect_3                        |     4|
|210   |    Inst_ttc_decoder                                        |ttc_decoder_core                       |   559|
|211   |      Inst_AddressedCommandDecoder                          |addressed_command_decoder              |    44|
|212   |      Inst_BrdCommandDecoder                                |BrdCommandDecoder                      |     3|
|213   |      Inst_TTC_register_stack                               |TTC_register_stack                     |    47|
|214   |      Inst_aligned_SR                                       |set_reset_ffd                          |     1|
|215   |      Inst_cdr_to_a_b                                       |cdr2a_b_clk                            |    26|
|216   |      Inst_deserializer                                     |serialb_com                            |   303|
|217   |    Inst_ttc_encoder                                        |ttc_encoder                            |   329|
|218   |      Inst_BrdCommandEncoder                                |BrdCommandEncoder                      |     3|
|219   |      Inst_bmc_generator                                    |bmc_generator                          |    10|
|220   |      Inst_broadcast_frame_maker                            |broadcast_frame_maker                  |    22|
|221   |      Inst_chb_busy_fall_edge_detect                        |f_edge_detect                          |     2|
|222   |      Inst_chb_fsm                                          |chb_shift_ctrl                         |   131|
|223   |        Inst_countdown                                      |countdown                              |    19|
|224   |        Inst_piso_register                                  |piso                                   |    86|
|225   |      Inst_chb_traffic_light                                |chb_traffic_light                      |    56|
|226   |      Inst_long_frame_maker                                 |long_frame_maker                       |    12|
|227   |    ttc_trg_time_1                                          |ttc_trg_time                           |    28|
|228   |      Inst_trigger_rise_edge_detect                         |r_edge_detect                          |     3|
+------+------------------------------------------------------------+---------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:51 ; elapsed = 00:01:55 . Memory (MB): peak = 7048.105 ; gain = 498.820 ; free physical = 4213 ; free virtual = 36366
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 41 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:44 ; elapsed = 00:01:47 . Memory (MB): peak = 7048.105 ; gain = 123.293 ; free physical = 4261 ; free virtual = 36414
Synthesis Optimization Complete : Time (s): cpu = 00:01:51 ; elapsed = 00:01:55 . Memory (MB): peak = 7048.105 ; gain = 498.820 ; free physical = 4261 ; free virtual = 36414
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-454] Reading design checkpoint '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/ip_cores/eth_ip/tri_mode_ethernet_mac_0.dcp' for cell 'network_interface_i/tri_mode_ethernet_mac_0_1'
INFO: [Project 1-454] Reading design checkpoint '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/ip_cores/mac_fifo_axi4/mac_fifo_axi4.dcp' for cell 'network_interface_i/mac_fifo_axi4_1'
INFO: [Project 1-454] Reading design checkpoint '/home/bini/GARFIELD_MOBO/fifo_prj/fifo_prj.srcs/sources_1/ip/channel_fifo/channel_fifo.dcp' for cell 'network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/channel_fifo_i'
INFO: [Project 1-454] Reading design checkpoint '/home/bini/GARFIELD_MOBO/fifo_prj/fifo_prj.srcs/sources_1/ip/global_fifo/global_fifo.dcp' for cell 'network_interface_i/payload_1/ipbus_subsys_i/ipbus_merge/fifo_cntrl/global_fifo_inst'
INFO: [Netlist 29-17] Analyzing 3290 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/bini/GARFIELD_MOBO/fifo_prj/fifo_prj.srcs/sources_1/ip/channel_fifo/channel_fifo.xdc] for cell 'network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/channel_fifo_i/U0'
Finished Parsing XDC File [/home/bini/GARFIELD_MOBO/fifo_prj/fifo_prj.srcs/sources_1/ip/channel_fifo/channel_fifo.xdc] for cell 'network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/channel_fifo_i/U0'
Parsing XDC File [/home/bini/GARFIELD_MOBO/fifo_prj/fifo_prj.srcs/sources_1/ip/channel_fifo/channel_fifo.xdc] for cell 'network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/channel_fifo_i/U0'
Finished Parsing XDC File [/home/bini/GARFIELD_MOBO/fifo_prj/fifo_prj.srcs/sources_1/ip/channel_fifo/channel_fifo.xdc] for cell 'network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/channel_fifo_i/U0'
Parsing XDC File [/home/bini/GARFIELD_MOBO/fifo_prj/fifo_prj.srcs/sources_1/ip/global_fifo/global_fifo.xdc] for cell 'network_interface_i/payload_1/ipbus_subsys_i/ipbus_merge/fifo_cntrl/global_fifo_inst/U0'
Finished Parsing XDC File [/home/bini/GARFIELD_MOBO/fifo_prj/fifo_prj.srcs/sources_1/ip/global_fifo/global_fifo.xdc] for cell 'network_interface_i/payload_1/ipbus_subsys_i/ipbus_merge/fifo_cntrl/global_fifo_inst/U0'
Parsing XDC File [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/ip_cores/mac_fifo_axi4/mac_fifo_axi4/mac_fifo_axi4_early.xdc] for cell 'network_interface_i/mac_fifo_axi4_1'
Finished Parsing XDC File [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/ip_cores/mac_fifo_axi4/mac_fifo_axi4/mac_fifo_axi4_early.xdc] for cell 'network_interface_i/mac_fifo_axi4_1'
Parsing XDC File [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/ip_cores/eth_ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_board.xdc] for cell 'network_interface_i/tri_mode_ethernet_mac_0_1'
Finished Parsing XDC File [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/ip_cores/eth_ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_board.xdc] for cell 'network_interface_i/tri_mode_ethernet_mac_0_1'
Parsing XDC File [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/ip_cores/eth_ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_early.xdc] for cell 'network_interface_i/tri_mode_ethernet_mac_0_1'
Finished Parsing XDC File [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/ip_cores/eth_ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_early.xdc] for cell 'network_interface_i/tri_mode_ethernet_mac_0_1'
Parsing XDC File [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc]
WARNING: [Vivado 12-507] No nets matched 'network_interface_i/payload_1/ipbus_subsys_i/dspiface1/dsp_cntrl/DSP_IAD_int[0]'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:16]
WARNING: [Vivado 12-507] No nets matched 'network_interface_i/payload_1/ipbus_subsys_i/dspiface1/dsp_cntrl/DSP_IAD_int[1]'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:16]
WARNING: [Vivado 12-507] No nets matched 'network_interface_i/payload_1/ipbus_subsys_i/dspiface1/dsp_cntrl/DSP_IAD_int[2]'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:16]
WARNING: [Vivado 12-507] No nets matched 'network_interface_i/payload_1/ipbus_subsys_i/dspiface1/dsp_cntrl/DSP_IAD_int[3]'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:16]
WARNING: [Vivado 12-507] No nets matched 'network_interface_i/payload_1/ipbus_subsys_i/dspiface1/dsp_cntrl/DSP_IAD_int[4]'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:16]
WARNING: [Vivado 12-507] No nets matched 'network_interface_i/payload_1/ipbus_subsys_i/dspiface1/dsp_cntrl/DSP_IAD_int[5]'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:16]
WARNING: [Vivado 12-507] No nets matched 'network_interface_i/payload_1/ipbus_subsys_i/dspiface1/dsp_cntrl/DSP_IAD_int[6]'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:16]
WARNING: [Vivado 12-507] No nets matched 'network_interface_i/payload_1/ipbus_subsys_i/dspiface1/dsp_cntrl/DSP_IAD_int[7]'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:16]
WARNING: [Vivado 12-507] No nets matched 'network_interface_i/payload_1/ipbus_subsys_i/dspiface1/dsp_cntrl/DSP_IAD_int[8]'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:16]
WARNING: [Vivado 12-507] No nets matched 'network_interface_i/payload_1/ipbus_subsys_i/dspiface1/dsp_cntrl/DSP_IAD_int[9]'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:16]
WARNING: [Vivado 12-507] No nets matched 'network_interface_i/payload_1/ipbus_subsys_i/dspiface1/dsp_cntrl/DSP_IAD_int[10]'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:16]
WARNING: [Vivado 12-507] No nets matched 'network_interface_i/payload_1/ipbus_subsys_i/dspiface1/dsp_cntrl/DSP_IAD_int[11]'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:16]
WARNING: [Vivado 12-507] No nets matched 'network_interface_i/payload_1/ipbus_subsys_i/dspiface1/dsp_cntrl/DSP_IAD_int[12]'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:16]
WARNING: [Vivado 12-507] No nets matched 'network_interface_i/payload_1/ipbus_subsys_i/dspiface1/dsp_cntrl/DSP_IAD_int[13]'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:16]
WARNING: [Vivado 12-507] No nets matched 'network_interface_i/payload_1/ipbus_subsys_i/dspiface1/dsp_cntrl/DSP_IAD_int[14]'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:16]
WARNING: [Vivado 12-507] No nets matched 'network_interface_i/payload_1/ipbus_subsys_i/dspiface1/dsp_cntrl/DSP_IAD_int[15]'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:16]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:16]
WARNING: [Vivado 12-507] No nets matched 'network_interface_i/payload_1/ipbus_subsys_i/dspiface1/dsp_cntrl/rcnt[0]'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:20]
WARNING: [Vivado 12-507] No nets matched 'network_interface_i/payload_1/ipbus_subsys_i/dspiface1/dsp_cntrl/rcnt[1]'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:20]
WARNING: [Vivado 12-507] No nets matched 'network_interface_i/payload_1/ipbus_subsys_i/dspiface1/dsp_cntrl/rcnt[2]'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:20]
WARNING: [Vivado 12-507] No nets matched 'network_interface_i/payload_1/ipbus_subsys_i/dspiface1/dsp_cntrl/rcnt[3]'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:20]
WARNING: [Vivado 12-507] No nets matched 'network_interface_i/payload_1/ipbus_subsys_i/dspiface1/dsp_cntrl/rcnt[4]'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:20]
WARNING: [Vivado 12-507] No nets matched 'network_interface_i/payload_1/ipbus_subsys_i/dspiface1/dsp_cntrl/rcnt[5]'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:20]
WARNING: [Vivado 12-507] No nets matched 'network_interface_i/payload_1/ipbus_subsys_i/dspiface1/dsp_cntrl/rcnt[6]'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:20]
WARNING: [Vivado 12-507] No nets matched 'network_interface_i/payload_1/ipbus_subsys_i/dspiface1/dsp_cntrl/rcnt[7]'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:20]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:20]
WARNING: [Vivado 12-507] No nets matched 'network_interface_i/payload_1/ipbus_subsys_i/dspiface1/dsp_cntrl/D_FROM_DSP[0]'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:24]
WARNING: [Vivado 12-507] No nets matched 'network_interface_i/payload_1/ipbus_subsys_i/dspiface1/dsp_cntrl/D_FROM_DSP[1]'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:24]
WARNING: [Vivado 12-507] No nets matched 'network_interface_i/payload_1/ipbus_subsys_i/dspiface1/dsp_cntrl/D_FROM_DSP[2]'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:24]
WARNING: [Vivado 12-507] No nets matched 'network_interface_i/payload_1/ipbus_subsys_i/dspiface1/dsp_cntrl/D_FROM_DSP[3]'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:24]
WARNING: [Vivado 12-507] No nets matched 'network_interface_i/payload_1/ipbus_subsys_i/dspiface1/dsp_cntrl/D_FROM_DSP[4]'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:24]
WARNING: [Vivado 12-507] No nets matched 'network_interface_i/payload_1/ipbus_subsys_i/dspiface1/dsp_cntrl/D_FROM_DSP[5]'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:24]
WARNING: [Vivado 12-507] No nets matched 'network_interface_i/payload_1/ipbus_subsys_i/dspiface1/dsp_cntrl/D_FROM_DSP[6]'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:24]
WARNING: [Vivado 12-507] No nets matched 'network_interface_i/payload_1/ipbus_subsys_i/dspiface1/dsp_cntrl/D_FROM_DSP[7]'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:24]
WARNING: [Vivado 12-507] No nets matched 'network_interface_i/payload_1/ipbus_subsys_i/dspiface1/dsp_cntrl/D_FROM_DSP[8]'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:24]
WARNING: [Vivado 12-507] No nets matched 'network_interface_i/payload_1/ipbus_subsys_i/dspiface1/dsp_cntrl/D_FROM_DSP[9]'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:24]
WARNING: [Vivado 12-507] No nets matched 'network_interface_i/payload_1/ipbus_subsys_i/dspiface1/dsp_cntrl/D_FROM_DSP[10]'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:24]
WARNING: [Vivado 12-507] No nets matched 'network_interface_i/payload_1/ipbus_subsys_i/dspiface1/dsp_cntrl/D_FROM_DSP[11]'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:24]
WARNING: [Vivado 12-507] No nets matched 'network_interface_i/payload_1/ipbus_subsys_i/dspiface1/dsp_cntrl/D_FROM_DSP[12]'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:24]
WARNING: [Vivado 12-507] No nets matched 'network_interface_i/payload_1/ipbus_subsys_i/dspiface1/dsp_cntrl/D_FROM_DSP[13]'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:24]
WARNING: [Vivado 12-507] No nets matched 'network_interface_i/payload_1/ipbus_subsys_i/dspiface1/dsp_cntrl/D_FROM_DSP[14]'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:24]
WARNING: [Vivado 12-507] No nets matched 'network_interface_i/payload_1/ipbus_subsys_i/dspiface1/dsp_cntrl/D_FROM_DSP[15]'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:24]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:24]
WARNING: [Vivado 12-507] No nets matched 'network_interface_i/payload_1/ipbus_subsys_i/dspsim1/idma_sim/address[0]'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'network_interface_i/payload_1/ipbus_subsys_i/dspsim1/idma_sim/address[1]'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'network_interface_i/payload_1/ipbus_subsys_i/dspsim1/idma_sim/address[2]'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'network_interface_i/payload_1/ipbus_subsys_i/dspsim1/idma_sim/address[3]'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'network_interface_i/payload_1/ipbus_subsys_i/dspsim1/idma_sim/address[4]'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'network_interface_i/payload_1/ipbus_subsys_i/dspsim1/idma_sim/address[5]'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'network_interface_i/payload_1/ipbus_subsys_i/dspsim1/idma_sim/address[6]'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'network_interface_i/payload_1/ipbus_subsys_i/dspsim1/idma_sim/address[7]'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:28]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:28]
WARNING: [Vivado 12-507] No nets matched 'network_interface_i/payload_1/ipbus_subsys_i/dspiface1/dsp_cntrl/DSP_AD_bit'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:32]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'network_interface_i/payload_1/ipbus_subsys_i/dspiface1/dsp_cntrl/fifo_wr_en'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:36]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:36]
WARNING: [Vivado 12-507] No nets matched 'network_interface_i/payload_1/ipbus_subsys_i/dspiface1/dsp_cntrl/nIACK'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:40]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:40]
WARNING: [Vivado 12-507] No nets matched 'network_interface_i/payload_1/ipbus_subsys_i/dspiface1/dsp_cntrl/nIAL'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:44]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:44]
WARNING: [Vivado 12-507] No nets matched 'network_interface_i/payload_1/ipbus_subsys_i/dspiface1/dsp_cntrl/nRD_int'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:48]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc:48]
Finished Parsing XDC File [/home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.srcs/constrs_1/new/top_gcu1f3.xdc]
Parsing XDC File [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/ip_cores/mac_fifo_axi4/mac_fifo_axi4/mac_fifo_axi4_late.xdc] for cell 'network_interface_i/mac_fifo_axi4_1'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/ip_cores/mac_fifo_axi4/mac_fifo_axi4_clocks.xdc:59]
Finished Parsing XDC File [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/ip_cores/mac_fifo_axi4/mac_fifo_axi4/mac_fifo_axi4_late.xdc] for cell 'network_interface_i/mac_fifo_axi4_1'
Parsing XDC File [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/ip_cores/eth_ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_late.xdc] for cell 'network_interface_i/tri_mode_ethernet_mac_0_1'
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'U0_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/ip_cores/eth_ip/synth/tri_mode_ethernet_mac_0_clocks.xdc:29]
CRITICAL WARNING: [Timing 38-285] Generated clock U0_rgmii_tx_clk with source pin network_interface_i/tri_mode_ethernet_mac_0_1/U0/rgmii_interface/rgmii_txc_ddr/C does not have a valid master clock or valid waveform. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/ip_cores/eth_ip/synth/tri_mode_ethernet_mac_0_clocks.xdc:56]
Resolution: Check that either a master clock has been defined on the source pin of the generated clock or that a clock reaches that source pin. The waveform of the master clock must be valid.
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance gtx_clk]'. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/ip_cores/eth_ip/synth/tri_mode_ethernet_mac_0_clocks.xdc:56]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/ip_cores/eth_ip/synth/tri_mode_ethernet_mac_0_clocks.xdc:56]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-rise_from [get_clocks -of_objects [get_ports -scoped_to_current_instance gtx_clk]]'. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/ip_cores/eth_ip/synth/tri_mode_ethernet_mac_0_clocks.xdc:56]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance gtx_clk]'. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/ip_cores/eth_ip/synth/tri_mode_ethernet_mac_0_clocks.xdc:57]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/ip_cores/eth_ip/synth/tri_mode_ethernet_mac_0_clocks.xdc:57]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-fall_from [get_clocks -of_objects [get_ports -scoped_to_current_instance gtx_clk]]'. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/ip_cores/eth_ip/synth/tri_mode_ethernet_mac_0_clocks.xdc:57]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance gtx_clk]'. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/ip_cores/eth_ip/synth/tri_mode_ethernet_mac_0_clocks.xdc:58]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/ip_cores/eth_ip/synth/tri_mode_ethernet_mac_0_clocks.xdc:58]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-rise_from [get_clocks -of_objects [get_ports -scoped_to_current_instance gtx_clk]]'. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/ip_cores/eth_ip/synth/tri_mode_ethernet_mac_0_clocks.xdc:58]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance gtx_clk]'. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/ip_cores/eth_ip/synth/tri_mode_ethernet_mac_0_clocks.xdc:59]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/ip_cores/eth_ip/synth/tri_mode_ethernet_mac_0_clocks.xdc:59]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-fall_from [get_clocks -of_objects [get_ports -scoped_to_current_instance gtx_clk]]'. [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/ip_cores/eth_ip/synth/tri_mode_ethernet_mac_0_clocks.xdc:59]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/src/ip_cores/eth_ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_late.xdc] for cell 'network_interface_i/tri_mode_ethernet_mac_0_1'
Parsing XDC File [/home/bini/GARFIELD_MOBO/fifo_prj/fifo_prj.srcs/sources_1/ip/channel_fifo/channel_fifo_clocks.xdc] for cell 'network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/channel_fifo_i/U0'
Finished Parsing XDC File [/home/bini/GARFIELD_MOBO/fifo_prj/fifo_prj.srcs/sources_1/ip/channel_fifo/channel_fifo_clocks.xdc] for cell 'network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/channel_fifo_i/U0'
Parsing XDC File [/home/bini/GARFIELD_MOBO/fifo_prj/fifo_prj.srcs/sources_1/ip/channel_fifo/channel_fifo_clocks.xdc] for cell 'network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/channel_fifo_i/U0'
Finished Parsing XDC File [/home/bini/GARFIELD_MOBO/fifo_prj/fifo_prj.srcs/sources_1/ip/channel_fifo/channel_fifo_clocks.xdc] for cell 'network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/channel_fifo_i/U0'
Parsing XDC File [/home/bini/GARFIELD_MOBO/fifo_prj/fifo_prj.srcs/sources_1/ip/global_fifo/global_fifo_clocks.xdc] for cell 'network_interface_i/payload_1/ipbus_subsys_i/ipbus_merge/fifo_cntrl/global_fifo_inst/U0'
Finished Parsing XDC File [/home/bini/GARFIELD_MOBO/fifo_prj/fifo_prj.srcs/sources_1/ip/global_fifo/global_fifo_clocks.xdc] for cell 'network_interface_i/payload_1/ipbus_subsys_i/ipbus_merge/fifo_cntrl/global_fifo_inst/U0'
Sourcing Tcl File [/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/channel_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/channel_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/channel_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/channel_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/channel_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/channel_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/channel_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/channel_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'network_interface_i/payload_1/ipbus_subsys_i/ipbus_merge/fifo_cntrl/global_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'network_interface_i/payload_1/ipbus_subsys_i/ipbus_merge/fifo_cntrl/global_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'network_interface_i/payload_1/ipbus_subsys_i/ipbus_merge/fifo_cntrl/global_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'network_interface_i/payload_1/ipbus_subsys_i/ipbus_merge/fifo_cntrl/global_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-6' is a duplicate and will not be added again. [/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:23]
Finished Sourcing Tcl File [/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/channel_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/channel_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/channel_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/channel_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/channel_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/channel_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/channel_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/channel_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'network_interface_i/payload_1/ipbus_subsys_i/ipbus_merge/fifo_cntrl/global_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'network_interface_i/payload_1/ipbus_subsys_i/ipbus_merge/fifo_cntrl/global_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'network_interface_i/payload_1/ipbus_subsys_i/ipbus_merge/fifo_cntrl/global_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'network_interface_i/payload_1/ipbus_subsys_i/ipbus_merge/fifo_cntrl/global_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'network_interface_i/mac_fifo_axi4_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/channel_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/channel_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/channel_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/channel_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/channel_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/channel_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/channel_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/channel_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'network_interface_i/payload_1/ipbus_subsys_i/ipbus_merge/fifo_cntrl/global_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'network_interface_i/payload_1/ipbus_subsys_i/ipbus_merge/fifo_cntrl/global_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'network_interface_i/payload_1/ipbus_subsys_i/ipbus_merge/fifo_cntrl/global_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/home/bini/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'network_interface_i/payload_1/ipbus_subsys_i/ipbus_merge/fifo_cntrl/global_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
INFO: [Opt 31-138] Pushed 9 inverter(s) to 84 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 7540.547 ; gain = 0.000 ; free physical = 3822 ; free virtual = 35976
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 413 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 10 instances
  BUFGCE => BUFGCTRL: 6 instances
  FD => FDRE: 83 instances
  FDR => FDRE: 30 instances
  IBUFGDS => IBUFDS: 6 instances
  LD => LDCE: 149 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 69 instances
  MMCME2_BASE => MMCME2_ADV: 4 instances
  RAM16X1S => RAM32X1S (RAMS32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 6 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
1262 Infos, 666 Warnings, 14 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:12 ; elapsed = 00:02:08 . Memory (MB): peak = 7582.078 ; gain = 1032.797 ; free physical = 3811 ; free virtual = 35970
# write_checkpoint -force $outputDir/post_synth.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 7582.078 ; gain = 0.000 ; free physical = 3811 ; free virtual = 35972
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 7590.082 ; gain = 0.000 ; free physical = 3806 ; free virtual = 35971
INFO: [Common 17-1381] The checkpoint '/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/results/post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 7590.082 ; gain = 8.004 ; free physical = 3846 ; free virtual = 36006
/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/results/post_synth.dcp
update_compile_order -fileset sources_1
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clk_manager_1/clock_generator/clk_out5 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {network_interface_i/payload_1/ipbus_subsys_i/ipbus_merge/ipbus_slave_1/FIFO_DATA_wr[0]} {network_interface_i/payload_1/ipbus_subsys_i/ipbus_merge/ipbus_slave_1/FIFO_DATA_wr[1]} {network_interface_i/payload_1/ipbus_subsys_i/ipbus_merge/ipbus_slave_1/FIFO_DATA_wr[2]} {network_interface_i/payload_1/ipbus_subsys_i/ipbus_merge/ipbus_slave_1/FIFO_DATA_wr[3]} {network_interface_i/payload_1/ipbus_subsys_i/ipbus_merge/ipbus_slave_1/FIFO_DATA_wr[4]} {network_interface_i/payload_1/ipbus_subsys_i/ipbus_merge/ipbus_slave_1/FIFO_DATA_wr[5]} {network_interface_i/payload_1/ipbus_subsys_i/ipbus_merge/ipbus_slave_1/FIFO_DATA_wr[6]} {network_interface_i/payload_1/ipbus_subsys_i/ipbus_merge/ipbus_slave_1/FIFO_DATA_wr[7]} {network_interface_i/payload_1/ipbus_subsys_i/ipbus_merge/ipbus_slave_1/FIFO_DATA_wr[8]} {network_interface_i/payload_1/ipbus_subsys_i/ipbus_merge/ipbus_slave_1/FIFO_DATA_wr[9]} {network_interface_i/payload_1/ipbus_subsys_i/ipbus_merge/ipbus_slave_1/FIFO_DATA_wr[10]} {network_interface_i/payload_1/ipbus_subsys_i/ipbus_merge/ipbus_slave_1/FIFO_DATA_wr[11]} {network_interface_i/payload_1/ipbus_subsys_i/ipbus_merge/ipbus_slave_1/FIFO_DATA_wr[12]} {network_interface_i/payload_1/ipbus_subsys_i/ipbus_merge/ipbus_slave_1/FIFO_DATA_wr[13]} {network_interface_i/payload_1/ipbus_subsys_i/ipbus_merge/ipbus_slave_1/FIFO_DATA_wr[14]} {network_interface_i/payload_1/ipbus_subsys_i/ipbus_merge/ipbus_slave_1/FIFO_DATA_wr[15]} {network_interface_i/payload_1/ipbus_subsys_i/ipbus_merge/ipbus_slave_1/FIFO_DATA_wr[16]} {network_interface_i/payload_1/ipbus_subsys_i/ipbus_merge/ipbus_slave_1/FIFO_DATA_wr[17]} {network_interface_i/payload_1/ipbus_subsys_i/ipbus_merge/ipbus_slave_1/FIFO_DATA_wr[18]} {network_interface_i/payload_1/ipbus_subsys_i/ipbus_merge/ipbus_slave_1/FIFO_DATA_wr[19]} {network_interface_i/payload_1/ipbus_subsys_i/ipbus_merge/ipbus_slave_1/FIFO_DATA_wr[20]} {network_interface_i/payload_1/ipbus_subsys_i/ipbus_merge/ipbus_slave_1/FIFO_DATA_wr[21]} {network_interface_i/payload_1/ipbus_subsys_i/ipbus_merge/ipbus_slave_1/FIFO_DATA_wr[22]} {network_interface_i/payload_1/ipbus_subsys_i/ipbus_merge/ipbus_slave_1/FIFO_DATA_wr[23]} {network_interface_i/payload_1/ipbus_subsys_i/ipbus_merge/ipbus_slave_1/FIFO_DATA_wr[24]} {network_interface_i/payload_1/ipbus_subsys_i/ipbus_merge/ipbus_slave_1/FIFO_DATA_wr[25]} {network_interface_i/payload_1/ipbus_subsys_i/ipbus_merge/ipbus_slave_1/FIFO_DATA_wr[26]} {network_interface_i/payload_1/ipbus_subsys_i/ipbus_merge/ipbus_slave_1/FIFO_DATA_wr[27]} {network_interface_i/payload_1/ipbus_subsys_i/ipbus_merge/ipbus_slave_1/FIFO_DATA_wr[28]} {network_interface_i/payload_1/ipbus_subsys_i/ipbus_merge/ipbus_slave_1/FIFO_DATA_wr[29]} {network_interface_i/payload_1/ipbus_subsys_i/ipbus_merge/ipbus_slave_1/FIFO_DATA_wr[30]} {network_interface_i/payload_1/ipbus_subsys_i/ipbus_merge/ipbus_slave_1/FIFO_DATA_wr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/D_FROM_DSP[0]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/D_FROM_DSP[1]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/D_FROM_DSP[2]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/D_FROM_DSP[3]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/D_FROM_DSP[4]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/D_FROM_DSP[5]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/D_FROM_DSP[6]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/D_FROM_DSP[7]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/D_FROM_DSP[8]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/D_FROM_DSP[9]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/D_FROM_DSP[10]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/D_FROM_DSP[11]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/D_FROM_DSP[12]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/D_FROM_DSP[13]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/D_FROM_DSP[14]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/D_FROM_DSP[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/D_FROM_DSP[0]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/D_FROM_DSP[1]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/D_FROM_DSP[2]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/D_FROM_DSP[3]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/D_FROM_DSP[4]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/D_FROM_DSP[5]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/D_FROM_DSP[6]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/D_FROM_DSP[7]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/D_FROM_DSP[8]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/D_FROM_DSP[9]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/D_FROM_DSP[10]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/D_FROM_DSP[11]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/D_FROM_DSP[12]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/D_FROM_DSP[13]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/D_FROM_DSP[14]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/D_FROM_DSP[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspsim/idma_sim/address[0]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspsim/idma_sim/address[1]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspsim/idma_sim/address[2]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspsim/idma_sim/address[3]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspsim/idma_sim/address[4]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspsim/idma_sim/address[5]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspsim/idma_sim/address[6]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspsim/idma_sim/address[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/rcnt[0]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/rcnt[1]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/rcnt[2]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/rcnt[3]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/rcnt[4]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/rcnt[5]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/rcnt[6]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/rcnt[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/DSP_IAD_int[0]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/DSP_IAD_int[1]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/DSP_IAD_int[2]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/DSP_IAD_int[3]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/DSP_IAD_int[4]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/DSP_IAD_int[5]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/DSP_IAD_int[6]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/DSP_IAD_int[7]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/DSP_IAD_int[8]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/DSP_IAD_int[9]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/DSP_IAD_int[10]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/DSP_IAD_int[11]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/DSP_IAD_int[12]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/DSP_IAD_int[13]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/DSP_IAD_int[14]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/DSP_IAD_int[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/rcnt[0]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/rcnt[1]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/rcnt[2]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/rcnt[3]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/rcnt[4]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/rcnt[5]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/rcnt[6]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/rcnt[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/DSP_IAD_int[0]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/DSP_IAD_int[1]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/DSP_IAD_int[2]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/DSP_IAD_int[3]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/DSP_IAD_int[4]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/DSP_IAD_int[5]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/DSP_IAD_int[6]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/DSP_IAD_int[7]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/DSP_IAD_int[8]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/DSP_IAD_int[9]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/DSP_IAD_int[10]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/DSP_IAD_int[11]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/DSP_IAD_int[12]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/DSP_IAD_int[13]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/DSP_IAD_int[14]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/DSP_IAD_int[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspsim/idma_sim/address[0]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspsim/idma_sim/address[1]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspsim/idma_sim/address[2]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspsim/idma_sim/address[3]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspsim/idma_sim/address[4]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspsim/idma_sim/address[5]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspsim/idma_sim/address[6]} {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspsim/idma_sim/address[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/DSP_AD_bit} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/DSP_AD_bit} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list network_interface_i/payload_1/ipbus_subsys_i/ipbus_merge/ipbus_slave_1/fifo_wr ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/fifo_wr_en} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/fifo_wr_en} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/nIACK} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/nIACK} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/nIAL} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/nIAL} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/nRD_int} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[1].dspiface/dsp_cntrl/nRD_int} ]]
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3.1
  **** Build date : Mar 26 2019-04:36:14
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/0000100aa8ae01
set_property PROGRAM.FILE {/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/results/firmware_01.bit} [get_hw_devices xc7k325t_1]
set_property PROBES.FILE {/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/debug_probes.ltx} [get_hw_devices xc7k325t_1]
set_property FULL_PROBES.FILE {/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/debug_probes.ltx} [get_hw_devices xc7k325t_1]
current_hw_device [get_hw_devices xc6slx25_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc6slx25_0] 0]
INFO: [Labtools 27-1434] Device xc6slx25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
current_hw_device [get_hw_devices xc7k325t_1]
refresh_hw_device [lindex [get_hw_devices xc7k325t_1] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-3222] Mismatch between the design programmed into the device xc7k325t (JTAG device index = 1) and the probes file(s) /home/bini/GARFIELD_MOBO/Firmware_GCU1F3/debug_probes.ltx.
 The hw_probe  in the probes file has port index 18. This port does not exist in the ILA core at location (uuid_23E7D65A79BC59F7BC47406C1714DFAE).
set_property PROBES.FILE {/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/debug_probes.ltx} [get_hw_devices xc7k325t_1]
set_property FULL_PROBES.FILE {/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/debug_probes.ltx} [get_hw_devices xc7k325t_1]
set_property PROGRAM.FILE {/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/results/firmware_01.bit} [get_hw_devices xc7k325t_1]
program_hw_devices [get_hw_devices xc7k325t_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 8333.977 ; gain = 0.000 ; free physical = 2853 ; free virtual = 35055
refresh_hw_device [lindex [get_hw_devices xc7k325t_1] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes {network_interface_i/payload_1/ipbus_subsys_i/gen_dsp[0].dspiface/dsp_cntrl/DSP_AD_bit} -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes network_interface_i/payload_1/ipbus_subsys_i/ipbus_merge/ipbus_slave_1/fifo_wr -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_1] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-Jul-21 18:15:08
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_1] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-Jul-21 18:15:43
INFO: [Labtools 27-3304] ILA Waveform data saved to file /home/bini/GARFIELD_MOBO/Vivado_prj/Vivado_prj.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/0000100aa8ae01
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-DLC9LP-0000100aa8ae01" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 8580.531 ; gain = 0.000 ; free physical = 3027 ; free virtual = 35031
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/0000100aa8ae01
set_property PROGRAM.FILE {/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/results/firmware_01.bit} [get_hw_devices xc7k325t_1]
set_property PROBES.FILE {/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/debug_probes.ltx} [get_hw_devices xc7k325t_1]
set_property FULL_PROBES.FILE {/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/debug_probes.ltx} [get_hw_devices xc7k325t_1]
current_hw_device [get_hw_devices xc6slx25_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc6slx25_0] 0]
INFO: [Labtools 27-1434] Device xc6slx25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
current_hw_device [get_hw_devices xc7k325t_1]
refresh_hw_device [lindex [get_hw_devices xc7k325t_1] 0]
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/debug_probes.ltx} [get_hw_devices xc7k325t_1]
set_property FULL_PROBES.FILE {/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/debug_probes.ltx} [get_hw_devices xc7k325t_1]
set_property PROGRAM.FILE {/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/results/firmware_01.bit} [get_hw_devices xc7k325t_1]
program_hw_devices [get_hw_devices xc7k325t_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 8580.531 ; gain = 0.000 ; free physical = 3036 ; free virtual = 35040
refresh_hw_device [lindex [get_hw_devices xc7k325t_1] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_1] -filter {CELL_NAME=~"u_ila_0"}]]
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/0000100aa8ae01
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
connect_hw_server: Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:07 . Memory (MB): peak = 8580.531 ; gain = 0.000 ; free physical = 1122 ; free virtual = 33787
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/0000100aa8ae01
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Xilinx/0000100aa8ae01.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
INFO: [Labtools 27-1434] Device xc6slx25 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROGRAM.FILE {/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/results/firmware_01.bit} [get_hw_devices xc7k325t_1]
set_property PROBES.FILE {/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/debug_probes.ltx} [get_hw_devices xc7k325t_1]
set_property FULL_PROBES.FILE {/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/debug_probes.ltx} [get_hw_devices xc7k325t_1]
refresh_hw_device [lindex [get_hw_devices xc7k325t_1] 0]
INFO: [Labtools 27-1435] Device xc7k325t (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/debug_probes.ltx} [get_hw_devices xc7k325t_1]
set_property FULL_PROBES.FILE {/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/debug_probes.ltx} [get_hw_devices xc7k325t_1]
set_property PROGRAM.FILE {/home/bini/GARFIELD_MOBO/Firmware_GCU1F3/results/firmware_01.bit} [get_hw_devices xc7k325t_1]
program_hw_devices [get_hw_devices xc7k325t_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 8580.531 ; gain = 0.000 ; free physical = 1109 ; free virtual = 33778
refresh_hw_device [lindex [get_hw_devices xc7k325t_1] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_1] -filter {CELL_NAME=~"u_ila_0"}]]
