
*** Running vivado
    with args -log Calculadora.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Calculadora.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Calculadora.tcl -notrace
Command: synth_design -top Calculadora -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31950 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1376.184 ; gain = 69.914 ; free physical = 1081 ; free virtual = 2387
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Calculadora' [/home/axel/Documentos/Calculadora/Calculadora.vhd:51]
WARNING: [Synth 8-614] signal 'posicion' is read in the process but is not in the sensitivity list [/home/axel/Documentos/Calculadora/Calculadora.vhd:73]
WARNING: [Synth 8-614] signal 'numero' is read in the process but is not in the sensitivity list [/home/axel/Documentos/Calculadora/Calculadora.vhd:73]
WARNING: [Synth 8-614] signal 'n1' is read in the process but is not in the sensitivity list [/home/axel/Documentos/Calculadora/Calculadora.vhd:73]
WARNING: [Synth 8-614] signal 'n2' is read in the process but is not in the sensitivity list [/home/axel/Documentos/Calculadora/Calculadora.vhd:73]
WARNING: [Synth 8-614] signal 'n3' is read in the process but is not in the sensitivity list [/home/axel/Documentos/Calculadora/Calculadora.vhd:73]
WARNING: [Synth 8-614] signal 'n4' is read in the process but is not in the sensitivity list [/home/axel/Documentos/Calculadora/Calculadora.vhd:73]
WARNING: [Synth 8-614] signal 'n5' is read in the process but is not in the sensitivity list [/home/axel/Documentos/Calculadora/Calculadora.vhd:73]
WARNING: [Synth 8-614] signal 'numeroMostrar' is read in the process but is not in the sensitivity list [/home/axel/Documentos/Calculadora/Calculadora.vhd:73]
WARNING: [Synth 8-614] signal 'shd1' is read in the process but is not in the sensitivity list [/home/axel/Documentos/Calculadora/Calculadora.vhd:73]
WARNING: [Synth 8-614] signal 'presiono' is read in the process but is not in the sensitivity list [/home/axel/Documentos/Calculadora/Calculadora.vhd:73]
WARNING: [Synth 8-614] signal 'op1' is read in the process but is not in the sensitivity list [/home/axel/Documentos/Calculadora/Calculadora.vhd:73]
WARNING: [Synth 8-614] signal 'op2' is read in the process but is not in the sensitivity list [/home/axel/Documentos/Calculadora/Calculadora.vhd:73]
WARNING: [Synth 8-614] signal 'calc1' is read in the process but is not in the sensitivity list [/home/axel/Documentos/Calculadora/Calculadora.vhd:73]
WARNING: [Synth 8-614] signal 'calc2' is read in the process but is not in the sensitivity list [/home/axel/Documentos/Calculadora/Calculadora.vhd:73]
WARNING: [Synth 8-614] signal 'res' is read in the process but is not in the sensitivity list [/home/axel/Documentos/Calculadora/Calculadora.vhd:73]
WARNING: [Synth 8-614] signal 'total' is read in the process but is not in the sensitivity list [/home/axel/Documentos/Calculadora/Calculadora.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'Calculadora' (1#1) [/home/axel/Documentos/Calculadora/Calculadora.vhd:51]
WARNING: [Synth 8-3917] design Calculadora has port displays[3] driven by constant 1
WARNING: [Synth 8-3917] design Calculadora has port displays[2] driven by constant 1
WARNING: [Synth 8-3917] design Calculadora has port displays[1] driven by constant 1
WARNING: [Synth 8-3917] design Calculadora has port displays[0] driven by constant 0
WARNING: [Synth 8-3331] design Calculadora has unconnected port reloj
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1422.934 ; gain = 116.664 ; free physical = 1087 ; free virtual = 2396
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1422.934 ; gain = 116.664 ; free physical = 1087 ; free virtual = 2395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1422.934 ; gain = 116.664 ; free physical = 1087 ; free virtual = 2395
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/axel/Documentos/Calculadora/cst_Calculadora.xdc]
Finished Parsing XDC File [/home/axel/Documentos/Calculadora/cst_Calculadora.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/axel/Documentos/Calculadora/cst_Calculadora.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Calculadora_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Calculadora_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1728.340 ; gain = 0.000 ; free physical = 813 ; free virtual = 2153
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1728.340 ; gain = 0.000 ; free physical = 813 ; free virtual = 2153
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1728.340 ; gain = 0.000 ; free physical = 813 ; free virtual = 2153
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1728.340 ; gain = 0.000 ; free physical = 813 ; free virtual = 2153
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1728.340 ; gain = 422.070 ; free physical = 878 ; free virtual = 2218
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1728.340 ; gain = 422.070 ; free physical = 878 ; free virtual = 2217
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1728.340 ; gain = 422.070 ; free physical = 879 ; free virtual = 2219
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/axel/Documentos/Calculadora/Calculadora.vhd:75]
INFO: [Synth 8-5587] ROM size for "shd1" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5545] ROM "op1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'leds_reg' [/home/axel/Documentos/Calculadora/Calculadora.vhd:106]
WARNING: [Synth 8-327] inferring latch for variable 'shd1_reg' [/home/axel/Documentos/Calculadora/Calculadora.vhd:94]
WARNING: [Synth 8-327] inferring latch for variable 'numeroMostrar_reg' [/home/axel/Documentos/Calculadora/Calculadora.vhd:86]
WARNING: [Synth 8-327] inferring latch for variable 'n1_reg' [/home/axel/Documentos/Calculadora/Calculadora.vhd:77]
WARNING: [Synth 8-327] inferring latch for variable 'n2_reg' [/home/axel/Documentos/Calculadora/Calculadora.vhd:78]
WARNING: [Synth 8-327] inferring latch for variable 'n3_reg' [/home/axel/Documentos/Calculadora/Calculadora.vhd:79]
WARNING: [Synth 8-327] inferring latch for variable 'n4_reg' [/home/axel/Documentos/Calculadora/Calculadora.vhd:80]
WARNING: [Synth 8-327] inferring latch for variable 'n5_reg' [/home/axel/Documentos/Calculadora/Calculadora.vhd:81]
WARNING: [Synth 8-327] inferring latch for variable 'total_reg' [/home/axel/Documentos/Calculadora/Calculadora.vhd:135]
WARNING: [Synth 8-327] inferring latch for variable 'res_reg' [/home/axel/Documentos/Calculadora/Calculadora.vhd:115]
WARNING: [Synth 8-327] inferring latch for variable 'calc1_reg' [/home/axel/Documentos/Calculadora/Calculadora.vhd:120]
WARNING: [Synth 8-327] inferring latch for variable 'calc2_reg' [/home/axel/Documentos/Calculadora/Calculadora.vhd:128]
WARNING: [Synth 8-327] inferring latch for variable 'presiono_reg' [/home/axel/Documentos/Calculadora/Calculadora.vhd:108]
WARNING: [Synth 8-327] inferring latch for variable 'op1_reg' [/home/axel/Documentos/Calculadora/Calculadora.vhd:109]
WARNING: [Synth 8-327] inferring latch for variable 'op2_reg' [/home/axel/Documentos/Calculadora/Calculadora.vhd:112]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 1728.340 ; gain = 422.070 ; free physical = 869 ; free virtual = 2209
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 9     
	   7 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Calculadora 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 9     
	   7 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "op1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "O110" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design Calculadora has port displays[3] driven by constant 1
WARNING: [Synth 8-3917] design Calculadora has port displays[2] driven by constant 1
WARNING: [Synth 8-3917] design Calculadora has port displays[1] driven by constant 1
WARNING: [Synth 8-3917] design Calculadora has port displays[0] driven by constant 0
WARNING: [Synth 8-3331] design Calculadora has unconnected port reloj
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1728.340 ; gain = 422.070 ; free physical = 871 ; free virtual = 2215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 1728.340 ; gain = 422.070 ; free physical = 755 ; free virtual = 2106
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 1728.340 ; gain = 422.070 ; free physical = 755 ; free virtual = 2106
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 1729.348 ; gain = 423.078 ; free physical = 753 ; free virtual = 2105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 1729.348 ; gain = 423.078 ; free physical = 753 ; free virtual = 2104
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 1729.348 ; gain = 423.078 ; free physical = 753 ; free virtual = 2104
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 1729.348 ; gain = 423.078 ; free physical = 753 ; free virtual = 2104
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 1729.348 ; gain = 423.078 ; free physical = 753 ; free virtual = 2104
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 1729.348 ; gain = 423.078 ; free physical = 753 ; free virtual = 2104
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 1729.348 ; gain = 423.078 ; free physical = 753 ; free virtual = 2104
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT2   |     2|
|4     |LUT3   |    10|
|5     |LUT4   |     8|
|6     |LUT5   |    46|
|7     |LUT6   |    42|
|8     |LD     |   100|
|9     |IBUF   |    13|
|10    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   241|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 1729.348 ; gain = 423.078 ; free physical = 753 ; free virtual = 2104
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1729.348 ; gain = 117.672 ; free physical = 807 ; free virtual = 2158
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 1729.355 ; gain = 423.078 ; free physical = 807 ; free virtual = 2158
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 108 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1735.348 ; gain = 0.000 ; free physical = 748 ; free virtual = 2100
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 100 instances were transformed.
  LD => LDCE: 100 instances

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 1735.348 ; gain = 429.164 ; free physical = 805 ; free virtual = 2157
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1735.348 ; gain = 0.000 ; free physical = 805 ; free virtual = 2158
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/axel/Documentos/Calculadora/Calculadora.runs/synth_1/Calculadora.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Calculadora_utilization_synth.rpt -pb Calculadora_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May  1 12:32:33 2019...
