
*** Running vivado
    with args -log Voice_Scope_TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Voice_Scope_TOP.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Voice_Scope_TOP.tcl -notrace
Command: synth_design -top Voice_Scope_TOP -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3152 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 356.926 ; gain = 99.590
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Voice_Scope_TOP' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Voice_Scope_TOP.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (1#1) [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_30hz' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/clk_30hz.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_30hz' (2#1) [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/clk_30hz.v:6]
INFO: [Synth 8-6157] synthesizing module 'Voice_Capturer' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Voice_Capturer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Voice_Capturer' (3#1) [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Voice_Capturer.v:23]
INFO: [Synth 8-6157] synthesizing module 'Freq_Counter' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Freq_Counter.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Freq_Counter' (4#1) [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Freq_Counter.v:5]
WARNING: [Synth 8-689] width (12) of port connection 'wave_sample_raw' does not match port width (14) of module 'Freq_Counter' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Voice_Scope_TOP.v:73]
INFO: [Synth 8-6157] synthesizing module 'Sound_Lvl_Converter' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Sound_Lvl_Converter.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Sound_Lvl_Converter.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Sound_Lvl_Converter' (5#1) [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Sound_Lvl_Converter.v:9]
WARNING: [Synth 8-689] width (14) of port connection 'freq' does not match port width (12) of module 'Sound_Lvl_Converter' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Voice_Scope_TOP.v:79]
INFO: [Synth 8-6157] synthesizing module 'Mouse_Controller' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mouse_Controller.v:23]
INFO: [Synth 8-638] synthesizing module 'MouseCtl' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/MouseCtl.vhd:208]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter CHECK_PERIOD_MS bound to: 500 - type: integer 
	Parameter TIMEOUT_PERIOD_MS bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'Ps2Interface' declared at 'D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Ps2Interface.vhd:152' bound to instance 'Inst_Ps2Interface' of component 'Ps2Interface' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/MouseCtl.vhd:370]
INFO: [Synth 8-638] synthesizing module 'Ps2Interface' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Ps2Interface.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'Ps2Interface' (6#1) [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Ps2Interface.vhd:180]
WARNING: [Synth 8-6014] Unused sequential element inc_reg was removed.  [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/MouseCtl.vhd:451]
WARNING: [Synth 8-6014] Unused sequential element x_inter_reg was removed.  [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/MouseCtl.vhd:457]
WARNING: [Synth 8-6014] Unused sequential element inc_reg was removed.  [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/MouseCtl.vhd:515]
WARNING: [Synth 8-6014] Unused sequential element y_inter_reg was removed.  [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/MouseCtl.vhd:521]
INFO: [Synth 8-256] done synthesizing module 'MouseCtl' (7#1) [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/MouseCtl.vhd:208]
WARNING: [Synth 8-350] instance 'mc' of module 'MouseCtl' requires 16 connections, but only 8 given [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mouse_Controller.v:34]
INFO: [Synth 8-6155] done synthesizing module 'Mouse_Controller' (8#1) [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mouse_Controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mode_Selector' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:7]
INFO: [Synth 8-6157] synthesizing module 'Button_Pulser' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Button_Pulser.v:23]
INFO: [Synth 8-6157] synthesizing module 'posE_dff' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/posE_dff.v:4]
INFO: [Synth 8-6155] done synthesizing module 'posE_dff' (9#1) [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/posE_dff.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Button_Pulser' (10#1) [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Button_Pulser.v:23]
INFO: [Synth 8-6157] synthesizing module 'SEG_Decoder' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/SEG_Decoder.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/SEG_Decoder.v:27]
WARNING: [Synth 8-6014] Unused sequential element PRINT_reg was removed.  [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/SEG_Decoder.v:20]
INFO: [Synth 8-6155] done synthesizing module 'SEG_Decoder' (11#1) [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/SEG_Decoder.v:7]
WARNING: [Synth 8-6090] variable 'display1Hz' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:267]
WARNING: [Synth 8-6090] variable 'display1Hz' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:296]
WARNING: [Synth 8-6090] variable 'display1Hz' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:301]
WARNING: [Synth 8-6090] variable 'display1Hz' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:324]
WARNING: [Synth 8-6090] variable 'display1Hz' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:329]
WARNING: [Synth 8-6090] variable 'display1Hz' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:352]
WARNING: [Synth 8-6090] variable 'display1Hz' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:357]
INFO: [Synth 8-155] case statement is not full and has no default [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:379]
WARNING: [Synth 8-6090] variable 'word0' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:401]
WARNING: [Synth 8-6090] variable 'word1' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:401]
WARNING: [Synth 8-6090] variable 'word2' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:401]
WARNING: [Synth 8-6090] variable 'word3' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:401]
WARNING: [Synth 8-6090] variable 'word0' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:404]
WARNING: [Synth 8-6090] variable 'word1' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:404]
WARNING: [Synth 8-6090] variable 'word2' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:404]
WARNING: [Synth 8-6090] variable 'word3' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:404]
WARNING: [Synth 8-6090] variable 'word0' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:407]
WARNING: [Synth 8-6090] variable 'word1' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:407]
WARNING: [Synth 8-6090] variable 'word2' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:407]
WARNING: [Synth 8-6090] variable 'word3' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:407]
WARNING: [Synth 8-6090] variable 'word0' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:410]
WARNING: [Synth 8-6090] variable 'word1' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:410]
WARNING: [Synth 8-6090] variable 'word2' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:410]
WARNING: [Synth 8-6090] variable 'word3' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:410]
WARNING: [Synth 8-6090] variable 'word0' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:415]
WARNING: [Synth 8-6090] variable 'word1' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:415]
WARNING: [Synth 8-6090] variable 'word2' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:415]
WARNING: [Synth 8-6090] variable 'word3' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:415]
WARNING: [Synth 8-6090] variable 'word0' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:419]
WARNING: [Synth 8-6090] variable 'word1' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:419]
WARNING: [Synth 8-6090] variable 'word2' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:419]
WARNING: [Synth 8-6090] variable 'word3' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:419]
WARNING: [Synth 8-6090] variable 'word0' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:423]
WARNING: [Synth 8-6090] variable 'word1' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:423]
WARNING: [Synth 8-6090] variable 'word2' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:423]
WARNING: [Synth 8-6090] variable 'word3' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:423]
WARNING: [Synth 8-6090] variable 'word0' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:427]
WARNING: [Synth 8-6090] variable 'word1' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:427]
WARNING: [Synth 8-6090] variable 'word2' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:427]
WARNING: [Synth 8-6090] variable 'word3' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:427]
WARNING: [Synth 8-6090] variable 'word0' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:434]
WARNING: [Synth 8-6090] variable 'word1' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:434]
WARNING: [Synth 8-6090] variable 'word2' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:434]
WARNING: [Synth 8-6090] variable 'word3' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:434]
WARNING: [Synth 8-6090] variable 'word0' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:438]
WARNING: [Synth 8-6090] variable 'word1' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:438]
WARNING: [Synth 8-6090] variable 'word2' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:438]
WARNING: [Synth 8-6090] variable 'word3' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:438]
WARNING: [Synth 8-6090] variable 'word0' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:442]
WARNING: [Synth 8-6090] variable 'word1' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:442]
WARNING: [Synth 8-6090] variable 'word2' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:442]
WARNING: [Synth 8-6090] variable 'word3' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:442]
WARNING: [Synth 8-6090] variable 'word0' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:449]
WARNING: [Synth 8-6090] variable 'word1' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:449]
WARNING: [Synth 8-6090] variable 'word2' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:449]
WARNING: [Synth 8-6090] variable 'word3' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:449]
WARNING: [Synth 8-6090] variable 'word0' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:453]
WARNING: [Synth 8-6090] variable 'word1' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:453]
WARNING: [Synth 8-6090] variable 'word2' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:453]
WARNING: [Synth 8-6090] variable 'word3' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:453]
WARNING: [Synth 8-6090] variable 'word0' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:457]
WARNING: [Synth 8-6090] variable 'word1' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:457]
WARNING: [Synth 8-6090] variable 'word2' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:457]
WARNING: [Synth 8-6090] variable 'word3' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:457]
WARNING: [Synth 8-6090] variable 'word0' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:461]
WARNING: [Synth 8-6090] variable 'word1' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:461]
WARNING: [Synth 8-6090] variable 'word2' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:461]
WARNING: [Synth 8-6090] variable 'word3' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:461]
INFO: [Synth 8-155] case statement is not full and has no default [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:399]
INFO: [Synth 8-6155] done synthesizing module 'Mode_Selector' (12#1) [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mode_Selector.v:7]
WARNING: [Synth 8-689] width (12) of port connection 'wave_sample_raw' does not match port width (1) of module 'Mode_Selector' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Voice_Scope_TOP.v:101]
WARNING: [Synth 8-689] width (1) of port connection 'MOUSELEFT' does not match port width (6) of module 'Mode_Selector' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Voice_Scope_TOP.v:104]
WARNING: [Synth 8-689] width (1) of port connection 'LOCK' does not match port width (3) of module 'Mode_Selector' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Voice_Scope_TOP.v:105]
INFO: [Synth 8-6157] synthesizing module 'Colour_Selector' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Color_Selector.v:8]
INFO: [Synth 8-155] case statement is not full and has no default [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Color_Selector.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Colour_Selector' (13#1) [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Color_Selector.v:8]
INFO: [Synth 8-6157] synthesizing module 'Draw_Waveform_Mode' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Draw_Waveform_Mode.v:10]
	Parameter BARWIDTH bound to: 36 - type: integer 
	Parameter BARSPACE bound to: 4 - type: integer 
	Parameter BLKHT bound to: 36 - type: integer 
	Parameter BLKSPACE bound to: 4 - type: integer 
WARNING: [Synth 8-6090] variable 'i' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Draw_Waveform_Mode.v:56]
WARNING: [Synth 8-6090] variable 'i' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Draw_Waveform_Mode.v:61]
WARNING: [Synth 8-6090] variable 'ramp_count' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Draw_Waveform_Mode.v:88]
INFO: [Synth 8-6155] done synthesizing module 'Draw_Waveform_Mode' (14#1) [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Draw_Waveform_Mode.v:10]
INFO: [Synth 8-6157] synthesizing module 'Draw_Waveform_History' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Draw_Waveform_History.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Draw_Waveform_History' (15#1) [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Draw_Waveform_History.v:10]
INFO: [Synth 8-6157] synthesizing module 'Draw_Waveform_Circle' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Draw_Waveform_Circle.v:7]
INFO: [Synth 8-6155] done synthesizing module 'Draw_Waveform_Circle' (16#1) [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Draw_Waveform_Circle.v:7]
INFO: [Synth 8-6157] synthesizing module 'Draw_Background' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/imports/new/Draw_Background.v:24]
INFO: [Synth 8-6157] synthesizing module 'char' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/char.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_vga_8x16' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/pc_vga_8x16.v:13]
INFO: [Synth 8-6157] synthesizing module 'pc_vga_8x16_00_7F' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/pc_vga_8x16_00_7F.v:2]
INFO: [Synth 8-6157] synthesizing module 'RAMB16_S1' [D:/VivadoHLX/Vivado/2018.2/scripts/rt/data/unisim_comp.v:45910]
	Parameter INIT bound to: 1'b0 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111101000000110000001100110011011110110000001100000011010010110000001011111100000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000001111110111111111111111111100111110000111111111111111111110110111111111101111110000000000000000000000000000000000000000000000000000100000011100001111100111111101111111011111110111111100110110000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000100000011100001111100111111100111110000111000000100000000000000000000000000000000000000000000000000000000000000000000001111000001100000011000111001111110011111100111001111000011110000011000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000111100000110000001100001111110111111111111111101111110001111000001100000000000000000000000000000000000000000000000000000000000000000000000000000011000001111000011110000011000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b1111111111111111111111111111111111111111111111111110011111000011110000111110011111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000011110001100110010000100100001001100110001111000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b1111111111111111111111111111111111111111110000111001100110111101101111011001100111000011111111111111111111111111111111111111111100000000000000000000000000000000011110001100110011001100110011001100110001111000001100100001101000001110000111100000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000011000000110000111111000011000001111000110011001100110011001100110011000111100000000000000000000000000000000000000000000000000111000001111000001110000001100000011000000110000001100000011111100110011001111110000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000001100000011100110111001110110011101100011011000110110001101100011011111110110001101111111000000000000000000000000000000000000000000000000000110000001100011011011001111001110011100111100110110110001100000011000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000010000000110000001110000011110000111110001111111011111000111100001110000011000000100000000000000000000000000000000000000000000000000000100000011000001110000111100011111011111110001111100001111000001110000001100000001000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000110000011110001111110000110000001100000011000011111100011110000011000000000000000000000000000000000000000000000000000011001100110011000000000011001100110011001100110011001100110011001100110011001100000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000011011000110110001101100011011000110110111101111011011110110111101101101111111000000000000000000000000000000000000000001111100110001100000110000111000011011001100011011000110011011000011100001100000110001100111110000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000011111110111111101111111011111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100001100000111100011111100001100000011000000110000111111000111100000110000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000011000000110000001100000011000000110000001100000011000011111100011110000011000000000000000000000000000000000000000000000000000000110000011110001111110000110000001100000011000000110000001100000011000000110000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000001100000001100111111100000110000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000011000001111111001100000001100000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000001111111011000000110000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100011001101111111101100110001001000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000111111101111111001111100011111000011100000111000000100000000000000000000000000000000000000000000000000000000000000000000000000000001000000111000001110000111110001111100111111101111111000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000001100000000000000110000001100000011000001111000011110000111100000110000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001000110011001100110011001100000000000000000000000000000000000000000011011000110110011111110011011000110110001101100111111100110110001101100000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000110000001100001111100110001101000011000000110000001100111110011000000110000101100011001111100000110000001100000000000000000000000000000000000100001101100011001100000001100000001100000001100110001101100001000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000001110110110011001100110011001100110111000111011000111000011011000110110000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000110000001100000011000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000001100000110000011000000110000001100000011000000110000001100000001100000001100000000000000000000000000000000000000000000000000001100000001100000001100000011000000110000001100000011000000110000011000001100000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000110011000111100111111110011110001100110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000110000111111000011000000110000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000011000000011000000110000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000011000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000001100000001100000001100000001100000001100000001100000001000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000001111100110001101100011011100110111101101101111011001110110001101100011001111100000000000000000000000000000000000000000000000000011111100001100000011000000110000001100000011000000110000111100000111000000110000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000011111110110001101100000001100000001100000001100000001100000001101100011001111100000000000000000000000000000000000000000000000000011111001100011000000110000001100000011000111100000001100000011011000110011111000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000011110000011000000110000001100111111101100110001101100001111000001110000001100000000000000000000000000000000000000000000000000011111001100011000000110000001100000011011111100110000001100000011000000111111100000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000001111100110001101100011011000110110001101111110011000000110000000110000000111000000000000000000000000000000000000000000000000000001100000011000000110000001100000001100000001100000001100000011011000110111111100000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000001111100110001101100011011000110110001100111110011000110110001101100011001111100000000000000000000000000000000000000000000000000011110000000110000000110000001100000011001111110110001101100011011000110011111000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000110000001100000000000000000000000000000011000000110000000000000000000000000000000000000000000000000000000000000000000001100000001100000011000000000000000000000000000000110000001100000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000110000011000001100000110000011000000011000000011000000011000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000011111100000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000001100000001100000001100000001100000001100000110000011000001100000110000000000000000000000000000000000000000000000000000000000000000110000001100000000000000110000001100000011000000011001100011011000110011111000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000001111100110000001101110011011110110111101101111011000110110001101100011001111100000000000000000000000000000000000000000000000000110001101100011011000110110001101111111011000110110001100110110000111000000100000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000011111100011001100110011001100110011001100111110001100110011001100110011011111100000000000000000000000000000000000000000000000000001111000110011011000010110000001100000011000000110000001100001001100110001111000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000011111000011011000110011001100110011001100110011001100110011001100110110011111000000000000000000000000000000000000000000000000000111111100110011001100010011000000110100001111000011010000110001001100110111111100000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000011110000011000000110000001100000011010000111100001101000011000100110011011111110000000000000000000000000000000000000000000000000001110100110011011000110110001101101111011000000110000001100001001100110001111000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000011000110110001101100011011000110110001101111111011000110110001101100011011000110000000000000000000000000000000000000000000000000001111000001100000011000000110000001100000011000000110000001100000011000001111000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000001111000110011001100110011001100000011000000110000001100000011000000110000011110000000000000000000000000000000000000000000000000111001100110011001100110011011000111100001111000011011000110011001100110111001100000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000011111110011001100110001001100000011000000110000001100000011000000110000011110000000000000000000000000000000000000000000000000000110000111100001111000011110000111100001111011011111111111111111111100111110000110000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000011000110110001101100011011000110110011101101111011111110111101101110011011000110000000000000000000000000000000000000000000000000011111001100011011000110110001101100011011000110110001101100011011000110011111000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000011110000011000000110000001100000011000000111110001100110011001100110011011111100000000000000000000000000000000000000111000001100011111001101111011010110110001101100011011000110110001101100011011000110011111000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000011100110011001100110011001100110011011000111110001100110011001100110011011111100000000000000000000000000000000000000000000000000011111001100011011000110000001100000110000111000011000001100011011000110011111000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000111100000110000001100000011000000110000001100000011000100110011101101111111111000000000000000000000000000000000000000000000000011111001100011011000110110001101100011011000110110001101100011011000110110001100000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000011000001111000110011011000011110000111100001111000011110000111100001111000011000000000000000000000000000000000000000000000000011001100110011011111111110110111101101111000011110000111100001111000011110000110000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000011000011110000110110011000111100000110000001100000111100011001101100001111000011000000000000000000000000000000000000000000000000001111000001100000011000000110000001100000111100011001101100001111000011110000110000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000011111111110000111100000101100000001100000001100000001100100001101100001111111111000000000000000000000000000000000000000000000000001111000011000000110000001100000011000000110000001100000011000000110000001111000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000010000001100000111000011100001110000111000011100000110000001000000000000000000000000000000000000000000000000000000000000000001111000000110000001100000011000000110000001100000011000000110000001100001111000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100011001101100001110000001000000000000000000001111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000001100000011000000000000000000000000000000000000011101101100110011001100110011000111110000001100011110000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000001111100011001100110011001100110011001100110110001111000011000000110000011100000000000000000000000000000000000000000000000000000011111001100011011000000110000001100000011000110011111000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000001110110110011001100110011001100110011000110110000111100000011000000110000011100000000000000000000000000000000000000000000000000011111001100011011000000110000001111111011000110011111000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000011110000011000000110000001100000011000001111000001100000011001000110110000111000000000000000000000000000011110001100110000001100011111001100110011001100110011001100110011001100011101100000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000011100110011001100110011001100110011001100111011001101100011000000110000011100000000000000000000000000000000000000000000000000000001111000001100000011000000110000001100000011000001110000000000000011000000110000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000111100011001100110011000000110000001100000011000000110000001100000011000001110000000000000011000000110000000000000000000000000000000000000000000000000111001100110011001101100011110000111100001101100011001100110000001100000111000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000111100000110000001100000011000000110000001100000011000000110000001100000111000000000000000000000000000000000000000000000000000110110111101101111011011110110111101101111111111111001100000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000001100110011001100110011001100110011001100110011011011100000000000000000000000000000000000000000000000000000000000000000000000000011111001100011011000110110001101100011011000110011111000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000011110000011000000110000001111100011001100110011001100110011001100110011011011100000000000000000000000000000000000000000000000000000111100000110000001100011111001100110011001100110011001100110011001100011101100000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000011110000011000000110000001100000011001100111011011011100000000000000000000000000000000000000000000000000000000000000000000000000011111001100011000001100001110000110000011000110011111000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000011100001101100011000000110000001100000011000011111100001100000011000000010000000000000000000000000000000000000000000000000000011101101100110011001100110011001100110011001100110011000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000011000001111000110011011000011110000111100001111000011000000000000000000000000000000000000000000000000000000000000000000000000011001101111111111011011110110111100001111000011110000110000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000011000011011001100011110000011000001111000110011011000011000000000000000000000000000000000000000000000000111110000000110000000110011111101100011011000110110001101100011011000110110001100000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000011111110110001100110000000110000000110001100110011111110000000000000000000000000000000000000000000000000000000000000000000000000000011100001100000011000000110000001100001110000000110000001100000011000000011100000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000011000000110000001100000011000000110000000000000011000000110000001100000011000000000000000000000000000000000000000000000000000011100000001100000011000000110000001100000001110000110000001100000011000011100000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001101110001110110000000000000000000000000000000000000000000000000000000001111111011000110110001101100011001101100001110000001000000000000000000000000000000000000 
	Parameter SRVAL bound to: 1'b0 
	Parameter WRITE_MODE bound to: WRITE_FIRST - type: string 
INFO: [Synth 8-6155] done synthesizing module 'RAMB16_S1' (17#1) [D:/VivadoHLX/Vivado/2018.2/scripts/rt/data/unisim_comp.v:45910]
INFO: [Synth 8-6155] done synthesizing module 'pc_vga_8x16_00_7F' (18#1) [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/pc_vga_8x16_00_7F.v:2]
INFO: [Synth 8-6157] synthesizing module 'pc_vga_8x16_80_FF' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/pc_vga_8x16_80_FF.v:1]
INFO: [Synth 8-6157] synthesizing module 'RAMB16_S1__parameterized0' [D:/VivadoHLX/Vivado/2018.2/scripts/rt/data/unisim_comp.v:45910]
	Parameter INIT bound to: 1'b0 
	Parameter INIT_00 bound to: 256'b0000000000000000011111000000011000001100001111000110011011000010110000001100000011000000110000100110011000111100000000000000000000000000000000000000000000000000011101101100110011001100110011001100110011001100110011000000000000000000110011000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000001111100110001101100000011000000111111101100011001111100000000000011000000011000000011000000000000000000000000000000000000000000011101101100110011001100110011000111110000001100011110000000000001101100001110000001000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000001110110110011001100110011001100011111000000110001111000000000000000000011001100000000000000000000000000000000000000000000000000011101101100110011001100110011000111110000001100011110000000000000011000001100000110000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000001110110110011001100110011001100011111000000110001111000000000000011100001101100001110000000000000000000000000000000000000111100000001100000110000111100011001100110000001100000011001100011110000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000001111100110001101100000011000000111111101100011001111100000000000110110000111000000100000000000000000000000000000000000000000000011111001100011011000000110000001111111011000110011111000000000000000000110001100000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000001111100110001101100000011000000111111101100011001111100000000000001100000110000011000000000000000000000000000000000000000000000001111000001100000011000000110000001100000011000001110000000000000000000011001100000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000111100000110000001100000011000000110000001100000111000000000000110011000111100000110000000000000000000000000000000000000000000001111000001100000011000000110000001100000011000001110000000000000011000001100000110000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000011000110110001101100011011111110110001101100011001101100001110000001000000000000110001100000000000000000000000000000000000000000110001101100011011000110111111101100011011000110011011000011100000000000001110000110110000111000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000011111110011001100110000001100000011111000110000001100110111111100000000001100000001100000001100000000000000000000000000000000000011101111101110011011000011111100001101100111011011011100000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000011001110110011001100110011001100110011001111111011001100110011000110110000111110000000000000000000000000000000000000000000000000011111001100011011000110110001101100011011000110011111000000000001101100001110000001000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000001111100110001101100011011000110110001101100011001111100000000000000000011000110000000000000000000000000000000000000000000000000011111001100011011000110110001101100011011000110011111000000000000011000001100000110000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000001110110110011001100110011001100110011001100110011001100000000001100110001111000001100000000000000000000000000000000000000000000011101101100110011001100110011001100110011001100110011000000000000011000001100000110000000000000 
	Parameter INIT_0C bound to: 256'b0000000001111000000011000000011001111110110001101100011011000110110001101100011011000110000000000000000011000110000000000000000000000000000000000000000000000000011111001100011011000110110001101100011011000110110001101100011001111100000000001100011000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000001111100110001101100011011000110110001101100011011000110110001101100011000000000110001100000000000000000000000000000000000000000000110000001100001111110110000111100000011000000110000001100001101111110000110000001100000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000011111100111001100110000001100000011000000110000011110000011000000110010001101100001110000000000000000000000000000000000000000000000110000001100000011000111111110001100011111111000110000011110001100110110000110000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000011110011011001100110011001100110011011110110011001100010011111000110011001100110111111000000000000000000000000000111000011011000000110000001100000011000000110000001100001111110000110000001100000011000000110110000111000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000001110110110011001100110011001100011111000000110001111000000000000110000000110000000110000000000000000000000000000000000000000000001111000001100000011000000110000001100000011000001110000000000000110000000110000000110000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000001111100110001101100011011000110110001101100011001111100000000000110000000110000000110000000000000000000000000000000000000000000011101101100110011001100110011001100110011001100110011000000000001100000001100000001100000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000001100110011001100110011001100110011001100110011011011100000000001101110001110110000000000000000000000000000000000000000000000000110001101100011011000110110011101101111011111110111101101110011011000110000000001101110001110110 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000111111000000000001111100110110001101100001111000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000011100001101100011011000011100000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000001111100110001101100011011000000011000000011000000110000000000000011000000110000000000000000000000000000000000000000000000000000000000001100000011000000110000001100000011111110000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000001100000011000000110000001101111111000000000000000000000000000000000000000000000000000000000000000000001111100001100000001101001101111001110011000000011000000011000110011001100011011000010110000001100000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000001100000011000111110100101101100111001100110001100000001100011001100110001101100001011000000110000000000000000000000000000000000000000000000000110000011110000111100001111000001100000011000000110000000000000011000000110000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000011011001101100110110000110110000110110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011011000011011000011011001101100110110000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0100010000010001010001000001000101000100000100010100010000010001010001000001000101000100000100010100010000010001010001000001000110101010010101011010101001010101101010100101010110101010010101011010101001010101101010100101010110101010010101011010101001010101 
	Parameter INIT_19 bound to: 256'b0111011111011101011101111101110101110111110111010111011111011101011101111101110101110111110111010111011111011101011101111101110100011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000 
	Parameter INIT_1A bound to: 256'b0001100000011000000110000001100000011000000110000001100000011000111110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110001111100000011000111110000001100000011000000110000001100000011000 
	Parameter INIT_1B bound to: 256'b0011011000110110001101100011011000110110001101100011011000110110111101100011011000110110001101100011011000110110001101100011011000110110001101100011011000110110001101100011011000110110001101101111111000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0001100000011000000110000001100000011000000110000001100000011000111110000001100011111000000000000000000000000000000000000000000000110110001101100011011000110110001101100011011000110110001101101111011000000110111101100011011000110110001101100011011000110110 
	Parameter INIT_1D bound to: 256'b0011011000110110001101100011011000110110001101100011011000110110001101100011011000110110001101100011011000110110001101100011011000110110001101100011011000110110001101100011011000110110001101101111011000000110111111100000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000111111100000011011110110001101100011011000110110001101100011011000000000000000000000000000000000000000000000000000000000000000001111111000110110001101100011011000110110001101100011011000110110 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000111110000001100011111000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110001111100000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000111110001100000011000000110000001100000011000000110000001100000000000000000000000000000000000000000000000000000000000000000001111111100011000000110000001100000011000000110000001100000011000 
	Parameter INIT_21 bound to: 256'b0001100000011000000110000001100000011000000110000001100000011000111111110000000000000000000000000000000000000000000000000000000000011000000110000001100000011000000110000001100000011000000110000001111100011000000110000001100000011000000110000001100000011000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000111111110000000000000000000000000000000000000000000000000000000000011000000110000001100000011000000110000001100000011000000110001111111100011000000110000001100000011000000110000001100000011000 
	Parameter INIT_23 bound to: 256'b0001100000011000000110000001100000011000000110000001100000011000000111110001100000011111000110000001100000011000000110000001100000110110001101100011011000110110001101100011011000110110001101100011011100110110001101100011011000110110001101100011011000110110 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000001111110011000000110111001101100011011000110110001101100011011000110110001101100011011000110110001101100011011000110110001101100011011100110000001111110000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000111111110000000011110111001101100011011000110110001101100011011000110110001101100011011000110110001101100011011000110110001101101111011100000000111111110000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0011011000110110001101100011011000110110001101100011011000110110001101110011000000110111001101100011011000110110001101100011011000000000000000000000000000000000000000000000000000000000000000001111111100000000111111110000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0011011000110110001101100011011000110110001101100011011000110110111101110000000011110111001101100011011000110110001101100011011000000000000000000000000000000000000000000000000000000000000000001111111100000000111111110001100000011000000110000001100000011000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000111111110011011000110110001101100011011000110110001101100011011000011000000110000001100000011000000110000001100000011000000110001111111100000000111111110000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0011011000110110001101100011011000110110001101100011011000110110111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100110110001101100011011000110110001101100011011000110110 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000111110001100000011111000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001111100011000000111110000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0011011000110110001101100011011000110110001101100011011000110110001111110000000000000000000000000000000000000000000000000000000000110110001101100011011000110110001101100011011000110110001101101111111100110110001101100011011000110110001101100011011000110110 
	Parameter INIT_2C bound to: 256'b0001100000011000000110000001100000011000000110000001100000011000111111110001100011111111000110000001100000011000000110000001100000000000000000000000000000000000000000000000000000000000000000001111100000011000000110000001100000011000000110000001100000011000 
	Parameter INIT_2D bound to: 256'b0001100000011000000110000001100000011000000110000001100000011000000111110000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter INIT_2E bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000 
	Parameter INIT_2F bound to: 256'b0000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000001110110110111001101100011011000110110001101110001110110000000000000000000000000000000000000000000000000000000000000000000000000110011001100011011000110110001101100110011011000110011001100110011001100011110000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000011000000110000001100000011000000110000001100000011000000110001101100011011111110000000000000000000000000000000000000000000000000011011000110110001101100011011000110110001101100011011001111111000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000011111110110001100110000000110000000110000011000001100000110001101111111000000000000000000000000000000000000000000000000000000000011100001101100011011000110110001101100011011000011111100000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000001100000001100000011000000111110001100110011001100110011001100110011001100000000000000000000000000000000000000000000000000000000000000000000110000001100000011000000110000001100000011000110111000111011000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000001111110000110000011110001100110011001100110011000111100000110000111111000000000000000000000000000000000000000000000000000000000001110000110110011000110110001101111111011000110110001100110110000111000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000011101110011011000110110001101100011011001100011011000110110001100110110000111000000000000000000000000000000000000000000000000000001111000110011001100110011001100110011000111110000011000001100000110000000111100000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000111111011011011110110111101101101111110000000000000000000000000000000000000000000000000000000000000000000000000110000000110000001111110111100111101101111011011011111100000011000000011000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000011100001100000110000001100000011000000111110001100000011000000011000000011100000000000000000000000000000000000000000000000000110001101100011011000110110001101100011011000110110001101100011001111100000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000111111100000000000000000111111100000000000000000111111100000000000000000000000000000000000000000000000000000000000000000111111110000000000000000000110000001100001111110000110000001100000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000001111110000000000011000000011000000011000000011000001100000110000011000000000000000000000000000000000000000000000000000000000000011111100000000000001100000110000011000001100000001100000001100000001100000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0001100000011000000110000001100000011000000110000001100000011000000110000001100000011011000110110001101100001110000000000000000000000000000000000000000000000000011100001101100011011000110110000001100000011000000110000001100000011000000110000001100000011000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000110000001100000000000011111100000000000011000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000011011100011101100000000011011100011101100000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000110110001101100001110000000000000000000000000000000000000000000000000000000000000000000000110000001100000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000011110001101100011011001110110000001100000011000000110000001100000011000000111100000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000110110001101100011011000110110001101100110110000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000110010000110000000110000110110000111000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000011111000111110001111100011111000111110001111100011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 1'b0 
	Parameter WRITE_MODE bound to: WRITE_FIRST - type: string 
INFO: [Synth 8-6155] done synthesizing module 'RAMB16_S1__parameterized0' (18#1) [D:/VivadoHLX/Vivado/2018.2/scripts/rt/data/unisim_comp.v:45910]
INFO: [Synth 8-6155] done synthesizing module 'pc_vga_8x16_80_FF' (19#1) [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/pc_vga_8x16_80_FF.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pc_vga_8x16' (20#1) [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/pc_vga_8x16.v:13]
WARNING: [Synth 8-689] width (12) of port connection 'col' does not match port width (3) of module 'pc_vga_8x16' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/char.v:34]
WARNING: [Synth 8-689] width (12) of port connection 'row' does not match port width (4) of module 'pc_vga_8x16' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/char.v:34]
INFO: [Synth 8-6155] done synthesizing module 'char' (21#1) [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/char.v:23]
INFO: [Synth 8-6157] synthesizing module 'nyan_clk' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/nyan_clk.v:28]
INFO: [Synth 8-6155] done synthesizing module 'nyan_clk' (22#1) [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/nyan_clk.v:28]
INFO: [Synth 8-6157] synthesizing module 'Draw_Mao' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Draw_Mao.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Draw_Mao' (23#1) [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Draw_Mao.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'currentX' does not match port width (9) of module 'Draw_Mao' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/imports/new/Draw_Background.v:288]
WARNING: [Synth 8-689] width (32) of port connection 'currentY' does not match port width (9) of module 'Draw_Mao' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/imports/new/Draw_Background.v:288]
WARNING: [Synth 8-689] width (32) of port connection 'startY' does not match port width (9) of module 'Draw_Mao' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/imports/new/Draw_Background.v:288]
INFO: [Synth 8-6155] done synthesizing module 'Draw_Background' (24#1) [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/imports/new/Draw_Background.v:24]
INFO: [Synth 8-6157] synthesizing module 'VGA_DISPLAY' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/imports/new/VGA_DISPLAY.v:17]
INFO: [Synth 8-638] synthesizing module 'CLK_108M' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/imports/new/CLK_108M.vhd:83]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 9.375000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm_adv_inst' to cell 'MMCME2_ADV' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/imports/new/CLK_108M.vhd:125]
INFO: [Synth 8-113] binding component instance 'clkf_buf' to cell 'BUFG' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/imports/new/CLK_108M.vhd:187]
INFO: [Synth 8-113] binding component instance 'clkout1_buf' to cell 'BUFG' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/imports/new/CLK_108M.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'CLK_108M' (25#1) [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/imports/new/CLK_108M.vhd:83]
INFO: [Synth 8-638] synthesizing module 'VGA_CONTROL' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/imports/new/VGA_CONTROL.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'VGA_CONTROL' (26#1) [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/imports/new/VGA_CONTROL.vhd:61]
INFO: [Synth 8-6155] done synthesizing module 'VGA_DISPLAY' (27#1) [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/imports/new/VGA_DISPLAY.v:17]
INFO: [Synth 8-6155] done synthesizing module 'Voice_Scope_TOP' (28#1) [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Voice_Scope_TOP.v:23]
WARNING: [Synth 8-3331] design Draw_Waveform_Circle has unconnected port SW0
WARNING: [Synth 8-3331] design Draw_Waveform_Circle has unconnected port mode[5]
WARNING: [Synth 8-3331] design Draw_Waveform_Circle has unconnected port mode[4]
WARNING: [Synth 8-3331] design Draw_Waveform_Circle has unconnected port mode[3]
WARNING: [Synth 8-3331] design Draw_Waveform_Circle has unconnected port mode[2]
WARNING: [Synth 8-3331] design Draw_Waveform_Circle has unconnected port mode[1]
WARNING: [Synth 8-3331] design Draw_Waveform_Circle has unconnected port mode[0]
WARNING: [Synth 8-3331] design Draw_Waveform_Circle has unconnected port wavemode[2]
WARNING: [Synth 8-3331] design Draw_Waveform_Circle has unconnected port wavemode[1]
WARNING: [Synth 8-3331] design Draw_Waveform_Circle has unconnected port wavemode[0]
WARNING: [Synth 8-3331] design Draw_Waveform_Circle has unconnected port waveformstate[2]
WARNING: [Synth 8-3331] design Draw_Waveform_Circle has unconnected port waveformstate[1]
WARNING: [Synth 8-3331] design Draw_Waveform_Circle has unconnected port waveformstate[0]
WARNING: [Synth 8-3331] design Draw_Waveform_Circle has unconnected port histstate[2]
WARNING: [Synth 8-3331] design Draw_Waveform_Circle has unconnected port histstate[1]
WARNING: [Synth 8-3331] design Draw_Waveform_Circle has unconnected port histstate[0]
WARNING: [Synth 8-3331] design Draw_Waveform_History has unconnected port SW0
WARNING: [Synth 8-3331] design Draw_Waveform_History has unconnected port mode[5]
WARNING: [Synth 8-3331] design Draw_Waveform_History has unconnected port mode[4]
WARNING: [Synth 8-3331] design Draw_Waveform_History has unconnected port mode[3]
WARNING: [Synth 8-3331] design Draw_Waveform_History has unconnected port mode[2]
WARNING: [Synth 8-3331] design Draw_Waveform_History has unconnected port mode[1]
WARNING: [Synth 8-3331] design Draw_Waveform_History has unconnected port mode[0]
WARNING: [Synth 8-3331] design Draw_Waveform_History has unconnected port wavemode[2]
WARNING: [Synth 8-3331] design Draw_Waveform_History has unconnected port wavemode[1]
WARNING: [Synth 8-3331] design Draw_Waveform_History has unconnected port wavemode[0]
WARNING: [Synth 8-3331] design Draw_Waveform_History has unconnected port waveformstate[2]
WARNING: [Synth 8-3331] design Draw_Waveform_History has unconnected port waveformstate[1]
WARNING: [Synth 8-3331] design Draw_Waveform_History has unconnected port waveformstate[0]
WARNING: [Synth 8-3331] design Draw_Waveform_History has unconnected port circlestate[2]
WARNING: [Synth 8-3331] design Draw_Waveform_History has unconnected port circlestate[1]
WARNING: [Synth 8-3331] design Draw_Waveform_History has unconnected port circlestate[0]
WARNING: [Synth 8-3331] design Draw_Waveform_Mode has unconnected port wavemode[2]
WARNING: [Synth 8-3331] design Draw_Waveform_Mode has unconnected port wavemode[1]
WARNING: [Synth 8-3331] design Draw_Waveform_Mode has unconnected port wavemode[0]
WARNING: [Synth 8-3331] design Draw_Waveform_Mode has unconnected port histstate[2]
WARNING: [Synth 8-3331] design Draw_Waveform_Mode has unconnected port histstate[1]
WARNING: [Synth 8-3331] design Draw_Waveform_Mode has unconnected port histstate[0]
WARNING: [Synth 8-3331] design Draw_Waveform_Mode has unconnected port circlestate[2]
WARNING: [Synth 8-3331] design Draw_Waveform_Mode has unconnected port circlestate[1]
WARNING: [Synth 8-3331] design Draw_Waveform_Mode has unconnected port circlestate[0]
WARNING: [Synth 8-3331] design Draw_Waveform_Mode has unconnected port freq_sample[9]
WARNING: [Synth 8-3331] design Draw_Waveform_Mode has unconnected port freq_sample[8]
WARNING: [Synth 8-3331] design Draw_Waveform_Mode has unconnected port freq_sample[7]
WARNING: [Synth 8-3331] design Draw_Waveform_Mode has unconnected port freq_sample[6]
WARNING: [Synth 8-3331] design Draw_Waveform_Mode has unconnected port freq_sample[5]
WARNING: [Synth 8-3331] design Draw_Waveform_Mode has unconnected port freq_sample[4]
WARNING: [Synth 8-3331] design Draw_Waveform_Mode has unconnected port freq_sample[3]
WARNING: [Synth 8-3331] design Draw_Waveform_Mode has unconnected port freq_sample[2]
WARNING: [Synth 8-3331] design Draw_Waveform_Mode has unconnected port freq_sample[1]
WARNING: [Synth 8-3331] design Draw_Waveform_Mode has unconnected port freq_sample[0]
WARNING: [Synth 8-3331] design Mode_Selector has unconnected port clk_wire
WARNING: [Synth 8-3331] design Mode_Selector has unconnected port wave_sample_raw
WARNING: [Synth 8-3331] design Sound_Lvl_Converter has unconnected port freq[11]
WARNING: [Synth 8-3331] design Sound_Lvl_Converter has unconnected port freq[10]
WARNING: [Synth 8-3331] design Sound_Lvl_Converter has unconnected port freq[9]
WARNING: [Synth 8-3331] design Sound_Lvl_Converter has unconnected port freq[8]
WARNING: [Synth 8-3331] design Sound_Lvl_Converter has unconnected port freq[7]
WARNING: [Synth 8-3331] design Sound_Lvl_Converter has unconnected port freq[6]
WARNING: [Synth 8-3331] design Sound_Lvl_Converter has unconnected port freq[5]
WARNING: [Synth 8-3331] design Sound_Lvl_Converter has unconnected port freq[4]
WARNING: [Synth 8-3331] design Sound_Lvl_Converter has unconnected port freq[3]
WARNING: [Synth 8-3331] design Sound_Lvl_Converter has unconnected port freq[2]
WARNING: [Synth 8-3331] design Sound_Lvl_Converter has unconnected port freq[1]
WARNING: [Synth 8-3331] design Sound_Lvl_Converter has unconnected port freq[0]
WARNING: [Synth 8-3331] design Freq_Counter has unconnected port CLOCK
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 490.520 ; gain = 233.184
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin mc:rst to constant 0 [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mouse_Controller.v:34]
WARNING: [Synth 8-3295] tying undriven pin mc:value[11] to constant 0 [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mouse_Controller.v:34]
WARNING: [Synth 8-3295] tying undriven pin mc:value[10] to constant 0 [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mouse_Controller.v:34]
WARNING: [Synth 8-3295] tying undriven pin mc:value[9] to constant 0 [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mouse_Controller.v:34]
WARNING: [Synth 8-3295] tying undriven pin mc:value[8] to constant 0 [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mouse_Controller.v:34]
WARNING: [Synth 8-3295] tying undriven pin mc:value[7] to constant 0 [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mouse_Controller.v:34]
WARNING: [Synth 8-3295] tying undriven pin mc:value[6] to constant 0 [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mouse_Controller.v:34]
WARNING: [Synth 8-3295] tying undriven pin mc:value[5] to constant 0 [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mouse_Controller.v:34]
WARNING: [Synth 8-3295] tying undriven pin mc:value[4] to constant 0 [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mouse_Controller.v:34]
WARNING: [Synth 8-3295] tying undriven pin mc:value[3] to constant 0 [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mouse_Controller.v:34]
WARNING: [Synth 8-3295] tying undriven pin mc:value[2] to constant 0 [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mouse_Controller.v:34]
WARNING: [Synth 8-3295] tying undriven pin mc:value[1] to constant 0 [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mouse_Controller.v:34]
WARNING: [Synth 8-3295] tying undriven pin mc:value[0] to constant 0 [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mouse_Controller.v:34]
WARNING: [Synth 8-3295] tying undriven pin mc:setx to constant 0 [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mouse_Controller.v:34]
WARNING: [Synth 8-3295] tying undriven pin mc:sety to constant 0 [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mouse_Controller.v:34]
WARNING: [Synth 8-3295] tying undriven pin mc:setmax_x to constant 0 [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mouse_Controller.v:34]
WARNING: [Synth 8-3295] tying undriven pin mc:setmax_y to constant 0 [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Mouse_Controller.v:34]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 490.520 ; gain = 233.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 490.520 ; gain = 233.184
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 167 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/constrs_1/new/Basys3_Master.xdc]
Finished Parsing XDC File [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/constrs_1/new/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/constrs_1/new/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Voice_Scope_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Voice_Scope_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 166 instances were transformed.
  RAMB16_S1 => RAMB18E1: 166 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 876.004 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 876.004 ; gain = 618.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 876.004 ; gain = 618.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 876.004 ; gain = 618.668
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "memory" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FREQ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FREQ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "freq0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "freq1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FREQ100HZ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "maxVol" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "percent1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Ps2Interface'
INFO: [Synth 8-5546] ROM "reset_bit_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "busy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_tx_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ps2_clk_h" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay_100us_counter_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay_20us_counter_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay_63clk_counter_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'MouseCtl'
INFO: [Synth 8-5545] ROM "periodic_check_tick" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "timeout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reset_periodic_check_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "new_event" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "STATE0" won't be mapped to RAM because address size (29) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "mode0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "option0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "displayState0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mode0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "option0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "displayState0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "waveModePrev" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "waveMode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "waveformState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "histState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "circleState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "prevState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "curWave" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "nyanLevel1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[0]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element memory_reg[7] was removed.  [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Draw_Waveform_Circle.v:61]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[6] was removed.  [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Draw_Waveform_Circle.v:61]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[5] was removed.  [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Draw_Waveform_Circle.v:61]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[4] was removed.  [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Draw_Waveform_Circle.v:61]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[3] was removed.  [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Draw_Waveform_Circle.v:61]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[2] was removed.  [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Draw_Waveform_Circle.v:61]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[1] was removed.  [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Draw_Waveform_Circle.v:61]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[0] was removed.  [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Draw_Waveform_Circle.v:61]
INFO: [Synth 8-5544] ROM "startY0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Condition_For_Box" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "VGA_Green_Grid1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                00000000000000001 |                            00000
            rx_down_edge |                00000000000000010 |                            00011
                rx_clk_l |                00000000000000100 |                            00010
                rx_clk_h |                00000000000001000 |                            00001
         rx_error_parity |                00000000000010000 |                            00100
           rx_data_ready |                00000000000100000 |                            00101
          tx_force_clk_l |                00000000001000000 |                            00110
      tx_bring_data_down |                00000000010000000 |                            00111
          tx_release_clk |                00000000100000000 |                            01000
 tx_first_wait_down_edge |                00000001000000000 |                            01001
                tx_clk_l |                00000010000000000 |                            01010
         tx_wait_up_edge |                00000100000000000 |                            01011
tx_wait_up_edge_before_ack |                00001000000000000 |                            01101
             tx_wait_ack |                00010000000000000 |                            01110
         tx_received_ack |                00100000000000000 |                            01111
         tx_error_no_ack |                01000000000000000 |                            10000
                tx_clk_h |                10000000000000000 |                            01100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Ps2Interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset | 0000000000000000000000000000000000001 |                           000000
          reset_wait_ack | 0000000000000000000000000000000000010 |                           000001
reset_wait_bat_completion | 0000000000000000000000000000000000100 |                           000010
           reset_wait_id | 0000000000000000000000000000000001000 |                           000011
reset_set_sample_rate_200 | 0000000000000000000000000000000010000 |                           000100
reset_set_sample_rate_200_wait_ack | 0000000000000000000000000000000100000 |                           000101
reset_send_sample_rate_200 | 0000000000000000000000000000001000000 |                           000110
reset_send_sample_rate_200_wait_ack | 0000000000000000000000000000010000000 |                           000111
reset_set_sample_rate_100 | 0000000000000000000000000000100000000 |                           001000
reset_set_sample_rate_100_wait_ack | 0000000000000000000000000001000000000 |                           001001
reset_send_sample_rate_100 | 0000000000000000000000000010000000000 |                           001010
reset_send_sample_rate_100_wait_ack | 0000000000000000000000000100000000000 |                           001011
reset_set_sample_rate_80 | 0000000000000000000000001000000000000 |                           001100
reset_set_sample_rate_80_wait_ack | 0000000000000000000000010000000000000 |                           001101
reset_send_sample_rate_80 | 0000000000000000000000100000000000000 |                           001110
reset_send_sample_rate_80_wait_ack | 0000000000000000000001000000000000000 |                           001111
           reset_read_id | 0000000000000000000010000000000000000 |                           010000
  reset_read_id_wait_ack | 0000000000000000000100000000000000000 |                           010001
   reset_read_id_wait_id | 0000000000000000001000000000000000000 |                           010010
    reset_set_resolution | 0000000000000000010000000000000000000 |                           010011
reset_set_resolution_wait_ack | 0000000000000000100000000000000000000 |                           010100
   reset_send_resolution | 0000000000000001000000000000000000000 |                           010101
reset_send_resolution_wait_ack | 0000000000000010000000000000000000000 |                           010110
reset_set_sample_rate_40 | 0000000000000100000000000000000000000 |                           010111
reset_set_sample_rate_40_wait_ack | 0000000000001000000000000000000000000 |                           011000
reset_send_sample_rate_40 | 0000000000010000000000000000000000000 |                           011001
reset_send_sample_rate_40_wait_ack | 0000000000100000000000000000000000000 |                           011010
  reset_enable_reporting | 0000000001000000000000000000000000000 |                           011011
reset_enable_reporting_wait_ack | 0000000010000000000000000000000000000 |                           011100
             read_byte_1 | 0000000100000000000000000000000000000 |                           011101
             read_byte_2 | 0000001000000000000000000000000000000 |                           011110
             read_byte_3 | 0000010000000000000000000000000000000 |                           011111
             read_byte_4 | 0000100000000000000000000000000000000 |                           100000
          mark_new_event | 0001000000000000000000000000000000000 |                           100100
           check_read_id | 0010000000000000000000000000000000000 |                           100001
  check_read_id_wait_ack | 0100000000000000000000000000000000000 |                           100010
   check_read_id_wait_id | 1000000000000000000000000000000000000 |                           100011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'MouseCtl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 876.004 ; gain = 618.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |Draw_Background__GB0  |           1|     21646|
|2     |Draw_Background__GB1  |           1|     16879|
|3     |Draw_Waveform_History |           1|     27535|
|4     |Voice_Scope_TOP__GCB1 |           1|     10919|
|5     |Voice_Scope_TOP__GCB2 |           1|     14388|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 13    
	   2 Input     30 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 3     
	   3 Input     14 Bit       Adders := 170   
	   2 Input     13 Bit       Adders := 4     
	   3 Input     12 Bit       Adders := 166   
	   2 Input     12 Bit       Adders := 4     
	 100 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 18    
	   3 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 11    
	   3 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 7     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               21 Bit    Registers := 4     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 121   
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 1298  
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 13    
	                4 Bit    Registers := 14    
	                3 Bit    Registers := 13    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 54    
+---Multipliers : 
	                32x32  Multipliers := 4     
	                 6x32  Multipliers := 1     
+---RAMs : 
	              12K Bit         RAMs := 1     
+---Muxes : 
	  37 Input     37 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 69    
	   2 Input     30 Bit        Muxes := 18    
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 6     
	  17 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 18    
	   2 Input     14 Bit        Muxes := 2     
	   6 Input     12 Bit        Muxes := 5     
	   2 Input     12 Bit        Muxes := 12    
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 71    
	   4 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	  37 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 41    
	   4 Input      6 Bit        Muxes := 3     
	   3 Input      6 Bit        Muxes := 5     
	   8 Input      6 Bit        Muxes := 4     
	  16 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	   3 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 42    
	  37 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 34    
	   4 Input      3 Bit        Muxes := 3     
	  18 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 235   
	   3 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 4     
	  17 Input      1 Bit        Muxes := 4     
	  37 Input      1 Bit        Muxes := 20    
	  40 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 4     
	  13 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Voice_Scope_TOP 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
Module Draw_Waveform_History 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 15    
	   2 Input     10 Bit       Adders := 7     
+---Registers : 
	               10 Bit    Registers := 1285  
+---Muxes : 
	   2 Input     10 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 25    
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 1     
Module pc_vga_8x16__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__18 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__19 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__20 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__21 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__22 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__23 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__24 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__25 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__26 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__27 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__28 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__29 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__30 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__31 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__32 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__33 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__34 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__35 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__36 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__37 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__38 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__39 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__40 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__41 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__42 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module Draw_Mao 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 4     
	   3 Input      9 Bit       Adders := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 6     
Module nyan_clk 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pc_vga_8x16__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__43 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__44 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__45 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__46 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__47 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__48 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__49 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__50 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__51 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__52 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__53 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__54 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__55 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__56 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__57 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__58 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__59 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__60 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__61 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__62 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__63 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__64 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__65 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__65 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__66 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__66 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__67 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__67 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__68 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__68 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__69 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__69 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__70 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__70 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__71 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__71 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__72 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__72 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__73 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__73 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__74 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__74 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__75 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__75 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__76 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__76 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__77 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__77 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__78 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__78 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__79 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__79 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__80 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__80 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__81 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__81 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16__82 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char__82 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module pc_vga_8x16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module char 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
Module Draw_Background 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   3 Input     14 Bit       Adders := 4     
	   2 Input     13 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module Draw_Waveform_Circle 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     21 Bit       Adders := 3     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 4     
	               10 Bit    Registers := 9     
	                6 Bit    Registers := 2     
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 6     
	   2 Input     10 Bit        Muxes := 50    
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 60    
Module VGA_CONTROL 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module VGA_DISPLAY 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module Draw_Waveform_Mode 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Multipliers : 
	                 6x32  Multipliers := 1     
+---RAMs : 
	              12K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 14    
	   4 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 3     
Module Colour_Selector 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 5     
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input     12 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
Module Ps2Interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 17    
+---Muxes : 
	  17 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 18    
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  17 Input      1 Bit        Muxes := 4     
Module MouseCtl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	  37 Input     37 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 69    
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 10    
	   2 Input      9 Bit        Muxes := 2     
	  37 Input      8 Bit        Muxes := 3     
	  37 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  37 Input      1 Bit        Muxes := 20    
Module posE_dff__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posE_dff__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posE_dff__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posE_dff__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posE_dff__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posE_dff__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posE_dff__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posE_dff__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posE_dff__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module posE_dff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SEG_Decoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  40 Input      1 Bit        Muxes := 1     
Module Mode_Selector 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                6 Bit    Registers := 5     
	                3 Bit    Registers := 11    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 18    
	   2 Input      6 Bit        Muxes := 35    
	   3 Input      6 Bit        Muxes := 5     
	   8 Input      6 Bit        Muxes := 4     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	   3 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	  18 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 23    
	   8 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 54    
	   8 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module Sound_Lvl_Converter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 5     
	                4 Bit    Registers := 2     
+---Muxes : 
	  16 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 1     
Module Freq_Counter 
Detailed RTL Component Info : 
+---Adders : 
	 100 Input     12 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 106   
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module Voice_Capturer 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module clk_30hz 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clk_div 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/imports/new/Draw_Background.v:252]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/imports/new/Draw_Background.v:252]
DSP Report: Generating DSP Condition_For_Arc03, operation Mode is: A*B.
DSP Report: operator Condition_For_Arc03 is absorbed into DSP Condition_For_Arc03.
DSP Report: operator Condition_For_Arc03 is absorbed into DSP Condition_For_Arc03.
DSP Report: Generating DSP Condition_For_Arc03, operation Mode is: A*B.
DSP Report: operator Condition_For_Arc03 is absorbed into DSP Condition_For_Arc03.
DSP Report: operator Condition_For_Arc03 is absorbed into DSP Condition_For_Arc03.
DSP Report: Generating DSP Condition_For_Arc03, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Condition_For_Arc03 is absorbed into DSP Condition_For_Arc03.
DSP Report: operator Condition_For_Arc03 is absorbed into DSP Condition_For_Arc03.
DSP Report: Generating DSP Condition_For_Arc03, operation Mode is: A*B.
DSP Report: operator Condition_For_Arc03 is absorbed into DSP Condition_For_Arc03.
DSP Report: operator Condition_For_Arc03 is absorbed into DSP Condition_For_Arc03.
DSP Report: Generating DSP Condition_For_Arc03, operation Mode is: A*B.
DSP Report: operator Condition_For_Arc03 is absorbed into DSP Condition_For_Arc03.
DSP Report: operator Condition_For_Arc03 is absorbed into DSP Condition_For_Arc03.
DSP Report: Generating DSP Condition_For_Arc03, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Condition_For_Arc03 is absorbed into DSP Condition_For_Arc03.
DSP Report: operator Condition_For_Arc03 is absorbed into DSP Condition_For_Arc03.
WARNING: [Synth 8-3331] design Draw_Waveform_History has unconnected port SW0
WARNING: [Synth 8-3331] design Draw_Waveform_History has unconnected port mode[5]
WARNING: [Synth 8-3331] design Draw_Waveform_History has unconnected port mode[4]
WARNING: [Synth 8-3331] design Draw_Waveform_History has unconnected port mode[3]
WARNING: [Synth 8-3331] design Draw_Waveform_History has unconnected port mode[2]
WARNING: [Synth 8-3331] design Draw_Waveform_History has unconnected port mode[1]
WARNING: [Synth 8-3331] design Draw_Waveform_History has unconnected port mode[0]
WARNING: [Synth 8-3331] design Draw_Waveform_History has unconnected port wavemode[2]
WARNING: [Synth 8-3331] design Draw_Waveform_History has unconnected port wavemode[1]
WARNING: [Synth 8-3331] design Draw_Waveform_History has unconnected port wavemode[0]
WARNING: [Synth 8-3331] design Draw_Waveform_History has unconnected port waveformstate[2]
WARNING: [Synth 8-3331] design Draw_Waveform_History has unconnected port waveformstate[1]
WARNING: [Synth 8-3331] design Draw_Waveform_History has unconnected port waveformstate[0]
WARNING: [Synth 8-3331] design Draw_Waveform_History has unconnected port circlestate[2]
WARNING: [Synth 8-3331] design Draw_Waveform_History has unconnected port circlestate[1]
WARNING: [Synth 8-3331] design Draw_Waveform_History has unconnected port circlestate[0]
INFO: [Synth 8-4471] merging register 'cur_reg[20:0]' into 'cur_reg[20:0]' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Draw_Waveform_Circle.v:57]
INFO: [Synth 8-4471] merging register 'memory_reg[1][9:0]' into 'memory_reg[1][9:0]' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Draw_Waveform_Circle.v:61]
INFO: [Synth 8-4471] merging register 'memory_reg[2][9:0]' into 'memory_reg[2][9:0]' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Draw_Waveform_Circle.v:61]
INFO: [Synth 8-4471] merging register 'memory_reg[3][9:0]' into 'memory_reg[3][9:0]' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Draw_Waveform_Circle.v:61]
INFO: [Synth 8-4471] merging register 'memory_reg[4][9:0]' into 'memory_reg[4][9:0]' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Draw_Waveform_Circle.v:61]
INFO: [Synth 8-4471] merging register 'memory_reg[5][9:0]' into 'memory_reg[5][9:0]' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Draw_Waveform_Circle.v:61]
INFO: [Synth 8-4471] merging register 'memory_reg[6][9:0]' into 'memory_reg[6][9:0]' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Draw_Waveform_Circle.v:61]
INFO: [Synth 8-4471] merging register 'memory_reg[7][9:0]' into 'memory_reg[7][9:0]' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Draw_Waveform_Circle.v:61]
INFO: [Synth 8-4471] merging register 'memory_reg[0][9:0]' into 'memory_reg[0][9:0]' [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Draw_Waveform_Circle.v:61]
WARNING: [Synth 8-6014] Unused sequential element cur_reg was removed.  [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Draw_Waveform_Circle.v:57]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[1] was removed.  [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Draw_Waveform_Circle.v:61]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[2] was removed.  [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Draw_Waveform_Circle.v:61]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[3] was removed.  [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Draw_Waveform_Circle.v:61]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[4] was removed.  [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Draw_Waveform_Circle.v:61]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[5] was removed.  [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Draw_Waveform_Circle.v:61]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[6] was removed.  [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Draw_Waveform_Circle.v:61]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[7] was removed.  [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Draw_Waveform_Circle.v:61]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[0] was removed.  [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Draw_Waveform_Circle.v:61]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Draw_Waveform_Circle.v:104]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Draw_Waveform_Circle.v:104]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[1] was removed.  [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Draw_Waveform_Circle.v:61]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[2] was removed.  [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Draw_Waveform_Circle.v:61]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[3] was removed.  [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Draw_Waveform_Circle.v:61]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[4] was removed.  [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Draw_Waveform_Circle.v:61]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[5] was removed.  [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Draw_Waveform_Circle.v:61]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[6] was removed.  [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Draw_Waveform_Circle.v:61]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[7] was removed.  [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Draw_Waveform_Circle.v:61]
WARNING: [Synth 8-6014] Unused sequential element memory_reg[0] was removed.  [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/Draw_Waveform_Circle.v:61]
DSP Report: Generating DSP VGA_Red_waveform10, operation Mode is: A2*B2.
DSP Report: register memory_reg[1] is absorbed into DSP VGA_Red_waveform10.
DSP Report: register memory_reg[1] is absorbed into DSP VGA_Red_waveform10.
DSP Report: operator VGA_Red_waveform10 is absorbed into DSP VGA_Red_waveform10.
DSP Report: Generating DSP VGA_Red_waveform11, operation Mode is: A*B.
DSP Report: operator VGA_Red_waveform11 is absorbed into DSP VGA_Red_waveform11.
DSP Report: operator VGA_Red_waveform11 is absorbed into DSP VGA_Red_waveform11.
DSP Report: Generating DSP VGA_Red_waveform11, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator VGA_Red_waveform11 is absorbed into DSP VGA_Red_waveform11.
DSP Report: operator VGA_Red_waveform11 is absorbed into DSP VGA_Red_waveform11.
DSP Report: Generating DSP VGA_Red_waveform11, operation Mode is: A*B.
DSP Report: operator VGA_Red_waveform11 is absorbed into DSP VGA_Red_waveform11.
DSP Report: operator VGA_Red_waveform11 is absorbed into DSP VGA_Red_waveform11.
DSP Report: Generating DSP VGA_Red_waveform11, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator VGA_Red_waveform11 is absorbed into DSP VGA_Red_waveform11.
DSP Report: operator VGA_Red_waveform11 is absorbed into DSP VGA_Red_waveform11.
DSP Report: Generating DSP VGA_Red_waveform11, operation Mode is: A*B.
DSP Report: operator VGA_Red_waveform11 is absorbed into DSP VGA_Red_waveform11.
DSP Report: operator VGA_Red_waveform11 is absorbed into DSP VGA_Red_waveform11.
DSP Report: Generating DSP VGA_Red_waveform11, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator VGA_Red_waveform11 is absorbed into DSP VGA_Red_waveform11.
DSP Report: operator VGA_Red_waveform11 is absorbed into DSP VGA_Red_waveform11.
DSP Report: Generating DSP VGA_Red_waveform11, operation Mode is: A*B.
DSP Report: operator VGA_Red_waveform11 is absorbed into DSP VGA_Red_waveform11.
DSP Report: operator VGA_Red_waveform11 is absorbed into DSP VGA_Red_waveform11.
DSP Report: Generating DSP VGA_Red_waveform11, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator VGA_Red_waveform11 is absorbed into DSP VGA_Red_waveform11.
DSP Report: operator VGA_Red_waveform11 is absorbed into DSP VGA_Red_waveform11.
DSP Report: Generating DSP VGA_Red_waveform9, operation Mode is: A2*B2.
DSP Report: register memory_reg[2] is absorbed into DSP VGA_Red_waveform9.
DSP Report: register memory_reg[2] is absorbed into DSP VGA_Red_waveform9.
DSP Report: operator VGA_Red_waveform9 is absorbed into DSP VGA_Red_waveform9.
DSP Report: Generating DSP VGA_Red_waveform8, operation Mode is: A2*B2.
DSP Report: register memory_reg[3] is absorbed into DSP VGA_Red_waveform8.
DSP Report: register memory_reg[3] is absorbed into DSP VGA_Red_waveform8.
DSP Report: operator VGA_Red_waveform8 is absorbed into DSP VGA_Red_waveform8.
DSP Report: Generating DSP VGA_Red_waveform7, operation Mode is: A2*B2.
DSP Report: register memory_reg[4] is absorbed into DSP VGA_Red_waveform7.
DSP Report: register memory_reg[4] is absorbed into DSP VGA_Red_waveform7.
DSP Report: operator VGA_Red_waveform7 is absorbed into DSP VGA_Red_waveform7.
DSP Report: Generating DSP VGA_Red_waveform6, operation Mode is: A2*B2.
DSP Report: register memory_reg[5] is absorbed into DSP VGA_Red_waveform6.
DSP Report: register memory_reg[5] is absorbed into DSP VGA_Red_waveform6.
DSP Report: operator VGA_Red_waveform6 is absorbed into DSP VGA_Red_waveform6.
DSP Report: Generating DSP VGA_Red_waveform5, operation Mode is: A2*B2.
DSP Report: register memory_reg[6] is absorbed into DSP VGA_Red_waveform5.
DSP Report: register memory_reg[6] is absorbed into DSP VGA_Red_waveform5.
DSP Report: operator VGA_Red_waveform5 is absorbed into DSP VGA_Red_waveform5.
DSP Report: Generating DSP VGA_Red_waveform4, operation Mode is: A2*B2.
DSP Report: register memory_reg[7] is absorbed into DSP VGA_Red_waveform4.
DSP Report: register memory_reg[7] is absorbed into DSP VGA_Red_waveform4.
DSP Report: operator VGA_Red_waveform4 is absorbed into DSP VGA_Red_waveform4.
DSP Report: Generating DSP VGA_Red_waveform10, operation Mode is: A2*B2.
DSP Report: register memory_reg[0] is absorbed into DSP VGA_Red_waveform10.
DSP Report: register memory_reg[0] is absorbed into DSP VGA_Red_waveform10.
DSP Report: operator VGA_Red_waveform10 is absorbed into DSP VGA_Red_waveform10.
WARNING: [Synth 8-6014] Unused sequential element mc/zpos_reg was removed.  [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/MouseCtl.vhd:1007]
WARNING: [Synth 8-6014] Unused sequential element mc/new_event_reg was removed.  [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/sources_1/new/MouseCtl.vhd:606]
INFO: [Synth 8-5545] ROM "mc/periodic_check_tick" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "mc/timeout" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design Draw_Waveform_Mode has unconnected port wavemode[2]
WARNING: [Synth 8-3331] design Draw_Waveform_Mode has unconnected port wavemode[1]
WARNING: [Synth 8-3331] design Draw_Waveform_Mode has unconnected port wavemode[0]
WARNING: [Synth 8-3331] design Draw_Waveform_Mode has unconnected port histstate[2]
WARNING: [Synth 8-3331] design Draw_Waveform_Mode has unconnected port histstate[1]
WARNING: [Synth 8-3331] design Draw_Waveform_Mode has unconnected port histstate[0]
WARNING: [Synth 8-3331] design Draw_Waveform_Mode has unconnected port circlestate[2]
WARNING: [Synth 8-3331] design Draw_Waveform_Mode has unconnected port circlestate[1]
WARNING: [Synth 8-3331] design Draw_Waveform_Mode has unconnected port circlestate[0]
WARNING: [Synth 8-3331] design Draw_Waveform_Mode has unconnected port freq_sample[9]
WARNING: [Synth 8-3331] design Draw_Waveform_Mode has unconnected port freq_sample[8]
WARNING: [Synth 8-3331] design Draw_Waveform_Mode has unconnected port freq_sample[7]
WARNING: [Synth 8-3331] design Draw_Waveform_Mode has unconnected port freq_sample[6]
WARNING: [Synth 8-3331] design Draw_Waveform_Mode has unconnected port freq_sample[5]
WARNING: [Synth 8-3331] design Draw_Waveform_Mode has unconnected port freq_sample[4]
WARNING: [Synth 8-3331] design Draw_Waveform_Mode has unconnected port freq_sample[3]
WARNING: [Synth 8-3331] design Draw_Waveform_Mode has unconnected port freq_sample[2]
WARNING: [Synth 8-3331] design Draw_Waveform_Mode has unconnected port freq_sample[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'wave_c/val_reg[10]' (FD) to 'wave_c/val_reg[11]'
INFO: [Synth 8-3886] merging instance 'wave_c/val_reg[11]' (FD) to 'wave_c/val_reg[12]'
INFO: [Synth 8-3886] merging instance 'wave_c/val_reg[12]' (FD) to 'wave_c/val_reg[13]'
INFO: [Synth 8-3886] merging instance 'wave_c/val_reg[13]' (FD) to 'wave_c/val_reg[14]'
INFO: [Synth 8-3886] merging instance 'wave_c/val_reg[14]' (FD) to 'wave_c/val_reg[15]'
INFO: [Synth 8-3886] merging instance 'wave_c/val_reg[15]' (FD) to 'wave_c/val_reg[16]'
INFO: [Synth 8-3886] merging instance 'wave_c/val_reg[16]' (FD) to 'wave_c/val_reg[17]'
INFO: [Synth 8-3886] merging instance 'wave_c/val_reg[17]' (FD) to 'wave_c/val_reg[18]'
INFO: [Synth 8-3886] merging instance 'wave_c/val_reg[18]' (FD) to 'wave_c/val_reg[19]'
INFO: [Synth 8-3886] merging instance 'wave_c/val_reg[19]' (FD) to 'wave_c/val_reg[20]'
INFO: [Synth 8-3886] merging instance 'wave_c/cur_reg[18]' (FDRE) to 'wave_c/cur_reg[10]'
INFO: [Synth 8-3886] merging instance 'wave_c/cur_reg[20]' (FDRE) to 'wave_c/cur_reg[10]'
INFO: [Synth 8-3886] merging instance 'wave_c/cur_reg[19]' (FDRE) to 'wave_c/cur_reg[10]'
INFO: [Synth 8-3886] merging instance 'wave_c/cur_reg[17]' (FDRE) to 'wave_c/cur_reg[10]'
INFO: [Synth 8-3886] merging instance 'wave_c/cur_reg[15]' (FDRE) to 'wave_c/cur_reg[10]'
INFO: [Synth 8-3886] merging instance 'wave_c/cur_reg[16]' (FDRE) to 'wave_c/cur_reg[10]'
INFO: [Synth 8-3886] merging instance 'wave_c/cur_reg[10]' (FDRE) to 'wave_c/cur_reg[11]'
INFO: [Synth 8-3886] merging instance 'wave_c/cur_reg[11]' (FDRE) to 'wave_c/cur_reg[12]'
INFO: [Synth 8-3886] merging instance 'wave_c/cur_reg[12]' (FDRE) to 'wave_c/cur_reg[13]'
INFO: [Synth 8-3886] merging instance 'wave_c/cur_reg[13]' (FDRE) to 'wave_c/cur_reg[14]'
INFO: [Synth 8-3886] merging instance 'cs/ticks_reg[1]' (FDE) to 'cs/ticks_reg[9]'
INFO: [Synth 8-3886] merging instance 'cs/ticks_reg[4]' (FDE) to 'cs/ticks_reg[8]'
INFO: [Synth 8-3886] merging instance 'cs/ticks_reg[5]' (FDE) to 'cs/ticks_reg[8]'
INFO: [Synth 8-3886] merging instance 'cs/ticks_reg[6]' (FDE) to 'cs/ticks_reg[10]'
INFO: [Synth 8-3886] merging instance 'cs/grid_reg[0]' (FDE) to 'cs/grid_reg[2]'
INFO: [Synth 8-3886] merging instance 'cs/grid_reg[1]' (FDE) to 'cs/grid_reg[3]'
INFO: [Synth 8-3886] merging instance 'cs/grid_reg[6]' (FDE) to 'cs/grid_reg[8]'
INFO: [Synth 8-3886] merging instance 'cs/grid_reg[7]' (FDE) to 'cs/grid_reg[9]'
INFO: [Synth 8-3886] merging instance 'cs/grid_reg[8]' (FDE) to 'cs/grid_reg[10]'
INFO: [Synth 8-3886] merging instance 'cs/grid_reg[9]' (FDE) to 'cs/grid_reg[11]'
INFO: [Synth 8-3886] merging instance 'cs/grid_reg[11]' (FDE) to 'cs/background_reg[11]'
INFO: [Synth 8-3886] merging instance 'cs/axes_reg[0]' (FDE) to 'cs/axes_reg[3]'
INFO: [Synth 8-3886] merging instance 'cs/axes_reg[2]' (FDE) to 'cs/axes_reg[3]'
INFO: [Synth 8-3886] merging instance 'cs/axes_reg[4]' (FDE) to 'cs/axes_reg[6]'
INFO: [Synth 8-3886] merging instance 'cs/axes_reg[5]' (FDE) to 'cs/axes_reg[11]'
INFO: [Synth 8-3886] merging instance 'cs/axes_reg[7]' (FDE) to 'cs/axes_reg[11]'
INFO: [Synth 8-3886] merging instance 'cs/axes_reg[8]' (FDE) to 'cs/background_reg[11]'
INFO: [Synth 8-3886] merging instance 'cs/axes_reg[10]' (FDE) to 'cs/background_reg[11]'
INFO: [Synth 8-3886] merging instance 'cs/background_reg[3]' (FDE) to 'cs/background_reg[11]'
INFO: [Synth 8-3886] merging instance 'cs/background_reg[4]' (FDE) to 'cs/background_reg[8]'
INFO: [Synth 8-3886] merging instance 'cs/background_reg[7]' (FDE) to 'cs/background_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cs/\background_reg[11] )
INFO: [Synth 8-3886] merging instance 'cs/waveform_reg[0]' (FDE) to 'cs/waveform_reg[2]'
INFO: [Synth 8-3886] merging instance 'cs/waveform_reg[1]' (FDE) to 'cs/waveform_reg[5]'
INFO: [Synth 8-3886] merging instance 'cs/waveform_reg[2]' (FDE) to 'cs/waveform_reg[4]'
INFO: [Synth 8-3886] merging instance 'cs/waveform_reg[3]' (FDE) to 'cs/waveform_reg[7]'
INFO: [Synth 8-3886] merging instance 'cs/waveform_reg[4]' (FDE) to 'cs/waveform_reg[6]'
INFO: [Synth 8-3886] merging instance 'cs/waveform_reg[8]' (FDE) to 'cs/waveform_reg[10]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cs/\waveform_reg[11] )
WARNING: [Synth 8-3332] Sequential element (clk_vgaReg_reg) is unused and will be removed from module VGA_DISPLAY.
WARNING: [Synth 8-3332] Sequential element (waveform_reg[11]) is unused and will be removed from module Colour_Selector.
WARNING: [Synth 8-3332] Sequential element (background_reg[11]) is unused and will be removed from module Colour_Selector.
WARNING: [Synth 8-3332] Sequential element (mc/middle_down_reg) is unused and will be removed from module Mouse_Controller.
WARNING: [Synth 8-3332] Sequential element (mc/middle_reg) is unused and will be removed from module Mouse_Controller.
WARNING: [Synth 8-3332] Sequential element (mc/right_down_reg) is unused and will be removed from module Mouse_Controller.
WARNING: [Synth 8-3332] Sequential element (mc/right_reg) is unused and will be removed from module Mouse_Controller.
INFO: [Synth 8-3886] merging instance 'cs/ticks_reg[0]' (FDE) to 'cs/axes_reg[6]'
INFO: [Synth 8-3886] merging instance 'cs/ticks_reg[3]' (FDE) to 'cs/waveform_reg[5]'
INFO: [Synth 8-3886] merging instance 'cs/ticks_reg[7]' (FDE) to 'cs/background_reg[10]'
INFO: [Synth 8-3886] merging instance 'cs/ticks_reg[8]' (FDE) to 'cs/grid_reg[3]'
INFO: [Synth 8-3886] merging instance 'cs/ticks_reg[10]' (FDE) to 'cs/grid_reg[10]'
INFO: [Synth 8-3886] merging instance 'cs/grid_reg[2]' (FDE) to 'cs/background_reg[9]'
INFO: [Synth 8-3886] merging instance 'cs/grid_reg[3]' (FDE) to 'cs/background_reg[8]'
INFO: [Synth 8-3886] merging instance 'cs/grid_reg[5]' (FDE) to 'cs/waveform_reg[6]'
INFO: [Synth 8-3886] merging instance 'cs/grid_reg[10]' (FDE) to 'cs/background_reg[2]'
INFO: [Synth 8-3886] merging instance 'cs/axes_reg[1]' (FDE) to 'cs/background_reg[6]'
INFO: [Synth 8-3886] merging instance 'cs/axes_reg[3]' (FDE) to 'cs/background_reg[10]'
INFO: [Synth 8-3886] merging instance 'cs/axes_reg[11]' (FDE) to 'cs/background_reg[2]'
INFO: [Synth 8-3886] merging instance 'cs/background_reg[0]' (FDE) to 'cs/waveform_reg[9]'
INFO: [Synth 8-5545] ROM "STATE0" won't be mapped to RAM because address size (29) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "waveModePrev" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "FREQ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FREQ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FREQ100HZ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "freq0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "freq1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sound_converter/maxVol" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sound_converter/percent1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'fc/FREQ_reg[12]' (FDRE) to 'fc/FREQ_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fc/\FREQ_reg[13] )
INFO: [Synth 8-3886] merging instance 'sound_converter/percent0_reg[5]' (FDRE) to 'sound_converter/percent0_reg[0]'
INFO: [Synth 8-3886] merging instance 'sound_converter/percent1_reg[5]' (FDRE) to 'sound_converter/percent2_reg[5]'
INFO: [Synth 8-3886] merging instance 'sound_converter/percent2_reg[5]' (FDRE) to 'sound_converter/percent2_reg[4]'
INFO: [Synth 8-3886] merging instance 'sound_converter/sound1_reg[5]' (FDE) to 'sound_converter/sound1_reg[4]'
INFO: [Synth 8-3886] merging instance 'sound_converter/percent0_reg[3]' (FDRE) to 'sound_converter/percent0_reg[0]'
INFO: [Synth 8-3886] merging instance 'sound_converter/percent0_reg[0]' (FDRE) to 'sound_converter/percent0_reg[1]'
INFO: [Synth 8-3886] merging instance 'sound_converter/percent0_reg[2]' (FDRE) to 'sound_converter/percent0_reg[1]'
INFO: [Synth 8-3886] merging instance 'sound_converter/percent0_reg[4]' (FDRE) to 'sound_converter/percent0_reg[1]'
INFO: [Synth 8-3886] merging instance 'sound_converter/percent1_reg[4]' (FDRE) to 'sound_converter/percent2_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sound_converter/percent2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sound_converter/sound1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sound_converter/percent0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode_s/i_2/\seg_d/COUNTER_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode_s/i_2/\seg_d/COUNTER_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode_s/i_2/\seg_d/COUNTER_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode_s/i_2/\seg_d/COUNTER_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode_s/i_2/\seg_d/COUNTER_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode_s/i_2/\seg_d/COUNTER_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode_s/i_2/\seg_d/COUNTER_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode_s/i_2/\seg_d/COUNTER_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode_s/i_2/\seg_d/COUNTER_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode_s/i_2/\seg_d/COUNTER_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode_s/\waveModePrev_reg[2] )
INFO: [Synth 8-3886] merging instance 'fc/FREQ100HZ_reg[12]' (FDRE) to 'fc/FREQ100HZ_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fc/\FREQ100HZ_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fc/\freq0_reg[3] )
INFO: [Synth 8-3886] merging instance 'fc/FREQ0_reg[3]' (FDE) to 'fc/freq0_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mode_s/\word2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fc/\freq0_reg[3] )
WARNING: [Synth 8-3332] Sequential element (waveModePrev_reg[2]) is unused and will be removed from module Mode_Selector.
WARNING: [Synth 8-3332] Sequential element (waveMode_reg[2]) is unused and will be removed from module Mode_Selector.
WARNING: [Synth 8-3332] Sequential element (word2_reg[5]) is unused and will be removed from module Mode_Selector.
WARNING: [Synth 8-3332] Sequential element (prev_reg[10]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (prev_reg[9]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (prev_reg[8]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (prev_reg[7]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (prev_reg[6]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (prev_reg[5]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (prev_reg[4]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (prev_reg[3]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (prev_reg[2]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (prev_reg[1]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (prev_reg[0]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (FREQ_reg[13]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (FREQ100HZ_reg[13]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq0_reg[11]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq0_reg[10]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq0_reg[9]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq0_reg[8]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq0_reg[7]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq0_reg[6]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq0_reg[5]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq0_reg[4]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq1_reg[11]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq1_reg[10]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq1_reg[9]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq1_reg[8]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq1_reg[7]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq1_reg[6]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq1_reg[5]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq1_reg[4]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq2_reg[11]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq2_reg[10]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq2_reg[9]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq2_reg[8]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq2_reg[7]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq2_reg[6]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq2_reg[5]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq2_reg[4]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq3_reg[11]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq3_reg[10]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq3_reg[9]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq3_reg[8]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq3_reg[7]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq3_reg[6]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq3_reg[5]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq3_reg[4]) is unused and will be removed from module Freq_Counter.
WARNING: [Synth 8-3332] Sequential element (freq0_reg[3]) is unused and will be removed from module Freq_Counter.
INFO: [Synth 8-3886] merging instance 'sound_converter/sound0_reg[0]' (FDE) to 'sound_converter/led_reg[9]'
WARNING: [Synth 8-3332] Sequential element (FREQ100HZ_reg[0]) is unused and will be removed from module Freq_Counter.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:49 . Memory (MB): peak = 876.004 ; gain = 618.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|SEG_Decoder | seg        | 64x8          | LUT            | 
+------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------+-----------+----------------------+-------------------------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives                    | 
+------------+------------+-----------+----------------------+-------------------------------+
|wave        | memory_reg | Implied   | 2 K x 10             | RAM64X1D x 40  RAM64M x 120   | 
+------------+------------+-----------+----------------------+-------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+---------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Draw_Background__GB0 | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Draw_Background__GB0 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Draw_Background__GB0 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Draw_Background__GB0 | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Draw_Background__GB0 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Draw_Background__GB0 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Draw_Waveform_Circle | A2*B2          | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Draw_Waveform_Circle | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Draw_Waveform_Circle | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Draw_Waveform_Circle | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Draw_Waveform_Circle | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Draw_Waveform_Circle | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Draw_Waveform_Circle | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Draw_Waveform_Circle | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Draw_Waveform_Circle | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Draw_Waveform_Circle | A2*B2          | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Draw_Waveform_Circle | A2*B2          | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Draw_Waveform_Circle | A2*B2          | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Draw_Waveform_Circle | A2*B2          | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Draw_Waveform_Circle | A2*B2          | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Draw_Waveform_Circle | A2*B2          | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Draw_Waveform_Circle | A2*B2          | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+---------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |Draw_Background__GB0  |           1|      2158|
|2     |Draw_Background__GB1  |           1|       935|
|3     |Draw_Waveform_History |           1|     26977|
|4     |Voice_Scope_TOP__GCB1 |           1|      5875|
|5     |Voice_Scope_TOP__GCB2 |           1|     10814|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:26 ; elapsed = 00:02:05 . Memory (MB): peak = 876.004 ; gain = 618.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (grid_reg[4]) is unused and will be removed from module Colour_Selector.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:16 ; elapsed = 00:02:55 . Memory (MB): peak = 944.813 ; gain = 687.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+------------+-----------+----------------------+-------------------------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives                    | 
+------------+------------+-----------+----------------------+-------------------------------+
|wave        | memory_reg | Implied   | 2 K x 10             | RAM64X1D x 40  RAM64M x 120   | 
+------------+------------+-----------+----------------------+-------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |Draw_Waveform_History |           1|     26964|
|2     |Voice_Scope_TOP_GT0   |           1|     19497|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'i_0/wave_c/i_reg[4]' (FDE) to 'i_0/wave_c/i_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\wave_c/i_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\wave_c/CIRCLECOUNTER_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\wave_c/CIRCLECOUNTER_reg[5] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:26 ; elapsed = 00:03:28 . Memory (MB): peak = 944.813 ; gain = 687.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |Draw_Waveform_History |           1|     19203|
|2     |Voice_Scope_TOP_GT0   |           1|      8487|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop mc/mc/Inst_Ps2Interface/ps2_clk_h_reg is being inverted and renamed to mc/mc/Inst_Ps2Interface/ps2_clk_h_reg_inv.
INFO: [Synth 8-5365] Flop mc/mc/Inst_Ps2Interface/ps2_data_h_reg is being inverted and renamed to mc/mc/Inst_Ps2Interface/ps2_data_h_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:31 ; elapsed = 00:03:33 . Memory (MB): peak = 944.813 ; gain = 687.477
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:31 ; elapsed = 00:03:33 . Memory (MB): peak = 944.813 ; gain = 687.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:34 ; elapsed = 00:03:36 . Memory (MB): peak = 944.813 ; gain = 687.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:34 ; elapsed = 00:03:37 . Memory (MB): peak = 944.813 ; gain = 687.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:35 ; elapsed = 00:03:37 . Memory (MB): peak = 944.813 ; gain = 687.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:35 ; elapsed = 00:03:37 . Memory (MB): peak = 944.813 ; gain = 687.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     5|
|2     |CARRY4     |   906|
|3     |DSP48E1    |    12|
|4     |DSP48E1_1  |     8|
|5     |LUT1       |   612|
|6     |LUT2       |   995|
|7     |LUT3       |  1162|
|8     |LUT4       |  1353|
|9     |LUT5       |   733|
|10    |LUT6       |  4687|
|11    |MMCME2_ADV |     1|
|12    |MUXF7      |  1719|
|13    |MUXF8      |   810|
|14    |RAM64M     |   120|
|15    |RAM64X1D   |    40|
|16    |RAMB16_S1  |    83|
|17    |FDRE       | 15009|
|18    |FDSE       |    20|
|19    |IBUF       |     9|
|20    |IOBUF      |     2|
|21    |OBUF       |    41|
+------+-----------+------+

Report Instance Areas: 
+------+------------------------+----------------------+------+
|      |Instance                |Module                |Cells |
+------+------------------------+----------------------+------+
|1     |top                     |                      | 28327|
|2     |  clk_30                |clk_30hz              |    32|
|3     |  cs                    |Colour_Selector       |    41|
|4     |  dbg                   |Draw_Background       |   452|
|5     |    ahar1               |char                  |     7|
|6     |      c                 |pc_vga_8x16_257       |     1|
|7     |        U1              |pc_vga_8x16_00_7F_258 |     1|
|8     |    ahar10              |char_13               |     5|
|9     |      c                 |pc_vga_8x16_255       |     2|
|10    |        U1              |pc_vga_8x16_00_7F_256 |     2|
|11    |    ahar11              |char_14               |     4|
|12    |      c                 |pc_vga_8x16_253       |     1|
|13    |        U1              |pc_vga_8x16_00_7F_254 |     1|
|14    |    ahar12              |char_15               |     4|
|15    |      c                 |pc_vga_8x16_251       |     1|
|16    |        U1              |pc_vga_8x16_00_7F_252 |     1|
|17    |    ahar13              |char_16               |     4|
|18    |      c                 |pc_vga_8x16_249       |     1|
|19    |        U1              |pc_vga_8x16_00_7F_250 |     1|
|20    |    ahar14              |char_17               |     4|
|21    |      c                 |pc_vga_8x16_247       |     1|
|22    |        U1              |pc_vga_8x16_00_7F_248 |     1|
|23    |    ahar15              |char_18               |     4|
|24    |      c                 |pc_vga_8x16_245       |     1|
|25    |        U1              |pc_vga_8x16_00_7F_246 |     1|
|26    |    ahar2               |char_19               |     4|
|27    |      c                 |pc_vga_8x16_243       |     1|
|28    |        U1              |pc_vga_8x16_00_7F_244 |     1|
|29    |    ahar3               |char_20               |     4|
|30    |      c                 |pc_vga_8x16_241       |     1|
|31    |        U1              |pc_vga_8x16_00_7F_242 |     1|
|32    |    ahar4               |char_21               |     4|
|33    |      c                 |pc_vga_8x16_239       |     1|
|34    |        U1              |pc_vga_8x16_00_7F_240 |     1|
|35    |    ahar5               |char_22               |     3|
|36    |      c                 |pc_vga_8x16_237       |     1|
|37    |        U1              |pc_vga_8x16_00_7F_238 |     1|
|38    |    ahar6               |char_23               |     4|
|39    |      c                 |pc_vga_8x16_235       |     1|
|40    |        U1              |pc_vga_8x16_00_7F_236 |     1|
|41    |    ahar7               |char_24               |     4|
|42    |      c                 |pc_vga_8x16_233       |     1|
|43    |        U1              |pc_vga_8x16_00_7F_234 |     1|
|44    |    ahar8               |char_25               |     4|
|45    |      c                 |pc_vga_8x16_231       |     1|
|46    |        U1              |pc_vga_8x16_00_7F_232 |     1|
|47    |    ahar9               |char_26               |     4|
|48    |      c                 |pc_vga_8x16_229       |     1|
|49    |        U1              |pc_vga_8x16_00_7F_230 |     1|
|50    |    bar1                |char_27               |     4|
|51    |      c                 |pc_vga_8x16_227       |     1|
|52    |        U1              |pc_vga_8x16_00_7F_228 |     1|
|53    |    bar2                |char_28               |     1|
|54    |      c                 |pc_vga_8x16_225       |     1|
|55    |        U1              |pc_vga_8x16_00_7F_226 |     1|
|56    |    bar3                |char_29               |     1|
|57    |      c                 |pc_vga_8x16_223       |     1|
|58    |        U1              |pc_vga_8x16_00_7F_224 |     1|
|59    |    bhar1               |char_30               |     6|
|60    |      c                 |pc_vga_8x16_221       |     1|
|61    |        U1              |pc_vga_8x16_00_7F_222 |     1|
|62    |    bhar2               |char_31               |     4|
|63    |      c                 |pc_vga_8x16_219       |     1|
|64    |        U1              |pc_vga_8x16_00_7F_220 |     1|
|65    |    bhar3               |char_32               |     4|
|66    |      c                 |pc_vga_8x16_217       |     1|
|67    |        U1              |pc_vga_8x16_00_7F_218 |     1|
|68    |    bhar4               |char_33               |     4|
|69    |      c                 |pc_vga_8x16_215       |     1|
|70    |        U1              |pc_vga_8x16_00_7F_216 |     1|
|71    |    block1              |char_34               |     4|
|72    |      c                 |pc_vga_8x16_213       |     1|
|73    |        U1              |pc_vga_8x16_00_7F_214 |     1|
|74    |    block2              |char_35               |     4|
|75    |      c                 |pc_vga_8x16_211       |     1|
|76    |        U1              |pc_vga_8x16_00_7F_212 |     1|
|77    |    block3              |char_36               |     4|
|78    |      c                 |pc_vga_8x16_209       |     1|
|79    |        U1              |pc_vga_8x16_00_7F_210 |     1|
|80    |    char1               |char_37               |     1|
|81    |      c                 |pc_vga_8x16_207       |     1|
|82    |        U1              |pc_vga_8x16_00_7F_208 |     1|
|83    |    char2               |char_38               |     5|
|84    |      c                 |pc_vga_8x16_205       |     2|
|85    |        U1              |pc_vga_8x16_00_7F_206 |     2|
|86    |    circ1               |char_39               |     5|
|87    |      c                 |pc_vga_8x16_203       |     2|
|88    |        U1              |pc_vga_8x16_00_7F_204 |     2|
|89    |    circ2               |char_40               |     4|
|90    |      c                 |pc_vga_8x16_201       |     1|
|91    |        U1              |pc_vga_8x16_00_7F_202 |     1|
|92    |    circ3               |char_41               |     4|
|93    |      c                 |pc_vga_8x16_199       |     1|
|94    |        U1              |pc_vga_8x16_00_7F_200 |     1|
|95    |    circ4               |char_42               |     5|
|96    |      c                 |pc_vga_8x16_197       |     2|
|97    |        U1              |pc_vga_8x16_00_7F_198 |     2|
|98    |    dhar1               |char_43               |     1|
|99    |      c                 |pc_vga_8x16_195       |     1|
|100   |        U1              |pc_vga_8x16_00_7F_196 |     1|
|101   |    dhar2               |char_44               |     6|
|102   |      c                 |pc_vga_8x16_193       |     2|
|103   |        U1              |pc_vga_8x16_00_7F_194 |     2|
|104   |    ehar1               |char_45               |     1|
|105   |      c                 |pc_vga_8x16_191       |     1|
|106   |        U1              |pc_vga_8x16_00_7F_192 |     1|
|107   |    ehar2               |char_46               |     5|
|108   |      c                 |pc_vga_8x16_189       |     2|
|109   |        U1              |pc_vga_8x16_00_7F_190 |     2|
|110   |    fhar1               |char_47               |     1|
|111   |      c                 |pc_vga_8x16_187       |     1|
|112   |        U1              |pc_vga_8x16_00_7F_188 |     1|
|113   |    fhar2               |char_48               |     9|
|114   |      c                 |pc_vga_8x16_185       |     2|
|115   |        U1              |pc_vga_8x16_00_7F_186 |     2|
|116   |    fill1               |char_49               |     4|
|117   |      c                 |pc_vga_8x16_183       |     1|
|118   |        U1              |pc_vga_8x16_00_7F_184 |     1|
|119   |    fill2               |char_50               |     1|
|120   |      c                 |pc_vga_8x16_181       |     1|
|121   |        U1              |pc_vga_8x16_00_7F_182 |     1|
|122   |    fill3               |char_51               |     1|
|123   |      c                 |pc_vga_8x16_179       |     1|
|124   |        U1              |pc_vga_8x16_00_7F_180 |     1|
|125   |    fill4               |char_52               |     4|
|126   |      c                 |pc_vga_8x16_177       |     1|
|127   |        U1              |pc_vga_8x16_00_7F_178 |     1|
|128   |    freq1               |char_53               |     1|
|129   |      c                 |pc_vga_8x16_175       |     1|
|130   |        U1              |pc_vga_8x16_00_7F_176 |     1|
|131   |    freq2               |char_54               |     1|
|132   |      c                 |pc_vga_8x16_173       |     1|
|133   |        U1              |pc_vga_8x16_00_7F_174 |     1|
|134   |    freq3               |char_55               |     2|
|135   |      c                 |pc_vga_8x16_171       |     2|
|136   |        U1              |pc_vga_8x16_00_7F_172 |     2|
|137   |    freq4               |char_56               |     4|
|138   |      c                 |pc_vga_8x16_169       |     1|
|139   |        U1              |pc_vga_8x16_00_7F_170 |     1|
|140   |    freqc1              |char_57               |     2|
|141   |      c                 |pc_vga_8x16_167       |     2|
|142   |        U1              |pc_vga_8x16_00_7F_168 |     2|
|143   |    freqc2              |char_58               |     2|
|144   |      c                 |pc_vga_8x16_165       |     2|
|145   |        U1              |pc_vga_8x16_00_7F_166 |     2|
|146   |    freqc3              |char_59               |     1|
|147   |      c                 |pc_vga_8x16_163       |     1|
|148   |        U1              |pc_vga_8x16_00_7F_164 |     1|
|149   |    freqc4              |char_60               |     1|
|150   |      c                 |pc_vga_8x16_161       |     1|
|151   |        U1              |pc_vga_8x16_00_7F_162 |     1|
|152   |    freqcs1             |char_61               |     1|
|153   |      c                 |pc_vga_8x16_159       |     1|
|154   |        U1              |pc_vga_8x16_00_7F_160 |     1|
|155   |    freqcs2             |char_62               |     1|
|156   |      c                 |pc_vga_8x16_157       |     1|
|157   |        U1              |pc_vga_8x16_00_7F_158 |     1|
|158   |    freqcs3             |char_63               |     1|
|159   |      c                 |pc_vga_8x16_155       |     1|
|160   |        U1              |pc_vga_8x16_00_7F_156 |     1|
|161   |    freqcs4             |char_64               |     1|
|162   |      c                 |pc_vga_8x16_153       |     1|
|163   |        U1              |pc_vga_8x16_00_7F_154 |     1|
|164   |    ghar1               |char_65               |     9|
|165   |      c                 |pc_vga_8x16_151       |     1|
|166   |        U1              |pc_vga_8x16_00_7F_152 |     1|
|167   |    ghar2               |char_66               |     7|
|168   |      c                 |pc_vga_8x16_149       |     1|
|169   |        U1              |pc_vga_8x16_00_7F_150 |     1|
|170   |    hist1               |char_67               |     4|
|171   |      c                 |pc_vga_8x16_147       |     1|
|172   |        U1              |pc_vga_8x16_00_7F_148 |     1|
|173   |    hist2               |char_68               |     4|
|174   |      c                 |pc_vga_8x16_145       |     1|
|175   |        U1              |pc_vga_8x16_00_7F_146 |     1|
|176   |    hist3               |char_69               |     7|
|177   |      c                 |pc_vga_8x16_143       |     1|
|178   |        U1              |pc_vga_8x16_00_7F_144 |     1|
|179   |    hist4               |char_70               |     4|
|180   |      c                 |pc_vga_8x16_141       |     1|
|181   |        U1              |pc_vga_8x16_00_7F_142 |     1|
|182   |    meow1               |char_71               |     2|
|183   |      c                 |pc_vga_8x16_139       |     2|
|184   |        U1              |pc_vga_8x16_00_7F_140 |     2|
|185   |    meow2               |char_72               |     1|
|186   |      c                 |pc_vga_8x16_137       |     1|
|187   |        U1              |pc_vga_8x16_00_7F_138 |     1|
|188   |    meow3               |char_73               |     1|
|189   |      c                 |pc_vga_8x16_135       |     1|
|190   |        U1              |pc_vga_8x16_00_7F_136 |     1|
|191   |    meow4               |char_74               |     1|
|192   |      c                 |pc_vga_8x16_133       |     1|
|193   |        U1              |pc_vga_8x16_00_7F_134 |     1|
|194   |    nc                  |nyan_clk              |    39|
|195   |    normal1             |char_75               |     5|
|196   |      c                 |pc_vga_8x16_131       |     2|
|197   |        U1              |pc_vga_8x16_00_7F_132 |     2|
|198   |    normal2             |char_76               |     2|
|199   |      c                 |pc_vga_8x16_129       |     2|
|200   |        U1              |pc_vga_8x16_00_7F_130 |     2|
|201   |    normal3             |char_77               |     1|
|202   |      c                 |pc_vga_8x16_127       |     1|
|203   |        U1              |pc_vga_8x16_00_7F_128 |     1|
|204   |    normal4             |char_78               |     1|
|205   |      c                 |pc_vga_8x16_125       |     1|
|206   |        U1              |pc_vga_8x16_00_7F_126 |     1|
|207   |    normalc1            |char_79               |     4|
|208   |      c                 |pc_vga_8x16_123       |     1|
|209   |        U1              |pc_vga_8x16_00_7F_124 |     1|
|210   |    normalc2            |char_80               |     4|
|211   |      c                 |pc_vga_8x16_121       |     1|
|212   |        U1              |pc_vga_8x16_00_7F_122 |     1|
|213   |    normalc3            |char_81               |     4|
|214   |      c                 |pc_vga_8x16_119       |     1|
|215   |        U1              |pc_vga_8x16_00_7F_120 |     1|
|216   |    normalc4            |char_82               |     4|
|217   |      c                 |pc_vga_8x16_117       |     1|
|218   |        U1              |pc_vga_8x16_00_7F_118 |     1|
|219   |    nyan                |Draw_Mao              |    45|
|220   |    slow1               |char_83               |     1|
|221   |      c                 |pc_vga_8x16_115       |     1|
|222   |        U1              |pc_vga_8x16_00_7F_116 |     1|
|223   |    slow2               |char_84               |     1|
|224   |      c                 |pc_vga_8x16_113       |     1|
|225   |        U1              |pc_vga_8x16_00_7F_114 |     1|
|226   |    slow3               |char_85               |     1|
|227   |      c                 |pc_vga_8x16_111       |     1|
|228   |        U1              |pc_vga_8x16_00_7F_112 |     1|
|229   |    slow4               |char_86               |     1|
|230   |      c                 |pc_vga_8x16_109       |     1|
|231   |        U1              |pc_vga_8x16_00_7F_110 |     1|
|232   |    vol1                |char_87               |     4|
|233   |      c                 |pc_vga_8x16_107       |     1|
|234   |        U1              |pc_vga_8x16_00_7F_108 |     1|
|235   |    vol2                |char_88               |     4|
|236   |      c                 |pc_vga_8x16_105       |     1|
|237   |        U1              |pc_vga_8x16_00_7F_106 |     1|
|238   |    vol3                |char_89               |     4|
|239   |      c                 |pc_vga_8x16_103       |     1|
|240   |        U1              |pc_vga_8x16_00_7F_104 |     1|
|241   |    waveform1           |char_90               |     5|
|242   |      c                 |pc_vga_8x16_101       |     2|
|243   |        U1              |pc_vga_8x16_00_7F_102 |     2|
|244   |    waveform2           |char_91               |     4|
|245   |      c                 |pc_vga_8x16_99        |     1|
|246   |        U1              |pc_vga_8x16_00_7F_100 |     1|
|247   |    waveform3           |char_92               |     4|
|248   |      c                 |pc_vga_8x16_97        |     1|
|249   |        U1              |pc_vga_8x16_00_7F_98  |     1|
|250   |    waveform4           |char_93               |     4|
|251   |      c                 |pc_vga_8x16_95        |     1|
|252   |        U1              |pc_vga_8x16_00_7F_96  |     1|
|253   |    waveform5           |char_94               |     1|
|254   |      c                 |pc_vga_8x16           |     1|
|255   |        U1              |pc_vga_8x16_00_7F     |     1|
|256   |  fc                    |Freq_Counter          |  2803|
|257   |  mc                    |Mouse_Controller      |   847|
|258   |    mc                  |MouseCtl              |   847|
|259   |      Inst_Ps2Interface |Ps2Interface          |   282|
|260   |  mode_s                |Mode_Selector         |   556|
|261   |    ctr                 |Button_Pulser         |    25|
|262   |      dff1              |posE_dff_11           |     8|
|263   |      dff2              |posE_dff_12           |    17|
|264   |    down                |Button_Pulser_0       |    27|
|265   |      dff1              |posE_dff_9            |    22|
|266   |      dff2              |posE_dff_10           |     5|
|267   |    left__0             |Button_Pulser_1       |    91|
|268   |      dff1              |posE_dff_7            |     7|
|269   |      dff2              |posE_dff_8            |    84|
|270   |    right               |Button_Pulser_2       |    62|
|271   |      dff1              |posE_dff_5            |    49|
|272   |      dff2              |posE_dff_6            |    13|
|273   |    seg_d               |SEG_Decoder           |    68|
|274   |    up                  |Button_Pulser_3       |     8|
|275   |      dff1              |posE_dff              |     5|
|276   |      dff2              |posE_dff_4            |     3|
|277   |  my_clk                |clk_div               |    21|
|278   |  sound_converter       |Sound_Lvl_Converter   |   972|
|279   |  vc                    |Voice_Capturer        |   111|
|280   |  vga                   |VGA_DISPLAY           |  1956|
|281   |    VGA_CLK_108M        |CLK_108M              |     3|
|282   |    VGA_CONTROL         |VGA_CONTROL           |  1730|
|283   |  wave                  |Draw_Waveform_Mode    |   490|
|284   |  wave_c                |Draw_Waveform_Circle  |   804|
|285   |  wave_h                |Draw_Waveform_History | 19118|
+------+------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:35 ; elapsed = 00:03:37 . Memory (MB): peak = 944.813 ; gain = 687.477
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 139 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:16 ; elapsed = 00:03:26 . Memory (MB): peak = 944.813 ; gain = 301.992
Synthesis Optimization Complete : Time (s): cpu = 00:02:35 ; elapsed = 00:03:38 . Memory (MB): peak = 944.813 ; gain = 687.477
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3710 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 245 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 120 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 40 instances
  RAMB16_S1 => RAMB18E1: 83 instances

INFO: [Common 17-83] Releasing license: Synthesis
321 Infos, 288 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:44 ; elapsed = 00:03:48 . Memory (MB): peak = 944.813 ; gain = 700.625
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.runs/synth_1/Voice_Scope_TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Voice_Scope_TOP_utilization_synth.rpt -pb Voice_Scope_TOP_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.252 . Memory (MB): peak = 944.813 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Apr  6 01:29:44 2019...
