Analysis & Synthesis report for mse_demo
Tue Nov 12 18:27:30 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 12. State Machine - |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 13. State Machine - |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 14. State Machine - |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 15. State Machine - |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 16. State Machine - |mse_demo|base_system:inst|vga_dma:vga_dma_0|vga_controller:vga|vertical_state_machine
 17. State Machine - |mse_demo|base_system:inst|vga_dma:vga_dma_0|vga_controller:vga|horizontal_state_machine
 18. State Machine - |mse_demo|base_system:inst|base_system_sdram_ctrl:sdram_ctrl|m_next
 19. State Machine - |mse_demo|base_system:inst|base_system_sdram_ctrl:sdram_ctrl|m_state
 20. State Machine - |mse_demo|base_system:inst|base_system_sdram_ctrl:sdram_ctrl|i_next
 21. State Machine - |mse_demo|base_system:inst|base_system_sdram_ctrl:sdram_ctrl|i_state
 22. State Machine - |mse_demo|base_system:inst|lcd_dma:lcd_ctrl|s_current_state
 23. State Machine - |mse_demo|base_system:inst|lcd_dma:lcd_ctrl|pixel_formatter:formatter|s_current_state
 24. State Machine - |mse_demo|base_system:inst|lcd_dma:lcd_ctrl|SendReceiveInterface:interface|s_current_state
 25. State Machine - |mse_demo|base_system:inst|lcd_dma:lcd_ctrl|SendReceiveInterface:interface|s_current_reset
 26. State Machine - |mse_demo|base_system:inst|i2c_core:i2c_ctrl|i2c_cntrl:core|s_current_state
 27. State Machine - |mse_demo|base_system:inst|i2c_core:i2c_ctrl|i2c_cntrl:core|i2c_start_stop:start_stop_gen|s_current_state
 28. State Machine - |mse_demo|base_system:inst|i2c_core:i2c_ctrl|i2c_autodetect:autodetection|s_current_state
 29. State Machine - |mse_demo|base_system:inst|cam_dma:cam_ctrl|cam_dma_ctrl:dma|s_avalon_current_state
 30. State Machine - |mse_demo|base_system:inst|cam_dma:cam_ctrl|cam_dma_ctrl:dma|s_dma_current_state
 31. State Machine - |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper|base_system_nios2_gen2_0_cpu_debug_slave_tck:the_base_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 32. Registers Protected by Synthesis
 33. Registers Removed During Synthesis
 34. Removed Registers Triggering Further Register Optimizations
 35. General Register Statistics
 36. Inverted Register Statistics
 37. Registers Packed Into Inferred Megafunctions
 38. Multiplexer Restructuring Statistics (Restructuring Performed)
 39. Source assignments for base_system:inst|base_system_altpll_0:altpll_0
 40. Source assignments for base_system:inst|base_system_altpll_0:altpll_0|base_system_altpll_0_stdsync_sv6:stdsync2|base_system_altpll_0_dffpipe_l2c:dffpipe3
 41. Source assignments for base_system:inst|base_system_jtag_uart:jtag_uart|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 42. Source assignments for base_system:inst|base_system_jtag_uart:jtag_uart|base_system_jtag_uart_scfifo_r:the_base_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 43. Source assignments for base_system:inst|base_system_sdram_ctrl:sdram_ctrl
 44. Source assignments for base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_demux:cmd_demux
 45. Source assignments for base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 46. Source assignments for base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002
 47. Source assignments for base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_demux_002:cmd_demux_003
 48. Source assignments for base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_demux_002:cmd_demux_004
 49. Source assignments for base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_rsp_demux:rsp_demux
 50. Source assignments for base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_rsp_demux:rsp_demux_001
 51. Source assignments for base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_rsp_demux:rsp_demux_002
 52. Source assignments for base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_rsp_demux:rsp_demux_003
 53. Source assignments for base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_rsp_demux_004:rsp_demux_004
 54. Source assignments for base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_demux_002:rsp_demux_005
 55. Source assignments for base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_demux_002:rsp_demux_006
 56. Source assignments for base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_demux_002:rsp_demux_007
 57. Source assignments for base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_demux_002:rsp_demux_008
 58. Source assignments for base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_demux_002:rsp_demux_009
 59. Source assignments for base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_demux_002:rsp_demux_010
 60. Source assignments for base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_demux_002:rsp_demux_011
 61. Source assignments for base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 62. Source assignments for base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 63. Source assignments for base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 64. Source assignments for base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 65. Source assignments for base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 66. Source assignments for base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 67. Source assignments for base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 68. Source assignments for base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 69. Source assignments for base_system:inst|altera_reset_controller:rst_controller
 70. Source assignments for base_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 71. Source assignments for base_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 72. Source assignments for base_system:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 73. Source assignments for base_system:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 74. Source assignments for base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|altsyncram:s_line_buffer_1_memory_rtl_0|altsyncram_23d1:auto_generated
 75. Source assignments for base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|altsyncram:s_line_buffer_2_memory_rtl_0|altsyncram_23d1:auto_generated
 76. Source assignments for base_system:inst|lcd_dma:lcd_ctrl|dma_controller_lcd:dma|altsyncram:fifo_memory_rtl_0|altsyncram_40h1:auto_generated
 77. Source assignments for base_system:inst|i2c_core:i2c_ctrl|i2c_autodetect:autodetection|altsyncram:ram_rtl_0|altsyncram_ud41:auto_generated
 78. Source assignments for base_system:inst|cam_dma:cam_ctrl|pixel_interface:pxlif|altsyncram:s_line_buffer_2_memory_rtl_0|altsyncram_23d1:auto_generated
 79. Source assignments for base_system:inst|cam_dma:cam_ctrl|pixel_interface:pxlif|altsyncram:s_line_buffer_1_memory_rtl_0|altsyncram_23d1:auto_generated
 80. Parameter Settings for User Entity Instance: base_system:inst|base_system_jtag_uart:jtag_uart|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w|scfifo:wfifo
 81. Parameter Settings for User Entity Instance: base_system:inst|base_system_jtag_uart:jtag_uart|base_system_jtag_uart_scfifo_r:the_base_system_jtag_uart_scfifo_r|scfifo:rfifo
 82. Parameter Settings for User Entity Instance: base_system:inst|vga_dma:vga_dma_0|vga_controller:vga
 83. Parameter Settings for User Entity Instance: base_system:inst|vga_dma:vga_dma_0|vga_controller:vga|delay_line:hsync_del
 84. Parameter Settings for User Entity Instance: base_system:inst|vga_dma:vga_dma_0|vga_controller:vga|delay_line:vsync_del
 85. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 86. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 87. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lcd_ctrl_master_translator
 88. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_ctrl_master_translator
 89. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_dma_0_master_translator
 90. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 91. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator
 92. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
 93. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator
 94. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_ctrl_s1_translator
 95. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator
 96. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:systimer_s1_translator
 97. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:profiletimer_s1_translator
 98. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_ctrl_slave_translator
 99. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_ctrl_slave_translator
100. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cam_ctrl_slave_translator
101. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_dma_0_slave_translator
102. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
103. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
104. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcd_ctrl_master_agent
105. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cam_ctrl_master_agent
106. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:vga_dma_0_master_agent
107. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
108. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
109. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
110. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent
111. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
112. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo
113. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
114. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
115. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
116. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent
117. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
118. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo
119. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo
120. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent
121. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor
122. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo
123. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rdata_fifo
124. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent
125. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
126. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo
127. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:systimer_s1_agent
128. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:systimer_s1_agent|altera_merlin_burst_uncompressor:uncompressor
129. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo
130. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:profiletimer_s1_agent
131. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:profiletimer_s1_agent|altera_merlin_burst_uncompressor:uncompressor
132. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo
133. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_ctrl_slave_agent
134. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_ctrl_slave_agent|altera_merlin_burst_uncompressor:uncompressor
135. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo
136. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_ctrl_slave_agent
137. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_ctrl_slave_agent|altera_merlin_burst_uncompressor:uncompressor
138. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo
139. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cam_ctrl_slave_agent
140. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cam_ctrl_slave_agent|altera_merlin_burst_uncompressor:uncompressor
141. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo
142. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_dma_0_slave_agent
143. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_dma_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor
144. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo
145. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router:router|base_system_mm_interconnect_0_router_default_decode:the_default_decode
146. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_001:router_001|base_system_mm_interconnect_0_router_001_default_decode:the_default_decode
147. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_002:router_002|base_system_mm_interconnect_0_router_002_default_decode:the_default_decode
148. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_002:router_003|base_system_mm_interconnect_0_router_002_default_decode:the_default_decode
149. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_002:router_004|base_system_mm_interconnect_0_router_002_default_decode:the_default_decode
150. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_005:router_005|base_system_mm_interconnect_0_router_005_default_decode:the_default_decode
151. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_005:router_006|base_system_mm_interconnect_0_router_005_default_decode:the_default_decode
152. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_005:router_007|base_system_mm_interconnect_0_router_005_default_decode:the_default_decode
153. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_005:router_008|base_system_mm_interconnect_0_router_005_default_decode:the_default_decode
154. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_009:router_009|base_system_mm_interconnect_0_router_009_default_decode:the_default_decode
155. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_010:router_010|base_system_mm_interconnect_0_router_010_default_decode:the_default_decode
156. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_010:router_011|base_system_mm_interconnect_0_router_010_default_decode:the_default_decode
157. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_010:router_012|base_system_mm_interconnect_0_router_010_default_decode:the_default_decode
158. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_010:router_013|base_system_mm_interconnect_0_router_010_default_decode:the_default_decode
159. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_010:router_014|base_system_mm_interconnect_0_router_010_default_decode:the_default_decode
160. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_010:router_015|base_system_mm_interconnect_0_router_010_default_decode:the_default_decode
161. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_010:router_016|base_system_mm_interconnect_0_router_010_default_decode:the_default_decode
162. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter
163. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter
164. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
165. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
166. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
167. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
168. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
169. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
170. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
171. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
172. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
173. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
174. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
175. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
176. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
177. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
178. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
179. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
180. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter
181. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
182. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
183. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
184. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
185. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
186. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
187. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
188. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
189. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
190. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
191. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
192. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
193. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
194. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
195. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
196. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
197. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter
198. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
199. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
200. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
201. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
202. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
203. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
204. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
205. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
206. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
207. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
208. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
209. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
210. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
211. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
212. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
213. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
214. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter
215. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
216. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
217. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
218. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
219. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
220. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
221. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
222. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
223. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
224. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
225. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
226. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
227. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
228. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
229. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
230. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
231. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter
232. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
233. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
234. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
235. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
236. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
237. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
238. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
239. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
240. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
241. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
242. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
243. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
244. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
245. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
246. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
247. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
248. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
249. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
250. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
251. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
252. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
253. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
254. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb
255. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
256. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb
257. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
258. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
259. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
260. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
261. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
262. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter
263. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
264. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_cmd_width_adapter
265. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
266. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
267. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
268. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
269. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
270. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
271. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
272. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
273. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
274. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
275. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
276. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
277. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
278. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
279. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
280. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
281. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
282. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
283. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
284. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
285. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004
286. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
287. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
288. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
289. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
290. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
291. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
292. Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011
293. Parameter Settings for User Entity Instance: base_system:inst|altera_reset_controller:rst_controller
294. Parameter Settings for User Entity Instance: base_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
295. Parameter Settings for User Entity Instance: base_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
296. Parameter Settings for User Entity Instance: base_system:inst|altera_reset_controller:rst_controller_001
297. Parameter Settings for User Entity Instance: base_system:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
298. Parameter Settings for User Entity Instance: base_system:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
299. Parameter Settings for Inferred Entity Instance: base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|altsyncram:s_line_buffer_1_memory_rtl_0
300. Parameter Settings for Inferred Entity Instance: base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|altsyncram:s_line_buffer_2_memory_rtl_0
301. Parameter Settings for Inferred Entity Instance: base_system:inst|lcd_dma:lcd_ctrl|dma_controller_lcd:dma|altsyncram:fifo_memory_rtl_0
302. Parameter Settings for Inferred Entity Instance: base_system:inst|i2c_core:i2c_ctrl|i2c_autodetect:autodetection|altsyncram:ram_rtl_0
303. Parameter Settings for Inferred Entity Instance: base_system:inst|cam_dma:cam_ctrl|pixel_interface:pxlif|altsyncram:s_line_buffer_2_memory_rtl_0
304. Parameter Settings for Inferred Entity Instance: base_system:inst|cam_dma:cam_ctrl|pixel_interface:pxlif|altsyncram:s_line_buffer_1_memory_rtl_0
305. scfifo Parameter Settings by Entity Instance
306. altsyncram Parameter Settings by Entity Instance
307. Port Connectivity Checks: "base_system:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
308. Port Connectivity Checks: "base_system:inst|altera_reset_controller:rst_controller_001"
309. Port Connectivity Checks: "base_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
310. Port Connectivity Checks: "base_system:inst|altera_reset_controller:rst_controller"
311. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
312. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
313. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
314. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
315. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_cmd_width_adapter"
316. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
317. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter"
318. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
319. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
320. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
321. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
322. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
323. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
324. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
325. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
326. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
327. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
328. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
329. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
330. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
331. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
332. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
333. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_010:router_010|base_system_mm_interconnect_0_router_010_default_decode:the_default_decode"
334. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_009:router_009|base_system_mm_interconnect_0_router_009_default_decode:the_default_decode"
335. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_005:router_005|base_system_mm_interconnect_0_router_005_default_decode:the_default_decode"
336. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_002:router_002|base_system_mm_interconnect_0_router_002_default_decode:the_default_decode"
337. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_001:router_001|base_system_mm_interconnect_0_router_001_default_decode:the_default_decode"
338. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router:router|base_system_mm_interconnect_0_router_default_decode:the_default_decode"
339. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo"
340. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_dma_0_slave_agent"
341. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo"
342. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cam_ctrl_slave_agent"
343. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo"
344. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_ctrl_slave_agent"
345. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo"
346. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_ctrl_slave_agent"
347. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo"
348. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:profiletimer_s1_agent"
349. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo"
350. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:systimer_s1_agent"
351. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo"
352. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent"
353. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rdata_fifo"
354. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo"
355. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent"
356. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo"
357. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo"
358. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent"
359. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
360. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
361. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo"
362. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent"
363. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
364. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
365. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:vga_dma_0_master_agent"
366. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cam_ctrl_master_agent"
367. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcd_ctrl_master_agent"
368. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
369. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
370. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_dma_0_slave_translator"
371. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cam_ctrl_slave_translator"
372. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_ctrl_slave_translator"
373. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_ctrl_slave_translator"
374. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:profiletimer_s1_translator"
375. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:systimer_s1_translator"
376. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator"
377. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_ctrl_s1_translator"
378. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator"
379. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
380. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator"
381. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
382. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_dma_0_master_translator"
383. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_ctrl_master_translator"
384. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lcd_ctrl_master_translator"
385. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
386. Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
387. Port Connectivity Checks: "base_system:inst|base_system_sdram_ctrl:sdram_ctrl|base_system_sdram_ctrl_input_efifo_module:the_base_system_sdram_ctrl_input_efifo_module"
388. Port Connectivity Checks: "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0"
389. Port Connectivity Checks: "base_system:inst|base_system_jtag_uart:jtag_uart|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic"
390. Port Connectivity Checks: "base_system:inst|base_system_jtag_uart:jtag_uart"
391. Port Connectivity Checks: "base_system:inst|base_system_altpll_0:altpll_0|base_system_altpll_0_altpll_gau2:sd1"
392. Port Connectivity Checks: "base_system:inst|base_system_altpll_0:altpll_0"
393. Post-Synthesis Netlist Statistics for Top Partition
394. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
395. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
396. Elapsed Time Per Partition
397. Analysis & Synthesis Messages
398. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 12 18:27:29 2024       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; mse_demo                                    ;
; Top-level Entity Name              ; mse_demo                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 8,323                                       ;
;     Total combinational functions  ; 6,825                                       ;
;     Dedicated logic registers      ; 4,774                                       ;
; Total registers                    ; 4774                                        ;
; Total pins                         ; 121                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 122,240                                     ;
; Embedded Multiplier 9-bit elements ; 6                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE30F23C7       ;                    ;
; Top-level entity name                                            ; mse_demo           ; mse_demo           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                                                                                  ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                      ; Library     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/base_system.v                                                                     ; yes             ; Auto-Found Verilog HDL File                  ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/base_system.v                                                                     ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_avalon_sc_fifo.v                                                ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_avalon_sc_fifo.v                                                ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_avalon_st_clock_crosser.v                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_avalon_st_clock_crosser.v                                       ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_avalon_st_handshake_clock_crosser.v                             ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_avalon_st_handshake_clock_crosser.v                             ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_address_alignment.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_address_alignment.sv                                     ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_arbitrator.sv                                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_arbitrator.sv                                            ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter.sv                                         ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv                                    ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_uncompressor.sv                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_uncompressor.sv                                    ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_master_agent.sv                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_master_agent.sv                                          ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_master_translator.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_master_translator.sv                                     ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_slave_agent.sv                                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_slave_agent.sv                                           ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_slave_translator.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_slave_translator.sv                                      ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_traffic_limiter.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_traffic_limiter.sv                                       ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_width_adapter.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_width_adapter.sv                                         ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_reset_controller.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_reset_controller.v                                              ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_reset_synchronizer.v                                            ; yes             ; Auto-Found Verilog HDL File                  ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_reset_synchronizer.v                                            ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_std_synchronizer_nocut.v                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_std_synchronizer_nocut.v                                        ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_ProfileTimer.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_ProfileTimer.v                                             ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v                                                 ; yes             ; Auto-Found Verilog HDL File                  ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v                                                 ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_irq_mapper.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_irq_mapper.sv                                              ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_jtag_uart.v                                                ; yes             ; Auto-Found Verilog HDL File                  ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_jtag_uart.v                                                ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v                                        ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; Auto-Found Verilog HDL File                  ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_avalon_st_adapter.v                      ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_avalon_st_adapter_004.v                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_avalon_st_adapter_004.v                  ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_demux.sv                             ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_demux_001.sv                         ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_demux_002.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_demux_002.sv                         ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_mux.sv                               ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_mux_004.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_mux_004.sv                           ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_mux_005.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_mux_005.sv                           ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router.sv                                ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_001.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_001.sv                            ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_002.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_002.sv                            ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_005.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_005.sv                            ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_009.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_009.sv                            ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_010.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_010.sv                            ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_demux.sv                             ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_demux_004.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_demux_004.sv                         ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_mux.sv                               ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_mux_001.sv                           ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_mux_002.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_mux_002.sv                           ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0.v                                             ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v                                         ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v                                         ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; yes             ; Auto-Found Verilog HDL File                  ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_debug_slave_tck.v                         ; yes             ; Auto-Found Verilog HDL File                  ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_debug_slave_tck.v                         ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; yes             ; Auto-Found Verilog HDL File                  ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_mult_cell.v                               ; yes             ; Auto-Found Verilog HDL File                  ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_mult_cell.v                               ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_test_bench.v                              ; yes             ; Auto-Found Verilog HDL File                  ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_test_bench.v                              ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_pio_0.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_pio_0.v                                                    ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_sdram_ctrl.v                                               ; yes             ; Auto-Found Verilog HDL File                  ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_sdram_ctrl.v                                               ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_sysid.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_sysid.v                                                    ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/cam_dma_behaviour.vhdl                                                 ; yes             ; Auto-Found VHDL File                         ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/cam_dma_behaviour.vhdl                                                 ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/cam_dma_ctrl_behaviour.vhdl                                            ; yes             ; Auto-Found VHDL File                         ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/cam_dma_ctrl_behaviour.vhdl                                            ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/cam_dma_ctrl_entity.vhdl                                               ; yes             ; Auto-Found VHDL File                         ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/cam_dma_ctrl_entity.vhdl                                               ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/cam_dma_entity.vhdl                                                    ; yes             ; Auto-Found VHDL File                         ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/cam_dma_entity.vhdl                                                    ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/delay_line_behavior.vhdl                                               ; yes             ; Auto-Found VHDL File                         ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/delay_line_behavior.vhdl                                               ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/delay_line_entity.vhdl                                                 ; yes             ; Auto-Found VHDL File                         ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/delay_line_entity.vhdl                                                 ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/dma_controller_behavior.vhdl                                           ; yes             ; Auto-Found VHDL File                         ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/dma_controller_behavior.vhdl                                           ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/dma_controller_entity.vhdl                                             ; yes             ; Auto-Found VHDL File                         ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/dma_controller_entity.vhdl                                             ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/frame_interpreter_behavior.vhdl                                        ; yes             ; Auto-Found VHDL File                         ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/frame_interpreter_behavior.vhdl                                        ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/frame_interpreter_entity.vhdl                                          ; yes             ; Auto-Found VHDL File                         ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/frame_interpreter_entity.vhdl                                          ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_autodetect_behavior.vhdl                                           ; yes             ; Auto-Found VHDL File                         ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_autodetect_behavior.vhdl                                           ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_autodetect_entity.vhdl                                             ; yes             ; Auto-Found VHDL File                         ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_autodetect_entity.vhdl                                             ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_avalon_slave_behavior.vhdl                                         ; yes             ; Auto-Found VHDL File                         ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_avalon_slave_behavior.vhdl                                         ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_avalon_slave_entity.vhdl                                           ; yes             ; Auto-Found VHDL File                         ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_avalon_slave_entity.vhdl                                           ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl                                                ; yes             ; Auto-Found VHDL File                         ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl                                                ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_entity.vhdl                                                  ; yes             ; Auto-Found VHDL File                         ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_entity.vhdl                                                  ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_data_behavior.vhdl                                                 ; yes             ; Auto-Found VHDL File                         ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_data_behavior.vhdl                                                 ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_data_entity.vhdl                                                   ; yes             ; Auto-Found VHDL File                         ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_data_entity.vhdl                                                   ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_start_stop_behavior.vhdl                                           ; yes             ; Auto-Found VHDL File                         ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_start_stop_behavior.vhdl                                           ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_start_stop_entity.vhdl                                             ; yes             ; Auto-Found VHDL File                         ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_start_stop_entity.vhdl                                             ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/lcd_dma_behavior.vhdl                                                  ; yes             ; Auto-Found VHDL File                         ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/lcd_dma_behavior.vhdl                                                  ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/lcd_dma_entity.vhdl                                                    ; yes             ; Auto-Found VHDL File                         ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/lcd_dma_entity.vhdl                                                    ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/pixel_formatter_behavior.vhdl                                          ; yes             ; Auto-Found VHDL File                         ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/pixel_formatter_behavior.vhdl                                          ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/pixel_formatter_entity.vhdl                                            ; yes             ; Auto-Found VHDL File                         ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/pixel_formatter_entity.vhdl                                            ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/pixel_interface_behavior.vhdl                                          ; yes             ; Auto-Found VHDL File                         ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/pixel_interface_behavior.vhdl                                          ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/pixel_interface_entity.vhdl                                            ; yes             ; Auto-Found VHDL File                         ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/pixel_interface_entity.vhdl                                            ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/send_receive_if_behavior.vhdl                                          ; yes             ; Auto-Found VHDL File                         ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/send_receive_if_behavior.vhdl                                          ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/send_receive_if_entity.vhdl                                            ; yes             ; Auto-Found VHDL File                         ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/send_receive_if_entity.vhdl                                            ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/synchroflop_behavior.vhdl                                              ; yes             ; Auto-Found VHDL File                         ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/synchroflop_behavior.vhdl                                              ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/synchroflop_entity.vhdl                                                ; yes             ; Auto-Found VHDL File                         ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/synchroflop_entity.vhdl                                                ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/vga_behavior.vhdl                                                      ; yes             ; Auto-Found VHDL File                         ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/vga_behavior.vhdl                                                      ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/vga_dma_behavior.vhdl                                                  ; yes             ; Auto-Found VHDL File                         ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/vga_dma_behavior.vhdl                                                  ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/vga_dma_cntrl_behavior.vhdl                                            ; yes             ; Auto-Found VHDL File                         ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/vga_dma_cntrl_behavior.vhdl                                            ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/vga_dma_cntrl_entity.vhdl                                              ; yes             ; Auto-Found VHDL File                         ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/vga_dma_cntrl_entity.vhdl                                              ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/vga_dma_entity.vhdl                                                    ; yes             ; Auto-Found VHDL File                         ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/vga_dma_entity.vhdl                                                    ; base_system ;
; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/vga_entity.vhdl                                                        ; yes             ; Auto-Found VHDL File                         ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/vga_entity.vhdl                                                        ; base_system ;
; mse_demo.bdf                                                                                                                                                                      ; yes             ; Auto-Found Block Diagram/Schematic File      ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/mse_demo.bdf                                                                                        ;             ;
; scfifo.tdf                                                                                                                                                                        ; yes             ; Megafunction                                 ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                                      ;             ;
; a_regfifo.inc                                                                                                                                                                     ; yes             ; Megafunction                                 ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                                   ;             ;
; a_dpfifo.inc                                                                                                                                                                      ; yes             ; Megafunction                                 ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                                    ;             ;
; a_i2fifo.inc                                                                                                                                                                      ; yes             ; Megafunction                                 ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                                    ;             ;
; a_fffifo.inc                                                                                                                                                                      ; yes             ; Megafunction                                 ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                                    ;             ;
; a_f2fifo.inc                                                                                                                                                                      ; yes             ; Megafunction                                 ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                                    ;             ;
; aglobal181.inc                                                                                                                                                                    ; yes             ; Megafunction                                 ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                                  ;             ;
; db/scfifo_jr21.tdf                                                                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/scfifo_jr21.tdf                                                                                  ;             ;
; db/a_dpfifo_l011.tdf                                                                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/a_dpfifo_l011.tdf                                                                                ;             ;
; db/a_fefifo_7cf.tdf                                                                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/a_fefifo_7cf.tdf                                                                                 ;             ;
; db/cntr_do7.tdf                                                                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/cntr_do7.tdf                                                                                     ;             ;
; db/altsyncram_nio1.tdf                                                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/altsyncram_nio1.tdf                                                                              ;             ;
; db/cntr_1ob.tdf                                                                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/cntr_1ob.tdf                                                                                     ;             ;
; alt_jtag_atlantic.v                                                                                                                                                               ; yes             ; Encrypted Megafunction                       ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                             ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                                                                                     ; yes             ; Encrypted Megafunction                       ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                   ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                                                                 ; yes             ; Encrypted Megafunction                       ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                               ;             ;
; altsyncram.tdf                                                                                                                                                                    ; yes             ; Megafunction                                 ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                  ;             ;
; stratix_ram_block.inc                                                                                                                                                             ; yes             ; Megafunction                                 ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                           ;             ;
; lpm_mux.inc                                                                                                                                                                       ; yes             ; Megafunction                                 ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                     ;             ;
; lpm_decode.inc                                                                                                                                                                    ; yes             ; Megafunction                                 ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                  ;             ;
; a_rdenreg.inc                                                                                                                                                                     ; yes             ; Megafunction                                 ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                   ;             ;
; altrom.inc                                                                                                                                                                        ; yes             ; Megafunction                                 ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                                      ;             ;
; altram.inc                                                                                                                                                                        ; yes             ; Megafunction                                 ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                                                      ;             ;
; altdpram.inc                                                                                                                                                                      ; yes             ; Megafunction                                 ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                    ;             ;
; db/altsyncram_cjd1.tdf                                                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/altsyncram_cjd1.tdf                                                                              ;             ;
; db/altsyncram_5ad1.tdf                                                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/altsyncram_5ad1.tdf                                                                              ;             ;
; db/altsyncram_fic1.tdf                                                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/altsyncram_fic1.tdf                                                                              ;             ;
; altera_mult_add.tdf                                                                                                                                                               ; yes             ; Megafunction                                 ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf                                                                                             ;             ;
; db/altera_mult_add_vkp2.v                                                                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/altera_mult_add_vkp2.v                                                                           ;             ;
; altera_mult_add_rtl.v                                                                                                                                                             ; yes             ; Megafunction                                 ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                                                           ;             ;
; altera_std_synchronizer.v                                                                                                                                                         ; yes             ; Megafunction                                 ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                       ;             ;
; db/altsyncram_ac71.tdf                                                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/altsyncram_ac71.tdf                                                                              ;             ;
; sld_virtual_jtag_basic.v                                                                                                                                                          ; yes             ; Megafunction                                 ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                        ;             ;
; pzdyqx.vhd                                                                                                                                                                        ; yes             ; Encrypted Megafunction                       ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd                                                                                                      ;             ;
; sld_hub.vhd                                                                                                                                                                       ; yes             ; Encrypted Megafunction                       ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                     ; altera_sld  ;
; db/ip/sld54f7fabf/alt_sld_fab.v                                                                                                                                                   ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/sld54f7fabf/alt_sld_fab.v                                                                     ; alt_sld_fab ;
; db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab.v                                                                                                                            ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab.v                                              ; alt_sld_fab ;
; db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                                                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                       ; alt_sld_fab ;
; db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                                                                  ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                    ; alt_sld_fab ;
; db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                                                                ; yes             ; Encrypted Auto-Found VHDL File               ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                  ; alt_sld_fab ;
; db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                                                                  ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                    ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                                                                                  ; yes             ; Encrypted Megafunction                       ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                ;             ;
; sld_rom_sr.vhd                                                                                                                                                                    ; yes             ; Encrypted Megafunction                       ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                  ;             ;
; db/altsyncram_23d1.tdf                                                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/altsyncram_23d1.tdf                                                                              ;             ;
; db/altsyncram_40h1.tdf                                                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/altsyncram_40h1.tdf                                                                              ;             ;
; db/altsyncram_ud41.tdf                                                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/altsyncram_ud41.tdf                                                                              ;             ;
; lpm_mult.tdf                                                                                                                                                                      ; yes             ; Megafunction                                 ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                                    ;             ;
; lpm_add_sub.inc                                                                                                                                                                   ; yes             ; Megafunction                                 ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                 ;             ;
; multcore.inc                                                                                                                                                                      ; yes             ; Megafunction                                 ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/multcore.inc                                                                                                    ;             ;
; bypassff.inc                                                                                                                                                                      ; yes             ; Megafunction                                 ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                                                    ;             ;
; altshift.inc                                                                                                                                                                      ; yes             ; Megafunction                                 ; /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                                                                    ;             ;
; db/mult_jp01.tdf                                                                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/mult_jp01.tdf                                                                                    ;             ;
; db/mult_j011.tdf                                                                                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/mult_j011.tdf                                                                                    ;             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                        ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 8,323                                                                                                ;
;                                             ;                                                                                                      ;
; Total combinational functions               ; 6825                                                                                                 ;
; Logic element usage by number of LUT inputs ;                                                                                                      ;
;     -- 4 input functions                    ; 3414                                                                                                 ;
;     -- 3 input functions                    ; 1759                                                                                                 ;
;     -- <=2 input functions                  ; 1652                                                                                                 ;
;                                             ;                                                                                                      ;
; Logic elements by mode                      ;                                                                                                      ;
;     -- normal mode                          ; 5896                                                                                                 ;
;     -- arithmetic mode                      ; 929                                                                                                  ;
;                                             ;                                                                                                      ;
; Total registers                             ; 4774                                                                                                 ;
;     -- Dedicated logic registers            ; 4774                                                                                                 ;
;     -- I/O registers                        ; 0                                                                                                    ;
;                                             ;                                                                                                      ;
; I/O pins                                    ; 121                                                                                                  ;
; Total memory bits                           ; 122240                                                                                               ;
;                                             ;                                                                                                      ;
; Embedded Multiplier 9-bit elements          ; 6                                                                                                    ;
;                                             ;                                                                                                      ;
; Total PLLs                                  ; 1                                                                                                    ;
;     -- PLLs                                 ; 1                                                                                                    ;
;                                             ;                                                                                                      ;
; Maximum fan-out node                        ; base_system:inst|base_system_altpll_0:altpll_0|base_system_altpll_0_altpll_gau2:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 4589                                                                                                 ;
; Total fan-out                               ; 46123                                                                                                ;
; Average fan-out                             ; 3.77                                                                                                 ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                ; Entity Name                                         ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+
; |mse_demo                                                                                                                               ; 6825 (1)            ; 4774 (0)                  ; 122240      ; 6            ; 0       ; 3         ; 121  ; 0            ; |mse_demo                                                                                                                                                                                                                                                                                                                                                                                                                                          ; mse_demo                                            ; work         ;
;    |base_system:inst|                                                                                                                   ; 6538 (0)            ; 4611 (0)                  ; 122240      ; 6            ; 0       ; 3         ; 0    ; 0            ; |mse_demo|base_system:inst                                                                                                                                                                                                                                                                                                                                                                                                                         ; base_system                                         ; base_system  ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 1 (1)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                             ; base_system  ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                           ; base_system  ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 7 (6)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                             ; base_system  ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                           ; base_system  ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                           ; base_system  ;
;       |base_system_ProfileTimer:profiletimer|                                                                                           ; 123 (123)           ; 120 (120)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_ProfileTimer:profiletimer                                                                                                                                                                                                                                                                                                                                                                                   ; base_system_ProfileTimer                            ; base_system  ;
;       |base_system_ProfileTimer:systimer|                                                                                               ; 131 (131)           ; 120 (120)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_ProfileTimer:systimer                                                                                                                                                                                                                                                                                                                                                                                       ; base_system_ProfileTimer                            ; base_system  ;
;       |base_system_altpll_0:altpll_0|                                                                                                   ; 8 (7)               ; 6 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_altpll_0:altpll_0                                                                                                                                                                                                                                                                                                                                                                                           ; base_system_altpll_0                                ; base_system  ;
;          |base_system_altpll_0_altpll_gau2:sd1|                                                                                         ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_altpll_0:altpll_0|base_system_altpll_0_altpll_gau2:sd1                                                                                                                                                                                                                                                                                                                                                      ; base_system_altpll_0_altpll_gau2                    ; base_system  ;
;          |base_system_altpll_0_stdsync_sv6:stdsync2|                                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_altpll_0:altpll_0|base_system_altpll_0_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                                                 ; base_system_altpll_0_stdsync_sv6                    ; base_system  ;
;             |base_system_altpll_0_dffpipe_l2c:dffpipe3|                                                                                 ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_altpll_0:altpll_0|base_system_altpll_0_stdsync_sv6:stdsync2|base_system_altpll_0_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                                                       ; base_system_altpll_0_dffpipe_l2c                    ; base_system  ;
;       |base_system_jtag_uart:jtag_uart|                                                                                                 ; 138 (36)            ; 113 (13)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                                                                         ; base_system_jtag_uart                               ; base_system  ;
;          |alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic|                                                                    ; 52 (52)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_jtag_uart:jtag_uart|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                               ; alt_jtag_atlantic                                   ; work         ;
;          |base_system_jtag_uart_scfifo_r:the_base_system_jtag_uart_scfifo_r|                                                            ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_jtag_uart:jtag_uart|base_system_jtag_uart_scfifo_r:the_base_system_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                                                                       ; base_system_jtag_uart_scfifo_r                      ; base_system  ;
;             |scfifo:rfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_jtag_uart:jtag_uart|base_system_jtag_uart_scfifo_r:the_base_system_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                          ; scfifo                                              ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_jtag_uart:jtag_uart|base_system_jtag_uart_scfifo_r:the_base_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                                               ; scfifo_jr21                                         ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_jtag_uart:jtag_uart|base_system_jtag_uart_scfifo_r:the_base_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                                                          ; a_dpfifo_l011                                       ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_jtag_uart:jtag_uart|base_system_jtag_uart_scfifo_r:the_base_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                  ; a_fefifo_7cf                                        ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_jtag_uart:jtag_uart|base_system_jtag_uart_scfifo_r:the_base_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                                             ; cntr_do7                                            ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_jtag_uart:jtag_uart|base_system_jtag_uart_scfifo_r:the_base_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                                                  ; altsyncram_nio1                                     ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_jtag_uart:jtag_uart|base_system_jtag_uart_scfifo_r:the_base_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                                                    ; cntr_1ob                                            ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_jtag_uart:jtag_uart|base_system_jtag_uart_scfifo_r:the_base_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                                          ; cntr_1ob                                            ; work         ;
;          |base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w|                                                            ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_jtag_uart:jtag_uart|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                                                                       ; base_system_jtag_uart_scfifo_w                      ; base_system  ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_jtag_uart:jtag_uart|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                          ; scfifo                                              ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_jtag_uart:jtag_uart|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                                               ; scfifo_jr21                                         ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_jtag_uart:jtag_uart|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                                                          ; a_dpfifo_l011                                       ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_jtag_uart:jtag_uart|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                  ; a_fefifo_7cf                                        ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_jtag_uart:jtag_uart|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                                             ; cntr_do7                                            ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_jtag_uart:jtag_uart|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                                                  ; altsyncram_nio1                                     ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_jtag_uart:jtag_uart|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                                                    ; cntr_1ob                                            ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_jtag_uart:jtag_uart|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                                          ; cntr_1ob                                            ; work         ;
;       |base_system_mm_interconnect_0:mm_interconnect_0|                                                                                 ; 2492 (0)            ; 1475 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                         ; base_system_mm_interconnect_0                       ; base_system  ;
;          |altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|                                                                    ; 9 (9)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                               ; base_system  ;
;          |altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|                                                                      ; 25 (25)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                               ; base_system  ;
;          |altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|                                                                          ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                               ; base_system  ;
;          |altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|                                                                          ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                               ; base_system  ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 22 (22)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                               ; base_system  ;
;          |altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|                                                                          ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                               ; base_system  ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 22 (22)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                               ; base_system  ;
;          |altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|                                                                                ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                               ; base_system  ;
;          |altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|                                                                         ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                               ; base_system  ;
;          |altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rdata_fifo|                                                                         ; 105 (105)           ; 170 (170)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                               ; base_system  ;
;          |altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|                                                                           ; 195 (195)           ; 200 (200)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                               ; base_system  ;
;          |altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|                                                                     ; 22 (22)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                               ; base_system  ;
;          |altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|                                                                             ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                               ; base_system  ;
;          |altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|                                                                         ; 6 (6)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                               ; base_system  ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 4 (0)               ; 28 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser            ; base_system  ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 28 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                      ; base_system  ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                       ; base_system  ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                       ; base_system  ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 3 (0)               ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser            ; base_system  ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 10 (6)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                      ; base_system  ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                       ; base_system  ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                       ; base_system  ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 4 (0)               ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser            ; base_system  ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 12 (8)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                      ; base_system  ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                       ; base_system  ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                       ; base_system  ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 5 (0)               ; 26 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                                        ; altera_avalon_st_handshake_clock_crosser            ; base_system  ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5 (5)               ; 26 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                               ; altera_avalon_st_clock_crosser                      ; base_system  ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                          ; altera_std_synchronizer_nocut                       ; base_system  ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                          ; altera_std_synchronizer_nocut                       ; base_system  ;
;          |altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|                                                                 ; 108 (0)             ; 49 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter                                                                                                                                                                                                                                                                                                            ; altera_merlin_burst_adapter                         ; base_system  ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 108 (108)           ; 49 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                            ; altera_merlin_burst_adapter_13_1                    ; base_system  ;
;          |altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|                                                        ; 103 (0)             ; 53 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter                                                                                                                                                                                                                                                                                                   ; altera_merlin_burst_adapter                         ; base_system  ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 103 (103)           ; 53 (53)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                   ; altera_merlin_burst_adapter_13_1                    ; base_system  ;
;          |altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|                                                       ; 143 (0)             ; 97 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter                                                                                                                                                                                                                                                                                                  ; altera_merlin_burst_adapter                         ; base_system  ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 143 (143)           ; 97 (97)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                  ; altera_merlin_burst_adapter_13_1                    ; base_system  ;
;          |altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|                                                                      ; 239 (0)             ; 110 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter                                                                                                                                                                                                                                                                                                                 ; altera_merlin_burst_adapter                         ; base_system  ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 239 (239)           ; 110 (110)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                                 ; altera_merlin_burst_adapter_13_1                    ; base_system  ;
;          |altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|                                                                ; 105 (0)             ; 43 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter                                                                                                                                                                                                                                                                                                           ; altera_merlin_burst_adapter                         ; base_system  ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 105 (105)           ; 43 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                           ; altera_merlin_burst_adapter_13_1                    ; base_system  ;
;          |altera_merlin_master_agent:cam_ctrl_master_agent|                                                                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cam_ctrl_master_agent                                                                                                                                                                                                                                                                                                                        ; altera_merlin_master_agent                          ; base_system  ;
;          |altera_merlin_master_agent:lcd_ctrl_master_agent|                                                                             ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcd_ctrl_master_agent                                                                                                                                                                                                                                                                                                                        ; altera_merlin_master_agent                          ; base_system  ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                               ; altera_merlin_master_agent                          ; base_system  ;
;          |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                                                        ; altera_merlin_master_agent                          ; base_system  ;
;          |altera_merlin_master_agent:vga_dma_0_master_agent|                                                                            ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:vga_dma_0_master_agent                                                                                                                                                                                                                                                                                                                       ; altera_merlin_master_agent                          ; base_system  ;
;          |altera_merlin_master_translator:cam_ctrl_master_translator|                                                                   ; 85 (85)             ; 36 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_ctrl_master_translator                                                                                                                                                                                                                                                                                                              ; altera_merlin_master_translator                     ; base_system  ;
;          |altera_merlin_master_translator:lcd_ctrl_master_translator|                                                                   ; 70 (70)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lcd_ctrl_master_translator                                                                                                                                                                                                                                                                                                              ; altera_merlin_master_translator                     ; base_system  ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                          ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                                     ; altera_merlin_master_translator                     ; base_system  ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                   ; 33 (33)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                                              ; altera_merlin_master_translator                     ; base_system  ;
;          |altera_merlin_master_translator:vga_dma_0_master_translator|                                                                  ; 71 (71)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_dma_0_master_translator                                                                                                                                                                                                                                                                                                             ; altera_merlin_master_translator                     ; base_system  ;
;          |altera_merlin_slave_agent:altpll_0_pll_slave_agent|                                                                           ; 37 (2)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent                                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                           ; base_system  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 35 (35)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                        ; altera_merlin_burst_uncompressor                    ; base_system  ;
;          |altera_merlin_slave_agent:cam_ctrl_slave_agent|                                                                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cam_ctrl_slave_agent                                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                           ; base_system  ;
;          |altera_merlin_slave_agent:i2c_ctrl_slave_agent|                                                                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_ctrl_slave_agent                                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                           ; base_system  ;
;          |altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|                                                                  ; 37 (1)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                           ; base_system  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 36 (36)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                               ; altera_merlin_burst_uncompressor                    ; base_system  ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 36 (2)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                           ; base_system  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 34 (34)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                              ; altera_merlin_burst_uncompressor                    ; base_system  ;
;          |altera_merlin_slave_agent:profiletimer_s1_agent|                                                                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:profiletimer_s1_agent                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                           ; base_system  ;
;          |altera_merlin_slave_agent:sdram_ctrl_s1_agent|                                                                                ; 50 (5)              ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                           ; base_system  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 45 (45)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                             ; altera_merlin_burst_uncompressor                    ; base_system  ;
;          |altera_merlin_slave_agent:sysid_control_slave_agent|                                                                          ; 38 (3)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                           ; base_system  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 35 (35)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                       ; altera_merlin_burst_uncompressor                    ; base_system  ;
;          |altera_merlin_slave_agent:systimer_s1_agent|                                                                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:systimer_s1_agent                                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                           ; base_system  ;
;          |altera_merlin_slave_agent:vga_dma_0_slave_agent|                                                                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_dma_0_slave_agent                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                           ; base_system  ;
;          |altera_merlin_slave_translator:altpll_0_pll_slave_translator|                                                                 ; 1 (1)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                      ; base_system  ;
;          |altera_merlin_slave_translator:cam_ctrl_slave_translator|                                                                     ; 6 (6)               ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cam_ctrl_slave_translator                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                      ; base_system  ;
;          |altera_merlin_slave_translator:i2c_ctrl_slave_translator|                                                                     ; 6 (6)               ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_ctrl_slave_translator                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                      ; base_system  ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 9 (9)               ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                      ; base_system  ;
;          |altera_merlin_slave_translator:lcd_ctrl_slave_translator|                                                                     ; 32 (32)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_ctrl_slave_translator                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                      ; base_system  ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                      ; base_system  ;
;          |altera_merlin_slave_translator:pio_0_s1_translator|                                                                           ; 4 (4)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                      ; base_system  ;
;          |altera_merlin_slave_translator:profiletimer_s1_translator|                                                                    ; 6 (6)               ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:profiletimer_s1_translator                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                      ; base_system  ;
;          |altera_merlin_slave_translator:sysid_control_slave_translator|                                                                ; 7 (7)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                      ; base_system  ;
;          |altera_merlin_slave_translator:systimer_s1_translator|                                                                        ; 6 (6)               ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:systimer_s1_translator                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                      ; base_system  ;
;          |altera_merlin_slave_translator:vga_dma_0_slave_translator|                                                                    ; 6 (6)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_dma_0_slave_translator                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                      ; base_system  ;
;          |altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|                                                        ; 21 (21)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter                                                                                                                                                                                                                                                                                                   ; altera_merlin_traffic_limiter                       ; base_system  ;
;          |altera_merlin_width_adapter:sdram_ctrl_s1_cmd_width_adapter|                                                                  ; 29 (29)             ; 54 (54)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                                             ; altera_merlin_width_adapter                         ; base_system  ;
;          |altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|                                                                  ; 49 (49)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter                                                                                                                                                                                                                                                                                                             ; altera_merlin_width_adapter                         ; base_system  ;
;          |base_system_mm_interconnect_0_cmd_demux:cmd_demux|                                                                            ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                       ; base_system_mm_interconnect_0_cmd_demux             ; base_system  ;
;          |base_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                    ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                               ; base_system_mm_interconnect_0_cmd_demux_001         ; base_system  ;
;          |base_system_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                            ; 13 (9)              ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                                                                       ; base_system_mm_interconnect_0_cmd_mux               ; base_system  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                            ; base_system  ;
;          |base_system_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                            ; 51 (47)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                                                                       ; base_system_mm_interconnect_0_cmd_mux               ; base_system  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                            ; base_system  ;
;          |base_system_mm_interconnect_0_cmd_mux:cmd_mux_003|                                                                            ; 16 (12)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                                                                                       ; base_system_mm_interconnect_0_cmd_mux               ; base_system  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                            ; base_system  ;
;          |base_system_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                ; 22 (18)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                           ; base_system_mm_interconnect_0_cmd_mux               ; base_system  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                            ; base_system  ;
;          |base_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|                                                                        ; 227 (209)           ; 11 (6)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004                                                                                                                                                                                                                                                                                                                   ; base_system_mm_interconnect_0_cmd_mux_004           ; base_system  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 18 (8)              ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                            ; base_system  ;
;                |altera_merlin_arb_adder:adder|                                                                                          ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                                                        ; altera_merlin_arb_adder                             ; base_system  ;
;          |base_system_mm_interconnect_0_router:router|                                                                                  ; 31 (31)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                             ; base_system_mm_interconnect_0_router                ; base_system  ;
;          |base_system_mm_interconnect_0_router_001:router_001|                                                                          ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                     ; base_system_mm_interconnect_0_router_001            ; base_system  ;
;          |base_system_mm_interconnect_0_router_005:router_005|                                                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_005:router_005                                                                                                                                                                                                                                                                                                                     ; base_system_mm_interconnect_0_router_005            ; base_system  ;
;          |base_system_mm_interconnect_0_router_005:router_006|                                                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_005:router_006                                                                                                                                                                                                                                                                                                                     ; base_system_mm_interconnect_0_router_005            ; base_system  ;
;          |base_system_mm_interconnect_0_router_005:router_007|                                                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_005:router_007                                                                                                                                                                                                                                                                                                                     ; base_system_mm_interconnect_0_router_005            ; base_system  ;
;          |base_system_mm_interconnect_0_router_005:router_008|                                                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_005:router_008                                                                                                                                                                                                                                                                                                                     ; base_system_mm_interconnect_0_router_005            ; base_system  ;
;          |base_system_mm_interconnect_0_router_009:router_009|                                                                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_009:router_009                                                                                                                                                                                                                                                                                                                     ; base_system_mm_interconnect_0_router_009            ; base_system  ;
;          |base_system_mm_interconnect_0_rsp_demux:rsp_demux_002|                                                                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                                                                                   ; base_system_mm_interconnect_0_rsp_demux             ; base_system  ;
;          |base_system_mm_interconnect_0_rsp_demux:rsp_demux_003|                                                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                                                                                                   ; base_system_mm_interconnect_0_rsp_demux             ; base_system  ;
;          |base_system_mm_interconnect_0_rsp_demux:rsp_demux|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                                       ; base_system_mm_interconnect_0_rsp_demux             ; base_system  ;
;          |base_system_mm_interconnect_0_rsp_demux_004:rsp_demux_004|                                                                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_rsp_demux_004:rsp_demux_004                                                                                                                                                                                                                                                                                                               ; base_system_mm_interconnect_0_rsp_demux_004         ; base_system  ;
;          |base_system_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                ; 176 (176)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                           ; base_system_mm_interconnect_0_rsp_mux               ; base_system  ;
;          |base_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                        ; 76 (76)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                   ; base_system_mm_interconnect_0_rsp_mux_001           ; base_system  ;
;       |base_system_nios2_gen2_0:nios2_gen2_0|                                                                                           ; 1776 (0)            ; 1381 (3)                  ; 45696       ; 6            ; 0       ; 3         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                                   ; base_system_nios2_gen2_0                            ; base_system  ;
;          |base_system_nios2_gen2_0_cpu:cpu|                                                                                             ; 1776 (1474)         ; 1378 (1039)               ; 45696       ; 6            ; 0       ; 3         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                                  ; base_system_nios2_gen2_0_cpu                        ; base_system  ;
;             |base_system_nios2_gen2_0_cpu_ic_data_module:base_system_nios2_gen2_0_cpu_ic_data|                                          ; 2 (0)               ; 1 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_ic_data_module:base_system_nios2_gen2_0_cpu_ic_data                                                                                                                                                                                                                                                                 ; base_system_nios2_gen2_0_cpu_ic_data_module         ; base_system  ;
;                |altsyncram:the_altsyncram|                                                                                              ; 2 (0)               ; 1 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_ic_data_module:base_system_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                       ; altsyncram                                          ; work         ;
;                   |altsyncram_cjd1:auto_generated|                                                                                      ; 2 (2)               ; 1 (1)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_ic_data_module:base_system_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated                                                                                                                                                                                                        ; altsyncram_cjd1                                     ; work         ;
;             |base_system_nios2_gen2_0_cpu_ic_tag_module:base_system_nios2_gen2_0_cpu_ic_tag|                                            ; 0 (0)               ; 0 (0)                     ; 2688        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_ic_tag_module:base_system_nios2_gen2_0_cpu_ic_tag                                                                                                                                                                                                                                                                   ; base_system_nios2_gen2_0_cpu_ic_tag_module          ; base_system  ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 2688        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_ic_tag_module:base_system_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                         ; altsyncram                                          ; work         ;
;                   |altsyncram_5ad1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 2688        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_ic_tag_module:base_system_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_5ad1:auto_generated                                                                                                                                                                                                          ; altsyncram_5ad1                                     ; work         ;
;             |base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell|                                         ; 0 (0)               ; 64 (0)                    ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell                                                                                                                                                                                                                                                                ; base_system_nios2_gen2_0_cpu_mult_cell              ; base_system  ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                                             ; altera_mult_add                                     ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated                                                                                                                                                                                         ; altera_mult_add_vkp2                                ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                ; altera_mult_add_rtl                                 ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                       ; ama_multiplier_function                             ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                     ; ama_register_function                               ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                        ; lpm_mult                                            ; work         ;
;                               |mult_jp01:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated                                                               ; mult_jp01                                           ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                                             ; altera_mult_add                                     ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated                                                                                                                                                                                         ; altera_mult_add_vkp2                                ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                ; altera_mult_add_rtl                                 ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                       ; ama_multiplier_function                             ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                     ; ama_register_function                               ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                        ; lpm_mult                                            ; work         ;
;                               |mult_j011:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                                               ; mult_j011                                           ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                                             ; altera_mult_add                                     ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated                                                                                                                                                                                         ; altera_mult_add_vkp2                                ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                ; altera_mult_add_rtl                                 ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                       ; ama_multiplier_function                             ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                     ; ama_register_function                               ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                        ; lpm_mult                                            ; work         ;
;                               |mult_j011:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                                               ; mult_j011                                           ; work         ;
;             |base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|                                         ; 300 (42)            ; 274 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                                ; base_system_nios2_gen2_0_cpu_nios2_oci              ; base_system  ;
;                |base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper|                  ; 91 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                          ; base_system_nios2_gen2_0_cpu_debug_slave_wrapper    ; base_system  ;
;                   |base_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_base_system_nios2_gen2_0_cpu_debug_slave_sysclk|                 ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper|base_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_base_system_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; base_system_nios2_gen2_0_cpu_debug_slave_sysclk     ; base_system  ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper|base_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_base_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                             ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper|base_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_base_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                             ; work         ;
;                   |base_system_nios2_gen2_0_cpu_debug_slave_tck:the_base_system_nios2_gen2_0_cpu_debug_slave_tck|                       ; 81 (81)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper|base_system_nios2_gen2_0_cpu_debug_slave_tck:the_base_system_nios2_gen2_0_cpu_debug_slave_tck                                                            ; base_system_nios2_gen2_0_cpu_debug_slave_tck        ; base_system  ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper|base_system_nios2_gen2_0_cpu_debug_slave_tck:the_base_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                             ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper|base_system_nios2_gen2_0_cpu_debug_slave_tck:the_base_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                             ; work         ;
;                   |sld_virtual_jtag_basic:base_system_nios2_gen2_0_cpu_debug_slave_phy|                                                 ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:base_system_nios2_gen2_0_cpu_debug_slave_phy                                                                                      ; sld_virtual_jtag_basic                              ; work         ;
;                |base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg|                        ; 12 (12)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                                ; base_system_nios2_gen2_0_cpu_nios2_avalon_reg       ; base_system  ;
;                |base_system_nios2_gen2_0_cpu_nios2_oci_break:the_base_system_nios2_gen2_0_cpu_nios2_oci_break|                          ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_oci_break:the_base_system_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                                  ; base_system_nios2_gen2_0_cpu_nios2_oci_break        ; base_system  ;
;                |base_system_nios2_gen2_0_cpu_nios2_oci_debug:the_base_system_nios2_gen2_0_cpu_nios2_oci_debug|                          ; 8 (8)               ; 9 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_oci_debug:the_base_system_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                                  ; base_system_nios2_gen2_0_cpu_nios2_oci_debug        ; base_system  ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_oci_debug:the_base_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                              ; altera_std_synchronizer                             ; work         ;
;                |base_system_nios2_gen2_0_cpu_nios2_ocimem:the_base_system_nios2_gen2_0_cpu_nios2_ocimem|                                ; 114 (114)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_ocimem:the_base_system_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                        ; base_system_nios2_gen2_0_cpu_nios2_ocimem           ; base_system  ;
;                   |base_system_nios2_gen2_0_cpu_ociram_sp_ram_module:base_system_nios2_gen2_0_cpu_ociram_sp_ram|                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_ocimem:the_base_system_nios2_gen2_0_cpu_nios2_ocimem|base_system_nios2_gen2_0_cpu_ociram_sp_ram_module:base_system_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; base_system_nios2_gen2_0_cpu_ociram_sp_ram_module   ; base_system  ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_ocimem:the_base_system_nios2_gen2_0_cpu_nios2_ocimem|base_system_nios2_gen2_0_cpu_ociram_sp_ram_module:base_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                          ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_ocimem:the_base_system_nios2_gen2_0_cpu_nios2_ocimem|base_system_nios2_gen2_0_cpu_ociram_sp_ram_module:base_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                  ; altsyncram_ac71                                     ; work         ;
;             |base_system_nios2_gen2_0_cpu_register_bank_a_module:base_system_nios2_gen2_0_cpu_register_bank_a|                          ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_register_bank_a_module:base_system_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                                 ; base_system_nios2_gen2_0_cpu_register_bank_a_module ; base_system  ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_register_bank_a_module:base_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; altsyncram                                          ; work         ;
;                   |altsyncram_fic1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_register_bank_a_module:base_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                                                        ; altsyncram_fic1                                     ; work         ;
;             |base_system_nios2_gen2_0_cpu_register_bank_b_module:base_system_nios2_gen2_0_cpu_register_bank_b|                          ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_register_bank_b_module:base_system_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                                 ; base_system_nios2_gen2_0_cpu_register_bank_b_module ; base_system  ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_register_bank_b_module:base_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; altsyncram                                          ; work         ;
;                   |altsyncram_fic1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_register_bank_b_module:base_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                                                        ; altsyncram_fic1                                     ; work         ;
;       |base_system_pio_0:pio_0|                                                                                                         ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_pio_0:pio_0                                                                                                                                                                                                                                                                                                                                                                                                 ; base_system_pio_0                                   ; base_system  ;
;       |base_system_sdram_ctrl:sdram_ctrl|                                                                                               ; 265 (216)           ; 241 (153)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_sdram_ctrl:sdram_ctrl                                                                                                                                                                                                                                                                                                                                                                                       ; base_system_sdram_ctrl                              ; base_system  ;
;          |base_system_sdram_ctrl_input_efifo_module:the_base_system_sdram_ctrl_input_efifo_module|                                      ; 49 (49)             ; 88 (88)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|base_system_sdram_ctrl:sdram_ctrl|base_system_sdram_ctrl_input_efifo_module:the_base_system_sdram_ctrl_input_efifo_module                                                                                                                                                                                                                                                                                               ; base_system_sdram_ctrl_input_efifo_module           ; base_system  ;
;       |cam_dma:cam_ctrl|                                                                                                                ; 520 (64)            ; 474 (128)                 ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|cam_dma:cam_ctrl                                                                                                                                                                                                                                                                                                                                                                                                        ; cam_dma                                             ; base_system  ;
;          |cam_dma_ctrl:dma|                                                                                                             ; 228 (228)           ; 139 (139)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|cam_dma:cam_ctrl|cam_dma_ctrl:dma                                                                                                                                                                                                                                                                                                                                                                                       ; cam_dma_ctrl                                        ; base_system  ;
;          |frame_interpreter:profile|                                                                                                    ; 162 (158)           ; 151 (145)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|cam_dma:cam_ctrl|frame_interpreter:profile                                                                                                                                                                                                                                                                                                                                                                              ; frame_interpreter                                   ; base_system  ;
;             |synchro_flop:frame_sync|                                                                                                   ; 2 (2)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|cam_dma:cam_ctrl|frame_interpreter:profile|synchro_flop:frame_sync                                                                                                                                                                                                                                                                                                                                                      ; synchro_flop                                        ; base_system  ;
;             |synchro_flop:sync_line|                                                                                                    ; 2 (2)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|cam_dma:cam_ctrl|frame_interpreter:profile|synchro_flop:sync_line                                                                                                                                                                                                                                                                                                                                                       ; synchro_flop                                        ; base_system  ;
;          |pixel_interface:pxlif|                                                                                                        ; 66 (66)             ; 56 (56)                   ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|cam_dma:cam_ctrl|pixel_interface:pxlif                                                                                                                                                                                                                                                                                                                                                                                  ; pixel_interface                                     ; base_system  ;
;             |altsyncram:s_line_buffer_1_memory_rtl_0|                                                                                   ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|cam_dma:cam_ctrl|pixel_interface:pxlif|altsyncram:s_line_buffer_1_memory_rtl_0                                                                                                                                                                                                                                                                                                                                          ; altsyncram                                          ; work         ;
;                |altsyncram_23d1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|cam_dma:cam_ctrl|pixel_interface:pxlif|altsyncram:s_line_buffer_1_memory_rtl_0|altsyncram_23d1:auto_generated                                                                                                                                                                                                                                                                                                           ; altsyncram_23d1                                     ; work         ;
;             |altsyncram:s_line_buffer_2_memory_rtl_0|                                                                                   ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|cam_dma:cam_ctrl|pixel_interface:pxlif|altsyncram:s_line_buffer_2_memory_rtl_0                                                                                                                                                                                                                                                                                                                                          ; altsyncram                                          ; work         ;
;                |altsyncram_23d1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|cam_dma:cam_ctrl|pixel_interface:pxlif|altsyncram:s_line_buffer_2_memory_rtl_0|altsyncram_23d1:auto_generated                                                                                                                                                                                                                                                                                                           ; altsyncram_23d1                                     ; work         ;
;       |i2c_core:i2c_ctrl|                                                                                                               ; 254 (55)            ; 180 (54)                  ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|i2c_core:i2c_ctrl                                                                                                                                                                                                                                                                                                                                                                                                       ; i2c_core                                            ; base_system  ;
;          |i2c_autodetect:autodetection|                                                                                                 ; 39 (39)             ; 20 (20)                   ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|i2c_core:i2c_ctrl|i2c_autodetect:autodetection                                                                                                                                                                                                                                                                                                                                                                          ; i2c_autodetect                                      ; base_system  ;
;             |altsyncram:ram_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|i2c_core:i2c_ctrl|i2c_autodetect:autodetection|altsyncram:ram_rtl_0                                                                                                                                                                                                                                                                                                                                                     ; altsyncram                                          ; work         ;
;                |altsyncram_ud41:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|i2c_core:i2c_ctrl|i2c_autodetect:autodetection|altsyncram:ram_rtl_0|altsyncram_ud41:auto_generated                                                                                                                                                                                                                                                                                                                      ; altsyncram_ud41                                     ; work         ;
;          |i2c_cntrl:core|                                                                                                               ; 160 (78)            ; 106 (69)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|i2c_core:i2c_ctrl|i2c_cntrl:core                                                                                                                                                                                                                                                                                                                                                                                        ; i2c_cntrl                                           ; base_system  ;
;             |i2c_data:data_gen|                                                                                                         ; 65 (65)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|i2c_core:i2c_ctrl|i2c_cntrl:core|i2c_data:data_gen                                                                                                                                                                                                                                                                                                                                                                      ; i2c_data                                            ; base_system  ;
;             |i2c_start_stop:start_stop_gen|                                                                                             ; 17 (17)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|i2c_core:i2c_ctrl|i2c_cntrl:core|i2c_start_stop:start_stop_gen                                                                                                                                                                                                                                                                                                                                                          ; i2c_start_stop                                      ; base_system  ;
;       |lcd_dma:lcd_ctrl|                                                                                                                ; 514 (133)           ; 299 (93)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|lcd_dma:lcd_ctrl                                                                                                                                                                                                                                                                                                                                                                                                        ; lcd_dma                                             ; base_system  ;
;          |SendReceiveInterface:interface|                                                                                               ; 164 (164)           ; 83 (83)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|lcd_dma:lcd_ctrl|SendReceiveInterface:interface                                                                                                                                                                                                                                                                                                                                                                         ; SendReceiveInterface                                ; base_system  ;
;          |dma_controller_lcd:dma|                                                                                                       ; 108 (108)           ; 58 (58)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|lcd_dma:lcd_ctrl|dma_controller_lcd:dma                                                                                                                                                                                                                                                                                                                                                                                 ; dma_controller_lcd                                  ; base_system  ;
;             |altsyncram:fifo_memory_rtl_0|                                                                                              ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|lcd_dma:lcd_ctrl|dma_controller_lcd:dma|altsyncram:fifo_memory_rtl_0                                                                                                                                                                                                                                                                                                                                                    ; altsyncram                                          ; work         ;
;                |altsyncram_40h1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|lcd_dma:lcd_ctrl|dma_controller_lcd:dma|altsyncram:fifo_memory_rtl_0|altsyncram_40h1:auto_generated                                                                                                                                                                                                                                                                                                                     ; altsyncram_40h1                                     ; work         ;
;          |pixel_formatter:formatter|                                                                                                    ; 109 (109)           ; 65 (65)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|lcd_dma:lcd_ctrl|pixel_formatter:formatter                                                                                                                                                                                                                                                                                                                                                                              ; pixel_formatter                                     ; base_system  ;
;       |vga_dma:vga_dma_0|                                                                                                               ; 301 (4)             ; 175 (28)                  ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|vga_dma:vga_dma_0                                                                                                                                                                                                                                                                                                                                                                                                       ; vga_dma                                             ; base_system  ;
;          |vga_controller:vga|                                                                                                           ; 168 (152)           ; 79 (63)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|vga_dma:vga_dma_0|vga_controller:vga                                                                                                                                                                                                                                                                                                                                                                                    ; vga_controller                                      ; base_system  ;
;             |delay_line:hsync_del|                                                                                                      ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|vga_dma:vga_dma_0|vga_controller:vga|delay_line:hsync_del                                                                                                                                                                                                                                                                                                                                                               ; delay_line                                          ; base_system  ;
;             |delay_line:vsync_del|                                                                                                      ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|vga_dma:vga_dma_0|vga_controller:vga|delay_line:vsync_del                                                                                                                                                                                                                                                                                                                                                               ; delay_line                                          ; base_system  ;
;          |vga_dma_cntrl:dma|                                                                                                            ; 129 (125)           ; 68 (62)                   ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma                                                                                                                                                                                                                                                                                                                                                                                     ; vga_dma_cntrl                                       ; base_system  ;
;             |altsyncram:s_line_buffer_1_memory_rtl_0|                                                                                   ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|altsyncram:s_line_buffer_1_memory_rtl_0                                                                                                                                                                                                                                                                                                                                             ; altsyncram                                          ; work         ;
;                |altsyncram_23d1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|altsyncram:s_line_buffer_1_memory_rtl_0|altsyncram_23d1:auto_generated                                                                                                                                                                                                                                                                                                              ; altsyncram_23d1                                     ; work         ;
;             |altsyncram:s_line_buffer_2_memory_rtl_0|                                                                                   ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|altsyncram:s_line_buffer_2_memory_rtl_0                                                                                                                                                                                                                                                                                                                                             ; altsyncram                                          ; work         ;
;                |altsyncram_23d1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|altsyncram:s_line_buffer_2_memory_rtl_0|altsyncram_23d1:auto_generated                                                                                                                                                                                                                                                                                                              ; altsyncram_23d1                                     ; work         ;
;             |synchro_flop:frameSync|                                                                                                    ; 2 (2)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|synchro_flop:frameSync                                                                                                                                                                                                                                                                                                                                                              ; synchro_flop                                        ; base_system  ;
;             |synchro_flop:lineSync|                                                                                                     ; 2 (2)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|synchro_flop:lineSync                                                                                                                                                                                                                                                                                                                                                               ; synchro_flop                                        ; base_system  ;
;    |pzdyqx:nabboc|                                                                                                                      ; 122 (0)             ; 72 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                                                                            ; pzdyqx                                              ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 122 (12)            ; 72 (9)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                                                                               ; pzdyqx_impl                                         ; work         ;
;          |GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|                                                                ; 53 (23)             ; 28 (8)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1                                                                                                                                                                                                                                                                                                                                 ; GHVD5181                                            ; work         ;
;             |JEQQ5299:YEAJ1936|                                                                                                         ; 30 (30)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936                                                                                                                                                                                                                                                                                                               ; JEQQ5299                                            ; work         ;
;          |JEQQ5299:ESUL0435|                                                                                                            ; 22 (22)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435                                                                                                                                                                                                                                                                                                                                                                             ; JEQQ5299                                            ; work         ;
;          |JKWY9152:RUWH6717|                                                                                                            ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717                                                                                                                                                                                                                                                                                                                                                                             ; JKWY9152                                            ; work         ;
;          |PUDL0439:VWQM3427|                                                                                                            ; 22 (22)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427                                                                                                                                                                                                                                                                                                                                                                             ; PUDL0439                                            ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 164 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                         ; sld_hub                                             ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 163 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                         ; alt_sld_fab_with_jtag_input                         ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 163 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                      ; alt_sld_fab                                         ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 163 (1)             ; 91 (7)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                  ; alt_sld_fab_alt_sld_fab                             ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 162 (0)             ; 84 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                      ; alt_sld_fab_alt_sld_fab_sldfabric                   ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 162 (115)           ; 84 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                         ; sld_jtag_hub                                        ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 28 (28)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                 ; sld_rom_sr                                          ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mse_demo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                               ; sld_shadow_jsm                                      ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; base_system:inst|base_system_jtag_uart:jtag_uart|base_system_jtag_uart_scfifo_r:the_base_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None ;
; base_system:inst|base_system_jtag_uart:jtag_uart|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_ic_data_module:base_system_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_ic_tag_module:base_system_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_5ad1:auto_generated|ALTSYNCRAM                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 128          ; 21           ; 128          ; 21           ; 2688  ; None ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_ocimem:the_base_system_nios2_gen2_0_cpu_nios2_ocimem|base_system_nios2_gen2_0_cpu_ociram_sp_ram_module:base_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; None ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_register_bank_a_module:base_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_register_bank_b_module:base_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None ;
; base_system:inst|cam_dma:cam_ctrl|pixel_interface:pxlif|altsyncram:s_line_buffer_1_memory_rtl_0|altsyncram_23d1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; None ;
; base_system:inst|cam_dma:cam_ctrl|pixel_interface:pxlif|altsyncram:s_line_buffer_2_memory_rtl_0|altsyncram_23d1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; None ;
; base_system:inst|i2c_core:i2c_ctrl|i2c_autodetect:autodetection|altsyncram:ram_rtl_0|altsyncram_ud41:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                     ; AUTO ; Single Port      ; 256          ; 7            ; --           ; --           ; 1792  ; None ;
; base_system:inst|lcd_dma:lcd_ctrl|dma_controller_lcd:dma|altsyncram:fifo_memory_rtl_0|altsyncram_40h1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|altsyncram:s_line_buffer_1_memory_rtl_0|altsyncram_23d1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                             ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; None ;
; base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|altsyncram:s_line_buffer_2_memory_rtl_0|altsyncram_23d1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                             ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------+---------+--------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                                                                                                                                             ; IP Include File                                                                                ;
+--------+------------------------------------------+---------+--------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |mse_demo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                               ;                                                                                                ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |mse_demo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                           ;                                                                                                ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |mse_demo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                                                                                                 ;                                                                                                ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |mse_demo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                               ;                                                                                                ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |mse_demo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                                                                                                 ;                                                                                                ;
; N/A    ; Qsys                                     ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst                                                                                                                                                                                                                                                                                                                                                                                  ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altpll                                   ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_altpll_0:altpll_0                                                                                                                                                                                                                                                                                                                                                    ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_irq_mapper                        ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_irq_mapper:irq_mapper                                                                                                                                                                                                                                                                                                                                                ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_avalon_jtag_uart                  ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                                  ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_mm_interconnect                   ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                  ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent                                                                                                                                                                                                                                                                               ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                        ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                          ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter                                                                                                                                                                                                                                                                     ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator                                                                                                                                                                                                                                                                     ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                                                                ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|base_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                                                                                            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|base_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                                                                                                            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|base_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                                                                                                                            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|base_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004                                                                                                                                                                                                                                                        ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004|base_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0                                                                                                                                                                    ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                                                                                                                            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|base_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                                                                                                                            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|base_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                                                                                                                                            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|base_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                                                                                                                                            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|base_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                                                                                                                                                            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|base_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                                                                                                                                                            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|base_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                                                                                                                                                                                                            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011|base_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cam_ctrl_master_agent                                                                                                                                                                                                                                                                                 ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_ctrl_master_translator                                                                                                                                                                                                                                                                       ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cam_ctrl_slave_agent                                                                                                                                                                                                                                                                                   ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                              ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cam_ctrl_slave_translator                                                                                                                                                                                                                                                                         ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                        ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                                                                                        ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_demux_002:cmd_demux_003                                                                                                                                                                                                                                                                        ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_demux_002:cmd_demux_004                                                                                                                                                                                                                                                                        ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                    ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                                ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                                ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                                                ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004                                                                                                                                                                                                                                                                            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005                                                                                                                                                                                                                                                                            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux_005:cmd_mux_006                                                                                                                                                                                                                                                                            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux_005:cmd_mux_007                                                                                                                                                                                                                                                                            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux_005:cmd_mux_008                                                                                                                                                                                                                                                                            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux_005:cmd_mux_009                                                                                                                                                                                                                                                                            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux_005:cmd_mux_010                                                                                                                                                                                                                                                                            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux_005:cmd_mux_011                                                                                                                                                                                                                                                                            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                 ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                             ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                             ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                             ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_ctrl_slave_agent                                                                                                                                                                                                                                                                                   ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                              ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_ctrl_slave_translator                                                                                                                                                                                                                                                                         ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                                                                                                                                      ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                 ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter                                                                                                                                                                                                                                                            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcd_ctrl_master_agent                                                                                                                                                                                                                                                                                 ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lcd_ctrl_master_translator                                                                                                                                                                                                                                                                       ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_ctrl_slave_agent                                                                                                                                                                                                                                                                                   ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                              ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_ctrl_slave_translator                                                                                                                                                                                                                                                                         ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                        ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                              ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                     ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter                                                                                                                                                                                                                                                           ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                           ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                 ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter                                                                                                                                                                                                                                                            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                       ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent                                                                                                                                                                                                                                                                                         ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                    ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                                                                                                                                                                                               ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:profiletimer_s1_agent                                                                                                                                                                                                                                                                                  ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                             ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:profiletimer_s1_translator                                                                                                                                                                                                                                                                        ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                      ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                              ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                                              ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_002:router_003                                                                                                                                                                                                                                                                              ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_002:router_004                                                                                                                                                                                                                                                                              ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_005:router_005                                                                                                                                                                                                                                                                              ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_005:router_006                                                                                                                                                                                                                                                                              ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_005:router_007                                                                                                                                                                                                                                                                              ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_005:router_008                                                                                                                                                                                                                                                                              ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_009:router_009                                                                                                                                                                                                                                                                              ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_010:router_010                                                                                                                                                                                                                                                                              ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_010:router_011                                                                                                                                                                                                                                                                              ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_010:router_012                                                                                                                                                                                                                                                                              ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_010:router_013                                                                                                                                                                                                                                                                              ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_010:router_014                                                                                                                                                                                                                                                                              ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_010:router_015                                                                                                                                                                                                                                                                              ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_010:router_016                                                                                                                                                                                                                                                                              ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                                            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                                            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                                                            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_rsp_demux_004:rsp_demux_004                                                                                                                                                                                                                                                                        ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_demux_002:rsp_demux_005                                                                                                                                                                                                                                                                        ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_demux_002:rsp_demux_006                                                                                                                                                                                                                                                                        ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_demux_002:rsp_demux_007                                                                                                                                                                                                                                                                        ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_demux_002:rsp_demux_008                                                                                                                                                                                                                                                                        ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_demux_002:rsp_demux_009                                                                                                                                                                                                                                                                        ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_demux_002:rsp_demux_010                                                                                                                                                                                                                                                                        ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_demux_002:rsp_demux_011                                                                                                                                                                                                                                                                        ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                    ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                                                                                            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_rsp_mux_002:rsp_mux_003                                                                                                                                                                                                                                                                            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_rsp_mux_002:rsp_mux_004                                                                                                                                                                                                                                                                            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent                                                                                                                                                                                                                                                                                    ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                             ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                               ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter                                                                                                                                                                                                                                                                          ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_cmd_width_adapter                                                                                                                                                                                                                                                                      ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter                                                                                                                                                                                                                                                                      ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_ctrl_s1_translator                                                                                                                                                                                                                                                                          ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                                                                                                                                                              ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                         ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter                                                                                                                                                                                                                                                                    ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                                                                                    ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:systimer_s1_agent                                                                                                                                                                                                                                                                                      ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                 ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:systimer_s1_translator                                                                                                                                                                                                                                                                            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:vga_dma_0_master_agent                                                                                                                                                                                                                                                                                ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_dma_0_master_translator                                                                                                                                                                                                                                                                      ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_dma_0_slave_agent                                                                                                                                                                                                                                                                                  ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                             ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_dma_0_slave_translator                                                                                                                                                                                                                                                                        ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_nios2_gen2                        ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                           ;                                                                                                ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_ic_data_module:base_system_nios2_gen2_0_cpu_ic_data                                                                                                                                                                                                                          ;                                                                                                ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_ic_tag_module:base_system_nios2_gen2_0_cpu_ic_tag                                                                                                                                                                                                                            ;                                                                                                ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_register_bank_a_module:base_system_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                          ;                                                                                                ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_register_bank_b_module:base_system_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                          ;                                                                                                ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                         ;                                                                                                ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                         ;                                                                                                ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_oci_break:the_base_system_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                           ;                                                                                                ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_base_system_nios2_gen2_0_cpu_nios2_oci_dbrk                                                                                                                             ;                                                                                                ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_oci_debug:the_base_system_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                           ;                                                                                                ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_base_system_nios2_gen2_0_cpu_nios2_oci_dtrace                                                                                                                         ;                                                                                                ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_base_system_nios2_gen2_0_cpu_nios2_oci_dtrace|base_system_nios2_gen2_0_cpu_nios2_oci_td_mode:base_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode                  ;                                                                                                ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_base_system_nios2_gen2_0_cpu_nios2_oci_fifo                                                                                                                             ;                                                                                                ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_base_system_nios2_gen2_0_cpu_nios2_oci_fifo|base_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_base_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt ;                                                                                                ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_base_system_nios2_gen2_0_cpu_nios2_oci_fifo|base_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_base_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc                 ;                                                                                                ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_base_system_nios2_gen2_0_cpu_nios2_oci_fifo|base_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_base_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc             ;                                                                                                ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_oci_im:the_base_system_nios2_gen2_0_cpu_nios2_oci_im                                                                                                                                 ;                                                                                                ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_base_system_nios2_gen2_0_cpu_nios2_oci_itrace                                                                                                                         ;                                                                                                ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_oci_pib:the_base_system_nios2_gen2_0_cpu_nios2_oci_pib                                                                                                                               ;                                                                                                ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_base_system_nios2_gen2_0_cpu_nios2_oci_xbrk                                                                                                                             ;                                                                                                ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_ocimem:the_base_system_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                 ;                                                                                                ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_ocimem:the_base_system_nios2_gen2_0_cpu_nios2_ocimem|base_system_nios2_gen2_0_cpu_ociram_sp_ram_module:base_system_nios2_gen2_0_cpu_ociram_sp_ram                                    ;                                                                                                ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_pio_0:pio_0                                                                                                                                                                                                                                                                                                                                                          ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_avalon_timer                      ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_ProfileTimer:profiletimer                                                                                                                                                                                                                                                                                                                                            ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                           ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                       ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_avalon_new_sdram_controller       ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_sdram_ctrl:sdram_ctrl                                                                                                                                                                                                                                                                                                                                                ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_avalon_sysid_qsys                 ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_sysid:sysid                                                                                                                                                                                                                                                                                                                                                          ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
; Altera ; altera_avalon_timer                      ; 18.1    ; N/A          ; N/A           ; |mse_demo|base_system:inst|base_system_ProfileTimer:systimer                                                                                                                                                                                                                                                                                                                                                ; /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/base_system.qsys ;
+--------+------------------------------------------+---------+--------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                  ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                    ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                    ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                    ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                    ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                       ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                         ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                         ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                         ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                         ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                                 ;
+-----------------------------+---------------+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                   ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                   ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                   ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                   ;
+-----------------------------+---------------+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                        ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                          ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                          ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                          ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                          ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                                ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                  ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                  ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                  ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                  ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |mse_demo|base_system:inst|vga_dma:vga_dma_0|vga_controller:vga|vertical_state_machine                                                       ;
+--------------------------------+--------------------------------+------------------------------+-----------------------------+-------------------------------+
; Name                           ; vertical_state_machine.VACTIVE ; vertical_state_machine.VBACK ; vertical_state_machine.VSYN ; vertical_state_machine.VFRONT ;
+--------------------------------+--------------------------------+------------------------------+-----------------------------+-------------------------------+
; vertical_state_machine.VFRONT  ; 0                              ; 0                            ; 0                           ; 0                             ;
; vertical_state_machine.VSYN    ; 0                              ; 0                            ; 1                           ; 1                             ;
; vertical_state_machine.VBACK   ; 0                              ; 1                            ; 0                           ; 1                             ;
; vertical_state_machine.VACTIVE ; 1                              ; 0                            ; 0                           ; 1                             ;
+--------------------------------+--------------------------------+------------------------------+-----------------------------+-------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |mse_demo|base_system:inst|vga_dma:vga_dma_0|vga_controller:vga|horizontal_state_machine                                                               ;
+----------------------------------+----------------------------------+--------------------------------+-------------------------------+---------------------------------+
; Name                             ; horizontal_state_machine.HACTIVE ; horizontal_state_machine.HBACK ; horizontal_state_machine.HSYN ; horizontal_state_machine.HFRONT ;
+----------------------------------+----------------------------------+--------------------------------+-------------------------------+---------------------------------+
; horizontal_state_machine.HFRONT  ; 0                                ; 0                              ; 0                             ; 0                               ;
; horizontal_state_machine.HSYN    ; 0                                ; 0                              ; 1                             ; 1                               ;
; horizontal_state_machine.HBACK   ; 0                                ; 1                              ; 0                             ; 1                               ;
; horizontal_state_machine.HACTIVE ; 1                                ; 0                              ; 0                             ; 1                               ;
+----------------------------------+----------------------------------+--------------------------------+-------------------------------+---------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |mse_demo|base_system:inst|base_system_sdram_ctrl:sdram_ctrl|m_next          ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |mse_demo|base_system:inst|base_system_sdram_ctrl:sdram_ctrl|m_state                                                                                                                  ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |mse_demo|base_system:inst|base_system_sdram_ctrl:sdram_ctrl|i_next ;
+------------+------------+------------+------------+---------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                      ;
+------------+------------+------------+------------+---------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                               ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                               ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                               ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                               ;
+------------+------------+------------+------------+---------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |mse_demo|base_system:inst|base_system_sdram_ctrl:sdram_ctrl|i_state            ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |mse_demo|base_system:inst|lcd_dma:lcd_ctrl|s_current_state                                                                                ;
+--------------------------+-------------------------+--------------------------+--------------------------+--------------------------+----------------------+
; Name                     ; s_current_state.RELEASE ; s_current_state.WAITREAD ; s_current_state.INITREAD ; s_current_state.WAITBUSY ; s_current_state.IDLE ;
+--------------------------+-------------------------+--------------------------+--------------------------+--------------------------+----------------------+
; s_current_state.IDLE     ; 0                       ; 0                        ; 0                        ; 0                        ; 0                    ;
; s_current_state.WAITBUSY ; 0                       ; 0                        ; 0                        ; 1                        ; 1                    ;
; s_current_state.INITREAD ; 0                       ; 0                        ; 1                        ; 0                        ; 1                    ;
; s_current_state.WAITREAD ; 0                       ; 1                        ; 0                        ; 0                        ; 1                    ;
; s_current_state.RELEASE  ; 1                       ; 0                        ; 0                        ; 0                        ; 1                    ;
+--------------------------+-------------------------+--------------------------+--------------------------+--------------------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |mse_demo|base_system:inst|lcd_dma:lcd_ctrl|pixel_formatter:formatter|s_current_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+------------------------+-----------------------------+-------------------------------+---------------------------+---------------------+----------------------------+----------------------------+----------------------------+----------------------------+---------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------+
; Name                          ; s_current_state.WAITGRAY4 ; s_current_state.SENDGRAY4 ; s_current_state.WAITGRAY3 ; s_current_state.SENDGRAY3 ; s_current_state.WAITGRAY2 ; s_current_state.SENDGRAY2 ; s_current_state.WAITGRAY1 ; s_current_state.SENDGRAY1 ; s_current_state.GENIRQ ; s_current_state.WAITDMABUSY ; s_current_state.STARTDMATRANS ; s_current_state.CHECKBUSY ; s_current_state.POP ; s_current_state.WAITSHORT2 ; s_current_state.SENDSHORT2 ; s_current_state.WAITSHORT1 ; s_current_state.SENDSHORT1 ; s_current_state.WAITEMPTY ; s_current_state.WAITCOMMAND ; s_current_state.SENDCOMMAND ; s_current_state.WAITLCDBUSY ; s_current_state.IDLE ;
+-------------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+------------------------+-----------------------------+-------------------------------+---------------------------+---------------------+----------------------------+----------------------------+----------------------------+----------------------------+---------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------+
; s_current_state.IDLE          ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                      ; 0                           ; 0                             ; 0                         ; 0                   ; 0                          ; 0                          ; 0                          ; 0                          ; 0                         ; 0                           ; 0                           ; 0                           ; 0                    ;
; s_current_state.WAITLCDBUSY   ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                      ; 0                           ; 0                             ; 0                         ; 0                   ; 0                          ; 0                          ; 0                          ; 0                          ; 0                         ; 0                           ; 0                           ; 1                           ; 1                    ;
; s_current_state.SENDCOMMAND   ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                      ; 0                           ; 0                             ; 0                         ; 0                   ; 0                          ; 0                          ; 0                          ; 0                          ; 0                         ; 0                           ; 1                           ; 0                           ; 1                    ;
; s_current_state.WAITCOMMAND   ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                      ; 0                           ; 0                             ; 0                         ; 0                   ; 0                          ; 0                          ; 0                          ; 0                          ; 0                         ; 1                           ; 0                           ; 0                           ; 1                    ;
; s_current_state.WAITEMPTY     ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                      ; 0                           ; 0                             ; 0                         ; 0                   ; 0                          ; 0                          ; 0                          ; 0                          ; 1                         ; 0                           ; 0                           ; 0                           ; 1                    ;
; s_current_state.SENDSHORT1    ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                      ; 0                           ; 0                             ; 0                         ; 0                   ; 0                          ; 0                          ; 0                          ; 1                          ; 0                         ; 0                           ; 0                           ; 0                           ; 1                    ;
; s_current_state.WAITSHORT1    ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                      ; 0                           ; 0                             ; 0                         ; 0                   ; 0                          ; 0                          ; 1                          ; 0                          ; 0                         ; 0                           ; 0                           ; 0                           ; 1                    ;
; s_current_state.SENDSHORT2    ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                      ; 0                           ; 0                             ; 0                         ; 0                   ; 0                          ; 1                          ; 0                          ; 0                          ; 0                         ; 0                           ; 0                           ; 0                           ; 1                    ;
; s_current_state.WAITSHORT2    ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                      ; 0                           ; 0                             ; 0                         ; 0                   ; 1                          ; 0                          ; 0                          ; 0                          ; 0                         ; 0                           ; 0                           ; 0                           ; 1                    ;
; s_current_state.POP           ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                      ; 0                           ; 0                             ; 0                         ; 1                   ; 0                          ; 0                          ; 0                          ; 0                          ; 0                         ; 0                           ; 0                           ; 0                           ; 1                    ;
; s_current_state.CHECKBUSY     ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                      ; 0                           ; 0                             ; 1                         ; 0                   ; 0                          ; 0                          ; 0                          ; 0                          ; 0                         ; 0                           ; 0                           ; 0                           ; 1                    ;
; s_current_state.STARTDMATRANS ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                      ; 0                           ; 1                             ; 0                         ; 0                   ; 0                          ; 0                          ; 0                          ; 0                          ; 0                         ; 0                           ; 0                           ; 0                           ; 1                    ;
; s_current_state.WAITDMABUSY   ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                      ; 1                           ; 0                             ; 0                         ; 0                   ; 0                          ; 0                          ; 0                          ; 0                          ; 0                         ; 0                           ; 0                           ; 0                           ; 1                    ;
; s_current_state.GENIRQ        ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                      ; 0                           ; 0                             ; 0                         ; 0                   ; 0                          ; 0                          ; 0                          ; 0                          ; 0                         ; 0                           ; 0                           ; 0                           ; 1                    ;
; s_current_state.SENDGRAY1     ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                      ; 0                           ; 0                             ; 0                         ; 0                   ; 0                          ; 0                          ; 0                          ; 0                          ; 0                         ; 0                           ; 0                           ; 0                           ; 1                    ;
; s_current_state.WAITGRAY1     ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                      ; 0                           ; 0                             ; 0                         ; 0                   ; 0                          ; 0                          ; 0                          ; 0                          ; 0                         ; 0                           ; 0                           ; 0                           ; 1                    ;
; s_current_state.SENDGRAY2     ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                      ; 0                           ; 0                             ; 0                         ; 0                   ; 0                          ; 0                          ; 0                          ; 0                          ; 0                         ; 0                           ; 0                           ; 0                           ; 1                    ;
; s_current_state.WAITGRAY2     ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                      ; 0                           ; 0                             ; 0                         ; 0                   ; 0                          ; 0                          ; 0                          ; 0                          ; 0                         ; 0                           ; 0                           ; 0                           ; 1                    ;
; s_current_state.SENDGRAY3     ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                      ; 0                           ; 0                             ; 0                         ; 0                   ; 0                          ; 0                          ; 0                          ; 0                          ; 0                         ; 0                           ; 0                           ; 0                           ; 1                    ;
; s_current_state.WAITGRAY3     ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                      ; 0                           ; 0                             ; 0                         ; 0                   ; 0                          ; 0                          ; 0                          ; 0                          ; 0                         ; 0                           ; 0                           ; 0                           ; 1                    ;
; s_current_state.SENDGRAY4     ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                      ; 0                           ; 0                             ; 0                         ; 0                   ; 0                          ; 0                          ; 0                          ; 0                          ; 0                         ; 0                           ; 0                           ; 0                           ; 1                    ;
; s_current_state.WAITGRAY4     ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                      ; 0                           ; 0                             ; 0                         ; 0                   ; 0                          ; 0                          ; 0                          ; 0                          ; 0                         ; 0                           ; 0                           ; 0                           ; 1                    ;
+-------------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+------------------------+-----------------------------+-------------------------------+---------------------------+---------------------+----------------------------+----------------------------+----------------------------+----------------------------+---------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |mse_demo|base_system:inst|lcd_dma:lcd_ctrl|SendReceiveInterface:interface|s_current_state                                                                                                                                                                                                                              ;
+------------------------------+-------------------------+-------------------------+-------------------------+-------------------------+---------------------------+-----------------------------+--------------------------+---------------------------+---------------------------+------------------------------+----------------------+
; Name                         ; s_current_state.READHI4 ; s_current_state.READHI3 ; s_current_state.READHI2 ; s_current_state.READHI1 ; s_current_state.READCLOCK ; s_current_state.WAITREADLOW ; s_current_state.INITREAD ; s_current_state.WRITELOW2 ; s_current_state.WRITELOW1 ; s_current_state.CLOCKDATAOUT ; s_current_state.IDLE ;
+------------------------------+-------------------------+-------------------------+-------------------------+-------------------------+---------------------------+-----------------------------+--------------------------+---------------------------+---------------------------+------------------------------+----------------------+
; s_current_state.IDLE         ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                           ; 0                        ; 0                         ; 0                         ; 0                            ; 0                    ;
; s_current_state.CLOCKDATAOUT ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                           ; 0                        ; 0                         ; 0                         ; 1                            ; 1                    ;
; s_current_state.WRITELOW1    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                           ; 0                        ; 0                         ; 1                         ; 0                            ; 1                    ;
; s_current_state.WRITELOW2    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                           ; 0                        ; 1                         ; 0                         ; 0                            ; 1                    ;
; s_current_state.INITREAD     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                           ; 1                        ; 0                         ; 0                         ; 0                            ; 1                    ;
; s_current_state.WAITREADLOW  ; 0                       ; 0                       ; 0                       ; 0                       ; 0                         ; 1                           ; 0                        ; 0                         ; 0                         ; 0                            ; 1                    ;
; s_current_state.READCLOCK    ; 0                       ; 0                       ; 0                       ; 0                       ; 1                         ; 0                           ; 0                        ; 0                         ; 0                         ; 0                            ; 1                    ;
; s_current_state.READHI1      ; 0                       ; 0                       ; 0                       ; 1                       ; 0                         ; 0                           ; 0                        ; 0                         ; 0                         ; 0                            ; 1                    ;
; s_current_state.READHI2      ; 0                       ; 0                       ; 1                       ; 0                       ; 0                         ; 0                           ; 0                        ; 0                         ; 0                         ; 0                            ; 1                    ;
; s_current_state.READHI3      ; 0                       ; 1                       ; 0                       ; 0                       ; 0                         ; 0                           ; 0                        ; 0                         ; 0                         ; 0                            ; 1                    ;
; s_current_state.READHI4      ; 1                       ; 0                       ; 0                       ; 0                       ; 0                         ; 0                           ; 0                        ; 0                         ; 0                         ; 0                            ; 1                    ;
+------------------------------+-------------------------+-------------------------+-------------------------+-------------------------+---------------------------+-----------------------------+--------------------------+---------------------------+---------------------------+------------------------------+----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |mse_demo|base_system:inst|lcd_dma:lcd_ctrl|SendReceiveInterface:interface|s_current_reset                                                                         ;
+---------------------------------+-----------------------------+---------------------------------+---------------------------+----------------------+-------------------------------+
; Name                            ; s_current_reset.WAITRECOVER ; s_current_reset.ACTIVATERECOVER ; s_current_reset.WAITRESET ; s_current_reset.NOOP ; s_current_reset.ACTIVATERESET ;
+---------------------------------+-----------------------------+---------------------------------+---------------------------+----------------------+-------------------------------+
; s_current_reset.ACTIVATERESET   ; 0                           ; 0                               ; 0                         ; 0                    ; 0                             ;
; s_current_reset.NOOP            ; 0                           ; 0                               ; 0                         ; 1                    ; 1                             ;
; s_current_reset.WAITRESET       ; 0                           ; 0                               ; 1                         ; 0                    ; 1                             ;
; s_current_reset.ACTIVATERECOVER ; 0                           ; 1                               ; 0                         ; 0                    ; 1                             ;
; s_current_reset.WAITRECOVER     ; 1                           ; 0                               ; 0                         ; 0                    ; 1                             ;
+---------------------------------+-----------------------------+---------------------------------+---------------------------+----------------------+-------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |mse_demo|base_system:inst|i2c_core:i2c_ctrl|i2c_cntrl:core|s_current_state                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------+------------------------+-----------------------+-----------------------+----------------------+-----------------------+----------------------+-----------------------+----------------------+----------------------+---------------------+-----------------------+----------------------+----------------------+---------------------+----------------------+---------------------+-----------------------+----------------------+----------------------+
; Name                   ; s_current_state.WSSCND ; s_current_state.SSCND ; s_current_state.WDAT3 ; s_current_state.DAT3 ; s_current_state.WDAT2 ; s_current_state.DAT2 ; s_current_state.WDAT1 ; s_current_state.DAT1 ; s_current_state.WDAT ; s_current_state.DAT ; s_current_state.WADR1 ; s_current_state.ADR1 ; s_current_state.WADR ; s_current_state.ADR ; s_current_state.WDID ; s_current_state.DID ; s_current_state.WSCND ; s_current_state.SCND ; s_current_state.IDLE ;
+------------------------+------------------------+-----------------------+-----------------------+----------------------+-----------------------+----------------------+-----------------------+----------------------+----------------------+---------------------+-----------------------+----------------------+----------------------+---------------------+----------------------+---------------------+-----------------------+----------------------+----------------------+
; s_current_state.IDLE   ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0                     ; 0                    ; 0                    ; 0                   ; 0                     ; 0                    ; 0                    ; 0                   ; 0                    ; 0                   ; 0                     ; 0                    ; 0                    ;
; s_current_state.SCND   ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0                     ; 0                    ; 0                    ; 0                   ; 0                     ; 0                    ; 0                    ; 0                   ; 0                    ; 0                   ; 0                     ; 1                    ; 1                    ;
; s_current_state.WSCND  ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0                     ; 0                    ; 0                    ; 0                   ; 0                     ; 0                    ; 0                    ; 0                   ; 0                    ; 0                   ; 1                     ; 0                    ; 1                    ;
; s_current_state.DID    ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0                     ; 0                    ; 0                    ; 0                   ; 0                     ; 0                    ; 0                    ; 0                   ; 0                    ; 1                   ; 0                     ; 0                    ; 1                    ;
; s_current_state.WDID   ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0                     ; 0                    ; 0                    ; 0                   ; 0                     ; 0                    ; 0                    ; 0                   ; 1                    ; 0                   ; 0                     ; 0                    ; 1                    ;
; s_current_state.ADR    ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0                     ; 0                    ; 0                    ; 0                   ; 0                     ; 0                    ; 0                    ; 1                   ; 0                    ; 0                   ; 0                     ; 0                    ; 1                    ;
; s_current_state.WADR   ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0                     ; 0                    ; 0                    ; 0                   ; 0                     ; 0                    ; 1                    ; 0                   ; 0                    ; 0                   ; 0                     ; 0                    ; 1                    ;
; s_current_state.ADR1   ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0                     ; 0                    ; 0                    ; 0                   ; 0                     ; 1                    ; 0                    ; 0                   ; 0                    ; 0                   ; 0                     ; 0                    ; 1                    ;
; s_current_state.WADR1  ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0                     ; 0                    ; 0                    ; 0                   ; 1                     ; 0                    ; 0                    ; 0                   ; 0                    ; 0                   ; 0                     ; 0                    ; 1                    ;
; s_current_state.DAT    ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0                     ; 0                    ; 0                    ; 1                   ; 0                     ; 0                    ; 0                    ; 0                   ; 0                    ; 0                   ; 0                     ; 0                    ; 1                    ;
; s_current_state.WDAT   ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0                     ; 0                    ; 1                    ; 0                   ; 0                     ; 0                    ; 0                    ; 0                   ; 0                    ; 0                   ; 0                     ; 0                    ; 1                    ;
; s_current_state.DAT1   ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0                     ; 1                    ; 0                    ; 0                   ; 0                     ; 0                    ; 0                    ; 0                   ; 0                    ; 0                   ; 0                     ; 0                    ; 1                    ;
; s_current_state.WDAT1  ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 1                     ; 0                    ; 0                    ; 0                   ; 0                     ; 0                    ; 0                    ; 0                   ; 0                    ; 0                   ; 0                     ; 0                    ; 1                    ;
; s_current_state.DAT2   ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 1                    ; 0                     ; 0                    ; 0                    ; 0                   ; 0                     ; 0                    ; 0                    ; 0                   ; 0                    ; 0                   ; 0                     ; 0                    ; 1                    ;
; s_current_state.WDAT2  ; 0                      ; 0                     ; 0                     ; 0                    ; 1                     ; 0                    ; 0                     ; 0                    ; 0                    ; 0                   ; 0                     ; 0                    ; 0                    ; 0                   ; 0                    ; 0                   ; 0                     ; 0                    ; 1                    ;
; s_current_state.DAT3   ; 0                      ; 0                     ; 0                     ; 1                    ; 0                     ; 0                    ; 0                     ; 0                    ; 0                    ; 0                   ; 0                     ; 0                    ; 0                    ; 0                   ; 0                    ; 0                   ; 0                     ; 0                    ; 1                    ;
; s_current_state.WDAT3  ; 0                      ; 0                     ; 1                     ; 0                    ; 0                     ; 0                    ; 0                     ; 0                    ; 0                    ; 0                   ; 0                     ; 0                    ; 0                    ; 0                   ; 0                    ; 0                   ; 0                     ; 0                    ; 1                    ;
; s_current_state.SSCND  ; 0                      ; 1                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0                     ; 0                    ; 0                    ; 0                   ; 0                     ; 0                    ; 0                    ; 0                   ; 0                    ; 0                   ; 0                     ; 0                    ; 1                    ;
; s_current_state.WSSCND ; 1                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0                     ; 0                    ; 0                    ; 0                   ; 0                     ; 0                    ; 0                    ; 0                   ; 0                    ; 0                   ; 0                     ; 0                    ; 1                    ;
+------------------------+------------------------+-----------------------+-----------------------+----------------------+-----------------------+----------------------+-----------------------+----------------------+----------------------+---------------------+-----------------------+----------------------+----------------------+---------------------+----------------------+---------------------+-----------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |mse_demo|base_system:inst|i2c_core:i2c_ctrl|i2c_cntrl:core|i2c_start_stop:start_stop_gen|s_current_state                                                                                                                                                                                                  ;
+------------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+------------------------+------------------------+------------------------+------------------------+------------------------+----------------------+
; Name                   ; s_current_state.STOP6 ; s_current_state.STOP5 ; s_current_state.STOP4 ; s_current_state.STOP3 ; s_current_state.STOP2 ; s_current_state.STOP1 ; s_current_state.ACTIVE ; s_current_state.START4 ; s_current_state.START3 ; s_current_state.START2 ; s_current_state.START1 ; s_current_state.IDLE ;
+------------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+------------------------+------------------------+------------------------+------------------------+------------------------+----------------------+
; s_current_state.IDLE   ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                    ;
; s_current_state.START1 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 1                    ;
; s_current_state.START2 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 1                    ;
; s_current_state.START3 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 1                    ;
; s_current_state.START4 ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 1                    ;
; s_current_state.ACTIVE ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                    ;
; s_current_state.STOP1  ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                    ;
; s_current_state.STOP2  ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                    ;
; s_current_state.STOP3  ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                    ;
; s_current_state.STOP4  ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                    ;
; s_current_state.STOP5  ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                    ;
; s_current_state.STOP6  ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                    ;
+------------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+------------------------+------------------------+------------------------+------------------------+------------------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |mse_demo|base_system:inst|i2c_core:i2c_ctrl|i2c_autodetect:autodetection|s_current_state                                                   ;
+---------------------------+--------------------------+------------------------+--------------------------+---------------------------+----------------------+
; Name                      ; s_current_state.NEXT_DID ; s_current_state.UPDATE ; s_current_state.WAIT_I2C ; s_current_state.START_I2C ; s_current_state.IDLE ;
+---------------------------+--------------------------+------------------------+--------------------------+---------------------------+----------------------+
; s_current_state.IDLE      ; 0                        ; 0                      ; 0                        ; 0                         ; 0                    ;
; s_current_state.START_I2C ; 0                        ; 0                      ; 0                        ; 1                         ; 1                    ;
; s_current_state.WAIT_I2C  ; 0                        ; 0                      ; 1                        ; 0                         ; 1                    ;
; s_current_state.UPDATE    ; 0                        ; 1                      ; 0                        ; 0                         ; 1                    ;
; s_current_state.NEXT_DID  ; 1                        ; 0                      ; 0                        ; 0                         ; 1                    ;
+---------------------------+--------------------------+------------------------+--------------------------+---------------------------+----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |mse_demo|base_system:inst|cam_dma:cam_ctrl|cam_dma_ctrl:dma|s_avalon_current_state                              ;
+----------------------------------+------------------------------+----------------------------------+-----------------------------+
; Name                             ; s_avalon_current_state.BURST ; s_avalon_current_state.INITBURST ; s_avalon_current_state.NOOP ;
+----------------------------------+------------------------------+----------------------------------+-----------------------------+
; s_avalon_current_state.NOOP      ; 0                            ; 0                                ; 0                           ;
; s_avalon_current_state.INITBURST ; 0                            ; 1                                ; 1                           ;
; s_avalon_current_state.BURST     ; 1                            ; 0                                ; 1                           ;
+----------------------------------+------------------------------+----------------------------------+-----------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------+
; State Machine - |mse_demo|base_system:inst|cam_dma:cam_ctrl|cam_dma_ctrl:dma|s_dma_current_state                      ;
+-------------------------------+----------------------------+-------------------------------+--------------------------+
; Name                          ; s_dma_current_state.STREAM ; s_dma_current_state.WAITIMAGE ; s_dma_current_state.IDLE ;
+-------------------------------+----------------------------+-------------------------------+--------------------------+
; s_dma_current_state.IDLE      ; 0                          ; 0                             ; 0                        ;
; s_dma_current_state.WAITIMAGE ; 0                          ; 1                             ; 1                        ;
; s_dma_current_state.STREAM    ; 1                          ; 0                             ; 1                        ;
+-------------------------------+----------------------------+-------------------------------+--------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper|base_system_nios2_gen2_0_cpu_debug_slave_tck:the_base_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                                       ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                                                ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                                                ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper|base_system_nios2_gen2_0_cpu_debug_slave_tck:the_base_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper|base_system_nios2_gen2_0_cpu_debug_slave_tck:the_base_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; base_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; base_system:inst|base_system_jtag_uart:jtag_uart|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; base_system:inst|base_system_jtag_uart:jtag_uart|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; base_system:inst|base_system_jtag_uart:jtag_uart|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper|base_system_nios2_gen2_0_cpu_debug_slave_tck:the_base_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper|base_system_nios2_gen2_0_cpu_debug_slave_tck:the_base_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; base_system:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; base_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; base_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_oci_debug:the_base_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                              ; yes                                                              ; yes                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; base_system:inst|base_system_jtag_uart:jtag_uart|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; base_system:inst|base_system_jtag_uart:jtag_uart|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; base_system:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; base_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_oci_debug:the_base_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                               ; yes                                                              ; yes                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; base_system:inst|base_system_jtag_uart:jtag_uart|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; base_system:inst|base_system_jtag_uart:jtag_uart|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; base_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper|base_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_base_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper|base_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_base_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; base_system:inst|base_system_jtag_uart:jtag_uart|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; base_system:inst|base_system_jtag_uart:jtag_uart|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper|base_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_base_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper|base_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_base_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; base_system:inst|base_system_jtag_uart:jtag_uart|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; base_system:inst|base_system_jtag_uart:jtag_uart|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; base_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; base_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; base_system:inst|base_system_jtag_uart:jtag_uart|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; base_system:inst|base_system_jtag_uart:jtag_uart|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; base_system:inst|base_system_jtag_uart:jtag_uart|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; base_system:inst|base_system_jtag_uart:jtag_uart|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; base_system:inst|base_system_jtag_uart:jtag_uart|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; base_system:inst|base_system_jtag_uart:jtag_uart|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; base_system:inst|base_system_jtag_uart:jtag_uart|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; base_system:inst|base_system_jtag_uart:jtag_uart|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; base_system:inst|base_system_jtag_uart:jtag_uart|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; base_system:inst|base_system_jtag_uart:jtag_uart|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; base_system:inst|base_system_jtag_uart:jtag_uart|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; base_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; base_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; base_system:inst|base_system_jtag_uart:jtag_uart|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; base_system:inst|base_system_jtag_uart:jtag_uart|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; base_system:inst|base_system_jtag_uart:jtag_uart|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Total number of protected registers is 62                                                                                                                                                                                                                                                                                                                                                                                                        ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                            ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0,1,36,37,69,70,72,80..85,91,103,104]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0,1,36,37,69,70,72,80..85,91,103,104]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36,37,61..68,72,74,75,77..85,101,103,104]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36,37,61..68,72,74,75,77..85,101,103,104]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..12]                                                                                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|locked[0..4]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86,101,103]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1,2]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[103,104]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0,2]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[103,104]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0,2]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[103,104]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0,2]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[103,104]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0,2]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_dma_0_slave_translator|av_readdata_pre[1,4,6,8,13,17,20,22,24,29]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_dma_0_slave_translator|av_chipselect_pre                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cam_ctrl_slave_translator|av_chipselect_pre                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_ctrl_slave_translator|av_chipselect_pre                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_ctrl_slave_translator|av_chipselect_pre                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:profiletimer_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:systimer_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0..3,6,12..14,18,19,22,23,27,28,31]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_dma_0_master_translator|end_beginbursttransfer                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lcd_ctrl_master_translator|end_beginbursttransfer                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|address_register[25..31]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|end_beginbursttransfer                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|vga_dma:vga_dma_0|vga_controller:vga|blue[0..4]                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|vga_dma:vga_dma_0|vga_controller:vga|green[0..3]                                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|vga_dma:vga_dma_0|vga_controller:vga|red[0..4]                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_sdram_ctrl:sdram_ctrl|i_addr[4,5]                                                                                                                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_pio_0:pio_0|readdata[8..31]                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[6..31]                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[25..31]                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_oci_im:the_base_system_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_oci_im:the_base_system_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_base_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_base_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_base_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_base_system_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_base_system_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_base_system_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_base_system_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_base_system_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[76]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[0][101]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[0][101]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[0][101]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[0][101]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[0][101]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][101]                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][101]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61..67]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61..67]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,2..11]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..11]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..11]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..11]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..11]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..11]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_channel[0..4]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[1][101]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[1][101]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[1][101]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[1][101]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[1][101]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][101]                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][101]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|A_mul_s1[16]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                ; Merged with base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                ; Merged with base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                ; Merged with base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                ; Merged with base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                ; Merged with base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                ; Merged with base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                ; Merged with base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                ; Merged with base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                ; Merged with base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                ; Merged with base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                 ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                 ; Merged with base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                 ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                 ; Merged with base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                 ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                 ; Merged with base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                ; Merged with base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                ; Merged with base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                ; Merged with base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                ; Merged with base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                ; Merged with base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                ; Merged with base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                 ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                 ; Merged with base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                ; Merged with base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                ; Merged with base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                ; Merged with base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                ; Merged with base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                ; Merged with base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                                                                                                                                    ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                                                                                               ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                                                                                                                               ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                                                                                                                               ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                                                                                                                               ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                                                                                                                                            ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                                                                                                       ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                                                                                                       ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                                                                                                                                       ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                                                                                                                                       ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                                                                                                                                       ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                                                                                                                                       ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                                                                                                                                       ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                                                                                                                                       ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                                                                                                       ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                                                                                                                                   ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                                                                                                                              ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                                                                                                                              ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                                                                                                                              ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                                                                                                                              ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                                                                                                                              ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                                                                                                                              ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                                                                                              ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                                                                                              ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                                                                                              ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                                                                                                             ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                                                                                                                                             ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                                                                                                                                             ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                                                                                                                                             ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                                                                                                                                             ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                                                                                                                                             ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                                                                                                                                             ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                                                                                                                                                                  ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                                                                                                                                                                  ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                                                                                                             ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                                                                                                        ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                                                                                                                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                                                                                                                                        ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                                                                                                                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                                                                                                                                        ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                                                                                                                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                                                                                                                                        ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                                                                                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                                                                                                        ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                                                                                                                                             ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                                                                                                                               ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                                                                                                                                                              ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                                                                                                                                               ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                                                                                                                                               ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                         ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                         ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                         ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                         ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                         ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                         ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                         ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                                                         ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                         ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                         ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                         ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                         ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                         ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                         ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                         ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                         ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                                                         ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                                         ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                         ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                             ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                             ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                                                             ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                             ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                                             ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                             ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                             ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                             ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                             ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                             ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                             ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                             ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                             ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                             ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                             ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                             ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                             ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                             ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                             ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                             ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                                ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                                                                ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                                                                ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                                ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                                ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                                                ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][76]                                                                                                                                                                                                                                                           ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][103]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                                                                                           ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][101]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                                                                    ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                                                                     ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                                                                     ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                                                                                     ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                                                                    ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                                                    ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                                                                    ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                                                                    ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                                                                    ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                                                                     ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                                                                    ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                                                                    ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                                                                    ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                                                                                     ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                                                                    ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                                                                    ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                                                                    ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                                                                    ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                                                                     ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                                                                     ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                                                                     ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                                                                    ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                                                    ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                                                                                    ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                                                                    ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                                                    ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                                                    ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                                                                    ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                                                                    ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                                     ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                                     ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                           ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                           ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                                    ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                            ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                            ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[4,5,7..11,15..17,20,21,24..26,29]                                                                                                                                                                                                         ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                                                       ;
; base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|master_burstcount[1..6]                                                                                                                                                                                                                                                                                                             ; Merged with base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|master_burstcount[0]                                                                                                                                                                                                                                                                                                                ;
; base_system:inst|base_system_sdram_ctrl:sdram_ctrl|i_addr[0..3,6..10]                                                                                                                                                                                                                                                                                                                    ; Merged with base_system:inst|base_system_sdram_ctrl:sdram_ctrl|i_addr[11]                                                                                                                                                                                                                                                                                                                            ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[0..23]                                                                                                                                                                                                                                                                       ; Merged with base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[24]                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                                         ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                         ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                         ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                             ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                             ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][101]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][103]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                                                                                    ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                                                                                     ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                                                                                                   ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                                                                                     ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                                                                                             ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                                                                                     ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_dma_0_slave_translator|av_readdata_pre[0,2,3,5,7,9..12,14..16,18,19,21,23,25..28,30,31]                                                                                                                                                                                              ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                                                                                     ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cam_ctrl_master_agent|hold_waitrequest                                                                                                                                                                                                                                                       ; Merged with base_system:inst|base_system_jtag_uart:jtag_uart|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcd_ctrl_master_agent|hold_waitrequest                                                                                                                                                                                                                                                       ; Merged with base_system:inst|base_system_jtag_uart:jtag_uart|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                              ; Merged with base_system:inst|base_system_jtag_uart:jtag_uart|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                                       ; Merged with base_system:inst|base_system_jtag_uart:jtag_uart|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:vga_dma_0_master_agent|hold_waitrequest                                                                                                                                                                                                                                                      ; Merged with base_system:inst|base_system_jtag_uart:jtag_uart|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cam_ctrl_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                     ; Merged with base_system:inst|base_system_jtag_uart:jtag_uart|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_ctrl_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                     ; Merged with base_system:inst|base_system_jtag_uart:jtag_uart|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                        ; Merged with base_system:inst|base_system_jtag_uart:jtag_uart|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_ctrl_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                     ; Merged with base_system:inst|base_system_jtag_uart:jtag_uart|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                       ; Merged with base_system:inst|base_system_jtag_uart:jtag_uart|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                           ; Merged with base_system:inst|base_system_jtag_uart:jtag_uart|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:profiletimer_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                    ; Merged with base_system:inst|base_system_jtag_uart:jtag_uart|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                ; Merged with base_system:inst|base_system_jtag_uart:jtag_uart|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:systimer_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                        ; Merged with base_system:inst|base_system_jtag_uart:jtag_uart|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_dma_0_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                    ; Merged with base_system:inst|base_system_jtag_uart:jtag_uart|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                                                                                                                                                           ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]                                                                                                                                                           ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                            ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                            ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                                    ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                           ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                           ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][101]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                           ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][101]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                           ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][101]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[52]                                                                                                                                                                 ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[51]                                                                                                                                                                 ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[31]                                                                                                                                                                ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[31]                                                                                                                                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[30]                                                                                                                                                                ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[30]                                                                                                                                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[29]                                                                                                                                                                ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29]                                                                                                                                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[28]                                                                                                                                                                ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28]                                                                                                                                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[27]                                                                                                                                                                ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27]                                                                                                                                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[26]                                                                                                                                                                ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26]                                                                                                                                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[25]                                                                                                                                                                ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25]                                                                                                                                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[24]                                                                                                                                                                ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24]                                                                                                                                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[23]                                                                                                                                                                ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23]                                                                                                                                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[22]                                                                                                                                                                ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22]                                                                                                                                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[21]                                                                                                                                                                ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21]                                                                                                                                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[20]                                                                                                                                                                ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]                                                                                                                                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[19]                                                                                                                                                                ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19]                                                                                                                                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[18]                                                                                                                                                                ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18]                                                                                                                                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[17]                                                                                                                                                                ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17]                                                                                                                                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[16]                                                                                                                                                                ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]                                                                                                                                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[15]                                                                                                                                                                ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]                                                                                                                                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[14]                                                                                                                                                                ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]                                                                                                                                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[13]                                                                                                                                                                ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]                                                                                                                                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[12]                                                                                                                                                                ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]                                                                                                                                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[11]                                                                                                                                                                ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]                                                                                                                                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[10]                                                                                                                                                                ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]                                                                                                                                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[9]                                                                                                                                                                 ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8]                                                                                                                                                                 ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]                                                                                                                                                                 ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]                                                                                                                                                                 ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]                                                                                                                                                                 ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                                                                                                                                                                 ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                                                                                                                                                                 ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                                                                                                                                                 ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[1]                                                                                                                                                                 ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                                     ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                                     ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                                                                                                                                                  ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]                                                                                                                                                  ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                                                                                                                                                   ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]                                                                                                                                                   ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                                                                                                                                                            ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                                                                                                                                            ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                                                                                                                                    ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                                                                                                                ; Merged with base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                                                                                                                                 ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                                                                                                                 ; Merged with base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                                                                                                                  ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                                ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                                ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                                ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                                ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                                ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                                                ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                                                                ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                                                                                ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                                                ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                             ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                             ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                             ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                             ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                             ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                             ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                             ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                             ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                             ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                             ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                                             ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                             ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                                                             ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                             ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                                                                             ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                             ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                                             ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                             ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                             ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                             ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                             ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                             ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                         ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                         ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                         ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                         ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                         ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                                         ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                                                         ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                                                                         ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                                         ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                         ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                         ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                         ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                         ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                         ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                         ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                                                         ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                                                         ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                                                                                         ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                                                                         ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                                         ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                         ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                         ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][101]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                           ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][101]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                           ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][101]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                           ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                           ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                           ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                           ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                           ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                           ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                           ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                           ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[10]                                                                                                                                                 ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[9]                                                                                                                                                  ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8]                                                                                                                                                  ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]                                                                                                                                                  ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]                                                                                                                                                  ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]                                                                                                                                                  ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                                                                                                                                                  ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                                                                                                                                                  ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                                                                                                                                  ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][103]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][101]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][76]                                                                                                                                                                                                                                                           ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][101]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][86]                                                                                                                                                                                                                                                           ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][101]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                           ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                           ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                           ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                           ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                           ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                           ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                           ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                           ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1..4]                                                                                                                                                         ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]                                                                                                                                                            ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[6..9,11..24]                                                                                                                                                                                                                                                                ; Merged with base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                                                                                                                                   ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                                                                                                                           ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][103]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][101]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][76]                                                                                                                                                                                                                                                           ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][101]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][86]                                                                                                                                                                                                                                                           ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][101]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][69]                                                                                                                                                                                                                                                           ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                                                                                           ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][70]                                                                                                                                                                                                                                                           ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                                                                                           ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][71]                                                                                                                                                                                                                                                           ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                                                                                           ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][72]                                                                                                                                                                                                                                                           ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                                                                                           ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                                                                                                                                           ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                                                                                                                                   ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][103]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][101]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][76]                                                                                                                                                                                                                                                           ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][101]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][86]                                                                                                                                                                                                                                                           ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][101]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][69]                                                                                                                                                                                                                                                           ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                                                                                           ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][70]                                                                                                                                                                                                                                                           ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                                                                                           ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][71]                                                                                                                                                                                                                                                           ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                                                                                           ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][72]                                                                                                                                                                                                                                                           ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                                                                                           ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                                                    ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                                                                                    ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                                                                                    ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                                                                                    ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                                                                                    ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                                                    ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                                                                    ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                                                                    ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                                                                                    ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                                                                    ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                                                                    ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                                                                    ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                                                                                    ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                                                                    ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                                                                    ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                                                                    ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                                                                    ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                                                                    ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                                                                    ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][2]                                                                                                                                                                                                                                                     ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                                                                    ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                                                                    ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                                                                                     ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                                                                                     ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                                                                                     ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                                                                                     ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                                                                                     ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                                                                                     ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                                                                                     ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][103]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][101]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][76]                                                                                                                                                                                                                                                           ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][101]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][86]                                                                                                                                                                                                                                                           ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][101]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][69]                                                                                                                                                                                                                                                           ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][68]                                                                                                                                                                                                                                                           ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][70]                                                                                                                                                                                                                                                           ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][68]                                                                                                                                                                                                                                                           ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][71]                                                                                                                                                                                                                                                           ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][68]                                                                                                                                                                                                                                                           ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][72]                                                                                                                                                                                                                                                           ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][68]                                                                                                                                                                                                                                                           ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][103]                                                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][101]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][76]                                                                                                                                                                                                                                                           ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][101]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][86]                                                                                                                                                                                                                                                           ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][101]                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][69]                                                                                                                                                                                                                                                           ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][68]                                                                                                                                                                                                                                                           ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][70]                                                                                                                                                                                                                                                           ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][68]                                                                                                                                                                                                                                                           ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][71]                                                                                                                                                                                                                                                           ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][68]                                                                                                                                                                                                                                                           ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][72]                                                                                                                                                                                                                                                           ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][68]                                                                                                                                                                                                                                                           ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][69]                                                                                                                                                                                                                                                           ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][68]                                                                                                                                                                                                                                                           ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][70]                                                                                                                                                                                                                                                           ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][68]                                                                                                                                                                                                                                                           ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][71]                                                                                                                                                                                                                                                           ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][68]                                                                                                                                                                                                                                                           ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][72]                                                                                                                                                                                                                                                           ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][68]                                                                                                                                                                                                                                                           ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][69]                                                                                                                                                                                                                                                           ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                                                                           ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][70]                                                                                                                                                                                                                                                           ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                                                                           ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][71]                                                                                                                                                                                                                                                           ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                                                                           ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][72]                                                                                                                                                                                                                                                           ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                                                                           ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][103]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|master_burstcount[0]                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[24]                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_oci_break:the_base_system_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_dma_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_dma_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..12]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cam_ctrl_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cam_ctrl_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..12]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_ctrl_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_ctrl_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..12]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_ctrl_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_ctrl_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..12]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:profiletimer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:profiletimer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..12]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:systimer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:systimer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..12]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..12]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][101]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2..31]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2..31]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2..31]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2..31]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][101]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][101]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][101]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][101]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][101]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][101]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_base_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2..11]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..11]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..11]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..11]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..11]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1,3]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1,3]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1,3]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1,3]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[75]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0,1]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0,1]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0,1]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0,1]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][75]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_dma_0_master_translator|burstcount_register_lint[0,1]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_ctrl_master_translator|burstcount_register_lint[0,1]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lcd_ctrl_master_translator|burstcount_register_lint[0,1]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|burstcount_register_lint[0,1]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_oci_break:the_base_system_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][75]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74,75]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74,75]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][75]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][75]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][75]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][75]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_cmd_width_adapter|byte_cnt_reg[0]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0,1]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0,1]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0,1]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0,1]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][56]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][56]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][56]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][56]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][56]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                                                                                                             ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[74]                                                                                                                                                                 ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[0]                                                                                                                                                                 ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|burst_stalled                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lcd_ctrl_master_translator|burst_stalled                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_dma_0_master_translator|burst_stalled                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][122]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][122]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[1][122]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[1][122]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[1][122]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[1][122]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[1][122]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][122]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][122]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][122]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][122]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][122]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[0][122]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[0][122]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[0][122]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[0][122]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[0][122]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][122]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][122]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][122]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42,44..47,49..59]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42,44..47,49..59]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42,44..47,49..59]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42,44..47,49..59]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|lcd_dma:lcd_ctrl|SendReceiveInterface:interface|s_current_state.READCLOCK                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_sdram_ctrl:sdram_ctrl|m_next~9                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_sdram_ctrl:sdram_ctrl|m_next~10                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_sdram_ctrl:sdram_ctrl|m_next~13                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_sdram_ctrl:sdram_ctrl|m_next~14                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_sdram_ctrl:sdram_ctrl|m_next~16                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_sdram_ctrl:sdram_ctrl|i_next~4                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_sdram_ctrl:sdram_ctrl|i_next~5                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_sdram_ctrl:sdram_ctrl|i_next~6                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_sdram_ctrl:sdram_ctrl|i_state~14                                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_sdram_ctrl:sdram_ctrl|i_state~15                                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_sdram_ctrl:sdram_ctrl|i_state~16                                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper|base_system_nios2_gen2_0_cpu_debug_slave_tck:the_base_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper|base_system_nios2_gen2_0_cpu_debug_slave_tck:the_base_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper|base_system_nios2_gen2_0_cpu_debug_slave_tck:the_base_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper|base_system_nios2_gen2_0_cpu_debug_slave_tck:the_base_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper|base_system_nios2_gen2_0_cpu_debug_slave_tck:the_base_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper|base_system_nios2_gen2_0_cpu_debug_slave_tck:the_base_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper|base_system_nios2_gen2_0_cpu_debug_slave_tck:the_base_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_cmd_width_adapter|address_reg[1]                                                                                                                                                                                                                                              ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_cmd_width_adapter|byte_cnt_reg[1]                                                                                                                                                                                                                                             ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][49]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][47]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[31]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][49]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[30]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][48]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][47]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..31]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[5]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[31]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|lcd_dma:lcd_ctrl|dma_controller_lcd:dma|master_address[31]                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|cam_dma:cam_ctrl|cam_dma_ctrl:dma|master_address[31]                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|master_address[31]                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_cmd_width_adapter|address_reg[31]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][49]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[30]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|lcd_dma:lcd_ctrl|dma_controller_lcd:dma|master_address[30]                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|cam_dma:cam_ctrl|cam_dma_ctrl:dma|master_address[30]                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|master_address[30]                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_cmd_width_adapter|address_reg[30]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][48]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|lcd_dma:lcd_ctrl|dma_controller_lcd:dma|master_address[29]                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|cam_dma:cam_ctrl|cam_dma_ctrl:dma|master_address[29]                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|master_address[29]                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_cmd_width_adapter|address_reg[29]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][47]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|lcd_dma:lcd_ctrl|dma_controller_lcd:dma|master_address[28]                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|cam_dma:cam_ctrl|cam_dma_ctrl:dma|master_address[28]                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|master_address[28]                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_cmd_width_adapter|address_reg[28]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|lcd_dma:lcd_ctrl|dma_controller_lcd:dma|master_address[27]                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|cam_dma:cam_ctrl|cam_dma_ctrl:dma|master_address[27]                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|master_address[27]                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_cmd_width_adapter|address_reg[27]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|lcd_dma:lcd_ctrl|dma_controller_lcd:dma|master_address[26]                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|cam_dma:cam_ctrl|cam_dma_ctrl:dma|master_address[26]                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|master_address[26]                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_cmd_width_adapter|address_reg[26]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|lcd_dma:lcd_ctrl|dma_controller_lcd:dma|master_address[25]                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|cam_dma:cam_ctrl|cam_dma_ctrl:dma|master_address[25]                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|master_address[25]                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_cmd_width_adapter|address_reg[25]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|lcd_dma:lcd_ctrl|dma_controller_lcd:dma|master_address[24]                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|cam_dma:cam_ctrl|cam_dma_ctrl:dma|master_address[24]                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|master_address[24]                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_cmd_width_adapter|address_reg[24]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[91]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24..31]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12..23]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7..11]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5,6]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][73]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][49]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][48]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][47]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11..31]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60,91]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][73]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|vga_dma:vga_dma_0|s_memory_pointer_reg[31]                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][49]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|vga_dma:vga_dma_0|s_memory_pointer_reg[30]                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][48]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|vga_dma:vga_dma_0|s_memory_pointer_reg[29]                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][47]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|vga_dma:vga_dma_0|s_memory_pointer_reg[28]                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|vga_dma:vga_dma_0|s_memory_pointer_reg[27]                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|vga_dma:vga_dma_0|s_memory_pointer_reg[26]                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|vga_dma:vga_dma_0|s_memory_pointer_reg[25]                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|vga_dma:vga_dma_0|s_memory_pointer_reg[24]                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11..31]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3..31]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][73]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][49]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][48]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][47]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3..31]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3..31]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][73]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][49]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][48]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][47]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3..31]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][73]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][49]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][48]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][47]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][46]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][45]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][73]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|lcd_dma:lcd_ctrl|pixel_formatter:formatter|s_current_address_reg[24..31]                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|cam_dma:cam_ctrl|cam_dma_ctrl:dma|s_avalon_bus_address_reg[24..31]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|s_bus_address_reg[24..31]                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|first_burst_stalled                                                                                                                                                                                                                          ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|burstcount_register_lint[5]                                                                                                                                                                                                                  ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|burstcount_register_lint[2,3]                                                                                                                                                                                                                ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|burstcount_register_lint[4]                                                                                                                                                                                                                  ;
; base_system:inst|base_system_sdram_ctrl:sdram_ctrl|m_count[2]                                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                                                                                                                                                        ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]                                                                                                                                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                                                                                                                                              ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]                                                                                                                                              ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                                                                                                                                               ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                                                                                                                                                       ; Merged with base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]                                                                                                                                                       ;
; Total Number of Removed Registers = 2158                                                                                                                                                                                                                                                                                                                                                 ;                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                          ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31]                                                                                                                                                                                       ; Lost Fanouts                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][49],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][48],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][47],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][46],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][45],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][44],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[31],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][49],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[30],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][48],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][47],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][46],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][45],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][49],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][48],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][47],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_cmd_width_adapter|address_reg[28],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][46],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_cmd_width_adapter|address_reg[27],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][45],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_cmd_width_adapter|address_reg[26],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_cmd_width_adapter|address_reg[25],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_cmd_width_adapter|address_reg[24],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][49],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][48],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][47],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][46],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][45],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][49],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][48],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][47],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][46],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][45],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][49],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][48],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][47],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][46],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][45],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][49],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][48],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][47],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][46],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][45],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][44],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][49],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][48],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][47],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][46],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][45],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][44],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][43],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                                                                                                                           ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                                                ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_byte_cnt_field[11],                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_byte_cnt_field[8],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_byte_cnt_field[7],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_byte_cnt_field[6],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_byte_cnt_field[5],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_byte_cnt_field[4],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_byte_cnt_field[3],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_byte_cnt_field[1],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_channel[2],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][101],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][101],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][101],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][101],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][101],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][101],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][101],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][75],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][75],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][75],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][75],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][75],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][75],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][75],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][56],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][56],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][56],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][56],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][56],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][56],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][56],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[0][73],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[5],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[1][73],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[2][73],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[3][73],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[4][73],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[5][73],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[6][73],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][20],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][73]                                                                                                                                                                                                                                                           ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[31]                                                                                                                                                 ; Lost Fanouts                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[30],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[31],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[30],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                                                                                                                                                                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[31]                                                                                                                                                ; Lost Fanouts                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[30],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[31],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[30],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]                                                                                                                                                       ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[31]                                                                                                                                        ; Lost Fanouts                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[30],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[31],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[30],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[31]                                                                                                                                       ; Lost Fanouts                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[30],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[31],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[30],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11]                                                                                                                                             ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                                                                                                                                                ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[5],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[4],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[11],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[10],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[9],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[8],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_cmd_width_adapter|address_reg[31],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_cmd_width_adapter|address_reg[30],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_cmd_width_adapter|address_reg[29]                                                                                                                                                                                                                                             ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                                                                                                                                 ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[5],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[4],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[11],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[10],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[9],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[8],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26]                                                                                                                                             ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[5],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[4],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[11],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[10],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[9],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[8],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26]                                                                                                                                                      ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                                                                                                                                  ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[5],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[4],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[11],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[10],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[9],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[8],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26]                                                                                                                                              ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|burstcount_register_lint[1]                                                                                                                                                                                                                ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag,                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag,                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag,                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                                            ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|address_register[31]                                                                                                                                                                                                                       ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[31],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|lcd_dma:lcd_ctrl|dma_controller_lcd:dma|master_address[31],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|cam_dma:cam_ctrl|cam_dma_ctrl:dma|master_address[31],                                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|master_address[31],                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|lcd_dma:lcd_ctrl|pixel_formatter:formatter|s_current_address_reg[31],                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|cam_dma:cam_ctrl|cam_dma_ctrl:dma|s_avalon_bus_address_reg[31],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|s_bus_address_reg[31]                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[91]                                                                                                                                                                                                      ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[91],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[5],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[4],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[11],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[91],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[91]                                                                                                                                                                                                            ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|address_register[27]                                                                                                                                                                                                                       ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|lcd_dma:lcd_ctrl|dma_controller_lcd:dma|master_address[27],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|cam_dma:cam_ctrl|cam_dma_ctrl:dma|master_address[27],                                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|master_address[27],                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|lcd_dma:lcd_ctrl|pixel_formatter:formatter|s_current_address_reg[27],                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|cam_dma:cam_ctrl|cam_dma_ctrl:dma|s_avalon_bus_address_reg[27],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|s_bus_address_reg[27]                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                       ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[12],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port clock_enable ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[11],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[10],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                              ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|address_register[30]                                                                                                                                                                                                                       ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[30],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|lcd_dma:lcd_ctrl|dma_controller_lcd:dma|master_address[30],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|cam_dma:cam_ctrl|cam_dma_ctrl:dma|master_address[30],                                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|master_address[30],                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|lcd_dma:lcd_ctrl|pixel_formatter:formatter|s_current_address_reg[30],                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|cam_dma:cam_ctrl|cam_dma_ctrl:dma|s_avalon_bus_address_reg[30],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|s_bus_address_reg[30]                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|address_register[29]                                                                                                                                                                                                                       ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|lcd_dma:lcd_ctrl|dma_controller_lcd:dma|master_address[29],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|cam_dma:cam_ctrl|cam_dma_ctrl:dma|master_address[29],                                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|master_address[29],                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|lcd_dma:lcd_ctrl|pixel_formatter:formatter|s_current_address_reg[29],                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|cam_dma:cam_ctrl|cam_dma_ctrl:dma|s_avalon_bus_address_reg[29],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|s_bus_address_reg[29]                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|address_register[28]                                                                                                                                                                                                                       ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|lcd_dma:lcd_ctrl|dma_controller_lcd:dma|master_address[28],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|cam_dma:cam_ctrl|cam_dma_ctrl:dma|master_address[28],                                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|master_address[28],                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|lcd_dma:lcd_ctrl|pixel_formatter:formatter|s_current_address_reg[28],                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|cam_dma:cam_ctrl|cam_dma_ctrl:dma|s_avalon_bus_address_reg[28],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|s_bus_address_reg[28]                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|address_register[26]                                                                                                                                                                                                                       ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|lcd_dma:lcd_ctrl|dma_controller_lcd:dma|master_address[26],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|cam_dma:cam_ctrl|cam_dma_ctrl:dma|master_address[26],                                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|master_address[26],                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|lcd_dma:lcd_ctrl|pixel_formatter:formatter|s_current_address_reg[26],                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|cam_dma:cam_ctrl|cam_dma_ctrl:dma|s_avalon_bus_address_reg[26],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|s_bus_address_reg[26]                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|address_register[25]                                                                                                                                                                                                                       ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|lcd_dma:lcd_ctrl|dma_controller_lcd:dma|master_address[25],                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|cam_dma:cam_ctrl|cam_dma_ctrl:dma|master_address[25],                                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|master_address[25],                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|lcd_dma:lcd_ctrl|pixel_formatter:formatter|s_current_address_reg[25],                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|cam_dma:cam_ctrl|cam_dma_ctrl:dma|s_avalon_bus_address_reg[25],                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|s_bus_address_reg[25]                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                        ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_ctrl_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[11],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_ctrl_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[10],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_ctrl_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_ctrl_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_ctrl_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_ctrl_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_ctrl_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                                           ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                        ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_ctrl_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[11],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_ctrl_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[10],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_ctrl_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_ctrl_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_ctrl_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_ctrl_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_ctrl_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                                           ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                        ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cam_ctrl_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[11],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cam_ctrl_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[10],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cam_ctrl_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cam_ctrl_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cam_ctrl_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cam_ctrl_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cam_ctrl_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                                           ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[11],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[10],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                                                 ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:systimer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[11],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:systimer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[10],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:systimer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:systimer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:systimer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:systimer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:systimer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                                              ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_dma_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[11],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_dma_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[10],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_dma_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_dma_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_dma_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_dma_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_dma_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:profiletimer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[11],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:profiletimer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[10],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:profiletimer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:profiletimer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:profiletimer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:profiletimer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:profiletimer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][75],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][75],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                       ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74]                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][74],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][74],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                       ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[10]                                                                                                                                                                                                                                      ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                                                       ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|burstcount_register_lint[0]                                                                                                                                                                                                                ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                                                                                                                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[31]                                                                                                                                                                                                                                      ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                                                       ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[28]                                                                                                                                                                                                                                      ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                                                       ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[16]                                                                                                                                                                                                                                      ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                                                       ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[15]                                                                                                                                                                                                                                      ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                                                       ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[14]                                                                                                                                                                                                                                      ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                                                       ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[17]                                                                                                                                                                                                                                      ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                                                       ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                                                      ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                                                       ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[29]                                                                                                                                                                                                                                      ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                                                       ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[23]                                                                                                                                                                                                                                      ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                                                       ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[27]                                                                                                                                                                                                                                      ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                                                       ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[26]                                                                                                                                                                                                                                      ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                                                       ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[18]                                                                                                                                                                                                                                      ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                                                       ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[20]                                                                                                                                                                                                                                      ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                                                       ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[25]                                                                                                                                                                                                                                      ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                                                       ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[19]                                                                                                                                                                                                                                      ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                                                       ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[21]                                                                                                                                                                                                                                      ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                                                       ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[22]                                                                                                                                                                                                                                      ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                                                       ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[24]                                                                                                                                                                                                                                      ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                                                       ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[12]                                                                                                                                                                                                                                      ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                                                       ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[79]                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[10],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[9],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[8]                                                                                                                                                 ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[2]                                                                                                                                                                                                                                       ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[3]                                                                                                                                                                                                                                       ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[4]                                                                                                                                                                                                                                       ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[5]                                                                                                                                                                                                                                       ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[6]                                                                                                                                                                                                                                       ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[7]                                                                                                                                                                                                                                       ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[8]                                                                                                                                                                                                                                       ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[9]                                                                                                                                                                                                                                       ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[11]                                                                                                                                                                                                                                      ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                                                       ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                                                                                                                                           ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4]                                                                                                                                                 ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[13]                                                                                                                                                                                                                                      ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                                                       ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]                                                                                                                                            ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                             ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]                                                                                                                                            ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][74],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                             ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]                                                                                                                                                     ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][75],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][75],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                      ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]                                                                                                                                                     ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][74],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][74],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                      ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]                                                                                                                                             ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][75],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][75],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                              ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103]                                                                                                                                                                                                     ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[103],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                                     ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]                                                                                                                                             ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][74],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][74],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                              ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[104]                                                                                                                                                                                                     ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[104],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[104],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                                     ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                                                                                                      ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[1],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                                        ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|W_exc_crst_active,                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[24]                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[27],                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[27]                                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[26],                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[26]                                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[25],                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[25]                                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_dma_0_master_translator|burstcount_register_lint[1]                                                                                                                                                                                                                               ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|share_count_zero_flag,                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                                    ;
; base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|master_burstcount[0]                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lcd_ctrl_master_translator|burst_stalled,                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_dma_0_master_translator|burst_stalled                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                                                     ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_base_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                 ; Stuck at GND                   ; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_base_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_oci_break:the_base_system_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                      ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[0]                                                                                                                                                                                                                                                             ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                                                                                                                                      ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                                                                                       ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[104]                                                                                                                                                                                                         ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[104]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|master_address[24]                                                                                                                                                                                                                                                                                                                ; Lost Fanouts                   ; base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|s_bus_address_reg[24]                                                                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                                                                                       ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                                                                                                      ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                                                                                                      ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                                                                      ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|cam_dma:cam_ctrl|cam_dma_ctrl:dma|master_address[24]                                                                                                                                                                                                                                                                                                                  ; Lost Fanouts                   ; base_system:inst|cam_dma:cam_ctrl|cam_dma_ctrl:dma|s_avalon_bus_address_reg[24]                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                                                                                                                      ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|lcd_dma:lcd_ctrl|dma_controller_lcd:dma|master_address[24]                                                                                                                                                                                                                                                                                                            ; Lost Fanouts                   ; base_system:inst|lcd_dma:lcd_ctrl|pixel_formatter:formatter|s_current_address_reg[24]                                                                                                                                                                                                                                                                                                    ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                                                                                                                                                                                      ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[75]                                                                                                                                                               ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][75]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[82]                                                                                                                                                                                                      ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[82]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_dma_0_master_translator|burstcount_register_lint[0]                                                                                                                                                                                                                               ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[80]                                                                                                                                                                                                      ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[81]                                                                                                                                                                                                      ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[81]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][122]                                                                                                                                                                                                                                                             ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][122]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][122]                                                                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][122]                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[1][122]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[0][122]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                                             ; Lost Fanouts                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[0][101]                                                                                                                                                                                                                                                       ; Lost Fanouts                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[1][101]                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                                                                      ; Lost Fanouts                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                                                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                                      ; Lost Fanouts                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                                      ; Lost Fanouts                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[0][101]                                                                                                                                                                                                                                                      ; Lost Fanouts                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo|mem[1][101]                                                                                                                                                                                                                                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                                                                          ; Lost Fanouts                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                                                                            ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                                          ; Lost Fanouts                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                                            ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                                          ; Lost Fanouts                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                                            ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][101]                                                                                                                                                                                                                                                          ; Lost Fanouts                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][101]                                                                                                                                                                                                                                                            ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                                                                             ; Lost Fanouts                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[1][122]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[0][122]                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                                             ; Lost Fanouts                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][101]                                                                                                                                                                                                                                                             ; Lost Fanouts                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][101]                                                                                                                                                                                                                                                               ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]                                                                                                                                                           ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[101]                                                                                                                                                                                                         ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[101]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                                                                                      ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103]                                                                                                                                                                                                         ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                                                                                                                                                                                      ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]                                                                                                                                                                                                      ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                                                                                                                                                                                      ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]                                                                                                                                                                                                      ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]                                                                                                                                                                                                      ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]                                                                                                                                                                                                      ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                                                                                                                                                                                      ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                                                                                                                                                                                      ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                                                                                                                                                                                      ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                                                                                                                                                                                      ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                                                                                                                                                                                      ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[1][122]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[0][122]                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper|base_system_nios2_gen2_0_cpu_debug_slave_tck:the_base_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper|base_system_nios2_gen2_0_cpu_debug_slave_tck:the_base_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[0][101]                                                                                                                                                                                                                                                       ; Lost Fanouts                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[1][101]                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[1][122]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[0][122]                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[1][122]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[0][122]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][122]                                                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][122]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][122]                                                                                                                                                                                                                                                  ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][122]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][122]                                                                                                                                                                                                                                         ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][122]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]                                                                                                                                                                                                      ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                                                                                                                                                                                      ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]                                                                                                                                                                                                      ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]                                                                                                                                                                                                      ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]                                                                                                                                                                                                      ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_pio_0:pio_0|readdata[21]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_pio_0:pio_0|readdata[31]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_pio_0:pio_0|readdata[30]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_pio_0:pio_0|readdata[29]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_pio_0:pio_0|readdata[28]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_pio_0:pio_0|readdata[27]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_pio_0:pio_0|readdata[26]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_pio_0:pio_0|readdata[25]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_pio_0:pio_0|readdata[24]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_pio_0:pio_0|readdata[23]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_pio_0:pio_0|readdata[22]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[82]                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[82]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_pio_0:pio_0|readdata[20]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_pio_0:pio_0|readdata[19]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_pio_0:pio_0|readdata[18]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_pio_0:pio_0|readdata[17]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_pio_0:pio_0|readdata[16]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_pio_0:pio_0|readdata[15]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_pio_0:pio_0|readdata[14]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_pio_0:pio_0|readdata[13]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_pio_0:pio_0|readdata[12]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[104]                                                                                                                                                ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[103]                                                                                                                                                        ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[104]                                                                                                                                                        ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[103]                                                                                                                                               ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[104]                                                                                                                                               ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[103]                                                                                                                                                              ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem[7][103]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_pio_0:pio_0|readdata[11]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[80]                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[81]                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[81]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                                                                       ; Lost Fanouts                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_base_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                       ; Stuck at GND                   ; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_oci_break:the_base_system_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_base_system_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                       ; Stuck at GND                   ; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_base_system_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                                     ; Stuck at GND                   ; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_base_system_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_base_system_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                                     ; Stuck at GND                   ; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_base_system_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                                                                      ; Lost Fanouts                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                                                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                                      ; Lost Fanouts                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                                      ; Lost Fanouts                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                                        ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[0][101]                                                                                                                                                                                                                                                      ; Lost Fanouts                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo|mem[1][101]                                                                                                                                                                                                                                                        ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                                       ; Lost Fanouts                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                                       ; Lost Fanouts                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[103]                                                                                                                                                ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                                                                       ; Lost Fanouts                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                                       ; Lost Fanouts                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                                       ; Lost Fanouts                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[0][101]                                                                                                                                                                                                                                                       ; Lost Fanouts                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo|mem[1][101]                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                                                                       ; Lost Fanouts                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                                       ; Lost Fanouts                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_pio_0:pio_0|readdata[10]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_pio_0:pio_0|readdata[9]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_pio_0:pio_0|readdata[8]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[24]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[23]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[22]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[21]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[20]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[19]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[18]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                                                                       ; Lost Fanouts                   ; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                                                                         ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4774  ;
; Number of registers using Synchronous Clear  ; 500   ;
; Number of registers using Synchronous Load   ; 565   ;
; Number of registers using Asynchronous Clear ; 2993  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3539  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; base_system:inst|base_system_ProfileTimer:systimer|internal_counter[0]                                                                                                                                                                                                                                                          ; 3       ;
; base_system:inst|base_system_ProfileTimer:systimer|internal_counter[1]                                                                                                                                                                                                                                                          ; 3       ;
; base_system:inst|base_system_ProfileTimer:systimer|internal_counter[2]                                                                                                                                                                                                                                                          ; 3       ;
; base_system:inst|base_system_ProfileTimer:systimer|internal_counter[3]                                                                                                                                                                                                                                                          ; 3       ;
; base_system:inst|base_system_ProfileTimer:systimer|internal_counter[6]                                                                                                                                                                                                                                                          ; 3       ;
; base_system:inst|base_system_ProfileTimer:systimer|internal_counter[8]                                                                                                                                                                                                                                                          ; 3       ;
; base_system:inst|base_system_ProfileTimer:systimer|internal_counter[9]                                                                                                                                                                                                                                                          ; 3       ;
; base_system:inst|base_system_ProfileTimer:systimer|internal_counter[14]                                                                                                                                                                                                                                                         ; 3       ;
; base_system:inst|base_system_ProfileTimer:systimer|internal_counter[15]                                                                                                                                                                                                                                                         ; 3       ;
; base_system:inst|base_system_ProfileTimer:profiletimer|internal_counter[0]                                                                                                                                                                                                                                                      ; 3       ;
; base_system:inst|base_system_ProfileTimer:profiletimer|internal_counter[1]                                                                                                                                                                                                                                                      ; 3       ;
; base_system:inst|base_system_ProfileTimer:profiletimer|internal_counter[2]                                                                                                                                                                                                                                                      ; 3       ;
; base_system:inst|base_system_ProfileTimer:profiletimer|internal_counter[3]                                                                                                                                                                                                                                                      ; 3       ;
; base_system:inst|base_system_ProfileTimer:profiletimer|internal_counter[6]                                                                                                                                                                                                                                                      ; 3       ;
; base_system:inst|base_system_ProfileTimer:profiletimer|internal_counter[8]                                                                                                                                                                                                                                                      ; 3       ;
; base_system:inst|base_system_ProfileTimer:profiletimer|internal_counter[9]                                                                                                                                                                                                                                                      ; 3       ;
; base_system:inst|base_system_ProfileTimer:profiletimer|internal_counter[14]                                                                                                                                                                                                                                                     ; 3       ;
; base_system:inst|base_system_ProfileTimer:profiletimer|internal_counter[15]                                                                                                                                                                                                                                                     ; 3       ;
; base_system:inst|base_system_sdram_ctrl:sdram_ctrl|m_cmd[1]                                                                                                                                                                                                                                                                     ; 2       ;
; base_system:inst|base_system_sdram_ctrl:sdram_ctrl|m_cmd[3]                                                                                                                                                                                                                                                                     ; 1       ;
; base_system:inst|base_system_sdram_ctrl:sdram_ctrl|m_cmd[2]                                                                                                                                                                                                                                                                     ; 2       ;
; base_system:inst|base_system_sdram_ctrl:sdram_ctrl|m_cmd[0]                                                                                                                                                                                                                                                                     ; 2       ;
; base_system:inst|base_system_sdram_ctrl:sdram_ctrl|i_cmd[1]                                                                                                                                                                                                                                                                     ; 2       ;
; base_system:inst|base_system_sdram_ctrl:sdram_ctrl|i_cmd[3]                                                                                                                                                                                                                                                                     ; 2       ;
; base_system:inst|base_system_sdram_ctrl:sdram_ctrl|i_cmd[2]                                                                                                                                                                                                                                                                     ; 2       ;
; base_system:inst|base_system_sdram_ctrl:sdram_ctrl|i_cmd[0]                                                                                                                                                                                                                                                                     ; 2       ;
; base_system:inst|base_system_jtag_uart:jtag_uart|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                 ; 66      ;
; base_system:inst|base_system_sdram_ctrl:sdram_ctrl|i_addr[11]                                                                                                                                                                                                                                                                   ; 10      ;
; base_system:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                  ; 153     ;
; base_system:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                     ; 1       ;
; base_system:inst|base_system_sdram_ctrl:sdram_ctrl|refresh_counter[12]                                                                                                                                                                                                                                                          ; 2       ;
; base_system:inst|base_system_sdram_ctrl:sdram_ctrl|refresh_counter[9]                                                                                                                                                                                                                                                           ; 2       ;
; base_system:inst|base_system_sdram_ctrl:sdram_ctrl|refresh_counter[8]                                                                                                                                                                                                                                                           ; 2       ;
; base_system:inst|base_system_sdram_ctrl:sdram_ctrl|refresh_counter[7]                                                                                                                                                                                                                                                           ; 2       ;
; base_system:inst|base_system_sdram_ctrl:sdram_ctrl|refresh_counter[3]                                                                                                                                                                                                                                                           ; 2       ;
; base_system:inst|base_system_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                                 ; 6       ;
; base_system:inst|base_system_jtag_uart:jtag_uart|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                             ; 11      ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                        ; 7       ;
; base_system:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                   ; 1       ;
; base_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                  ; 1       ;
; base_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                  ; 4       ;
; base_system:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                     ; 2       ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                            ; 13      ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                             ; 2       ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                         ; 1       ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                 ; 2       ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                             ; 2       ;
; base_system:inst|base_system_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                                          ; 3       ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                             ; 2       ;
; base_system:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                   ; 1       ;
; base_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                  ; 1       ;
; base_system:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                     ; 1       ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                        ; 2       ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                        ; 2       ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                        ; 2       ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                        ; 2       ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                        ; 2       ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                        ; 2       ;
; base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rdata_fifo|empty                                                                                                                                                                                                     ; 2       ;
; base_system:inst|base_system_jtag_uart:jtag_uart|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                                 ; 3       ;
; base_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                  ; 1       ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                     ; 1       ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                                   ; 1       ;
; base_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                      ; 1       ;
; base_system:inst|base_system_ProfileTimer:systimer|period_l_register[0]                                                                                                                                                                                                                                                         ; 2       ;
; base_system:inst|base_system_ProfileTimer:systimer|period_l_register[1]                                                                                                                                                                                                                                                         ; 2       ;
; base_system:inst|base_system_ProfileTimer:systimer|period_l_register[2]                                                                                                                                                                                                                                                         ; 2       ;
; base_system:inst|base_system_ProfileTimer:systimer|period_l_register[3]                                                                                                                                                                                                                                                         ; 2       ;
; base_system:inst|base_system_ProfileTimer:systimer|period_l_register[6]                                                                                                                                                                                                                                                         ; 2       ;
; base_system:inst|base_system_ProfileTimer:systimer|period_l_register[8]                                                                                                                                                                                                                                                         ; 2       ;
; base_system:inst|base_system_ProfileTimer:systimer|period_l_register[9]                                                                                                                                                                                                                                                         ; 2       ;
; base_system:inst|base_system_ProfileTimer:systimer|period_l_register[14]                                                                                                                                                                                                                                                        ; 2       ;
; base_system:inst|base_system_ProfileTimer:systimer|period_l_register[15]                                                                                                                                                                                                                                                        ; 2       ;
; base_system:inst|base_system_ProfileTimer:profiletimer|period_l_register[0]                                                                                                                                                                                                                                                     ; 2       ;
; base_system:inst|base_system_ProfileTimer:profiletimer|period_l_register[1]                                                                                                                                                                                                                                                     ; 2       ;
; base_system:inst|base_system_ProfileTimer:profiletimer|period_l_register[2]                                                                                                                                                                                                                                                     ; 2       ;
; base_system:inst|base_system_ProfileTimer:profiletimer|period_l_register[3]                                                                                                                                                                                                                                                     ; 2       ;
; base_system:inst|base_system_ProfileTimer:profiletimer|period_l_register[6]                                                                                                                                                                                                                                                     ; 2       ;
; base_system:inst|base_system_ProfileTimer:profiletimer|period_l_register[8]                                                                                                                                                                                                                                                     ; 2       ;
; base_system:inst|base_system_ProfileTimer:profiletimer|period_l_register[9]                                                                                                                                                                                                                                                     ; 2       ;
; base_system:inst|base_system_ProfileTimer:profiletimer|period_l_register[14]                                                                                                                                                                                                                                                    ; 2       ;
; base_system:inst|base_system_ProfileTimer:profiletimer|period_l_register[15]                                                                                                                                                                                                                                                    ; 2       ;
; base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|clr_break_line                                                                                                                                                                                                                          ; 9       ;
; base_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                       ; 1       ;
; base_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                       ; 1       ;
; base_system:inst|base_system_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 88                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                           ;
+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------+
; Register Name                                                                            ; Megafunction                                                                         ; Type ;
+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------+
; base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|s_line_buffer_1_data[0..31]         ; base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|s_line_buffer_1_memory_rtl_0    ; RAM  ;
; base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|s_line_buffer_2_data[0..31]         ; base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|s_line_buffer_2_memory_rtl_0    ; RAM  ;
; base_system:inst|lcd_dma:lcd_ctrl|dma_controller_lcd:dma|DataOut[0..31]                  ; base_system:inst|lcd_dma:lcd_ctrl|dma_controller_lcd:dma|fifo_memory_rtl_0           ; RAM  ;
; base_system:inst|i2c_core:i2c_ctrl|i2c_autodetect:autodetection|s_ram_read_address[0..7] ; base_system:inst|i2c_core:i2c_ctrl|i2c_autodetect:autodetection|ram_rtl_0            ; RAM  ;
; base_system:inst|cam_dma:cam_ctrl|pixel_interface:pxlif|s_line_buffer_2_data[0..31]      ; base_system:inst|cam_dma:cam_ctrl|pixel_interface:pxlif|s_line_buffer_2_memory_rtl_0 ; RAM  ;
; base_system:inst|cam_dma:cam_ctrl|pixel_interface:pxlif|s_line_buffer_1_data[0..31]      ; base_system:inst|cam_dma:cam_ctrl|pixel_interface:pxlif|s_line_buffer_1_memory_rtl_0 ; RAM  ;
+------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |mse_demo|base_system:inst|i2c_core:i2c_ctrl|i2c_autodetect:autodetection|s_did_counter_reg[1]                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_ctrl_slave_translator|av_readdata_pre[10]                                                                                                                                                                                                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_ctrl_slave_translator|av_readdata_pre[7]                                                                                                                                                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_ctrl_slave_translator|av_readdata_pre[1]                                                                                                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |mse_demo|base_system:inst|lcd_dma:lcd_ctrl|s_control_reg[3]                                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_ctrl_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |mse_demo|base_system:inst|cam_dma:cam_ctrl|frame_interpreter:profile|nr_of_bytes_each_line[3]                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |mse_demo|base_system:inst|cam_dma:cam_ctrl|frame_interpreter:profile|nr_of_lines[10]                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cam_ctrl_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mse_demo|base_system:inst|cam_dma:cam_ctrl|s_control_reg[0]                                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_cmd_width_adapter|data_reg[2]                                                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_cmd_width_adapter|byte_cnt_reg[1]                                                                                                                                                                                                                                         ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_cmd_width_adapter|byte_cnt_reg[5]                                                                                                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|burstcount_register_lint[2]                                                                                                                                                                                                              ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mse_demo|base_system:inst|lcd_dma:lcd_ctrl|dma_controller_lcd:dma|master_address[24]                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 40 bits   ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; Yes        ; |mse_demo|base_system:inst|cam_dma:cam_ctrl|cam_dma_ctrl:dma|master_address[15]                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 33 bits   ; 66 LEs        ; 33 LEs               ; 33 LEs                 ; Yes        ; |mse_demo|base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|master_address[12]                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_dma_0_master_translator|burstcount_register_lint[5]                                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_dma_0_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                   ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mse_demo|base_system:inst|vga_dma:vga_dma_0|s_memory_pointer_reg[12]                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |mse_demo|base_system:inst|lcd_dma:lcd_ctrl|pixel_formatter:formatter|s_pixel_counter_reg[10]                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |mse_demo|base_system:inst|i2c_core:i2c_ctrl|s_control_reg[6]                                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |mse_demo|base_system:inst|i2c_core:i2c_ctrl|s_did_reg[1]                                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |mse_demo|base_system:inst|i2c_core:i2c_ctrl|i2c_cntrl:core|s_tick_counter[3]                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |mse_demo|base_system:inst|i2c_core:i2c_ctrl|i2c_cntrl:core|s_prescale_counter[0]                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |mse_demo|base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|s_bus_address_reg[3]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |mse_demo|base_system:inst|vga_dma:vga_dma_0|s_FlipX_reg                                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |mse_demo|base_system:inst|base_system_jtag_uart:jtag_uart|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:profiletimer_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[11]                                                                                                                                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                          ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                  ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[12]                                                                                                                                                                        ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |mse_demo|base_system:inst|lcd_dma:lcd_ctrl|s_pixel_each_line_lcd[8]                                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mse_demo|base_system:inst|lcd_dma:lcd_ctrl|s_picture_size_reg[20]                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|M_st_data[31]                                                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|M_mem_byte_en[1]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |mse_demo|base_system:inst|i2c_core:i2c_ctrl|s_control_reg[15]                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |mse_demo|base_system:inst|cam_dma:cam_ctrl|frame_interpreter:profile|s_pixel_byte_value[12]                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |mse_demo|base_system:inst|cam_dma:cam_ctrl|pixel_interface:pxlif|NrOfWords[3]                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mse_demo|base_system:inst|cam_dma:cam_ctrl|s_MemoryPointer1_reg[15]                                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mse_demo|base_system:inst|cam_dma:cam_ctrl|s_MemoryPointer2_reg[30]                                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mse_demo|base_system:inst|cam_dma:cam_ctrl|s_MemoryPointer3_reg[26]                                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mse_demo|base_system:inst|cam_dma:cam_ctrl|s_MemoryPointer4_reg[5]                                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |mse_demo|base_system:inst|cam_dma:cam_ctrl|cam_dma_ctrl:dma|CurrentImagePointer[8]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mse_demo|base_system:inst|cam_dma:cam_ctrl|pixel_interface:pxlif|s_data_cnt_reg[1]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |mse_demo|base_system:inst|cam_dma:cam_ctrl|frame_interpreter:profile|s_pixel_byte_counter[0]                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |mse_demo|base_system:inst|cam_dma:cam_ctrl|pixel_interface:pxlif|s_data_3_reg[0]                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |mse_demo|base_system:inst|cam_dma:cam_ctrl|pixel_interface:pxlif|s_data_2_reg[6]                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |mse_demo|base_system:inst|cam_dma:cam_ctrl|pixel_interface:pxlif|s_line_buffer_write_addr[0]                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |mse_demo|base_system:inst|cam_dma:cam_ctrl|frame_interpreter:profile|s_nr_of_lines[12]                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |mse_demo|base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|s_line_buffer_write_addr[8]                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|A_inst_result[27]                                                                                                                                                                                                                                                                            ;
; 3:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|A_inst_result[8]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|A_inst_result[0]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|A_inst_result[2]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|A_slow_inst_result[8]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|A_slow_inst_result[26]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[1]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[2]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |mse_demo|base_system:inst|lcd_dma:lcd_ctrl|s_ImageXSize_reg[11]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mse_demo|base_system:inst|lcd_dma:lcd_ctrl|s_picture_pointer_reg[26]                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |mse_demo|base_system:inst|i2c_core:i2c_ctrl|s_addr_reg[12]                                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |mse_demo|base_system:inst|i2c_core:i2c_ctrl|s_data_reg[12]                                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |mse_demo|base_system:inst|i2c_core:i2c_ctrl|i2c_cntrl:core|s_data_reg_1[2]                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |mse_demo|base_system:inst|i2c_core:i2c_ctrl|i2c_autodetect:autodetection|s_device_count_reg[1]                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |mse_demo|base_system:inst|cam_dma:cam_ctrl|frame_interpreter:profile|s_Frame_rate_reg[0]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; Yes        ; |mse_demo|base_system:inst|cam_dma:cam_ctrl|frame_interpreter:profile|s_second_counter_reg[1]                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mse_demo|base_system:inst|cam_dma:cam_ctrl|frame_interpreter:profile|s_valid_data_cntr[0]                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |mse_demo|base_system:inst|i2c_core:i2c_ctrl|i2c_cntrl:core|s_data_reg_2[3]                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |mse_demo|base_system:inst|i2c_core:i2c_ctrl|i2c_cntrl:core|s_data_reg_3[5]                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |mse_demo|base_system:inst|i2c_core:i2c_ctrl|i2c_cntrl:core|s_data_reg_4[0]                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |mse_demo|base_system:inst|i2c_core:i2c_ctrl|i2c_cntrl:core|i2c_data:data_gen|s_data_in_reg[2]                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |mse_demo|base_system:inst|cam_dma:cam_ctrl|pixel_interface:pxlif|s_data_1_reg[4]                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |mse_demo|base_system:inst|vga_dma:vga_dma_0|vga_controller:vga|s_pixel_down_counter_reg[2]                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |mse_demo|base_system:inst|vga_dma:vga_dma_0|vga_controller:vga|s_pixel_down_counter_reg[3]                                                                                                                                                                                                                                                                                                    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 14 LEs               ; 21 LEs                 ; Yes        ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cam_ctrl_slave_translator|av_readdata_pre[10]                                                                                                                                                                                                                                        ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cam_ctrl_slave_translator|av_readdata_pre[1]                                                                                                                                                                                                                                         ;
; 8:1                ; 5 bits    ; 25 LEs        ; 15 LEs               ; 10 LEs                 ; Yes        ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cam_ctrl_slave_translator|av_readdata_pre[4]                                                                                                                                                                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |mse_demo|base_system:inst|lcd_dma:lcd_ctrl|SendReceiveInterface:interface|DataReceived[11]                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |mse_demo|base_system:inst|lcd_dma:lcd_ctrl|SendReceiveInterface:interface|DataReceived[7]                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |mse_demo|base_system:inst|vga_dma:vga_dma_0|vga_controller:vga|red[5]                                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|address_register[4]                                                                                                                                                                                                                      ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |mse_demo|base_system:inst|lcd_dma:lcd_ctrl|pixel_formatter:formatter|s_current_address_reg[23]                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |mse_demo|base_system:inst|cam_dma:cam_ctrl|cam_dma_ctrl:dma|s_burst_count_reg[9]                                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |mse_demo|base_system:inst|cam_dma:cam_ctrl|cam_dma_ctrl:dma|s_avalon_bus_address_reg[26]                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 38 bits   ; 76 LEs        ; 38 LEs               ; 38 LEs                 ; Yes        ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lcd_ctrl_master_translator|burstcount_register_lint[3]                                                                                                                                                                                                                              ;
; 4:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_dma_0_master_translator|address_register[10]                                                                                                                                                                                                                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_dma_0_master_translator|burstcount_register_lint[9]                                                                                                                                                                                                                             ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |mse_demo|base_system:inst|lcd_dma:lcd_ctrl|dma_controller_lcd:dma|fifo_write_address[6]                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |mse_demo|base_system:inst|lcd_dma:lcd_ctrl|dma_controller_lcd:dma|fifo_read_address[8]                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |mse_demo|base_system:inst|lcd_dma:lcd_ctrl|dma_controller_lcd:dma|s_to_receive_reg[7]                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |mse_demo|base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|s_bus_address_reg[11]                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_jtag_uart:jtag_uart|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                               ;
; 4:1                ; 40 bits   ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; Yes        ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_ctrl_master_translator|address_register[21]                                                                                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mse_demo|base_system:inst|cam_dma:cam_ctrl|cam_dma_ctrl:dma|s_pointer_select_reg[1]                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_ocimem:the_base_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]                                                                                                        ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_ocimem:the_base_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_oci_break:the_base_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|readdata[4]                                                                                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|readdata[0]                                                                                                                                                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|A_slow_inst_result[4]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|A_pipe_flush_waddr[1]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |mse_demo|base_system:inst|cam_dma:cam_ctrl|cam_dma_ctrl:dma|master_write_data[24]                                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |mse_demo|base_system:inst|vga_dma:vga_dma_0|vga_controller:vga|s_line_down_counter_reg[8]                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |mse_demo|base_system:inst|vga_dma:vga_dma_0|vga_controller:vga|s_line_down_counter_reg[2]                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |mse_demo|base_system:inst|lcd_dma:lcd_ctrl|SendReceiveInterface:interface|s_read_del_reg[4]                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |mse_demo|base_system:inst|lcd_dma:lcd_ctrl|SendReceiveInterface:interface|s_reset_counter_reg[23]                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |mse_demo|base_system:inst|i2c_core:i2c_ctrl|i2c_cntrl:core|i2c_data:data_gen|s_current_state[2]                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |mse_demo|base_system:inst|vga_dma:vga_dma_0|vga_controller:vga|blue[9]                                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |mse_demo|base_system:inst|lcd_dma:lcd_ctrl|dma_controller_lcd:dma|s_burst_count_reg[5]                                                                                                                                                                                                                                                                                                        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_ctrl_slave_translator|av_readdata_pre[25]                                                                                                                                                                                                                                        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_ctrl_slave_translator|av_readdata_pre[9]                                                                                                                                                                                                                                         ;
; 6:1                ; 17 bits   ; 68 LEs        ; 34 LEs               ; 34 LEs                 ; Yes        ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_ctrl_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper|base_system_nios2_gen2_0_cpu_debug_slave_tck:the_base_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper|base_system_nios2_gen2_0_cpu_debug_slave_tck:the_base_system_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper|base_system_nios2_gen2_0_cpu_debug_slave_tck:the_base_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper|base_system_nios2_gen2_0_cpu_debug_slave_tck:the_base_system_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_jtag_uart:jtag_uart|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_jtag_uart:jtag_uart|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                               ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_ocimem:the_base_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10]                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_sdram_ctrl:sdram_ctrl|base_system_sdram_ctrl_input_efifo_module:the_base_system_sdram_ctrl_input_efifo_module|entries[0]                                                                                                                                                                                                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |mse_demo|base_system:inst|vga_dma:vga_dma_0|vga_controller:vga|green[6]                                                                                                                                                                                                                                                                                                                       ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_ctrl_slave_translator|av_readdata_pre[8]                                                                                                                                                                                                                                         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_ctrl_slave_translator|av_readdata_pre[0]                                                                                                                                                                                                                                         ;
; 7:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_ctrl_slave_translator|av_readdata_pre[2]                                                                                                                                                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_sdram_ctrl:sdram_ctrl|m_dqm[0]                                                                                                                                                                                                                                                                                                                          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |mse_demo|base_system:inst|vga_dma:vga_dma_0|vga_controller:vga|green[7]                                                                                                                                                                                                                                                                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|M_mem_byte_en[2]                                                                                                                                                                                                                                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_sdram_ctrl:sdram_ctrl|i_count[0]                                                                                                                                                                                                                                                                                                                        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_sdram_ctrl:sdram_ctrl|m_addr[9]                                                                                                                                                                                                                                                                                                                         ;
; 7:1                ; 13 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|F_pc[19]                                                                                                                                                                                                                                                                                     ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[1]                                                                                                                                                                                                                                                                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_sdram_ctrl:sdram_ctrl|m_addr[4]                                                                                                                                                                                                                                                                                                                         ;
; 7:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_sdram_ctrl:sdram_ctrl|m_addr[0]                                                                                                                                                                                                                                                                                                                         ;
; 7:1                ; 42 bits   ; 168 LEs       ; 0 LEs                ; 168 LEs                ; Yes        ; |mse_demo|base_system:inst|base_system_sdram_ctrl:sdram_ctrl|active_data[3]                                                                                                                                                                                                                                                                                                                    ;
; 14:1               ; 7 bits    ; 63 LEs        ; 56 LEs               ; 7 LEs                  ; Yes        ; |mse_demo|base_system:inst|i2c_core:i2c_ctrl|i2c_cntrl:core|i2c_data:data_gen|s_shift_reg[4]                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|E_src2[4]                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |mse_demo|base_system:inst|lcd_dma:lcd_ctrl|SendReceiveInterface:interface|s_data_out_reg[7]                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|E_src2[7]                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_sdram_ctrl:sdram_ctrl|m_data[0]                                                                                                                                                                                                                                                                                                                         ;
; 5:1                ; 15 bits   ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                                                                   ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                   ;
; 9:1                ; 5 bits    ; 30 LEs        ; 25 LEs               ; 5 LEs                  ; Yes        ; |mse_demo|base_system:inst|lcd_dma:lcd_ctrl|SendReceiveInterface:interface|s_data_out_reg[11]                                                                                                                                                                                                                                                                                                  ;
; 11:1               ; 3 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; Yes        ; |mse_demo|base_system:inst|lcd_dma:lcd_ctrl|SendReceiveInterface:interface|s_data_out_reg[10]                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[58]                                                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_001:router_001|src_data[105]                                                                                                                                                                                                                                                   ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[8]                                                                                                                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]                                                                                                                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]                                                                                                                              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[11]                                                                                                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]                                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |mse_demo|base_system:inst|vga_dma:vga_dma_0|vga_controller:vga|vertical_state_machine                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |mse_demo|base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|Mux0                                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |mse_demo|base_system:inst|cam_dma:cam_ctrl|pixel_interface:pxlif|s_line_buffer_2_memory.raddr_a[0]                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[9]                                                                                                                                                          ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |mse_demo|base_system:inst|cam_dma:cam_ctrl|cam_dma_ctrl:dma|Mux19                                                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|E_logic_result[23]                                                                                                                                                                                                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |mse_demo|base_system:inst|vga_dma:vga_dma_0|vga_controller:vga|horizontal_state_machine                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |mse_demo|base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|RGB565Data[13]                                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem                                                                                                                                                                                                                                                         ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem                                                                                                                                                                                                                                               ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem                                                                                                                                                                                                                                                        ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem                                                                                                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mse_demo|base_system:inst|lcd_dma:lcd_ctrl|SendReceiveInterface:interface|s_current_state                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |mse_demo|base_system:inst|i2c_core:i2c_ctrl|i2c_cntrl:core|i2c_start_stop:start_stop_gen|s_next_state.IDLE                                                                                                                                                                                                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |mse_demo|base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|RGB565Data[1]                                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_009:router_009|src_channel[0]                                                                                                                                                                                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]                                                                                                                                                                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |mse_demo|base_system:inst|lcd_dma:lcd_ctrl|pixel_formatter:formatter|s_current_state                                                                                                                                                                                                                                                                                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |mse_demo|base_system:inst|i2c_core:i2c_ctrl|i2c_cntrl:core|i2c_start_stop:start_stop_gen|s_next_state.START1                                                                                                                                                                                                                                                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |mse_demo|base_system:inst|i2c_core:i2c_ctrl|i2c_cntrl:core|i2c_start_stop:start_stop_gen|s_next_state.STOP3                                                                                                                                                                                                                                                                                   ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[16]                                                                                                                                                                                                                                                                     ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|D_src2_reg[8]                                                                                                                                                                                                                                                                                ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|F_ic_data_rd_addr_nxt[0]                                                                                                                                                                                                                                                                     ;
; 8:1                ; 5 bits    ; 25 LEs        ; 25 LEs               ; 0 LEs                  ; No         ; |mse_demo|base_system:inst|lcd_dma:lcd_ctrl|s_LCD_data_in[6]                                                                                                                                                                                                                                                                                                                                   ;
; 9:1                ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |mse_demo|base_system:inst|lcd_dma:lcd_ctrl|s_LCD_data_in[2]                                                                                                                                                                                                                                                                                                                                   ;
; 11:1               ; 2 bits    ; 14 LEs        ; 2 LEs                ; 12 LEs                 ; No         ; |mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router:router|src_channel[2]                                                                                                                                                                                                                                                          ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |mse_demo|base_system:inst|base_system_sdram_ctrl:sdram_ctrl|Selector34                                                                                                                                                                                                                                                                                                                        ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |mse_demo|base_system:inst|base_system_sdram_ctrl:sdram_ctrl|Selector28                                                                                                                                                                                                                                                                                                                        ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |mse_demo|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mse_demo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mse_demo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |mse_demo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mse_demo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mse_demo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                       ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mse_demo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |mse_demo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |mse_demo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                         ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |mse_demo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                  ;
; 36:1               ; 4 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |mse_demo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Source assignments for base_system:inst|base_system_altpll_0:altpll_0 ;
+----------------+-------+------+---------------------------------------+
; Assignment     ; Value ; From ; To                                    ;
+----------------+-------+------+---------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                            ;
+----------------+-------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_system:inst|base_system_altpll_0:altpll_0|base_system_altpll_0_stdsync_sv6:stdsync2|base_system_altpll_0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_system:inst|base_system_jtag_uart:jtag_uart|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_system:inst|base_system_jtag_uart:jtag_uart|base_system_jtag_uart_scfifo_r:the_base_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for base_system:inst|base_system_sdram_ctrl:sdram_ctrl ;
+-----------------------------+-------+------+------------------------------+
; Assignment                  ; Value ; From ; To                           ;
+-----------------------------+-------+------+------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0              ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0              ;
+-----------------------------+-------+------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                       ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                    ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_demux_002:cmd_demux_003 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_demux_002:cmd_demux_004 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                       ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                    ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                           ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                           ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                           ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_rsp_demux_004:rsp_demux_004 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_demux_002:rsp_demux_005 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_demux_002:rsp_demux_006 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_demux_002:rsp_demux_007 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_demux_002:rsp_demux_008 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_demux_002:rsp_demux_009 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_demux_002:rsp_demux_010 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_demux_002:rsp_demux_011 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for base_system:inst|altera_reset_controller:rst_controller ;
+-------------------+-------+------+---------------------------------------------+
; Assignment        ; Value ; From ; To                                          ;
+-------------------+-------+------+---------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]      ;
+-------------------+-------+------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_system:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_system:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|altsyncram:s_line_buffer_1_memory_rtl_0|altsyncram_23d1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|altsyncram:s_line_buffer_2_memory_rtl_0|altsyncram_23d1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_system:inst|lcd_dma:lcd_ctrl|dma_controller_lcd:dma|altsyncram:fifo_memory_rtl_0|altsyncram_40h1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_system:inst|i2c_core:i2c_ctrl|i2c_autodetect:autodetection|altsyncram:ram_rtl_0|altsyncram_ud41:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_system:inst|cam_dma:cam_ctrl|pixel_interface:pxlif|altsyncram:s_line_buffer_2_memory_rtl_0|altsyncram_23d1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for base_system:inst|cam_dma:cam_ctrl|pixel_interface:pxlif|altsyncram:s_line_buffer_1_memory_rtl_0|altsyncram_23d1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_jtag_uart:jtag_uart|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                      ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                      ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                      ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                      ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                             ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                             ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                             ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                             ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                             ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                             ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                             ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                             ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                             ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_jtag_uart:jtag_uart|base_system_jtag_uart_scfifo_r:the_base_system_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                      ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                      ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                      ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                      ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                             ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                             ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                             ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                             ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                             ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                             ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                             ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                             ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                             ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|vga_dma:vga_dma_0|vga_controller:vga ;
+-----------------------+-------+--------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                               ;
+-----------------------+-------+--------------------------------------------------------------------+
; h_visable_area        ; 1024  ; Signed Integer                                                     ;
; h_front_porch         ; 24    ; Signed Integer                                                     ;
; h_sync_pulse          ; 136   ; Signed Integer                                                     ;
; h_back_porch          ; 144   ; Signed Integer                                                     ;
; h_sync_active_value   ; '1'   ; Enumerated                                                         ;
; v_visable_area        ; 768   ; Signed Integer                                                     ;
; v_front_porch         ; 3     ; Signed Integer                                                     ;
; v_sync_pulse          ; 6     ; Signed Integer                                                     ;
; v_back_porch          ; 29    ; Signed Integer                                                     ;
; v_sync_active_value   ; '1'   ; Enumerated                                                         ;
; vhsync_delay_elements ; 8     ; Signed Integer                                                     ;
+-----------------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|vga_dma:vga_dma_0|vga_controller:vga|delay_line:hsync_del ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; nr_of_elements ; 8     ; Signed Integer                                                                                 ;
; reset_value    ; '0'   ; Enumerated                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|vga_dma:vga_dma_0|vga_controller:vga|delay_line:vsync_del ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; nr_of_elements ; 8     ; Signed Integer                                                                                 ;
; reset_value    ; '0'   ; Enumerated                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                        ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 25    ; Signed Integer                                                                                                                              ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                              ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                              ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                              ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                              ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                              ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                              ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                              ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                              ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                              ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                              ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                              ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                              ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                              ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                              ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                              ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                               ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 25    ; Signed Integer                                                                                                                                     ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                     ;
; AV_BURSTCOUNT_W             ; 4     ; Signed Integer                                                                                                                                     ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                     ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                     ;
; UAV_BURSTCOUNT_W            ; 6     ; Signed Integer                                                                                                                                     ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                                                     ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                     ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                     ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                     ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                     ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                     ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                     ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                     ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                     ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                     ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                     ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                     ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 1     ; Signed Integer                                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                     ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                     ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lcd_ctrl_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                               ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                     ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W             ; 8     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W            ; 10    ; Signed Integer                                                                                                                     ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                                     ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                     ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                     ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                     ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                     ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                     ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 1     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                     ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                     ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_ctrl_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                               ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                     ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W             ; 10    ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W            ; 12    ; Signed Integer                                                                                                                     ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                                     ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                     ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                     ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                     ;
; USE_READ                    ; 0     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                     ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 1     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                     ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                     ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_dma_0_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                      ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W             ; 10    ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W            ; 12    ; Signed Integer                                                                                                                      ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                                      ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                      ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                      ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                      ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                      ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                      ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 1     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                      ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                      ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                             ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                             ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                              ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_ctrl_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 23    ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:systimer_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:profiletimer_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_ctrl_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_ctrl_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cam_ctrl_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_dma_0_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 100   ; Signed Integer                                                                                                                      ;
; PKT_QOS_L                 ; 100   ; Signed Integer                                                                                                                      ;
; PKT_DATA_SIDEBAND_H       ; 98    ; Signed Integer                                                                                                                      ;
; PKT_DATA_SIDEBAND_L       ; 98    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_SIDEBAND_H       ; 97    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_SIDEBAND_L       ; 97    ; Signed Integer                                                                                                                      ;
; PKT_CACHE_H               ; 116   ; Signed Integer                                                                                                                      ;
; PKT_CACHE_L               ; 113   ; Signed Integer                                                                                                                      ;
; PKT_THREAD_ID_H           ; 109   ; Signed Integer                                                                                                                      ;
; PKT_THREAD_ID_L           ; 109   ; Signed Integer                                                                                                                      ;
; PKT_BEGIN_BURST           ; 99    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 112   ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 110   ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 91    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 86    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 85    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 94    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 92    ; Signed Integer                                                                                                                      ;
; PKT_BURST_TYPE_H          ; 96    ; Signed Integer                                                                                                                      ;
; PKT_BURST_TYPE_L          ; 95    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 104   ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 101   ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 108   ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 105   ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 117   ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 118   ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 119   ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 121   ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 122   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                      ;
; ID                        ; 2     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                      ;
; BURSTWRAP_VALUE           ; 63    ; Signed Integer                                                                                                                      ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                      ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_W           ; 6     ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_W            ; 12    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                      ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 100   ; Signed Integer                                                                                                                             ;
; PKT_QOS_L                 ; 100   ; Signed Integer                                                                                                                             ;
; PKT_DATA_SIDEBAND_H       ; 98    ; Signed Integer                                                                                                                             ;
; PKT_DATA_SIDEBAND_L       ; 98    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_SIDEBAND_H       ; 97    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_SIDEBAND_L       ; 97    ; Signed Integer                                                                                                                             ;
; PKT_CACHE_H               ; 116   ; Signed Integer                                                                                                                             ;
; PKT_CACHE_L               ; 113   ; Signed Integer                                                                                                                             ;
; PKT_THREAD_ID_H           ; 109   ; Signed Integer                                                                                                                             ;
; PKT_THREAD_ID_L           ; 109   ; Signed Integer                                                                                                                             ;
; PKT_BEGIN_BURST           ; 99    ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_H          ; 112   ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_L          ; 110   ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 91    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 86    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 85    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 94    ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 92    ; Signed Integer                                                                                                                             ;
; PKT_BURST_TYPE_H          ; 96    ; Signed Integer                                                                                                                             ;
; PKT_BURST_TYPE_L          ; 95    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_H              ; 104   ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_L              ; 101   ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_H             ; 108   ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_L             ; 105   ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 117   ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 118   ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 119   ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 121   ; Signed Integer                                                                                                                             ;
; ST_DATA_W                 ; 122   ; Signed Integer                                                                                                                             ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W           ; 6     ; Signed Integer                                                                                                                             ;
; ID                        ; 3     ; Signed Integer                                                                                                                             ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                             ;
; BURSTWRAP_VALUE           ; 31    ; Signed Integer                                                                                                                             ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                             ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_W           ; 6     ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_W            ; 12    ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                             ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                             ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcd_ctrl_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 100   ; Signed Integer                                                                                                             ;
; PKT_QOS_L                 ; 100   ; Signed Integer                                                                                                             ;
; PKT_DATA_SIDEBAND_H       ; 98    ; Signed Integer                                                                                                             ;
; PKT_DATA_SIDEBAND_L       ; 98    ; Signed Integer                                                                                                             ;
; PKT_ADDR_SIDEBAND_H       ; 97    ; Signed Integer                                                                                                             ;
; PKT_ADDR_SIDEBAND_L       ; 97    ; Signed Integer                                                                                                             ;
; PKT_CACHE_H               ; 116   ; Signed Integer                                                                                                             ;
; PKT_CACHE_L               ; 113   ; Signed Integer                                                                                                             ;
; PKT_THREAD_ID_H           ; 109   ; Signed Integer                                                                                                             ;
; PKT_THREAD_ID_L           ; 109   ; Signed Integer                                                                                                             ;
; PKT_BEGIN_BURST           ; 99    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 112   ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 110   ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 91    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 86    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 85    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 94    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 92    ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_H          ; 96    ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_L          ; 95    ; Signed Integer                                                                                                             ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 104   ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 101   ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 108   ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 105   ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 117   ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 118   ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 119   ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 121   ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 122   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W           ; 10    ; Signed Integer                                                                                                             ;
; ID                        ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                             ;
; BURSTWRAP_VALUE           ; 63    ; Signed Integer                                                                                                             ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                             ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_W           ; 6     ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_W            ; 12    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                             ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cam_ctrl_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 100   ; Signed Integer                                                                                                             ;
; PKT_QOS_L                 ; 100   ; Signed Integer                                                                                                             ;
; PKT_DATA_SIDEBAND_H       ; 98    ; Signed Integer                                                                                                             ;
; PKT_DATA_SIDEBAND_L       ; 98    ; Signed Integer                                                                                                             ;
; PKT_ADDR_SIDEBAND_H       ; 97    ; Signed Integer                                                                                                             ;
; PKT_ADDR_SIDEBAND_L       ; 97    ; Signed Integer                                                                                                             ;
; PKT_CACHE_H               ; 116   ; Signed Integer                                                                                                             ;
; PKT_CACHE_L               ; 113   ; Signed Integer                                                                                                             ;
; PKT_THREAD_ID_H           ; 109   ; Signed Integer                                                                                                             ;
; PKT_THREAD_ID_L           ; 109   ; Signed Integer                                                                                                             ;
; PKT_BEGIN_BURST           ; 99    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 112   ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 110   ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 91    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 86    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 85    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 94    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 92    ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_H          ; 96    ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_L          ; 95    ; Signed Integer                                                                                                             ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 104   ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 101   ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 108   ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 105   ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 117   ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 118   ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 119   ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 121   ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 122   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W           ; 12    ; Signed Integer                                                                                                             ;
; ID                        ; 0     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                             ;
; BURSTWRAP_VALUE           ; 63    ; Signed Integer                                                                                                             ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                             ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_W           ; 6     ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_W            ; 12    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                             ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:vga_dma_0_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 100   ; Signed Integer                                                                                                              ;
; PKT_QOS_L                 ; 100   ; Signed Integer                                                                                                              ;
; PKT_DATA_SIDEBAND_H       ; 98    ; Signed Integer                                                                                                              ;
; PKT_DATA_SIDEBAND_L       ; 98    ; Signed Integer                                                                                                              ;
; PKT_ADDR_SIDEBAND_H       ; 97    ; Signed Integer                                                                                                              ;
; PKT_ADDR_SIDEBAND_L       ; 97    ; Signed Integer                                                                                                              ;
; PKT_CACHE_H               ; 116   ; Signed Integer                                                                                                              ;
; PKT_CACHE_L               ; 113   ; Signed Integer                                                                                                              ;
; PKT_THREAD_ID_H           ; 109   ; Signed Integer                                                                                                              ;
; PKT_THREAD_ID_L           ; 109   ; Signed Integer                                                                                                              ;
; PKT_BEGIN_BURST           ; 99    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 112   ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 110   ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 91    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 86    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 85    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 94    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 92    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_H          ; 96    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_L          ; 95    ; Signed Integer                                                                                                              ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 104   ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 101   ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 108   ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 105   ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 117   ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 118   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 119   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 121   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 122   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W           ; 12    ; Signed Integer                                                                                                              ;
; ID                        ; 4     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                              ;
; BURSTWRAP_VALUE           ; 63    ; Signed Integer                                                                                                              ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                              ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_W           ; 6     ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_W            ; 12    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                              ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 99    ; Signed Integer                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_H              ; 104   ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_L              ; 101   ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_H             ; 108   ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_L             ; 105   ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 91    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 86    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 85    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_H          ; 112   ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_L          ; 110   ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 118   ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 117   ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 94    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 92    ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 119   ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 121   ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 122   ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                        ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                        ;
; FIFO_DATA_W               ; 123   ; Signed Integer                                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 6     ; Signed Integer                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 12    ; Signed Integer                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 123   ; Signed Integer                                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                   ;
; DATA_WIDTH          ; 123   ; Signed Integer                                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 99    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 104   ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 101   ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 108   ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 105   ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 91    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 86    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 85    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 112   ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 110   ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 118   ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 117   ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 94    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 92    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 119   ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 121   ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 122   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                ;
; FIFO_DATA_W               ; 123   ; Signed Integer                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                         ;
; BURSTWRAP_W    ; 6     ; Signed Integer                                                                                                                                                                         ;
; BYTE_CNT_W     ; 12    ; Signed Integer                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 123   ; Signed Integer                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH          ; 123   ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 99    ; Signed Integer                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 104   ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 101   ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 108   ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 105   ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 91    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 86    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 85    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_H          ; 112   ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_L          ; 110   ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 118   ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 117   ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 94    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 92    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 119   ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 121   ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 122   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                         ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                         ;
; FIFO_DATA_W               ; 123   ; Signed Integer                                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 6     ; Signed Integer                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 12    ; Signed Integer                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 123   ; Signed Integer                                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                    ;
; DATA_WIDTH          ; 123   ; Signed Integer                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 99    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 104   ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 101   ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 108   ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 105   ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 91    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 86    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 85    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 112   ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 110   ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 118   ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 117   ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 94    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 92    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 119   ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 121   ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 122   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                               ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                               ;
; FIFO_DATA_W               ; 123   ; Signed Integer                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 6     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 12    ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 123   ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 123   ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 68    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 67    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 6     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 12    ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 99    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 104   ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 101   ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 108   ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 105   ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 91    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 86    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 85    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 112   ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 110   ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 118   ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 117   ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 94    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 92    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 119   ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 121   ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 122   ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 123   ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 6     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 12    ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 123   ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 123   ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:systimer_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 99    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 104   ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 101   ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 108   ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 105   ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 91    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 86    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 85    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 112   ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 110   ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 118   ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 117   ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 94    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 92    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 119   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 121   ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 122   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 123   ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:systimer_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 6     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 12    ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 123   ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 123   ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:profiletimer_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 99    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 104   ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 101   ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 108   ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 105   ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 91    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 86    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 85    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 112   ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 110   ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 118   ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 117   ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 94    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 92    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 119   ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 121   ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 122   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 123   ; Signed Integer                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:profiletimer_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 6     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 12    ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 123   ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 123   ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_ctrl_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 99    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 104   ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 101   ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 108   ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 105   ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 91    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 86    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 85    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 112   ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 110   ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 118   ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 117   ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 94    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 92    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 119   ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 121   ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 122   ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                           ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                           ;
; FIFO_DATA_W               ; 123   ; Signed Integer                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_ctrl_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                    ;
; BURSTWRAP_W    ; 6     ; Signed Integer                                                                                                                                                                    ;
; BYTE_CNT_W     ; 12    ; Signed Integer                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 123   ; Signed Integer                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH          ; 123   ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_ctrl_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 99    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 104   ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 101   ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 108   ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 105   ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 91    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 86    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 85    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 112   ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 110   ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 118   ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 117   ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 94    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 92    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 119   ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 121   ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 122   ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                           ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                           ;
; FIFO_DATA_W               ; 123   ; Signed Integer                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_ctrl_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                    ;
; BURSTWRAP_W    ; 6     ; Signed Integer                                                                                                                                                                    ;
; BYTE_CNT_W     ; 12    ; Signed Integer                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 123   ; Signed Integer                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH          ; 123   ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cam_ctrl_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 99    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 104   ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 101   ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 108   ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 105   ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 91    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 86    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 85    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 112   ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 110   ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 118   ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 117   ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 94    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 92    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 119   ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 121   ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 122   ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                           ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                           ;
; FIFO_DATA_W               ; 123   ; Signed Integer                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cam_ctrl_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                    ;
; BURSTWRAP_W    ; 6     ; Signed Integer                                                                                                                                                                    ;
; BYTE_CNT_W     ; 12    ; Signed Integer                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 123   ; Signed Integer                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH          ; 123   ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_dma_0_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 99    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 104   ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 101   ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 108   ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 105   ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 91    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 86    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 85    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 112   ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 110   ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 118   ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 117   ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 94    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 92    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 119   ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 121   ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 122   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 123   ; Signed Integer                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_dma_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 6     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 12    ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 123   ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 123   ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router:router|base_system_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 9     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_001:router_001|base_system_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 9     ; Signed Integer                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_002:router_002|base_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 9     ; Signed Integer                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_002:router_003|base_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 9     ; Signed Integer                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_002:router_004|base_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 9     ; Signed Integer                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_005:router_005|base_system_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_005:router_006|base_system_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_005:router_007|base_system_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_005:router_008|base_system_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_009:router_009|base_system_mm_interconnect_0_router_009_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_010:router_010|base_system_mm_interconnect_0_router_010_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_010:router_011|base_system_mm_interconnect_0_router_010_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_010:router_012|base_system_mm_interconnect_0_router_010_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_010:router_013|base_system_mm_interconnect_0_router_010_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_010:router_014|base_system_mm_interconnect_0_router_010_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_010:router_015|base_system_mm_interconnect_0_router_010_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_010:router_016|base_system_mm_interconnect_0_router_010_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_H             ; 108   ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_L             ; 105   ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_H              ; 104   ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_L              ; 101   ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 85    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                                  ;
; ST_DATA_W                 ; 122   ; Signed Integer                                                                                                                                  ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                                  ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                                                  ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                                  ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                                  ;
; VALID_WIDTH               ; 12    ; Signed Integer                                                                                                                                  ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                                  ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                                  ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                                  ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                          ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                                  ;
; PKT_BEGIN_BURST           ; 99    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 85    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 91    ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 86    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 96    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 95    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 94    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 92    ; Signed Integer                                                                                                                                  ;
; ST_DATA_W                 ; 122   ; Signed Integer                                                                                                                                  ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                                  ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                  ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                  ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                  ;
; BURSTWRAP_CONST_MASK      ; 31    ; Signed Integer                                                                                                                                  ;
; BURSTWRAP_CONST_VALUE     ; 31    ; Signed Integer                                                                                                                                  ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                  ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                  ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                  ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                  ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                  ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                  ;
; OUT_BURSTWRAP_H           ; 91    ; Signed Integer                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 99    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 85    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 91    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 86    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 96    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 95    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 94    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 92    ; Signed Integer                                                                                                                                                                                                                  ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; ST_DATA_W                 ; 122   ; Signed Integer                                                                                                                                                                                                                  ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                                                                                                                  ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                                  ;
; BURSTWRAP_CONST_MASK      ; 31    ; Signed Integer                                                                                                                                                                                                                  ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; BURSTWRAP_CONST_VALUE     ; 31    ; Signed Integer                                                                                                                                                                                                                  ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                                                  ;
; OUT_BURSTWRAP_H           ; 91    ; Signed Integer                                                                                                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                          ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                ;
; IN_DATA_W         ; 35    ; Signed Integer                                                                                                                                                                                                                                                                                ;
; OUT_DATA_W        ; 34    ; Signed Integer                                                                                                                                                                                                                                                                                ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                            ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 12    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PKT_BURSTWRAP_W   ; 6     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                                  ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                  ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                          ;
; PKT_BEGIN_BURST           ; 99    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 85    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 91    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 86    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                          ;
; PKT_BURST_TYPE_H          ; 96    ; Signed Integer                                                                                                                          ;
; PKT_BURST_TYPE_L          ; 95    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 94    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 92    ; Signed Integer                                                                                                                          ;
; ST_DATA_W                 ; 122   ; Signed Integer                                                                                                                          ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                          ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                          ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                          ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                          ;
; BURSTWRAP_CONST_MASK      ; 31    ; Signed Integer                                                                                                                          ;
; BURSTWRAP_CONST_VALUE     ; 31    ; Signed Integer                                                                                                                          ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                          ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                          ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                          ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                          ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                          ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                          ;
; OUT_BURSTWRAP_H           ; 91    ; Signed Integer                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 99    ; Signed Integer                                                                                                                                                                                                          ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 85    ; Signed Integer                                                                                                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 91    ; Signed Integer                                                                                                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 86    ; Signed Integer                                                                                                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                                          ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                                          ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                          ;
; PKT_BURST_TYPE_H          ; 96    ; Signed Integer                                                                                                                                                                                                          ;
; PKT_BURST_TYPE_L          ; 95    ; Signed Integer                                                                                                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 94    ; Signed Integer                                                                                                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 92    ; Signed Integer                                                                                                                                                                                                          ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                                                          ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                          ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                          ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                          ;
; ST_DATA_W                 ; 122   ; Signed Integer                                                                                                                                                                                                          ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                                                                                                          ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                          ;
; BURSTWRAP_CONST_MASK      ; 31    ; Signed Integer                                                                                                                                                                                                          ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                          ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                          ;
; BURSTWRAP_CONST_VALUE     ; 31    ; Signed Integer                                                                                                                                                                                                          ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                                          ;
; OUT_BURSTWRAP_H           ; 91    ; Signed Integer                                                                                                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                  ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                                                                                                        ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; IN_DATA_W         ; 35    ; Signed Integer                                                                                                                                                                                                                                                                        ;
; OUT_DATA_W        ; 34    ; Signed Integer                                                                                                                                                                                                                                                                        ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                    ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 12    ; Signed Integer                                                                                                                                                                                                                                                          ;
; PKT_BURSTWRAP_W   ; 6     ; Signed Integer                                                                                                                                                                                                                                                          ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                          ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                           ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                                   ;
; PKT_BEGIN_BURST           ; 99    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 85    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 91    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 86    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_TYPE_H          ; 96    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_TYPE_L          ; 95    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 94    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 92    ; Signed Integer                                                                                                                                   ;
; ST_DATA_W                 ; 122   ; Signed Integer                                                                                                                                   ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                                   ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                   ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                   ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                   ;
; BURSTWRAP_CONST_MASK      ; 31    ; Signed Integer                                                                                                                                   ;
; BURSTWRAP_CONST_VALUE     ; 31    ; Signed Integer                                                                                                                                   ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                   ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                   ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                   ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                   ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                   ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                   ;
; OUT_BURSTWRAP_H           ; 91    ; Signed Integer                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 99    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 85    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 91    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 86    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_BURST_TYPE_H          ; 96    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_BURST_TYPE_L          ; 95    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 94    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 92    ; Signed Integer                                                                                                                                                                                                                   ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; ST_DATA_W                 ; 122   ; Signed Integer                                                                                                                                                                                                                   ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                                                                                                                   ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                                   ;
; BURSTWRAP_CONST_MASK      ; 31    ; Signed Integer                                                                                                                                                                                                                   ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; BURSTWRAP_CONST_VALUE     ; 31    ; Signed Integer                                                                                                                                                                                                                   ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                                                   ;
; OUT_BURSTWRAP_H           ; 91    ; Signed Integer                                                                                                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                           ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; IN_DATA_W         ; 35    ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; OUT_DATA_W        ; 34    ; Signed Integer                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                             ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 12    ; Signed Integer                                                                                                                                                                                                                                                                   ;
; PKT_BURSTWRAP_W   ; 6     ; Signed Integer                                                                                                                                                                                                                                                                   ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                                   ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:nios2_gen2_0_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                 ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                         ;
; PKT_BEGIN_BURST           ; 99    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 85    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 91    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 86    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_BURST_TYPE_H          ; 96    ; Signed Integer                                                                                                                         ;
; PKT_BURST_TYPE_L          ; 95    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 94    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 92    ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 122   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                         ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                         ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                         ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                         ;
; BURSTWRAP_CONST_MASK      ; 31    ; Signed Integer                                                                                                                         ;
; BURSTWRAP_CONST_VALUE     ; 31    ; Signed Integer                                                                                                                         ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                         ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                         ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                         ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                         ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                         ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                         ;
; OUT_BURSTWRAP_H           ; 91    ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 99    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 85    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 91    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 86    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_BURST_TYPE_H          ; 96    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_BURST_TYPE_L          ; 95    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 94    ; Signed Integer                                                                                                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 92    ; Signed Integer                                                                                                                                                                                                         ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; ST_DATA_W                 ; 122   ; Signed Integer                                                                                                                                                                                                         ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                                                                                                         ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                         ;
; BURSTWRAP_CONST_MASK      ; 31    ; Signed Integer                                                                                                                                                                                                         ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; BURSTWRAP_CONST_VALUE     ; 31    ; Signed Integer                                                                                                                                                                                                         ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                                         ;
; OUT_BURSTWRAP_H           ; 91    ; Signed Integer                                                                                                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                                                                                                       ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; IN_DATA_W         ; 35    ; Signed Integer                                                                                                                                                                                                                                                                       ;
; OUT_DATA_W        ; 34    ; Signed Integer                                                                                                                                                                                                                                                                       ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                   ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 12    ; Signed Integer                                                                                                                                                                                                                                                         ;
; PKT_BURSTWRAP_W   ; 6     ; Signed Integer                                                                                                                                                                                                                                                         ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                         ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                            ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                    ;
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 67    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 68    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                    ;
; PKT_BURST_TYPE_H          ; 78    ; Signed Integer                                                                                                                    ;
; PKT_BURST_TYPE_L          ; 77    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                    ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                    ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                    ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                    ;
; BURSTWRAP_CONST_MASK      ; 31    ; Signed Integer                                                                                                                    ;
; BURSTWRAP_CONST_VALUE     ; 31    ; Signed Integer                                                                                                                    ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                    ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                    ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                    ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                    ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                    ;
; OUT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                                                    ;
; OUT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                                                                                                    ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                                                                                    ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 67    ; Signed Integer                                                                                                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 68    ; Signed Integer                                                                                                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                                                                                    ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                                                                                                    ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                                                                                                    ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                                                                                    ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                                                                                    ;
; PKT_BURST_TYPE_H          ; 78    ; Signed Integer                                                                                                                                                                                                    ;
; PKT_BURST_TYPE_L          ; 77    ; Signed Integer                                                                                                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                                                                                                    ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                                                                                    ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                                                                                                    ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; BURSTWRAP_CONST_MASK      ; 31    ; Signed Integer                                                                                                                                                                                                    ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; BURSTWRAP_CONST_VALUE     ; 31    ; Signed Integer                                                                                                                                                                                                    ;
; OUT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                                                                                                                                    ;
; OUT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                            ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; NUMSYMBOLS        ; 2     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; SELECT_BITS       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; IN_DATA_W         ; 35    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; OUT_DATA_W        ; 33    ; Signed Integer                                                                                                                                                                                                                                                                  ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                              ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 12    ; Signed Integer                                                                                                                                                                                                                                                    ;
; PKT_BURSTWRAP_W   ; 6     ; Signed Integer                                                                                                                                                                                                                                                    ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                    ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                      ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                            ;
; SCHEME         ; round-robin ; String                                                                                                                                                    ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                            ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                          ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                ;
; SCHEME         ; round-robin ; String                                                                                                                                                        ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                          ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                ;
; SCHEME         ; round-robin ; String                                                                                                                                                        ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                          ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                ;
; SCHEME         ; round-robin ; String                                                                                                                                                        ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5           ; Signed Integer                                                                                                                                                    ;
; SCHEME         ; round-robin ; String                                                                                                                                                            ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 12     ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; no-arb ; String                                                                                                                                                         ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                 ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 24    ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                   ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                                                                                         ;
; SCHEME         ; no-arb ; String                                                                                                                                                                 ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                         ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                              ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                    ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                                                                                    ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                    ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                    ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                    ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                    ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                                                                                    ;
; IN_PKT_BYTE_CNT_L             ; 56    ; Signed Integer                                                                                                                    ;
; IN_PKT_BYTE_CNT_H             ; 67    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURSTWRAP_L            ; 68    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURSTWRAP_H            ; 73    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURST_SIZE_L           ; 74    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURST_SIZE_H           ; 76    ; Signed Integer                                                                                                                    ;
; IN_PKT_RESPONSE_STATUS_L      ; 99    ; Signed Integer                                                                                                                    ;
; IN_PKT_RESPONSE_STATUS_H      ; 100   ; Signed Integer                                                                                                                    ;
; IN_PKT_TRANS_EXCLUSIVE        ; 55    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURST_TYPE_L           ; 77    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURST_TYPE_H           ; 78    ; Signed Integer                                                                                                                    ;
; IN_PKT_ORI_BURST_SIZE_L       ; 101   ; Signed Integer                                                                                                                    ;
; IN_PKT_ORI_BURST_SIZE_H       ; 103   ; Signed Integer                                                                                                                    ;
; IN_PKT_TRANS_WRITE            ; 52    ; Signed Integer                                                                                                                    ;
; IN_ST_DATA_W                  ; 104   ; Signed Integer                                                                                                                    ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                    ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BYTE_CNT_H            ; 85    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BURST_SIZE_L          ; 92    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BURST_SIZE_H          ; 94    ; Signed Integer                                                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_L     ; 117   ; Signed Integer                                                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_H     ; 118   ; Signed Integer                                                                                                                    ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BURST_TYPE_L          ; 95    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BURST_TYPE_H          ; 96    ; Signed Integer                                                                                                                    ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 119   ; Signed Integer                                                                                                                    ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 121   ; Signed Integer                                                                                                                    ;
; OUT_ST_DATA_W                 ; 122   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W                  ; 12    ; Signed Integer                                                                                                                    ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                    ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                    ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                    ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                    ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                    ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 6     ; Signed Integer                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 12    ; Signed Integer                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_cmd_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                              ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                    ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                    ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                    ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                    ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                    ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                    ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                    ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                    ;
; IN_PKT_BYTE_CNT_H             ; 85    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURSTWRAP_L            ; 86    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURSTWRAP_H            ; 91    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURST_SIZE_L           ; 92    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURST_SIZE_H           ; 94    ; Signed Integer                                                                                                                    ;
; IN_PKT_RESPONSE_STATUS_L      ; 117   ; Signed Integer                                                                                                                    ;
; IN_PKT_RESPONSE_STATUS_H      ; 118   ; Signed Integer                                                                                                                    ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURST_TYPE_L           ; 95    ; Signed Integer                                                                                                                    ;
; IN_PKT_BURST_TYPE_H           ; 96    ; Signed Integer                                                                                                                    ;
; IN_PKT_ORI_BURST_SIZE_L       ; 119   ; Signed Integer                                                                                                                    ;
; IN_PKT_ORI_BURST_SIZE_H       ; 121   ; Signed Integer                                                                                                                    ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                    ;
; IN_ST_DATA_W                  ; 122   ; Signed Integer                                                                                                                    ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                    ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                    ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                    ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BYTE_CNT_H            ; 67    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                    ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BURST_TYPE_L          ; 77    ; Signed Integer                                                                                                                    ;
; OUT_PKT_BURST_TYPE_H          ; 78    ; Signed Integer                                                                                                                    ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                    ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                    ;
; OUT_ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W                  ; 12    ; Signed Integer                                                                                                                    ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                    ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                    ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                    ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                    ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                    ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 122   ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 122   ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 12    ; Signed Integer                                                                                                                   ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                   ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                   ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                   ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 136   ; Signed Integer                                                                                                                                                            ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                            ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                            ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 122   ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 122   ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 12    ; Signed Integer                                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 136   ; Signed Integer                                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 122   ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 122   ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 12    ; Signed Integer                                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 136   ; Signed Integer                                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 122   ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 122   ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 12    ; Signed Integer                                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 136   ; Signed Integer                                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                        ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                            ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                            ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                            ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                            ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                            ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                            ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                            ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                            ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                            ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                            ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                            ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                            ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                            ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                            ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                            ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                            ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                            ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                            ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                            ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                            ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                            ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                            ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                            ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                            ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                            ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                            ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                            ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                            ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                            ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                            ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                          ;
+---------------------------+----------+---------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                        ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                ;
+---------------------------+----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                             ;
; DEPTH          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                              ;
+---------------------------+----------+-------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                    ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                            ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                    ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                    ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                    ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                    ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                    ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                    ;
+---------------------------+----------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: base_system:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|altsyncram:s_line_buffer_1_memory_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                           ;
; WIDTH_A                            ; 32                   ; Untyped                                                                           ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                                           ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_B                            ; 32                   ; Untyped                                                                           ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                                           ;
; NUMWORDS_B                         ; 512                  ; Untyped                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_23d1      ; Untyped                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|altsyncram:s_line_buffer_2_memory_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                           ;
; WIDTH_A                            ; 32                   ; Untyped                                                                           ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                                           ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_B                            ; 32                   ; Untyped                                                                           ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                                           ;
; NUMWORDS_B                         ; 512                  ; Untyped                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_23d1      ; Untyped                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: base_system:inst|lcd_dma:lcd_ctrl|dma_controller_lcd:dma|altsyncram:fifo_memory_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 32                   ; Untyped                                                                    ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                    ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 32                   ; Untyped                                                                    ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_40h1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: base_system:inst|i2c_core:i2c_ctrl|i2c_autodetect:autodetection|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                   ;
; WIDTH_A                            ; 7                    ; Untyped                                                                   ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                   ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_ud41      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: base_system:inst|cam_dma:cam_ctrl|pixel_interface:pxlif|altsyncram:s_line_buffer_2_memory_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                              ;
; WIDTH_A                            ; 32                   ; Untyped                                                                              ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                                              ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_B                            ; 32                   ; Untyped                                                                              ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                                              ;
; NUMWORDS_B                         ; 512                  ; Untyped                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_23d1      ; Untyped                                                                              ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: base_system:inst|cam_dma:cam_ctrl|pixel_interface:pxlif|altsyncram:s_line_buffer_1_memory_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                              ;
; WIDTH_A                            ; 32                   ; Untyped                                                                              ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                                              ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_B                            ; 32                   ; Untyped                                                                              ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                                              ;
; NUMWORDS_B                         ; 512                  ; Untyped                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_23d1      ; Untyped                                                                              ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                 ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                           ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                               ;
; Entity Instance            ; base_system:inst|base_system_jtag_uart:jtag_uart|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                    ;
;     -- lpm_width           ; 8                                                                                                                               ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                             ;
;     -- USE_EAB             ; ON                                                                                                                              ;
; Entity Instance            ; base_system:inst|base_system_jtag_uart:jtag_uart|base_system_jtag_uart_scfifo_r:the_base_system_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                    ;
;     -- lpm_width           ; 8                                                                                                                               ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                             ;
;     -- USE_EAB             ; ON                                                                                                                              ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                            ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                           ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                                               ;
; Entity Instance                           ; base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|altsyncram:s_line_buffer_1_memory_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                              ;
;     -- NUMWORDS_B                         ; 512                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                       ;
; Entity Instance                           ; base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|altsyncram:s_line_buffer_2_memory_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                              ;
;     -- NUMWORDS_B                         ; 512                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                       ;
; Entity Instance                           ; base_system:inst|lcd_dma:lcd_ctrl|dma_controller_lcd:dma|altsyncram:fifo_memory_rtl_0           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                              ;
;     -- NUMWORDS_B                         ; 256                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                        ;
; Entity Instance                           ; base_system:inst|i2c_core:i2c_ctrl|i2c_autodetect:autodetection|altsyncram:ram_rtl_0            ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                     ;
;     -- WIDTH_A                            ; 7                                                                                               ;
;     -- NUMWORDS_A                         ; 256                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                       ;
; Entity Instance                           ; base_system:inst|cam_dma:cam_ctrl|pixel_interface:pxlif|altsyncram:s_line_buffer_2_memory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                              ;
;     -- NUMWORDS_B                         ; 512                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                       ;
; Entity Instance                           ; base_system:inst|cam_dma:cam_ctrl|pixel_interface:pxlif|altsyncram:s_line_buffer_1_memory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                              ;
;     -- NUMWORDS_B                         ; 512                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                       ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                  ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                             ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+----------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                            ;
+----------------+--------+----------+----------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                             ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                       ;
+----------------+--------+----------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                              ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                         ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+-------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                         ;
+----------------+-------+----------+-------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                    ;
+----------------+-------+----------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                       ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_cmd_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                        ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                   ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                     ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                        ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                   ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[9..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                    ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                    ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                             ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[23..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                           ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                    ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[9..5] ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                  ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                             ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                        ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[11..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                   ;
; d[1]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                   ;
; d[0]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                   ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                 ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                            ;
; reset        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                            ;
; in_valid     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                            ;
; in_sop       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                            ;
; in_eop       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                            ;
; out_ready    ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                  ;
; out_data[32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                   ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[12]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                              ;
; b[12..6] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                              ;
; diff     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[12]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                           ;
; b[12]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                           ;
; diff[11..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[12]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                           ;
; b[12]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                           ;
; diff[11..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[12]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                           ;
; b[12..6]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                           ;
; diff[11..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[12]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                           ;
; b[12..6]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                           ;
; diff[11..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                   ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                              ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[12]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                           ;
; b[12]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                           ;
; diff[11..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                                      ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[11..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                 ;
; d[1..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                 ;
; d[2]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                 ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                                                           ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                      ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                      ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                      ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                      ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                      ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                            ;
; out_data[33..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                               ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_010:router_010|base_system_mm_interconnect_0_router_010_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                        ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_009:router_009|base_system_mm_interconnect_0_router_009_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                        ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_005:router_005|base_system_mm_interconnect_0_router_005_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                        ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_002:router_002|base_system_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                        ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                            ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_001:router_001|base_system_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router:router|base_system_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_dma_0_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_dma_0_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cam_ctrl_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cam_ctrl_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                          ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                     ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_ctrl_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_ctrl_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                          ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                     ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_ctrl_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_ctrl_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                          ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                     ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:profiletimer_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:profiletimer_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:systimer_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                         ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                    ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                              ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                         ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                        ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                   ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                               ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                          ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                               ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                       ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                  ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:vga_dma_0_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                            ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cam_ctrl_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                           ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcd_ctrl_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                           ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                           ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                    ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_dma_0_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_readdata[31..30]    ; Input  ; Info     ; Stuck at VCC                                                                                              ;
; av_readdata[28..25]    ; Input  ; Info     ; Stuck at VCC                                                                                              ;
; av_readdata[19..18]    ; Input  ; Info     ; Stuck at VCC                                                                                              ;
; av_readdata[16..14]    ; Input  ; Info     ; Stuck at VCC                                                                                              ;
; av_readdata[12..9]     ; Input  ; Info     ; Stuck at VCC                                                                                              ;
; av_readdata[3..2]      ; Input  ; Info     ; Stuck at VCC                                                                                              ;
; av_readdata[29]        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_readdata[24]        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_readdata[23]        ; Input  ; Info     ; Stuck at VCC                                                                                              ;
; av_readdata[22]        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_readdata[21]        ; Input  ; Info     ; Stuck at VCC                                                                                              ;
; av_readdata[20]        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_readdata[17]        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_readdata[13]        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_readdata[8]         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_readdata[7]         ; Input  ; Info     ; Stuck at VCC                                                                                              ;
; av_readdata[6]         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_readdata[5]         ; Input  ; Info     ; Stuck at VCC                                                                                              ;
; av_readdata[4]         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_readdata[1]         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_readdata[0]         ; Input  ; Info     ; Stuck at VCC                                                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cam_ctrl_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_ctrl_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_ctrl_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:profiletimer_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:systimer_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_ctrl_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                               ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_dma_0_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_ctrl_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_read                ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_readdata            ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lcd_ctrl_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_sdram_ctrl:sdram_ctrl|base_system_sdram_ctrl_input_efifo_module:the_base_system_sdram_ctrl_input_efifo_module" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                        ;
+---------------+--------+----------+------------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected                         ;
+---------------+--------+----------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_jtag_uart:jtag_uart|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic"                                            ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_jtag_uart:jtag_uart"                                                                 ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_altpll_0:altpll_0|base_system_altpll_0_altpll_gau2:sd1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                           ;
+----------+-------+----------+-----------------------------------------------------------------------------------+
; inclk[1] ; Input ; Info     ; Stuck at GND                                                                      ;
+----------+-------+----------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "base_system:inst|base_system_altpll_0:altpll_0" ;
+--------------------+--------+----------+-----------------------------------+
; Port               ; Type   ; Severity ; Details                           ;
+--------------------+--------+----------+-----------------------------------+
; scandone           ; Output ; Info     ; Explicitly unconnected            ;
; scandataout        ; Output ; Info     ; Explicitly unconnected            ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND                      ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND                      ;
; phasestep          ; Input  ; Info     ; Stuck at GND                      ;
; scanclk            ; Input  ; Info     ; Stuck at GND                      ;
; scanclkena         ; Input  ; Info     ; Stuck at GND                      ;
; scandata           ; Input  ; Info     ; Stuck at GND                      ;
; configupdate       ; Input  ; Info     ; Stuck at GND                      ;
; areset             ; Input  ; Info     ; Stuck at GND                      ;
; locked             ; Output ; Info     ; Explicitly unconnected            ;
; phasedone          ; Output ; Info     ; Explicitly unconnected            ;
+--------------------+--------+----------+-----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 161                         ;
; cycloneiii_ff         ; 4611                        ;
;     CLR               ; 700                         ;
;     CLR SCLR          ; 5                           ;
;     CLR SCLR SLD      ; 27                          ;
;     CLR SLD           ; 16                          ;
;     ENA               ; 1001                        ;
;     ENA CLR           ; 1821                        ;
;     ENA CLR SCLR      ; 25                          ;
;     ENA CLR SCLR SLD  ; 88                          ;
;     ENA CLR SLD       ; 259                         ;
;     ENA SCLR          ; 140                         ;
;     ENA SCLR SLD      ; 59                          ;
;     ENA SLD           ; 58                          ;
;     SCLR              ; 119                         ;
;     SCLR SLD          ; 6                           ;
;     SLD               ; 39                          ;
;     plain             ; 248                         ;
; cycloneiii_io_obuf    ; 34                          ;
; cycloneiii_lcell_comb ; 6544                        ;
;     arith             ; 916                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 757                         ;
;         3 data inputs ; 157                         ;
;     normal            ; 5628                        ;
;         0 data inputs ; 15                          ;
;         1 data inputs ; 139                         ;
;         2 data inputs ; 656                         ;
;         3 data inputs ; 1536                        ;
;         4 data inputs ; 3282                        ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 332                         ;
;                       ;                             ;
; Max LUT depth         ; 11.00                       ;
; Average LUT depth     ; 3.47                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; boundary_port         ; 15                                    ;
; cycloneiii_ff         ; 72                                    ;
;     CLR               ; 2                                     ;
;     ENA               ; 13                                    ;
;     ENA CLR           ; 11                                    ;
;     ENA CLR SLD       ; 2                                     ;
;     SCLR              ; 18                                    ;
;     plain             ; 26                                    ;
; cycloneiii_lcell_comb ; 122                                   ;
;     arith             ; 4                                     ;
;         2 data inputs ; 4                                     ;
;     normal            ; 118                                   ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 18                                    ;
;         3 data inputs ; 22                                    ;
;         4 data inputs ; 54                                    ;
;                       ;                                       ;
; Max LUT depth         ; 14.00                                 ;
; Average LUT depth     ; 3.02                                  ;
+-----------------------+---------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 191                                      ;
; cycloneiii_ff         ; 91                                       ;
;     CLR               ; 6                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 29                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     ENA SCLR          ; 6                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 164                                      ;
;     arith             ; 9                                        ;
;         2 data inputs ; 9                                        ;
;     normal            ; 155                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 26                                       ;
;         3 data inputs ; 44                                       ;
;         4 data inputs ; 78                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 2.06                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:21     ;
; sld_hub:auto_hub ; 00:00:00     ;
; pzdyqx:nabboc    ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Nov 12 18:25:45 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mse_demo -c mse_demo
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "base_system.qsys"
Info (12250): 2024.11.12.18:26:04 Progress: Loading quartus_project/base_system.qsys
Info (12250): 2024.11.12.18:26:05 Progress: Reading input file
Info (12250): 2024.11.12.18:26:05 Progress: Adding ProfileTimer [altera_avalon_timer 18.1]
Info (12250): 2024.11.12.18:26:05 Progress: Parameterizing module ProfileTimer
Info (12250): 2024.11.12.18:26:05 Progress: Adding Systimer [altera_avalon_timer 18.1]
Info (12250): 2024.11.12.18:26:05 Progress: Parameterizing module Systimer
Info (12250): 2024.11.12.18:26:05 Progress: Adding altpll_0 [altpll 18.1]
Info (12250): 2024.11.12.18:26:06 Progress: Parameterizing module altpll_0
Info (12250): 2024.11.12.18:26:06 Progress: Adding cam_ctrl [cam_dma 1.0]
Info (12250): 2024.11.12.18:26:06 Progress: Parameterizing module cam_ctrl
Info (12250): 2024.11.12.18:26:06 Progress: Adding clk_0 [clock_source 18.1]
Info (12250): 2024.11.12.18:26:07 Progress: Parameterizing module clk_0
Info (12250): 2024.11.12.18:26:07 Progress: Adding i2c_ctrl [i2c_master 1.0]
Info (12250): 2024.11.12.18:26:07 Progress: Parameterizing module i2c_ctrl
Info (12250): 2024.11.12.18:26:07 Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Info (12250): 2024.11.12.18:26:07 Progress: Parameterizing module jtag_uart
Info (12250): 2024.11.12.18:26:07 Progress: Adding lcd_ctrl [lcd_dma 1.0]
Info (12250): 2024.11.12.18:26:07 Progress: Parameterizing module lcd_ctrl
Info (12250): 2024.11.12.18:26:07 Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Info (12250): 2024.11.12.18:26:07 Progress: Parameterizing module nios2_gen2_0
Info (12250): 2024.11.12.18:26:07 Progress: Adding pio_0 [altera_avalon_pio 18.1]
Info (12250): 2024.11.12.18:26:07 Progress: Parameterizing module pio_0
Info (12250): 2024.11.12.18:26:07 Progress: Adding sdram_ctrl [altera_avalon_new_sdram_controller 18.1]
Info (12250): 2024.11.12.18:26:07 Progress: Parameterizing module sdram_ctrl
Info (12250): 2024.11.12.18:26:07 Progress: Adding sysid [altera_avalon_sysid_qsys 18.1]
Info (12250): 2024.11.12.18:26:07 Progress: Parameterizing module sysid
Info (12250): 2024.11.12.18:26:07 Progress: Adding vga_dma_0 [vga_dma 1.0]
Info (12250): 2024.11.12.18:26:07 Progress: Parameterizing module vga_dma_0
Info (12250): 2024.11.12.18:26:07 Progress: Building connections
Info (12250): 2024.11.12.18:26:07 Progress: Parameterizing connections
Info (12250): 2024.11.12.18:26:07 Progress: Validating
Info (12250): 2024.11.12.18:26:08 Progress: Done reading input file
Info (12250): Base_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): Base_system.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Base_system.sdram_ctrl: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info (12250): Base_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info (12250): Base_system.sysid: Time stamp will be automatically updated when this component is generated.
Info (12250): Base_system: Generating base_system "base_system" for QUARTUS_SYNTH
Info (12250): Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0
Info (12250): Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_003.sink1
Info (12250): Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3
Info (12250): Inserting clock-crossing logic between rsp_demux_003.src1 and rsp_mux_001.sink3
Info (12250): ProfileTimer: Starting RTL generation for module 'base_system_ProfileTimer'
Info (12250): ProfileTimer:   Generation command is [exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=base_system_ProfileTimer --dir=/tmp/alt0039_8844400628984909903.dir/0002_ProfileTimer_gen/ --quartus_dir=/home/deremos/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0039_8844400628984909903.dir/0002_ProfileTimer_gen//base_system_ProfileTimer_component_configuration.pl  --do_build_sim=0  ]
Info (12250): ProfileTimer: Done RTL generation for module 'base_system_ProfileTimer'
Info (12250): ProfileTimer: "base_system" instantiated altera_avalon_timer "ProfileTimer"
Info (12250): Altpll_0: "base_system" instantiated altpll "altpll_0"
Info (12250): Cam_ctrl: "base_system" instantiated cam_dma "cam_ctrl"
Info (12250): I2c_ctrl: "base_system" instantiated i2c_master "i2c_ctrl"
Info (12250): Jtag_uart: Starting RTL generation for module 'base_system_jtag_uart'
Info (12250): Jtag_uart:   Generation command is [exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=base_system_jtag_uart --dir=/tmp/alt0039_8844400628984909903.dir/0007_jtag_uart_gen/ --quartus_dir=/home/deremos/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0039_8844400628984909903.dir/0007_jtag_uart_gen//base_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart: Done RTL generation for module 'base_system_jtag_uart'
Info (12250): Jtag_uart: "base_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info (12250): Lcd_ctrl: "base_system" instantiated lcd_dma "lcd_ctrl"
Info (12250): Nios2_gen2_0: "base_system" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info (12250): Pio_0: Starting RTL generation for module 'base_system_pio_0'
Info (12250): Pio_0:   Generation command is [exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=base_system_pio_0 --dir=/tmp/alt0039_8844400628984909903.dir/0009_pio_0_gen/ --quartus_dir=/home/deremos/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0039_8844400628984909903.dir/0009_pio_0_gen//base_system_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio_0: Done RTL generation for module 'base_system_pio_0'
Info (12250): Pio_0: "base_system" instantiated altera_avalon_pio "pio_0"
Info (12250): Sdram_ctrl: Starting RTL generation for module 'base_system_sdram_ctrl'
Info (12250): Sdram_ctrl:   Generation command is [exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=base_system_sdram_ctrl --dir=/tmp/alt0039_8844400628984909903.dir/0010_sdram_ctrl_gen/ --quartus_dir=/home/deremos/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0039_8844400628984909903.dir/0010_sdram_ctrl_gen//base_system_sdram_ctrl_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sdram_ctrl: Done RTL generation for module 'base_system_sdram_ctrl'
Info (12250): Sdram_ctrl: "base_system" instantiated altera_avalon_new_sdram_controller "sdram_ctrl"
Info (12250): Sysid: "base_system" instantiated altera_avalon_sysid_qsys "sysid"
Info (12250): Vga_dma_0: "base_system" instantiated vga_dma "vga_dma_0"
Info (12250): Reusing file /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/synchroflop_behavior.vhdl
Info (12250): Reusing file /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/synchroflop_entity.vhdl
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "base_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "base_system" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "base_system" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu: Starting RTL generation for module 'base_system_nios2_gen2_0_cpu'
Info (12250): Cpu:   Generation command is [exec /home/deremos/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /home/deremos/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/deremos/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=base_system_nios2_gen2_0_cpu --dir=/tmp/alt0039_8844400628984909903.dir/0015_cpu_gen/ --quartus_bindir=/home/deremos/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt0039_8844400628984909903.dir/0015_cpu_gen//base_system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2024.11.12 18:26:22 (*) Starting Nios II generation
Info (12250): Cpu: # 2024.11.12 18:26:22 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2024.11.12 18:26:23 (*)   Couldn't query license setup in Quartus directory /home/deremos/intelFPGA_lite/18.1/quartus/linux64/
Info (12250): Cpu: # 2024.11.12 18:26:23 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2024.11.12 18:26:23 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2024.11.12 18:26:23 (*)   Plaintext license not found.
Info (12250): Cpu: # 2024.11.12 18:26:23 (*)   Checking for encrypted license (non-evaluation).
Info (12250): Cpu: # 2024.11.12 18:26:23 (*)   Couldn't query license setup in Quartus directory /home/deremos/intelFPGA_lite/18.1/quartus/linux64/
Info (12250): Cpu: # 2024.11.12 18:26:23 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2024.11.12 18:26:23 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2024.11.12 18:26:23 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info (12250): Cpu: # 2024.11.12 18:26:23 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2024.11.12 18:26:23 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2024.11.12 18:26:23 (*)     Testbench
Info (12250): Cpu: # 2024.11.12 18:26:24 (*)     Instruction decoding
Info (12250): Cpu: # 2024.11.12 18:26:24 (*)       Instruction fields
Info (12250): Cpu: # 2024.11.12 18:26:24 (*)       Instruction decodes
Info (12250): Cpu: # 2024.11.12 18:26:24 (*)       Signals for RTL simulation waveforms
Info (12250): Cpu: # 2024.11.12 18:26:24 (*)       Instruction controls
Info (12250): Cpu: # 2024.11.12 18:26:24 (*)     Pipeline frontend
Info (12250): Cpu: # 2024.11.12 18:26:24 (*)     Pipeline backend
Info (12250): Cpu: # 2024.11.12 18:26:26 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2024.11.12 18:26:28 (*)   Creating encrypted RTL
Info (12250): Cpu: # 2024.11.12 18:26:29 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'base_system_nios2_gen2_0_cpu'
Info (12250): Cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info (12250): Jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info (12250): Nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info (12250): Jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info (12250): Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info (12250): Router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info (12250): Router_010: "mm_interconnect_0" instantiated altera_merlin_router "router_010"
Info (12250): Nios2_gen2_0_instruction_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_instruction_master_limiter"
Info (12250): Reusing file /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_avalon_sc_fifo.v
Info (12250): Jtag_uart_avalon_jtag_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "jtag_uart_avalon_jtag_slave_burst_adapter"
Info (12250): Reusing file /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info (12250): Reusing file /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Cmd_mux_005: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_005"
Info (12250): Reusing file /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info (12250): Reusing file /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Sdram_ctrl_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_ctrl_s1_rsp_width_adapter"
Info (12250): Reusing file /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info (12250): Reusing file /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Avalon_st_adapter_004: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_004"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_004" instantiated error_adapter "error_adapter_0"
Info (12250): Base_system: Done "base_system" with 46 modules, 106 files
Info (12249): Finished elaborating Platform Designer system entity "base_system.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/base_system.v
    Info (12023): Found entity 1: base_system File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/base_system.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/base_system/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/base_system/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_ProfileTimer.v
    Info (12023): Found entity 1: base_system_ProfileTimer File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_ProfileTimer.v Line: 21
Info (12021): Found 4 design units, including 4 entities, in source file db/ip/base_system/submodules/base_system_altpll_0.v
    Info (12023): Found entity 1: base_system_altpll_0_dffpipe_l2c File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v Line: 37
    Info (12023): Found entity 2: base_system_altpll_0_stdsync_sv6 File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v Line: 98
    Info (12023): Found entity 3: base_system_altpll_0_altpll_gau2 File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v Line: 130
    Info (12023): Found entity 4: base_system_altpll_0 File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v Line: 229
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_irq_mapper.sv
    Info (12023): Found entity 1: base_system_irq_mapper File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_irq_mapper.sv Line: 31
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/base_system/submodules/base_system_jtag_uart.v
    Info (12023): Found entity 1: base_system_jtag_uart_sim_scfifo_w File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_jtag_uart.v Line: 21
    Info (12023): Found entity 2: base_system_jtag_uart_scfifo_w File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_jtag_uart.v Line: 78
    Info (12023): Found entity 3: base_system_jtag_uart_sim_scfifo_r File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_jtag_uart.v Line: 164
    Info (12023): Found entity 4: base_system_jtag_uart_scfifo_r File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_jtag_uart.v Line: 243
    Info (12023): Found entity 5: base_system_jtag_uart File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0.v
    Info (12023): Found entity 1: base_system_mm_interconnect_0 File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: base_system_mm_interconnect_0_avalon_st_adapter File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_avalon_st_adapter_004.v
    Info (12023): Found entity 1: base_system_mm_interconnect_0_avalon_st_adapter_004 File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_avalon_st_adapter_004.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv
    Info (12023): Found entity 1: base_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: base_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: base_system_mm_interconnect_0_cmd_demux File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: base_system_mm_interconnect_0_cmd_demux_001 File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_demux_002.sv
    Info (12023): Found entity 1: base_system_mm_interconnect_0_cmd_demux_002 File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: base_system_mm_interconnect_0_cmd_mux File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_mux_004.sv
    Info (12023): Found entity 1: base_system_mm_interconnect_0_cmd_mux_004 File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_mux_004.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_mux_005.sv
    Info (12023): Found entity 1: base_system_mm_interconnect_0_cmd_mux_005 File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_mux_005.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: base_system_mm_interconnect_0_router_default_decode File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: base_system_mm_interconnect_0_router File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: base_system_mm_interconnect_0_router_001_default_decode File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: base_system_mm_interconnect_0_router_001 File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: base_system_mm_interconnect_0_router_002_default_decode File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: base_system_mm_interconnect_0_router_002 File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: base_system_mm_interconnect_0_router_005_default_decode File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_005.sv Line: 45
    Info (12023): Found entity 2: base_system_mm_interconnect_0_router_005 File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_005.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_router_009.sv
    Info (12023): Found entity 1: base_system_mm_interconnect_0_router_009_default_decode File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_009.sv Line: 45
    Info (12023): Found entity 2: base_system_mm_interconnect_0_router_009 File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_009.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_router_010.sv
    Info (12023): Found entity 1: base_system_mm_interconnect_0_router_010_default_decode File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_010.sv Line: 45
    Info (12023): Found entity 2: base_system_mm_interconnect_0_router_010 File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_010.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: base_system_mm_interconnect_0_rsp_demux File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_demux_004.sv
    Info (12023): Found entity 1: base_system_mm_interconnect_0_rsp_demux_004 File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_demux_004.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: base_system_mm_interconnect_0_rsp_mux File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: base_system_mm_interconnect_0_rsp_mux_001 File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_mux_002.sv
    Info (12023): Found entity 1: base_system_mm_interconnect_0_rsp_mux_002 File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_nios2_gen2_0.v
    Info (12023): Found entity 1: base_system_nios2_gen2_0 File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0.v Line: 9
Info (12021): Found 23 design units, including 23 entities, in source file db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: base_system_nios2_gen2_0_cpu_ic_data_module File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: base_system_nios2_gen2_0_cpu_ic_tag_module File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v Line: 89
    Info (12023): Found entity 3: base_system_nios2_gen2_0_cpu_register_bank_a_module File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v Line: 158
    Info (12023): Found entity 4: base_system_nios2_gen2_0_cpu_register_bank_b_module File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v Line: 224
    Info (12023): Found entity 5: base_system_nios2_gen2_0_cpu_nios2_oci_debug File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v Line: 290
    Info (12023): Found entity 6: base_system_nios2_gen2_0_cpu_nios2_oci_break File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v Line: 436
    Info (12023): Found entity 7: base_system_nios2_gen2_0_cpu_nios2_oci_xbrk File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v Line: 729
    Info (12023): Found entity 8: base_system_nios2_gen2_0_cpu_nios2_oci_dbrk File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v Line: 990
    Info (12023): Found entity 9: base_system_nios2_gen2_0_cpu_nios2_oci_itrace File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v Line: 1179
    Info (12023): Found entity 10: base_system_nios2_gen2_0_cpu_nios2_oci_td_mode File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v Line: 1362
    Info (12023): Found entity 11: base_system_nios2_gen2_0_cpu_nios2_oci_dtrace File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v Line: 1430
    Info (12023): Found entity 12: base_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v Line: 1512
    Info (12023): Found entity 13: base_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v Line: 1584
    Info (12023): Found entity 14: base_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v Line: 1627
    Info (12023): Found entity 15: base_system_nios2_gen2_0_cpu_nios2_oci_fifo File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v Line: 1674
    Info (12023): Found entity 16: base_system_nios2_gen2_0_cpu_nios2_oci_pib File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v Line: 2160
    Info (12023): Found entity 17: base_system_nios2_gen2_0_cpu_nios2_oci_im File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v Line: 2183
    Info (12023): Found entity 18: base_system_nios2_gen2_0_cpu_nios2_performance_monitors File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v Line: 2253
    Info (12023): Found entity 19: base_system_nios2_gen2_0_cpu_nios2_avalon_reg File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v Line: 2270
    Info (12023): Found entity 20: base_system_nios2_gen2_0_cpu_ociram_sp_ram_module File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v Line: 2363
    Info (12023): Found entity 21: base_system_nios2_gen2_0_cpu_nios2_ocimem File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v Line: 2428
    Info (12023): Found entity 22: base_system_nios2_gen2_0_cpu_nios2_oci File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v Line: 2609
    Info (12023): Found entity 23: base_system_nios2_gen2_0_cpu File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v Line: 3154
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: base_system_nios2_gen2_0_cpu_debug_slave_sysclk File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: base_system_nios2_gen2_0_cpu_debug_slave_tck File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: base_system_nios2_gen2_0_cpu_debug_slave_wrapper File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_mult_cell.v
    Info (12023): Found entity 1: base_system_nios2_gen2_0_cpu_mult_cell File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: base_system_nios2_gen2_0_cpu_test_bench File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_pio_0.v
    Info (12023): Found entity 1: base_system_pio_0 File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_pio_0.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/base_system/submodules/base_system_sdram_ctrl.v
    Info (12023): Found entity 1: base_system_sdram_ctrl_input_efifo_module File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_sdram_ctrl.v Line: 21
    Info (12023): Found entity 2: base_system_sdram_ctrl File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_sdram_ctrl.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_sysid.v
    Info (12023): Found entity 1: base_system_sysid File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_sysid.v Line: 34
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/base_system/submodules/cam_dma_behaviour.vhdl
    Info (12022): Found design unit 1: cam_dma-MSE File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/cam_dma_behaviour.vhdl Line: 1
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/base_system/submodules/cam_dma_ctrl_behaviour.vhdl
    Info (12022): Found design unit 1: cam_dma_ctrl-MSE File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/cam_dma_ctrl_behaviour.vhdl Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/cam_dma_ctrl_entity.vhdl
    Info (12023): Found entity 1: cam_dma_ctrl File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/cam_dma_ctrl_entity.vhdl Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/cam_dma_entity.vhdl
    Info (12023): Found entity 1: cam_dma File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/cam_dma_entity.vhdl Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/base_system/submodules/delay_line_behavior.vhdl
    Info (12022): Found design unit 1: delay_line-general File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/delay_line_behavior.vhdl Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/delay_line_entity.vhdl
    Info (12023): Found entity 1: delay_line File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/delay_line_entity.vhdl Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/base_system/submodules/dma_controller_behavior.vhdl
    Info (12022): Found design unit 1: dma_controller_lcd-MSE File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/dma_controller_behavior.vhdl Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/dma_controller_entity.vhdl
    Info (12023): Found entity 1: dma_controller_lcd File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/dma_controller_entity.vhdl Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/base_system/submodules/frame_interpreter_behavior.vhdl
    Info (12022): Found design unit 1: frame_interpreter-MSE File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/frame_interpreter_behavior.vhdl Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/frame_interpreter_entity.vhdl
    Info (12023): Found entity 1: frame_interpreter File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/frame_interpreter_entity.vhdl Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/base_system/submodules/i2c_autodetect_behavior.vhdl
    Info (12022): Found design unit 1: i2c_autodetect-simple File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_autodetect_behavior.vhdl Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/i2c_autodetect_entity.vhdl
    Info (12023): Found entity 1: i2c_autodetect File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_autodetect_entity.vhdl Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/base_system/submodules/i2c_avalon_slave_behavior.vhdl
    Info (12022): Found design unit 1: i2c_core-simple File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_avalon_slave_behavior.vhdl Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/i2c_avalon_slave_entity.vhdl
    Info (12023): Found entity 1: i2c_core File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_avalon_slave_entity.vhdl Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl
    Info (12022): Found design unit 1: i2c_cntrl-simple File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/i2c_cntrl_entity.vhdl
    Info (12023): Found entity 1: i2c_cntrl File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_entity.vhdl Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/base_system/submodules/i2c_data_behavior.vhdl
    Info (12022): Found design unit 1: i2c_data-simple File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_data_behavior.vhdl Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/i2c_data_entity.vhdl
    Info (12023): Found entity 1: i2c_data File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_data_entity.vhdl Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/base_system/submodules/i2c_start_stop_behavior.vhdl
    Info (12022): Found design unit 1: i2c_start_stop-simple File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_start_stop_behavior.vhdl Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/i2c_start_stop_entity.vhdl
    Info (12023): Found entity 1: i2c_start_stop File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_start_stop_entity.vhdl Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/base_system/submodules/lcd_dma_behavior.vhdl
    Info (12022): Found design unit 1: lcd_dma-MSE File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/lcd_dma_behavior.vhdl Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/lcd_dma_entity.vhdl
    Info (12023): Found entity 1: lcd_dma File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/lcd_dma_entity.vhdl Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/base_system/submodules/pixel_formatter_behavior.vhdl
    Info (12022): Found design unit 1: pixel_formatter-MSE File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/pixel_formatter_behavior.vhdl Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/pixel_formatter_entity.vhdl
    Info (12023): Found entity 1: pixel_formatter File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/pixel_formatter_entity.vhdl Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/base_system/submodules/pixel_interface_behavior.vhdl
    Info (12022): Found design unit 1: pixel_interface-MSE File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/pixel_interface_behavior.vhdl Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/pixel_interface_entity.vhdl
    Info (12023): Found entity 1: pixel_interface File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/pixel_interface_entity.vhdl Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/base_system/submodules/send_receive_if_behavior.vhdl
    Info (12022): Found design unit 1: SendReceiveInterface-MSE File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/send_receive_if_behavior.vhdl Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/send_receive_if_entity.vhdl
    Info (12023): Found entity 1: SendReceiveInterface File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/send_receive_if_entity.vhdl Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/base_system/submodules/synchroflop_behavior.vhdl
    Info (12022): Found design unit 1: synchro_flop-behave File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/synchroflop_behavior.vhdl Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/synchroflop_entity.vhdl
    Info (12023): Found entity 1: synchro_flop File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/synchroflop_entity.vhdl Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/base_system/submodules/vga_behavior.vhdl
    Info (12022): Found design unit 1: vga_controller-testbench File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/vga_behavior.vhdl Line: 1
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/base_system/submodules/vga_dma_behavior.vhdl
    Info (12022): Found design unit 1: vga_dma-MSE File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/vga_dma_behavior.vhdl Line: 1
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/base_system/submodules/vga_dma_cntrl_behavior.vhdl
    Info (12022): Found design unit 1: vga_dma_cntrl-MSE File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/vga_dma_cntrl_behavior.vhdl Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/vga_dma_cntrl_entity.vhdl
    Info (12023): Found entity 1: vga_dma_cntrl File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/vga_dma_cntrl_entity.vhdl Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/vga_dma_entity.vhdl
    Info (12023): Found entity 1: vga_dma File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/vga_dma_entity.vhdl Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/vga_entity.vhdl
    Info (12023): Found entity 1: vga_controller File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/vga_entity.vhdl Line: 5
Warning (10037): Verilog HDL or VHDL warning at base_system_sdram_ctrl.v(318): conditional expression evaluates to a constant File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_sdram_ctrl.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at base_system_sdram_ctrl.v(328): conditional expression evaluates to a constant File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_sdram_ctrl.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at base_system_sdram_ctrl.v(338): conditional expression evaluates to a constant File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_sdram_ctrl.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at base_system_sdram_ctrl.v(682): conditional expression evaluates to a constant File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_sdram_ctrl.v Line: 682
Warning (12125): Using design file mse_demo.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mse_demo
Info (12127): Elaborating entity "mse_demo" for the top level hierarchy
Info (12128): Elaborating entity "base_system" for hierarchy "base_system:inst"
Info (12128): Elaborating entity "base_system_ProfileTimer" for hierarchy "base_system:inst|base_system_ProfileTimer:profiletimer" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/base_system.v Line: 163
Info (12128): Elaborating entity "base_system_altpll_0" for hierarchy "base_system:inst|base_system_altpll_0:altpll_0" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/base_system.v Line: 201
Info (12128): Elaborating entity "base_system_altpll_0_stdsync_sv6" for hierarchy "base_system:inst|base_system_altpll_0:altpll_0|base_system_altpll_0_stdsync_sv6:stdsync2" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v Line: 300
Info (12128): Elaborating entity "base_system_altpll_0_dffpipe_l2c" for hierarchy "base_system:inst|base_system_altpll_0:altpll_0|base_system_altpll_0_stdsync_sv6:stdsync2|base_system_altpll_0_dffpipe_l2c:dffpipe3" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v Line: 116
Info (12128): Elaborating entity "base_system_altpll_0_altpll_gau2" for hierarchy "base_system:inst|base_system_altpll_0:altpll_0|base_system_altpll_0_altpll_gau2:sd1" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v Line: 306
Info (12128): Elaborating entity "cam_dma" for hierarchy "base_system:inst|cam_dma:cam_ctrl" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/base_system.v Line: 223
Warning (10492): VHDL Process Statement warning at cam_dma_behaviour.vhdl(112): signal "s_frame_rate" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/cam_dma_behaviour.vhdl Line: 112
Warning (10492): VHDL Process Statement warning at cam_dma_behaviour.vhdl(116): signal "s_irq_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/cam_dma_behaviour.vhdl Line: 116
Info (12128): Elaborating entity "frame_interpreter" for hierarchy "base_system:inst|cam_dma:cam_ctrl|frame_interpreter:profile" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/cam_dma_behaviour.vhdl Line: 265
Info (12128): Elaborating entity "synchro_flop" for hierarchy "base_system:inst|cam_dma:cam_ctrl|frame_interpreter:profile|synchro_flop:sync_line" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/frame_interpreter_behavior.vhdl Line: 209
Info (12128): Elaborating entity "pixel_interface" for hierarchy "base_system:inst|cam_dma:cam_ctrl|pixel_interface:pxlif" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/cam_dma_behaviour.vhdl Line: 280
Info (12128): Elaborating entity "cam_dma_ctrl" for hierarchy "base_system:inst|cam_dma:cam_ctrl|cam_dma_ctrl:dma" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/cam_dma_behaviour.vhdl Line: 292
Warning (10036): Verilog HDL or VHDL warning at cam_dma_ctrl_behaviour.vhdl(11): object "s_streaming_active" assigned a value but never read File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/cam_dma_ctrl_behaviour.vhdl Line: 11
Warning (10492): VHDL Process Statement warning at cam_dma_ctrl_behaviour.vhdl(131): signal "s_streaming_mode_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/cam_dma_ctrl_behaviour.vhdl Line: 131
Info (12128): Elaborating entity "i2c_core" for hierarchy "base_system:inst|i2c_core:i2c_ctrl" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/base_system.v Line: 237
Info (12128): Elaborating entity "i2c_autodetect" for hierarchy "base_system:inst|i2c_core:i2c_ctrl|i2c_autodetect:autodetection" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_avalon_slave_behavior.vhdl Line: 195
Info (12128): Elaborating entity "i2c_cntrl" for hierarchy "base_system:inst|i2c_core:i2c_ctrl|i2c_cntrl:core" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_avalon_slave_behavior.vhdl Line: 207
Warning (10492): VHDL Process Statement warning at i2c_cntrl_behavior.vhdl(109): signal "short_tran" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl Line: 109
Warning (10492): VHDL Process Statement warning at i2c_cntrl_behavior.vhdl(122): signal "two_phase" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl Line: 122
Warning (10492): VHDL Process Statement warning at i2c_cntrl_behavior.vhdl(123): signal "device_id" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl Line: 123
Warning (10492): VHDL Process Statement warning at i2c_cntrl_behavior.vhdl(125): signal "short_tran" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl Line: 125
Warning (10492): VHDL Process Statement warning at i2c_cntrl_behavior.vhdl(215): signal "device_id" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl Line: 215
Warning (10492): VHDL Process Statement warning at i2c_cntrl_behavior.vhdl(218): signal "address" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl Line: 218
Warning (10492): VHDL Process Statement warning at i2c_cntrl_behavior.vhdl(220): signal "address" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl Line: 220
Warning (10492): VHDL Process Statement warning at i2c_cntrl_behavior.vhdl(221): signal "device_id" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl Line: 221
Warning (10492): VHDL Process Statement warning at i2c_cntrl_behavior.vhdl(224): signal "data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl Line: 224
Warning (10492): VHDL Process Statement warning at i2c_cntrl_behavior.vhdl(226): signal "data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl Line: 226
Warning (10492): VHDL Process Statement warning at i2c_cntrl_behavior.vhdl(229): signal "device_id" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl Line: 229
Info (12128): Elaborating entity "i2c_start_stop" for hierarchy "base_system:inst|i2c_core:i2c_ctrl|i2c_cntrl:core|i2c_start_stop:start_stop_gen" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl Line: 274
Info (12128): Elaborating entity "i2c_data" for hierarchy "base_system:inst|i2c_core:i2c_ctrl|i2c_cntrl:core|i2c_data:data_gen" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl Line: 284
Info (12128): Elaborating entity "base_system_jtag_uart" for hierarchy "base_system:inst|base_system_jtag_uart:jtag_uart" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/base_system.v Line: 250
Info (12128): Elaborating entity "base_system_jtag_uart_scfifo_w" for hierarchy "base_system:inst|base_system_jtag_uart:jtag_uart|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "base_system:inst|base_system_jtag_uart:jtag_uart|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w|scfifo:wfifo" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "base_system:inst|base_system_jtag_uart:jtag_uart|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w|scfifo:wfifo" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "base_system:inst|base_system_jtag_uart:jtag_uart|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/scfifo_jr21.tdf Line: 24
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "base_system:inst|base_system_jtag_uart:jtag_uart|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/a_dpfifo_l011.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "base_system:inst|base_system_jtag_uart:jtag_uart|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/scfifo_jr21.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "base_system:inst|base_system_jtag_uart:jtag_uart|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/a_dpfifo_l011.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/cntr_do7.tdf Line: 25
Info (12128): Elaborating entity "cntr_do7" for hierarchy "base_system:inst|base_system_jtag_uart:jtag_uart|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/altsyncram_nio1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "base_system:inst|base_system_jtag_uart:jtag_uart|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/cntr_1ob.tdf Line: 25
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "base_system:inst|base_system_jtag_uart:jtag_uart|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/a_dpfifo_l011.tdf Line: 44
Info (12128): Elaborating entity "base_system_jtag_uart_scfifo_r" for hierarchy "base_system:inst|base_system_jtag_uart:jtag_uart|base_system_jtag_uart_scfifo_r:the_base_system_jtag_uart_scfifo_r" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "base_system:inst|base_system_jtag_uart:jtag_uart|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "base_system:inst|base_system_jtag_uart:jtag_uart|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "base_system:inst|base_system_jtag_uart:jtag_uart|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic" with the following parameter: File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "base_system:inst|base_system_jtag_uart:jtag_uart|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "base_system:inst|base_system_jtag_uart:jtag_uart|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "lcd_dma" for hierarchy "base_system:inst|lcd_dma:lcd_ctrl" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/base_system.v Line: 276
Warning (10492): VHDL Process Statement warning at lcd_dma_behavior.vhdl(124): signal "s_irq_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/lcd_dma_behavior.vhdl Line: 124
Warning (10492): VHDL Process Statement warning at lcd_dma_behavior.vhdl(125): signal "s_DMA_busy" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/lcd_dma_behavior.vhdl Line: 125
Warning (10492): VHDL Process Statement warning at lcd_dma_behavior.vhdl(127): signal "s_LCD_data_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/lcd_dma_behavior.vhdl Line: 127
Warning (10492): VHDL Process Statement warning at lcd_dma_behavior.vhdl(131): signal "s_ImageXSize_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/lcd_dma_behavior.vhdl Line: 131
Info (12128): Elaborating entity "SendReceiveInterface" for hierarchy "base_system:inst|lcd_dma:lcd_ctrl|SendReceiveInterface:interface" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/lcd_dma_behavior.vhdl Line: 323
Warning (10492): VHDL Process Statement warning at send_receive_if_behavior.vhdl(163): signal "s_current_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/send_receive_if_behavior.vhdl Line: 163
Warning (10492): VHDL Process Statement warning at send_receive_if_behavior.vhdl(205): signal "s_current_reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/send_receive_if_behavior.vhdl Line: 205
Info (12128): Elaborating entity "dma_controller_lcd" for hierarchy "base_system:inst|lcd_dma:lcd_ctrl|dma_controller_lcd:dma" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/lcd_dma_behavior.vhdl Line: 342
Info (12128): Elaborating entity "pixel_formatter" for hierarchy "base_system:inst|lcd_dma:lcd_ctrl|pixel_formatter:formatter" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/lcd_dma_behavior.vhdl Line: 360
Warning (10492): VHDL Process Statement warning at pixel_formatter_behavior.vhdl(157): signal "s_pixel_counter_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/pixel_formatter_behavior.vhdl Line: 157
Warning (10492): VHDL Process Statement warning at pixel_formatter_behavior.vhdl(165): signal "s_pixel_counter_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/pixel_formatter_behavior.vhdl Line: 165
Warning (10492): VHDL Process Statement warning at pixel_formatter_behavior.vhdl(173): signal "s_pixel_counter_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/pixel_formatter_behavior.vhdl Line: 173
Warning (10492): VHDL Process Statement warning at pixel_formatter_behavior.vhdl(181): signal "s_pixel_counter_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/pixel_formatter_behavior.vhdl Line: 181
Warning (10492): VHDL Process Statement warning at pixel_formatter_behavior.vhdl(189): signal "s_pixel_counter_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/pixel_formatter_behavior.vhdl Line: 189
Warning (10492): VHDL Process Statement warning at pixel_formatter_behavior.vhdl(197): signal "s_pixel_counter_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/pixel_formatter_behavior.vhdl Line: 197
Info (12128): Elaborating entity "base_system_nios2_gen2_0" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/base_system.v Line: 307
Info (12128): Elaborating entity "base_system_nios2_gen2_0_cpu" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0.v Line: 69
Info (12128): Elaborating entity "base_system_nios2_gen2_0_cpu_test_bench" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_test_bench:the_base_system_nios2_gen2_0_cpu_test_bench" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v Line: 5410
Info (12128): Elaborating entity "base_system_nios2_gen2_0_cpu_ic_data_module" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_ic_data_module:base_system_nios2_gen2_0_cpu_ic_data" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v Line: 6412
Info (12128): Elaborating entity "altsyncram" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_ic_data_module:base_system_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf
    Info (12023): Found entity 1: altsyncram_cjd1 File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/altsyncram_cjd1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_cjd1" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_ic_data_module:base_system_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "base_system_nios2_gen2_0_cpu_ic_tag_module" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_ic_tag_module:base_system_nios2_gen2_0_cpu_ic_tag" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v Line: 6478
Info (12128): Elaborating entity "altsyncram" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_ic_tag_module:base_system_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v Line: 129
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5ad1.tdf
    Info (12023): Found entity 1: altsyncram_5ad1 File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/altsyncram_5ad1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_5ad1" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_ic_tag_module:base_system_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_5ad1:auto_generated" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "base_system_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_register_bank_a_module:base_system_nios2_gen2_0_cpu_register_bank_a" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v Line: 7490
Info (12128): Elaborating entity "altsyncram" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_register_bank_a_module:base_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v Line: 195
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf
    Info (12023): Found entity 1: altsyncram_fic1 File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/altsyncram_fic1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_fic1" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_register_bank_a_module:base_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "base_system_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_register_bank_b_module:base_system_nios2_gen2_0_cpu_register_bank_b" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v Line: 7508
Info (12128): Elaborating entity "base_system_nios2_gen2_0_cpu_mult_cell" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v Line: 8093
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_mult_cell.v Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v
    Info (12023): Found entity 1: altera_mult_add_vkp2 File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/altera_mult_add_vkp2.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_vkp2" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/altera_mult_add_vkp2.v Line: 116
Info (12128): Elaborating entity "ama_register_function" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "base_system_nios2_gen2_0_cpu_nios2_oci" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v Line: 8553
Info (12128): Elaborating entity "base_system_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_oci_debug:the_base_system_nios2_gen2_0_cpu_nios2_oci_debug" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v Line: 2826
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_oci_debug:the_base_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v Line: 360
Info (12128): Elaborating entity "base_system_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_oci_break:the_base_system_nios2_gen2_0_cpu_nios2_oci_break" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v Line: 2856
Info (12128): Elaborating entity "base_system_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_base_system_nios2_gen2_0_cpu_nios2_oci_xbrk" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v Line: 2879
Info (12128): Elaborating entity "base_system_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_base_system_nios2_gen2_0_cpu_nios2_oci_dbrk" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v Line: 2906
Info (12128): Elaborating entity "base_system_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_base_system_nios2_gen2_0_cpu_nios2_oci_itrace" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v Line: 2944
Info (12128): Elaborating entity "base_system_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_base_system_nios2_gen2_0_cpu_nios2_oci_dtrace" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v Line: 2959
Info (12128): Elaborating entity "base_system_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_base_system_nios2_gen2_0_cpu_nios2_oci_dtrace|base_system_nios2_gen2_0_cpu_nios2_oci_td_mode:base_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v Line: 1480
Info (12128): Elaborating entity "base_system_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_base_system_nios2_gen2_0_cpu_nios2_oci_fifo" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v Line: 2974
Info (12128): Elaborating entity "base_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_base_system_nios2_gen2_0_cpu_nios2_oci_fifo|base_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_base_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v Line: 1793
Info (12128): Elaborating entity "base_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_base_system_nios2_gen2_0_cpu_nios2_oci_fifo|base_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_base_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v Line: 1802
Info (12128): Elaborating entity "base_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_base_system_nios2_gen2_0_cpu_nios2_oci_fifo|base_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_base_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v Line: 1811
Info (12128): Elaborating entity "base_system_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_oci_pib:the_base_system_nios2_gen2_0_cpu_nios2_oci_pib" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v Line: 2979
Info (12128): Elaborating entity "base_system_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_oci_im:the_base_system_nios2_gen2_0_cpu_nios2_oci_im" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v Line: 2993
Info (12128): Elaborating entity "base_system_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v Line: 3012
Info (12128): Elaborating entity "base_system_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_ocimem:the_base_system_nios2_gen2_0_cpu_nios2_ocimem" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v Line: 3032
Info (12128): Elaborating entity "base_system_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_ocimem:the_base_system_nios2_gen2_0_cpu_nios2_ocimem|base_system_nios2_gen2_0_cpu_ociram_sp_ram_module:base_system_nios2_gen2_0_cpu_ociram_sp_ram" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v Line: 2579
Info (12128): Elaborating entity "altsyncram" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_ocimem:the_base_system_nios2_gen2_0_cpu_nios2_ocimem|base_system_nios2_gen2_0_cpu_ociram_sp_ram_module:base_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v Line: 2403
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/altsyncram_ac71.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_ocimem:the_base_system_nios2_gen2_0_cpu_nios2_ocimem|base_system_nios2_gen2_0_cpu_ociram_sp_ram_module:base_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "base_system_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v Line: 3134
Info (12128): Elaborating entity "base_system_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper|base_system_nios2_gen2_0_cpu_debug_slave_tck:the_base_system_nios2_gen2_0_cpu_debug_slave_tck" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "base_system_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper|base_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_base_system_nios2_gen2_0_cpu_debug_slave_sysclk" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:base_system_nios2_gen2_0_cpu_debug_slave_phy" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:base_system_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:base_system_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:base_system_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "base_system_pio_0" for hierarchy "base_system:inst|base_system_pio_0:pio_0" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/base_system.v Line: 315
Info (12128): Elaborating entity "base_system_sdram_ctrl" for hierarchy "base_system:inst|base_system_sdram_ctrl:sdram_ctrl" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/base_system.v Line: 338
Info (12128): Elaborating entity "base_system_sdram_ctrl_input_efifo_module" for hierarchy "base_system:inst|base_system_sdram_ctrl:sdram_ctrl|base_system_sdram_ctrl_input_efifo_module:the_base_system_sdram_ctrl_input_efifo_module" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_sdram_ctrl.v Line: 298
Info (12128): Elaborating entity "base_system_sysid" for hierarchy "base_system:inst|base_system_sysid:sysid" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/base_system.v Line: 345
Info (12128): Elaborating entity "vga_dma" for hierarchy "base_system:inst|vga_dma:vga_dma_0" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/base_system.v Line: 366
Info (12128): Elaborating entity "vga_dma_cntrl" for hierarchy "base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/vga_dma_behavior.vhdl Line: 113
Warning (10492): VHDL Process Statement warning at vga_dma_cntrl_behavior.vhdl(52): signal "s_del_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/vga_dma_cntrl_behavior.vhdl Line: 52
Warning (10492): VHDL Process Statement warning at vga_dma_cntrl_behavior.vhdl(56): signal "s_del_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/vga_dma_cntrl_behavior.vhdl Line: 56
Info (12128): Elaborating entity "vga_controller" for hierarchy "base_system:inst|vga_dma:vga_dma_0|vga_controller:vga" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/vga_dma_behavior.vhdl Line: 132
Warning (10492): VHDL Process Statement warning at vga_behavior.vhdl(142): signal "s_PixelIndex" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/vga_behavior.vhdl Line: 142
Warning (10492): VHDL Process Statement warning at vga_behavior.vhdl(143): signal "s_PixelIndex" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/vga_behavior.vhdl Line: 143
Warning (10492): VHDL Process Statement warning at vga_behavior.vhdl(144): signal "s_pixel_down_counter_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/vga_behavior.vhdl Line: 144
Warning (10492): VHDL Process Statement warning at vga_behavior.vhdl(145): signal "s_pixel_down_counter_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/vga_behavior.vhdl Line: 145
Info (12128): Elaborating entity "delay_line" for hierarchy "base_system:inst|vga_dma:vga_dma_0|vga_controller:vga|delay_line:hsync_del" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/vga_behavior.vhdl Line: 113
Info (12128): Elaborating entity "base_system_mm_interconnect_0" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/base_system.v Line: 469
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v Line: 1175
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v Line: 1235
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lcd_ctrl_master_translator" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v Line: 1295
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cam_ctrl_master_translator" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v Line: 1355
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_dma_0_master_translator" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v Line: 1415
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v Line: 1479
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v Line: 1543
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v Line: 1607
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v Line: 1671
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_ctrl_s1_translator" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v Line: 1735
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v Line: 1799
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:systimer_s1_translator" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v Line: 1863
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_ctrl_slave_translator" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v Line: 1991
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_ctrl_slave_translator" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v Line: 2055
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cam_ctrl_slave_translator" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v Line: 2119
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v Line: 2264
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v Line: 2345
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcd_ctrl_master_agent" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v Line: 2426
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cam_ctrl_master_agent" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v Line: 2507
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:vga_dma_0_master_agent" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v Line: 2588
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v Line: 2672
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v Line: 2713
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v Line: 3129
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v Line: 3213
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_ctrl_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v Line: 3254
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rdata_fifo" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v Line: 3295
Info (12128): Elaborating entity "base_system_mm_interconnect_0_router" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router:router" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v Line: 4186
Info (12128): Elaborating entity "base_system_mm_interconnect_0_router_default_decode" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router:router|base_system_mm_interconnect_0_router_default_decode:the_default_decode" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router.sv Line: 197
Info (12128): Elaborating entity "base_system_mm_interconnect_0_router_001" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_001:router_001" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v Line: 4202
Info (12128): Elaborating entity "base_system_mm_interconnect_0_router_001_default_decode" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_001:router_001|base_system_mm_interconnect_0_router_001_default_decode:the_default_decode" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_001.sv Line: 188
Info (12128): Elaborating entity "base_system_mm_interconnect_0_router_002" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_002:router_002" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v Line: 4218
Info (12128): Elaborating entity "base_system_mm_interconnect_0_router_002_default_decode" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_002:router_002|base_system_mm_interconnect_0_router_002_default_decode:the_default_decode" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_002.sv Line: 174
Info (12128): Elaborating entity "base_system_mm_interconnect_0_router_005" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_005:router_005" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v Line: 4266
Info (12128): Elaborating entity "base_system_mm_interconnect_0_router_005_default_decode" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_005:router_005|base_system_mm_interconnect_0_router_005_default_decode:the_default_decode" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_005.sv Line: 178
Info (12128): Elaborating entity "base_system_mm_interconnect_0_router_009" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_009:router_009" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v Line: 4330
Info (12128): Elaborating entity "base_system_mm_interconnect_0_router_009_default_decode" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_009:router_009|base_system_mm_interconnect_0_router_009_default_decode:the_default_decode" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_009.sv Line: 180
Info (12128): Elaborating entity "base_system_mm_interconnect_0_router_010" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_010:router_010" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v Line: 4346
Info (12128): Elaborating entity "base_system_mm_interconnect_0_router_010_default_decode" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_router_010:router_010|base_system_mm_interconnect_0_router_010_default_decode:the_default_decode" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_010.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v Line: 4492
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v Line: 4542
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter.sv Line: 181
Warning (10230): Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 12 to match size of target (6) File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 794
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v Line: 4742
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter.sv Line: 181
Warning (10230): Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 12 to match size of target (6) File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 794
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "base_system_mm_interconnect_0_cmd_demux" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_demux:cmd_demux" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v Line: 4825
Info (12128): Elaborating entity "base_system_mm_interconnect_0_cmd_demux_001" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v Line: 4866
Info (12128): Elaborating entity "base_system_mm_interconnect_0_cmd_demux_002" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v Line: 4883
Info (12128): Elaborating entity "base_system_mm_interconnect_0_cmd_mux" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux:cmd_mux" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v Line: 4940
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "base_system_mm_interconnect_0_cmd_mux_004" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v Line: 5050
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_mux_004.sv Line: 329
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "base_system_mm_interconnect_0_cmd_mux_005" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v Line: 5067
Info (12128): Elaborating entity "base_system_mm_interconnect_0_rsp_demux" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_rsp_demux:rsp_demux" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v Line: 5192
Info (12128): Elaborating entity "base_system_mm_interconnect_0_rsp_demux_004" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_rsp_demux_004:rsp_demux_004" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v Line: 5302
Info (12128): Elaborating entity "base_system_mm_interconnect_0_rsp_mux" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_rsp_mux:rsp_mux" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v Line: 5504
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_mux.sv Line: 470
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "base_system_mm_interconnect_0_rsp_mux_001" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v Line: 5545
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_mux_001.sv Line: 358
Info (12128): Elaborating entity "base_system_mm_interconnect_0_rsp_mux_002" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v Line: 5562
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v Line: 5662
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_cmd_width_adapter" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v Line: 5728
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v Line: 5762
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "base_system_mm_interconnect_0_avalon_st_adapter" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v Line: 5893
Info (12128): Elaborating entity "base_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|base_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "base_system_mm_interconnect_0_avalon_st_adapter_004" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v Line: 6009
Info (12128): Elaborating entity "base_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" for hierarchy "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|base_system_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004|base_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_avalon_st_adapter_004.v Line: 200
Info (12128): Elaborating entity "base_system_irq_mapper" for hierarchy "base_system:inst|base_system_irq_mapper:irq_mapper" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/base_system.v Line: 481
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "base_system:inst|altera_reset_controller:rst_controller" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/base_system.v Line: 544
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "base_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "base_system:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "base_system:inst|altera_reset_controller:rst_controller_001" File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/base_system.v Line: 607
Warning (12020): Port "jdo" on the entity instantiation of "the_base_system_nios2_gen2_0_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v Line: 2944
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.11.12.18:26:53 Progress: Loading sld54f7fabf/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld54f7fabf/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/sld54f7fabf/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (276027): Inferred dual-clock RAM node "base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|s_line_buffer_1_memory_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|s_line_buffer_2_memory_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "base_system:inst|cam_dma:cam_ctrl|pixel_interface:pxlif|s_line_buffer_2_memory_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "base_system:inst|cam_dma:cam_ctrl|pixel_interface:pxlif|s_line_buffer_1_memory_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/altera_avalon_sc_fifo.v Line: 108
Info (19000): Inferred 6 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|s_line_buffer_1_memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|s_line_buffer_2_memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "base_system:inst|lcd_dma:lcd_ctrl|dma_controller_lcd:dma|fifo_memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "base_system:inst|i2c_core:i2c_ctrl|i2c_autodetect:autodetection|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 7
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "base_system:inst|cam_dma:cam_ctrl|pixel_interface:pxlif|s_line_buffer_2_memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "base_system:inst|cam_dma:cam_ctrl|pixel_interface:pxlif|s_line_buffer_1_memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12130): Elaborated megafunction instantiation "base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|altsyncram:s_line_buffer_1_memory_rtl_0"
Info (12133): Instantiated megafunction "base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma|altsyncram:s_line_buffer_1_memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_23d1.tdf
    Info (12023): Found entity 1: altsyncram_23d1 File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/altsyncram_23d1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "base_system:inst|lcd_dma:lcd_ctrl|dma_controller_lcd:dma|altsyncram:fifo_memory_rtl_0"
Info (12133): Instantiated megafunction "base_system:inst|lcd_dma:lcd_ctrl|dma_controller_lcd:dma|altsyncram:fifo_memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_40h1.tdf
    Info (12023): Found entity 1: altsyncram_40h1 File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/altsyncram_40h1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "base_system:inst|i2c_core:i2c_ctrl|i2c_autodetect:autodetection|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "base_system:inst|i2c_core:i2c_ctrl|i2c_autodetect:autodetection|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "7"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ud41.tdf
    Info (12023): Found entity 1: altsyncram_ud41 File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/altsyncram_ud41.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12133): Instantiated megafunction "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf
    Info (12023): Found entity 1: mult_jp01 File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/mult_jp01.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12133): Instantiated megafunction "base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_j011.tdf
    Info (12023): Found entity 1: mult_j011 File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/mult_j011.tdf Line: 28
Warning (12188): Intel FPGA IP Evaluation Mode feature is turned on for the following cores
    Warning (12190): "Nios II Processor (6AF7_00A2)" will use the Intel FPGA IP Evaluation Mode feature
Warning (265072): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature
    Warning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor
        Warning (265074): The reset input will be asserted when the evaluation time expires
Warning (265069): Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_sdram_ctrl.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SDRAM_CKE" is stuck at VCC
    Warning (13410): Pin "BLUE[4]" is stuck at GND
    Warning (13410): Pin "BLUE[3]" is stuck at GND
    Warning (13410): Pin "BLUE[2]" is stuck at GND
    Warning (13410): Pin "BLUE[1]" is stuck at GND
    Warning (13410): Pin "BLUE[0]" is stuck at GND
    Warning (13410): Pin "GREEN[3]" is stuck at GND
    Warning (13410): Pin "GREEN[2]" is stuck at GND
    Warning (13410): Pin "GREEN[1]" is stuck at GND
    Warning (13410): Pin "GREEN[0]" is stuck at GND
    Warning (13410): Pin "RED[4]" is stuck at GND
    Warning (13410): Pin "RED[3]" is stuck at GND
    Warning (13410): Pin "RED[2]" is stuck at GND
    Warning (13410): Pin "RED[1]" is stuck at GND
    Warning (13410): Pin "RED[0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 720 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (13000): Registers with preset signals will power-up high File: /home/deremos/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/mse_demo.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CAM_D[1]"
    Warning (15610): No output dependent on input pin "CAM_D[0]"
Info (21057): Implemented 9423 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 26 input pins
    Info (21059): Implemented 66 output pins
    Info (21060): Implemented 33 bidirectional pins
    Info (21061): Implemented 8958 logic cells
    Info (21064): Implemented 332 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 75 warnings
    Info: Peak virtual memory: 1244 megabytes
    Info: Processing ended: Tue Nov 12 18:27:30 2024
    Info: Elapsed time: 00:01:45
    Info: Total CPU time (on all processors): 00:03:37


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/deremos/Documents/Master/EmbHard/embHard/labo4/mse_demo/quartus_project/mse_demo.map.smsg.


