
<!DOCTYPE html>
<html class="client-nojs" lang="en" dir="ltr">
<head>
<meta charset="UTF-8"/>
<title>Addressing mode - Wikipedia</title>
<script>document.documentElement.className="client-js";RLCONF={"wgBreakFrames":!1,"wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgRequestId":"XpZAUwpAICwAAEXUTzUAAABF","wgCSPNonce":!1,"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":!1,"wgNamespaceNumber":0,"wgPageName":"Addressing_mode","wgTitle":"Addressing mode","wgCurRevisionId":945051369,"wgRevisionId":945051369,"wgArticleId":838142,"wgIsArticle":!0,"wgIsRedirect":!1,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["CS1 maint: uses authors parameter","Articles needing additional references from May 2009","All articles needing additional references","Articles needing additional references from May 2012","Computer architecture","Machine code","Assembly languages"],"wgPageContentLanguage":"en","wgPageContentModel":
"wikitext","wgRelevantPageName":"Addressing_mode","wgRelevantArticleId":838142,"wgIsProbablyEditable":!0,"wgRelevantPageIsProbablyEditable":!0,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgMediaViewerOnClick":!0,"wgMediaViewerEnabledByDefault":!0,"wgPopupsReferencePreviews":!1,"wgPopupsConflictsWithNavPopupGadget":!1,"wgVisualEditor":{"pageLanguageCode":"en","pageLanguageDir":"ltr","pageVariantFallbacks":"en"},"wgMFDisplayWikibaseDescriptions":{"search":!0,"nearby":!0,"watchlist":!0,"tagline":!1},"wgWMESchemaEditAttemptStepOversample":!1,"wgULSCurrentAutonym":"English","wgNoticeProject":"wikipedia","wgWikibaseItemId":"Q367183","wgCentralAuthMobileDomain":!1,"wgEditSubmitButtonLabelPublish":!0};RLSTATE={"ext.globalCssJs.user.styles":"ready","site.styles":"ready","noscript":"ready","user.styles":"ready","ext.globalCssJs.user":"ready","user":"ready","user.options":"loading","ext.cite.styles":"ready","jquery.makeCollapsible.styles":"ready",
"mediawiki.toc.styles":"ready","skins.vector.styles.legacy":"ready","wikibase.client.init":"ready","ext.visualEditor.desktopArticleTarget.noscript":"ready","ext.uls.interlanguage":"ready","ext.wikimediaBadges":"ready"};RLPAGEMODULES=["ext.cite.ux-enhancements","site","mediawiki.page.startup","skins.vector.js","mediawiki.page.ready","jquery.makeCollapsible","mediawiki.toc","ext.gadget.ReferenceTooltips","ext.gadget.charinsert","ext.gadget.refToolbar","ext.gadget.extra-toolbar-buttons","ext.gadget.switcher","ext.centralauth.centralautologin","mmv.head","mmv.bootstrap.autostart","ext.popups","ext.visualEditor.desktopArticleTarget.init","ext.visualEditor.targetLoader","ext.eventLogging","ext.wikimediaEvents","ext.navigationTiming","ext.uls.compactlinks","ext.uls.interface","ext.cx.eventlogging.campaigns","ext.quicksurveys.init","ext.centralNotice.geoIP","ext.centralNotice.startUp"];</script>
<script>(RLQ=window.RLQ||[]).push(function(){mw.loader.implement("user.options@1hzgi",function($,jQuery,require,module){/*@nomin*/mw.user.tokens.set({"patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});
});});</script>
<link rel="stylesheet" href="/w/load.php?lang=en&amp;modules=ext.cite.styles%7Cext.uls.interlanguage%7Cext.visualEditor.desktopArticleTarget.noscript%7Cext.wikimediaBadges%7Cjquery.makeCollapsible.styles%7Cmediawiki.toc.styles%7Cskins.vector.styles.legacy%7Cwikibase.client.init&amp;only=styles&amp;skin=vector"/>
<script async="" src="/w/load.php?lang=en&amp;modules=startup&amp;only=scripts&amp;raw=1&amp;skin=vector"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="/w/load.php?lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector"/>
<meta name="generator" content="MediaWiki 1.35.0-wmf.27"/>
<meta name="referrer" content="origin"/>
<meta name="referrer" content="origin-when-crossorigin"/>
<meta name="referrer" content="origin-when-cross-origin"/>
<link rel="alternate" type="application/x-wiki" title="Edit this page" href="/w/index.php?title=Addressing_mode&amp;action=edit"/>
<link rel="edit" title="Edit this page" href="/w/index.php?title=Addressing_mode&amp;action=edit"/>
<link rel="apple-touch-icon" href="/static/apple-touch/wikipedia.png"/>
<link rel="shortcut icon" href="/static/favicon/wikipedia.ico"/>
<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="Wikipedia (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="//en.wikipedia.org/w/api.php?action=rsd"/>
<link rel="license" href="//creativecommons.org/licenses/by-sa/3.0/"/>
<link rel="alternate" type="application/atom+xml" title="Wikipedia Atom feed" href="/w/index.php?title=Special:RecentChanges&amp;feed=atom"/>
<link rel="canonical" href="https://en.wikipedia.org/wiki/Addressing_mode"/>
<link rel="dns-prefetch" href="//login.wikimedia.org"/>
<link rel="dns-prefetch" href="//meta.wikimedia.org" />
<!--[if lt IE 9]><script src="/w/resources/lib/html5shiv/html5shiv.js"></script><![endif]-->
</head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject mw-editable page-Addressing_mode rootpage-Addressing_mode skin-vector action-view">
<div id="mw-page-base" class="noprint"></div>
<div id="mw-head-base" class="noprint"></div>
<div id="content" class="mw-body" role="main">
	<a id="top"></a>
	<div id="siteNotice" class="mw-body-content"><!-- CentralNotice --></div>
	<div class="mw-indicators mw-body-content">
</div>

	<h1 id="firstHeading" class="firstHeading" lang="en">Addressing mode</h1>
	
	<div id="bodyContent" class="mw-body-content">
		<div id="siteSub" class="noprint">From Wikipedia, the free encyclopedia</div>
		<div id="contentSub"></div>
		
		
		<div id="jump-to-nav"></div>
		<a class="mw-jump-link" href="#mw-head">Jump to navigation</a>
		<a class="mw-jump-link" href="#p-search">Jump to search</a>
		<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div class="mw-parser-output"><table class="box-More_citations_needed plainlinks metadata ambox ambox-content ambox-Refimprove" role="presentation"><tbody><tr><td class="mbox-image"><div style="width:52px"><a href="/wiki/File:Question_book-new.svg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/50px-Question_book-new.svg.png" decoding="async" width="50" height="39" srcset="//upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/75px-Question_book-new.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/100px-Question_book-new.svg.png 2x" data-file-width="512" data-file-height="399" /></a></div></td><td class="mbox-text"><div class="mbox-text-span">This article <b>needs additional citations for <a href="/wiki/Wikipedia:Verifiability" title="Wikipedia:Verifiability">verification</a></b>.<span class="hide-when-compact"> Please help <a class="external text" href="https://en.wikipedia.org/w/index.php?title=Addressing_mode&amp;action=edit">improve this article</a> by <a href="/wiki/Help:Introduction_to_referencing_with_Wiki_Markup/1" title="Help:Introduction to referencing with Wiki Markup/1">adding citations to reliable sources</a>. Unsourced material may be challenged and removed.<br /><small><span class="plainlinks"><i>Find sources:</i>&#160;<a rel="nofollow" class="external text" href="//www.google.com/search?as_eq=wikipedia&amp;q=%22Addressing+mode%22">"Addressing mode"</a>&#160;–&#160;<a rel="nofollow" class="external text" href="//www.google.com/search?tbm=nws&amp;q=%22Addressing+mode%22+-wikipedia">news</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="//www.google.com/search?&amp;q=%22Addressing+mode%22+site:news.google.com/newspapers&amp;source=newspapers">newspapers</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="//www.google.com/search?tbs=bks:1&amp;q=%22Addressing+mode%22+-wikipedia">books</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="//scholar.google.com/scholar?q=%22Addressing+mode%22">scholar</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="https://www.jstor.org/action/doBasicSearch?Query=%22Addressing+mode%22&amp;acc=on&amp;wc=on">JSTOR</a></span></small></span>  <small class="date-container"><i>(<span class="date">May 2009</span>)</i></small><small class="hide-when-compact"><i> (<a href="/wiki/Help:Maintenance_template_removal" title="Help:Maintenance template removal">Learn how and when to remove this template message</a>)</i></small></div></td></tr></tbody></table>
<p><b>Addressing modes</b> are an aspect of the <a href="/wiki/Instruction_set_architecture" title="Instruction set architecture">instruction set architecture</a> in most <a href="/wiki/Central_processing_unit" title="Central processing unit">central processing unit</a> (CPU) designs. The various addressing modes that are defined in a given instruction set architecture define how the <a href="/wiki/Machine_code" title="Machine code">machine language</a> <a href="/wiki/Instruction_(computer_science)" class="mw-redirect" title="Instruction (computer science)">instructions</a> in that architecture identify the <a href="/wiki/Operand" title="Operand">operand</a>(s) of each instruction. An addressing mode specifies how to calculate the effective <a href="/wiki/Memory_address" title="Memory address">memory address</a> of an operand by using information held in <a href="/wiki/Processor_register" title="Processor register">registers</a> and/or constants contained within a machine instruction or elsewhere.
</p><p>In <a href="/wiki/Computer_programming" title="Computer programming">computer programming</a>, addressing modes are primarily of interest to those who write in <a href="/wiki/Assembly_language" title="Assembly language">assembly languages</a> and to <a href="/wiki/Compiler" title="Compiler">compiler</a> writers.  For a related concept see <a href="/wiki/Orthogonal_instruction_set" title="Orthogonal instruction set">orthogonal instruction set</a> which deals with the ability of any instruction to use any addressing mode.
</p>
<div id="toc" class="toc" role="navigation" aria-labelledby="mw-toc-heading"><input type="checkbox" role="button" id="toctogglecheckbox" class="toctogglecheckbox" style="display:none" /><div class="toctitle" lang="en" dir="ltr"><h2 id="mw-toc-heading">Contents</h2><span class="toctogglespan"><label class="toctogglelabel" for="toctogglecheckbox"></label></span></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#Caveats"><span class="tocnumber">1</span> <span class="toctext">Caveats</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="#Number_of_addressing_modes"><span class="tocnumber">2</span> <span class="toctext">Number of addressing modes</span></a></li>
<li class="toclevel-1 tocsection-3"><a href="#Useful_side_effect"><span class="tocnumber">3</span> <span class="toctext">Useful side effect</span></a></li>
<li class="toclevel-1 tocsection-4"><a href="#Simple_addressing_modes_for_code"><span class="tocnumber">4</span> <span class="toctext">Simple addressing modes for code</span></a>
<ul>
<li class="toclevel-2 tocsection-5"><a href="#Absolute_or_direct"><span class="tocnumber">4.1</span> <span class="toctext">Absolute or direct</span></a></li>
<li class="toclevel-2 tocsection-6"><a href="#PC-relative"><span class="tocnumber">4.2</span> <span class="toctext">PC-relative</span></a></li>
<li class="toclevel-2 tocsection-7"><a href="#Register_indirect"><span class="tocnumber">4.3</span> <span class="toctext">Register indirect</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-8"><a href="#Sequential_addressing_modes"><span class="tocnumber">5</span> <span class="toctext">Sequential addressing modes</span></a>
<ul>
<li class="toclevel-2 tocsection-9"><a href="#Sequential_execution"><span class="tocnumber">5.1</span> <span class="toctext">Sequential execution</span></a>
<ul>
<li class="toclevel-3 tocsection-10"><a href="#CPUs_that_do_not_use_sequential_execution"><span class="tocnumber">5.1.1</span> <span class="toctext">CPUs that do not use sequential execution</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-11"><a href="#Conditional_execution"><span class="tocnumber">5.2</span> <span class="toctext">Conditional execution</span></a></li>
<li class="toclevel-2 tocsection-12"><a href="#Skip"><span class="tocnumber">5.3</span> <span class="toctext">Skip</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-13"><a href="#Simple_addressing_modes_for_data"><span class="tocnumber">6</span> <span class="toctext">Simple addressing modes for data</span></a>
<ul>
<li class="toclevel-2 tocsection-14"><a href="#Register_(or_Register_Direct)"><span class="tocnumber">6.1</span> <span class="toctext">Register (or Register Direct)</span></a></li>
<li class="toclevel-2 tocsection-15"><a href="#Base_plus_offset,_and_variations"><span class="tocnumber">6.2</span> <span class="toctext">Base plus offset, and variations</span></a></li>
<li class="toclevel-2 tocsection-16"><a href="#Immediate/literal"><span class="tocnumber">6.3</span> <span class="toctext">Immediate/literal</span></a></li>
<li class="toclevel-2 tocsection-17"><a href="#Implicit"><span class="tocnumber">6.4</span> <span class="toctext">Implicit</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-18"><a href="#Other_addressing_modes_for_code_or_data"><span class="tocnumber">7</span> <span class="toctext">Other addressing modes for code or data</span></a>
<ul>
<li class="toclevel-2 tocsection-19"><a href="#Absolute/direct"><span class="tocnumber">7.1</span> <span class="toctext">Absolute/direct</span></a></li>
<li class="toclevel-2 tocsection-20"><a href="#Indexed_absolute"><span class="tocnumber">7.2</span> <span class="toctext">Indexed absolute</span></a></li>
<li class="toclevel-2 tocsection-21"><a href="#Base_plus_index"><span class="tocnumber">7.3</span> <span class="toctext">Base plus index</span></a></li>
<li class="toclevel-2 tocsection-22"><a href="#Base_plus_index_plus_offset"><span class="tocnumber">7.4</span> <span class="toctext">Base plus index plus offset</span></a></li>
<li class="toclevel-2 tocsection-23"><a href="#Scaled"><span class="tocnumber">7.5</span> <span class="toctext">Scaled</span></a></li>
<li class="toclevel-2 tocsection-24"><a href="#Register_indirect_2"><span class="tocnumber">7.6</span> <span class="toctext">Register indirect</span></a></li>
<li class="toclevel-2 tocsection-25"><a href="#Register_autoincrement_indirect"><span class="tocnumber">7.7</span> <span class="toctext">Register autoincrement indirect</span></a></li>
<li class="toclevel-2 tocsection-26"><a href="#Register_autodecrement_indirect"><span class="tocnumber">7.8</span> <span class="toctext">Register autodecrement indirect</span></a></li>
<li class="toclevel-2 tocsection-27"><a href="#Memory_indirect"><span class="tocnumber">7.9</span> <span class="toctext">Memory indirect</span></a></li>
<li class="toclevel-2 tocsection-28"><a href="#PC-relative_2"><span class="tocnumber">7.10</span> <span class="toctext">PC-relative</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-29"><a href="#Obsolete_addressing_modes"><span class="tocnumber">8</span> <span class="toctext">Obsolete addressing modes</span></a>
<ul>
<li class="toclevel-2 tocsection-30"><a href="#Multi-level_memory_indirect"><span class="tocnumber">8.1</span> <span class="toctext">Multi-level memory indirect</span></a></li>
<li class="toclevel-2 tocsection-31"><a href="#Memory-mapped_registers"><span class="tocnumber">8.2</span> <span class="toctext">Memory-mapped registers</span></a></li>
<li class="toclevel-2 tocsection-32"><a href="#Memory_indirect_and_autoincrement"><span class="tocnumber">8.3</span> <span class="toctext">Memory indirect and autoincrement</span></a></li>
<li class="toclevel-2 tocsection-33"><a href="#Zero_page"><span class="tocnumber">8.4</span> <span class="toctext">Zero page</span></a></li>
<li class="toclevel-2 tocsection-34"><a href="#Direct_page"><span class="tocnumber">8.5</span> <span class="toctext">Direct page</span></a></li>
<li class="toclevel-2 tocsection-35"><a href="#Scaled_index_with_bounds_checking"><span class="tocnumber">8.6</span> <span class="toctext">Scaled index with bounds checking</span></a></li>
<li class="toclevel-2 tocsection-36"><a href="#Indirect_to_bit_field_within_word"><span class="tocnumber">8.7</span> <span class="toctext">Indirect to bit field within word</span></a></li>
<li class="toclevel-2 tocsection-37"><a href="#Index_next_instruction"><span class="tocnumber">8.8</span> <span class="toctext">Index next instruction</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-38"><a href="#Glossary"><span class="tocnumber">9</span> <span class="toctext">Glossary</span></a></li>
<li class="toclevel-1 tocsection-39"><a href="#See_also"><span class="tocnumber">10</span> <span class="toctext">See also</span></a></li>
<li class="toclevel-1 tocsection-40"><a href="#References"><span class="tocnumber">11</span> <span class="toctext">References</span></a></li>
<li class="toclevel-1 tocsection-41"><a href="#External_links"><span class="tocnumber">12</span> <span class="toctext">External links</span></a></li>
</ul>
</div>

<h2><span class="mw-headline" id="Caveats">Caveats</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Addressing_mode&amp;action=edit&amp;section=1" title="Edit section: Caveats">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<table class="box-Unreferenced_section plainlinks metadata ambox ambox-content ambox-Unreferenced" role="presentation"><tbody><tr><td class="mbox-image"><div style="width:52px"><a href="/wiki/File:Question_book-new.svg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/50px-Question_book-new.svg.png" decoding="async" width="50" height="39" srcset="//upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/75px-Question_book-new.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/100px-Question_book-new.svg.png 2x" data-file-width="512" data-file-height="399" /></a></div></td><td class="mbox-text"><div class="mbox-text-span">This section <b>does not <a href="/wiki/Wikipedia:Citing_sources" title="Wikipedia:Citing sources">cite</a> any <a href="/wiki/Wikipedia:Verifiability" title="Wikipedia:Verifiability">sources</a></b>.<span class="hide-when-compact"> Please help <a class="external text" href="https://en.wikipedia.org/w/index.php?title=Addressing_mode&amp;action=edit">improve this section</a> by <a href="/wiki/Help:Introduction_to_referencing_with_Wiki_Markup/1" title="Help:Introduction to referencing with Wiki Markup/1">adding citations to reliable sources</a>. Unsourced material may be challenged and <a href="/wiki/Wikipedia:Verifiability#Burden_of_evidence" title="Wikipedia:Verifiability">removed</a>.<br /><small><span class="plainlinks"><i>Find sources:</i>&#160;<a rel="nofollow" class="external text" href="//www.google.com/search?as_eq=wikipedia&amp;q=%22Addressing+mode%22">"Addressing mode"</a>&#160;–&#160;<a rel="nofollow" class="external text" href="//www.google.com/search?tbm=nws&amp;q=%22Addressing+mode%22+-wikipedia">news</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="//www.google.com/search?&amp;q=%22Addressing+mode%22+site:news.google.com/newspapers&amp;source=newspapers">newspapers</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="//www.google.com/search?tbs=bks:1&amp;q=%22Addressing+mode%22+-wikipedia">books</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="//scholar.google.com/scholar?q=%22Addressing+mode%22">scholar</a>&#160;<b>·</b> <a rel="nofollow" class="external text" href="https://www.jstor.org/action/doBasicSearch?Query=%22Addressing+mode%22&amp;acc=on&amp;wc=on">JSTOR</a></span></small></span>  <small class="date-container"><i>(<span class="date">May 2012</span>)</i></small><small class="hide-when-compact"><i> (<a href="/wiki/Help:Maintenance_template_removal" title="Help:Maintenance template removal">Learn how and when to remove this template message</a>)</i></small></div></td></tr></tbody></table>
<p>Note that there is no generally accepted way of naming the various addressing modes. In particular, different authors and computer manufacturers may give different names to the same addressing mode, or the same names to different addressing modes. Furthermore, an addressing mode which, in one given architecture, is treated as a single addressing mode may represent functionality that, in another architecture, is covered by two or more addressing modes. For example, some <a href="/wiki/Complex_instruction_set_computer" title="Complex instruction set computer">complex instruction set computer</a> (CISC) architectures, such as the <a href="/wiki/Digital_Equipment_Corporation" title="Digital Equipment Corporation">Digital Equipment Corporation (DEC)</a> <a href="/wiki/VAX" title="VAX">VAX</a>, treat registers and <a href="/wiki/Value_(computer_science)" title="Value (computer science)">literal or immediate constants</a> as just another addressing mode. Others, such as the <a href="/wiki/IBM_System/360" title="IBM System/360">IBM System/360</a> and its successors, and most <a href="/wiki/Reduced_instruction_set_computing" class="mw-redirect" title="Reduced instruction set computing">reduced instruction set computer</a> (RISC) designs, encode this information within the instruction. Thus, the latter machines have three distinct instruction codes for copying one register to another, copying a literal constant into a register, and copying the contents of a memory location into a register, while the VAX has only a single "MOV" instruction.
</p><p>The term "addressing mode" is itself subject to different interpretations: either "memory address calculation mode" or "operand accessing mode". Under the first interpretation, instructions that do not read from memory or write to memory (such as "add literal to register") are considered not to have an "addressing mode". The second interpretation allows for machines such as VAX which use operand mode bits to allow for a register or for a literal operand. Only the first interpretation applies to instructions such as "load effective address".
</p><p>The addressing modes listed below are divided into code addressing and data addressing. Most computer architectures maintain this distinction, but there are (or have been) some architectures which allow (almost) all addressing modes to be used in any context.
</p><p>The instructions shown below are purely representative in order to illustrate the addressing modes, and do not necessarily reflect the mnemonics used by any particular computer.
</p>
<h2><span class="mw-headline" id="Number_of_addressing_modes">Number of addressing modes</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Addressing_mode&amp;action=edit&amp;section=2" title="Edit section: Number of addressing modes">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Different computer architectures vary greatly as to the number of addressing modes they provide in hardware. There are some benefits to eliminating complex addressing modes and using only one or a few simpler addressing modes, even though it requires a few extra instructions, and perhaps an extra register.<sup id="cite_ref-1" class="reference"><a href="#cite_note-1">&#91;1&#93;</a></sup><sup id="cite_ref-2" class="reference"><a href="#cite_note-2">&#91;2&#93;</a></sup>  It has proven<sup id="cite_ref-3" class="reference"><a href="#cite_note-3">&#91;3&#93;</a></sup><sup id="cite_ref-4" class="reference"><a href="#cite_note-4">&#91;4&#93;</a></sup><sup id="cite_ref-Guardian_5-0" class="reference"><a href="#cite_note-Guardian-5">&#91;5&#93;</a></sup> much easier to design <a href="/wiki/Instruction_pipeline" class="mw-redirect" title="Instruction pipeline">pipelined</a> CPUs if the only addressing modes available are simple ones.
</p><p>Most RISC architectures have only about five simple addressing modes, while CISC architectures such as the DEC VAX have over a dozen addressing modes, some of which are quite complicated. The IBM <a href="/wiki/System/360" class="mw-redirect" title="System/360">System/360</a> architecture had only three addressing modes; a few more have been added for the <a href="/wiki/System/390" class="mw-redirect" title="System/390">System/390</a>.
</p><p>When there are only a few addressing modes, the particular addressing mode required is usually encoded within the instruction code
(e.g. IBM System/360 and successors, most RISC). But when there are lots of addressing modes, a specific field is often set aside in the instruction to specify the addressing mode. The DEC VAX allowed multiple memory operands for almost all instructions, and so reserved the first few <a href="/wiki/Bit" title="Bit">bits</a> of each operand specifier to indicate the addressing mode for that particular operand.
Keeping the addressing mode specifier bits separate from the opcode operation bits produces an <a href="/wiki/Orthogonal_instruction_set" title="Orthogonal instruction set">orthogonal instruction set</a>.
</p><p>Even on a computer with many addressing modes, measurements of actual programs<sup id="cite_ref-hennessy-patterson-c54x_6-0" class="reference"><a href="#cite_note-hennessy-patterson-c54x-6">&#91;6&#93;</a></sup> indicate that the simple addressing modes listed below account for some 90% or more of all addressing modes used. Since most such measurements are based on code generated from high-level languages by compilers, this reflects to some extent the limitations of the compilers being used.<sup id="cite_ref-7" class="reference"><a href="#cite_note-7">&#91;7&#93;</a></sup><sup id="cite_ref-hennessy-patterson-c54x_6-1" class="reference"><a href="#cite_note-hennessy-patterson-c54x-6">&#91;6&#93;</a></sup><sup id="cite_ref-8" class="reference"><a href="#cite_note-8">&#91;8&#93;</a></sup>
</p>
<h2><span class="mw-headline" id="Useful_side_effect">Useful side effect</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Addressing_mode&amp;action=edit&amp;section=3" title="Edit section: Useful side effect">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Some instruction set architectures, such as <a href="/wiki/Intel_x86" class="mw-redirect" title="Intel x86">Intel x86</a> and IBM/360 and its successors, have a <b>load effective address</b> instruction.<sup id="cite_ref-9" class="reference"><a href="#cite_note-9">&#91;9&#93;</a></sup><sup id="cite_ref-10" class="reference"><a href="#cite_note-10">&#91;10&#93;</a></sup> This performs a calculation of the effective operand address, but instead of acting on that memory location, it loads the address that would have been accessed into a register. This can be useful when passing the address of an array element to a subroutine. It may also be a slightly sneaky way of doing more calculations than normal in one instruction; for example, using such an instruction with the addressing mode "base+index+offset" (detailed below) allows one to add two registers and a constant together in one instruction.
</p>
<h2><span class="mw-headline" id="Simple_addressing_modes_for_code">Simple addressing modes for code</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Addressing_mode&amp;action=edit&amp;section=4" title="Edit section: Simple addressing modes for code">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="Absolute_or_direct">Absolute or direct</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Addressing_mode&amp;action=edit&amp;section=5" title="Edit section: Absolute or direct">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<pre>   +----+------------------------------+
   |jump|           address            |
   +----+------------------------------+

   (Effective PC address = address)
</pre>
<p>The effective address for an absolute instruction address is the address parameter itself with no modifications.
</p>
<h3><span class="mw-headline" id="PC-relative">PC-relative</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Addressing_mode&amp;action=edit&amp;section=6" title="Edit section: PC-relative">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<pre>   +----+------------------------------+
   |jump|           offset             |    jump relative
   +----+------------------------------+

   (Effective PC address = next instruction address + offset, offset may be negative)
</pre>
<p>The effective address for a <a href="/wiki/Program_counter" title="Program counter">PC</a>-relative instruction address is the offset parameter added to the address of the next instruction. This offset is usually signed to allow reference to code both before and after the instruction.
</p><p>This is particularly useful in connection with jumps, because typical jumps are to nearby instructions (in a high-level language most <b>if</b> or <b>while</b> statements are reasonably short). Measurements of actual programs suggest that an 8 or 10 bit offset is large enough for some 90% of conditional jumps (roughly &#177;128 or &#177;512 bytes).<sup id="cite_ref-11" class="reference"><a href="#cite_note-11">&#91;11&#93;</a></sup>
</p><p>Another advantage of PC-relative addressing is that the code may be <a href="/wiki/Position_independent_code" class="mw-redirect" title="Position independent code">position-independent</a>, i.e. it can be loaded anywhere in memory without the need to adjust any addresses.
</p><p>Some versions of this addressing mode may be conditional referring to two registers ("jump if reg1=reg2"),
one register ("jump unless reg1=0") or no registers, implicitly referring to some previously-set bit in the <a href="/wiki/Status_register" title="Status register">status register</a>. See also <a href="#conditional_execution">conditional execution</a> below.
</p>
<h3><span class="mw-headline" id="Register_indirect">Register indirect</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Addressing_mode&amp;action=edit&amp;section=7" title="Edit section: Register indirect">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<pre>   +-------+-----+
   |jumpVia| reg |
   +-------+-----+

   (Effective PC address = contents of register 'reg')
</pre>
<p>The effective address for a Register indirect instruction is the address in the specified register. For example, (A7) to access the content of address register A7.
</p><p>The effect is to transfer control to the instruction whose address is in the specified register.
</p><p>Many RISC machines, as well as the CISC <a href="/wiki/IBM_System/360" title="IBM System/360">IBM System/360</a> and successors, have subroutine call instructions that place the <a href="/wiki/Return_statement" title="Return statement">return address</a> in an address register—the register-indirect addressing mode is used to return from that subroutine call.
</p>
<h2><span class="mw-headline" id="Sequential_addressing_modes">Sequential addressing modes</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Addressing_mode&amp;action=edit&amp;section=8" title="Edit section: Sequential addressing modes">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="Sequential_execution">Sequential execution</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Addressing_mode&amp;action=edit&amp;section=9" title="Edit section: Sequential execution">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<pre>   +------+
   | nop  |              execute the following instruction
   +------+

   (Effective PC address = next instruction address)
</pre>
<p>The CPU, after executing a sequential instruction, immediately executes the following instruction.
</p><p>Sequential execution is not considered to be an addressing mode on some computers.
</p><p>Most instructions on most CPU architectures are sequential instructions.
Because most instructions are sequential instructions, CPU designers often add features that deliberately sacrifice performance on the other instructions—branch instructions—in order to make these sequential instructions run faster.
</p><p>Conditional branches load the PC with one of 2 possible results, depending on the condition—most CPU architectures use some other addressing mode for the "taken" branch, and sequential execution for the "not taken" branch.
</p><p>Many features in modern CPUs -- <a href="/wiki/Instruction_prefetch" class="mw-redirect" title="Instruction prefetch">instruction prefetch</a> and more complex <a href="/wiki/Pipeline_(computing)" title="Pipeline (computing)">pipelineing</a>, <a href="/wiki/Out-of-order_execution" title="Out-of-order execution">out-of-order execution</a>, etc. -- maintain the illusion that each instruction finishes before the next one begins, giving the same final results, even though that's not exactly what happens internally.
</p><p>Each "<a href="/wiki/Basic_block" title="Basic block">basic block</a>" of such sequential instructions exhibits both temporal and spatial <a href="/wiki/Locality_of_reference" title="Locality of reference">locality of reference</a>.
</p>
<h4><span class="mw-headline" id="CPUs_that_do_not_use_sequential_execution">CPUs that do not use sequential execution</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Addressing_mode&amp;action=edit&amp;section=10" title="Edit section: CPUs that do not use sequential execution">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>CPUs that do not use sequential execution with a program counter are extremely rare. In some CPUs, each instruction always specifies the address of next instruction. Such CPUs have an instruction pointer that holds that specified address; it is not a program counter because there is no provision for incrementing it. Such CPUs include some <a href="/wiki/Drum_memory" title="Drum memory">drum memory</a> computers such as the <a href="/wiki/IBM_650" title="IBM 650">IBM 650</a>, the <a href="/wiki/SECD_machine" title="SECD machine">SECD machine</a>, and the RTX 32P.<sup id="cite_ref-12" class="reference"><a href="#cite_note-12">&#91;12&#93;</a></sup>
</p><p>Other computing architectures go much further, attempting to bypass the <a href="/wiki/Von_Neumann_architecture#Von_Neumann_bottleneck" title="Von Neumann architecture">von Neumann bottleneck</a> using a variety of <a href="/wiki/Program_counter#Consequences_in_machine_architecture" title="Program counter">alternatives to the program counter</a>.
</p>
<h3><span class="mw-headline" id="Conditional_execution">Conditional execution</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Addressing_mode&amp;action=edit&amp;section=11" title="Edit section: Conditional execution">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Some computer architectures have conditional instructions (such as <a href="/wiki/ARM_architecture" title="ARM architecture">ARM</a>, but no longer for all instructions in 64-bit mode) or conditional load instructions (such as x86) which can in some cases make conditional branches unnecessary and avoid flushing the <a href="/wiki/Instruction_pipeline" class="mw-redirect" title="Instruction pipeline">instruction pipeline</a>.  An instruction such as a 'compare' is used to set a <a href="/wiki/Status_register" title="Status register">condition code</a>, and subsequent instructions include a test on that condition code to see whether they are obeyed or ignored.
</p>
<h3><span class="mw-headline" id="Skip">Skip</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Addressing_mode&amp;action=edit&amp;section=12" title="Edit section: Skip">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<pre>   +------+-----+-----+
   |skipEQ| reg1| reg2|      skip the next instruction if reg1=reg2
   +------+-----+-----+

   (Effective PC address = next instruction address + 1)
</pre>
<p>Skip addressing may be considered a special kind of PC-relative addressing mode with a fixed "+1" offset. Like PC-relative addressing, some CPUs have versions of this addressing mode that only refer to one register ("skip if reg1=0") or no registers, implicitly referring to some previously-set bit in the <a href="/wiki/Status_register" title="Status register">status register</a>. Other CPUs have a version that selects a specific bit in a specific byte to test ("skip if bit 7 of reg12 is 0").
</p><p>Unlike all other conditional branches, a "skip" instruction never needs to flush the <a href="/wiki/Instruction_pipeline" class="mw-redirect" title="Instruction pipeline">instruction pipeline</a>, though it may need to cause the next instruction to be ignored.
</p>
<h2><span class="mw-headline" id="Simple_addressing_modes_for_data">Simple addressing modes for data</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Addressing_mode&amp;action=edit&amp;section=13" title="Edit section: Simple addressing modes for data">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span id="Register_.28or_Register_Direct.29"></span><span class="mw-headline" id="Register_(or_Register_Direct)"><span id="REGISTER_PLUS_REGISTER"></span>Register (or Register Direct)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Addressing_mode&amp;action=edit&amp;section=14" title="Edit section: Register (or Register Direct)">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<pre>   +------+-----+-----+-----+
   | mul  | reg1| reg2| reg3|      reg1&#160;:= reg2 * reg3;
   +------+-----+-----+-----+
</pre>
<p>This "addressing mode" does not have an effective address and is not considered to be an addressing mode on some computers.
</p><p>In this example, all the operands are in registers, and the result is placed in a register.
</p>
<h3><span id="Base_plus_offset.2C_and_variations"></span><span class="mw-headline" id="Base_plus_offset,_and_variations"><span id="REGISTER_PLUS_IMMIEDIATE_CONSTANT"></span>Base plus offset, and variations</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Addressing_mode&amp;action=edit&amp;section=15" title="Edit section: Base plus offset, and variations">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>This is sometimes referred to as 'base plus displacement'
</p>
<pre>   +------+-----+-----+----------------+
   | load | reg | base|     offset     |  reg&#160;:= RAM[base + offset]
   +------+-----+-----+----------------+

   (Effective address = offset + contents of specified base register)
</pre>
<p>The <a href="/wiki/Offset_(computer_science)" title="Offset (computer science)">offset</a> is usually a signed 16-bit value (though the <a href="/wiki/80386" class="mw-redirect" title="80386">80386</a> expanded it to 32 bits).
</p><p>If the offset is zero, this becomes an example of <i>register indirect</i> addressing; the effective address is just the value in the base register.
</p><p>On many RISC machines, register&#160;0 is fixed at the value zero. If register&#160;0 is used as the base register, this becomes an example of <i>absolute addressing</i>. However, only a small portion of memory can be accessed (64 <a href="/wiki/Kilobyte" title="Kilobyte">kilobytes</a>, if the offset is 16 bits).
</p><p>The 16-bit offset may seem very small in relation to the size of current computer memories (which is why the <a href="/wiki/80386" class="mw-redirect" title="80386">80386</a> expanded it to 32-bit). It could be worse: IBM System/360 mainframes only have an unsigned 12-bit offset. However, the principle of <a href="/wiki/Locality_of_reference" title="Locality of reference">locality of reference</a> applies: over a short time span, most of the data items a program wants to access are fairly close to each other.
</p><p>This addressing mode is closely related to the indexed absolute addressing mode.
</p><p><i>Example 1</i>:
Within a subroutine a programmer will mainly be interested in the parameters and the local variables, which will rarely exceed 64 <a href="/wiki/Kilobyte" title="Kilobyte">KB</a>, for which one base register (the <a href="/wiki/Frame_pointer" class="mw-redirect" title="Frame pointer">frame pointer</a>) suffices. If this routine is a class method in an object-oriented language, then a second base register is needed which points at the attributes for the current object (<b>this</b> or <b>self</b> in some high level languages).
</p><p><i>Example 2</i>:
If the base register contains the address of a <a href="/wiki/Composite_type" class="mw-redirect" title="Composite type">composite type</a> (a record or structure), the offset can be used to select a field from that record (most records/structures are less than 32 kB in size).
</p>
<h3><span id="Immediate.2Fliteral"></span><span class="mw-headline" id="Immediate/literal">Immediate/literal</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Addressing_mode&amp;action=edit&amp;section=16" title="Edit section: Immediate/literal">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<pre>   +------+-----+-----+----------------+
   | add  | reg1| reg2|    constant    |    reg1&#160;:= reg2 + constant;
   +------+-----+-----+----------------+
</pre>
<p>This "addressing mode" does not have an effective address, and is not considered to be an addressing mode on some computers.
</p><p>The constant might be signed or unsigned. For example, <code>move.l #$FEEDABBA, D0</code> to move the immediate hex value of "FEEDABBA" into register D0.
</p><p>Instead of using an operand from memory, the value of the operand is held within the instruction itself. On the DEC VAX machine, the literal operand sizes could be 6, 8, 16, or 32 bits long.
</p><p><a href="/wiki/Andrew_S._Tanenbaum" title="Andrew S. Tanenbaum">Andrew Tanenbaum</a> showed that 98% of all the constants in a program would fit in 13 bits (see <a href="/wiki/Reduced_instruction_set_computer#RISC_design_philosophy" title="Reduced instruction set computer">RISC design philosophy</a>).
</p>
<h3><span class="mw-headline" id="Implicit">Implicit</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Addressing_mode&amp;action=edit&amp;section=17" title="Edit section: Implicit">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<pre>   +-----------------+
   | clear carry bit |
   +-----------------+

   +-------------------+
   | clear Accumulator |
   +-------------------+
</pre>
<p>The implied addressing mode, also called the implicit addressing mode (<a href="/wiki/X86_assembly_language" title="X86 assembly language">X86 assembly language</a>), does not explicitly specify an effective address for either the source or the destination (or sometimes both).
</p><p>Either the source (if any) or destination effective address (or sometimes both) is implied by the opcode.
</p><p>Implied addressing was quite common on older computers (up to mid-1970s). Such computers typically had only a single register in which arithmetic could be performed—the accumulator. Such <a href="/wiki/Accumulator_machine" class="mw-redirect" title="Accumulator machine">accumulator machines</a> implicitly reference that accumulator in almost every instruction. For example, the operation &lt; a&#160;:= b + c; &gt; can be done using the sequence &lt; load b; add c; store a; &gt; -- the destination (the accumulator) is implied in every "load" and "add" instruction; the source (the accumulator) is implied in every "store" instruction.
</p><p>Later computers generally had more than one <a href="/wiki/General_purpose_register" class="mw-redirect" title="General purpose register">general purpose register</a> or RAM location which could be the source or destination or both for arithmetic—and so later computers need some other addressing mode to specify the source and destination of arithmetic.
</p><p>Among the x86 instructions, some use implicit registers for one of the operands or results (multiplication, division, counting conditional jump).
</p><p>Many computers (such as x86 and AVR) have one special-purpose register called the <a href="/wiki/Stack_pointer" class="mw-redirect" title="Stack pointer">stack pointer</a> which is implicitly incremented or decremented when pushing or popping data from the stack, and the source or destination effective address is (implicitly) the address stored in that stack pointer.
</p><p>Many 32-bit computers (such as 68000, ARM, or PowerPC) have more than one register which could be used as a stack pointer—and so use the "register autoincrement indirect" addressing mode to specify which of those registers should be used when pushing or popping data from a stack.
</p><p>Some current computer architectures (e.g. IBM/390 and Intel Pentium) contain some instructions with implicit operands in order to maintain backwards compatibility with earlier designs.
</p><p>On many computers, instructions that flip the user/system mode bit, the interrupt-enable bit, etc. implicitly specify the special register that holds those bits. This simplifies the hardware necessary to trap those instructions in order to meet the <a href="/wiki/Popek_and_Goldberg_virtualization_requirements" title="Popek and Goldberg virtualization requirements">Popek and Goldberg virtualization requirements</a>—on such a system, the trap logic does not need to look at any operand (or at the final effective address), but only at the opcode.
</p><p>A few CPUs have been designed where every operand is always implicitly specified in every instruction -- <a href="/wiki/Instruction_set#Number_of_operands" class="mw-redirect" title="Instruction set">zero-operand</a> CPUs.
</p>
<h2><span class="mw-headline" id="Other_addressing_modes_for_code_or_data">Other addressing modes for code or data</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Addressing_mode&amp;action=edit&amp;section=18" title="Edit section: Other addressing modes for code or data">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span id="Absolute.2Fdirect"></span><span class="mw-headline" id="Absolute/direct">Absolute/direct</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Addressing_mode&amp;action=edit&amp;section=19" title="Edit section: Absolute/direct">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<pre>   +------+-----+--------------------------------------+
   | load | reg |         address                      |
   +------+-----+--------------------------------------+

   (Effective address = address as given in instruction)
</pre>
<p>This requires space in an instruction for quite a large address. It is often available on CISC machines which have variable-length instructions, such as <a href="/wiki/X86" title="X86">x86</a>.
</p><p>Some RISC machines have a special <i>Load Upper Literal</i> instruction which places a 16- or 20-bit constant in the top half of a register.  That can then be used as the base register in a base-plus-offset addressing mode which supplies the low-order 16 or 12 bits.  The combination allows a full 32-bit address.
</p>
<h3><span class="mw-headline" id="Indexed_absolute">Indexed absolute</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Addressing_mode&amp;action=edit&amp;section=20" title="Edit section: Indexed absolute">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<pre>   +------+-----+-----+--------------------------------+
   | load | reg |index|         address                |
   +------+-----+-----+--------------------------------+

   (Effective address = address + contents of specified index register)
</pre>
<p>This also requires space in an instruction for quite a large address. The address could be the start of an array or vector, and the index could select the particular array element required. The processor may scale the index register to allow for the <a href="/wiki/Stride_of_an_array" title="Stride of an array">size of each array element</a>.
</p><p>Note that this is more or less the same as base-plus-offset addressing mode, except that the offset in this case is large enough to address any memory location.
</p><p><i>Example 1</i>:
Within a subroutine, a programmer may define a string as a local constant or a <a href="/wiki/Static_variable" title="Static variable">static variable</a>.
The address of the string is stored in the literal address in the instruction.
The offset—which character of the string to use on this iteration of a loop—is stored in the index register.
</p><p><i>Example 2</i>:
A programmer may define several large arrays as globals or as <a href="/wiki/Field_(computer_science)" title="Field (computer science)">class variables</a>.
The start of the array is stored in the literal address (perhaps modified at program-load time by a <a href="/wiki/Relocating_loader" class="mw-redirect" title="Relocating loader">relocating loader</a>) of the instruction that references it.
The offset—which item from the array to use on this iteration of a loop—is stored in the index register.
Often the instructions in a loop re-use the same register for the loop counter and the offsets of several arrays.
</p>
<h3><span class="mw-headline" id="Base_plus_index">Base plus index</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Addressing_mode&amp;action=edit&amp;section=21" title="Edit section: Base plus index">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<pre>   +------+-----+-----+-----+
   | load | reg | base|index|
   +------+-----+-----+-----+

   (Effective address = contents of specified base register + contents of specified index register)
</pre>
<p>The base register could contain the start address of an array or vector, and the index could select the particular array element required. The processor may scale the <a href="/wiki/Index_register" title="Index register">index register</a> to allow for the <a href="/wiki/Stride_of_an_array" title="Stride of an array">size of each array element</a>. This could be used for accessing elements of an array passed as a parameter.
</p>
<h3><span class="mw-headline" id="Base_plus_index_plus_offset">Base plus index plus offset</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Addressing_mode&amp;action=edit&amp;section=22" title="Edit section: Base plus index plus offset">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<pre>   +------+-----+-----+-----+----------------+
   | load | reg | base|index|         offset |
   +------+-----+-----+-----+----------------+

   (Effective address = offset + contents of specified base register + contents of specified index register)
</pre>
<p>The base register could contain the start address of an array or vector of records, the index could select the particular record required, and the offset could select a field within that record. The processor may scale the index register to allow for the <a href="/wiki/Stride_of_an_array" title="Stride of an array">size of each array element</a>.
</p>
<h3><span class="mw-headline" id="Scaled">Scaled</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Addressing_mode&amp;action=edit&amp;section=23" title="Edit section: Scaled">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<pre>   +------+-----+-----+-----+
   | load | reg | base|index|
   +------+-----+-----+-----+

   (Effective address = contents of specified base register + scaled contents of specified index register)
</pre>
<p>The base register could contain the start address of an array or <a href="/wiki/Vector_data_structure" class="mw-redirect" title="Vector data structure">vector data structure</a>, and the index could contain the offset of the one particular array element required.
</p><p>This addressing mode dynamically scales the value in the index register to allow for the size of each array element, e.g. if the array elements are double precision floating-point numbers occupying 8 bytes each then the value in the index register is multiplied by 8 before being used in the effective address calculation. The scale factor is normally restricted to being a <a href="/wiki/Power_of_two" title="Power of two">power of two</a>, so that <a href="/wiki/Bit_shift" class="mw-redirect" title="Bit shift">shifting</a> rather than multiplication can be used.
</p>
<h3><span class="mw-headline" id="Register_indirect_2">Register indirect</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Addressing_mode&amp;action=edit&amp;section=24" title="Edit section: Register indirect">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<pre>   +------+------+-----+
   | load | reg1 | base|
   +------+------+-----+
 
   (Effective address = contents of base register)
</pre>
<p>A few computers have this as a distinct addressing mode. Many computers just use <i>base plus offset</i> with an offset value of 0. For example, (A7)
</p>
<h3><span class="mw-headline" id="Register_autoincrement_indirect">Register autoincrement indirect</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Addressing_mode&amp;action=edit&amp;section=25" title="Edit section: Register autoincrement indirect">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<pre>   +------+-----+-------+
   | load | reg | base  |
   +------+-----+-------+

   (Effective address = contents of base register)
</pre>
<p>After determining the effective address, the value in the base register is incremented by the size of the data item that is to be accessed. For example, (A7)+ would access the content of the address register A7, then increase the address pointer of A7 by 1 (usually 1 word). Within a loop, this addressing mode can be used to step through all the elements of an array or vector.
</p><p>In high-level languages it is often thought to be a good idea that functions which return a result should not have <a href="/wiki/Side_effect_(computer_science)" title="Side effect (computer science)">side effects</a> (lack of side effects makes program understanding and validation much easier). This addressing mode has a side effect in that the base register is altered. If the subsequent memory access causes an error (e.g. page fault, bus error, address error) leading to an interrupt, then restarting the instruction becomes much more problematic since one or more registers may need to be set back to the state they were in before the instruction originally started.
</p><p>There have been at least two computer architectures which have had implementation problems with regard to recovery from interrupts when this addressing mode is used:
</p>
<ul><li>Motorola 68000 (address is represented in 24 bits). Could have one or two autoincrement register operands. The <a href="/wiki/68010" class="mw-redirect" title="68010">68010</a>+ resolved the problem by saving the processor's internal state on <a href="/wiki/Bus_error" title="Bus error">bus</a> or address errors.</li>
<li>DEC VAX. Could have up to 6 autoincrement register operands. Each operand access could cause two <a href="/wiki/Page_fault" title="Page fault">page faults</a> (if operands happened to straddle a page boundary). Of course the instruction itself could be over 50 bytes long and might straddle a page boundary as well!</li></ul>
<h3><span class="mw-headline" id="Register_autodecrement_indirect">Register autodecrement indirect</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Addressing_mode&amp;action=edit&amp;section=26" title="Edit section: Register autodecrement indirect">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<pre>   +------+-----+-----+
   | load | reg | base|
   +------+-----+-----+

   (Effective address = new contents of base register)
</pre>
<p>Before determining the effective address, the value in the base register is decremented by the size of the data item which is to be accessed.
</p><p>Within a loop, this addressing mode can be used to step backwards through all the elements of an array or vector. A stack can be implemented by using this mode in conjunction with the previous addressing mode (autoincrement).
</p><p>See the discussion of side-effects under the <a href="#Register_autoincrement_indirect">autoincrement addressing mode</a>.
</p>
<h3><span class="mw-headline" id="Memory_indirect">Memory indirect</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Addressing_mode&amp;action=edit&amp;section=27" title="Edit section: Memory indirect">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Any of the addressing modes mentioned in this article could have an extra bit to indicate indirect addressing, i.e. the address calculated using some mode is in fact the address of a location (typically a complete <a href="/wiki/Word_(data_type)" class="mw-redirect" title="Word (data type)">word</a>) which contains the actual effective address.
</p><p>Indirect addressing may be used for code or data. It can make implementation of <i>pointers</i>, <i>references</i>, or <i><a href="/wiki/Handle_(computing)" title="Handle (computing)">handles</a></i> much easier, and can also make it easier to call subroutines which are not otherwise addressable. Indirect addressing does carry a performance penalty due to the extra memory access involved.
</p><p>Some early minicomputers (e.g. DEC <a href="/wiki/PDP-8" title="PDP-8">PDP-8</a>, <a href="/wiki/Data_General_Nova" title="Data General Nova">Data General Nova</a>) had only a few registers and only a limited addressing range (8 bits). Hence the use of memory indirect addressing was almost the only way of referring to any significant amount of memory.
</p>
<h3><span class="mw-headline" id="PC-relative_2">PC-relative</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Addressing_mode&amp;action=edit&amp;section=28" title="Edit section: PC-relative">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<pre>   +------+------+---------+----------------+
   | load | reg1 | base=PC |     offset     |
   +------+------+---------+----------------+

   reg1&#160;:= RAM[PC + offset]
   (Effective address = PC + offset)
</pre>
<p>The PC-relative addressing mode can be used to load a register with a value stored in program memory a short distance away from the current instruction. It can be seen as a special case of the "base plus offset" addressing mode, one that selects the program counter (PC) as the "base register".
</p><p>There are a few CPUs that support PC-relative data references. Such CPUs include:
</p><p>The <a href="/wiki/MOS_6502" class="mw-redirect" title="MOS 6502">MOS 6502</a> and its derivatives used relative addressing for all <a href="/wiki/Branch_(computer_science)" title="Branch (computer science)">branch instructions</a>. Only these instructions used this mode, jumps used a variety of other addressing modes.
</p><p>The <a href="/wiki/X86-64" title="X86-64">x86-64</a> architecture and the 64-bit <a href="/wiki/ARMv8-A" class="mw-redirect" title="ARMv8-A">ARMv8-A</a> architecture<sup id="cite_ref-13" class="reference"><a href="#cite_note-13">&#91;13&#93;</a></sup> have PC-relative addressing modes, called "RIP-relative" in x86-64 and "literal" in ARMv8-A.  The <a href="/wiki/Motorola_6809" title="Motorola 6809">Motorola 6809</a> also supports a PC-relative addressing mode.
</p><p>The <a href="/wiki/PDP-11" title="PDP-11">PDP-11</a> architecture, the <a href="/wiki/VAX" title="VAX">VAX</a> architecture, and the 32-bit <a href="/wiki/ARM_architecture" title="ARM architecture">ARM architectures</a> support PC-relative addressing by having the PC in the register file.
</p><p>When this addressing mode is used, the compiler typically places the constants in a <a href="/wiki/Literal_pool" title="Literal pool">literal pool</a> immediately before or immediately after the subroutine that uses them, to prevent accidentally executing those constants as instructions.
</p><p>This addressing mode, which always fetches data from memory or stores data to memory and then sequentially falls through to execute the next instruction (the effective address points to data), should not be confused with "PC-relative branch" which does not fetch data from or store data to memory, but instead branches to some other instruction at the given offset (the effective address points to an executable instruction).
</p>
<h2><span class="mw-headline" id="Obsolete_addressing_modes">Obsolete addressing modes</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Addressing_mode&amp;action=edit&amp;section=29" title="Edit section: Obsolete addressing modes">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The addressing modes listed here were used in the 1950–1980 period, but are no longer available on most current computers.
This list is by no means complete; there have been many other interesting and peculiar addressing modes used from time to time, e.g.  absolute-minus-logical-OR of two or three index registers.<sup id="cite_ref-14" class="reference"><a href="#cite_note-14">&#91;14&#93;</a></sup><sup id="cite_ref-15" class="reference"><a href="#cite_note-15">&#91;15&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Multi-level_memory_indirect">Multi-level memory indirect</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Addressing_mode&amp;action=edit&amp;section=30" title="Edit section: Multi-level memory indirect">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>If the word size is larger than the address, then the word referenced for memory-indirect addressing could itself have an indirect flag set to indicate another memory indirect cycle. This flag is referred to as an <b>indirection bit</b>, and the resulting pointer is a <a href="/wiki/Tagged_pointer" title="Tagged pointer">tagged pointer</a>, the indirection bit tagging whether it is a direct pointer or an indirect pointer. Care is needed to ensure that a chain of indirect addresses does not refer to itself; if it does, one can get an <a href="/wiki/Infinite_loop" title="Infinite loop">infinite loop</a> while trying to resolve an address.
</p><p>The <a href="/wiki/IBM_1620" title="IBM 1620">IBM 1620</a>, the <a href="/wiki/Data_General_Nova" title="Data General Nova">Data General Nova</a>, the <a href="/wiki/HP_2100" title="HP 2100">HP 2100</a> series, and the <a href="/wiki/NAR_2" title="NAR 2">NAR 2</a> each have such a multi-level memory indirect, and could enter such an infinite address calculation loop.
The memory indirect addressing mode on the Nova influenced the invention of <a href="/wiki/Threaded_code#Development_of_Threaded_Code" title="Threaded code">indirect threaded code</a>.
</p><p>The DEC <a href="/wiki/PDP-10" title="PDP-10">PDP-10</a> computer with <a href="/wiki/18-bit" class="mw-redirect" title="18-bit">18-bit</a> addresses and 36-bit words allowed multi-level indirect addressing with the possibility of using an index register at each stage as well.
</p>
<h3><span class="mw-headline" id="Memory-mapped_registers">Memory-mapped registers</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Addressing_mode&amp;action=edit&amp;section=31" title="Edit section: Memory-mapped registers">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>On some computers, the registers were regarded as occupying the first 8 or 16 words of memory (e.g. <a href="/wiki/ICT_1900_series" title="ICT 1900 series">ICL 1900</a>, DEC PDP-10). This meant that there was no need for a separate "add register to register" instruction – one could just use the "add memory to register" instruction.
</p><p>In the case of early models of the PDP-10, which did not have any cache memory, a tight inner loop loaded into the first few words of memory (where the fast registers were addressable if installed) ran much faster than it would have in magnetic core memory.
</p><p>Later models of the DEC <a href="/wiki/PDP-11" title="PDP-11">PDP-11</a> series mapped the registers onto addresses in the input/output area, but this was primarily intended to allow remote diagnostics. Confusingly, the 16-bit registers were mapped onto consecutive 8-bit byte addresses.
</p>
<h3><span class="mw-headline" id="Memory_indirect_and_autoincrement">Memory indirect and autoincrement</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Addressing_mode&amp;action=edit&amp;section=32" title="Edit section: Memory indirect and autoincrement">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The DEC <a href="/wiki/PDP-8" title="PDP-8">PDP-8</a> minicomputer had eight special locations (at addresses 8 through 15). When accessed via memory indirect addressing, these locations would automatically increment after use.<sup id="cite_ref-16" class="reference"><a href="#cite_note-16">&#91;16&#93;</a></sup> This made it easy to step through memory in a loop without needing to use any registers to handle the steps.
</p><p>The <a href="/wiki/Data_General_Nova" title="Data General Nova">Data General Nova</a> minicomputer had 16 special memory locations at addresses 16 through 31.<sup id="cite_ref-17" class="reference"><a href="#cite_note-17">&#91;17&#93;</a></sup> When accessed via memory indirect addressing, 16 through 23 would automatically increment before use, and 24 through 31 would automatically decrement before use.
</p>
<h3><span class="mw-headline" id="Zero_page">Zero page</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Addressing_mode&amp;action=edit&amp;section=33" title="Edit section: Zero page">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The <a href="/wiki/Data_General_Nova" title="Data General Nova">Data General Nova</a>, <a href="/wiki/Motorola_6800" title="Motorola 6800">Motorola 6800</a> family, and <a href="/wiki/MOS_Technology_6502" title="MOS Technology 6502">MOS Technology 6502</a> family of processors had very few internal registers. Arithmetic and logical instructions were mostly performed against values in memory as opposed to internal registers. As a result, many instructions required a two-byte (16-bit) location to memory. Given that opcodes on these processors were only one byte (8 bits) in length, memory addresses could make up a significant part of code size.
</p><p>Designers of these processors included a partial remedy known as "zero page" addressing. The initial 256 bytes of memory ($0000 – $00FF; a.k.a., page "0") could be accessed using a one-byte absolute or indexed memory address. This reduced instruction execution time by one clock cycle and instruction length by one byte. By storing often-used data in this region, programs could be made smaller and faster.
</p><p>As a result, the zero page was used similarly to a register file. On many systems, however, this resulted in high utilization of the zero page memory area by the operating system and user programs, which limited its use since free space was limited.
</p>
<h3><span class="mw-headline" id="Direct_page">Direct page</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Addressing_mode&amp;action=edit&amp;section=34" title="Edit section: Direct page">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The zero page address mode was enhanced in several late model 8-bit processors, including the <a href="/wiki/WDC_65816" class="mw-redirect" title="WDC 65816">WDC 65816</a>, the <a href="/wiki/CSG_65CE02" title="CSG 65CE02">CSG 65CE02</a>, and the <a href="/wiki/Motorola_6809" title="Motorola 6809">Motorola 6809</a>. The new mode, known as "direct page" addressing, added the ability to move the 256-byte zero page memory window from the start of memory (offset address $0000) to a new location within the first 64&#160;KB of memory.
</p><p>The CSG 65CE02 allowed the direct page to be moved to any 256-byte boundary within the first 64&#160;KB of memory by storing an 8-bit offset value in the new base page (B) register. The Motorola 6809 could do the same with its direct page (DP) register. The WDC 65816 went a step further and allowed the direct page to be moved to any location within the first 64&#160;KB of memory by storing a 16-bit offset value in the new direct (D) register.
</p><p>As a result, a greater number of programs were able to utilize the enhanced direct page addressing mode versus legacy processors that only included the zero page addressing mode.
</p>
<h3><span class="mw-headline" id="Scaled_index_with_bounds_checking">Scaled index with bounds checking</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Addressing_mode&amp;action=edit&amp;section=35" title="Edit section: Scaled index with bounds checking">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>This is similar to scaled index addressing, except that the instruction has two extra operands (typically constants), and the hardware checks that the index value is between these bounds.
</p><p>Another variation uses vector descriptors to hold the bounds; this makes it easy to implement dynamically allocated arrays and still have full bounds checking.
</p>
<h3><span class="mw-headline" id="Indirect_to_bit_field_within_word">Indirect to bit field within word</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Addressing_mode&amp;action=edit&amp;section=36" title="Edit section: Indirect to bit field within word">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Some computers had special indirect addressing modes for subfields within words.
</p><p>The <a href="/wiki/GE-600_series" title="GE-600 series">GE/Honeywell 600 series</a> character addressing indirect word specified either 6-bit or 9-bit character fields within its <a href="/wiki/36-bit" class="mw-redirect" title="36-bit">36-bit</a> word.
</p><p>The DEC <a href="/wiki/PDP-10" title="PDP-10">PDP-10</a>, also 36-bit, had special instructions which allowed memory to be treated as a sequence of fixed-size bit fields or bytes of any size from 1 bit to 36 bits. A one-word sequence descriptor in memory, called a "byte pointer", held the current word address within the sequence, a bit position within a word, and the size of each byte.
</p><p>Instructions existed to load and store bytes via this descriptor, and to increment the descriptor to point at the next byte (bytes were not split across word boundaries). Much DEC software used five 7-bit bytes per word (plain ASCII characters), with one bit per word unused. Implementations of <a href="/wiki/C_(programming_language)" title="C (programming language)">C</a> had to use four 9-bit bytes per word, since the 'malloc' function in C assumes that the size of an <i>int</i> is some multiple of the size of a <i>char</i>;<sup id="cite_ref-18" class="reference"><a href="#cite_note-18">&#91;18&#93;</a></sup> the actual multiple is determined by the system-dependent compile-time operator <a href="/wiki/Sizeof" title="Sizeof">sizeof</a>.
</p>
<h3><span class="mw-headline" id="Index_next_instruction">Index next instruction</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Addressing_mode&amp;action=edit&amp;section=37" title="Edit section: Index next instruction">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The <a href="/wiki/Elliott_503" title="Elliott 503">Elliott 503</a>,<sup id="cite_ref-brooks_19-0" class="reference"><a href="#cite_note-brooks-19">&#91;19&#93;</a></sup> the <a href="/wiki/Elliott_803" title="Elliott 803">Elliott 803</a>,<sup id="cite_ref-brooks_19-1" class="reference"><a href="#cite_note-brooks-19">&#91;19&#93;</a></sup><sup id="cite_ref-20" class="reference"><a href="#cite_note-20">&#91;20&#93;</a></sup> and the <a href="/wiki/Apollo_Guidance_Computer" title="Apollo Guidance Computer">Apollo Guidance Computer</a> only used absolute addressing, and did not have any index registers.
Thus, indirect jumps, or jumps through registers, were not supported in the instruction set. Instead, it could be instructed to <i>add the contents of the current memory word to the next instruction</i>. Adding a small value to the next instruction to be executed could, for example, change a <code>JUMP 0</code> into a <code>JUMP 20</code>, thus creating the effect of an indexed jump. Note that the instruction is modified on-the-fly and remains unchanged in memory, i.e. it is not <a href="/wiki/Self-modifying_code" title="Self-modifying code">self-modifying code</a>. If the value being added to the next instruction was large enough, it could modify the opcode of that instruction as well as or instead of the address.
</p>
<h2><span class="mw-headline" id="Glossary">Glossary</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Addressing_mode&amp;action=edit&amp;section=38" title="Edit section: Glossary">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<dl class="glossary">
<dt class="glossary" id="indirect" style="margin-top: 0.4em;"><dfn class="glossary">Indirect</dfn></dt><dd class="glossary">Data referred to through a <a href="/wiki/Pointer_(computing)" class="mw-redirect" title="Pointer (computing)">pointer</a> or <a href="/wiki/Memory_address" title="Memory address">address</a>.</dd>
<dt class="glossary" id="immediate" style="margin-top: 0.4em;"><dfn class="glossary">Immediate</dfn></dt><dd class="glossary">Data embedded directly in an <a href="/wiki/Instruction_(computing)" class="mw-redirect" title="Instruction (computing)">instruction</a> or command list.</dd>
<dt class="glossary" id="index" style="margin-top: 0.4em;"><dfn class="glossary">Index</dfn></dt><dd class="glossary">A dynamic offset, typically held in an <a href="/wiki/Index_register" title="Index register">index register</a>, possibly scaled by an object size.</dd>
<dt class="glossary" id="offset" style="margin-top: 0.4em;"><dfn class="glossary">Offset</dfn></dt><dd class="glossary">An immediate value added to an address; e.g., corresponding to structure field access in the <a href="/wiki/C_programming_language" class="mw-redirect" title="C programming language">C programming language</a>.</dd>
<dt class="glossary" id="relative" style="margin-top: 0.4em;"><dfn class="glossary">Relative</dfn></dt><dd class="glossary">An address formed relative to another address.</dd>
<dt class="glossary" id="post_increment" style="margin-top: 0.4em;"><dfn class="glossary">Post increment</dfn></dt><dd class="glossary">The stepping of an address past data used, similar to <code>*p++</code> in the <a href="/wiki/C_programming_language" class="mw-redirect" title="C programming language">C programming language</a>, used for <a href="/wiki/Stack_pop" class="mw-redirect" title="Stack pop">stack pop</a> operations.</dd>
<dt class="glossary" id="pre_decrement" style="margin-top: 0.4em;"><dfn class="glossary">Pre decrement</dfn></dt><dd class="glossary">The decrementing of an address prior to use, similar to <code>*--p</code> in the <a href="/wiki/C_programming_language" class="mw-redirect" title="C programming language">C programming language</a>, used for <a href="/wiki/Stack_push" class="mw-redirect" title="Stack push">stack push</a> operations.</dd>
</dl>
<h2><span class="mw-headline" id="See_also">See also</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Addressing_mode&amp;action=edit&amp;section=39" title="Edit section: See also">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li><a href="/wiki/Instruction_set_architecture" title="Instruction set architecture">Instruction set architecture</a></li>
<li><a href="/wiki/Address_bus" class="mw-redirect" title="Address bus">Address bus</a></li></ul>
<h2><span class="mw-headline" id="References">References</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Addressing_mode&amp;action=edit&amp;section=40" title="Edit section: References">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="reflist columns references-column-width" style="-moz-column-width: 30em; -webkit-column-width: 30em; column-width: 30em; list-style-type: decimal;">
<ol class="references">
<li id="cite_note-1"><span class="mw-cite-backlink"><b><a href="#cite_ref-1">^</a></b></span> <span class="reference-text"><cite class="citation web">F. Chow; S. Correll; M. Himelstein; E. Killian; L. Weber (1987). <a rel="nofollow" class="external text" href="http://portal.acm.org/citation.cfm?doid=36204.36193">"How many addressing modes are enough?"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=How+many+addressing+modes+are+enough%3F&amp;rft.date=1987&amp;rft.au=F.+Chow&amp;rft.au=S.+Correll&amp;rft.au=M.+Himelstein&amp;rft.au=E.+Killian&amp;rft.au=L.+Weber&amp;rft_id=http%3A%2F%2Fportal.acm.org%2Fcitation.cfm%3Fdoid%3D36204.36193&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AAddressing+mode" class="Z3988"></span><style data-mw-deduplicate="TemplateStyles:r935243608">.mw-parser-output cite.citation{font-style:inherit}.mw-parser-output .citation q{quotes:"\"""\"""'""'"}.mw-parser-output .id-lock-free a,.mw-parser-output .citation .cs1-lock-free a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/6/65/Lock-green.svg/9px-Lock-green.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output .id-lock-limited a,.mw-parser-output .id-lock-registration a,.mw-parser-output .citation .cs1-lock-limited a,.mw-parser-output .citation .cs1-lock-registration a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/d/d6/Lock-gray-alt-2.svg/9px-Lock-gray-alt-2.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output .id-lock-subscription a,.mw-parser-output .citation .cs1-lock-subscription a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/a/aa/Lock-red-alt-2.svg/9px-Lock-red-alt-2.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output .cs1-subscription,.mw-parser-output .cs1-registration{color:#555}.mw-parser-output .cs1-subscription span,.mw-parser-output .cs1-registration span{border-bottom:1px dotted;cursor:help}.mw-parser-output .cs1-ws-icon a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/4/4c/Wikisource-logo.svg/12px-Wikisource-logo.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output code.cs1-code{color:inherit;background:inherit;border:inherit;padding:inherit}.mw-parser-output .cs1-hidden-error{display:none;font-size:100%}.mw-parser-output .cs1-visible-error{font-size:100%}.mw-parser-output .cs1-maint{display:none;color:#33aa33;margin-left:0.3em}.mw-parser-output .cs1-subscription,.mw-parser-output .cs1-registration,.mw-parser-output .cs1-format{font-size:95%}.mw-parser-output .cs1-kern-left,.mw-parser-output .cs1-kern-wl-left{padding-left:0.2em}.mw-parser-output .cs1-kern-right,.mw-parser-output .cs1-kern-wl-right{padding-right:0.2em}</style></span>
</li>
<li id="cite_note-2"><span class="mw-cite-backlink"><b><a href="#cite_ref-2">^</a></b></span> <span class="reference-text"><cite class="citation web"><a href="/wiki/John_L._Hennessy" title="John L. Hennessy">John L. Hennessy</a>; <a href="/wiki/Mark_Horowitz" title="Mark Horowitz">Mark A. Horowitz</a> (1986). <a rel="nofollow" class="external text" href="http://i.stanford.edu/pub/cstr/reports/csl/tr/86/300/CSL-TR-86-300.pdf">"An Overview of the MIPS-X-MP Project"</a> <span class="cs1-format">(PDF)</span>. <q>... MIPS-X uses a single addressing mode: base register plus offset.  This simple addressing mode allows the computation of the effective address to begin very early ...</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=An+Overview+of+the+MIPS-X-MP+Project&amp;rft.date=1986&amp;rft.au=John+L.+Hennessy&amp;rft.au=Mark+A.+Horowitz&amp;rft_id=http%3A%2F%2Fi.stanford.edu%2Fpub%2Fcstr%2Freports%2Fcsl%2Ftr%2F86%2F300%2FCSL-TR-86-300.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AAddressing+mode" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-3"><span class="mw-cite-backlink"><b><a href="#cite_ref-3">^</a></b></span> <span class="reference-text"><cite class="citation web">Dr. Jon Squire. <a rel="nofollow" class="external text" href="http://www.csee.umbc.edu/~squire/cs411_l19.html">"Lecture 19, Pipelining Data Forwarding"</a>. <i>CS411 Selected Lecture Notes</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=CS411+Selected+Lecture+Notes&amp;rft.atitle=Lecture+19%2C+Pipelining+Data+Forwarding&amp;rft.au=Dr.+Jon+Squire&amp;rft_id=http%3A%2F%2Fwww.csee.umbc.edu%2F~squire%2Fcs411_l19.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AAddressing+mode" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-4"><span class="mw-cite-backlink"><b><a href="#cite_ref-4">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20131227033204/http://hpc.serc.iisc.ernet.in/~govind/hpc/L10-Pipeline.txt">"High Performance Computing, Notes of Class 11 (Sept. 15 and 20, 2000) - Pipelining"</a>. Archived from <a rel="nofollow" class="external text" href="http://hpc.serc.iisc.ernet.in/~govind/hpc/L10-Pipeline.txt">the original</a> on 2013-12-27<span class="reference-accessdate">. Retrieved <span class="nowrap">2014-02-08</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=High+Performance+Computing%2C+Notes+of+Class+11+%28Sept.+15+and+20%2C+2000%29+-+Pipelining&amp;rft_id=http%3A%2F%2Fhpc.serc.iisc.ernet.in%2F~govind%2Fhpc%2FL10-Pipeline.txt&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AAddressing+mode" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-Guardian-5"><span class="mw-cite-backlink"><b><a href="#cite_ref-Guardian_5-0">^</a></b></span> <span class="reference-text"><cite class="citation book">John Paul Shen, Mikko H. Lipasti (2004). <a rel="nofollow" class="external text" href="https://books.google.com/books?id=Nibfj2aXwLYC&amp;lpg=PA94&amp;dq=deep%20pipeline%20processor&amp;pg=PA94"><i>Modern Processor Design</i></a>. <a href="/wiki/McGraw-Hill_Professional" class="mw-redirect" title="McGraw-Hill Professional">McGraw-Hill Professional</a>. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/9780070570641" title="Special:BookSources/9780070570641"><bdi>9780070570641</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Modern+Processor+Design&amp;rft.pub=McGraw-Hill+Professional&amp;rft.date=2004&amp;rft.isbn=9780070570641&amp;rft.au=John+Paul+Shen%2C+Mikko+H.+Lipasti&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3DNibfj2aXwLYC%26lpg%3DPA94%26dq%3Ddeep%2520pipeline%2520processor%26pg%3DPA94&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AAddressing+mode" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-hennessy-patterson-c54x-6"><span class="mw-cite-backlink">^ <a href="#cite_ref-hennessy-patterson-c54x_6-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-hennessy-patterson-c54x_6-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation book">John L. Hennessy; <a href="/wiki/David_Patterson_(computer_scientist)" title="David Patterson (computer scientist)">David A. Patterson</a> (2002-05-29). <a rel="nofollow" class="external text" href="https://books.google.com/books?id=XX69oNsazH4C&amp;pg=PA104#v=onepage&amp;q&amp;f=false"><i>Computer Architecture: A Quantitative Approach</i></a>. p.&#160;104. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/9780080502526" title="Special:BookSources/9780080502526"><bdi>9780080502526</bdi></a>. <q>The C54x has 17 data addressing modes, not counting register access, but the four found in MIPS account for 70% of the modes. Autoincrement and autodecrement, found in some RISC architectures, account for another 25% of the usage. This data was collected form a measurement of static instructions for the C-callable library of 54 DSP routines coded in assembly language.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Computer+Architecture%3A+A+Quantitative+Approach&amp;rft.pages=104&amp;rft.date=2002-05-29&amp;rft.isbn=9780080502526&amp;rft.au=John+L.+Hennessy&amp;rft.au=David+A.+Patterson&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3DXX69oNsazH4C%26pg%3DPA104%23v%3Donepage%26q%26f%3Dfalse&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AAddressing+mode" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-7"><span class="mw-cite-backlink"><b><a href="#cite_ref-7">^</a></b></span> <span class="reference-text"><cite class="citation web">Dr. Sofiène Tahar. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20110930125040/http://users.encs.concordia.ca/~tahar/coen6741/notes/Chapter2-4p.pdf">"Instruction Set Principles: Addressing Mode Usage (Summary)"</a> <span class="cs1-format">(PDF)</span>. Archived from <a rel="nofollow" class="external text" href="http://users.encs.concordia.ca/~tahar/coen6741/notes/Chapter2-4p.pdf">the original</a> <span class="cs1-format">(PDF)</span> on 2011-09-30. <q>3 programs measured on machine with all address modes (VAX) ... 75% displacement and immediate</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Instruction+Set+Principles%3A+Addressing+Mode+Usage+%28Summary%29&amp;rft.au=Dr.+Sofi%C3%A8ne+Tahar&amp;rft_id=http%3A%2F%2Fusers.encs.concordia.ca%2F~tahar%2Fcoen6741%2Fnotes%2FChapter2-4p.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AAddressing+mode" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-8"><span class="mw-cite-backlink"><b><a href="#cite_ref-8">^</a></b></span> <span class="reference-text"><cite class="citation web">Ali-Reza Adl-Tabatabai; Geoff Langdale; Steven Lucco; Robert Wahbe (1995). <a rel="nofollow" class="external text" href="http://dl.acm.org/citation.cfm?id=231402">"Efficient and Language-Independent Mobile Programs"</a>. <q>79% of all instructions executed could be replaced by RISC instructions or synthesized into RISC instructions using only basic block instruction combination.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Efficient+and+Language-Independent+Mobile+Programs&amp;rft.date=1995&amp;rft.au=Ali-Reza+Adl-Tabatabai&amp;rft.au=Geoff+Langdale&amp;rft.au=Steven+Lucco&amp;rft.au=Robert+Wahbe&amp;rft_id=http%3A%2F%2Fdl.acm.org%2Fcitation.cfm%3Fid%3D231402&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AAddressing+mode" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-9"><span class="mw-cite-backlink"><b><a href="#cite_ref-9">^</a></b></span> <span class="reference-text"><cite class="citation book"><a rel="nofollow" class="external text" href="http://bitsavers.org/pdf/ibm/360/princOps/A22-6821-7_360PrincOpsDec67.pdf"><i>IBM System/360 Principles of Operation</i></a> <span class="cs1-format">(PDF)</span>. IBM. September 1968. p.&#160;135. A22-6821-7<span class="reference-accessdate">. Retrieved <span class="nowrap">12 July</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=IBM+System%2F360+Principles+of+Operation&amp;rft.pages=135&amp;rft.pub=IBM&amp;rft.date=1968-09&amp;rft_id=http%3A%2F%2Fbitsavers.org%2Fpdf%2Fibm%2F360%2FprincOps%2FA22-6821-7_360PrincOpsDec67.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AAddressing+mode" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-10"><span class="mw-cite-backlink"><b><a href="#cite_ref-10">^</a></b></span> <span class="reference-text"><cite class="citation book"><a rel="nofollow" class="external text" href="https://publibfp.dhe.ibm.com/epubs/pdf/dz9zr011.pdf"><i>z/Architecture Principles of Operation</i></a> <span class="cs1-format">(PDF)</span>. IBM. September 2017. p.&#160;7-266. SA22-7832-11<span class="reference-accessdate">. Retrieved <span class="nowrap">12 July</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=z%2FArchitecture+Principles+of+Operation&amp;rft.pages=7-266&amp;rft.pub=IBM&amp;rft.date=2017-09&amp;rft_id=https%3A%2F%2Fpublibfp.dhe.ibm.com%2Fepubs%2Fpdf%2Fdz9zr011.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AAddressing+mode" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-11"><span class="mw-cite-backlink"><b><a href="#cite_ref-11">^</a></b></span> <span class="reference-text"><cite class="citation web">Kong and Patterson (1995). <a rel="nofollow" class="external text" href="http://www.cs.berkeley.edu/~pattrsn/152/lec3.ps">"Instruction set design"</a>. Slide 27.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Instruction+set+design&amp;rft.pages=Slide+27&amp;rft.date=1995&amp;rft_id=http%3A%2F%2Fwww.cs.berkeley.edu%2F~pattrsn%2F152%2Flec3.ps&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AAddressing+mode" class="Z3988"></span><span class="cs1-maint citation-comment">CS1 maint: uses authors parameter (<a href="/wiki/Category:CS1_maint:_uses_authors_parameter" title="Category:CS1 maint: uses authors parameter">link</a>)</span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-12"><span class="mw-cite-backlink"><b><a href="#cite_ref-12">^</a></b></span> <span class="reference-text"><cite class="citation web">Koopman, Philip (1989). <a rel="nofollow" class="external text" href="http://www.ece.cmu.edu/~koopman/stack_computers/sec5_3.html">"Architecture of the RTX 32P"</a>. <i>Stack Computers</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Stack+Computers&amp;rft.atitle=Architecture+of+the+RTX+32P&amp;rft.date=1989&amp;rft.aulast=Koopman&amp;rft.aufirst=Philip&amp;rft_id=http%3A%2F%2Fwww.ece.cmu.edu%2F~koopman%2Fstack_computers%2Fsec5_3.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AAddressing+mode" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-13"><span class="mw-cite-backlink"><b><a href="#cite_ref-13">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://quequero.org/2014/04/introduction-to-arm-architecture/">"Introduction to ARMv8 64-bit Architecture"</a>. <i>UIC Academy</i>. quequero.org. 9 April 2014.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=UIC+Academy&amp;rft.atitle=Introduction+to+ARMv8+64-bit+Architecture&amp;rft.date=2014-04-09&amp;rft_id=https%3A%2F%2Fquequero.org%2F2014%2F04%2Fintroduction-to-arm-architecture%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AAddressing+mode" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-14"><span class="mw-cite-backlink"><b><a href="#cite_ref-14">^</a></b></span> <span class="reference-text"><cite class="citation book"><a rel="nofollow" class="external text" href="http://bitsavers.org/pdf/ibm/704/24-6661-2_704_Manual_1955.pdf"><i>704 Electronic Data-Processing Machine Manual of Operation</i></a> <span class="cs1-format">(PDF)</span>. <a href="/wiki/IBM" title="IBM">IBM</a>. 1955. pp.&#160;10–11.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=704+Electronic+Data-Processing+Machine+Manual+of+Operation&amp;rft.pages=10-11&amp;rft.pub=IBM&amp;rft.date=1955&amp;rft_id=http%3A%2F%2Fbitsavers.org%2Fpdf%2Fibm%2F704%2F24-6661-2_704_Manual_1955.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AAddressing+mode" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-15"><span class="mw-cite-backlink"><b><a href="#cite_ref-15">^</a></b></span> <span class="reference-text"><cite class="citation book"><a rel="nofollow" class="external text" href="http://bitsavers.org/pdf/ibm/7090/22-6528-4_7090Manual.pdf"><i>Reference Manual IBM 7090 Data Processing System</i></a> <span class="cs1-format">(PDF)</span>. IBM. 1962. pp.&#160;9–10.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Reference+Manual+IBM+7090+Data+Processing+System&amp;rft.pages=9-10&amp;rft.pub=IBM&amp;rft.date=1962&amp;rft_id=http%3A%2F%2Fbitsavers.org%2Fpdf%2Fibm%2F7090%2F22-6528-4_7090Manual.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AAddressing+mode" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-16"><span class="mw-cite-backlink"><b><a href="#cite_ref-16">^</a></b></span> <span class="reference-text"><cite id="CITEREFJones" class="citation">Jones, Douglas, <a rel="nofollow" class="external text" href="http://homepage.cs.uiowa.edu/~jones/pdp8/man/mri.html#autoindex"><i>Reference Instructions on the PDP-8</i></a><span class="reference-accessdate">, retrieved <span class="nowrap">1 July</span> 2013</span></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Reference+Instructions+on+the+PDP-8&amp;rft.aulast=Jones&amp;rft.aufirst=Douglas&amp;rft_id=http%3A%2F%2Fhomepage.cs.uiowa.edu%2F~jones%2Fpdp8%2Fman%2Fmri.html%23autoindex&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AAddressing+mode" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-17"><span class="mw-cite-backlink"><b><a href="#cite_ref-17">^</a></b></span> <span class="reference-text"><cite id="CITEREFFriend" class="citation">Friend, Carl, <a rel="nofollow" class="external text" href="http://users.rcn.com/crfriend/museum/doco/DG/Nova/"><i>Data General NOVA Instruction Set Summary</i></a><span class="reference-accessdate">, retrieved <span class="nowrap">1 July</span> 2013</span></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Data+General+NOVA+Instruction+Set+Summary&amp;rft.aulast=Friend&amp;rft.aufirst=Carl&amp;rft_id=http%3A%2F%2Fusers.rcn.com%2Fcrfriend%2Fmuseum%2Fdoco%2FDG%2FNova%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AAddressing+mode" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-18"><span class="mw-cite-backlink"><b><a href="#cite_ref-18">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.codingunit.com/c-reference-stdlib-h-function-malloc">"C Reference: function malloc()"</a></span>
</li>
<li id="cite_note-brooks-19"><span class="mw-cite-backlink">^ <a href="#cite_ref-brooks_19-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-brooks_19-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">Dave Brooks. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20141101211113/http://members.iinet.com.au/~daveb/history.html#puzzle">"Some Old Computers"</a>.</span>
</li>
<li id="cite_note-20"><span class="mw-cite-backlink"><b><a href="#cite_ref-20">^</a></b></span> <span class="reference-text">Bill Purvis. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20080616173228/http://bil.members.beeb.net/inst803.html">"Some details of the Elliott 803B hardware"</a></span>
</li>
</ol></div>
<h2><span class="mw-headline" id="External_links">External links</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Addressing_mode&amp;action=edit&amp;section=41" title="Edit section: External links">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li><a rel="nofollow" class="external text" href="http://www.osdata.com/topic/language/asm/address.htm">Addressing modes in assembly language</a></li>
<li><a rel="nofollow" class="external text" href="http://www.cs.iastate.edu/~prabhu/Tutorial/PIPELINE/addressMode.html">Addressing modes</a></li></ul>
<div role="navigation" class="navbox" aria-labelledby="Processor_technologies" style="padding:3px"><table class="nowraplinks mw-collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><div class="plainlinks hlist navbar mini"><ul><li class="nv-view"><a href="/wiki/Template:Processor_technologies" title="Template:Processor technologies"><abbr title="View this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">v</abbr></a></li><li class="nv-talk"><a href="/wiki/Template_talk:Processor_technologies" title="Template talk:Processor technologies"><abbr title="Discuss this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">t</abbr></a></li><li class="nv-edit"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=Template:Processor_technologies&amp;action=edit"><abbr title="Edit this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">e</abbr></a></li></ul></div><div id="Processor_technologies" style="font-size:114%;margin:0 4em"><a href="/wiki/Processor_(computing)" title="Processor (computing)">Processor technologies</a></div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Model_of_computation" title="Model of computation">Models</a></th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Turing_machine" title="Turing machine">Turing machine</a>
<ul><li><a href="/wiki/Universal_Turing_machine" title="Universal Turing machine">Universal</a></li>
<li><a href="/wiki/Post%E2%80%93Turing_machine" title="Post–Turing machine">Post–Turing</a></li>
<li><a href="/wiki/Quantum_Turing_machine" title="Quantum Turing machine">Quantum</a></li></ul></li>
<li><a href="/wiki/Belt_machine" class="mw-redirect" title="Belt machine">Belt machine</a></li>
<li><a href="/wiki/Stack_machine" title="Stack machine">Stack machine</a></li>
<li><a href="/wiki/Finite-state_machine" title="Finite-state machine">Finite-state machine</a>
<ul><li><a href="/wiki/Finite_state_machine_with_datapath" class="mw-redirect" title="Finite state machine with datapath">with datapath</a></li>
<li><a href="/wiki/Hierarchical_state_machine" class="mw-redirect" title="Hierarchical state machine">Hierarchical</a></li>
<li><a href="/wiki/Queue_automaton" title="Queue automaton">Queue automaton</a></li></ul></li>
<li><a href="/wiki/Register_machine" title="Register machine">Register machines</a>
<ul><li><a href="/wiki/Counter_machine" title="Counter machine">Counter</a></li>
<li><a href="/wiki/Pointer_machine" title="Pointer machine">Pointer</a></li>
<li><a href="/wiki/Random-access_machine" title="Random-access machine">Random-access</a></li>
<li><a href="/wiki/Random-access_stored-program_machine" title="Random-access stored-program machine">Random-access stored program</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Computer_architecture" title="Computer architecture">Architecture</a></th><td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Microarchitecture" title="Microarchitecture">Microarchitecture</a></li>
<li><a href="/wiki/Von_Neumann_architecture" title="Von Neumann architecture">Von Neumann</a></li>
<li><a href="/wiki/Harvard_architecture" title="Harvard architecture">Harvard</a>
<ul><li><a href="/wiki/Modified_Harvard_architecture" title="Modified Harvard architecture">modified</a></li></ul></li>
<li><a href="/wiki/Dataflow_architecture" title="Dataflow architecture">Dataflow</a></li>
<li><a href="/wiki/Transport_triggered_architecture" title="Transport triggered architecture">Transport-triggered</a></li>
<li><a href="/wiki/Cellular_architecture" title="Cellular architecture">Cellular</a></li>
<li><a href="/wiki/Endianness" title="Endianness">Endianness</a></li>
<li><a href="/wiki/Computer_data_storage" title="Computer data storage">Memory access</a>
<ul><li><a href="/wiki/Non-uniform_memory_access" title="Non-uniform memory access">NUMA</a></li>
<li><a href="/wiki/Heterogenous_Unified_Memory_Access" class="mw-redirect" title="Heterogenous Unified Memory Access">HUMA</a></li>
<li><a href="/wiki/Load/store_architecture" class="mw-redirect" title="Load/store architecture">Load/store</a></li>
<li><a href="/wiki/Register_memory_architecture" title="Register memory architecture">Register/memory</a></li></ul></li>
<li><a href="/wiki/Cache_hierarchy" title="Cache hierarchy">Cache hierarchy</a></li>
<li><a href="/wiki/Memory_hierarchy" title="Memory hierarchy">Memory hierarchy</a>
<ul><li><a href="/wiki/Virtual_memory" title="Virtual memory">Virtual memory</a></li>
<li><a href="/wiki/Secondary_storage" class="mw-redirect" title="Secondary storage">Secondary storage</a></li></ul></li>
<li><a href="/wiki/Heterogeneous_System_Architecture" title="Heterogeneous System Architecture">Heterogeneous</a></li>
<li><a href="/wiki/Fabric_computing" title="Fabric computing">Fabric</a></li>
<li><a href="/wiki/Multiprocessing" title="Multiprocessing">Multiprocessing</a></li>
<li><a href="/wiki/Cognitive_computing" title="Cognitive computing">Cognitive</a></li>
<li><a href="/wiki/Neuromorphic_engineering" title="Neuromorphic engineering">Neuromorphic</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Instruction_set_architecture" title="Instruction set architecture">Instruction set<br />architectures</a></th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">Types</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Complex_instruction_set_computer" title="Complex instruction set computer">CISC</a></li>
<li><a href="/wiki/Reduced_instruction_set_computer" title="Reduced instruction set computer">RISC</a></li>
<li><a href="/wiki/Application-specific_instruction_set_processor" title="Application-specific instruction set processor">Application-specific</a></li>
<li><a href="/wiki/Explicit_data_graph_execution" title="Explicit data graph execution">EDGE</a>
<ul><li><a href="/wiki/TRIPS_architecture" title="TRIPS architecture">TRIPS</a></li></ul></li>
<li><a href="/wiki/Very_long_instruction_word" title="Very long instruction word">VLIW</a>
<ul><li><a href="/wiki/Explicitly_parallel_instruction_computing" title="Explicitly parallel instruction computing">EPIC</a></li></ul></li>
<li><a href="/wiki/Minimal_instruction_set_computer" title="Minimal instruction set computer">MISC</a></li>
<li><a href="/wiki/One_instruction_set_computer" class="mw-redirect" title="One instruction set computer">OISC</a></li>
<li><a href="/wiki/No_instruction_set_computing" title="No instruction set computing">NISC</a></li>
<li><a href="/wiki/Zero_instruction_set_computer" title="Zero instruction set computer">ZISC</a></li>
<li><a href="/wiki/Comparison_of_instruction_set_architectures" title="Comparison of instruction set architectures">Comparison</a>
<ul><li><a class="mw-selflink selflink">Addressing modes</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Instruction sets</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/X86" title="X86">x86</a></li>
<li><a href="/wiki/ARM_architecture" title="ARM architecture">ARM</a></li>
<li><a href="/wiki/MIPS_architecture" title="MIPS architecture">MIPS</a></li>
<li><a href="/wiki/Power_ISA" title="Power ISA">Power ISA</a></li>
<li><a href="/wiki/SPARC" title="SPARC">SPARC</a></li>
<li><a href="/wiki/IA-64" title="IA-64">Itanium</a></li>
<li><a href="/wiki/Unicore" title="Unicore">Unicore</a></li>
<li><a href="/wiki/MicroBlaze" title="MicroBlaze">MicroBlaze</a></li>
<li><a href="/wiki/RISC-V" title="RISC-V">RISC-V</a></li>
<li><a href="/wiki/Little_man_computer" title="Little man computer">LMC</a></li>
<li><a href="/wiki/List_of_instruction_sets" class="mw-redirect" title="List of instruction sets">Others</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Instruction_cycle" title="Instruction cycle">Execution</a></th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Instruction_pipelining" title="Instruction pipelining">Instruction pipelining</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Pipeline_stall" title="Pipeline stall">Pipeline stall</a></li>
<li><a href="/wiki/Operand_forwarding" title="Operand forwarding">Operand forwarding</a></li>
<li><a href="/wiki/Classic_RISC_pipeline" title="Classic RISC pipeline">Classic RISC pipeline</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Hazard_(computer_architecture)" title="Hazard (computer architecture)">Hazards</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Data_dependency" title="Data dependency">Data dependency</a></li>
<li><a href="/wiki/Structural_hazard" class="mw-redirect" title="Structural hazard">Structural</a></li>
<li><a href="/wiki/Control_hazard" class="mw-redirect" title="Control hazard">Control</a></li>
<li><a href="/wiki/False_sharing" title="False sharing">False sharing</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Out-of-order_execution" title="Out-of-order execution">Out-of-order</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Tomasulo_algorithm" title="Tomasulo algorithm">Tomasulo algorithm</a>
<ul><li><a href="/wiki/Reservation_station" title="Reservation station">Reservation station</a></li>
<li><a href="/wiki/Re-order_buffer" title="Re-order buffer">Re-order buffer</a></li></ul></li>
<li><a href="/wiki/Register_renaming" title="Register renaming">Register renaming</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Speculative_execution" title="Speculative execution">Speculative</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Branch_predictor" title="Branch predictor">Branch prediction</a></li>
<li><a href="/wiki/Memory_dependence_prediction" title="Memory dependence prediction">Memory dependence prediction</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Parallel_computing" title="Parallel computing">Parallelism</a></th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">Level</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Bit-level_parallelism" title="Bit-level parallelism">Bit</a>
<ul><li><a href="/wiki/Bit-serial_architecture" title="Bit-serial architecture">Bit-serial</a></li>
<li><a href="/wiki/Word_(computer_architecture)" title="Word (computer architecture)">Word</a></li></ul></li>
<li><a href="/wiki/Instruction-level_parallelism" title="Instruction-level parallelism">Instruction</a></li>
<li><a href="/wiki/Instruction_pipelining" title="Instruction pipelining">Pipelining</a>
<ul><li><a href="/wiki/Scalar_processor" title="Scalar processor">Scalar</a></li>
<li><a href="/wiki/Superscalar_processor" title="Superscalar processor">Superscalar</a></li></ul></li>
<li><a href="/wiki/Task_parallelism" title="Task parallelism">Task</a>
<ul><li><a href="/wiki/Thread_(computing)" title="Thread (computing)">Thread</a></li>
<li><a href="/wiki/Process_(computing)" title="Process (computing)">Process</a></li></ul></li>
<li><a href="/wiki/Data_parallelism" title="Data parallelism">Data</a>
<ul><li><a href="/wiki/Vector_processor" title="Vector processor">Vector</a></li></ul></li>
<li><a href="/wiki/Memory-level_parallelism" title="Memory-level parallelism">Memory</a></li>
<li><a href="/wiki/Distributed_architecture" class="mw-redirect" title="Distributed architecture">Distributed</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Multithreading_(computer_architecture)" title="Multithreading (computer architecture)">Multithreading</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Temporal_multithreading" title="Temporal multithreading">Temporal</a></li>
<li><a href="/wiki/Simultaneous_multithreading" title="Simultaneous multithreading">Simultaneous</a>
<ul><li><a href="/wiki/Hyper-threading" title="Hyper-threading">Hyperthreading</a></li></ul></li>
<li><a href="/wiki/Speculative_multithreading" title="Speculative multithreading">Speculative</a></li>
<li><a href="/wiki/Preemption_(computing)" title="Preemption (computing)">Preemptive</a></li>
<li><a href="/wiki/Cooperative_multithreading" class="mw-redirect" title="Cooperative multithreading">Cooperative</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Flynn%27s_taxonomy" title="Flynn&#39;s taxonomy">Flynn's taxonomy</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/SISD" title="SISD">SISD</a></li>
<li><a href="/wiki/SIMD" title="SIMD">SIMD</a>
<ul><li><a href="/wiki/SWAR" title="SWAR">SWAR</a></li></ul></li>
<li><a href="/wiki/Single_instruction,_multiple_threads" title="Single instruction, multiple threads">SIMT</a></li>
<li><a href="/wiki/MISD" title="MISD">MISD</a></li>
<li><a href="/wiki/MIMD" title="MIMD">MIMD</a>
<ul><li><a href="/wiki/SPMD" title="SPMD">SPMD</a></li></ul></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Computer_performance" title="Computer performance">Processor<br />performance</a></th><td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Transistor_count" title="Transistor count">Transistor count</a></li>
<li><a href="/wiki/Instructions_per_cycle" title="Instructions per cycle">Instructions per cycle</a> (IPC)
<ul><li><a href="/wiki/Cycles_per_instruction" title="Cycles per instruction">Cycles per instruction</a> (CPI)</li></ul></li>
<li><a href="/wiki/Instructions_per_second" title="Instructions per second">Instructions per second</a> (IPS)</li>
<li><a href="/wiki/FLOPS" title="FLOPS">Floating-point operations per second</a> (FLOPS)</li>
<li><a href="/wiki/Transactions_per_second" title="Transactions per second">Transactions per second</a> (TPS)</li>
<li><a href="/wiki/SUPS" title="SUPS">Synaptic updates per second</a> (SUPS)</li>
<li><a href="/wiki/Performance_per_watt" title="Performance per watt">Performance per watt</a> (PPW)</li>
<li><a href="/wiki/Cache_performance_measurement_and_metric" title="Cache performance measurement and metric">Cache performance metrics</a></li>
<li><a href="/wiki/Computer_performance_by_orders_of_magnitude" title="Computer performance by orders of magnitude">Computer performance by orders of magnitude</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Processor_(computing)" title="Processor (computing)">Types</a></th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Central_processing_unit" title="Central processing unit">Central processing unit</a> (CPU)</li>
<li><a href="/wiki/Graphics_processing_unit" title="Graphics processing unit">Graphics processing unit</a> (GPU)
<ul><li><a href="/wiki/General-purpose_computing_on_graphics_processing_units" title="General-purpose computing on graphics processing units">GPGPU</a></li></ul></li>
<li><a href="/wiki/Vector_processor" title="Vector processor">Vector</a></li>
<li><a href="/wiki/Barrel_processor" title="Barrel processor">Barrel</a></li>
<li><a href="/wiki/Stream_processing" title="Stream processing">Stream</a></li>
<li><a href="/wiki/Coprocessor" title="Coprocessor">Coprocessor</a></li>
<li><a href="/wiki/Application-specific_integrated_circuit" title="Application-specific integrated circuit">ASIC</a></li>
<li><a href="/wiki/Field-programmable_gate_array" title="Field-programmable gate array">FPGA</a></li>
<li><a href="/wiki/Complex_programmable_logic_device" title="Complex programmable logic device">CPLD</a></li>
<li><a href="/wiki/Multi-chip_module" title="Multi-chip module">Multi-chip module</a> (MCM)</li>
<li><a href="/wiki/System_in_package" title="System in package">System in package</a> (SiP)</li></ul>
</div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">By application</th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Microprocessor" title="Microprocessor">Microprocessor</a></li>
<li><a href="/wiki/Microcontroller" title="Microcontroller">Microcontroller</a></li>
<li><a href="/wiki/Mobile_processor" title="Mobile processor">Mobile</a></li>
<li><a href="/wiki/Notebook_processor" title="Notebook processor">Notebook</a></li>
<li><a href="/wiki/Ultra-low-voltage_processor" title="Ultra-low-voltage processor">Ultra-low-voltage</a></li>
<li><a href="/wiki/Application-specific_instruction_set_processor" title="Application-specific instruction set processor">ASIP</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Systems<br />on chip</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/System_on_a_chip" title="System on a chip">System on a chip</a> (SoC)</li>
<li><a href="/wiki/Multiprocessor_system-on-chip" class="mw-redirect" title="Multiprocessor system-on-chip">Multiprocessor</a> (MPSoC)</li>
<li><a href="/wiki/Programmable_system-on-chip" title="Programmable system-on-chip">Programmable</a> (PSoC)</li>
<li><a href="/wiki/Network_on_a_chip" title="Network on a chip">Network on a chip</a> (NoC)</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Hardware_acceleration" title="Hardware acceleration">Hardware<br />accelerators</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/AI_accelerator" title="AI accelerator">AI accelerator</a></li>
<li><a href="/wiki/Vision_processing_unit" title="Vision processing unit">Vision processing unit</a> (VPU)</li>
<li><a href="/wiki/Physics_processing_unit" title="Physics processing unit">Physics processing unit</a> (PPU)</li>
<li><a href="/wiki/Digital_signal_processor" title="Digital signal processor">Digital signal processor</a> (DSP)</li>
<li><a href="/wiki/Tensor_processing_unit" title="Tensor processing unit">Tensor processing unit</a> (TPU)</li>
<li><a href="/wiki/Secure_cryptoprocessor" title="Secure cryptoprocessor">Secure cryptoprocessor</a></li>
<li><a href="/wiki/Network_processor" title="Network processor">Network processor</a></li>
<li><a href="/wiki/Baseband_processor" title="Baseband processor">Baseband processor</a></li></ul>
</div></td></tr></tbody></table><div>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Word_(computer_architecture)" title="Word (computer architecture)">Word size</a></th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/1-bit_computing" title="1-bit computing">1-bit</a></li>
<li><a href="/wiki/4-bit_computing" title="4-bit computing">4-bit</a></li>
<li><a href="/wiki/8-bit_computing" title="8-bit computing">8-bit</a></li>
<li><a href="/wiki/12-bit_computing" title="12-bit computing">12-bit</a></li>
<li><a href="/wiki/Apollo_Guidance_Computer" title="Apollo Guidance Computer">15-bit</a></li>
<li><a href="/wiki/16-bit_computing" title="16-bit computing">16-bit</a></li>
<li><a href="/wiki/32-bit_computing" title="32-bit computing">32-bit</a></li>
<li><a href="/wiki/48-bit_computing" title="48-bit computing">48-bit</a></li>
<li><a href="/wiki/64-bit_computing" title="64-bit computing">64-bit</a></li>
<li><a href="/wiki/128-bit_computing" title="128-bit computing">128-bit</a></li>
<li><a href="/wiki/256-bit_computing" title="256-bit computing">256-bit</a></li>
<li><a href="/wiki/512-bit_computing" title="512-bit computing">512-bit</a></li>
<li><a href="/wiki/Bit_slicing" title="Bit slicing">bit slicing</a></li>
<li><a href="/wiki/Word_(computer_architecture)#Table_of_word_sizes" title="Word (computer architecture)">others</a>
<ul><li><a href="/wiki/Word_(computer_architecture)#Variable_word_architectures" title="Word (computer architecture)">variable</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Core count</th><td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Single-core" title="Single-core">Single-core</a></li>
<li><a href="/wiki/Multi-core_processor" title="Multi-core processor">Multi-core</a></li>
<li><a href="/wiki/Manycore_processor" title="Manycore processor">Manycore</a></li>
<li><a href="/wiki/Heterogeneous_computing" title="Heterogeneous computing">Heterogeneous architecture</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Components</th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Processor_core" class="mw-redirect" title="Processor core">Core</a></li>
<li><a href="/wiki/Cache_(computing)" title="Cache (computing)">Cache</a>
<ul><li><a href="/wiki/CPU_cache" title="CPU cache">CPU cache</a></li>
<li><a href="/wiki/Cache_replacement_policies" title="Cache replacement policies">replacement policies</a></li>
<li><a href="/wiki/Cache_coherence" title="Cache coherence">coherence</a></li></ul></li>
<li><a href="/wiki/Bus_(computing)" title="Bus (computing)">Bus</a></li>
<li><a href="/wiki/Clock_rate" title="Clock rate">Clock rate</a></li>
<li><a href="/wiki/Clock_signal" title="Clock signal">Clock signal</a></li>
<li><a href="/wiki/FIFO_(computing_and_electronics)" title="FIFO (computing and electronics)">FIFO</a></li></ul>
</div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Execution_unit" title="Execution unit">Functional units</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Arithmetic_logic_unit" title="Arithmetic logic unit">Arithmetic logic unit</a> (ALU)</li>
<li><a href="/wiki/Address_generation_unit" title="Address generation unit">Address generation unit</a> (AGU)</li>
<li><a href="/wiki/Floating-point_unit" title="Floating-point unit">Floating-point unit</a> (FPU)</li>
<li><a href="/wiki/Memory_management_unit" title="Memory management unit">Memory management unit</a> (MMU)
<ul><li><a href="/wiki/Load%E2%80%93store_unit" title="Load–store unit">Load–store unit</a></li>
<li><a href="/wiki/Translation_lookaside_buffer" title="Translation lookaside buffer">Translation lookaside buffer</a> (TLB)</li></ul></li>
<li><a href="/wiki/Memory_controller" title="Memory controller">Integrated memory controller</a> (IMC)</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Digital_logic" class="mw-redirect" title="Digital logic">Logic</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Combinational_logic" title="Combinational logic">Combinational</a></li>
<li><a href="/wiki/Sequential_logic" title="Sequential logic">Sequential</a></li>
<li><a href="/wiki/Glue_logic" title="Glue logic">Glue</a></li>
<li><a href="/wiki/Logic_gate" title="Logic gate">Logic gate</a>
<ul><li><a href="/wiki/Quantum_logic_gate" title="Quantum logic gate">Quantum</a></li>
<li><a href="/wiki/Gate_array" title="Gate array">Array</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Hardware_register" title="Hardware register">Registers</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Processor_register" title="Processor register">Processor register</a></li>
<li><a href="/wiki/Status_register" title="Status register">Status register</a></li>
<li><a href="/wiki/Stack_register" title="Stack register">Stack register</a></li>
<li><a href="/wiki/Register_file" title="Register file">Register file</a></li>
<li><a href="/wiki/Memory_buffer_register" title="Memory buffer register">Memory buffer</a></li>
<li><a href="/wiki/Program_counter" title="Program counter">Program counter</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Control unit</th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Instruction_unit" title="Instruction unit">Instruction unit</a></li>
<li><a href="/wiki/Data_buffer" title="Data buffer">Data buffer</a></li>
<li><a href="/wiki/Write_buffer" title="Write buffer">Write buffer</a></li>
<li><a href="/wiki/Microcode" title="Microcode">Microcode</a> <a href="/wiki/ROM_image" title="ROM image">ROM</a></li>
<li><a href="/wiki/Counter_(digital)" title="Counter (digital)">Counter</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Datapath" title="Datapath">Datapath</a></th><td class="navbox-list navbox-even" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Multiplexer" title="Multiplexer">Multiplexer</a></li>
<li><a href="/wiki/Demultiplexer" class="mw-redirect" title="Demultiplexer">Demultiplexer</a></li>
<li><a href="/wiki/Adder_(electronics)" title="Adder (electronics)">Adder</a></li>
<li><a href="/wiki/Binary_multiplier" title="Binary multiplier">Multiplier</a>
<ul><li><a href="/wiki/CPU_multiplier" title="CPU multiplier">CPU</a></li></ul></li>
<li><a href="/wiki/Binary_decoder" title="Binary decoder">Binary decoder</a>
<ul><li><a href="/wiki/Address_decoder" title="Address decoder">Address decoder</a></li>
<li><a href="/wiki/Sum_addressed_decoder" class="mw-redirect" title="Sum addressed decoder">Sum addressed decoder</a></li></ul></li>
<li><a href="/wiki/Barrel_shifter" title="Barrel shifter">Barrel shifter</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Electronic_circuit" title="Electronic circuit">Circuitry</a></th><td class="navbox-list navbox-odd" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Integrated_circuit" title="Integrated circuit">Integrated circuit</a>
<ul><li><a href="/wiki/Three-dimensional_integrated_circuit" title="Three-dimensional integrated circuit">3D</a></li>
<li><a href="/wiki/Mixed-signal_integrated_circuit" title="Mixed-signal integrated circuit">Mixed-signal</a></li>
<li><a href="/wiki/Power_management_integrated_circuit" title="Power management integrated circuit">Power management</a></li></ul></li>
<li><a href="/wiki/Boolean_circuit" title="Boolean circuit">Boolean</a></li>
<li><a href="/wiki/Digital_circuit" class="mw-redirect" title="Digital circuit">Digital</a></li>
<li><a href="/wiki/Analog_circuit" class="mw-redirect" title="Analog circuit">Analog</a></li>
<li><a href="/wiki/Quantum_circuit" title="Quantum circuit">Quantum</a></li>
<li><a href="/wiki/Switch#Electronic_switches" title="Switch">Switch</a></li></ul>
</div></td></tr></tbody></table><div>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Power_management" title="Power management">Power<br />management</a></th><td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Power_Management_Unit" title="Power Management Unit">PMU</a></li>
<li><a href="/wiki/Advanced_Power_Management" title="Advanced Power Management">APM</a></li>
<li><a href="/wiki/Advanced_Configuration_and_Power_Interface" title="Advanced Configuration and Power Interface">ACPI</a></li>
<li><a href="/wiki/Dynamic_frequency_scaling" title="Dynamic frequency scaling">Dynamic frequency scaling</a></li>
<li><a href="/wiki/Dynamic_voltage_scaling" title="Dynamic voltage scaling">Dynamic voltage scaling</a></li>
<li><a href="/wiki/Clock_gating" title="Clock gating">Clock gating</a></li>
<li><a href="/wiki/Performance_per_watt" title="Performance per watt">Performance per watt</a> (PPW)</li>
<li><a href="/wiki/Race_to_sleep" title="Race to sleep">Race to sleep</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Related</th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/History_of_general-purpose_CPUs" title="History of general-purpose CPUs">History of general-purpose CPUs</a></li>
<li><a href="/wiki/Microprocessor_chronology" title="Microprocessor chronology">Microprocessor chronology</a></li>
<li><a href="/wiki/Processor_design" title="Processor design">Processor design</a></li>
<li><a href="/wiki/Digital_electronics" title="Digital electronics">Digital electronics</a></li>
<li><a href="/wiki/Hardware_security_module" title="Hardware security module">Hardware security module</a></li>
<li><a href="/wiki/Semiconductor_device_fabrication" title="Semiconductor device fabrication">Semiconductor device fabrication</a></li>
<li><a href="/wiki/Tick%E2%80%93tock_model" title="Tick–tock model">Tick–tock model</a></li></ul>
</div></td></tr></tbody></table></div>
<!-- 
NewPP limit report
Parsed by mw1272
Cached time: 20200404153146
Cache expiry: 2592000
Dynamic content: false
Complications: [vary‐revision‐sha1]
CPU time usage: 0.392 seconds
Real time usage: 0.533 seconds
Preprocessor visited node count: 1797/1000000
Post‐expand include size: 118793/2097152 bytes
Template argument size: 1012/2097152 bytes
Highest expansion depth: 10/40
Expensive parser function count: 2/500
Unstrip recursion depth: 1/20
Unstrip post‐expand size: 54051/5000000 bytes
Number of Wikibase entities loaded: 0/400
Lua time usage: 0.185/10.000 seconds
Lua memory usage: 5.87 MB/50 MB
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00%  412.101      1 -total
 45.46%  187.345      1 Template:Reflist
 26.94%  111.003      9 Template:Cite_web
 23.32%   96.100      1 Template:Refimprove
 19.55%   80.552      2 Template:Ambox
  9.10%   37.501      7 Template:Term
  8.54%   35.173      2 Template:Find_sources_mainspace
  8.12%   33.443      6 Template:Navbox
  7.58%   31.217      1 Template:CPU_technologies
  4.11%   16.938      4 Template:Cite_book
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:838142-0!canonical and timestamp 20200404153146 and revision id 945051369
 -->
</div><noscript><img src="//en.wikipedia.org/wiki/Special:CentralAutoLogin/start?type=1x1" alt="" title="" width="1" height="1" style="border: none; position: absolute;" /></noscript></div>
		<div class="printfooter">Retrieved from "<a dir="ltr" href="https://en.wikipedia.org/w/index.php?title=Addressing_mode&amp;oldid=945051369">https://en.wikipedia.org/w/index.php?title=Addressing_mode&amp;oldid=945051369</a>"</div>
		<div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="/wiki/Help:Category" title="Help:Category">Categories</a>: <ul><li><a href="/wiki/Category:Computer_architecture" title="Category:Computer architecture">Computer architecture</a></li><li><a href="/wiki/Category:Machine_code" title="Category:Machine code">Machine code</a></li><li><a href="/wiki/Category:Assembly_languages" title="Category:Assembly languages">Assembly languages</a></li></ul></div><div id="mw-hidden-catlinks" class="mw-hidden-catlinks mw-hidden-cats-hidden">Hidden categories: <ul><li><a href="/wiki/Category:CS1_maint:_uses_authors_parameter" title="Category:CS1 maint: uses authors parameter">CS1 maint: uses authors parameter</a></li><li><a href="/wiki/Category:Articles_needing_additional_references_from_May_2009" title="Category:Articles needing additional references from May 2009">Articles needing additional references from May 2009</a></li><li><a href="/wiki/Category:All_articles_needing_additional_references" title="Category:All articles needing additional references">All articles needing additional references</a></li><li><a href="/wiki/Category:Articles_needing_additional_references_from_May_2012" title="Category:Articles needing additional references from May 2012">Articles needing additional references from May 2012</a></li></ul></div></div>
		<div class="visualClear"></div>
		
	</div>
</div>
<div id='mw-data-after-content'>
	<div class="read-more-container"></div>
</div>

<div id="mw-navigation">
    <h2>Navigation menu</h2>
    <div id="mw-head">
        
        <div id="p-personal" role="navigation" class="" aria-labelledby="p-personal-label">
        	<h3 id="p-personal-label">Personal tools</h3>
        	<ul >
        		
        		<li id="pt-anonuserpage">Not logged in</li>
        		<li id="pt-anontalk"><a href="/wiki/Special:MyTalk" title="Discussion about edits from this IP address [n]" accesskey="n">Talk</a></li><li id="pt-anoncontribs"><a href="/wiki/Special:MyContributions" title="A list of edits made from this IP address [y]" accesskey="y">Contributions</a></li><li id="pt-createaccount"><a href="/w/index.php?title=Special:CreateAccount&amp;returnto=Addressing+mode" title="You are encouraged to create an account and log in; however, it is not mandatory">Create account</a></li><li id="pt-login"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=Addressing+mode" title="You&#039;re encouraged to log in; however, it&#039;s not mandatory. [o]" accesskey="o">Log in</a></li>
        	</ul>
        </div>
        <div id="left-navigation">
            <div id="p-namespaces" role="navigation" class="vectorTabs " aria-labelledby="p-namespaces-label">
            	<h3 id="p-namespaces-label">Namespaces</h3>
            	<ul >
            		<li id="ca-nstab-main" class="selected"><a href="/wiki/Addressing_mode" title="View the content page [c]" accesskey="c">Article</a></li><li id="ca-talk"><a href="/wiki/Talk:Addressing_mode" rel="discussion" title="Discuss improvements to the content page [t]" accesskey="t">Talk</a></li>
            	</ul>
            </div>
            <div id="p-variants" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-variants-label">
            	<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-variants-label" />
            	<h3 id="p-variants-label">
            		<span>Variants</span>
            	</h3>
            	<ul class="menu" >
            		
            	</ul>
            </div>
        </div>
        <div id="right-navigation">
            <div id="p-views" role="navigation" class="vectorTabs " aria-labelledby="p-views-label">
            	<h3 id="p-views-label">Views</h3>
            	<ul >
            		<li id="ca-view" class="collapsible selected"><a href="/wiki/Addressing_mode">Read</a></li><li id="ca-edit" class="collapsible"><a href="/w/index.php?title=Addressing_mode&amp;action=edit" title="Edit this page [e]" accesskey="e">Edit</a></li><li id="ca-history" class="collapsible"><a href="/w/index.php?title=Addressing_mode&amp;action=history" title="Past revisions of this page [h]" accesskey="h">View history</a></li>
            	</ul>
            </div>
            <div id="p-cactions" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-cactions-label">
            	<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-cactions-label" />
            	<h3 id="p-cactions-label">
            		<span>More</span>
            	</h3>
            	<ul class="menu" >
            		
            	</ul>
            </div>
            <div id="p-search" role="search">
            	<h3 >
            		<label for="searchInput">Search</label>
            	</h3>
            	<form action="/w/index.php" id="searchform">
            		<div id="simpleSearch">
            			<input type="search" name="search" placeholder="Search Wikipedia" title="Search Wikipedia [f]" accesskey="f" id="searchInput"/>
            			<input type="hidden" value="Special:Search" name="title"/>
            			<input type="submit" name="fulltext" value="Search" title="Search Wikipedia for this text" id="mw-searchButton" class="searchButton mw-fallbackSearchButton"/>
            			<input type="submit" name="go" value="Go" title="Go to a page with this exact name if it exists" id="searchButton" class="searchButton"/>
            		</div>
            	</form>
            </div>
        </div>
    </div>
    
    <div id="mw-panel">
    	<div id="p-logo" role="banner">
    		<a  title="Visit the main page" class="mw-wiki-logo" href="/wiki/Main_Page"></a>
    	</div>
    	<div class="portal" role="navigation" id="p-navigation"  aria-labelledby="p-navigation-label">
    		<h3  id="p-navigation-label">
    			Navigation
    		</h3>
    		<div class="body">
    			<ul><li id="n-mainpage-description"><a href="/wiki/Main_Page" title="Visit the main page [z]" accesskey="z">Main page</a></li><li id="n-contents"><a href="/wiki/Wikipedia:Contents" title="Guides to browsing Wikipedia">Contents</a></li><li id="n-featuredcontent"><a href="/wiki/Wikipedia:Featured_content" title="Featured content – the best of Wikipedia">Featured content</a></li><li id="n-currentevents"><a href="/wiki/Portal:Current_events" title="Find background information on current events">Current events</a></li><li id="n-randompage"><a href="/wiki/Special:Random" title="Load a random article [x]" accesskey="x">Random article</a></li><li id="n-sitesupport"><a href="https://donate.wikimedia.org/wiki/Special:FundraiserRedirector?utm_source=donate&amp;utm_medium=sidebar&amp;utm_campaign=C13_en.wikipedia.org&amp;uselang=en" title="Support us">Donate to Wikipedia</a></li><li id="n-shoplink"><a href="//shop.wikimedia.org" title="Visit the Wikipedia store">Wikipedia store</a></li></ul>
    			
    		</div>
    	</div>
    	
    	<div class="portal" role="navigation" id="p-interaction"  aria-labelledby="p-interaction-label">
    		<h3  id="p-interaction-label">
    			Interaction
    		</h3>
    		<div class="body">
    			<ul><li id="n-help"><a href="/wiki/Help:Contents" title="Guidance on how to use and edit Wikipedia">Help</a></li><li id="n-aboutsite"><a href="/wiki/Wikipedia:About" title="Find out about Wikipedia">About Wikipedia</a></li><li id="n-portal"><a href="/wiki/Wikipedia:Community_portal" title="About the project, what you can do, where to find things">Community portal</a></li><li id="n-recentchanges"><a href="/wiki/Special:RecentChanges" title="A list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li><li id="n-contactpage"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us" title="How to contact Wikipedia">Contact page</a></li></ul>
    			
    		</div>
    	</div>
    	
    	<div class="portal" role="navigation" id="p-tb"  aria-labelledby="p-tb-label">
    		<h3  id="p-tb-label">
    			Tools
    		</h3>
    		<div class="body">
    			<ul><li id="t-whatlinkshere"><a href="/wiki/Special:WhatLinksHere/Addressing_mode" title="List of all English Wikipedia pages containing links to this page [j]" accesskey="j">What links here</a></li><li id="t-recentchangeslinked"><a href="/wiki/Special:RecentChangesLinked/Addressing_mode" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li><li id="t-upload"><a href="/wiki/Wikipedia:File_Upload_Wizard" title="Upload files [u]" accesskey="u">Upload file</a></li><li id="t-specialpages"><a href="/wiki/Special:SpecialPages" title="A list of all special pages [q]" accesskey="q">Special pages</a></li><li id="t-permalink"><a href="/w/index.php?title=Addressing_mode&amp;oldid=945051369" title="Permanent link to this revision of the page">Permanent link</a></li><li id="t-info"><a href="/w/index.php?title=Addressing_mode&amp;action=info" title="More information about this page">Page information</a></li><li id="t-wikibase"><a href="https://www.wikidata.org/wiki/Special:EntityPage/Q367183" title="Link to connected data repository item [g]" accesskey="g">Wikidata item</a></li><li id="t-cite"><a href="/w/index.php?title=Special:CiteThisPage&amp;page=Addressing_mode&amp;id=945051369&amp;wpFormIdentifier=titleform" title="Information on how to cite this page">Cite this page</a></li></ul>
    			
    		</div>
    	</div>
    	
    	<div class="portal" role="navigation" id="p-coll-print_export"  aria-labelledby="p-coll-print_export-label">
    		<h3  id="p-coll-print_export-label">
    			Print/export
    		</h3>
    		<div class="body">
    			<ul><li id="coll-create_a_book"><a href="/w/index.php?title=Special:Book&amp;bookcmd=book_creator&amp;referer=Addressing+mode">Create a book</a></li><li id="coll-download-as-rl"><a href="/w/index.php?title=Special:ElectronPdf&amp;page=Addressing+mode&amp;action=show-download-screen">Download as PDF</a></li><li id="t-print"><a href="/w/index.php?title=Addressing_mode&amp;printable=yes" title="Printable version of this page [p]" accesskey="p">Printable version</a></li></ul>
    			
    		</div>
    	</div>
    	
    	<div class="portal" role="navigation" id="p-lang"  aria-labelledby="p-lang-label">
    		<h3  id="p-lang-label">
    			Languages
    		</h3>
    		<div class="body">
    			<ul><li class="interlanguage-link interwiki-de"><a href="https://de.wikipedia.org/wiki/Adressierung_(Rechnerarchitektur)" title="Adressierung (Rechnerarchitektur) – German" lang="de" hreflang="de" class="interlanguage-link-target">Deutsch</a></li><li class="interlanguage-link interwiki-es"><a href="https://es.wikipedia.org/wiki/Modo_de_direccionamiento" title="Modo de direccionamiento – Spanish" lang="es" hreflang="es" class="interlanguage-link-target">Español</a></li><li class="interlanguage-link interwiki-fa"><a href="https://fa.wikipedia.org/wiki/%D8%AD%D8%A7%D9%84%D8%AA_%D8%A2%D8%AF%D8%B1%D8%B3%E2%80%8C%D8%AF%D9%87%DB%8C" title="حالت آدرس‌دهی – Persian" lang="fa" hreflang="fa" class="interlanguage-link-target">فارسی</a></li><li class="interlanguage-link interwiki-fr"><a href="https://fr.wikipedia.org/wiki/Mode_d%27adressage" title="Mode d&#039;adressage – French" lang="fr" hreflang="fr" class="interlanguage-link-target">Français</a></li><li class="interlanguage-link interwiki-it"><a href="https://it.wikipedia.org/wiki/Metodo_di_indirizzamento" title="Metodo di indirizzamento – Italian" lang="it" hreflang="it" class="interlanguage-link-target">Italiano</a></li><li class="interlanguage-link interwiki-ja"><a href="https://ja.wikipedia.org/wiki/%E3%82%A2%E3%83%89%E3%83%AC%E3%83%83%E3%82%B7%E3%83%B3%E3%82%B0%E3%83%A2%E3%83%BC%E3%83%89" title="アドレッシングモード – Japanese" lang="ja" hreflang="ja" class="interlanguage-link-target">日本語</a></li><li class="interlanguage-link interwiki-ro"><a href="https://ro.wikipedia.org/wiki/Mod_de_adresare" title="Mod de adresare – Romanian" lang="ro" hreflang="ro" class="interlanguage-link-target">Română</a></li><li class="interlanguage-link interwiki-ru"><a href="https://ru.wikipedia.org/wiki/%D0%90%D0%B4%D1%80%D0%B5%D1%81%D0%B0%D1%86%D0%B8%D1%8F_%D0%BF%D0%B0%D0%BC%D1%8F%D1%82%D0%B8" title="Адресация памяти – Russian" lang="ru" hreflang="ru" class="interlanguage-link-target">Русский</a></li><li class="interlanguage-link interwiki-sv"><a href="https://sv.wikipedia.org/wiki/Adresseringsl%C3%A4ge" title="Adresseringsläge – Swedish" lang="sv" hreflang="sv" class="interlanguage-link-target">Svenska</a></li><li class="interlanguage-link interwiki-tr"><a href="https://tr.wikipedia.org/wiki/Adresleme_y%C3%B6ntemi" title="Adresleme yöntemi – Turkish" lang="tr" hreflang="tr" class="interlanguage-link-target">Türkçe</a></li><li class="interlanguage-link interwiki-uk"><a href="https://uk.wikipedia.org/wiki/%D0%A1%D0%BF%D0%BE%D1%81%D0%BE%D0%B1%D0%B8_%D0%B0%D0%B4%D1%80%D0%B5%D1%81%D0%B0%D1%86%D1%96%D1%97_%D0%BF%D0%B0%D0%BC%27%D1%8F%D1%82%D1%96" title="Способи адресації пам&#039;яті – Ukrainian" lang="uk" hreflang="uk" class="interlanguage-link-target">Українська</a></li><li class="interlanguage-link interwiki-zh"><a href="https://zh.wikipedia.org/wiki/%E5%AF%BB%E5%9D%80%E6%A8%A1%E5%BC%8F" title="寻址模式 – Chinese" lang="zh" hreflang="zh" class="interlanguage-link-target">中文</a></li></ul>
    			<div class="after-portlet after-portlet-lang"><span class="wb-langlinks-edit wb-langlinks-link"><a href="https://www.wikidata.org/wiki/Special:EntityPage/Q367183#sitelinks-wikipedia" title="Edit interlanguage links" class="wbc-editpage">Edit links</a></span></div>
    		</div>
    	</div>
    	
    </div>
</div>

<div id="footer" role="contentinfo" >
	<ul id="footer-info" class="">
		<li id="footer-info-lastmod"> This page was last edited on 11 March 2020, at 14:45<span class="anonymous-show">&#160;(UTC)</span>.</li>
		<li id="footer-info-copyright">Text is available under the <a rel="license" href="//en.wikipedia.org/wiki/Wikipedia:Text_of_Creative_Commons_Attribution-ShareAlike_3.0_Unported_License">Creative Commons Attribution-ShareAlike License</a><a rel="license" href="//creativecommons.org/licenses/by-sa/3.0/" style="display:none;"></a>;
additional terms may apply.  By using this site, you agree to the <a href="//foundation.wikimedia.org/wiki/Terms_of_Use">Terms of Use</a> and <a href="//foundation.wikimedia.org/wiki/Privacy_policy">Privacy Policy</a>. Wikipedia® is a registered trademark of the <a href="//www.wikimediafoundation.org/">Wikimedia Foundation, Inc.</a>, a non-profit organization.</li>
	</ul>
	<ul id="footer-places" class="">
		<li id="footer-places-privacy"><a href="https://foundation.wikimedia.org/wiki/Privacy_policy" class="extiw" title="wmf:Privacy policy">Privacy policy</a></li>
		<li id="footer-places-about"><a href="/wiki/Wikipedia:About" title="Wikipedia:About">About Wikipedia</a></li>
		<li id="footer-places-disclaimer"><a href="/wiki/Wikipedia:General_disclaimer" title="Wikipedia:General disclaimer">Disclaimers</a></li>
		<li id="footer-places-contact"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us">Contact Wikipedia</a></li>
		<li id="footer-places-developers"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/How_to_contribute">Developers</a></li>
		<li id="footer-places-statslink"><a href="https://stats.wikimedia.org/#/en.wikipedia.org">Statistics</a></li>
		<li id="footer-places-cookiestatement"><a href="https://foundation.wikimedia.org/wiki/Cookie_statement">Cookie statement</a></li>
		<li id="footer-places-mobileview"><a href="//en.m.wikipedia.org/w/index.php?title=Addressing_mode&amp;mobileaction=toggle_view_mobile" class="noprint stopMobileRedirectToggle">Mobile view</a></li>
	</ul>
	<ul id="footer-icons" class="noprint">
		<li id="footer-copyrightico"><a href="https://wikimediafoundation.org/"><img src="/static/images/wikimedia-button.png" srcset="/static/images/wikimedia-button-1.5x.png 1.5x, /static/images/wikimedia-button-2x.png 2x" width="88" height="31" alt="Wikimedia Foundation"/></a></li>
		<li id="footer-poweredbyico"><a href="https://www.mediawiki.org/"><img src="/static/images/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/static/images/poweredby_mediawiki_132x47.png 1.5x, /static/images/poweredby_mediawiki_176x62.png 2x" width="88" height="31"/></a></li>
	</ul>
	<div style="clear: both;"></div>
</div>

<script>(RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgPageParseReport":{"limitreport":{"cputime":"0.392","walltime":"0.533","ppvisitednodes":{"value":1797,"limit":1000000},"postexpandincludesize":{"value":118793,"limit":2097152},"templateargumentsize":{"value":1012,"limit":2097152},"expansiondepth":{"value":10,"limit":40},"expensivefunctioncount":{"value":2,"limit":500},"unstrip-depth":{"value":1,"limit":20},"unstrip-size":{"value":54051,"limit":5000000},"entityaccesscount":{"value":0,"limit":400},"timingprofile":["100.00%  412.101      1 -total"," 45.46%  187.345      1 Template:Reflist"," 26.94%  111.003      9 Template:Cite_web"," 23.32%   96.100      1 Template:Refimprove"," 19.55%   80.552      2 Template:Ambox","  9.10%   37.501      7 Template:Term","  8.54%   35.173      2 Template:Find_sources_mainspace","  8.12%   33.443      6 Template:Navbox","  7.58%   31.217      1 Template:CPU_technologies","  4.11%   16.938      4 Template:Cite_book"]},"scribunto":{"limitreport-timeusage":{"value":"0.185","limit":"10.000"},"limitreport-memusage":{"value":6150359,"limit":52428800}},"cachereport":{"origin":"mw1272","timestamp":"20200404153146","ttl":2592000,"transientcontent":false}}});});</script>
<script type="application/ld+json">{"@context":"https:\/\/schema.org","@type":"Article","name":"Addressing mode","url":"https:\/\/en.wikipedia.org\/wiki\/Addressing_mode","sameAs":"http:\/\/www.wikidata.org\/entity\/Q367183","mainEntity":"http:\/\/www.wikidata.org\/entity\/Q367183","author":{"@type":"Organization","name":"Contributors to Wikimedia projects"},"publisher":{"@type":"Organization","name":"Wikimedia Foundation, Inc.","logo":{"@type":"ImageObject","url":"https:\/\/www.wikimedia.org\/static\/images\/wmf-hor-googpub.png"}},"datePublished":"2004-07-17T15:03:27Z","dateModified":"2020-03-11T14:45:59Z","headline":"aspect of the instruction set architecture in most central processing unit designs"}</script>
<script>(RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":157,"wgHostname":"mw1323"});});</script></body></html>
