ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"hw_timerserver.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.ReadRtcSsrValue,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	ReadRtcSsrValue:
  26              	.LFB1415:
  27              		.file 1 "Core/Src/hw_timerserver.c"
   1:Core/Src/hw_timerserver.c **** /* USER CODE BEGIN Header */
   2:Core/Src/hw_timerserver.c **** /**
   3:Core/Src/hw_timerserver.c ****   ******************************************************************************
   4:Core/Src/hw_timerserver.c ****   * @file    hw_timerserver.c
   5:Core/Src/hw_timerserver.c ****   * @author  MCD Application Team
   6:Core/Src/hw_timerserver.c ****   * @brief   Hardware timerserver source file for STM32WPAN Middleware.
   7:Core/Src/hw_timerserver.c ****   ******************************************************************************
   8:Core/Src/hw_timerserver.c ****   * @attention
   9:Core/Src/hw_timerserver.c ****   *
  10:Core/Src/hw_timerserver.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/hw_timerserver.c ****   * All rights reserved.
  12:Core/Src/hw_timerserver.c ****   *
  13:Core/Src/hw_timerserver.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/hw_timerserver.c ****   * in the root directory of this software component.
  15:Core/Src/hw_timerserver.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/hw_timerserver.c ****   *
  17:Core/Src/hw_timerserver.c ****   ******************************************************************************
  18:Core/Src/hw_timerserver.c ****   */
  19:Core/Src/hw_timerserver.c **** /* USER CODE END Header */
  20:Core/Src/hw_timerserver.c **** 
  21:Core/Src/hw_timerserver.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/hw_timerserver.c **** #include "app_common.h"
  23:Core/Src/hw_timerserver.c **** #include "hw_conf.h"
  24:Core/Src/hw_timerserver.c **** 
  25:Core/Src/hw_timerserver.c **** /* Private typedef -----------------------------------------------------------*/
  26:Core/Src/hw_timerserver.c **** typedef enum
  27:Core/Src/hw_timerserver.c **** {
  28:Core/Src/hw_timerserver.c ****   TimerID_Free,
  29:Core/Src/hw_timerserver.c ****   TimerID_Created,
  30:Core/Src/hw_timerserver.c ****   TimerID_Running
  31:Core/Src/hw_timerserver.c **** }TimerIDStatus_t;
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 2


  32:Core/Src/hw_timerserver.c **** 
  33:Core/Src/hw_timerserver.c **** typedef enum
  34:Core/Src/hw_timerserver.c **** {
  35:Core/Src/hw_timerserver.c ****   SSR_Read_Requested,
  36:Core/Src/hw_timerserver.c ****   SSR_Read_Not_Requested
  37:Core/Src/hw_timerserver.c **** }RequestReadSSR_t;
  38:Core/Src/hw_timerserver.c **** 
  39:Core/Src/hw_timerserver.c **** typedef enum
  40:Core/Src/hw_timerserver.c **** {
  41:Core/Src/hw_timerserver.c ****   WakeupTimerValue_Overpassed,
  42:Core/Src/hw_timerserver.c ****   WakeupTimerValue_LargeEnough
  43:Core/Src/hw_timerserver.c **** }WakeupTimerLimitation_Status_t;
  44:Core/Src/hw_timerserver.c **** 
  45:Core/Src/hw_timerserver.c **** typedef struct
  46:Core/Src/hw_timerserver.c **** {
  47:Core/Src/hw_timerserver.c ****   HW_TS_pTimerCb_t  pTimerCallBack;
  48:Core/Src/hw_timerserver.c ****   uint32_t        CounterInit;
  49:Core/Src/hw_timerserver.c ****   uint32_t        CountLeft;
  50:Core/Src/hw_timerserver.c ****   TimerIDStatus_t     TimerIDStatus;
  51:Core/Src/hw_timerserver.c ****   HW_TS_Mode_t   TimerMode;
  52:Core/Src/hw_timerserver.c ****   uint32_t        TimerProcessID;
  53:Core/Src/hw_timerserver.c ****   uint8_t         PreviousID;
  54:Core/Src/hw_timerserver.c ****   uint8_t         NextID;
  55:Core/Src/hw_timerserver.c **** }TimerContext_t;
  56:Core/Src/hw_timerserver.c **** 
  57:Core/Src/hw_timerserver.c **** /* Private defines -----------------------------------------------------------*/
  58:Core/Src/hw_timerserver.c **** #define SSR_FORBIDDEN_VALUE   0xFFFFFFFF
  59:Core/Src/hw_timerserver.c **** #define TIMER_LIST_EMPTY      0xFFFF
  60:Core/Src/hw_timerserver.c **** 
  61:Core/Src/hw_timerserver.c **** /* Private macros ------------------------------------------------------------*/
  62:Core/Src/hw_timerserver.c **** /* Private variables ---------------------------------------------------------*/
  63:Core/Src/hw_timerserver.c **** 
  64:Core/Src/hw_timerserver.c **** /**
  65:Core/Src/hw_timerserver.c ****  * START of Section TIMERSERVER_CONTEXT
  66:Core/Src/hw_timerserver.c ****  */
  67:Core/Src/hw_timerserver.c **** 
  68:Core/Src/hw_timerserver.c **** PLACE_IN_SECTION("TIMERSERVER_CONTEXT") static volatile TimerContext_t aTimerContext[CFG_HW_TS_MAX_
  69:Core/Src/hw_timerserver.c **** PLACE_IN_SECTION("TIMERSERVER_CONTEXT") static volatile uint8_t CurrentRunningTimerID;
  70:Core/Src/hw_timerserver.c **** PLACE_IN_SECTION("TIMERSERVER_CONTEXT") static volatile uint8_t PreviousRunningTimerID;
  71:Core/Src/hw_timerserver.c **** PLACE_IN_SECTION("TIMERSERVER_CONTEXT") static volatile uint32_t SSRValueOnLastSetup;
  72:Core/Src/hw_timerserver.c **** PLACE_IN_SECTION("TIMERSERVER_CONTEXT") static volatile WakeupTimerLimitation_Status_t  WakeupTimer
  73:Core/Src/hw_timerserver.c **** 
  74:Core/Src/hw_timerserver.c **** /**
  75:Core/Src/hw_timerserver.c ****  * END of Section TIMERSERVER_CONTEXT
  76:Core/Src/hw_timerserver.c ****  */
  77:Core/Src/hw_timerserver.c **** 
  78:Core/Src/hw_timerserver.c **** static RTC_HandleTypeDef *phrtc;  /**< RTC handle */
  79:Core/Src/hw_timerserver.c **** static uint8_t  WakeupTimerDivider;
  80:Core/Src/hw_timerserver.c **** static uint8_t  AsynchPrescalerUserConfig;
  81:Core/Src/hw_timerserver.c **** static uint16_t SynchPrescalerUserConfig;
  82:Core/Src/hw_timerserver.c **** static volatile uint16_t MaxWakeupTimerSetup;
  83:Core/Src/hw_timerserver.c **** 
  84:Core/Src/hw_timerserver.c **** /* Global variables ----------------------------------------------------------*/
  85:Core/Src/hw_timerserver.c **** /* Private function prototypes -----------------------------------------------*/
  86:Core/Src/hw_timerserver.c **** static void RestartWakeupCounter(uint16_t Value);
  87:Core/Src/hw_timerserver.c **** static uint16_t ReturnTimeElapsed(void);
  88:Core/Src/hw_timerserver.c **** static void RescheduleTimerList(void);
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 3


  89:Core/Src/hw_timerserver.c **** static void UnlinkTimer(uint8_t TimerID, RequestReadSSR_t RequestReadSSR);
  90:Core/Src/hw_timerserver.c **** static void LinkTimerBefore(uint8_t TimerID, uint8_t RefTimerID);
  91:Core/Src/hw_timerserver.c **** static void LinkTimerAfter(uint8_t TimerID, uint8_t RefTimerID);
  92:Core/Src/hw_timerserver.c **** static uint16_t linkTimer(uint8_t TimerID);
  93:Core/Src/hw_timerserver.c **** static uint32_t ReadRtcSsrValue(void);
  94:Core/Src/hw_timerserver.c **** 
  95:Core/Src/hw_timerserver.c **** __weak void HW_TS_RTC_CountUpdated_AppNot(void);
  96:Core/Src/hw_timerserver.c **** 
  97:Core/Src/hw_timerserver.c **** /* Functions Definition ------------------------------------------------------*/
  98:Core/Src/hw_timerserver.c **** 
  99:Core/Src/hw_timerserver.c **** /**
 100:Core/Src/hw_timerserver.c ****  * @brief  Read the RTC_SSR value
 101:Core/Src/hw_timerserver.c ****  *         As described in the reference manual, the RTC_SSR shall be read twice to ensure
 102:Core/Src/hw_timerserver.c ****  *         reliability of the value
 103:Core/Src/hw_timerserver.c ****  * @param  None
 104:Core/Src/hw_timerserver.c ****  * @retval SSR value read
 105:Core/Src/hw_timerserver.c ****  */
 106:Core/Src/hw_timerserver.c **** static uint32_t ReadRtcSsrValue(void)
 107:Core/Src/hw_timerserver.c **** {
  28              		.loc 1 107 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 108:Core/Src/hw_timerserver.c ****   uint32_t first_read;
  33              		.loc 1 108 3 view .LVU1
 109:Core/Src/hw_timerserver.c ****   uint32_t second_read;
  34              		.loc 1 109 3 view .LVU2
 110:Core/Src/hw_timerserver.c **** 
 111:Core/Src/hw_timerserver.c ****   first_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
  35              		.loc 1 111 3 view .LVU3
  36              		.loc 1 111 27 is_stmt 0 view .LVU4
  37 0000 064A     		ldr	r2, .L5
  38 0002 936A     		ldr	r3, [r2, #40]
  39              		.loc 1 111 14 view .LVU5
  40 0004 9BB2     		uxth	r3, r3
  41              	.LVL0:
 112:Core/Src/hw_timerserver.c **** 
 113:Core/Src/hw_timerserver.c ****   second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
  42              		.loc 1 113 3 is_stmt 1 view .LVU6
  43              		.loc 1 113 28 is_stmt 0 view .LVU7
  44 0006 906A     		ldr	r0, [r2, #40]
  45              		.loc 1 113 15 view .LVU8
  46 0008 80B2     		uxth	r0, r0
  47              	.LVL1:
 114:Core/Src/hw_timerserver.c **** 
 115:Core/Src/hw_timerserver.c ****   while(first_read != second_read)
  48              		.loc 1 115 3 is_stmt 1 view .LVU9
  49              	.L2:
  50              		.loc 1 115 8 view .LVU10
  51 000a 8342     		cmp	r3, r0
  52 000c 04D0     		beq	.L4
 116:Core/Src/hw_timerserver.c ****   {
 117:Core/Src/hw_timerserver.c ****     first_read = second_read;
  53              		.loc 1 117 5 view .LVU11
  54              	.LVL2:
 118:Core/Src/hw_timerserver.c **** 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 4


 119:Core/Src/hw_timerserver.c ****     second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
  55              		.loc 1 119 5 view .LVU12
  56              		.loc 1 119 30 is_stmt 0 view .LVU13
  57 000e 034B     		ldr	r3, .L5
  58 0010 9A6A     		ldr	r2, [r3, #40]
  59              	.LVL3:
 117:Core/Src/hw_timerserver.c **** 
  60              		.loc 1 117 16 view .LVU14
  61 0012 0346     		mov	r3, r0
  62              		.loc 1 119 17 view .LVU15
  63 0014 90B2     		uxth	r0, r2
  64              	.LVL4:
  65              		.loc 1 119 17 view .LVU16
  66 0016 F8E7     		b	.L2
  67              	.L4:
 120:Core/Src/hw_timerserver.c ****   }
 121:Core/Src/hw_timerserver.c **** 
 122:Core/Src/hw_timerserver.c ****   return second_read;
 123:Core/Src/hw_timerserver.c **** }
  68              		.loc 1 123 1 view .LVU17
  69 0018 7047     		bx	lr
  70              	.L6:
  71 001a 00BF     		.align	2
  72              	.L5:
  73 001c 00280040 		.word	1073752064
  74              		.cfi_endproc
  75              	.LFE1415:
  77              		.section	.text.LinkTimerAfter,"ax",%progbits
  78              		.align	1
  79              		.syntax unified
  80              		.thumb
  81              		.thumb_func
  82              		.fpu fpv4-sp-d16
  84              	LinkTimerAfter:
  85              	.LVL5:
  86              	.LFB1416:
 124:Core/Src/hw_timerserver.c **** 
 125:Core/Src/hw_timerserver.c **** /**
 126:Core/Src/hw_timerserver.c ****  * @brief  Insert a Timer in the list after the Timer ID specified
 127:Core/Src/hw_timerserver.c ****  * @param  TimerID:   The ID of the Timer
 128:Core/Src/hw_timerserver.c ****  * @param  RefTimerID: The ID of the Timer to be linked after
 129:Core/Src/hw_timerserver.c ****  * @retval None
 130:Core/Src/hw_timerserver.c ****  */
 131:Core/Src/hw_timerserver.c **** static void LinkTimerAfter(uint8_t TimerID, uint8_t RefTimerID)
 132:Core/Src/hw_timerserver.c **** {
  87              		.loc 1 132 1 is_stmt 1 view -0
  88              		.cfi_startproc
  89              		@ args = 0, pretend = 0, frame = 0
  90              		@ frame_needed = 0, uses_anonymous_args = 0
  91              		@ link register save eliminated.
  92              		.loc 1 132 1 is_stmt 0 view .LVU19
  93 0000 10B4     		push	{r4}
  94              	.LCFI0:
  95              		.cfi_def_cfa_offset 4
  96              		.cfi_offset 4, -4
 133:Core/Src/hw_timerserver.c ****   uint8_t next_id;
  97              		.loc 1 133 3 is_stmt 1 view .LVU20
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 5


 134:Core/Src/hw_timerserver.c **** 
 135:Core/Src/hw_timerserver.c ****   next_id = aTimerContext[RefTimerID].NextID;
  98              		.loc 1 135 3 view .LVU21
  99              		.loc 1 135 11 is_stmt 0 view .LVU22
 100 0002 01EB4102 		add	r2, r1, r1, lsl #1
 101 0006 0E4B     		ldr	r3, .L10
 102 0008 03EBC203 		add	r3, r3, r2, lsl #3
 103 000c 5B7D     		ldrb	r3, [r3, #21]	@ zero_extendqisi2
 104 000e DBB2     		uxtb	r3, r3
 105              	.LVL6:
 136:Core/Src/hw_timerserver.c **** 
 137:Core/Src/hw_timerserver.c ****   if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 106              		.loc 1 137 3 is_stmt 1 view .LVU23
 107              		.loc 1 137 5 is_stmt 0 view .LVU24
 108 0010 062B     		cmp	r3, #6
 109 0012 05D0     		beq	.L8
 138:Core/Src/hw_timerserver.c ****   {
 139:Core/Src/hw_timerserver.c ****     aTimerContext[next_id].PreviousID = TimerID;
 110              		.loc 1 139 5 is_stmt 1 view .LVU25
 111              		.loc 1 139 39 is_stmt 0 view .LVU26
 112 0014 03EB4302 		add	r2, r3, r3, lsl #1
 113 0018 094C     		ldr	r4, .L10
 114 001a 04EBC202 		add	r2, r4, r2, lsl #3
 115 001e 1075     		strb	r0, [r2, #20]
 116              	.L8:
 140:Core/Src/hw_timerserver.c ****   }
 141:Core/Src/hw_timerserver.c ****   aTimerContext[TimerID].NextID = next_id;
 117              		.loc 1 141 3 is_stmt 1 view .LVU27
 118              		.loc 1 141 33 is_stmt 0 view .LVU28
 119 0020 074A     		ldr	r2, .L10
 120 0022 00EB4004 		add	r4, r0, r0, lsl #1
 121 0026 02EBC404 		add	r4, r2, r4, lsl #3
 122 002a 6375     		strb	r3, [r4, #21]
 142:Core/Src/hw_timerserver.c ****   aTimerContext[TimerID].PreviousID = RefTimerID ;
 123              		.loc 1 142 3 is_stmt 1 view .LVU29
 124              		.loc 1 142 37 is_stmt 0 view .LVU30
 125 002c 2175     		strb	r1, [r4, #20]
 143:Core/Src/hw_timerserver.c ****   aTimerContext[RefTimerID].NextID = TimerID;
 126              		.loc 1 143 3 is_stmt 1 view .LVU31
 127              		.loc 1 143 36 is_stmt 0 view .LVU32
 128 002e 01EB4101 		add	r1, r1, r1, lsl #1
 129              	.LVL7:
 130              		.loc 1 143 36 view .LVU33
 131 0032 02EBC101 		add	r1, r2, r1, lsl #3
 132 0036 4875     		strb	r0, [r1, #21]
 133              	.LVL8:
 144:Core/Src/hw_timerserver.c **** 
 145:Core/Src/hw_timerserver.c ****   return;
 134              		.loc 1 145 3 is_stmt 1 view .LVU34
 146:Core/Src/hw_timerserver.c **** }
 135              		.loc 1 146 1 is_stmt 0 view .LVU35
 136 0038 5DF8044B 		ldr	r4, [sp], #4
 137              	.LCFI1:
 138              		.cfi_restore 4
 139              		.cfi_def_cfa_offset 0
 140 003c 7047     		bx	lr
 141              	.L11:
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 6


 142 003e 00BF     		.align	2
 143              	.L10:
 144 0040 00000000 		.word	.LANCHOR0
 145              		.cfi_endproc
 146              	.LFE1416:
 148              		.section	.text.LinkTimerBefore,"ax",%progbits
 149              		.align	1
 150              		.syntax unified
 151              		.thumb
 152              		.thumb_func
 153              		.fpu fpv4-sp-d16
 155              	LinkTimerBefore:
 156              	.LVL9:
 157              	.LFB1417:
 147:Core/Src/hw_timerserver.c **** 
 148:Core/Src/hw_timerserver.c **** /**
 149:Core/Src/hw_timerserver.c ****  * @brief  Insert a Timer in the list before the ID specified
 150:Core/Src/hw_timerserver.c ****  * @param  TimerID:   The ID of the Timer
 151:Core/Src/hw_timerserver.c ****  * @param  RefTimerID: The ID of the Timer to be linked before
 152:Core/Src/hw_timerserver.c ****  * @retval None
 153:Core/Src/hw_timerserver.c ****  */
 154:Core/Src/hw_timerserver.c **** static void LinkTimerBefore(uint8_t TimerID, uint8_t RefTimerID)
 155:Core/Src/hw_timerserver.c **** {
 158              		.loc 1 155 1 is_stmt 1 view -0
 159              		.cfi_startproc
 160              		@ args = 0, pretend = 0, frame = 0
 161              		@ frame_needed = 0, uses_anonymous_args = 0
 162              		@ link register save eliminated.
 156:Core/Src/hw_timerserver.c ****   uint8_t previous_id;
 163              		.loc 1 156 3 view .LVU37
 157:Core/Src/hw_timerserver.c **** 
 158:Core/Src/hw_timerserver.c ****   if(RefTimerID != CurrentRunningTimerID)
 164              		.loc 1 158 3 view .LVU38
 165              		.loc 1 158 17 is_stmt 0 view .LVU39
 166 0000 184B     		ldr	r3, .L19
 167 0002 93F89030 		ldrb	r3, [r3, #144]	@ zero_extendqisi2
 168 0006 DBB2     		uxtb	r3, r3
 169              		.loc 1 158 5 view .LVU40
 170 0008 8B42     		cmp	r3, r1
 171 000a 1ED0     		beq	.L13
 155:Core/Src/hw_timerserver.c ****   uint8_t previous_id;
 172              		.loc 1 155 1 view .LVU41
 173 000c 10B4     		push	{r4}
 174              	.LCFI2:
 175              		.cfi_def_cfa_offset 4
 176              		.cfi_offset 4, -4
 159:Core/Src/hw_timerserver.c ****   {
 160:Core/Src/hw_timerserver.c ****     previous_id = aTimerContext[RefTimerID].PreviousID;
 177              		.loc 1 160 5 is_stmt 1 view .LVU42
 178              		.loc 1 160 17 is_stmt 0 view .LVU43
 179 000e 154B     		ldr	r3, .L19
 180 0010 01EB4102 		add	r2, r1, r1, lsl #1
 181 0014 03EBC202 		add	r2, r3, r2, lsl #3
 182 0018 127D     		ldrb	r2, [r2, #20]	@ zero_extendqisi2
 183 001a D4B2     		uxtb	r4, r2
 184              	.LVL10:
 161:Core/Src/hw_timerserver.c **** 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 7


 162:Core/Src/hw_timerserver.c ****     aTimerContext[previous_id].NextID = TimerID;
 185              		.loc 1 162 5 is_stmt 1 view .LVU44
 186              		.loc 1 162 39 is_stmt 0 view .LVU45
 187 001c 02EB4202 		add	r2, r2, r2, lsl #1
 188 0020 03EBC202 		add	r2, r3, r2, lsl #3
 189 0024 5075     		strb	r0, [r2, #21]
 163:Core/Src/hw_timerserver.c ****     aTimerContext[TimerID].NextID = RefTimerID;
 190              		.loc 1 163 5 is_stmt 1 view .LVU46
 191              		.loc 1 163 35 is_stmt 0 view .LVU47
 192 0026 00EB4002 		add	r2, r0, r0, lsl #1
 193 002a 03EBC202 		add	r2, r3, r2, lsl #3
 194 002e 5175     		strb	r1, [r2, #21]
 164:Core/Src/hw_timerserver.c ****     aTimerContext[TimerID].PreviousID = previous_id ;
 195              		.loc 1 164 5 is_stmt 1 view .LVU48
 196              		.loc 1 164 39 is_stmt 0 view .LVU49
 197 0030 00EB4002 		add	r2, r0, r0, lsl #1
 198 0034 03EBC202 		add	r2, r3, r2, lsl #3
 199 0038 1475     		strb	r4, [r2, #20]
 165:Core/Src/hw_timerserver.c ****     aTimerContext[RefTimerID].PreviousID = TimerID;
 200              		.loc 1 165 5 is_stmt 1 view .LVU50
 201              		.loc 1 165 42 is_stmt 0 view .LVU51
 202 003a 01EB4101 		add	r1, r1, r1, lsl #1
 203              	.LVL11:
 204              		.loc 1 165 42 view .LVU52
 205 003e 03EBC103 		add	r3, r3, r1, lsl #3
 206 0042 1875     		strb	r0, [r3, #20]
 166:Core/Src/hw_timerserver.c ****   }
 167:Core/Src/hw_timerserver.c ****   else
 168:Core/Src/hw_timerserver.c ****   {
 169:Core/Src/hw_timerserver.c ****     aTimerContext[TimerID].NextID = RefTimerID;
 170:Core/Src/hw_timerserver.c ****     aTimerContext[RefTimerID].PreviousID = TimerID;
 171:Core/Src/hw_timerserver.c ****   }
 172:Core/Src/hw_timerserver.c **** 
 173:Core/Src/hw_timerserver.c ****   return;
 174:Core/Src/hw_timerserver.c **** }
 207              		.loc 1 174 1 view .LVU53
 208 0044 5DF8044B 		ldr	r4, [sp], #4
 209              	.LCFI3:
 210              		.cfi_restore 4
 211              		.cfi_def_cfa_offset 0
 212              	.LVL12:
 213              		.loc 1 174 1 view .LVU54
 214 0048 7047     		bx	lr
 215              	.LVL13:
 216              	.L13:
 169:Core/Src/hw_timerserver.c ****     aTimerContext[RefTimerID].PreviousID = TimerID;
 217              		.loc 1 169 5 is_stmt 1 view .LVU55
 169:Core/Src/hw_timerserver.c ****     aTimerContext[RefTimerID].PreviousID = TimerID;
 218              		.loc 1 169 35 is_stmt 0 view .LVU56
 219 004a 064B     		ldr	r3, .L19
 220 004c 00EB4002 		add	r2, r0, r0, lsl #1
 221 0050 03EBC202 		add	r2, r3, r2, lsl #3
 222 0054 5175     		strb	r1, [r2, #21]
 170:Core/Src/hw_timerserver.c ****   }
 223              		.loc 1 170 5 is_stmt 1 view .LVU57
 170:Core/Src/hw_timerserver.c ****   }
 224              		.loc 1 170 42 is_stmt 0 view .LVU58
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 8


 225 0056 01EB4101 		add	r1, r1, r1, lsl #1
 226              	.LVL14:
 170:Core/Src/hw_timerserver.c ****   }
 227              		.loc 1 170 42 view .LVU59
 228 005a 03EBC101 		add	r1, r3, r1, lsl #3
 229 005e 0875     		strb	r0, [r1, #20]
 230              	.LVL15:
 173:Core/Src/hw_timerserver.c **** }
 231              		.loc 1 173 3 is_stmt 1 view .LVU60
 232 0060 7047     		bx	lr
 233              	.L20:
 234 0062 00BF     		.align	2
 235              	.L19:
 236 0064 00000000 		.word	.LANCHOR0
 237              		.cfi_endproc
 238              	.LFE1417:
 240              		.section	.text.UnlinkTimer,"ax",%progbits
 241              		.align	1
 242              		.syntax unified
 243              		.thumb
 244              		.thumb_func
 245              		.fpu fpv4-sp-d16
 247              	UnlinkTimer:
 248              	.LVL16:
 249              	.LFB1419:
 175:Core/Src/hw_timerserver.c **** 
 176:Core/Src/hw_timerserver.c **** /**
 177:Core/Src/hw_timerserver.c ****  * @brief  Insert a Timer in the list
 178:Core/Src/hw_timerserver.c ****  * @param  TimerID:   The ID of the Timer
 179:Core/Src/hw_timerserver.c ****  * @retval None
 180:Core/Src/hw_timerserver.c ****  */
 181:Core/Src/hw_timerserver.c **** static uint16_t linkTimer(uint8_t TimerID)
 182:Core/Src/hw_timerserver.c **** {
 183:Core/Src/hw_timerserver.c ****   uint32_t time_left;
 184:Core/Src/hw_timerserver.c ****   uint16_t time_elapsed;
 185:Core/Src/hw_timerserver.c ****   uint8_t timer_id_lookup;
 186:Core/Src/hw_timerserver.c ****   uint8_t next_id;
 187:Core/Src/hw_timerserver.c **** 
 188:Core/Src/hw_timerserver.c ****   if(CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 189:Core/Src/hw_timerserver.c ****   {
 190:Core/Src/hw_timerserver.c ****     /**
 191:Core/Src/hw_timerserver.c ****      * No timer in the list
 192:Core/Src/hw_timerserver.c ****      */
 193:Core/Src/hw_timerserver.c ****     PreviousRunningTimerID = CurrentRunningTimerID;
 194:Core/Src/hw_timerserver.c ****     CurrentRunningTimerID = TimerID;
 195:Core/Src/hw_timerserver.c ****     aTimerContext[TimerID].NextID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;
 196:Core/Src/hw_timerserver.c **** 
 197:Core/Src/hw_timerserver.c ****     SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 198:Core/Src/hw_timerserver.c ****     time_elapsed = 0;
 199:Core/Src/hw_timerserver.c ****   }
 200:Core/Src/hw_timerserver.c ****   else
 201:Core/Src/hw_timerserver.c ****   {
 202:Core/Src/hw_timerserver.c ****     time_elapsed = ReturnTimeElapsed();
 203:Core/Src/hw_timerserver.c **** 
 204:Core/Src/hw_timerserver.c ****     /**
 205:Core/Src/hw_timerserver.c ****      * update count of the timer to be linked
 206:Core/Src/hw_timerserver.c ****      */
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 9


 207:Core/Src/hw_timerserver.c ****     aTimerContext[TimerID].CountLeft += time_elapsed;
 208:Core/Src/hw_timerserver.c ****     time_left = aTimerContext[TimerID].CountLeft;
 209:Core/Src/hw_timerserver.c **** 
 210:Core/Src/hw_timerserver.c ****     /**
 211:Core/Src/hw_timerserver.c ****      * Search for index where the new timer shall be linked
 212:Core/Src/hw_timerserver.c ****      */
 213:Core/Src/hw_timerserver.c ****     if(aTimerContext[CurrentRunningTimerID].CountLeft <= time_left)
 214:Core/Src/hw_timerserver.c ****     {
 215:Core/Src/hw_timerserver.c ****       /**
 216:Core/Src/hw_timerserver.c ****        * Search for the ID after the first one
 217:Core/Src/hw_timerserver.c ****        */
 218:Core/Src/hw_timerserver.c ****       timer_id_lookup = CurrentRunningTimerID;
 219:Core/Src/hw_timerserver.c ****       next_id = aTimerContext[timer_id_lookup].NextID;
 220:Core/Src/hw_timerserver.c ****       while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <=
 221:Core/Src/hw_timerserver.c ****       {
 222:Core/Src/hw_timerserver.c ****         timer_id_lookup = aTimerContext[timer_id_lookup].NextID;
 223:Core/Src/hw_timerserver.c ****         next_id = aTimerContext[timer_id_lookup].NextID;
 224:Core/Src/hw_timerserver.c ****       }
 225:Core/Src/hw_timerserver.c **** 
 226:Core/Src/hw_timerserver.c ****       /**
 227:Core/Src/hw_timerserver.c ****        * Link after the ID
 228:Core/Src/hw_timerserver.c ****        */
 229:Core/Src/hw_timerserver.c ****       LinkTimerAfter(TimerID, timer_id_lookup);
 230:Core/Src/hw_timerserver.c ****     }
 231:Core/Src/hw_timerserver.c ****     else
 232:Core/Src/hw_timerserver.c ****     {
 233:Core/Src/hw_timerserver.c ****       /**
 234:Core/Src/hw_timerserver.c ****        * Link before the first ID
 235:Core/Src/hw_timerserver.c ****        */
 236:Core/Src/hw_timerserver.c ****       LinkTimerBefore(TimerID, CurrentRunningTimerID);
 237:Core/Src/hw_timerserver.c ****       PreviousRunningTimerID = CurrentRunningTimerID;
 238:Core/Src/hw_timerserver.c ****       CurrentRunningTimerID = TimerID;
 239:Core/Src/hw_timerserver.c ****     }
 240:Core/Src/hw_timerserver.c ****   }
 241:Core/Src/hw_timerserver.c **** 
 242:Core/Src/hw_timerserver.c ****   return time_elapsed;
 243:Core/Src/hw_timerserver.c **** }
 244:Core/Src/hw_timerserver.c **** 
 245:Core/Src/hw_timerserver.c **** /**
 246:Core/Src/hw_timerserver.c ****  * @brief  Remove a Timer from the list
 247:Core/Src/hw_timerserver.c ****  * @param  TimerID:   The ID of the Timer
 248:Core/Src/hw_timerserver.c ****  * @param  RequestReadSSR: Request to read the SSR register or not
 249:Core/Src/hw_timerserver.c ****  * @retval None
 250:Core/Src/hw_timerserver.c ****  */
 251:Core/Src/hw_timerserver.c **** static void UnlinkTimer(uint8_t TimerID, RequestReadSSR_t RequestReadSSR)
 252:Core/Src/hw_timerserver.c **** {
 250              		.loc 1 252 1 view -0
 251              		.cfi_startproc
 252              		@ args = 0, pretend = 0, frame = 0
 253              		@ frame_needed = 0, uses_anonymous_args = 0
 254              		@ link register save eliminated.
 255              		.loc 1 252 1 is_stmt 0 view .LVU62
 256 0000 30B4     		push	{r4, r5}
 257              	.LCFI4:
 258              		.cfi_def_cfa_offset 8
 259              		.cfi_offset 4, -8
 260              		.cfi_offset 5, -4
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 10


 253:Core/Src/hw_timerserver.c ****   uint8_t previous_id;
 261              		.loc 1 253 3 is_stmt 1 view .LVU63
 254:Core/Src/hw_timerserver.c ****   uint8_t next_id;
 262              		.loc 1 254 3 view .LVU64
 255:Core/Src/hw_timerserver.c **** 
 256:Core/Src/hw_timerserver.c ****   if(TimerID == CurrentRunningTimerID)
 263              		.loc 1 256 3 view .LVU65
 264              		.loc 1 256 14 is_stmt 0 view .LVU66
 265 0002 244B     		ldr	r3, .L28
 266 0004 93F89030 		ldrb	r3, [r3, #144]	@ zero_extendqisi2
 267 0008 DBB2     		uxtb	r3, r3
 268              		.loc 1 256 5 view .LVU67
 269 000a 8342     		cmp	r3, r0
 270 000c 2AD0     		beq	.L26
 257:Core/Src/hw_timerserver.c ****   {
 258:Core/Src/hw_timerserver.c ****     PreviousRunningTimerID = CurrentRunningTimerID;
 259:Core/Src/hw_timerserver.c ****     CurrentRunningTimerID = aTimerContext[TimerID].NextID;
 260:Core/Src/hw_timerserver.c ****   }
 261:Core/Src/hw_timerserver.c ****   else
 262:Core/Src/hw_timerserver.c ****   {
 263:Core/Src/hw_timerserver.c ****     previous_id = aTimerContext[TimerID].PreviousID;
 271              		.loc 1 263 5 is_stmt 1 view .LVU68
 272              		.loc 1 263 17 is_stmt 0 view .LVU69
 273 000e 214C     		ldr	r4, .L28
 274 0010 00EB4002 		add	r2, r0, r0, lsl #1
 275 0014 04EBC202 		add	r2, r4, r2, lsl #3
 276 0018 157D     		ldrb	r5, [r2, #20]	@ zero_extendqisi2
 277              	.LVL17:
 264:Core/Src/hw_timerserver.c ****     next_id = aTimerContext[TimerID].NextID;
 278              		.loc 1 264 5 is_stmt 1 view .LVU70
 279              		.loc 1 264 13 is_stmt 0 view .LVU71
 280 001a 537D     		ldrb	r3, [r2, #21]	@ zero_extendqisi2
 281 001c DBB2     		uxtb	r3, r3
 282              	.LVL18:
 265:Core/Src/hw_timerserver.c **** 
 266:Core/Src/hw_timerserver.c ****     aTimerContext[previous_id].NextID = aTimerContext[TimerID].NextID;
 283              		.loc 1 266 5 is_stmt 1 view .LVU72
 284              		.loc 1 266 63 is_stmt 0 view .LVU73
 285 001e 527D     		ldrb	r2, [r2, #21]	@ zero_extendqisi2
 286 0020 D2B2     		uxtb	r2, r2
 287              		.loc 1 266 39 view .LVU74
 288 0022 05EB4505 		add	r5, r5, r5, lsl #1
 289              	.LVL19:
 290              		.loc 1 266 39 view .LVU75
 291 0026 04EBC504 		add	r4, r4, r5, lsl #3
 292 002a 6275     		strb	r2, [r4, #21]
 267:Core/Src/hw_timerserver.c ****     if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 293              		.loc 1 267 5 is_stmt 1 view .LVU76
 294              		.loc 1 267 7 is_stmt 0 view .LVU77
 295 002c 062B     		cmp	r3, #6
 296 002e 0BD0     		beq	.L23
 268:Core/Src/hw_timerserver.c ****     {
 269:Core/Src/hw_timerserver.c ****       aTimerContext[next_id].PreviousID = aTimerContext[TimerID].PreviousID;
 297              		.loc 1 269 7 is_stmt 1 view .LVU78
 298              		.loc 1 269 65 is_stmt 0 view .LVU79
 299 0030 184A     		ldr	r2, .L28
 300 0032 00EB4004 		add	r4, r0, r0, lsl #1
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 11


 301 0036 02EBC404 		add	r4, r2, r4, lsl #3
 302 003a 247D     		ldrb	r4, [r4, #20]	@ zero_extendqisi2
 303 003c E4B2     		uxtb	r4, r4
 304              		.loc 1 269 41 view .LVU80
 305 003e 03EB4303 		add	r3, r3, r3, lsl #1
 306              	.LVL20:
 307              		.loc 1 269 41 view .LVU81
 308 0042 02EBC303 		add	r3, r2, r3, lsl #3
 309 0046 1C75     		strb	r4, [r3, #20]
 310              	.L23:
 270:Core/Src/hw_timerserver.c ****     }
 271:Core/Src/hw_timerserver.c ****   }
 272:Core/Src/hw_timerserver.c **** 
 273:Core/Src/hw_timerserver.c ****   /**
 274:Core/Src/hw_timerserver.c ****    * Timer is out of the list
 275:Core/Src/hw_timerserver.c ****    */
 276:Core/Src/hw_timerserver.c ****   aTimerContext[TimerID].TimerIDStatus = TimerID_Created;
 311              		.loc 1 276 3 is_stmt 1 view .LVU82
 312              		.loc 1 276 40 is_stmt 0 view .LVU83
 313 0048 124B     		ldr	r3, .L28
 314 004a 00EB4000 		add	r0, r0, r0, lsl #1
 315              	.LVL21:
 316              		.loc 1 276 40 view .LVU84
 317 004e 03EBC000 		add	r0, r3, r0, lsl #3
 318 0052 0122     		movs	r2, #1
 319 0054 0273     		strb	r2, [r0, #12]
 277:Core/Src/hw_timerserver.c **** 
 278:Core/Src/hw_timerserver.c ****   if((CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (RequestReadSSR == SSR_Read_R
 320              		.loc 1 278 3 is_stmt 1 view .LVU85
 321              		.loc 1 278 29 is_stmt 0 view .LVU86
 322 0056 93F89030 		ldrb	r3, [r3, #144]	@ zero_extendqisi2
 323 005a DBB2     		uxtb	r3, r3
 324              		.loc 1 278 5 view .LVU87
 325 005c 062B     		cmp	r3, #6
 326 005e 10D0     		beq	.L27
 327              	.L21:
 279:Core/Src/hw_timerserver.c ****   {
 280:Core/Src/hw_timerserver.c ****     SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 281:Core/Src/hw_timerserver.c ****   }
 282:Core/Src/hw_timerserver.c **** 
 283:Core/Src/hw_timerserver.c ****   return;
 284:Core/Src/hw_timerserver.c **** }
 328              		.loc 1 284 1 view .LVU88
 329 0060 30BC     		pop	{r4, r5}
 330              	.LCFI5:
 331              		.cfi_remember_state
 332              		.cfi_restore 5
 333              		.cfi_restore 4
 334              		.cfi_def_cfa_offset 0
 335 0062 7047     		bx	lr
 336              	.LVL22:
 337              	.L26:
 338              	.LCFI6:
 339              		.cfi_restore_state
 258:Core/Src/hw_timerserver.c ****     CurrentRunningTimerID = aTimerContext[TimerID].NextID;
 340              		.loc 1 258 5 is_stmt 1 view .LVU89
 258:Core/Src/hw_timerserver.c ****     CurrentRunningTimerID = aTimerContext[TimerID].NextID;
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 12


 341              		.loc 1 258 28 is_stmt 0 view .LVU90
 342 0064 0B4B     		ldr	r3, .L28
 343 0066 93F89020 		ldrb	r2, [r3, #144]	@ zero_extendqisi2
 344 006a D2B2     		uxtb	r2, r2
 345 006c 83F89120 		strb	r2, [r3, #145]
 259:Core/Src/hw_timerserver.c ****   }
 346              		.loc 1 259 5 is_stmt 1 view .LVU91
 259:Core/Src/hw_timerserver.c ****   }
 347              		.loc 1 259 51 is_stmt 0 view .LVU92
 348 0070 00EB4002 		add	r2, r0, r0, lsl #1
 349 0074 03EBC202 		add	r2, r3, r2, lsl #3
 350 0078 527D     		ldrb	r2, [r2, #21]	@ zero_extendqisi2
 351 007a D2B2     		uxtb	r2, r2
 259:Core/Src/hw_timerserver.c ****   }
 352              		.loc 1 259 27 view .LVU93
 353 007c 83F89020 		strb	r2, [r3, #144]
 354 0080 E2E7     		b	.L23
 355              	.LVL23:
 356              	.L27:
 278:Core/Src/hw_timerserver.c ****   {
 357              		.loc 1 278 68 discriminator 1 view .LVU94
 358 0082 0029     		cmp	r1, #0
 359 0084 ECD1     		bne	.L21
 280:Core/Src/hw_timerserver.c ****   }
 360              		.loc 1 280 5 is_stmt 1 view .LVU95
 280:Core/Src/hw_timerserver.c ****   }
 361              		.loc 1 280 25 is_stmt 0 view .LVU96
 362 0086 034B     		ldr	r3, .L28
 363 0088 4FF0FF32 		mov	r2, #-1
 364 008c C3F89420 		str	r2, [r3, #148]
 283:Core/Src/hw_timerserver.c **** }
 365              		.loc 1 283 3 is_stmt 1 view .LVU97
 366 0090 E6E7     		b	.L21
 367              	.L29:
 368 0092 00BF     		.align	2
 369              	.L28:
 370 0094 00000000 		.word	.LANCHOR0
 371              		.cfi_endproc
 372              	.LFE1419:
 374              		.section	.text.ReturnTimeElapsed,"ax",%progbits
 375              		.align	1
 376              		.syntax unified
 377              		.thumb
 378              		.thumb_func
 379              		.fpu fpv4-sp-d16
 381              	ReturnTimeElapsed:
 382              	.LFB1420:
 285:Core/Src/hw_timerserver.c **** 
 286:Core/Src/hw_timerserver.c **** /**
 287:Core/Src/hw_timerserver.c ****  * @brief  Return the number of ticks counted by the wakeuptimer since it has been started
 288:Core/Src/hw_timerserver.c ****  * @note  The API is reading the SSR register to get how many ticks have been counted
 289:Core/Src/hw_timerserver.c ****  *        since the time the timer has been started
 290:Core/Src/hw_timerserver.c ****  * @param  None
 291:Core/Src/hw_timerserver.c ****  * @retval Time expired in Ticks
 292:Core/Src/hw_timerserver.c ****  */
 293:Core/Src/hw_timerserver.c **** static uint16_t ReturnTimeElapsed(void)
 294:Core/Src/hw_timerserver.c **** {
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 13


 383              		.loc 1 294 1 view -0
 384              		.cfi_startproc
 385              		@ args = 0, pretend = 0, frame = 0
 386              		@ frame_needed = 0, uses_anonymous_args = 0
 387 0000 08B5     		push	{r3, lr}
 388              	.LCFI7:
 389              		.cfi_def_cfa_offset 8
 390              		.cfi_offset 3, -8
 391              		.cfi_offset 14, -4
 295:Core/Src/hw_timerserver.c ****   uint32_t  return_value;
 392              		.loc 1 295 3 view .LVU99
 296:Core/Src/hw_timerserver.c ****   uint32_t  wrap_counter;
 393              		.loc 1 296 3 view .LVU100
 297:Core/Src/hw_timerserver.c **** 
 298:Core/Src/hw_timerserver.c ****   if(SSRValueOnLastSetup != SSR_FORBIDDEN_VALUE)
 394              		.loc 1 298 3 view .LVU101
 395              		.loc 1 298 26 is_stmt 0 view .LVU102
 396 0002 124B     		ldr	r3, .L37
 397 0004 D3F89430 		ldr	r3, [r3, #148]
 398              		.loc 1 298 5 view .LVU103
 399 0008 B3F1FF3F 		cmp	r3, #-1
 400 000c 02D1     		bne	.L36
 299:Core/Src/hw_timerserver.c ****   {
 300:Core/Src/hw_timerserver.c ****     return_value = ReadRtcSsrValue(); /**< Read SSR register first */
 301:Core/Src/hw_timerserver.c **** 
 302:Core/Src/hw_timerserver.c ****     if (SSRValueOnLastSetup >= return_value)
 303:Core/Src/hw_timerserver.c ****     {
 304:Core/Src/hw_timerserver.c ****       return_value = SSRValueOnLastSetup - return_value;
 305:Core/Src/hw_timerserver.c ****     }
 306:Core/Src/hw_timerserver.c ****     else
 307:Core/Src/hw_timerserver.c ****     {
 308:Core/Src/hw_timerserver.c ****       wrap_counter = SynchPrescalerUserConfig - return_value;
 309:Core/Src/hw_timerserver.c ****       return_value = SSRValueOnLastSetup + wrap_counter;
 310:Core/Src/hw_timerserver.c ****     }
 311:Core/Src/hw_timerserver.c **** 
 312:Core/Src/hw_timerserver.c ****     /**
 313:Core/Src/hw_timerserver.c ****      * At this stage, ReturnValue holds the number of ticks counted by SSR
 314:Core/Src/hw_timerserver.c ****      * Need to translate in number of ticks counted by the Wakeuptimer
 315:Core/Src/hw_timerserver.c ****      */
 316:Core/Src/hw_timerserver.c ****     return_value = return_value*AsynchPrescalerUserConfig;
 317:Core/Src/hw_timerserver.c ****     return_value = return_value >> WakeupTimerDivider;
 318:Core/Src/hw_timerserver.c ****   }
 319:Core/Src/hw_timerserver.c ****   else
 320:Core/Src/hw_timerserver.c ****   {
 321:Core/Src/hw_timerserver.c ****     return_value = 0;
 401              		.loc 1 321 18 view .LVU104
 402 000e 0020     		movs	r0, #0
 403              	.L31:
 404              	.LVL24:
 322:Core/Src/hw_timerserver.c ****   }
 323:Core/Src/hw_timerserver.c **** 
 324:Core/Src/hw_timerserver.c ****   return (uint16_t)return_value;
 405              		.loc 1 324 3 is_stmt 1 view .LVU105
 325:Core/Src/hw_timerserver.c **** }
 406              		.loc 1 325 1 is_stmt 0 view .LVU106
 407 0010 80B2     		uxth	r0, r0
 408              	.LVL25:
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 14


 409              		.loc 1 325 1 view .LVU107
 410 0012 08BD     		pop	{r3, pc}
 411              	.L36:
 300:Core/Src/hw_timerserver.c **** 
 412              		.loc 1 300 5 is_stmt 1 view .LVU108
 300:Core/Src/hw_timerserver.c **** 
 413              		.loc 1 300 20 is_stmt 0 view .LVU109
 414 0014 FFF7FEFF 		bl	ReadRtcSsrValue
 415              	.LVL26:
 302:Core/Src/hw_timerserver.c ****     {
 416              		.loc 1 302 5 is_stmt 1 view .LVU110
 302:Core/Src/hw_timerserver.c ****     {
 417              		.loc 1 302 29 is_stmt 0 view .LVU111
 418 0018 0C4B     		ldr	r3, .L37
 419 001a D3F89430 		ldr	r3, [r3, #148]
 302:Core/Src/hw_timerserver.c ****     {
 420              		.loc 1 302 8 view .LVU112
 421 001e 8342     		cmp	r3, r0
 422 0020 0BD3     		bcc	.L32
 304:Core/Src/hw_timerserver.c ****     }
 423              		.loc 1 304 7 is_stmt 1 view .LVU113
 304:Core/Src/hw_timerserver.c ****     }
 424              		.loc 1 304 42 is_stmt 0 view .LVU114
 425 0022 0A4B     		ldr	r3, .L37
 426 0024 D3F89430 		ldr	r3, [r3, #148]
 304:Core/Src/hw_timerserver.c ****     }
 427              		.loc 1 304 20 view .LVU115
 428 0028 181A     		subs	r0, r3, r0
 429              	.LVL27:
 430              	.L33:
 316:Core/Src/hw_timerserver.c ****     return_value = return_value >> WakeupTimerDivider;
 431              		.loc 1 316 5 is_stmt 1 view .LVU116
 316:Core/Src/hw_timerserver.c ****     return_value = return_value >> WakeupTimerDivider;
 432              		.loc 1 316 32 is_stmt 0 view .LVU117
 433 002a 094B     		ldr	r3, .L37+4
 434 002c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 316:Core/Src/hw_timerserver.c ****     return_value = return_value >> WakeupTimerDivider;
 435              		.loc 1 316 18 view .LVU118
 436 002e 00FB03F0 		mul	r0, r0, r3
 437              	.LVL28:
 317:Core/Src/hw_timerserver.c ****   }
 438              		.loc 1 317 5 is_stmt 1 view .LVU119
 317:Core/Src/hw_timerserver.c ****   }
 439              		.loc 1 317 33 is_stmt 0 view .LVU120
 440 0032 084B     		ldr	r3, .L37+8
 441 0034 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 317:Core/Src/hw_timerserver.c ****   }
 442              		.loc 1 317 18 view .LVU121
 443 0036 D840     		lsrs	r0, r0, r3
 444              	.LVL29:
 317:Core/Src/hw_timerserver.c ****   }
 445              		.loc 1 317 18 view .LVU122
 446 0038 EAE7     		b	.L31
 447              	.L32:
 308:Core/Src/hw_timerserver.c ****       return_value = SSRValueOnLastSetup + wrap_counter;
 448              		.loc 1 308 7 is_stmt 1 view .LVU123
 308:Core/Src/hw_timerserver.c ****       return_value = SSRValueOnLastSetup + wrap_counter;
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 15


 449              		.loc 1 308 47 is_stmt 0 view .LVU124
 450 003a 074B     		ldr	r3, .L37+12
 451 003c 1B88     		ldrh	r3, [r3]
 308:Core/Src/hw_timerserver.c ****       return_value = SSRValueOnLastSetup + wrap_counter;
 452              		.loc 1 308 20 view .LVU125
 453 003e 1B1A     		subs	r3, r3, r0
 454              	.LVL30:
 309:Core/Src/hw_timerserver.c ****     }
 455              		.loc 1 309 7 is_stmt 1 view .LVU126
 309:Core/Src/hw_timerserver.c ****     }
 456              		.loc 1 309 42 is_stmt 0 view .LVU127
 457 0040 024A     		ldr	r2, .L37
 458 0042 D2F89400 		ldr	r0, [r2, #148]
 459              	.LVL31:
 309:Core/Src/hw_timerserver.c ****     }
 460              		.loc 1 309 20 view .LVU128
 461 0046 1844     		add	r0, r0, r3
 462              	.LVL32:
 309:Core/Src/hw_timerserver.c ****     }
 463              		.loc 1 309 20 view .LVU129
 464 0048 EFE7     		b	.L33
 465              	.L38:
 466 004a 00BF     		.align	2
 467              	.L37:
 468 004c 00000000 		.word	.LANCHOR0
 469 0050 00000000 		.word	.LANCHOR2
 470 0054 00000000 		.word	.LANCHOR3
 471 0058 00000000 		.word	.LANCHOR1
 472              		.cfi_endproc
 473              	.LFE1420:
 475              		.section	.text.linkTimer,"ax",%progbits
 476              		.align	1
 477              		.syntax unified
 478              		.thumb
 479              		.thumb_func
 480              		.fpu fpv4-sp-d16
 482              	linkTimer:
 483              	.LVL33:
 484              	.LFB1418:
 182:Core/Src/hw_timerserver.c ****   uint32_t time_left;
 485              		.loc 1 182 1 is_stmt 1 view -0
 486              		.cfi_startproc
 487              		@ args = 0, pretend = 0, frame = 0
 488              		@ frame_needed = 0, uses_anonymous_args = 0
 182:Core/Src/hw_timerserver.c ****   uint32_t time_left;
 489              		.loc 1 182 1 is_stmt 0 view .LVU131
 490 0000 70B5     		push	{r4, r5, r6, lr}
 491              	.LCFI8:
 492              		.cfi_def_cfa_offset 16
 493              		.cfi_offset 4, -16
 494              		.cfi_offset 5, -12
 495              		.cfi_offset 6, -8
 496              		.cfi_offset 14, -4
 497 0002 0446     		mov	r4, r0
 183:Core/Src/hw_timerserver.c ****   uint16_t time_elapsed;
 498              		.loc 1 183 3 is_stmt 1 view .LVU132
 184:Core/Src/hw_timerserver.c ****   uint8_t timer_id_lookup;
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 16


 499              		.loc 1 184 3 view .LVU133
 185:Core/Src/hw_timerserver.c ****   uint8_t next_id;
 500              		.loc 1 185 3 view .LVU134
 186:Core/Src/hw_timerserver.c **** 
 501              		.loc 1 186 3 view .LVU135
 188:Core/Src/hw_timerserver.c ****   {
 502              		.loc 1 188 3 view .LVU136
 188:Core/Src/hw_timerserver.c ****   {
 503              		.loc 1 188 28 is_stmt 0 view .LVU137
 504 0004 334B     		ldr	r3, .L47
 505 0006 93F89030 		ldrb	r3, [r3, #144]	@ zero_extendqisi2
 506 000a DBB2     		uxtb	r3, r3
 188:Core/Src/hw_timerserver.c ****   {
 507              		.loc 1 188 5 view .LVU138
 508 000c 062B     		cmp	r3, #6
 509 000e 14D1     		bne	.L40
 193:Core/Src/hw_timerserver.c ****     CurrentRunningTimerID = TimerID;
 510              		.loc 1 193 5 is_stmt 1 view .LVU139
 193:Core/Src/hw_timerserver.c ****     CurrentRunningTimerID = TimerID;
 511              		.loc 1 193 28 is_stmt 0 view .LVU140
 512 0010 304B     		ldr	r3, .L47
 513 0012 93F89020 		ldrb	r2, [r3, #144]	@ zero_extendqisi2
 514 0016 D2B2     		uxtb	r2, r2
 515 0018 83F89120 		strb	r2, [r3, #145]
 194:Core/Src/hw_timerserver.c ****     aTimerContext[TimerID].NextID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;
 516              		.loc 1 194 5 is_stmt 1 view .LVU141
 194:Core/Src/hw_timerserver.c ****     aTimerContext[TimerID].NextID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;
 517              		.loc 1 194 27 is_stmt 0 view .LVU142
 518 001c 83F89000 		strb	r0, [r3, #144]
 195:Core/Src/hw_timerserver.c **** 
 519              		.loc 1 195 5 is_stmt 1 view .LVU143
 195:Core/Src/hw_timerserver.c **** 
 520              		.loc 1 195 35 is_stmt 0 view .LVU144
 521 0020 00EB4004 		add	r4, r0, r0, lsl #1
 522 0024 03EBC404 		add	r4, r3, r4, lsl #3
 523 0028 0622     		movs	r2, #6
 524 002a 6275     		strb	r2, [r4, #21]
 197:Core/Src/hw_timerserver.c ****     time_elapsed = 0;
 525              		.loc 1 197 5 is_stmt 1 view .LVU145
 197:Core/Src/hw_timerserver.c ****     time_elapsed = 0;
 526              		.loc 1 197 25 is_stmt 0 view .LVU146
 527 002c 4FF0FF32 		mov	r2, #-1
 528 0030 C3F89420 		str	r2, [r3, #148]
 198:Core/Src/hw_timerserver.c ****   }
 529              		.loc 1 198 5 is_stmt 1 view .LVU147
 530              	.LVL34:
 198:Core/Src/hw_timerserver.c ****   }
 531              		.loc 1 198 18 is_stmt 0 view .LVU148
 532 0034 0025     		movs	r5, #0
 533              	.LVL35:
 534              	.L41:
 242:Core/Src/hw_timerserver.c **** }
 535              		.loc 1 242 3 is_stmt 1 view .LVU149
 243:Core/Src/hw_timerserver.c **** 
 536              		.loc 1 243 1 is_stmt 0 view .LVU150
 537 0036 2846     		mov	r0, r5
 538 0038 70BD     		pop	{r4, r5, r6, pc}
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 17


 539              	.LVL36:
 540              	.L40:
 202:Core/Src/hw_timerserver.c **** 
 541              		.loc 1 202 5 is_stmt 1 view .LVU151
 202:Core/Src/hw_timerserver.c **** 
 542              		.loc 1 202 20 is_stmt 0 view .LVU152
 543 003a FFF7FEFF 		bl	ReturnTimeElapsed
 544              	.LVL37:
 202:Core/Src/hw_timerserver.c **** 
 545              		.loc 1 202 20 view .LVU153
 546 003e 0546     		mov	r5, r0
 547              	.LVL38:
 207:Core/Src/hw_timerserver.c ****     time_left = aTimerContext[TimerID].CountLeft;
 548              		.loc 1 207 5 is_stmt 1 view .LVU154
 207:Core/Src/hw_timerserver.c ****     time_left = aTimerContext[TimerID].CountLeft;
 549              		.loc 1 207 38 is_stmt 0 view .LVU155
 550 0040 244B     		ldr	r3, .L47
 551 0042 04EB4402 		add	r2, r4, r4, lsl #1
 552 0046 03EBC202 		add	r2, r3, r2, lsl #3
 553 004a 9168     		ldr	r1, [r2, #8]
 554 004c 0144     		add	r1, r1, r0
 555 004e 9160     		str	r1, [r2, #8]
 208:Core/Src/hw_timerserver.c **** 
 556              		.loc 1 208 5 is_stmt 1 view .LVU156
 208:Core/Src/hw_timerserver.c **** 
 557              		.loc 1 208 15 is_stmt 0 view .LVU157
 558 0050 04EB4402 		add	r2, r4, r4, lsl #1
 559 0054 03EBC202 		add	r2, r3, r2, lsl #3
 560 0058 9068     		ldr	r0, [r2, #8]
 561              	.LVL39:
 213:Core/Src/hw_timerserver.c ****     {
 562              		.loc 1 213 5 is_stmt 1 view .LVU158
 213:Core/Src/hw_timerserver.c ****     {
 563              		.loc 1 213 44 is_stmt 0 view .LVU159
 564 005a 93F89020 		ldrb	r2, [r3, #144]	@ zero_extendqisi2
 565 005e 02EB4202 		add	r2, r2, r2, lsl #1
 566 0062 03EBC203 		add	r3, r3, r2, lsl #3
 567 0066 9B68     		ldr	r3, [r3, #8]
 213:Core/Src/hw_timerserver.c ****     {
 568              		.loc 1 213 7 view .LVU160
 569 0068 8342     		cmp	r3, r0
 570 006a 25D8     		bhi	.L42
 218:Core/Src/hw_timerserver.c ****       next_id = aTimerContext[timer_id_lookup].NextID;
 571              		.loc 1 218 7 is_stmt 1 view .LVU161
 218:Core/Src/hw_timerserver.c ****       next_id = aTimerContext[timer_id_lookup].NextID;
 572              		.loc 1 218 23 is_stmt 0 view .LVU162
 573 006c 194A     		ldr	r2, .L47
 574 006e 92F89030 		ldrb	r3, [r2, #144]	@ zero_extendqisi2
 575 0072 D9B2     		uxtb	r1, r3
 576              	.LVL40:
 219:Core/Src/hw_timerserver.c ****       while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <=
 577              		.loc 1 219 7 is_stmt 1 view .LVU163
 219:Core/Src/hw_timerserver.c ****       while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <=
 578              		.loc 1 219 15 is_stmt 0 view .LVU164
 579 0074 03EB4303 		add	r3, r3, r3, lsl #1
 580 0078 02EBC303 		add	r3, r2, r3, lsl #3
 581 007c 5B7D     		ldrb	r3, [r3, #21]	@ zero_extendqisi2
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 18


 582 007e DBB2     		uxtb	r3, r3
 583              	.LVL41:
 220:Core/Src/hw_timerserver.c ****       {
 584              		.loc 1 220 7 is_stmt 1 view .LVU165
 585              	.L43:
 220:Core/Src/hw_timerserver.c ****       {
 586              		.loc 1 220 12 view .LVU166
 587 0080 062B     		cmp	r3, #6
 588 0082 15D0     		beq	.L44
 220:Core/Src/hw_timerserver.c ****       {
 589              		.loc 1 220 87 is_stmt 0 discriminator 1 view .LVU167
 590 0084 03EB4303 		add	r3, r3, r3, lsl #1
 591              	.LVL42:
 220:Core/Src/hw_timerserver.c ****       {
 592              		.loc 1 220 87 discriminator 1 view .LVU168
 593 0088 124A     		ldr	r2, .L47
 594 008a 02EBC303 		add	r3, r2, r3, lsl #3
 595 008e 9B68     		ldr	r3, [r3, #8]
 220:Core/Src/hw_timerserver.c ****       {
 596              		.loc 1 220 61 discriminator 1 view .LVU169
 597 0090 8342     		cmp	r3, r0
 598 0092 0DD8     		bhi	.L44
 222:Core/Src/hw_timerserver.c ****         next_id = aTimerContext[timer_id_lookup].NextID;
 599              		.loc 1 222 9 is_stmt 1 view .LVU170
 222:Core/Src/hw_timerserver.c ****         next_id = aTimerContext[timer_id_lookup].NextID;
 600              		.loc 1 222 25 is_stmt 0 view .LVU171
 601 0094 0F4A     		ldr	r2, .L47
 602 0096 01EB4101 		add	r1, r1, r1, lsl #1
 603              	.LVL43:
 222:Core/Src/hw_timerserver.c ****         next_id = aTimerContext[timer_id_lookup].NextID;
 604              		.loc 1 222 25 view .LVU172
 605 009a 02EBC101 		add	r1, r2, r1, lsl #3
 606 009e 4B7D     		ldrb	r3, [r1, #21]	@ zero_extendqisi2
 607 00a0 D9B2     		uxtb	r1, r3
 608              	.LVL44:
 223:Core/Src/hw_timerserver.c ****       }
 609              		.loc 1 223 9 is_stmt 1 view .LVU173
 223:Core/Src/hw_timerserver.c ****       }
 610              		.loc 1 223 17 is_stmt 0 view .LVU174
 611 00a2 03EB4303 		add	r3, r3, r3, lsl #1
 612 00a6 02EBC303 		add	r3, r2, r3, lsl #3
 613 00aa 5B7D     		ldrb	r3, [r3, #21]	@ zero_extendqisi2
 614 00ac DBB2     		uxtb	r3, r3
 615              	.LVL45:
 223:Core/Src/hw_timerserver.c ****       }
 616              		.loc 1 223 17 view .LVU175
 617 00ae E7E7     		b	.L43
 618              	.LVL46:
 619              	.L44:
 229:Core/Src/hw_timerserver.c ****     }
 620              		.loc 1 229 7 is_stmt 1 view .LVU176
 621 00b0 2046     		mov	r0, r4
 622              	.LVL47:
 229:Core/Src/hw_timerserver.c ****     }
 623              		.loc 1 229 7 is_stmt 0 view .LVU177
 624 00b2 FFF7FEFF 		bl	LinkTimerAfter
 625              	.LVL48:
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 19


 229:Core/Src/hw_timerserver.c ****     }
 626              		.loc 1 229 7 view .LVU178
 627 00b6 BEE7     		b	.L41
 628              	.LVL49:
 629              	.L42:
 236:Core/Src/hw_timerserver.c ****       PreviousRunningTimerID = CurrentRunningTimerID;
 630              		.loc 1 236 7 is_stmt 1 view .LVU179
 631 00b8 064E     		ldr	r6, .L47
 632 00ba 96F89010 		ldrb	r1, [r6, #144]	@ zero_extendqisi2
 633 00be 2046     		mov	r0, r4
 634              	.LVL50:
 236:Core/Src/hw_timerserver.c ****       PreviousRunningTimerID = CurrentRunningTimerID;
 635              		.loc 1 236 7 is_stmt 0 view .LVU180
 636 00c0 FFF7FEFF 		bl	LinkTimerBefore
 637              	.LVL51:
 237:Core/Src/hw_timerserver.c ****       CurrentRunningTimerID = TimerID;
 638              		.loc 1 237 7 is_stmt 1 view .LVU181
 237:Core/Src/hw_timerserver.c ****       CurrentRunningTimerID = TimerID;
 639              		.loc 1 237 30 is_stmt 0 view .LVU182
 640 00c4 96F89030 		ldrb	r3, [r6, #144]	@ zero_extendqisi2
 641 00c8 DBB2     		uxtb	r3, r3
 642 00ca 86F89130 		strb	r3, [r6, #145]
 238:Core/Src/hw_timerserver.c ****     }
 643              		.loc 1 238 7 is_stmt 1 view .LVU183
 238:Core/Src/hw_timerserver.c ****     }
 644              		.loc 1 238 29 is_stmt 0 view .LVU184
 645 00ce 86F89040 		strb	r4, [r6, #144]
 646 00d2 B0E7     		b	.L41
 647              	.L48:
 648              		.align	2
 649              	.L47:
 650 00d4 00000000 		.word	.LANCHOR0
 651              		.cfi_endproc
 652              	.LFE1418:
 654              		.section	.text.RestartWakeupCounter,"ax",%progbits
 655              		.align	1
 656              		.syntax unified
 657              		.thumb
 658              		.thumb_func
 659              		.fpu fpv4-sp-d16
 661              	RestartWakeupCounter:
 662              	.LVL52:
 663              	.LFB1421:
 326:Core/Src/hw_timerserver.c **** 
 327:Core/Src/hw_timerserver.c **** /**
 328:Core/Src/hw_timerserver.c ****  * @brief  Set the wakeup counter
 329:Core/Src/hw_timerserver.c ****  * @note  The API is writing the counter value so that the value is decreased by one to cope with t
 330:Core/Src/hw_timerserver.c ****  *    the interrupt is generated with 1 extra clock cycle (See RefManuel)
 331:Core/Src/hw_timerserver.c ****  *    It assumes all condition are met to be allowed to write the wakeup counter
 332:Core/Src/hw_timerserver.c ****  * @param  Value: Value to be written in the counter
 333:Core/Src/hw_timerserver.c ****  * @retval None
 334:Core/Src/hw_timerserver.c ****  */
 335:Core/Src/hw_timerserver.c **** static void RestartWakeupCounter(uint16_t Value)
 336:Core/Src/hw_timerserver.c **** {
 664              		.loc 1 336 1 is_stmt 1 view -0
 665              		.cfi_startproc
 666              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 20


 667              		@ frame_needed = 0, uses_anonymous_args = 0
 668              		.loc 1 336 1 is_stmt 0 view .LVU186
 669 0000 10B5     		push	{r4, lr}
 670              	.LCFI9:
 671              		.cfi_def_cfa_offset 8
 672              		.cfi_offset 4, -8
 673              		.cfi_offset 14, -4
 337:Core/Src/hw_timerserver.c ****   /**
 338:Core/Src/hw_timerserver.c ****    * The wakeuptimer has been disabled in the calling function to reduce the time to poll the WUTWF
 339:Core/Src/hw_timerserver.c ****    * FLAG when the new value will have to be written
 340:Core/Src/hw_timerserver.c ****    *  __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);
 341:Core/Src/hw_timerserver.c ****    */
 342:Core/Src/hw_timerserver.c **** 
 343:Core/Src/hw_timerserver.c ****   if(Value == 0)
 674              		.loc 1 343 3 is_stmt 1 view .LVU187
 675              		.loc 1 343 5 is_stmt 0 view .LVU188
 676 0002 60B3     		cbz	r0, .L56
 677 0004 0446     		mov	r4, r0
 344:Core/Src/hw_timerserver.c ****   {
 345:Core/Src/hw_timerserver.c ****     SSRValueOnLastSetup = ReadRtcSsrValue();
 346:Core/Src/hw_timerserver.c **** 
 347:Core/Src/hw_timerserver.c ****     /**
 348:Core/Src/hw_timerserver.c ****      * Simulate that the Timer expired
 349:Core/Src/hw_timerserver.c ****      */
 350:Core/Src/hw_timerserver.c ****     HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 351:Core/Src/hw_timerserver.c ****   }
 352:Core/Src/hw_timerserver.c ****   else
 353:Core/Src/hw_timerserver.c ****   {
 354:Core/Src/hw_timerserver.c ****     if((Value > 1) ||(WakeupTimerDivider != 1))
 678              		.loc 1 354 5 is_stmt 1 view .LVU189
 679              		.loc 1 354 7 is_stmt 0 view .LVU190
 680 0006 0128     		cmp	r0, #1
 681 0008 32D9     		bls	.L57
 682              	.L52:
 355:Core/Src/hw_timerserver.c ****     {
 356:Core/Src/hw_timerserver.c ****       Value -= 1;
 683              		.loc 1 356 7 is_stmt 1 view .LVU191
 684              		.loc 1 356 13 is_stmt 0 view .LVU192
 685 000a 013C     		subs	r4, r4, #1
 686 000c A4B2     		uxth	r4, r4
 687              	.LVL53:
 688              	.L54:
 357:Core/Src/hw_timerserver.c ****     }
 358:Core/Src/hw_timerserver.c **** 
 359:Core/Src/hw_timerserver.c ****     while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == RESET);
 689              		.loc 1 359 74 is_stmt 1 discriminator 1 view .LVU193
 690              		.loc 1 359 10 discriminator 1 view .LVU194
 691              		.loc 1 359 11 is_stmt 0 discriminator 1 view .LVU195
 692 000e 1B4B     		ldr	r3, .L58
 693 0010 1B68     		ldr	r3, [r3]
 694 0012 1B68     		ldr	r3, [r3]
 695 0014 DA68     		ldr	r2, [r3, #12]
 696              		.loc 1 359 10 discriminator 1 view .LVU196
 697 0016 12F0040F 		tst	r2, #4
 698 001a F8D0     		beq	.L54
 360:Core/Src/hw_timerserver.c **** 
 361:Core/Src/hw_timerserver.c ****     /**
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 21


 362:Core/Src/hw_timerserver.c ****      * make sure to clear the flags after checking the WUTWF.
 363:Core/Src/hw_timerserver.c ****      * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
 364:Core/Src/hw_timerserver.c ****      * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
 365:Core/Src/hw_timerserver.c ****      * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in bet
 366:Core/Src/hw_timerserver.c ****      * due to the autoreload feature
 367:Core/Src/hw_timerserver.c ****      */
 368:Core/Src/hw_timerserver.c ****     __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 699              		.loc 1 368 5 is_stmt 1 view .LVU197
 700 001c DA68     		ldr	r2, [r3, #12]
 701 001e D2B2     		uxtb	r2, r2
 702 0020 62F49062 		orn	r2, r2, #1152
 703 0024 DA60     		str	r2, [r3, #12]
 369:Core/Src/hw_timerserver.c ****     __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 704              		.loc 1 369 5 view .LVU198
 705 0026 164B     		ldr	r3, .L58+4
 706 0028 4FF40022 		mov	r2, #524288
 707 002c DA60     		str	r2, [r3, #12]
 370:Core/Src/hw_timerserver.c ****     HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 708              		.loc 1 370 5 view .LVU199
 709 002e 0320     		movs	r0, #3
 710 0030 FFF7FEFF 		bl	HAL_NVIC_ClearPendingIRQ
 711              	.LVL54:
 371:Core/Src/hw_timerserver.c **** 
 372:Core/Src/hw_timerserver.c ****     MODIFY_REG(RTC->WUTR, RTC_WUTR_WUT, Value);
 712              		.loc 1 372 5 view .LVU200
 713 0034 134A     		ldr	r2, .L58+8
 714 0036 5369     		ldr	r3, [r2, #20]
 715 0038 1B0C     		lsrs	r3, r3, #16
 716 003a 1B04     		lsls	r3, r3, #16
 717 003c 1C43     		orrs	r4, r4, r3
 718              	.LVL55:
 719              		.loc 1 372 5 is_stmt 0 view .LVU201
 720 003e 5461     		str	r4, [r2, #20]
 373:Core/Src/hw_timerserver.c **** 
 374:Core/Src/hw_timerserver.c ****     /**
 375:Core/Src/hw_timerserver.c ****      * Update the value here after the WUTWF polling that may take some time
 376:Core/Src/hw_timerserver.c ****      */
 377:Core/Src/hw_timerserver.c ****     SSRValueOnLastSetup = ReadRtcSsrValue();
 721              		.loc 1 377 5 is_stmt 1 view .LVU202
 722              		.loc 1 377 27 is_stmt 0 view .LVU203
 723 0040 FFF7FEFF 		bl	ReadRtcSsrValue
 724              	.LVL56:
 725              		.loc 1 377 25 view .LVU204
 726 0044 104B     		ldr	r3, .L58+12
 727 0046 C3F89400 		str	r0, [r3, #148]
 378:Core/Src/hw_timerserver.c **** 
 379:Core/Src/hw_timerserver.c ****     __HAL_RTC_WAKEUPTIMER_ENABLE(phrtc);    /**<  Enable the Wakeup Timer */
 728              		.loc 1 379 5 is_stmt 1 view .LVU205
 729 004a 0C4B     		ldr	r3, .L58
 730 004c 1B68     		ldr	r3, [r3]
 731 004e 1A68     		ldr	r2, [r3]
 732 0050 9368     		ldr	r3, [r2, #8]
 733 0052 43F48063 		orr	r3, r3, #1024
 734 0056 9360     		str	r3, [r2, #8]
 380:Core/Src/hw_timerserver.c **** 
 381:Core/Src/hw_timerserver.c ****     HW_TS_RTC_CountUpdated_AppNot();
 735              		.loc 1 381 5 view .LVU206
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 22


 736 0058 FFF7FEFF 		bl	HW_TS_RTC_CountUpdated_AppNot
 737              	.LVL57:
 382:Core/Src/hw_timerserver.c ****   }
 383:Core/Src/hw_timerserver.c **** 
 384:Core/Src/hw_timerserver.c ****   return ;
 738              		.loc 1 384 3 view .LVU207
 739              	.L49:
 385:Core/Src/hw_timerserver.c **** }
 740              		.loc 1 385 1 is_stmt 0 view .LVU208
 741 005c 10BD     		pop	{r4, pc}
 742              	.LVL58:
 743              	.L56:
 345:Core/Src/hw_timerserver.c **** 
 744              		.loc 1 345 5 is_stmt 1 view .LVU209
 345:Core/Src/hw_timerserver.c **** 
 745              		.loc 1 345 27 is_stmt 0 view .LVU210
 746 005e FFF7FEFF 		bl	ReadRtcSsrValue
 747              	.LVL59:
 345:Core/Src/hw_timerserver.c **** 
 748              		.loc 1 345 25 view .LVU211
 749 0062 094B     		ldr	r3, .L58+12
 750 0064 C3F89400 		str	r0, [r3, #148]
 350:Core/Src/hw_timerserver.c ****   }
 751              		.loc 1 350 5 is_stmt 1 view .LVU212
 752 0068 0320     		movs	r0, #3
 753 006a FFF7FEFF 		bl	HAL_NVIC_SetPendingIRQ
 754              	.LVL60:
 755 006e F5E7     		b	.L49
 756              	.LVL61:
 757              	.L57:
 354:Core/Src/hw_timerserver.c ****     {
 758              		.loc 1 354 42 is_stmt 0 discriminator 1 view .LVU213
 759 0070 064B     		ldr	r3, .L58+16
 760 0072 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 354:Core/Src/hw_timerserver.c ****     {
 761              		.loc 1 354 20 discriminator 1 view .LVU214
 762 0074 012B     		cmp	r3, #1
 763 0076 C8D1     		bne	.L52
 764 0078 C9E7     		b	.L54
 765              	.L59:
 766 007a 00BF     		.align	2
 767              	.L58:
 768 007c 00000000 		.word	.LANCHOR4
 769 0080 00080058 		.word	1476397056
 770 0084 00280040 		.word	1073752064
 771 0088 00000000 		.word	.LANCHOR0
 772 008c 00000000 		.word	.LANCHOR3
 773              		.cfi_endproc
 774              	.LFE1421:
 776              		.section	.text.RescheduleTimerList,"ax",%progbits
 777              		.align	1
 778              		.syntax unified
 779              		.thumb
 780              		.thumb_func
 781              		.fpu fpv4-sp-d16
 783              	RescheduleTimerList:
 784              	.LFB1422:
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 23


 386:Core/Src/hw_timerserver.c **** 
 387:Core/Src/hw_timerserver.c **** /**
 388:Core/Src/hw_timerserver.c ****  * @brief  Reschedule the list of timer
 389:Core/Src/hw_timerserver.c ****  * @note  1) Update the count left for each timer in the list
 390:Core/Src/hw_timerserver.c ****  *    2) Setup the wakeuptimer
 391:Core/Src/hw_timerserver.c ****  * @param  None
 392:Core/Src/hw_timerserver.c ****  * @retval None
 393:Core/Src/hw_timerserver.c ****  */
 394:Core/Src/hw_timerserver.c **** static void RescheduleTimerList(void)
 395:Core/Src/hw_timerserver.c **** {
 785              		.loc 1 395 1 is_stmt 1 view -0
 786              		.cfi_startproc
 787              		@ args = 0, pretend = 0, frame = 0
 788              		@ frame_needed = 0, uses_anonymous_args = 0
 789 0000 70B5     		push	{r4, r5, r6, lr}
 790              	.LCFI10:
 791              		.cfi_def_cfa_offset 16
 792              		.cfi_offset 4, -16
 793              		.cfi_offset 5, -12
 794              		.cfi_offset 6, -8
 795              		.cfi_offset 14, -4
 396:Core/Src/hw_timerserver.c ****   uint8_t   localTimerID;
 796              		.loc 1 396 3 view .LVU216
 397:Core/Src/hw_timerserver.c ****   uint32_t  timecountleft;
 797              		.loc 1 397 3 view .LVU217
 398:Core/Src/hw_timerserver.c ****   uint16_t  wakeup_timer_value;
 798              		.loc 1 398 3 view .LVU218
 399:Core/Src/hw_timerserver.c ****   uint16_t  time_elapsed;
 799              		.loc 1 399 3 view .LVU219
 400:Core/Src/hw_timerserver.c **** 
 401:Core/Src/hw_timerserver.c ****   /**
 402:Core/Src/hw_timerserver.c ****    * The wakeuptimer is disabled now to reduce the time to poll the WUTWF
 403:Core/Src/hw_timerserver.c ****    * FLAG when the new value will have to be written
 404:Core/Src/hw_timerserver.c ****    */
 405:Core/Src/hw_timerserver.c ****   if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 800              		.loc 1 405 3 view .LVU220
 801              		.loc 1 405 7 is_stmt 0 view .LVU221
 802 0002 304B     		ldr	r3, .L72
 803 0004 9B68     		ldr	r3, [r3, #8]
 804              		.loc 1 405 5 view .LVU222
 805 0006 13F4806F 		tst	r3, #1024
 806 000a 06D0     		beq	.L61
 807              	.L62:
 406:Core/Src/hw_timerserver.c ****   {
 407:Core/Src/hw_timerserver.c ****     /**
 408:Core/Src/hw_timerserver.c ****      * Wait for the flag to be back to 0 when the wakeup timer is enabled
 409:Core/Src/hw_timerserver.c ****      */
 410:Core/Src/hw_timerserver.c ****     while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == SET);
 808              		.loc 1 410 72 is_stmt 1 discriminator 1 view .LVU223
 809              		.loc 1 410 10 discriminator 1 view .LVU224
 810              		.loc 1 410 11 is_stmt 0 discriminator 1 view .LVU225
 811 000c 2E4B     		ldr	r3, .L72+4
 812 000e 1B68     		ldr	r3, [r3]
 813 0010 1B68     		ldr	r3, [r3]
 814 0012 DB68     		ldr	r3, [r3, #12]
 815              		.loc 1 410 10 discriminator 1 view .LVU226
 816 0014 13F0040F 		tst	r3, #4
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 24


 817 0018 F8D1     		bne	.L62
 818              	.L61:
 411:Core/Src/hw_timerserver.c ****   }
 412:Core/Src/hw_timerserver.c ****   __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);   /**<  Disable the Wakeup Timer */
 819              		.loc 1 412 3 is_stmt 1 view .LVU227
 820 001a 2B4B     		ldr	r3, .L72+4
 821 001c 1B68     		ldr	r3, [r3]
 822 001e 1A68     		ldr	r2, [r3]
 823 0020 9368     		ldr	r3, [r2, #8]
 824 0022 23F48063 		bic	r3, r3, #1024
 825 0026 9360     		str	r3, [r2, #8]
 413:Core/Src/hw_timerserver.c **** 
 414:Core/Src/hw_timerserver.c ****   localTimerID = CurrentRunningTimerID;
 826              		.loc 1 414 3 view .LVU228
 827              		.loc 1 414 16 is_stmt 0 view .LVU229
 828 0028 284A     		ldr	r2, .L72+8
 829 002a 92F89030 		ldrb	r3, [r2, #144]	@ zero_extendqisi2
 830 002e DCB2     		uxtb	r4, r3
 831              	.LVL62:
 415:Core/Src/hw_timerserver.c **** 
 416:Core/Src/hw_timerserver.c ****   /**
 417:Core/Src/hw_timerserver.c ****    * Calculate what will be the value to write in the wakeuptimer
 418:Core/Src/hw_timerserver.c ****    */
 419:Core/Src/hw_timerserver.c ****   timecountleft = aTimerContext[localTimerID].CountLeft;
 832              		.loc 1 419 3 is_stmt 1 view .LVU230
 833              		.loc 1 419 17 is_stmt 0 view .LVU231
 834 0030 03EB4303 		add	r3, r3, r3, lsl #1
 835 0034 02EBC303 		add	r3, r2, r3, lsl #3
 836 0038 9E68     		ldr	r6, [r3, #8]
 837              	.LVL63:
 420:Core/Src/hw_timerserver.c **** 
 421:Core/Src/hw_timerserver.c ****   /**
 422:Core/Src/hw_timerserver.c ****    * Read how much has been counted
 423:Core/Src/hw_timerserver.c ****    */
 424:Core/Src/hw_timerserver.c ****   time_elapsed = ReturnTimeElapsed();
 838              		.loc 1 424 3 is_stmt 1 view .LVU232
 839              		.loc 1 424 18 is_stmt 0 view .LVU233
 840 003a FFF7FEFF 		bl	ReturnTimeElapsed
 841              	.LVL64:
 425:Core/Src/hw_timerserver.c **** 
 426:Core/Src/hw_timerserver.c ****   if(timecountleft < time_elapsed )
 842              		.loc 1 426 3 is_stmt 1 view .LVU234
 843              		.loc 1 426 20 is_stmt 0 view .LVU235
 844 003e 0546     		mov	r5, r0
 845              		.loc 1 426 5 view .LVU236
 846 0040 B042     		cmp	r0, r6
 847 0042 05D9     		bls	.L63
 427:Core/Src/hw_timerserver.c ****   {
 428:Core/Src/hw_timerserver.c ****     /**
 429:Core/Src/hw_timerserver.c ****      * There is no tick left to count
 430:Core/Src/hw_timerserver.c ****      */
 431:Core/Src/hw_timerserver.c ****     wakeup_timer_value = 0;
 848              		.loc 1 431 5 is_stmt 1 view .LVU237
 849              	.LVL65:
 432:Core/Src/hw_timerserver.c ****     WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 850              		.loc 1 432 5 view .LVU238
 851              		.loc 1 432 27 is_stmt 0 view .LVU239
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 25


 852 0044 214B     		ldr	r3, .L72+8
 853 0046 0122     		movs	r2, #1
 854 0048 83F89820 		strb	r2, [r3, #152]
 431:Core/Src/hw_timerserver.c ****     WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 855              		.loc 1 431 24 view .LVU240
 856 004c 0020     		movs	r0, #0
 857              	.LVL66:
 431:Core/Src/hw_timerserver.c ****     WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 858              		.loc 1 431 24 view .LVU241
 859 004e 24E0     		b	.L64
 860              	.LVL67:
 861              	.L63:
 433:Core/Src/hw_timerserver.c ****   }
 434:Core/Src/hw_timerserver.c ****   else
 435:Core/Src/hw_timerserver.c ****   {
 436:Core/Src/hw_timerserver.c ****     if(timecountleft > (time_elapsed + MaxWakeupTimerSetup))
 862              		.loc 1 436 5 is_stmt 1 view .LVU242
 863              		.loc 1 436 38 is_stmt 0 view .LVU243
 864 0050 1F4B     		ldr	r3, .L72+12
 865 0052 1B88     		ldrh	r3, [r3]
 866 0054 10FA83F3 		uxtah	r3, r0, r3
 867              		.loc 1 436 7 view .LVU244
 868 0058 B342     		cmp	r3, r6
 869 005a 07D2     		bcs	.L65
 437:Core/Src/hw_timerserver.c ****     {
 438:Core/Src/hw_timerserver.c ****       /**
 439:Core/Src/hw_timerserver.c ****        * The number of tick left is greater than the Wakeuptimer maximum value
 440:Core/Src/hw_timerserver.c ****        */
 441:Core/Src/hw_timerserver.c ****       wakeup_timer_value = MaxWakeupTimerSetup;
 870              		.loc 1 441 7 is_stmt 1 view .LVU245
 871              		.loc 1 441 26 is_stmt 0 view .LVU246
 872 005c 1C4B     		ldr	r3, .L72+12
 873 005e 1888     		ldrh	r0, [r3]
 874              	.LVL68:
 875              		.loc 1 441 26 view .LVU247
 876 0060 80B2     		uxth	r0, r0
 877              	.LVL69:
 442:Core/Src/hw_timerserver.c **** 
 443:Core/Src/hw_timerserver.c ****       WakeupTimerLimitation = WakeupTimerValue_Overpassed;
 878              		.loc 1 443 7 is_stmt 1 view .LVU248
 879              		.loc 1 443 29 is_stmt 0 view .LVU249
 880 0062 1A4B     		ldr	r3, .L72+8
 881 0064 0022     		movs	r2, #0
 882 0066 83F89820 		strb	r2, [r3, #152]
 883 006a 16E0     		b	.L64
 884              	.LVL70:
 885              	.L65:
 444:Core/Src/hw_timerserver.c ****     }
 445:Core/Src/hw_timerserver.c ****     else
 446:Core/Src/hw_timerserver.c ****     {
 447:Core/Src/hw_timerserver.c ****       wakeup_timer_value = timecountleft - time_elapsed;
 886              		.loc 1 447 7 is_stmt 1 view .LVU250
 887              		.loc 1 447 42 is_stmt 0 view .LVU251
 888 006c B6B2     		uxth	r6, r6
 889              	.LVL71:
 890              		.loc 1 447 26 view .LVU252
 891 006e 301A     		subs	r0, r6, r0
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 26


 892              	.LVL72:
 893              		.loc 1 447 26 view .LVU253
 894 0070 80B2     		uxth	r0, r0
 895              	.LVL73:
 448:Core/Src/hw_timerserver.c ****       WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 896              		.loc 1 448 7 is_stmt 1 view .LVU254
 897              		.loc 1 448 29 is_stmt 0 view .LVU255
 898 0072 164B     		ldr	r3, .L72+8
 899 0074 0122     		movs	r2, #1
 900 0076 83F89820 		strb	r2, [r3, #152]
 901 007a 0EE0     		b	.L64
 902              	.L67:
 449:Core/Src/hw_timerserver.c ****     }
 450:Core/Src/hw_timerserver.c **** 
 451:Core/Src/hw_timerserver.c ****   }
 452:Core/Src/hw_timerserver.c **** 
 453:Core/Src/hw_timerserver.c ****   /**
 454:Core/Src/hw_timerserver.c ****    * update ticks left to be counted for each timer
 455:Core/Src/hw_timerserver.c ****    */
 456:Core/Src/hw_timerserver.c ****   while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 457:Core/Src/hw_timerserver.c ****   {
 458:Core/Src/hw_timerserver.c ****     if (aTimerContext[localTimerID].CountLeft < time_elapsed)
 459:Core/Src/hw_timerserver.c ****     {
 460:Core/Src/hw_timerserver.c ****       aTimerContext[localTimerID].CountLeft = 0;
 461:Core/Src/hw_timerserver.c ****     }
 462:Core/Src/hw_timerserver.c ****     else
 463:Core/Src/hw_timerserver.c ****     {
 464:Core/Src/hw_timerserver.c ****       aTimerContext[localTimerID].CountLeft -= time_elapsed;
 903              		.loc 1 464 7 is_stmt 1 view .LVU256
 904              		.loc 1 464 45 is_stmt 0 view .LVU257
 905 007c 04EB4404 		add	r4, r4, r4, lsl #1
 906              	.LVL74:
 907              		.loc 1 464 45 view .LVU258
 908 0080 124A     		ldr	r2, .L72+8
 909 0082 02EBC404 		add	r4, r2, r4, lsl #3
 910 0086 A268     		ldr	r2, [r4, #8]
 911 0088 521B     		subs	r2, r2, r5
 912 008a A260     		str	r2, [r4, #8]
 913              	.L68:
 465:Core/Src/hw_timerserver.c ****     }
 466:Core/Src/hw_timerserver.c ****     localTimerID = aTimerContext[localTimerID].NextID;
 914              		.loc 1 466 5 is_stmt 1 view .LVU259
 915              		.loc 1 466 18 is_stmt 0 view .LVU260
 916 008c 03EB4303 		add	r3, r3, r3, lsl #1
 917 0090 0E4A     		ldr	r2, .L72+8
 918 0092 02EBC303 		add	r3, r2, r3, lsl #3
 919 0096 5C7D     		ldrb	r4, [r3, #21]	@ zero_extendqisi2
 920 0098 E4B2     		uxtb	r4, r4
 921              	.LVL75:
 922              	.L64:
 456:Core/Src/hw_timerserver.c ****   {
 923              		.loc 1 456 8 is_stmt 1 view .LVU261
 924 009a 062C     		cmp	r4, #6
 925 009c 0FD0     		beq	.L71
 458:Core/Src/hw_timerserver.c ****     {
 926              		.loc 1 458 5 view .LVU262
 458:Core/Src/hw_timerserver.c ****     {
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 27


 927              		.loc 1 458 36 is_stmt 0 view .LVU263
 928 009e 2346     		mov	r3, r4
 929 00a0 04EB4402 		add	r2, r4, r4, lsl #1
 930 00a4 0949     		ldr	r1, .L72+8
 931 00a6 01EBC202 		add	r2, r1, r2, lsl #3
 932 00aa 9268     		ldr	r2, [r2, #8]
 458:Core/Src/hw_timerserver.c ****     {
 933              		.loc 1 458 8 view .LVU264
 934 00ac 9542     		cmp	r5, r2
 935 00ae E5D9     		bls	.L67
 460:Core/Src/hw_timerserver.c ****     }
 936              		.loc 1 460 7 is_stmt 1 view .LVU265
 460:Core/Src/hw_timerserver.c ****     }
 937              		.loc 1 460 45 is_stmt 0 view .LVU266
 938 00b0 04EB4404 		add	r4, r4, r4, lsl #1
 939              	.LVL76:
 460:Core/Src/hw_timerserver.c ****     }
 940              		.loc 1 460 45 view .LVU267
 941 00b4 01EBC404 		add	r4, r1, r4, lsl #3
 942 00b8 0022     		movs	r2, #0
 943 00ba A260     		str	r2, [r4, #8]
 944 00bc E6E7     		b	.L68
 945              	.LVL77:
 946              	.L71:
 467:Core/Src/hw_timerserver.c ****   }
 468:Core/Src/hw_timerserver.c **** 
 469:Core/Src/hw_timerserver.c ****   /**
 470:Core/Src/hw_timerserver.c ****    * Write next count
 471:Core/Src/hw_timerserver.c ****    */
 472:Core/Src/hw_timerserver.c ****   RestartWakeupCounter(wakeup_timer_value);
 947              		.loc 1 472 3 is_stmt 1 view .LVU268
 948 00be FFF7FEFF 		bl	RestartWakeupCounter
 949              	.LVL78:
 473:Core/Src/hw_timerserver.c **** 
 474:Core/Src/hw_timerserver.c ****   return ;
 950              		.loc 1 474 3 view .LVU269
 475:Core/Src/hw_timerserver.c **** }
 951              		.loc 1 475 1 is_stmt 0 view .LVU270
 952 00c2 70BD     		pop	{r4, r5, r6, pc}
 953              	.LVL79:
 954              	.L73:
 955              		.loc 1 475 1 view .LVU271
 956              		.align	2
 957              	.L72:
 958 00c4 00280040 		.word	1073752064
 959 00c8 00000000 		.word	.LANCHOR4
 960 00cc 00000000 		.word	.LANCHOR0
 961 00d0 00000000 		.word	.LANCHOR5
 962              		.cfi_endproc
 963              	.LFE1422:
 965              		.section	.text.HW_TS_Init,"ax",%progbits
 966              		.align	1
 967              		.global	HW_TS_Init
 968              		.syntax unified
 969              		.thumb
 970              		.thumb_func
 971              		.fpu fpv4-sp-d16
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 28


 973              	HW_TS_Init:
 974              	.LVL80:
 975              	.LFB1424:
 476:Core/Src/hw_timerserver.c **** 
 477:Core/Src/hw_timerserver.c **** /* Public functions ----------------------------------------------------------*/
 478:Core/Src/hw_timerserver.c **** 
 479:Core/Src/hw_timerserver.c **** /**
 480:Core/Src/hw_timerserver.c ****  * For all public interface except that may need write access to the RTC, the RTC
 481:Core/Src/hw_timerserver.c ****  * shall be unlock at the beginning and locked at the output
 482:Core/Src/hw_timerserver.c ****  * In order to ease maintainability, the unlock is done at the top and the lock at then end
 483:Core/Src/hw_timerserver.c ****  * in case some new implementation is coming in the future
 484:Core/Src/hw_timerserver.c ****  */
 485:Core/Src/hw_timerserver.c **** 
 486:Core/Src/hw_timerserver.c **** void HW_TS_RTC_Wakeup_Handler(void)
 487:Core/Src/hw_timerserver.c **** {
 488:Core/Src/hw_timerserver.c ****   HW_TS_pTimerCb_t ptimer_callback;
 489:Core/Src/hw_timerserver.c ****   uint32_t timer_process_id;
 490:Core/Src/hw_timerserver.c ****   uint8_t local_current_running_timer_id;
 491:Core/Src/hw_timerserver.c **** #if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
 492:Core/Src/hw_timerserver.c ****   uint32_t primask_bit;
 493:Core/Src/hw_timerserver.c **** #endif
 494:Core/Src/hw_timerserver.c **** 
 495:Core/Src/hw_timerserver.c **** #if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
 496:Core/Src/hw_timerserver.c ****   primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 497:Core/Src/hw_timerserver.c ****   __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
 498:Core/Src/hw_timerserver.c **** #endif
 499:Core/Src/hw_timerserver.c **** 
 500:Core/Src/hw_timerserver.c **** /* Disable the write protection for RTC registers */
 501:Core/Src/hw_timerserver.c ****   __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 502:Core/Src/hw_timerserver.c **** 
 503:Core/Src/hw_timerserver.c ****   /**
 504:Core/Src/hw_timerserver.c ****    * Disable the Wakeup Timer
 505:Core/Src/hw_timerserver.c ****    * This may speed up a bit the processing to wait the timer to be disabled
 506:Core/Src/hw_timerserver.c ****    * The timer is still counting 2 RTCCLK
 507:Core/Src/hw_timerserver.c ****    */
 508:Core/Src/hw_timerserver.c ****   __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);
 509:Core/Src/hw_timerserver.c **** 
 510:Core/Src/hw_timerserver.c ****   local_current_running_timer_id = CurrentRunningTimerID;
 511:Core/Src/hw_timerserver.c **** 
 512:Core/Src/hw_timerserver.c ****   if(aTimerContext[local_current_running_timer_id].TimerIDStatus == TimerID_Running)
 513:Core/Src/hw_timerserver.c ****   {
 514:Core/Src/hw_timerserver.c ****     ptimer_callback = aTimerContext[local_current_running_timer_id].pTimerCallBack;
 515:Core/Src/hw_timerserver.c ****     timer_process_id = aTimerContext[local_current_running_timer_id].TimerProcessID;
 516:Core/Src/hw_timerserver.c **** 
 517:Core/Src/hw_timerserver.c ****     /**
 518:Core/Src/hw_timerserver.c ****      * It should be good to check whether the TimeElapsed is greater or not than the tick left to b
 519:Core/Src/hw_timerserver.c ****      * However, due to the inaccuracy of the reading of the time elapsed, it may return there is 1 
 520:Core/Src/hw_timerserver.c ****      * to be left whereas the count is over
 521:Core/Src/hw_timerserver.c ****      * A more secure implementation has been done with a flag to state whereas the full count has b
 522:Core/Src/hw_timerserver.c ****      * in the wakeuptimer or not
 523:Core/Src/hw_timerserver.c ****      */
 524:Core/Src/hw_timerserver.c ****     if(WakeupTimerLimitation != WakeupTimerValue_Overpassed)
 525:Core/Src/hw_timerserver.c ****     {
 526:Core/Src/hw_timerserver.c ****       if(aTimerContext[local_current_running_timer_id].TimerMode == hw_ts_Repeated)
 527:Core/Src/hw_timerserver.c ****       {
 528:Core/Src/hw_timerserver.c ****         UnlinkTimer(local_current_running_timer_id, SSR_Read_Not_Requested);
 529:Core/Src/hw_timerserver.c **** #if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 29


 530:Core/Src/hw_timerserver.c ****         __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
 531:Core/Src/hw_timerserver.c **** #endif
 532:Core/Src/hw_timerserver.c ****         HW_TS_Start(local_current_running_timer_id, aTimerContext[local_current_running_timer_id].C
 533:Core/Src/hw_timerserver.c **** 
 534:Core/Src/hw_timerserver.c ****         /* Disable the write protection for RTC registers */
 535:Core/Src/hw_timerserver.c ****         __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 536:Core/Src/hw_timerserver.c ****         }
 537:Core/Src/hw_timerserver.c ****       else
 538:Core/Src/hw_timerserver.c ****       {
 539:Core/Src/hw_timerserver.c **** #if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
 540:Core/Src/hw_timerserver.c ****         __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
 541:Core/Src/hw_timerserver.c **** #endif
 542:Core/Src/hw_timerserver.c ****         HW_TS_Stop(local_current_running_timer_id);
 543:Core/Src/hw_timerserver.c **** 
 544:Core/Src/hw_timerserver.c ****         /* Disable the write protection for RTC registers */
 545:Core/Src/hw_timerserver.c ****         __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 546:Core/Src/hw_timerserver.c ****         }
 547:Core/Src/hw_timerserver.c **** 
 548:Core/Src/hw_timerserver.c ****       HW_TS_RTC_Int_AppNot(timer_process_id, local_current_running_timer_id, ptimer_callback);
 549:Core/Src/hw_timerserver.c ****     }
 550:Core/Src/hw_timerserver.c ****     else
 551:Core/Src/hw_timerserver.c ****     {
 552:Core/Src/hw_timerserver.c ****       RescheduleTimerList();
 553:Core/Src/hw_timerserver.c **** #if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
 554:Core/Src/hw_timerserver.c ****       __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
 555:Core/Src/hw_timerserver.c **** #endif
 556:Core/Src/hw_timerserver.c ****     }
 557:Core/Src/hw_timerserver.c ****   }
 558:Core/Src/hw_timerserver.c ****   else
 559:Core/Src/hw_timerserver.c ****   {
 560:Core/Src/hw_timerserver.c ****     /**
 561:Core/Src/hw_timerserver.c ****      * We should never end up in this case
 562:Core/Src/hw_timerserver.c ****      * However, if due to any bug in the timer server this is the case, the mistake may not impact 
 563:Core/Src/hw_timerserver.c ****      * We could just clean the interrupt flag and get out from this unexpected interrupt
 564:Core/Src/hw_timerserver.c ****      */
 565:Core/Src/hw_timerserver.c ****     while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == RESET);
 566:Core/Src/hw_timerserver.c **** 
 567:Core/Src/hw_timerserver.c ****     /**
 568:Core/Src/hw_timerserver.c ****      * make sure to clear the flags after checking the WUTWF.
 569:Core/Src/hw_timerserver.c ****      * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
 570:Core/Src/hw_timerserver.c ****      * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
 571:Core/Src/hw_timerserver.c ****      * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in bet
 572:Core/Src/hw_timerserver.c ****      * due to the autoreload feature
 573:Core/Src/hw_timerserver.c ****      */
 574:Core/Src/hw_timerserver.c ****     __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 575:Core/Src/hw_timerserver.c ****     __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 576:Core/Src/hw_timerserver.c **** 
 577:Core/Src/hw_timerserver.c **** #if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
 578:Core/Src/hw_timerserver.c ****     __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
 579:Core/Src/hw_timerserver.c **** #endif
 580:Core/Src/hw_timerserver.c ****   }
 581:Core/Src/hw_timerserver.c **** 
 582:Core/Src/hw_timerserver.c ****   /* Enable the write protection for RTC registers */
 583:Core/Src/hw_timerserver.c ****   __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc );
 584:Core/Src/hw_timerserver.c **** 
 585:Core/Src/hw_timerserver.c ****   return;
 586:Core/Src/hw_timerserver.c **** }
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 30


 587:Core/Src/hw_timerserver.c **** 
 588:Core/Src/hw_timerserver.c **** void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *hrtc)
 589:Core/Src/hw_timerserver.c **** {
 976              		.loc 1 589 1 is_stmt 1 view -0
 977              		.cfi_startproc
 978              		@ args = 0, pretend = 0, frame = 0
 979              		@ frame_needed = 0, uses_anonymous_args = 0
 980              		.loc 1 589 1 is_stmt 0 view .LVU273
 981 0000 10B5     		push	{r4, lr}
 982              	.LCFI11:
 983              		.cfi_def_cfa_offset 8
 984              		.cfi_offset 4, -8
 985              		.cfi_offset 14, -4
 590:Core/Src/hw_timerserver.c ****   uint8_t loop;
 986              		.loc 1 590 3 is_stmt 1 view .LVU274
 591:Core/Src/hw_timerserver.c ****   uint32_t localmaxwakeuptimersetup;
 987              		.loc 1 591 3 view .LVU275
 592:Core/Src/hw_timerserver.c **** 
 593:Core/Src/hw_timerserver.c ****   /**
 594:Core/Src/hw_timerserver.c ****    * Get RTC handler
 595:Core/Src/hw_timerserver.c ****    */
 596:Core/Src/hw_timerserver.c ****   phrtc = hrtc;
 988              		.loc 1 596 3 view .LVU276
 989              		.loc 1 596 9 is_stmt 0 view .LVU277
 990 0002 4C4B     		ldr	r3, .L85
 991 0004 1960     		str	r1, [r3]
 597:Core/Src/hw_timerserver.c **** 
 598:Core/Src/hw_timerserver.c ****  /* Disable the write protection for RTC registers */
 599:Core/Src/hw_timerserver.c ****   __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 992              		.loc 1 599 3 is_stmt 1 view .LVU278
 993              		.loc 1 599 3 view .LVU279
 994 0006 0B68     		ldr	r3, [r1]
 995 0008 CA22     		movs	r2, #202
 996 000a 5A62     		str	r2, [r3, #36]
 997              		.loc 1 599 3 view .LVU280
 998 000c 0B68     		ldr	r3, [r1]
 999 000e 5322     		movs	r2, #83
 1000 0010 5A62     		str	r2, [r3, #36]
 1001              		.loc 1 599 3 view .LVU281
 600:Core/Src/hw_timerserver.c **** 
 601:Core/Src/hw_timerserver.c ****   SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 1002              		.loc 1 601 3 view .LVU282
 1003 0012 494A     		ldr	r2, .L85+4
 1004 0014 9368     		ldr	r3, [r2, #8]
 1005 0016 43F02003 		orr	r3, r3, #32
 1006 001a 9360     		str	r3, [r2, #8]
 602:Core/Src/hw_timerserver.c **** 
 603:Core/Src/hw_timerserver.c ****   /**
 604:Core/Src/hw_timerserver.c ****    * Readout the user config
 605:Core/Src/hw_timerserver.c ****    */
 606:Core/Src/hw_timerserver.c ****   WakeupTimerDivider = (4 - ((uint32_t)(READ_BIT(RTC->CR, RTC_CR_WUCKSEL))));
 1007              		.loc 1 606 3 view .LVU283
 1008              		.loc 1 606 41 is_stmt 0 view .LVU284
 1009 001c 9368     		ldr	r3, [r2, #8]
 1010              		.loc 1 606 30 view .LVU285
 1011 001e 03F00703 		and	r3, r3, #7
 1012              		.loc 1 606 27 view .LVU286
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 31


 1013 0022 C3F10403 		rsb	r3, r3, #4
 1014 0026 D9B2     		uxtb	r1, r3
 1015              	.LVL81:
 1016              		.loc 1 606 22 view .LVU287
 1017 0028 444B     		ldr	r3, .L85+8
 1018 002a 1970     		strb	r1, [r3]
 607:Core/Src/hw_timerserver.c **** 
 608:Core/Src/hw_timerserver.c ****   AsynchPrescalerUserConfig = (uint8_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_A) >> (uint32_t)POSITIO
 1019              		.loc 1 608 3 is_stmt 1 view .LVU288
 1020              		.loc 1 608 41 is_stmt 0 view .LVU289
 1021 002c 1369     		ldr	r3, [r2, #16]
 1022 002e 03F4FE03 		and	r3, r3, #8323072
 1023              	.LVL82:
 1024              	.LBB52:
 1025              	.LBI52:
 1026              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 32


  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 33


  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 34


 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 212:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 35


 213:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 214:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 215:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 216:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 217:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 220:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 222:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 223:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 225:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 226:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 227:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 229:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 230:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 233:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 235:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 239:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 240:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 241:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 245:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 248:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 250:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 252:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 253:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 254:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 255:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 259:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 260:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 262:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 265:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 266:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 267:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 269:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 36


 270:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 274:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 278:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 279:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 283:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 284:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 285:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 287:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 289:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 295:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 296:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 298:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 300:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 302:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 305:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 306:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 307:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 308:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 311:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 312:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 315:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 318:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 319:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 320:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 321:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 322:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 323:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 324:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 326:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 37


 327:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 328:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 329:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 343:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 344:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 345:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 346:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 348:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 350:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 354:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 355:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 359:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 360:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 361:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 362:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 363:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 364:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 365:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 366:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 367:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 368:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 369:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 371:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 373:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 378:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 381:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 38


 384:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 386:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 388:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 389:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 390:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 391:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 393:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 394:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 395:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 396:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 397:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 398:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 399:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 400:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 401:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 402:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 405:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 407:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 410:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 411:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 413:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 414:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 415:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 416:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 417:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 418:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 419:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 420:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 421:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
 422:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 423:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 424:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 426:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 427:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 428:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 429:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 430:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 431:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 433:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 435:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 436:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 437:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 439:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 440:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 39


 441:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 442:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 445:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 446:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 447:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 448:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 449:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 450:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 451:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 452:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 454:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 456:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 457:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 458:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 459:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 460:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 461:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 462:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 464:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 465:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 468:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 469:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 471:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 472:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 473:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 474:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 476:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 477:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 480:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 486:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 491:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 492:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 493:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 40


 498:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 499:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 500:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 501:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 502:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 504:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 506:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 507:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 508:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 509:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 511:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 512:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 513:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 516:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 519:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 520:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 521:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 522:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 523:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 527:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 529:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 530:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 533:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 537:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 538:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 540:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 541:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 544:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 545:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 546:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 548:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 552:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 553:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 554:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 41


 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 557:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 558:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 559:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 560:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 564:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 565:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 568:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 569:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 571:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 572:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 573:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 574:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 575:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 576:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 577:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 578:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 579:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 580:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 582:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 583:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 584:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 585:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 586:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 587:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 588:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 589:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 592:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 593:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 595:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 596:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 597:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 598:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 599:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 600:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 601:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 603:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 604:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 605:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 606:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 608:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 609:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 610:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 611:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 42


 612:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 614:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 615:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 616:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 617:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 618:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 621:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 622:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 623:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 625:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 626:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 627:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 628:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 629:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 630:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 631:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 633:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 634:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 636:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 637:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 638:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 639:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 640:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 641:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 642:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 643:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 644:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 647:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 648:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 649:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 650:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 652:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 654:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 655:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 658:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 661:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 663:Drivers/CMSIS/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 665:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 666:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 667:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 668:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 43


 669:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 671:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 672:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 673:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 675:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 677:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 679:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 680:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 681:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 682:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 683:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 684:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 685:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 686:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 689:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 690:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 693:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 695:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 696:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 698:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 699:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 700:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 702:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 703:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 704:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 705:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 706:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 707:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 708:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 710:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 711:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 712:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 713:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 714:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 715:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 716:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 717:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 721:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 723:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 724:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 44


 726:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 727:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 730:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 731:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 732:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 734:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 735:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 736:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 737:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 738:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 742:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 746:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 749:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 751:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 752:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 753:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 754:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 755:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 757:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 758:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 759:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 760:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 761:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 762:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 763:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 765:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 767:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 768:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 769:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 772:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 774:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 775:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 777:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 778:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 779:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 781:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 782:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 45


 783:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 784:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 785:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 786:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 787:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 788:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 795:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 796:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 797:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 799:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 800:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 802:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 803:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 804:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 805:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 806:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 807:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 808:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 809:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 810:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 811:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 812:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 814:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 815:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 817:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 818:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 819:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 820:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 821:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 825:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 826:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 827:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 828:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 829:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 830:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 831:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 832:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 833:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 834:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 835:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 836:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 838:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 839:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 46


 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 842:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 843:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 845:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 846:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 847:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 848:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 849:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(0U);
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 853:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 854:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 857:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 858:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 860:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 861:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 863:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 864:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 865:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 866:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 867:Drivers/CMSIS/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 868:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 869:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 870:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 871:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 872:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
 873:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 874:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 875:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 877:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 878:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 879:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 882:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 883:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 884:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 885:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 886:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 888:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 889:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 890:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 892:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 894:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 895:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 896:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 47


 897:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 898:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 899:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 900:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 901:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 902:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 903:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 904:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 905:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 906:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 907:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 908:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 909:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 911:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 912:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 913:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 914:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 915:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 916:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 917:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 918:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 919:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 920:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 922:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 924:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 926:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 928:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 930:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 931:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 932:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 933:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 935:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 937:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 939:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 940:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 943:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 945:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 946:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 947:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 948:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 949:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 950:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 952:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 953:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 48


 954:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 956:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 958:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 959:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 960:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 962:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 963:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 964:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 965:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 966:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 967:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 968:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 969:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 970:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 971:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 972:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 973:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 974:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 975:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 976:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 977:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 978:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 979:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 980:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 981:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 982:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 983:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 984:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 985:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 986:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 987:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 988:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 989:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 990:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 991:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 992:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 993:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 994:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 995:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 996:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 997:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 998:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 999:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
1000:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1001:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
1002:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1003:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1004:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
1005:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1006:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
1007:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1008:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
1009:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
1010:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 49


1011:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1012:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1013:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1014:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1015:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
1016:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
1017:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
1018:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
1019:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
1020:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1021:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
1022:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1023:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
1024:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
1025:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
1026:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
1027:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
1028:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
1029:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1030:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1031:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1032:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1033:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
1034:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
1035:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
1036:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
1037:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
1038:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1039:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
1040:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1041:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1042:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1043:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
1044:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
1045:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
1046:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
1047:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1048:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 1027              		.loc 2 1048 31 is_stmt 1 view .LVU290
 1028              	.LBB53:
1049:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1050:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 1029              		.loc 2 1050 3 view .LVU291
1051:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1052:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1053:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1054:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1055:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 1030              		.loc 2 1055 4 view .LVU292
 1031 0032 4FF4FE02 		mov	r2, #8323072
 1032              		.syntax unified
 1033              	@ 1055 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1034 0036 92FAA2F2 		rbit r2, r2
 1035              	@ 0 "" 2
 1036              	.LVL83:
1056:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1057:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 50


1058:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1059:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
1060:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
1061:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
1062:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
1063:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
1064:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
1065:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
1066:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
1067:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1068:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 1037              		.loc 2 1068 3 view .LVU293
 1038              		.loc 2 1068 3 is_stmt 0 view .LVU294
 1039              		.thumb
 1040              		.syntax unified
 1041              	.LBE53:
 1042              	.LBE52:
 1043              	.LBB54:
 1044              	.LBI54:
1069:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1070:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1071:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1072:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1073:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
1074:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
1075:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
1076:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
1077:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1078:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 1045              		.loc 2 1078 30 is_stmt 1 view .LVU295
 1046              	.LBB55:
1079:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1080:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
1081:Drivers/CMSIS/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
1082:Drivers/CMSIS/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
1083:Drivers/CMSIS/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
1084:Drivers/CMSIS/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
1085:Drivers/CMSIS/Include/cmsis_gcc.h ****      is non-zero".
1086:Drivers/CMSIS/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
1087:Drivers/CMSIS/Include/cmsis_gcc.h ****      single CLZ instruction.
1088:Drivers/CMSIS/Include/cmsis_gcc.h ****    */
1089:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (value == 0U)
 1047              		.loc 2 1089 3 view .LVU296
 1048              		.loc 2 1089 6 is_stmt 0 view .LVU297
 1049 003a 002A     		cmp	r2, #0
 1050 003c 3DD0     		beq	.L82
1090:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
1091:Drivers/CMSIS/Include/cmsis_gcc.h ****     return 32U;
1092:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
1093:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 1051              		.loc 2 1093 3 is_stmt 1 view .LVU298
 1052              		.loc 2 1093 10 is_stmt 0 view .LVU299
 1053 003e B2FA82F2 		clz	r2, r2
 1054              	.LVL84:
 1055              	.L75:
 1056              		.loc 2 1093 10 view .LVU300
 1057              	.LBE55:
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 51


 1058              	.LBE54:
 1059              		.loc 1 608 80 view .LVU301
 1060 0042 D340     		lsrs	r3, r3, r2
 1061              		.loc 1 608 31 view .LVU302
 1062 0044 DBB2     		uxtb	r3, r3
 1063              		.loc 1 608 126 view .LVU303
 1064 0046 0133     		adds	r3, r3, #1
 1065 0048 DAB2     		uxtb	r2, r3
 1066              		.loc 1 608 29 view .LVU304
 1067 004a 3D4B     		ldr	r3, .L85+12
 1068 004c 1A70     		strb	r2, [r3]
 609:Core/Src/hw_timerserver.c **** 
 610:Core/Src/hw_timerserver.c ****   SynchPrescalerUserConfig = (uint16_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_S)) + 1;
 1069              		.loc 1 610 3 is_stmt 1 view .LVU305
 1070              		.loc 1 610 41 is_stmt 0 view .LVU306
 1071 004e 3A4B     		ldr	r3, .L85+4
 1072 0050 1B69     		ldr	r3, [r3, #16]
 1073              		.loc 1 610 30 view .LVU307
 1074 0052 C3F30E03 		ubfx	r3, r3, #0, #15
 1075              		.loc 1 610 81 view .LVU308
 1076 0056 0133     		adds	r3, r3, #1
 1077              		.loc 1 610 28 view .LVU309
 1078 0058 3A4C     		ldr	r4, .L85+16
 1079 005a 2380     		strh	r3, [r4]	@ movhi
 611:Core/Src/hw_timerserver.c **** 
 612:Core/Src/hw_timerserver.c ****   /**
 613:Core/Src/hw_timerserver.c ****    *  Margin is taken to avoid wrong calculation when the wrap around is there and some
 614:Core/Src/hw_timerserver.c ****    *  application interrupts may have delayed the reading
 615:Core/Src/hw_timerserver.c ****    */
 616:Core/Src/hw_timerserver.c ****   localmaxwakeuptimersetup = ((((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) - CFG_HW_
 1080              		.loc 1 616 3 is_stmt 1 view .LVU310
 1081              		.loc 1 616 59 is_stmt 0 view .LVU311
 1082 005c 013B     		subs	r3, r3, #1
 1083              		.loc 1 616 63 view .LVU312
 1084 005e 03FB02F3 		mul	r3, r3, r2
 1085              		.loc 1 616 91 view .LVU313
 1086 0062 A3F5A073 		sub	r3, r3, #320
 1087              		.loc 1 616 28 view .LVU314
 1088 0066 CB40     		lsrs	r3, r3, r1
 1089              	.LVL85:
 617:Core/Src/hw_timerserver.c **** 
 618:Core/Src/hw_timerserver.c ****   if(localmaxwakeuptimersetup >= 0xFFFF)
 1090              		.loc 1 618 3 is_stmt 1 view .LVU315
 1091              		.loc 1 618 5 is_stmt 0 view .LVU316
 1092 0068 4FF6FE72 		movw	r2, #65534
 1093 006c 9342     		cmp	r3, r2
 1094 006e 26D9     		bls	.L76
 619:Core/Src/hw_timerserver.c ****   {
 620:Core/Src/hw_timerserver.c ****     MaxWakeupTimerSetup = 0xFFFF;
 1095              		.loc 1 620 5 is_stmt 1 view .LVU317
 1096              		.loc 1 620 25 is_stmt 0 view .LVU318
 1097 0070 354B     		ldr	r3, .L85+20
 1098              	.LVL86:
 1099              		.loc 1 620 25 view .LVU319
 1100 0072 4FF6FF72 		movw	r2, #65535
 1101 0076 1A80     		strh	r2, [r3]	@ movhi
 1102              	.L77:
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 52


 621:Core/Src/hw_timerserver.c ****   }
 622:Core/Src/hw_timerserver.c ****   else
 623:Core/Src/hw_timerserver.c ****   {
 624:Core/Src/hw_timerserver.c ****     MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup;
 625:Core/Src/hw_timerserver.c ****   }
 626:Core/Src/hw_timerserver.c **** 
 627:Core/Src/hw_timerserver.c ****   /**
 628:Core/Src/hw_timerserver.c ****    * Configure EXTI module
 629:Core/Src/hw_timerserver.c ****    */
 630:Core/Src/hw_timerserver.c ****   LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 1103              		.loc 1 630 3 is_stmt 1 view .LVU320
 1104              	.LVL87:
 1105              	.LBB57:
 1106              	.LBI57:
 1107              		.file 3 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h"
   1:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
   2:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   ******************************************************************************
   3:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @file    stm32wbxx_ll_exti.h
   4:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @author  MCD Application Team
   5:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief   Header file of EXTI LL module.
   6:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   ******************************************************************************
   7:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @attention
   8:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *
   9:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * Copyright (c) 2019 STMicroelectronics.
  10:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * All rights reserved.
  11:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *
  12:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * in the root directory of this software component.
  14:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *
  16:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   ******************************************************************************
  17:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
  18:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
  19:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  20:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #ifndef STM32WBxx_LL_EXTI_H
  21:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define STM32WBxx_LL_EXTI_H
  22:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
  23:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #ifdef __cplusplus
  24:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** extern "C" {
  25:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif
  26:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
  27:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /* Includes ------------------------------------------------------------------*/
  28:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #include "stm32wbxx.h"
  29:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
  30:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /** @addtogroup STM32WBxx_LL_Driver
  31:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @{
  32:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
  33:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
  34:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined (EXTI)
  35:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
  36:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /** @defgroup EXTI_LL EXTI
  37:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @{
  38:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
  39:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
  40:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /* Private types -------------------------------------------------------------*/
  41:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /* Private variables ---------------------------------------------------------*/
  42:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /* Private constants ---------------------------------------------------------*/
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 53


  43:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /* Private Macros ------------------------------------------------------------*/
  44:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined(USE_FULL_LL_DRIVER)
  45:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /** @defgroup EXTI_LL_Private_Macros EXTI Private Macros
  46:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @{
  47:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
  48:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
  49:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @}
  50:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
  51:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif /*USE_FULL_LL_DRIVER*/
  52:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /* Exported types ------------------------------------------------------------*/
  53:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined(USE_FULL_LL_DRIVER)
  54:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /** @defgroup EXTI_LL_ES_INIT EXTI Exported Init structure
  55:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @{
  56:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
  57:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** typedef struct
  58:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
  59:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
  60:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   uint32_t Line_0_31;           /*!< Specifies the EXTI lines to be enabled or disabled for Lines i
  61:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                      This parameter can be any combination of @ref EXTI_LL_EC_LINE 
  62:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
  63:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   uint32_t Line_32_63;          /*!< Specifies the EXTI lines to be enabled or disabled for Lines i
  64:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                      This parameter can be any combination of @ref EXTI_LL_EC_LINE 
  65:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
  66:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   FunctionalState LineCommand;  /*!< Specifies the new state of the selected EXTI lines.
  67:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                      This parameter can be set either to ENABLE or DISABLE */
  68:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
  69:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   uint8_t Mode;                 /*!< Specifies the mode for the EXTI lines.
  70:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                      This parameter can be a value of @ref EXTI_LL_EC_MODE. */
  71:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
  72:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   uint8_t Trigger;              /*!< Specifies the trigger signal active edge for the EXTI lines.
  73:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                      This parameter can be a value of @ref EXTI_LL_EC_TRIGGER. */
  74:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** } LL_EXTI_InitTypeDef;
  75:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
  76:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
  77:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @}
  78:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
  79:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif /*USE_FULL_LL_DRIVER*/
  80:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
  81:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /* Exported constants --------------------------------------------------------*/
  82:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /** @defgroup EXTI_LL_Exported_Constants EXTI Exported Constants
  83:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @{
  84:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
  85:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
  86:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /** @defgroup EXTI_LL_EC_LINE LINE
  87:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @{
  88:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
  89:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_0                 EXTI_IMR1_IM0           /*!< Extended line 0 */
  90:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_1                 EXTI_IMR1_IM1           /*!< Extended line 1 */
  91:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_2                 EXTI_IMR1_IM2           /*!< Extended line 2 */
  92:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_3                 EXTI_IMR1_IM3           /*!< Extended line 3 */
  93:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_4                 EXTI_IMR1_IM4           /*!< Extended line 4 */
  94:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_5                 EXTI_IMR1_IM5           /*!< Extended line 5 */
  95:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_6                 EXTI_IMR1_IM6           /*!< Extended line 6 */
  96:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_7                 EXTI_IMR1_IM7           /*!< Extended line 7 */
  97:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_8                 EXTI_IMR1_IM8           /*!< Extended line 8 */
  98:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_9                 EXTI_IMR1_IM9           /*!< Extended line 9 */
  99:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_10                EXTI_IMR1_IM10          /*!< Extended line 10 */
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 54


 100:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_11                EXTI_IMR1_IM11          /*!< Extended line 11 */
 101:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_12                EXTI_IMR1_IM12          /*!< Extended line 12 */
 102:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_13                EXTI_IMR1_IM13          /*!< Extended line 13 */
 103:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_14                EXTI_IMR1_IM14          /*!< Extended line 14 */
 104:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_15                EXTI_IMR1_IM15          /*!< Extended line 15 */
 105:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_16                EXTI_IMR1_IM16          /*!< Extended line 16 */
 106:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_17                EXTI_IMR1_IM17          /*!< Extended line 17 */
 107:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_18                EXTI_IMR1_IM18          /*!< Extended line 18 */
 108:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_19                EXTI_IMR1_IM19          /*!< Extended line 19 */
 109:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined (STM32WB55xx) || defined (STM32WB5Mxx) || defined (STM32WB35xx) || defined (STM32WB15xx
 110:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_20                EXTI_IMR1_IM20          /*!< Extended line 20 */
 111:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif
 112:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined (STM32WB55xx) || defined (STM32WB5Mxx) || defined (STM32WB35xx)
 113:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_21                EXTI_IMR1_IM21          /*!< Extended line 21 */
 114:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif
 115:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_22                EXTI_IMR1_IM22          /*!< Extended line 22 */
 116:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined (STM32WB55xx) || defined (STM32WB5Mxx) || defined (STM32WB35xx)
 117:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_23                EXTI_IMR1_IM23          /*!< Extended line 23 */
 118:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif
 119:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_24                EXTI_IMR1_IM24          /*!< Extended line 24 */
 120:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined (STM32WB55xx) || defined (STM32WB5Mxx) || defined (STM32WB35xx) || defined (STM32WB15xx
 121:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_25                EXTI_IMR1_IM25          /*!< Extended line 25 */
 122:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif
 123:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined (STM32WB55xx) || defined (STM32WB5Mxx) || defined (STM32WB35xx)
 124:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_28                EXTI_IMR1_IM28          /*!< Extended line 28 */
 125:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif
 126:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_29                EXTI_IMR1_IM29          /*!< Extended line 29 */
 127:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_30                EXTI_IMR1_IM30          /*!< Extended line 30 */
 128:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined (STM32WB55xx) || defined (STM32WB5Mxx) || defined (STM32WB35xx) || defined (STM32WB15xx
 129:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_31                EXTI_IMR1_IM31          /*!< Extended line 31 */
 130:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif
 131:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 132:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined (STM32WB55xx) || defined (STM32WB5Mxx) || defined (STM32WB35xx)
 133:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_ALL_0_31          (LL_EXTI_LINE_0 | LL_EXTI_LINE_1 | LL_EXTI_LINE_2 | \
 134:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_3 | LL_EXTI_LINE_4 | LL_EXTI_LINE_5 | \
 135:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_6 | LL_EXTI_LINE_7 | LL_EXTI_LINE_8 | \
 136:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_9 | LL_EXTI_LINE_10 | LL_EXTI_LINE_11 | \
 137:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_12 | LL_EXTI_LINE_13 | LL_EXTI_LINE_14 | \
 138:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_15 | LL_EXTI_LINE_16 | LL_EXTI_LINE_17 | \
 139:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_18 | LL_EXTI_LINE_19 | LL_EXTI_LINE_20 | \
 140:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_21 | LL_EXTI_LINE_22 | LL_EXTI_LINE_23 | \
 141:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_24 | LL_EXTI_LINE_25 | LL_EXTI_LINE_28 | \
 142:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_29 | LL_EXTI_LINE_30 | LL_EXTI_LINE_31) /*!< A
 143:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #elif defined (STM32WB15xx)
 144:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_ALL_0_31          (LL_EXTI_LINE_0 | LL_EXTI_LINE_1 | LL_EXTI_LINE_2 | \
 145:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_3 | LL_EXTI_LINE_4 | LL_EXTI_LINE_5 | \
 146:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_6 | LL_EXTI_LINE_7 | LL_EXTI_LINE_8 | \
 147:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_9 | LL_EXTI_LINE_10 | LL_EXTI_LINE_11 | \
 148:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_12 | LL_EXTI_LINE_13 | LL_EXTI_LINE_14 | \
 149:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_15 | LL_EXTI_LINE_16 | LL_EXTI_LINE_17 | \
 150:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_18 | LL_EXTI_LINE_19 | LL_EXTI_LINE_20 | \
 151:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_22 | LL_EXTI_LINE_24 | LL_EXTI_LINE_25 | \
 152:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_29 | LL_EXTI_LINE_30 | LL_EXTI_LINE_31) /*!< A
 153:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #else
 154:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_ALL_0_31          (LL_EXTI_LINE_0 | LL_EXTI_LINE_1 | LL_EXTI_LINE_2 | \
 155:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_3 | LL_EXTI_LINE_4 | LL_EXTI_LINE_5 | \
 156:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_6 | LL_EXTI_LINE_7 | LL_EXTI_LINE_8 | \
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 55


 157:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_9 | LL_EXTI_LINE_10 | LL_EXTI_LINE_11 | \
 158:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_12 | LL_EXTI_LINE_13 | LL_EXTI_LINE_14 | \
 159:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_15 | LL_EXTI_LINE_16 | LL_EXTI_LINE_17 | \
 160:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_18 | LL_EXTI_LINE_19 | LL_EXTI_LINE_22 | \
 161:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_24 | LL_EXTI_LINE_29 | LL_EXTI_LINE_30) /*!< A
 162:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif
 163:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 164:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_33                EXTI_IMR2_IM33          /*!< Extended line 33 */
 165:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_36                EXTI_IMR2_IM36          /*!< Extended line 36 */
 166:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_37                EXTI_IMR2_IM37          /*!< Extended line 37 */
 167:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_38                EXTI_IMR2_IM38          /*!< Extended line 38 */
 168:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_39                EXTI_IMR2_IM39          /*!< Extended line 39 */
 169:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_40                EXTI_IMR2_IM40          /*!< Extended line 40 */
 170:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_41                EXTI_IMR2_IM41          /*!< Extended line 41 */
 171:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_42                EXTI_IMR2_IM42          /*!< Extended line 42 */
 172:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined (STM32WB55xx) || defined (STM32WB5Mxx)
 173:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_43                EXTI_IMR2_IM43          /*!< Extended line 43 */
 174:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif
 175:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_44                EXTI_IMR2_IM44          /*!< Extended line 44 */
 176:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_45                EXTI_IMR2_IM45          /*!< Extended line 45 */
 177:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined (STM32WB55xx) || defined (STM32WB5Mxx) || defined (STM32WB50xx) || defined (STM32WB35xx
 178:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_46                EXTI_IMR2_IM46          /*!< Extended line 46 */
 179:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif
 180:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_48                EXTI_IMR2_IM48          /*!< Extended line 48 */
 181:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 182:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined (STM32WB55xx) || defined (STM32WB5Mxx)
 183:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_ALL_32_63         (LL_EXTI_LINE_33 | LL_EXTI_LINE_36 | LL_EXTI_LINE_37 | \
 184:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_38 | LL_EXTI_LINE_39 | LL_EXTI_LINE_40 | \
 185:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_41 | LL_EXTI_LINE_42 | LL_EXTI_LINE_43 | \
 186:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_44 | LL_EXTI_LINE_45 | LL_EXTI_LINE_46 | \
 187:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_48)                    /*!< All Extended line 
 188:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #elif defined (STM32WB50xx) || defined (STM32WB35xx) || defined (STM32WB30xx)
 189:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_ALL_32_63         (LL_EXTI_LINE_33 | LL_EXTI_LINE_36 | LL_EXTI_LINE_37 | \
 190:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_38 | LL_EXTI_LINE_39 | LL_EXTI_LINE_40 | \
 191:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_41 | LL_EXTI_LINE_42 | LL_EXTI_LINE_44 | \
 192:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_45 | LL_EXTI_LINE_46 | LL_EXTI_LINE_48)  /*!< 
 193:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #else
 194:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_ALL_32_63         (LL_EXTI_LINE_33 | LL_EXTI_LINE_36 | LL_EXTI_LINE_37 | \
 195:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_38 | LL_EXTI_LINE_39 | LL_EXTI_LINE_40 | \
 196:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_41 | LL_EXTI_LINE_42 | LL_EXTI_LINE_44 | \
 197:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****                                         LL_EXTI_LINE_45 | LL_EXTI_LINE_48)  /*!< All Extended line 
 198:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif
 199:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 200:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 201:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_ALL               (0xFFFFFFFFU)  /*!< All Extended line */
 202:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 203:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined(USE_FULL_LL_DRIVER)
 204:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_LINE_NONE              (0x00000000U)  /*!< None Extended line */
 205:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif /*USE_FULL_LL_DRIVER*/
 206:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 207:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 208:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @}
 209:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 210:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #if defined(USE_FULL_LL_DRIVER)
 211:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 212:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /** @defgroup EXTI_LL_EC_MODE Mode
 213:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @{
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 56


 214:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 215:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_MODE_IT                 ((uint8_t)0x00U) /*!< Interrupt Mode */
 216:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_MODE_EVENT              ((uint8_t)0x01U) /*!< Event Mode */
 217:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_MODE_IT_EVENT           ((uint8_t)0x02U) /*!< Interrupt & Event Mode */
 218:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 219:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @}
 220:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 221:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 222:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /** @defgroup EXTI_LL_EC_TRIGGER Edge Trigger
 223:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @{
 224:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 225:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_TRIGGER_NONE            ((uint8_t)0x00U) /*!< No Trigger Mode */
 226:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_TRIGGER_RISING          ((uint8_t)0x01U) /*!< Trigger Rising Mode */
 227:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_TRIGGER_FALLING         ((uint8_t)0x02U) /*!< Trigger Falling Mode */
 228:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_TRIGGER_RISING_FALLING  ((uint8_t)0x03U) /*!< Trigger Rising & Falling Mode */
 229:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 230:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 231:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @}
 232:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 233:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 234:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 235:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #endif /*USE_FULL_LL_DRIVER*/
 236:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 237:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 238:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 239:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @}
 240:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 241:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 242:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /* Exported macro ------------------------------------------------------------*/
 243:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /** @defgroup EXTI_LL_Exported_Macros EXTI Exported Macros
 244:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @{
 245:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 246:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 247:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /** @defgroup EXTI_LL_EM_WRITE_READ Common Write and read registers Macros
 248:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @{
 249:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 250:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 251:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 252:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Write a value in EXTI register
 253:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  __REG__ Register to be written
 254:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  __VALUE__ Value to be written in the register
 255:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval None
 256:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 257:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_WriteReg(__REG__, __VALUE__) WRITE_REG(EXTI->__REG__, (__VALUE__))
 258:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 259:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 260:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Read a value in EXTI register
 261:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  __REG__ Register to be read
 262:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval Register value
 263:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 264:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** #define LL_EXTI_ReadReg(__REG__) READ_REG(EXTI->__REG__)
 265:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 266:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @}
 267:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 268:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 269:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 270:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 57


 271:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @}
 272:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 273:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 274:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 275:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 276:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /* Exported functions --------------------------------------------------------*/
 277:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /** @defgroup EXTI_LL_Exported_Functions EXTI Exported Functions
 278:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****  * @{
 279:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****  */
 280:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /** @defgroup EXTI_LL_EF_IT_Management IT_Management
 281:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @{
 282:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 283:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 284:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 285:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Enable ExtiLine Interrupt request for Lines in range 0 to 31
 286:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll IMR1         IMx           LL_EXTI_EnableIT_0_31
 287:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 288:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 289:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 290:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 291:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 292:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 293:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 294:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 295:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 296:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 297:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 298:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 299:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 300:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 301:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 302:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 303:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 304:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 305:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 306:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 307:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 308:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20 (*)
 309:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21 (*)
 310:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 311:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_23 (*)
 312:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_24
 313:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_25 (*)
 314:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_28 (*)
 315:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 316:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 317:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31 (*)
 318:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_0_31
 319:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
 320:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval None
 321:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 322:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
 323:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 324:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   SET_BIT(EXTI->IMR1, ExtiLine);
 325:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 326:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 327:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 58


 328:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Enable ExtiLine Interrupt request for Lines in range 0 to 31 for cpu2
 329:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll C2IMR1         IMx           LL_C2_EXTI_EnableIT_0_31
 330:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 331:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 332:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 333:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 334:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 335:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 336:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 337:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 338:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 339:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 340:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 341:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 342:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 343:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 344:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 345:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 346:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 347:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 348:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 349:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 350:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 351:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20 (*)
 352:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21 (*)
 353:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 354:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_23 (*)
 355:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_24
 356:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_25 (*)
 357:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_28 (*)
 358:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 359:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 360:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31 (*)
 361:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_0_31
 362:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
 363:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval None
 364:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 365:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE void LL_C2_EXTI_EnableIT_0_31(uint32_t ExtiLine)
 366:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 367:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   SET_BIT(EXTI->C2IMR1, ExtiLine);
 368:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 369:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 370:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 371:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Enable ExtiLine Interrupt request for Lines in range 32 to 63
 372:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll IMR2         IMx           LL_EXTI_EnableIT_32_63
 373:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 374:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_33
 375:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_36
 376:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_37
 377:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_38
 378:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_39
 379:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_40
 380:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_41
 381:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_42
 382:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_43 (*)
 383:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_44
 384:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_45
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 59


 385:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_46 (*)
 386:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_48
 387:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_32_63
 388:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
 389:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval None
 390:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 391:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
 392:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 393:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   SET_BIT(EXTI->IMR2, ExtiLine);
 394:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 395:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 396:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 397:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Enable ExtiLine Interrupt request for Lines in range 32 to 63 for cpu2
 398:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll C2IMR2         IMx           LL_C2_EXTI_EnableIT_32_63
 399:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 400:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_33
 401:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_36
 402:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_37
 403:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_38
 404:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_39
 405:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_40
 406:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_41
 407:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_42
 408:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_43 (*)
 409:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_44
 410:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_45
 411:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_46 (*)
 412:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_48
 413:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_32_63
 414:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
 415:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval None
 416:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 417:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE void LL_C2_EXTI_EnableIT_32_63(uint32_t ExtiLine)
 418:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 419:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   SET_BIT(EXTI->C2IMR2, ExtiLine);
 420:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 421:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 422:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 423:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Disable ExtiLine Interrupt request for Lines in range 0 to 31
 424:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll IMR1         IMx           LL_EXTI_DisableIT_0_31
 425:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 426:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 427:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 428:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 429:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 430:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 431:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 432:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 433:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 434:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 435:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 436:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 437:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 438:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 439:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 440:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 441:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 60


 442:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 443:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 444:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 445:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 446:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20 (*)
 447:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21 (*)
 448:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 449:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_23 (*)
 450:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_24
 451:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_25 (*)
 452:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_28 (*)
 453:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 454:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 455:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31 (*)
 456:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_0_31
 457:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
 458:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval None
 459:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 460:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
 461:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 462:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   CLEAR_BIT(EXTI->IMR1, ExtiLine);
 463:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 464:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 465:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 466:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Disable ExtiLine Interrupt request for Lines in range 0 to 31 for cpu2
 467:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll C2IMR1         IMx           LL_C2_EXTI_DisableIT_0_31
 468:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 469:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 470:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 471:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 472:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 473:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 474:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 475:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 476:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 477:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 478:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 479:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 480:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 481:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 482:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 483:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 484:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 485:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 486:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 487:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 488:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 489:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20 (*)
 490:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21 (*)
 491:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 492:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_23 (*)
 493:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_24
 494:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_25 (*)
 495:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_28 (*)
 496:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 497:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 498:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31 (*)
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 61


 499:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_0_31
 500:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
 501:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval None
 502:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 503:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE void LL_C2_EXTI_DisableIT_0_31(uint32_t ExtiLine)
 504:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 505:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   CLEAR_BIT(EXTI->C2IMR1, ExtiLine);
 506:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 507:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 508:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 509:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Disable ExtiLine Interrupt request for Lines in range 32 to 63
 510:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll IMR2         IMx           LL_EXTI_DisableIT_32_63
 511:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 512:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_33
 513:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_36
 514:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_37
 515:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_38
 516:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_39
 517:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_40
 518:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_41
 519:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_42
 520:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_43 (*)
 521:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_44
 522:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_45
 523:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_46 (*)
 524:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_48
 525:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_32_63
 526:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
 527:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval None
 528:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 529:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_DisableIT_32_63(uint32_t ExtiLine)
 530:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 531:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   CLEAR_BIT(EXTI->IMR2, ExtiLine);
 532:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 533:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 534:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 535:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Disable ExtiLine Interrupt request for Lines in range 32 to 63 for cpu2
 536:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll C2IMR2         IMx           LL_C2_EXTI_DisableIT_32_63
 537:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 538:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_33
 539:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_36
 540:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_37
 541:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_38
 542:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_39
 543:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_40
 544:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_41
 545:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_42
 546:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_43 (*)
 547:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_44
 548:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_45
 549:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_46 (*)
 550:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_48
 551:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_32_63
 552:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
 553:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval None
 554:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 555:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE void LL_C2_EXTI_DisableIT_32_63(uint32_t ExtiLine)
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 62


 556:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 557:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   CLEAR_BIT(EXTI->C2IMR2, ExtiLine);
 558:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 559:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 560:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 561:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Indicate if ExtiLine Interrupt request is enabled for Lines in range 0 to 31
 562:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll IMR1         IMx           LL_EXTI_IsEnabledIT_0_31
 563:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 564:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 565:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 566:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 567:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 568:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 569:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 570:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 571:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 572:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 573:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 574:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 575:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 576:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 577:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 578:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 579:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 580:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 581:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 582:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 583:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 584:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20 (*)
 585:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21 (*)
 586:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 587:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_23 (*)
 588:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_24
 589:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_25 (*)
 590:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_28 (*)
 591:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 592:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 593:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31 (*)
 594:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_0_31
 595:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
 596:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval State of bit (1 or 0).
 597:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 598:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE uint32_t LL_EXTI_IsEnabledIT_0_31(uint32_t ExtiLine)
 599:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 600:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   return ((READ_BIT(EXTI->IMR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 601:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 602:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 603:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 604:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Indicate if ExtiLine Interrupt request is enabled for Lines in range 0 to 31 for cpu2
 605:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll C2IMR1         IMx           LL_C2_EXTI_IsEnabledIT_0_31
 606:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 607:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 608:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 609:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 610:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 611:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 612:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 63


 613:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 614:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 615:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 616:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 617:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 618:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 619:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 620:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 621:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 622:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 623:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 624:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 625:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 626:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 627:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20 (*)
 628:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21 (*)
 629:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 630:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_23 (*)
 631:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_24
 632:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_25 (*)
 633:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_28 (*)
 634:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_29
 635:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_30
 636:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31 (*)
 637:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_0_31
 638:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
 639:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval State of bit (1 or 0).
 640:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 641:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE uint32_t LL_C2_EXTI_IsEnabledIT_0_31(uint32_t ExtiLine)
 642:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 643:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   return ((READ_BIT(EXTI->C2IMR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 644:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 645:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 646:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 647:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Indicate if ExtiLine Interrupt request is enabled for Lines in range 32 to 63
 648:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll IMR2         IMx           LL_EXTI_IsEnabledIT_32_63
 649:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 650:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_33
 651:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_36
 652:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_37
 653:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_38
 654:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_39
 655:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_40
 656:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_41
 657:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_42
 658:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_43 (*)
 659:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_44
 660:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_45
 661:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_46 (*)
 662:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_48
 663:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_32_63
 664:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
 665:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval State of bit (1 or 0).
 666:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 667:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE uint32_t LL_EXTI_IsEnabledIT_32_63(uint32_t ExtiLine)
 668:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 669:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   return ((READ_BIT(EXTI->IMR2, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 64


 670:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 671:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 672:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 673:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Indicate if ExtiLine Interrupt request is enabled for Lines in range 32 to 63 for cpu2
 674:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll C2IMR2         IMx           LL_C2_EXTI_IsEnabledIT_32_63
 675:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 676:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_33
 677:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_36
 678:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_37
 679:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_38
 680:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_39
 681:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_40
 682:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_41
 683:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_42
 684:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_43 (*)
 685:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_44
 686:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_45
 687:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_46 (*)
 688:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_48
 689:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_32_63
 690:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
 691:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval State of bit (1 or 0).
 692:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 693:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE uint32_t LL_C2_EXTI_IsEnabledIT_32_63(uint32_t ExtiLine)
 694:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 695:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   return ((READ_BIT(EXTI->C2IMR2, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 696:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 697:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 698:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 699:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @}
 700:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 701:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 702:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /** @defgroup EXTI_LL_EF_Event_Management Event_Management
 703:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @{
 704:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 705:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 706:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 707:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Enable ExtiLine Event request for Lines in range 0 to 31
 708:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll EMR1         EMx           LL_EXTI_EnableEvent_0_31
 709:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 710:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 711:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 712:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 713:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 714:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 715:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 716:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 717:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 718:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 719:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 720:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 721:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 722:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 723:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 724:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 725:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 726:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 65


 727:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 728:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 729:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20 (*)
 730:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21 (*)
 731:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
 732:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval None
 733:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 734:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
 735:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 736:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   SET_BIT(EXTI->EMR1, ExtiLine);
 737:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 738:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 739:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 740:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Enable ExtiLine Event request for Lines in range 0 to 31 for cpu2
 741:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll C2EMR1         EMx           LL_C2_EXTI_EnableEvent_0_31
 742:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 743:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 744:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 745:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 746:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 747:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 748:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 749:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 750:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 751:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 752:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 753:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 754:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 755:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 756:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 757:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 758:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 759:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 760:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 761:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 762:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20 (*)
 763:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21 (*)
 764:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
 765:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval None
 766:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 767:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE void LL_C2_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
 768:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 769:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   SET_BIT(EXTI->C2EMR1, ExtiLine);
 770:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 771:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 772:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 773:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Enable ExtiLine Event request for Lines in range 32 to 63
 774:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll EMR2         EMx           LL_EXTI_EnableEvent_32_63
 775:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 776:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_40
 777:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_41
 778:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval None
 779:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 780:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_EnableEvent_32_63(uint32_t ExtiLine)
 781:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 782:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   SET_BIT(EXTI->EMR2, ExtiLine);
 783:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 66


 784:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 785:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 786:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Enable ExtiLine Event request for Lines in range 32 to 63 for cpu2
 787:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll C2EMR2         EMx           LL_C2_EXTI_EnableEvent_32_63
 788:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 789:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_40
 790:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_41
 791:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval None
 792:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 793:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE void LL_C2_EXTI_EnableEvent_32_63(uint32_t ExtiLine)
 794:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 795:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   SET_BIT(EXTI->C2EMR2, ExtiLine);
 796:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 797:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 798:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 799:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Disable ExtiLine Event request for Lines in range 0 to 31
 800:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll EMR1         EMx           LL_EXTI_DisableEvent_0_31
 801:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 802:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 803:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 804:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 805:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 806:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 807:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 808:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 809:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 810:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 811:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 812:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 813:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 814:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 815:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 816:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 817:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 818:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 819:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 820:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 821:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20 (*)
 822:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21 (*)
 823:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval None
 824:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 825:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
 826:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 827:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   CLEAR_BIT(EXTI->EMR1, ExtiLine);
 828:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 829:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 830:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 831:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Disable ExtiLine Event request for Lines in range 0 to 31 for cpu2
 832:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll C2EMR1         EMx           LL_C2_EXTI_DisableEvent_0_31
 833:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 834:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 835:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 836:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 837:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 838:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 839:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 840:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 67


 841:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 842:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 843:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 844:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 845:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 846:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 847:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 848:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 849:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 850:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 851:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 852:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 853:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20 (*)
 854:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21 (*)
 855:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
 856:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval None
 857:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 858:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE void LL_C2_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
 859:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 860:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   CLEAR_BIT(EXTI->C2EMR1, ExtiLine);
 861:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 862:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 863:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 864:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Disable ExtiLine Event request for Lines in range 32 to 63
 865:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll EMR2         EMx           LL_EXTI_DisableEvent_32_63
 866:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 867:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_40
 868:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_41
 869:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
 870:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval None
 871:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 872:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_DisableEvent_32_63(uint32_t ExtiLine)
 873:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 874:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   CLEAR_BIT(EXTI->EMR2, ExtiLine);
 875:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 876:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 877:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 878:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Disable ExtiLine Event request for Lines in range 32 to 63 for cpu2
 879:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll C2EMR2         EMx           LL_C2_EXTI_DisableEvent_32_63
 880:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 881:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_40
 882:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_41
 883:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval None
 884:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 885:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE void LL_C2_EXTI_DisableEvent_32_63(uint32_t ExtiLine)
 886:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 887:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   CLEAR_BIT(EXTI->C2EMR2, ExtiLine);
 888:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 889:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 890:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 891:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Indicate if ExtiLine Event request is enabled for Lines in range 0 to 31
 892:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll EMR1         EMx           LL_EXTI_IsEnabledEvent_0_31
 893:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 894:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 895:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 896:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 897:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 68


 898:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 899:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 900:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 901:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 902:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 903:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 904:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 905:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 906:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 907:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 908:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 909:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 910:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 911:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 912:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 913:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20 (*)
 914:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21 (*)
 915:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
 916:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 917:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval State of bit (1 or 0).
 918:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 919:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE uint32_t LL_EXTI_IsEnabledEvent_0_31(uint32_t ExtiLine)
 920:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 921:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   return ((READ_BIT(EXTI->EMR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 922:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 923:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 924:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 925:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Indicate if ExtiLine Event request is enabled for Lines in range 0 to 31 for cpu2
 926:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll C2EMR1         EMx           LL_C2_EXTI_IsEnabledEvent_0_31
 927:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 928:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 929:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 930:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 931:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 932:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 933:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 934:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 935:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 936:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 937:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 938:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 939:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 940:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 941:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 942:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 943:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 944:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 945:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 946:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
 947:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20 (*)
 948:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21 (*)
 949:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
 950:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 951:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval State of bit (1 or 0).
 952:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 953:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE uint32_t LL_C2_EXTI_IsEnabledEvent_0_31(uint32_t ExtiLine)
 954:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 69


 955:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   return ((READ_BIT(EXTI->C2EMR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 956:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 957:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 958:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 959:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Indicate if ExtiLine Event request is enabled for Lines in range 32 to 63
 960:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll EMR2         EMx           LL_EXTI_IsEnabledEvent_32_63
 961:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 962:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_40
 963:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_41
 964:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval State of bit (1 or 0).
 965:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 966:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE uint32_t LL_EXTI_IsEnabledEvent_32_63(uint32_t ExtiLine)
 967:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 968:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   return ((READ_BIT(EXTI->EMR2, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 969:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 970:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 971:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 972:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Indicate if ExtiLine Event request is enabled for Lines in range 32 to 63 for cpu2
 973:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll EMR2         EMx           LL_C2_EXTI_IsEnabledEvent_32_63
 974:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
 975:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_40
 976:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_41
 977:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval State of bit (1 or 0).
 978:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 979:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE uint32_t LL_C2_EXTI_IsEnabledEvent_32_63(uint32_t ExtiLine)
 980:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 981:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   return ((READ_BIT(EXTI->C2EMR2, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 982:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 983:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 984:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 985:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @}
 986:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 987:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 988:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /** @defgroup EXTI_LL_EF_Rising_Trigger_Management Rising_Trigger_Management
 989:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @{
 990:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
 991:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** 
 992:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** /**
 993:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @brief  Enable ExtiLine Rising Edge Trigger for Lines in range 0 to 31
 994:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @note The configurable wakeup lines are edge-triggered. No glitch must be
 995:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *       generated on these lines. If a rising edge on a configurable interrupt
 996:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *       line occurs during a write operation in the EXTI_RTSR register, the
 997:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *       pending bit is not set.
 998:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *       Rising and falling edge triggers can be set for
 999:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *       the same interrupt line. In this case, both generate a trigger
1000:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *       condition.
1001:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @rmtoll RTSR1        RTx           LL_EXTI_EnableRisingTrig_0_31
1002:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @param  ExtiLine This parameter can be a combination of the following values:
1003:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
1004:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
1005:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
1006:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
1007:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
1008:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
1009:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
1010:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
1011:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 70


1012:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
1013:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
1014:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
1015:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
1016:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
1017:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
1018:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
1019:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
1020:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
1021:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
1022:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19
1023:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20 (*)
1024:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21 (*)
1025:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_31 (*)
1026:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   *         (*) value not defined in all devices
1027:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   * @retval None
1028:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   */
1029:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
 1108              		.loc 3 1029 22 view .LVU321
 1109              	.LBB58:
1030:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
1031:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h ****   SET_BIT(EXTI->RTSR1, ExtiLine);
 1110              		.loc 3 1031 3 view .LVU322
 1111 0078 344B     		ldr	r3, .L85+24
 1112 007a 1A68     		ldr	r2, [r3]
 1113 007c 42F40022 		orr	r2, r2, #524288
 1114 0080 1A60     		str	r2, [r3]
 1115              	.LVL88:
 1116              		.loc 3 1031 3 is_stmt 0 view .LVU323
 1117              	.LBE58:
 1118              	.LBE57:
 631:Core/Src/hw_timerserver.c ****   LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 1119              		.loc 1 631 3 is_stmt 1 view .LVU324
 1120              	.LBB59:
 1121              	.LBI59:
 322:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** {
 1122              		.loc 3 322 22 view .LVU325
 1123              	.LBB60:
 324:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 1124              		.loc 3 324 3 view .LVU326
 1125 0082 D3F88020 		ldr	r2, [r3, #128]
 1126 0086 42F40022 		orr	r2, r2, #524288
 1127 008a C3F88020 		str	r2, [r3, #128]
 1128              	.LVL89:
 324:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h **** }
 1129              		.loc 3 324 3 is_stmt 0 view .LVU327
 1130              	.LBE60:
 1131              	.LBE59:
 632:Core/Src/hw_timerserver.c **** 
 633:Core/Src/hw_timerserver.c ****   if(TimerInitMode == hw_ts_InitMode_Full)
 1132              		.loc 1 633 3 is_stmt 1 view .LVU328
 1133              		.loc 1 633 5 is_stmt 0 view .LVU329
 1134 008e 0028     		cmp	r0, #0
 1135 0090 45D1     		bne	.L78
 634:Core/Src/hw_timerserver.c ****   {
 635:Core/Src/hw_timerserver.c ****     WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 1136              		.loc 1 635 5 is_stmt 1 view .LVU330
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 71


 1137              		.loc 1 635 27 is_stmt 0 view .LVU331
 1138 0092 2F4B     		ldr	r3, .L85+28
 1139 0094 0122     		movs	r2, #1
 1140 0096 83F89820 		strb	r2, [r3, #152]
 636:Core/Src/hw_timerserver.c ****     SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 1141              		.loc 1 636 5 is_stmt 1 view .LVU332
 1142              		.loc 1 636 25 is_stmt 0 view .LVU333
 1143 009a 4FF0FF32 		mov	r2, #-1
 1144 009e C3F89420 		str	r2, [r3, #148]
 637:Core/Src/hw_timerserver.c **** 
 638:Core/Src/hw_timerserver.c ****     /**
 639:Core/Src/hw_timerserver.c ****      * Initialize the timer server
 640:Core/Src/hw_timerserver.c ****      */
 641:Core/Src/hw_timerserver.c ****     for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 1145              		.loc 1 641 5 is_stmt 1 view .LVU334
 1146              	.LVL90:
 1147              	.L79:
 1148              		.loc 1 641 19 discriminator 1 view .LVU335
 1149              		.loc 1 641 5 is_stmt 0 discriminator 1 view .LVU336
 1150 00a2 0528     		cmp	r0, #5
 1151 00a4 0FD8     		bhi	.L84
 642:Core/Src/hw_timerserver.c ****     {
 643:Core/Src/hw_timerserver.c ****       aTimerContext[loop].TimerIDStatus = TimerID_Free;
 1152              		.loc 1 643 7 is_stmt 1 discriminator 3 view .LVU337
 1153              		.loc 1 643 41 is_stmt 0 discriminator 3 view .LVU338
 1154 00a6 00EB4002 		add	r2, r0, r0, lsl #1
 1155 00aa 294B     		ldr	r3, .L85+28
 1156 00ac 03EBC203 		add	r3, r3, r2, lsl #3
 1157 00b0 0022     		movs	r2, #0
 1158 00b2 1A73     		strb	r2, [r3, #12]
 641:Core/Src/hw_timerserver.c ****     {
 1159              		.loc 1 641 62 is_stmt 1 discriminator 3 view .LVU339
 641:Core/Src/hw_timerserver.c ****     {
 1160              		.loc 1 641 66 is_stmt 0 discriminator 3 view .LVU340
 1161 00b4 0130     		adds	r0, r0, #1
 1162              	.LVL91:
 641:Core/Src/hw_timerserver.c ****     {
 1163              		.loc 1 641 66 discriminator 3 view .LVU341
 1164 00b6 C0B2     		uxtb	r0, r0
 1165              	.LVL92:
 641:Core/Src/hw_timerserver.c ****     {
 1166              		.loc 1 641 66 discriminator 3 view .LVU342
 1167 00b8 F3E7     		b	.L79
 1168              	.LVL93:
 1169              	.L82:
 1170              	.LBB61:
 1171              	.LBB56:
1091:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 1172              		.loc 2 1091 12 view .LVU343
 1173 00ba 2022     		movs	r2, #32
 1174              	.LVL94:
1091:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 1175              		.loc 2 1091 12 view .LVU344
 1176 00bc C1E7     		b	.L75
 1177              	.LVL95:
 1178              	.L76:
1091:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 72


 1179              		.loc 2 1091 12 view .LVU345
 1180              	.LBE56:
 1181              	.LBE61:
 624:Core/Src/hw_timerserver.c ****   }
 1182              		.loc 1 624 5 is_stmt 1 view .LVU346
 624:Core/Src/hw_timerserver.c ****   }
 1183              		.loc 1 624 27 is_stmt 0 view .LVU347
 1184 00be 9BB2     		uxth	r3, r3
 1185              	.LVL96:
 624:Core/Src/hw_timerserver.c ****   }
 1186              		.loc 1 624 25 view .LVU348
 1187 00c0 214A     		ldr	r2, .L85+20
 1188 00c2 1380     		strh	r3, [r2]	@ movhi
 1189 00c4 D8E7     		b	.L77
 1190              	.LVL97:
 1191              	.L84:
 644:Core/Src/hw_timerserver.c ****     }
 645:Core/Src/hw_timerserver.c **** 
 646:Core/Src/hw_timerserver.c ****     CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;   /**<  Set ID to non valid value *
 1192              		.loc 1 646 5 is_stmt 1 view .LVU349
 1193              		.loc 1 646 27 is_stmt 0 view .LVU350
 1194 00c6 224B     		ldr	r3, .L85+28
 1195 00c8 0622     		movs	r2, #6
 1196 00ca 83F89020 		strb	r2, [r3, #144]
 647:Core/Src/hw_timerserver.c **** 
 648:Core/Src/hw_timerserver.c ****     __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);                       /**<  Disable the Wakeup Timer */
 1197              		.loc 1 648 5 is_stmt 1 view .LVU351
 1198 00ce 194C     		ldr	r4, .L85
 1199 00d0 2268     		ldr	r2, [r4]
 1200 00d2 1168     		ldr	r1, [r2]
 1201 00d4 8B68     		ldr	r3, [r1, #8]
 1202 00d6 23F48063 		bic	r3, r3, #1024
 1203 00da 8B60     		str	r3, [r1, #8]
 649:Core/Src/hw_timerserver.c ****     __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF);     /**<  Clear flag in RTC module */
 1204              		.loc 1 649 5 view .LVU352
 1205 00dc 1268     		ldr	r2, [r2]
 1206 00de D368     		ldr	r3, [r2, #12]
 1207 00e0 DBB2     		uxtb	r3, r3
 1208 00e2 63F49063 		orn	r3, r3, #1152
 1209 00e6 D360     		str	r3, [r2, #12]
 650:Core/Src/hw_timerserver.c ****     __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module  */
 1210              		.loc 1 650 5 view .LVU353
 1211 00e8 184B     		ldr	r3, .L85+24
 1212 00ea 4FF40022 		mov	r2, #524288
 1213 00ee DA60     		str	r2, [r3, #12]
 651:Core/Src/hw_timerserver.c ****     HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);       /**<  Clear pending bit in NVI
 1214              		.loc 1 651 5 view .LVU354
 1215 00f0 0320     		movs	r0, #3
 1216              	.LVL98:
 1217              		.loc 1 651 5 is_stmt 0 view .LVU355
 1218 00f2 FFF7FEFF 		bl	HAL_NVIC_ClearPendingIRQ
 1219              	.LVL99:
 652:Core/Src/hw_timerserver.c ****     __HAL_RTC_WAKEUPTIMER_ENABLE_IT(phrtc, RTC_IT_WUT);         /**<  Enable interrupt in RTC modul
 1220              		.loc 1 652 5 is_stmt 1 view .LVU356
 1221 00f6 2368     		ldr	r3, [r4]
 1222 00f8 1A68     		ldr	r2, [r3]
 1223 00fa 9368     		ldr	r3, [r2, #8]
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 73


 1224 00fc 43F48043 		orr	r3, r3, #16384
 1225 0100 9360     		str	r3, [r2, #8]
 1226              	.L81:
 653:Core/Src/hw_timerserver.c ****   }
 654:Core/Src/hw_timerserver.c ****   else
 655:Core/Src/hw_timerserver.c ****   {
 656:Core/Src/hw_timerserver.c ****     if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTF) != RESET)
 657:Core/Src/hw_timerserver.c ****     {
 658:Core/Src/hw_timerserver.c ****       /**
 659:Core/Src/hw_timerserver.c ****        * Simulate that the Timer expired
 660:Core/Src/hw_timerserver.c ****        */
 661:Core/Src/hw_timerserver.c ****       HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 662:Core/Src/hw_timerserver.c ****     }
 663:Core/Src/hw_timerserver.c ****   }
 664:Core/Src/hw_timerserver.c **** 
 665:Core/Src/hw_timerserver.c ****   /* Enable the write protection for RTC registers */
 666:Core/Src/hw_timerserver.c ****   __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc );
 1227              		.loc 1 666 3 view .LVU357
 1228              		.loc 1 666 3 view .LVU358
 1229 0102 0C4B     		ldr	r3, .L85
 1230 0104 1B68     		ldr	r3, [r3]
 1231 0106 1B68     		ldr	r3, [r3]
 1232 0108 FF22     		movs	r2, #255
 1233 010a 5A62     		str	r2, [r3, #36]
 1234              		.loc 1 666 3 view .LVU359
 667:Core/Src/hw_timerserver.c **** 
 668:Core/Src/hw_timerserver.c ****   HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, C
 1235              		.loc 1 668 3 view .LVU360
 1236 010c 0022     		movs	r2, #0
 1237 010e 0321     		movs	r1, #3
 1238 0110 0846     		mov	r0, r1
 1239 0112 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1240              	.LVL100:
 669:Core/Src/hw_timerserver.c ****   HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 1241              		.loc 1 669 3 view .LVU361
 1242 0116 0320     		movs	r0, #3
 1243 0118 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1244              	.LVL101:
 670:Core/Src/hw_timerserver.c **** 
 671:Core/Src/hw_timerserver.c ****   return;
 1245              		.loc 1 671 3 view .LVU362
 672:Core/Src/hw_timerserver.c **** }
 1246              		.loc 1 672 1 is_stmt 0 view .LVU363
 1247 011c 10BD     		pop	{r4, pc}
 1248              	.LVL102:
 1249              	.L78:
 656:Core/Src/hw_timerserver.c ****     {
 1250              		.loc 1 656 5 is_stmt 1 view .LVU364
 656:Core/Src/hw_timerserver.c ****     {
 1251              		.loc 1 656 8 is_stmt 0 view .LVU365
 1252 011e 054B     		ldr	r3, .L85
 1253 0120 1B68     		ldr	r3, [r3]
 1254 0122 1B68     		ldr	r3, [r3]
 1255 0124 DB68     		ldr	r3, [r3, #12]
 656:Core/Src/hw_timerserver.c ****     {
 1256              		.loc 1 656 7 view .LVU366
 1257 0126 13F4806F 		tst	r3, #1024
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 74


 1258 012a EAD0     		beq	.L81
 661:Core/Src/hw_timerserver.c ****     }
 1259              		.loc 1 661 7 is_stmt 1 view .LVU367
 1260 012c 0320     		movs	r0, #3
 1261              	.LVL103:
 661:Core/Src/hw_timerserver.c ****     }
 1262              		.loc 1 661 7 is_stmt 0 view .LVU368
 1263 012e FFF7FEFF 		bl	HAL_NVIC_SetPendingIRQ
 1264              	.LVL104:
 1265 0132 E6E7     		b	.L81
 1266              	.L86:
 1267              		.align	2
 1268              	.L85:
 1269 0134 00000000 		.word	.LANCHOR4
 1270 0138 00280040 		.word	1073752064
 1271 013c 00000000 		.word	.LANCHOR3
 1272 0140 00000000 		.word	.LANCHOR2
 1273 0144 00000000 		.word	.LANCHOR1
 1274 0148 00000000 		.word	.LANCHOR5
 1275 014c 00080058 		.word	1476397056
 1276 0150 00000000 		.word	.LANCHOR0
 1277              		.cfi_endproc
 1278              	.LFE1424:
 1280              		.section	.text.HW_TS_Create,"ax",%progbits
 1281              		.align	1
 1282              		.global	HW_TS_Create
 1283              		.syntax unified
 1284              		.thumb
 1285              		.thumb_func
 1286              		.fpu fpv4-sp-d16
 1288              	HW_TS_Create:
 1289              	.LVL105:
 1290              	.LFB1425:
 673:Core/Src/hw_timerserver.c **** 
 674:Core/Src/hw_timerserver.c **** HW_TS_ReturnStatus_t HW_TS_Create(uint32_t TimerProcessID, uint8_t *pTimerId, HW_TS_Mode_t TimerMod
 675:Core/Src/hw_timerserver.c **** {
 1291              		.loc 1 675 1 is_stmt 1 view -0
 1292              		.cfi_startproc
 1293              		@ args = 0, pretend = 0, frame = 0
 1294              		@ frame_needed = 0, uses_anonymous_args = 0
 1295              		.loc 1 675 1 is_stmt 0 view .LVU370
 1296 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1297              	.LCFI12:
 1298              		.cfi_def_cfa_offset 20
 1299              		.cfi_offset 4, -20
 1300              		.cfi_offset 5, -16
 1301              		.cfi_offset 6, -12
 1302              		.cfi_offset 7, -8
 1303              		.cfi_offset 14, -4
 676:Core/Src/hw_timerserver.c ****   HW_TS_ReturnStatus_t localreturnstatus;
 1304              		.loc 1 676 3 is_stmt 1 view .LVU371
 677:Core/Src/hw_timerserver.c ****   uint8_t loop = 0;
 1305              		.loc 1 677 3 view .LVU372
 1306              	.LVL106:
 678:Core/Src/hw_timerserver.c **** #if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
 679:Core/Src/hw_timerserver.c ****   uint32_t primask_bit;
 1307              		.loc 1 679 3 view .LVU373
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 75


 680:Core/Src/hw_timerserver.c **** #endif
 681:Core/Src/hw_timerserver.c **** 
 682:Core/Src/hw_timerserver.c **** #if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
 683:Core/Src/hw_timerserver.c ****   primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 1308              		.loc 1 683 3 view .LVU374
 1309              	.LBB62:
 1310              	.LBI62:
 449:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1311              		.loc 2 449 31 view .LVU375
 1312              	.LBB63:
 451:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1313              		.loc 2 451 3 view .LVU376
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 1314              		.loc 2 453 3 view .LVU377
 1315              		.syntax unified
 1316              	@ 453 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1317 0002 EFF31087 		MRS r7, primask
 1318              	@ 0 "" 2
 1319              	.LVL107:
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1320              		.loc 2 454 3 view .LVU378
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1321              		.loc 2 454 3 is_stmt 0 view .LVU379
 1322              		.thumb
 1323              		.syntax unified
 1324              	.LBE63:
 1325              	.LBE62:
 684:Core/Src/hw_timerserver.c ****   __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
 1326              		.loc 1 684 3 is_stmt 1 view .LVU380
 1327              	.LBB64:
 1328              	.LBI64:
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1329              		.loc 2 207 27 view .LVU381
 1330              	.LBB65:
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1331              		.loc 2 209 3 view .LVU382
 1332              		.syntax unified
 1333              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1334 0006 72B6     		cpsid i
 1335              	@ 0 "" 2
 1336              		.thumb
 1337              		.syntax unified
 1338              	.LBE65:
 1339              	.LBE64:
 677:Core/Src/hw_timerserver.c **** #if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
 1340              		.loc 1 677 11 is_stmt 0 view .LVU383
 1341 0008 0024     		movs	r4, #0
 1342              	.LBB67:
 1343              	.LBB66:
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1344              		.loc 2 210 1 view .LVU384
 1345 000a 01E0     		b	.L88
 1346              	.LVL108:
 1347              	.L90:
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1348              		.loc 2 210 1 view .LVU385
 1349              	.LBE66:
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 76


 1350              	.LBE67:
 685:Core/Src/hw_timerserver.c **** #endif
 686:Core/Src/hw_timerserver.c **** 
 687:Core/Src/hw_timerserver.c ****   while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerI
 688:Core/Src/hw_timerserver.c ****   {
 689:Core/Src/hw_timerserver.c ****     loop++;
 1351              		.loc 1 689 5 is_stmt 1 view .LVU386
 1352              		.loc 1 689 9 is_stmt 0 view .LVU387
 1353 000c 0134     		adds	r4, r4, #1
 1354              	.LVL109:
 1355              		.loc 1 689 9 view .LVU388
 1356 000e E4B2     		uxtb	r4, r4
 1357              	.LVL110:
 1358              	.L88:
 687:Core/Src/hw_timerserver.c ****   {
 1359              		.loc 1 687 8 is_stmt 1 view .LVU389
 1360 0010 052C     		cmp	r4, #5
 1361 0012 07D8     		bhi	.L89
 687:Core/Src/hw_timerserver.c ****   {
 1362              		.loc 1 687 76 is_stmt 0 discriminator 1 view .LVU390
 1363 0014 04EB4405 		add	r5, r4, r4, lsl #1
 1364 0018 104E     		ldr	r6, .L94
 1365 001a 06EBC505 		add	r5, r6, r5, lsl #3
 1366 001e 2D7B     		ldrb	r5, [r5, #12]	@ zero_extendqisi2
 687:Core/Src/hw_timerserver.c ****   {
 1367              		.loc 1 687 53 discriminator 1 view .LVU391
 1368 0020 002D     		cmp	r5, #0
 1369 0022 F3D1     		bne	.L90
 1370              	.L89:
 690:Core/Src/hw_timerserver.c ****   }
 691:Core/Src/hw_timerserver.c **** 
 692:Core/Src/hw_timerserver.c ****   if(loop != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 1371              		.loc 1 692 3 is_stmt 1 view .LVU392
 1372              		.loc 1 692 5 is_stmt 0 view .LVU393
 1373 0024 062C     		cmp	r4, #6
 1374 0026 15D0     		beq	.L91
 693:Core/Src/hw_timerserver.c ****   {
 694:Core/Src/hw_timerserver.c ****     aTimerContext[loop].TimerIDStatus = TimerID_Created;
 1375              		.loc 1 694 5 is_stmt 1 view .LVU394
 1376              		.loc 1 694 39 is_stmt 0 view .LVU395
 1377 0028 DFF830C0 		ldr	ip, .L94
 1378 002c 6500     		lsls	r5, r4, #1
 1379 002e 04EB4406 		add	r6, r4, r4, lsl #1
 1380 0032 0CEBC606 		add	r6, ip, r6, lsl #3
 1381 0036 4FF0010E 		mov	lr, #1
 1382 003a 86F80CE0 		strb	lr, [r6, #12]
 695:Core/Src/hw_timerserver.c **** 
 696:Core/Src/hw_timerserver.c **** #if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
 697:Core/Src/hw_timerserver.c ****     __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
 1383              		.loc 1 697 5 is_stmt 1 view .LVU396
 1384              	.LVL111:
 1385              	.LBB68:
 1386              	.LBI68:
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1387              		.loc 2 479 27 view .LVU397
 1388              	.LBB69:
 481:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 77


 1389              		.loc 2 481 3 view .LVU398
 1390              		.syntax unified
 1391              	@ 481 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1392 003e 87F31088 		MSR primask, r7
 1393              	@ 0 "" 2
 1394              	.LVL112:
 481:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1395              		.loc 2 481 3 is_stmt 0 view .LVU399
 1396              		.thumb
 1397              		.syntax unified
 1398              	.LBE69:
 1399              	.LBE68:
 698:Core/Src/hw_timerserver.c **** #endif
 699:Core/Src/hw_timerserver.c **** 
 700:Core/Src/hw_timerserver.c ****     aTimerContext[loop].TimerProcessID = TimerProcessID;
 1400              		.loc 1 700 5 is_stmt 1 view .LVU400
 1401              		.loc 1 700 40 is_stmt 0 view .LVU401
 1402 0042 3061     		str	r0, [r6, #16]
 701:Core/Src/hw_timerserver.c ****     aTimerContext[loop].TimerMode = TimerMode;
 1403              		.loc 1 701 5 is_stmt 1 view .LVU402
 1404              		.loc 1 701 35 is_stmt 0 view .LVU403
 1405 0044 7273     		strb	r2, [r6, #13]
 702:Core/Src/hw_timerserver.c ****     aTimerContext[loop].pTimerCallBack = pftimeout_handler;
 1406              		.loc 1 702 5 is_stmt 1 view .LVU404
 1407              		.loc 1 702 40 is_stmt 0 view .LVU405
 1408 0046 2A19     		adds	r2, r5, r4
 1409              	.LVL113:
 1410              		.loc 1 702 40 view .LVU406
 1411 0048 D200     		lsls	r2, r2, #3
 1412 004a 4CF80230 		str	r3, [ip, r2]
 1413              	.LVL114:
 703:Core/Src/hw_timerserver.c ****     *pTimerId = loop;
 1414              		.loc 1 703 5 is_stmt 1 view .LVU407
 1415              		.loc 1 703 15 is_stmt 0 view .LVU408
 1416 004e 0C70     		strb	r4, [r1]
 704:Core/Src/hw_timerserver.c **** 
 705:Core/Src/hw_timerserver.c ****     localreturnstatus = hw_ts_Successful;
 1417              		.loc 1 705 5 is_stmt 1 view .LVU409
 1418              	.LVL115:
 1419              		.loc 1 705 23 is_stmt 0 view .LVU410
 1420 0050 0020     		movs	r0, #0
 1421              	.LVL116:
 1422              	.L92:
 706:Core/Src/hw_timerserver.c ****   }
 707:Core/Src/hw_timerserver.c ****   else
 708:Core/Src/hw_timerserver.c ****   {
 709:Core/Src/hw_timerserver.c **** #if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
 710:Core/Src/hw_timerserver.c ****     __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
 711:Core/Src/hw_timerserver.c **** #endif
 712:Core/Src/hw_timerserver.c **** 
 713:Core/Src/hw_timerserver.c ****     localreturnstatus = hw_ts_Failed;
 714:Core/Src/hw_timerserver.c ****   }
 715:Core/Src/hw_timerserver.c **** 
 716:Core/Src/hw_timerserver.c ****   return(localreturnstatus);
 1423              		.loc 1 716 3 is_stmt 1 view .LVU411
 717:Core/Src/hw_timerserver.c **** }
 1424              		.loc 1 717 1 is_stmt 0 view .LVU412
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 78


 1425 0052 F0BD     		pop	{r4, r5, r6, r7, pc}
 1426              	.LVL117:
 1427              	.L91:
 710:Core/Src/hw_timerserver.c **** #endif
 1428              		.loc 1 710 5 is_stmt 1 view .LVU413
 1429              	.LBB70:
 1430              	.LBI70:
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1431              		.loc 2 479 27 view .LVU414
 1432              	.LBB71:
 481:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1433              		.loc 2 481 3 view .LVU415
 1434              		.syntax unified
 1435              	@ 481 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1436 0054 87F31088 		MSR primask, r7
 1437              	@ 0 "" 2
 1438              	.LVL118:
 481:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1439              		.loc 2 481 3 is_stmt 0 view .LVU416
 1440              		.thumb
 1441              		.syntax unified
 1442              	.LBE71:
 1443              	.LBE70:
 713:Core/Src/hw_timerserver.c ****   }
 1444              		.loc 1 713 5 is_stmt 1 view .LVU417
 713:Core/Src/hw_timerserver.c ****   }
 1445              		.loc 1 713 23 is_stmt 0 view .LVU418
 1446 0058 0120     		movs	r0, #1
 1447              	.LVL119:
 713:Core/Src/hw_timerserver.c ****   }
 1448              		.loc 1 713 23 view .LVU419
 1449 005a FAE7     		b	.L92
 1450              	.L95:
 1451              		.align	2
 1452              	.L94:
 1453 005c 00000000 		.word	.LANCHOR0
 1454              		.cfi_endproc
 1455              	.LFE1425:
 1457              		.section	.text.HW_TS_Stop,"ax",%progbits
 1458              		.align	1
 1459              		.global	HW_TS_Stop
 1460              		.syntax unified
 1461              		.thumb
 1462              		.thumb_func
 1463              		.fpu fpv4-sp-d16
 1465              	HW_TS_Stop:
 1466              	.LVL120:
 1467              	.LFB1427:
 718:Core/Src/hw_timerserver.c **** 
 719:Core/Src/hw_timerserver.c **** void HW_TS_Delete(uint8_t timer_id)
 720:Core/Src/hw_timerserver.c **** {
 721:Core/Src/hw_timerserver.c ****   HW_TS_Stop(timer_id);
 722:Core/Src/hw_timerserver.c **** 
 723:Core/Src/hw_timerserver.c ****   aTimerContext[timer_id].TimerIDStatus = TimerID_Free; /**<  release ID */
 724:Core/Src/hw_timerserver.c **** 
 725:Core/Src/hw_timerserver.c ****   return;
 726:Core/Src/hw_timerserver.c **** }
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 79


 727:Core/Src/hw_timerserver.c **** 
 728:Core/Src/hw_timerserver.c **** void HW_TS_Stop(uint8_t timer_id)
 729:Core/Src/hw_timerserver.c **** {
 1468              		.loc 1 729 1 is_stmt 1 view -0
 1469              		.cfi_startproc
 1470              		@ args = 0, pretend = 0, frame = 0
 1471              		@ frame_needed = 0, uses_anonymous_args = 0
 1472              		.loc 1 729 1 is_stmt 0 view .LVU421
 1473 0000 38B5     		push	{r3, r4, r5, lr}
 1474              	.LCFI13:
 1475              		.cfi_def_cfa_offset 16
 1476              		.cfi_offset 3, -16
 1477              		.cfi_offset 4, -12
 1478              		.cfi_offset 5, -8
 1479              		.cfi_offset 14, -4
 1480 0002 0446     		mov	r4, r0
 730:Core/Src/hw_timerserver.c ****   uint8_t localcurrentrunningtimerid;
 1481              		.loc 1 730 3 is_stmt 1 view .LVU422
 731:Core/Src/hw_timerserver.c **** 
 732:Core/Src/hw_timerserver.c **** #if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
 733:Core/Src/hw_timerserver.c ****   uint32_t primask_bit;
 1482              		.loc 1 733 3 view .LVU423
 734:Core/Src/hw_timerserver.c **** #endif
 735:Core/Src/hw_timerserver.c **** 
 736:Core/Src/hw_timerserver.c **** #if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
 737:Core/Src/hw_timerserver.c ****   primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 1483              		.loc 1 737 3 view .LVU424
 1484              	.LBB72:
 1485              	.LBI72:
 449:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1486              		.loc 2 449 31 view .LVU425
 1487              	.LBB73:
 451:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1488              		.loc 2 451 3 view .LVU426
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 1489              		.loc 2 453 3 view .LVU427
 1490              		.syntax unified
 1491              	@ 453 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1492 0004 EFF31085 		MRS r5, primask
 1493              	@ 0 "" 2
 1494              	.LVL121:
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1495              		.loc 2 454 3 view .LVU428
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1496              		.loc 2 454 3 is_stmt 0 view .LVU429
 1497              		.thumb
 1498              		.syntax unified
 1499              	.LBE73:
 1500              	.LBE72:
 738:Core/Src/hw_timerserver.c ****   __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
 1501              		.loc 1 738 3 is_stmt 1 view .LVU430
 1502              	.LBB74:
 1503              	.LBI74:
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1504              		.loc 2 207 27 view .LVU431
 1505              	.LBB75:
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 80


 1506              		.loc 2 209 3 view .LVU432
 1507              		.syntax unified
 1508              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1509 0008 72B6     		cpsid i
 1510              	@ 0 "" 2
 1511              		.thumb
 1512              		.syntax unified
 1513              	.LBE75:
 1514              	.LBE74:
 739:Core/Src/hw_timerserver.c **** #endif
 740:Core/Src/hw_timerserver.c **** 
 741:Core/Src/hw_timerserver.c ****   HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 1515              		.loc 1 741 3 view .LVU433
 1516 000a 0320     		movs	r0, #3
 1517              	.LVL122:
 1518              		.loc 1 741 3 is_stmt 0 view .LVU434
 1519 000c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1520              	.LVL123:
 742:Core/Src/hw_timerserver.c **** 
 743:Core/Src/hw_timerserver.c ****   /* Disable the write protection for RTC registers */
 744:Core/Src/hw_timerserver.c ****   __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 1521              		.loc 1 744 3 is_stmt 1 view .LVU435
 1522              		.loc 1 744 3 view .LVU436
 1523 0010 294B     		ldr	r3, .L105
 1524 0012 1B68     		ldr	r3, [r3]
 1525 0014 1A68     		ldr	r2, [r3]
 1526 0016 CA21     		movs	r1, #202
 1527 0018 5162     		str	r1, [r2, #36]
 1528              		.loc 1 744 3 view .LVU437
 1529 001a 1B68     		ldr	r3, [r3]
 1530 001c 5322     		movs	r2, #83
 1531 001e 5A62     		str	r2, [r3, #36]
 1532              		.loc 1 744 3 view .LVU438
 745:Core/Src/hw_timerserver.c **** 
 746:Core/Src/hw_timerserver.c ****   if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 1533              		.loc 1 746 3 view .LVU439
 1534              		.loc 1 746 29 is_stmt 0 view .LVU440
 1535 0020 04EB4402 		add	r2, r4, r4, lsl #1
 1536 0024 254B     		ldr	r3, .L105+4
 1537 0026 03EBC203 		add	r3, r3, r2, lsl #3
 1538 002a 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 1539 002c DBB2     		uxtb	r3, r3
 1540              		.loc 1 746 5 view .LVU441
 1541 002e 022B     		cmp	r3, #2
 1542 0030 0AD0     		beq	.L103
 1543              	.L97:
 747:Core/Src/hw_timerserver.c ****   {
 748:Core/Src/hw_timerserver.c ****     UnlinkTimer(timer_id, SSR_Read_Requested);
 749:Core/Src/hw_timerserver.c ****     localcurrentrunningtimerid = CurrentRunningTimerID;
 750:Core/Src/hw_timerserver.c **** 
 751:Core/Src/hw_timerserver.c ****     if(localcurrentrunningtimerid == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 752:Core/Src/hw_timerserver.c ****     {
 753:Core/Src/hw_timerserver.c ****       /**
 754:Core/Src/hw_timerserver.c ****        * List is empty
 755:Core/Src/hw_timerserver.c ****        */
 756:Core/Src/hw_timerserver.c **** 
 757:Core/Src/hw_timerserver.c ****       /**
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 81


 758:Core/Src/hw_timerserver.c ****        * Disable the timer
 759:Core/Src/hw_timerserver.c ****        */
 760:Core/Src/hw_timerserver.c ****       if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 761:Core/Src/hw_timerserver.c ****       {
 762:Core/Src/hw_timerserver.c ****         /**
 763:Core/Src/hw_timerserver.c ****          * Wait for the flag to be back to 0 when the wakeup timer is enabled
 764:Core/Src/hw_timerserver.c ****          */
 765:Core/Src/hw_timerserver.c ****         while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == SET);
 766:Core/Src/hw_timerserver.c ****       }
 767:Core/Src/hw_timerserver.c ****       __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);   /**<  Disable the Wakeup Timer */
 768:Core/Src/hw_timerserver.c **** 
 769:Core/Src/hw_timerserver.c ****       while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == RESET);
 770:Core/Src/hw_timerserver.c **** 
 771:Core/Src/hw_timerserver.c ****       /**
 772:Core/Src/hw_timerserver.c ****        * make sure to clear the flags after checking the WUTWF.
 773:Core/Src/hw_timerserver.c ****        * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
 774:Core/Src/hw_timerserver.c ****        * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
 775:Core/Src/hw_timerserver.c ****        * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in b
 776:Core/Src/hw_timerserver.c ****        * due to the autoreload feature
 777:Core/Src/hw_timerserver.c ****        */
 778:Core/Src/hw_timerserver.c ****       __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 779:Core/Src/hw_timerserver.c ****       __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 780:Core/Src/hw_timerserver.c ****       HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC 
 781:Core/Src/hw_timerserver.c ****     }
 782:Core/Src/hw_timerserver.c ****     else if(PreviousRunningTimerID != localcurrentrunningtimerid)
 783:Core/Src/hw_timerserver.c ****     {
 784:Core/Src/hw_timerserver.c ****       RescheduleTimerList();
 785:Core/Src/hw_timerserver.c ****     }
 786:Core/Src/hw_timerserver.c ****   }
 787:Core/Src/hw_timerserver.c **** 
 788:Core/Src/hw_timerserver.c ****   /* Enable the write protection for RTC registers */
 789:Core/Src/hw_timerserver.c ****   __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc );
 1544              		.loc 1 789 3 is_stmt 1 view .LVU442
 1545              		.loc 1 789 3 view .LVU443
 1546 0032 214B     		ldr	r3, .L105
 1547 0034 1B68     		ldr	r3, [r3]
 1548 0036 1B68     		ldr	r3, [r3]
 1549 0038 FF22     		movs	r2, #255
 1550 003a 5A62     		str	r2, [r3, #36]
 1551              		.loc 1 789 3 view .LVU444
 790:Core/Src/hw_timerserver.c **** 
 791:Core/Src/hw_timerserver.c ****   HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 1552              		.loc 1 791 3 view .LVU445
 1553 003c 0320     		movs	r0, #3
 1554 003e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1555              	.LVL124:
 792:Core/Src/hw_timerserver.c **** 
 793:Core/Src/hw_timerserver.c **** #if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
 794:Core/Src/hw_timerserver.c ****   __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
 1556              		.loc 1 794 3 view .LVU446
 1557              	.LBB76:
 1558              	.LBI76:
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1559              		.loc 2 479 27 view .LVU447
 1560              	.LBB77:
 481:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1561              		.loc 2 481 3 view .LVU448
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 82


 1562              		.syntax unified
 1563              	@ 481 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1564 0042 85F31088 		MSR primask, r5
 1565              	@ 0 "" 2
 1566              	.LVL125:
 481:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1567              		.loc 2 481 3 is_stmt 0 view .LVU449
 1568              		.thumb
 1569              		.syntax unified
 1570              	.LBE77:
 1571              	.LBE76:
 795:Core/Src/hw_timerserver.c **** #endif
 796:Core/Src/hw_timerserver.c **** 
 797:Core/Src/hw_timerserver.c ****   return;
 1572              		.loc 1 797 3 is_stmt 1 view .LVU450
 798:Core/Src/hw_timerserver.c **** }
 1573              		.loc 1 798 1 is_stmt 0 view .LVU451
 1574 0046 38BD     		pop	{r3, r4, r5, pc}
 1575              	.LVL126:
 1576              	.L103:
 748:Core/Src/hw_timerserver.c ****     localcurrentrunningtimerid = CurrentRunningTimerID;
 1577              		.loc 1 748 5 is_stmt 1 view .LVU452
 1578 0048 0021     		movs	r1, #0
 1579 004a 2046     		mov	r0, r4
 1580 004c FFF7FEFF 		bl	UnlinkTimer
 1581              	.LVL127:
 749:Core/Src/hw_timerserver.c **** 
 1582              		.loc 1 749 5 view .LVU453
 749:Core/Src/hw_timerserver.c **** 
 1583              		.loc 1 749 32 is_stmt 0 view .LVU454
 1584 0050 1A4B     		ldr	r3, .L105+4
 1585 0052 93F89030 		ldrb	r3, [r3, #144]	@ zero_extendqisi2
 1586 0056 DBB2     		uxtb	r3, r3
 1587              	.LVL128:
 751:Core/Src/hw_timerserver.c ****     {
 1588              		.loc 1 751 5 is_stmt 1 view .LVU455
 751:Core/Src/hw_timerserver.c ****     {
 1589              		.loc 1 751 7 is_stmt 0 view .LVU456
 1590 0058 062B     		cmp	r3, #6
 1591 005a 08D0     		beq	.L104
 782:Core/Src/hw_timerserver.c ****     {
 1592              		.loc 1 782 10 is_stmt 1 view .LVU457
 782:Core/Src/hw_timerserver.c ****     {
 1593              		.loc 1 782 36 is_stmt 0 view .LVU458
 1594 005c 174A     		ldr	r2, .L105+4
 1595 005e 92F89120 		ldrb	r2, [r2, #145]	@ zero_extendqisi2
 1596 0062 D2B2     		uxtb	r2, r2
 782:Core/Src/hw_timerserver.c ****     {
 1597              		.loc 1 782 12 view .LVU459
 1598 0064 9A42     		cmp	r2, r3
 1599 0066 E4D0     		beq	.L97
 784:Core/Src/hw_timerserver.c ****     }
 1600              		.loc 1 784 7 is_stmt 1 view .LVU460
 1601 0068 FFF7FEFF 		bl	RescheduleTimerList
 1602              	.LVL129:
 784:Core/Src/hw_timerserver.c ****     }
 1603              		.loc 1 784 7 is_stmt 0 view .LVU461
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 83


 1604 006c E1E7     		b	.L97
 1605              	.LVL130:
 1606              	.L104:
 760:Core/Src/hw_timerserver.c ****       {
 1607              		.loc 1 760 7 is_stmt 1 view .LVU462
 760:Core/Src/hw_timerserver.c ****       {
 1608              		.loc 1 760 11 is_stmt 0 view .LVU463
 1609 006e 144B     		ldr	r3, .L105+8
 1610              	.LVL131:
 760:Core/Src/hw_timerserver.c ****       {
 1611              		.loc 1 760 11 view .LVU464
 1612 0070 9B68     		ldr	r3, [r3, #8]
 760:Core/Src/hw_timerserver.c ****       {
 1613              		.loc 1 760 9 view .LVU465
 1614 0072 13F4806F 		tst	r3, #1024
 1615 0076 06D0     		beq	.L99
 1616              	.L100:
 765:Core/Src/hw_timerserver.c ****       }
 1617              		.loc 1 765 76 is_stmt 1 discriminator 1 view .LVU466
 765:Core/Src/hw_timerserver.c ****       }
 1618              		.loc 1 765 14 discriminator 1 view .LVU467
 765:Core/Src/hw_timerserver.c ****       }
 1619              		.loc 1 765 15 is_stmt 0 discriminator 1 view .LVU468
 1620 0078 0F4B     		ldr	r3, .L105
 1621 007a 1B68     		ldr	r3, [r3]
 1622 007c 1B68     		ldr	r3, [r3]
 1623 007e DB68     		ldr	r3, [r3, #12]
 765:Core/Src/hw_timerserver.c ****       }
 1624              		.loc 1 765 14 discriminator 1 view .LVU469
 1625 0080 13F0040F 		tst	r3, #4
 1626 0084 F8D1     		bne	.L100
 1627              	.L99:
 767:Core/Src/hw_timerserver.c **** 
 1628              		.loc 1 767 7 is_stmt 1 view .LVU470
 1629 0086 0C4B     		ldr	r3, .L105
 1630 0088 1968     		ldr	r1, [r3]
 1631 008a 0A68     		ldr	r2, [r1]
 1632 008c 9368     		ldr	r3, [r2, #8]
 1633 008e 23F48063 		bic	r3, r3, #1024
 1634 0092 9360     		str	r3, [r2, #8]
 769:Core/Src/hw_timerserver.c **** 
 1635              		.loc 1 769 7 view .LVU471
 1636              	.L101:
 769:Core/Src/hw_timerserver.c **** 
 1637              		.loc 1 769 76 discriminator 1 view .LVU472
 769:Core/Src/hw_timerserver.c **** 
 1638              		.loc 1 769 12 discriminator 1 view .LVU473
 769:Core/Src/hw_timerserver.c **** 
 1639              		.loc 1 769 13 is_stmt 0 discriminator 1 view .LVU474
 1640 0094 0B68     		ldr	r3, [r1]
 1641 0096 DA68     		ldr	r2, [r3, #12]
 769:Core/Src/hw_timerserver.c **** 
 1642              		.loc 1 769 12 discriminator 1 view .LVU475
 1643 0098 12F0040F 		tst	r2, #4
 1644 009c FAD0     		beq	.L101
 778:Core/Src/hw_timerserver.c ****       __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 1645              		.loc 1 778 7 is_stmt 1 view .LVU476
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 84


 1646 009e DA68     		ldr	r2, [r3, #12]
 1647 00a0 D2B2     		uxtb	r2, r2
 1648 00a2 62F49062 		orn	r2, r2, #1152
 1649 00a6 DA60     		str	r2, [r3, #12]
 779:Core/Src/hw_timerserver.c ****       HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC 
 1650              		.loc 1 779 7 view .LVU477
 1651 00a8 064B     		ldr	r3, .L105+12
 1652 00aa 4FF40022 		mov	r2, #524288
 1653 00ae DA60     		str	r2, [r3, #12]
 780:Core/Src/hw_timerserver.c ****     }
 1654              		.loc 1 780 7 view .LVU478
 1655 00b0 0320     		movs	r0, #3
 1656 00b2 FFF7FEFF 		bl	HAL_NVIC_ClearPendingIRQ
 1657              	.LVL132:
 1658 00b6 BCE7     		b	.L97
 1659              	.L106:
 1660              		.align	2
 1661              	.L105:
 1662 00b8 00000000 		.word	.LANCHOR4
 1663 00bc 00000000 		.word	.LANCHOR0
 1664 00c0 00280040 		.word	1073752064
 1665 00c4 00080058 		.word	1476397056
 1666              		.cfi_endproc
 1667              	.LFE1427:
 1669              		.section	.text.HW_TS_Delete,"ax",%progbits
 1670              		.align	1
 1671              		.global	HW_TS_Delete
 1672              		.syntax unified
 1673              		.thumb
 1674              		.thumb_func
 1675              		.fpu fpv4-sp-d16
 1677              	HW_TS_Delete:
 1678              	.LVL133:
 1679              	.LFB1426:
 720:Core/Src/hw_timerserver.c ****   HW_TS_Stop(timer_id);
 1680              		.loc 1 720 1 view -0
 1681              		.cfi_startproc
 1682              		@ args = 0, pretend = 0, frame = 0
 1683              		@ frame_needed = 0, uses_anonymous_args = 0
 720:Core/Src/hw_timerserver.c ****   HW_TS_Stop(timer_id);
 1684              		.loc 1 720 1 is_stmt 0 view .LVU480
 1685 0000 10B5     		push	{r4, lr}
 1686              	.LCFI14:
 1687              		.cfi_def_cfa_offset 8
 1688              		.cfi_offset 4, -8
 1689              		.cfi_offset 14, -4
 1690 0002 0446     		mov	r4, r0
 721:Core/Src/hw_timerserver.c **** 
 1691              		.loc 1 721 3 is_stmt 1 view .LVU481
 1692 0004 FFF7FEFF 		bl	HW_TS_Stop
 1693              	.LVL134:
 723:Core/Src/hw_timerserver.c **** 
 1694              		.loc 1 723 3 view .LVU482
 723:Core/Src/hw_timerserver.c **** 
 1695              		.loc 1 723 41 is_stmt 0 view .LVU483
 1696 0008 04EB4404 		add	r4, r4, r4, lsl #1
 1697 000c 0248     		ldr	r0, .L109
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 85


 1698 000e 00EBC404 		add	r4, r0, r4, lsl #3
 1699 0012 0023     		movs	r3, #0
 1700 0014 2373     		strb	r3, [r4, #12]
 725:Core/Src/hw_timerserver.c **** }
 1701              		.loc 1 725 3 is_stmt 1 view .LVU484
 726:Core/Src/hw_timerserver.c **** 
 1702              		.loc 1 726 1 is_stmt 0 view .LVU485
 1703 0016 10BD     		pop	{r4, pc}
 1704              	.L110:
 1705              		.align	2
 1706              	.L109:
 1707 0018 00000000 		.word	.LANCHOR0
 1708              		.cfi_endproc
 1709              	.LFE1426:
 1711              		.section	.text.HW_TS_Start,"ax",%progbits
 1712              		.align	1
 1713              		.global	HW_TS_Start
 1714              		.syntax unified
 1715              		.thumb
 1716              		.thumb_func
 1717              		.fpu fpv4-sp-d16
 1719              	HW_TS_Start:
 1720              	.LVL135:
 1721              	.LFB1428:
 799:Core/Src/hw_timerserver.c **** 
 800:Core/Src/hw_timerserver.c **** void HW_TS_Start(uint8_t timer_id, uint32_t timeout_ticks)
 801:Core/Src/hw_timerserver.c **** {
 1722              		.loc 1 801 1 is_stmt 1 view -0
 1723              		.cfi_startproc
 1724              		@ args = 0, pretend = 0, frame = 0
 1725              		@ frame_needed = 0, uses_anonymous_args = 0
 1726              		.loc 1 801 1 is_stmt 0 view .LVU487
 1727 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1728              	.LCFI15:
 1729              		.cfi_def_cfa_offset 24
 1730              		.cfi_offset 3, -24
 1731              		.cfi_offset 4, -20
 1732              		.cfi_offset 5, -16
 1733              		.cfi_offset 6, -12
 1734              		.cfi_offset 7, -8
 1735              		.cfi_offset 14, -4
 1736 0002 0446     		mov	r4, r0
 1737 0004 0D46     		mov	r5, r1
 802:Core/Src/hw_timerserver.c ****   uint16_t time_elapsed;
 1738              		.loc 1 802 3 is_stmt 1 view .LVU488
 803:Core/Src/hw_timerserver.c ****   uint8_t localcurrentrunningtimerid;
 1739              		.loc 1 803 3 view .LVU489
 804:Core/Src/hw_timerserver.c **** 
 805:Core/Src/hw_timerserver.c **** #if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
 806:Core/Src/hw_timerserver.c ****   uint32_t primask_bit;
 1740              		.loc 1 806 3 view .LVU490
 807:Core/Src/hw_timerserver.c **** #endif
 808:Core/Src/hw_timerserver.c **** 
 809:Core/Src/hw_timerserver.c ****   if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 1741              		.loc 1 809 3 view .LVU491
 1742              		.loc 1 809 29 is_stmt 0 view .LVU492
 1743 0006 00EB4002 		add	r2, r0, r0, lsl #1
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 86


 1744 000a 234B     		ldr	r3, .L118
 1745 000c 03EBC203 		add	r3, r3, r2, lsl #3
 1746 0010 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 1747 0012 DBB2     		uxtb	r3, r3
 1748              		.loc 1 809 5 view .LVU493
 1749 0014 022B     		cmp	r3, #2
 1750 0016 38D0     		beq	.L116
 1751              	.LVL136:
 1752              	.L112:
 810:Core/Src/hw_timerserver.c ****   {
 811:Core/Src/hw_timerserver.c ****     HW_TS_Stop( timer_id );
 812:Core/Src/hw_timerserver.c ****   }
 813:Core/Src/hw_timerserver.c **** 
 814:Core/Src/hw_timerserver.c **** #if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
 815:Core/Src/hw_timerserver.c ****   primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 1753              		.loc 1 815 3 is_stmt 1 view .LVU494
 1754              	.LBB78:
 1755              	.LBI78:
 449:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1756              		.loc 2 449 31 view .LVU495
 1757              	.LBB79:
 451:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1758              		.loc 2 451 3 view .LVU496
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 1759              		.loc 2 453 3 view .LVU497
 1760              		.syntax unified
 1761              	@ 453 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1762 0018 EFF31086 		MRS r6, primask
 1763              	@ 0 "" 2
 1764              	.LVL137:
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1765              		.loc 2 454 3 view .LVU498
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1766              		.loc 2 454 3 is_stmt 0 view .LVU499
 1767              		.thumb
 1768              		.syntax unified
 1769              	.LBE79:
 1770              	.LBE78:
 816:Core/Src/hw_timerserver.c ****   __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
 1771              		.loc 1 816 3 is_stmt 1 view .LVU500
 1772              	.LBB80:
 1773              	.LBI80:
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1774              		.loc 2 207 27 view .LVU501
 1775              	.LBB81:
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1776              		.loc 2 209 3 view .LVU502
 1777              		.syntax unified
 1778              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1779 001c 72B6     		cpsid i
 1780              	@ 0 "" 2
 1781              		.thumb
 1782              		.syntax unified
 1783              	.LBE81:
 1784              	.LBE80:
 817:Core/Src/hw_timerserver.c **** #endif
 818:Core/Src/hw_timerserver.c **** 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 87


 819:Core/Src/hw_timerserver.c ****   HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 1785              		.loc 1 819 3 view .LVU503
 1786 001e 0320     		movs	r0, #3
 1787 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1788              	.LVL138:
 820:Core/Src/hw_timerserver.c **** 
 821:Core/Src/hw_timerserver.c ****   /* Disable the write protection for RTC registers */
 822:Core/Src/hw_timerserver.c ****   __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 1789              		.loc 1 822 3 view .LVU504
 1790              		.loc 1 822 3 view .LVU505
 1791 0024 1D4B     		ldr	r3, .L118+4
 1792 0026 1B68     		ldr	r3, [r3]
 1793 0028 1A68     		ldr	r2, [r3]
 1794 002a CA21     		movs	r1, #202
 1795 002c 5162     		str	r1, [r2, #36]
 1796              		.loc 1 822 3 view .LVU506
 1797 002e 1B68     		ldr	r3, [r3]
 1798 0030 5322     		movs	r2, #83
 1799 0032 5A62     		str	r2, [r3, #36]
 1800              		.loc 1 822 3 view .LVU507
 823:Core/Src/hw_timerserver.c **** 
 824:Core/Src/hw_timerserver.c ****   aTimerContext[timer_id].TimerIDStatus = TimerID_Running;
 1801              		.loc 1 824 3 view .LVU508
 1802              		.loc 1 824 41 is_stmt 0 view .LVU509
 1803 0034 184F     		ldr	r7, .L118
 1804 0036 04EB4403 		add	r3, r4, r4, lsl #1
 1805 003a 07EBC303 		add	r3, r7, r3, lsl #3
 1806 003e 0222     		movs	r2, #2
 1807 0040 1A73     		strb	r2, [r3, #12]
 825:Core/Src/hw_timerserver.c **** 
 826:Core/Src/hw_timerserver.c ****   aTimerContext[timer_id].CountLeft = timeout_ticks;
 1808              		.loc 1 826 3 is_stmt 1 view .LVU510
 1809              		.loc 1 826 37 is_stmt 0 view .LVU511
 1810 0042 9D60     		str	r5, [r3, #8]
 827:Core/Src/hw_timerserver.c ****   aTimerContext[timer_id].CounterInit = timeout_ticks;
 1811              		.loc 1 827 3 is_stmt 1 view .LVU512
 1812              		.loc 1 827 39 is_stmt 0 view .LVU513
 1813 0044 5D60     		str	r5, [r3, #4]
 828:Core/Src/hw_timerserver.c **** 
 829:Core/Src/hw_timerserver.c ****   time_elapsed =  linkTimer(timer_id);
 1814              		.loc 1 829 3 is_stmt 1 view .LVU514
 1815              		.loc 1 829 19 is_stmt 0 view .LVU515
 1816 0046 2046     		mov	r0, r4
 1817 0048 FFF7FEFF 		bl	linkTimer
 1818              	.LVL139:
 830:Core/Src/hw_timerserver.c **** 
 831:Core/Src/hw_timerserver.c ****   localcurrentrunningtimerid = CurrentRunningTimerID;
 1819              		.loc 1 831 3 is_stmt 1 view .LVU516
 1820              		.loc 1 831 30 is_stmt 0 view .LVU517
 1821 004c 97F89030 		ldrb	r3, [r7, #144]	@ zero_extendqisi2
 1822 0050 DBB2     		uxtb	r3, r3
 1823              	.LVL140:
 832:Core/Src/hw_timerserver.c **** 
 833:Core/Src/hw_timerserver.c ****   if(PreviousRunningTimerID != localcurrentrunningtimerid)
 1824              		.loc 1 833 3 is_stmt 1 view .LVU518
 1825              		.loc 1 833 29 is_stmt 0 view .LVU519
 1826 0052 97F89120 		ldrb	r2, [r7, #145]	@ zero_extendqisi2
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 88


 1827 0056 D2B2     		uxtb	r2, r2
 1828              		.loc 1 833 5 view .LVU520
 1829 0058 9A42     		cmp	r2, r3
 1830 005a 19D1     		bne	.L117
 834:Core/Src/hw_timerserver.c ****   {
 835:Core/Src/hw_timerserver.c ****     RescheduleTimerList();
 836:Core/Src/hw_timerserver.c ****   }
 837:Core/Src/hw_timerserver.c ****   else
 838:Core/Src/hw_timerserver.c ****   {
 839:Core/Src/hw_timerserver.c ****     aTimerContext[timer_id].CountLeft -= time_elapsed;
 1831              		.loc 1 839 5 is_stmt 1 view .LVU521
 1832              		.loc 1 839 39 is_stmt 0 view .LVU522
 1833 005c 0E4B     		ldr	r3, .L118
 1834              	.LVL141:
 1835              		.loc 1 839 39 view .LVU523
 1836 005e 04EB4402 		add	r2, r4, r4, lsl #1
 1837 0062 03EBC202 		add	r2, r3, r2, lsl #3
 1838 0066 9268     		ldr	r2, [r2, #8]
 1839 0068 101A     		subs	r0, r2, r0
 1840              	.LVL142:
 1841              		.loc 1 839 39 view .LVU524
 1842 006a 04EB4404 		add	r4, r4, r4, lsl #1
 1843 006e 03EBC404 		add	r4, r3, r4, lsl #3
 1844 0072 A060     		str	r0, [r4, #8]
 1845              	.L114:
 840:Core/Src/hw_timerserver.c ****   }
 841:Core/Src/hw_timerserver.c **** 
 842:Core/Src/hw_timerserver.c ****   /* Enable the write protection for RTC registers */
 843:Core/Src/hw_timerserver.c ****   __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc );
 1846              		.loc 1 843 3 is_stmt 1 view .LVU525
 1847              		.loc 1 843 3 view .LVU526
 1848 0074 094B     		ldr	r3, .L118+4
 1849 0076 1B68     		ldr	r3, [r3]
 1850 0078 1B68     		ldr	r3, [r3]
 1851 007a FF22     		movs	r2, #255
 1852 007c 5A62     		str	r2, [r3, #36]
 1853              		.loc 1 843 3 view .LVU527
 844:Core/Src/hw_timerserver.c **** 
 845:Core/Src/hw_timerserver.c ****   HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 1854              		.loc 1 845 3 view .LVU528
 1855 007e 0320     		movs	r0, #3
 1856 0080 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1857              	.LVL143:
 846:Core/Src/hw_timerserver.c **** 
 847:Core/Src/hw_timerserver.c **** #if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
 848:Core/Src/hw_timerserver.c ****   __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
 1858              		.loc 1 848 3 view .LVU529
 1859              	.LBB82:
 1860              	.LBI82:
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1861              		.loc 2 479 27 view .LVU530
 1862              	.LBB83:
 481:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1863              		.loc 2 481 3 view .LVU531
 1864              		.syntax unified
 1865              	@ 481 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1866 0084 86F31088 		MSR primask, r6
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 89


 1867              	@ 0 "" 2
 1868              	.LVL144:
 481:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1869              		.loc 2 481 3 is_stmt 0 view .LVU532
 1870              		.thumb
 1871              		.syntax unified
 1872              	.LBE83:
 1873              	.LBE82:
 849:Core/Src/hw_timerserver.c **** #endif
 850:Core/Src/hw_timerserver.c **** 
 851:Core/Src/hw_timerserver.c ****   return;
 1874              		.loc 1 851 3 is_stmt 1 view .LVU533
 852:Core/Src/hw_timerserver.c **** }
 1875              		.loc 1 852 1 is_stmt 0 view .LVU534
 1876 0088 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1877              	.LVL145:
 1878              	.L116:
 811:Core/Src/hw_timerserver.c ****   }
 1879              		.loc 1 811 5 is_stmt 1 view .LVU535
 1880 008a FFF7FEFF 		bl	HW_TS_Stop
 1881              	.LVL146:
 811:Core/Src/hw_timerserver.c ****   }
 1882              		.loc 1 811 5 is_stmt 0 view .LVU536
 1883 008e C3E7     		b	.L112
 1884              	.LVL147:
 1885              	.L117:
 835:Core/Src/hw_timerserver.c ****   }
 1886              		.loc 1 835 5 is_stmt 1 view .LVU537
 1887 0090 FFF7FEFF 		bl	RescheduleTimerList
 1888              	.LVL148:
 835:Core/Src/hw_timerserver.c ****   }
 1889              		.loc 1 835 5 is_stmt 0 view .LVU538
 1890 0094 EEE7     		b	.L114
 1891              	.L119:
 1892 0096 00BF     		.align	2
 1893              	.L118:
 1894 0098 00000000 		.word	.LANCHOR0
 1895 009c 00000000 		.word	.LANCHOR4
 1896              		.cfi_endproc
 1897              	.LFE1428:
 1899              		.section	.text.HW_TS_RTC_ReadLeftTicksToCount,"ax",%progbits
 1900              		.align	1
 1901              		.global	HW_TS_RTC_ReadLeftTicksToCount
 1902              		.syntax unified
 1903              		.thumb
 1904              		.thumb_func
 1905              		.fpu fpv4-sp-d16
 1907              	HW_TS_RTC_ReadLeftTicksToCount:
 1908              	.LFB1429:
 853:Core/Src/hw_timerserver.c **** 
 854:Core/Src/hw_timerserver.c **** uint16_t HW_TS_RTC_ReadLeftTicksToCount(void)
 855:Core/Src/hw_timerserver.c **** {
 1909              		.loc 1 855 1 is_stmt 1 view -0
 1910              		.cfi_startproc
 1911              		@ args = 0, pretend = 0, frame = 0
 1912              		@ frame_needed = 0, uses_anonymous_args = 0
 1913 0000 38B5     		push	{r3, r4, r5, lr}
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 90


 1914              	.LCFI16:
 1915              		.cfi_def_cfa_offset 16
 1916              		.cfi_offset 3, -16
 1917              		.cfi_offset 4, -12
 1918              		.cfi_offset 5, -8
 1919              		.cfi_offset 14, -4
 856:Core/Src/hw_timerserver.c ****   uint32_t primask_bit;
 1920              		.loc 1 856 3 view .LVU540
 857:Core/Src/hw_timerserver.c ****   uint16_t return_value, auro_reload_value, elapsed_time_value;
 1921              		.loc 1 857 3 view .LVU541
 858:Core/Src/hw_timerserver.c **** 
 859:Core/Src/hw_timerserver.c ****   primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 1922              		.loc 1 859 3 view .LVU542
 1923              	.LBB84:
 1924              	.LBI84:
 449:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1925              		.loc 2 449 31 view .LVU543
 1926              	.LBB85:
 451:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1927              		.loc 2 451 3 view .LVU544
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 1928              		.loc 2 453 3 view .LVU545
 1929              		.syntax unified
 1930              	@ 453 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1931 0002 EFF31085 		MRS r5, primask
 1932              	@ 0 "" 2
 1933              	.LVL149:
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1934              		.loc 2 454 3 view .LVU546
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1935              		.loc 2 454 3 is_stmt 0 view .LVU547
 1936              		.thumb
 1937              		.syntax unified
 1938              	.LBE85:
 1939              	.LBE84:
 860:Core/Src/hw_timerserver.c ****   __disable_irq();                /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
 1940              		.loc 1 860 3 is_stmt 1 view .LVU548
 1941              	.LBB86:
 1942              	.LBI86:
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1943              		.loc 2 207 27 view .LVU549
 1944              	.LBB87:
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1945              		.loc 2 209 3 view .LVU550
 1946              		.syntax unified
 1947              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1948 0006 72B6     		cpsid i
 1949              	@ 0 "" 2
 1950              		.thumb
 1951              		.syntax unified
 1952              	.LBE87:
 1953              	.LBE86:
 861:Core/Src/hw_timerserver.c **** 
 862:Core/Src/hw_timerserver.c ****   if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 1954              		.loc 1 862 3 view .LVU551
 1955              		.loc 1 862 7 is_stmt 0 view .LVU552
 1956 0008 0A4B     		ldr	r3, .L126
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 91


 1957 000a 9B68     		ldr	r3, [r3, #8]
 1958              		.loc 1 862 5 view .LVU553
 1959 000c 13F4806F 		tst	r3, #1024
 1960 0010 04D1     		bne	.L125
 863:Core/Src/hw_timerserver.c ****   {
 864:Core/Src/hw_timerserver.c ****     auro_reload_value = (uint32_t)(READ_BIT(RTC->WUTR, RTC_WUTR_WUT));
 865:Core/Src/hw_timerserver.c **** 
 866:Core/Src/hw_timerserver.c ****     elapsed_time_value = ReturnTimeElapsed();
 867:Core/Src/hw_timerserver.c **** 
 868:Core/Src/hw_timerserver.c ****     if(auro_reload_value > elapsed_time_value)
 869:Core/Src/hw_timerserver.c ****     {
 870:Core/Src/hw_timerserver.c ****       return_value = auro_reload_value - elapsed_time_value;
 871:Core/Src/hw_timerserver.c ****     }
 872:Core/Src/hw_timerserver.c ****     else
 873:Core/Src/hw_timerserver.c ****     {
 874:Core/Src/hw_timerserver.c ****       return_value = 0;
 875:Core/Src/hw_timerserver.c ****     }
 876:Core/Src/hw_timerserver.c ****   }
 877:Core/Src/hw_timerserver.c ****   else
 878:Core/Src/hw_timerserver.c ****   {
 879:Core/Src/hw_timerserver.c ****     return_value = TIMER_LIST_EMPTY;
 1961              		.loc 1 879 18 view .LVU554
 1962 0012 4FF6FF70 		movw	r0, #65535
 1963              	.L121:
 1964              	.LVL150:
 880:Core/Src/hw_timerserver.c ****   }
 881:Core/Src/hw_timerserver.c **** 
 882:Core/Src/hw_timerserver.c ****   __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
 1965              		.loc 1 882 3 is_stmt 1 view .LVU555
 1966              	.LBB88:
 1967              	.LBI88:
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1968              		.loc 2 479 27 view .LVU556
 1969              	.LBB89:
 481:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1970              		.loc 2 481 3 view .LVU557
 1971              		.syntax unified
 1972              	@ 481 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1973 0016 85F31088 		MSR primask, r5
 1974              	@ 0 "" 2
 1975              	.LVL151:
 481:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1976              		.loc 2 481 3 is_stmt 0 view .LVU558
 1977              		.thumb
 1978              		.syntax unified
 1979              	.LBE89:
 1980              	.LBE88:
 883:Core/Src/hw_timerserver.c **** 
 884:Core/Src/hw_timerserver.c ****   return (return_value);
 1981              		.loc 1 884 3 is_stmt 1 view .LVU559
 885:Core/Src/hw_timerserver.c **** }
 1982              		.loc 1 885 1 is_stmt 0 view .LVU560
 1983 001a 38BD     		pop	{r3, r4, r5, pc}
 1984              	.LVL152:
 1985              	.L125:
 864:Core/Src/hw_timerserver.c **** 
 1986              		.loc 1 864 5 is_stmt 1 view .LVU561
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 92


 864:Core/Src/hw_timerserver.c **** 
 1987              		.loc 1 864 36 is_stmt 0 view .LVU562
 1988 001c 054B     		ldr	r3, .L126
 1989 001e 5C69     		ldr	r4, [r3, #20]
 864:Core/Src/hw_timerserver.c **** 
 1990              		.loc 1 864 23 view .LVU563
 1991 0020 A4B2     		uxth	r4, r4
 1992              	.LVL153:
 866:Core/Src/hw_timerserver.c **** 
 1993              		.loc 1 866 5 is_stmt 1 view .LVU564
 866:Core/Src/hw_timerserver.c **** 
 1994              		.loc 1 866 26 is_stmt 0 view .LVU565
 1995 0022 FFF7FEFF 		bl	ReturnTimeElapsed
 1996              	.LVL154:
 868:Core/Src/hw_timerserver.c ****     {
 1997              		.loc 1 868 5 is_stmt 1 view .LVU566
 868:Core/Src/hw_timerserver.c ****     {
 1998              		.loc 1 868 7 is_stmt 0 view .LVU567
 1999 0026 8442     		cmp	r4, r0
 2000 0028 02D9     		bls	.L123
 870:Core/Src/hw_timerserver.c ****     }
 2001              		.loc 1 870 7 is_stmt 1 view .LVU568
 870:Core/Src/hw_timerserver.c ****     }
 2002              		.loc 1 870 20 is_stmt 0 view .LVU569
 2003 002a 201A     		subs	r0, r4, r0
 2004              	.LVL155:
 870:Core/Src/hw_timerserver.c ****     }
 2005              		.loc 1 870 20 view .LVU570
 2006 002c 80B2     		uxth	r0, r0
 2007              	.LVL156:
 870:Core/Src/hw_timerserver.c ****     }
 2008              		.loc 1 870 20 view .LVU571
 2009 002e F2E7     		b	.L121
 2010              	.LVL157:
 2011              	.L123:
 874:Core/Src/hw_timerserver.c ****     }
 2012              		.loc 1 874 20 view .LVU572
 2013 0030 0020     		movs	r0, #0
 2014              	.LVL158:
 874:Core/Src/hw_timerserver.c ****     }
 2015              		.loc 1 874 20 view .LVU573
 2016 0032 F0E7     		b	.L121
 2017              	.L127:
 2018              		.align	2
 2019              	.L126:
 2020 0034 00280040 		.word	1073752064
 2021              		.cfi_endproc
 2022              	.LFE1429:
 2024              		.section	.text.HW_TS_RTC_Int_AppNot,"ax",%progbits
 2025              		.align	1
 2026              		.weak	HW_TS_RTC_Int_AppNot
 2027              		.syntax unified
 2028              		.thumb
 2029              		.thumb_func
 2030              		.fpu fpv4-sp-d16
 2032              	HW_TS_RTC_Int_AppNot:
 2033              	.LVL159:
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 93


 2034              	.LFB1430:
 886:Core/Src/hw_timerserver.c **** 
 887:Core/Src/hw_timerserver.c **** __weak void HW_TS_RTC_Int_AppNot(uint32_t TimerProcessID, uint8_t TimerID, HW_TS_pTimerCb_t pTimerC
 888:Core/Src/hw_timerserver.c **** {
 2035              		.loc 1 888 1 is_stmt 1 view -0
 2036              		.cfi_startproc
 2037              		@ args = 0, pretend = 0, frame = 0
 2038              		@ frame_needed = 0, uses_anonymous_args = 0
 2039              		.loc 1 888 1 is_stmt 0 view .LVU575
 2040 0000 08B5     		push	{r3, lr}
 2041              	.LCFI17:
 2042              		.cfi_def_cfa_offset 8
 2043              		.cfi_offset 3, -8
 2044              		.cfi_offset 14, -4
 889:Core/Src/hw_timerserver.c ****   pTimerCallBack();
 2045              		.loc 1 889 3 is_stmt 1 view .LVU576
 2046 0002 9047     		blx	r2
 2047              	.LVL160:
 890:Core/Src/hw_timerserver.c **** 
 891:Core/Src/hw_timerserver.c ****   return;
 2048              		.loc 1 891 3 view .LVU577
 892:Core/Src/hw_timerserver.c **** }
 2049              		.loc 1 892 1 is_stmt 0 view .LVU578
 2050 0004 08BD     		pop	{r3, pc}
 2051              		.cfi_endproc
 2052              	.LFE1430:
 2054              		.section	.text.HW_TS_RTC_Wakeup_Handler,"ax",%progbits
 2055              		.align	1
 2056              		.global	HW_TS_RTC_Wakeup_Handler
 2057              		.syntax unified
 2058              		.thumb
 2059              		.thumb_func
 2060              		.fpu fpv4-sp-d16
 2062              	HW_TS_RTC_Wakeup_Handler:
 2063              	.LFB1423:
 487:Core/Src/hw_timerserver.c ****   HW_TS_pTimerCb_t ptimer_callback;
 2064              		.loc 1 487 1 is_stmt 1 view -0
 2065              		.cfi_startproc
 2066              		@ args = 0, pretend = 0, frame = 0
 2067              		@ frame_needed = 0, uses_anonymous_args = 0
 2068 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 2069              	.LCFI18:
 2070              		.cfi_def_cfa_offset 24
 2071              		.cfi_offset 3, -24
 2072              		.cfi_offset 4, -20
 2073              		.cfi_offset 5, -16
 2074              		.cfi_offset 6, -12
 2075              		.cfi_offset 7, -8
 2076              		.cfi_offset 14, -4
 488:Core/Src/hw_timerserver.c ****   uint32_t timer_process_id;
 2077              		.loc 1 488 3 view .LVU580
 489:Core/Src/hw_timerserver.c ****   uint8_t local_current_running_timer_id;
 2078              		.loc 1 489 3 view .LVU581
 490:Core/Src/hw_timerserver.c **** #if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
 2079              		.loc 1 490 3 view .LVU582
 492:Core/Src/hw_timerserver.c **** #endif
 2080              		.loc 1 492 3 view .LVU583
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 94


 496:Core/Src/hw_timerserver.c ****   __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
 2081              		.loc 1 496 3 view .LVU584
 2082              	.LBB90:
 2083              	.LBI90:
 449:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2084              		.loc 2 449 31 view .LVU585
 2085              	.LBB91:
 451:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2086              		.loc 2 451 3 view .LVU586
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 2087              		.loc 2 453 3 view .LVU587
 2088              		.syntax unified
 2089              	@ 453 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2090 0002 EFF31084 		MRS r4, primask
 2091              	@ 0 "" 2
 2092              	.LVL161:
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2093              		.loc 2 454 3 view .LVU588
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2094              		.loc 2 454 3 is_stmt 0 view .LVU589
 2095              		.thumb
 2096              		.syntax unified
 2097              	.LBE91:
 2098              	.LBE90:
 497:Core/Src/hw_timerserver.c **** #endif
 2099              		.loc 1 497 3 is_stmt 1 view .LVU590
 2100              	.LBB92:
 2101              	.LBI92:
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2102              		.loc 2 207 27 view .LVU591
 2103              	.LBB93:
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2104              		.loc 2 209 3 view .LVU592
 2105              		.syntax unified
 2106              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2107 0006 72B6     		cpsid i
 2108              	@ 0 "" 2
 2109              		.thumb
 2110              		.syntax unified
 2111              	.LBE93:
 2112              	.LBE92:
 501:Core/Src/hw_timerserver.c **** 
 2113              		.loc 1 501 3 view .LVU593
 501:Core/Src/hw_timerserver.c **** 
 2114              		.loc 1 501 3 view .LVU594
 2115 0008 364B     		ldr	r3, .L139
 2116 000a 1968     		ldr	r1, [r3]
 2117 000c 0B68     		ldr	r3, [r1]
 2118 000e CA22     		movs	r2, #202
 2119 0010 5A62     		str	r2, [r3, #36]
 501:Core/Src/hw_timerserver.c **** 
 2120              		.loc 1 501 3 view .LVU595
 2121 0012 0B68     		ldr	r3, [r1]
 2122 0014 5322     		movs	r2, #83
 2123 0016 5A62     		str	r2, [r3, #36]
 501:Core/Src/hw_timerserver.c **** 
 2124              		.loc 1 501 3 view .LVU596
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 95


 508:Core/Src/hw_timerserver.c **** 
 2125              		.loc 1 508 3 view .LVU597
 2126 0018 0A68     		ldr	r2, [r1]
 2127 001a 9368     		ldr	r3, [r2, #8]
 2128 001c 23F48063 		bic	r3, r3, #1024
 2129 0020 9360     		str	r3, [r2, #8]
 510:Core/Src/hw_timerserver.c **** 
 2130              		.loc 1 510 3 view .LVU598
 510:Core/Src/hw_timerserver.c **** 
 2131              		.loc 1 510 34 is_stmt 0 view .LVU599
 2132 0022 314A     		ldr	r2, .L139+4
 2133 0024 92F89030 		ldrb	r3, [r2, #144]	@ zero_extendqisi2
 2134 0028 DDB2     		uxtb	r5, r3
 2135              	.LVL162:
 512:Core/Src/hw_timerserver.c ****   {
 2136              		.loc 1 512 3 is_stmt 1 view .LVU600
 512:Core/Src/hw_timerserver.c ****   {
 2137              		.loc 1 512 51 is_stmt 0 view .LVU601
 2138 002a 03EB4303 		add	r3, r3, r3, lsl #1
 2139 002e D800     		lsls	r0, r3, #3
 2140 0030 0244     		add	r2, r2, r0
 2141 0032 137B     		ldrb	r3, [r2, #12]	@ zero_extendqisi2
 2142 0034 DBB2     		uxtb	r3, r3
 512:Core/Src/hw_timerserver.c ****   {
 2143              		.loc 1 512 5 view .LVU602
 2144 0036 022B     		cmp	r3, #2
 2145 0038 15D0     		beq	.L137
 2146              	.L131:
 565:Core/Src/hw_timerserver.c **** 
 2147              		.loc 1 565 74 is_stmt 1 discriminator 1 view .LVU603
 565:Core/Src/hw_timerserver.c **** 
 2148              		.loc 1 565 10 discriminator 1 view .LVU604
 565:Core/Src/hw_timerserver.c **** 
 2149              		.loc 1 565 11 is_stmt 0 discriminator 1 view .LVU605
 2150 003a 0B68     		ldr	r3, [r1]
 2151 003c DA68     		ldr	r2, [r3, #12]
 565:Core/Src/hw_timerserver.c **** 
 2152              		.loc 1 565 10 discriminator 1 view .LVU606
 2153 003e 12F0040F 		tst	r2, #4
 2154 0042 FAD0     		beq	.L131
 574:Core/Src/hw_timerserver.c ****     __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 2155              		.loc 1 574 5 is_stmt 1 view .LVU607
 2156 0044 DA68     		ldr	r2, [r3, #12]
 2157 0046 D2B2     		uxtb	r2, r2
 2158 0048 62F49062 		orn	r2, r2, #1152
 2159 004c DA60     		str	r2, [r3, #12]
 575:Core/Src/hw_timerserver.c **** 
 2160              		.loc 1 575 5 view .LVU608
 2161 004e 274B     		ldr	r3, .L139+8
 2162 0050 4FF40022 		mov	r2, #524288
 2163 0054 DA60     		str	r2, [r3, #12]
 578:Core/Src/hw_timerserver.c **** #endif
 2164              		.loc 1 578 5 view .LVU609
 2165              	.LVL163:
 2166              	.LBB94:
 2167              	.LBI94:
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 96


 2168              		.loc 2 479 27 view .LVU610
 2169              	.LBB95:
 481:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2170              		.loc 2 481 3 view .LVU611
 2171              		.syntax unified
 2172              	@ 481 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2173 0056 84F31088 		MSR primask, r4
 2174              	@ 0 "" 2
 2175              	.LVL164:
 2176              		.thumb
 2177              		.syntax unified
 2178              	.L135:
 481:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2179              		.loc 2 481 3 is_stmt 0 view .LVU612
 2180              	.LBE95:
 2181              	.LBE94:
 583:Core/Src/hw_timerserver.c **** 
 2182              		.loc 1 583 3 is_stmt 1 view .LVU613
 583:Core/Src/hw_timerserver.c **** 
 2183              		.loc 1 583 3 view .LVU614
 2184 005a 224B     		ldr	r3, .L139
 2185 005c 1B68     		ldr	r3, [r3]
 2186 005e 1B68     		ldr	r3, [r3]
 2187 0060 FF22     		movs	r2, #255
 2188 0062 5A62     		str	r2, [r3, #36]
 583:Core/Src/hw_timerserver.c **** 
 2189              		.loc 1 583 3 view .LVU615
 585:Core/Src/hw_timerserver.c **** }
 2190              		.loc 1 585 3 view .LVU616
 586:Core/Src/hw_timerserver.c **** 
 2191              		.loc 1 586 1 is_stmt 0 view .LVU617
 2192 0064 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2193              	.LVL165:
 2194              	.L137:
 514:Core/Src/hw_timerserver.c ****     timer_process_id = aTimerContext[local_current_running_timer_id].TimerProcessID;
 2195              		.loc 1 514 5 is_stmt 1 view .LVU618
 514:Core/Src/hw_timerserver.c ****     timer_process_id = aTimerContext[local_current_running_timer_id].TimerProcessID;
 2196              		.loc 1 514 21 is_stmt 0 view .LVU619
 2197 0066 204B     		ldr	r3, .L139+4
 2198 0068 05EB4501 		add	r1, r5, r5, lsl #1
 2199 006c CA00     		lsls	r2, r1, #3
 2200 006e 9918     		adds	r1, r3, r2
 2201 0070 9F58     		ldr	r7, [r3, r2]
 2202              	.LVL166:
 515:Core/Src/hw_timerserver.c **** 
 2203              		.loc 1 515 5 is_stmt 1 view .LVU620
 515:Core/Src/hw_timerserver.c **** 
 2204              		.loc 1 515 22 is_stmt 0 view .LVU621
 2205 0072 0E69     		ldr	r6, [r1, #16]
 2206              	.LVL167:
 524:Core/Src/hw_timerserver.c ****     {
 2207              		.loc 1 524 5 is_stmt 1 view .LVU622
 524:Core/Src/hw_timerserver.c ****     {
 2208              		.loc 1 524 30 is_stmt 0 view .LVU623
 2209 0074 93F89830 		ldrb	r3, [r3, #152]	@ zero_extendqisi2
 524:Core/Src/hw_timerserver.c ****     {
 2210              		.loc 1 524 7 view .LVU624
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 97


 2211 0078 73B3     		cbz	r3, .L132
 526:Core/Src/hw_timerserver.c ****       {
 2212              		.loc 1 526 7 is_stmt 1 view .LVU625
 526:Core/Src/hw_timerserver.c ****       {
 2213              		.loc 1 526 55 is_stmt 0 view .LVU626
 2214 007a 4B7B     		ldrb	r3, [r1, #13]	@ zero_extendqisi2
 2215 007c DBB2     		uxtb	r3, r3
 526:Core/Src/hw_timerserver.c ****       {
 2216              		.loc 1 526 9 view .LVU627
 2217 007e 012B     		cmp	r3, #1
 2218 0080 12D0     		beq	.L138
 540:Core/Src/hw_timerserver.c **** #endif
 2219              		.loc 1 540 9 is_stmt 1 view .LVU628
 2220              	.LVL168:
 2221              	.LBB96:
 2222              	.LBI96:
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2223              		.loc 2 479 27 view .LVU629
 2224              	.LBB97:
 481:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2225              		.loc 2 481 3 view .LVU630
 2226              		.syntax unified
 2227              	@ 481 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2228 0082 84F31088 		MSR primask, r4
 2229              	@ 0 "" 2
 2230              	.LVL169:
 481:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2231              		.loc 2 481 3 is_stmt 0 view .LVU631
 2232              		.thumb
 2233              		.syntax unified
 2234              	.LBE97:
 2235              	.LBE96:
 542:Core/Src/hw_timerserver.c **** 
 2236              		.loc 1 542 9 is_stmt 1 view .LVU632
 2237 0086 2846     		mov	r0, r5
 2238 0088 FFF7FEFF 		bl	HW_TS_Stop
 2239              	.LVL170:
 545:Core/Src/hw_timerserver.c ****         }
 2240              		.loc 1 545 9 view .LVU633
 545:Core/Src/hw_timerserver.c ****         }
 2241              		.loc 1 545 9 view .LVU634
 2242 008c 154B     		ldr	r3, .L139
 2243 008e 1B68     		ldr	r3, [r3]
 2244 0090 1A68     		ldr	r2, [r3]
 2245 0092 CA21     		movs	r1, #202
 2246 0094 5162     		str	r1, [r2, #36]
 545:Core/Src/hw_timerserver.c ****         }
 2247              		.loc 1 545 9 view .LVU635
 2248 0096 1B68     		ldr	r3, [r3]
 2249 0098 5322     		movs	r2, #83
 2250 009a 5A62     		str	r2, [r3, #36]
 2251              	.L134:
 545:Core/Src/hw_timerserver.c ****         }
 2252              		.loc 1 545 9 discriminator 1 view .LVU636
 548:Core/Src/hw_timerserver.c ****     }
 2253              		.loc 1 548 7 discriminator 1 view .LVU637
 2254 009c 3A46     		mov	r2, r7
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 98


 2255 009e 2946     		mov	r1, r5
 2256 00a0 3046     		mov	r0, r6
 2257 00a2 FFF7FEFF 		bl	HW_TS_RTC_Int_AppNot
 2258              	.LVL171:
 2259 00a6 D8E7     		b	.L135
 2260              	.L138:
 528:Core/Src/hw_timerserver.c **** #if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
 2261              		.loc 1 528 9 view .LVU638
 2262 00a8 0121     		movs	r1, #1
 2263 00aa 2846     		mov	r0, r5
 2264 00ac FFF7FEFF 		bl	UnlinkTimer
 2265              	.LVL172:
 530:Core/Src/hw_timerserver.c **** #endif
 2266              		.loc 1 530 9 view .LVU639
 2267              	.LBB98:
 2268              	.LBI98:
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2269              		.loc 2 479 27 view .LVU640
 2270              	.LBB99:
 481:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2271              		.loc 2 481 3 view .LVU641
 2272              		.syntax unified
 2273              	@ 481 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2274 00b0 84F31088 		MSR primask, r4
 2275              	@ 0 "" 2
 2276              	.LVL173:
 481:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2277              		.loc 2 481 3 is_stmt 0 view .LVU642
 2278              		.thumb
 2279              		.syntax unified
 2280              	.LBE99:
 2281              	.LBE98:
 532:Core/Src/hw_timerserver.c **** 
 2282              		.loc 1 532 9 is_stmt 1 view .LVU643
 2283 00b4 05EB4503 		add	r3, r5, r5, lsl #1
 2284 00b8 DA00     		lsls	r2, r3, #3
 2285 00ba 0B4B     		ldr	r3, .L139+4
 2286 00bc 1344     		add	r3, r3, r2
 2287 00be 5968     		ldr	r1, [r3, #4]
 2288 00c0 2846     		mov	r0, r5
 2289 00c2 FFF7FEFF 		bl	HW_TS_Start
 2290              	.LVL174:
 535:Core/Src/hw_timerserver.c ****         }
 2291              		.loc 1 535 9 view .LVU644
 535:Core/Src/hw_timerserver.c ****         }
 2292              		.loc 1 535 9 view .LVU645
 2293 00c6 074B     		ldr	r3, .L139
 2294 00c8 1B68     		ldr	r3, [r3]
 2295 00ca 1A68     		ldr	r2, [r3]
 2296 00cc CA21     		movs	r1, #202
 2297 00ce 5162     		str	r1, [r2, #36]
 535:Core/Src/hw_timerserver.c ****         }
 2298              		.loc 1 535 9 view .LVU646
 2299 00d0 1B68     		ldr	r3, [r3]
 2300 00d2 5322     		movs	r2, #83
 2301 00d4 5A62     		str	r2, [r3, #36]
 535:Core/Src/hw_timerserver.c ****         }
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 99


 2302              		.loc 1 535 9 view .LVU647
 2303 00d6 E1E7     		b	.L134
 2304              	.L132:
 552:Core/Src/hw_timerserver.c **** #if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
 2305              		.loc 1 552 7 view .LVU648
 2306 00d8 FFF7FEFF 		bl	RescheduleTimerList
 2307              	.LVL175:
 554:Core/Src/hw_timerserver.c **** #endif
 2308              		.loc 1 554 7 view .LVU649
 2309              	.LBB100:
 2310              	.LBI100:
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2311              		.loc 2 479 27 view .LVU650
 2312              	.LBB101:
 481:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2313              		.loc 2 481 3 view .LVU651
 2314              		.syntax unified
 2315              	@ 481 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2316 00dc 84F31088 		MSR primask, r4
 2317              	@ 0 "" 2
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2318              		.loc 2 482 1 is_stmt 0 view .LVU652
 2319              		.thumb
 2320              		.syntax unified
 2321 00e0 BBE7     		b	.L135
 2322              	.L140:
 2323 00e2 00BF     		.align	2
 2324              	.L139:
 2325 00e4 00000000 		.word	.LANCHOR4
 2326 00e8 00000000 		.word	.LANCHOR0
 2327 00ec 00080058 		.word	1476397056
 2328              	.LBE101:
 2329              	.LBE100:
 2330              		.cfi_endproc
 2331              	.LFE1423:
 2333              		.section	.bss.AsynchPrescalerUserConfig,"aw",%nobits
 2334              		.set	.LANCHOR2,. + 0
 2337              	AsynchPrescalerUserConfig:
 2338 0000 00       		.space	1
 2339              		.section	.bss.MaxWakeupTimerSetup,"aw",%nobits
 2340              		.align	1
 2341              		.set	.LANCHOR5,. + 0
 2344              	MaxWakeupTimerSetup:
 2345 0000 0000     		.space	2
 2346              		.section	.bss.SynchPrescalerUserConfig,"aw",%nobits
 2347              		.align	1
 2348              		.set	.LANCHOR1,. + 0
 2351              	SynchPrescalerUserConfig:
 2352 0000 0000     		.space	2
 2353              		.section	.bss.WakeupTimerDivider,"aw",%nobits
 2354              		.set	.LANCHOR3,. + 0
 2357              	WakeupTimerDivider:
 2358 0000 00       		.space	1
 2359              		.section	.bss.phrtc,"aw",%nobits
 2360              		.align	2
 2361              		.set	.LANCHOR4,. + 0
 2364              	phrtc:
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 100


 2365 0000 00000000 		.space	4
 2366              		.section	TIMERSERVER_CONTEXT,"aw"
 2367              		.align	2
 2368              		.set	.LANCHOR0,. + 0
 2371              	aTimerContext:
 2372 0000 00000000 		.space	144
 2372      00000000 
 2372      00000000 
 2372      00000000 
 2372      00000000 
 2375              	CurrentRunningTimerID:
 2376 0090 00       		.space	1
 2379              	PreviousRunningTimerID:
 2380 0091 00       		.space	1
 2381 0092 0000     		.space	2
 2384              	SSRValueOnLastSetup:
 2385 0094 00000000 		.space	4
 2388              	WakeupTimerLimitation:
 2389 0098 00       		.space	1
 2390              		.weak	HW_TS_RTC_CountUpdated_AppNot
 2391              		.text
 2392              	.Letext0:
 2393              		.file 4 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/machine/_de
 2394              		.file 5 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/_stdint
 2395              		.file 6 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/lock.h"
 2396              		.file 7 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/_types.
 2397              		.file 8 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/lib/gcc/arm-none-eabi/9.2.1/inclu
 2398              		.file 9 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/reent.h
 2399              		.file 10 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/stdlib.h"
 2400              		.file 11 "Drivers/CMSIS/Include/core_cm4.h"
 2401              		.file 12 "Drivers/CMSIS/Device/ST/STM32WBxx/Include/system_stm32wbxx.h"
 2402              		.file 13 "Drivers/CMSIS/Device/ST/STM32WBxx/Include/stm32wb55xx.h"
 2403              		.file 14 "Drivers/CMSIS/Device/ST/STM32WBxx/Include/stm32wbxx.h"
 2404              		.file 15 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_def.h"
 2405              		.file 16 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_flash.h"
 2406              		.file 17 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_rtc.h"
 2407              		.file 18 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_uart.h"
 2408              		.file 19 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal.h"
 2409              		.file 20 "Core/Inc/hw_if.h"
 2410              		.file 21 "Core/Inc/app_conf.h"
 2411              		.file 22 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_cortex.h"
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 101


DEFINED SYMBOLS
                            *ABS*:0000000000000000 hw_timerserver.c
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:18     .text.ReadRtcSsrValue:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:25     .text.ReadRtcSsrValue:0000000000000000 ReadRtcSsrValue
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:73     .text.ReadRtcSsrValue:000000000000001c $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:78     .text.LinkTimerAfter:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:84     .text.LinkTimerAfter:0000000000000000 LinkTimerAfter
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:144    .text.LinkTimerAfter:0000000000000040 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:149    .text.LinkTimerBefore:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:155    .text.LinkTimerBefore:0000000000000000 LinkTimerBefore
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:236    .text.LinkTimerBefore:0000000000000064 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:241    .text.UnlinkTimer:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:247    .text.UnlinkTimer:0000000000000000 UnlinkTimer
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:370    .text.UnlinkTimer:0000000000000094 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:375    .text.ReturnTimeElapsed:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:381    .text.ReturnTimeElapsed:0000000000000000 ReturnTimeElapsed
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:468    .text.ReturnTimeElapsed:000000000000004c $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:476    .text.linkTimer:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:482    .text.linkTimer:0000000000000000 linkTimer
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:650    .text.linkTimer:00000000000000d4 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:655    .text.RestartWakeupCounter:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:661    .text.RestartWakeupCounter:0000000000000000 RestartWakeupCounter
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:768    .text.RestartWakeupCounter:000000000000007c $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:777    .text.RescheduleTimerList:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:783    .text.RescheduleTimerList:0000000000000000 RescheduleTimerList
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:958    .text.RescheduleTimerList:00000000000000c4 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:966    .text.HW_TS_Init:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:973    .text.HW_TS_Init:0000000000000000 HW_TS_Init
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:1269   .text.HW_TS_Init:0000000000000134 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:1281   .text.HW_TS_Create:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:1288   .text.HW_TS_Create:0000000000000000 HW_TS_Create
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:1453   .text.HW_TS_Create:000000000000005c $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:1458   .text.HW_TS_Stop:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:1465   .text.HW_TS_Stop:0000000000000000 HW_TS_Stop
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:1662   .text.HW_TS_Stop:00000000000000b8 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:1670   .text.HW_TS_Delete:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:1677   .text.HW_TS_Delete:0000000000000000 HW_TS_Delete
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:1707   .text.HW_TS_Delete:0000000000000018 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:1712   .text.HW_TS_Start:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:1719   .text.HW_TS_Start:0000000000000000 HW_TS_Start
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:1894   .text.HW_TS_Start:0000000000000098 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:1900   .text.HW_TS_RTC_ReadLeftTicksToCount:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:1907   .text.HW_TS_RTC_ReadLeftTicksToCount:0000000000000000 HW_TS_RTC_ReadLeftTicksToCount
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:2020   .text.HW_TS_RTC_ReadLeftTicksToCount:0000000000000034 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:2025   .text.HW_TS_RTC_Int_AppNot:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:2032   .text.HW_TS_RTC_Int_AppNot:0000000000000000 HW_TS_RTC_Int_AppNot
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:2055   .text.HW_TS_RTC_Wakeup_Handler:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:2062   .text.HW_TS_RTC_Wakeup_Handler:0000000000000000 HW_TS_RTC_Wakeup_Handler
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:2325   .text.HW_TS_RTC_Wakeup_Handler:00000000000000e4 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:2337   .bss.AsynchPrescalerUserConfig:0000000000000000 AsynchPrescalerUserConfig
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:2338   .bss.AsynchPrescalerUserConfig:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:2340   .bss.MaxWakeupTimerSetup:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:2344   .bss.MaxWakeupTimerSetup:0000000000000000 MaxWakeupTimerSetup
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:2347   .bss.SynchPrescalerUserConfig:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:2351   .bss.SynchPrescalerUserConfig:0000000000000000 SynchPrescalerUserConfig
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:2357   .bss.WakeupTimerDivider:0000000000000000 WakeupTimerDivider
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:2358   .bss.WakeupTimerDivider:0000000000000000 $d
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s 			page 102


/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:2360   .bss.phrtc:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:2364   .bss.phrtc:0000000000000000 phrtc
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:2367   TIMERSERVER_CONTEXT:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:2371   TIMERSERVER_CONTEXT:0000000000000000 aTimerContext
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:2375   TIMERSERVER_CONTEXT:0000000000000090 CurrentRunningTimerID
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:2379   TIMERSERVER_CONTEXT:0000000000000091 PreviousRunningTimerID
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:2384   TIMERSERVER_CONTEXT:0000000000000094 SSRValueOnLastSetup
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccI2OzsS.s:2388   TIMERSERVER_CONTEXT:0000000000000098 WakeupTimerLimitation

UNDEFINED SYMBOLS
HAL_NVIC_ClearPendingIRQ
HW_TS_RTC_CountUpdated_AppNot
HAL_NVIC_SetPendingIRQ
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
