0.6
2019.2
Nov  6 2019
21:57:16
D:/FPGA_project/Chapter_2/Chapter_2.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/greater_2bit_tb.v,1756452593,verilog,,,,greater_2bit_tb,,,,,,,,
D:/FPGA_project/Chapter_2/Chapter_2.srcs/sources_1/new/greater_2bit.v,1756454707,verilog,,D:/FPGA_project/Chapter_2/Chapter_2.srcs/sim_1/new/greater_2bit_tb.v,,greater_2bit,,,,,,,,
