-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_gmem_0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_0_AWREADY : IN STD_LOGIC;
    m_axi_gmem_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_WVALID : OUT STD_LOGIC;
    m_axi_gmem_0_WREADY : IN STD_LOGIC;
    m_axi_gmem_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_0_WLAST : OUT STD_LOGIC;
    m_axi_gmem_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_0_ARREADY : IN STD_LOGIC;
    m_axi_gmem_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_RVALID : IN STD_LOGIC;
    m_axi_gmem_0_RREADY : OUT STD_LOGIC;
    m_axi_gmem_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_0_RLAST : IN STD_LOGIC;
    m_axi_gmem_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_gmem_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_0_BVALID : IN STD_LOGIC;
    m_axi_gmem_0_BREADY : OUT STD_LOGIC;
    m_axi_gmem_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    precision : IN STD_LOGIC_VECTOR (31 downto 0);
    input_r : IN STD_LOGIC_VECTOR (63 downto 0);
    sext_ln39_10 : IN STD_LOGIC_VECTOR (31 downto 0);
    sext_ln39_11 : IN STD_LOGIC_VECTOR (31 downto 0);
    sext_ln39_12 : IN STD_LOGIC_VECTOR (31 downto 0);
    sext_ln39_13 : IN STD_LOGIC_VECTOR (31 downto 0);
    sext_ln39_14 : IN STD_LOGIC_VECTOR (31 downto 0);
    sext_ln39_15 : IN STD_LOGIC_VECTOR (31 downto 0);
    sext_ln39_16 : IN STD_LOGIC_VECTOR (31 downto 0);
    sext_ln39_2 : IN STD_LOGIC_VECTOR (31 downto 0);
    sext_ln39_3 : IN STD_LOGIC_VECTOR (31 downto 0);
    sext_ln39_4 : IN STD_LOGIC_VECTOR (31 downto 0);
    sext_ln39_5 : IN STD_LOGIC_VECTOR (31 downto 0);
    sext_ln39_6 : IN STD_LOGIC_VECTOR (31 downto 0);
    sext_ln39_7 : IN STD_LOGIC_VECTOR (31 downto 0);
    sext_ln39_8 : IN STD_LOGIC_VECTOR (31 downto 0);
    sext_ln39_9 : IN STD_LOGIC_VECTOR (31 downto 0);
    sext_ln39 : IN STD_LOGIC_VECTOR (31 downto 0);
    phi_mul7 : IN STD_LOGIC_VECTOR (61 downto 0);
    output_r : IN STD_LOGIC_VECTOR (63 downto 0);
    w8_cast : IN STD_LOGIC_VECTOR (7 downto 0);
    bh : IN STD_LOGIC_VECTOR (3 downto 0);
    empty_30 : IN STD_LOGIC_VECTOR (3 downto 0);
    empty_31 : IN STD_LOGIC_VECTOR (1 downto 0);
    empty_32 : IN STD_LOGIC_VECTOR (1 downto 0);
    empty_33 : IN STD_LOGIC_VECTOR (3 downto 0);
    bh_1 : IN STD_LOGIC_VECTOR (3 downto 0);
    w8_15_cast : IN STD_LOGIC_VECTOR (7 downto 0);
    empty_34 : IN STD_LOGIC_VECTOR (1 downto 0);
    empty_35 : IN STD_LOGIC_VECTOR (3 downto 0);
    bh_2 : IN STD_LOGIC_VECTOR (3 downto 0);
    w8_16_cast : IN STD_LOGIC_VECTOR (7 downto 0);
    empty_36 : IN STD_LOGIC_VECTOR (1 downto 0);
    empty_37 : IN STD_LOGIC_VECTOR (3 downto 0);
    bh_3 : IN STD_LOGIC_VECTOR (3 downto 0);
    w8_17_cast : IN STD_LOGIC_VECTOR (7 downto 0);
    empty_38 : IN STD_LOGIC_VECTOR (1 downto 0);
    empty_39 : IN STD_LOGIC_VECTOR (3 downto 0);
    bh_4 : IN STD_LOGIC_VECTOR (3 downto 0);
    w8_18_cast : IN STD_LOGIC_VECTOR (7 downto 0);
    empty_40 : IN STD_LOGIC_VECTOR (1 downto 0);
    empty_41 : IN STD_LOGIC_VECTOR (3 downto 0);
    bh_5 : IN STD_LOGIC_VECTOR (3 downto 0);
    w8_19_cast : IN STD_LOGIC_VECTOR (7 downto 0);
    empty_42 : IN STD_LOGIC_VECTOR (1 downto 0);
    empty_43 : IN STD_LOGIC_VECTOR (3 downto 0);
    bh_6 : IN STD_LOGIC_VECTOR (3 downto 0);
    w8_20_cast : IN STD_LOGIC_VECTOR (7 downto 0);
    empty_44 : IN STD_LOGIC_VECTOR (1 downto 0);
    empty_45 : IN STD_LOGIC_VECTOR (3 downto 0);
    bh_7 : IN STD_LOGIC_VECTOR (3 downto 0);
    w8_21_cast : IN STD_LOGIC_VECTOR (7 downto 0);
    w8_22_cast : IN STD_LOGIC_VECTOR (7 downto 0);
    bh_8 : IN STD_LOGIC_VECTOR (3 downto 0);
    empty_46 : IN STD_LOGIC_VECTOR (3 downto 0);
    empty_47 : IN STD_LOGIC_VECTOR (1 downto 0);
    empty_48 : IN STD_LOGIC_VECTOR (1 downto 0);
    empty_49 : IN STD_LOGIC_VECTOR (3 downto 0);
    bh_9 : IN STD_LOGIC_VECTOR (3 downto 0);
    w8_23_cast : IN STD_LOGIC_VECTOR (7 downto 0);
    empty_50 : IN STD_LOGIC_VECTOR (1 downto 0);
    empty_51 : IN STD_LOGIC_VECTOR (3 downto 0);
    bh_15 : IN STD_LOGIC_VECTOR (3 downto 0);
    w8_24_cast : IN STD_LOGIC_VECTOR (7 downto 0);
    empty_52 : IN STD_LOGIC_VECTOR (1 downto 0);
    empty_53 : IN STD_LOGIC_VECTOR (3 downto 0);
    bh_10 : IN STD_LOGIC_VECTOR (3 downto 0);
    w8_25_cast : IN STD_LOGIC_VECTOR (7 downto 0);
    empty_54 : IN STD_LOGIC_VECTOR (1 downto 0);
    empty_55 : IN STD_LOGIC_VECTOR (3 downto 0);
    bh_11 : IN STD_LOGIC_VECTOR (3 downto 0);
    w8_26_cast : IN STD_LOGIC_VECTOR (7 downto 0);
    empty_56 : IN STD_LOGIC_VECTOR (1 downto 0);
    empty_57 : IN STD_LOGIC_VECTOR (3 downto 0);
    bh_12 : IN STD_LOGIC_VECTOR (3 downto 0);
    w8_27_cast : IN STD_LOGIC_VECTOR (7 downto 0);
    empty_58 : IN STD_LOGIC_VECTOR (1 downto 0);
    empty_59 : IN STD_LOGIC_VECTOR (3 downto 0);
    bh_13 : IN STD_LOGIC_VECTOR (3 downto 0);
    w8_28_cast : IN STD_LOGIC_VECTOR (7 downto 0);
    empty_60 : IN STD_LOGIC_VECTOR (1 downto 0);
    empty : IN STD_LOGIC_VECTOR (3 downto 0);
    bh_14 : IN STD_LOGIC_VECTOR (3 downto 0);
    w8_29_cast : IN STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of cnn_accelerator_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001000";
    constant ap_ST_fsm_pp0_stage15 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000010000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000100000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001000000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000100000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (15 downto 0) := "0000001000000000";
    constant ap_ST_fsm_pp0_stage9 : STD_LOGIC_VECTOR (15 downto 0) := "0000010000000000";
    constant ap_ST_fsm_pp0_stage10 : STD_LOGIC_VECTOR (15 downto 0) := "0000100000000000";
    constant ap_ST_fsm_pp0_stage11 : STD_LOGIC_VECTOR (15 downto 0) := "0001000000000000";
    constant ap_ST_fsm_pp0_stage12 : STD_LOGIC_VECTOR (15 downto 0) := "0010000000000000";
    constant ap_ST_fsm_pp0_stage13 : STD_LOGIC_VECTOR (15 downto 0) := "0100000000000000";
    constant ap_ST_fsm_pp0_stage14 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv64_8 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage15 : signal is "none";
    signal icmp_ln40_reg_4129 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state17_pp0_stage15_iter0_grp16 : BOOLEAN;
    signal ap_block_pp0_stage15_subdone_grp16_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage15_subdone_grp16 : BOOLEAN;
    signal ap_block_pp0_stage15_subdone : BOOLEAN;
    signal ap_block_state17_io_grp17 : BOOLEAN;
    signal ap_block_pp0_stage15_subdone_grp17_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage15_subdone_grp17 : BOOLEAN;
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal first_iter_0_reg_4145 : STD_LOGIC_VECTOR (0 downto 0);
    signal first_iter_0_reg_4145_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state5_io_grp1 : BOOLEAN;
    signal ap_block_pp0_stage15_subdone_grp1_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage15_subdone_grp1 : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage15 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal gmem_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4_grp2 : BOOLEAN;
    signal ap_block_pp0_stage4_subdone_grp2_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage4_subdone_grp2 : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal gmem_blk_n_R : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage12 : signal is "none";
    signal ap_block_pp0_stage12_grp10 : BOOLEAN;
    signal ap_block_pp0_stage12_subdone_grp10_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage12_subdone_grp10 : BOOLEAN;
    signal ap_block_pp0_stage12_subdone : BOOLEAN;
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_pp0_stage5_grp3 : BOOLEAN;
    signal ap_block_pp0_stage5_subdone_grp3_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage5_subdone_grp3 : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_CS_fsm_pp0_stage13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage13 : signal is "none";
    signal ap_block_pp0_stage13_grp12 : BOOLEAN;
    signal ap_block_pp0_stage13_subdone_grp12_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage13_subdone_grp12 : BOOLEAN;
    signal ap_block_pp0_stage13_subdone : BOOLEAN;
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_pp0_stage6_grp4 : BOOLEAN;
    signal ap_block_pp0_stage6_subdone_grp4_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage6_subdone_grp4 : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_CS_fsm_pp0_stage14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage14 : signal is "none";
    signal ap_block_pp0_stage14_grp14 : BOOLEAN;
    signal ap_block_pp0_stage14_subdone_grp14_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage14_subdone_grp14 : BOOLEAN;
    signal ap_block_pp0_stage14_subdone : BOOLEAN;
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_pp0_stage7_grp5 : BOOLEAN;
    signal ap_block_pp0_stage7_subdone_grp5_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage7_subdone_grp5 : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_block_pp0_stage15_grp16 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal ap_block_pp0_stage8_grp6 : BOOLEAN;
    signal ap_block_pp0_stage8_subdone_grp6_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage8_subdone_grp6 : BOOLEAN;
    signal ap_block_pp0_stage8_subdone : BOOLEAN;
    signal ap_block_pp0_stage0_grp18 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp18_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp18 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage9 : signal is "none";
    signal ap_block_pp0_stage9_grp7 : BOOLEAN;
    signal ap_block_pp0_stage9_subdone_grp7_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage9_subdone_grp7 : BOOLEAN;
    signal ap_block_pp0_stage9_subdone : BOOLEAN;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1_grp20 : BOOLEAN;
    signal icmp_ln40_reg_4129_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage1_subdone_grp20_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage1_subdone_grp20 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage10 : signal is "none";
    signal ap_block_pp0_stage10_grp8 : BOOLEAN;
    signal ap_block_pp0_stage10_subdone_grp8_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage10_subdone_grp8 : BOOLEAN;
    signal ap_block_pp0_stage10_subdone : BOOLEAN;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2_grp22 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone_grp22_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage2_subdone_grp22 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage11 : signal is "none";
    signal ap_block_pp0_stage11_grp9 : BOOLEAN;
    signal ap_block_pp0_stage11_subdone_grp9_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage11_subdone_grp9 : BOOLEAN;
    signal ap_block_pp0_stage11_subdone : BOOLEAN;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3_grp24 : BOOLEAN;
    signal ap_block_pp0_stage3_subdone_grp24_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage3_subdone_grp24 : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage12_grp11 : BOOLEAN;
    signal ap_block_pp0_stage12_subdone_grp11_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage12_subdone_grp11 : BOOLEAN;
    signal ap_block_pp0_stage4_grp26 : BOOLEAN;
    signal ap_block_pp0_stage4_subdone_grp26_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage4_subdone_grp26 : BOOLEAN;
    signal ap_block_pp0_stage13_grp13 : BOOLEAN;
    signal ap_block_pp0_stage13_subdone_grp13_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage13_subdone_grp13 : BOOLEAN;
    signal ap_block_pp0_stage5_grp27 : BOOLEAN;
    signal ap_block_pp0_stage5_subdone_grp27_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage5_subdone_grp27 : BOOLEAN;
    signal ap_block_pp0_stage14_grp15 : BOOLEAN;
    signal ap_block_pp0_stage14_subdone_grp15_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage14_subdone_grp15 : BOOLEAN;
    signal ap_block_pp0_stage6_grp28 : BOOLEAN;
    signal ap_block_pp0_stage6_subdone_grp28_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage6_subdone_grp28 : BOOLEAN;
    signal ap_block_pp0_stage15_grp17 : BOOLEAN;
    signal ap_block_pp0_stage7_grp29 : BOOLEAN;
    signal ap_block_pp0_stage7_subdone_grp29_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage7_subdone_grp29 : BOOLEAN;
    signal ap_block_pp0_stage0_grp19 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp19_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp19 : BOOLEAN;
    signal ap_block_pp0_stage8_grp30 : BOOLEAN;
    signal ap_block_pp0_stage8_subdone_grp30_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage8_subdone_grp30 : BOOLEAN;
    signal ap_block_pp0_stage1_grp21 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone_grp21_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage1_subdone_grp21 : BOOLEAN;
    signal ap_block_pp0_stage9_grp31 : BOOLEAN;
    signal ap_block_pp0_stage9_subdone_grp31_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage9_subdone_grp31 : BOOLEAN;
    signal ap_block_pp0_stage2_grp23 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone_grp23_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage2_subdone_grp23 : BOOLEAN;
    signal ap_block_pp0_stage10_grp32 : BOOLEAN;
    signal ap_block_pp0_stage10_subdone_grp32_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage10_subdone_grp32 : BOOLEAN;
    signal ap_block_pp0_stage3_grp25 : BOOLEAN;
    signal ap_block_pp0_stage3_subdone_grp25_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage3_subdone_grp25 : BOOLEAN;
    signal ap_block_pp0_stage11_grp33 : BOOLEAN;
    signal ap_block_pp0_stage11_subdone_grp33_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage11_subdone_grp33 : BOOLEAN;
    signal gmem_blk_n_B : STD_LOGIC;
    signal ap_block_pp0_stage5_grp35 : BOOLEAN;
    signal icmp_ln41_1_reg_4154 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_1_reg_4154_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage5_subdone_grp35_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage5_subdone_grp35 : BOOLEAN;
    signal gmem_blk_n_W : STD_LOGIC;
    signal ap_block_pp0_stage0_grp34 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp34_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp34 : BOOLEAN;
    signal gmem_blk_n_AW : STD_LOGIC;
    signal ap_block_pp0_stage15_grp1 : BOOLEAN;
    signal partial_reg_812 : STD_LOGIC_VECTOR (15 downto 0);
    signal partial_2_reg_847 : STD_LOGIC_VECTOR (15 downto 0);
    signal partial_4_reg_882 : STD_LOGIC_VECTOR (15 downto 0);
    signal partial_6_reg_917 : STD_LOGIC_VECTOR (15 downto 0);
    signal partial_8_reg_952 : STD_LOGIC_VECTOR (15 downto 0);
    signal partial_10_reg_987 : STD_LOGIC_VECTOR (15 downto 0);
    signal partial_12_reg_1022 : STD_LOGIC_VECTOR (15 downto 0);
    signal partial_14_reg_1057 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_1092 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state14_pp0_stage12_iter0_grp10 : BOOLEAN;
    signal ap_block_pp0_stage12_11001_grp10 : BOOLEAN;
    signal ap_block_state16_pp0_stage14_iter0_grp14 : BOOLEAN;
    signal ap_block_pp0_stage14_11001_grp14 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter1_grp18 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp18 : BOOLEAN;
    signal ap_block_state19_pp0_stage1_iter1_grp20 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_grp20 : BOOLEAN;
    signal ap_block_state20_pp0_stage2_iter1_grp22 : BOOLEAN;
    signal ap_block_pp0_stage2_11001_grp22 : BOOLEAN;
    signal ap_block_state21_pp0_stage3_iter1_grp24 : BOOLEAN;
    signal ap_block_pp0_stage3_11001_grp24 : BOOLEAN;
    signal ap_block_state22_pp0_stage4_iter1_grp26 : BOOLEAN;
    signal ap_block_pp0_stage4_11001_grp26 : BOOLEAN;
    signal ap_block_state23_pp0_stage5_iter1_grp27 : BOOLEAN;
    signal ap_block_pp0_stage5_11001_grp27 : BOOLEAN;
    signal ap_block_state24_pp0_stage6_iter1_grp28 : BOOLEAN;
    signal ap_block_pp0_stage6_11001_grp28 : BOOLEAN;
    signal ap_block_state25_pp0_stage7_iter1_grp29 : BOOLEAN;
    signal ap_block_pp0_stage7_11001_grp29 : BOOLEAN;
    signal ap_block_state26_pp0_stage8_iter1_grp30 : BOOLEAN;
    signal ap_block_pp0_stage8_11001_grp30 : BOOLEAN;
    signal ap_block_state27_pp0_stage9_iter1_grp31 : BOOLEAN;
    signal ap_block_pp0_stage9_11001_grp31 : BOOLEAN;
    signal ap_block_state28_pp0_stage10_iter1_grp32 : BOOLEAN;
    signal ap_block_pp0_stage10_11001_grp32 : BOOLEAN;
    signal ap_block_state29_pp0_stage11_iter1_grp33 : BOOLEAN;
    signal ap_block_pp0_stage11_11001_grp33 : BOOLEAN;
    signal reg_1096 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state15_pp0_stage13_iter0_grp12 : BOOLEAN;
    signal ap_block_pp0_stage13_11001_grp12 : BOOLEAN;
    signal ap_block_pp0_stage15_11001_grp16 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp0 : BOOLEAN;
    signal precision_read_read_fu_774_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal precision_read_reg_3965 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state18_io_grp19 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal w8_29_cast_cast_fu_1100_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal w8_29_cast_cast_reg_3969 : STD_LOGIC_VECTOR (15 downto 0);
    signal w8_28_cast_cast_fu_1104_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal w8_28_cast_cast_reg_3974 : STD_LOGIC_VECTOR (15 downto 0);
    signal w8_27_cast_cast_fu_1108_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal w8_27_cast_cast_reg_3979 : STD_LOGIC_VECTOR (15 downto 0);
    signal w8_26_cast_cast_fu_1112_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal w8_26_cast_cast_reg_3984 : STD_LOGIC_VECTOR (15 downto 0);
    signal w8_25_cast_cast_fu_1116_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal w8_25_cast_cast_reg_3989 : STD_LOGIC_VECTOR (15 downto 0);
    signal w8_24_cast_cast_fu_1120_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal w8_24_cast_cast_reg_3994 : STD_LOGIC_VECTOR (15 downto 0);
    signal w8_23_cast_cast_fu_1124_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal w8_23_cast_cast_reg_3999 : STD_LOGIC_VECTOR (15 downto 0);
    signal w8_22_cast_cast_fu_1128_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal w8_22_cast_cast_reg_4004 : STD_LOGIC_VECTOR (15 downto 0);
    signal w8_21_cast_cast_fu_1132_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal w8_21_cast_cast_reg_4009 : STD_LOGIC_VECTOR (15 downto 0);
    signal w8_20_cast_cast_fu_1136_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal w8_20_cast_cast_reg_4014 : STD_LOGIC_VECTOR (15 downto 0);
    signal w8_19_cast_cast_fu_1140_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal w8_19_cast_cast_reg_4019 : STD_LOGIC_VECTOR (15 downto 0);
    signal w8_18_cast_cast_fu_1144_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal w8_18_cast_cast_reg_4024 : STD_LOGIC_VECTOR (15 downto 0);
    signal w8_17_cast_cast_fu_1148_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal w8_17_cast_cast_reg_4029 : STD_LOGIC_VECTOR (15 downto 0);
    signal w8_16_cast_cast_fu_1152_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal w8_16_cast_cast_reg_4034 : STD_LOGIC_VECTOR (15 downto 0);
    signal w8_15_cast_cast_fu_1156_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal w8_15_cast_cast_reg_4039 : STD_LOGIC_VECTOR (15 downto 0);
    signal w8_cast_cast_fu_1160_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal w8_cast_cast_reg_4044 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln39_cast_fu_1164_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal sext_ln39_cast_reg_4049 : STD_LOGIC_VECTOR (35 downto 0);
    signal sext_ln39_9_cast_fu_1168_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln39_9_cast_reg_4054 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln39_8_cast_fu_1172_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln39_8_cast_reg_4059 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln39_7_cast_fu_1176_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln39_7_cast_reg_4064 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln39_6_cast_fu_1180_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln39_6_cast_reg_4069 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln39_5_cast_fu_1184_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln39_5_cast_reg_4074 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln39_4_cast_fu_1188_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln39_4_cast_reg_4079 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln39_3_cast_fu_1192_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln39_3_cast_reg_4084 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln39_2_cast_fu_1196_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln39_2_cast_reg_4089 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln39_16_cast_fu_1200_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln39_16_cast_reg_4094 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln39_15_cast_fu_1204_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln39_15_cast_reg_4099 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln39_14_cast_fu_1208_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln39_14_cast_reg_4104 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln39_13_cast_fu_1212_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln39_13_cast_reg_4109 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln39_12_cast_fu_1216_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln39_12_cast_reg_4114 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln39_11_cast_fu_1220_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln39_11_cast_reg_4119 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln39_10_cast_fu_1224_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln39_10_cast_reg_4124 : STD_LOGIC_VECTOR (32 downto 0);
    signal icmp_ln40_fu_1246_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln40_fu_1270_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln40_reg_4133 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln40_1_fu_1284_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln40_1_reg_4140 : STD_LOGIC_VECTOR (3 downto 0);
    signal first_iter_0_fu_1292_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage1_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage1_subdone_grp0 : BOOLEAN;
    signal icmp_ln41_1_fu_1513_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_1_reg_4154_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1503_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal empty_63_reg_4158 : STD_LOGIC_VECTOR (35 downto 0);
    signal ap_block_pp0_stage2_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage2_subdone_grp0 : BOOLEAN;
    signal gmem_addr_reg_4164 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage3_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage3_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage3_subdone_grp0 : BOOLEAN;
    signal gmem_addr_reg_4164_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_addr_1_reg_4171 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln60_fu_1602_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln60_reg_4177 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln60_2_fu_1606_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln60_2_reg_4182 : STD_LOGIC_VECTOR (63 downto 0);
    signal sum_fu_1617_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal sum_reg_4201 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_block_pp0_stage15_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage15_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage15_subdone_grp0 : BOOLEAN;
    signal zext_ln41_1_fu_1623_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln41_1_reg_4206 : STD_LOGIC_VECTOR (32 downto 0);
    signal ap_block_pp0_stage4_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage4_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage4_subdone_grp0 : BOOLEAN;
    signal gmem_addr_2_reg_4224 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln60_17_fu_1660_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln60_17_reg_4230 : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_addr_3_reg_4235 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage5_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage5_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage5_subdone_grp0 : BOOLEAN;
    signal trunc_ln60_19_fu_1697_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln60_19_reg_4241 : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_addr_4_reg_4246 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage6_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage6_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage6_subdone_grp0 : BOOLEAN;
    signal trunc_ln60_21_fu_1734_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln60_21_reg_4252 : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_addr_5_reg_4257 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage7_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage7_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage7_subdone_grp0 : BOOLEAN;
    signal trunc_ln60_23_fu_1771_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln60_23_reg_4263 : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_addr_6_reg_4268 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage8_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage8_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage8_subdone_grp0 : BOOLEAN;
    signal trunc_ln60_25_fu_1808_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln60_25_reg_4274 : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_addr_7_reg_4279 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage9_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage9_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage9_subdone_grp0 : BOOLEAN;
    signal trunc_ln60_27_fu_1845_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln60_27_reg_4285 : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_addr_8_reg_4290 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage10_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage10_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage10_subdone_grp0 : BOOLEAN;
    signal trunc_ln60_29_fu_1882_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln60_29_reg_4296 : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_addr_9_reg_4301 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage11_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage11_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage11_subdone_grp0 : BOOLEAN;
    signal trunc_ln60_31_fu_1919_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln60_31_reg_4307 : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_addr_10_reg_4312 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage12_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage12_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage12_subdone_grp0 : BOOLEAN;
    signal trunc_ln60_33_fu_1956_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln60_33_reg_4318 : STD_LOGIC_VECTOR (1 downto 0);
    signal act_15_fu_1977_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal act_15_reg_4323 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage13_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage13_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage13_subdone_grp0 : BOOLEAN;
    signal gmem_addr_11_reg_4328 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln60_35_fu_2014_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln60_35_reg_4334 : STD_LOGIC_VECTOR (1 downto 0);
    signal acc_1_fu_2022_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal acc_1_reg_4339 : STD_LOGIC_VECTOR (1 downto 0);
    signal acc_fu_2031_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal acc_reg_4344 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln18_fu_2046_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln18_reg_4349 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_1_fu_2068_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal a_1_reg_4354 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage14_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage14_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage14_subdone_grp0 : BOOLEAN;
    signal gmem_addr_12_reg_4359 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln60_37_fu_2105_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln60_37_reg_4365 : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_addr_13_reg_4370 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln60_39_fu_2142_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln60_39_reg_4376 : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_addr_14_reg_4381 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln60_41_fu_2179_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln60_41_reg_4387 : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_addr_15_reg_4392 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln60_43_fu_2216_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln60_43_reg_4398 : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_addr_16_reg_4403 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln60_45_fu_2253_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln60_45_reg_4409 : STD_LOGIC_VECTOR (1 downto 0);
    signal mul_ln9_fu_2260_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_3_fu_2269_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal acc_3_reg_4419 : STD_LOGIC_VECTOR (1 downto 0);
    signal acc_2_fu_2278_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal acc_2_reg_4424 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln18_1_fu_2293_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln18_1_reg_4429 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_2_fu_2315_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal a_2_reg_4434 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln9_1_fu_2342_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_5_fu_2351_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal acc_5_reg_4444 : STD_LOGIC_VECTOR (1 downto 0);
    signal acc_4_fu_2360_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal acc_4_reg_4449 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln18_2_fu_2375_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln18_2_reg_4454 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_3_fu_2397_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal a_3_reg_4459 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln9_2_fu_2432_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_7_fu_2441_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal acc_7_reg_4469 : STD_LOGIC_VECTOR (1 downto 0);
    signal acc_6_fu_2450_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal acc_6_reg_4474 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln18_3_fu_2465_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln18_3_reg_4479 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln70_fu_2470_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln70_reg_4484 : STD_LOGIC_VECTOR (16 downto 0);
    signal a_4_fu_2493_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal a_4_reg_4489 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln9_3_fu_2520_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_9_fu_2529_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal acc_9_reg_4499 : STD_LOGIC_VECTOR (1 downto 0);
    signal acc_8_fu_2538_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal acc_8_reg_4504 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln18_4_fu_2553_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln18_4_reg_4509 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_5_fu_2575_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal a_5_reg_4514 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln9_4_fu_2610_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_11_fu_2619_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal acc_11_reg_4524 : STD_LOGIC_VECTOR (1 downto 0);
    signal acc_10_fu_2628_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal acc_10_reg_4529 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln18_5_fu_2643_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln18_5_reg_4534 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln70_2_fu_2661_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln70_2_reg_4539 : STD_LOGIC_VECTOR (17 downto 0);
    signal a_6_fu_2684_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal a_6_reg_4544 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln9_5_fu_2711_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_13_fu_2720_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal acc_13_reg_4554 : STD_LOGIC_VECTOR (1 downto 0);
    signal acc_12_fu_2729_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal acc_12_reg_4559 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln18_6_fu_2744_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln18_6_reg_4564 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_7_fu_2766_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal a_7_reg_4569 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln9_6_fu_2801_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_15_fu_2810_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal acc_15_reg_4579 : STD_LOGIC_VECTOR (1 downto 0);
    signal acc_14_fu_2819_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal acc_14_reg_4584 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln18_7_fu_2834_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln18_7_reg_4589 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln70_3_fu_2839_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln70_3_reg_4594 : STD_LOGIC_VECTOR (16 downto 0);
    signal act_fu_2862_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal act_reg_4599 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln9_7_fu_2889_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_17_fu_2898_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal acc_17_reg_4609 : STD_LOGIC_VECTOR (1 downto 0);
    signal acc_16_fu_2907_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal acc_16_reg_4614 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln18_8_fu_2922_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln18_8_reg_4619 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_9_fu_2944_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal a_9_reg_4624 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln9_8_fu_2979_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_19_fu_2988_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal acc_19_reg_4634 : STD_LOGIC_VECTOR (1 downto 0);
    signal acc_18_fu_2997_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal acc_18_reg_4639 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln18_9_fu_3012_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln18_9_reg_4644 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln70_6_fu_3043_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln70_6_reg_4649 : STD_LOGIC_VECTOR (18 downto 0);
    signal a_10_fu_3066_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal a_10_reg_4654 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln9_9_fu_3093_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_21_fu_3102_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal acc_21_reg_4664 : STD_LOGIC_VECTOR (1 downto 0);
    signal acc_20_fu_3111_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal acc_20_reg_4669 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln18_10_fu_3126_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln18_10_reg_4674 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_11_fu_3148_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal a_11_reg_4679 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln9_10_fu_3183_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_23_fu_3192_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal acc_23_reg_4689 : STD_LOGIC_VECTOR (1 downto 0);
    signal acc_22_fu_3201_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal acc_22_reg_4694 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln18_11_fu_3216_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln18_11_reg_4699 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln70_7_fu_3221_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln70_7_reg_4704 : STD_LOGIC_VECTOR (16 downto 0);
    signal a_12_fu_3244_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal a_12_reg_4709 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln9_11_fu_3271_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_25_fu_3280_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal acc_25_reg_4719 : STD_LOGIC_VECTOR (1 downto 0);
    signal acc_24_fu_3289_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal acc_24_reg_4724 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln18_12_fu_3304_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln18_12_reg_4729 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_13_fu_3326_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal a_13_reg_4734 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln9_12_fu_3361_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_27_fu_3370_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal acc_27_reg_4744 : STD_LOGIC_VECTOR (1 downto 0);
    signal acc_26_fu_3379_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal acc_26_reg_4749 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln18_13_fu_3394_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln18_13_reg_4754 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln70_9_fu_3412_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln70_9_reg_4759 : STD_LOGIC_VECTOR (17 downto 0);
    signal a_14_fu_3435_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal a_14_reg_4764 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln9_13_fu_3462_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_29_fu_3471_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal acc_29_reg_4774 : STD_LOGIC_VECTOR (1 downto 0);
    signal acc_28_fu_3480_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal acc_28_reg_4779 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln18_14_fu_3495_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln18_14_reg_4784 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_15_fu_3517_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal a_15_reg_4789 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln9_14_fu_3552_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal acc_31_fu_3561_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal acc_31_reg_4799 : STD_LOGIC_VECTOR (1 downto 0);
    signal acc_30_fu_3570_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal acc_30_reg_4804 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln18_15_fu_3585_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln18_15_reg_4809 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln70_10_fu_3590_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln70_10_reg_4814 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln9_15_fu_3619_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln70_13_fu_3678_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln70_13_reg_4824 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_block_state7_io_grp3 : BOOLEAN;
    signal ap_block_state38_pp0_stage5_iter2_grp35 : BOOLEAN;
    signal zext_ln49_fu_2319_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_partial_reg_812 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state16_io_grp15 : BOOLEAN;
    signal ap_block_pp0_stage14_11001 : BOOLEAN;
    signal ap_predicate_pred1722_state17 : BOOLEAN;
    signal sext_ln29_fu_2323_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1738_state17 : BOOLEAN;
    signal sext_ln19_fu_2334_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1745_state17 : BOOLEAN;
    signal ap_block_state15_io_grp13 : BOOLEAN;
    signal ap_block_pp0_stage13_11001 : BOOLEAN;
    signal ap_predicate_pred1752_state16 : BOOLEAN;
    signal ap_phi_mux_partial_1_phi_fu_834_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln49_1_fu_2405_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_partial_1_reg_830 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage15_11001 : BOOLEAN;
    signal sext_ln29_1_fu_2409_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln19_1_fu_2420_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_partial_1_reg_830 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1752_state17 : BOOLEAN;
    signal zext_ln49_2_fu_2497_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_partial_2_reg_847 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1722_state19 : BOOLEAN;
    signal sext_ln29_2_fu_2501_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1738_state19 : BOOLEAN;
    signal sext_ln19_2_fu_2512_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1745_state19 : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_partial_2_reg_847 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1752_state18 : BOOLEAN;
    signal ap_phi_mux_partial_3_phi_fu_869_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln49_3_fu_2583_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_partial_3_reg_865 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state19_io_grp21 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal sext_ln29_3_fu_2587_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln19_3_fu_2598_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_partial_3_reg_865 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1752_state19 : BOOLEAN;
    signal zext_ln49_4_fu_2688_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_partial_4_reg_882 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state20_io_grp23 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal ap_predicate_pred1822_state21 : BOOLEAN;
    signal sext_ln29_4_fu_2692_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1828_state21 : BOOLEAN;
    signal sext_ln19_4_fu_2703_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1834_state21 : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_partial_4_reg_882 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1908_state20 : BOOLEAN;
    signal ap_phi_mux_partial_5_phi_fu_904_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln49_5_fu_2774_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_partial_5_reg_900 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state21_io_grp25 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal sext_ln29_5_fu_2778_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln19_5_fu_2789_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_partial_5_reg_900 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1908_state21 : BOOLEAN;
    signal zext_ln49_6_fu_2866_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_partial_6_reg_917 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state6_io_grp2 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal ap_predicate_pred1822_state23 : BOOLEAN;
    signal sext_ln29_6_fu_2870_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1828_state23 : BOOLEAN;
    signal sext_ln19_6_fu_2881_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1834_state23 : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_partial_6_reg_917 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1908_state22 : BOOLEAN;
    signal ap_phi_mux_partial_7_phi_fu_939_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln49_7_fu_2952_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_partial_7_reg_935 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal sext_ln29_7_fu_2956_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln19_7_fu_2967_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_partial_7_reg_935 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1908_state23 : BOOLEAN;
    signal zext_ln49_8_fu_3070_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_partial_8_reg_952 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state8_io_grp4 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal ap_predicate_pred1822_state25 : BOOLEAN;
    signal sext_ln29_8_fu_3074_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1828_state25 : BOOLEAN;
    signal sext_ln19_8_fu_3085_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1834_state25 : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_partial_8_reg_952 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1908_state24 : BOOLEAN;
    signal ap_phi_mux_partial_9_phi_fu_974_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln49_9_fu_3156_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_partial_9_reg_970 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state9_io_grp5 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal sext_ln29_9_fu_3160_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln19_9_fu_3171_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_partial_9_reg_970 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1908_state25 : BOOLEAN;
    signal zext_ln49_10_fu_3248_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_partial_10_reg_987 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state10_io_grp6 : BOOLEAN;
    signal ap_block_pp0_stage8_11001 : BOOLEAN;
    signal ap_predicate_pred1822_state27 : BOOLEAN;
    signal sext_ln29_10_fu_3252_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1828_state27 : BOOLEAN;
    signal sext_ln19_10_fu_3263_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1834_state27 : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_partial_10_reg_987 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1908_state26 : BOOLEAN;
    signal ap_phi_mux_partial_11_phi_fu_1009_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln49_11_fu_3334_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_partial_11_reg_1005 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state11_io_grp7 : BOOLEAN;
    signal ap_block_pp0_stage9_11001 : BOOLEAN;
    signal sext_ln29_11_fu_3338_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln19_11_fu_3349_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_partial_11_reg_1005 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1908_state27 : BOOLEAN;
    signal zext_ln49_12_fu_3439_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_partial_12_reg_1022 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state12_io_grp8 : BOOLEAN;
    signal ap_block_pp0_stage10_11001 : BOOLEAN;
    signal ap_predicate_pred1822_state29 : BOOLEAN;
    signal sext_ln29_12_fu_3443_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1828_state29 : BOOLEAN;
    signal sext_ln19_12_fu_3454_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1834_state29 : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_partial_12_reg_1022 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1908_state28 : BOOLEAN;
    signal ap_phi_mux_partial_13_phi_fu_1044_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln49_13_fu_3525_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_partial_13_reg_1040 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state13_io_grp9 : BOOLEAN;
    signal ap_block_pp0_stage11_11001 : BOOLEAN;
    signal sext_ln29_13_fu_3529_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln19_13_fu_3540_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_partial_13_reg_1040 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1908_state29 : BOOLEAN;
    signal zext_ln49_14_fu_3596_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_partial_14_reg_1057 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state14_io_grp11 : BOOLEAN;
    signal ap_block_pp0_stage12_11001 : BOOLEAN;
    signal ap_predicate_pred1822_state31 : BOOLEAN;
    signal sext_ln29_14_fu_3600_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1828_state31 : BOOLEAN;
    signal sext_ln19_14_fu_3611_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1834_state31 : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_partial_14_reg_1057 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1908_state30 : BOOLEAN;
    signal ap_phi_mux_partial_15_phi_fu_1079_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln49_15_fu_3628_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_partial_15_reg_1075 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln29_15_fu_3632_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln19_15_fu_3643_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_partial_15_reg_1075 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred1908_state31 : BOOLEAN;
    signal sext_ln41_fu_1555_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage3_grp0 : BOOLEAN;
    signal sext_ln60_fu_1592_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln60_1_fu_1650_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage4_grp0 : BOOLEAN;
    signal sext_ln60_2_fu_1687_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage5_grp0 : BOOLEAN;
    signal sext_ln60_3_fu_1724_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage6_grp0 : BOOLEAN;
    signal sext_ln60_4_fu_1761_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage7_grp0 : BOOLEAN;
    signal sext_ln60_5_fu_1798_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage8_grp0 : BOOLEAN;
    signal sext_ln60_6_fu_1835_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage9_grp0 : BOOLEAN;
    signal sext_ln60_7_fu_1872_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage10_grp0 : BOOLEAN;
    signal sext_ln60_8_fu_1909_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage11_grp0 : BOOLEAN;
    signal sext_ln60_9_fu_1946_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage12_grp0 : BOOLEAN;
    signal sext_ln60_10_fu_2004_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage13_grp0 : BOOLEAN;
    signal sext_ln60_11_fu_2095_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage14_grp0 : BOOLEAN;
    signal sext_ln60_12_fu_2132_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln60_13_fu_2169_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln60_14_fu_2206_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln60_15_fu_2243_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage15_11001_grp1 : BOOLEAN;
    signal ap_block_pp0_stage4_11001_grp2 : BOOLEAN;
    signal ap_block_pp0_stage5_11001_grp3 : BOOLEAN;
    signal ap_block_pp0_stage6_11001_grp4 : BOOLEAN;
    signal ap_block_pp0_stage7_11001_grp5 : BOOLEAN;
    signal ap_block_pp0_stage8_11001_grp6 : BOOLEAN;
    signal ap_block_pp0_stage9_11001_grp7 : BOOLEAN;
    signal ap_block_pp0_stage10_11001_grp8 : BOOLEAN;
    signal ap_block_pp0_stage11_11001_grp9 : BOOLEAN;
    signal ap_block_pp0_stage12_11001_grp11 : BOOLEAN;
    signal ap_block_pp0_stage13_11001_grp13 : BOOLEAN;
    signal ap_block_pp0_stage14_11001_grp15 : BOOLEAN;
    signal ap_block_pp0_stage15_11001_grp17 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp19 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_grp21 : BOOLEAN;
    signal ap_block_pp0_stage2_11001_grp23 : BOOLEAN;
    signal ap_block_pp0_stage3_11001_grp25 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp34 : BOOLEAN;
    signal ap_block_pp0_stage0_01001_grp34 : BOOLEAN;
    signal ap_block_pp0_stage5_11001_grp35 : BOOLEAN;
    signal tc_fu_264 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal add_ln41_fu_1508_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_tc_load : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal tr_fu_268 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal ap_sig_allocacmp_tr_load : STD_LOGIC_VECTOR (3 downto 0);
    signal indvar_flatten_fu_272 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal add_ln40_fu_1252_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_pp0_stage0_grp0 : BOOLEAN;
    signal icmp_ln41_fu_1264_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln40_1_fu_1278_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage1_grp0 : BOOLEAN;
    signal grp_fu_1503_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_1503_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_cast378_fu_1524_p1 : STD_LOGIC_VECTOR (61 downto 0);
    signal empty_64_fu_1527_p2 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp_s_fu_1532_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_65_fu_1540_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln_fu_1545_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal zext_ln41_fu_1568_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln60_fu_1571_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast396_fu_1565_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln60_1_fu_1576_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln60_1_fu_1582_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal ap_block_pp0_stage15_grp0 : BOOLEAN;
    signal sext_ln70_13_fu_1614_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln70_6_fu_1611_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal add_ln60_4_fu_1626_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln60_16_fu_1631_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln60_3_fu_1635_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln60_5_fu_1640_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln60_6_fu_1664_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln60_17_fu_1668_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln60_5_fu_1672_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln60_9_fu_1677_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln60_8_fu_1701_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln60_18_fu_1705_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln60_7_fu_1709_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln60_s_fu_1714_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln60_10_fu_1738_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln60_19_fu_1742_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln60_9_fu_1746_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln60_2_fu_1751_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln60_12_fu_1775_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln60_20_fu_1779_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln60_11_fu_1783_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln60_3_fu_1788_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln60_14_fu_1812_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln60_21_fu_1816_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln60_13_fu_1820_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln60_4_fu_1825_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln60_16_fu_1849_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln60_22_fu_1853_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln60_15_fu_1857_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln60_6_fu_1862_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln60_18_fu_1886_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln60_23_fu_1890_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln60_17_fu_1894_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln60_7_fu_1899_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln60_20_fu_1923_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln60_24_fu_1927_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln60_19_fu_1931_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln60_8_fu_1936_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal shl_ln_fu_1960_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln60_fu_1967_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln60_fu_1971_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln60_22_fu_1981_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln60_25_fu_1985_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln60_21_fu_1989_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln60_10_fu_1994_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal acc_1_fu_2022_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal acc_fu_2031_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln18_fu_2046_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln60_1_fu_2051_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln60_1_fu_2058_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln60_1_fu_2062_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln60_24_fu_2072_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln60_26_fu_2076_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln60_23_fu_2080_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln60_11_fu_2085_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln60_26_fu_2109_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln60_27_fu_2113_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln60_25_fu_2117_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln60_12_fu_2122_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln60_28_fu_2146_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln60_28_fu_2150_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln60_27_fu_2154_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln60_13_fu_2159_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln60_30_fu_2183_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln60_29_fu_2187_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln60_29_fu_2191_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln60_14_fu_2196_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln60_32_fu_2220_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln60_30_fu_2224_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln60_31_fu_2228_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln60_15_fu_2233_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal mul_ln9_fu_2260_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal acc_3_fu_2269_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal acc_2_fu_2278_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln18_1_fu_2293_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln60_2_fu_2298_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln60_2_fu_2305_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln60_2_fu_2309_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln1_fu_2327_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln9_1_fu_2342_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal acc_5_fu_2351_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal acc_4_fu_2360_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln18_2_fu_2375_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln60_3_fu_2380_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln60_3_fu_2387_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln60_3_fu_2391_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln18_1_fu_2413_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln9_2_fu_2432_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal acc_7_fu_2441_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal acc_6_fu_2450_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln18_3_fu_2465_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal sext_ln53_1_fu_2425_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln53_fu_2401_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal shl_ln60_4_fu_2476_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln60_4_fu_2483_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln60_4_fu_2487_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln18_2_fu_2505_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln9_3_fu_2520_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal acc_9_fu_2529_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal acc_8_fu_2538_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln18_4_fu_2553_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage2_grp0 : BOOLEAN;
    signal shl_ln60_5_fu_2558_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln60_5_fu_2565_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln60_5_fu_2569_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln18_3_fu_2591_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln9_4_fu_2610_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal acc_11_fu_2619_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal acc_10_fu_2628_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln18_5_fu_2643_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal sext_ln53_2_fu_2579_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln53_3_fu_2603_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln70_1_fu_2651_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln70_1_fu_2657_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln70_fu_2648_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln60_6_fu_2667_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln60_6_fu_2674_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln60_6_fu_2678_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln18_4_fu_2696_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln9_5_fu_2711_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal acc_13_fu_2720_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal acc_12_fu_2729_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln18_6_fu_2744_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln60_7_fu_2749_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln60_7_fu_2756_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln60_7_fu_2760_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln18_5_fu_2782_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln9_6_fu_2801_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal acc_15_fu_2810_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal acc_14_fu_2819_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln18_7_fu_2834_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal sext_ln53_4_fu_2770_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln53_5_fu_2794_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal shl_ln60_8_fu_2845_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln60_8_fu_2852_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln60_8_fu_2856_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln18_6_fu_2874_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln9_7_fu_2889_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal acc_17_fu_2898_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal acc_16_fu_2907_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln18_8_fu_2922_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln60_9_fu_2927_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln60_9_fu_2934_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln60_9_fu_2938_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln18_7_fu_2960_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln9_8_fu_2979_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal acc_19_fu_2988_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal acc_18_fu_2997_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln18_9_fu_3012_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal sext_ln53_6_fu_2948_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln53_7_fu_2972_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln70_4_fu_3023_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln70_4_fu_3029_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln70_3_fu_3020_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln70_5_fu_3033_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln70_5_fu_3039_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln70_2_fu_3017_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal shl_ln60_s_fu_3049_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln60_10_fu_3056_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln60_10_fu_3060_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln18_8_fu_3078_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln9_9_fu_3093_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal acc_21_fu_3102_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal acc_20_fu_3111_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln18_10_fu_3126_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln60_10_fu_3131_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln60_11_fu_3138_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln60_11_fu_3142_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln18_9_fu_3164_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln9_10_fu_3183_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal acc_23_fu_3192_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal acc_22_fu_3201_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln18_11_fu_3216_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal sext_ln53_8_fu_3152_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln53_9_fu_3176_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal shl_ln60_11_fu_3227_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln60_12_fu_3234_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln60_12_fu_3238_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln18_s_fu_3256_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln9_11_fu_3271_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal acc_25_fu_3280_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal acc_24_fu_3289_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln18_12_fu_3304_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln60_12_fu_3309_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln60_13_fu_3316_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln60_13_fu_3320_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln18_10_fu_3342_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln9_12_fu_3361_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal acc_27_fu_3370_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal acc_26_fu_3379_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln18_13_fu_3394_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal sext_ln53_10_fu_3330_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln53_11_fu_3354_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln70_8_fu_3402_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln70_8_fu_3408_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln70_7_fu_3399_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln60_13_fu_3418_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln60_14_fu_3425_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln60_14_fu_3429_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln18_11_fu_3447_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln9_13_fu_3462_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal acc_29_fu_3471_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal acc_28_fu_3480_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln18_14_fu_3495_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln60_14_fu_3500_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln60_15_fu_3507_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln60_15_fu_3511_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln18_12_fu_3533_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln9_14_fu_3552_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal acc_31_fu_3561_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal acc_30_fu_3570_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln18_15_fu_3585_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal sext_ln53_12_fu_3521_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln53_13_fu_3545_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal shl_ln18_13_fu_3604_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln9_15_fu_3619_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln18_14_fu_3636_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln53_14_fu_3624_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln53_15_fu_3648_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln70_11_fu_3658_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln70_11_fu_3664_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln70_10_fu_3655_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln70_12_fu_3668_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln70_12_fu_3674_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln70_9_fu_3652_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_1503_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_condition_exit_pp0_iter1_stage5 : STD_LOGIC;
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_idle_pp0_1to2 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal grp_fu_1503_p00 : STD_LOGIC_VECTOR (35 downto 0);
    signal ap_condition_1766 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component cnn_accelerator_mul_4ns_32s_36_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (3 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (35 downto 0) );
    end component;


    component cnn_accelerator_mul_2s_2s_2_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (1 downto 0);
        din1 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component cnn_accelerator_mul_4s_4s_4_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (3 downto 0);
        din1 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component cnn_accelerator_mul_8s_8s_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component cnn_accelerator_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_4ns_32s_36_2_1_U1 : component cnn_accelerator_mul_4ns_32s_36_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 4,
        din1_WIDTH => 32,
        dout_WIDTH => 36)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1503_p0,
        din1 => grp_fu_1503_p1,
        ce => grp_fu_1503_ce,
        dout => grp_fu_1503_p2);

    mul_2s_2s_2_1_1_U2 : component cnn_accelerator_mul_2s_2s_2_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 2,
        din1_WIDTH => 2,
        dout_WIDTH => 2)
    port map (
        din0 => empty_31,
        din1 => acc_1_fu_2022_p1,
        dout => acc_1_fu_2022_p2);

    mul_4s_4s_4_1_1_U3 : component cnn_accelerator_mul_4s_4s_4_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 4,
        din1_WIDTH => 4,
        dout_WIDTH => 4)
    port map (
        din0 => empty_30,
        din1 => acc_fu_2031_p1,
        dout => acc_fu_2031_p2);

    mul_4s_4s_4_1_1_U4 : component cnn_accelerator_mul_4s_4s_4_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 4,
        din1_WIDTH => 4,
        dout_WIDTH => 4)
    port map (
        din0 => bh,
        din1 => mul_ln18_fu_2046_p1,
        dout => mul_ln18_fu_2046_p2);

    mul_8s_8s_16_1_1_U5 : component cnn_accelerator_mul_8s_8s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => act_15_reg_4323,
        din1 => mul_ln9_fu_2260_p1,
        dout => mul_ln9_fu_2260_p2);

    mul_2s_2s_2_1_1_U6 : component cnn_accelerator_mul_2s_2s_2_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 2,
        din1_WIDTH => 2,
        dout_WIDTH => 2)
    port map (
        din0 => empty_32,
        din1 => acc_3_fu_2269_p1,
        dout => acc_3_fu_2269_p2);

    mul_4s_4s_4_1_1_U7 : component cnn_accelerator_mul_4s_4s_4_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 4,
        din1_WIDTH => 4,
        dout_WIDTH => 4)
    port map (
        din0 => empty_33,
        din1 => acc_2_fu_2278_p1,
        dout => acc_2_fu_2278_p2);

    mul_4s_4s_4_1_1_U8 : component cnn_accelerator_mul_4s_4s_4_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 4,
        din1_WIDTH => 4,
        dout_WIDTH => 4)
    port map (
        din0 => bh_1,
        din1 => mul_ln18_1_fu_2293_p1,
        dout => mul_ln18_1_fu_2293_p2);

    mul_8s_8s_16_1_1_U9 : component cnn_accelerator_mul_8s_8s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => a_1_reg_4354,
        din1 => mul_ln9_1_fu_2342_p1,
        dout => mul_ln9_1_fu_2342_p2);

    mul_2s_2s_2_1_1_U10 : component cnn_accelerator_mul_2s_2s_2_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 2,
        din1_WIDTH => 2,
        dout_WIDTH => 2)
    port map (
        din0 => empty_34,
        din1 => acc_5_fu_2351_p1,
        dout => acc_5_fu_2351_p2);

    mul_4s_4s_4_1_1_U11 : component cnn_accelerator_mul_4s_4s_4_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 4,
        din1_WIDTH => 4,
        dout_WIDTH => 4)
    port map (
        din0 => empty_35,
        din1 => acc_4_fu_2360_p1,
        dout => acc_4_fu_2360_p2);

    mul_4s_4s_4_1_1_U12 : component cnn_accelerator_mul_4s_4s_4_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 4,
        din1_WIDTH => 4,
        dout_WIDTH => 4)
    port map (
        din0 => bh_2,
        din1 => mul_ln18_2_fu_2375_p1,
        dout => mul_ln18_2_fu_2375_p2);

    mul_8s_8s_16_1_1_U13 : component cnn_accelerator_mul_8s_8s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => a_2_reg_4434,
        din1 => mul_ln9_2_fu_2432_p1,
        dout => mul_ln9_2_fu_2432_p2);

    mul_2s_2s_2_1_1_U14 : component cnn_accelerator_mul_2s_2s_2_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 2,
        din1_WIDTH => 2,
        dout_WIDTH => 2)
    port map (
        din0 => empty_36,
        din1 => acc_7_fu_2441_p1,
        dout => acc_7_fu_2441_p2);

    mul_4s_4s_4_1_1_U15 : component cnn_accelerator_mul_4s_4s_4_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 4,
        din1_WIDTH => 4,
        dout_WIDTH => 4)
    port map (
        din0 => empty_37,
        din1 => acc_6_fu_2450_p1,
        dout => acc_6_fu_2450_p2);

    mul_4s_4s_4_1_1_U16 : component cnn_accelerator_mul_4s_4s_4_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 4,
        din1_WIDTH => 4,
        dout_WIDTH => 4)
    port map (
        din0 => bh_3,
        din1 => mul_ln18_3_fu_2465_p1,
        dout => mul_ln18_3_fu_2465_p2);

    mul_8s_8s_16_1_1_U17 : component cnn_accelerator_mul_8s_8s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => a_3_reg_4459,
        din1 => mul_ln9_3_fu_2520_p1,
        dout => mul_ln9_3_fu_2520_p2);

    mul_2s_2s_2_1_1_U18 : component cnn_accelerator_mul_2s_2s_2_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 2,
        din1_WIDTH => 2,
        dout_WIDTH => 2)
    port map (
        din0 => empty_38,
        din1 => acc_9_fu_2529_p1,
        dout => acc_9_fu_2529_p2);

    mul_4s_4s_4_1_1_U19 : component cnn_accelerator_mul_4s_4s_4_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 4,
        din1_WIDTH => 4,
        dout_WIDTH => 4)
    port map (
        din0 => empty_39,
        din1 => acc_8_fu_2538_p1,
        dout => acc_8_fu_2538_p2);

    mul_4s_4s_4_1_1_U20 : component cnn_accelerator_mul_4s_4s_4_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 4,
        din1_WIDTH => 4,
        dout_WIDTH => 4)
    port map (
        din0 => bh_4,
        din1 => mul_ln18_4_fu_2553_p1,
        dout => mul_ln18_4_fu_2553_p2);

    mul_8s_8s_16_1_1_U21 : component cnn_accelerator_mul_8s_8s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => a_4_reg_4489,
        din1 => mul_ln9_4_fu_2610_p1,
        dout => mul_ln9_4_fu_2610_p2);

    mul_2s_2s_2_1_1_U22 : component cnn_accelerator_mul_2s_2s_2_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 2,
        din1_WIDTH => 2,
        dout_WIDTH => 2)
    port map (
        din0 => empty_40,
        din1 => acc_11_fu_2619_p1,
        dout => acc_11_fu_2619_p2);

    mul_4s_4s_4_1_1_U23 : component cnn_accelerator_mul_4s_4s_4_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 4,
        din1_WIDTH => 4,
        dout_WIDTH => 4)
    port map (
        din0 => empty_41,
        din1 => acc_10_fu_2628_p1,
        dout => acc_10_fu_2628_p2);

    mul_4s_4s_4_1_1_U24 : component cnn_accelerator_mul_4s_4s_4_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 4,
        din1_WIDTH => 4,
        dout_WIDTH => 4)
    port map (
        din0 => bh_5,
        din1 => mul_ln18_5_fu_2643_p1,
        dout => mul_ln18_5_fu_2643_p2);

    mul_8s_8s_16_1_1_U25 : component cnn_accelerator_mul_8s_8s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => a_5_reg_4514,
        din1 => mul_ln9_5_fu_2711_p1,
        dout => mul_ln9_5_fu_2711_p2);

    mul_2s_2s_2_1_1_U26 : component cnn_accelerator_mul_2s_2s_2_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 2,
        din1_WIDTH => 2,
        dout_WIDTH => 2)
    port map (
        din0 => empty_42,
        din1 => acc_13_fu_2720_p1,
        dout => acc_13_fu_2720_p2);

    mul_4s_4s_4_1_1_U27 : component cnn_accelerator_mul_4s_4s_4_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 4,
        din1_WIDTH => 4,
        dout_WIDTH => 4)
    port map (
        din0 => empty_43,
        din1 => acc_12_fu_2729_p1,
        dout => acc_12_fu_2729_p2);

    mul_4s_4s_4_1_1_U28 : component cnn_accelerator_mul_4s_4s_4_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 4,
        din1_WIDTH => 4,
        dout_WIDTH => 4)
    port map (
        din0 => bh_6,
        din1 => mul_ln18_6_fu_2744_p1,
        dout => mul_ln18_6_fu_2744_p2);

    mul_8s_8s_16_1_1_U29 : component cnn_accelerator_mul_8s_8s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => a_6_reg_4544,
        din1 => mul_ln9_6_fu_2801_p1,
        dout => mul_ln9_6_fu_2801_p2);

    mul_2s_2s_2_1_1_U30 : component cnn_accelerator_mul_2s_2s_2_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 2,
        din1_WIDTH => 2,
        dout_WIDTH => 2)
    port map (
        din0 => empty_44,
        din1 => acc_15_fu_2810_p1,
        dout => acc_15_fu_2810_p2);

    mul_4s_4s_4_1_1_U31 : component cnn_accelerator_mul_4s_4s_4_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 4,
        din1_WIDTH => 4,
        dout_WIDTH => 4)
    port map (
        din0 => empty_45,
        din1 => acc_14_fu_2819_p1,
        dout => acc_14_fu_2819_p2);

    mul_4s_4s_4_1_1_U32 : component cnn_accelerator_mul_4s_4s_4_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 4,
        din1_WIDTH => 4,
        dout_WIDTH => 4)
    port map (
        din0 => bh_7,
        din1 => mul_ln18_7_fu_2834_p1,
        dout => mul_ln18_7_fu_2834_p2);

    mul_8s_8s_16_1_1_U33 : component cnn_accelerator_mul_8s_8s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => a_7_reg_4569,
        din1 => mul_ln9_7_fu_2889_p1,
        dout => mul_ln9_7_fu_2889_p2);

    mul_2s_2s_2_1_1_U34 : component cnn_accelerator_mul_2s_2s_2_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 2,
        din1_WIDTH => 2,
        dout_WIDTH => 2)
    port map (
        din0 => empty_47,
        din1 => acc_17_fu_2898_p1,
        dout => acc_17_fu_2898_p2);

    mul_4s_4s_4_1_1_U35 : component cnn_accelerator_mul_4s_4s_4_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 4,
        din1_WIDTH => 4,
        dout_WIDTH => 4)
    port map (
        din0 => empty_46,
        din1 => acc_16_fu_2907_p1,
        dout => acc_16_fu_2907_p2);

    mul_4s_4s_4_1_1_U36 : component cnn_accelerator_mul_4s_4s_4_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 4,
        din1_WIDTH => 4,
        dout_WIDTH => 4)
    port map (
        din0 => bh_8,
        din1 => mul_ln18_8_fu_2922_p1,
        dout => mul_ln18_8_fu_2922_p2);

    mul_8s_8s_16_1_1_U37 : component cnn_accelerator_mul_8s_8s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => act_reg_4599,
        din1 => mul_ln9_8_fu_2979_p1,
        dout => mul_ln9_8_fu_2979_p2);

    mul_2s_2s_2_1_1_U38 : component cnn_accelerator_mul_2s_2s_2_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 2,
        din1_WIDTH => 2,
        dout_WIDTH => 2)
    port map (
        din0 => empty_48,
        din1 => acc_19_fu_2988_p1,
        dout => acc_19_fu_2988_p2);

    mul_4s_4s_4_1_1_U39 : component cnn_accelerator_mul_4s_4s_4_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 4,
        din1_WIDTH => 4,
        dout_WIDTH => 4)
    port map (
        din0 => empty_49,
        din1 => acc_18_fu_2997_p1,
        dout => acc_18_fu_2997_p2);

    mul_4s_4s_4_1_1_U40 : component cnn_accelerator_mul_4s_4s_4_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 4,
        din1_WIDTH => 4,
        dout_WIDTH => 4)
    port map (
        din0 => bh_9,
        din1 => mul_ln18_9_fu_3012_p1,
        dout => mul_ln18_9_fu_3012_p2);

    mul_8s_8s_16_1_1_U41 : component cnn_accelerator_mul_8s_8s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => a_9_reg_4624,
        din1 => mul_ln9_9_fu_3093_p1,
        dout => mul_ln9_9_fu_3093_p2);

    mul_2s_2s_2_1_1_U42 : component cnn_accelerator_mul_2s_2s_2_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 2,
        din1_WIDTH => 2,
        dout_WIDTH => 2)
    port map (
        din0 => empty_50,
        din1 => acc_21_fu_3102_p1,
        dout => acc_21_fu_3102_p2);

    mul_4s_4s_4_1_1_U43 : component cnn_accelerator_mul_4s_4s_4_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 4,
        din1_WIDTH => 4,
        dout_WIDTH => 4)
    port map (
        din0 => empty_51,
        din1 => acc_20_fu_3111_p1,
        dout => acc_20_fu_3111_p2);

    mul_4s_4s_4_1_1_U44 : component cnn_accelerator_mul_4s_4s_4_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 4,
        din1_WIDTH => 4,
        dout_WIDTH => 4)
    port map (
        din0 => bh_15,
        din1 => mul_ln18_10_fu_3126_p1,
        dout => mul_ln18_10_fu_3126_p2);

    mul_8s_8s_16_1_1_U45 : component cnn_accelerator_mul_8s_8s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => a_10_reg_4654,
        din1 => mul_ln9_10_fu_3183_p1,
        dout => mul_ln9_10_fu_3183_p2);

    mul_2s_2s_2_1_1_U46 : component cnn_accelerator_mul_2s_2s_2_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 2,
        din1_WIDTH => 2,
        dout_WIDTH => 2)
    port map (
        din0 => empty_52,
        din1 => acc_23_fu_3192_p1,
        dout => acc_23_fu_3192_p2);

    mul_4s_4s_4_1_1_U47 : component cnn_accelerator_mul_4s_4s_4_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 4,
        din1_WIDTH => 4,
        dout_WIDTH => 4)
    port map (
        din0 => empty_53,
        din1 => acc_22_fu_3201_p1,
        dout => acc_22_fu_3201_p2);

    mul_4s_4s_4_1_1_U48 : component cnn_accelerator_mul_4s_4s_4_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 4,
        din1_WIDTH => 4,
        dout_WIDTH => 4)
    port map (
        din0 => bh_10,
        din1 => mul_ln18_11_fu_3216_p1,
        dout => mul_ln18_11_fu_3216_p2);

    mul_8s_8s_16_1_1_U49 : component cnn_accelerator_mul_8s_8s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => a_11_reg_4679,
        din1 => mul_ln9_11_fu_3271_p1,
        dout => mul_ln9_11_fu_3271_p2);

    mul_2s_2s_2_1_1_U50 : component cnn_accelerator_mul_2s_2s_2_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 2,
        din1_WIDTH => 2,
        dout_WIDTH => 2)
    port map (
        din0 => empty_54,
        din1 => acc_25_fu_3280_p1,
        dout => acc_25_fu_3280_p2);

    mul_4s_4s_4_1_1_U51 : component cnn_accelerator_mul_4s_4s_4_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 4,
        din1_WIDTH => 4,
        dout_WIDTH => 4)
    port map (
        din0 => empty_55,
        din1 => acc_24_fu_3289_p1,
        dout => acc_24_fu_3289_p2);

    mul_4s_4s_4_1_1_U52 : component cnn_accelerator_mul_4s_4s_4_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 4,
        din1_WIDTH => 4,
        dout_WIDTH => 4)
    port map (
        din0 => bh_11,
        din1 => mul_ln18_12_fu_3304_p1,
        dout => mul_ln18_12_fu_3304_p2);

    mul_8s_8s_16_1_1_U53 : component cnn_accelerator_mul_8s_8s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => a_12_reg_4709,
        din1 => mul_ln9_12_fu_3361_p1,
        dout => mul_ln9_12_fu_3361_p2);

    mul_2s_2s_2_1_1_U54 : component cnn_accelerator_mul_2s_2s_2_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 2,
        din1_WIDTH => 2,
        dout_WIDTH => 2)
    port map (
        din0 => empty_56,
        din1 => acc_27_fu_3370_p1,
        dout => acc_27_fu_3370_p2);

    mul_4s_4s_4_1_1_U55 : component cnn_accelerator_mul_4s_4s_4_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 4,
        din1_WIDTH => 4,
        dout_WIDTH => 4)
    port map (
        din0 => empty_57,
        din1 => acc_26_fu_3379_p1,
        dout => acc_26_fu_3379_p2);

    mul_4s_4s_4_1_1_U56 : component cnn_accelerator_mul_4s_4s_4_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 4,
        din1_WIDTH => 4,
        dout_WIDTH => 4)
    port map (
        din0 => bh_12,
        din1 => mul_ln18_13_fu_3394_p1,
        dout => mul_ln18_13_fu_3394_p2);

    mul_8s_8s_16_1_1_U57 : component cnn_accelerator_mul_8s_8s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => a_13_reg_4734,
        din1 => mul_ln9_13_fu_3462_p1,
        dout => mul_ln9_13_fu_3462_p2);

    mul_2s_2s_2_1_1_U58 : component cnn_accelerator_mul_2s_2s_2_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 2,
        din1_WIDTH => 2,
        dout_WIDTH => 2)
    port map (
        din0 => empty_58,
        din1 => acc_29_fu_3471_p1,
        dout => acc_29_fu_3471_p2);

    mul_4s_4s_4_1_1_U59 : component cnn_accelerator_mul_4s_4s_4_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 4,
        din1_WIDTH => 4,
        dout_WIDTH => 4)
    port map (
        din0 => empty_59,
        din1 => acc_28_fu_3480_p1,
        dout => acc_28_fu_3480_p2);

    mul_4s_4s_4_1_1_U60 : component cnn_accelerator_mul_4s_4s_4_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 4,
        din1_WIDTH => 4,
        dout_WIDTH => 4)
    port map (
        din0 => bh_13,
        din1 => mul_ln18_14_fu_3495_p1,
        dout => mul_ln18_14_fu_3495_p2);

    mul_8s_8s_16_1_1_U61 : component cnn_accelerator_mul_8s_8s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => a_14_reg_4764,
        din1 => mul_ln9_14_fu_3552_p1,
        dout => mul_ln9_14_fu_3552_p2);

    mul_2s_2s_2_1_1_U62 : component cnn_accelerator_mul_2s_2s_2_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 2,
        din1_WIDTH => 2,
        dout_WIDTH => 2)
    port map (
        din0 => empty_60,
        din1 => acc_31_fu_3561_p1,
        dout => acc_31_fu_3561_p2);

    mul_4s_4s_4_1_1_U63 : component cnn_accelerator_mul_4s_4s_4_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 4,
        din1_WIDTH => 4,
        dout_WIDTH => 4)
    port map (
        din0 => empty,
        din1 => acc_30_fu_3570_p1,
        dout => acc_30_fu_3570_p2);

    mul_4s_4s_4_1_1_U64 : component cnn_accelerator_mul_4s_4s_4_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 4,
        din1_WIDTH => 4,
        dout_WIDTH => 4)
    port map (
        din0 => bh_14,
        din1 => mul_ln18_15_fu_3585_p1,
        dout => mul_ln18_15_fu_3585_p2);

    mul_8s_8s_16_1_1_U65 : component cnn_accelerator_mul_8s_8s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => a_15_reg_4789,
        din1 => mul_ln9_15_fu_3619_p1,
        dout => mul_ln9_15_fu_3619_p2);

    flow_control_loop_pipe_sequential_init_U : component cnn_accelerator_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage15,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0)) then 
                        ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp18_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp18_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp18_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp18)) then 
                        ap_block_pp0_stage0_subdone_grp18_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp19_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp19_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp19_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp19)) then 
                        ap_block_pp0_stage0_subdone_grp19_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp34_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp34_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                        ap_block_pp0_stage0_subdone_grp34_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp34)) then 
                        ap_block_pp0_stage0_subdone_grp34_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage10_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage10_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone)) then 
                        ap_block_pp0_stage10_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp0)) then 
                        ap_block_pp0_stage10_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage10_subdone_grp32_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage10_subdone_grp32_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone)) then 
                        ap_block_pp0_stage10_subdone_grp32_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp32)) then 
                        ap_block_pp0_stage10_subdone_grp32_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage10_subdone_grp8_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage10_subdone_grp8_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone)) then 
                        ap_block_pp0_stage10_subdone_grp8_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp8)) then 
                        ap_block_pp0_stage10_subdone_grp8_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage11_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage11_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone)) then 
                        ap_block_pp0_stage11_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp0)) then 
                        ap_block_pp0_stage11_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage11_subdone_grp33_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage11_subdone_grp33_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone)) then 
                        ap_block_pp0_stage11_subdone_grp33_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp33)) then 
                        ap_block_pp0_stage11_subdone_grp33_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage11_subdone_grp9_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage11_subdone_grp9_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone)) then 
                        ap_block_pp0_stage11_subdone_grp9_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp9)) then 
                        ap_block_pp0_stage11_subdone_grp9_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage12_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage12_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone)) then 
                        ap_block_pp0_stage12_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp0)) then 
                        ap_block_pp0_stage12_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage12_subdone_grp10_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage12_subdone_grp10_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone)) then 
                        ap_block_pp0_stage12_subdone_grp10_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp10)) then 
                        ap_block_pp0_stage12_subdone_grp10_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage12_subdone_grp11_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage12_subdone_grp11_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone)) then 
                        ap_block_pp0_stage12_subdone_grp11_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp11)) then 
                        ap_block_pp0_stage12_subdone_grp11_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage13_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage13_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage13_subdone)) then 
                        ap_block_pp0_stage13_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage13_subdone_grp0)) then 
                        ap_block_pp0_stage13_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage13_subdone_grp12_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage13_subdone_grp12_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage13_subdone)) then 
                        ap_block_pp0_stage13_subdone_grp12_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage13_subdone_grp12)) then 
                        ap_block_pp0_stage13_subdone_grp12_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage13_subdone_grp13_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage13_subdone_grp13_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage13_subdone)) then 
                        ap_block_pp0_stage13_subdone_grp13_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage13_subdone_grp13)) then 
                        ap_block_pp0_stage13_subdone_grp13_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage14_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage14_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage14_subdone)) then 
                        ap_block_pp0_stage14_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage14_subdone_grp0)) then 
                        ap_block_pp0_stage14_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage14_subdone_grp14_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage14_subdone_grp14_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage14_subdone)) then 
                        ap_block_pp0_stage14_subdone_grp14_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage14_subdone_grp14)) then 
                        ap_block_pp0_stage14_subdone_grp14_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage14_subdone_grp15_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage14_subdone_grp15_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage14_subdone)) then 
                        ap_block_pp0_stage14_subdone_grp15_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage14_subdone_grp15)) then 
                        ap_block_pp0_stage14_subdone_grp15_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage15_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage15_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage15_subdone)) then 
                        ap_block_pp0_stage15_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp0)) then 
                        ap_block_pp0_stage15_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage15_subdone_grp16_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage15_subdone_grp16_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage15_subdone)) then 
                        ap_block_pp0_stage15_subdone_grp16_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp16)) then 
                        ap_block_pp0_stage15_subdone_grp16_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage15_subdone_grp17_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage15_subdone_grp17_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage15_subdone)) then 
                        ap_block_pp0_stage15_subdone_grp17_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp17)) then 
                        ap_block_pp0_stage15_subdone_grp17_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage15_subdone_grp1_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage15_subdone_grp1_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage15_subdone)) then 
                        ap_block_pp0_stage15_subdone_grp1_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp1)) then 
                        ap_block_pp0_stage15_subdone_grp1_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage1_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then 
                        ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0)) then 
                        ap_block_pp0_stage1_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage1_subdone_grp20_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage1_subdone_grp20_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then 
                        ap_block_pp0_stage1_subdone_grp20_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp20)) then 
                        ap_block_pp0_stage1_subdone_grp20_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage1_subdone_grp21_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage1_subdone_grp21_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then 
                        ap_block_pp0_stage1_subdone_grp21_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp21)) then 
                        ap_block_pp0_stage1_subdone_grp21_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage2_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage2_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then 
                        ap_block_pp0_stage2_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0)) then 
                        ap_block_pp0_stage2_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage2_subdone_grp22_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage2_subdone_grp22_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then 
                        ap_block_pp0_stage2_subdone_grp22_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp22)) then 
                        ap_block_pp0_stage2_subdone_grp22_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage2_subdone_grp23_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage2_subdone_grp23_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then 
                        ap_block_pp0_stage2_subdone_grp23_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp23)) then 
                        ap_block_pp0_stage2_subdone_grp23_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage3_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage3_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then 
                        ap_block_pp0_stage3_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0)) then 
                        ap_block_pp0_stage3_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage3_subdone_grp24_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage3_subdone_grp24_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then 
                        ap_block_pp0_stage3_subdone_grp24_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp24)) then 
                        ap_block_pp0_stage3_subdone_grp24_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage3_subdone_grp25_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage3_subdone_grp25_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then 
                        ap_block_pp0_stage3_subdone_grp25_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp25)) then 
                        ap_block_pp0_stage3_subdone_grp25_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage4_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage4_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then 
                        ap_block_pp0_stage4_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0)) then 
                        ap_block_pp0_stage4_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage4_subdone_grp26_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage4_subdone_grp26_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then 
                        ap_block_pp0_stage4_subdone_grp26_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp26)) then 
                        ap_block_pp0_stage4_subdone_grp26_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage4_subdone_grp2_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage4_subdone_grp2_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then 
                        ap_block_pp0_stage4_subdone_grp2_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp2)) then 
                        ap_block_pp0_stage4_subdone_grp2_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage5_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage5_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then 
                        ap_block_pp0_stage5_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0)) then 
                        ap_block_pp0_stage5_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage5_subdone_grp27_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage5_subdone_grp27_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then 
                        ap_block_pp0_stage5_subdone_grp27_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp27)) then 
                        ap_block_pp0_stage5_subdone_grp27_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage5_subdone_grp35_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage5_subdone_grp35_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then 
                        ap_block_pp0_stage5_subdone_grp35_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp35)) then 
                        ap_block_pp0_stage5_subdone_grp35_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage5_subdone_grp3_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage5_subdone_grp3_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then 
                        ap_block_pp0_stage5_subdone_grp3_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp3)) then 
                        ap_block_pp0_stage5_subdone_grp3_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage6_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage6_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then 
                        ap_block_pp0_stage6_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0)) then 
                        ap_block_pp0_stage6_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage6_subdone_grp28_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage6_subdone_grp28_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then 
                        ap_block_pp0_stage6_subdone_grp28_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp28)) then 
                        ap_block_pp0_stage6_subdone_grp28_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage6_subdone_grp4_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage6_subdone_grp4_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then 
                        ap_block_pp0_stage6_subdone_grp4_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp4)) then 
                        ap_block_pp0_stage6_subdone_grp4_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage7_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage7_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then 
                        ap_block_pp0_stage7_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0)) then 
                        ap_block_pp0_stage7_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage7_subdone_grp29_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage7_subdone_grp29_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then 
                        ap_block_pp0_stage7_subdone_grp29_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp29)) then 
                        ap_block_pp0_stage7_subdone_grp29_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage7_subdone_grp5_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage7_subdone_grp5_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then 
                        ap_block_pp0_stage7_subdone_grp5_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp5)) then 
                        ap_block_pp0_stage7_subdone_grp5_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage8_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage8_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then 
                        ap_block_pp0_stage8_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp0)) then 
                        ap_block_pp0_stage8_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage8_subdone_grp30_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage8_subdone_grp30_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then 
                        ap_block_pp0_stage8_subdone_grp30_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp30)) then 
                        ap_block_pp0_stage8_subdone_grp30_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage8_subdone_grp6_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage8_subdone_grp6_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then 
                        ap_block_pp0_stage8_subdone_grp6_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp6)) then 
                        ap_block_pp0_stage8_subdone_grp6_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage9_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage9_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone)) then 
                        ap_block_pp0_stage9_subdone_grp0_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp0)) then 
                        ap_block_pp0_stage9_subdone_grp0_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage9_subdone_grp31_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage9_subdone_grp31_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone)) then 
                        ap_block_pp0_stage9_subdone_grp31_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp31)) then 
                        ap_block_pp0_stage9_subdone_grp31_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage9_subdone_grp7_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage9_subdone_grp7_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) then
                    if ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone)) then 
                        ap_block_pp0_stage9_subdone_grp7_done_reg <= ap_const_boolean_0;
                    elsif ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp7)) then 
                        ap_block_pp0_stage9_subdone_grp7_done_reg <= ap_const_boolean_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage15)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter1_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to0 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage5))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_partial_reg_812_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((precision_read_read_fu_774_p2 = ap_const_lv32_3)) and not((precision_read_read_fu_774_p2 = ap_const_lv32_2)) and not((precision_read_read_fu_774_p2 = ap_const_lv32_1)) and not((precision_read_read_fu_774_p2 = ap_const_lv32_0)) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln40_fu_1246_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter0_partial_reg_812 <= ap_const_lv16_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_predicate_pred1752_state16 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001_grp0))) then 
                ap_phi_reg_pp0_iter0_partial_reg_812 <= mul_ln9_fu_2260_p2;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_partial_10_reg_987_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_pred1908_state26 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp0))) then 
                ap_phi_reg_pp0_iter1_partial_10_reg_987 <= mul_ln9_10_fu_3183_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001_grp0))) then 
                ap_phi_reg_pp0_iter1_partial_10_reg_987 <= ap_phi_reg_pp0_iter0_partial_10_reg_987;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_partial_11_reg_1005_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_pred1908_state27 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001_grp0))) then 
                ap_phi_reg_pp0_iter1_partial_11_reg_1005 <= mul_ln9_11_fu_3271_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001_grp0))) then 
                ap_phi_reg_pp0_iter1_partial_11_reg_1005 <= ap_phi_reg_pp0_iter0_partial_11_reg_1005;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_partial_12_reg_1022_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_pred1908_state28 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001_grp0))) then 
                ap_phi_reg_pp0_iter1_partial_12_reg_1022 <= mul_ln9_12_fu_3361_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001_grp0))) then 
                ap_phi_reg_pp0_iter1_partial_12_reg_1022 <= ap_phi_reg_pp0_iter0_partial_12_reg_1022;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_partial_13_reg_1040_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_pred1908_state29 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001_grp0))) then 
                ap_phi_reg_pp0_iter1_partial_13_reg_1040 <= mul_ln9_13_fu_3462_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001_grp0))) then 
                ap_phi_reg_pp0_iter1_partial_13_reg_1040 <= ap_phi_reg_pp0_iter0_partial_13_reg_1040;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_partial_14_reg_1057_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_pred1908_state30 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001_grp0))) then 
                ap_phi_reg_pp0_iter1_partial_14_reg_1057 <= mul_ln9_14_fu_3552_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001_grp0))) then 
                ap_phi_reg_pp0_iter1_partial_14_reg_1057 <= ap_phi_reg_pp0_iter0_partial_14_reg_1057;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_partial_15_reg_1075_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_pred1908_state31 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001_grp0))) then 
                ap_phi_reg_pp0_iter1_partial_15_reg_1075 <= mul_ln9_15_fu_3619_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001_grp0))) then 
                ap_phi_reg_pp0_iter1_partial_15_reg_1075 <= ap_phi_reg_pp0_iter0_partial_15_reg_1075;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_partial_1_reg_830_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1766)) then
                if ((ap_predicate_pred1752_state17 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_partial_1_reg_830 <= mul_ln9_1_fu_2342_p2;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_partial_1_reg_830 <= ap_phi_reg_pp0_iter0_partial_1_reg_830;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_partial_2_reg_847_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_pred1752_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_partial_2_reg_847 <= mul_ln9_2_fu_2432_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001_grp0))) then 
                ap_phi_reg_pp0_iter1_partial_2_reg_847 <= ap_phi_reg_pp0_iter0_partial_2_reg_847;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_partial_3_reg_865_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_pred1752_state19 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0))) then 
                ap_phi_reg_pp0_iter1_partial_3_reg_865 <= mul_ln9_3_fu_2520_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001_grp0))) then 
                ap_phi_reg_pp0_iter1_partial_3_reg_865 <= ap_phi_reg_pp0_iter0_partial_3_reg_865;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_partial_4_reg_882_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_predicate_pred1908_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0))) then 
                ap_phi_reg_pp0_iter1_partial_4_reg_882 <= mul_ln9_4_fu_2610_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001_grp0))) then 
                ap_phi_reg_pp0_iter1_partial_4_reg_882 <= ap_phi_reg_pp0_iter0_partial_4_reg_882;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_partial_5_reg_900_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_predicate_pred1908_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0))) then 
                ap_phi_reg_pp0_iter1_partial_5_reg_900 <= mul_ln9_5_fu_2711_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001_grp0))) then 
                ap_phi_reg_pp0_iter1_partial_5_reg_900 <= ap_phi_reg_pp0_iter0_partial_5_reg_900;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_partial_6_reg_917_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_predicate_pred1908_state22 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0))) then 
                ap_phi_reg_pp0_iter1_partial_6_reg_917 <= mul_ln9_6_fu_2801_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001_grp0))) then 
                ap_phi_reg_pp0_iter1_partial_6_reg_917 <= ap_phi_reg_pp0_iter0_partial_6_reg_917;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_partial_7_reg_935_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_pred1908_state23 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0))) then 
                ap_phi_reg_pp0_iter1_partial_7_reg_935 <= mul_ln9_7_fu_2889_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001_grp0))) then 
                ap_phi_reg_pp0_iter1_partial_7_reg_935 <= ap_phi_reg_pp0_iter0_partial_7_reg_935;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_partial_8_reg_952_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_pred1908_state24 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0))) then 
                ap_phi_reg_pp0_iter1_partial_8_reg_952 <= mul_ln9_8_fu_2979_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001_grp0))) then 
                ap_phi_reg_pp0_iter1_partial_8_reg_952 <= ap_phi_reg_pp0_iter0_partial_8_reg_952;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_partial_9_reg_970_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_pred1908_state25 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0))) then 
                ap_phi_reg_pp0_iter1_partial_9_reg_970 <= mul_ln9_9_fu_3093_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001_grp0))) then 
                ap_phi_reg_pp0_iter1_partial_9_reg_970 <= ap_phi_reg_pp0_iter0_partial_9_reg_970;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_272_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln40_fu_1246_p2 = ap_const_lv1_0))) then 
                    indvar_flatten_fu_272 <= add_ln40_fu_1252_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_272 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;

    partial_10_reg_987_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_pred1834_state27 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001_grp0))) then 
                partial_10_reg_987 <= sext_ln19_10_fu_3263_p1;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_pred1828_state27 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001_grp0))) then 
                partial_10_reg_987 <= sext_ln29_10_fu_3252_p1;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_pred1822_state27 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001_grp0))) then 
                partial_10_reg_987 <= zext_ln49_10_fu_3248_p1;
            elsif (((not((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_1)) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001_grp0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001_grp0)))) then 
                partial_10_reg_987 <= ap_phi_reg_pp0_iter1_partial_10_reg_987;
            end if; 
        end if;
    end process;

    partial_12_reg_1022_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_pred1834_state29 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001_grp0))) then 
                partial_12_reg_1022 <= sext_ln19_12_fu_3454_p1;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_pred1828_state29 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001_grp0))) then 
                partial_12_reg_1022 <= sext_ln29_12_fu_3443_p1;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_pred1822_state29 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001_grp0))) then 
                partial_12_reg_1022 <= zext_ln49_12_fu_3439_p1;
            elsif (((not((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_1)) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001_grp0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001_grp0)))) then 
                partial_12_reg_1022 <= ap_phi_reg_pp0_iter1_partial_12_reg_1022;
            end if; 
        end if;
    end process;

    partial_14_reg_1057_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_pred1834_state31 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001_grp0))) then 
                partial_14_reg_1057 <= sext_ln19_14_fu_3611_p1;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_pred1828_state31 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001_grp0))) then 
                partial_14_reg_1057 <= sext_ln29_14_fu_3600_p1;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_pred1822_state31 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001_grp0))) then 
                partial_14_reg_1057 <= zext_ln49_14_fu_3596_p1;
            elsif (((not((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_1)) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001_grp0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001_grp0)))) then 
                partial_14_reg_1057 <= ap_phi_reg_pp0_iter1_partial_14_reg_1057;
            end if; 
        end if;
    end process;

    partial_2_reg_847_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_pred1745_state19 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0))) then 
                partial_2_reg_847 <= sext_ln19_2_fu_2512_p1;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_pred1738_state19 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0))) then 
                partial_2_reg_847 <= sext_ln29_2_fu_2501_p1;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_pred1722_state19 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0))) then 
                partial_2_reg_847 <= zext_ln49_2_fu_2497_p1;
            elsif (((not((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_1)) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0)))) then 
                partial_2_reg_847 <= ap_phi_reg_pp0_iter1_partial_2_reg_847;
            end if; 
        end if;
    end process;

    partial_4_reg_882_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_predicate_pred1834_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0))) then 
                partial_4_reg_882 <= sext_ln19_4_fu_2703_p1;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_predicate_pred1828_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0))) then 
                partial_4_reg_882 <= sext_ln29_4_fu_2692_p1;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_predicate_pred1822_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0))) then 
                partial_4_reg_882 <= zext_ln49_4_fu_2688_p1;
            elsif (((not((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_1)) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0)))) then 
                partial_4_reg_882 <= ap_phi_reg_pp0_iter1_partial_4_reg_882;
            end if; 
        end if;
    end process;

    partial_6_reg_917_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_predicate_pred1834_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0))) then 
                partial_6_reg_917 <= sext_ln19_6_fu_2881_p1;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_predicate_pred1828_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0))) then 
                partial_6_reg_917 <= sext_ln29_6_fu_2870_p1;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_predicate_pred1822_state23 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0))) then 
                partial_6_reg_917 <= zext_ln49_6_fu_2866_p1;
            elsif (((not((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_1)) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0)))) then 
                partial_6_reg_917 <= ap_phi_reg_pp0_iter1_partial_6_reg_917;
            end if; 
        end if;
    end process;

    partial_8_reg_952_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_pred1834_state25 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0))) then 
                partial_8_reg_952 <= sext_ln19_8_fu_3085_p1;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_pred1828_state25 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0))) then 
                partial_8_reg_952 <= sext_ln29_8_fu_3074_p1;
            elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_pred1822_state25 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0))) then 
                partial_8_reg_952 <= zext_ln49_8_fu_3070_p1;
            elsif (((not((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_1)) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0)))) then 
                partial_8_reg_952 <= ap_phi_reg_pp0_iter1_partial_8_reg_952;
            end if; 
        end if;
    end process;

    partial_reg_812_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_predicate_pred1745_state17 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001_grp0))) then 
                partial_reg_812 <= sext_ln19_fu_2334_p1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_predicate_pred1738_state17 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001_grp0))) then 
                partial_reg_812 <= sext_ln29_fu_2323_p1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_predicate_pred1722_state17 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001_grp0))) then 
                partial_reg_812 <= zext_ln49_fu_2319_p1;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001_grp0)) or (not((icmp_ln40_reg_4129 = ap_const_lv1_1)) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001_grp0)))) then 
                partial_reg_812 <= ap_phi_reg_pp0_iter0_partial_reg_812;
            end if; 
        end if;
    end process;

    tc_fu_264_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                tc_fu_264 <= ap_const_lv4_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0) and (icmp_ln40_reg_4129 = ap_const_lv1_0))) then 
                tc_fu_264 <= add_ln41_fu_1508_p2;
            end if; 
        end if;
    end process;

    tr_fu_268_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln40_fu_1246_p2 = ap_const_lv1_0))) then 
                    tr_fu_268 <= select_ln40_1_fu_1284_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    tr_fu_268 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp0))) then
                a_10_reg_4654 <= a_10_fu_3066_p1;
                acc_20_reg_4669 <= acc_20_fu_3111_p2;
                acc_21_reg_4664 <= acc_21_fu_3102_p2;
                gmem_addr_5_reg_4257 <= sext_ln60_4_fu_1761_p1;
                mul_ln18_10_reg_4674 <= mul_ln18_10_fu_3126_p2;
                trunc_ln60_23_reg_4263 <= trunc_ln60_23_fu_1771_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp0))) then
                a_11_reg_4679 <= a_11_fu_3148_p1;
                acc_22_reg_4694 <= acc_22_fu_3201_p2;
                acc_23_reg_4689 <= acc_23_fu_3192_p2;
                add_ln70_7_reg_4704 <= add_ln70_7_fu_3221_p2;
                gmem_addr_6_reg_4268 <= sext_ln60_5_fu_1798_p1;
                mul_ln18_11_reg_4699 <= mul_ln18_11_fu_3216_p2;
                trunc_ln60_25_reg_4274 <= trunc_ln60_25_fu_1808_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001_grp0))) then
                a_12_reg_4709 <= a_12_fu_3244_p1;
                acc_24_reg_4724 <= acc_24_fu_3289_p2;
                acc_25_reg_4719 <= acc_25_fu_3280_p2;
                gmem_addr_7_reg_4279 <= sext_ln60_6_fu_1835_p1;
                mul_ln18_12_reg_4729 <= mul_ln18_12_fu_3304_p2;
                trunc_ln60_27_reg_4285 <= trunc_ln60_27_fu_1845_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001_grp0))) then
                a_13_reg_4734 <= a_13_fu_3326_p1;
                acc_26_reg_4749 <= acc_26_fu_3379_p2;
                acc_27_reg_4744 <= acc_27_fu_3370_p2;
                add_ln70_9_reg_4759 <= add_ln70_9_fu_3412_p2;
                gmem_addr_8_reg_4290 <= sext_ln60_7_fu_1872_p1;
                mul_ln18_13_reg_4754 <= mul_ln18_13_fu_3394_p2;
                trunc_ln60_29_reg_4296 <= trunc_ln60_29_fu_1882_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001_grp0))) then
                a_14_reg_4764 <= a_14_fu_3435_p1;
                acc_28_reg_4779 <= acc_28_fu_3480_p2;
                acc_29_reg_4774 <= acc_29_fu_3471_p2;
                gmem_addr_9_reg_4301 <= sext_ln60_8_fu_1909_p1;
                mul_ln18_14_reg_4784 <= mul_ln18_14_fu_3495_p2;
                trunc_ln60_31_reg_4307 <= trunc_ln60_31_fu_1919_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001_grp0))) then
                a_15_reg_4789 <= a_15_fu_3517_p1;
                acc_30_reg_4804 <= acc_30_fu_3570_p2;
                acc_31_reg_4799 <= acc_31_fu_3561_p2;
                add_ln70_10_reg_4814 <= add_ln70_10_fu_3590_p2;
                gmem_addr_10_reg_4312 <= sext_ln60_9_fu_1946_p1;
                mul_ln18_15_reg_4809 <= mul_ln18_15_fu_3585_p2;
                trunc_ln60_33_reg_4318 <= trunc_ln60_33_fu_1956_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001_grp0))) then
                a_1_reg_4354 <= a_1_fu_2068_p1;
                acc_2_reg_4424 <= acc_2_fu_2278_p2;
                acc_3_reg_4419 <= acc_3_fu_2269_p2;
                add_ln70_13_reg_4824 <= add_ln70_13_fu_3678_p2;
                gmem_addr_12_reg_4359 <= sext_ln60_11_fu_2095_p1;
                gmem_addr_13_reg_4370 <= sext_ln60_12_fu_2132_p1;
                gmem_addr_14_reg_4381 <= sext_ln60_13_fu_2169_p1;
                gmem_addr_15_reg_4392 <= sext_ln60_14_fu_2206_p1;
                gmem_addr_16_reg_4403 <= sext_ln60_15_fu_2243_p1;
                mul_ln18_1_reg_4429 <= mul_ln18_1_fu_2293_p2;
                trunc_ln60_37_reg_4365 <= trunc_ln60_37_fu_2105_p1;
                trunc_ln60_39_reg_4376 <= trunc_ln60_39_fu_2142_p1;
                trunc_ln60_41_reg_4387 <= trunc_ln60_41_fu_2179_p1;
                trunc_ln60_43_reg_4398 <= trunc_ln60_43_fu_2216_p1;
                trunc_ln60_45_reg_4409 <= trunc_ln60_45_fu_2253_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001_grp0))) then
                a_2_reg_4434 <= a_2_fu_2315_p1;
                acc_4_reg_4449 <= acc_4_fu_2360_p2;
                acc_5_reg_4444 <= acc_5_fu_2351_p2;
                mul_ln18_2_reg_4454 <= mul_ln18_2_fu_2375_p2;
                sum_reg_4201 <= sum_fu_1617_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then
                a_3_reg_4459 <= a_3_fu_2397_p1;
                acc_6_reg_4474 <= acc_6_fu_2450_p2;
                acc_7_reg_4469 <= acc_7_fu_2441_p2;
                mul_ln18_3_reg_4479 <= mul_ln18_3_fu_2465_p2;
                sext_ln39_10_cast_reg_4124 <= sext_ln39_10_cast_fu_1224_p1;
                sext_ln39_11_cast_reg_4119 <= sext_ln39_11_cast_fu_1220_p1;
                sext_ln39_12_cast_reg_4114 <= sext_ln39_12_cast_fu_1216_p1;
                sext_ln39_13_cast_reg_4109 <= sext_ln39_13_cast_fu_1212_p1;
                sext_ln39_14_cast_reg_4104 <= sext_ln39_14_cast_fu_1208_p1;
                sext_ln39_15_cast_reg_4099 <= sext_ln39_15_cast_fu_1204_p1;
                sext_ln39_16_cast_reg_4094 <= sext_ln39_16_cast_fu_1200_p1;
                sext_ln39_2_cast_reg_4089 <= sext_ln39_2_cast_fu_1196_p1;
                sext_ln39_3_cast_reg_4084 <= sext_ln39_3_cast_fu_1192_p1;
                sext_ln39_4_cast_reg_4079 <= sext_ln39_4_cast_fu_1188_p1;
                sext_ln39_5_cast_reg_4074 <= sext_ln39_5_cast_fu_1184_p1;
                sext_ln39_6_cast_reg_4069 <= sext_ln39_6_cast_fu_1180_p1;
                sext_ln39_7_cast_reg_4064 <= sext_ln39_7_cast_fu_1176_p1;
                sext_ln39_8_cast_reg_4059 <= sext_ln39_8_cast_fu_1172_p1;
                sext_ln39_9_cast_reg_4054 <= sext_ln39_9_cast_fu_1168_p1;
                sext_ln39_cast_reg_4049 <= sext_ln39_cast_fu_1164_p1;
                w8_15_cast_cast_reg_4039 <= w8_15_cast_cast_fu_1156_p1;
                w8_17_cast_cast_reg_4029 <= w8_17_cast_cast_fu_1148_p1;
                w8_18_cast_cast_reg_4024 <= w8_18_cast_cast_fu_1144_p1;
                w8_19_cast_cast_reg_4019 <= w8_19_cast_cast_fu_1140_p1;
                w8_20_cast_cast_reg_4014 <= w8_20_cast_cast_fu_1136_p1;
                w8_21_cast_cast_reg_4009 <= w8_21_cast_cast_fu_1132_p1;
                w8_22_cast_cast_reg_4004 <= w8_22_cast_cast_fu_1128_p1;
                w8_23_cast_cast_reg_3999 <= w8_23_cast_cast_fu_1124_p1;
                w8_24_cast_cast_reg_3994 <= w8_24_cast_cast_fu_1120_p1;
                w8_25_cast_cast_reg_3989 <= w8_25_cast_cast_fu_1116_p1;
                w8_26_cast_cast_reg_3984 <= w8_26_cast_cast_fu_1112_p1;
                w8_27_cast_cast_reg_3979 <= w8_27_cast_cast_fu_1108_p1;
                w8_28_cast_cast_reg_3974 <= w8_28_cast_cast_fu_1104_p1;
                w8_29_cast_cast_reg_3969 <= w8_29_cast_cast_fu_1100_p1;
                w8_cast_cast_reg_4044 <= w8_cast_cast_fu_1160_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0))) then
                a_4_reg_4489 <= a_4_fu_2493_p1;
                acc_8_reg_4504 <= acc_8_fu_2538_p2;
                acc_9_reg_4499 <= acc_9_fu_2529_p2;
                icmp_ln41_1_reg_4154 <= icmp_ln41_1_fu_1513_p2;
                icmp_ln41_1_reg_4154_pp0_iter1_reg <= icmp_ln41_1_reg_4154;
                icmp_ln41_1_reg_4154_pp0_iter2_reg <= icmp_ln41_1_reg_4154_pp0_iter1_reg;
                mul_ln18_4_reg_4509 <= mul_ln18_4_fu_2553_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0))) then
                a_5_reg_4514 <= a_5_fu_2575_p1;
                acc_10_reg_4529 <= acc_10_fu_2628_p2;
                acc_11_reg_4524 <= acc_11_fu_2619_p2;
                add_ln70_2_reg_4539 <= add_ln70_2_fu_2661_p2;
                empty_63_reg_4158 <= grp_fu_1503_p2;
                mul_ln18_5_reg_4534 <= mul_ln18_5_fu_2643_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp0))) then
                a_6_reg_4544 <= a_6_fu_2684_p1;
                acc_12_reg_4559 <= acc_12_fu_2729_p2;
                acc_13_reg_4554 <= acc_13_fu_2720_p2;
                add_ln60_2_reg_4182 <= add_ln60_2_fu_1606_p2;
                gmem_addr_1_reg_4171 <= sext_ln60_fu_1592_p1;
                gmem_addr_reg_4164 <= sext_ln41_fu_1555_p1;
                gmem_addr_reg_4164_pp0_iter1_reg <= gmem_addr_reg_4164;
                mul_ln18_6_reg_4564 <= mul_ln18_6_fu_2744_p2;
                trunc_ln60_reg_4177 <= trunc_ln60_fu_1602_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp0))) then
                a_7_reg_4569 <= a_7_fu_2766_p1;
                acc_14_reg_4584 <= acc_14_fu_2819_p2;
                acc_15_reg_4579 <= acc_15_fu_2810_p2;
                add_ln70_3_reg_4594 <= add_ln70_3_fu_2839_p2;
                gmem_addr_2_reg_4224 <= sext_ln60_1_fu_1650_p1;
                mul_ln18_7_reg_4589 <= mul_ln18_7_fu_2834_p2;
                trunc_ln60_17_reg_4230 <= trunc_ln60_17_fu_1660_p1;
                    zext_ln41_1_reg_4206(3 downto 0) <= zext_ln41_1_fu_1623_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp0))) then
                a_9_reg_4624 <= a_9_fu_2944_p1;
                acc_18_reg_4639 <= acc_18_fu_2997_p2;
                acc_19_reg_4634 <= acc_19_fu_2988_p2;
                add_ln70_6_reg_4649 <= add_ln70_6_fu_3043_p2;
                gmem_addr_4_reg_4246 <= sext_ln60_3_fu_1724_p1;
                mul_ln18_9_reg_4644 <= mul_ln18_9_fu_3012_p2;
                trunc_ln60_21_reg_4252 <= trunc_ln60_21_fu_1734_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp0))) then
                acc_16_reg_4614 <= acc_16_fu_2907_p2;
                acc_17_reg_4609 <= acc_17_fu_2898_p2;
                act_reg_4599 <= act_fu_2862_p1;
                gmem_addr_3_reg_4235 <= sext_ln60_2_fu_1687_p1;
                mul_ln18_8_reg_4619 <= mul_ln18_8_fu_2922_p2;
                trunc_ln60_19_reg_4241 <= trunc_ln60_19_fu_1697_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001_grp0))) then
                acc_1_reg_4339 <= acc_1_fu_2022_p2;
                acc_reg_4344 <= acc_fu_2031_p2;
                act_15_reg_4323 <= act_15_fu_1977_p1;
                gmem_addr_11_reg_4328 <= sext_ln60_10_fu_2004_p1;
                mul_ln18_reg_4349 <= mul_ln18_fu_2046_p2;
                trunc_ln60_35_reg_4334 <= trunc_ln60_35_fu_2014_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln70_reg_4484 <= add_ln70_fu_2470_p2;
                    ap_predicate_pred1722_state19 <= ((precision_read_reg_3965 = ap_const_lv32_3) and (icmp_ln40_reg_4129 = ap_const_lv1_0));
                    ap_predicate_pred1738_state19 <= ((precision_read_reg_3965 = ap_const_lv32_2) and (icmp_ln40_reg_4129 = ap_const_lv1_0));
                    ap_predicate_pred1745_state19 <= ((precision_read_reg_3965 = ap_const_lv32_1) and (icmp_ln40_reg_4129 = ap_const_lv1_0));
                    ap_predicate_pred1752_state19 <= ((precision_read_reg_3965 = ap_const_lv32_0) and (icmp_ln40_reg_4129 = ap_const_lv1_0));
                first_iter_0_reg_4145 <= first_iter_0_fu_1292_p2;
                first_iter_0_reg_4145_pp0_iter1_reg <= first_iter_0_reg_4145;
                icmp_ln40_reg_4129 <= icmp_ln40_fu_1246_p2;
                icmp_ln40_reg_4129_pp0_iter1_reg <= icmp_ln40_reg_4129;
                select_ln40_1_reg_4140 <= select_ln40_1_fu_1284_p3;
                select_ln40_reg_4133 <= select_ln40_fu_1270_p3;
                w8_16_cast_cast_reg_4034 <= w8_16_cast_cast_fu_1152_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001))) then
                    ap_predicate_pred1722_state17 <= ((precision_read_reg_3965 = ap_const_lv32_3) and (icmp_ln40_reg_4129 = ap_const_lv1_0));
                    ap_predicate_pred1738_state17 <= ((precision_read_reg_3965 = ap_const_lv32_2) and (icmp_ln40_reg_4129 = ap_const_lv1_0));
                    ap_predicate_pred1745_state17 <= ((precision_read_reg_3965 = ap_const_lv32_1) and (icmp_ln40_reg_4129 = ap_const_lv1_0));
                    ap_predicate_pred1752_state17 <= ((precision_read_reg_3965 = ap_const_lv32_0) and (icmp_ln40_reg_4129 = ap_const_lv1_0));
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001))) then
                    ap_predicate_pred1752_state16 <= ((precision_read_reg_3965 = ap_const_lv32_0) and (icmp_ln40_reg_4129 = ap_const_lv1_0));
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001))) then
                    ap_predicate_pred1752_state18 <= ((precision_read_reg_3965 = ap_const_lv32_0) and (icmp_ln40_reg_4129 = ap_const_lv1_0));
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                    ap_predicate_pred1822_state21 <= ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (precision_read_reg_3965 = ap_const_lv32_3));
                    ap_predicate_pred1828_state21 <= ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (precision_read_reg_3965 = ap_const_lv32_2));
                    ap_predicate_pred1834_state21 <= ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (precision_read_reg_3965 = ap_const_lv32_1));
                    ap_predicate_pred1908_state21 <= ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (precision_read_reg_3965 = ap_const_lv32_0));
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001))) then
                    ap_predicate_pred1822_state23 <= ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (precision_read_reg_3965 = ap_const_lv32_3));
                    ap_predicate_pred1828_state23 <= ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (precision_read_reg_3965 = ap_const_lv32_2));
                    ap_predicate_pred1834_state23 <= ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (precision_read_reg_3965 = ap_const_lv32_1));
                    ap_predicate_pred1908_state23 <= ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (precision_read_reg_3965 = ap_const_lv32_0));
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001))) then
                    ap_predicate_pred1822_state25 <= ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (precision_read_reg_3965 = ap_const_lv32_3));
                    ap_predicate_pred1828_state25 <= ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (precision_read_reg_3965 = ap_const_lv32_2));
                    ap_predicate_pred1834_state25 <= ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (precision_read_reg_3965 = ap_const_lv32_1));
                    ap_predicate_pred1908_state25 <= ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (precision_read_reg_3965 = ap_const_lv32_0));
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001))) then
                    ap_predicate_pred1822_state27 <= ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (precision_read_reg_3965 = ap_const_lv32_3));
                    ap_predicate_pred1828_state27 <= ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (precision_read_reg_3965 = ap_const_lv32_2));
                    ap_predicate_pred1834_state27 <= ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (precision_read_reg_3965 = ap_const_lv32_1));
                    ap_predicate_pred1908_state27 <= ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (precision_read_reg_3965 = ap_const_lv32_0));
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001))) then
                    ap_predicate_pred1822_state29 <= ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (precision_read_reg_3965 = ap_const_lv32_3));
                    ap_predicate_pred1828_state29 <= ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (precision_read_reg_3965 = ap_const_lv32_2));
                    ap_predicate_pred1834_state29 <= ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (precision_read_reg_3965 = ap_const_lv32_1));
                    ap_predicate_pred1908_state29 <= ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (precision_read_reg_3965 = ap_const_lv32_0));
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001))) then
                    ap_predicate_pred1822_state31 <= ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (precision_read_reg_3965 = ap_const_lv32_3));
                    ap_predicate_pred1828_state31 <= ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (precision_read_reg_3965 = ap_const_lv32_2));
                    ap_predicate_pred1834_state31 <= ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (precision_read_reg_3965 = ap_const_lv32_1));
                    ap_predicate_pred1908_state31 <= ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (precision_read_reg_3965 = ap_const_lv32_0));
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                    ap_predicate_pred1908_state20 <= ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (precision_read_reg_3965 = ap_const_lv32_0));
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                    ap_predicate_pred1908_state22 <= ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (precision_read_reg_3965 = ap_const_lv32_0));
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001))) then
                    ap_predicate_pred1908_state24 <= ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (precision_read_reg_3965 = ap_const_lv32_0));
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001))) then
                    ap_predicate_pred1908_state26 <= ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (precision_read_reg_3965 = ap_const_lv32_0));
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001))) then
                    ap_predicate_pred1908_state28 <= ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (precision_read_reg_3965 = ap_const_lv32_0));
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001))) then
                    ap_predicate_pred1908_state30 <= ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (precision_read_reg_3965 = ap_const_lv32_0));
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001_grp14) and (ap_const_boolean_0 = ap_block_pp0_stage14_subdone_grp14_done_reg)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001_grp10) and (ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp10_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp24) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp24_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001_grp33) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp33_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 
    = ap_block_pp0_stage2_11001_grp22) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp22_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001_grp32) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp32_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp20) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp20_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001_grp31) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp31_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp30) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp30_done_reg)) or ((ap_enable_reg_pp0_iter1 
    = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp29) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp29_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp28) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp28_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp18) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp18_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp27) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp27_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp26) 
    and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp26_done_reg)))) then
                reg_1092 <= m_axi_gmem_0_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001_grp16) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp16_done_reg)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001_grp12) and (ap_const_boolean_0 = ap_block_pp0_stage13_subdone_grp12_done_reg)))) then
                reg_1096 <= m_axi_gmem_0_RDATA;
            end if;
        end if;
    end process;
    zext_ln41_1_reg_4206(32 downto 4) <= "00000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage15_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage12_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage13_subdone, ap_block_pp0_stage6_subdone, ap_block_pp0_stage14_subdone, ap_block_pp0_stage7_subdone, ap_block_pp0_stage8_subdone, ap_block_pp0_stage0_subdone, ap_block_pp0_stage9_subdone, ap_block_pp0_stage1_subdone, ap_block_pp0_stage10_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage11_subdone, ap_block_pp0_stage3_subdone, ap_condition_exit_pp0_iter1_stage5, ap_idle_pp0_0to0, ap_idle_pp0_1to2, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to2 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage15 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage15_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if (((ap_idle_pp0_0to0 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage5))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_pp0_stage8 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                end if;
            when ap_ST_fsm_pp0_stage9 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                end if;
            when ap_ST_fsm_pp0_stage10 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                end if;
            when ap_ST_fsm_pp0_stage11 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                end if;
            when ap_ST_fsm_pp0_stage12 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                end if;
            when ap_ST_fsm_pp0_stage13 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage13_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                end if;
            when ap_ST_fsm_pp0_stage14 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage14_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXX";
        end case;
    end process;
    a_10_fu_3066_p1 <= lshr_ln60_10_fu_3060_p2(8 - 1 downto 0);
    a_11_fu_3148_p1 <= lshr_ln60_11_fu_3142_p2(8 - 1 downto 0);
    a_12_fu_3244_p1 <= lshr_ln60_12_fu_3238_p2(8 - 1 downto 0);
    a_13_fu_3326_p1 <= lshr_ln60_13_fu_3320_p2(8 - 1 downto 0);
    a_14_fu_3435_p1 <= lshr_ln60_14_fu_3429_p2(8 - 1 downto 0);
    a_15_fu_3517_p1 <= lshr_ln60_15_fu_3511_p2(8 - 1 downto 0);
    a_1_fu_2068_p1 <= lshr_ln60_1_fu_2062_p2(8 - 1 downto 0);
    a_2_fu_2315_p1 <= lshr_ln60_2_fu_2309_p2(8 - 1 downto 0);
    a_3_fu_2397_p1 <= lshr_ln60_3_fu_2391_p2(8 - 1 downto 0);
    a_4_fu_2493_p1 <= lshr_ln60_4_fu_2487_p2(8 - 1 downto 0);
    a_5_fu_2575_p1 <= lshr_ln60_5_fu_2569_p2(8 - 1 downto 0);
    a_6_fu_2684_p1 <= lshr_ln60_6_fu_2678_p2(8 - 1 downto 0);
    a_7_fu_2766_p1 <= lshr_ln60_7_fu_2760_p2(8 - 1 downto 0);
    a_9_fu_2944_p1 <= lshr_ln60_9_fu_2938_p2(8 - 1 downto 0);
    acc_10_fu_2628_p1 <= lshr_ln60_5_fu_2569_p2(4 - 1 downto 0);
    acc_11_fu_2619_p1 <= lshr_ln60_5_fu_2569_p2(2 - 1 downto 0);
    acc_12_fu_2729_p1 <= lshr_ln60_6_fu_2678_p2(4 - 1 downto 0);
    acc_13_fu_2720_p1 <= lshr_ln60_6_fu_2678_p2(2 - 1 downto 0);
    acc_14_fu_2819_p1 <= lshr_ln60_7_fu_2760_p2(4 - 1 downto 0);
    acc_15_fu_2810_p1 <= lshr_ln60_7_fu_2760_p2(2 - 1 downto 0);
    acc_16_fu_2907_p1 <= lshr_ln60_8_fu_2856_p2(4 - 1 downto 0);
    acc_17_fu_2898_p1 <= lshr_ln60_8_fu_2856_p2(2 - 1 downto 0);
    acc_18_fu_2997_p1 <= lshr_ln60_9_fu_2938_p2(4 - 1 downto 0);
    acc_19_fu_2988_p1 <= lshr_ln60_9_fu_2938_p2(2 - 1 downto 0);
    acc_1_fu_2022_p1 <= lshr_ln60_fu_1971_p2(2 - 1 downto 0);
    acc_20_fu_3111_p1 <= lshr_ln60_10_fu_3060_p2(4 - 1 downto 0);
    acc_21_fu_3102_p1 <= lshr_ln60_10_fu_3060_p2(2 - 1 downto 0);
    acc_22_fu_3201_p1 <= lshr_ln60_11_fu_3142_p2(4 - 1 downto 0);
    acc_23_fu_3192_p1 <= lshr_ln60_11_fu_3142_p2(2 - 1 downto 0);
    acc_24_fu_3289_p1 <= lshr_ln60_12_fu_3238_p2(4 - 1 downto 0);
    acc_25_fu_3280_p1 <= lshr_ln60_12_fu_3238_p2(2 - 1 downto 0);
    acc_26_fu_3379_p1 <= lshr_ln60_13_fu_3320_p2(4 - 1 downto 0);
    acc_27_fu_3370_p1 <= lshr_ln60_13_fu_3320_p2(2 - 1 downto 0);
    acc_28_fu_3480_p1 <= lshr_ln60_14_fu_3429_p2(4 - 1 downto 0);
    acc_29_fu_3471_p1 <= lshr_ln60_14_fu_3429_p2(2 - 1 downto 0);
    acc_2_fu_2278_p1 <= lshr_ln60_1_fu_2062_p2(4 - 1 downto 0);
    acc_30_fu_3570_p1 <= lshr_ln60_15_fu_3511_p2(4 - 1 downto 0);
    acc_31_fu_3561_p1 <= lshr_ln60_15_fu_3511_p2(2 - 1 downto 0);
    acc_3_fu_2269_p1 <= lshr_ln60_1_fu_2062_p2(2 - 1 downto 0);
    acc_4_fu_2360_p1 <= lshr_ln60_2_fu_2309_p2(4 - 1 downto 0);
    acc_5_fu_2351_p1 <= lshr_ln60_2_fu_2309_p2(2 - 1 downto 0);
    acc_6_fu_2450_p1 <= lshr_ln60_3_fu_2391_p2(4 - 1 downto 0);
    acc_7_fu_2441_p1 <= lshr_ln60_3_fu_2391_p2(2 - 1 downto 0);
    acc_8_fu_2538_p1 <= lshr_ln60_4_fu_2487_p2(4 - 1 downto 0);
    acc_9_fu_2529_p1 <= lshr_ln60_4_fu_2487_p2(2 - 1 downto 0);
    acc_fu_2031_p1 <= lshr_ln60_fu_1971_p2(4 - 1 downto 0);
    act_15_fu_1977_p1 <= lshr_ln60_fu_1971_p2(8 - 1 downto 0);
    act_fu_2862_p1 <= lshr_ln60_8_fu_2856_p2(8 - 1 downto 0);
    add_ln40_1_fu_1278_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_tr_load) + unsigned(ap_const_lv4_1));
    add_ln40_fu_1252_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv7_1));
    add_ln41_fu_1508_p2 <= std_logic_vector(unsigned(select_ln40_reg_4133) + unsigned(ap_const_lv4_1));
    add_ln60_10_fu_1738_p2 <= std_logic_vector(unsigned(zext_ln41_1_reg_4206) + unsigned(sext_ln39_13_cast_reg_4109));
    add_ln60_11_fu_1783_p2 <= std_logic_vector(signed(sext_ln60_20_fu_1779_p1) + signed(add_ln60_2_reg_4182));
    add_ln60_12_fu_1775_p2 <= std_logic_vector(unsigned(zext_ln41_1_reg_4206) + unsigned(sext_ln39_14_cast_reg_4104));
    add_ln60_13_fu_1820_p2 <= std_logic_vector(signed(sext_ln60_21_fu_1816_p1) + signed(add_ln60_2_reg_4182));
    add_ln60_14_fu_1812_p2 <= std_logic_vector(unsigned(zext_ln41_1_reg_4206) + unsigned(sext_ln39_15_cast_reg_4099));
    add_ln60_15_fu_1857_p2 <= std_logic_vector(signed(sext_ln60_22_fu_1853_p1) + signed(add_ln60_2_reg_4182));
    add_ln60_16_fu_1849_p2 <= std_logic_vector(unsigned(zext_ln41_1_reg_4206) + unsigned(sext_ln39_16_cast_reg_4094));
    add_ln60_17_fu_1894_p2 <= std_logic_vector(signed(sext_ln60_23_fu_1890_p1) + signed(add_ln60_2_reg_4182));
    add_ln60_18_fu_1886_p2 <= std_logic_vector(unsigned(zext_ln41_1_reg_4206) + unsigned(sext_ln39_2_cast_reg_4089));
    add_ln60_19_fu_1931_p2 <= std_logic_vector(signed(sext_ln60_24_fu_1927_p1) + signed(add_ln60_2_reg_4182));
    add_ln60_1_fu_1576_p2 <= std_logic_vector(unsigned(add_ln60_fu_1571_p2) + unsigned(p_cast396_fu_1565_p1));
    add_ln60_20_fu_1923_p2 <= std_logic_vector(unsigned(zext_ln41_1_reg_4206) + unsigned(sext_ln39_3_cast_reg_4084));
    add_ln60_21_fu_1989_p2 <= std_logic_vector(signed(sext_ln60_25_fu_1985_p1) + signed(add_ln60_2_reg_4182));
    add_ln60_22_fu_1981_p2 <= std_logic_vector(unsigned(zext_ln41_1_reg_4206) + unsigned(sext_ln39_4_cast_reg_4079));
    add_ln60_23_fu_2080_p2 <= std_logic_vector(signed(sext_ln60_26_fu_2076_p1) + signed(add_ln60_2_reg_4182));
    add_ln60_24_fu_2072_p2 <= std_logic_vector(unsigned(zext_ln41_1_reg_4206) + unsigned(sext_ln39_5_cast_reg_4074));
    add_ln60_25_fu_2117_p2 <= std_logic_vector(signed(sext_ln60_27_fu_2113_p1) + signed(add_ln60_2_reg_4182));
    add_ln60_26_fu_2109_p2 <= std_logic_vector(unsigned(zext_ln41_1_reg_4206) + unsigned(sext_ln39_6_cast_reg_4069));
    add_ln60_27_fu_2154_p2 <= std_logic_vector(signed(sext_ln60_28_fu_2150_p1) + signed(add_ln60_2_reg_4182));
    add_ln60_28_fu_2146_p2 <= std_logic_vector(unsigned(zext_ln41_1_reg_4206) + unsigned(sext_ln39_7_cast_reg_4064));
    add_ln60_29_fu_2191_p2 <= std_logic_vector(signed(sext_ln60_29_fu_2187_p1) + signed(add_ln60_2_reg_4182));
    add_ln60_2_fu_1606_p2 <= std_logic_vector(signed(p_cast396_fu_1565_p1) + signed(input_r));
    add_ln60_30_fu_2183_p2 <= std_logic_vector(unsigned(zext_ln41_1_reg_4206) + unsigned(sext_ln39_8_cast_reg_4059));
    add_ln60_31_fu_2228_p2 <= std_logic_vector(signed(sext_ln60_30_fu_2224_p1) + signed(add_ln60_2_reg_4182));
    add_ln60_32_fu_2220_p2 <= std_logic_vector(unsigned(zext_ln41_1_reg_4206) + unsigned(sext_ln39_9_cast_reg_4054));
    add_ln60_3_fu_1635_p2 <= std_logic_vector(signed(sext_ln60_16_fu_1631_p1) + signed(add_ln60_2_reg_4182));
    add_ln60_4_fu_1626_p2 <= std_logic_vector(unsigned(zext_ln41_1_fu_1623_p1) + unsigned(sext_ln39_10_cast_reg_4124));
    add_ln60_5_fu_1672_p2 <= std_logic_vector(signed(sext_ln60_17_fu_1668_p1) + signed(add_ln60_2_reg_4182));
    add_ln60_6_fu_1664_p2 <= std_logic_vector(unsigned(zext_ln41_1_reg_4206) + unsigned(sext_ln39_11_cast_reg_4119));
    add_ln60_7_fu_1709_p2 <= std_logic_vector(signed(sext_ln60_18_fu_1705_p1) + signed(add_ln60_2_reg_4182));
    add_ln60_8_fu_1701_p2 <= std_logic_vector(unsigned(zext_ln41_1_reg_4206) + unsigned(sext_ln39_12_cast_reg_4114));
    add_ln60_9_fu_1746_p2 <= std_logic_vector(signed(sext_ln60_19_fu_1742_p1) + signed(add_ln60_2_reg_4182));
    add_ln60_fu_1571_p2 <= std_logic_vector(unsigned(zext_ln41_fu_1568_p1) + unsigned(input_r));
    add_ln70_10_fu_3590_p2 <= std_logic_vector(signed(sext_ln53_12_fu_3521_p1) + signed(sext_ln53_13_fu_3545_p1));
    add_ln70_11_fu_3658_p2 <= std_logic_vector(signed(sext_ln53_14_fu_3624_p1) + signed(sext_ln53_15_fu_3648_p1));
    add_ln70_12_fu_3668_p2 <= std_logic_vector(signed(sext_ln70_11_fu_3664_p1) + signed(sext_ln70_10_fu_3655_p1));
    add_ln70_13_fu_3678_p2 <= std_logic_vector(signed(sext_ln70_12_fu_3674_p1) + signed(sext_ln70_9_fu_3652_p1));
    add_ln70_1_fu_2651_p2 <= std_logic_vector(signed(sext_ln53_2_fu_2579_p1) + signed(sext_ln53_3_fu_2603_p1));
    add_ln70_2_fu_2661_p2 <= std_logic_vector(signed(sext_ln70_1_fu_2657_p1) + signed(sext_ln70_fu_2648_p1));
    add_ln70_3_fu_2839_p2 <= std_logic_vector(signed(sext_ln53_4_fu_2770_p1) + signed(sext_ln53_5_fu_2794_p1));
    add_ln70_4_fu_3023_p2 <= std_logic_vector(signed(sext_ln53_6_fu_2948_p1) + signed(sext_ln53_7_fu_2972_p1));
    add_ln70_5_fu_3033_p2 <= std_logic_vector(signed(sext_ln70_4_fu_3029_p1) + signed(sext_ln70_3_fu_3020_p1));
    add_ln70_6_fu_3043_p2 <= std_logic_vector(signed(sext_ln70_5_fu_3039_p1) + signed(sext_ln70_2_fu_3017_p1));
    add_ln70_7_fu_3221_p2 <= std_logic_vector(signed(sext_ln53_8_fu_3152_p1) + signed(sext_ln53_9_fu_3176_p1));
    add_ln70_8_fu_3402_p2 <= std_logic_vector(signed(sext_ln53_10_fu_3330_p1) + signed(sext_ln53_11_fu_3354_p1));
    add_ln70_9_fu_3412_p2 <= std_logic_vector(signed(sext_ln70_8_fu_3408_p1) + signed(sext_ln70_7_fu_3399_p1));
    add_ln70_fu_2470_p2 <= std_logic_vector(signed(sext_ln53_1_fu_2425_p1) + signed(sext_ln53_fu_2401_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage10 <= ap_CS_fsm(11);
    ap_CS_fsm_pp0_stage11 <= ap_CS_fsm(12);
    ap_CS_fsm_pp0_stage12 <= ap_CS_fsm(13);
    ap_CS_fsm_pp0_stage13 <= ap_CS_fsm(14);
    ap_CS_fsm_pp0_stage14 <= ap_CS_fsm(15);
    ap_CS_fsm_pp0_stage15 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(8);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(9);
    ap_CS_fsm_pp0_stage9 <= ap_CS_fsm(10);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001_grp34 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, m_axi_gmem_0_WREADY, ap_block_pp0_stage0_subdone_grp18_done_reg, ap_block_pp0_stage0_subdone_grp19_done_reg, ap_block_pp0_stage0_subdone_grp34_done_reg, ap_block_state18_pp0_stage0_iter1_grp18, ap_block_state18_io_grp19)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_1 = ap_block_state18_pp0_stage0_iter1_grp18) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp18_done_reg)) or ((ap_const_boolean_1 = ap_block_state18_io_grp19) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp19_done_reg)))) or ((m_axi_gmem_0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp34_done_reg)));
    end process;

        ap_block_pp0_stage0_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_grp18_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone_grp18_done_reg, ap_block_state18_pp0_stage0_iter1_grp18)
    begin
                ap_block_pp0_stage0_11001_grp18 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state18_pp0_stage0_iter1_grp18) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp18_done_reg));
    end process;


    ap_block_pp0_stage0_11001_grp19_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone_grp19_done_reg, ap_block_state18_io_grp19)
    begin
                ap_block_pp0_stage0_11001_grp19 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state18_io_grp19) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp19_done_reg));
    end process;


    ap_block_pp0_stage0_11001_grp34_assign_proc : process(ap_enable_reg_pp0_iter2, m_axi_gmem_0_WREADY, ap_block_pp0_stage0_subdone_grp34_done_reg)
    begin
                ap_block_pp0_stage0_11001_grp34 <= ((m_axi_gmem_0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp34_done_reg));
    end process;

        ap_block_pp0_stage0_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp34 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, m_axi_gmem_0_WREADY, ap_block_pp0_stage0_subdone_grp18_done_reg, ap_block_pp0_stage0_subdone_grp19_done_reg, ap_block_pp0_stage0_subdone_grp34_done_reg, ap_block_state18_pp0_stage0_iter1_grp18, ap_block_state18_io_grp19)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_1 = ap_block_state18_pp0_stage0_iter1_grp18) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp18_done_reg)) or ((ap_const_boolean_1 = ap_block_state18_io_grp19) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp19_done_reg)))) or ((m_axi_gmem_0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp34_done_reg)));
    end process;

        ap_block_pp0_stage0_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_grp18_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone_grp18_done_reg, ap_block_state18_pp0_stage0_iter1_grp18)
    begin
                ap_block_pp0_stage0_subdone_grp18 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state18_pp0_stage0_iter1_grp18) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp18_done_reg));
    end process;


    ap_block_pp0_stage0_subdone_grp19_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone_grp19_done_reg, ap_block_state18_io_grp19)
    begin
                ap_block_pp0_stage0_subdone_grp19 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state18_io_grp19) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp19_done_reg));
    end process;


    ap_block_pp0_stage0_subdone_grp34_assign_proc : process(ap_enable_reg_pp0_iter2, m_axi_gmem_0_WREADY, ap_block_pp0_stage0_subdone_grp34_done_reg)
    begin
                ap_block_pp0_stage0_subdone_grp34 <= ((m_axi_gmem_0_WREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp34_done_reg));
    end process;


    ap_block_pp0_stage10_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage10_subdone_grp8_done_reg, ap_block_pp0_stage10_subdone_grp32_done_reg, ap_block_state28_pp0_stage10_iter1_grp32, ap_block_state12_io_grp8)
    begin
                ap_block_pp0_stage10_11001 <= (((ap_const_boolean_1 = ap_block_state12_io_grp8) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp8_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state28_pp0_stage10_iter1_grp32) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp32_done_reg)));
    end process;

        ap_block_pp0_stage10_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage10_11001_grp32_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage10_subdone_grp32_done_reg, ap_block_state28_pp0_stage10_iter1_grp32)
    begin
                ap_block_pp0_stage10_11001_grp32 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state28_pp0_stage10_iter1_grp32) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp32_done_reg));
    end process;


    ap_block_pp0_stage10_11001_grp8_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage10_subdone_grp8_done_reg, ap_block_state12_io_grp8)
    begin
                ap_block_pp0_stage10_11001_grp8 <= ((ap_const_boolean_1 = ap_block_state12_io_grp8) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp8_done_reg));
    end process;

        ap_block_pp0_stage10_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10_grp32 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10_grp8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage10_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage10_subdone_grp8_done_reg, ap_block_pp0_stage10_subdone_grp32_done_reg, ap_block_state28_pp0_stage10_iter1_grp32, ap_block_state12_io_grp8)
    begin
                ap_block_pp0_stage10_subdone <= (((ap_const_boolean_1 = ap_block_state12_io_grp8) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp8_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state28_pp0_stage10_iter1_grp32) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp32_done_reg)));
    end process;

        ap_block_pp0_stage10_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage10_subdone_grp32_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage10_subdone_grp32_done_reg, ap_block_state28_pp0_stage10_iter1_grp32)
    begin
                ap_block_pp0_stage10_subdone_grp32 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state28_pp0_stage10_iter1_grp32) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp32_done_reg));
    end process;


    ap_block_pp0_stage10_subdone_grp8_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage10_subdone_grp8_done_reg, ap_block_state12_io_grp8)
    begin
                ap_block_pp0_stage10_subdone_grp8 <= ((ap_const_boolean_1 = ap_block_state12_io_grp8) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp8_done_reg));
    end process;


    ap_block_pp0_stage11_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage11_subdone_grp9_done_reg, ap_block_pp0_stage11_subdone_grp33_done_reg, ap_block_state29_pp0_stage11_iter1_grp33, ap_block_state13_io_grp9)
    begin
                ap_block_pp0_stage11_11001 <= (((ap_const_boolean_1 = ap_block_state13_io_grp9) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp9_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state29_pp0_stage11_iter1_grp33) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp33_done_reg)));
    end process;

        ap_block_pp0_stage11_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage11_11001_grp33_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage11_subdone_grp33_done_reg, ap_block_state29_pp0_stage11_iter1_grp33)
    begin
                ap_block_pp0_stage11_11001_grp33 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state29_pp0_stage11_iter1_grp33) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp33_done_reg));
    end process;


    ap_block_pp0_stage11_11001_grp9_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage11_subdone_grp9_done_reg, ap_block_state13_io_grp9)
    begin
                ap_block_pp0_stage11_11001_grp9 <= ((ap_const_boolean_1 = ap_block_state13_io_grp9) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp9_done_reg));
    end process;

        ap_block_pp0_stage11_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11_grp33 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11_grp9 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage11_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage11_subdone_grp9_done_reg, ap_block_pp0_stage11_subdone_grp33_done_reg, ap_block_state29_pp0_stage11_iter1_grp33, ap_block_state13_io_grp9)
    begin
                ap_block_pp0_stage11_subdone <= (((ap_const_boolean_1 = ap_block_state13_io_grp9) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp9_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state29_pp0_stage11_iter1_grp33) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp33_done_reg)));
    end process;

        ap_block_pp0_stage11_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage11_subdone_grp33_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage11_subdone_grp33_done_reg, ap_block_state29_pp0_stage11_iter1_grp33)
    begin
                ap_block_pp0_stage11_subdone_grp33 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state29_pp0_stage11_iter1_grp33) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp33_done_reg));
    end process;


    ap_block_pp0_stage11_subdone_grp9_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage11_subdone_grp9_done_reg, ap_block_state13_io_grp9)
    begin
                ap_block_pp0_stage11_subdone_grp9 <= ((ap_const_boolean_1 = ap_block_state13_io_grp9) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp9_done_reg));
    end process;


    ap_block_pp0_stage12_11001_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage12_subdone_grp10_done_reg, ap_block_pp0_stage12_subdone_grp11_done_reg, ap_block_state14_pp0_stage12_iter0_grp10, ap_block_state14_io_grp11)
    begin
                ap_block_pp0_stage12_11001 <= ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (((ap_const_boolean_1 = ap_block_state14_pp0_stage12_iter0_grp10) and (ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp10_done_reg)) or ((ap_const_boolean_1 = ap_block_state14_io_grp11) and (ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp11_done_reg))));
    end process;

        ap_block_pp0_stage12_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage12_11001_grp10_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage12_subdone_grp10_done_reg, ap_block_state14_pp0_stage12_iter0_grp10)
    begin
                ap_block_pp0_stage12_11001_grp10 <= ((ap_const_boolean_1 = ap_block_state14_pp0_stage12_iter0_grp10) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp10_done_reg));
    end process;


    ap_block_pp0_stage12_11001_grp11_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage12_subdone_grp11_done_reg, ap_block_state14_io_grp11)
    begin
                ap_block_pp0_stage12_11001_grp11 <= ((ap_const_boolean_1 = ap_block_state14_io_grp11) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp11_done_reg));
    end process;

        ap_block_pp0_stage12_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12_grp10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12_grp11 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage12_subdone_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage12_subdone_grp10_done_reg, ap_block_pp0_stage12_subdone_grp11_done_reg, ap_block_state14_pp0_stage12_iter0_grp10, ap_block_state14_io_grp11)
    begin
                ap_block_pp0_stage12_subdone <= ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (((ap_const_boolean_1 = ap_block_state14_pp0_stage12_iter0_grp10) and (ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp10_done_reg)) or ((ap_const_boolean_1 = ap_block_state14_io_grp11) and (ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp11_done_reg))));
    end process;

        ap_block_pp0_stage12_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage12_subdone_grp10_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage12_subdone_grp10_done_reg, ap_block_state14_pp0_stage12_iter0_grp10)
    begin
                ap_block_pp0_stage12_subdone_grp10 <= ((ap_const_boolean_1 = ap_block_state14_pp0_stage12_iter0_grp10) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp10_done_reg));
    end process;


    ap_block_pp0_stage12_subdone_grp11_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage12_subdone_grp11_done_reg, ap_block_state14_io_grp11)
    begin
                ap_block_pp0_stage12_subdone_grp11 <= ((ap_const_boolean_1 = ap_block_state14_io_grp11) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp11_done_reg));
    end process;


    ap_block_pp0_stage13_11001_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage13_subdone_grp12_done_reg, ap_block_pp0_stage13_subdone_grp13_done_reg, ap_block_state15_pp0_stage13_iter0_grp12, ap_block_state15_io_grp13)
    begin
                ap_block_pp0_stage13_11001 <= ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (((ap_const_boolean_1 = ap_block_state15_pp0_stage13_iter0_grp12) and (ap_const_boolean_0 = ap_block_pp0_stage13_subdone_grp12_done_reg)) or ((ap_const_boolean_1 = ap_block_state15_io_grp13) and (ap_const_boolean_0 = ap_block_pp0_stage13_subdone_grp13_done_reg))));
    end process;

        ap_block_pp0_stage13_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage13_11001_grp12_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage13_subdone_grp12_done_reg, ap_block_state15_pp0_stage13_iter0_grp12)
    begin
                ap_block_pp0_stage13_11001_grp12 <= ((ap_const_boolean_1 = ap_block_state15_pp0_stage13_iter0_grp12) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13_subdone_grp12_done_reg));
    end process;


    ap_block_pp0_stage13_11001_grp13_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage13_subdone_grp13_done_reg, ap_block_state15_io_grp13)
    begin
                ap_block_pp0_stage13_11001_grp13 <= ((ap_const_boolean_1 = ap_block_state15_io_grp13) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13_subdone_grp13_done_reg));
    end process;

        ap_block_pp0_stage13_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage13_grp12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage13_grp13 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage13_subdone_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage13_subdone_grp12_done_reg, ap_block_pp0_stage13_subdone_grp13_done_reg, ap_block_state15_pp0_stage13_iter0_grp12, ap_block_state15_io_grp13)
    begin
                ap_block_pp0_stage13_subdone <= ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (((ap_const_boolean_1 = ap_block_state15_pp0_stage13_iter0_grp12) and (ap_const_boolean_0 = ap_block_pp0_stage13_subdone_grp12_done_reg)) or ((ap_const_boolean_1 = ap_block_state15_io_grp13) and (ap_const_boolean_0 = ap_block_pp0_stage13_subdone_grp13_done_reg))));
    end process;

        ap_block_pp0_stage13_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage13_subdone_grp12_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage13_subdone_grp12_done_reg, ap_block_state15_pp0_stage13_iter0_grp12)
    begin
                ap_block_pp0_stage13_subdone_grp12 <= ((ap_const_boolean_1 = ap_block_state15_pp0_stage13_iter0_grp12) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13_subdone_grp12_done_reg));
    end process;


    ap_block_pp0_stage13_subdone_grp13_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage13_subdone_grp13_done_reg, ap_block_state15_io_grp13)
    begin
                ap_block_pp0_stage13_subdone_grp13 <= ((ap_const_boolean_1 = ap_block_state15_io_grp13) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13_subdone_grp13_done_reg));
    end process;


    ap_block_pp0_stage14_11001_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage14_subdone_grp14_done_reg, ap_block_pp0_stage14_subdone_grp15_done_reg, ap_block_state16_pp0_stage14_iter0_grp14, ap_block_state16_io_grp15)
    begin
                ap_block_pp0_stage14_11001 <= ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (((ap_const_boolean_1 = ap_block_state16_pp0_stage14_iter0_grp14) and (ap_const_boolean_0 = ap_block_pp0_stage14_subdone_grp14_done_reg)) or ((ap_const_boolean_1 = ap_block_state16_io_grp15) and (ap_const_boolean_0 = ap_block_pp0_stage14_subdone_grp15_done_reg))));
    end process;

        ap_block_pp0_stage14_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage14_11001_grp14_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage14_subdone_grp14_done_reg, ap_block_state16_pp0_stage14_iter0_grp14)
    begin
                ap_block_pp0_stage14_11001_grp14 <= ((ap_const_boolean_1 = ap_block_state16_pp0_stage14_iter0_grp14) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14_subdone_grp14_done_reg));
    end process;


    ap_block_pp0_stage14_11001_grp15_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage14_subdone_grp15_done_reg, ap_block_state16_io_grp15)
    begin
                ap_block_pp0_stage14_11001_grp15 <= ((ap_const_boolean_1 = ap_block_state16_io_grp15) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14_subdone_grp15_done_reg));
    end process;

        ap_block_pp0_stage14_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage14_grp14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage14_grp15 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage14_subdone_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage14_subdone_grp14_done_reg, ap_block_pp0_stage14_subdone_grp15_done_reg, ap_block_state16_pp0_stage14_iter0_grp14, ap_block_state16_io_grp15)
    begin
                ap_block_pp0_stage14_subdone <= ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (((ap_const_boolean_1 = ap_block_state16_pp0_stage14_iter0_grp14) and (ap_const_boolean_0 = ap_block_pp0_stage14_subdone_grp14_done_reg)) or ((ap_const_boolean_1 = ap_block_state16_io_grp15) and (ap_const_boolean_0 = ap_block_pp0_stage14_subdone_grp15_done_reg))));
    end process;

        ap_block_pp0_stage14_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage14_subdone_grp14_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage14_subdone_grp14_done_reg, ap_block_state16_pp0_stage14_iter0_grp14)
    begin
                ap_block_pp0_stage14_subdone_grp14 <= ((ap_const_boolean_1 = ap_block_state16_pp0_stage14_iter0_grp14) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14_subdone_grp14_done_reg));
    end process;


    ap_block_pp0_stage14_subdone_grp15_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage14_subdone_grp15_done_reg, ap_block_state16_io_grp15)
    begin
                ap_block_pp0_stage14_subdone_grp15 <= ((ap_const_boolean_1 = ap_block_state16_io_grp15) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14_subdone_grp15_done_reg));
    end process;


    ap_block_pp0_stage15_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state17_pp0_stage15_iter0_grp16, ap_block_pp0_stage15_subdone_grp16_done_reg, ap_block_state17_io_grp17, ap_block_pp0_stage15_subdone_grp17_done_reg, ap_enable_reg_pp0_iter0_reg, ap_block_state5_io_grp1, ap_block_pp0_stage15_subdone_grp1_done_reg)
    begin
                ap_block_pp0_stage15_11001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_io_grp1) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp1_done_reg)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (((ap_const_boolean_1 = ap_block_state17_io_grp17) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp17_done_reg)) or ((ap_const_boolean_1 = ap_block_state17_pp0_stage15_iter0_grp16) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp16_done_reg)))));
    end process;

        ap_block_pp0_stage15_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage15_11001_grp1_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state5_io_grp1, ap_block_pp0_stage15_subdone_grp1_done_reg)
    begin
                ap_block_pp0_stage15_11001_grp1 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_io_grp1) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp1_done_reg));
    end process;


    ap_block_pp0_stage15_11001_grp16_assign_proc : process(ap_block_state17_pp0_stage15_iter0_grp16, ap_block_pp0_stage15_subdone_grp16_done_reg, ap_enable_reg_pp0_iter0_reg)
    begin
                ap_block_pp0_stage15_11001_grp16 <= ((ap_const_boolean_1 = ap_block_state17_pp0_stage15_iter0_grp16) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp16_done_reg));
    end process;


    ap_block_pp0_stage15_11001_grp17_assign_proc : process(ap_block_state17_io_grp17, ap_block_pp0_stage15_subdone_grp17_done_reg, ap_enable_reg_pp0_iter0_reg)
    begin
                ap_block_pp0_stage15_11001_grp17 <= ((ap_const_boolean_1 = ap_block_state17_io_grp17) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp17_done_reg));
    end process;

        ap_block_pp0_stage15_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage15_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage15_grp16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage15_grp17 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage15_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state17_pp0_stage15_iter0_grp16, ap_block_pp0_stage15_subdone_grp16_done_reg, ap_block_state17_io_grp17, ap_block_pp0_stage15_subdone_grp17_done_reg, ap_enable_reg_pp0_iter0_reg, ap_block_state5_io_grp1, ap_block_pp0_stage15_subdone_grp1_done_reg)
    begin
                ap_block_pp0_stage15_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_io_grp1) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp1_done_reg)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (((ap_const_boolean_1 = ap_block_state17_io_grp17) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp17_done_reg)) or ((ap_const_boolean_1 = ap_block_state17_pp0_stage15_iter0_grp16) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp16_done_reg)))));
    end process;

        ap_block_pp0_stage15_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage15_subdone_grp1_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state5_io_grp1, ap_block_pp0_stage15_subdone_grp1_done_reg)
    begin
                ap_block_pp0_stage15_subdone_grp1 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_io_grp1) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp1_done_reg));
    end process;


    ap_block_pp0_stage15_subdone_grp16_assign_proc : process(ap_block_state17_pp0_stage15_iter0_grp16, ap_block_pp0_stage15_subdone_grp16_done_reg, ap_enable_reg_pp0_iter0_reg)
    begin
                ap_block_pp0_stage15_subdone_grp16 <= ((ap_const_boolean_1 = ap_block_state17_pp0_stage15_iter0_grp16) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp16_done_reg));
    end process;


    ap_block_pp0_stage15_subdone_grp17_assign_proc : process(ap_block_state17_io_grp17, ap_block_pp0_stage15_subdone_grp17_done_reg, ap_enable_reg_pp0_iter0_reg)
    begin
                ap_block_pp0_stage15_subdone_grp17 <= ((ap_const_boolean_1 = ap_block_state17_io_grp17) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp17_done_reg));
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage1_subdone_grp20_done_reg, ap_block_pp0_stage1_subdone_grp21_done_reg, ap_block_state19_pp0_stage1_iter1_grp20, ap_block_state19_io_grp21)
    begin
                ap_block_pp0_stage1_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_1 = ap_block_state19_pp0_stage1_iter1_grp20) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp20_done_reg)) or ((ap_const_boolean_1 = ap_block_state19_io_grp21) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp21_done_reg))));
    end process;

        ap_block_pp0_stage1_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_11001_grp20_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage1_subdone_grp20_done_reg, ap_block_state19_pp0_stage1_iter1_grp20)
    begin
                ap_block_pp0_stage1_11001_grp20 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state19_pp0_stage1_iter1_grp20) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp20_done_reg));
    end process;


    ap_block_pp0_stage1_11001_grp21_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage1_subdone_grp21_done_reg, ap_block_state19_io_grp21)
    begin
                ap_block_pp0_stage1_11001_grp21 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state19_io_grp21) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp21_done_reg));
    end process;

        ap_block_pp0_stage1_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_grp20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_grp21 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage1_subdone_grp20_done_reg, ap_block_pp0_stage1_subdone_grp21_done_reg, ap_block_state19_pp0_stage1_iter1_grp20, ap_block_state19_io_grp21)
    begin
                ap_block_pp0_stage1_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_1 = ap_block_state19_pp0_stage1_iter1_grp20) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp20_done_reg)) or ((ap_const_boolean_1 = ap_block_state19_io_grp21) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp21_done_reg))));
    end process;

        ap_block_pp0_stage1_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_subdone_grp20_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage1_subdone_grp20_done_reg, ap_block_state19_pp0_stage1_iter1_grp20)
    begin
                ap_block_pp0_stage1_subdone_grp20 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state19_pp0_stage1_iter1_grp20) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp20_done_reg));
    end process;


    ap_block_pp0_stage1_subdone_grp21_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage1_subdone_grp21_done_reg, ap_block_state19_io_grp21)
    begin
                ap_block_pp0_stage1_subdone_grp21 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state19_io_grp21) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp21_done_reg));
    end process;


    ap_block_pp0_stage2_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_subdone_grp22_done_reg, ap_block_pp0_stage2_subdone_grp23_done_reg, ap_block_state20_pp0_stage2_iter1_grp22, ap_block_state20_io_grp23)
    begin
                ap_block_pp0_stage2_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_1 = ap_block_state20_pp0_stage2_iter1_grp22) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp22_done_reg)) or ((ap_const_boolean_1 = ap_block_state20_io_grp23) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp23_done_reg))));
    end process;

        ap_block_pp0_stage2_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_11001_grp22_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_subdone_grp22_done_reg, ap_block_state20_pp0_stage2_iter1_grp22)
    begin
                ap_block_pp0_stage2_11001_grp22 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state20_pp0_stage2_iter1_grp22) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp22_done_reg));
    end process;


    ap_block_pp0_stage2_11001_grp23_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_subdone_grp23_done_reg, ap_block_state20_io_grp23)
    begin
                ap_block_pp0_stage2_11001_grp23 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state20_io_grp23) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp23_done_reg));
    end process;

        ap_block_pp0_stage2_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_grp22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_grp23 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_subdone_grp22_done_reg, ap_block_pp0_stage2_subdone_grp23_done_reg, ap_block_state20_pp0_stage2_iter1_grp22, ap_block_state20_io_grp23)
    begin
                ap_block_pp0_stage2_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_1 = ap_block_state20_pp0_stage2_iter1_grp22) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp22_done_reg)) or ((ap_const_boolean_1 = ap_block_state20_io_grp23) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp23_done_reg))));
    end process;

        ap_block_pp0_stage2_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_subdone_grp22_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_subdone_grp22_done_reg, ap_block_state20_pp0_stage2_iter1_grp22)
    begin
                ap_block_pp0_stage2_subdone_grp22 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state20_pp0_stage2_iter1_grp22) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp22_done_reg));
    end process;


    ap_block_pp0_stage2_subdone_grp23_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_subdone_grp23_done_reg, ap_block_state20_io_grp23)
    begin
                ap_block_pp0_stage2_subdone_grp23 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state20_io_grp23) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp23_done_reg));
    end process;


    ap_block_pp0_stage3_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage3_subdone_grp24_done_reg, ap_block_pp0_stage3_subdone_grp25_done_reg, ap_block_state21_pp0_stage3_iter1_grp24, ap_block_state21_io_grp25)
    begin
                ap_block_pp0_stage3_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_1 = ap_block_state21_pp0_stage3_iter1_grp24) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp24_done_reg)) or ((ap_const_boolean_1 = ap_block_state21_io_grp25) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp25_done_reg))));
    end process;

        ap_block_pp0_stage3_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_11001_grp24_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage3_subdone_grp24_done_reg, ap_block_state21_pp0_stage3_iter1_grp24)
    begin
                ap_block_pp0_stage3_11001_grp24 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state21_pp0_stage3_iter1_grp24) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp24_done_reg));
    end process;


    ap_block_pp0_stage3_11001_grp25_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage3_subdone_grp25_done_reg, ap_block_state21_io_grp25)
    begin
                ap_block_pp0_stage3_11001_grp25 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state21_io_grp25) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp25_done_reg));
    end process;

        ap_block_pp0_stage3_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_grp24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_grp25 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage3_subdone_grp24_done_reg, ap_block_pp0_stage3_subdone_grp25_done_reg, ap_block_state21_pp0_stage3_iter1_grp24, ap_block_state21_io_grp25)
    begin
                ap_block_pp0_stage3_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_boolean_1 = ap_block_state21_pp0_stage3_iter1_grp24) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp24_done_reg)) or ((ap_const_boolean_1 = ap_block_state21_io_grp25) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp25_done_reg))));
    end process;

        ap_block_pp0_stage3_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_subdone_grp24_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage3_subdone_grp24_done_reg, ap_block_state21_pp0_stage3_iter1_grp24)
    begin
                ap_block_pp0_stage3_subdone_grp24 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state21_pp0_stage3_iter1_grp24) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp24_done_reg));
    end process;


    ap_block_pp0_stage3_subdone_grp25_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage3_subdone_grp25_done_reg, ap_block_state21_io_grp25)
    begin
                ap_block_pp0_stage3_subdone_grp25 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state21_io_grp25) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp25_done_reg));
    end process;


    ap_block_pp0_stage4_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage4_subdone_grp2_done_reg, ap_block_pp0_stage4_subdone_grp26_done_reg, ap_block_state22_pp0_stage4_iter1_grp26, ap_block_state6_io_grp2)
    begin
                ap_block_pp0_stage4_11001 <= (((ap_const_boolean_1 = ap_block_state6_io_grp2) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp2_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state22_pp0_stage4_iter1_grp26) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp26_done_reg)));
    end process;

        ap_block_pp0_stage4_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_11001_grp2_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage4_subdone_grp2_done_reg, ap_block_state6_io_grp2)
    begin
                ap_block_pp0_stage4_11001_grp2 <= ((ap_const_boolean_1 = ap_block_state6_io_grp2) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp2_done_reg));
    end process;


    ap_block_pp0_stage4_11001_grp26_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage4_subdone_grp26_done_reg, ap_block_state22_pp0_stage4_iter1_grp26)
    begin
                ap_block_pp0_stage4_11001_grp26 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state22_pp0_stage4_iter1_grp26) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp26_done_reg));
    end process;

        ap_block_pp0_stage4_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_grp2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_grp26 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage4_subdone_grp2_done_reg, ap_block_pp0_stage4_subdone_grp26_done_reg, ap_block_state22_pp0_stage4_iter1_grp26, ap_block_state6_io_grp2)
    begin
                ap_block_pp0_stage4_subdone <= (((ap_const_boolean_1 = ap_block_state6_io_grp2) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp2_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state22_pp0_stage4_iter1_grp26) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp26_done_reg)));
    end process;

        ap_block_pp0_stage4_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_subdone_grp2_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage4_subdone_grp2_done_reg, ap_block_state6_io_grp2)
    begin
                ap_block_pp0_stage4_subdone_grp2 <= ((ap_const_boolean_1 = ap_block_state6_io_grp2) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp2_done_reg));
    end process;


    ap_block_pp0_stage4_subdone_grp26_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage4_subdone_grp26_done_reg, ap_block_state22_pp0_stage4_iter1_grp26)
    begin
                ap_block_pp0_stage4_subdone_grp26 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state22_pp0_stage4_iter1_grp26) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp26_done_reg));
    end process;


    ap_block_pp0_stage5_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage5_subdone_grp3_done_reg, ap_block_pp0_stage5_subdone_grp27_done_reg, ap_block_pp0_stage5_subdone_grp35_done_reg, ap_block_state23_pp0_stage5_iter1_grp27, ap_block_state7_io_grp3, ap_block_state38_pp0_stage5_iter2_grp35)
    begin
                ap_block_pp0_stage5_11001 <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state38_pp0_stage5_iter2_grp35) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp35_done_reg)) or ((ap_const_boolean_1 = ap_block_state7_io_grp3) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp3_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state23_pp0_stage5_iter1_grp27) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp27_done_reg)));
    end process;

        ap_block_pp0_stage5_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_11001_grp27_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage5_subdone_grp27_done_reg, ap_block_state23_pp0_stage5_iter1_grp27)
    begin
                ap_block_pp0_stage5_11001_grp27 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state23_pp0_stage5_iter1_grp27) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp27_done_reg));
    end process;


    ap_block_pp0_stage5_11001_grp3_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage5_subdone_grp3_done_reg, ap_block_state7_io_grp3)
    begin
                ap_block_pp0_stage5_11001_grp3 <= ((ap_const_boolean_1 = ap_block_state7_io_grp3) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp3_done_reg));
    end process;


    ap_block_pp0_stage5_11001_grp35_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage5_subdone_grp35_done_reg, ap_block_state38_pp0_stage5_iter2_grp35)
    begin
                ap_block_pp0_stage5_11001_grp35 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state38_pp0_stage5_iter2_grp35) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp35_done_reg));
    end process;

        ap_block_pp0_stage5_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_grp27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_grp3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_grp35 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage5_subdone_grp3_done_reg, ap_block_pp0_stage5_subdone_grp27_done_reg, ap_block_pp0_stage5_subdone_grp35_done_reg, ap_block_state23_pp0_stage5_iter1_grp27, ap_block_state7_io_grp3, ap_block_state38_pp0_stage5_iter2_grp35)
    begin
                ap_block_pp0_stage5_subdone <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state38_pp0_stage5_iter2_grp35) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp35_done_reg)) or ((ap_const_boolean_1 = ap_block_state7_io_grp3) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp3_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state23_pp0_stage5_iter1_grp27) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp27_done_reg)));
    end process;

        ap_block_pp0_stage5_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_subdone_grp27_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage5_subdone_grp27_done_reg, ap_block_state23_pp0_stage5_iter1_grp27)
    begin
                ap_block_pp0_stage5_subdone_grp27 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state23_pp0_stage5_iter1_grp27) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp27_done_reg));
    end process;


    ap_block_pp0_stage5_subdone_grp3_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage5_subdone_grp3_done_reg, ap_block_state7_io_grp3)
    begin
                ap_block_pp0_stage5_subdone_grp3 <= ((ap_const_boolean_1 = ap_block_state7_io_grp3) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp3_done_reg));
    end process;


    ap_block_pp0_stage5_subdone_grp35_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage5_subdone_grp35_done_reg, ap_block_state38_pp0_stage5_iter2_grp35)
    begin
                ap_block_pp0_stage5_subdone_grp35 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state38_pp0_stage5_iter2_grp35) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp35_done_reg));
    end process;


    ap_block_pp0_stage6_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage6_subdone_grp4_done_reg, ap_block_pp0_stage6_subdone_grp28_done_reg, ap_block_state24_pp0_stage6_iter1_grp28, ap_block_state8_io_grp4)
    begin
                ap_block_pp0_stage6_11001 <= (((ap_const_boolean_1 = ap_block_state8_io_grp4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp4_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state24_pp0_stage6_iter1_grp28) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp28_done_reg)));
    end process;

        ap_block_pp0_stage6_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_11001_grp28_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage6_subdone_grp28_done_reg, ap_block_state24_pp0_stage6_iter1_grp28)
    begin
                ap_block_pp0_stage6_11001_grp28 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state24_pp0_stage6_iter1_grp28) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp28_done_reg));
    end process;


    ap_block_pp0_stage6_11001_grp4_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage6_subdone_grp4_done_reg, ap_block_state8_io_grp4)
    begin
                ap_block_pp0_stage6_11001_grp4 <= ((ap_const_boolean_1 = ap_block_state8_io_grp4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp4_done_reg));
    end process;

        ap_block_pp0_stage6_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_grp28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_grp4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage6_subdone_grp4_done_reg, ap_block_pp0_stage6_subdone_grp28_done_reg, ap_block_state24_pp0_stage6_iter1_grp28, ap_block_state8_io_grp4)
    begin
                ap_block_pp0_stage6_subdone <= (((ap_const_boolean_1 = ap_block_state8_io_grp4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp4_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state24_pp0_stage6_iter1_grp28) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp28_done_reg)));
    end process;

        ap_block_pp0_stage6_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_subdone_grp28_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage6_subdone_grp28_done_reg, ap_block_state24_pp0_stage6_iter1_grp28)
    begin
                ap_block_pp0_stage6_subdone_grp28 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state24_pp0_stage6_iter1_grp28) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp28_done_reg));
    end process;


    ap_block_pp0_stage6_subdone_grp4_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage6_subdone_grp4_done_reg, ap_block_state8_io_grp4)
    begin
                ap_block_pp0_stage6_subdone_grp4 <= ((ap_const_boolean_1 = ap_block_state8_io_grp4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp4_done_reg));
    end process;


    ap_block_pp0_stage7_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage7_subdone_grp5_done_reg, ap_block_pp0_stage7_subdone_grp29_done_reg, ap_block_state25_pp0_stage7_iter1_grp29, ap_block_state9_io_grp5)
    begin
                ap_block_pp0_stage7_11001 <= (((ap_const_boolean_1 = ap_block_state9_io_grp5) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp5_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state25_pp0_stage7_iter1_grp29) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp29_done_reg)));
    end process;

        ap_block_pp0_stage7_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_11001_grp29_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage7_subdone_grp29_done_reg, ap_block_state25_pp0_stage7_iter1_grp29)
    begin
                ap_block_pp0_stage7_11001_grp29 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state25_pp0_stage7_iter1_grp29) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp29_done_reg));
    end process;


    ap_block_pp0_stage7_11001_grp5_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage7_subdone_grp5_done_reg, ap_block_state9_io_grp5)
    begin
                ap_block_pp0_stage7_11001_grp5 <= ((ap_const_boolean_1 = ap_block_state9_io_grp5) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp5_done_reg));
    end process;

        ap_block_pp0_stage7_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_grp29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_grp5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage7_subdone_grp5_done_reg, ap_block_pp0_stage7_subdone_grp29_done_reg, ap_block_state25_pp0_stage7_iter1_grp29, ap_block_state9_io_grp5)
    begin
                ap_block_pp0_stage7_subdone <= (((ap_const_boolean_1 = ap_block_state9_io_grp5) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp5_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state25_pp0_stage7_iter1_grp29) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp29_done_reg)));
    end process;

        ap_block_pp0_stage7_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_subdone_grp29_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage7_subdone_grp29_done_reg, ap_block_state25_pp0_stage7_iter1_grp29)
    begin
                ap_block_pp0_stage7_subdone_grp29 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state25_pp0_stage7_iter1_grp29) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp29_done_reg));
    end process;


    ap_block_pp0_stage7_subdone_grp5_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage7_subdone_grp5_done_reg, ap_block_state9_io_grp5)
    begin
                ap_block_pp0_stage7_subdone_grp5 <= ((ap_const_boolean_1 = ap_block_state9_io_grp5) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp5_done_reg));
    end process;


    ap_block_pp0_stage8_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage8_subdone_grp6_done_reg, ap_block_pp0_stage8_subdone_grp30_done_reg, ap_block_state26_pp0_stage8_iter1_grp30, ap_block_state10_io_grp6)
    begin
                ap_block_pp0_stage8_11001 <= (((ap_const_boolean_1 = ap_block_state10_io_grp6) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp6_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state26_pp0_stage8_iter1_grp30) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp30_done_reg)));
    end process;

        ap_block_pp0_stage8_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage8_11001_grp30_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage8_subdone_grp30_done_reg, ap_block_state26_pp0_stage8_iter1_grp30)
    begin
                ap_block_pp0_stage8_11001_grp30 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state26_pp0_stage8_iter1_grp30) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp30_done_reg));
    end process;


    ap_block_pp0_stage8_11001_grp6_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage8_subdone_grp6_done_reg, ap_block_state10_io_grp6)
    begin
                ap_block_pp0_stage8_11001_grp6 <= ((ap_const_boolean_1 = ap_block_state10_io_grp6) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp6_done_reg));
    end process;

        ap_block_pp0_stage8_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_grp30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_grp6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage8_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage8_subdone_grp6_done_reg, ap_block_pp0_stage8_subdone_grp30_done_reg, ap_block_state26_pp0_stage8_iter1_grp30, ap_block_state10_io_grp6)
    begin
                ap_block_pp0_stage8_subdone <= (((ap_const_boolean_1 = ap_block_state10_io_grp6) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp6_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state26_pp0_stage8_iter1_grp30) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp30_done_reg)));
    end process;

        ap_block_pp0_stage8_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage8_subdone_grp30_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage8_subdone_grp30_done_reg, ap_block_state26_pp0_stage8_iter1_grp30)
    begin
                ap_block_pp0_stage8_subdone_grp30 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state26_pp0_stage8_iter1_grp30) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp30_done_reg));
    end process;


    ap_block_pp0_stage8_subdone_grp6_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage8_subdone_grp6_done_reg, ap_block_state10_io_grp6)
    begin
                ap_block_pp0_stage8_subdone_grp6 <= ((ap_const_boolean_1 = ap_block_state10_io_grp6) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp6_done_reg));
    end process;


    ap_block_pp0_stage9_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage9_subdone_grp7_done_reg, ap_block_pp0_stage9_subdone_grp31_done_reg, ap_block_state27_pp0_stage9_iter1_grp31, ap_block_state11_io_grp7)
    begin
                ap_block_pp0_stage9_11001 <= (((ap_const_boolean_1 = ap_block_state11_io_grp7) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp7_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state27_pp0_stage9_iter1_grp31) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp31_done_reg)));
    end process;

        ap_block_pp0_stage9_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage9_11001_grp31_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage9_subdone_grp31_done_reg, ap_block_state27_pp0_stage9_iter1_grp31)
    begin
                ap_block_pp0_stage9_11001_grp31 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state27_pp0_stage9_iter1_grp31) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp31_done_reg));
    end process;


    ap_block_pp0_stage9_11001_grp7_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage9_subdone_grp7_done_reg, ap_block_state11_io_grp7)
    begin
                ap_block_pp0_stage9_11001_grp7 <= ((ap_const_boolean_1 = ap_block_state11_io_grp7) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp7_done_reg));
    end process;

        ap_block_pp0_stage9_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_grp31 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_grp7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage9_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage9_subdone_grp7_done_reg, ap_block_pp0_stage9_subdone_grp31_done_reg, ap_block_state27_pp0_stage9_iter1_grp31, ap_block_state11_io_grp7)
    begin
                ap_block_pp0_stage9_subdone <= (((ap_const_boolean_1 = ap_block_state11_io_grp7) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp7_done_reg)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state27_pp0_stage9_iter1_grp31) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp31_done_reg)));
    end process;

        ap_block_pp0_stage9_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage9_subdone_grp31_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage9_subdone_grp31_done_reg, ap_block_state27_pp0_stage9_iter1_grp31)
    begin
                ap_block_pp0_stage9_subdone_grp31 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state27_pp0_stage9_iter1_grp31) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp31_done_reg));
    end process;


    ap_block_pp0_stage9_subdone_grp7_assign_proc : process(ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage9_subdone_grp7_done_reg, ap_block_state11_io_grp7)
    begin
                ap_block_pp0_stage9_subdone_grp7 <= ((ap_const_boolean_1 = ap_block_state11_io_grp7) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp7_done_reg));
    end process;


    ap_block_state10_io_grp6_assign_proc : process(m_axi_gmem_0_ARREADY, icmp_ln40_reg_4129)
    begin
                ap_block_state10_io_grp6 <= ((m_axi_gmem_0_ARREADY = ap_const_logic_0) and (icmp_ln40_reg_4129 = ap_const_lv1_0));
    end process;


    ap_block_state11_io_grp7_assign_proc : process(m_axi_gmem_0_ARREADY, icmp_ln40_reg_4129)
    begin
                ap_block_state11_io_grp7 <= ((m_axi_gmem_0_ARREADY = ap_const_logic_0) and (icmp_ln40_reg_4129 = ap_const_lv1_0));
    end process;


    ap_block_state12_io_grp8_assign_proc : process(m_axi_gmem_0_ARREADY, icmp_ln40_reg_4129)
    begin
                ap_block_state12_io_grp8 <= ((m_axi_gmem_0_ARREADY = ap_const_logic_0) and (icmp_ln40_reg_4129 = ap_const_lv1_0));
    end process;


    ap_block_state13_io_grp9_assign_proc : process(m_axi_gmem_0_ARREADY, icmp_ln40_reg_4129)
    begin
                ap_block_state13_io_grp9 <= ((m_axi_gmem_0_ARREADY = ap_const_logic_0) and (icmp_ln40_reg_4129 = ap_const_lv1_0));
    end process;


    ap_block_state14_io_grp11_assign_proc : process(m_axi_gmem_0_ARREADY, icmp_ln40_reg_4129)
    begin
                ap_block_state14_io_grp11 <= ((m_axi_gmem_0_ARREADY = ap_const_logic_0) and (icmp_ln40_reg_4129 = ap_const_lv1_0));
    end process;


    ap_block_state14_pp0_stage12_iter0_grp10_assign_proc : process(m_axi_gmem_0_RVALID, icmp_ln40_reg_4129)
    begin
                ap_block_state14_pp0_stage12_iter0_grp10 <= ((m_axi_gmem_0_RVALID = ap_const_logic_0) and (icmp_ln40_reg_4129 = ap_const_lv1_0));
    end process;


    ap_block_state15_io_grp13_assign_proc : process(m_axi_gmem_0_ARREADY, icmp_ln40_reg_4129)
    begin
                ap_block_state15_io_grp13 <= ((m_axi_gmem_0_ARREADY = ap_const_logic_0) and (icmp_ln40_reg_4129 = ap_const_lv1_0));
    end process;


    ap_block_state15_pp0_stage13_iter0_grp12_assign_proc : process(m_axi_gmem_0_RVALID, icmp_ln40_reg_4129)
    begin
                ap_block_state15_pp0_stage13_iter0_grp12 <= ((m_axi_gmem_0_RVALID = ap_const_logic_0) and (icmp_ln40_reg_4129 = ap_const_lv1_0));
    end process;


    ap_block_state16_io_grp15_assign_proc : process(m_axi_gmem_0_ARREADY, icmp_ln40_reg_4129)
    begin
                ap_block_state16_io_grp15 <= ((m_axi_gmem_0_ARREADY = ap_const_logic_0) and (icmp_ln40_reg_4129 = ap_const_lv1_0));
    end process;


    ap_block_state16_pp0_stage14_iter0_grp14_assign_proc : process(m_axi_gmem_0_RVALID, icmp_ln40_reg_4129)
    begin
                ap_block_state16_pp0_stage14_iter0_grp14 <= ((m_axi_gmem_0_RVALID = ap_const_logic_0) and (icmp_ln40_reg_4129 = ap_const_lv1_0));
    end process;


    ap_block_state17_io_grp17_assign_proc : process(m_axi_gmem_0_ARREADY, icmp_ln40_reg_4129)
    begin
                ap_block_state17_io_grp17 <= ((m_axi_gmem_0_ARREADY = ap_const_logic_0) and (icmp_ln40_reg_4129 = ap_const_lv1_0));
    end process;


    ap_block_state17_pp0_stage15_iter0_grp16_assign_proc : process(m_axi_gmem_0_RVALID, icmp_ln40_reg_4129)
    begin
                ap_block_state17_pp0_stage15_iter0_grp16 <= ((m_axi_gmem_0_RVALID = ap_const_logic_0) and (icmp_ln40_reg_4129 = ap_const_lv1_0));
    end process;


    ap_block_state18_io_grp19_assign_proc : process(m_axi_gmem_0_ARREADY, icmp_ln40_reg_4129)
    begin
                ap_block_state18_io_grp19 <= ((m_axi_gmem_0_ARREADY = ap_const_logic_0) and (icmp_ln40_reg_4129 = ap_const_lv1_0));
    end process;


    ap_block_state18_pp0_stage0_iter1_grp18_assign_proc : process(m_axi_gmem_0_RVALID, icmp_ln40_reg_4129)
    begin
                ap_block_state18_pp0_stage0_iter1_grp18 <= ((m_axi_gmem_0_RVALID = ap_const_logic_0) and (icmp_ln40_reg_4129 = ap_const_lv1_0));
    end process;


    ap_block_state19_io_grp21_assign_proc : process(m_axi_gmem_0_ARREADY, icmp_ln40_reg_4129_pp0_iter1_reg)
    begin
                ap_block_state19_io_grp21 <= ((m_axi_gmem_0_ARREADY = ap_const_logic_0) and (icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_block_state19_pp0_stage1_iter1_grp20_assign_proc : process(m_axi_gmem_0_RVALID, icmp_ln40_reg_4129_pp0_iter1_reg)
    begin
                ap_block_state19_pp0_stage1_iter1_grp20 <= ((m_axi_gmem_0_RVALID = ap_const_logic_0) and (icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_block_state20_io_grp23_assign_proc : process(m_axi_gmem_0_ARREADY, icmp_ln40_reg_4129_pp0_iter1_reg)
    begin
                ap_block_state20_io_grp23 <= ((m_axi_gmem_0_ARREADY = ap_const_logic_0) and (icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_block_state20_pp0_stage2_iter1_grp22_assign_proc : process(m_axi_gmem_0_RVALID, icmp_ln40_reg_4129_pp0_iter1_reg)
    begin
                ap_block_state20_pp0_stage2_iter1_grp22 <= ((m_axi_gmem_0_RVALID = ap_const_logic_0) and (icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_block_state21_io_grp25_assign_proc : process(m_axi_gmem_0_ARREADY, icmp_ln40_reg_4129_pp0_iter1_reg)
    begin
                ap_block_state21_io_grp25 <= ((m_axi_gmem_0_ARREADY = ap_const_logic_0) and (icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_block_state21_pp0_stage3_iter1_grp24_assign_proc : process(m_axi_gmem_0_RVALID, icmp_ln40_reg_4129_pp0_iter1_reg)
    begin
                ap_block_state21_pp0_stage3_iter1_grp24 <= ((m_axi_gmem_0_RVALID = ap_const_logic_0) and (icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_block_state22_pp0_stage4_iter1_grp26_assign_proc : process(m_axi_gmem_0_RVALID, icmp_ln40_reg_4129_pp0_iter1_reg)
    begin
                ap_block_state22_pp0_stage4_iter1_grp26 <= ((m_axi_gmem_0_RVALID = ap_const_logic_0) and (icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_block_state23_pp0_stage5_iter1_grp27_assign_proc : process(m_axi_gmem_0_RVALID, icmp_ln40_reg_4129_pp0_iter1_reg)
    begin
                ap_block_state23_pp0_stage5_iter1_grp27 <= ((m_axi_gmem_0_RVALID = ap_const_logic_0) and (icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_block_state24_pp0_stage6_iter1_grp28_assign_proc : process(m_axi_gmem_0_RVALID, icmp_ln40_reg_4129_pp0_iter1_reg)
    begin
                ap_block_state24_pp0_stage6_iter1_grp28 <= ((m_axi_gmem_0_RVALID = ap_const_logic_0) and (icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_block_state25_pp0_stage7_iter1_grp29_assign_proc : process(m_axi_gmem_0_RVALID, icmp_ln40_reg_4129_pp0_iter1_reg)
    begin
                ap_block_state25_pp0_stage7_iter1_grp29 <= ((m_axi_gmem_0_RVALID = ap_const_logic_0) and (icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_block_state26_pp0_stage8_iter1_grp30_assign_proc : process(m_axi_gmem_0_RVALID, icmp_ln40_reg_4129_pp0_iter1_reg)
    begin
                ap_block_state26_pp0_stage8_iter1_grp30 <= ((m_axi_gmem_0_RVALID = ap_const_logic_0) and (icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_block_state27_pp0_stage9_iter1_grp31_assign_proc : process(m_axi_gmem_0_RVALID, icmp_ln40_reg_4129_pp0_iter1_reg)
    begin
                ap_block_state27_pp0_stage9_iter1_grp31 <= ((m_axi_gmem_0_RVALID = ap_const_logic_0) and (icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_block_state28_pp0_stage10_iter1_grp32_assign_proc : process(m_axi_gmem_0_RVALID, icmp_ln40_reg_4129_pp0_iter1_reg)
    begin
                ap_block_state28_pp0_stage10_iter1_grp32 <= ((m_axi_gmem_0_RVALID = ap_const_logic_0) and (icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_block_state29_pp0_stage11_iter1_grp33_assign_proc : process(m_axi_gmem_0_RVALID, icmp_ln40_reg_4129_pp0_iter1_reg)
    begin
                ap_block_state29_pp0_stage11_iter1_grp33 <= ((m_axi_gmem_0_RVALID = ap_const_logic_0) and (icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_block_state38_pp0_stage5_iter2_grp35_assign_proc : process(m_axi_gmem_0_BVALID, icmp_ln41_1_reg_4154_pp0_iter2_reg)
    begin
                ap_block_state38_pp0_stage5_iter2_grp35 <= ((m_axi_gmem_0_BVALID = ap_const_logic_0) and (icmp_ln41_1_reg_4154_pp0_iter2_reg = ap_const_lv1_1));
    end process;


    ap_block_state5_io_grp1_assign_proc : process(m_axi_gmem_0_AWREADY, first_iter_0_reg_4145_pp0_iter1_reg)
    begin
                ap_block_state5_io_grp1 <= ((m_axi_gmem_0_AWREADY = ap_const_logic_0) and (first_iter_0_reg_4145_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_block_state6_io_grp2_assign_proc : process(m_axi_gmem_0_ARREADY, icmp_ln40_reg_4129)
    begin
                ap_block_state6_io_grp2 <= ((m_axi_gmem_0_ARREADY = ap_const_logic_0) and (icmp_ln40_reg_4129 = ap_const_lv1_0));
    end process;


    ap_block_state7_io_grp3_assign_proc : process(m_axi_gmem_0_ARREADY, icmp_ln40_reg_4129)
    begin
                ap_block_state7_io_grp3 <= ((m_axi_gmem_0_ARREADY = ap_const_logic_0) and (icmp_ln40_reg_4129 = ap_const_lv1_0));
    end process;


    ap_block_state8_io_grp4_assign_proc : process(m_axi_gmem_0_ARREADY, icmp_ln40_reg_4129)
    begin
                ap_block_state8_io_grp4 <= ((m_axi_gmem_0_ARREADY = ap_const_logic_0) and (icmp_ln40_reg_4129 = ap_const_lv1_0));
    end process;


    ap_block_state9_io_grp5_assign_proc : process(m_axi_gmem_0_ARREADY, icmp_ln40_reg_4129)
    begin
                ap_block_state9_io_grp5 <= ((m_axi_gmem_0_ARREADY = ap_const_logic_0) and (icmp_ln40_reg_4129 = ap_const_lv1_0));
    end process;


    ap_condition_1766_assign_proc : process(ap_CS_fsm_pp0_stage15, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage15_11001_grp0, ap_block_pp0_stage15_subdone_grp0_done_reg)
    begin
                ap_condition_1766 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001_grp0));
    end process;


    ap_condition_exit_pp0_iter0_stage15_assign_proc : process(ap_CS_fsm_pp0_stage15, icmp_ln40_reg_4129, ap_block_pp0_stage15_subdone, ap_enable_reg_pp0_iter0_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone) and (icmp_ln40_reg_4129 = ap_const_lv1_1))) then 
            ap_condition_exit_pp0_iter0_stage15 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage15 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter1_stage5_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_subdone, icmp_ln40_reg_4129_pp0_iter1_reg)
    begin
        if (((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone))) then 
            ap_condition_exit_pp0_iter1_stage5 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage5 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to2_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to2 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to2 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage15;

    ap_phi_mux_partial_11_phi_fu_1009_p10_assign_proc : process(icmp_ln40_reg_4129_pp0_iter1_reg, precision_read_reg_3965, zext_ln49_11_fu_3334_p1, ap_phi_reg_pp0_iter1_partial_11_reg_1005, sext_ln29_11_fu_3338_p1, sext_ln19_11_fu_3349_p1)
    begin
        if ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((precision_read_reg_3965 = ap_const_lv32_1)) then 
                ap_phi_mux_partial_11_phi_fu_1009_p10 <= sext_ln19_11_fu_3349_p1;
            elsif ((precision_read_reg_3965 = ap_const_lv32_2)) then 
                ap_phi_mux_partial_11_phi_fu_1009_p10 <= sext_ln29_11_fu_3338_p1;
            elsif ((precision_read_reg_3965 = ap_const_lv32_3)) then 
                ap_phi_mux_partial_11_phi_fu_1009_p10 <= zext_ln49_11_fu_3334_p1;
            else 
                ap_phi_mux_partial_11_phi_fu_1009_p10 <= ap_phi_reg_pp0_iter1_partial_11_reg_1005;
            end if;
        else 
            ap_phi_mux_partial_11_phi_fu_1009_p10 <= ap_phi_reg_pp0_iter1_partial_11_reg_1005;
        end if; 
    end process;


    ap_phi_mux_partial_13_phi_fu_1044_p10_assign_proc : process(icmp_ln40_reg_4129_pp0_iter1_reg, precision_read_reg_3965, zext_ln49_13_fu_3525_p1, ap_phi_reg_pp0_iter1_partial_13_reg_1040, sext_ln29_13_fu_3529_p1, sext_ln19_13_fu_3540_p1)
    begin
        if ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((precision_read_reg_3965 = ap_const_lv32_1)) then 
                ap_phi_mux_partial_13_phi_fu_1044_p10 <= sext_ln19_13_fu_3540_p1;
            elsif ((precision_read_reg_3965 = ap_const_lv32_2)) then 
                ap_phi_mux_partial_13_phi_fu_1044_p10 <= sext_ln29_13_fu_3529_p1;
            elsif ((precision_read_reg_3965 = ap_const_lv32_3)) then 
                ap_phi_mux_partial_13_phi_fu_1044_p10 <= zext_ln49_13_fu_3525_p1;
            else 
                ap_phi_mux_partial_13_phi_fu_1044_p10 <= ap_phi_reg_pp0_iter1_partial_13_reg_1040;
            end if;
        else 
            ap_phi_mux_partial_13_phi_fu_1044_p10 <= ap_phi_reg_pp0_iter1_partial_13_reg_1040;
        end if; 
    end process;


    ap_phi_mux_partial_15_phi_fu_1079_p10_assign_proc : process(icmp_ln40_reg_4129_pp0_iter1_reg, precision_read_reg_3965, zext_ln49_15_fu_3628_p1, ap_phi_reg_pp0_iter1_partial_15_reg_1075, sext_ln29_15_fu_3632_p1, sext_ln19_15_fu_3643_p1)
    begin
        if ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((precision_read_reg_3965 = ap_const_lv32_1)) then 
                ap_phi_mux_partial_15_phi_fu_1079_p10 <= sext_ln19_15_fu_3643_p1;
            elsif ((precision_read_reg_3965 = ap_const_lv32_2)) then 
                ap_phi_mux_partial_15_phi_fu_1079_p10 <= sext_ln29_15_fu_3632_p1;
            elsif ((precision_read_reg_3965 = ap_const_lv32_3)) then 
                ap_phi_mux_partial_15_phi_fu_1079_p10 <= zext_ln49_15_fu_3628_p1;
            else 
                ap_phi_mux_partial_15_phi_fu_1079_p10 <= ap_phi_reg_pp0_iter1_partial_15_reg_1075;
            end if;
        else 
            ap_phi_mux_partial_15_phi_fu_1079_p10 <= ap_phi_reg_pp0_iter1_partial_15_reg_1075;
        end if; 
    end process;


    ap_phi_mux_partial_1_phi_fu_834_p10_assign_proc : process(icmp_ln40_reg_4129, precision_read_reg_3965, zext_ln49_1_fu_2405_p1, ap_phi_reg_pp0_iter1_partial_1_reg_830, sext_ln29_1_fu_2409_p1, sext_ln19_1_fu_2420_p1)
    begin
        if ((icmp_ln40_reg_4129 = ap_const_lv1_0)) then
            if ((precision_read_reg_3965 = ap_const_lv32_1)) then 
                ap_phi_mux_partial_1_phi_fu_834_p10 <= sext_ln19_1_fu_2420_p1;
            elsif ((precision_read_reg_3965 = ap_const_lv32_2)) then 
                ap_phi_mux_partial_1_phi_fu_834_p10 <= sext_ln29_1_fu_2409_p1;
            elsif ((precision_read_reg_3965 = ap_const_lv32_3)) then 
                ap_phi_mux_partial_1_phi_fu_834_p10 <= zext_ln49_1_fu_2405_p1;
            else 
                ap_phi_mux_partial_1_phi_fu_834_p10 <= ap_phi_reg_pp0_iter1_partial_1_reg_830;
            end if;
        else 
            ap_phi_mux_partial_1_phi_fu_834_p10 <= ap_phi_reg_pp0_iter1_partial_1_reg_830;
        end if; 
    end process;


    ap_phi_mux_partial_3_phi_fu_869_p10_assign_proc : process(icmp_ln40_reg_4129_pp0_iter1_reg, precision_read_reg_3965, zext_ln49_3_fu_2583_p1, ap_phi_reg_pp0_iter1_partial_3_reg_865, sext_ln29_3_fu_2587_p1, sext_ln19_3_fu_2598_p1)
    begin
        if ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((precision_read_reg_3965 = ap_const_lv32_1)) then 
                ap_phi_mux_partial_3_phi_fu_869_p10 <= sext_ln19_3_fu_2598_p1;
            elsif ((precision_read_reg_3965 = ap_const_lv32_2)) then 
                ap_phi_mux_partial_3_phi_fu_869_p10 <= sext_ln29_3_fu_2587_p1;
            elsif ((precision_read_reg_3965 = ap_const_lv32_3)) then 
                ap_phi_mux_partial_3_phi_fu_869_p10 <= zext_ln49_3_fu_2583_p1;
            else 
                ap_phi_mux_partial_3_phi_fu_869_p10 <= ap_phi_reg_pp0_iter1_partial_3_reg_865;
            end if;
        else 
            ap_phi_mux_partial_3_phi_fu_869_p10 <= ap_phi_reg_pp0_iter1_partial_3_reg_865;
        end if; 
    end process;


    ap_phi_mux_partial_5_phi_fu_904_p10_assign_proc : process(icmp_ln40_reg_4129_pp0_iter1_reg, precision_read_reg_3965, zext_ln49_5_fu_2774_p1, ap_phi_reg_pp0_iter1_partial_5_reg_900, sext_ln29_5_fu_2778_p1, sext_ln19_5_fu_2789_p1)
    begin
        if ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((precision_read_reg_3965 = ap_const_lv32_1)) then 
                ap_phi_mux_partial_5_phi_fu_904_p10 <= sext_ln19_5_fu_2789_p1;
            elsif ((precision_read_reg_3965 = ap_const_lv32_2)) then 
                ap_phi_mux_partial_5_phi_fu_904_p10 <= sext_ln29_5_fu_2778_p1;
            elsif ((precision_read_reg_3965 = ap_const_lv32_3)) then 
                ap_phi_mux_partial_5_phi_fu_904_p10 <= zext_ln49_5_fu_2774_p1;
            else 
                ap_phi_mux_partial_5_phi_fu_904_p10 <= ap_phi_reg_pp0_iter1_partial_5_reg_900;
            end if;
        else 
            ap_phi_mux_partial_5_phi_fu_904_p10 <= ap_phi_reg_pp0_iter1_partial_5_reg_900;
        end if; 
    end process;


    ap_phi_mux_partial_7_phi_fu_939_p10_assign_proc : process(icmp_ln40_reg_4129_pp0_iter1_reg, precision_read_reg_3965, zext_ln49_7_fu_2952_p1, ap_phi_reg_pp0_iter1_partial_7_reg_935, sext_ln29_7_fu_2956_p1, sext_ln19_7_fu_2967_p1)
    begin
        if ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((precision_read_reg_3965 = ap_const_lv32_1)) then 
                ap_phi_mux_partial_7_phi_fu_939_p10 <= sext_ln19_7_fu_2967_p1;
            elsif ((precision_read_reg_3965 = ap_const_lv32_2)) then 
                ap_phi_mux_partial_7_phi_fu_939_p10 <= sext_ln29_7_fu_2956_p1;
            elsif ((precision_read_reg_3965 = ap_const_lv32_3)) then 
                ap_phi_mux_partial_7_phi_fu_939_p10 <= zext_ln49_7_fu_2952_p1;
            else 
                ap_phi_mux_partial_7_phi_fu_939_p10 <= ap_phi_reg_pp0_iter1_partial_7_reg_935;
            end if;
        else 
            ap_phi_mux_partial_7_phi_fu_939_p10 <= ap_phi_reg_pp0_iter1_partial_7_reg_935;
        end if; 
    end process;


    ap_phi_mux_partial_9_phi_fu_974_p10_assign_proc : process(icmp_ln40_reg_4129_pp0_iter1_reg, precision_read_reg_3965, zext_ln49_9_fu_3156_p1, ap_phi_reg_pp0_iter1_partial_9_reg_970, sext_ln29_9_fu_3160_p1, sext_ln19_9_fu_3171_p1)
    begin
        if ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((precision_read_reg_3965 = ap_const_lv32_1)) then 
                ap_phi_mux_partial_9_phi_fu_974_p10 <= sext_ln19_9_fu_3171_p1;
            elsif ((precision_read_reg_3965 = ap_const_lv32_2)) then 
                ap_phi_mux_partial_9_phi_fu_974_p10 <= sext_ln29_9_fu_3160_p1;
            elsif ((precision_read_reg_3965 = ap_const_lv32_3)) then 
                ap_phi_mux_partial_9_phi_fu_974_p10 <= zext_ln49_9_fu_3156_p1;
            else 
                ap_phi_mux_partial_9_phi_fu_974_p10 <= ap_phi_reg_pp0_iter1_partial_9_reg_970;
            end if;
        else 
            ap_phi_mux_partial_9_phi_fu_974_p10 <= ap_phi_reg_pp0_iter1_partial_9_reg_970;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_partial_10_reg_987 <= ap_const_lv16_0;
    ap_phi_reg_pp0_iter0_partial_11_reg_1005 <= ap_const_lv16_0;
    ap_phi_reg_pp0_iter0_partial_12_reg_1022 <= ap_const_lv16_0;
    ap_phi_reg_pp0_iter0_partial_13_reg_1040 <= ap_const_lv16_0;
    ap_phi_reg_pp0_iter0_partial_14_reg_1057 <= ap_const_lv16_0;
    ap_phi_reg_pp0_iter0_partial_15_reg_1075 <= ap_const_lv16_0;
    ap_phi_reg_pp0_iter0_partial_1_reg_830 <= ap_const_lv16_0;
    ap_phi_reg_pp0_iter0_partial_2_reg_847 <= ap_const_lv16_0;
    ap_phi_reg_pp0_iter0_partial_3_reg_865 <= ap_const_lv16_0;
    ap_phi_reg_pp0_iter0_partial_4_reg_882 <= ap_const_lv16_0;
    ap_phi_reg_pp0_iter0_partial_5_reg_900 <= ap_const_lv16_0;
    ap_phi_reg_pp0_iter0_partial_6_reg_917 <= ap_const_lv16_0;
    ap_phi_reg_pp0_iter0_partial_7_reg_935 <= ap_const_lv16_0;
    ap_phi_reg_pp0_iter0_partial_8_reg_952 <= ap_const_lv16_0;
    ap_phi_reg_pp0_iter0_partial_9_reg_970 <= ap_const_lv16_0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_subdone, ap_enable_reg_pp0_iter0_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, ap_block_pp0_stage0, indvar_flatten_fu_272)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_272;
        end if; 
    end process;


    ap_sig_allocacmp_tc_load_assign_proc : process(ap_CS_fsm_pp0_stage0, tc_fu_264, ap_loop_init, ap_block_pp0_stage0)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_tc_load <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_tc_load <= tc_fu_264;
        end if; 
    end process;


    ap_sig_allocacmp_tr_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, ap_block_pp0_stage0, tr_fu_268)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_tr_load <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_tr_load <= tr_fu_268;
        end if; 
    end process;

    empty_64_fu_1527_p2 <= std_logic_vector(signed(p_cast378_fu_1524_p1) + signed(phi_mul7));
    empty_65_fu_1540_p2 <= std_logic_vector(unsigned(tmp_s_fu_1532_p3) + unsigned(output_r));
    first_iter_0_fu_1292_p2 <= "1" when (select_ln40_fu_1270_p3 = ap_const_lv4_0) else "0";

    gmem_blk_n_AR_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, m_axi_gmem_0_ARREADY, icmp_ln40_reg_4129, ap_block_pp0_stage15_subdone_grp17_done_reg, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_grp2, ap_block_pp0_stage4_subdone_grp2_done_reg, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_grp3, ap_block_pp0_stage5_subdone_grp3_done_reg, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_grp4, ap_block_pp0_stage6_subdone_grp4_done_reg, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_grp5, ap_block_pp0_stage7_subdone_grp5_done_reg, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_grp6, ap_block_pp0_stage8_subdone_grp6_done_reg, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_grp7, ap_block_pp0_stage9_subdone_grp7_done_reg, ap_CS_fsm_pp0_stage1, icmp_ln40_reg_4129_pp0_iter1_reg, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_grp8, ap_block_pp0_stage10_subdone_grp8_done_reg, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_grp9, ap_block_pp0_stage11_subdone_grp9_done_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage12_grp11, ap_block_pp0_stage12_subdone_grp11_done_reg, ap_block_pp0_stage13_grp13, ap_block_pp0_stage13_subdone_grp13_done_reg, ap_block_pp0_stage14_grp15, ap_block_pp0_stage14_subdone_grp15_done_reg, ap_block_pp0_stage15_grp17, ap_block_pp0_stage0_grp19, ap_block_pp0_stage0_subdone_grp19_done_reg, ap_block_pp0_stage1_grp21, ap_block_pp0_stage1_subdone_grp21_done_reg, ap_block_pp0_stage2_grp23, ap_block_pp0_stage2_subdone_grp23_done_reg, ap_block_pp0_stage3_grp25, ap_block_pp0_stage3_subdone_grp25_done_reg)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp9_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage11_grp9) and (icmp_ln40_reg_4129 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_grp17) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp17_done_reg) and (icmp_ln40_reg_4129 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp8_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage10_grp8) and (icmp_ln40_reg_4129 = ap_const_lv1_0)) or ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp25_done_reg) and (ap_const_boolean_0 
    = ap_block_pp0_stage3_grp25)) or ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp23_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_grp23)) or ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp21_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp21)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp7_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage9_grp7) and (icmp_ln40_reg_4129 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp6_done_reg) and (ap_const_boolean_0 
    = ap_block_pp0_stage8_grp6) and (icmp_ln40_reg_4129 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp5_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_grp5) and (icmp_ln40_reg_4129 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14_subdone_grp15_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage14_grp15) and (icmp_ln40_reg_4129 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp4_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_grp4) and (icmp_ln40_reg_4129 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13_subdone_grp13_done_reg) 
    and (ap_const_boolean_0 = ap_block_pp0_stage13_grp13) and (icmp_ln40_reg_4129 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp3_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_grp3) and (icmp_ln40_reg_4129 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp11_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage12_grp11) and (icmp_ln40_reg_4129 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp2_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_grp2) and (icmp_ln40_reg_4129 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp19_done_reg) 
    and (ap_const_boolean_0 = ap_block_pp0_stage0_grp19) and (icmp_ln40_reg_4129 = ap_const_lv1_0)))) then 
            gmem_blk_n_AR <= m_axi_gmem_0_ARREADY;
        else 
            gmem_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_AW_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, m_axi_gmem_0_AWREADY, first_iter_0_reg_4145_pp0_iter1_reg, ap_block_pp0_stage15_subdone_grp1_done_reg, ap_block_pp0_stage15_grp1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (first_iter_0_reg_4145_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_grp1) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp1_done_reg))) then 
            gmem_blk_n_AW <= m_axi_gmem_0_AWREADY;
        else 
            gmem_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_B_assign_proc : process(ap_enable_reg_pp0_iter2, m_axi_gmem_0_BVALID, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_grp35, icmp_ln41_1_reg_4154_pp0_iter2_reg, ap_block_pp0_stage5_subdone_grp35_done_reg)
    begin
        if (((icmp_ln41_1_reg_4154_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp35_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_grp35))) then 
            gmem_blk_n_B <= m_axi_gmem_0_BVALID;
        else 
            gmem_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_R_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, m_axi_gmem_0_RVALID, icmp_ln40_reg_4129, ap_block_pp0_stage15_subdone_grp16_done_reg, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_grp10, ap_block_pp0_stage12_subdone_grp10_done_reg, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_grp12, ap_block_pp0_stage13_subdone_grp12_done_reg, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_grp14, ap_block_pp0_stage14_subdone_grp14_done_reg, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage15_grp16, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage0_grp18, ap_block_pp0_stage0_subdone_grp18_done_reg, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_grp20, icmp_ln40_reg_4129_pp0_iter1_reg, ap_block_pp0_stage1_subdone_grp20_done_reg, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_grp22, ap_block_pp0_stage2_subdone_grp22_done_reg, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_grp24, ap_block_pp0_stage3_subdone_grp24_done_reg, ap_block_pp0_stage4_grp26, ap_block_pp0_stage4_subdone_grp26_done_reg, ap_block_pp0_stage5_grp27, ap_block_pp0_stage5_subdone_grp27_done_reg, ap_block_pp0_stage6_grp28, ap_block_pp0_stage6_subdone_grp28_done_reg, ap_block_pp0_stage7_grp29, ap_block_pp0_stage7_subdone_grp29_done_reg, ap_block_pp0_stage8_grp30, ap_block_pp0_stage8_subdone_grp30_done_reg, ap_block_pp0_stage9_grp31, ap_block_pp0_stage9_subdone_grp31_done_reg, ap_block_pp0_stage10_grp32, ap_block_pp0_stage10_subdone_grp32_done_reg, ap_block_pp0_stage11_grp33, ap_block_pp0_stage11_subdone_grp33_done_reg)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_grp16) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp16_done_reg) and (icmp_ln40_reg_4129 = ap_const_lv1_0)) or ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp24_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_grp24)) or ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp33_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage11_grp33)) or ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp22_done_reg) 
    and (ap_const_boolean_0 = ap_block_pp0_stage2_grp22)) or ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp32_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage10_grp32)) or ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp20_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_grp20)) or ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp31_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage9_grp31)) or ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) 
    and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp30_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage8_grp30)) or ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp29_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_grp29)) or ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp28_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_grp28)) or ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp27_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_grp27)) or ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 
    = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp26_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_grp26)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14_subdone_grp14_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage14_grp14) and (icmp_ln40_reg_4129 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13_subdone_grp12_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage13_grp12) and (icmp_ln40_reg_4129 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp10_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage12_grp10) and (icmp_ln40_reg_4129 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = 
    ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp18_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp18) and (icmp_ln40_reg_4129 = ap_const_lv1_0)))) then 
            gmem_blk_n_R <= m_axi_gmem_0_RVALID;
        else 
            gmem_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_W_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, m_axi_gmem_0_WREADY, ap_block_pp0_stage0_grp34, ap_block_pp0_stage0_subdone_grp34_done_reg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp34_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp34))) then 
            gmem_blk_n_W <= m_axi_gmem_0_WREADY;
        else 
            gmem_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1503_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1_11001_grp0, ap_block_pp0_stage1_subdone_grp0_done_reg, ap_block_pp0_stage2_11001_grp0, ap_block_pp0_stage2_subdone_grp0_done_reg)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp0)))) then 
            grp_fu_1503_ce <= ap_const_logic_1;
        else 
            grp_fu_1503_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1503_p0 <= grp_fu_1503_p00(4 - 1 downto 0);
    grp_fu_1503_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln40_1_reg_4140),36));
    grp_fu_1503_p1 <= sext_ln39_cast_reg_4049(32 - 1 downto 0);
    icmp_ln40_fu_1246_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv7_40) else "0";
    icmp_ln41_1_fu_1513_p2 <= "1" when (add_ln41_fu_1508_p2 = ap_const_lv4_8) else "0";
    icmp_ln41_fu_1264_p2 <= "1" when (ap_sig_allocacmp_tc_load = ap_const_lv4_8) else "0";
    lshr_ln60_10_fu_3060_p2 <= std_logic_vector(shift_right(unsigned(reg_1092),to_integer(unsigned('0' & zext_ln60_10_fu_3056_p1(31-1 downto 0)))));
    lshr_ln60_11_fu_3142_p2 <= std_logic_vector(shift_right(unsigned(reg_1092),to_integer(unsigned('0' & zext_ln60_11_fu_3138_p1(31-1 downto 0)))));
    lshr_ln60_12_fu_3238_p2 <= std_logic_vector(shift_right(unsigned(reg_1092),to_integer(unsigned('0' & zext_ln60_12_fu_3234_p1(31-1 downto 0)))));
    lshr_ln60_13_fu_3320_p2 <= std_logic_vector(shift_right(unsigned(reg_1092),to_integer(unsigned('0' & zext_ln60_13_fu_3316_p1(31-1 downto 0)))));
    lshr_ln60_14_fu_3429_p2 <= std_logic_vector(shift_right(unsigned(reg_1092),to_integer(unsigned('0' & zext_ln60_14_fu_3425_p1(31-1 downto 0)))));
    lshr_ln60_15_fu_3511_p2 <= std_logic_vector(shift_right(unsigned(reg_1092),to_integer(unsigned('0' & zext_ln60_15_fu_3507_p1(31-1 downto 0)))));
    lshr_ln60_1_fu_2062_p2 <= std_logic_vector(shift_right(unsigned(reg_1096),to_integer(unsigned('0' & zext_ln60_1_fu_2058_p1(31-1 downto 0)))));
    lshr_ln60_2_fu_2309_p2 <= std_logic_vector(shift_right(unsigned(reg_1092),to_integer(unsigned('0' & zext_ln60_2_fu_2305_p1(31-1 downto 0)))));
    lshr_ln60_3_fu_2391_p2 <= std_logic_vector(shift_right(unsigned(reg_1096),to_integer(unsigned('0' & zext_ln60_3_fu_2387_p1(31-1 downto 0)))));
    lshr_ln60_4_fu_2487_p2 <= std_logic_vector(shift_right(unsigned(reg_1092),to_integer(unsigned('0' & zext_ln60_4_fu_2483_p1(31-1 downto 0)))));
    lshr_ln60_5_fu_2569_p2 <= std_logic_vector(shift_right(unsigned(reg_1092),to_integer(unsigned('0' & zext_ln60_5_fu_2565_p1(31-1 downto 0)))));
    lshr_ln60_6_fu_2678_p2 <= std_logic_vector(shift_right(unsigned(reg_1092),to_integer(unsigned('0' & zext_ln60_6_fu_2674_p1(31-1 downto 0)))));
    lshr_ln60_7_fu_2760_p2 <= std_logic_vector(shift_right(unsigned(reg_1092),to_integer(unsigned('0' & zext_ln60_7_fu_2756_p1(31-1 downto 0)))));
    lshr_ln60_8_fu_2856_p2 <= std_logic_vector(shift_right(unsigned(reg_1092),to_integer(unsigned('0' & zext_ln60_8_fu_2852_p1(31-1 downto 0)))));
    lshr_ln60_9_fu_2938_p2 <= std_logic_vector(shift_right(unsigned(reg_1092),to_integer(unsigned('0' & zext_ln60_9_fu_2934_p1(31-1 downto 0)))));
    lshr_ln60_fu_1971_p2 <= std_logic_vector(shift_right(unsigned(reg_1092),to_integer(unsigned('0' & zext_ln60_fu_1967_p1(31-1 downto 0)))));

    m_axi_gmem_0_ARADDR_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, icmp_ln40_reg_4129, ap_block_pp0_stage15_subdone_grp17_done_reg, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_subdone_grp2_done_reg, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_subdone_grp3_done_reg, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_subdone_grp4_done_reg, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_subdone_grp5_done_reg, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_subdone_grp6_done_reg, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_subdone_grp7_done_reg, ap_CS_fsm_pp0_stage1, icmp_ln40_reg_4129_pp0_iter1_reg, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_subdone_grp8_done_reg, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_subdone_grp9_done_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage12_subdone_grp11_done_reg, ap_block_pp0_stage13_subdone_grp13_done_reg, ap_block_pp0_stage14_subdone_grp15_done_reg, ap_block_pp0_stage0_subdone_grp19_done_reg, ap_block_pp0_stage1_subdone_grp21_done_reg, ap_block_pp0_stage2_subdone_grp23_done_reg, ap_block_pp0_stage3_subdone_grp25_done_reg, gmem_addr_1_reg_4171, gmem_addr_2_reg_4224, gmem_addr_3_reg_4235, gmem_addr_4_reg_4246, gmem_addr_5_reg_4257, gmem_addr_6_reg_4268, gmem_addr_7_reg_4279, gmem_addr_8_reg_4290, gmem_addr_9_reg_4301, gmem_addr_10_reg_4312, gmem_addr_11_reg_4328, gmem_addr_12_reg_4359, gmem_addr_13_reg_4370, gmem_addr_14_reg_4381, gmem_addr_15_reg_4392, gmem_addr_16_reg_4403, ap_block_pp0_stage4_11001_grp2, ap_block_pp0_stage5_11001_grp3, ap_block_pp0_stage6_11001_grp4, ap_block_pp0_stage7_11001_grp5, ap_block_pp0_stage8_11001_grp6, ap_block_pp0_stage9_11001_grp7, ap_block_pp0_stage10_11001_grp8, ap_block_pp0_stage11_11001_grp9, ap_block_pp0_stage12_11001_grp11, ap_block_pp0_stage13_11001_grp13, ap_block_pp0_stage14_11001_grp15, ap_block_pp0_stage15_11001_grp17, ap_block_pp0_stage0_11001_grp19, ap_block_pp0_stage1_11001_grp21, ap_block_pp0_stage2_11001_grp23, ap_block_pp0_stage3_11001_grp25)
    begin
        if (((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp25_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp25))) then 
            m_axi_gmem_0_ARADDR <= gmem_addr_16_reg_4403;
        elsif (((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp23_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp23))) then 
            m_axi_gmem_0_ARADDR <= gmem_addr_15_reg_4392;
        elsif (((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp21_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp21))) then 
            m_axi_gmem_0_ARADDR <= gmem_addr_14_reg_4381;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp19_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp19) and (icmp_ln40_reg_4129 = ap_const_lv1_0))) then 
            m_axi_gmem_0_ARADDR <= gmem_addr_13_reg_4370;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001_grp17) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp17_done_reg) and (icmp_ln40_reg_4129 = ap_const_lv1_0))) then 
            m_axi_gmem_0_ARADDR <= gmem_addr_12_reg_4359;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14_subdone_grp15_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001_grp15) and (icmp_ln40_reg_4129 = ap_const_lv1_0))) then 
            m_axi_gmem_0_ARADDR <= gmem_addr_11_reg_4328;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13_subdone_grp13_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001_grp13) and (icmp_ln40_reg_4129 = ap_const_lv1_0))) then 
            m_axi_gmem_0_ARADDR <= gmem_addr_10_reg_4312;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp11_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001_grp11) and (icmp_ln40_reg_4129 = ap_const_lv1_0))) then 
            m_axi_gmem_0_ARADDR <= gmem_addr_9_reg_4301;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp9_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001_grp9) and (icmp_ln40_reg_4129 = ap_const_lv1_0))) then 
            m_axi_gmem_0_ARADDR <= gmem_addr_8_reg_4290;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp8_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001_grp8) and (icmp_ln40_reg_4129 = ap_const_lv1_0))) then 
            m_axi_gmem_0_ARADDR <= gmem_addr_7_reg_4279;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp7_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001_grp7) and (icmp_ln40_reg_4129 = ap_const_lv1_0))) then 
            m_axi_gmem_0_ARADDR <= gmem_addr_6_reg_4268;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp6_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp6) and (icmp_ln40_reg_4129 = ap_const_lv1_0))) then 
            m_axi_gmem_0_ARADDR <= gmem_addr_5_reg_4257;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp5_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp5) and (icmp_ln40_reg_4129 = ap_const_lv1_0))) then 
            m_axi_gmem_0_ARADDR <= gmem_addr_4_reg_4246;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp4_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp4) and (icmp_ln40_reg_4129 = ap_const_lv1_0))) then 
            m_axi_gmem_0_ARADDR <= gmem_addr_3_reg_4235;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp3_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp3) and (icmp_ln40_reg_4129 = ap_const_lv1_0))) then 
            m_axi_gmem_0_ARADDR <= gmem_addr_2_reg_4224;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp2_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp2) and (icmp_ln40_reg_4129 = ap_const_lv1_0))) then 
            m_axi_gmem_0_ARADDR <= gmem_addr_1_reg_4171;
        else 
            m_axi_gmem_0_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    m_axi_gmem_0_ARBURST <= ap_const_lv2_0;
    m_axi_gmem_0_ARCACHE <= ap_const_lv4_0;
    m_axi_gmem_0_ARID <= ap_const_lv1_0;
    m_axi_gmem_0_ARLEN <= ap_const_lv64_1(32 - 1 downto 0);
    m_axi_gmem_0_ARLOCK <= ap_const_lv2_0;
    m_axi_gmem_0_ARPROT <= ap_const_lv3_0;
    m_axi_gmem_0_ARQOS <= ap_const_lv4_0;
    m_axi_gmem_0_ARREGION <= ap_const_lv4_0;
    m_axi_gmem_0_ARSIZE <= ap_const_lv3_0;
    m_axi_gmem_0_ARUSER <= ap_const_lv1_0;

    m_axi_gmem_0_ARVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, icmp_ln40_reg_4129, ap_block_pp0_stage15_subdone_grp17_done_reg, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_subdone_grp2_done_reg, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_subdone_grp3_done_reg, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_subdone_grp4_done_reg, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_subdone_grp5_done_reg, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_subdone_grp6_done_reg, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_subdone_grp7_done_reg, ap_CS_fsm_pp0_stage1, icmp_ln40_reg_4129_pp0_iter1_reg, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_subdone_grp8_done_reg, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_subdone_grp9_done_reg, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage12_subdone_grp11_done_reg, ap_block_pp0_stage13_subdone_grp13_done_reg, ap_block_pp0_stage14_subdone_grp15_done_reg, ap_block_pp0_stage0_subdone_grp19_done_reg, ap_block_pp0_stage1_subdone_grp21_done_reg, ap_block_pp0_stage2_subdone_grp23_done_reg, ap_block_pp0_stage3_subdone_grp25_done_reg, ap_block_pp0_stage4_11001_grp2, ap_block_pp0_stage5_11001_grp3, ap_block_pp0_stage6_11001_grp4, ap_block_pp0_stage7_11001_grp5, ap_block_pp0_stage8_11001_grp6, ap_block_pp0_stage9_11001_grp7, ap_block_pp0_stage10_11001_grp8, ap_block_pp0_stage11_11001_grp9, ap_block_pp0_stage12_11001_grp11, ap_block_pp0_stage13_11001_grp13, ap_block_pp0_stage14_11001_grp15, ap_block_pp0_stage15_11001_grp17, ap_block_pp0_stage0_11001_grp19, ap_block_pp0_stage1_11001_grp21, ap_block_pp0_stage2_11001_grp23, ap_block_pp0_stage3_11001_grp25)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp9_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001_grp9) and (icmp_ln40_reg_4129 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001_grp17) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp17_done_reg) and (icmp_ln40_reg_4129 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp8_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001_grp8) and (icmp_ln40_reg_4129 = ap_const_lv1_0)) or ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp25_done_reg) 
    and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp25)) or ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp23_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp23)) or ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp21_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp21)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp7_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001_grp7) and (icmp_ln40_reg_4129 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp6_done_reg) 
    and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp6) and (icmp_ln40_reg_4129 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp5_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp5) and (icmp_ln40_reg_4129 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14_subdone_grp15_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001_grp15) and (icmp_ln40_reg_4129 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp4_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp4) and (icmp_ln40_reg_4129 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 
    = ap_block_pp0_stage13_subdone_grp13_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001_grp13) and (icmp_ln40_reg_4129 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp3_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp3) and (icmp_ln40_reg_4129 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp11_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001_grp11) and (icmp_ln40_reg_4129 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp2_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp2) and (icmp_ln40_reg_4129 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 
    = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp19_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp19) and (icmp_ln40_reg_4129 = ap_const_lv1_0)))) then 
            m_axi_gmem_0_ARVALID <= ap_const_logic_1;
        else 
            m_axi_gmem_0_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem_0_AWADDR <= gmem_addr_reg_4164_pp0_iter1_reg;
    m_axi_gmem_0_AWBURST <= ap_const_lv2_0;
    m_axi_gmem_0_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem_0_AWID <= ap_const_lv1_0;
    m_axi_gmem_0_AWLEN <= ap_const_lv64_8(32 - 1 downto 0);
    m_axi_gmem_0_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem_0_AWPROT <= ap_const_lv3_0;
    m_axi_gmem_0_AWQOS <= ap_const_lv4_0;
    m_axi_gmem_0_AWREGION <= ap_const_lv4_0;
    m_axi_gmem_0_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem_0_AWUSER <= ap_const_lv1_0;

    m_axi_gmem_0_AWVALID_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, first_iter_0_reg_4145_pp0_iter1_reg, ap_block_pp0_stage15_subdone_grp1_done_reg, ap_block_pp0_stage15_11001_grp1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (first_iter_0_reg_4145_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001_grp1) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp1_done_reg))) then 
            m_axi_gmem_0_AWVALID <= ap_const_logic_1;
        else 
            m_axi_gmem_0_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_gmem_0_BREADY_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage5, icmp_ln41_1_reg_4154_pp0_iter2_reg, ap_block_pp0_stage5_subdone_grp35_done_reg, ap_block_pp0_stage5_11001_grp35)
    begin
        if (((icmp_ln41_1_reg_4154_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp35_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp35))) then 
            m_axi_gmem_0_BREADY <= ap_const_logic_1;
        else 
            m_axi_gmem_0_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_gmem_0_RREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, icmp_ln40_reg_4129, ap_block_pp0_stage15_subdone_grp16_done_reg, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_subdone_grp10_done_reg, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_subdone_grp12_done_reg, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_subdone_grp14_done_reg, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage0_subdone_grp18_done_reg, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage1, icmp_ln40_reg_4129_pp0_iter1_reg, ap_block_pp0_stage1_subdone_grp20_done_reg, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone_grp22_done_reg, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_subdone_grp24_done_reg, ap_block_pp0_stage4_subdone_grp26_done_reg, ap_block_pp0_stage5_subdone_grp27_done_reg, ap_block_pp0_stage6_subdone_grp28_done_reg, ap_block_pp0_stage7_subdone_grp29_done_reg, ap_block_pp0_stage8_subdone_grp30_done_reg, ap_block_pp0_stage9_subdone_grp31_done_reg, ap_block_pp0_stage10_subdone_grp32_done_reg, ap_block_pp0_stage11_subdone_grp33_done_reg, ap_block_pp0_stage12_11001_grp10, ap_block_pp0_stage14_11001_grp14, ap_block_pp0_stage0_11001_grp18, ap_block_pp0_stage1_11001_grp20, ap_block_pp0_stage2_11001_grp22, ap_block_pp0_stage3_11001_grp24, ap_block_pp0_stage4_11001_grp26, ap_block_pp0_stage5_11001_grp27, ap_block_pp0_stage6_11001_grp28, ap_block_pp0_stage7_11001_grp29, ap_block_pp0_stage8_11001_grp30, ap_block_pp0_stage9_11001_grp31, ap_block_pp0_stage10_11001_grp32, ap_block_pp0_stage11_11001_grp33, ap_block_pp0_stage13_11001_grp12, ap_block_pp0_stage15_11001_grp16)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001_grp16) and (ap_const_boolean_0 = ap_block_pp0_stage15_subdone_grp16_done_reg) and (icmp_ln40_reg_4129 = ap_const_lv1_0)) or ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001_grp24) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone_grp24_done_reg)) or ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001_grp33) and (ap_const_boolean_0 = ap_block_pp0_stage11_subdone_grp33_done_reg)) or ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001_grp22) 
    and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone_grp22_done_reg)) or ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001_grp32) and (ap_const_boolean_0 = ap_block_pp0_stage10_subdone_grp32_done_reg)) or ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001_grp20) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone_grp20_done_reg)) or ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001_grp31) and (ap_const_boolean_0 = ap_block_pp0_stage9_subdone_grp31_done_reg)) or ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and 
    (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001_grp30) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone_grp30_done_reg)) or ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001_grp29) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone_grp29_done_reg)) or ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001_grp28) and (ap_const_boolean_0 = ap_block_pp0_stage6_subdone_grp28_done_reg)) or ((icmp_ln40_reg_4129_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001_grp27) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone_grp27_done_reg)) or ((icmp_ln40_reg_4129_pp0_iter1_reg 
    = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001_grp26) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone_grp26_done_reg)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001_grp14) and (ap_const_boolean_0 = ap_block_pp0_stage14_subdone_grp14_done_reg) and (icmp_ln40_reg_4129 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001_grp12) and (ap_const_boolean_0 = ap_block_pp0_stage13_subdone_grp12_done_reg) and (icmp_ln40_reg_4129 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001_grp10) and (ap_const_boolean_0 = ap_block_pp0_stage12_subdone_grp10_done_reg) and 
    (icmp_ln40_reg_4129 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp18) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp18_done_reg) and (icmp_ln40_reg_4129 = ap_const_lv1_0)))) then 
            m_axi_gmem_0_RREADY <= ap_const_logic_1;
        else 
            m_axi_gmem_0_RREADY <= ap_const_logic_0;
        end if; 
    end process;

        m_axi_gmem_0_WDATA <= std_logic_vector(IEEE.numeric_std.resize(signed(sum_reg_4201),32));

    m_axi_gmem_0_WID <= ap_const_lv1_0;
    m_axi_gmem_0_WLAST <= ap_const_logic_0;
    m_axi_gmem_0_WSTRB <= ap_const_lv4_F;
    m_axi_gmem_0_WUSER <= ap_const_lv1_0;

    m_axi_gmem_0_WVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_subdone_grp34_done_reg, ap_block_pp0_stage0_11001_grp34)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp34_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp34))) then 
            m_axi_gmem_0_WVALID <= ap_const_logic_1;
        else 
            m_axi_gmem_0_WVALID <= ap_const_logic_0;
        end if; 
    end process;

    mul_ln18_10_fu_3126_p1 <= lshr_ln60_10_fu_3060_p2(5 downto 2);
    mul_ln18_11_fu_3216_p1 <= lshr_ln60_11_fu_3142_p2(5 downto 2);
    mul_ln18_12_fu_3304_p1 <= lshr_ln60_12_fu_3238_p2(5 downto 2);
    mul_ln18_13_fu_3394_p1 <= lshr_ln60_13_fu_3320_p2(5 downto 2);
    mul_ln18_14_fu_3495_p1 <= lshr_ln60_14_fu_3429_p2(5 downto 2);
    mul_ln18_15_fu_3585_p1 <= lshr_ln60_15_fu_3511_p2(5 downto 2);
    mul_ln18_1_fu_2293_p1 <= lshr_ln60_1_fu_2062_p2(5 downto 2);
    mul_ln18_2_fu_2375_p1 <= lshr_ln60_2_fu_2309_p2(5 downto 2);
    mul_ln18_3_fu_2465_p1 <= lshr_ln60_3_fu_2391_p2(5 downto 2);
    mul_ln18_4_fu_2553_p1 <= lshr_ln60_4_fu_2487_p2(5 downto 2);
    mul_ln18_5_fu_2643_p1 <= lshr_ln60_5_fu_2569_p2(5 downto 2);
    mul_ln18_6_fu_2744_p1 <= lshr_ln60_6_fu_2678_p2(5 downto 2);
    mul_ln18_7_fu_2834_p1 <= lshr_ln60_7_fu_2760_p2(5 downto 2);
    mul_ln18_8_fu_2922_p1 <= lshr_ln60_8_fu_2856_p2(5 downto 2);
    mul_ln18_9_fu_3012_p1 <= lshr_ln60_9_fu_2938_p2(5 downto 2);
    mul_ln18_fu_2046_p1 <= lshr_ln60_fu_1971_p2(5 downto 2);
    mul_ln9_10_fu_3183_p1 <= w8_24_cast_cast_reg_3994(8 - 1 downto 0);
    mul_ln9_11_fu_3271_p1 <= w8_25_cast_cast_reg_3989(8 - 1 downto 0);
    mul_ln9_12_fu_3361_p1 <= w8_26_cast_cast_reg_3984(8 - 1 downto 0);
    mul_ln9_13_fu_3462_p1 <= w8_27_cast_cast_reg_3979(8 - 1 downto 0);
    mul_ln9_14_fu_3552_p1 <= w8_28_cast_cast_reg_3974(8 - 1 downto 0);
    mul_ln9_15_fu_3619_p1 <= w8_29_cast_cast_reg_3969(8 - 1 downto 0);
    mul_ln9_1_fu_2342_p1 <= w8_15_cast_cast_reg_4039(8 - 1 downto 0);
    mul_ln9_2_fu_2432_p1 <= w8_16_cast_cast_reg_4034(8 - 1 downto 0);
    mul_ln9_3_fu_2520_p1 <= w8_17_cast_cast_reg_4029(8 - 1 downto 0);
    mul_ln9_4_fu_2610_p1 <= w8_18_cast_cast_reg_4024(8 - 1 downto 0);
    mul_ln9_5_fu_2711_p1 <= w8_19_cast_cast_reg_4019(8 - 1 downto 0);
    mul_ln9_6_fu_2801_p1 <= w8_20_cast_cast_reg_4014(8 - 1 downto 0);
    mul_ln9_7_fu_2889_p1 <= w8_21_cast_cast_reg_4009(8 - 1 downto 0);
    mul_ln9_8_fu_2979_p1 <= w8_22_cast_cast_reg_4004(8 - 1 downto 0);
    mul_ln9_9_fu_3093_p1 <= w8_23_cast_cast_reg_3999(8 - 1 downto 0);
    mul_ln9_fu_2260_p1 <= w8_cast_cast_reg_4044(8 - 1 downto 0);
        p_cast378_fu_1524_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(empty_63_reg_4158),62));

        p_cast396_fu_1565_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(empty_63_reg_4158),64));

    precision_read_read_fu_774_p2 <= precision;
    precision_read_reg_3965 <= precision;
    select_ln40_1_fu_1284_p3 <= 
        add_ln40_1_fu_1278_p2 when (icmp_ln41_fu_1264_p2(0) = '1') else 
        ap_sig_allocacmp_tr_load;
    select_ln40_fu_1270_p3 <= 
        ap_const_lv4_0 when (icmp_ln41_fu_1264_p2(0) = '1') else 
        ap_sig_allocacmp_tc_load;
        sext_ln19_10_fu_3263_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln18_s_fu_3256_p3),16));

        sext_ln19_11_fu_3349_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln18_10_fu_3342_p3),16));

        sext_ln19_12_fu_3454_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln18_11_fu_3447_p3),16));

        sext_ln19_13_fu_3540_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln18_12_fu_3533_p3),16));

        sext_ln19_14_fu_3611_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln18_13_fu_3604_p3),16));

        sext_ln19_15_fu_3643_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln18_14_fu_3636_p3),16));

        sext_ln19_1_fu_2420_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln18_1_fu_2413_p3),16));

        sext_ln19_2_fu_2512_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln18_2_fu_2505_p3),16));

        sext_ln19_3_fu_2598_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln18_3_fu_2591_p3),16));

        sext_ln19_4_fu_2703_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln18_4_fu_2696_p3),16));

        sext_ln19_5_fu_2789_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln18_5_fu_2782_p3),16));

        sext_ln19_6_fu_2881_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln18_6_fu_2874_p3),16));

        sext_ln19_7_fu_2967_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln18_7_fu_2960_p3),16));

        sext_ln19_8_fu_3085_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln18_8_fu_3078_p3),16));

        sext_ln19_9_fu_3171_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln18_9_fu_3164_p3),16));

        sext_ln19_fu_2334_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1_fu_2327_p3),16));

        sext_ln29_10_fu_3252_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(acc_20_reg_4669),16));

        sext_ln29_11_fu_3338_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(acc_22_reg_4694),16));

        sext_ln29_12_fu_3443_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(acc_24_reg_4724),16));

        sext_ln29_13_fu_3529_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(acc_26_reg_4749),16));

        sext_ln29_14_fu_3600_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(acc_28_reg_4779),16));

        sext_ln29_15_fu_3632_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(acc_30_reg_4804),16));

        sext_ln29_1_fu_2409_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(acc_2_reg_4424),16));

        sext_ln29_2_fu_2501_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(acc_4_reg_4449),16));

        sext_ln29_3_fu_2587_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(acc_6_reg_4474),16));

        sext_ln29_4_fu_2692_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(acc_8_reg_4504),16));

        sext_ln29_5_fu_2778_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(acc_10_reg_4529),16));

        sext_ln29_6_fu_2870_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(acc_12_reg_4559),16));

        sext_ln29_7_fu_2956_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(acc_14_reg_4584),16));

        sext_ln29_8_fu_3074_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(acc_16_reg_4614),16));

        sext_ln29_9_fu_3160_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(acc_18_reg_4639),16));

        sext_ln29_fu_2323_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(acc_reg_4344),16));

        sext_ln39_10_cast_fu_1224_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln39_10),33));

        sext_ln39_11_cast_fu_1220_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln39_11),33));

        sext_ln39_12_cast_fu_1216_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln39_12),33));

        sext_ln39_13_cast_fu_1212_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln39_13),33));

        sext_ln39_14_cast_fu_1208_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln39_14),33));

        sext_ln39_15_cast_fu_1204_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln39_15),33));

        sext_ln39_16_cast_fu_1200_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln39_16),33));

        sext_ln39_2_cast_fu_1196_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln39_2),33));

        sext_ln39_3_cast_fu_1192_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln39_3),33));

        sext_ln39_4_cast_fu_1188_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln39_4),33));

        sext_ln39_5_cast_fu_1184_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln39_5),33));

        sext_ln39_6_cast_fu_1180_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln39_6),33));

        sext_ln39_7_cast_fu_1176_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln39_7),33));

        sext_ln39_8_cast_fu_1172_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln39_8),33));

        sext_ln39_9_cast_fu_1168_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln39_9),33));

        sext_ln39_cast_fu_1164_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln39),36));

        sext_ln41_fu_1555_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_1545_p4),64));

        sext_ln53_10_fu_3330_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(partial_10_reg_987),17));

        sext_ln53_11_fu_3354_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_mux_partial_11_phi_fu_1009_p10),17));

        sext_ln53_12_fu_3521_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(partial_12_reg_1022),17));

        sext_ln53_13_fu_3545_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_mux_partial_13_phi_fu_1044_p10),17));

        sext_ln53_14_fu_3624_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(partial_14_reg_1057),17));

        sext_ln53_15_fu_3648_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_mux_partial_15_phi_fu_1079_p10),17));

        sext_ln53_1_fu_2425_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_mux_partial_1_phi_fu_834_p10),17));

        sext_ln53_2_fu_2579_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(partial_2_reg_847),17));

        sext_ln53_3_fu_2603_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_mux_partial_3_phi_fu_869_p10),17));

        sext_ln53_4_fu_2770_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(partial_4_reg_882),17));

        sext_ln53_5_fu_2794_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_mux_partial_5_phi_fu_904_p10),17));

        sext_ln53_6_fu_2948_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(partial_6_reg_917),17));

        sext_ln53_7_fu_2972_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_mux_partial_7_phi_fu_939_p10),17));

        sext_ln53_8_fu_3152_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(partial_8_reg_952),17));

        sext_ln53_9_fu_3176_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_mux_partial_9_phi_fu_974_p10),17));

        sext_ln53_fu_2401_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(partial_reg_812),17));

        sext_ln60_10_fu_2004_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln60_10_fu_1994_p4),64));

        sext_ln60_11_fu_2095_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln60_11_fu_2085_p4),64));

        sext_ln60_12_fu_2132_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln60_12_fu_2122_p4),64));

        sext_ln60_13_fu_2169_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln60_13_fu_2159_p4),64));

        sext_ln60_14_fu_2206_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln60_14_fu_2196_p4),64));

        sext_ln60_15_fu_2243_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln60_15_fu_2233_p4),64));

        sext_ln60_16_fu_1631_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln60_4_fu_1626_p2),64));

        sext_ln60_17_fu_1668_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln60_6_fu_1664_p2),64));

        sext_ln60_18_fu_1705_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln60_8_fu_1701_p2),64));

        sext_ln60_19_fu_1742_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln60_10_fu_1738_p2),64));

        sext_ln60_1_fu_1650_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln60_5_fu_1640_p4),64));

        sext_ln60_20_fu_1779_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln60_12_fu_1775_p2),64));

        sext_ln60_21_fu_1816_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln60_14_fu_1812_p2),64));

        sext_ln60_22_fu_1853_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln60_16_fu_1849_p2),64));

        sext_ln60_23_fu_1890_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln60_18_fu_1886_p2),64));

        sext_ln60_24_fu_1927_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln60_20_fu_1923_p2),64));

        sext_ln60_25_fu_1985_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln60_22_fu_1981_p2),64));

        sext_ln60_26_fu_2076_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln60_24_fu_2072_p2),64));

        sext_ln60_27_fu_2113_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln60_26_fu_2109_p2),64));

        sext_ln60_28_fu_2150_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln60_28_fu_2146_p2),64));

        sext_ln60_29_fu_2187_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln60_30_fu_2183_p2),64));

        sext_ln60_2_fu_1687_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln60_9_fu_1677_p4),64));

        sext_ln60_30_fu_2224_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln60_32_fu_2220_p2),64));

        sext_ln60_3_fu_1724_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln60_s_fu_1714_p4),64));

        sext_ln60_4_fu_1761_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln60_2_fu_1751_p4),64));

        sext_ln60_5_fu_1798_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln60_3_fu_1788_p4),64));

        sext_ln60_6_fu_1835_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln60_4_fu_1825_p4),64));

        sext_ln60_7_fu_1872_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln60_6_fu_1862_p4),64));

        sext_ln60_8_fu_1909_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln60_7_fu_1899_p4),64));

        sext_ln60_9_fu_1946_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln60_8_fu_1936_p4),64));

        sext_ln60_fu_1592_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln60_1_fu_1582_p4),64));

        sext_ln70_10_fu_3655_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln70_10_reg_4814),18));

        sext_ln70_11_fu_3664_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln70_11_fu_3658_p2),18));

        sext_ln70_12_fu_3674_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln70_12_fu_3668_p2),19));

        sext_ln70_13_fu_1614_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln70_13_reg_4824),20));

        sext_ln70_1_fu_2657_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln70_1_fu_2651_p2),18));

        sext_ln70_2_fu_3017_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln70_2_reg_4539),19));

        sext_ln70_3_fu_3020_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln70_3_reg_4594),18));

        sext_ln70_4_fu_3029_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln70_4_fu_3023_p2),18));

        sext_ln70_5_fu_3039_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln70_5_fu_3033_p2),19));

        sext_ln70_6_fu_1611_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln70_6_reg_4649),20));

        sext_ln70_7_fu_3399_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln70_7_reg_4704),18));

        sext_ln70_8_fu_3408_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln70_8_fu_3402_p2),18));

        sext_ln70_9_fu_3652_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln70_9_reg_4759),19));

        sext_ln70_fu_2648_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln70_reg_4484),18));

    shl_ln18_10_fu_3342_p3 <= (mul_ln18_11_reg_4699 & ap_const_lv2_0);
    shl_ln18_11_fu_3447_p3 <= (mul_ln18_12_reg_4729 & ap_const_lv2_0);
    shl_ln18_12_fu_3533_p3 <= (mul_ln18_13_reg_4754 & ap_const_lv2_0);
    shl_ln18_13_fu_3604_p3 <= (mul_ln18_14_reg_4784 & ap_const_lv2_0);
    shl_ln18_14_fu_3636_p3 <= (mul_ln18_15_reg_4809 & ap_const_lv2_0);
    shl_ln18_1_fu_2413_p3 <= (mul_ln18_1_reg_4429 & ap_const_lv2_0);
    shl_ln18_2_fu_2505_p3 <= (mul_ln18_2_reg_4454 & ap_const_lv2_0);
    shl_ln18_3_fu_2591_p3 <= (mul_ln18_3_reg_4479 & ap_const_lv2_0);
    shl_ln18_4_fu_2696_p3 <= (mul_ln18_4_reg_4509 & ap_const_lv2_0);
    shl_ln18_5_fu_2782_p3 <= (mul_ln18_5_reg_4534 & ap_const_lv2_0);
    shl_ln18_6_fu_2874_p3 <= (mul_ln18_6_reg_4564 & ap_const_lv2_0);
    shl_ln18_7_fu_2960_p3 <= (mul_ln18_7_reg_4589 & ap_const_lv2_0);
    shl_ln18_8_fu_3078_p3 <= (mul_ln18_8_reg_4619 & ap_const_lv2_0);
    shl_ln18_9_fu_3164_p3 <= (mul_ln18_9_reg_4644 & ap_const_lv2_0);
    shl_ln18_s_fu_3256_p3 <= (mul_ln18_10_reg_4674 & ap_const_lv2_0);
    shl_ln1_fu_2327_p3 <= (mul_ln18_reg_4349 & ap_const_lv2_0);
    shl_ln60_10_fu_3131_p3 <= (trunc_ln60_37_reg_4365 & ap_const_lv3_0);
    shl_ln60_11_fu_3227_p3 <= (trunc_ln60_39_reg_4376 & ap_const_lv3_0);
    shl_ln60_12_fu_3309_p3 <= (trunc_ln60_41_reg_4387 & ap_const_lv3_0);
    shl_ln60_13_fu_3418_p3 <= (trunc_ln60_43_reg_4398 & ap_const_lv3_0);
    shl_ln60_14_fu_3500_p3 <= (trunc_ln60_45_reg_4409 & ap_const_lv3_0);
    shl_ln60_1_fu_2051_p3 <= (trunc_ln60_17_reg_4230 & ap_const_lv3_0);
    shl_ln60_2_fu_2298_p3 <= (trunc_ln60_19_reg_4241 & ap_const_lv3_0);
    shl_ln60_3_fu_2380_p3 <= (trunc_ln60_21_reg_4252 & ap_const_lv3_0);
    shl_ln60_4_fu_2476_p3 <= (trunc_ln60_23_reg_4263 & ap_const_lv3_0);
    shl_ln60_5_fu_2558_p3 <= (trunc_ln60_25_reg_4274 & ap_const_lv3_0);
    shl_ln60_6_fu_2667_p3 <= (trunc_ln60_27_reg_4285 & ap_const_lv3_0);
    shl_ln60_7_fu_2749_p3 <= (trunc_ln60_29_reg_4296 & ap_const_lv3_0);
    shl_ln60_8_fu_2845_p3 <= (trunc_ln60_31_reg_4307 & ap_const_lv3_0);
    shl_ln60_9_fu_2927_p3 <= (trunc_ln60_33_reg_4318 & ap_const_lv3_0);
    shl_ln60_s_fu_3049_p3 <= (trunc_ln60_35_reg_4334 & ap_const_lv3_0);
    shl_ln_fu_1960_p3 <= (trunc_ln60_reg_4177 & ap_const_lv3_0);
    sum_fu_1617_p2 <= std_logic_vector(signed(sext_ln70_13_fu_1614_p1) + signed(sext_ln70_6_fu_1611_p1));
    tmp_s_fu_1532_p3 <= (empty_64_fu_1527_p2 & ap_const_lv2_0);
    trunc_ln60_10_fu_1994_p4 <= add_ln60_21_fu_1989_p2(63 downto 2);
    trunc_ln60_11_fu_2085_p4 <= add_ln60_23_fu_2080_p2(63 downto 2);
    trunc_ln60_12_fu_2122_p4 <= add_ln60_25_fu_2117_p2(63 downto 2);
    trunc_ln60_13_fu_2159_p4 <= add_ln60_27_fu_2154_p2(63 downto 2);
    trunc_ln60_14_fu_2196_p4 <= add_ln60_29_fu_2191_p2(63 downto 2);
    trunc_ln60_15_fu_2233_p4 <= add_ln60_31_fu_2228_p2(63 downto 2);
    trunc_ln60_17_fu_1660_p1 <= add_ln60_3_fu_1635_p2(2 - 1 downto 0);
    trunc_ln60_19_fu_1697_p1 <= add_ln60_5_fu_1672_p2(2 - 1 downto 0);
    trunc_ln60_1_fu_1582_p4 <= add_ln60_1_fu_1576_p2(63 downto 2);
    trunc_ln60_21_fu_1734_p1 <= add_ln60_7_fu_1709_p2(2 - 1 downto 0);
    trunc_ln60_23_fu_1771_p1 <= add_ln60_9_fu_1746_p2(2 - 1 downto 0);
    trunc_ln60_25_fu_1808_p1 <= add_ln60_11_fu_1783_p2(2 - 1 downto 0);
    trunc_ln60_27_fu_1845_p1 <= add_ln60_13_fu_1820_p2(2 - 1 downto 0);
    trunc_ln60_29_fu_1882_p1 <= add_ln60_15_fu_1857_p2(2 - 1 downto 0);
    trunc_ln60_2_fu_1751_p4 <= add_ln60_9_fu_1746_p2(63 downto 2);
    trunc_ln60_31_fu_1919_p1 <= add_ln60_17_fu_1894_p2(2 - 1 downto 0);
    trunc_ln60_33_fu_1956_p1 <= add_ln60_19_fu_1931_p2(2 - 1 downto 0);
    trunc_ln60_35_fu_2014_p1 <= add_ln60_21_fu_1989_p2(2 - 1 downto 0);
    trunc_ln60_37_fu_2105_p1 <= add_ln60_23_fu_2080_p2(2 - 1 downto 0);
    trunc_ln60_39_fu_2142_p1 <= add_ln60_25_fu_2117_p2(2 - 1 downto 0);
    trunc_ln60_3_fu_1788_p4 <= add_ln60_11_fu_1783_p2(63 downto 2);
    trunc_ln60_41_fu_2179_p1 <= add_ln60_27_fu_2154_p2(2 - 1 downto 0);
    trunc_ln60_43_fu_2216_p1 <= add_ln60_29_fu_2191_p2(2 - 1 downto 0);
    trunc_ln60_45_fu_2253_p1 <= add_ln60_31_fu_2228_p2(2 - 1 downto 0);
    trunc_ln60_4_fu_1825_p4 <= add_ln60_13_fu_1820_p2(63 downto 2);
    trunc_ln60_5_fu_1640_p4 <= add_ln60_3_fu_1635_p2(63 downto 2);
    trunc_ln60_6_fu_1862_p4 <= add_ln60_15_fu_1857_p2(63 downto 2);
    trunc_ln60_7_fu_1899_p4 <= add_ln60_17_fu_1894_p2(63 downto 2);
    trunc_ln60_8_fu_1936_p4 <= add_ln60_19_fu_1931_p2(63 downto 2);
    trunc_ln60_9_fu_1677_p4 <= add_ln60_5_fu_1672_p2(63 downto 2);
    trunc_ln60_fu_1602_p1 <= add_ln60_1_fu_1576_p2(2 - 1 downto 0);
    trunc_ln60_s_fu_1714_p4 <= add_ln60_7_fu_1709_p2(63 downto 2);
    trunc_ln_fu_1545_p4 <= empty_65_fu_1540_p2(63 downto 2);
        w8_15_cast_cast_fu_1156_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(w8_15_cast),16));

        w8_16_cast_cast_fu_1152_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(w8_16_cast),16));

        w8_17_cast_cast_fu_1148_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(w8_17_cast),16));

        w8_18_cast_cast_fu_1144_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(w8_18_cast),16));

        w8_19_cast_cast_fu_1140_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(w8_19_cast),16));

        w8_20_cast_cast_fu_1136_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(w8_20_cast),16));

        w8_21_cast_cast_fu_1132_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(w8_21_cast),16));

        w8_22_cast_cast_fu_1128_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(w8_22_cast),16));

        w8_23_cast_cast_fu_1124_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(w8_23_cast),16));

        w8_24_cast_cast_fu_1120_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(w8_24_cast),16));

        w8_25_cast_cast_fu_1116_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(w8_25_cast),16));

        w8_26_cast_cast_fu_1112_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(w8_26_cast),16));

        w8_27_cast_cast_fu_1108_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(w8_27_cast),16));

        w8_28_cast_cast_fu_1104_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(w8_28_cast),16));

        w8_29_cast_cast_fu_1100_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(w8_29_cast),16));

        w8_cast_cast_fu_1160_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(w8_cast),16));

    zext_ln41_1_fu_1623_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln40_reg_4133),33));
    zext_ln41_fu_1568_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln40_reg_4133),64));
    zext_ln49_10_fu_3248_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(acc_21_reg_4664),16));
    zext_ln49_11_fu_3334_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(acc_23_reg_4689),16));
    zext_ln49_12_fu_3439_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(acc_25_reg_4719),16));
    zext_ln49_13_fu_3525_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(acc_27_reg_4744),16));
    zext_ln49_14_fu_3596_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(acc_29_reg_4774),16));
    zext_ln49_15_fu_3628_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(acc_31_reg_4799),16));
    zext_ln49_1_fu_2405_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(acc_3_reg_4419),16));
    zext_ln49_2_fu_2497_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(acc_5_reg_4444),16));
    zext_ln49_3_fu_2583_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(acc_7_reg_4469),16));
    zext_ln49_4_fu_2688_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(acc_9_reg_4499),16));
    zext_ln49_5_fu_2774_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(acc_11_reg_4524),16));
    zext_ln49_6_fu_2866_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(acc_13_reg_4554),16));
    zext_ln49_7_fu_2952_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(acc_15_reg_4579),16));
    zext_ln49_8_fu_3070_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(acc_17_reg_4609),16));
    zext_ln49_9_fu_3156_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(acc_19_reg_4634),16));
    zext_ln49_fu_2319_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(acc_1_reg_4339),16));
    zext_ln60_10_fu_3056_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln60_s_fu_3049_p3),32));
    zext_ln60_11_fu_3138_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln60_10_fu_3131_p3),32));
    zext_ln60_12_fu_3234_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln60_11_fu_3227_p3),32));
    zext_ln60_13_fu_3316_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln60_12_fu_3309_p3),32));
    zext_ln60_14_fu_3425_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln60_13_fu_3418_p3),32));
    zext_ln60_15_fu_3507_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln60_14_fu_3500_p3),32));
    zext_ln60_1_fu_2058_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln60_1_fu_2051_p3),32));
    zext_ln60_2_fu_2305_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln60_2_fu_2298_p3),32));
    zext_ln60_3_fu_2387_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln60_3_fu_2380_p3),32));
    zext_ln60_4_fu_2483_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln60_4_fu_2476_p3),32));
    zext_ln60_5_fu_2565_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln60_5_fu_2558_p3),32));
    zext_ln60_6_fu_2674_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln60_6_fu_2667_p3),32));
    zext_ln60_7_fu_2756_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln60_7_fu_2749_p3),32));
    zext_ln60_8_fu_2852_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln60_8_fu_2845_p3),32));
    zext_ln60_9_fu_2934_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln60_9_fu_2927_p3),32));
    zext_ln60_fu_1967_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_1960_p3),32));
end behav;
