// Seed: 3300553547
module module_0 (
    input tri1 id_0,
    input uwire id_1,
    input tri0 id_2,
    output uwire id_3,
    input tri id_4,
    input supply1 id_5,
    output wire id_6,
    output tri1 id_7,
    input supply0 id_8,
    input wire id_9
);
  assign id_3 = 1;
  wire id_11, id_12, id_13, id_14, id_15, id_16;
  assign module_1.id_2 = 0;
  wor id_17;
  id_18 :
  assert property (@(posedge 1) id_17 + "")
  else id_18 = id_0;
endmodule
module module_1 (
    output wor id_0,
    output uwire id_1,
    output wand id_2,
    output tri1 id_3,
    input wand id_4,
    output tri0 id_5,
    input tri0 id_6,
    output tri0 id_7,
    input tri1 id_8,
    input wire id_9,
    input supply0 id_10,
    output tri0 id_11,
    output supply1 id_12,
    output tri0 id_13,
    output uwire id_14,
    output tri1 id_15
    , id_33,
    input supply1 id_16,
    input wor id_17,
    input tri id_18,
    output tri0 id_19,
    input tri id_20,
    output supply1 id_21,
    output uwire id_22,
    output tri0 id_23,
    input wor id_24,
    input tri1 id_25,
    input tri0 id_26,
    input wire id_27,
    input tri0 id_28,
    input wire id_29,
    output wor id_30,
    input wire id_31
);
  always #(id_8) id_7 = 1 == 1;
  module_0 modCall_1 (
      id_4,
      id_29,
      id_24,
      id_15,
      id_9,
      id_10,
      id_19,
      id_14,
      id_26,
      id_6
  );
endmodule
