strict digraph "compose( ,  )" {
	node [label="\N"];
	"16:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f87c6d98810>",
		fillcolor=springgreen,
		label="16:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"20:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f87c6d982d0>",
		fillcolor=turquoise,
		label="20:BL
pos[1] = 0;
pos[0] = 0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f87c6d98e50>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f87c6d98390>]",
		style=filled,
		typ=Block];
	"16:IF" -> "20:BL"	[cond="['in']",
		label="!((in[0] == 1))",
		lineno=16];
	"16:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f87c7146190>",
		fillcolor=turquoise,
		label="16:BL
pos[1] = 0;
pos[0] = 0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f87c71aaf50>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f87c6d98310>]",
		style=filled,
		typ=Block];
	"16:IF" -> "16:BL"	[cond="['in']",
		label="(in[0] == 1)",
		lineno=16];
	"12:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f87c71270d0>",
		fillcolor=springgreen,
		label="12:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"12:IF" -> "16:IF"	[cond="['in']",
		label="!((in[1] == 1))",
		lineno=12];
	"12:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f87c7127790>",
		fillcolor=turquoise,
		label="12:BL
pos[1] = 0;
pos[0] = 1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f87c7127ed0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f87c7127d50>]",
		style=filled,
		typ=Block];
	"12:IF" -> "12:BL"	[cond="['in']",
		label="(in[1] == 1)",
		lineno=12];
	"Leaf_6:AL"	[def_var="['pos']",
		label="Leaf_6:AL"];
	"20:BL" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"12:BL" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"6:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f87c71b57d0>",
		clk_sens=False,
		fillcolor=gold,
		label="6:AL",
		sens="['in', 'pos']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['in']"];
	"7:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f87c7137210>",
		fillcolor=turquoise,
		label="7:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"6:AL" -> "7:BL"	[cond="[]",
		lineno=None];
	"8:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f87c7124650>",
		fillcolor=turquoise,
		label="8:BL
pos[1] = 1;
pos[0] = 0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f87c7124e50>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f87c70ce590>]",
		style=filled,
		typ=Block];
	"8:BL" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"8:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f87c70cec10>",
		fillcolor=springgreen,
		label="8:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"8:IF" -> "12:IF"	[cond="['in']",
		label="!((in[2] == 1))",
		lineno=8];
	"8:IF" -> "8:BL"	[cond="['in']",
		label="(in[2] == 1)",
		lineno=8];
	"16:BL" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"7:BL" -> "8:IF"	[cond="[]",
		lineno=None];
}
