Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Jul  3 15:12:11 2024
| Host         : Davi running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pwm_led_timing_summary_routed.rpt -pb pwm_led_timing_summary_routed.pb -rpx pwm_led_timing_summary_routed.rpx -warn_on_violation
| Design       : pwm_led
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   2           
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.121        0.000                      0                  160        0.203        0.000                      0                  160        4.500        0.000                       0                    74  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.121        0.000                      0                  120        0.203        0.000                      0                  120        4.500        0.000                       0                    74  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.898        0.000                      0                   40        0.578        0.000                      0                   40  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.121ns  (required time - arrival time)
  Source:                 nolabel_line68/nolabel_line42/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line68/nolabel_line42/Q_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.928ns  (logic 2.077ns (42.143%)  route 2.851ns (57.857%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.723     5.326    nolabel_line68/nolabel_line42/clk_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  nolabel_line68/nolabel_line42/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDCE (Prop_fdce_C_Q)         0.518     5.844 f  nolabel_line68/nolabel_line42/Q_reg_reg[6]/Q
                         net (fo=2, routed)           0.856     6.700    nolabel_line68/nolabel_line42/Q_reg_reg[6]
    SLICE_X3Y89          LUT6 (Prop_lut6_I2_O)        0.124     6.824 f  nolabel_line68/nolabel_line42/FSM_sequential_state_reg[0]_i_4/O
                         net (fo=1, routed)           0.949     7.773    nolabel_line68/nolabel_line42/FSM_sequential_state_reg[0]_i_4_n_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     7.897 f  nolabel_line68/nolabel_line42/FSM_sequential_state_reg[0]_i_2/O
                         net (fo=22, routed)          1.046     8.943    nolabel_line68/nolabel_line42/timer_done
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.124     9.067 r  nolabel_line68/nolabel_line42/Q_reg[0]_i_8/O
                         net (fo=1, routed)           0.000     9.067    nolabel_line68/nolabel_line42/Q_reg[0]_i_8_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.580 r  nolabel_line68/nolabel_line42/Q_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.580    nolabel_line68/nolabel_line42/Q_reg_reg[0]_i_2_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.697 r  nolabel_line68/nolabel_line42/Q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.697    nolabel_line68/nolabel_line42/Q_reg_reg[4]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.814 r  nolabel_line68/nolabel_line42/Q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.814    nolabel_line68/nolabel_line42/Q_reg_reg[8]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.931 r  nolabel_line68/nolabel_line42/Q_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.931    nolabel_line68/nolabel_line42/Q_reg_reg[12]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.254 r  nolabel_line68/nolabel_line42/Q_reg_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.254    nolabel_line68/nolabel_line42/Q_reg_reg[16]_i_1_n_6
    SLICE_X2Y92          FDCE                                         r  nolabel_line68/nolabel_line42/Q_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.604    15.027    nolabel_line68/nolabel_line42/clk_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  nolabel_line68/nolabel_line42/Q_reg_reg[17]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y92          FDCE (Setup_fdce_C_D)        0.109    15.375    nolabel_line68/nolabel_line42/Q_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                         -10.254    
  -------------------------------------------------------------------
                         slack                                  5.121    

Slack (MET) :             5.129ns  (required time - arrival time)
  Source:                 nolabel_line68/nolabel_line42/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line68/nolabel_line42/Q_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.920ns  (logic 2.069ns (42.049%)  route 2.851ns (57.951%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.723     5.326    nolabel_line68/nolabel_line42/clk_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  nolabel_line68/nolabel_line42/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDCE (Prop_fdce_C_Q)         0.518     5.844 f  nolabel_line68/nolabel_line42/Q_reg_reg[6]/Q
                         net (fo=2, routed)           0.856     6.700    nolabel_line68/nolabel_line42/Q_reg_reg[6]
    SLICE_X3Y89          LUT6 (Prop_lut6_I2_O)        0.124     6.824 f  nolabel_line68/nolabel_line42/FSM_sequential_state_reg[0]_i_4/O
                         net (fo=1, routed)           0.949     7.773    nolabel_line68/nolabel_line42/FSM_sequential_state_reg[0]_i_4_n_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     7.897 f  nolabel_line68/nolabel_line42/FSM_sequential_state_reg[0]_i_2/O
                         net (fo=22, routed)          1.046     8.943    nolabel_line68/nolabel_line42/timer_done
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.124     9.067 r  nolabel_line68/nolabel_line42/Q_reg[0]_i_8/O
                         net (fo=1, routed)           0.000     9.067    nolabel_line68/nolabel_line42/Q_reg[0]_i_8_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.580 r  nolabel_line68/nolabel_line42/Q_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.580    nolabel_line68/nolabel_line42/Q_reg_reg[0]_i_2_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.697 r  nolabel_line68/nolabel_line42/Q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.697    nolabel_line68/nolabel_line42/Q_reg_reg[4]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.814 r  nolabel_line68/nolabel_line42/Q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.814    nolabel_line68/nolabel_line42/Q_reg_reg[8]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.931 r  nolabel_line68/nolabel_line42/Q_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.931    nolabel_line68/nolabel_line42/Q_reg_reg[12]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.246 r  nolabel_line68/nolabel_line42/Q_reg_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.246    nolabel_line68/nolabel_line42/Q_reg_reg[16]_i_1_n_4
    SLICE_X2Y92          FDCE                                         r  nolabel_line68/nolabel_line42/Q_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.604    15.027    nolabel_line68/nolabel_line42/clk_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  nolabel_line68/nolabel_line42/Q_reg_reg[19]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y92          FDCE (Setup_fdce_C_D)        0.109    15.375    nolabel_line68/nolabel_line42/Q_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                         -10.246    
  -------------------------------------------------------------------
                         slack                                  5.129    

Slack (MET) :             5.205ns  (required time - arrival time)
  Source:                 nolabel_line68/nolabel_line42/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line68/nolabel_line42/Q_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.844ns  (logic 1.993ns (41.140%)  route 2.851ns (58.860%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.723     5.326    nolabel_line68/nolabel_line42/clk_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  nolabel_line68/nolabel_line42/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDCE (Prop_fdce_C_Q)         0.518     5.844 f  nolabel_line68/nolabel_line42/Q_reg_reg[6]/Q
                         net (fo=2, routed)           0.856     6.700    nolabel_line68/nolabel_line42/Q_reg_reg[6]
    SLICE_X3Y89          LUT6 (Prop_lut6_I2_O)        0.124     6.824 f  nolabel_line68/nolabel_line42/FSM_sequential_state_reg[0]_i_4/O
                         net (fo=1, routed)           0.949     7.773    nolabel_line68/nolabel_line42/FSM_sequential_state_reg[0]_i_4_n_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     7.897 f  nolabel_line68/nolabel_line42/FSM_sequential_state_reg[0]_i_2/O
                         net (fo=22, routed)          1.046     8.943    nolabel_line68/nolabel_line42/timer_done
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.124     9.067 r  nolabel_line68/nolabel_line42/Q_reg[0]_i_8/O
                         net (fo=1, routed)           0.000     9.067    nolabel_line68/nolabel_line42/Q_reg[0]_i_8_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.580 r  nolabel_line68/nolabel_line42/Q_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.580    nolabel_line68/nolabel_line42/Q_reg_reg[0]_i_2_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.697 r  nolabel_line68/nolabel_line42/Q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.697    nolabel_line68/nolabel_line42/Q_reg_reg[4]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.814 r  nolabel_line68/nolabel_line42/Q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.814    nolabel_line68/nolabel_line42/Q_reg_reg[8]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.931 r  nolabel_line68/nolabel_line42/Q_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.931    nolabel_line68/nolabel_line42/Q_reg_reg[12]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.170 r  nolabel_line68/nolabel_line42/Q_reg_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.170    nolabel_line68/nolabel_line42/Q_reg_reg[16]_i_1_n_5
    SLICE_X2Y92          FDCE                                         r  nolabel_line68/nolabel_line42/Q_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.604    15.027    nolabel_line68/nolabel_line42/clk_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  nolabel_line68/nolabel_line42/Q_reg_reg[18]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y92          FDCE (Setup_fdce_C_D)        0.109    15.375    nolabel_line68/nolabel_line42/Q_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                         -10.170    
  -------------------------------------------------------------------
                         slack                                  5.205    

Slack (MET) :             5.225ns  (required time - arrival time)
  Source:                 nolabel_line68/nolabel_line42/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line68/nolabel_line42/Q_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.824ns  (logic 1.973ns (40.896%)  route 2.851ns (59.104%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.723     5.326    nolabel_line68/nolabel_line42/clk_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  nolabel_line68/nolabel_line42/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDCE (Prop_fdce_C_Q)         0.518     5.844 f  nolabel_line68/nolabel_line42/Q_reg_reg[6]/Q
                         net (fo=2, routed)           0.856     6.700    nolabel_line68/nolabel_line42/Q_reg_reg[6]
    SLICE_X3Y89          LUT6 (Prop_lut6_I2_O)        0.124     6.824 f  nolabel_line68/nolabel_line42/FSM_sequential_state_reg[0]_i_4/O
                         net (fo=1, routed)           0.949     7.773    nolabel_line68/nolabel_line42/FSM_sequential_state_reg[0]_i_4_n_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     7.897 f  nolabel_line68/nolabel_line42/FSM_sequential_state_reg[0]_i_2/O
                         net (fo=22, routed)          1.046     8.943    nolabel_line68/nolabel_line42/timer_done
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.124     9.067 r  nolabel_line68/nolabel_line42/Q_reg[0]_i_8/O
                         net (fo=1, routed)           0.000     9.067    nolabel_line68/nolabel_line42/Q_reg[0]_i_8_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.580 r  nolabel_line68/nolabel_line42/Q_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.580    nolabel_line68/nolabel_line42/Q_reg_reg[0]_i_2_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.697 r  nolabel_line68/nolabel_line42/Q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.697    nolabel_line68/nolabel_line42/Q_reg_reg[4]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.814 r  nolabel_line68/nolabel_line42/Q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.814    nolabel_line68/nolabel_line42/Q_reg_reg[8]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.931 r  nolabel_line68/nolabel_line42/Q_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.931    nolabel_line68/nolabel_line42/Q_reg_reg[12]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.150 r  nolabel_line68/nolabel_line42/Q_reg_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.150    nolabel_line68/nolabel_line42/Q_reg_reg[16]_i_1_n_7
    SLICE_X2Y92          FDCE                                         r  nolabel_line68/nolabel_line42/Q_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.604    15.027    nolabel_line68/nolabel_line42/clk_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  nolabel_line68/nolabel_line42/Q_reg_reg[16]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y92          FDCE (Setup_fdce_C_D)        0.109    15.375    nolabel_line68/nolabel_line42/Q_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                         -10.150    
  -------------------------------------------------------------------
                         slack                                  5.225    

Slack (MET) :             5.238ns  (required time - arrival time)
  Source:                 nolabel_line68/nolabel_line42/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line68/nolabel_line42/Q_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 1.960ns (40.736%)  route 2.851ns (59.264%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.723     5.326    nolabel_line68/nolabel_line42/clk_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  nolabel_line68/nolabel_line42/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDCE (Prop_fdce_C_Q)         0.518     5.844 f  nolabel_line68/nolabel_line42/Q_reg_reg[6]/Q
                         net (fo=2, routed)           0.856     6.700    nolabel_line68/nolabel_line42/Q_reg_reg[6]
    SLICE_X3Y89          LUT6 (Prop_lut6_I2_O)        0.124     6.824 f  nolabel_line68/nolabel_line42/FSM_sequential_state_reg[0]_i_4/O
                         net (fo=1, routed)           0.949     7.773    nolabel_line68/nolabel_line42/FSM_sequential_state_reg[0]_i_4_n_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     7.897 f  nolabel_line68/nolabel_line42/FSM_sequential_state_reg[0]_i_2/O
                         net (fo=22, routed)          1.046     8.943    nolabel_line68/nolabel_line42/timer_done
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.124     9.067 r  nolabel_line68/nolabel_line42/Q_reg[0]_i_8/O
                         net (fo=1, routed)           0.000     9.067    nolabel_line68/nolabel_line42/Q_reg[0]_i_8_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.580 r  nolabel_line68/nolabel_line42/Q_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.580    nolabel_line68/nolabel_line42/Q_reg_reg[0]_i_2_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.697 r  nolabel_line68/nolabel_line42/Q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.697    nolabel_line68/nolabel_line42/Q_reg_reg[4]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.814 r  nolabel_line68/nolabel_line42/Q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.814    nolabel_line68/nolabel_line42/Q_reg_reg[8]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.137 r  nolabel_line68/nolabel_line42/Q_reg_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.137    nolabel_line68/nolabel_line42/Q_reg_reg[12]_i_1_n_6
    SLICE_X2Y91          FDCE                                         r  nolabel_line68/nolabel_line42/Q_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.604    15.027    nolabel_line68/nolabel_line42/clk_IBUF_BUFG
    SLICE_X2Y91          FDCE                                         r  nolabel_line68/nolabel_line42/Q_reg_reg[13]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y91          FDCE (Setup_fdce_C_D)        0.109    15.375    nolabel_line68/nolabel_line42/Q_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                         -10.137    
  -------------------------------------------------------------------
                         slack                                  5.238    

Slack (MET) :             5.246ns  (required time - arrival time)
  Source:                 nolabel_line68/nolabel_line42/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line68/nolabel_line42/Q_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.803ns  (logic 1.952ns (40.638%)  route 2.851ns (59.362%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.723     5.326    nolabel_line68/nolabel_line42/clk_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  nolabel_line68/nolabel_line42/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDCE (Prop_fdce_C_Q)         0.518     5.844 f  nolabel_line68/nolabel_line42/Q_reg_reg[6]/Q
                         net (fo=2, routed)           0.856     6.700    nolabel_line68/nolabel_line42/Q_reg_reg[6]
    SLICE_X3Y89          LUT6 (Prop_lut6_I2_O)        0.124     6.824 f  nolabel_line68/nolabel_line42/FSM_sequential_state_reg[0]_i_4/O
                         net (fo=1, routed)           0.949     7.773    nolabel_line68/nolabel_line42/FSM_sequential_state_reg[0]_i_4_n_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     7.897 f  nolabel_line68/nolabel_line42/FSM_sequential_state_reg[0]_i_2/O
                         net (fo=22, routed)          1.046     8.943    nolabel_line68/nolabel_line42/timer_done
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.124     9.067 r  nolabel_line68/nolabel_line42/Q_reg[0]_i_8/O
                         net (fo=1, routed)           0.000     9.067    nolabel_line68/nolabel_line42/Q_reg[0]_i_8_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.580 r  nolabel_line68/nolabel_line42/Q_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.580    nolabel_line68/nolabel_line42/Q_reg_reg[0]_i_2_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.697 r  nolabel_line68/nolabel_line42/Q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.697    nolabel_line68/nolabel_line42/Q_reg_reg[4]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.814 r  nolabel_line68/nolabel_line42/Q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.814    nolabel_line68/nolabel_line42/Q_reg_reg[8]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.129 r  nolabel_line68/nolabel_line42/Q_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.129    nolabel_line68/nolabel_line42/Q_reg_reg[12]_i_1_n_4
    SLICE_X2Y91          FDCE                                         r  nolabel_line68/nolabel_line42/Q_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.604    15.027    nolabel_line68/nolabel_line42/clk_IBUF_BUFG
    SLICE_X2Y91          FDCE                                         r  nolabel_line68/nolabel_line42/Q_reg_reg[15]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y91          FDCE (Setup_fdce_C_D)        0.109    15.375    nolabel_line68/nolabel_line42/Q_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                         -10.129    
  -------------------------------------------------------------------
                         slack                                  5.246    

Slack (MET) :             5.322ns  (required time - arrival time)
  Source:                 nolabel_line68/nolabel_line42/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line68/nolabel_line42/Q_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.727ns  (logic 1.876ns (39.683%)  route 2.851ns (60.317%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.723     5.326    nolabel_line68/nolabel_line42/clk_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  nolabel_line68/nolabel_line42/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDCE (Prop_fdce_C_Q)         0.518     5.844 f  nolabel_line68/nolabel_line42/Q_reg_reg[6]/Q
                         net (fo=2, routed)           0.856     6.700    nolabel_line68/nolabel_line42/Q_reg_reg[6]
    SLICE_X3Y89          LUT6 (Prop_lut6_I2_O)        0.124     6.824 f  nolabel_line68/nolabel_line42/FSM_sequential_state_reg[0]_i_4/O
                         net (fo=1, routed)           0.949     7.773    nolabel_line68/nolabel_line42/FSM_sequential_state_reg[0]_i_4_n_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     7.897 f  nolabel_line68/nolabel_line42/FSM_sequential_state_reg[0]_i_2/O
                         net (fo=22, routed)          1.046     8.943    nolabel_line68/nolabel_line42/timer_done
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.124     9.067 r  nolabel_line68/nolabel_line42/Q_reg[0]_i_8/O
                         net (fo=1, routed)           0.000     9.067    nolabel_line68/nolabel_line42/Q_reg[0]_i_8_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.580 r  nolabel_line68/nolabel_line42/Q_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.580    nolabel_line68/nolabel_line42/Q_reg_reg[0]_i_2_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.697 r  nolabel_line68/nolabel_line42/Q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.697    nolabel_line68/nolabel_line42/Q_reg_reg[4]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.814 r  nolabel_line68/nolabel_line42/Q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.814    nolabel_line68/nolabel_line42/Q_reg_reg[8]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.053 r  nolabel_line68/nolabel_line42/Q_reg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.053    nolabel_line68/nolabel_line42/Q_reg_reg[12]_i_1_n_5
    SLICE_X2Y91          FDCE                                         r  nolabel_line68/nolabel_line42/Q_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.604    15.027    nolabel_line68/nolabel_line42/clk_IBUF_BUFG
    SLICE_X2Y91          FDCE                                         r  nolabel_line68/nolabel_line42/Q_reg_reg[14]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y91          FDCE (Setup_fdce_C_D)        0.109    15.375    nolabel_line68/nolabel_line42/Q_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                         -10.053    
  -------------------------------------------------------------------
                         slack                                  5.322    

Slack (MET) :             5.342ns  (required time - arrival time)
  Source:                 nolabel_line68/nolabel_line42/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line68/nolabel_line42/Q_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.707ns  (logic 1.856ns (39.427%)  route 2.851ns (60.573%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.723     5.326    nolabel_line68/nolabel_line42/clk_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  nolabel_line68/nolabel_line42/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDCE (Prop_fdce_C_Q)         0.518     5.844 f  nolabel_line68/nolabel_line42/Q_reg_reg[6]/Q
                         net (fo=2, routed)           0.856     6.700    nolabel_line68/nolabel_line42/Q_reg_reg[6]
    SLICE_X3Y89          LUT6 (Prop_lut6_I2_O)        0.124     6.824 f  nolabel_line68/nolabel_line42/FSM_sequential_state_reg[0]_i_4/O
                         net (fo=1, routed)           0.949     7.773    nolabel_line68/nolabel_line42/FSM_sequential_state_reg[0]_i_4_n_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     7.897 f  nolabel_line68/nolabel_line42/FSM_sequential_state_reg[0]_i_2/O
                         net (fo=22, routed)          1.046     8.943    nolabel_line68/nolabel_line42/timer_done
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.124     9.067 r  nolabel_line68/nolabel_line42/Q_reg[0]_i_8/O
                         net (fo=1, routed)           0.000     9.067    nolabel_line68/nolabel_line42/Q_reg[0]_i_8_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.580 r  nolabel_line68/nolabel_line42/Q_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.580    nolabel_line68/nolabel_line42/Q_reg_reg[0]_i_2_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.697 r  nolabel_line68/nolabel_line42/Q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.697    nolabel_line68/nolabel_line42/Q_reg_reg[4]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.814 r  nolabel_line68/nolabel_line42/Q_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.814    nolabel_line68/nolabel_line42/Q_reg_reg[8]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.033 r  nolabel_line68/nolabel_line42/Q_reg_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.033    nolabel_line68/nolabel_line42/Q_reg_reg[12]_i_1_n_7
    SLICE_X2Y91          FDCE                                         r  nolabel_line68/nolabel_line42/Q_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.604    15.027    nolabel_line68/nolabel_line42/clk_IBUF_BUFG
    SLICE_X2Y91          FDCE                                         r  nolabel_line68/nolabel_line42/Q_reg_reg[12]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y91          FDCE (Setup_fdce_C_D)        0.109    15.375    nolabel_line68/nolabel_line42/Q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                         -10.033    
  -------------------------------------------------------------------
                         slack                                  5.342    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 nolabel_line68/nolabel_line42/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line68/nolabel_line42/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 1.843ns (39.259%)  route 2.851ns (60.741%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.723     5.326    nolabel_line68/nolabel_line42/clk_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  nolabel_line68/nolabel_line42/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDCE (Prop_fdce_C_Q)         0.518     5.844 f  nolabel_line68/nolabel_line42/Q_reg_reg[6]/Q
                         net (fo=2, routed)           0.856     6.700    nolabel_line68/nolabel_line42/Q_reg_reg[6]
    SLICE_X3Y89          LUT6 (Prop_lut6_I2_O)        0.124     6.824 f  nolabel_line68/nolabel_line42/FSM_sequential_state_reg[0]_i_4/O
                         net (fo=1, routed)           0.949     7.773    nolabel_line68/nolabel_line42/FSM_sequential_state_reg[0]_i_4_n_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     7.897 f  nolabel_line68/nolabel_line42/FSM_sequential_state_reg[0]_i_2/O
                         net (fo=22, routed)          1.046     8.943    nolabel_line68/nolabel_line42/timer_done
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.124     9.067 r  nolabel_line68/nolabel_line42/Q_reg[0]_i_8/O
                         net (fo=1, routed)           0.000     9.067    nolabel_line68/nolabel_line42/Q_reg[0]_i_8_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.580 r  nolabel_line68/nolabel_line42/Q_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.580    nolabel_line68/nolabel_line42/Q_reg_reg[0]_i_2_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.697 r  nolabel_line68/nolabel_line42/Q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.697    nolabel_line68/nolabel_line42/Q_reg_reg[4]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.020 r  nolabel_line68/nolabel_line42/Q_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.020    nolabel_line68/nolabel_line42/Q_reg_reg[8]_i_1_n_6
    SLICE_X2Y90          FDCE                                         r  nolabel_line68/nolabel_line42/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.603    15.026    nolabel_line68/nolabel_line42/clk_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  nolabel_line68/nolabel_line42/Q_reg_reg[9]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y90          FDCE (Setup_fdce_C_D)        0.109    15.374    nolabel_line68/nolabel_line42/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                         -10.020    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.362ns  (required time - arrival time)
  Source:                 nolabel_line68/nolabel_line42/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line68/nolabel_line42/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 1.835ns (39.156%)  route 2.851ns (60.844%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.723     5.326    nolabel_line68/nolabel_line42/clk_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  nolabel_line68/nolabel_line42/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDCE (Prop_fdce_C_Q)         0.518     5.844 f  nolabel_line68/nolabel_line42/Q_reg_reg[6]/Q
                         net (fo=2, routed)           0.856     6.700    nolabel_line68/nolabel_line42/Q_reg_reg[6]
    SLICE_X3Y89          LUT6 (Prop_lut6_I2_O)        0.124     6.824 f  nolabel_line68/nolabel_line42/FSM_sequential_state_reg[0]_i_4/O
                         net (fo=1, routed)           0.949     7.773    nolabel_line68/nolabel_line42/FSM_sequential_state_reg[0]_i_4_n_0
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.124     7.897 f  nolabel_line68/nolabel_line42/FSM_sequential_state_reg[0]_i_2/O
                         net (fo=22, routed)          1.046     8.943    nolabel_line68/nolabel_line42/timer_done
    SLICE_X2Y88          LUT2 (Prop_lut2_I1_O)        0.124     9.067 r  nolabel_line68/nolabel_line42/Q_reg[0]_i_8/O
                         net (fo=1, routed)           0.000     9.067    nolabel_line68/nolabel_line42/Q_reg[0]_i_8_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.580 r  nolabel_line68/nolabel_line42/Q_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.580    nolabel_line68/nolabel_line42/Q_reg_reg[0]_i_2_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.697 r  nolabel_line68/nolabel_line42/Q_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.697    nolabel_line68/nolabel_line42/Q_reg_reg[4]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.012 r  nolabel_line68/nolabel_line42/Q_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.012    nolabel_line68/nolabel_line42/Q_reg_reg[8]_i_1_n_4
    SLICE_X2Y90          FDCE                                         r  nolabel_line68/nolabel_line42/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.603    15.026    nolabel_line68/nolabel_line42/clk_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  nolabel_line68/nolabel_line42/Q_reg_reg[11]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y90          FDCE (Setup_fdce_C_D)        0.109    15.374    nolabel_line68/nolabel_line42/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                         -10.012    
  -------------------------------------------------------------------
                         slack                                  5.362    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 nolabel_line89/FSM_sequential_state_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SW_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.603     1.522    nolabel_line89/clk_IBUF_BUFG
    SLICE_X3Y92          FDCE                                         r  nolabel_line89/FSM_sequential_state_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.128     1.650 r  nolabel_line89/FSM_sequential_state_reg_reg/Q
                         net (fo=2, routed)           0.068     1.718    nolabel_line75/nolabel_line33/state_reg
    SLICE_X3Y92          LUT6 (Prop_lut6_I1_O)        0.099     1.817 r  nolabel_line75/nolabel_line33/SW[1]_i_1/O
                         net (fo=1, routed)           0.000     1.817    nolabel_line75_n_0
    SLICE_X3Y92          FDCE                                         r  SW_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.876     2.041    clk_IBUF_BUFG
    SLICE_X3Y92          FDCE                                         r  SW_reg[1]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y92          FDCE (Hold_fdce_C_D)         0.092     1.614    SW_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 nolabel_line89/FSM_sequential_state_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SW_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.603     1.522    nolabel_line89/clk_IBUF_BUFG
    SLICE_X3Y92          FDCE                                         r  nolabel_line89/FSM_sequential_state_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.128     1.650 r  nolabel_line89/FSM_sequential_state_reg_reg/Q
                         net (fo=2, routed)           0.069     1.719    nolabel_line82/state_reg_0
    SLICE_X3Y92          LUT6 (Prop_lut6_I3_O)        0.099     1.818 r  nolabel_line82/SW[0]_i_1/O
                         net (fo=1, routed)           0.000     1.818    nolabel_line82_n_1
    SLICE_X3Y92          FDCE                                         r  SW_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.876     2.041    clk_IBUF_BUFG
    SLICE_X3Y92          FDCE                                         r  SW_reg[0]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y92          FDCE (Hold_fdce_C_D)         0.091     1.613    SW_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 nolabel_line60/Q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line60/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.663%)  route 0.131ns (41.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.603     1.522    nolabel_line60/clk_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  nolabel_line60/Q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  nolabel_line60/Q_reg_reg[5]/Q
                         net (fo=2, routed)           0.131     1.794    nolabel_line60/Q_reg_reg_n_0_[5]
    SLICE_X0Y90          LUT6 (Prop_lut6_I5_O)        0.045     1.839 r  nolabel_line60/Q_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.839    nolabel_line60/p_0_in__0[5]
    SLICE_X0Y90          FDCE                                         r  nolabel_line60/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.876     2.041    nolabel_line60/clk_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  nolabel_line60/Q_reg_reg[5]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y90          FDCE (Hold_fdce_C_D)         0.092     1.614    nolabel_line60/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line60/nolabel_line55/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line60/nolabel_line55/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.265ns (72.336%)  route 0.101ns (27.664%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.603     1.522    nolabel_line60/nolabel_line55/clk_IBUF_BUFG
    SLICE_X1Y90          FDCE                                         r  nolabel_line60/nolabel_line55/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  nolabel_line60/nolabel_line55/Q_reg_reg[0]/Q
                         net (fo=6, routed)           0.101     1.765    nolabel_line60/nolabel_line55/Q_reg_reg[0]
    SLICE_X1Y90          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.889 r  nolabel_line60/nolabel_line55/Q_reg_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.889    nolabel_line60/nolabel_line55/Q_reg_reg[0]_i_1_n_6
    SLICE_X1Y90          FDCE                                         r  nolabel_line60/nolabel_line55/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.876     2.041    nolabel_line60/nolabel_line55/clk_IBUF_BUFG
    SLICE_X1Y90          FDCE                                         r  nolabel_line60/nolabel_line55/Q_reg_reg[1]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y90          FDCE (Hold_fdce_C_D)         0.105     1.627    nolabel_line60/nolabel_line55/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 nolabel_line60/nolabel_line55/Q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line60/nolabel_line55/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.252ns (66.788%)  route 0.125ns (33.212%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.603     1.522    nolabel_line60/nolabel_line55/clk_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  nolabel_line60/nolabel_line55/Q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  nolabel_line60/nolabel_line55/Q_reg_reg[7]/Q
                         net (fo=3, routed)           0.125     1.789    nolabel_line60/nolabel_line55/Q_reg_reg[7]
    SLICE_X1Y91          LUT6 (Prop_lut6_I5_O)        0.045     1.834 r  nolabel_line60/nolabel_line55/Q_reg[4]_i_3__1/O
                         net (fo=1, routed)           0.000     1.834    nolabel_line60/nolabel_line55/Q_reg[4]_i_3__1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.900 r  nolabel_line60/nolabel_line55/Q_reg_reg[4]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.900    nolabel_line60/nolabel_line55/Q_reg_reg[4]_i_1__1_n_5
    SLICE_X1Y91          FDCE                                         r  nolabel_line60/nolabel_line55/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.876     2.041    nolabel_line60/nolabel_line55/clk_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  nolabel_line60/nolabel_line55/Q_reg_reg[6]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y91          FDCE (Hold_fdce_C_D)         0.105     1.627    nolabel_line60/nolabel_line55/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 nolabel_line60/nolabel_line55/Q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line60/nolabel_line55/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.249ns (65.993%)  route 0.128ns (34.007%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.603     1.522    nolabel_line60/nolabel_line55/clk_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  nolabel_line60/nolabel_line55/Q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  nolabel_line60/nolabel_line55/Q_reg_reg[7]/Q
                         net (fo=3, routed)           0.128     1.792    nolabel_line60/nolabel_line55/Q_reg_reg[7]
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.900 r  nolabel_line60/nolabel_line55/Q_reg_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.900    nolabel_line60/nolabel_line55/Q_reg_reg[4]_i_1__1_n_4
    SLICE_X1Y91          FDCE                                         r  nolabel_line60/nolabel_line55/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.876     2.041    nolabel_line60/nolabel_line55/clk_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  nolabel_line60/nolabel_line55/Q_reg_reg[7]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y91          FDCE (Hold_fdce_C_D)         0.105     1.627    nolabel_line60/nolabel_line55/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 nolabel_line60/nolabel_line55/Q_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line60/nolabel_line55/Q_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.633%)  route 0.130ns (34.367%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.604     1.523    nolabel_line60/nolabel_line55/clk_IBUF_BUFG
    SLICE_X1Y93          FDCE                                         r  nolabel_line60/nolabel_line55/Q_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  nolabel_line60/nolabel_line55/Q_reg_reg[15]/Q
                         net (fo=4, routed)           0.130     1.795    nolabel_line60/nolabel_line55/Q_reg_reg[15]
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.903 r  nolabel_line60/nolabel_line55/Q_reg_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.903    nolabel_line60/nolabel_line55/Q_reg_reg[12]_i_1__1_n_4
    SLICE_X1Y93          FDCE                                         r  nolabel_line60/nolabel_line55/Q_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.877     2.042    nolabel_line60/nolabel_line55/clk_IBUF_BUFG
    SLICE_X1Y93          FDCE                                         r  nolabel_line60/nolabel_line55/Q_reg_reg[15]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y93          FDCE (Hold_fdce_C_D)         0.105     1.628    nolabel_line60/nolabel_line55/Q_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 nolabel_line60/nolabel_line55/Q_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line60/nolabel_line55/Q_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.136%)  route 0.125ns (32.864%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.604     1.523    nolabel_line60/nolabel_line55/clk_IBUF_BUFG
    SLICE_X1Y93          FDCE                                         r  nolabel_line60/nolabel_line55/Q_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  nolabel_line60/nolabel_line55/Q_reg_reg[12]/Q
                         net (fo=4, routed)           0.125     1.790    nolabel_line60/nolabel_line55/Q_reg_reg[12]
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.905 r  nolabel_line60/nolabel_line55/Q_reg_reg[12]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.905    nolabel_line60/nolabel_line55/Q_reg_reg[12]_i_1__1_n_7
    SLICE_X1Y93          FDCE                                         r  nolabel_line60/nolabel_line55/Q_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.877     2.042    nolabel_line60/nolabel_line55/clk_IBUF_BUFG
    SLICE_X1Y93          FDCE                                         r  nolabel_line60/nolabel_line55/Q_reg_reg[12]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y93          FDCE (Hold_fdce_C_D)         0.105     1.628    nolabel_line60/nolabel_line55/Q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 nolabel_line60/nolabel_line55/Q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line60/nolabel_line55/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.136%)  route 0.125ns (32.864%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.603     1.522    nolabel_line60/nolabel_line55/clk_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  nolabel_line60/nolabel_line55/Q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  nolabel_line60/nolabel_line55/Q_reg_reg[4]/Q
                         net (fo=3, routed)           0.125     1.789    nolabel_line60/nolabel_line55/Q_reg_reg[4]
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.904 r  nolabel_line60/nolabel_line55/Q_reg_reg[4]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.904    nolabel_line60/nolabel_line55/Q_reg_reg[4]_i_1__1_n_7
    SLICE_X1Y91          FDCE                                         r  nolabel_line60/nolabel_line55/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.876     2.041    nolabel_line60/nolabel_line55/clk_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  nolabel_line60/nolabel_line55/Q_reg_reg[4]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y91          FDCE (Hold_fdce_C_D)         0.105     1.627    nolabel_line60/nolabel_line55/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 nolabel_line60/Q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line60/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.230ns (59.348%)  route 0.158ns (40.652%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.603     1.522    nolabel_line60/clk_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  nolabel_line60/Q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.128     1.650 r  nolabel_line60/Q_reg_reg[7]/Q
                         net (fo=2, routed)           0.158     1.808    nolabel_line60/Q_reg_reg[7]
    SLICE_X0Y91          LUT3 (Prop_lut3_I2_O)        0.102     1.910 r  nolabel_line60/Q_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.910    nolabel_line60/p_0_in__0[7]
    SLICE_X0Y91          FDCE                                         r  nolabel_line60/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.876     2.041    nolabel_line60/clk_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  nolabel_line60/Q_reg_reg[7]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y91          FDCE (Hold_fdce_C_D)         0.107     1.629    nolabel_line60/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y92     SW_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y92     SW_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y91     nolabel_line60/D_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y89     nolabel_line60/Q_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y89     nolabel_line60/Q_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y89     nolabel_line60/Q_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y90     nolabel_line60/Q_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y90     nolabel_line60/Q_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y90     nolabel_line60/Q_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     SW_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     SW_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     SW_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     SW_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     nolabel_line60/D_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     nolabel_line60/D_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     nolabel_line60/Q_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     nolabel_line60/Q_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     nolabel_line60/Q_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     nolabel_line60/Q_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     SW_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     SW_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     SW_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92     SW_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     nolabel_line60/D_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     nolabel_line60/D_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     nolabel_line60/Q_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     nolabel_line60/Q_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     nolabel_line60/Q_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     nolabel_line60/Q_reg_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.898ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.578ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.898ns  (required time - arrival time)
  Source:                 nolabel_line75/nolabel_line33/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line75/nolabel_line42/Q_reg_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.417ns  (logic 0.610ns (25.237%)  route 1.807ns (74.763%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.723     5.326    nolabel_line75/nolabel_line33/clk_IBUF_BUFG
    SLICE_X3Y90          FDCE                                         r  nolabel_line75/nolabel_line33/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  nolabel_line75/nolabel_line33/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=3, routed)           0.951     6.733    nolabel_line75/nolabel_line33/state_reg_1[1]
    SLICE_X3Y91          LUT2 (Prop_lut2_I1_O)        0.154     6.887 f  nolabel_line75/nolabel_line33/Q_reg[0]_i_3__0/O
                         net (fo=20, routed)          0.856     7.743    nolabel_line75/nolabel_line42/Q_reg_reg[0]_1
    SLICE_X4Y92          FDCE                                         f  nolabel_line75/nolabel_line42/Q_reg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.602    15.025    nolabel_line75/nolabel_line42/clk_IBUF_BUFG
    SLICE_X4Y92          FDCE                                         r  nolabel_line75/nolabel_line42/Q_reg_reg[16]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X4Y92          FDCE (Recov_fdce_C_CLR)     -0.608    14.640    nolabel_line75/nolabel_line42/Q_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                          -7.743    
  -------------------------------------------------------------------
                         slack                                  6.898    

Slack (MET) :             6.898ns  (required time - arrival time)
  Source:                 nolabel_line75/nolabel_line33/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line75/nolabel_line42/Q_reg_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.417ns  (logic 0.610ns (25.237%)  route 1.807ns (74.763%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.723     5.326    nolabel_line75/nolabel_line33/clk_IBUF_BUFG
    SLICE_X3Y90          FDCE                                         r  nolabel_line75/nolabel_line33/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  nolabel_line75/nolabel_line33/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=3, routed)           0.951     6.733    nolabel_line75/nolabel_line33/state_reg_1[1]
    SLICE_X3Y91          LUT2 (Prop_lut2_I1_O)        0.154     6.887 f  nolabel_line75/nolabel_line33/Q_reg[0]_i_3__0/O
                         net (fo=20, routed)          0.856     7.743    nolabel_line75/nolabel_line42/Q_reg_reg[0]_1
    SLICE_X4Y92          FDCE                                         f  nolabel_line75/nolabel_line42/Q_reg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.602    15.025    nolabel_line75/nolabel_line42/clk_IBUF_BUFG
    SLICE_X4Y92          FDCE                                         r  nolabel_line75/nolabel_line42/Q_reg_reg[17]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X4Y92          FDCE (Recov_fdce_C_CLR)     -0.608    14.640    nolabel_line75/nolabel_line42/Q_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                          -7.743    
  -------------------------------------------------------------------
                         slack                                  6.898    

Slack (MET) :             6.898ns  (required time - arrival time)
  Source:                 nolabel_line75/nolabel_line33/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line75/nolabel_line42/Q_reg_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.417ns  (logic 0.610ns (25.237%)  route 1.807ns (74.763%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.723     5.326    nolabel_line75/nolabel_line33/clk_IBUF_BUFG
    SLICE_X3Y90          FDCE                                         r  nolabel_line75/nolabel_line33/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  nolabel_line75/nolabel_line33/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=3, routed)           0.951     6.733    nolabel_line75/nolabel_line33/state_reg_1[1]
    SLICE_X3Y91          LUT2 (Prop_lut2_I1_O)        0.154     6.887 f  nolabel_line75/nolabel_line33/Q_reg[0]_i_3__0/O
                         net (fo=20, routed)          0.856     7.743    nolabel_line75/nolabel_line42/Q_reg_reg[0]_1
    SLICE_X4Y92          FDCE                                         f  nolabel_line75/nolabel_line42/Q_reg_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.602    15.025    nolabel_line75/nolabel_line42/clk_IBUF_BUFG
    SLICE_X4Y92          FDCE                                         r  nolabel_line75/nolabel_line42/Q_reg_reg[18]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X4Y92          FDCE (Recov_fdce_C_CLR)     -0.608    14.640    nolabel_line75/nolabel_line42/Q_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                          -7.743    
  -------------------------------------------------------------------
                         slack                                  6.898    

Slack (MET) :             6.898ns  (required time - arrival time)
  Source:                 nolabel_line75/nolabel_line33/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line75/nolabel_line42/Q_reg_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.417ns  (logic 0.610ns (25.237%)  route 1.807ns (74.763%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.723     5.326    nolabel_line75/nolabel_line33/clk_IBUF_BUFG
    SLICE_X3Y90          FDCE                                         r  nolabel_line75/nolabel_line33/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  nolabel_line75/nolabel_line33/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=3, routed)           0.951     6.733    nolabel_line75/nolabel_line33/state_reg_1[1]
    SLICE_X3Y91          LUT2 (Prop_lut2_I1_O)        0.154     6.887 f  nolabel_line75/nolabel_line33/Q_reg[0]_i_3__0/O
                         net (fo=20, routed)          0.856     7.743    nolabel_line75/nolabel_line42/Q_reg_reg[0]_1
    SLICE_X4Y92          FDCE                                         f  nolabel_line75/nolabel_line42/Q_reg_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.602    15.025    nolabel_line75/nolabel_line42/clk_IBUF_BUFG
    SLICE_X4Y92          FDCE                                         r  nolabel_line75/nolabel_line42/Q_reg_reg[19]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X4Y92          FDCE (Recov_fdce_C_CLR)     -0.608    14.640    nolabel_line75/nolabel_line42/Q_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                          -7.743    
  -------------------------------------------------------------------
                         slack                                  6.898    

Slack (MET) :             6.939ns  (required time - arrival time)
  Source:                 nolabel_line75/nolabel_line33/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line75/nolabel_line42/Q_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.610ns (25.700%)  route 1.764ns (74.300%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.723     5.326    nolabel_line75/nolabel_line33/clk_IBUF_BUFG
    SLICE_X3Y90          FDCE                                         r  nolabel_line75/nolabel_line33/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  nolabel_line75/nolabel_line33/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=3, routed)           0.951     6.733    nolabel_line75/nolabel_line33/state_reg_1[1]
    SLICE_X3Y91          LUT2 (Prop_lut2_I1_O)        0.154     6.887 f  nolabel_line75/nolabel_line33/Q_reg[0]_i_3__0/O
                         net (fo=20, routed)          0.812     7.699    nolabel_line75/nolabel_line42/Q_reg_reg[0]_1
    SLICE_X4Y88          FDCE                                         f  nolabel_line75/nolabel_line42/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.600    15.023    nolabel_line75/nolabel_line42/clk_IBUF_BUFG
    SLICE_X4Y88          FDCE                                         r  nolabel_line75/nolabel_line42/Q_reg_reg[0]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X4Y88          FDCE (Recov_fdce_C_CLR)     -0.608    14.638    nolabel_line75/nolabel_line42/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -7.699    
  -------------------------------------------------------------------
                         slack                                  6.939    

Slack (MET) :             6.939ns  (required time - arrival time)
  Source:                 nolabel_line75/nolabel_line33/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line75/nolabel_line42/Q_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.610ns (25.700%)  route 1.764ns (74.300%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.723     5.326    nolabel_line75/nolabel_line33/clk_IBUF_BUFG
    SLICE_X3Y90          FDCE                                         r  nolabel_line75/nolabel_line33/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  nolabel_line75/nolabel_line33/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=3, routed)           0.951     6.733    nolabel_line75/nolabel_line33/state_reg_1[1]
    SLICE_X3Y91          LUT2 (Prop_lut2_I1_O)        0.154     6.887 f  nolabel_line75/nolabel_line33/Q_reg[0]_i_3__0/O
                         net (fo=20, routed)          0.812     7.699    nolabel_line75/nolabel_line42/Q_reg_reg[0]_1
    SLICE_X4Y88          FDCE                                         f  nolabel_line75/nolabel_line42/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.600    15.023    nolabel_line75/nolabel_line42/clk_IBUF_BUFG
    SLICE_X4Y88          FDCE                                         r  nolabel_line75/nolabel_line42/Q_reg_reg[1]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X4Y88          FDCE (Recov_fdce_C_CLR)     -0.608    14.638    nolabel_line75/nolabel_line42/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -7.699    
  -------------------------------------------------------------------
                         slack                                  6.939    

Slack (MET) :             6.939ns  (required time - arrival time)
  Source:                 nolabel_line75/nolabel_line33/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line75/nolabel_line42/Q_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.610ns (25.700%)  route 1.764ns (74.300%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.723     5.326    nolabel_line75/nolabel_line33/clk_IBUF_BUFG
    SLICE_X3Y90          FDCE                                         r  nolabel_line75/nolabel_line33/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  nolabel_line75/nolabel_line33/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=3, routed)           0.951     6.733    nolabel_line75/nolabel_line33/state_reg_1[1]
    SLICE_X3Y91          LUT2 (Prop_lut2_I1_O)        0.154     6.887 f  nolabel_line75/nolabel_line33/Q_reg[0]_i_3__0/O
                         net (fo=20, routed)          0.812     7.699    nolabel_line75/nolabel_line42/Q_reg_reg[0]_1
    SLICE_X4Y88          FDCE                                         f  nolabel_line75/nolabel_line42/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.600    15.023    nolabel_line75/nolabel_line42/clk_IBUF_BUFG
    SLICE_X4Y88          FDCE                                         r  nolabel_line75/nolabel_line42/Q_reg_reg[2]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X4Y88          FDCE (Recov_fdce_C_CLR)     -0.608    14.638    nolabel_line75/nolabel_line42/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -7.699    
  -------------------------------------------------------------------
                         slack                                  6.939    

Slack (MET) :             6.939ns  (required time - arrival time)
  Source:                 nolabel_line75/nolabel_line33/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line75/nolabel_line42/Q_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.610ns (25.700%)  route 1.764ns (74.300%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.723     5.326    nolabel_line75/nolabel_line33/clk_IBUF_BUFG
    SLICE_X3Y90          FDCE                                         r  nolabel_line75/nolabel_line33/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  nolabel_line75/nolabel_line33/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=3, routed)           0.951     6.733    nolabel_line75/nolabel_line33/state_reg_1[1]
    SLICE_X3Y91          LUT2 (Prop_lut2_I1_O)        0.154     6.887 f  nolabel_line75/nolabel_line33/Q_reg[0]_i_3__0/O
                         net (fo=20, routed)          0.812     7.699    nolabel_line75/nolabel_line42/Q_reg_reg[0]_1
    SLICE_X4Y88          FDCE                                         f  nolabel_line75/nolabel_line42/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.600    15.023    nolabel_line75/nolabel_line42/clk_IBUF_BUFG
    SLICE_X4Y88          FDCE                                         r  nolabel_line75/nolabel_line42/Q_reg_reg[3]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X4Y88          FDCE (Recov_fdce_C_CLR)     -0.608    14.638    nolabel_line75/nolabel_line42/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -7.699    
  -------------------------------------------------------------------
                         slack                                  6.939    

Slack (MET) :             7.037ns  (required time - arrival time)
  Source:                 nolabel_line75/nolabel_line33/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line75/nolabel_line42/Q_reg_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 0.610ns (26.787%)  route 1.667ns (73.213%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.723     5.326    nolabel_line75/nolabel_line33/clk_IBUF_BUFG
    SLICE_X3Y90          FDCE                                         r  nolabel_line75/nolabel_line33/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  nolabel_line75/nolabel_line33/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=3, routed)           0.951     6.733    nolabel_line75/nolabel_line33/state_reg_1[1]
    SLICE_X3Y91          LUT2 (Prop_lut2_I1_O)        0.154     6.887 f  nolabel_line75/nolabel_line33/Q_reg[0]_i_3__0/O
                         net (fo=20, routed)          0.716     7.603    nolabel_line75/nolabel_line42/Q_reg_reg[0]_1
    SLICE_X4Y91          FDCE                                         f  nolabel_line75/nolabel_line42/Q_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.602    15.025    nolabel_line75/nolabel_line42/clk_IBUF_BUFG
    SLICE_X4Y91          FDCE                                         r  nolabel_line75/nolabel_line42/Q_reg_reg[12]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X4Y91          FDCE (Recov_fdce_C_CLR)     -0.608    14.640    nolabel_line75/nolabel_line42/Q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                          -7.603    
  -------------------------------------------------------------------
                         slack                                  7.037    

Slack (MET) :             7.037ns  (required time - arrival time)
  Source:                 nolabel_line75/nolabel_line33/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line75/nolabel_line42/Q_reg_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 0.610ns (26.787%)  route 1.667ns (73.213%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.723     5.326    nolabel_line75/nolabel_line33/clk_IBUF_BUFG
    SLICE_X3Y90          FDCE                                         r  nolabel_line75/nolabel_line33/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  nolabel_line75/nolabel_line33/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=3, routed)           0.951     6.733    nolabel_line75/nolabel_line33/state_reg_1[1]
    SLICE_X3Y91          LUT2 (Prop_lut2_I1_O)        0.154     6.887 f  nolabel_line75/nolabel_line33/Q_reg[0]_i_3__0/O
                         net (fo=20, routed)          0.716     7.603    nolabel_line75/nolabel_line42/Q_reg_reg[0]_1
    SLICE_X4Y91          FDCE                                         f  nolabel_line75/nolabel_line42/Q_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.602    15.025    nolabel_line75/nolabel_line42/clk_IBUF_BUFG
    SLICE_X4Y91          FDCE                                         r  nolabel_line75/nolabel_line42/Q_reg_reg[13]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X4Y91          FDCE (Recov_fdce_C_CLR)     -0.608    14.640    nolabel_line75/nolabel_line42/Q_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                          -7.603    
  -------------------------------------------------------------------
                         slack                                  7.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 nolabel_line68/nolabel_line33/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line68/nolabel_line42/Q_reg_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.325%)  route 0.341ns (64.675%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.603     1.522    nolabel_line68/nolabel_line33/clk_IBUF_BUFG
    SLICE_X3Y91          FDPE                                         r  nolabel_line68/nolabel_line33/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDPE (Prop_fdpe_C_Q)         0.141     1.663 r  nolabel_line68/nolabel_line33/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=6, routed)           0.170     1.834    nolabel_line68/nolabel_line33/FSM_sequential_state_reg_reg[0]_0
    SLICE_X3Y91          LUT2 (Prop_lut2_I0_O)        0.045     1.879 f  nolabel_line68/nolabel_line33/Q_reg[0]_i_3/O
                         net (fo=20, routed)          0.170     2.049    nolabel_line68/nolabel_line42/Q_reg_reg[0]_0
    SLICE_X2Y90          FDCE                                         f  nolabel_line68/nolabel_line42/Q_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.876     2.041    nolabel_line68/nolabel_line42/clk_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  nolabel_line68/nolabel_line42/Q_reg_reg[10]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y90          FDCE (Remov_fdce_C_CLR)     -0.067     1.471    nolabel_line68/nolabel_line42/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 nolabel_line68/nolabel_line33/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line68/nolabel_line42/Q_reg_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.325%)  route 0.341ns (64.675%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.603     1.522    nolabel_line68/nolabel_line33/clk_IBUF_BUFG
    SLICE_X3Y91          FDPE                                         r  nolabel_line68/nolabel_line33/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDPE (Prop_fdpe_C_Q)         0.141     1.663 r  nolabel_line68/nolabel_line33/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=6, routed)           0.170     1.834    nolabel_line68/nolabel_line33/FSM_sequential_state_reg_reg[0]_0
    SLICE_X3Y91          LUT2 (Prop_lut2_I0_O)        0.045     1.879 f  nolabel_line68/nolabel_line33/Q_reg[0]_i_3/O
                         net (fo=20, routed)          0.170     2.049    nolabel_line68/nolabel_line42/Q_reg_reg[0]_0
    SLICE_X2Y90          FDCE                                         f  nolabel_line68/nolabel_line42/Q_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.876     2.041    nolabel_line68/nolabel_line42/clk_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  nolabel_line68/nolabel_line42/Q_reg_reg[11]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y90          FDCE (Remov_fdce_C_CLR)     -0.067     1.471    nolabel_line68/nolabel_line42/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 nolabel_line68/nolabel_line33/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line68/nolabel_line42/Q_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.325%)  route 0.341ns (64.675%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.603     1.522    nolabel_line68/nolabel_line33/clk_IBUF_BUFG
    SLICE_X3Y91          FDPE                                         r  nolabel_line68/nolabel_line33/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDPE (Prop_fdpe_C_Q)         0.141     1.663 r  nolabel_line68/nolabel_line33/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=6, routed)           0.170     1.834    nolabel_line68/nolabel_line33/FSM_sequential_state_reg_reg[0]_0
    SLICE_X3Y91          LUT2 (Prop_lut2_I0_O)        0.045     1.879 f  nolabel_line68/nolabel_line33/Q_reg[0]_i_3/O
                         net (fo=20, routed)          0.170     2.049    nolabel_line68/nolabel_line42/Q_reg_reg[0]_0
    SLICE_X2Y90          FDCE                                         f  nolabel_line68/nolabel_line42/Q_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.876     2.041    nolabel_line68/nolabel_line42/clk_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  nolabel_line68/nolabel_line42/Q_reg_reg[8]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y90          FDCE (Remov_fdce_C_CLR)     -0.067     1.471    nolabel_line68/nolabel_line42/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 nolabel_line68/nolabel_line33/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line68/nolabel_line42/Q_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.325%)  route 0.341ns (64.675%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.603     1.522    nolabel_line68/nolabel_line33/clk_IBUF_BUFG
    SLICE_X3Y91          FDPE                                         r  nolabel_line68/nolabel_line33/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDPE (Prop_fdpe_C_Q)         0.141     1.663 r  nolabel_line68/nolabel_line33/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=6, routed)           0.170     1.834    nolabel_line68/nolabel_line33/FSM_sequential_state_reg_reg[0]_0
    SLICE_X3Y91          LUT2 (Prop_lut2_I0_O)        0.045     1.879 f  nolabel_line68/nolabel_line33/Q_reg[0]_i_3/O
                         net (fo=20, routed)          0.170     2.049    nolabel_line68/nolabel_line42/Q_reg_reg[0]_0
    SLICE_X2Y90          FDCE                                         f  nolabel_line68/nolabel_line42/Q_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.876     2.041    nolabel_line68/nolabel_line42/clk_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  nolabel_line68/nolabel_line42/Q_reg_reg[9]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y90          FDCE (Remov_fdce_C_CLR)     -0.067     1.471    nolabel_line68/nolabel_line42/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 nolabel_line68/nolabel_line33/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line68/nolabel_line42/Q_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.918%)  route 0.362ns (66.082%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.603     1.522    nolabel_line68/nolabel_line33/clk_IBUF_BUFG
    SLICE_X3Y91          FDPE                                         r  nolabel_line68/nolabel_line33/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDPE (Prop_fdpe_C_Q)         0.141     1.663 r  nolabel_line68/nolabel_line33/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=6, routed)           0.170     1.834    nolabel_line68/nolabel_line33/FSM_sequential_state_reg_reg[0]_0
    SLICE_X3Y91          LUT2 (Prop_lut2_I0_O)        0.045     1.879 f  nolabel_line68/nolabel_line33/Q_reg[0]_i_3/O
                         net (fo=20, routed)          0.192     2.071    nolabel_line68/nolabel_line42/Q_reg_reg[0]_0
    SLICE_X2Y89          FDCE                                         f  nolabel_line68/nolabel_line42/Q_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.875     2.040    nolabel_line68/nolabel_line42/clk_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  nolabel_line68/nolabel_line42/Q_reg_reg[4]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X2Y89          FDCE (Remov_fdce_C_CLR)     -0.067     1.470    nolabel_line68/nolabel_line42/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 nolabel_line68/nolabel_line33/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line68/nolabel_line42/Q_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.918%)  route 0.362ns (66.082%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.603     1.522    nolabel_line68/nolabel_line33/clk_IBUF_BUFG
    SLICE_X3Y91          FDPE                                         r  nolabel_line68/nolabel_line33/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDPE (Prop_fdpe_C_Q)         0.141     1.663 r  nolabel_line68/nolabel_line33/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=6, routed)           0.170     1.834    nolabel_line68/nolabel_line33/FSM_sequential_state_reg_reg[0]_0
    SLICE_X3Y91          LUT2 (Prop_lut2_I0_O)        0.045     1.879 f  nolabel_line68/nolabel_line33/Q_reg[0]_i_3/O
                         net (fo=20, routed)          0.192     2.071    nolabel_line68/nolabel_line42/Q_reg_reg[0]_0
    SLICE_X2Y89          FDCE                                         f  nolabel_line68/nolabel_line42/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.875     2.040    nolabel_line68/nolabel_line42/clk_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  nolabel_line68/nolabel_line42/Q_reg_reg[5]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X2Y89          FDCE (Remov_fdce_C_CLR)     -0.067     1.470    nolabel_line68/nolabel_line42/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 nolabel_line68/nolabel_line33/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line68/nolabel_line42/Q_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.918%)  route 0.362ns (66.082%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.603     1.522    nolabel_line68/nolabel_line33/clk_IBUF_BUFG
    SLICE_X3Y91          FDPE                                         r  nolabel_line68/nolabel_line33/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDPE (Prop_fdpe_C_Q)         0.141     1.663 r  nolabel_line68/nolabel_line33/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=6, routed)           0.170     1.834    nolabel_line68/nolabel_line33/FSM_sequential_state_reg_reg[0]_0
    SLICE_X3Y91          LUT2 (Prop_lut2_I0_O)        0.045     1.879 f  nolabel_line68/nolabel_line33/Q_reg[0]_i_3/O
                         net (fo=20, routed)          0.192     2.071    nolabel_line68/nolabel_line42/Q_reg_reg[0]_0
    SLICE_X2Y89          FDCE                                         f  nolabel_line68/nolabel_line42/Q_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.875     2.040    nolabel_line68/nolabel_line42/clk_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  nolabel_line68/nolabel_line42/Q_reg_reg[6]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X2Y89          FDCE (Remov_fdce_C_CLR)     -0.067     1.470    nolabel_line68/nolabel_line42/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 nolabel_line68/nolabel_line33/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line68/nolabel_line42/Q_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.918%)  route 0.362ns (66.082%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.603     1.522    nolabel_line68/nolabel_line33/clk_IBUF_BUFG
    SLICE_X3Y91          FDPE                                         r  nolabel_line68/nolabel_line33/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDPE (Prop_fdpe_C_Q)         0.141     1.663 r  nolabel_line68/nolabel_line33/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=6, routed)           0.170     1.834    nolabel_line68/nolabel_line33/FSM_sequential_state_reg_reg[0]_0
    SLICE_X3Y91          LUT2 (Prop_lut2_I0_O)        0.045     1.879 f  nolabel_line68/nolabel_line33/Q_reg[0]_i_3/O
                         net (fo=20, routed)          0.192     2.071    nolabel_line68/nolabel_line42/Q_reg_reg[0]_0
    SLICE_X2Y89          FDCE                                         f  nolabel_line68/nolabel_line42/Q_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.875     2.040    nolabel_line68/nolabel_line42/clk_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  nolabel_line68/nolabel_line42/Q_reg_reg[7]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X2Y89          FDCE (Remov_fdce_C_CLR)     -0.067     1.470    nolabel_line68/nolabel_line42/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 nolabel_line68/nolabel_line33/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line68/nolabel_line42/Q_reg_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.532%)  route 0.404ns (68.468%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.603     1.522    nolabel_line68/nolabel_line33/clk_IBUF_BUFG
    SLICE_X3Y91          FDPE                                         r  nolabel_line68/nolabel_line33/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDPE (Prop_fdpe_C_Q)         0.141     1.663 r  nolabel_line68/nolabel_line33/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=6, routed)           0.170     1.834    nolabel_line68/nolabel_line33/FSM_sequential_state_reg_reg[0]_0
    SLICE_X3Y91          LUT2 (Prop_lut2_I0_O)        0.045     1.879 f  nolabel_line68/nolabel_line33/Q_reg[0]_i_3/O
                         net (fo=20, routed)          0.234     2.112    nolabel_line68/nolabel_line42/Q_reg_reg[0]_0
    SLICE_X2Y91          FDCE                                         f  nolabel_line68/nolabel_line42/Q_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.876     2.041    nolabel_line68/nolabel_line42/clk_IBUF_BUFG
    SLICE_X2Y91          FDCE                                         r  nolabel_line68/nolabel_line42/Q_reg_reg[12]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X2Y91          FDCE (Remov_fdce_C_CLR)     -0.067     1.468    nolabel_line68/nolabel_line42/Q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 nolabel_line68/nolabel_line33/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line68/nolabel_line42/Q_reg_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.186ns (31.532%)  route 0.404ns (68.468%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.603     1.522    nolabel_line68/nolabel_line33/clk_IBUF_BUFG
    SLICE_X3Y91          FDPE                                         r  nolabel_line68/nolabel_line33/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDPE (Prop_fdpe_C_Q)         0.141     1.663 r  nolabel_line68/nolabel_line33/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=6, routed)           0.170     1.834    nolabel_line68/nolabel_line33/FSM_sequential_state_reg_reg[0]_0
    SLICE_X3Y91          LUT2 (Prop_lut2_I0_O)        0.045     1.879 f  nolabel_line68/nolabel_line33/Q_reg[0]_i_3/O
                         net (fo=20, routed)          0.234     2.112    nolabel_line68/nolabel_line42/Q_reg_reg[0]_0
    SLICE_X2Y91          FDCE                                         f  nolabel_line68/nolabel_line42/Q_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.876     2.041    nolabel_line68/nolabel_line42/clk_IBUF_BUFG
    SLICE_X2Y91          FDCE                                         r  nolabel_line68/nolabel_line42/Q_reg_reg[13]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X2Y91          FDCE (Remov_fdce_C_CLR)     -0.067     1.468    nolabel_line68/nolabel_line42/Q_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.644    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line60/D_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.422ns  (logic 3.976ns (61.917%)  route 2.446ns (38.083%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.724     5.327    nolabel_line60/clk_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  nolabel_line60/D_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  nolabel_line60/D_reg_reg[0]/Q
                         net (fo=1, routed)           2.446     8.228    led_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520    11.749 r  led_OBUF_inst/O
                         net (fo=0)                   0.000    11.749    led
    H17                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line60/D_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.025ns  (logic 1.362ns (67.273%)  route 0.663ns (32.727%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.603     1.522    nolabel_line60/clk_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  nolabel_line60/D_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  nolabel_line60/D_reg_reg[0]/Q
                         net (fo=1, routed)           0.663     2.326    led_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.547 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     3.547    led
    H17                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            nolabel_line60/nolabel_line55/Q_reg_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.112ns  (logic 1.648ns (32.238%)  route 3.464ns (67.762%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.549    nolabel_line60/nolabel_line55/reset_n_IBUF
    SLICE_X0Y84          LUT1 (Prop_lut1_I0_O)        0.124     3.673 f  nolabel_line60/nolabel_line55/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=33, routed)          1.439     5.112    nolabel_line60/nolabel_line55/reset_n
    SLICE_X1Y92          FDCE                                         f  nolabel_line60/nolabel_line55/Q_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.604     5.027    nolabel_line60/nolabel_line55/clk_IBUF_BUFG
    SLICE_X1Y92          FDCE                                         r  nolabel_line60/nolabel_line55/Q_reg_reg[10]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            nolabel_line60/nolabel_line55/Q_reg_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.112ns  (logic 1.648ns (32.238%)  route 3.464ns (67.762%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.549    nolabel_line60/nolabel_line55/reset_n_IBUF
    SLICE_X0Y84          LUT1 (Prop_lut1_I0_O)        0.124     3.673 f  nolabel_line60/nolabel_line55/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=33, routed)          1.439     5.112    nolabel_line60/nolabel_line55/reset_n
    SLICE_X1Y92          FDCE                                         f  nolabel_line60/nolabel_line55/Q_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.604     5.027    nolabel_line60/nolabel_line55/clk_IBUF_BUFG
    SLICE_X1Y92          FDCE                                         r  nolabel_line60/nolabel_line55/Q_reg_reg[11]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            nolabel_line60/nolabel_line55/Q_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.112ns  (logic 1.648ns (32.238%)  route 3.464ns (67.762%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.549    nolabel_line60/nolabel_line55/reset_n_IBUF
    SLICE_X0Y84          LUT1 (Prop_lut1_I0_O)        0.124     3.673 f  nolabel_line60/nolabel_line55/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=33, routed)          1.439     5.112    nolabel_line60/nolabel_line55/reset_n
    SLICE_X1Y92          FDCE                                         f  nolabel_line60/nolabel_line55/Q_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.604     5.027    nolabel_line60/nolabel_line55/clk_IBUF_BUFG
    SLICE_X1Y92          FDCE                                         r  nolabel_line60/nolabel_line55/Q_reg_reg[8]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            nolabel_line60/nolabel_line55/Q_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.112ns  (logic 1.648ns (32.238%)  route 3.464ns (67.762%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.549    nolabel_line60/nolabel_line55/reset_n_IBUF
    SLICE_X0Y84          LUT1 (Prop_lut1_I0_O)        0.124     3.673 f  nolabel_line60/nolabel_line55/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=33, routed)          1.439     5.112    nolabel_line60/nolabel_line55/reset_n
    SLICE_X1Y92          FDCE                                         f  nolabel_line60/nolabel_line55/Q_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.604     5.027    nolabel_line60/nolabel_line55/clk_IBUF_BUFG
    SLICE_X1Y92          FDCE                                         r  nolabel_line60/nolabel_line55/Q_reg_reg[9]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            nolabel_line60/D_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.975ns  (logic 1.648ns (33.126%)  route 3.327ns (66.874%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.549    nolabel_line60/nolabel_line55/reset_n_IBUF
    SLICE_X0Y84          LUT1 (Prop_lut1_I0_O)        0.124     3.673 f  nolabel_line60/nolabel_line55/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=33, routed)          1.302     4.975    nolabel_line60/reset_n
    SLICE_X0Y91          FDCE                                         f  nolabel_line60/D_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.604     5.027    nolabel_line60/clk_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  nolabel_line60/D_reg_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            nolabel_line60/Q_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.975ns  (logic 1.648ns (33.126%)  route 3.327ns (66.874%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.549    nolabel_line60/nolabel_line55/reset_n_IBUF
    SLICE_X0Y84          LUT1 (Prop_lut1_I0_O)        0.124     3.673 f  nolabel_line60/nolabel_line55/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=33, routed)          1.302     4.975    nolabel_line60/reset_n
    SLICE_X0Y91          FDCE                                         f  nolabel_line60/Q_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.604     5.027    nolabel_line60/clk_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  nolabel_line60/Q_reg_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            nolabel_line60/Q_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.975ns  (logic 1.648ns (33.126%)  route 3.327ns (66.874%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.549    nolabel_line60/nolabel_line55/reset_n_IBUF
    SLICE_X0Y84          LUT1 (Prop_lut1_I0_O)        0.124     3.673 f  nolabel_line60/nolabel_line55/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=33, routed)          1.302     4.975    nolabel_line60/reset_n
    SLICE_X0Y91          FDCE                                         f  nolabel_line60/Q_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.604     5.027    nolabel_line60/clk_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  nolabel_line60/Q_reg_reg[7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            SW_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.973ns  (logic 1.648ns (33.141%)  route 3.325ns (66.859%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.549    nolabel_line60/nolabel_line55/reset_n_IBUF
    SLICE_X0Y84          LUT1 (Prop_lut1_I0_O)        0.124     3.673 f  nolabel_line60/nolabel_line55/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=33, routed)          1.300     4.973    nolabel_line60_n_1
    SLICE_X3Y92          FDCE                                         f  SW_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.604     5.027    clk_IBUF_BUFG
    SLICE_X3Y92          FDCE                                         r  SW_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            SW_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.973ns  (logic 1.648ns (33.141%)  route 3.325ns (66.859%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.549    nolabel_line60/nolabel_line55/reset_n_IBUF
    SLICE_X0Y84          LUT1 (Prop_lut1_I0_O)        0.124     3.673 f  nolabel_line60/nolabel_line55/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=33, routed)          1.300     4.973    nolabel_line60_n_1
    SLICE_X3Y92          FDCE                                         f  SW_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.604     5.027    clk_IBUF_BUFG
    SLICE_X3Y92          FDCE                                         r  SW_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            nolabel_line89/FSM_sequential_state_reg_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.973ns  (logic 1.648ns (33.141%)  route 3.325ns (66.859%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.549    nolabel_line60/nolabel_line55/reset_n_IBUF
    SLICE_X0Y84          LUT1 (Prop_lut1_I0_O)        0.124     3.673 f  nolabel_line60/nolabel_line55/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=33, routed)          1.300     4.973    nolabel_line89/FSM_sequential_state_reg_reg_0
    SLICE_X3Y92          FDCE                                         f  nolabel_line89/FSM_sequential_state_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          1.604     5.027    nolabel_line89/clk_IBUF_BUFG
    SLICE_X3Y92          FDCE                                         r  nolabel_line89/FSM_sequential_state_reg_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            nolabel_line68/nolabel_line33/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.602ns  (logic 0.254ns (42.092%)  route 0.349ns (57.908%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  BTNU_IBUF_inst/O
                         net (fo=2, routed)           0.349     0.602    nolabel_line68/nolabel_line33/BTNU_IBUF
    SLICE_X3Y91          FDCE                                         r  nolabel_line68/nolabel_line33/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.876     2.041    nolabel_line68/nolabel_line33/clk_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  nolabel_line68/nolabel_line33/FSM_sequential_state_reg_reg[1]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            nolabel_line68/nolabel_line33/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.737ns  (logic 0.302ns (40.924%)  route 0.435ns (59.076%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=2, routed)           0.435     0.689    nolabel_line68/nolabel_line33/BTNU_IBUF
    SLICE_X3Y91          LUT4 (Prop_lut4_I2_O)        0.048     0.737 r  nolabel_line68/nolabel_line33/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.737    nolabel_line68/nolabel_line33/state_next[0]
    SLICE_X3Y91          FDPE                                         r  nolabel_line68/nolabel_line33/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.876     2.041    nolabel_line68/nolabel_line33/clk_IBUF_BUFG
    SLICE_X3Y91          FDPE                                         r  nolabel_line68/nolabel_line33/FSM_sequential_state_reg_reg[0]/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            nolabel_line75/nolabel_line33/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.761ns  (logic 0.248ns (32.586%)  route 0.513ns (67.414%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  BTND_IBUF_inst/O
                         net (fo=2, routed)           0.513     0.761    nolabel_line75/nolabel_line33/BTND_IBUF
    SLICE_X3Y90          FDCE                                         r  nolabel_line75/nolabel_line33/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.876     2.041    nolabel_line75/nolabel_line33/clk_IBUF_BUFG
    SLICE_X3Y90          FDCE                                         r  nolabel_line75/nolabel_line33/FSM_sequential_state_reg_reg[1]/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            nolabel_line75/nolabel_line33/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.910ns  (logic 0.293ns (32.169%)  route 0.617ns (67.831%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  BTND_IBUF_inst/O
                         net (fo=2, routed)           0.617     0.865    nolabel_line75/nolabel_line33/BTND_IBUF
    SLICE_X3Y90          LUT4 (Prop_lut4_I2_O)        0.045     0.910 r  nolabel_line75/nolabel_line33/FSM_sequential_state_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.910    nolabel_line75/nolabel_line33/state_next[0]
    SLICE_X3Y90          FDPE                                         r  nolabel_line75/nolabel_line33/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.876     2.041    nolabel_line75/nolabel_line33/clk_IBUF_BUFG
    SLICE_X3Y90          FDPE                                         r  nolabel_line75/nolabel_line33/FSM_sequential_state_reg_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            nolabel_line60/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.436ns  (logic 0.337ns (23.438%)  route 1.099ns (76.562%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.828     1.119    nolabel_line60/nolabel_line55/reset_n_IBUF
    SLICE_X0Y84          LUT1 (Prop_lut1_I0_O)        0.045     1.164 f  nolabel_line60/nolabel_line55/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=33, routed)          0.271     1.436    nolabel_line60/reset_n
    SLICE_X0Y89          FDCE                                         f  nolabel_line60/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.875     2.040    nolabel_line60/clk_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  nolabel_line60/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            nolabel_line60/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.436ns  (logic 0.337ns (23.438%)  route 1.099ns (76.562%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.828     1.119    nolabel_line60/nolabel_line55/reset_n_IBUF
    SLICE_X0Y84          LUT1 (Prop_lut1_I0_O)        0.045     1.164 f  nolabel_line60/nolabel_line55/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=33, routed)          0.271     1.436    nolabel_line60/reset_n
    SLICE_X0Y89          FDCE                                         f  nolabel_line60/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.875     2.040    nolabel_line60/clk_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  nolabel_line60/Q_reg_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            nolabel_line60/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.436ns  (logic 0.337ns (23.438%)  route 1.099ns (76.562%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.828     1.119    nolabel_line60/nolabel_line55/reset_n_IBUF
    SLICE_X0Y84          LUT1 (Prop_lut1_I0_O)        0.045     1.164 f  nolabel_line60/nolabel_line55/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=33, routed)          0.271     1.436    nolabel_line60/reset_n
    SLICE_X0Y89          FDCE                                         f  nolabel_line60/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.875     2.040    nolabel_line60/clk_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  nolabel_line60/Q_reg_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            nolabel_line75/nolabel_line33/FSM_sequential_state_reg_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.545ns  (logic 0.337ns (21.787%)  route 1.208ns (78.213%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.828     1.119    nolabel_line60/nolabel_line55/reset_n_IBUF
    SLICE_X0Y84          LUT1 (Prop_lut1_I0_O)        0.045     1.164 f  nolabel_line60/nolabel_line55/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=33, routed)          0.380     1.545    nolabel_line75/nolabel_line33/FSM_sequential_state_reg_reg[1]_1
    SLICE_X3Y90          FDPE                                         f  nolabel_line75/nolabel_line33/FSM_sequential_state_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.876     2.041    nolabel_line75/nolabel_line33/clk_IBUF_BUFG
    SLICE_X3Y90          FDPE                                         r  nolabel_line75/nolabel_line33/FSM_sequential_state_reg_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            nolabel_line75/nolabel_line33/FSM_sequential_state_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.545ns  (logic 0.337ns (21.787%)  route 1.208ns (78.213%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.828     1.119    nolabel_line60/nolabel_line55/reset_n_IBUF
    SLICE_X0Y84          LUT1 (Prop_lut1_I0_O)        0.045     1.164 f  nolabel_line60/nolabel_line55/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=33, routed)          0.380     1.545    nolabel_line75/nolabel_line33/FSM_sequential_state_reg_reg[1]_1
    SLICE_X3Y90          FDCE                                         f  nolabel_line75/nolabel_line33/FSM_sequential_state_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.876     2.041    nolabel_line75/nolabel_line33/clk_IBUF_BUFG
    SLICE_X3Y90          FDCE                                         r  nolabel_line75/nolabel_line33/FSM_sequential_state_reg_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            nolabel_line60/nolabel_line55/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.554ns  (logic 0.337ns (21.650%)  route 1.218ns (78.350%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.828     1.119    nolabel_line60/nolabel_line55/reset_n_IBUF
    SLICE_X0Y84          LUT1 (Prop_lut1_I0_O)        0.045     1.164 f  nolabel_line60/nolabel_line55/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=33, routed)          0.390     1.554    nolabel_line60/nolabel_line55/reset_n
    SLICE_X1Y90          FDCE                                         f  nolabel_line60/nolabel_line55/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=73, routed)          0.876     2.041    nolabel_line60/nolabel_line55/clk_IBUF_BUFG
    SLICE_X1Y90          FDCE                                         r  nolabel_line60/nolabel_line55/Q_reg_reg[0]/C





