module SB(busB,DMout,SB_out);
  input [31:0] busB,DMout;
  output [31:0] SB_out;
  reg [31:0] SB_out;
  always @ ( busB )
    begin 
      SB_out = {DMout[31:8],busB[7:0]};
    end
endmodule
 

