<html> 
<head> 
<title>Problems saved on Tue Jul 06 19:34:40 UTC 2021</title> 
<head> 
<body> 
<table border="1"> 
<tr> <th> Message</th>
 <th> Level</th> 
<th> Rule id</th> 
<th> Origin</th> 
<th> Resource</th> 
<th> Time</th> </tr> 
<tr><td>Unit Network Adapter - CMU [Unit Network Adapter] (RPL) is not up to date compared to its origin Unit Network Adapter (REC)</td><td>Warning</td><td>DCON_02</td><td>Capella/Design/Consistency</td><td></td><td>7:34:40 PM</td></tr><tr><td>Unit Network Adapter - PVDU [Unit Network Adapter] (RPL) is not up to date compared to its origin Unit Network Adapter (REC)</td><td>Warning</td><td>DCON_02</td><td>Capella/Design/Consistency</td><td></td><td>7:34:40 PM</td></tr><tr><td>Unit Network Adapter- VSU [Unit Network Adapter] (RPL) is not up to date compared to its origin Unit Network Adapter (REC)</td><td>Warning</td><td>DCON_02</td><td>Capella/Design/Consistency</td><td></td><td>7:34:40 PM</td></tr><tr><td>Use Entertainment Services (Operational Activity) is not realized by any System Function.</td><td>Warning</td><td>TJ_SA_01</td><td>Capella/Transition/Justification/System Analysis</td><td></td><td>7:34:40 PM</td></tr><tr><td>Browse the Internet (Operational Activity) is not realized by any System Function.</td><td>Warning</td><td>TJ_SA_01</td><td>Capella/Transition/Justification/System Analysis</td><td></td><td>7:34:40 PM</td></tr><tr><td>Watch Moving Map (Operational Activity) is not realized by any System Function.</td><td>Warning</td><td>TJ_SA_01</td><td>Capella/Transition/Justification/System Analysis</td><td></td><td>7:34:40 PM</td></tr><tr><td>Play Games (Operational Activity) is not realized by any System Function.</td><td>Warning</td><td>TJ_SA_01</td><td>Capella/Transition/Justification/System Analysis</td><td></td><td>7:34:40 PM</td></tr><tr><td>Define business strategy (Operational Activity) is not realized by any System Function.</td><td>Warning</td><td>TJ_SA_01</td><td>Capella/Transition/Justification/System Analysis</td><td></td><td>7:34:40 PM</td></tr><tr><td>Make Priority Audio Announcement (Operational Activity) is not realized by any System Function.</td><td>Warning</td><td>TJ_SA_01</td><td>Capella/Transition/Justification/System Analysis</td><td></td><td>7:34:40 PM</td></tr><tr><td>Adapt Entertainment Service (Operational Activity) is not realized by any System Function.</td><td>Warning</td><td>TJ_SA_01</td><td>Capella/Transition/Justification/System Analysis</td><td></td><td>7:34:40 PM</td></tr><tr><td>Make Audio Announcement (Operational Activity) is not realized by any System Function.</td><td>Warning</td><td>TJ_SA_01</td><td>Capella/Transition/Justification/System Analysis</td><td></td><td>7:34:40 PM</td></tr><tr><td>Broadcast Live Moving-Map Channel (Operational Activity) is not realized by any System Function.</td><td>Warning</td><td>TJ_SA_01</td><td>Capella/Transition/Justification/System Analysis</td><td></td><td>7:34:40 PM</td></tr><tr><td>Set Flying Mode (Operational Activity) is not realized by any System Function.</td><td>Warning</td><td>TJ_SA_01</td><td>Capella/Transition/Justification/System Analysis</td><td></td><td>7:34:40 PM</td></tr><tr><td>Update Digital Media Offer (Operational Activity) is not realized by any System Function.</td><td>Warning</td><td>TJ_SA_01</td><td>Capella/Transition/Justification/System Analysis</td><td></td><td>7:34:40 PM</td></tr><tr><td>Connect to Wifi Network (Operational Activity) is not realized by any System Function.</td><td>Warning</td><td>TJ_SA_01</td><td>Capella/Transition/Justification/System Analysis</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Internet Access (Operational Activity) is not realized by any System Function.</td><td>Warning</td><td>TJ_SA_01</td><td>Capella/Transition/Justification/System Analysis</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Connectivity (Operational Activity) is not realized by any System Function.</td><td>Warning</td><td>TJ_SA_01</td><td>Capella/Transition/Justification/System Analysis</td><td></td><td>7:34:40 PM</td></tr><tr><td>Play Ambiance Music (Operational Activity) is not realized by any System Function.</td><td>Warning</td><td>TJ_SA_01</td><td>Capella/Transition/Justification/System Analysis</td><td></td><td>7:34:40 PM</td></tr><tr><td>Aircraft Position (Functional Exchange) in Operational Analysis is not realized by any other Functional Exchange in System Analysis.</td><td>Warning</td><td>TJ_G_03</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Audio Announcement (Functional Exchange) in Operational Analysis is not realized by any other Functional Exchange in System Analysis.</td><td>Warning</td><td>TJ_G_03</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Priority Audio Announcement (Functional Exchange) in Operational Analysis is not realized by any other Functional Exchange in System Analysis.</td><td>Warning</td><td>TJ_G_03</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Service Availability Schemes (Functional Exchange) in Operational Analysis is not realized by any other Functional Exchange in System Analysis.</td><td>Warning</td><td>TJ_G_03</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Aircraft Direction (Functional Exchange) in Operational Analysis is not realized by any other Functional Exchange in System Analysis.</td><td>Warning</td><td>TJ_G_03</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Aircraft Altitude (Functional Exchange) in Operational Analysis is not realized by any other Functional Exchange in System Analysis.</td><td>Warning</td><td>TJ_G_03</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Services Configuration (Functional Exchange) in Operational Analysis is not realized by any other Functional Exchange in System Analysis.</td><td>Warning</td><td>TJ_G_03</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Digital Media Offer (Functional Exchange) in Operational Analysis is not realized by any other Functional Exchange in System Analysis.</td><td>Warning</td><td>TJ_G_03</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Internet Access (Functional Exchange) in Operational Analysis is not realized by any other Functional Exchange in System Analysis.</td><td>Warning</td><td>TJ_G_03</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Wifi Access (Functional Exchange) in Operational Analysis is not realized by any other Functional Exchange in System Analysis.</td><td>Warning</td><td>TJ_G_03</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Connectivity (Functional Exchange) in Operational Analysis is not realized by any other Functional Exchange in System Analysis.</td><td>Warning</td><td>TJ_G_03</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Imposed Movie (Functional Exchange) in Operational Analysis is not realized by any other Functional Exchange in System Analysis.</td><td>Warning</td><td>TJ_G_03</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Safety Instructions (Functional Exchange) in Operational Analysis is not realized by any other Functional Exchange in System Analysis.</td><td>Warning</td><td>TJ_G_03</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Commercial Ads (Functional Exchange) in Operational Analysis is not realized by any other Functional Exchange in System Analysis.</td><td>Warning</td><td>TJ_G_03</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Ambiance Music (Functional Exchange) in Operational Analysis is not realized by any other Functional Exchange in System Analysis.</td><td>Warning</td><td>TJ_G_03</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Chosen Music (Functional Exchange) in Operational Analysis is not realized by any other Functional Exchange in System Analysis.</td><td>Warning</td><td>TJ_G_03</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Moving Map (Functional Exchange) in Operational Analysis is not realized by any other Functional Exchange in System Analysis.</td><td>Warning</td><td>TJ_G_03</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Ambiance Music (Functional Exchange) in Operational Analysis is not realized by any other Functional Exchange in System Analysis.</td><td>Warning</td><td>TJ_G_03</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Chosen Movie (Functional Exchange) in Operational Analysis is not realized by any other Functional Exchange in System Analysis.</td><td>Warning</td><td>TJ_G_03</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Music Selection (Functional Exchange) in Operational Analysis is not realized by any other Functional Exchange in System Analysis.</td><td>Warning</td><td>TJ_G_03</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Movie Selection (Functional Exchange) in Operational Analysis is not realized by any other Functional Exchange in System Analysis.</td><td>Warning</td><td>TJ_G_03</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Flying Mode (Functional Exchange) in Operational Analysis is not realized by any other Functional Exchange in System Analysis.</td><td>Warning</td><td>TJ_G_03</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Audio Announcement (Functional Exchange) in Operational Analysis is not realized by any other Functional Exchange in System Analysis.</td><td>Warning</td><td>TJ_G_03</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>[OES] Flight Phases (Scenario) is not realized by any Scenario</td><td>Warning</td><td>TC_DS_03</td><td>Capella/Transition/Consistency/Scenarios</td><td></td><td>7:34:40 PM</td></tr><tr><td>Perform Flight On-Board Announcements (OperationalCapability) is not realized by any Capability</td><td>Warning</td><td>DWF_UC_02</td><td>Capella/Design/Well-Formedness/Use Cases</td><td></td><td>7:34:40 PM</td></tr><tr><td>Perform Flight On-Board Announcements (Operational Capability) has Pilot (Operational Entity) [Actor] that is not present in any Operational Processes or Scenarios</td><td>Warning</td><td>DWF_CA_07</td><td>Capella/Design/Well-Formedness/Capabilities</td><td></td><td>7:34:40 PM</td></tr><tr><td>Perform Flight On-Board Announcements (Operational Capability) has Cabin Crew (Operational Entity) [Actor] that is not present in any Operational Processes or Scenarios</td><td>Warning</td><td>DWF_CA_07</td><td>Capella/Design/Well-Formedness/Capabilities</td><td></td><td>7:34:40 PM</td></tr><tr><td>Implement a Commercial Strategy (OperationalCapability) is not realized by any Capability</td><td>Warning</td><td>DWF_UC_02</td><td>Capella/Design/Well-Formedness/Use Cases</td><td></td><td>7:34:40 PM</td></tr><tr><td>Implement a Commercial Strategy (Operational Capability) has Airline Company (Operational Entity)  that is not present in any Operational Processes or Scenarios</td><td>Warning</td><td>DWF_CA_07</td><td>Capella/Design/Well-Formedness/Capabilities</td><td></td><td>7:34:40 PM</td></tr><tr><td>Crew-Aircraft Digital Network (Component Exchange) in Operational Analysis is not realized by any other Component Exchange in unknown level.</td><td>Warning</td><td>TJ_G_02</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Maintenance-Aircraft
 Digital Network (Component Exchange) in Operational Analysis is not realized by any other Component Exchange in unknown level.</td><td>Warning</td><td>TJ_G_02</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Crew (Operational Entity)  is not realized by any System Component.</td><td>Warning</td><td>TJ_SA_03</td><td>Capella/Transition/Justification/System Analysis</td><td></td><td>7:34:40 PM</td></tr><tr><td>Pilot (Operational Entity) [Actor] is not realized by any System Component.</td><td>Warning</td><td>TJ_SA_03</td><td>Capella/Transition/Justification/System Analysis</td><td></td><td>7:34:40 PM</td></tr><tr><td>Airline Company (Operational Entity)  is not realized by any System Component.</td><td>Warning</td><td>TJ_SA_03</td><td>Capella/Transition/Justification/System Analysis</td><td></td><td>7:34:40 PM</td></tr><tr><td>Personal Device (Operational Entity)  is not realized by any System Component.</td><td>Warning</td><td>TJ_SA_03</td><td>Capella/Transition/Justification/System Analysis</td><td></td><td>7:34:40 PM</td></tr><tr><td>Play Airline-Imposed Videos (Function} shall be realized by Receive Imposed Video Playing Status (Function} : both contain a function port having a realization link between them</td><td>Warning</td><td>TC_DF_14</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Command VOD Service (Function} shall be realized by Capture VOD Selections (Function} : both contain a function port having a realization link between them</td><td>Warning</td><td>TC_DF_14</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Command VOD Service (Function} shall be realized by Capture VOD Selections (Function} : both contain a function port having a realization link between them</td><td>Warning</td><td>TC_DF_14</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 5 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Command VOD Service (Function} shall be realized by Capture VOD Selections (Function} : both contain a function port having a realization link between them</td><td>Warning</td><td>TC_DF_14</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Command VOD Service (Function} shall be realized by Capture VOD Selections (Function} : both contain a function port having a realization link between them</td><td>Warning</td><td>TC_DF_14</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Electrical Power (Function} shall be realized by Capture Aircraft Notifications and Parameters (Function} : both contain a function port having a realization link between them</td><td>Warning</td><td>TC_DF_14</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Play Sound in Cabin (Function} shall be realized by Forward Audio Stream to Aircraft Cabin Speakers (Function} : both contain a function port having a realization link between them</td><td>Warning</td><td>TC_DF_14</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Send Decompression Notification (Function} shall be realized by Capture Aircraft Notifications and Parameters (Function} : both contain a function port having a realization link between them</td><td>Warning</td><td>TC_DF_14</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Store Digital Media (Function} shall be realized by Retrieve Imposed Video Data (Function} : both contain a function port having a realization link between them</td><td>Warning</td><td>TC_DF_14</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 3 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 4 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 5 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 6 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 4 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 3 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Retrieve VOD Movie Data (Function} shall be realized by Display VOD Movie Data (Function} : both contain a function port having a realization link between them</td><td>Warning</td><td>TC_DF_14</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Retrieve VOD Movie Data (Function} shall be realized by Display VOD Movie Data (Function} : both contain a function port having a realization link between them</td><td>Warning</td><td>TC_DF_14</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Retrieve VOD Movie Data (Function} shall be realized by Display VOD Movie Data (Function} : both contain a function port having a realization link between them</td><td>Warning</td><td>TC_DF_14</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Retrieve VOD Movie Data (Function} shall be realized by Display VOD Movie Data (Function} : both contain a function port having a realization link between them</td><td>Warning</td><td>TC_DF_14</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 5 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 6 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Retrieve VOD Movie Data (Function} shall be realized by Handle VOD Service Activation and Interruption (Function} : both contain a function port having a realization link between them</td><td>Warning</td><td>TC_DF_14</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Retrieve VOD Movie Data (Function} shall be realized by Display VOD Movie Data (Function} : both contain a function port having a realization link between them</td><td>Warning</td><td>TC_DF_14</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Retrieve VOD Movie Data (Function} shall be realized by Display VOD Movie Data (Function} : both contain a function port having a realization link between them</td><td>Warning</td><td>TC_DF_14</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Retrieve VOD Movie Data (Function} shall be realized by Display VOD Movie Data (Function} : both contain a function port having a realization link between them</td><td>Warning</td><td>TC_DF_14</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Handle Imposed Videos Controls (System Function) is not realized by any Logical Function.</td><td>Warning</td><td>TJ_LA_03</td><td>Capella/Transition/Justification/Logical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 4 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 5 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP3 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Handle Imposed Videos Controls (Function} shall be realized by Process Imposed Video Controls (Function} : both contain a function port having a realization link between them</td><td>Warning</td><td>TC_DF_14</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP3 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Run Gaming Service (System Function) is not realized by any Logical Function.</td><td>Warning</td><td>TJ_LA_03</td><td>Capella/Transition/Justification/Logical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>Run Any Other Service (System Function) is not realized by any Logical Function.</td><td>Warning</td><td>TJ_LA_03</td><td>Capella/Transition/Justification/Logical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>Run Airline Channel Service (System Function) is not realized by any Logical Function.</td><td>Warning</td><td>TJ_LA_03</td><td>Capella/Transition/Justification/Logical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>Broadcast Audio Video Streams (Function} shall be realized by Handle VOD Service Activation and Interruption (Function} : both contain a function port having a realization link between them</td><td>Warning</td><td>TC_DF_14</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 5 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Audio Signal (Functional Exchange)  is defined between Play Sound in Cabin and Watch Video on Cabin Screen, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Audio Signal (Functional Exchange)  is defined between Play Sound in Cabin and Listen to Audio Announcement, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Audio and Video Intercommunication Means (Capability) should be refined towards the Logical Architecture.</td><td>Warning</td><td>TJ_LA_02</td><td>Capella/Transition/Justification/Logical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>Stop Playing Imposed Video [NOT DONE] (FunctionalChain) is empty</td><td>Warning</td><td>DWF_DF_03</td><td>Capella/Design/Well-Formedness/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Pause Running Imposed Video [NOT DONE] (FunctionalChain) is empty</td><td>Warning</td><td>DWF_DF_03</td><td>Capella/Design/Well-Formedness/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Broadcast Audio Announcement (FunctionalChain) is not well formed, it contains 2 invalid involvement(s) :
[Functional Chain Involvement Function] to Perform Cabin Management Activities (involved element is a Function but involvement doesnt have previous involvement and doesnt have next involvement)
[Functional Chain Involvement Function] to Provide Aircraft Information, Commands and Means (involved element is a Function but involvement doesnt have previous involvement and doesnt have next involvement)
</td><td>Warning</td><td>DWF_DF_03</td><td>Capella/Design/Well-Formedness/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>[ES] Perform Audio Announcement (Scenario) is not realized by any Scenario</td><td>Warning</td><td>TC_DS_03</td><td>Capella/Transition/Consistency/Scenarios</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Video Entertainment Services (Capability) should be refined towards the Logical Architecture.</td><td>Warning</td><td>TJ_LA_02</td><td>Capella/Transition/Justification/Logical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>VOD Service Activation [NOT DONE] (FunctionalChain) is empty</td><td>Warning</td><td>DWF_DF_03</td><td>Capella/Design/Well-Formedness/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>VOD Movie Interruption [NOT DONE] (FunctionalChain) is empty</td><td>Warning</td><td>DWF_DF_03</td><td>Capella/Design/Well-Formedness/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Stop VOD Movie[NOT DONE] (FunctionalChain) is empty</td><td>Warning</td><td>DWF_DF_03</td><td>Capella/Design/Well-Formedness/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>[ES] Start VOD Service (Scenario) is not realized by any Scenario</td><td>Warning</td><td>TC_DS_03</td><td>Capella/Transition/Consistency/Scenarios</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Video Gaming Services (Capability) has Passenger (System Component) [Actor] that is not present in any Functional Chains or Scenarios</td><td>Warning</td><td>DWF_CA_07</td><td>Capella/Design/Well-Formedness/Capabilities</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Video Gaming Services (Capability) should be refined towards the Logical Architecture.</td><td>Warning</td><td>TJ_LA_02</td><td>Capella/Transition/Justification/Logical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Wi-Fi Connectivity Service (Capability) has Passenger (System Component) [Actor] that is not present in any Functional Chains or Scenarios</td><td>Warning</td><td>DWF_CA_07</td><td>Capella/Design/Well-Formedness/Capabilities</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Wi-Fi Connectivity Service (Capability) should be refined towards the Logical Architecture.</td><td>Warning</td><td>TJ_LA_02</td><td>Capella/Transition/Justification/Logical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Satellite and Internal Telephony Services (Capability) has Passenger (System Component) [Actor] that is not present in any Functional Chains or Scenarios</td><td>Warning</td><td>DWF_CA_07</td><td>Capella/Design/Well-Formedness/Capabilities</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Satellite and Internal Telephony Services (Capability) has Aircraft (System Component) [Actor] that is not present in any Functional Chains or Scenarios</td><td>Warning</td><td>DWF_CA_07</td><td>Capella/Design/Well-Formedness/Capabilities</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Satellite and Internal Telephony Services (Capability) should be refined towards the Logical Architecture.</td><td>Warning</td><td>TJ_LA_02</td><td>Capella/Transition/Justification/Logical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Moving-Map Services (Capability) has Passenger (System Component) [Actor] that is not present in any Functional Chains or Scenarios</td><td>Warning</td><td>DWF_CA_07</td><td>Capella/Design/Well-Formedness/Capabilities</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Moving-Map Services (Capability) has Aircraft (System Component) [Actor] that is not present in any Functional Chains or Scenarios</td><td>Warning</td><td>DWF_CA_07</td><td>Capella/Design/Well-Formedness/Capabilities</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Moving-Map Services (Capability) should be refined towards the Logical Architecture.</td><td>Warning</td><td>TJ_LA_02</td><td>Capella/Transition/Justification/Logical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Audio Entertainment Services (Capability) has Passenger (System Component) [Actor] that is not present in any Functional Chains or Scenarios</td><td>Warning</td><td>DWF_CA_07</td><td>Capella/Design/Well-Formedness/Capabilities</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Audio Entertainment Services (Capability) should be refined towards the Logical Architecture.</td><td>Warning</td><td>TJ_LA_02</td><td>Capella/Transition/Justification/Logical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Personal Device Connectivity (Capability) has Passenger (System Component) [Actor] that is not present in any Functional Chains or Scenarios</td><td>Warning</td><td>DWF_CA_07</td><td>Capella/Design/Well-Formedness/Capabilities</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Personal Device Connectivity (Capability) should be refined towards the Logical Architecture.</td><td>Warning</td><td>TJ_LA_02</td><td>Capella/Transition/Justification/Logical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Testing Interface (Capability) has Ground Operator (System Component) [Actor] that is not present in any Functional Chains or Scenarios</td><td>Warning</td><td>DWF_CA_07</td><td>Capella/Design/Well-Formedness/Capabilities</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Testing Interface (Capability) has Aircraft (System Component) [Actor] that is not present in any Functional Chains or Scenarios</td><td>Warning</td><td>DWF_CA_07</td><td>Capella/Design/Well-Formedness/Capabilities</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Testing Interface (Capability) should be refined towards the Logical Architecture.</td><td>Warning</td><td>TJ_LA_02</td><td>Capella/Transition/Justification/Logical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Configuration Means (Capability) has Ground Operator (System Component) [Actor] that is not present in any Functional Chains or Scenarios</td><td>Warning</td><td>DWF_CA_07</td><td>Capella/Design/Well-Formedness/Capabilities</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Configuration Means (Capability) has Cabin Crew (System Component) [Actor] that is not present in any Functional Chains or Scenarios</td><td>Warning</td><td>DWF_CA_07</td><td>Capella/Design/Well-Formedness/Capabilities</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Configuration Means (Capability) should be refined towards the Logical Architecture.</td><td>Warning</td><td>TJ_LA_02</td><td>Capella/Transition/Justification/Logical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>Update Entertainment Offer (Capability) has Ground Operator (System Component) [Actor] that is not present in any Functional Chains or Scenarios</td><td>Warning</td><td>DWF_CA_07</td><td>Capella/Design/Well-Formedness/Capabilities</td><td></td><td>7:34:40 PM</td></tr><tr><td>Update Entertainment Offer (Capability) should be refined towards the Logical Architecture.</td><td>Warning</td><td>TJ_LA_02</td><td>Capella/Transition/Justification/Logical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Access Management Control (Capability) has Ground Operator (System Component) [Actor] that is not present in any Functional Chains or Scenarios</td><td>Warning</td><td>DWF_CA_07</td><td>Capella/Design/Well-Formedness/Capabilities</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Access Management Control (Capability) should be refined towards the Logical Architecture.</td><td>Warning</td><td>TJ_LA_02</td><td>Capella/Transition/Justification/Logical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>Integrate Aircraft Constraints (Capability) should be refined towards the Logical Architecture.</td><td>Warning</td><td>TJ_LA_02</td><td>Capella/Transition/Justification/Logical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>seat(Property) should not be typed by a non primitive type Seat(Class)</td><td>Warning</td><td>DWF_D_06</td><td>Capella/Design/Well-Formedness/Data</td><td></td><td>7:34:40 PM</td></tr><tr><td>crew(Property) should not be typed by a non primitive type Crew Member(Class)</td><td>Warning</td><td>DWF_D_06</td><td>Capella/Design/Well-Formedness/Data</td><td></td><td>7:34:40 PM</td></tr><tr><td>passenger(Property) should not be typed by a non primitive type Passenger(Class)</td><td>Warning</td><td>DWF_D_06</td><td>Capella/Design/Well-Formedness/Data</td><td></td><td>7:34:40 PM</td></tr><tr><td>cabin(Property) should not be typed by a non primitive type Cabin(Class)</td><td>Warning</td><td>DWF_D_06</td><td>Capella/Design/Well-Formedness/Data</td><td></td><td>7:34:40 PM</td></tr><tr><td>Passenger (System Component) [Actor] is declared to be involved in Provide Video Gaming Services (Capability) but it does not appear in any of its Scenario(s).</td><td>Warning</td><td>DCOV_08</td><td>Capella/Design/Coverage</td><td></td><td>7:34:40 PM</td></tr><tr><td>Passenger (System Component) [Actor] is declared to be involved in Provide Wi-Fi Connectivity Service (Capability) but it does not appear in any of its Scenario(s).</td><td>Warning</td><td>DCOV_08</td><td>Capella/Design/Coverage</td><td></td><td>7:34:40 PM</td></tr><tr><td>Passenger (System Component) [Actor] is declared to be involved in Provide Satellite and Internal Telephony Services (Capability) but it does not appear in any of its Scenario(s).</td><td>Warning</td><td>DCOV_08</td><td>Capella/Design/Coverage</td><td></td><td>7:34:40 PM</td></tr><tr><td>Passenger (System Component) [Actor] is declared to be involved in Provide Moving-Map Services (Capability) but it does not appear in any of its Scenario(s).</td><td>Warning</td><td>DCOV_08</td><td>Capella/Design/Coverage</td><td></td><td>7:34:40 PM</td></tr><tr><td>Passenger (System Component) [Actor] is declared to be involved in Provide Audio Entertainment Services (Capability) but it does not appear in any of its Scenario(s).</td><td>Warning</td><td>DCOV_08</td><td>Capella/Design/Coverage</td><td></td><td>7:34:40 PM</td></tr><tr><td>Passenger (System Component) [Actor] is declared to be involved in Provide Personal Device Connectivity (Capability) but it does not appear in any of its Scenario(s).</td><td>Warning</td><td>DCOV_08</td><td>Capella/Design/Coverage</td><td></td><td>7:34:40 PM</td></tr><tr><td>Passenger (System Component) [Actor] is declared to be involved in Provide Access Management Control (Capability) but it does not appear in any of its Scenario(s).</td><td>Warning</td><td>DCOV_08</td><td>Capella/Design/Coverage</td><td></td><td>7:34:40 PM</td></tr><tr><td>Cabin Crew (System Component) [Actor] is declared to be involved in Provide Audio and Video Intercommunication Means (Capability) but it does not appear in any of its Scenario(s).</td><td>Warning</td><td>DCOV_08</td><td>Capella/Design/Coverage</td><td></td><td>7:34:40 PM</td></tr><tr><td>Cabin Crew (System Component) [Actor] is declared to be involved in Provide Configuration Means (Capability) but it does not appear in any of its Scenario(s).</td><td>Warning</td><td>DCOV_08</td><td>Capella/Design/Coverage</td><td></td><td>7:34:40 PM</td></tr><tr><td>Aircraft (System Component) [Actor] is Human but realizes non Human Components.</td><td>Warning</td><td>I_42</td><td>Capella/Integrity</td><td></td><td>7:34:40 PM</td></tr><tr><td>Aircraft (System Component) [Actor] is declared to be involved in Provide Satellite and Internal Telephony Services (Capability) but it does not appear in any of its Scenario(s).</td><td>Warning</td><td>DCOV_08</td><td>Capella/Design/Coverage</td><td></td><td>7:34:40 PM</td></tr><tr><td>Aircraft (System Component) [Actor] is declared to be involved in Provide Moving-Map Services (Capability) but it does not appear in any of its Scenario(s).</td><td>Warning</td><td>DCOV_08</td><td>Capella/Design/Coverage</td><td></td><td>7:34:40 PM</td></tr><tr><td>Aircraft (System Component) [Actor] is declared to be involved in Provide Testing Interface (Capability) but it does not appear in any of its Scenario(s).</td><td>Warning</td><td>DCOV_08</td><td>Capella/Design/Coverage</td><td></td><td>7:34:40 PM</td></tr><tr><td>Aircraft (System Component) [Actor] is declared to be involved in Integrate Aircraft Constraints (Capability) but it does not appear in any of its Scenario(s).</td><td>Warning</td><td>DCOV_08</td><td>Capella/Design/Coverage</td><td></td><td>7:34:40 PM</td></tr><tr><td>Ground Operator (System Component) [Actor] is declared to be involved in Provide Testing Interface (Capability) but it does not appear in any of its Scenario(s).</td><td>Warning</td><td>DCOV_08</td><td>Capella/Design/Coverage</td><td></td><td>7:34:40 PM</td></tr><tr><td>Ground Operator (System Component) [Actor] is declared to be involved in Provide Configuration Means (Capability) but it does not appear in any of its Scenario(s).</td><td>Warning</td><td>DCOV_08</td><td>Capella/Design/Coverage</td><td></td><td>7:34:40 PM</td></tr><tr><td>Ground Operator (System Component) [Actor] is declared to be involved in Update Entertainment Offer (Capability) but it does not appear in any of its Scenario(s).</td><td>Warning</td><td>DCOV_08</td><td>Capella/Design/Coverage</td><td></td><td>7:34:40 PM</td></tr><tr><td>Ground Operator (System Component) [Actor] is declared to be involved in Provide Access Management Control (Capability) but it does not appear in any of its Scenario(s).</td><td>Warning</td><td>DCOV_08</td><td>Capella/Design/Coverage</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Administration Means and Runtime Management (Mission) does not involve any Actor.</td><td>Warning</td><td>DCOV_04</td><td>Capella/Design/Coverage</td><td></td><td>7:34:40 PM</td></tr><tr><td>Ground Operator (System Component) [Actor] is not involved in Provide Administration Means and Runtime Management (Mission), although it is involved in Update Entertainment Offer</td><td>Warning</td><td>DCOV_05</td><td>Capella/Design/Coverage</td><td></td><td>7:34:40 PM</td></tr><tr><td>Ground Operator (System Component) [Actor] is not involved in Provide Administration Means and Runtime Management (Mission), although it is involved in Provide Access Management Control</td><td>Warning</td><td>DCOV_05</td><td>Capella/Design/Coverage</td><td></td><td>7:34:40 PM</td></tr><tr><td>Passenger (System Component) [Actor] is not involved in Provide Administration Means and Runtime Management (Mission), although it is involved in Provide Access Management Control</td><td>Warning</td><td>DCOV_05</td><td>Capella/Design/Coverage</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 3 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 1 (Function Port) isn't defined in a function or a sub-function realizing the function containing the port which has been realized.</td><td>Warning</td><td>TC_DF_02</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 2 (Function Port) isn't defined in a function or a sub-function realizing the function containing the port which has been realized.</td><td>Warning</td><td>TC_DF_02</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 1 (Function Port) isn't defined in a function or a sub-function realizing the function containing the port which has been realized.</td><td>Warning</td><td>TC_DF_02</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Decompression Notification (Functional Exchange)  is defined between Capture Aircraft Notifications and Parameters and Determine Operating Profiles, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>A bound of Decompression Notification (FunctionalExchange) isn't defined in a function or a sub-function realizing the function containing the bound of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_06</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Power Consumption Profile (Functional Exchange)  is defined between Capture Aircraft Notifications and Parameters and Determine Operating Profiles, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>A bound of Power Consumption Profile (FunctionalExchange) isn't defined in a function or a sub-function realizing the function containing the bound of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_06</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Audio Stream (Functional Exchange)  is defined between Acquire Audio Stream from Aircraft and Process Audio Announcement, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 3 (Function Port) isn't defined in a function or a sub-function realizing the function containing the port which has been realized.</td><td>Warning</td><td>TC_DF_02</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>All exchange items allocated by FOP 3 (FunctionPort) shall be allocated by one of its realizing function ports</td><td>Warning</td><td>TC_DF_13</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Imposed Video Control  Command (Functional Exchange)  is defined between Process Imposed Video Controls and Prepare Broadcasts, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>A bound of Imposed Video Control  Command (FunctionalExchange) isn't defined in a function or a sub-function realizing the function containing the bound of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_06</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>All exchange items allocated by FOP 1 (FunctionPort) shall be allocated by one of its realizing function ports</td><td>Warning</td><td>TC_DF_13</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 3 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>All exchange items allocated by FIP 3 (FunctionPort) shall be allocated by one of its realizing function ports</td><td>Warning</td><td>TC_DF_13</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Broadcast Data (Functional Exchange)  is defined between Prepare Broadcasts and Broadcast Audio Video Stream, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>All exchange items allocated by FIP 1 (FunctionPort) shall be allocated by one of its realizing function ports</td><td>Warning</td><td>TC_DF_13</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Play Audio-Video Stream on Seat TV (Function} shall be realized by Split Audio Video Streams (Function} : both contain a function port having a realization link between them</td><td>Warning</td><td>TC_DF_14</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Play Audio-Video Stream on Seat TV (Function} shall be realized by Receive and Bufferize Video Packets (Function} : both contain a function port having a realization link between them</td><td>Warning</td><td>TC_DF_14</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Play Audio-Video Stream on Seat TV (Function} shall be realized by Receive and Bufferize Audio Packets (Function} : both contain a function port having a realization link between them</td><td>Warning</td><td>TC_DF_14</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Play Audio-Video Stream on Seat TV (Function} shall be realized by Display Video on Seat TV (Function} : both contain a function port having a realization link between them</td><td>Warning</td><td>TC_DF_14</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 3 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Play Video Stream on Cabin Screen (Function} shall be realized by Receive and Bufferize Video Packet (Function} : both contain a function port having a realization link between them</td><td>Warning</td><td>TC_DF_14</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Play Video Stream on Cabin Screen (Function} shall be realized by Decode Video Packet (Function} : both contain a function port having a realization link between them</td><td>Warning</td><td>TC_DF_14</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Play Video Stream on Cabin Screen (Function} shall be realized by Display Video on Seat TV (Function} : both contain a function port having a realization link between them</td><td>Warning</td><td>TC_DF_14</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 1 (Function Port) isn't defined in a function or a sub-function realizing the function containing the port which has been realized.</td><td>Warning</td><td>TC_DF_02</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Imposed Video Status (Functional Exchange)  is defined between Receive Imposed Video Playing Status and Display Imposed Video Playing Status on Cabin Terminal, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 4 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Audio-Video Stream (Functional Exchange)  is defined between Broadcast Audio Video Stream and Play Audio-Video Stream on Seat TV, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Video Stream (Functional Exchange)  is defined between Broadcast Audio Video Stream and Play Video Stream on Cabin Screen, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Pause-Stop Notification (Functional Exchange)  is defined between Prepare Broadcasts and Play Audio-Video Stream on Seat TV, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Pause-Stop Notification (Functional Exchange)  is defined between Prepare Broadcasts and Play Video Stream on Cabin Screen, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Pause-Stop Notification (Functional Exchange)  is defined between Prepare Broadcasts and Receive Imposed Video Playing Status, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Imposed Video Playing Status (Functional Exchange)  is defined between Prepare Broadcasts and Receive Imposed Video Playing Status, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>A bound of Imposed Video Playing Status (FunctionalExchange) isn't defined in a function or a sub-function realizing the function containing the bound of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_06</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Audio Stream (Functional Exchange)  is defined between Process Audio Announcement and Play Audio-Video Stream on Seat TV, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 2 (Function Port) isn't defined in a function or a sub-function realizing the function containing the port which has been realized.</td><td>Warning</td><td>TC_DF_02</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 1 (Function Port) isn't defined in a function or a sub-function realizing the function containing the port which has been realized.</td><td>Warning</td><td>TC_DF_02</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 3 (Function Port) isn't defined in a function or a sub-function realizing the function containing the port which has been realized.</td><td>Warning</td><td>TC_DF_02</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 4 (Function Port) isn't defined in a function or a sub-function realizing the function containing the port which has been realized.</td><td>Warning</td><td>TC_DF_02</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 1 (Function Port) isn't defined in a function or a sub-function realizing the function containing the port which has been realized.</td><td>Warning</td><td>TC_DF_02</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 2 (Function Port) isn't defined in a function or a sub-function realizing the function containing the port which has been realized.</td><td>Warning</td><td>TC_DF_02</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 4 (Function Port) isn't defined in a function or a sub-function realizing the function containing the port which has been realized.</td><td>Warning</td><td>TC_DF_02</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 1 (Function Port) isn't defined in a function or a sub-function realizing the function containing the port which has been realized.</td><td>Warning</td><td>TC_DF_02</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 2 (Function Port) isn't defined in a function or a sub-function realizing the function containing the port which has been realized.</td><td>Warning</td><td>TC_DF_02</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 6 (Function Port) isn't defined in a function or a sub-function realizing the function containing the port which has been realized.</td><td>Warning</td><td>TC_DF_02</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 7 (Function Port) isn't defined in a function or a sub-function realizing the function containing the port which has been realized.</td><td>Warning</td><td>TC_DF_02</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 8 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 1 (Function Port) isn't defined in a function or a sub-function realizing the function containing the port which has been realized.</td><td>Warning</td><td>TC_DF_02</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 3 (Function Port) isn't defined in a function or a sub-function realizing the function containing the port which has been realized.</td><td>Warning</td><td>TC_DF_02</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 3 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>VOD Movie Data Request (Functional Exchange)  is defined between Capture VOD Selections and Retrieve VOD Movie Data, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>VOD Movie Description Request (Functional Exchange)  is defined between Capture VOD Selections and Retrieve VOD Movie Data, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>VOD Movie List Request (Functional Exchange)  is defined between Capture VOD Selections and Retrieve VOD Movie Data, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Available VOD Movies List (Functional Exchange)  is defined between Retrieve VOD Movie Data and Display VOD Movie Data, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Both bounds of Functional Exchange should realize bounds of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_05</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>A bound of Available VOD Movies List (FunctionalExchange) isn't defined in a function or a sub-function realizing the function containing the bound of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_06</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Movie Description (Functional Exchange)  is defined between Retrieve VOD Movie Data and Display VOD Movie Data, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Both bounds of Functional Exchange should realize bounds of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_05</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>A bound of Movie Description (FunctionalExchange) isn't defined in a function or a sub-function realizing the function containing the bound of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_06</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Movie Cover (Functional Exchange)  is defined between Retrieve VOD Movie Data and Display VOD Movie Data, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Both bounds of Functional Exchange should realize bounds of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_05</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>A bound of Movie Cover (FunctionalExchange) isn't defined in a function or a sub-function realizing the function containing the bound of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_06</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Available Languages List (Functional Exchange)  is defined between Retrieve VOD Movie Data and Display VOD Movie Data, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Both bounds of Functional Exchange should realize bounds of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_05</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>A bound of Available Languages List (FunctionalExchange) isn't defined in a function or a sub-function realizing the function containing the bound of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_06</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>VOD Movie List Request (Functional Exchange)  is defined between Handle VOD Service Activation and Interruption and Retrieve VOD Movie Data, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>VOD Movie Interruption Command (Functional Exchange)  is defined between Handle VOD Service Activation and Interruption and Store Interrupted VOD Movie Status, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP2 (Function Port) isn't defined in a function or a sub-function realizing the function containing the port which has been realized.</td><td>Warning</td><td>TC_DF_02</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Imposed Video Selection Command (Functional Exchange)  is defined between Capture Imposed Video Selections and Retrieve Imposed Video Data, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Available Imposed Video List (Functional Exchange)  is defined between Retrieve Imposed Video Data and Display Imposed Video Data, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>A bound of Available Imposed Video List (FunctionalExchange) isn't defined in a function or a sub-function realizing the function containing the bound of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_06</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Passenger Homepage Display Command (Functional Exchange)  is defined between Capture Passenger Service Selection and Display Homepage on Seat TV, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>VOD Service Activation Command (Functional Exchange)  is defined between Capture Passenger Service Selection and Start/Resume Service, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Available Passenger Service Request (Functional Exchange)  is defined between Display Homepage on Seat TV and Determine  Passenger Service Availability, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Both bounds of Functional Exchange should realize bounds of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_05</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>A bound of Available Passenger Service Request (FunctionalExchange) isn't defined in a function or a sub-function realizing the function containing the bound of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_06</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Both bounds of Functional Exchange should realize bounds of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_05</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Both bounds of Functional Exchange should realize bounds of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_05</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Service Status Request (Functional Exchange)  is defined between Start/Resume Service and Store Passenger Service State, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Service Stored State (Functional Exchange)  is defined between Store Passenger Service State and Start/Resume Service, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Service Deactivation Command (Functional Exchange)  is defined between Capture Passenger Service Selection and Store Passenger Service State, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Service Interruption Command (Functional Exchange)  is defined between Interrupt Current Service and Handle VOD Service Activation and Interruption, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Passenger VOD Service Activation (Functional Exchange)  is defined between Start/Resume Service and Handle VOD Service Activation and Interruption, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>A bound of Passenger VOD Service Activation (FunctionalExchange) isn't defined in a function or a sub-function realizing the function containing the bound of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_06</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>VOD Movie Status (Functional Exchange)  is defined between Store Interrupted VOD Movie Status and Handle VOD Service Activation and Interruption, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>A bound of VOD Movie Status (FunctionalExchange) isn't defined in a function or a sub-function realizing the function containing the bound of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_06</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Service Interruption Command (Functional Exchange)  is defined between Process Audio Announcement and Interrupt Current Service, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Audio Interruption Notification (Functional Exchange)  is defined between Interrupt Current Service and Display Audio Interruption Screen on Seat TV, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Audio Stream (Functional Exchange)  is defined between Broadcast Audio Video Stream and Forward Audio Stream to Aircraft Cabin Speakers, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>A bound of Audio Stream (FunctionalExchange) isn't defined in a function or a sub-function realizing the function containing the bound of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_06</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Displayed Imposed Video Description (Functional Exchange)  is defined between Display Imposed Video Data and Command Airline-Imposed Video Broadcast, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>VOD Movie Play Selection (Functional Exchange)  is defined between Capture VOD Selections and Process VOD Movie Controls, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>A bound of VOD Movie Play Selection (FunctionalExchange) isn't defined in a function or a sub-function realizing the function containing the bound of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_06</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Displayed Movies List (Functional Exchange)  is defined between Display VOD Movie Data and Command VOD Session, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>A bound of Displayed Movies List (FunctionalExchange) isn't defined in a function or a sub-function realizing the function containing the bound of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_06</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Displayed Available Languages (Functional Exchange)  is defined between Display VOD Movie Data and Command VOD Session, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>A bound of Displayed Available Languages (FunctionalExchange) isn't defined in a function or a sub-function realizing the function containing the bound of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_06</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Displayed Movie Description (Functional Exchange)  is defined between Display VOD Movie Data and Command VOD Session, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>A bound of Displayed Movie Description (FunctionalExchange) isn't defined in a function or a sub-function realizing the function containing the bound of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_06</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>VOD Movie Stop Selection (Functional Exchange)  is defined between Capture VOD Selections and Process VOD Movie Controls, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>A bound of VOD Movie Stop Selection (FunctionalExchange) isn't defined in a function or a sub-function realizing the function containing the bound of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_06</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Media IDs (Functional Exchange)  is defined between Prepare Broadcasts and Store Digital Media, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Media Content Request (Functional Exchange)  is defined between Retrieve Imposed Video Data and Store Digital Media, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Imposed Video Data (Functional Exchange)  is defined between Store Digital Media and Retrieve Imposed Video Data, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Media Content Request (Functional Exchange)  is defined between Retrieve VOD Movie Data and Store Digital Media, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>VOD Movies List (Functional Exchange)  is defined between Store Digital Media and Retrieve VOD Movie Data, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Both bounds of Functional Exchange should realize bounds of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_05</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>VOD Movie Language Selection Command (Functional Exchange)  is defined between Capture VOD Selections and Retrieve VOD Movie Data, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Both bounds of Functional Exchange should realize bounds of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_05</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>A bound of VOD Movie Language Selection Command (FunctionalExchange) isn't defined in a function or a sub-function realizing the function containing the bound of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_06</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>VOD Movie Selection Command (Functional Exchange)  is defined between Capture VOD Selections and Retrieve VOD Movie Data, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Both bounds of Functional Exchange should realize bounds of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_05</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>A bound of VOD Movie Selection Command (FunctionalExchange) isn't defined in a function or a sub-function realizing the function containing the bound of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_06</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Both bounds of Functional Exchange should realize bounds of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_05</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Both bounds of Functional Exchange should realize bounds of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_05</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Both bounds of Functional Exchange should realize bounds of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_05</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>VOD Movie Language Selection (Functional Exchange)  is defined between Command VOD Session and Capture VOD Selections, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Both bounds of Functional Exchange should realize bounds of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_05</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>A bound of VOD Movie Language Selection (FunctionalExchange) isn't defined in a function or a sub-function realizing the function containing the bound of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_06</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>VOD Movie Selection (Functional Exchange)  is defined between Command VOD Session and Capture VOD Selections, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Both bounds of Functional Exchange should realize bounds of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_05</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>A bound of VOD Movie Selection (FunctionalExchange) isn't defined in a function or a sub-function realizing the function containing the bound of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_06</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>VOD Movie Resume Selection (Functional Exchange)  is defined between Handle VOD Service Activation and Interruption and Process VOD Movie Controls, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Both bounds of Functional Exchange should realize bounds of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_05</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Displayed Audio Interruption Screen (Functional Exchange)  is defined between Display Audio Interruption Screen on Seat TV and Listen to Audio Announcement, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Both bounds of Functional Exchange should realize bounds of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_05</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>A bound of Displayed Audio Interruption Screen (FunctionalExchange) isn't defined in a function or a sub-function realizing the function containing the bound of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_06</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Both bounds of Functional Exchange should realize bounds of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_05</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Both bounds of Functional Exchange should realize bounds of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_05</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Audio Stream (Functional Exchange)  is defined between Forward Audio Stream to Aircraft Cabin Speakers and Play Audio on Cabin Aircraft Speakers, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Imposed Video Play Selection (Functional Exchange)  is defined between Command Airline-Imposed Video Broadcast and Capture Imposed Video Selections, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Both bounds of Functional Exchange should realize bounds of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_05</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>A bound of Imposed Video Play Selection (FunctionalExchange) isn't defined in a function or a sub-function realizing the function containing the bound of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_06</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Imposed Video Pause Selection (Functional Exchange)  is defined between Command Airline-Imposed Video Broadcast and Capture Imposed Video Selections, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Both bounds of Functional Exchange should realize bounds of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_05</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>A bound of Imposed Video Pause Selection (FunctionalExchange) isn't defined in a function or a sub-function realizing the function containing the bound of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_06</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Imposed Video Stop Selection (Functional Exchange)  is defined between Command Airline-Imposed Video Broadcast and Capture Imposed Video Selections, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Both bounds of Functional Exchange should realize bounds of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_05</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>A bound of Imposed Video Stop Selection (FunctionalExchange) isn't defined in a function or a sub-function realizing the function containing the bound of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_06</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Imposed Video List (Functional Exchange)  is defined between Store Digital Media and Retrieve Imposed Video Data, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Both bounds of Functional Exchange should realize bounds of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_05</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Imposed Video Play Selection (Functional Exchange)  is defined between Capture Imposed Video Selections and Process Imposed Video Controls, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Imposed Video Pause Selection (Functional Exchange)  is defined between Capture Imposed Video Selections and Process Imposed Video Controls, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Imposed Video Stop Selection (Functional Exchange)  is defined between Capture Imposed Video Selections and Process Imposed Video Controls, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Both bounds of Functional Exchange should realize bounds of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_05</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Passenger Homepage Selection (Functional Exchange)  is defined between Select Passenger Service and Capture Passenger Service Selection, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Audio and Video Intercommunication Means (Capability Realization) should be refined towards Physical Architecture layer.</td><td>Warning</td><td>TJ_PA_05</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>Stop Playing Imposed Video [NOT DONE] (FunctionalChain) is empty</td><td>Warning</td><td>DWF_DF_03</td><td>Capella/Design/Well-Formedness/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Pause Running Imposed Video [NOT DONE] (FunctionalChain) is empty</td><td>Warning</td><td>DWF_DF_03</td><td>Capella/Design/Well-Formedness/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>[ES] Perform Audio Announcement (Scenario) is not realized by any Scenario</td><td>Warning</td><td>TC_DS_03</td><td>Capella/Transition/Consistency/Scenarios</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Video Entertainment Services (Capability Realization) has Seat TV Services Manager (Logical Component)  that is not present in any Functional Chains or Scenarios</td><td>Warning</td><td>DWF_CA_07</td><td>Capella/Design/Well-Formedness/Capabilities</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Video Entertainment Services (Capability Realization) should be refined towards Physical Architecture layer.</td><td>Warning</td><td>TJ_PA_05</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>VOD Service Activation [NOT DONE] (FunctionalChain) is empty</td><td>Warning</td><td>DWF_DF_03</td><td>Capella/Design/Well-Formedness/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>VOD Movie Interruption [NOT DONE] (FunctionalChain) is empty</td><td>Warning</td><td>DWF_DF_03</td><td>Capella/Design/Well-Formedness/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Stop VOD Movie Play [NOT DONE] (FunctionalChain) is empty</td><td>Warning</td><td>DWF_DF_03</td><td>Capella/Design/Well-Formedness/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>[ES] Start Playing VOD Movie (Scenario) is not realized by any Scenario</td><td>Warning</td><td>TC_DS_03</td><td>Capella/Transition/Consistency/Scenarios</td><td></td><td>7:34:40 PM</td></tr><tr><td>[ES] Select VOD Movie (Scenario) is not realized by any Scenario</td><td>Warning</td><td>TC_DS_03</td><td>Capella/Transition/Consistency/Scenarios</td><td></td><td>7:34:40 PM</td></tr><tr><td>Integrate Aircraft Constraints (CapabilityRealization) is not realized by any CapabilityRealization</td><td>Warning</td><td>DWF_UC_02</td><td>Capella/Design/Well-Formedness/Use Cases</td><td></td><td>7:34:40 PM</td></tr><tr><td>Integrate Aircraft Constraints (Capability Realization) should be refined towards Physical Architecture layer.</td><td>Warning</td><td>TJ_PA_05</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>[FS] Handle Cabin Decompression Event (Scenario) is not realized by any Scenario</td><td>Warning</td><td>TC_DS_03</td><td>Capella/Transition/Consistency/Scenarios</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Access Management Control (CapabilityRealization) is not realized by any CapabilityRealization</td><td>Warning</td><td>DWF_UC_02</td><td>Capella/Design/Well-Formedness/Use Cases</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Access Management Control (Capability Realization) should be refined towards Physical Architecture layer.</td><td>Warning</td><td>TJ_PA_05</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>[FS] Determine Passenger Service Availability (Scenario) is not realized by any Scenario</td><td>Warning</td><td>TC_DS_03</td><td>Capella/Transition/Consistency/Scenarios</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Video Gaming Services (Capability Realization) should be refined towards Physical Architecture layer.</td><td>Warning</td><td>TJ_PA_05</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Wi-Fi Connectivity Service (Capability Realization) should be refined towards Physical Architecture layer.</td><td>Warning</td><td>TJ_PA_05</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Satellite and Internal Telephony Services (Capability Realization) should be refined towards Physical Architecture layer.</td><td>Warning</td><td>TJ_PA_05</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Moving-Map Services (Capability Realization) should be refined towards Physical Architecture layer.</td><td>Warning</td><td>TJ_PA_05</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Audio Entertainment Services (Capability Realization) should be refined towards Physical Architecture layer.</td><td>Warning</td><td>TJ_PA_05</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Personal Device Connectivity (Capability Realization) should be refined towards Physical Architecture layer.</td><td>Warning</td><td>TJ_PA_05</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Testing Interface (Capability Realization) should be refined towards Physical Architecture layer.</td><td>Warning</td><td>TJ_PA_05</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Configuration Means (Capability Realization) should be refined towards Physical Architecture layer.</td><td>Warning</td><td>TJ_PA_05</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>Update Entertainment Offer (CapabilityRealization) is not realized by any CapabilityRealization</td><td>Warning</td><td>DWF_UC_02</td><td>Capella/Design/Well-Formedness/Use Cases</td><td></td><td>7:34:40 PM</td></tr><tr><td>Update Entertainment Offer (Capability Realization) should be refined towards Physical Architecture layer.</td><td>Warning</td><td>TJ_PA_05</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>The Audio-Video Stream (ExchangeItem) must not have an UNSET Exchange Mechanism.</td><td>Warning</td><td>TC_I_06</td><td>Capella/Transition/Consistency/Interfaces</td><td></td><td>7:34:40 PM</td></tr><tr><td>The Media ID (ExchangeItem) must not have an UNSET Exchange Mechanism.</td><td>Warning</td><td>TC_I_06</td><td>Capella/Transition/Consistency/Interfaces</td><td></td><td>7:34:40 PM</td></tr><tr><td>The Audio-Video Broadcast Data (ExchangeItem) must not have an UNSET Exchange Mechanism.</td><td>Warning</td><td>TC_I_06</td><td>Capella/Transition/Consistency/Interfaces</td><td></td><td>7:34:40 PM</td></tr><tr><td>The Passenger Selection (ExchangeItem) must not have an UNSET Exchange Mechanism.</td><td>Warning</td><td>TC_I_06</td><td>Capella/Transition/Consistency/Interfaces</td><td></td><td>7:34:40 PM</td></tr><tr><td>The VOD Control Command (ExchangeItem) must not have an UNSET Exchange Mechanism.</td><td>Warning</td><td>TC_I_06</td><td>Capella/Transition/Consistency/Interfaces</td><td></td><td>7:34:40 PM</td></tr><tr><td>The Media Files (ExchangeItem) must not have an UNSET Exchange Mechanism.</td><td>Warning</td><td>TC_I_06</td><td>Capella/Transition/Consistency/Interfaces</td><td></td><td>7:34:40 PM</td></tr><tr><td>DataAssociation6 (Association) should be in the package Commands (AssociationPkg)</td><td>Warning</td><td>DWF_D_46</td><td>Capella/Design/Well-Formedness/Data</td><td></td><td>7:34:40 PM</td></tr><tr><td>DataAssociation8 (Association) should be in the package Media (AssociationPkg)</td><td>Warning</td><td>DWF_D_46</td><td>Capella/Design/Well-Formedness/Data</td><td></td><td>7:34:40 PM</td></tr><tr><td>CommandAssociation2 (Association) should be in the package Commands (AssociationPkg)</td><td>Warning</td><td>DWF_D_46</td><td>Capella/Design/Well-Formedness/Data</td><td></td><td>7:34:40 PM</td></tr><tr><td>encoding : <undefined> (Property) is not typed.</td><td>Warning</td><td>DWF_D_12</td><td>Capella/Design/Well-Formedness/Data</td><td></td><td>7:34:40 PM</td></tr><tr><td>CommandAssociation3 (Association) should be in the package Media (AssociationPkg)</td><td>Warning</td><td>DWF_D_46</td><td>Capella/Design/Well-Formedness/Data</td><td></td><td>7:34:40 PM</td></tr><tr><td>Audio-Video Streams (Component Exchange) in Logical Architecture is not realized by any other Component Exchange in Physical Architecture.</td><td>Warning</td><td>TJ_G_02</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Aircraft Messages (Component Exchange) in Logical Architecture is not realized by any other Component Exchange in Physical Architecture.</td><td>Warning</td><td>TJ_G_02</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>IFE System (Logical Component)  is realized by more than one Physical Component IFE System, BEHAVIOURAL PCs.</td><td>Warning</td><td>TJ_PA_02</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>Media Data (Component Exchange) in Logical Architecture is not realized by any other Component Exchange in Physical Architecture.</td><td>Warning</td><td>TJ_G_02</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Streaming Protocol (Component Exchange) in Logical Architecture is not realized by any other Component Exchange in Physical Architecture.</td><td>Warning</td><td>TJ_G_02</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Service Management (Component Exchange) in Logical Architecture is not realized by any other Component Exchange in Physical Architecture.</td><td>Warning</td><td>TJ_G_02</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Streaming Protocol (Component Exchange) in Logical Architecture is not realized by any other Component Exchange in Physical Architecture.</td><td>Warning</td><td>TJ_G_02</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Media Data (Component Exchange) in Logical Architecture is not realized by any other Component Exchange in Physical Architecture.</td><td>Warning</td><td>TJ_G_02</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Command and Status (Component Exchange) in Logical Architecture is not realized by any other Component Exchange in Physical Architecture.</td><td>Warning</td><td>TJ_G_02</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Service Management (Component Exchange) in Logical Architecture is not realized by any other Component Exchange in Physical Architecture.</td><td>Warning</td><td>TJ_G_02</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Service Management (Component Exchange) in Logical Architecture is not realized by any other Component Exchange in Physical Architecture.</td><td>Warning</td><td>TJ_G_02</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Commands (Component Exchange) in Logical Architecture is not realized by any other Component Exchange in Physical Architecture.</td><td>Warning</td><td>TJ_G_02</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>ComponentExchange 'Commands' has inconsistent component port orientations</td><td>Warning</td><td>I_20</td><td>Capella/Integrity</td><td></td><td>7:34:40 PM</td></tr><tr><td>Streaming Protocol (Component Exchange) in Logical Architecture is not realized by any other Component Exchange in Physical Architecture.</td><td>Warning</td><td>TJ_G_02</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Aircraft Front Servers (Logical Component)  does not realize any System Component.</td><td>Warning</td><td>TC_DC_11</td><td>Capella/Transition/Consistency/Components</td><td></td><td>7:34:40 PM</td></tr><tr><td>Aircraft Interface (Logical Component)  does not realize any System Component.</td><td>Warning</td><td>TC_DC_11</td><td>Capella/Transition/Consistency/Components</td><td></td><td>7:34:40 PM</td></tr><tr><td>CP 3 (Component Port) is not realized by any other Component Port.</td><td>Warning</td><td>TJ_G_01</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>CP 4 (Component Port) is not realized by any other Component Port.</td><td>Warning</td><td>TJ_G_01</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Aircraft-Specific Aircraft Interface (Logical Component)  does not realize any System Component.</td><td>Warning</td><td>TC_DC_11</td><td>Capella/Transition/Consistency/Components</td><td></td><td>7:34:40 PM</td></tr><tr><td>Core Aircraft Interface (Logical Component)  does not realize any System Component.</td><td>Warning</td><td>TC_DC_11</td><td>Capella/Transition/Consistency/Components</td><td></td><td>7:34:40 PM</td></tr><tr><td>Media Server (Logical Component)  does not realize any System Component.</td><td>Warning</td><td>TC_DC_11</td><td>Capella/Transition/Consistency/Components</td><td></td><td>7:34:40 PM</td></tr><tr><td>CP 1 (Component Port) is not realized by any other Component Port.</td><td>Warning</td><td>TJ_G_01</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>CP 2 (Component Port) is not realized by any other Component Port.</td><td>Warning</td><td>TJ_G_01</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Streaming Server (Logical Component)  does not realize any System Component.</td><td>Warning</td><td>TC_DC_11</td><td>Capella/Transition/Consistency/Components</td><td></td><td>7:34:40 PM</td></tr><tr><td>CP 1 (Component Port) is not realized by any other Component Port.</td><td>Warning</td><td>TJ_G_01</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>CP 2 (Component Port) is not realized by any other Component Port.</td><td>Warning</td><td>TJ_G_01</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>CP 3 (Component Port) is not realized by any other Component Port.</td><td>Warning</td><td>TJ_G_01</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>CP 4 (Component Port) is not realized by any other Component Port.</td><td>Warning</td><td>TJ_G_01</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Applications Server (Logical Component)  does not realize any System Component.</td><td>Warning</td><td>TC_DC_11</td><td>Capella/Transition/Consistency/Components</td><td></td><td>7:34:40 PM</td></tr><tr><td>CP 1 (Component Port) is not realized by any other Component Port.</td><td>Warning</td><td>TJ_G_01</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>CP 2 (Component Port) is not realized by any other Component Port.</td><td>Warning</td><td>TJ_G_01</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>CP 3 (Component Port) is not realized by any other Component Port.</td><td>Warning</td><td>TJ_G_01</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Seat TV (Logical Component)  does not realize any System Component.</td><td>Warning</td><td>TC_DC_11</td><td>Capella/Transition/Consistency/Components</td><td></td><td>7:34:40 PM</td></tr><tr><td>StateTransiton to Seat TV - Imposed Video Running is triggered by an element which is not referencable (Imposed Video Control  Command).</td><td>Warning</td><td>DWF_SM_09</td><td>Capella/Design/Well-Formedness/State Machines</td><td></td><td>7:34:40 PM</td></tr><tr><td>StateTransiton to Seat TV - Imposed Video Running is triggered by an element which is not referencable (Imposed Video Control  Command).</td><td>Warning</td><td>DWF_SM_09</td><td>Capella/Design/Well-Formedness/State Machines</td><td></td><td>7:34:40 PM</td></tr><tr><td>Seat TV Interactions Manager (Logical Component)  does not realize any System Component.</td><td>Warning</td><td>TC_DC_11</td><td>Capella/Transition/Consistency/Components</td><td></td><td>7:34:40 PM</td></tr><tr><td>CP 3 (Component Port) is not realized by any other Component Port.</td><td>Warning</td><td>TJ_G_01</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>CP 4 (Component Port) is not realized by any other Component Port.</td><td>Warning</td><td>TJ_G_01</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>CP 5 (Component Port) is not realized by any other Component Port.</td><td>Warning</td><td>TJ_G_01</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Seat TV Core Interactions Manager (Logical Component)  does not realize any System Component.</td><td>Warning</td><td>TC_DC_11</td><td>Capella/Transition/Consistency/Components</td><td></td><td>7:34:40 PM</td></tr><tr><td>Seat TV Airline-Specific Interactions Manager (Logical Component)  does not realize any System Component.</td><td>Warning</td><td>TC_DC_11</td><td>Capella/Transition/Consistency/Components</td><td></td><td>7:34:40 PM</td></tr><tr><td>Seat TV Audio Video Player (Logical Component)  does not realize any System Component.</td><td>Warning</td><td>TC_DC_11</td><td>Capella/Transition/Consistency/Components</td><td></td><td>7:34:40 PM</td></tr><tr><td>CP 1 (Component Port) is not realized by any other Component Port.</td><td>Warning</td><td>TJ_G_01</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>CP 2 (Component Port) is not realized by any other Component Port.</td><td>Warning</td><td>TJ_G_01</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Seat TV Services Manager (Logical Component)  does not realize any System Component.</td><td>Warning</td><td>TC_DC_11</td><td>Capella/Transition/Consistency/Components</td><td></td><td>7:34:40 PM</td></tr><tr><td>CP 1 (Component Port) is not realized by any other Component Port.</td><td>Warning</td><td>TJ_G_01</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>CP 2 (Component Port) is not realized by any other Component Port.</td><td>Warning</td><td>TJ_G_01</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Cabin Screen (Logical Component)  does not realize any System Component.</td><td>Warning</td><td>TC_DC_11</td><td>Capella/Transition/Consistency/Components</td><td></td><td>7:34:40 PM</td></tr><tr><td>CP 1 (Component Port) is not realized by any other Component Port.</td><td>Warning</td><td>TJ_G_01</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Cabin Terminal (Logical Component)  does not realize any System Component.</td><td>Warning</td><td>TC_DC_11</td><td>Capella/Transition/Consistency/Components</td><td></td><td>7:34:40 PM</td></tr><tr><td>Cabin Terminal Interactions Manager (Logical Component)  does not realize any System Component.</td><td>Warning</td><td>TC_DC_11</td><td>Capella/Transition/Consistency/Components</td><td></td><td>7:34:40 PM</td></tr><tr><td>CP 3 (Component Port) is not realized by any other Component Port.</td><td>Warning</td><td>TJ_G_01</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>CP 4 (Component Port) is not realized by any other Component Port.</td><td>Warning</td><td>TJ_G_01</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>CP 5 (Component Port) is not realized by any other Component Port.</td><td>Warning</td><td>TJ_G_01</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>Cabin Terminal Airline-Specific Interactions Manager (Logical Component)  does not realize any System Component.</td><td>Warning</td><td>TC_DC_11</td><td>Capella/Transition/Consistency/Components</td><td></td><td>7:34:40 PM</td></tr><tr><td>Cabin Terminal Core Interactions Manager (Logical Component)  does not realize any System Component.</td><td>Warning</td><td>TC_DC_11</td><td>Capella/Transition/Consistency/Components</td><td></td><td>7:34:40 PM</td></tr><tr><td>CP 1 (Component Port) is not realized by any other Component Port.</td><td>Warning</td><td>TJ_G_01</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>CP 2 (Component Port) is not realized by any other Component Port.</td><td>Warning</td><td>TJ_G_01</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 3 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 3 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 4 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP3 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 3 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 3 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 4 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 5 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 3 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 5 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 3 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 4 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 3 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 4 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 5 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 1 (Function Port) is not used by any functional exchange</td><td>Warning</td><td>DCOV_10</td><td>Capella/Design/Coverage</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 1 (Function Port) is not used by any functional exchange</td><td>Warning</td><td>DCOV_10</td><td>Capella/Design/Coverage</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 3 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 4 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 3 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 3 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 4 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 3 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 5 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 4 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 3 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Audio Video Packets (Functional Exchange)  is defined between Initiate Audio-Video Stream and Send Audio Video Packet, but there is no exchange defined between the corresponding source and target elements in the previous phase.</td><td>Warning</td><td>TJ_G_04</td><td>Capella/Transition/Justification/Generic</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 3 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 4 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 1 (Function Port) isn't defined in a function or a sub-function realizing the function containing the port which has been realized.</td><td>Warning</td><td>TC_DF_02</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 1 (Function Port) isn't defined in a function or a sub-function realizing the function containing the port which has been realized.</td><td>Warning</td><td>TC_DF_02</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 2 (Function Port) isn't defined in a function or a sub-function realizing the function containing the port which has been realized.</td><td>Warning</td><td>TC_DF_02</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 1 (Function Port) isn't defined in a function or a sub-function realizing the function containing the port which has been realized.</td><td>Warning</td><td>TC_DF_02</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 3 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>A bound of Packetized Audio Stream (FunctionalExchange) isn't defined in a function or a sub-function realizing the function containing the bound of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_06</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>A bound of Packetized Audio Video Stream (FunctionalExchange) isn't defined in a function or a sub-function realizing the function containing the bound of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_06</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Both bounds of Functional Exchange should realize bounds of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_05</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 3 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 4 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 3 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 3 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 4 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 5 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 3 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 4 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 5 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 6 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 7 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 3 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 4 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 5 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 6 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 7 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 8 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 3 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 4 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 5 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 3 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 3 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 3 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Both bounds of Functional Exchange should realize bounds of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_05</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Both bounds of Functional Exchange should realize bounds of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_05</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 3 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 4 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 3 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 4 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 5 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 3 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 3 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 4 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 4 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 3 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 3 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FOP 2 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Both bounds of Functional Exchange should realize bounds of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_05</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Both bounds of Functional Exchange should realize bounds of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_05</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>A bound of Displayed Audio Video (FunctionalExchange) isn't defined in a function or a sub-function realizing the function containing the bound of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_06</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>A bound of Displayed Video (FunctionalExchange) isn't defined in a function or a sub-function realizing the function containing the bound of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_06</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Both bounds of Functional Exchange should realize bounds of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_05</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>A bound of Audio Signal (FunctionalExchange) isn't defined in a function or a sub-function realizing the function containing the bound of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_06</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Both bounds of Functional Exchange should realize bounds of the realized FunctionalExchange.</td><td>Warning</td><td>TC_DF_05</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>FIP 1 (Function Port) shall be realized by a lower level function port.</td><td>Warning</td><td>TC_DF_10</td><td>Capella/Transition/Consistency/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Audio and Video Intercommunication Means (CapabilityRealization) is not realized by any CapabilityRealization</td><td>Warning</td><td>DWF_UC_02</td><td>Capella/Design/Well-Formedness/Use Cases</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Audio and Video Intercommunication Means (Capability Realization) should be refined towards EPBS layer.</td><td>Warning</td><td>TJ_EPBS_02</td><td>Capella/Transition/Justification/EPBS</td><td></td><td>7:34:40 PM</td></tr><tr><td>Stop Playing Imposed Video [NOT DONE] (FunctionalChain) is empty</td><td>Warning</td><td>DWF_DF_03</td><td>Capella/Design/Well-Formedness/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Pause Running Imposed Video [NOT DONE] (FunctionalChain) is empty</td><td>Warning</td><td>DWF_DF_03</td><td>Capella/Design/Well-Formedness/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Video Entertainment Services (CapabilityRealization) is not realized by any CapabilityRealization</td><td>Warning</td><td>DWF_UC_02</td><td>Capella/Design/Well-Formedness/Use Cases</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Video Entertainment Services (Capability Realization) should be refined towards EPBS layer.</td><td>Warning</td><td>TJ_EPBS_02</td><td>Capella/Transition/Justification/EPBS</td><td></td><td>7:34:40 PM</td></tr><tr><td>VOD Service Activation [TODO] (FunctionalChain) is empty</td><td>Warning</td><td>DWF_DF_03</td><td>Capella/Design/Well-Formedness/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>VOD Movie Interruption [TODO] (FunctionalChain) is empty</td><td>Warning</td><td>DWF_DF_03</td><td>Capella/Design/Well-Formedness/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Stop VOD Movie Play [TODO] (FunctionalChain) is empty</td><td>Warning</td><td>DWF_DF_03</td><td>Capella/Design/Well-Formedness/Dataflows</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Video Gaming Services (CapabilityRealization) is not realized by any CapabilityRealization</td><td>Warning</td><td>DWF_UC_02</td><td>Capella/Design/Well-Formedness/Use Cases</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Video Gaming Services (Capability Realization) should be refined towards EPBS layer.</td><td>Warning</td><td>TJ_EPBS_02</td><td>Capella/Transition/Justification/EPBS</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Wi-Fi Connectivity Service (CapabilityRealization) is not realized by any CapabilityRealization</td><td>Warning</td><td>DWF_UC_02</td><td>Capella/Design/Well-Formedness/Use Cases</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Wi-Fi Connectivity Service (Capability Realization) should be refined towards EPBS layer.</td><td>Warning</td><td>TJ_EPBS_02</td><td>Capella/Transition/Justification/EPBS</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Satellite and Internal Telephony Services (CapabilityRealization) is not realized by any CapabilityRealization</td><td>Warning</td><td>DWF_UC_02</td><td>Capella/Design/Well-Formedness/Use Cases</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Satellite and Internal Telephony Services (Capability Realization) should be refined towards EPBS layer.</td><td>Warning</td><td>TJ_EPBS_02</td><td>Capella/Transition/Justification/EPBS</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Moving-Map Services (CapabilityRealization) is not realized by any CapabilityRealization</td><td>Warning</td><td>DWF_UC_02</td><td>Capella/Design/Well-Formedness/Use Cases</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Moving-Map Services (Capability Realization) should be refined towards EPBS layer.</td><td>Warning</td><td>TJ_EPBS_02</td><td>Capella/Transition/Justification/EPBS</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Audio Entertainment Services (CapabilityRealization) is not realized by any CapabilityRealization</td><td>Warning</td><td>DWF_UC_02</td><td>Capella/Design/Well-Formedness/Use Cases</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Audio Entertainment Services (Capability Realization) should be refined towards EPBS layer.</td><td>Warning</td><td>TJ_EPBS_02</td><td>Capella/Transition/Justification/EPBS</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Personal Device Connectivity (CapabilityRealization) is not realized by any CapabilityRealization</td><td>Warning</td><td>DWF_UC_02</td><td>Capella/Design/Well-Formedness/Use Cases</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Personal Device Connectivity (Capability Realization) should be refined towards EPBS layer.</td><td>Warning</td><td>TJ_EPBS_02</td><td>Capella/Transition/Justification/EPBS</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Testing Interface (CapabilityRealization) is not realized by any CapabilityRealization</td><td>Warning</td><td>DWF_UC_02</td><td>Capella/Design/Well-Formedness/Use Cases</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Testing Interface (Capability Realization) should be refined towards EPBS layer.</td><td>Warning</td><td>TJ_EPBS_02</td><td>Capella/Transition/Justification/EPBS</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Configuration Means (CapabilityRealization) is not realized by any CapabilityRealization</td><td>Warning</td><td>DWF_UC_02</td><td>Capella/Design/Well-Formedness/Use Cases</td><td></td><td>7:34:40 PM</td></tr><tr><td>Provide Configuration Means (Capability Realization) should be refined towards EPBS layer.</td><td>Warning</td><td>TJ_EPBS_02</td><td>Capella/Transition/Justification/EPBS</td><td></td><td>7:34:40 PM</td></tr><tr><td>The Media File (ExchangeItem) must not have an UNSET Exchange Mechanism.</td><td>Warning</td><td>TC_I_06</td><td>Capella/Transition/Consistency/Interfaces</td><td></td><td>7:34:40 PM</td></tr><tr><td>The Audio-Video Stream Header (ExchangeItem) must not have an UNSET Exchange Mechanism.</td><td>Warning</td><td>TC_I_06</td><td>Capella/Transition/Consistency/Interfaces</td><td></td><td>7:34:40 PM</td></tr><tr><td>The Media ID (ExchangeItem) must not have an UNSET Exchange Mechanism.</td><td>Warning</td><td>TC_I_06</td><td>Capella/Transition/Consistency/Interfaces</td><td></td><td>7:34:40 PM</td></tr><tr><td>The Media Broadcast Data (ExchangeItem) must not have an UNSET Exchange Mechanism.</td><td>Warning</td><td>TC_I_06</td><td>Capella/Transition/Consistency/Interfaces</td><td></td><td>7:34:40 PM</td></tr><tr><td>The Passenger Selection (ExchangeItem) must not have an UNSET Exchange Mechanism.</td><td>Warning</td><td>TC_I_06</td><td>Capella/Transition/Consistency/Interfaces</td><td></td><td>7:34:40 PM</td></tr><tr><td>The VOD Control Command (ExchangeItem) must not have an UNSET Exchange Mechanism.</td><td>Warning</td><td>TC_I_06</td><td>Capella/Transition/Consistency/Interfaces</td><td></td><td>7:34:40 PM</td></tr><tr><td>IMPLEMENTATION PCs (Physical Component) [Node] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>IMPLEMENTATION PCs (Physical Component) [Node] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td></td><td>7:34:40 PM</td></tr><tr><td>USB (PhysicalLink) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>USB (PhysicalLink) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>Video Server Unit (Physical Component) [Node] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td></td><td>7:34:40 PM</td></tr><tr><td>PP2 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>PP 4 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>SATA (PhysicalLink) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>Ethernet Connector (PhysicalLink) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>VSU Hard Disk (Physical Component) [Node] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>VSU Hard Disk (Physical Component) [Node] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td></td><td>7:34:40 PM</td></tr><tr><td>PP1 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>VSU Processor (Physical Component) [Node] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>VSU Processor (Physical Component) [Node] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td></td><td>7:34:40 PM</td></tr><tr><td>PP2 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>PP 2 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>Ethernet Switches (Physical Component) [Node] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td></td><td>7:34:40 PM</td></tr><tr><td>PP2 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>PP 4 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>PP 5 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>PP 7 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>Private Video Display Unit (Physical Component) [Node] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td></td><td>7:34:40 PM</td></tr><tr><td>PP 1 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>PP 2 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>HDMI (PhysicalLink) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>Ethernet Connector (PhysicalLink) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>BUS connector (PhysicalLink) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>BUS connector (PhysicalLink) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>BUS connector (PhysicalLink) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>BUS connector (PhysicalLink) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>USB (PhysicalLink) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>PVDU Processor (Physical Component) [Node] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>PVDU Processor (Physical Component) [Node] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td></td><td>7:34:40 PM</td></tr><tr><td>PP3 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>PP 5 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>PP 4 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>PP 6 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>PVDU MPEG Decoder (Physical Component) [Node] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>PVDU MPEG Decoder (Physical Component) [Node] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td></td><td>7:34:40 PM</td></tr><tr><td>PP 2 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>PVDU Screen (Physical Component) [Node] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>PVDU Screen (Physical Component) [Node] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td></td><td>7:34:40 PM</td></tr><tr><td>PP2 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>PVDU Audio Processing Unit (Physical Component) [Node] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>PVDU Audio Processing Unit (Physical Component) [Node] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td></td><td>7:34:40 PM</td></tr><tr><td>PP 1 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>BUS (Physical Component) [Node] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>BUS (Physical Component) [Node] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td></td><td>7:34:40 PM</td></tr><tr><td>PP 1 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>PP 2 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>PP 3 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>PP 4 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>Digital Analog Converter (Physical Component) [Node] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>Digital Analog Converter (Physical Component) [Node] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td></td><td>7:34:40 PM</td></tr><tr><td>PP 1 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>Jack (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>Jack (Physical Port) is not used by any Physical Link.</td><td>Warning</td><td>DCOV_11</td><td>Capella/Design/Coverage</td><td></td><td>7:34:40 PM</td></tr><tr><td>Passenger Remote Control (Physical Component) [Node] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td></td><td>7:34:40 PM</td></tr><tr><td>PP1 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>Cabin Management Unit (Physical Component) [Node] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>Cabin Management Unit (Physical Component) [Node] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td></td><td>7:34:40 PM</td></tr><tr><td>PP 4 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>Internal BUS (PhysicalLink) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>Ethernet Connector (PhysicalLink) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>CMU Processor (Physical Component) [Node] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>CMU Processor (Physical Component) [Node] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td></td><td>7:34:40 PM</td></tr><tr><td>PP 1 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>PP 2 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>CMU Touch Screen (Physical Component) [Node] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>CMU Touch Screen (Physical Component) [Node] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td></td><td>7:34:40 PM</td></tr><tr><td>PP 1 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>Media Loading Unit (Physical Component) [Node] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>Media Loading Unit (Physical Component) [Node] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td></td><td>7:34:40 PM</td></tr><tr><td>PP1 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>Application Server HW / SW (Physical Component) [Node] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td></td><td>7:34:40 PM</td></tr><tr><td>PP 2 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>PP 3 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>Ethernet Connector (PhysicalLink) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>HDMI Connector (PhysicalLink) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>ASU Processor (Physical Component) [Node] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>ASU Processor (Physical Component) [Node] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td></td><td>7:34:40 PM</td></tr><tr><td>PP 1 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>PP 2 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>Cabin Screen Video Splitter (Physical Component) [Node] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td></td><td>7:34:40 PM</td></tr><tr><td>PP 1 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>PP 2 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>Cabin Video Display Unit (Physical Component) [Node] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td></td><td>7:34:40 PM</td></tr><tr><td>PP 1 (PhysicalPort) is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>BEHAVIOURAL PCs (Physical Component) [Unset] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>BEHAVIOURAL PCs (Physical Component) [Unset] has an invalid nature UNSET.</td><td>Warning</td><td>DWF_DC_34</td><td>Capella/Design/Well-Formedness/Components</td><td></td><td>7:34:40 PM</td></tr><tr><td>Aircraft Front Servers (Physical Component) [Behavior] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>Aircraft Interface SW (Physical Component) [Behavior] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>Core Aircraft Interface (Physical Component) [Behavior] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>VSU SW (Physical Component) [Behavior] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>VSU SW (Physical Component) [Behavior] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td></td><td>7:34:40 PM</td></tr><tr><td>Unit Network Adapter - VSU (Physical Component) [Behavior] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td></td><td>7:34:40 PM</td></tr><tr><td>ASU SW (Physical Component) [Behavior] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>ASU SW (Physical Component) [Behavior] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td></td><td>7:34:40 PM</td></tr><tr><td>Aircraft-Specific Network Manager (Physical Component) [Behavior] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>Aircraft-Specific Network Manager (Physical Component) [Behavior] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td></td><td>7:34:40 PM</td></tr><tr><td>PVDU SW (Physical Component) [Behavior] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>PVDU Interactions Manager (Physical Component) [Behavior] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>PVDU Airline-Specific Interactions Manager (Physical Component) [Behavior] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>Remote Control SW (Physical Component) [Behavior] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td></td><td>7:34:40 PM</td></tr><tr><td>PVDU Screen SW (Physical Component) [Behavior] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td></td><td>7:34:40 PM</td></tr><tr><td>PTV Video Player  (Physical Component) [Behavior] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>PTV Video Player  (Physical Component) [Behavior] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td></td><td>7:34:40 PM</td></tr><tr><td>PVDU Video Decoder (Physical Component) [Behavior] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>PVDU Video Decoder (Physical Component) [Behavior] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td></td><td>7:34:40 PM</td></tr><tr><td>PVDU Audio Decoder (Physical Component) [Behavior] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>PVDU Audio Decoder (Physical Component) [Behavior] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td></td><td>7:34:40 PM</td></tr><tr><td>DAC SW (Physical Component) [Behavior] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td></td><td>7:34:40 PM</td></tr><tr><td>Unit Network Adapter - PVDU (Physical Component) [Behavior] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td></td><td>7:34:40 PM</td></tr><tr><td>Cabin Video Unit SW (Physical Component) [Behavior] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>Cabin Screen SW (Physical Component) [Behavior] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>Cabin Screen SW (Physical Component) [Behavior] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td></td><td>7:34:40 PM</td></tr><tr><td>Cabin Video Player (Physical Component) [Behavior] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td></td><td>7:34:40 PM</td></tr><tr><td>Central Management Unit SW (Physical Component) [Behavior] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>CMU Interactions Manager (Physical Component) [Behavior] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>CMU Core Interactions Manager (Physical Component) [Behavior] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>Unit Network Adapter - CMU (Physical Component) [Behavior] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td></td><td>7:34:40 PM</td></tr><tr><td>Media Loading Unit SW (Physical Component) [Behavior] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>Media Loading Unit SW (Physical Component) [Behavior] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td></td><td>7:34:40 PM</td></tr><tr><td>REC DEFINITION (Physical Component) [Unset] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>REC DEFINITION (Physical Component) [Unset] has an invalid nature UNSET.</td><td>Warning</td><td>DWF_DC_34</td><td>Capella/Design/Well-Formedness/Components</td><td></td><td>7:34:40 PM</td></tr><tr><td>REC DEFINITION (Physical Component) [Unset] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td></td><td>7:34:40 PM</td></tr><tr><td>Distribution Network (Physical Component) [Behavior] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>Distribution Network (Physical Component) [Behavior] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td></td><td>7:34:40 PM</td></tr><tr><td>Unit Network Adapter (Physical Component) [Behavior] is not realized by any Configuration Item.</td><td>Warning</td><td>TJ_PA_09</td><td>Capella/Transition/Justification/Physical Architecture</td><td></td><td>7:34:40 PM</td></tr><tr><td>Unit Network Adapter (Physical Component) [Behavior] does not realize any Logical Component.</td><td>Warning</td><td>TC_DC_09</td><td>Capella/Transition/Consistency/Components</td><td></td><td>7:34:40 PM</td></tr>