
*** Running vivado
    with args -log DemoTop.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DemoTop.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source DemoTop.tcl -notrace
Command: synth_design -top DemoTop -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14744 
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/Define.v:2]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/Define.v:3]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/Define.v:6]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/Define.v:9]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/Define.v:12]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/Define.v:14]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/Define.v:17]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/Define.v:21]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/Define.v:24]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/Define.v:27]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/Define.v:30]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/Define.v:31]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/Define.v:32]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/Define.v:33]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/Define.v:34]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/Define.v:35]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/Define.v:36]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/Define.v:37]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/Define.v:38]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/Define.v:39]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/Define.v:48]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/Define.v:51]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/Define.v:52]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/Define.v:53]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/Define.v:56]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/Define.v:57]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/Define.v:59]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/Define.v:60]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/Define.v:61]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/Define.v:62]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/Define.v:66]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/Define.v:70]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/Define.v:71]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/Define.v:72]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/Define.v:74]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/Define.v:76]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/Define.v:83]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/TravelerTargetMachine.v:17]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 415.332 ; gain = 111.027
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DemoTop' [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/DemoTop.v:3]
INFO: [Synth 8-638] synthesizing module 'mux_script_unscript' [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/MUX_script.v:1]
INFO: [Synth 8-256] done synthesizing module 'mux_script_unscript' (1#1) [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/MUX_script.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'dataIn_bits' does not match port width (1) of module 'mux_script_unscript' [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/DemoTop.v:47]
INFO: [Synth 8-638] synthesizing module 'ScriptMem' [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/ScriptMem.v:6]
INFO: [Synth 8-638] synthesizing module 'inst_ram' [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/GenshinKitchen.runs/synth_1/.Xil/Vivado-45852-Miller/realtime/inst_ram_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'inst_ram' (2#1) [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/GenshinKitchen.runs/synth_1/.Xil/Vivado-45852-Miller/realtime/inst_ram_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (7) of module 'inst_ram' [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/ScriptMem.v:34]
WARNING: [Synth 8-689] width (16) of port connection 'douta' does not match port width (8) of module 'inst_ram' [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/ScriptMem.v:37]
INFO: [Synth 8-256] done synthesizing module 'ScriptMem' (3#1) [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/ScriptMem.v:6]
INFO: [Synth 8-638] synthesizing module 'UART' [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/UART.v:169]
INFO: [Synth 8-638] synthesizing module 'UARTTransmitter' [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/UART.v:218]
INFO: [Synth 8-256] done synthesizing module 'UARTTransmitter' (4#1) [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/UART.v:218]
INFO: [Synth 8-638] synthesizing module 'UARTReceiver' [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/UART.v:261]
INFO: [Synth 8-256] done synthesizing module 'UARTReceiver' (5#1) [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/UART.v:261]
INFO: [Synth 8-256] done synthesizing module 'UART' (6#1) [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/UART.v:169]
INFO: [Synth 8-638] synthesizing module 'DivideClock' [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/DivideClock.v:2]
INFO: [Synth 8-256] done synthesizing module 'DivideClock' (7#1) [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/DivideClock.v:2]
INFO: [Synth 8-638] synthesizing module 'GameStateChange' [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/GameStateChange.v:2]
INFO: [Synth 8-256] done synthesizing module 'GameStateChange' (8#1) [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/GameStateChange.v:2]
WARNING: [Synth 8-350] instance 'gsc' of module 'GameStateChange' requires 5 connections, but only 4 given [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/DemoTop.v:105]
INFO: [Synth 8-638] synthesizing module 'TravelerOperateMachine' [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/TravelerOperateMachine.v:3]
INFO: [Synth 8-256] done synthesizing module 'TravelerOperateMachine' (9#1) [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/TravelerOperateMachine.v:3]
INFO: [Synth 8-638] synthesizing module 'VerifyIfOperateDataCorrect' [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/VerifyOperateData.v:1]
WARNING: [Synth 8-567] referenced signal 'data_game_state' should be on the sensitivity list [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/VerifyOperateData.v:119]
WARNING: [Synth 8-567] referenced signal 'sig_front' should be on the sensitivity list [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/VerifyOperateData.v:119]
WARNING: [Synth 8-567] referenced signal 'target' should be on the sensitivity list [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/VerifyOperateData.v:119]
WARNING: [Synth 8-567] referenced signal 'sig_hand' should be on the sensitivity list [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/VerifyOperateData.v:119]
WARNING: [Synth 8-567] referenced signal 'sig_machine' should be on the sensitivity list [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/VerifyOperateData.v:119]
INFO: [Synth 8-256] done synthesizing module 'VerifyIfOperateDataCorrect' (10#1) [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/VerifyOperateData.v:1]
INFO: [Synth 8-638] synthesizing module 'TravelerTargetMachine' [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/TravelerTargetMachine.v:2]
WARNING: [Synth 8-567] referenced signal 'select_switches' should be on the sensitivity list [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/TravelerTargetMachine.v:12]
INFO: [Synth 8-256] done synthesizing module 'TravelerTargetMachine' (11#1) [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/TravelerTargetMachine.v:2]
WARNING: [Synth 8-689] width (6) of port connection 'select_switches' does not match port width (5) of module 'TravelerTargetMachine' [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/DemoTop.v:140]
INFO: [Synth 8-638] synthesizing module 'SendData' [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/SendData.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/SendData.v:23]
WARNING: [Synth 8-567] referenced signal 'data_game_state' should be on the sensitivity list [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/SendData.v:22]
WARNING: [Synth 8-567] referenced signal 'data_target' should be on the sensitivity list [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/SendData.v:22]
WARNING: [Synth 8-567] referenced signal 'data_operate_verified' should be on the sensitivity list [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/SendData.v:22]
INFO: [Synth 8-256] done synthesizing module 'SendData' (12#1) [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/SendData.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'data_send' does not match port width (8) of module 'SendData' [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/DemoTop.v:153]
WARNING: [Synth 8-350] instance 'sd' of module 'SendData' requires 7 connections, but only 6 given [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/DemoTop.v:146]
INFO: [Synth 8-638] synthesizing module 'ReceiveUnScriptData' [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/ReceiveUnScriptData.v:1]
INFO: [Synth 8-256] done synthesizing module 'ReceiveUnScriptData' (13#1) [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/ReceiveUnScriptData.v:1]
INFO: [Synth 8-638] synthesizing module 'AnalyseScript' [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/AnalyseScript.v:5]
	Parameter enabled bound to: 1'b1 
	Parameter disabled bound to: 1'b0 
	Parameter action_code bound to: 3'b001 
	Parameter jump_code bound to: 3'b010 
	Parameter wait_code bound to: 3'b011 
	Parameter game_code bound to: 3'b100 
WARNING: [Synth 8-324] index 4 out of range [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/AnalyseScript.v:62]
INFO: [Synth 8-638] synthesizing module 'Debouncer' [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/Debouncer.v:1]
INFO: [Synth 8-256] done synthesizing module 'Debouncer' (14#1) [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/Debouncer.v:1]
INFO: [Synth 8-638] synthesizing module 'jump' [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/Jump_Script.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/Jump_Script.v:27]
INFO: [Synth 8-155] case statement is not full and has no default [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/Jump_Script.v:36]
INFO: [Synth 8-256] done synthesizing module 'jump' (15#1) [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/Jump_Script.v:1]
ERROR: [Synth 8-685] variable 'next_pc' should not be used in output port connection [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/AnalyseScript.v:96]
ERROR: [Synth 8-285] failed synthesizing module 'AnalyseScript' [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/AnalyseScript.v:5]
ERROR: [Synth 8-285] failed synthesizing module 'DemoTop' [E:/project/DigitalDesign/verilog_proj/gitee/vivado_HDL/source/DemoTop.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 449.672 ; gain = 145.367
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 55 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sat Dec 23 17:57:19 2023...
