#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jul 18 12:13:53 2018
# Process ID: 24894
# Current directory: /home/brennan/Documents/pynq-copter
# Command line: vivado pynqcopter/pwm_test/pwm_test/pwm_test.xpr
# Log file: /home/brennan/Documents/pynq-copter/vivado.log
# Journal file: /home/brennan/Documents/pynq-copter/vivado.jou
#-----------------------------------------------------------
start_gui
open_project pynqcopter/pwm_test/pwm_test/pwm_test.xpr
open_bd_design {/home/brennan/Documents/pynq-copter/pynqcopter/pwm_test/pwm_test/pwm_test.srcs/sources_1/bd/pwm_test/pwm_test.bd}
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets resetSlice_Dout] [get_bd_cells userReset]
delete_bd_objs [get_bd_nets processing_system7_0_GPIO_O] [get_bd_cells userResetSlice]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_cells plClk]
delete_bd_objs [get_bd_intf_nets S00_AXI_1] [get_bd_intf_nets psInterconnect_M00_AXI] [get_bd_intf_nets psInterconnect_M01_AXI] [get_bd_nets S00_ARESETN_1] [get_bd_cells psInterconnect]
delete_bd_objs [get_bd_intf_nets ctrlLoop_m_axi_IOMEM] [get_bd_nets ctrlloop_0_interrupt] [get_bd_nets pb_i_1] [get_bd_nets ctrlLoopUart_interrupt] [get_bd_nets ctrlloop_leds_V] [get_bd_cells ctrlLoop]
delete_bd_objs [get_bd_nets plIrqConcat_dout] [get_bd_cells plIrqConcat]
delete_bd_objs [get_bd_nets axi_intc_0_irq] [get_bd_cells plIntrController]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_nets S00_ARESETN_2] [get_bd_cells ctrlLoopInterconnect]
delete_bd_objs [get_bd_nets ctrlLoopUart_tx] [get_bd_cells ctrlLoopUart]
startgroup
create_bd_cell -type ip -vlnv UCSD:hlsip:pwm:1.0 pwm_0
endgroup
set_property location {2.5 1579 280} [get_bd_cells pwm_0]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property location {2.5 746 338} [get_bd_cells xlslice_0]
connect_bd_net [get_bd_pins pwm_0/out_V] [get_bd_pins xlslice_0/Din]
startgroup
set_property -dict [list CONFIG.DIN_FROM {3} CONFIG.DIN_WIDTH {6} CONFIG.DIN_TO {0} CONFIG.DOUT_WIDTH {4}] [get_bd_cells xlslice_0]
endgroup
connect_bd_net [get_bd_ports led_o] [get_bd_pins xlslice_0/Dout]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_1
endgroup
delete_bd_objs [get_bd_cells xlslice_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {2 563 453} [get_bd_cells xlconcat_0]
set_property location {2 856 499} [get_bd_cells arduinoGpioBreakout]
set_property -dict [list CONFIG.IN2_WIDTH.VALUE_SRC USER] [get_bd_cells xlconcat_0]
set_property -dict [list CONFIG.NUM_PORTS {15} CONFIG.IN2_WIDTH {6}] [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins arduinoGpioBreakout/wire_i_o]
connect_bd_net [get_bd_pins xlconcat_0/In2] [get_bd_pins pwm_0/out_V]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins pwm_0/s_axi_AXILiteS]
regenerate_bd_layout
regenerate_bd_layout -routing
set_property location {2 571 112} [get_bd_cells rst_ps7_0_100M]
regenerate_bd_layout -routing
regenerate_bd_layout
save_bd_design
reset_run synth_1
reset_run impl_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
