{
    "code": "module TopModule (\n    input logic [3:0] x,  // x[3] (MSB), x[2], x[1], x[0] (LSB)\n    output logic f        // 1-bit output\n);\n\n    assign f = (x[3] & ~x[2] & ~x[1] & x[0]) | \n               (~x[3] & x[2] & x[1]) | \n               (x[3] & x[2] & ~x[1] & x[0]) | \n               (x[2] & ~x[3] & x[1] & x[0]);\n\nendmodule",
    "test_results": {
        "num_mismatch": 61,
        "passfail": "R"
    }
}