
Lab6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000038f4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  08003a00  08003a00  00013a00  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08003a68  08003a68  00013a68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08003a6c  08003a6c  00013a6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000017c  20000000  08003a70  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000011d4  2000017c  08003bec  0002017c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20001350  08003bec  00021350  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  0002017c  2**0
                  CONTENTS, READONLY
  9 .debug_info   00017f2e  00000000  00000000  000201a5  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000038c7  00000000  00000000  000380d3  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00008da0  00000000  00000000  0003b99a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000c90  00000000  00000000  00044740  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000011b0  00000000  00000000  000453d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00006ea5  00000000  00000000  00046580  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000470f  00000000  00000000  0004d425  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00051b34  2**0
                  CONTENTS, READONLY
 17 .debug_frame  0000237c  00000000  00000000  00051bb0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000017c 	.word	0x2000017c
 8000128:	00000000 	.word	0x00000000
 800012c:	080039e8 	.word	0x080039e8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000180 	.word	0x20000180
 8000148:	080039e8 	.word	0x080039e8

0800014c <__aeabi_frsub>:
 800014c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000150:	e002      	b.n	8000158 <__addsf3>
 8000152:	bf00      	nop

08000154 <__aeabi_fsub>:
 8000154:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000158 <__addsf3>:
 8000158:	0042      	lsls	r2, r0, #1
 800015a:	bf1f      	itttt	ne
 800015c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000160:	ea92 0f03 	teqne	r2, r3
 8000164:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000168:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800016c:	d06a      	beq.n	8000244 <__addsf3+0xec>
 800016e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000172:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000176:	bfc1      	itttt	gt
 8000178:	18d2      	addgt	r2, r2, r3
 800017a:	4041      	eorgt	r1, r0
 800017c:	4048      	eorgt	r0, r1
 800017e:	4041      	eorgt	r1, r0
 8000180:	bfb8      	it	lt
 8000182:	425b      	neglt	r3, r3
 8000184:	2b19      	cmp	r3, #25
 8000186:	bf88      	it	hi
 8000188:	4770      	bxhi	lr
 800018a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800018e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000192:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000196:	bf18      	it	ne
 8000198:	4240      	negne	r0, r0
 800019a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800019e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80001a2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4249      	negne	r1, r1
 80001aa:	ea92 0f03 	teq	r2, r3
 80001ae:	d03f      	beq.n	8000230 <__addsf3+0xd8>
 80001b0:	f1a2 0201 	sub.w	r2, r2, #1
 80001b4:	fa41 fc03 	asr.w	ip, r1, r3
 80001b8:	eb10 000c 	adds.w	r0, r0, ip
 80001bc:	f1c3 0320 	rsb	r3, r3, #32
 80001c0:	fa01 f103 	lsl.w	r1, r1, r3
 80001c4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80001c8:	d502      	bpl.n	80001d0 <__addsf3+0x78>
 80001ca:	4249      	negs	r1, r1
 80001cc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80001d4:	d313      	bcc.n	80001fe <__addsf3+0xa6>
 80001d6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80001da:	d306      	bcc.n	80001ea <__addsf3+0x92>
 80001dc:	0840      	lsrs	r0, r0, #1
 80001de:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e2:	f102 0201 	add.w	r2, r2, #1
 80001e6:	2afe      	cmp	r2, #254	; 0xfe
 80001e8:	d251      	bcs.n	800028e <__addsf3+0x136>
 80001ea:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80001ee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f2:	bf08      	it	eq
 80001f4:	f020 0001 	biceq.w	r0, r0, #1
 80001f8:	ea40 0003 	orr.w	r0, r0, r3
 80001fc:	4770      	bx	lr
 80001fe:	0049      	lsls	r1, r1, #1
 8000200:	eb40 0000 	adc.w	r0, r0, r0
 8000204:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000208:	f1a2 0201 	sub.w	r2, r2, #1
 800020c:	d1ed      	bne.n	80001ea <__addsf3+0x92>
 800020e:	fab0 fc80 	clz	ip, r0
 8000212:	f1ac 0c08 	sub.w	ip, ip, #8
 8000216:	ebb2 020c 	subs.w	r2, r2, ip
 800021a:	fa00 f00c 	lsl.w	r0, r0, ip
 800021e:	bfaa      	itet	ge
 8000220:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000224:	4252      	neglt	r2, r2
 8000226:	4318      	orrge	r0, r3
 8000228:	bfbc      	itt	lt
 800022a:	40d0      	lsrlt	r0, r2
 800022c:	4318      	orrlt	r0, r3
 800022e:	4770      	bx	lr
 8000230:	f092 0f00 	teq	r2, #0
 8000234:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000238:	bf06      	itte	eq
 800023a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800023e:	3201      	addeq	r2, #1
 8000240:	3b01      	subne	r3, #1
 8000242:	e7b5      	b.n	80001b0 <__addsf3+0x58>
 8000244:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000248:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800024c:	bf18      	it	ne
 800024e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000252:	d021      	beq.n	8000298 <__addsf3+0x140>
 8000254:	ea92 0f03 	teq	r2, r3
 8000258:	d004      	beq.n	8000264 <__addsf3+0x10c>
 800025a:	f092 0f00 	teq	r2, #0
 800025e:	bf08      	it	eq
 8000260:	4608      	moveq	r0, r1
 8000262:	4770      	bx	lr
 8000264:	ea90 0f01 	teq	r0, r1
 8000268:	bf1c      	itt	ne
 800026a:	2000      	movne	r0, #0
 800026c:	4770      	bxne	lr
 800026e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000272:	d104      	bne.n	800027e <__addsf3+0x126>
 8000274:	0040      	lsls	r0, r0, #1
 8000276:	bf28      	it	cs
 8000278:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000282:	bf3c      	itt	cc
 8000284:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000288:	4770      	bxcc	lr
 800028a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800028e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000292:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000296:	4770      	bx	lr
 8000298:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800029c:	bf16      	itet	ne
 800029e:	4608      	movne	r0, r1
 80002a0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a4:	4601      	movne	r1, r0
 80002a6:	0242      	lsls	r2, r0, #9
 80002a8:	bf06      	itte	eq
 80002aa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002ae:	ea90 0f01 	teqeq	r0, r1
 80002b2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_ui2f>:
 80002b8:	f04f 0300 	mov.w	r3, #0
 80002bc:	e004      	b.n	80002c8 <__aeabi_i2f+0x8>
 80002be:	bf00      	nop

080002c0 <__aeabi_i2f>:
 80002c0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80002c4:	bf48      	it	mi
 80002c6:	4240      	negmi	r0, r0
 80002c8:	ea5f 0c00 	movs.w	ip, r0
 80002cc:	bf08      	it	eq
 80002ce:	4770      	bxeq	lr
 80002d0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80002d4:	4601      	mov	r1, r0
 80002d6:	f04f 0000 	mov.w	r0, #0
 80002da:	e01c      	b.n	8000316 <__aeabi_l2f+0x2a>

080002dc <__aeabi_ul2f>:
 80002dc:	ea50 0201 	orrs.w	r2, r0, r1
 80002e0:	bf08      	it	eq
 80002e2:	4770      	bxeq	lr
 80002e4:	f04f 0300 	mov.w	r3, #0
 80002e8:	e00a      	b.n	8000300 <__aeabi_l2f+0x14>
 80002ea:	bf00      	nop

080002ec <__aeabi_l2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 80002f8:	d502      	bpl.n	8000300 <__aeabi_l2f+0x14>
 80002fa:	4240      	negs	r0, r0
 80002fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000300:	ea5f 0c01 	movs.w	ip, r1
 8000304:	bf02      	ittt	eq
 8000306:	4684      	moveq	ip, r0
 8000308:	4601      	moveq	r1, r0
 800030a:	2000      	moveq	r0, #0
 800030c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000310:	bf08      	it	eq
 8000312:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000316:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800031a:	fabc f28c 	clz	r2, ip
 800031e:	3a08      	subs	r2, #8
 8000320:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000324:	db10      	blt.n	8000348 <__aeabi_l2f+0x5c>
 8000326:	fa01 fc02 	lsl.w	ip, r1, r2
 800032a:	4463      	add	r3, ip
 800032c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000330:	f1c2 0220 	rsb	r2, r2, #32
 8000334:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000338:	fa20 f202 	lsr.w	r2, r0, r2
 800033c:	eb43 0002 	adc.w	r0, r3, r2
 8000340:	bf08      	it	eq
 8000342:	f020 0001 	biceq.w	r0, r0, #1
 8000346:	4770      	bx	lr
 8000348:	f102 0220 	add.w	r2, r2, #32
 800034c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000350:	f1c2 0220 	rsb	r2, r2, #32
 8000354:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000358:	fa21 f202 	lsr.w	r2, r1, r2
 800035c:	eb43 0002 	adc.w	r0, r3, r2
 8000360:	bf08      	it	eq
 8000362:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000366:	4770      	bx	lr

08000368 <__aeabi_fmul>:
 8000368:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800036c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000370:	bf1e      	ittt	ne
 8000372:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000376:	ea92 0f0c 	teqne	r2, ip
 800037a:	ea93 0f0c 	teqne	r3, ip
 800037e:	d06f      	beq.n	8000460 <__aeabi_fmul+0xf8>
 8000380:	441a      	add	r2, r3
 8000382:	ea80 0c01 	eor.w	ip, r0, r1
 8000386:	0240      	lsls	r0, r0, #9
 8000388:	bf18      	it	ne
 800038a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800038e:	d01e      	beq.n	80003ce <__aeabi_fmul+0x66>
 8000390:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000394:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000398:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800039c:	fba0 3101 	umull	r3, r1, r0, r1
 80003a0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80003a4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80003a8:	bf3e      	ittt	cc
 80003aa:	0049      	lslcc	r1, r1, #1
 80003ac:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b0:	005b      	lslcc	r3, r3, #1
 80003b2:	ea40 0001 	orr.w	r0, r0, r1
 80003b6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80003ba:	2afd      	cmp	r2, #253	; 0xfd
 80003bc:	d81d      	bhi.n	80003fa <__aeabi_fmul+0x92>
 80003be:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80003c2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003c6:	bf08      	it	eq
 80003c8:	f020 0001 	biceq.w	r0, r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	f090 0f00 	teq	r0, #0
 80003d2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80003d6:	bf08      	it	eq
 80003d8:	0249      	lsleq	r1, r1, #9
 80003da:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003de:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e2:	3a7f      	subs	r2, #127	; 0x7f
 80003e4:	bfc2      	ittt	gt
 80003e6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80003ea:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003ee:	4770      	bxgt	lr
 80003f0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80003f4:	f04f 0300 	mov.w	r3, #0
 80003f8:	3a01      	subs	r2, #1
 80003fa:	dc5d      	bgt.n	80004b8 <__aeabi_fmul+0x150>
 80003fc:	f112 0f19 	cmn.w	r2, #25
 8000400:	bfdc      	itt	le
 8000402:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000406:	4770      	bxle	lr
 8000408:	f1c2 0200 	rsb	r2, r2, #0
 800040c:	0041      	lsls	r1, r0, #1
 800040e:	fa21 f102 	lsr.w	r1, r1, r2
 8000412:	f1c2 0220 	rsb	r2, r2, #32
 8000416:	fa00 fc02 	lsl.w	ip, r0, r2
 800041a:	ea5f 0031 	movs.w	r0, r1, rrx
 800041e:	f140 0000 	adc.w	r0, r0, #0
 8000422:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000426:	bf08      	it	eq
 8000428:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800042c:	4770      	bx	lr
 800042e:	f092 0f00 	teq	r2, #0
 8000432:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000436:	bf02      	ittt	eq
 8000438:	0040      	lsleq	r0, r0, #1
 800043a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800043e:	3a01      	subeq	r2, #1
 8000440:	d0f9      	beq.n	8000436 <__aeabi_fmul+0xce>
 8000442:	ea40 000c 	orr.w	r0, r0, ip
 8000446:	f093 0f00 	teq	r3, #0
 800044a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800044e:	bf02      	ittt	eq
 8000450:	0049      	lsleq	r1, r1, #1
 8000452:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000456:	3b01      	subeq	r3, #1
 8000458:	d0f9      	beq.n	800044e <__aeabi_fmul+0xe6>
 800045a:	ea41 010c 	orr.w	r1, r1, ip
 800045e:	e78f      	b.n	8000380 <__aeabi_fmul+0x18>
 8000460:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000464:	ea92 0f0c 	teq	r2, ip
 8000468:	bf18      	it	ne
 800046a:	ea93 0f0c 	teqne	r3, ip
 800046e:	d00a      	beq.n	8000486 <__aeabi_fmul+0x11e>
 8000470:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000474:	bf18      	it	ne
 8000476:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800047a:	d1d8      	bne.n	800042e <__aeabi_fmul+0xc6>
 800047c:	ea80 0001 	eor.w	r0, r0, r1
 8000480:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000484:	4770      	bx	lr
 8000486:	f090 0f00 	teq	r0, #0
 800048a:	bf17      	itett	ne
 800048c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000490:	4608      	moveq	r0, r1
 8000492:	f091 0f00 	teqne	r1, #0
 8000496:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 800049a:	d014      	beq.n	80004c6 <__aeabi_fmul+0x15e>
 800049c:	ea92 0f0c 	teq	r2, ip
 80004a0:	d101      	bne.n	80004a6 <__aeabi_fmul+0x13e>
 80004a2:	0242      	lsls	r2, r0, #9
 80004a4:	d10f      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004a6:	ea93 0f0c 	teq	r3, ip
 80004aa:	d103      	bne.n	80004b4 <__aeabi_fmul+0x14c>
 80004ac:	024b      	lsls	r3, r1, #9
 80004ae:	bf18      	it	ne
 80004b0:	4608      	movne	r0, r1
 80004b2:	d108      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004b4:	ea80 0001 	eor.w	r0, r0, r1
 80004b8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80004bc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004c0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80004c4:	4770      	bx	lr
 80004c6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004ca:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80004ce:	4770      	bx	lr

080004d0 <__aeabi_fdiv>:
 80004d0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004d4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004d8:	bf1e      	ittt	ne
 80004da:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004de:	ea92 0f0c 	teqne	r2, ip
 80004e2:	ea93 0f0c 	teqne	r3, ip
 80004e6:	d069      	beq.n	80005bc <__aeabi_fdiv+0xec>
 80004e8:	eba2 0203 	sub.w	r2, r2, r3
 80004ec:	ea80 0c01 	eor.w	ip, r0, r1
 80004f0:	0249      	lsls	r1, r1, #9
 80004f2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004f6:	d037      	beq.n	8000568 <__aeabi_fdiv+0x98>
 80004f8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80004fc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000500:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000504:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000508:	428b      	cmp	r3, r1
 800050a:	bf38      	it	cc
 800050c:	005b      	lslcc	r3, r3, #1
 800050e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000512:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000516:	428b      	cmp	r3, r1
 8000518:	bf24      	itt	cs
 800051a:	1a5b      	subcs	r3, r3, r1
 800051c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000520:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000524:	bf24      	itt	cs
 8000526:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800052e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000532:	bf24      	itt	cs
 8000534:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000538:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800053c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000540:	bf24      	itt	cs
 8000542:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000546:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054a:	011b      	lsls	r3, r3, #4
 800054c:	bf18      	it	ne
 800054e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000552:	d1e0      	bne.n	8000516 <__aeabi_fdiv+0x46>
 8000554:	2afd      	cmp	r2, #253	; 0xfd
 8000556:	f63f af50 	bhi.w	80003fa <__aeabi_fmul+0x92>
 800055a:	428b      	cmp	r3, r1
 800055c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000560:	bf08      	it	eq
 8000562:	f020 0001 	biceq.w	r0, r0, #1
 8000566:	4770      	bx	lr
 8000568:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800056c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000570:	327f      	adds	r2, #127	; 0x7f
 8000572:	bfc2      	ittt	gt
 8000574:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000578:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800057c:	4770      	bxgt	lr
 800057e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000582:	f04f 0300 	mov.w	r3, #0
 8000586:	3a01      	subs	r2, #1
 8000588:	e737      	b.n	80003fa <__aeabi_fmul+0x92>
 800058a:	f092 0f00 	teq	r2, #0
 800058e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000592:	bf02      	ittt	eq
 8000594:	0040      	lsleq	r0, r0, #1
 8000596:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800059a:	3a01      	subeq	r2, #1
 800059c:	d0f9      	beq.n	8000592 <__aeabi_fdiv+0xc2>
 800059e:	ea40 000c 	orr.w	r0, r0, ip
 80005a2:	f093 0f00 	teq	r3, #0
 80005a6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80005aa:	bf02      	ittt	eq
 80005ac:	0049      	lsleq	r1, r1, #1
 80005ae:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80005b2:	3b01      	subeq	r3, #1
 80005b4:	d0f9      	beq.n	80005aa <__aeabi_fdiv+0xda>
 80005b6:	ea41 010c 	orr.w	r1, r1, ip
 80005ba:	e795      	b.n	80004e8 <__aeabi_fdiv+0x18>
 80005bc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c0:	ea92 0f0c 	teq	r2, ip
 80005c4:	d108      	bne.n	80005d8 <__aeabi_fdiv+0x108>
 80005c6:	0242      	lsls	r2, r0, #9
 80005c8:	f47f af7d 	bne.w	80004c6 <__aeabi_fmul+0x15e>
 80005cc:	ea93 0f0c 	teq	r3, ip
 80005d0:	f47f af70 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005d4:	4608      	mov	r0, r1
 80005d6:	e776      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005d8:	ea93 0f0c 	teq	r3, ip
 80005dc:	d104      	bne.n	80005e8 <__aeabi_fdiv+0x118>
 80005de:	024b      	lsls	r3, r1, #9
 80005e0:	f43f af4c 	beq.w	800047c <__aeabi_fmul+0x114>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e76e      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005e8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80005ec:	bf18      	it	ne
 80005ee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80005f2:	d1ca      	bne.n	800058a <__aeabi_fdiv+0xba>
 80005f4:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80005f8:	f47f af5c 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005fc:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000600:	f47f af3c 	bne.w	800047c <__aeabi_fmul+0x114>
 8000604:	e75f      	b.n	80004c6 <__aeabi_fmul+0x15e>
 8000606:	bf00      	nop

08000608 <__aeabi_f2uiz>:
 8000608:	0042      	lsls	r2, r0, #1
 800060a:	d20e      	bcs.n	800062a <__aeabi_f2uiz+0x22>
 800060c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000610:	d30b      	bcc.n	800062a <__aeabi_f2uiz+0x22>
 8000612:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000616:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800061a:	d409      	bmi.n	8000630 <__aeabi_f2uiz+0x28>
 800061c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000620:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000624:	fa23 f002 	lsr.w	r0, r3, r2
 8000628:	4770      	bx	lr
 800062a:	f04f 0000 	mov.w	r0, #0
 800062e:	4770      	bx	lr
 8000630:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000634:	d101      	bne.n	800063a <__aeabi_f2uiz+0x32>
 8000636:	0242      	lsls	r2, r0, #9
 8000638:	d102      	bne.n	8000640 <__aeabi_f2uiz+0x38>
 800063a:	f04f 30ff 	mov.w	r0, #4294967295
 800063e:	4770      	bx	lr
 8000640:	f04f 0000 	mov.w	r0, #0
 8000644:	4770      	bx	lr
 8000646:	bf00      	nop

08000648 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000648:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800064a:	4b0e      	ldr	r3, [pc, #56]	; (8000684 <HAL_InitTick+0x3c>)
{
 800064c:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800064e:	7818      	ldrb	r0, [r3, #0]
 8000650:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000654:	fbb3 f3f0 	udiv	r3, r3, r0
 8000658:	4a0b      	ldr	r2, [pc, #44]	; (8000688 <HAL_InitTick+0x40>)
 800065a:	6810      	ldr	r0, [r2, #0]
 800065c:	fbb0 f0f3 	udiv	r0, r0, r3
 8000660:	f000 f88e 	bl	8000780 <HAL_SYSTICK_Config>
 8000664:	4604      	mov	r4, r0
 8000666:	b958      	cbnz	r0, 8000680 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000668:	2d0f      	cmp	r5, #15
 800066a:	d809      	bhi.n	8000680 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800066c:	4602      	mov	r2, r0
 800066e:	4629      	mov	r1, r5
 8000670:	f04f 30ff 	mov.w	r0, #4294967295
 8000674:	f000 f842 	bl	80006fc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000678:	4b04      	ldr	r3, [pc, #16]	; (800068c <HAL_InitTick+0x44>)
 800067a:	4620      	mov	r0, r4
 800067c:	601d      	str	r5, [r3, #0]
 800067e:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000680:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000682:	bd38      	pop	{r3, r4, r5, pc}
 8000684:	20000000 	.word	0x20000000
 8000688:	20000118 	.word	0x20000118
 800068c:	20000004 	.word	0x20000004

08000690 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000690:	4a07      	ldr	r2, [pc, #28]	; (80006b0 <HAL_Init+0x20>)
{
 8000692:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000694:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000696:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000698:	f043 0310 	orr.w	r3, r3, #16
 800069c:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800069e:	f000 f81b 	bl	80006d8 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80006a2:	2000      	movs	r0, #0
 80006a4:	f7ff ffd0 	bl	8000648 <HAL_InitTick>
  HAL_MspInit();
 80006a8:	f002 fe6c 	bl	8003384 <HAL_MspInit>
}
 80006ac:	2000      	movs	r0, #0
 80006ae:	bd08      	pop	{r3, pc}
 80006b0:	40022000 	.word	0x40022000

080006b4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80006b4:	4a03      	ldr	r2, [pc, #12]	; (80006c4 <HAL_IncTick+0x10>)
 80006b6:	4b04      	ldr	r3, [pc, #16]	; (80006c8 <HAL_IncTick+0x14>)
 80006b8:	6811      	ldr	r1, [r2, #0]
 80006ba:	781b      	ldrb	r3, [r3, #0]
 80006bc:	440b      	add	r3, r1
 80006be:	6013      	str	r3, [r2, #0]
 80006c0:	4770      	bx	lr
 80006c2:	bf00      	nop
 80006c4:	200003c4 	.word	0x200003c4
 80006c8:	20000000 	.word	0x20000000

080006cc <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80006cc:	4b01      	ldr	r3, [pc, #4]	; (80006d4 <HAL_GetTick+0x8>)
 80006ce:	6818      	ldr	r0, [r3, #0]
}
 80006d0:	4770      	bx	lr
 80006d2:	bf00      	nop
 80006d4:	200003c4 	.word	0x200003c4

080006d8 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006d8:	4a07      	ldr	r2, [pc, #28]	; (80006f8 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80006da:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006dc:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80006de:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006e2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80006e6:	041b      	lsls	r3, r3, #16
 80006e8:	0c1b      	lsrs	r3, r3, #16
 80006ea:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80006ee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 80006f2:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80006f4:	60d3      	str	r3, [r2, #12]
 80006f6:	4770      	bx	lr
 80006f8:	e000ed00 	.word	0xe000ed00

080006fc <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006fc:	4b17      	ldr	r3, [pc, #92]	; (800075c <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80006fe:	b530      	push	{r4, r5, lr}
 8000700:	68dc      	ldr	r4, [r3, #12]
 8000702:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000706:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800070a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800070c:	2b04      	cmp	r3, #4
 800070e:	bf28      	it	cs
 8000710:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000712:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000714:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000718:	bf98      	it	ls
 800071a:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800071c:	fa05 f303 	lsl.w	r3, r5, r3
 8000720:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000724:	bf88      	it	hi
 8000726:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000728:	4019      	ands	r1, r3
 800072a:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800072c:	fa05 f404 	lsl.w	r4, r5, r4
 8000730:	3c01      	subs	r4, #1
 8000732:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 8000734:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000736:	ea42 0201 	orr.w	r2, r2, r1
 800073a:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800073e:	bfa9      	itett	ge
 8000740:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000744:	4b06      	ldrlt	r3, [pc, #24]	; (8000760 <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000746:	b2d2      	uxtbge	r2, r2
 8000748:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800074c:	bfbb      	ittet	lt
 800074e:	f000 000f 	andlt.w	r0, r0, #15
 8000752:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000754:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000758:	541a      	strblt	r2, [r3, r0]
 800075a:	bd30      	pop	{r4, r5, pc}
 800075c:	e000ed00 	.word	0xe000ed00
 8000760:	e000ed14 	.word	0xe000ed14

08000764 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000764:	2800      	cmp	r0, #0
 8000766:	db08      	blt.n	800077a <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000768:	2301      	movs	r3, #1
 800076a:	0942      	lsrs	r2, r0, #5
 800076c:	f000 001f 	and.w	r0, r0, #31
 8000770:	fa03 f000 	lsl.w	r0, r3, r0
 8000774:	4b01      	ldr	r3, [pc, #4]	; (800077c <HAL_NVIC_EnableIRQ+0x18>)
 8000776:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800077a:	4770      	bx	lr
 800077c:	e000e100 	.word	0xe000e100

08000780 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000780:	3801      	subs	r0, #1
 8000782:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000786:	d20a      	bcs.n	800079e <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000788:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800078a:	4b06      	ldr	r3, [pc, #24]	; (80007a4 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800078c:	4a06      	ldr	r2, [pc, #24]	; (80007a8 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800078e:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000790:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000794:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000796:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000798:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800079a:	601a      	str	r2, [r3, #0]
 800079c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800079e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80007a0:	4770      	bx	lr
 80007a2:	bf00      	nop
 80007a4:	e000e010 	.word	0xe000e010
 80007a8:	e000ed00 	.word	0xe000ed00

080007ac <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80007ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80007b0:	2400      	movs	r4, #0
  uint32_t position = 0x00u;
 80007b2:	4626      	mov	r6, r4
 80007b4:	4b66      	ldr	r3, [pc, #408]	; (8000950 <HAL_GPIO_Init+0x1a4>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80007b6:	f8df e1a8 	ldr.w	lr, [pc, #424]	; 8000960 <HAL_GPIO_Init+0x1b4>
 80007ba:	f8df c1a8 	ldr.w	ip, [pc, #424]	; 8000964 <HAL_GPIO_Init+0x1b8>
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80007be:	680a      	ldr	r2, [r1, #0]
 80007c0:	fa32 f506 	lsrs.w	r5, r2, r6
 80007c4:	d102      	bne.n	80007cc <HAL_GPIO_Init+0x20>
      }
    }

	position++;
  }
}
 80007c6:	b003      	add	sp, #12
 80007c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ioposition = (0x01uL << position);
 80007cc:	f04f 0801 	mov.w	r8, #1
 80007d0:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80007d4:	ea02 0208 	and.w	r2, r2, r8
    if (iocurrent == ioposition)
 80007d8:	4590      	cmp	r8, r2
 80007da:	d17f      	bne.n	80008dc <HAL_GPIO_Init+0x130>
      switch (GPIO_Init->Mode)
 80007dc:	684d      	ldr	r5, [r1, #4]
 80007de:	2d12      	cmp	r5, #18
 80007e0:	f000 80aa 	beq.w	8000938 <HAL_GPIO_Init+0x18c>
 80007e4:	f200 8083 	bhi.w	80008ee <HAL_GPIO_Init+0x142>
 80007e8:	2d02      	cmp	r5, #2
 80007ea:	f000 80a2 	beq.w	8000932 <HAL_GPIO_Init+0x186>
 80007ee:	d877      	bhi.n	80008e0 <HAL_GPIO_Init+0x134>
 80007f0:	2d00      	cmp	r5, #0
 80007f2:	f000 8089 	beq.w	8000908 <HAL_GPIO_Init+0x15c>
 80007f6:	2d01      	cmp	r5, #1
 80007f8:	f000 8099 	beq.w	800092e <HAL_GPIO_Init+0x182>
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80007fc:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000800:	2aff      	cmp	r2, #255	; 0xff
 8000802:	bf93      	iteet	ls
 8000804:	4682      	movls	sl, r0
 8000806:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 800080a:	3d08      	subhi	r5, #8
 800080c:	f8d0 b000 	ldrls.w	fp, [r0]
 8000810:	bf92      	itee	ls
 8000812:	00b5      	lslls	r5, r6, #2
 8000814:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 8000818:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800081a:	fa09 f805 	lsl.w	r8, r9, r5
 800081e:	ea2b 0808 	bic.w	r8, fp, r8
 8000822:	fa04 f505 	lsl.w	r5, r4, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000826:	bf88      	it	hi
 8000828:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800082c:	ea48 0505 	orr.w	r5, r8, r5
 8000830:	f8ca 5000 	str.w	r5, [sl]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000834:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8000838:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 800083c:	d04e      	beq.n	80008dc <HAL_GPIO_Init+0x130>
        __HAL_RCC_AFIO_CLK_ENABLE();
 800083e:	4d45      	ldr	r5, [pc, #276]	; (8000954 <HAL_GPIO_Init+0x1a8>)
 8000840:	4f44      	ldr	r7, [pc, #272]	; (8000954 <HAL_GPIO_Init+0x1a8>)
 8000842:	69ad      	ldr	r5, [r5, #24]
 8000844:	f026 0803 	bic.w	r8, r6, #3
 8000848:	f045 0501 	orr.w	r5, r5, #1
 800084c:	61bd      	str	r5, [r7, #24]
 800084e:	69bd      	ldr	r5, [r7, #24]
 8000850:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8000854:	f005 0501 	and.w	r5, r5, #1
 8000858:	9501      	str	r5, [sp, #4]
 800085a:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800085e:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000862:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000864:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 8000868:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800086c:	fa09 f90b 	lsl.w	r9, r9, fp
 8000870:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000874:	4d38      	ldr	r5, [pc, #224]	; (8000958 <HAL_GPIO_Init+0x1ac>)
 8000876:	42a8      	cmp	r0, r5
 8000878:	d063      	beq.n	8000942 <HAL_GPIO_Init+0x196>
 800087a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800087e:	42a8      	cmp	r0, r5
 8000880:	d061      	beq.n	8000946 <HAL_GPIO_Init+0x19a>
 8000882:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000886:	42a8      	cmp	r0, r5
 8000888:	d05f      	beq.n	800094a <HAL_GPIO_Init+0x19e>
 800088a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800088e:	42a8      	cmp	r0, r5
 8000890:	bf0c      	ite	eq
 8000892:	2503      	moveq	r5, #3
 8000894:	2504      	movne	r5, #4
 8000896:	fa05 f50b 	lsl.w	r5, r5, fp
 800089a:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2u] = temp;
 800089e:	f8c8 5008 	str.w	r5, [r8, #8]
          SET_BIT(EXTI->IMR, iocurrent);
 80008a2:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80008a4:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 80008a8:	bf14      	ite	ne
 80008aa:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80008ac:	4395      	biceq	r5, r2
 80008ae:	601d      	str	r5, [r3, #0]
          SET_BIT(EXTI->EMR, iocurrent);
 80008b0:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80008b2:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 80008b6:	bf14      	ite	ne
 80008b8:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80008ba:	4395      	biceq	r5, r2
 80008bc:	605d      	str	r5, [r3, #4]
          SET_BIT(EXTI->RTSR, iocurrent);
 80008be:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80008c0:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 80008c4:	bf14      	ite	ne
 80008c6:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80008c8:	4395      	biceq	r5, r2
 80008ca:	609d      	str	r5, [r3, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 80008cc:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80008ce:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 80008d2:	bf14      	ite	ne
 80008d4:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80008d6:	ea25 0202 	biceq.w	r2, r5, r2
 80008da:	60da      	str	r2, [r3, #12]
	position++;
 80008dc:	3601      	adds	r6, #1
 80008de:	e76e      	b.n	80007be <HAL_GPIO_Init+0x12>
      switch (GPIO_Init->Mode)
 80008e0:	2d03      	cmp	r5, #3
 80008e2:	d022      	beq.n	800092a <HAL_GPIO_Init+0x17e>
 80008e4:	2d11      	cmp	r5, #17
 80008e6:	d189      	bne.n	80007fc <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80008e8:	68cc      	ldr	r4, [r1, #12]
 80008ea:	3404      	adds	r4, #4
          break;
 80008ec:	e786      	b.n	80007fc <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 80008ee:	4f1b      	ldr	r7, [pc, #108]	; (800095c <HAL_GPIO_Init+0x1b0>)
 80008f0:	42bd      	cmp	r5, r7
 80008f2:	d009      	beq.n	8000908 <HAL_GPIO_Init+0x15c>
 80008f4:	d812      	bhi.n	800091c <HAL_GPIO_Init+0x170>
 80008f6:	f8df 9070 	ldr.w	r9, [pc, #112]	; 8000968 <HAL_GPIO_Init+0x1bc>
 80008fa:	454d      	cmp	r5, r9
 80008fc:	d004      	beq.n	8000908 <HAL_GPIO_Init+0x15c>
 80008fe:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8000902:	454d      	cmp	r5, r9
 8000904:	f47f af7a 	bne.w	80007fc <HAL_GPIO_Init+0x50>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000908:	688c      	ldr	r4, [r1, #8]
 800090a:	b1c4      	cbz	r4, 800093e <HAL_GPIO_Init+0x192>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800090c:	2c01      	cmp	r4, #1
            GPIOx->BSRR = ioposition;
 800090e:	bf0c      	ite	eq
 8000910:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8000914:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000918:	2408      	movs	r4, #8
 800091a:	e76f      	b.n	80007fc <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 800091c:	4575      	cmp	r5, lr
 800091e:	d0f3      	beq.n	8000908 <HAL_GPIO_Init+0x15c>
 8000920:	4565      	cmp	r5, ip
 8000922:	d0f1      	beq.n	8000908 <HAL_GPIO_Init+0x15c>
 8000924:	f8df 9044 	ldr.w	r9, [pc, #68]	; 800096c <HAL_GPIO_Init+0x1c0>
 8000928:	e7eb      	b.n	8000902 <HAL_GPIO_Init+0x156>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800092a:	2400      	movs	r4, #0
 800092c:	e766      	b.n	80007fc <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800092e:	68cc      	ldr	r4, [r1, #12]
          break;
 8000930:	e764      	b.n	80007fc <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000932:	68cc      	ldr	r4, [r1, #12]
 8000934:	3408      	adds	r4, #8
          break;
 8000936:	e761      	b.n	80007fc <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000938:	68cc      	ldr	r4, [r1, #12]
 800093a:	340c      	adds	r4, #12
          break;
 800093c:	e75e      	b.n	80007fc <HAL_GPIO_Init+0x50>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800093e:	2404      	movs	r4, #4
 8000940:	e75c      	b.n	80007fc <HAL_GPIO_Init+0x50>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000942:	2500      	movs	r5, #0
 8000944:	e7a7      	b.n	8000896 <HAL_GPIO_Init+0xea>
 8000946:	2501      	movs	r5, #1
 8000948:	e7a5      	b.n	8000896 <HAL_GPIO_Init+0xea>
 800094a:	2502      	movs	r5, #2
 800094c:	e7a3      	b.n	8000896 <HAL_GPIO_Init+0xea>
 800094e:	bf00      	nop
 8000950:	40010400 	.word	0x40010400
 8000954:	40021000 	.word	0x40021000
 8000958:	40010800 	.word	0x40010800
 800095c:	10210000 	.word	0x10210000
 8000960:	10310000 	.word	0x10310000
 8000964:	10320000 	.word	0x10320000
 8000968:	10110000 	.word	0x10110000
 800096c:	10220000 	.word	0x10220000

08000970 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000970:	6883      	ldr	r3, [r0, #8]
 8000972:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8000974:	bf14      	ite	ne
 8000976:	2001      	movne	r0, #1
 8000978:	2000      	moveq	r0, #0
 800097a:	4770      	bx	lr

0800097c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800097c:	b5f0      	push	{r4, r5, r6, r7, lr}
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800097e:	4604      	mov	r4, r0
{
 8000980:	b087      	sub	sp, #28
  if (hpcd == NULL)
 8000982:	b310      	cbz	r0, 80009ca <HAL_PCD_Init+0x4e>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8000984:	f890 3229 	ldrb.w	r3, [r0, #553]	; 0x229
 8000988:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800098c:	b91b      	cbnz	r3, 8000996 <HAL_PCD_Init+0x1a>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800098e:	f880 2228 	strb.w	r2, [r0, #552]	; 0x228

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8000992:	f002 fe29 	bl	80035e8 <HAL_PCD_MspInit>
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8000996:	4625      	mov	r5, r4
  hpcd->State = HAL_PCD_STATE_BUSY;
 8000998:	2303      	movs	r3, #3

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800099a:	466e      	mov	r6, sp
  __HAL_PCD_DISABLE(hpcd);
 800099c:	f855 0b10 	ldr.w	r0, [r5], #16
  hpcd->State = HAL_PCD_STATE_BUSY;
 80009a0:	f884 3229 	strb.w	r3, [r4, #553]	; 0x229
  __HAL_PCD_DISABLE(hpcd);
 80009a4:	f001 f9ce 	bl	8001d44 <USB_DisableGlobalInt>
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80009a8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80009aa:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80009ac:	682b      	ldr	r3, [r5, #0]
 80009ae:	4625      	mov	r5, r4
 80009b0:	6033      	str	r3, [r6, #0]
 80009b2:	1d27      	adds	r7, r4, #4
 80009b4:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 80009b8:	f855 0b10 	ldr.w	r0, [r5], #16
 80009bc:	f001 f9b2 	bl	8001d24 <USB_CoreInit>
 80009c0:	4606      	mov	r6, r0
 80009c2:	b120      	cbz	r0, 80009ce <HAL_PCD_Init+0x52>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80009c4:	2302      	movs	r3, #2
 80009c6:	f884 3229 	strb.w	r3, [r4, #553]	; 0x229
    return HAL_ERROR;
 80009ca:	2501      	movs	r5, #1
 80009cc:	e048      	b.n	8000a60 <HAL_PCD_Init+0xe4>
    return HAL_ERROR;
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80009ce:	4601      	mov	r1, r0
 80009d0:	6820      	ldr	r0, [r4, #0]
 80009d2:	f001 f9c1 	bl	8001d58 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80009d6:	4630      	mov	r0, r6
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80009d8:	f04f 0e01 	mov.w	lr, #1
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80009dc:	6861      	ldr	r1, [r4, #4]
 80009de:	b2c3      	uxtb	r3, r0
 80009e0:	4299      	cmp	r1, r3
 80009e2:	f100 0001 	add.w	r0, r0, #1
 80009e6:	d817      	bhi.n	8000a18 <HAL_PCD_Init+0x9c>
 80009e8:	2200      	movs	r2, #0
    hpcd->IN_ep[i].xfer_len = 0U;
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80009ea:	4610      	mov	r0, r2
 80009ec:	b2d3      	uxtb	r3, r2
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80009ee:	4299      	cmp	r1, r3
 80009f0:	f102 0201 	add.w	r2, r2, #1
 80009f4:	d81d      	bhi.n	8000a32 <HAL_PCD_Init+0xb6>
    hpcd->OUT_ep[i].xfer_buff = 0U;
    hpcd->OUT_ep[i].xfer_len = 0U;
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80009f6:	466e      	mov	r6, sp
 80009f8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80009fa:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80009fc:	682b      	ldr	r3, [r5, #0]
 80009fe:	6033      	str	r3, [r6, #0]
 8000a00:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 8000a04:	6820      	ldr	r0, [r4, #0]
 8000a06:	f001 f9a9 	bl	8001d5c <USB_DevInit>
 8000a0a:	2301      	movs	r3, #1
 8000a0c:	4605      	mov	r5, r0
 8000a0e:	b300      	cbz	r0, 8000a52 <HAL_PCD_Init+0xd6>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8000a10:	2202      	movs	r2, #2
 8000a12:	f884 2229 	strb.w	r2, [r4, #553]	; 0x229
 8000a16:	e7d8      	b.n	80009ca <HAL_PCD_Init+0x4e>
    hpcd->IN_ep[i].is_in = 1U;
 8000a18:	eb04 1243 	add.w	r2, r4, r3, lsl #5
 8000a1c:	f882 e029 	strb.w	lr, [r2, #41]	; 0x29
    hpcd->IN_ep[i].num = i;
 8000a20:	f882 3028 	strb.w	r3, [r2, #40]	; 0x28
    hpcd->IN_ep[i].tx_fifo_num = i;
 8000a24:	86d3      	strh	r3, [r2, #54]	; 0x36
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8000a26:	f882 602b 	strb.w	r6, [r2, #43]	; 0x2b
    hpcd->IN_ep[i].maxpacket = 0U;
 8000a2a:	6396      	str	r6, [r2, #56]	; 0x38
    hpcd->IN_ep[i].xfer_buff = 0U;
 8000a2c:	63d6      	str	r6, [r2, #60]	; 0x3c
    hpcd->IN_ep[i].xfer_len = 0U;
 8000a2e:	6416      	str	r6, [r2, #64]	; 0x40
 8000a30:	e7d5      	b.n	80009de <HAL_PCD_Init+0x62>
    hpcd->OUT_ep[i].is_in = 0U;
 8000a32:	eb04 1643 	add.w	r6, r4, r3, lsl #5
    hpcd->OUT_ep[i].num = i;
 8000a36:	f886 3128 	strb.w	r3, [r6, #296]	; 0x128
    hpcd->OUT_ep[i].xfer_len = 0U;
 8000a3a:	330a      	adds	r3, #10
 8000a3c:	015b      	lsls	r3, r3, #5
    hpcd->OUT_ep[i].is_in = 0U;
 8000a3e:	f886 0129 	strb.w	r0, [r6, #297]	; 0x129
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8000a42:	f886 012b 	strb.w	r0, [r6, #299]	; 0x12b
    hpcd->OUT_ep[i].maxpacket = 0U;
 8000a46:	f8c6 0138 	str.w	r0, [r6, #312]	; 0x138
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8000a4a:	f8c6 013c 	str.w	r0, [r6, #316]	; 0x13c
    hpcd->OUT_ep[i].xfer_len = 0U;
 8000a4e:	50e0      	str	r0, [r4, r3]
 8000a50:	e7cc      	b.n	80009ec <HAL_PCD_Init+0x70>
    return HAL_ERROR;
  }

  hpcd->USB_Address = 0U;
 8000a52:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8000a56:	f884 3229 	strb.w	r3, [r4, #553]	; 0x229
  (void)USB_DevDisconnect(hpcd->Instance);
 8000a5a:	6820      	ldr	r0, [r4, #0]
 8000a5c:	f001 fc64 	bl	8002328 <USB_DevDisconnect>

  return HAL_OK;
}
 8000a60:	4628      	mov	r0, r5
 8000a62:	b007      	add	sp, #28
 8000a64:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000a66 <HAL_PCD_Start>:
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
  __HAL_LOCK(hpcd);
 8000a66:	f890 3228 	ldrb.w	r3, [r0, #552]	; 0x228
{
 8000a6a:	b510      	push	{r4, lr}
  __HAL_LOCK(hpcd);
 8000a6c:	2b01      	cmp	r3, #1
{
 8000a6e:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8000a70:	d00e      	beq.n	8000a90 <HAL_PCD_Start+0x2a>
 8000a72:	2101      	movs	r1, #1
 8000a74:	f880 1228 	strb.w	r1, [r0, #552]	; 0x228
#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8000a78:	f002 fedf 	bl	800383a <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */
  (void)USB_DevConnect(hpcd->Instance);
 8000a7c:	6820      	ldr	r0, [r4, #0]
 8000a7e:	f001 fc51 	bl	8002324 <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 8000a82:	6820      	ldr	r0, [r4, #0]
 8000a84:	f001 f955 	bl	8001d32 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8000a88:	2000      	movs	r0, #0
 8000a8a:	f884 0228 	strb.w	r0, [r4, #552]	; 0x228
  return HAL_OK;
 8000a8e:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8000a90:	2002      	movs	r0, #2
}
 8000a92:	bd10      	pop	{r4, pc}

08000a94 <HAL_PCD_SetAddress>:
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
  __HAL_LOCK(hpcd);
 8000a94:	f890 2228 	ldrb.w	r2, [r0, #552]	; 0x228
{
 8000a98:	b510      	push	{r4, lr}
  __HAL_LOCK(hpcd);
 8000a9a:	2a01      	cmp	r2, #1
{
 8000a9c:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8000a9e:	d00b      	beq.n	8000ab8 <HAL_PCD_SetAddress+0x24>
 8000aa0:	2201      	movs	r2, #1
 8000aa2:	f880 2228 	strb.w	r2, [r0, #552]	; 0x228
  hpcd->USB_Address = address;
 8000aa6:	f884 1024 	strb.w	r1, [r4, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8000aaa:	6800      	ldr	r0, [r0, #0]
 8000aac:	f001 fc34 	bl	8002318 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8000ab0:	2000      	movs	r0, #0
 8000ab2:	f884 0228 	strb.w	r0, [r4, #552]	; 0x228
 8000ab6:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8000ab8:	2002      	movs	r0, #2
  return HAL_OK;
}
 8000aba:	bd10      	pop	{r4, pc}

08000abc <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8000abc:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef  ret = HAL_OK;
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8000abe:	f011 0f80 	tst.w	r1, #128	; 0x80
{
 8000ac2:	4604      	mov	r4, r0
 8000ac4:	f001 0007 	and.w	r0, r1, #7
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8000ac8:	ea4f 1540 	mov.w	r5, r0, lsl #5
  if ((ep_addr & 0x80U) == 0x80U)
 8000acc:	d01f      	beq.n	8000b0e <HAL_PCD_EP_Open+0x52>
    ep->is_in = 1U;
 8000ace:	2601      	movs	r6, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8000ad0:	f105 0128 	add.w	r1, r5, #40	; 0x28
    ep->is_in = 1U;
 8000ad4:	4425      	add	r5, r4
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8000ad6:	4421      	add	r1, r4
    ep->is_in = 1U;
 8000ad8:	f885 6029 	strb.w	r6, [r5, #41]	; 0x29
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
    ep->is_in = 0U;
  }

  ep->num = ep_addr & EP_ADDR_MSK;
  ep->maxpacket = ep_mps;
 8000adc:	610a      	str	r2, [r1, #16]
  ep->type = ep_type;

  if (ep->is_in != 0U)
 8000ade:	784a      	ldrb	r2, [r1, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8000ae0:	b2c0      	uxtb	r0, r0
 8000ae2:	7008      	strb	r0, [r1, #0]
  ep->type = ep_type;
 8000ae4:	70cb      	strb	r3, [r1, #3]
  if (ep->is_in != 0U)
 8000ae6:	b102      	cbz	r2, 8000aea <HAL_PCD_EP_Open+0x2e>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8000ae8:	81c8      	strh	r0, [r1, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8000aea:	2b02      	cmp	r3, #2
  {
    ep->data_pid_start = 0U;
 8000aec:	bf04      	itt	eq
 8000aee:	2300      	moveq	r3, #0
 8000af0:	710b      	strbeq	r3, [r1, #4]
  }

  __HAL_LOCK(hpcd);
 8000af2:	f894 3228 	ldrb.w	r3, [r4, #552]	; 0x228
 8000af6:	2b01      	cmp	r3, #1
 8000af8:	d011      	beq.n	8000b1e <HAL_PCD_EP_Open+0x62>
 8000afa:	2301      	movs	r3, #1
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8000afc:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 8000afe:	f884 3228 	strb.w	r3, [r4, #552]	; 0x228
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8000b02:	f001 f947 	bl	8001d94 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8000b06:	2000      	movs	r0, #0
 8000b08:	f884 0228 	strb.w	r0, [r4, #552]	; 0x228

  return ret;
 8000b0c:	bd70      	pop	{r4, r5, r6, pc}
    ep->is_in = 0U;
 8000b0e:	2600      	movs	r6, #0
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8000b10:	f505 7194 	add.w	r1, r5, #296	; 0x128
    ep->is_in = 0U;
 8000b14:	4425      	add	r5, r4
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8000b16:	4421      	add	r1, r4
    ep->is_in = 0U;
 8000b18:	f885 6129 	strb.w	r6, [r5, #297]	; 0x129
 8000b1c:	e7de      	b.n	8000adc <HAL_PCD_EP_Open+0x20>
  __HAL_LOCK(hpcd);
 8000b1e:	2002      	movs	r0, #2
}
 8000b20:	bd70      	pop	{r4, r5, r6, pc}

08000b22 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8000b22:	f001 0307 	and.w	r3, r1, #7
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8000b26:	f011 0f80 	tst.w	r1, #128	; 0x80
{
 8000b2a:	b510      	push	{r4, lr}
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8000b2c:	ea4f 1243 	mov.w	r2, r3, lsl #5
{
 8000b30:	4604      	mov	r4, r0
  if ((ep_addr & 0x80U) == 0x80U)
 8000b32:	d015      	beq.n	8000b60 <HAL_PCD_EP_Close+0x3e>
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8000b34:	f102 0128 	add.w	r1, r2, #40	; 0x28
 8000b38:	4401      	add	r1, r0
    ep->is_in = 1U;
 8000b3a:	4402      	add	r2, r0
 8000b3c:	2001      	movs	r0, #1
 8000b3e:	f882 0029 	strb.w	r0, [r2, #41]	; 0x29
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
    ep->is_in = 0U;
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8000b42:	700b      	strb	r3, [r1, #0]

  __HAL_LOCK(hpcd);
 8000b44:	f894 3228 	ldrb.w	r3, [r4, #552]	; 0x228
 8000b48:	2b01      	cmp	r3, #1
 8000b4a:	d011      	beq.n	8000b70 <HAL_PCD_EP_Close+0x4e>
 8000b4c:	2301      	movs	r3, #1
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8000b4e:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 8000b50:	f884 3228 	strb.w	r3, [r4, #552]	; 0x228
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8000b54:	f001 fa96 	bl	8002084 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8000b58:	2000      	movs	r0, #0
 8000b5a:	f884 0228 	strb.w	r0, [r4, #552]	; 0x228
  return HAL_OK;
 8000b5e:	bd10      	pop	{r4, pc}
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8000b60:	f502 7194 	add.w	r1, r2, #296	; 0x128
 8000b64:	4401      	add	r1, r0
    ep->is_in = 0U;
 8000b66:	4402      	add	r2, r0
 8000b68:	2000      	movs	r0, #0
 8000b6a:	f882 0129 	strb.w	r0, [r2, #297]	; 0x129
 8000b6e:	e7e8      	b.n	8000b42 <HAL_PCD_EP_Close+0x20>
  __HAL_LOCK(hpcd);
 8000b70:	2002      	movs	r0, #2
}
 8000b72:	bd10      	pop	{r4, pc}

08000b74 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8000b74:	b570      	push	{r4, r5, r6, lr}
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
  ep->xfer_len = len;
  ep->xfer_count = 0U;
 8000b76:	2600      	movs	r6, #0
 8000b78:	f001 0107 	and.w	r1, r1, #7
 8000b7c:	014d      	lsls	r5, r1, #5
  ep->xfer_buff = pBuf;
 8000b7e:	1944      	adds	r4, r0, r5
  ep->is_in = 0U;
  ep->num = ep_addr & EP_ADDR_MSK;
 8000b80:	f884 1128 	strb.w	r1, [r4, #296]	; 0x128
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8000b84:	f505 7194 	add.w	r1, r5, #296	; 0x128
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8000b88:	4401      	add	r1, r0
  ep->xfer_buff = pBuf;
 8000b8a:	f8c4 213c 	str.w	r2, [r4, #316]	; 0x13c
  ep->xfer_len = len;
 8000b8e:	f8c4 3140 	str.w	r3, [r4, #320]	; 0x140
  ep->xfer_count = 0U;
 8000b92:	f8c4 6144 	str.w	r6, [r4, #324]	; 0x144
  ep->is_in = 0U;
 8000b96:	f884 6129 	strb.w	r6, [r4, #297]	; 0x129
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8000b9a:	6800      	ldr	r0, [r0, #0]
 8000b9c:	f001 fbdc 	bl	8002358 <USB_EPStartXfer>
  }

  return HAL_OK;
}
 8000ba0:	4630      	mov	r0, r6
 8000ba2:	bd70      	pop	{r4, r5, r6, pc}

08000ba4 <HAL_PCD_EP_GetRxCount>:
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8000ba4:	f001 0107 	and.w	r1, r1, #7
 8000ba8:	eb00 1141 	add.w	r1, r0, r1, lsl #5
}
 8000bac:	f8d1 0144 	ldr.w	r0, [r1, #324]	; 0x144
 8000bb0:	4770      	bx	lr

08000bb2 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8000bb2:	f001 0107 	and.w	r1, r1, #7
 8000bb6:	b570      	push	{r4, r5, r6, lr}
 8000bb8:	014d      	lsls	r5, r1, #5
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8000bba:	1944      	adds	r4, r0, r5
  ep->xfer_len = len;
 8000bbc:	6423      	str	r3, [r4, #64]	; 0x40
  ep->xfer_count = 0U;
 8000bbe:	2600      	movs	r6, #0
  ep->is_in = 1U;
 8000bc0:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 8000bc2:	f884 1028 	strb.w	r1, [r4, #40]	; 0x28
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8000bc6:	f105 0128 	add.w	r1, r5, #40	; 0x28
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8000bca:	4401      	add	r1, r0
  ep->xfer_buff = pBuf;
 8000bcc:	63e2      	str	r2, [r4, #60]	; 0x3c
  ep->xfer_count = 0U;
 8000bce:	6466      	str	r6, [r4, #68]	; 0x44
  ep->is_in = 1U;
 8000bd0:	f884 3029 	strb.w	r3, [r4, #41]	; 0x29
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8000bd4:	6800      	ldr	r0, [r0, #0]
 8000bd6:	f001 fbbf 	bl	8002358 <USB_EPStartXfer>
  }

  return HAL_OK;
}
 8000bda:	4630      	mov	r0, r6
 8000bdc:	bd70      	pop	{r4, r5, r6, pc}
	...

08000be0 <HAL_PCD_IRQHandler>:
{
 8000be0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000be4:	4604      	mov	r4, r0
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 8000be6:	6800      	ldr	r0, [r0, #0]
 8000be8:	f001 fba0 	bl	800232c <USB_ReadInterrupts>
 8000bec:	0402      	lsls	r2, r0, #16
 8000bee:	f100 8210 	bmi.w	8001012 <HAL_PCD_IRQHandler+0x432>
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 8000bf2:	6820      	ldr	r0, [r4, #0]
 8000bf4:	f001 fb9a 	bl	800232c <USB_ReadInterrupts>
 8000bf8:	0543      	lsls	r3, r0, #21
 8000bfa:	d50f      	bpl.n	8000c1c <HAL_PCD_IRQHandler+0x3c>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8000bfc:	6822      	ldr	r2, [r4, #0]
    HAL_PCD_ResetCallback(hpcd);
 8000bfe:	4620      	mov	r0, r4
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8000c00:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8000c04:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000c08:	041b      	lsls	r3, r3, #16
 8000c0a:	0c1b      	lsrs	r3, r3, #16
 8000c0c:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    HAL_PCD_ResetCallback(hpcd);
 8000c10:	f002 fd21 	bl	8003656 <HAL_PCD_ResetCallback>
    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8000c14:	2100      	movs	r1, #0
 8000c16:	4620      	mov	r0, r4
 8000c18:	f7ff ff3c 	bl	8000a94 <HAL_PCD_SetAddress>
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 8000c1c:	6820      	ldr	r0, [r4, #0]
 8000c1e:	f001 fb85 	bl	800232c <USB_ReadInterrupts>
 8000c22:	0447      	lsls	r7, r0, #17
 8000c24:	d508      	bpl.n	8000c38 <HAL_PCD_IRQHandler+0x58>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8000c26:	6822      	ldr	r2, [r4, #0]
 8000c28:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8000c2c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000c30:	041b      	lsls	r3, r3, #16
 8000c32:	0c1b      	lsrs	r3, r3, #16
 8000c34:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 8000c38:	6820      	ldr	r0, [r4, #0]
 8000c3a:	f001 fb77 	bl	800232c <USB_ReadInterrupts>
 8000c3e:	0486      	lsls	r6, r0, #18
 8000c40:	d508      	bpl.n	8000c54 <HAL_PCD_IRQHandler+0x74>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8000c42:	6822      	ldr	r2, [r4, #0]
 8000c44:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8000c48:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000c4c:	041b      	lsls	r3, r3, #16
 8000c4e:	0c1b      	lsrs	r3, r3, #16
 8000c50:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8000c54:	6820      	ldr	r0, [r4, #0]
 8000c56:	f001 fb69 	bl	800232c <USB_ReadInterrupts>
 8000c5a:	04c5      	lsls	r5, r0, #19
 8000c5c:	d51c      	bpl.n	8000c98 <HAL_PCD_IRQHandler+0xb8>
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8000c5e:	6822      	ldr	r2, [r4, #0]
    HAL_PCD_ResumeCallback(hpcd);
 8000c60:	4620      	mov	r0, r4
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8000c62:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 8000c66:	f023 0304 	bic.w	r3, r3, #4
 8000c6a:	041b      	lsls	r3, r3, #16
 8000c6c:	0c1b      	lsrs	r3, r3, #16
 8000c6e:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8000c72:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 8000c76:	f023 0308 	bic.w	r3, r3, #8
 8000c7a:	041b      	lsls	r3, r3, #16
 8000c7c:	0c1b      	lsrs	r3, r3, #16
 8000c7e:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
    HAL_PCD_ResumeCallback(hpcd);
 8000c82:	f002 fd0b 	bl	800369c <HAL_PCD_ResumeCallback>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8000c86:	6822      	ldr	r2, [r4, #0]
 8000c88:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8000c8c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000c90:	041b      	lsls	r3, r3, #16
 8000c92:	0c1b      	lsrs	r3, r3, #16
 8000c94:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 8000c98:	6820      	ldr	r0, [r4, #0]
 8000c9a:	f001 fb47 	bl	800232c <USB_ReadInterrupts>
 8000c9e:	0500      	lsls	r0, r0, #20
 8000ca0:	d526      	bpl.n	8000cf0 <HAL_PCD_IRQHandler+0x110>
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 8000ca2:	6820      	ldr	r0, [r4, #0]
 8000ca4:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 8000ca8:	b29b      	uxth	r3, r3
 8000caa:	f043 0308 	orr.w	r3, r3, #8
 8000cae:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8000cb2:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
 8000cb6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000cba:	041b      	lsls	r3, r3, #16
 8000cbc:	0c1b      	lsrs	r3, r3, #16
 8000cbe:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
    hpcd->Instance->CNTR |= USB_CNTR_LP_MODE;
 8000cc2:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 8000cc6:	b29b      	uxth	r3, r3
 8000cc8:	f043 0304 	orr.w	r3, r3, #4
 8000ccc:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
    if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8000cd0:	f001 fb2c 	bl	800232c <USB_ReadInterrupts>
 8000cd4:	04c1      	lsls	r1, r0, #19
 8000cd6:	d508      	bpl.n	8000cea <HAL_PCD_IRQHandler+0x10a>
       __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8000cd8:	6822      	ldr	r2, [r4, #0]
 8000cda:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8000cde:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000ce2:	041b      	lsls	r3, r3, #16
 8000ce4:	0c1b      	lsrs	r3, r3, #16
 8000ce6:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    HAL_PCD_SuspendCallback(hpcd);
 8000cea:	4620      	mov	r0, r4
 8000cec:	f002 fcc6 	bl	800367c <HAL_PCD_SuspendCallback>
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 8000cf0:	6820      	ldr	r0, [r4, #0]
 8000cf2:	f001 fb1b 	bl	800232c <USB_ReadInterrupts>
 8000cf6:	0582      	lsls	r2, r0, #22
 8000cf8:	d50b      	bpl.n	8000d12 <HAL_PCD_IRQHandler+0x132>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8000cfa:	6822      	ldr	r2, [r4, #0]
    HAL_PCD_SOFCallback(hpcd);
 8000cfc:	4620      	mov	r0, r4
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8000cfe:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8000d02:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000d06:	041b      	lsls	r3, r3, #16
 8000d08:	0c1b      	lsrs	r3, r3, #16
 8000d0a:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    HAL_PCD_SOFCallback(hpcd);
 8000d0e:	f002 fc9e 	bl	800364e <HAL_PCD_SOFCallback>
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8000d12:	6820      	ldr	r0, [r4, #0]
 8000d14:	f001 fb0a 	bl	800232c <USB_ReadInterrupts>
 8000d18:	05c3      	lsls	r3, r0, #23
 8000d1a:	d508      	bpl.n	8000d2e <HAL_PCD_IRQHandler+0x14e>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8000d1c:	6822      	ldr	r2, [r4, #0]
 8000d1e:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8000d22:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000d26:	041b      	lsls	r3, r3, #16
 8000d28:	0c1b      	lsrs	r3, r3, #16
 8000d2a:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
 8000d2e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
  {
    wIstr = hpcd->Instance->ISTR;
 8000d32:	f8b0 1044 	ldrh.w	r1, [r0, #68]	; 0x44
 8000d36:	b289      	uxth	r1, r1
    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);

    if (epindex == 0U)
 8000d38:	f011 060f 	ands.w	r6, r1, #15
 8000d3c:	f040 80b7 	bne.w	8000eae <HAL_PCD_IRQHandler+0x2ce>
      {
        /* DIR = 0 */

        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8000d40:	8803      	ldrh	r3, [r0, #0]
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8000d42:	f011 0110 	ands.w	r1, r1, #16
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8000d46:	b29b      	uxth	r3, r3
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8000d48:	d12c      	bne.n	8000da4 <HAL_PCD_IRQHandler+0x1c4>
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8000d4a:	ea03 0309 	and.w	r3, r3, r9
 8000d4e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000d52:	8003      	strh	r3, [r0, #0]
        ep = &hpcd->IN_ep[0];

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8000d54:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8000d58:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
 8000d5c:	b29b      	uxth	r3, r3
 8000d5e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8000d62:	eb00 0043 	add.w	r0, r0, r3, lsl #1
 8000d66:	f8b0 3404 	ldrh.w	r3, [r0, #1028]	; 0x404
        ep->xfer_buff += ep->xfer_count;
 8000d6a:	6be2      	ldr	r2, [r4, #60]	; 0x3c
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8000d6c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000d70:	6463      	str	r3, [r4, #68]	; 0x44
        ep->xfer_buff += ep->xfer_count;
 8000d72:	4413      	add	r3, r2
 8000d74:	63e3      	str	r3, [r4, #60]	; 0x3c

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8000d76:	4620      	mov	r0, r4
 8000d78:	f002 fc62 	bl	8003640 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8000d7c:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8000d80:	b153      	cbz	r3, 8000d98 <HAL_PCD_IRQHandler+0x1b8>
 8000d82:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8000d84:	b942      	cbnz	r2, 8000d98 <HAL_PCD_IRQHandler+0x1b8>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8000d86:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8000d8a:	6821      	ldr	r1, [r4, #0]
 8000d8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000d90:	f8a1 304c 	strh.w	r3, [r1, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8000d94:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8000d98:	6820      	ldr	r0, [r4, #0]
 8000d9a:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
 8000d9e:	041b      	lsls	r3, r3, #16
 8000da0:	d4c7      	bmi.n	8000d32 <HAL_PCD_IRQHandler+0x152>
 8000da2:	e726      	b.n	8000bf2 <HAL_PCD_IRQHandler+0x12>
        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8000da4:	f413 6500 	ands.w	r5, r3, #2048	; 0x800
 8000da8:	d021      	beq.n	8000dee <HAL_PCD_IRQHandler+0x20e>
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8000daa:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8000dae:	f894 2128 	ldrb.w	r2, [r4, #296]	; 0x128
 8000db2:	b29b      	uxth	r3, r3
 8000db4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8000db8:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8000dbc:	f8b3 340c 	ldrh.w	r3, [r3, #1036]	; 0x40c

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8000dc0:	f8b4 212e 	ldrh.w	r2, [r4, #302]	; 0x12e
 8000dc4:	f3c3 0309 	ubfx	r3, r3, #0, #10
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8000dc8:	f8c4 3144 	str.w	r3, [r4, #324]	; 0x144
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8000dcc:	f504 710c 	add.w	r1, r4, #560	; 0x230
 8000dd0:	f001 fbaa 	bl	8002528 <USB_ReadPMA>
                      ep->pmaadress, (uint16_t)ep->xfer_count);

          /* SETUP bit kept frozen while CTR_RX = 1*/
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8000dd4:	6822      	ldr	r2, [r4, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8000dd6:	4620      	mov	r0, r4
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8000dd8:	8813      	ldrh	r3, [r2, #0]
 8000dda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000dde:	051b      	lsls	r3, r3, #20
 8000de0:	0d1b      	lsrs	r3, r3, #20
 8000de2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000de6:	8013      	strh	r3, [r2, #0]
          HAL_PCD_SetupStageCallback(hpcd);
 8000de8:	f002 fc1c 	bl	8003624 <HAL_PCD_SetupStageCallback>
 8000dec:	e7d4      	b.n	8000d98 <HAL_PCD_IRQHandler+0x1b8>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }

        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8000dee:	041f      	lsls	r7, r3, #16
 8000df0:	d5d2      	bpl.n	8000d98 <HAL_PCD_IRQHandler+0x1b8>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8000df2:	8803      	ldrh	r3, [r0, #0]
 8000df4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000df8:	051b      	lsls	r3, r3, #20
 8000dfa:	0d1b      	lsrs	r3, r3, #20
 8000dfc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000e00:	8003      	strh	r3, [r0, #0]

          /* Get Control Data OUT Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8000e02:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8000e06:	f894 2128 	ldrb.w	r2, [r4, #296]	; 0x128
 8000e0a:	b29b      	uxth	r3, r3
 8000e0c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8000e10:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8000e14:	f8b3 340c 	ldrh.w	r3, [r3, #1036]	; 0x40c
 8000e18:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000e1c:	f8c4 3144 	str.w	r3, [r4, #324]	; 0x144

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8000e20:	b18b      	cbz	r3, 8000e46 <HAL_PCD_IRQHandler+0x266>
 8000e22:	f8d4 113c 	ldr.w	r1, [r4, #316]	; 0x13c
 8000e26:	b171      	cbz	r1, 8000e46 <HAL_PCD_IRQHandler+0x266>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8000e28:	f8b4 212e 	ldrh.w	r2, [r4, #302]	; 0x12e
 8000e2c:	f001 fb7c 	bl	8002528 <USB_ReadPMA>
                        ep->pmaadress, (uint16_t)ep->xfer_count);

            ep->xfer_buff += ep->xfer_count;
 8000e30:	f8d4 313c 	ldr.w	r3, [r4, #316]	; 0x13c
 8000e34:	f8d4 2144 	ldr.w	r2, [r4, #324]	; 0x144

            /* Process Control Data OUT Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8000e38:	4629      	mov	r1, r5
            ep->xfer_buff += ep->xfer_count;
 8000e3a:	4413      	add	r3, r2
 8000e3c:	f8c4 313c 	str.w	r3, [r4, #316]	; 0x13c
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8000e40:	4620      	mov	r0, r4
 8000e42:	f002 fbf5 	bl	8003630 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8000e46:	6821      	ldr	r1, [r4, #0]
 8000e48:	f8d4 5138 	ldr.w	r5, [r4, #312]	; 0x138
 8000e4c:	f8b1 3050 	ldrh.w	r3, [r1, #80]	; 0x50
 8000e50:	f201 400c 	addw	r0, r1, #1036	; 0x40c
 8000e54:	b29b      	uxth	r3, r3
 8000e56:	b9cd      	cbnz	r5, 8000e8c <HAL_PCD_IRQHandler+0x2ac>
 8000e58:	5ac2      	ldrh	r2, [r0, r3]
 8000e5a:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 8000e5e:	0412      	lsls	r2, r2, #16
 8000e60:	0c12      	lsrs	r2, r2, #16
 8000e62:	52c2      	strh	r2, [r0, r3]
 8000e64:	5ac2      	ldrh	r2, [r0, r3]
 8000e66:	b292      	uxth	r2, r2
 8000e68:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000e6c:	52c2      	strh	r2, [r0, r3]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8000e6e:	880b      	ldrh	r3, [r1, #0]
 8000e70:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000e74:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000e78:	041b      	lsls	r3, r3, #16
 8000e7a:	0c1b      	lsrs	r3, r3, #16
 8000e7c:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8000e80:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000e84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000e88:	800b      	strh	r3, [r1, #0]
 8000e8a:	e785      	b.n	8000d98 <HAL_PCD_IRQHandler+0x1b8>
          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8000e8c:	2d3e      	cmp	r5, #62	; 0x3e
 8000e8e:	d806      	bhi.n	8000e9e <HAL_PCD_IRQHandler+0x2be>
 8000e90:	086a      	lsrs	r2, r5, #1
 8000e92:	07ee      	lsls	r6, r5, #31
 8000e94:	bf48      	it	mi
 8000e96:	3201      	addmi	r2, #1
 8000e98:	0292      	lsls	r2, r2, #10
 8000e9a:	b292      	uxth	r2, r2
 8000e9c:	e7e6      	b.n	8000e6c <HAL_PCD_IRQHandler+0x28c>
 8000e9e:	096a      	lsrs	r2, r5, #5
 8000ea0:	06ed      	lsls	r5, r5, #27
 8000ea2:	bf08      	it	eq
 8000ea4:	f102 32ff 	addeq.w	r2, r2, #4294967295
 8000ea8:	ea4a 2282 	orr.w	r2, sl, r2, lsl #10
 8000eac:	e7f5      	b.n	8000e9a <HAL_PCD_IRQHandler+0x2ba>
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8000eae:	f830 8026 	ldrh.w	r8, [r0, r6, lsl #2]
 8000eb2:	fa1f f888 	uxth.w	r8, r8
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8000eb6:	f418 4f00 	tst.w	r8, #32768	; 0x8000
 8000eba:	d03d      	beq.n	8000f38 <HAL_PCD_IRQHandler+0x358>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8000ebc:	f830 3026 	ldrh.w	r3, [r0, r6, lsl #2]
        ep = &hpcd->OUT_ep[epindex];

        /* OUT double Buffering*/
        if (ep->doublebuffer == 0U)
 8000ec0:	0177      	lsls	r7, r6, #5
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8000ec2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000ec6:	051b      	lsls	r3, r3, #20
 8000ec8:	0d1b      	lsrs	r3, r3, #20
 8000eca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000ece:	f820 3026 	strh.w	r3, [r0, r6, lsl #2]
        if (ep->doublebuffer == 0U)
 8000ed2:	19e1      	adds	r1, r4, r7
 8000ed4:	f891 3134 	ldrb.w	r3, [r1, #308]	; 0x134
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d158      	bne.n	8000f8e <HAL_PCD_IRQHandler+0x3ae>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8000edc:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8000ee0:	f891 2128 	ldrb.w	r2, [r1, #296]	; 0x128
 8000ee4:	b29b      	uxth	r3, r3
 8000ee6:	3306      	adds	r3, #6
 8000ee8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8000eec:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8000ef0:	f8b3 5400 	ldrh.w	r5, [r3, #1024]	; 0x400
 8000ef4:	f3c5 0509 	ubfx	r5, r5, #0, #10
          if (count != 0U)
 8000ef8:	b135      	cbz	r5, 8000f08 <HAL_PCD_IRQHandler+0x328>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8000efa:	f8b1 212e 	ldrh.w	r2, [r1, #302]	; 0x12e
 8000efe:	462b      	mov	r3, r5
 8000f00:	f8d1 113c 	ldr.w	r1, [r1, #316]	; 0x13c
 8000f04:	f001 fb10 	bl	8002528 <USB_ReadPMA>
 8000f08:	19e1      	adds	r1, r4, r7
          }
          /* free EP OUT Buffer */
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count += count;
 8000f0a:	f8d1 3144 	ldr.w	r3, [r1, #324]	; 0x144
        ep->xfer_buff += count;
 8000f0e:	f8d1 213c 	ldr.w	r2, [r1, #316]	; 0x13c
        ep->xfer_count += count;
 8000f12:	442b      	add	r3, r5
 8000f14:	f8c1 3144 	str.w	r3, [r1, #324]	; 0x144

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8000f18:	f8d1 3140 	ldr.w	r3, [r1, #320]	; 0x140
        ep->xfer_buff += count;
 8000f1c:	442a      	add	r2, r5
 8000f1e:	f8c1 213c 	str.w	r2, [r1, #316]	; 0x13c
        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8000f22:	b11b      	cbz	r3, 8000f2c <HAL_PCD_IRQHandler+0x34c>
 8000f24:	f8d1 0138 	ldr.w	r0, [r1, #312]	; 0x138
 8000f28:	4285      	cmp	r5, r0
 8000f2a:	d269      	bcs.n	8001000 <HAL_PCD_IRQHandler+0x420>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8000f2c:	4427      	add	r7, r4
 8000f2e:	f897 1128 	ldrb.w	r1, [r7, #296]	; 0x128
 8000f32:	4620      	mov	r0, r4
 8000f34:	f002 fb7c 	bl	8003630 <HAL_PCD_DataOutStageCallback>
          (void)HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
        }

      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8000f38:	f018 0f80 	tst.w	r8, #128	; 0x80
 8000f3c:	f43f af2c 	beq.w	8000d98 <HAL_PCD_IRQHandler+0x1b8>
      {
        ep = &hpcd->IN_ep[epindex];

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8000f40:	6821      	ldr	r1, [r4, #0]
        {
          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8000f42:	4620      	mov	r0, r4
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8000f44:	f831 2026 	ldrh.w	r2, [r1, r6, lsl #2]
 8000f48:	b292      	uxth	r2, r2
 8000f4a:	ea02 0209 	and.w	r2, r2, r9
 8000f4e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000f52:	f821 2026 	strh.w	r2, [r1, r6, lsl #2]
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8000f56:	f8b1 3050 	ldrh.w	r3, [r1, #80]	; 0x50
 8000f5a:	eb04 1646 	add.w	r6, r4, r6, lsl #5
 8000f5e:	f896 2028 	ldrb.w	r2, [r6, #40]	; 0x28
 8000f62:	b29b      	uxth	r3, r3
 8000f64:	3302      	adds	r3, #2
 8000f66:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8000f6a:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 8000f6e:	f8b3 2400 	ldrh.w	r2, [r3, #1024]	; 0x400
        ep->xfer_buff += ep->xfer_count;
 8000f72:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8000f74:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8000f78:	6472      	str	r2, [r6, #68]	; 0x44
        ep->xfer_buff += ep->xfer_count;
 8000f7a:	441a      	add	r2, r3
        if (ep->xfer_len == 0U)
 8000f7c:	6c33      	ldr	r3, [r6, #64]	; 0x40
        ep->xfer_buff += ep->xfer_count;
 8000f7e:	63f2      	str	r2, [r6, #60]	; 0x3c
 8000f80:	f896 1028 	ldrb.w	r1, [r6, #40]	; 0x28
        if (ep->xfer_len == 0U)
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d141      	bne.n	800100c <HAL_PCD_IRQHandler+0x42c>
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8000f88:	f002 fb5a 	bl	8003640 <HAL_PCD_DataInStageCallback>
 8000f8c:	e704      	b.n	8000d98 <HAL_PCD_IRQHandler+0x1b8>
          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8000f8e:	f891 3128 	ldrb.w	r3, [r1, #296]	; 0x128
 8000f92:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8000f96:	00db      	lsls	r3, r3, #3
 8000f98:	f412 4f80 	tst.w	r2, #16384	; 0x4000
            count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8000f9c:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 8000fa0:	b292      	uxth	r2, r2
          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8000fa2:	d01f      	beq.n	8000fe4 <HAL_PCD_IRQHandler+0x404>
            count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8000fa4:	3202      	adds	r2, #2
 8000fa6:	4413      	add	r3, r2
 8000fa8:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8000fac:	f8b3 5400 	ldrh.w	r5, [r3, #1024]	; 0x400
 8000fb0:	f3c5 0509 	ubfx	r5, r5, #0, #10
            if (count != 0U)
 8000fb4:	b135      	cbz	r5, 8000fc4 <HAL_PCD_IRQHandler+0x3e4>
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8000fb6:	462b      	mov	r3, r5
 8000fb8:	f8b1 2130 	ldrh.w	r2, [r1, #304]	; 0x130
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8000fbc:	f8d1 113c 	ldr.w	r1, [r1, #316]	; 0x13c
 8000fc0:	f001 fab2 	bl	8002528 <USB_ReadPMA>
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8000fc4:	19e3      	adds	r3, r4, r7
 8000fc6:	f893 1128 	ldrb.w	r1, [r3, #296]	; 0x128
 8000fca:	6822      	ldr	r2, [r4, #0]
 8000fcc:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8000fd0:	b29b      	uxth	r3, r3
 8000fd2:	ea03 030b 	and.w	r3, r3, fp
 8000fd6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000fda:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8000fde:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
 8000fe2:	e791      	b.n	8000f08 <HAL_PCD_IRQHandler+0x328>
            count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8000fe4:	3206      	adds	r2, #6
 8000fe6:	4413      	add	r3, r2
 8000fe8:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8000fec:	f8b3 5400 	ldrh.w	r5, [r3, #1024]	; 0x400
 8000ff0:	f3c5 0509 	ubfx	r5, r5, #0, #10
            if (count != 0U)
 8000ff4:	2d00      	cmp	r5, #0
 8000ff6:	d0e5      	beq.n	8000fc4 <HAL_PCD_IRQHandler+0x3e4>
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8000ff8:	462b      	mov	r3, r5
 8000ffa:	f8b1 2132 	ldrh.w	r2, [r1, #306]	; 0x132
 8000ffe:	e7dd      	b.n	8000fbc <HAL_PCD_IRQHandler+0x3dc>
          (void)HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8001000:	f891 1128 	ldrb.w	r1, [r1, #296]	; 0x128
 8001004:	4620      	mov	r0, r4
 8001006:	f7ff fdb5 	bl	8000b74 <HAL_PCD_EP_Receive>
 800100a:	e795      	b.n	8000f38 <HAL_PCD_IRQHandler+0x358>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 800100c:	f7ff fdd1 	bl	8000bb2 <HAL_PCD_EP_Transmit>
 8001010:	e6c2      	b.n	8000d98 <HAL_PCD_IRQHandler+0x1b8>
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8001012:	f8df 900c 	ldr.w	r9, [pc, #12]	; 8001020 <HAL_PCD_IRQHandler+0x440>
 8001016:	f8df a00c 	ldr.w	sl, [pc, #12]	; 8001024 <HAL_PCD_IRQHandler+0x444>
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 800101a:	f8df b00c 	ldr.w	fp, [pc, #12]	; 8001028 <HAL_PCD_IRQHandler+0x448>
 800101e:	e6bb      	b.n	8000d98 <HAL_PCD_IRQHandler+0x1b8>
 8001020:	ffff8f0f 	.word	0xffff8f0f
 8001024:	ffff8000 	.word	0xffff8000
 8001028:	ffff8f8f 	.word	0xffff8f8f

0800102c <HAL_PCD_EP_SetStall>:
{
 800102c:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800102e:	6843      	ldr	r3, [r0, #4]
 8001030:	f001 0507 	and.w	r5, r1, #7
 8001034:	429d      	cmp	r5, r3
{
 8001036:	4604      	mov	r4, r0
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8001038:	d828      	bhi.n	800108c <HAL_PCD_EP_SetStall+0x60>
  if ((0x80U & ep_addr) == 0x80U)
 800103a:	060b      	lsls	r3, r1, #24
 800103c:	d51d      	bpl.n	800107a <HAL_PCD_EP_SetStall+0x4e>
    ep->is_in = 1U;
 800103e:	2201      	movs	r2, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001040:	016b      	lsls	r3, r5, #5
 8001042:	f103 0128 	add.w	r1, r3, #40	; 0x28
    ep->is_in = 1U;
 8001046:	4403      	add	r3, r0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001048:	4401      	add	r1, r0
    ep->is_in = 1U;
 800104a:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  ep->is_stall = 1U;
 800104e:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 8001050:	700d      	strb	r5, [r1, #0]
  ep->is_stall = 1U;
 8001052:	708b      	strb	r3, [r1, #2]
  __HAL_LOCK(hpcd);
 8001054:	f894 2228 	ldrb.w	r2, [r4, #552]	; 0x228
 8001058:	429a      	cmp	r2, r3
 800105a:	d019      	beq.n	8001090 <HAL_PCD_EP_SetStall+0x64>
 800105c:	f884 3228 	strb.w	r3, [r4, #552]	; 0x228
  (void)USB_EPSetStall(hpcd->Instance, ep);
 8001060:	6820      	ldr	r0, [r4, #0]
 8001062:	f001 f8ee 	bl	8002242 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001066:	b925      	cbnz	r5, 8001072 <HAL_PCD_EP_SetStall+0x46>
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8001068:	f504 710c 	add.w	r1, r4, #560	; 0x230
 800106c:	6820      	ldr	r0, [r4, #0]
 800106e:	f001 f961 	bl	8002334 <USB_EP0_OutStart>
  __HAL_UNLOCK(hpcd);
 8001072:	2000      	movs	r0, #0
 8001074:	f884 0228 	strb.w	r0, [r4, #552]	; 0x228
  return HAL_OK;
 8001078:	bd38      	pop	{r3, r4, r5, pc}
    ep->is_in = 0U;
 800107a:	2200      	movs	r2, #0
    ep = &hpcd->OUT_ep[ep_addr];
 800107c:	014b      	lsls	r3, r1, #5
 800107e:	f503 7194 	add.w	r1, r3, #296	; 0x128
    ep->is_in = 0U;
 8001082:	4403      	add	r3, r0
    ep = &hpcd->OUT_ep[ep_addr];
 8001084:	4401      	add	r1, r0
    ep->is_in = 0U;
 8001086:	f883 2129 	strb.w	r2, [r3, #297]	; 0x129
 800108a:	e7e0      	b.n	800104e <HAL_PCD_EP_SetStall+0x22>
    return HAL_ERROR;
 800108c:	2001      	movs	r0, #1
 800108e:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hpcd);
 8001090:	2002      	movs	r0, #2
}
 8001092:	bd38      	pop	{r3, r4, r5, pc}

08001094 <HAL_PCD_EP_ClrStall>:
{
 8001094:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8001096:	6843      	ldr	r3, [r0, #4]
 8001098:	f001 020f 	and.w	r2, r1, #15
 800109c:	429a      	cmp	r2, r3
{
 800109e:	4604      	mov	r4, r0
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80010a0:	d826      	bhi.n	80010f0 <HAL_PCD_EP_ClrStall+0x5c>
 80010a2:	f001 0307 	and.w	r3, r1, #7
  if ((0x80U & ep_addr) == 0x80U)
 80010a6:	f011 0f80 	tst.w	r1, #128	; 0x80
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80010aa:	ea4f 1243 	mov.w	r2, r3, lsl #5
  if ((0x80U & ep_addr) == 0x80U)
 80010ae:	d017      	beq.n	80010e0 <HAL_PCD_EP_ClrStall+0x4c>
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80010b0:	f102 0128 	add.w	r1, r2, #40	; 0x28
 80010b4:	4401      	add	r1, r0
    ep->is_in = 1U;
 80010b6:	4402      	add	r2, r0
 80010b8:	2001      	movs	r0, #1
 80010ba:	f882 0029 	strb.w	r0, [r2, #41]	; 0x29
  ep->is_stall = 0U;
 80010be:	2500      	movs	r5, #0
  ep->num = ep_addr & EP_ADDR_MSK;
 80010c0:	700b      	strb	r3, [r1, #0]
  ep->is_stall = 0U;
 80010c2:	708d      	strb	r5, [r1, #2]
  __HAL_LOCK(hpcd);
 80010c4:	f894 3228 	ldrb.w	r3, [r4, #552]	; 0x228
 80010c8:	2b01      	cmp	r3, #1
 80010ca:	d013      	beq.n	80010f4 <HAL_PCD_EP_ClrStall+0x60>
 80010cc:	2301      	movs	r3, #1
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80010ce:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 80010d0:	f884 3228 	strb.w	r3, [r4, #552]	; 0x228
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80010d4:	f001 f8d5 	bl	8002282 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80010d8:	f884 5228 	strb.w	r5, [r4, #552]	; 0x228
  return HAL_OK;
 80010dc:	4628      	mov	r0, r5
 80010de:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80010e0:	f502 7194 	add.w	r1, r2, #296	; 0x128
 80010e4:	4401      	add	r1, r0
    ep->is_in = 0U;
 80010e6:	4402      	add	r2, r0
 80010e8:	2000      	movs	r0, #0
 80010ea:	f882 0129 	strb.w	r0, [r2, #297]	; 0x129
 80010ee:	e7e6      	b.n	80010be <HAL_PCD_EP_ClrStall+0x2a>
    return HAL_ERROR;
 80010f0:	2001      	movs	r0, #1
 80010f2:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hpcd);
 80010f4:	2002      	movs	r0, #2
}
 80010f6:	bd38      	pop	{r3, r4, r5, pc}

080010f8 <HAL_PCDEx_PMAConfig>:
                                       uint32_t pmaadress)
{
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 80010f8:	f011 0f80 	tst.w	r1, #128	; 0x80
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80010fc:	bf1b      	ittet	ne
 80010fe:	f001 0107 	andne.w	r1, r1, #7
 8001102:	eb00 1041 	addne.w	r0, r0, r1, lsl #5
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8001106:	eb00 1041 	addeq.w	r0, r0, r1, lsl #5
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800110a:	3028      	addne	r0, #40	; 0x28
    ep = &hpcd->OUT_ep[ep_addr];
 800110c:	bf08      	it	eq
 800110e:	f500 7094 	addeq.w	r0, r0, #296	; 0x128
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8001112:	b91a      	cbnz	r2, 800111c <HAL_PCDEx_PMAConfig+0x24>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8001114:	7302      	strb	r2, [r0, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8001116:	80c3      	strh	r3, [r0, #6]
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
  }

  return HAL_OK;
}
 8001118:	2000      	movs	r0, #0
 800111a:	4770      	bx	lr
    ep->doublebuffer = 1U;
 800111c:	2201      	movs	r2, #1
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800111e:	8103      	strh	r3, [r0, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8001120:	0c1b      	lsrs	r3, r3, #16
    ep->doublebuffer = 1U;
 8001122:	7302      	strb	r2, [r0, #12]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8001124:	8143      	strh	r3, [r0, #10]
 8001126:	e7f7      	b.n	8001118 <HAL_PCDEx_PMAConfig+0x20>

08001128 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001128:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800112c:	4605      	mov	r5, r0
 800112e:	b908      	cbnz	r0, 8001134 <HAL_RCC_OscConfig+0xc>
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
      {
        return HAL_ERROR;
 8001130:	2001      	movs	r0, #1
 8001132:	e03c      	b.n	80011ae <HAL_RCC_OscConfig+0x86>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001134:	6803      	ldr	r3, [r0, #0]
 8001136:	07db      	lsls	r3, r3, #31
 8001138:	d410      	bmi.n	800115c <HAL_RCC_OscConfig+0x34>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800113a:	682b      	ldr	r3, [r5, #0]
 800113c:	079f      	lsls	r7, r3, #30
 800113e:	d45d      	bmi.n	80011fc <HAL_RCC_OscConfig+0xd4>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001140:	682b      	ldr	r3, [r5, #0]
 8001142:	0719      	lsls	r1, r3, #28
 8001144:	f100 8094 	bmi.w	8001270 <HAL_RCC_OscConfig+0x148>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001148:	682b      	ldr	r3, [r5, #0]
 800114a:	075a      	lsls	r2, r3, #29
 800114c:	f100 80be 	bmi.w	80012cc <HAL_RCC_OscConfig+0x1a4>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001150:	69e8      	ldr	r0, [r5, #28]
 8001152:	2800      	cmp	r0, #0
 8001154:	f040 812c 	bne.w	80013b0 <HAL_RCC_OscConfig+0x288>
        }
      }
    }
  }

  return HAL_OK;
 8001158:	2000      	movs	r0, #0
 800115a:	e028      	b.n	80011ae <HAL_RCC_OscConfig+0x86>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800115c:	4c8f      	ldr	r4, [pc, #572]	; (800139c <HAL_RCC_OscConfig+0x274>)
 800115e:	6863      	ldr	r3, [r4, #4]
 8001160:	f003 030c 	and.w	r3, r3, #12
 8001164:	2b04      	cmp	r3, #4
 8001166:	d007      	beq.n	8001178 <HAL_RCC_OscConfig+0x50>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001168:	6863      	ldr	r3, [r4, #4]
 800116a:	f003 030c 	and.w	r3, r3, #12
 800116e:	2b08      	cmp	r3, #8
 8001170:	d109      	bne.n	8001186 <HAL_RCC_OscConfig+0x5e>
 8001172:	6863      	ldr	r3, [r4, #4]
 8001174:	03de      	lsls	r6, r3, #15
 8001176:	d506      	bpl.n	8001186 <HAL_RCC_OscConfig+0x5e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001178:	6823      	ldr	r3, [r4, #0]
 800117a:	039c      	lsls	r4, r3, #14
 800117c:	d5dd      	bpl.n	800113a <HAL_RCC_OscConfig+0x12>
 800117e:	686b      	ldr	r3, [r5, #4]
 8001180:	2b00      	cmp	r3, #0
 8001182:	d1da      	bne.n	800113a <HAL_RCC_OscConfig+0x12>
 8001184:	e7d4      	b.n	8001130 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001186:	686b      	ldr	r3, [r5, #4]
 8001188:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800118c:	d112      	bne.n	80011b4 <HAL_RCC_OscConfig+0x8c>
 800118e:	6823      	ldr	r3, [r4, #0]
 8001190:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001194:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001196:	f7ff fa99 	bl	80006cc <HAL_GetTick>
 800119a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800119c:	6823      	ldr	r3, [r4, #0]
 800119e:	0398      	lsls	r0, r3, #14
 80011a0:	d4cb      	bmi.n	800113a <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80011a2:	f7ff fa93 	bl	80006cc <HAL_GetTick>
 80011a6:	1b80      	subs	r0, r0, r6
 80011a8:	2864      	cmp	r0, #100	; 0x64
 80011aa:	d9f7      	bls.n	800119c <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 80011ac:	2003      	movs	r0, #3
}
 80011ae:	b002      	add	sp, #8
 80011b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011b4:	b99b      	cbnz	r3, 80011de <HAL_RCC_OscConfig+0xb6>
 80011b6:	6823      	ldr	r3, [r4, #0]
 80011b8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80011bc:	6023      	str	r3, [r4, #0]
 80011be:	6823      	ldr	r3, [r4, #0]
 80011c0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80011c4:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80011c6:	f7ff fa81 	bl	80006cc <HAL_GetTick>
 80011ca:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80011cc:	6823      	ldr	r3, [r4, #0]
 80011ce:	0399      	lsls	r1, r3, #14
 80011d0:	d5b3      	bpl.n	800113a <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80011d2:	f7ff fa7b 	bl	80006cc <HAL_GetTick>
 80011d6:	1b80      	subs	r0, r0, r6
 80011d8:	2864      	cmp	r0, #100	; 0x64
 80011da:	d9f7      	bls.n	80011cc <HAL_RCC_OscConfig+0xa4>
 80011dc:	e7e6      	b.n	80011ac <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011de:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80011e2:	6823      	ldr	r3, [r4, #0]
 80011e4:	d103      	bne.n	80011ee <HAL_RCC_OscConfig+0xc6>
 80011e6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80011ea:	6023      	str	r3, [r4, #0]
 80011ec:	e7cf      	b.n	800118e <HAL_RCC_OscConfig+0x66>
 80011ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80011f2:	6023      	str	r3, [r4, #0]
 80011f4:	6823      	ldr	r3, [r4, #0]
 80011f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80011fa:	e7cb      	b.n	8001194 <HAL_RCC_OscConfig+0x6c>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80011fc:	4c67      	ldr	r4, [pc, #412]	; (800139c <HAL_RCC_OscConfig+0x274>)
 80011fe:	6863      	ldr	r3, [r4, #4]
 8001200:	f013 0f0c 	tst.w	r3, #12
 8001204:	d007      	beq.n	8001216 <HAL_RCC_OscConfig+0xee>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001206:	6863      	ldr	r3, [r4, #4]
 8001208:	f003 030c 	and.w	r3, r3, #12
 800120c:	2b08      	cmp	r3, #8
 800120e:	d110      	bne.n	8001232 <HAL_RCC_OscConfig+0x10a>
 8001210:	6863      	ldr	r3, [r4, #4]
 8001212:	03da      	lsls	r2, r3, #15
 8001214:	d40d      	bmi.n	8001232 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001216:	6823      	ldr	r3, [r4, #0]
 8001218:	079b      	lsls	r3, r3, #30
 800121a:	d502      	bpl.n	8001222 <HAL_RCC_OscConfig+0xfa>
 800121c:	692b      	ldr	r3, [r5, #16]
 800121e:	2b01      	cmp	r3, #1
 8001220:	d186      	bne.n	8001130 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001222:	6823      	ldr	r3, [r4, #0]
 8001224:	696a      	ldr	r2, [r5, #20]
 8001226:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800122a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800122e:	6023      	str	r3, [r4, #0]
 8001230:	e786      	b.n	8001140 <HAL_RCC_OscConfig+0x18>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001232:	692a      	ldr	r2, [r5, #16]
 8001234:	4b5a      	ldr	r3, [pc, #360]	; (80013a0 <HAL_RCC_OscConfig+0x278>)
 8001236:	b16a      	cbz	r2, 8001254 <HAL_RCC_OscConfig+0x12c>
        __HAL_RCC_HSI_ENABLE();
 8001238:	2201      	movs	r2, #1
 800123a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800123c:	f7ff fa46 	bl	80006cc <HAL_GetTick>
 8001240:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001242:	6823      	ldr	r3, [r4, #0]
 8001244:	079f      	lsls	r7, r3, #30
 8001246:	d4ec      	bmi.n	8001222 <HAL_RCC_OscConfig+0xfa>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001248:	f7ff fa40 	bl	80006cc <HAL_GetTick>
 800124c:	1b80      	subs	r0, r0, r6
 800124e:	2802      	cmp	r0, #2
 8001250:	d9f7      	bls.n	8001242 <HAL_RCC_OscConfig+0x11a>
 8001252:	e7ab      	b.n	80011ac <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8001254:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001256:	f7ff fa39 	bl	80006cc <HAL_GetTick>
 800125a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800125c:	6823      	ldr	r3, [r4, #0]
 800125e:	0798      	lsls	r0, r3, #30
 8001260:	f57f af6e 	bpl.w	8001140 <HAL_RCC_OscConfig+0x18>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001264:	f7ff fa32 	bl	80006cc <HAL_GetTick>
 8001268:	1b80      	subs	r0, r0, r6
 800126a:	2802      	cmp	r0, #2
 800126c:	d9f6      	bls.n	800125c <HAL_RCC_OscConfig+0x134>
 800126e:	e79d      	b.n	80011ac <HAL_RCC_OscConfig+0x84>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001270:	69aa      	ldr	r2, [r5, #24]
 8001272:	4c4a      	ldr	r4, [pc, #296]	; (800139c <HAL_RCC_OscConfig+0x274>)
 8001274:	4b4b      	ldr	r3, [pc, #300]	; (80013a4 <HAL_RCC_OscConfig+0x27c>)
 8001276:	b1da      	cbz	r2, 80012b0 <HAL_RCC_OscConfig+0x188>
      __HAL_RCC_LSI_ENABLE();
 8001278:	2201      	movs	r2, #1
 800127a:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800127c:	f7ff fa26 	bl	80006cc <HAL_GetTick>
 8001280:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001282:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001284:	079b      	lsls	r3, r3, #30
 8001286:	d50d      	bpl.n	80012a4 <HAL_RCC_OscConfig+0x17c>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001288:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800128c:	4b46      	ldr	r3, [pc, #280]	; (80013a8 <HAL_RCC_OscConfig+0x280>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	fbb3 f3f2 	udiv	r3, r3, r2
 8001294:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 8001296:	bf00      	nop
  }
  while (Delay --);
 8001298:	9b01      	ldr	r3, [sp, #4]
 800129a:	1e5a      	subs	r2, r3, #1
 800129c:	9201      	str	r2, [sp, #4]
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d1f9      	bne.n	8001296 <HAL_RCC_OscConfig+0x16e>
 80012a2:	e751      	b.n	8001148 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80012a4:	f7ff fa12 	bl	80006cc <HAL_GetTick>
 80012a8:	1b80      	subs	r0, r0, r6
 80012aa:	2802      	cmp	r0, #2
 80012ac:	d9e9      	bls.n	8001282 <HAL_RCC_OscConfig+0x15a>
 80012ae:	e77d      	b.n	80011ac <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 80012b0:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80012b2:	f7ff fa0b 	bl	80006cc <HAL_GetTick>
 80012b6:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012b8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80012ba:	079f      	lsls	r7, r3, #30
 80012bc:	f57f af44 	bpl.w	8001148 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80012c0:	f7ff fa04 	bl	80006cc <HAL_GetTick>
 80012c4:	1b80      	subs	r0, r0, r6
 80012c6:	2802      	cmp	r0, #2
 80012c8:	d9f6      	bls.n	80012b8 <HAL_RCC_OscConfig+0x190>
 80012ca:	e76f      	b.n	80011ac <HAL_RCC_OscConfig+0x84>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80012cc:	4c33      	ldr	r4, [pc, #204]	; (800139c <HAL_RCC_OscConfig+0x274>)
 80012ce:	69e3      	ldr	r3, [r4, #28]
 80012d0:	00d8      	lsls	r0, r3, #3
 80012d2:	d424      	bmi.n	800131e <HAL_RCC_OscConfig+0x1f6>
      pwrclkchanged = SET;
 80012d4:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80012d6:	69e3      	ldr	r3, [r4, #28]
 80012d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012dc:	61e3      	str	r3, [r4, #28]
 80012de:	69e3      	ldr	r3, [r4, #28]
 80012e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012e4:	9300      	str	r3, [sp, #0]
 80012e6:	9b00      	ldr	r3, [sp, #0]
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012e8:	4e30      	ldr	r6, [pc, #192]	; (80013ac <HAL_RCC_OscConfig+0x284>)
 80012ea:	6833      	ldr	r3, [r6, #0]
 80012ec:	05d9      	lsls	r1, r3, #23
 80012ee:	d518      	bpl.n	8001322 <HAL_RCC_OscConfig+0x1fa>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80012f0:	68eb      	ldr	r3, [r5, #12]
 80012f2:	2b01      	cmp	r3, #1
 80012f4:	d126      	bne.n	8001344 <HAL_RCC_OscConfig+0x21c>
 80012f6:	6a23      	ldr	r3, [r4, #32]
 80012f8:	f043 0301 	orr.w	r3, r3, #1
 80012fc:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80012fe:	f7ff f9e5 	bl	80006cc <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001302:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001306:	4680      	mov	r8, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001308:	6a23      	ldr	r3, [r4, #32]
 800130a:	079b      	lsls	r3, r3, #30
 800130c:	d53f      	bpl.n	800138e <HAL_RCC_OscConfig+0x266>
    if (pwrclkchanged == SET)
 800130e:	2f00      	cmp	r7, #0
 8001310:	f43f af1e 	beq.w	8001150 <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001314:	69e3      	ldr	r3, [r4, #28]
 8001316:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800131a:	61e3      	str	r3, [r4, #28]
 800131c:	e718      	b.n	8001150 <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 800131e:	2700      	movs	r7, #0
 8001320:	e7e2      	b.n	80012e8 <HAL_RCC_OscConfig+0x1c0>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001322:	6833      	ldr	r3, [r6, #0]
 8001324:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001328:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800132a:	f7ff f9cf 	bl	80006cc <HAL_GetTick>
 800132e:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001330:	6833      	ldr	r3, [r6, #0]
 8001332:	05da      	lsls	r2, r3, #23
 8001334:	d4dc      	bmi.n	80012f0 <HAL_RCC_OscConfig+0x1c8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001336:	f7ff f9c9 	bl	80006cc <HAL_GetTick>
 800133a:	eba0 0008 	sub.w	r0, r0, r8
 800133e:	2864      	cmp	r0, #100	; 0x64
 8001340:	d9f6      	bls.n	8001330 <HAL_RCC_OscConfig+0x208>
 8001342:	e733      	b.n	80011ac <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001344:	b9ab      	cbnz	r3, 8001372 <HAL_RCC_OscConfig+0x24a>
 8001346:	6a23      	ldr	r3, [r4, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001348:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800134c:	f023 0301 	bic.w	r3, r3, #1
 8001350:	6223      	str	r3, [r4, #32]
 8001352:	6a23      	ldr	r3, [r4, #32]
 8001354:	f023 0304 	bic.w	r3, r3, #4
 8001358:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800135a:	f7ff f9b7 	bl	80006cc <HAL_GetTick>
 800135e:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001360:	6a23      	ldr	r3, [r4, #32]
 8001362:	0798      	lsls	r0, r3, #30
 8001364:	d5d3      	bpl.n	800130e <HAL_RCC_OscConfig+0x1e6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001366:	f7ff f9b1 	bl	80006cc <HAL_GetTick>
 800136a:	1b80      	subs	r0, r0, r6
 800136c:	4540      	cmp	r0, r8
 800136e:	d9f7      	bls.n	8001360 <HAL_RCC_OscConfig+0x238>
 8001370:	e71c      	b.n	80011ac <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001372:	2b05      	cmp	r3, #5
 8001374:	6a23      	ldr	r3, [r4, #32]
 8001376:	d103      	bne.n	8001380 <HAL_RCC_OscConfig+0x258>
 8001378:	f043 0304 	orr.w	r3, r3, #4
 800137c:	6223      	str	r3, [r4, #32]
 800137e:	e7ba      	b.n	80012f6 <HAL_RCC_OscConfig+0x1ce>
 8001380:	f023 0301 	bic.w	r3, r3, #1
 8001384:	6223      	str	r3, [r4, #32]
 8001386:	6a23      	ldr	r3, [r4, #32]
 8001388:	f023 0304 	bic.w	r3, r3, #4
 800138c:	e7b6      	b.n	80012fc <HAL_RCC_OscConfig+0x1d4>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800138e:	f7ff f99d 	bl	80006cc <HAL_GetTick>
 8001392:	eba0 0008 	sub.w	r0, r0, r8
 8001396:	42b0      	cmp	r0, r6
 8001398:	d9b6      	bls.n	8001308 <HAL_RCC_OscConfig+0x1e0>
 800139a:	e707      	b.n	80011ac <HAL_RCC_OscConfig+0x84>
 800139c:	40021000 	.word	0x40021000
 80013a0:	42420000 	.word	0x42420000
 80013a4:	42420480 	.word	0x42420480
 80013a8:	20000118 	.word	0x20000118
 80013ac:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80013b0:	4b2a      	ldr	r3, [pc, #168]	; (800145c <HAL_RCC_OscConfig+0x334>)
 80013b2:	685a      	ldr	r2, [r3, #4]
 80013b4:	461c      	mov	r4, r3
 80013b6:	f002 020c 	and.w	r2, r2, #12
 80013ba:	2a08      	cmp	r2, #8
 80013bc:	d03d      	beq.n	800143a <HAL_RCC_OscConfig+0x312>
 80013be:	2300      	movs	r3, #0
 80013c0:	4e27      	ldr	r6, [pc, #156]	; (8001460 <HAL_RCC_OscConfig+0x338>)
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80013c2:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 80013c4:	6033      	str	r3, [r6, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80013c6:	d12b      	bne.n	8001420 <HAL_RCC_OscConfig+0x2f8>
        tickstart = HAL_GetTick();
 80013c8:	f7ff f980 	bl	80006cc <HAL_GetTick>
 80013cc:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013ce:	6823      	ldr	r3, [r4, #0]
 80013d0:	0199      	lsls	r1, r3, #6
 80013d2:	d41f      	bmi.n	8001414 <HAL_RCC_OscConfig+0x2ec>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80013d4:	6a2b      	ldr	r3, [r5, #32]
 80013d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80013da:	d105      	bne.n	80013e8 <HAL_RCC_OscConfig+0x2c0>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80013dc:	6862      	ldr	r2, [r4, #4]
 80013de:	68a9      	ldr	r1, [r5, #8]
 80013e0:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80013e4:	430a      	orrs	r2, r1
 80013e6:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80013e8:	6a69      	ldr	r1, [r5, #36]	; 0x24
 80013ea:	6862      	ldr	r2, [r4, #4]
 80013ec:	430b      	orrs	r3, r1
 80013ee:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 80013f2:	4313      	orrs	r3, r2
 80013f4:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 80013f6:	2301      	movs	r3, #1
 80013f8:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 80013fa:	f7ff f967 	bl	80006cc <HAL_GetTick>
 80013fe:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001400:	6823      	ldr	r3, [r4, #0]
 8001402:	019a      	lsls	r2, r3, #6
 8001404:	f53f aea8 	bmi.w	8001158 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001408:	f7ff f960 	bl	80006cc <HAL_GetTick>
 800140c:	1b40      	subs	r0, r0, r5
 800140e:	2802      	cmp	r0, #2
 8001410:	d9f6      	bls.n	8001400 <HAL_RCC_OscConfig+0x2d8>
 8001412:	e6cb      	b.n	80011ac <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001414:	f7ff f95a 	bl	80006cc <HAL_GetTick>
 8001418:	1bc0      	subs	r0, r0, r7
 800141a:	2802      	cmp	r0, #2
 800141c:	d9d7      	bls.n	80013ce <HAL_RCC_OscConfig+0x2a6>
 800141e:	e6c5      	b.n	80011ac <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8001420:	f7ff f954 	bl	80006cc <HAL_GetTick>
 8001424:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001426:	6823      	ldr	r3, [r4, #0]
 8001428:	019b      	lsls	r3, r3, #6
 800142a:	f57f ae95 	bpl.w	8001158 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800142e:	f7ff f94d 	bl	80006cc <HAL_GetTick>
 8001432:	1b40      	subs	r0, r0, r5
 8001434:	2802      	cmp	r0, #2
 8001436:	d9f6      	bls.n	8001426 <HAL_RCC_OscConfig+0x2fe>
 8001438:	e6b8      	b.n	80011ac <HAL_RCC_OscConfig+0x84>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800143a:	2801      	cmp	r0, #1
 800143c:	f43f aeb7 	beq.w	80011ae <HAL_RCC_OscConfig+0x86>
        pll_config = RCC->CFGR;
 8001440:	6858      	ldr	r0, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001442:	6a2b      	ldr	r3, [r5, #32]
 8001444:	f400 3280 	and.w	r2, r0, #65536	; 0x10000
 8001448:	429a      	cmp	r2, r3
 800144a:	f47f ae71 	bne.w	8001130 <HAL_RCC_OscConfig+0x8>
 800144e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001450:	f400 1070 	and.w	r0, r0, #3932160	; 0x3c0000
    return HAL_ERROR;
 8001454:	1ac0      	subs	r0, r0, r3
 8001456:	bf18      	it	ne
 8001458:	2001      	movne	r0, #1
 800145a:	e6a8      	b.n	80011ae <HAL_RCC_OscConfig+0x86>
 800145c:	40021000 	.word	0x40021000
 8001460:	42420060 	.word	0x42420060

08001464 <HAL_RCC_GetSysClockFreq>:
{
 8001464:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001466:	4b19      	ldr	r3, [pc, #100]	; (80014cc <HAL_RCC_GetSysClockFreq+0x68>)
{
 8001468:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800146a:	ac02      	add	r4, sp, #8
 800146c:	f103 0510 	add.w	r5, r3, #16
 8001470:	4622      	mov	r2, r4
 8001472:	6818      	ldr	r0, [r3, #0]
 8001474:	6859      	ldr	r1, [r3, #4]
 8001476:	3308      	adds	r3, #8
 8001478:	c203      	stmia	r2!, {r0, r1}
 800147a:	42ab      	cmp	r3, r5
 800147c:	4614      	mov	r4, r2
 800147e:	d1f7      	bne.n	8001470 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001480:	2301      	movs	r3, #1
 8001482:	f88d 3004 	strb.w	r3, [sp, #4]
 8001486:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 8001488:	4911      	ldr	r1, [pc, #68]	; (80014d0 <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800148a:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 800148e:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8001490:	f003 020c 	and.w	r2, r3, #12
 8001494:	2a08      	cmp	r2, #8
 8001496:	d117      	bne.n	80014c8 <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001498:	f3c3 4283 	ubfx	r2, r3, #18, #4
 800149c:	a806      	add	r0, sp, #24
 800149e:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80014a0:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80014a2:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80014a6:	d50c      	bpl.n	80014c2 <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80014a8:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80014aa:	480a      	ldr	r0, [pc, #40]	; (80014d4 <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80014ac:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80014b0:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80014b2:	aa06      	add	r2, sp, #24
 80014b4:	4413      	add	r3, r2
 80014b6:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80014ba:	fbb0 f0f3 	udiv	r0, r0, r3
}
 80014be:	b007      	add	sp, #28
 80014c0:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80014c2:	4805      	ldr	r0, [pc, #20]	; (80014d8 <HAL_RCC_GetSysClockFreq+0x74>)
 80014c4:	4350      	muls	r0, r2
 80014c6:	e7fa      	b.n	80014be <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 80014c8:	4802      	ldr	r0, [pc, #8]	; (80014d4 <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 80014ca:	e7f8      	b.n	80014be <HAL_RCC_GetSysClockFreq+0x5a>
 80014cc:	08003a00 	.word	0x08003a00
 80014d0:	40021000 	.word	0x40021000
 80014d4:	007a1200 	.word	0x007a1200
 80014d8:	003d0900 	.word	0x003d0900

080014dc <HAL_RCC_ClockConfig>:
{
 80014dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80014e0:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 80014e2:	4604      	mov	r4, r0
 80014e4:	b910      	cbnz	r0, 80014ec <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 80014e6:	2001      	movs	r0, #1
 80014e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80014ec:	4a45      	ldr	r2, [pc, #276]	; (8001604 <HAL_RCC_ClockConfig+0x128>)
 80014ee:	6813      	ldr	r3, [r2, #0]
 80014f0:	f003 0307 	and.w	r3, r3, #7
 80014f4:	428b      	cmp	r3, r1
 80014f6:	d329      	bcc.n	800154c <HAL_RCC_ClockConfig+0x70>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80014f8:	6821      	ldr	r1, [r4, #0]
 80014fa:	078e      	lsls	r6, r1, #30
 80014fc:	d431      	bmi.n	8001562 <HAL_RCC_ClockConfig+0x86>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80014fe:	07ca      	lsls	r2, r1, #31
 8001500:	d444      	bmi.n	800158c <HAL_RCC_ClockConfig+0xb0>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001502:	4a40      	ldr	r2, [pc, #256]	; (8001604 <HAL_RCC_ClockConfig+0x128>)
 8001504:	6813      	ldr	r3, [r2, #0]
 8001506:	f003 0307 	and.w	r3, r3, #7
 800150a:	429d      	cmp	r5, r3
 800150c:	d367      	bcc.n	80015de <HAL_RCC_ClockConfig+0x102>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800150e:	6822      	ldr	r2, [r4, #0]
 8001510:	4d3d      	ldr	r5, [pc, #244]	; (8001608 <HAL_RCC_ClockConfig+0x12c>)
 8001512:	f012 0f04 	tst.w	r2, #4
 8001516:	d16e      	bne.n	80015f6 <HAL_RCC_ClockConfig+0x11a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001518:	0713      	lsls	r3, r2, #28
 800151a:	d506      	bpl.n	800152a <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800151c:	686b      	ldr	r3, [r5, #4]
 800151e:	6922      	ldr	r2, [r4, #16]
 8001520:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001524:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001528:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800152a:	f7ff ff9b 	bl	8001464 <HAL_RCC_GetSysClockFreq>
 800152e:	686b      	ldr	r3, [r5, #4]
 8001530:	4a36      	ldr	r2, [pc, #216]	; (800160c <HAL_RCC_ClockConfig+0x130>)
 8001532:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001536:	5cd3      	ldrb	r3, [r2, r3]
 8001538:	40d8      	lsrs	r0, r3
 800153a:	4b35      	ldr	r3, [pc, #212]	; (8001610 <HAL_RCC_ClockConfig+0x134>)
 800153c:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 800153e:	4b35      	ldr	r3, [pc, #212]	; (8001614 <HAL_RCC_ClockConfig+0x138>)
 8001540:	6818      	ldr	r0, [r3, #0]
 8001542:	f7ff f881 	bl	8000648 <HAL_InitTick>
  return HAL_OK;
 8001546:	2000      	movs	r0, #0
 8001548:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 800154c:	6813      	ldr	r3, [r2, #0]
 800154e:	f023 0307 	bic.w	r3, r3, #7
 8001552:	430b      	orrs	r3, r1
 8001554:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001556:	6813      	ldr	r3, [r2, #0]
 8001558:	f003 0307 	and.w	r3, r3, #7
 800155c:	4299      	cmp	r1, r3
 800155e:	d1c2      	bne.n	80014e6 <HAL_RCC_ClockConfig+0xa>
 8001560:	e7ca      	b.n	80014f8 <HAL_RCC_ClockConfig+0x1c>
 8001562:	4b29      	ldr	r3, [pc, #164]	; (8001608 <HAL_RCC_ClockConfig+0x12c>)
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001564:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001568:	bf1e      	ittt	ne
 800156a:	685a      	ldrne	r2, [r3, #4]
 800156c:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 8001570:	605a      	strne	r2, [r3, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001572:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001574:	bf42      	ittt	mi
 8001576:	685a      	ldrmi	r2, [r3, #4]
 8001578:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 800157c:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800157e:	685a      	ldr	r2, [r3, #4]
 8001580:	68a0      	ldr	r0, [r4, #8]
 8001582:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001586:	4302      	orrs	r2, r0
 8001588:	605a      	str	r2, [r3, #4]
 800158a:	e7b8      	b.n	80014fe <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800158c:	6862      	ldr	r2, [r4, #4]
 800158e:	4e1e      	ldr	r6, [pc, #120]	; (8001608 <HAL_RCC_ClockConfig+0x12c>)
 8001590:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001592:	6833      	ldr	r3, [r6, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001594:	d11b      	bne.n	80015ce <HAL_RCC_ClockConfig+0xf2>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001596:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800159a:	d0a4      	beq.n	80014e6 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800159c:	6873      	ldr	r3, [r6, #4]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800159e:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80015a2:	f023 0303 	bic.w	r3, r3, #3
 80015a6:	4313      	orrs	r3, r2
 80015a8:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 80015aa:	f7ff f88f 	bl	80006cc <HAL_GetTick>
 80015ae:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015b0:	6873      	ldr	r3, [r6, #4]
 80015b2:	6862      	ldr	r2, [r4, #4]
 80015b4:	f003 030c 	and.w	r3, r3, #12
 80015b8:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80015bc:	d0a1      	beq.n	8001502 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80015be:	f7ff f885 	bl	80006cc <HAL_GetTick>
 80015c2:	1bc0      	subs	r0, r0, r7
 80015c4:	4540      	cmp	r0, r8
 80015c6:	d9f3      	bls.n	80015b0 <HAL_RCC_ClockConfig+0xd4>
        return HAL_TIMEOUT;
 80015c8:	2003      	movs	r0, #3
}
 80015ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80015ce:	2a02      	cmp	r2, #2
 80015d0:	d102      	bne.n	80015d8 <HAL_RCC_ClockConfig+0xfc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80015d2:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80015d6:	e7e0      	b.n	800159a <HAL_RCC_ClockConfig+0xbe>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015d8:	f013 0f02 	tst.w	r3, #2
 80015dc:	e7dd      	b.n	800159a <HAL_RCC_ClockConfig+0xbe>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015de:	6813      	ldr	r3, [r2, #0]
 80015e0:	f023 0307 	bic.w	r3, r3, #7
 80015e4:	432b      	orrs	r3, r5
 80015e6:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80015e8:	6813      	ldr	r3, [r2, #0]
 80015ea:	f003 0307 	and.w	r3, r3, #7
 80015ee:	429d      	cmp	r5, r3
 80015f0:	f47f af79 	bne.w	80014e6 <HAL_RCC_ClockConfig+0xa>
 80015f4:	e78b      	b.n	800150e <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80015f6:	686b      	ldr	r3, [r5, #4]
 80015f8:	68e1      	ldr	r1, [r4, #12]
 80015fa:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80015fe:	430b      	orrs	r3, r1
 8001600:	606b      	str	r3, [r5, #4]
 8001602:	e789      	b.n	8001518 <HAL_RCC_ClockConfig+0x3c>
 8001604:	40022000 	.word	0x40022000
 8001608:	40021000 	.word	0x40021000
 800160c:	08003a10 	.word	0x08003a10
 8001610:	20000118 	.word	0x20000118
 8001614:	20000004 	.word	0x20000004

08001618 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001618:	6803      	ldr	r3, [r0, #0]
{
 800161a:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800161e:	07d9      	lsls	r1, r3, #31
{
 8001620:	4605      	mov	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001622:	d520      	bpl.n	8001666 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001624:	4c35      	ldr	r4, [pc, #212]	; (80016fc <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8001626:	69e3      	ldr	r3, [r4, #28]
 8001628:	00da      	lsls	r2, r3, #3
 800162a:	d432      	bmi.n	8001692 <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 800162c:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 800162e:	69e3      	ldr	r3, [r4, #28]
 8001630:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001634:	61e3      	str	r3, [r4, #28]
 8001636:	69e3      	ldr	r3, [r4, #28]
 8001638:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800163c:	9301      	str	r3, [sp, #4]
 800163e:	9b01      	ldr	r3, [sp, #4]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001640:	4e2f      	ldr	r6, [pc, #188]	; (8001700 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8001642:	6833      	ldr	r3, [r6, #0]
 8001644:	05db      	lsls	r3, r3, #23
 8001646:	d526      	bpl.n	8001696 <HAL_RCCEx_PeriphCLKConfig+0x7e>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001648:	6a23      	ldr	r3, [r4, #32]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800164a:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 800164e:	d136      	bne.n	80016be <HAL_RCCEx_PeriphCLKConfig+0xa6>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001650:	6a23      	ldr	r3, [r4, #32]
 8001652:	686a      	ldr	r2, [r5, #4]
 8001654:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001658:	4313      	orrs	r3, r2
 800165a:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800165c:	b11f      	cbz	r7, 8001666 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800165e:	69e3      	ldr	r3, [r4, #28]
 8001660:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001664:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001666:	6828      	ldr	r0, [r5, #0]
 8001668:	0783      	lsls	r3, r0, #30
 800166a:	d506      	bpl.n	800167a <HAL_RCCEx_PeriphCLKConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800166c:	4a23      	ldr	r2, [pc, #140]	; (80016fc <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 800166e:	68a9      	ldr	r1, [r5, #8]
 8001670:	6853      	ldr	r3, [r2, #4]
 8001672:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001676:	430b      	orrs	r3, r1
 8001678:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800167a:	f010 0010 	ands.w	r0, r0, #16
 800167e:	d01b      	beq.n	80016b8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001680:	4a1e      	ldr	r2, [pc, #120]	; (80016fc <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8001682:	68e9      	ldr	r1, [r5, #12]
 8001684:	6853      	ldr	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8001686:	2000      	movs	r0, #0
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001688:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 800168c:	430b      	orrs	r3, r1
 800168e:	6053      	str	r3, [r2, #4]
 8001690:	e012      	b.n	80016b8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    FlagStatus       pwrclkchanged = RESET;
 8001692:	2700      	movs	r7, #0
 8001694:	e7d4      	b.n	8001640 <HAL_RCCEx_PeriphCLKConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001696:	6833      	ldr	r3, [r6, #0]
 8001698:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800169c:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800169e:	f7ff f815 	bl	80006cc <HAL_GetTick>
 80016a2:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016a4:	6833      	ldr	r3, [r6, #0]
 80016a6:	05d8      	lsls	r0, r3, #23
 80016a8:	d4ce      	bmi.n	8001648 <HAL_RCCEx_PeriphCLKConfig+0x30>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016aa:	f7ff f80f 	bl	80006cc <HAL_GetTick>
 80016ae:	eba0 0008 	sub.w	r0, r0, r8
 80016b2:	2864      	cmp	r0, #100	; 0x64
 80016b4:	d9f6      	bls.n	80016a4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
          return HAL_TIMEOUT;
 80016b6:	2003      	movs	r0, #3
}
 80016b8:	b002      	add	sp, #8
 80016ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80016be:	686a      	ldr	r2, [r5, #4]
 80016c0:	f402 7240 	and.w	r2, r2, #768	; 0x300
 80016c4:	4293      	cmp	r3, r2
 80016c6:	d0c3      	beq.n	8001650 <HAL_RCCEx_PeriphCLKConfig+0x38>
      __HAL_RCC_BACKUPRESET_FORCE();
 80016c8:	2001      	movs	r0, #1
 80016ca:	4a0e      	ldr	r2, [pc, #56]	; (8001704 <HAL_RCCEx_PeriphCLKConfig+0xec>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80016cc:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 80016ce:	6010      	str	r0, [r2, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80016d0:	2000      	movs	r0, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80016d2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 80016d6:	6010      	str	r0, [r2, #0]
      RCC->BDCR = temp_reg;
 80016d8:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80016da:	07d9      	lsls	r1, r3, #31
 80016dc:	d5b8      	bpl.n	8001650 <HAL_RCCEx_PeriphCLKConfig+0x38>
        tickstart = HAL_GetTick();
 80016de:	f7fe fff5 	bl	80006cc <HAL_GetTick>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80016e2:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 80016e6:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016e8:	6a23      	ldr	r3, [r4, #32]
 80016ea:	079a      	lsls	r2, r3, #30
 80016ec:	d4b0      	bmi.n	8001650 <HAL_RCCEx_PeriphCLKConfig+0x38>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80016ee:	f7fe ffed 	bl	80006cc <HAL_GetTick>
 80016f2:	1b80      	subs	r0, r0, r6
 80016f4:	4540      	cmp	r0, r8
 80016f6:	d9f7      	bls.n	80016e8 <HAL_RCCEx_PeriphCLKConfig+0xd0>
 80016f8:	e7dd      	b.n	80016b6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
 80016fa:	bf00      	nop
 80016fc:	40021000 	.word	0x40021000
 8001700:	40007000 	.word	0x40007000
 8001704:	42420440 	.word	0x42420440

08001708 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001708:	6a03      	ldr	r3, [r0, #32]
{
 800170a:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800170c:	f023 0301 	bic.w	r3, r3, #1
 8001710:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001712:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001714:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001716:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001718:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800171a:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 800171e:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001720:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8001722:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8001726:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001728:	4d0a      	ldr	r5, [pc, #40]	; (8001754 <TIM_OC1_SetConfig+0x4c>)
 800172a:	42a8      	cmp	r0, r5
 800172c:	d10b      	bne.n	8001746 <TIM_OC1_SetConfig+0x3e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800172e:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8001730:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8001734:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001736:	698e      	ldr	r6, [r1, #24]
 8001738:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800173a:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 800173e:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8001740:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8001744:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001746:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001748:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800174a:	684a      	ldr	r2, [r1, #4]
 800174c:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800174e:	6203      	str	r3, [r0, #32]
 8001750:	bd70      	pop	{r4, r5, r6, pc}
 8001752:	bf00      	nop
 8001754:	40012c00 	.word	0x40012c00

08001758 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001758:	6a03      	ldr	r3, [r0, #32]
{
 800175a:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800175c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001760:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001762:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001764:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001766:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001768:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800176a:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 800176e:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001770:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8001772:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001776:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800177a:	4d0b      	ldr	r5, [pc, #44]	; (80017a8 <TIM_OC3_SetConfig+0x50>)
 800177c:	42a8      	cmp	r0, r5
 800177e:	d10d      	bne.n	800179c <TIM_OC3_SetConfig+0x44>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001780:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8001782:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001786:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800178a:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800178c:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800178e:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001792:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 8001794:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001798:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800179c:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800179e:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80017a0:	684a      	ldr	r2, [r1, #4]
 80017a2:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80017a4:	6203      	str	r3, [r0, #32]
 80017a6:	bd70      	pop	{r4, r5, r6, pc}
 80017a8:	40012c00 	.word	0x40012c00

080017ac <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80017ac:	6a03      	ldr	r3, [r0, #32]
{
 80017ae:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80017b0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80017b4:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80017b6:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80017b8:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80017ba:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80017bc:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80017be:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80017c2:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80017c6:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 80017c8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80017cc:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80017d0:	4d06      	ldr	r5, [pc, #24]	; (80017ec <TIM_OC4_SetConfig+0x40>)
 80017d2:	42a8      	cmp	r0, r5

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80017d4:	bf02      	ittt	eq
 80017d6:	694d      	ldreq	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 80017d8:	f424 4480 	biceq.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80017dc:	ea44 1485 	orreq.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80017e0:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80017e2:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80017e4:	684a      	ldr	r2, [r1, #4]
 80017e6:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80017e8:	6203      	str	r3, [r0, #32]
 80017ea:	bd30      	pop	{r4, r5, pc}
 80017ec:	40012c00 	.word	0x40012c00

080017f0 <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80017f0:	6803      	ldr	r3, [r0, #0]
}
 80017f2:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80017f4:	68da      	ldr	r2, [r3, #12]
 80017f6:	f042 0201 	orr.w	r2, r2, #1
 80017fa:	60da      	str	r2, [r3, #12]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80017fc:	689a      	ldr	r2, [r3, #8]
 80017fe:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001802:	2a06      	cmp	r2, #6
    __HAL_TIM_ENABLE(htim);
 8001804:	bf1e      	ittt	ne
 8001806:	681a      	ldrne	r2, [r3, #0]
 8001808:	f042 0201 	orrne.w	r2, r2, #1
 800180c:	601a      	strne	r2, [r3, #0]
}
 800180e:	4770      	bx	lr

08001810 <HAL_TIM_PWM_MspInit>:
 8001810:	4770      	bx	lr

08001812 <HAL_TIM_OC_DelayElapsedCallback>:
 8001812:	4770      	bx	lr

08001814 <HAL_TIM_IC_CaptureCallback>:
 8001814:	4770      	bx	lr

08001816 <HAL_TIM_PWM_PulseFinishedCallback>:
 8001816:	4770      	bx	lr

08001818 <HAL_TIM_TriggerCallback>:
 8001818:	4770      	bx	lr

0800181a <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800181a:	6803      	ldr	r3, [r0, #0]
{
 800181c:	b510      	push	{r4, lr}
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800181e:	691a      	ldr	r2, [r3, #16]
{
 8001820:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001822:	0791      	lsls	r1, r2, #30
 8001824:	d50e      	bpl.n	8001844 <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001826:	68da      	ldr	r2, [r3, #12]
 8001828:	0792      	lsls	r2, r2, #30
 800182a:	d50b      	bpl.n	8001844 <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800182c:	f06f 0202 	mvn.w	r2, #2
 8001830:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001832:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001834:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001836:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001838:	079b      	lsls	r3, r3, #30
 800183a:	d077      	beq.n	800192c <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 800183c:	f7ff ffea 	bl	8001814 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001840:	2300      	movs	r3, #0
 8001842:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001844:	6823      	ldr	r3, [r4, #0]
 8001846:	691a      	ldr	r2, [r3, #16]
 8001848:	0750      	lsls	r0, r2, #29
 800184a:	d510      	bpl.n	800186e <HAL_TIM_IRQHandler+0x54>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800184c:	68da      	ldr	r2, [r3, #12]
 800184e:	0751      	lsls	r1, r2, #29
 8001850:	d50d      	bpl.n	800186e <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001852:	f06f 0204 	mvn.w	r2, #4
 8001856:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001858:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800185a:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800185c:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800185e:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8001862:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001864:	d068      	beq.n	8001938 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8001866:	f7ff ffd5 	bl	8001814 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800186a:	2300      	movs	r3, #0
 800186c:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800186e:	6823      	ldr	r3, [r4, #0]
 8001870:	691a      	ldr	r2, [r3, #16]
 8001872:	0712      	lsls	r2, r2, #28
 8001874:	d50f      	bpl.n	8001896 <HAL_TIM_IRQHandler+0x7c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001876:	68da      	ldr	r2, [r3, #12]
 8001878:	0710      	lsls	r0, r2, #28
 800187a:	d50c      	bpl.n	8001896 <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800187c:	f06f 0208 	mvn.w	r2, #8
 8001880:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001882:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001884:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001886:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001888:	0799      	lsls	r1, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 800188a:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800188c:	d05a      	beq.n	8001944 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 800188e:	f7ff ffc1 	bl	8001814 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001892:	2300      	movs	r3, #0
 8001894:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001896:	6823      	ldr	r3, [r4, #0]
 8001898:	691a      	ldr	r2, [r3, #16]
 800189a:	06d2      	lsls	r2, r2, #27
 800189c:	d510      	bpl.n	80018c0 <HAL_TIM_IRQHandler+0xa6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800189e:	68da      	ldr	r2, [r3, #12]
 80018a0:	06d0      	lsls	r0, r2, #27
 80018a2:	d50d      	bpl.n	80018c0 <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80018a4:	f06f 0210 	mvn.w	r2, #16
 80018a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80018aa:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80018ac:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80018ae:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80018b0:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80018b4:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80018b6:	d04b      	beq.n	8001950 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 80018b8:	f7ff ffac 	bl	8001814 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80018bc:	2300      	movs	r3, #0
 80018be:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80018c0:	6823      	ldr	r3, [r4, #0]
 80018c2:	691a      	ldr	r2, [r3, #16]
 80018c4:	07d1      	lsls	r1, r2, #31
 80018c6:	d508      	bpl.n	80018da <HAL_TIM_IRQHandler+0xc0>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80018c8:	68da      	ldr	r2, [r3, #12]
 80018ca:	07d2      	lsls	r2, r2, #31
 80018cc:	d505      	bpl.n	80018da <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80018ce:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 80018d2:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80018d4:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80018d6:	f001 fd37 	bl	8003348 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80018da:	6823      	ldr	r3, [r4, #0]
 80018dc:	691a      	ldr	r2, [r3, #16]
 80018de:	0610      	lsls	r0, r2, #24
 80018e0:	d508      	bpl.n	80018f4 <HAL_TIM_IRQHandler+0xda>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80018e2:	68da      	ldr	r2, [r3, #12]
 80018e4:	0611      	lsls	r1, r2, #24
 80018e6:	d505      	bpl.n	80018f4 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80018e8:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 80018ec:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80018ee:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80018f0:	f000 fa17 	bl	8001d22 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80018f4:	6823      	ldr	r3, [r4, #0]
 80018f6:	691a      	ldr	r2, [r3, #16]
 80018f8:	0652      	lsls	r2, r2, #25
 80018fa:	d508      	bpl.n	800190e <HAL_TIM_IRQHandler+0xf4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80018fc:	68da      	ldr	r2, [r3, #12]
 80018fe:	0650      	lsls	r0, r2, #25
 8001900:	d505      	bpl.n	800190e <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001902:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 8001906:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001908:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800190a:	f7ff ff85 	bl	8001818 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800190e:	6823      	ldr	r3, [r4, #0]
 8001910:	691a      	ldr	r2, [r3, #16]
 8001912:	0691      	lsls	r1, r2, #26
 8001914:	d522      	bpl.n	800195c <HAL_TIM_IRQHandler+0x142>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001916:	68da      	ldr	r2, [r3, #12]
 8001918:	0692      	lsls	r2, r2, #26
 800191a:	d51f      	bpl.n	800195c <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800191c:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 8001920:	4620      	mov	r0, r4
}
 8001922:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001926:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8001928:	f000 b9fa 	b.w	8001d20 <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800192c:	f7ff ff71 	bl	8001812 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001930:	4620      	mov	r0, r4
 8001932:	f7ff ff70 	bl	8001816 <HAL_TIM_PWM_PulseFinishedCallback>
 8001936:	e783      	b.n	8001840 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001938:	f7ff ff6b 	bl	8001812 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800193c:	4620      	mov	r0, r4
 800193e:	f7ff ff6a 	bl	8001816 <HAL_TIM_PWM_PulseFinishedCallback>
 8001942:	e792      	b.n	800186a <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001944:	f7ff ff65 	bl	8001812 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001948:	4620      	mov	r0, r4
 800194a:	f7ff ff64 	bl	8001816 <HAL_TIM_PWM_PulseFinishedCallback>
 800194e:	e7a0      	b.n	8001892 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001950:	f7ff ff5f 	bl	8001812 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001954:	4620      	mov	r0, r4
 8001956:	f7ff ff5e 	bl	8001816 <HAL_TIM_PWM_PulseFinishedCallback>
 800195a:	e7af      	b.n	80018bc <HAL_TIM_IRQHandler+0xa2>
 800195c:	bd10      	pop	{r4, pc}
	...

08001960 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001960:	4a1a      	ldr	r2, [pc, #104]	; (80019cc <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 8001962:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001964:	4290      	cmp	r0, r2
 8001966:	d00a      	beq.n	800197e <TIM_Base_SetConfig+0x1e>
 8001968:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800196c:	d007      	beq.n	800197e <TIM_Base_SetConfig+0x1e>
 800196e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8001972:	4290      	cmp	r0, r2
 8001974:	d003      	beq.n	800197e <TIM_Base_SetConfig+0x1e>
 8001976:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800197a:	4290      	cmp	r0, r2
 800197c:	d115      	bne.n	80019aa <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 800197e:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001980:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001984:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001986:	4a11      	ldr	r2, [pc, #68]	; (80019cc <TIM_Base_SetConfig+0x6c>)
 8001988:	4290      	cmp	r0, r2
 800198a:	d00a      	beq.n	80019a2 <TIM_Base_SetConfig+0x42>
 800198c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001990:	d007      	beq.n	80019a2 <TIM_Base_SetConfig+0x42>
 8001992:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8001996:	4290      	cmp	r0, r2
 8001998:	d003      	beq.n	80019a2 <TIM_Base_SetConfig+0x42>
 800199a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800199e:	4290      	cmp	r0, r2
 80019a0:	d103      	bne.n	80019aa <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80019a2:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 80019a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80019a8:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80019aa:	694a      	ldr	r2, [r1, #20]
 80019ac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80019b0:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80019b2:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80019b4:	688b      	ldr	r3, [r1, #8]
 80019b6:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80019b8:	680b      	ldr	r3, [r1, #0]
 80019ba:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80019bc:	4b03      	ldr	r3, [pc, #12]	; (80019cc <TIM_Base_SetConfig+0x6c>)
 80019be:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 80019c0:	bf04      	itt	eq
 80019c2:	690b      	ldreq	r3, [r1, #16]
 80019c4:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 80019c6:	2301      	movs	r3, #1
 80019c8:	6143      	str	r3, [r0, #20]
 80019ca:	4770      	bx	lr
 80019cc:	40012c00 	.word	0x40012c00

080019d0 <HAL_TIM_Base_Init>:
{
 80019d0:	b510      	push	{r4, lr}
  if (htim == NULL)
 80019d2:	4604      	mov	r4, r0
 80019d4:	b1a0      	cbz	r0, 8001a00 <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 80019d6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80019da:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80019de:	b91b      	cbnz	r3, 80019e8 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80019e0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80019e4:	f001 fcf8 	bl	80033d8 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 80019e8:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80019ea:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80019ec:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80019f0:	1d21      	adds	r1, r4, #4
 80019f2:	f7ff ffb5 	bl	8001960 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 80019f6:	2301      	movs	r3, #1
  return HAL_OK;
 80019f8:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80019fa:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80019fe:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001a00:	2001      	movs	r0, #1
}
 8001a02:	bd10      	pop	{r4, pc}

08001a04 <HAL_TIM_PWM_Init>:
{
 8001a04:	b510      	push	{r4, lr}
  if (htim == NULL)
 8001a06:	4604      	mov	r4, r0
 8001a08:	b1a0      	cbz	r0, 8001a34 <HAL_TIM_PWM_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8001a0a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001a0e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001a12:	b91b      	cbnz	r3, 8001a1c <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001a14:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8001a18:	f7ff fefa 	bl	8001810 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8001a1c:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001a1e:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8001a20:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001a24:	1d21      	adds	r1, r4, #4
 8001a26:	f7ff ff9b 	bl	8001960 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8001a2a:	2301      	movs	r3, #1
  return HAL_OK;
 8001a2c:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001a2e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001a32:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001a34:	2001      	movs	r0, #1
}
 8001a36:	bd10      	pop	{r4, pc}

08001a38 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001a38:	6a03      	ldr	r3, [r0, #32]
{
 8001a3a:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001a3c:	f023 0310 	bic.w	r3, r3, #16
 8001a40:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8001a42:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8001a44:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8001a46:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001a48:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001a4a:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001a4e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001a52:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8001a54:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001a58:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001a5c:	4d0b      	ldr	r5, [pc, #44]	; (8001a8c <TIM_OC2_SetConfig+0x54>)
 8001a5e:	42a8      	cmp	r0, r5
 8001a60:	d10d      	bne.n	8001a7e <TIM_OC2_SetConfig+0x46>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001a62:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8001a64:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001a68:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001a6c:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8001a6e:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001a70:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001a74:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8001a76:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001a7a:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8001a7e:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001a80:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8001a82:	684a      	ldr	r2, [r1, #4]
 8001a84:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8001a86:	6203      	str	r3, [r0, #32]
 8001a88:	bd70      	pop	{r4, r5, r6, pc}
 8001a8a:	bf00      	nop
 8001a8c:	40012c00 	.word	0x40012c00

08001a90 <HAL_TIM_PWM_ConfigChannel>:
{
 8001a90:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8001a92:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8001a96:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8001a98:	2b01      	cmp	r3, #1
 8001a9a:	f04f 0002 	mov.w	r0, #2
 8001a9e:	d025      	beq.n	8001aec <HAL_TIM_PWM_ConfigChannel+0x5c>
 8001aa0:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8001aa2:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_LOCK(htim);
 8001aa6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  switch (Channel)
 8001aaa:	2a0c      	cmp	r2, #12
 8001aac:	d818      	bhi.n	8001ae0 <HAL_TIM_PWM_ConfigChannel+0x50>
 8001aae:	e8df f002 	tbb	[pc, r2]
 8001ab2:	1707      	.short	0x1707
 8001ab4:	171e1717 	.word	0x171e1717
 8001ab8:	172f1717 	.word	0x172f1717
 8001abc:	1717      	.short	0x1717
 8001abe:	40          	.byte	0x40
 8001abf:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001ac0:	6820      	ldr	r0, [r4, #0]
 8001ac2:	f7ff fe21 	bl	8001708 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001ac6:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001ac8:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001aca:	699a      	ldr	r2, [r3, #24]
 8001acc:	f042 0208 	orr.w	r2, r2, #8
 8001ad0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001ad2:	699a      	ldr	r2, [r3, #24]
 8001ad4:	f022 0204 	bic.w	r2, r2, #4
 8001ad8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001ada:	699a      	ldr	r2, [r3, #24]
 8001adc:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001ade:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 8001ae0:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8001ae2:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001ae4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8001ae8:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8001aec:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001aee:	6820      	ldr	r0, [r4, #0]
 8001af0:	f7ff ffa2 	bl	8001a38 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001af4:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001af6:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001af8:	699a      	ldr	r2, [r3, #24]
 8001afa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001afe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001b00:	699a      	ldr	r2, [r3, #24]
 8001b02:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001b06:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001b08:	699a      	ldr	r2, [r3, #24]
 8001b0a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001b0e:	e7e6      	b.n	8001ade <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001b10:	6820      	ldr	r0, [r4, #0]
 8001b12:	f7ff fe21 	bl	8001758 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001b16:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001b18:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001b1a:	69da      	ldr	r2, [r3, #28]
 8001b1c:	f042 0208 	orr.w	r2, r2, #8
 8001b20:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001b22:	69da      	ldr	r2, [r3, #28]
 8001b24:	f022 0204 	bic.w	r2, r2, #4
 8001b28:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001b2a:	69da      	ldr	r2, [r3, #28]
 8001b2c:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001b2e:	61da      	str	r2, [r3, #28]
      break;
 8001b30:	e7d6      	b.n	8001ae0 <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001b32:	6820      	ldr	r0, [r4, #0]
 8001b34:	f7ff fe3a 	bl	80017ac <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001b38:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001b3a:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001b3c:	69da      	ldr	r2, [r3, #28]
 8001b3e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001b42:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001b44:	69da      	ldr	r2, [r3, #28]
 8001b46:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001b4a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001b4c:	69da      	ldr	r2, [r3, #28]
 8001b4e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001b52:	e7ec      	b.n	8001b2e <HAL_TIM_PWM_ConfigChannel+0x9e>

08001b54 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001b54:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8001b56:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001b58:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001b5a:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001b5e:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8001b62:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001b64:	6083      	str	r3, [r0, #8]
 8001b66:	bd10      	pop	{r4, pc}

08001b68 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8001b68:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8001b6c:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8001b6e:	2b01      	cmp	r3, #1
{
 8001b70:	4604      	mov	r4, r0
 8001b72:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8001b76:	d019      	beq.n	8001bac <HAL_TIM_ConfigClockSource+0x44>
 8001b78:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8001b7a:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8001b7e:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 8001b80:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8001b84:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001b86:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001b8a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8001b8e:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8001b90:	680b      	ldr	r3, [r1, #0]
 8001b92:	2b40      	cmp	r3, #64	; 0x40
 8001b94:	d065      	beq.n	8001c62 <HAL_TIM_ConfigClockSource+0xfa>
 8001b96:	d815      	bhi.n	8001bc4 <HAL_TIM_ConfigClockSource+0x5c>
 8001b98:	2b10      	cmp	r3, #16
 8001b9a:	d00c      	beq.n	8001bb6 <HAL_TIM_ConfigClockSource+0x4e>
 8001b9c:	d807      	bhi.n	8001bae <HAL_TIM_ConfigClockSource+0x46>
 8001b9e:	b153      	cbz	r3, 8001bb6 <HAL_TIM_ConfigClockSource+0x4e>
  htim->State = HAL_TIM_STATE_READY;
 8001ba0:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8001ba2:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001ba4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8001ba8:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8001bac:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8001bae:	2b20      	cmp	r3, #32
 8001bb0:	d001      	beq.n	8001bb6 <HAL_TIM_ConfigClockSource+0x4e>
 8001bb2:	2b30      	cmp	r3, #48	; 0x30
 8001bb4:	d1f4      	bne.n	8001ba0 <HAL_TIM_ConfigClockSource+0x38>
  tmpsmcr = TIMx->SMCR;
 8001bb6:	6882      	ldr	r2, [r0, #8]
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001bb8:	f043 0307 	orr.w	r3, r3, #7
  tmpsmcr &= ~TIM_SMCR_TS;
 8001bbc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001bc0:	4313      	orrs	r3, r2
 8001bc2:	e01a      	b.n	8001bfa <HAL_TIM_ConfigClockSource+0x92>
  switch (sClockSourceConfig->ClockSource)
 8001bc4:	2b60      	cmp	r3, #96	; 0x60
 8001bc6:	d034      	beq.n	8001c32 <HAL_TIM_ConfigClockSource+0xca>
 8001bc8:	d819      	bhi.n	8001bfe <HAL_TIM_ConfigClockSource+0x96>
 8001bca:	2b50      	cmp	r3, #80	; 0x50
 8001bcc:	d1e8      	bne.n	8001ba0 <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001bce:	684a      	ldr	r2, [r1, #4]
 8001bd0:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8001bd2:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001bd4:	6a05      	ldr	r5, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001bd6:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001bda:	f025 0501 	bic.w	r5, r5, #1
 8001bde:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001be0:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 8001be2:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001be4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001be8:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8001bec:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8001bee:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8001bf0:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8001bf2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001bf6:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 8001bfa:	6083      	str	r3, [r0, #8]
 8001bfc:	e7d0      	b.n	8001ba0 <HAL_TIM_ConfigClockSource+0x38>
  switch (sClockSourceConfig->ClockSource)
 8001bfe:	2b70      	cmp	r3, #112	; 0x70
 8001c00:	d00c      	beq.n	8001c1c <HAL_TIM_ConfigClockSource+0xb4>
 8001c02:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001c06:	d1cb      	bne.n	8001ba0 <HAL_TIM_ConfigClockSource+0x38>
      TIM_ETR_SetConfig(htim->Instance,
 8001c08:	68cb      	ldr	r3, [r1, #12]
 8001c0a:	684a      	ldr	r2, [r1, #4]
 8001c0c:	6889      	ldr	r1, [r1, #8]
 8001c0e:	f7ff ffa1 	bl	8001b54 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001c12:	6822      	ldr	r2, [r4, #0]
 8001c14:	6893      	ldr	r3, [r2, #8]
 8001c16:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c1a:	e008      	b.n	8001c2e <HAL_TIM_ConfigClockSource+0xc6>
      TIM_ETR_SetConfig(htim->Instance,
 8001c1c:	68cb      	ldr	r3, [r1, #12]
 8001c1e:	684a      	ldr	r2, [r1, #4]
 8001c20:	6889      	ldr	r1, [r1, #8]
 8001c22:	f7ff ff97 	bl	8001b54 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8001c26:	6822      	ldr	r2, [r4, #0]
 8001c28:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001c2a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001c2e:	6093      	str	r3, [r2, #8]
      break;
 8001c30:	e7b6      	b.n	8001ba0 <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001c32:	684d      	ldr	r5, [r1, #4]
 8001c34:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001c36:	6a01      	ldr	r1, [r0, #32]
 8001c38:	f021 0110 	bic.w	r1, r1, #16
 8001c3c:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001c3e:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 8001c40:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001c42:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001c46:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8001c4a:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001c4e:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8001c52:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8001c54:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8001c56:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8001c58:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001c5c:	f043 0367 	orr.w	r3, r3, #103	; 0x67
 8001c60:	e7cb      	b.n	8001bfa <HAL_TIM_ConfigClockSource+0x92>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001c62:	684a      	ldr	r2, [r1, #4]
 8001c64:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8001c66:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001c68:	6a05      	ldr	r5, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001c6a:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001c6e:	f025 0501 	bic.w	r5, r5, #1
 8001c72:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001c74:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 8001c76:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001c78:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001c7c:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8001c80:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8001c82:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8001c84:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8001c86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001c8a:	f043 0347 	orr.w	r3, r3, #71	; 0x47
 8001c8e:	e7b4      	b.n	8001bfa <HAL_TIM_ConfigClockSource+0x92>

08001c90 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8001c90:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8001c92:	2401      	movs	r4, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001c94:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8001c96:	f001 011f 	and.w	r1, r1, #31
 8001c9a:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8001c9c:	ea23 0304 	bic.w	r3, r3, r4
 8001ca0:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8001ca2:	6a03      	ldr	r3, [r0, #32]
 8001ca4:	408a      	lsls	r2, r1
 8001ca6:	431a      	orrs	r2, r3
 8001ca8:	6202      	str	r2, [r0, #32]
 8001caa:	bd10      	pop	{r4, pc}

08001cac <HAL_TIM_PWM_Start>:
{
 8001cac:	b510      	push	{r4, lr}
 8001cae:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001cb0:	2201      	movs	r2, #1
 8001cb2:	6800      	ldr	r0, [r0, #0]
 8001cb4:	f7ff ffec 	bl	8001c90 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001cb8:	6823      	ldr	r3, [r4, #0]
 8001cba:	4a09      	ldr	r2, [pc, #36]	; (8001ce0 <HAL_TIM_PWM_Start+0x34>)
}
 8001cbc:	2000      	movs	r0, #0
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001cbe:	4293      	cmp	r3, r2
    __HAL_TIM_MOE_ENABLE(htim);
 8001cc0:	bf02      	ittt	eq
 8001cc2:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 8001cc4:	f442 4200 	orreq.w	r2, r2, #32768	; 0x8000
 8001cc8:	645a      	streq	r2, [r3, #68]	; 0x44
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001cca:	689a      	ldr	r2, [r3, #8]
 8001ccc:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001cd0:	2a06      	cmp	r2, #6
    __HAL_TIM_ENABLE(htim);
 8001cd2:	bf1e      	ittt	ne
 8001cd4:	681a      	ldrne	r2, [r3, #0]
 8001cd6:	f042 0201 	orrne.w	r2, r2, #1
 8001cda:	601a      	strne	r2, [r3, #0]
}
 8001cdc:	bd10      	pop	{r4, pc}
 8001cde:	bf00      	nop
 8001ce0:	40012c00 	.word	0x40012c00

08001ce4 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001ce4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8001ce8:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(htim);
 8001cea:	2b01      	cmp	r3, #1
 8001cec:	f04f 0302 	mov.w	r3, #2
 8001cf0:	d014      	beq.n	8001d1c <HAL_TIMEx_MasterConfigSynchronization+0x38>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001cf2:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8001cf4:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 8001cf8:	6862      	ldr	r2, [r4, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001cfa:	68a3      	ldr	r3, [r4, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001cfc:	680d      	ldr	r5, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001cfe:	6849      	ldr	r1, [r1, #4]
  tmpcr2 &= ~TIM_CR2_MMS;
 8001d00:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr &= ~TIM_SMCR_MSM;
 8001d04:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001d08:	430b      	orrs	r3, r1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001d0a:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001d0c:	6062      	str	r2, [r4, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8001d0e:	60a3      	str	r3, [r4, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001d10:	2301      	movs	r3, #1
 8001d12:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001d16:	2300      	movs	r3, #0
 8001d18:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8001d1c:	4618      	mov	r0, r3

  return HAL_OK;
}
 8001d1e:	bd30      	pop	{r4, r5, pc}

08001d20 <HAL_TIMEx_CommutCallback>:
 8001d20:	4770      	bx	lr

08001d22 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001d22:	4770      	bx	lr

08001d24 <USB_CoreInit>:
  * @param  cfg : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8001d24:	b084      	sub	sp, #16
 8001d26:	a801      	add	r0, sp, #4
 8001d28:	e880 000e 	stmia.w	r0, {r1, r2, r3}
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
}
 8001d2c:	b004      	add	sp, #16
 8001d2e:	2000      	movs	r0, #0
 8001d30:	4770      	bx	lr

08001d32 <USB_EnableGlobalInt>:
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR |= winterruptmask;
 8001d32:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 8001d36:	b29b      	uxth	r3, r3
 8001d38:	f443 433f 	orr.w	r3, r3, #48896	; 0xbf00
 8001d3c:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40

  return HAL_OK;
}
 8001d40:	2000      	movs	r0, #0
 8001d42:	4770      	bx	lr

08001d44 <USB_DisableGlobalInt>:
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 8001d44:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 8001d48:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8001d4c:	045b      	lsls	r3, r3, #17
 8001d4e:	0c5b      	lsrs	r3, r3, #17
 8001d50:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40

  return HAL_OK;
}
 8001d54:	2000      	movs	r0, #0
 8001d56:	4770      	bx	lr

08001d58 <USB_SetCurrentMode>:
 8001d58:	2000      	movs	r0, #0
 8001d5a:	4770      	bx	lr

08001d5c <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8001d5c:	b084      	sub	sp, #16
 8001d5e:	b510      	push	{r4, lr}
 8001d60:	ac03      	add	r4, sp, #12
 8001d62:	e884 000e 	stmia.w	r4, {r1, r2, r3}

  /* Enable USB Device Interrupt mask */
  (void)USB_EnableGlobalInt(USBx);

  return HAL_OK;
}
 8001d66:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBx->CNTR = 0;
 8001d6a:	2200      	movs	r2, #0
  USBx->CNTR = USB_CNTR_FRES;
 8001d6c:	2301      	movs	r3, #1
 8001d6e:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
  USBx->CNTR = 0;
 8001d72:	f8a0 2040 	strh.w	r2, [r0, #64]	; 0x40
  USBx->ISTR = 0;
 8001d76:	f8a0 2044 	strh.w	r2, [r0, #68]	; 0x44
  USBx->BTABLE = BTABLE_ADDRESS;
 8001d7a:	f8a0 2050 	strh.w	r2, [r0, #80]	; 0x50
  USBx->CNTR |= winterruptmask;
 8001d7e:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
}
 8001d82:	b004      	add	sp, #16
  USBx->CNTR |= winterruptmask;
 8001d84:	b29b      	uxth	r3, r3
 8001d86:	f443 433f 	orr.w	r3, r3, #48896	; 0xbf00
 8001d8a:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
}
 8001d8e:	4610      	mov	r0, r2
 8001d90:	4770      	bx	lr
	...

08001d94 <USB_ActivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8001d94:	b5f0      	push	{r4, r5, r6, r7, lr}
  HAL_StatusTypeDef ret = HAL_OK;
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8001d96:	780d      	ldrb	r5, [r1, #0]
{
 8001d98:	4603      	mov	r3, r0
  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8001d9a:	f830 2025 	ldrh.w	r2, [r0, r5, lsl #2]

  /* initialize Endpoint */
  switch (ep->type)
 8001d9e:	78c8      	ldrb	r0, [r1, #3]
  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8001da0:	f422 42ec 	bic.w	r2, r2, #30208	; 0x7600
 8001da4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001da8:	0412      	lsls	r2, r2, #16
 8001daa:	0c12      	lsrs	r2, r2, #16
  switch (ep->type)
 8001dac:	2803      	cmp	r0, #3
 8001dae:	d84e      	bhi.n	8001e4e <USB_ActivateEndpoint+0xba>
 8001db0:	e8df f000 	tbb	[pc, r0]
 8001db4:	47044a02 	.word	0x47044a02
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8001db8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
  HAL_StatusTypeDef ret = HAL_OK;
 8001dbc:	2000      	movs	r0, #0
    default:
      ret = HAL_ERROR;
      break;
  }

  PCD_SET_ENDPOINT(USBx, ep->num, wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX);
 8001dbe:	f248 0480 	movw	r4, #32896	; 0x8080
 8001dc2:	4322      	orrs	r2, r4
 8001dc4:	f823 2025 	strh.w	r2, [r3, r5, lsl #2]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8001dc8:	780e      	ldrb	r6, [r1, #0]
 8001dca:	4dab      	ldr	r5, [pc, #684]	; (8002078 <USB_ActivateEndpoint+0x2e4>)
 8001dcc:	f833 2026 	ldrh.w	r2, [r3, r6, lsl #2]
 8001dd0:	4334      	orrs	r4, r6
 8001dd2:	b292      	uxth	r2, r2
 8001dd4:	402a      	ands	r2, r5
 8001dd6:	4322      	orrs	r2, r4
 8001dd8:	f823 2026 	strh.w	r2, [r3, r6, lsl #2]

  if (ep->doublebuffer == 0U)
 8001ddc:	7b0c      	ldrb	r4, [r1, #12]
 8001dde:	780a      	ldrb	r2, [r1, #0]
 8001de0:	2c00      	cmp	r4, #0
 8001de2:	f040 8088 	bne.w	8001ef6 <USB_ActivateEndpoint+0x162>
  {
    if (ep->is_in != 0U)
 8001de6:	784e      	ldrb	r6, [r1, #1]
 8001de8:	88cc      	ldrh	r4, [r1, #6]
 8001dea:	b396      	cbz	r6, 8001e52 <USB_ActivateEndpoint+0xbe>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8001dec:	f8b3 6050 	ldrh.w	r6, [r3, #80]	; 0x50
 8001df0:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 8001df4:	f024 0401 	bic.w	r4, r4, #1
 8001df8:	b2b6      	uxth	r6, r6
 8001dfa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001dfe:	b2a4      	uxth	r4, r4
 8001e00:	5394      	strh	r4, [r2, r6]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8001e02:	780c      	ldrb	r4, [r1, #0]
 8001e04:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8001e08:	0656      	lsls	r6, r2, #25
 8001e0a:	d509      	bpl.n	8001e20 <USB_ActivateEndpoint+0x8c>
 8001e0c:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8001e10:	b292      	uxth	r2, r2
 8001e12:	402a      	ands	r2, r5
 8001e14:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001e18:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8001e1c:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]

      if (ep->type != EP_TYPE_ISOC)
 8001e20:	78ca      	ldrb	r2, [r1, #3]
 8001e22:	7809      	ldrb	r1, [r1, #0]
 8001e24:	2a01      	cmp	r2, #1
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8001e26:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8001e2a:	4c94      	ldr	r4, [pc, #592]	; (800207c <USB_ActivateEndpoint+0x2e8>)
 8001e2c:	b292      	uxth	r2, r2
 8001e2e:	ea02 0204 	and.w	r2, r2, r4
      if (ep->type != EP_TYPE_ISOC)
 8001e32:	d001      	beq.n	8001e38 <USB_ActivateEndpoint+0xa4>
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8001e34:	f082 0220 	eor.w	r2, r2, #32
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8001e38:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001e3c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001e40:	e0cb      	b.n	8001fda <USB_ActivateEndpoint+0x246>
      wEpRegVal |= USB_EP_INTERRUPT;
 8001e42:	f442 62c0 	orr.w	r2, r2, #1536	; 0x600
 8001e46:	e7b9      	b.n	8001dbc <USB_ActivateEndpoint+0x28>
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8001e48:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001e4c:	e7b6      	b.n	8001dbc <USB_ActivateEndpoint+0x28>
      ret = HAL_ERROR;
 8001e4e:	2001      	movs	r0, #1
 8001e50:	e7b5      	b.n	8001dbe <USB_ActivateEndpoint+0x2a>
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8001e52:	f8b3 5050 	ldrh.w	r5, [r3, #80]	; 0x50
 8001e56:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 8001e5a:	f024 0401 	bic.w	r4, r4, #1
 8001e5e:	b2ad      	uxth	r5, r5
 8001e60:	f502 6281 	add.w	r2, r2, #1032	; 0x408
 8001e64:	b2a4      	uxth	r4, r4
 8001e66:	5354      	strh	r4, [r2, r5]
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8001e68:	780a      	ldrb	r2, [r1, #0]
 8001e6a:	f8b3 6050 	ldrh.w	r6, [r3, #80]	; 0x50
 8001e6e:	690d      	ldr	r5, [r1, #16]
 8001e70:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 8001e74:	b2b6      	uxth	r6, r6
 8001e76:	f202 420c 	addw	r2, r2, #1036	; 0x40c
 8001e7a:	bb5d      	cbnz	r5, 8001ed4 <USB_ActivateEndpoint+0x140>
 8001e7c:	5b94      	ldrh	r4, [r2, r6]
 8001e7e:	f424 44f8 	bic.w	r4, r4, #31744	; 0x7c00
 8001e82:	0424      	lsls	r4, r4, #16
 8001e84:	0c24      	lsrs	r4, r4, #16
 8001e86:	5394      	strh	r4, [r2, r6]
 8001e88:	5b94      	ldrh	r4, [r2, r6]
 8001e8a:	ea6f 4444 	mvn.w	r4, r4, lsl #17
 8001e8e:	ea6f 4454 	mvn.w	r4, r4, lsr #17
 8001e92:	b2a4      	uxth	r4, r4
 8001e94:	5394      	strh	r4, [r2, r6]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8001e96:	780c      	ldrb	r4, [r1, #0]
 8001e98:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8001e9c:	0455      	lsls	r5, r2, #17
 8001e9e:	d50d      	bpl.n	8001ebc <USB_ActivateEndpoint+0x128>
 8001ea0:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8001ea4:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8001ea8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001eac:	0412      	lsls	r2, r2, #16
 8001eae:	0c12      	lsrs	r2, r2, #16
 8001eb0:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8001eb4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001eb8:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8001ebc:	7809      	ldrb	r1, [r1, #0]
 8001ebe:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8001ec2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001ec6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001eca:	0412      	lsls	r2, r2, #16
 8001ecc:	0c12      	lsrs	r2, r2, #16
 8001ece:	f482 5240 	eor.w	r2, r2, #12288	; 0x3000
 8001ed2:	e7b1      	b.n	8001e38 <USB_ActivateEndpoint+0xa4>
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8001ed4:	2d3e      	cmp	r5, #62	; 0x3e
 8001ed6:	d805      	bhi.n	8001ee4 <USB_ActivateEndpoint+0x150>
 8001ed8:	086c      	lsrs	r4, r5, #1
 8001eda:	07ed      	lsls	r5, r5, #31
 8001edc:	bf48      	it	mi
 8001ede:	3401      	addmi	r4, #1
 8001ee0:	02a4      	lsls	r4, r4, #10
 8001ee2:	e7d6      	b.n	8001e92 <USB_ActivateEndpoint+0xfe>
 8001ee4:	096f      	lsrs	r7, r5, #5
 8001ee6:	06ec      	lsls	r4, r5, #27
 8001ee8:	4c65      	ldr	r4, [pc, #404]	; (8002080 <USB_ActivateEndpoint+0x2ec>)
 8001eea:	bf08      	it	eq
 8001eec:	f107 37ff 	addeq.w	r7, r7, #4294967295
 8001ef0:	ea44 2487 	orr.w	r4, r4, r7, lsl #10
 8001ef4:	e7cd      	b.n	8001e92 <USB_ActivateEndpoint+0xfe>
    PCD_SET_EP_DBUF(USBx, ep->num);
 8001ef6:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 8001efa:	b2a4      	uxth	r4, r4
 8001efc:	402c      	ands	r4, r5
 8001efe:	f444 4401 	orr.w	r4, r4, #33024	; 0x8100
 8001f02:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 8001f06:	f823 4022 	strh.w	r4, [r3, r2, lsl #2]
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8001f0a:	780a      	ldrb	r2, [r1, #0]
 8001f0c:	890c      	ldrh	r4, [r1, #8]
 8001f0e:	f8b3 6050 	ldrh.w	r6, [r3, #80]	; 0x50
 8001f12:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 8001f16:	f024 0401 	bic.w	r4, r4, #1
 8001f1a:	b2b6      	uxth	r6, r6
 8001f1c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001f20:	b2a4      	uxth	r4, r4
 8001f22:	5394      	strh	r4, [r2, r6]
 8001f24:	780a      	ldrb	r2, [r1, #0]
 8001f26:	894c      	ldrh	r4, [r1, #10]
 8001f28:	f8b3 6050 	ldrh.w	r6, [r3, #80]	; 0x50
 8001f2c:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 8001f30:	f024 0401 	bic.w	r4, r4, #1
 8001f34:	f502 6281 	add.w	r2, r2, #1032	; 0x408
 8001f38:	b2a4      	uxth	r4, r4
 8001f3a:	b2b6      	uxth	r6, r6
 8001f3c:	5394      	strh	r4, [r2, r6]
    if (ep->is_in == 0U)
 8001f3e:	784a      	ldrb	r2, [r1, #1]
 8001f40:	780c      	ldrb	r4, [r1, #0]
 8001f42:	2a00      	cmp	r2, #0
 8001f44:	d14c      	bne.n	8001fe0 <USB_ActivateEndpoint+0x24c>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8001f46:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8001f4a:	0452      	lsls	r2, r2, #17
 8001f4c:	d509      	bpl.n	8001f62 <USB_ActivateEndpoint+0x1ce>
 8001f4e:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8001f52:	b292      	uxth	r2, r2
 8001f54:	402a      	ands	r2, r5
 8001f56:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8001f5a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001f5e:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8001f62:	780c      	ldrb	r4, [r1, #0]
 8001f64:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8001f68:	0657      	lsls	r7, r2, #25
 8001f6a:	d50d      	bpl.n	8001f88 <USB_ActivateEndpoint+0x1f4>
 8001f6c:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8001f70:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8001f74:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001f78:	0412      	lsls	r2, r2, #16
 8001f7a:	0c12      	lsrs	r2, r2, #16
 8001f7c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001f80:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8001f84:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_TX_DTOG(USBx, ep->num);
 8001f88:	780c      	ldrb	r4, [r1, #0]
 8001f8a:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8001f8e:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8001f92:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001f96:	0412      	lsls	r2, r2, #16
 8001f98:	0c12      	lsrs	r2, r2, #16
 8001f9a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001f9e:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8001fa2:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8001fa6:	f248 0480 	movw	r4, #32896	; 0x8080
 8001faa:	780d      	ldrb	r5, [r1, #0]
 8001fac:	f833 2025 	ldrh.w	r2, [r3, r5, lsl #2]
 8001fb0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001fb4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001fb8:	0412      	lsls	r2, r2, #16
 8001fba:	0c12      	lsrs	r2, r2, #16
 8001fbc:	f482 5240 	eor.w	r2, r2, #12288	; 0x3000
 8001fc0:	4322      	orrs	r2, r4
 8001fc2:	f823 2025 	strh.w	r2, [r3, r5, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8001fc6:	7809      	ldrb	r1, [r1, #0]
 8001fc8:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8001fcc:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8001fd0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001fd4:	0412      	lsls	r2, r2, #16
 8001fd6:	0c12      	lsrs	r2, r2, #16
 8001fd8:	4322      	orrs	r2, r4
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8001fda:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
    }
  }

  return ret;
}
 8001fde:	bdf0      	pop	{r4, r5, r6, r7, pc}
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8001fe0:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8001fe4:	0456      	lsls	r6, r2, #17
 8001fe6:	d509      	bpl.n	8001ffc <USB_ActivateEndpoint+0x268>
 8001fe8:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8001fec:	b292      	uxth	r2, r2
 8001fee:	402a      	ands	r2, r5
 8001ff0:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8001ff4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001ff8:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8001ffc:	780c      	ldrb	r4, [r1, #0]
 8001ffe:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8002002:	0652      	lsls	r2, r2, #25
 8002004:	d50d      	bpl.n	8002022 <USB_ActivateEndpoint+0x28e>
 8002006:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800200a:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 800200e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002012:	0412      	lsls	r2, r2, #16
 8002014:	0c12      	lsrs	r2, r2, #16
 8002016:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800201a:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 800201e:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_RX_DTOG(USBx, ep->num);
 8002022:	780c      	ldrb	r4, [r1, #0]
 8002024:	4d15      	ldr	r5, [pc, #84]	; (800207c <USB_ActivateEndpoint+0x2e8>)
 8002026:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800202a:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 800202e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002032:	0412      	lsls	r2, r2, #16
 8002034:	0c12      	lsrs	r2, r2, #16
 8002036:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 800203a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800203e:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      if (ep->type != EP_TYPE_ISOC)
 8002042:	78ca      	ldrb	r2, [r1, #3]
 8002044:	780c      	ldrb	r4, [r1, #0]
 8002046:	2a01      	cmp	r2, #1
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8002048:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800204c:	b292      	uxth	r2, r2
 800204e:	ea02 0205 	and.w	r2, r2, r5
 8002052:	bf18      	it	ne
 8002054:	f082 0220 	eorne.w	r2, r2, #32
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8002058:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800205c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002060:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8002064:	7809      	ldrb	r1, [r1, #0]
 8002066:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 800206a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800206e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002072:	0412      	lsls	r2, r2, #16
 8002074:	0c12      	lsrs	r2, r2, #16
 8002076:	e6df      	b.n	8001e38 <USB_ActivateEndpoint+0xa4>
 8002078:	ffff8f8f 	.word	0xffff8f8f
 800207c:	ffff8fbf 	.word	0xffff8fbf
 8002080:	ffff8000 	.word	0xffff8000

08002084 <USB_DeactivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8002084:	b510      	push	{r4, lr}
  if (ep->doublebuffer == 0U)
 8002086:	7b0c      	ldrb	r4, [r1, #12]
 8002088:	784b      	ldrb	r3, [r1, #1]
 800208a:	780a      	ldrb	r2, [r1, #0]
 800208c:	2c00      	cmp	r4, #0
 800208e:	d13d      	bne.n	800210c <USB_DeactivateEndpoint+0x88>
  {
    if (ep->is_in != 0U)
 8002090:	b313      	cbz	r3, 80020d8 <USB_DeactivateEndpoint+0x54>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8002092:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002096:	065c      	lsls	r4, r3, #25
 8002098:	d50d      	bpl.n	80020b6 <USB_DeactivateEndpoint+0x32>
 800209a:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800209e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80020a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80020a6:	041b      	lsls	r3, r3, #16
 80020a8:	0c1b      	lsrs	r3, r3, #16
 80020aa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80020ae:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80020b2:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80020b6:	780a      	ldrb	r2, [r1, #0]
 80020b8:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80020bc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80020c0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80020c4:	041b      	lsls	r3, r3, #16
 80020c6:	0c1b      	lsrs	r3, r3, #16
 80020c8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80020cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80020d0:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
    }
  }

  return HAL_OK;
}
 80020d4:	2000      	movs	r0, #0
 80020d6:	bd10      	pop	{r4, pc}
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80020d8:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80020dc:	045b      	lsls	r3, r3, #17
 80020de:	d50d      	bpl.n	80020fc <USB_DeactivateEndpoint+0x78>
 80020e0:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80020e4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80020e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80020ec:	041b      	lsls	r3, r3, #16
 80020ee:	0c1b      	lsrs	r3, r3, #16
 80020f0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80020f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80020f8:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80020fc:	780a      	ldrb	r2, [r1, #0]
 80020fe:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002102:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002106:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800210a:	e7db      	b.n	80020c4 <USB_DeactivateEndpoint+0x40>
    if (ep->is_in == 0U)
 800210c:	2b00      	cmp	r3, #0
 800210e:	d14e      	bne.n	80021ae <USB_DeactivateEndpoint+0x12a>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8002110:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002114:	045c      	lsls	r4, r3, #17
 8002116:	d50d      	bpl.n	8002134 <USB_DeactivateEndpoint+0xb0>
 8002118:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800211c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002120:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002124:	041b      	lsls	r3, r3, #16
 8002126:	0c1b      	lsrs	r3, r3, #16
 8002128:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800212c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002130:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8002134:	780a      	ldrb	r2, [r1, #0]
 8002136:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800213a:	065b      	lsls	r3, r3, #25
 800213c:	d50d      	bpl.n	800215a <USB_DeactivateEndpoint+0xd6>
 800213e:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002142:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002146:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800214a:	041b      	lsls	r3, r3, #16
 800214c:	0c1b      	lsrs	r3, r3, #16
 800214e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002152:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002156:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_TX_DTOG(USBx, ep->num);
 800215a:	780a      	ldrb	r2, [r1, #0]
 800215c:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002160:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002164:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002168:	041b      	lsls	r3, r3, #16
 800216a:	0c1b      	lsrs	r3, r3, #16
 800216c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002170:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002174:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8002178:	f248 0280 	movw	r2, #32896	; 0x8080
 800217c:	780c      	ldrb	r4, [r1, #0]
 800217e:	f830 3024 	ldrh.w	r3, [r0, r4, lsl #2]
 8002182:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002186:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800218a:	041b      	lsls	r3, r3, #16
 800218c:	0c1b      	lsrs	r3, r3, #16
 800218e:	4313      	orrs	r3, r2
 8002190:	f820 3024 	strh.w	r3, [r0, r4, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8002194:	7809      	ldrb	r1, [r1, #0]
 8002196:	f830 3021 	ldrh.w	r3, [r0, r1, lsl #2]
 800219a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800219e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80021a2:	041b      	lsls	r3, r3, #16
 80021a4:	0c1b      	lsrs	r3, r3, #16
 80021a6:	4313      	orrs	r3, r2
 80021a8:	f820 3021 	strh.w	r3, [r0, r1, lsl #2]
 80021ac:	e792      	b.n	80020d4 <USB_DeactivateEndpoint+0x50>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80021ae:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80021b2:	045c      	lsls	r4, r3, #17
 80021b4:	d50d      	bpl.n	80021d2 <USB_DeactivateEndpoint+0x14e>
 80021b6:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80021ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80021be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80021c2:	041b      	lsls	r3, r3, #16
 80021c4:	0c1b      	lsrs	r3, r3, #16
 80021c6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80021ca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80021ce:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80021d2:	780a      	ldrb	r2, [r1, #0]
 80021d4:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80021d8:	065b      	lsls	r3, r3, #25
 80021da:	d50d      	bpl.n	80021f8 <USB_DeactivateEndpoint+0x174>
 80021dc:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80021e0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80021e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80021e8:	041b      	lsls	r3, r3, #16
 80021ea:	0c1b      	lsrs	r3, r3, #16
 80021ec:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80021f0:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80021f4:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_RX_DTOG(USBx, ep->num);
 80021f8:	780a      	ldrb	r2, [r1, #0]
 80021fa:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80021fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002202:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002206:	041b      	lsls	r3, r3, #16
 8002208:	0c1b      	lsrs	r3, r3, #16
 800220a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800220e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002212:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8002216:	f248 0280 	movw	r2, #32896	; 0x8080
 800221a:	780c      	ldrb	r4, [r1, #0]
 800221c:	f830 3024 	ldrh.w	r3, [r0, r4, lsl #2]
 8002220:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002224:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002228:	041b      	lsls	r3, r3, #16
 800222a:	0c1b      	lsrs	r3, r3, #16
 800222c:	4313      	orrs	r3, r2
 800222e:	f820 3024 	strh.w	r3, [r0, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8002232:	7809      	ldrb	r1, [r1, #0]
 8002234:	f830 3021 	ldrh.w	r3, [r0, r1, lsl #2]
 8002238:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800223c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002240:	e7af      	b.n	80021a2 <USB_DeactivateEndpoint+0x11e>

08002242 <USB_EPSetStall>:
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->is_in != 0U)
 8002242:	784b      	ldrb	r3, [r1, #1]
 8002244:	780a      	ldrb	r2, [r1, #0]
 8002246:	b18b      	cbz	r3, 800226c <USB_EPSetStall+0x2a>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8002248:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800224c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002250:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002254:	041b      	lsls	r3, r3, #16
 8002256:	0c1b      	lsrs	r3, r3, #16
 8002258:	f083 0310 	eor.w	r3, r3, #16
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800225c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002260:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002264:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
  }

  return HAL_OK;
}
 8002268:	2000      	movs	r0, #0
 800226a:	4770      	bx	lr
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800226c:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002270:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002274:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002278:	041b      	lsls	r3, r3, #16
 800227a:	0c1b      	lsrs	r3, r3, #16
 800227c:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8002280:	e7ec      	b.n	800225c <USB_EPSetStall+0x1a>

08002282 <USB_EPClearStall>:
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->doublebuffer == 0U)
 8002282:	7b0b      	ldrb	r3, [r1, #12]
 8002284:	bb43      	cbnz	r3, 80022d8 <USB_EPClearStall+0x56>
  {
    if (ep->is_in != 0U)
 8002286:	784b      	ldrb	r3, [r1, #1]
 8002288:	780a      	ldrb	r2, [r1, #0]
 800228a:	b33b      	cbz	r3, 80022dc <USB_EPClearStall+0x5a>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800228c:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002290:	065b      	lsls	r3, r3, #25
 8002292:	d50d      	bpl.n	80022b0 <USB_EPClearStall+0x2e>
 8002294:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002298:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800229c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80022a0:	041b      	lsls	r3, r3, #16
 80022a2:	0c1b      	lsrs	r3, r3, #16
 80022a4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80022a8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80022ac:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]

      if (ep->type != EP_TYPE_ISOC)
 80022b0:	78cb      	ldrb	r3, [r1, #3]
 80022b2:	2b01      	cmp	r3, #1
 80022b4:	d010      	beq.n	80022d8 <USB_EPClearStall+0x56>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80022b6:	780a      	ldrb	r2, [r1, #0]
 80022b8:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80022bc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80022c0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80022c4:	041b      	lsls	r3, r3, #16
 80022c6:	0c1b      	lsrs	r3, r3, #16
 80022c8:	f083 0320 	eor.w	r3, r3, #32
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80022cc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80022d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80022d4:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    }
  }

  return HAL_OK;
}
 80022d8:	2000      	movs	r0, #0
 80022da:	4770      	bx	lr
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80022dc:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80022e0:	045b      	lsls	r3, r3, #17
 80022e2:	d50d      	bpl.n	8002300 <USB_EPClearStall+0x7e>
 80022e4:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80022e8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80022ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80022f0:	041b      	lsls	r3, r3, #16
 80022f2:	0c1b      	lsrs	r3, r3, #16
 80022f4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80022f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80022fc:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8002300:	780a      	ldrb	r2, [r1, #0]
 8002302:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002306:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800230a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800230e:	041b      	lsls	r3, r3, #16
 8002310:	0c1b      	lsrs	r3, r3, #16
 8002312:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8002316:	e7d9      	b.n	80022cc <USB_EPClearStall+0x4a>

08002318 <USB_SetDevAddress>:
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
  if (address == 0U)
 8002318:	b911      	cbnz	r1, 8002320 <USB_SetDevAddress+0x8>
  {
    /* set device address and enable function */
    USBx->DADDR = USB_DADDR_EF;
 800231a:	2380      	movs	r3, #128	; 0x80
 800231c:	f8a0 304c 	strh.w	r3, [r0, #76]	; 0x4c
  }

  return HAL_OK;
}
 8002320:	2000      	movs	r0, #0
 8002322:	4770      	bx	lr

08002324 <USB_DevConnect>:
 8002324:	2000      	movs	r0, #0
 8002326:	4770      	bx	lr

08002328 <USB_DevDisconnect>:
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
}
 8002328:	2000      	movs	r0, #0
 800232a:	4770      	bx	lr

0800232c <USB_ReadInterrupts>:
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800232c:	f8b0 0044 	ldrh.w	r0, [r0, #68]	; 0x44
  return tmpreg;
}
 8002330:	b280      	uxth	r0, r0
 8002332:	4770      	bx	lr

08002334 <USB_EP0_OutStart>:
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
}
 8002334:	2000      	movs	r0, #0
 8002336:	4770      	bx	lr

08002338 <USB_WritePMA>:
  uint32_t BaseAddr = (uint32_t)USBx;
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8002338:	eb00 0242 	add.w	r2, r0, r2, lsl #1
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800233c:	3301      	adds	r3, #1
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800233e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8002342:	085b      	lsrs	r3, r3, #1
 8002344:	eb02 0383 	add.w	r3, r2, r3, lsl #2

  for (i = n; i != 0U; i--)
 8002348:	429a      	cmp	r2, r3
 800234a:	d100      	bne.n	800234e <USB_WritePMA+0x16>
    pdwVal++;
#endif

    pBuf++;
  }
}
 800234c:	4770      	bx	lr
 800234e:	f831 0b02 	ldrh.w	r0, [r1], #2
    *pdwVal = (uint16_t)temp2;
 8002352:	f822 0b04 	strh.w	r0, [r2], #4
 8002356:	e7f7      	b.n	8002348 <USB_WritePMA+0x10>

08002358 <USB_EPStartXfer>:
{
 8002358:	b570      	push	{r4, r5, r6, lr}
 800235a:	460d      	mov	r5, r1
  if (ep->is_in == 1U)
 800235c:	7849      	ldrb	r1, [r1, #1]
{
 800235e:	4604      	mov	r4, r0
  if (ep->is_in == 1U)
 8002360:	2901      	cmp	r1, #1
 8002362:	69aa      	ldr	r2, [r5, #24]
 8002364:	692b      	ldr	r3, [r5, #16]
 8002366:	7b28      	ldrb	r0, [r5, #12]
 8002368:	d166      	bne.n	8002438 <USB_EPStartXfer+0xe0>
    if (ep->xfer_len > ep->maxpacket)
 800236a:	429a      	cmp	r2, r3
      ep->xfer_len = 0U;
 800236c:	bf9d      	ittte	ls
 800236e:	2300      	movls	r3, #0
 8002370:	61ab      	strls	r3, [r5, #24]
 8002372:	4613      	movls	r3, r2
      ep->xfer_len -= len;
 8002374:	1ad2      	subhi	r2, r2, r3
 8002376:	bf88      	it	hi
 8002378:	61aa      	strhi	r2, [r5, #24]
 800237a:	b29e      	uxth	r6, r3
    if (ep->doublebuffer == 0U)
 800237c:	bb08      	cbnz	r0, 80023c2 <USB_EPStartXfer+0x6a>
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800237e:	4633      	mov	r3, r6
 8002380:	88ea      	ldrh	r2, [r5, #6]
 8002382:	6969      	ldr	r1, [r5, #20]
 8002384:	4620      	mov	r0, r4
 8002386:	f7ff ffd7 	bl	8002338 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800238a:	f8b4 3050 	ldrh.w	r3, [r4, #80]	; 0x50
 800238e:	782a      	ldrb	r2, [r5, #0]
 8002390:	b299      	uxth	r1, r3
 8002392:	f204 4304 	addw	r3, r4, #1028	; 0x404
 8002396:	0112      	lsls	r2, r2, #4
 8002398:	440b      	add	r3, r1
 800239a:	52d6      	strh	r6, [r2, r3]
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800239c:	782a      	ldrb	r2, [r5, #0]
 800239e:	f834 3022 	ldrh.w	r3, [r4, r2, lsl #2]
 80023a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80023a6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80023aa:	041b      	lsls	r3, r3, #16
 80023ac:	0c1b      	lsrs	r3, r3, #16
 80023ae:	f083 0330 	eor.w	r3, r3, #48	; 0x30
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80023b2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80023b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80023ba:	f824 3022 	strh.w	r3, [r4, r2, lsl #2]
}
 80023be:	2000      	movs	r0, #0
 80023c0:	bd70      	pop	{r4, r5, r6, pc}
      if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80023c2:	782b      	ldrb	r3, [r5, #0]
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80023c4:	4620      	mov	r0, r4
      if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80023c6:	f834 2023 	ldrh.w	r2, [r4, r3, lsl #2]
 80023ca:	011b      	lsls	r3, r3, #4
 80023cc:	f012 0f40 	tst.w	r2, #64	; 0x40
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80023d0:	f8b4 2050 	ldrh.w	r2, [r4, #80]	; 0x50
 80023d4:	b291      	uxth	r1, r2
 80023d6:	bf15      	itete	ne
 80023d8:	f204 420c 	addwne	r2, r4, #1036	; 0x40c
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80023dc:	f204 4204 	addweq	r2, r4, #1028	; 0x404
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80023e0:	1852      	addne	r2, r2, r1
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80023e2:	1852      	addeq	r2, r2, r1
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80023e4:	bf15      	itete	ne
 80023e6:	52d6      	strhne	r6, [r2, r3]
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80023e8:	52d6      	strheq	r6, [r2, r3]
        pmabuffer = ep->pmaaddr1;
 80023ea:	896a      	ldrhne	r2, [r5, #10]
        pmabuffer = ep->pmaaddr0;
 80023ec:	892a      	ldrheq	r2, [r5, #8]
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80023ee:	4633      	mov	r3, r6
 80023f0:	6969      	ldr	r1, [r5, #20]
 80023f2:	f7ff ffa1 	bl	8002338 <USB_WritePMA>
      PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 80023f6:	786b      	ldrb	r3, [r5, #1]
 80023f8:	782a      	ldrb	r2, [r5, #0]
 80023fa:	b973      	cbnz	r3, 800241a <USB_EPStartXfer+0xc2>
 80023fc:	f834 3022 	ldrh.w	r3, [r4, r2, lsl #2]
 8002400:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002404:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002408:	041b      	lsls	r3, r3, #16
 800240a:	0c1b      	lsrs	r3, r3, #16
 800240c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002410:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002414:	f824 3022 	strh.w	r3, [r4, r2, lsl #2]
 8002418:	e7c0      	b.n	800239c <USB_EPStartXfer+0x44>
 800241a:	2b01      	cmp	r3, #1
 800241c:	d1be      	bne.n	800239c <USB_EPStartXfer+0x44>
 800241e:	f834 3022 	ldrh.w	r3, [r4, r2, lsl #2]
 8002422:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002426:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800242a:	041b      	lsls	r3, r3, #16
 800242c:	0c1b      	lsrs	r3, r3, #16
 800242e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002432:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002436:	e7ed      	b.n	8002414 <USB_EPStartXfer+0xbc>
    if (ep->xfer_len > ep->maxpacket)
 8002438:	429a      	cmp	r2, r3
      ep->xfer_len = 0U;
 800243a:	bf93      	iteet	ls
 800243c:	2300      	movls	r3, #0
      ep->xfer_len -= len;
 800243e:	1ad2      	subhi	r2, r2, r3
 8002440:	61aa      	strhi	r2, [r5, #24]
      ep->xfer_len = 0U;
 8002442:	61ab      	strls	r3, [r5, #24]
 8002444:	bf98      	it	ls
 8002446:	4613      	movls	r3, r2
 8002448:	782a      	ldrb	r2, [r5, #0]
    if (ep->doublebuffer == 0U)
 800244a:	b9b0      	cbnz	r0, 800247a <USB_EPStartXfer+0x122>
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800244c:	f8b4 0050 	ldrh.w	r0, [r4, #80]	; 0x50
 8002450:	0112      	lsls	r2, r2, #4
 8002452:	b281      	uxth	r1, r0
 8002454:	f204 400c 	addw	r0, r4, #1036	; 0x40c
 8002458:	4408      	add	r0, r1
 800245a:	2b00      	cmp	r3, #0
 800245c:	d144      	bne.n	80024e8 <USB_EPStartXfer+0x190>
 800245e:	5a83      	ldrh	r3, [r0, r2]
 8002460:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8002464:	041b      	lsls	r3, r3, #16
 8002466:	0c1b      	lsrs	r3, r3, #16
 8002468:	5283      	strh	r3, [r0, r2]
 800246a:	5a83      	ldrh	r3, [r0, r2]
 800246c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002470:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002474:	b29b      	uxth	r3, r3
 8002476:	5283      	strh	r3, [r0, r2]
 8002478:	e03f      	b.n	80024fa <USB_EPStartXfer+0x1a2>
 800247a:	b9a1      	cbnz	r1, 80024a6 <USB_EPStartXfer+0x14e>
 800247c:	f8b4 0050 	ldrh.w	r0, [r4, #80]	; 0x50
 8002480:	0112      	lsls	r2, r2, #4
 8002482:	b281      	uxth	r1, r0
 8002484:	f204 4004 	addw	r0, r4, #1028	; 0x404
 8002488:	4408      	add	r0, r1
 800248a:	b9e3      	cbnz	r3, 80024c6 <USB_EPStartXfer+0x16e>
 800248c:	5a81      	ldrh	r1, [r0, r2]
 800248e:	f421 41f8 	bic.w	r1, r1, #31744	; 0x7c00
 8002492:	0409      	lsls	r1, r1, #16
 8002494:	0c09      	lsrs	r1, r1, #16
 8002496:	5281      	strh	r1, [r0, r2]
 8002498:	5a81      	ldrh	r1, [r0, r2]
 800249a:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 800249e:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 80024a2:	b289      	uxth	r1, r1
 80024a4:	5281      	strh	r1, [r0, r2]
 80024a6:	7869      	ldrb	r1, [r5, #1]
 80024a8:	782a      	ldrb	r2, [r5, #0]
 80024aa:	2900      	cmp	r1, #0
 80024ac:	d0ce      	beq.n	800244c <USB_EPStartXfer+0xf4>
 80024ae:	2901      	cmp	r1, #1
 80024b0:	d123      	bne.n	80024fa <USB_EPStartXfer+0x1a2>
 80024b2:	f8b4 1050 	ldrh.w	r1, [r4, #80]	; 0x50
 80024b6:	0112      	lsls	r2, r2, #4
 80024b8:	b288      	uxth	r0, r1
 80024ba:	f204 410c 	addw	r1, r4, #1036	; 0x40c
 80024be:	4401      	add	r1, r0
 80024c0:	b29b      	uxth	r3, r3
 80024c2:	528b      	strh	r3, [r1, r2]
 80024c4:	e019      	b.n	80024fa <USB_EPStartXfer+0x1a2>
 80024c6:	2b3e      	cmp	r3, #62	; 0x3e
 80024c8:	d805      	bhi.n	80024d6 <USB_EPStartXfer+0x17e>
 80024ca:	0859      	lsrs	r1, r3, #1
 80024cc:	07de      	lsls	r6, r3, #31
 80024ce:	bf48      	it	mi
 80024d0:	3101      	addmi	r1, #1
 80024d2:	0289      	lsls	r1, r1, #10
 80024d4:	e7e5      	b.n	80024a2 <USB_EPStartXfer+0x14a>
 80024d6:	095e      	lsrs	r6, r3, #5
 80024d8:	06d9      	lsls	r1, r3, #27
 80024da:	4912      	ldr	r1, [pc, #72]	; (8002524 <USB_EPStartXfer+0x1cc>)
 80024dc:	bf08      	it	eq
 80024de:	f106 36ff 	addeq.w	r6, r6, #4294967295
 80024e2:	ea41 2186 	orr.w	r1, r1, r6, lsl #10
 80024e6:	e7dc      	b.n	80024a2 <USB_EPStartXfer+0x14a>
 80024e8:	2b3e      	cmp	r3, #62	; 0x3e
 80024ea:	d812      	bhi.n	8002512 <USB_EPStartXfer+0x1ba>
 80024ec:	0859      	lsrs	r1, r3, #1
 80024ee:	07de      	lsls	r6, r3, #31
 80024f0:	bf48      	it	mi
 80024f2:	3101      	addmi	r1, #1
 80024f4:	0289      	lsls	r1, r1, #10
 80024f6:	b289      	uxth	r1, r1
 80024f8:	5281      	strh	r1, [r0, r2]
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80024fa:	782a      	ldrb	r2, [r5, #0]
 80024fc:	f834 3022 	ldrh.w	r3, [r4, r2, lsl #2]
 8002500:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002504:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002508:	041b      	lsls	r3, r3, #16
 800250a:	0c1b      	lsrs	r3, r3, #16
 800250c:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8002510:	e74f      	b.n	80023b2 <USB_EPStartXfer+0x5a>
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8002512:	0959      	lsrs	r1, r3, #5
 8002514:	06db      	lsls	r3, r3, #27
 8002516:	4b03      	ldr	r3, [pc, #12]	; (8002524 <USB_EPStartXfer+0x1cc>)
 8002518:	bf08      	it	eq
 800251a:	f101 31ff 	addeq.w	r1, r1, #4294967295
 800251e:	ea43 2381 	orr.w	r3, r3, r1, lsl #10
 8002522:	e7a7      	b.n	8002474 <USB_EPStartXfer+0x11c>
 8002524:	ffff8000 	.word	0xffff8000

08002528 <USB_ReadPMA>:
  uint32_t BaseAddr = (uint32_t)USBx;
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8002528:	eb00 0242 	add.w	r2, r0, r2, lsl #1
{
 800252c:	b5f0      	push	{r4, r5, r6, r7, lr}
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800252e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
  uint32_t n = (uint32_t)wNBytes >> 1;
 8002532:	085d      	lsrs	r5, r3, #1
 8002534:	4608      	mov	r0, r1
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8002536:	4617      	mov	r7, r2

  for (i = n; i != 0U; i--)
 8002538:	462e      	mov	r6, r5
 800253a:	3002      	adds	r0, #2
 800253c:	b936      	cbnz	r6, 800254c <USB_ReadPMA+0x24>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif
  }

  if ((wNBytes % 2U) != 0U)
 800253e:	07db      	lsls	r3, r3, #31
  {
    temp = *pdwVal;
 8002540:	bf44      	itt	mi
 8002542:	f832 3025 	ldrhmi.w	r3, [r2, r5, lsl #2]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8002546:	f801 3015 	strbmi.w	r3, [r1, r5, lsl #1]
 800254a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    temp = *(__IO uint16_t *)pdwVal;
 800254c:	f837 4b04 	ldrh.w	r4, [r7], #4
  for (i = n; i != 0U; i--)
 8002550:	3e01      	subs	r6, #1
    temp = *(__IO uint16_t *)pdwVal;
 8002552:	b2a4      	uxth	r4, r4
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8002554:	f800 4c02 	strb.w	r4, [r0, #-2]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 8002558:	0a24      	lsrs	r4, r4, #8
 800255a:	f800 4c01 	strb.w	r4, [r0, #-1]
 800255e:	e7ec      	b.n	800253a <USB_ReadPMA+0x12>

08002560 <USBD_CDC_EP0_RxReady>:
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8002560:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc
{
 8002564:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8002566:	f8d0 42b8 	ldr.w	r4, [r0, #696]	; 0x2b8
  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800256a:	b15b      	cbz	r3, 8002584 <USBD_CDC_EP0_RxReady+0x24>
 800256c:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 8002570:	28ff      	cmp	r0, #255	; 0xff
 8002572:	d007      	beq.n	8002584 <USBD_CDC_EP0_RxReady+0x24>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8002574:	689b      	ldr	r3, [r3, #8]
 8002576:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 800257a:	4621      	mov	r1, r4
 800257c:	4798      	blx	r3
                                                      (uint8_t *)(void *)hcdc->data,
                                                      (uint16_t)hcdc->CmdLength);
    hcdc->CmdOpCode = 0xFFU;
 800257e:	23ff      	movs	r3, #255	; 0xff
 8002580:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200

  }
  return USBD_OK;
}
 8002584:	2000      	movs	r0, #0
 8002586:	bd10      	pop	{r4, pc}

08002588 <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8002588:	2343      	movs	r3, #67	; 0x43
 800258a:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgFSDesc;
}
 800258c:	4800      	ldr	r0, [pc, #0]	; (8002590 <USBD_CDC_GetFSCfgDesc+0x8>)
 800258e:	4770      	bx	lr
 8002590:	20000040 	.word	0x20000040

08002594 <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8002594:	2343      	movs	r3, #67	; 0x43
 8002596:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgHSDesc;
}
 8002598:	4800      	ldr	r0, [pc, #0]	; (800259c <USBD_CDC_GetHSCfgDesc+0x8>)
 800259a:	4770      	bx	lr
 800259c:	20000084 	.word	0x20000084

080025a0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80025a0:	2343      	movs	r3, #67	; 0x43
 80025a2:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
}
 80025a4:	4800      	ldr	r0, [pc, #0]	; (80025a8 <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
 80025a6:	4770      	bx	lr
 80025a8:	200000d4 	.word	0x200000d4

080025ac <USBD_CDC_GetDeviceQualifierDescriptor>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 80025ac:	230a      	movs	r3, #10
 80025ae:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_DeviceQualifierDesc;
}
 80025b0:	4800      	ldr	r0, [pc, #0]	; (80025b4 <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 80025b2:	4770      	bx	lr
 80025b4:	200000c8 	.word	0x200000c8

080025b8 <USBD_CDC_DataOut>:
{
 80025b8:	b538      	push	{r3, r4, r5, lr}
 80025ba:	4605      	mov	r5, r0
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80025bc:	f8d0 42b8 	ldr.w	r4, [r0, #696]	; 0x2b8
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80025c0:	f001 f932 	bl	8003828 <USBD_LL_GetRxDataSize>
  if (pdev->pClassData != NULL)
 80025c4:	f8d5 32b8 	ldr.w	r3, [r5, #696]	; 0x2b8
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80025c8:	f8c4 020c 	str.w	r0, [r4, #524]	; 0x20c
  if (pdev->pClassData != NULL)
 80025cc:	b14b      	cbz	r3, 80025e2 <USBD_CDC_DataOut+0x2a>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80025ce:	f8d5 32bc 	ldr.w	r3, [r5, #700]	; 0x2bc
 80025d2:	f504 7103 	add.w	r1, r4, #524	; 0x20c
 80025d6:	68db      	ldr	r3, [r3, #12]
 80025d8:	f8d4 0204 	ldr.w	r0, [r4, #516]	; 0x204
 80025dc:	4798      	blx	r3
    return USBD_OK;
 80025de:	2000      	movs	r0, #0
 80025e0:	bd38      	pop	{r3, r4, r5, pc}
    return USBD_FAIL;
 80025e2:	2002      	movs	r0, #2
}
 80025e4:	bd38      	pop	{r3, r4, r5, pc}

080025e6 <USBD_CDC_DataIn>:
{
 80025e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80025e8:	f8d0 62b8 	ldr.w	r6, [r0, #696]	; 0x2b8
  if (pdev->pClassData != NULL)
 80025ec:	b1ce      	cbz	r6, 8002622 <USBD_CDC_DataIn+0x3c>
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80025ee:	2314      	movs	r3, #20
 80025f0:	fb03 0301 	mla	r3, r3, r1, r0
 80025f4:	69da      	ldr	r2, [r3, #28]
 80025f6:	b182      	cbz	r2, 800261a <USBD_CDC_DataIn+0x34>
 80025f8:	f8d0 42c0 	ldr.w	r4, [r0, #704]	; 0x2c0
 80025fc:	eb04 1441 	add.w	r4, r4, r1, lsl #5
 8002600:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8002602:	fbb2 f4f5 	udiv	r4, r2, r5
 8002606:	fb05 2414 	mls	r4, r5, r4, r2
 800260a:	b934      	cbnz	r4, 800261a <USBD_CDC_DataIn+0x34>
      pdev->ep_in[epnum].total_length = 0U;
 800260c:	61dc      	str	r4, [r3, #28]
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800260e:	4622      	mov	r2, r4
 8002610:	4623      	mov	r3, r4
 8002612:	f001 f8ed 	bl	80037f0 <USBD_LL_Transmit>
    return USBD_OK;
 8002616:	4620      	mov	r0, r4
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8002618:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      hcdc->TxState = 0U;
 800261a:	2000      	movs	r0, #0
 800261c:	f8c6 0214 	str.w	r0, [r6, #532]	; 0x214
 8002620:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return USBD_FAIL;
 8002622:	2002      	movs	r0, #2
}
 8002624:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002626 <USBD_CDC_Setup>:
{
 8002626:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  uint8_t ifalt = 0U;
 800262a:	f04f 0800 	mov.w	r8, #0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800262e:	780a      	ldrb	r2, [r1, #0]
{
 8002630:	4605      	mov	r5, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8002632:	f012 0460 	ands.w	r4, r2, #96	; 0x60
{
 8002636:	460e      	mov	r6, r1
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8002638:	f8d0 72b8 	ldr.w	r7, [r0, #696]	; 0x2b8
  uint8_t ifalt = 0U;
 800263c:	f88d 8005 	strb.w	r8, [sp, #5]
  uint16_t status_info = 0U;
 8002640:	f8ad 8006 	strh.w	r8, [sp, #6]
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8002644:	d028      	beq.n	8002698 <USBD_CDC_Setup+0x72>
 8002646:	2c20      	cmp	r4, #32
 8002648:	d147      	bne.n	80026da <USBD_CDC_Setup+0xb4>
      if (req->wLength)
 800264a:	88cc      	ldrh	r4, [r1, #6]
 800264c:	784b      	ldrb	r3, [r1, #1]
 800264e:	b1e4      	cbz	r4, 800268a <USBD_CDC_Setup+0x64>
        if (req->bmRequest & 0x80U)
 8002650:	0612      	lsls	r2, r2, #24
 8002652:	d511      	bpl.n	8002678 <USBD_CDC_Setup+0x52>
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8002654:	f8d0 22bc 	ldr.w	r2, [r0, #700]	; 0x2bc
 8002658:	4639      	mov	r1, r7
 800265a:	f8d2 9008 	ldr.w	r9, [r2, #8]
 800265e:	4618      	mov	r0, r3
 8002660:	4622      	mov	r2, r4
 8002662:	47c8      	blx	r9
          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8002664:	88f2      	ldrh	r2, [r6, #6]
 8002666:	4639      	mov	r1, r7
 8002668:	4628      	mov	r0, r5
 800266a:	f000 fc48 	bl	8002efe <USBD_CtlSendData>
  uint8_t ret = USBD_OK;
 800266e:	4644      	mov	r4, r8
}
 8002670:	4620      	mov	r0, r4
 8002672:	b003      	add	sp, #12
 8002674:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          hcdc->CmdOpCode = req->bRequest;
 8002678:	f887 3200 	strb.w	r3, [r7, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800267c:	f887 4201 	strb.w	r4, [r7, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8002680:	4622      	mov	r2, r4
 8002682:	4639      	mov	r1, r7
 8002684:	f000 fc50 	bl	8002f28 <USBD_CtlPrepareRx>
 8002688:	e7f1      	b.n	800266e <USBD_CDC_Setup+0x48>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800268a:	f8d0 22bc 	ldr.w	r2, [r0, #700]	; 0x2bc
 800268e:	4618      	mov	r0, r3
 8002690:	6895      	ldr	r5, [r2, #8]
 8002692:	4622      	mov	r2, r4
 8002694:	47a8      	blx	r5
 8002696:	e7eb      	b.n	8002670 <USBD_CDC_Setup+0x4a>
      switch (req->bRequest)
 8002698:	784f      	ldrb	r7, [r1, #1]
 800269a:	2f0a      	cmp	r7, #10
 800269c:	d00d      	beq.n	80026ba <USBD_CDC_Setup+0x94>
 800269e:	2f0b      	cmp	r7, #11
 80026a0:	d015      	beq.n	80026ce <USBD_CDC_Setup+0xa8>
 80026a2:	b9d7      	cbnz	r7, 80026da <USBD_CDC_Setup+0xb4>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80026a4:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 80026a8:	2b03      	cmp	r3, #3
 80026aa:	d114      	bne.n	80026d6 <USBD_CDC_Setup+0xb0>
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 80026ac:	2202      	movs	r2, #2
 80026ae:	f10d 0106 	add.w	r1, sp, #6
 80026b2:	f000 fc24 	bl	8002efe <USBD_CtlSendData>
  uint8_t ret = USBD_OK;
 80026b6:	463c      	mov	r4, r7
 80026b8:	e7da      	b.n	8002670 <USBD_CDC_Setup+0x4a>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80026ba:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 80026be:	2b03      	cmp	r3, #3
 80026c0:	d109      	bne.n	80026d6 <USBD_CDC_Setup+0xb0>
            USBD_CtlSendData(pdev, &ifalt, 1U);
 80026c2:	2201      	movs	r2, #1
 80026c4:	f10d 0105 	add.w	r1, sp, #5
 80026c8:	f000 fc19 	bl	8002efe <USBD_CtlSendData>
 80026cc:	e7d0      	b.n	8002670 <USBD_CDC_Setup+0x4a>
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80026ce:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 80026d2:	2b03      	cmp	r3, #3
 80026d4:	d0cc      	beq.n	8002670 <USBD_CDC_Setup+0x4a>
            USBD_CtlError(pdev, req);
 80026d6:	4631      	mov	r1, r6
 80026d8:	4628      	mov	r0, r5
      USBD_CtlError(pdev, req);
 80026da:	f000 fbe9 	bl	8002eb0 <USBD_CtlError>
      ret = USBD_FAIL;
 80026de:	2402      	movs	r4, #2
      break;
 80026e0:	e7c6      	b.n	8002670 <USBD_CDC_Setup+0x4a>

080026e2 <USBD_CDC_DeInit>:
{
 80026e2:	b538      	push	{r3, r4, r5, lr}
 80026e4:	4604      	mov	r4, r0
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80026e6:	2500      	movs	r5, #0
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 80026e8:	2181      	movs	r1, #129	; 0x81
 80026ea:	f001 f839 	bl	8003760 <USBD_LL_CloseEP>
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80026ee:	2101      	movs	r1, #1
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80026f0:	62e5      	str	r5, [r4, #44]	; 0x2c
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80026f2:	4620      	mov	r0, r4
 80026f4:	f001 f834 	bl	8003760 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 80026f8:	f8c4 516c 	str.w	r5, [r4, #364]	; 0x16c
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80026fc:	2182      	movs	r1, #130	; 0x82
 80026fe:	4620      	mov	r0, r4
 8002700:	f001 f82e 	bl	8003760 <USBD_LL_CloseEP>
  if (pdev->pClassData != NULL)
 8002704:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8002708:	6425      	str	r5, [r4, #64]	; 0x40
  if (pdev->pClassData != NULL)
 800270a:	b14b      	cbz	r3, 8002720 <USBD_CDC_DeInit+0x3e>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800270c:	f8d4 32bc 	ldr.w	r3, [r4, #700]	; 0x2bc
 8002710:	685b      	ldr	r3, [r3, #4]
 8002712:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8002714:	f8d4 02b8 	ldr.w	r0, [r4, #696]	; 0x2b8
 8002718:	f001 f88e 	bl	8003838 <USBD_static_free>
    pdev->pClassData = NULL;
 800271c:	f8c4 52b8 	str.w	r5, [r4, #696]	; 0x2b8
}
 8002720:	2000      	movs	r0, #0
 8002722:	bd38      	pop	{r3, r4, r5, pc}

08002724 <USBD_CDC_Init>:
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8002724:	7c03      	ldrb	r3, [r0, #16]
{
 8002726:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800272a:	4604      	mov	r4, r0
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800272c:	bbcb      	cbnz	r3, 80027a2 <USBD_CDC_Init+0x7e>
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800272e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002732:	2202      	movs	r2, #2
 8002734:	2181      	movs	r1, #129	; 0x81
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8002736:	2501      	movs	r5, #1
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8002738:	f001 f802 	bl	8003740 <USBD_LL_OpenEP>
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800273c:	f44f 7300 	mov.w	r3, #512	; 0x200
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8002740:	62e5      	str	r5, [r4, #44]	; 0x2c
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8002742:	4629      	mov	r1, r5
 8002744:	2202      	movs	r2, #2
 8002746:	4620      	mov	r0, r4
 8002748:	f000 fffa 	bl	8003740 <USBD_LL_OpenEP>
    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800274c:	f8c4 516c 	str.w	r5, [r4, #364]	; 0x16c
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8002750:	2501      	movs	r5, #1
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8002752:	2308      	movs	r3, #8
 8002754:	2203      	movs	r2, #3
 8002756:	2182      	movs	r1, #130	; 0x82
 8002758:	4620      	mov	r0, r4
 800275a:	f000 fff1 	bl	8003740 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800275e:	6425      	str	r5, [r4, #64]	; 0x40
  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8002760:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8002764:	f001 f864 	bl	8003830 <USBD_static_malloc>
 8002768:	4606      	mov	r6, r0
 800276a:	f8c4 02b8 	str.w	r0, [r4, #696]	; 0x2b8
  if (pdev->pClassData == NULL)
 800276e:	b358      	cbz	r0, 80027c8 <USBD_CDC_Init+0xa4>
    hcdc->TxState = 0U;
 8002770:	2700      	movs	r7, #0
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8002772:	f8d4 32bc 	ldr.w	r3, [r4, #700]	; 0x2bc
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4798      	blx	r3
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800277a:	f894 8010 	ldrb.w	r8, [r4, #16]
    hcdc->TxState = 0U;
 800277e:	f8c6 7214 	str.w	r7, [r6, #532]	; 0x214
    hcdc->RxState = 0U;
 8002782:	f8c6 7218 	str.w	r7, [r6, #536]	; 0x218
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8002786:	f1b8 0f00 	cmp.w	r8, #0
 800278a:	d113      	bne.n	80027b4 <USBD_CDC_Init+0x90>
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800278c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002790:	f8d6 2204 	ldr.w	r2, [r6, #516]	; 0x204
 8002794:	4629      	mov	r1, r5
 8002796:	4620      	mov	r0, r4
 8002798:	f001 f838 	bl	800380c <USBD_LL_PrepareReceive>
  uint8_t ret = 0U;
 800279c:	4640      	mov	r0, r8
 800279e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80027a2:	2501      	movs	r5, #1
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80027a4:	2340      	movs	r3, #64	; 0x40
 80027a6:	2202      	movs	r2, #2
 80027a8:	2181      	movs	r1, #129	; 0x81
 80027aa:	f000 ffc9 	bl	8003740 <USBD_LL_OpenEP>
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80027ae:	62e5      	str	r5, [r4, #44]	; 0x2c
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80027b0:	2340      	movs	r3, #64	; 0x40
 80027b2:	e7c6      	b.n	8002742 <USBD_CDC_Init+0x1e>
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80027b4:	2340      	movs	r3, #64	; 0x40
 80027b6:	f8d6 2204 	ldr.w	r2, [r6, #516]	; 0x204
 80027ba:	4629      	mov	r1, r5
 80027bc:	4620      	mov	r0, r4
 80027be:	f001 f825 	bl	800380c <USBD_LL_PrepareReceive>
  uint8_t ret = 0U;
 80027c2:	4638      	mov	r0, r7
 80027c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    ret = 1U;
 80027c8:	4628      	mov	r0, r5
}
 80027ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080027ce <USBD_CDC_RegisterInterface>:
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
  uint8_t  ret = USBD_FAIL;

  if (fops != NULL)
 80027ce:	b119      	cbz	r1, 80027d8 <USBD_CDC_RegisterInterface+0xa>
  {
    pdev->pUserData = fops;
 80027d0:	f8c0 12bc 	str.w	r1, [r0, #700]	; 0x2bc
    ret = USBD_OK;
 80027d4:	2000      	movs	r0, #0
 80027d6:	4770      	bx	lr
  uint8_t  ret = USBD_FAIL;
 80027d8:	2002      	movs	r0, #2
  }

  return ret;
}
 80027da:	4770      	bx	lr

080027dc <USBD_CDC_SetTxBuffer>:
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80027dc:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8

  hcdc->TxBuffer = pbuff;
  hcdc->TxLength = length;

  return USBD_OK;
}
 80027e0:	2000      	movs	r0, #0
  hcdc->TxBuffer = pbuff;
 80027e2:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 80027e6:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
 80027ea:	4770      	bx	lr

080027ec <USBD_CDC_SetRxBuffer>:
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;

  hcdc->RxBuffer = pbuff;
 80027ec:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8

  return USBD_OK;
}
 80027f0:	2000      	movs	r0, #0
  hcdc->RxBuffer = pbuff;
 80027f2:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
}
 80027f6:	4770      	bx	lr

080027f8 <USBD_CDC_TransmitPacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80027f8:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
{
 80027fc:	b510      	push	{r4, lr}

  if (pdev->pClassData != NULL)
 80027fe:	b182      	cbz	r2, 8002822 <USBD_CDC_TransmitPacket+0x2a>
  {
    if (hcdc->TxState == 0U)
 8002800:	f8d2 4214 	ldr.w	r4, [r2, #532]	; 0x214
 8002804:	2301      	movs	r3, #1
 8002806:	b974      	cbnz	r4, 8002826 <USBD_CDC_TransmitPacket+0x2e>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8002808:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800280c:	f8d2 3210 	ldr.w	r3, [r2, #528]	; 0x210

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8002810:	2181      	movs	r1, #129	; 0x81
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8002812:	6303      	str	r3, [r0, #48]	; 0x30
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8002814:	f8d2 2208 	ldr.w	r2, [r2, #520]	; 0x208
 8002818:	b29b      	uxth	r3, r3
 800281a:	f000 ffe9 	bl	80037f0 <USBD_LL_Transmit>
                       (uint16_t)hcdc->TxLength);

      return USBD_OK;
 800281e:	4620      	mov	r0, r4
 8002820:	bd10      	pop	{r4, pc}
      return USBD_BUSY;
    }
  }
  else
  {
    return USBD_FAIL;
 8002822:	2002      	movs	r0, #2
 8002824:	bd10      	pop	{r4, pc}
      return USBD_BUSY;
 8002826:	4618      	mov	r0, r3
  }
}
 8002828:	bd10      	pop	{r4, pc}

0800282a <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800282a:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
{
 800282e:	b510      	push	{r4, lr}

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8002830:	b162      	cbz	r2, 800284c <USBD_CDC_ReceivePacket+0x22>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8002832:	7c04      	ldrb	r4, [r0, #16]
 8002834:	b944      	cbnz	r4, 8002848 <USBD_CDC_ReceivePacket+0x1e>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8002836:	f44f 7300 	mov.w	r3, #512	; 0x200
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800283a:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
 800283e:	2101      	movs	r1, #1
 8002840:	f000 ffe4 	bl	800380c <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8002844:	2000      	movs	r0, #0
 8002846:	bd10      	pop	{r4, pc}
      USBD_LL_PrepareReceive(pdev,
 8002848:	2340      	movs	r3, #64	; 0x40
 800284a:	e7f6      	b.n	800283a <USBD_CDC_ReceivePacket+0x10>
  }
  else
  {
    return USBD_FAIL;
 800284c:	2002      	movs	r0, #2
  }
}
 800284e:	bd10      	pop	{r4, pc}

08002850 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8002850:	b508      	push	{r3, lr}
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8002852:	b180      	cbz	r0, 8002876 <USBD_Init+0x26>
#endif
    return USBD_FAIL;
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8002854:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8002858:	b113      	cbz	r3, 8002860 <USBD_Init+0x10>
  {
    pdev->pClass = NULL;
 800285a:	2300      	movs	r3, #0
 800285c:	f8c0 32b4 	str.w	r3, [r0, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8002860:	b109      	cbz	r1, 8002866 <USBD_Init+0x16>
  {
    pdev->pDesc = pdesc;
 8002862:	f8c0 12b0 	str.w	r1, [r0, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8002866:	2301      	movs	r3, #1
  pdev->id = id;
 8002868:	7002      	strb	r2, [r0, #0]
  pdev->dev_state = USBD_STATE_DEFAULT;
 800286a:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800286e:	f000 ff19 	bl	80036a4 <USBD_LL_Init>

  return USBD_OK;
 8002872:	2000      	movs	r0, #0
 8002874:	bd08      	pop	{r3, pc}
    return USBD_FAIL;
 8002876:	2002      	movs	r0, #2
}
 8002878:	bd08      	pop	{r3, pc}

0800287a <USBD_RegisterClass>:
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
  USBD_StatusTypeDef status = USBD_OK;
  if (pclass != NULL)
 800287a:	b119      	cbz	r1, 8002884 <USBD_RegisterClass+0xa>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800287c:	f8c0 12b4 	str.w	r1, [r0, #692]	; 0x2b4
    status = USBD_OK;
 8002880:	2000      	movs	r0, #0
 8002882:	4770      	bx	lr
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8002884:	2002      	movs	r0, #2
  }

  return status;
}
 8002886:	4770      	bx	lr

08002888 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8002888:	b508      	push	{r3, lr}
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800288a:	f000 ff4b 	bl	8003724 <USBD_LL_Start>

  return USBD_OK;
}
 800288e:	2000      	movs	r0, #0
 8002890:	bd08      	pop	{r3, pc}

08002892 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8002892:	b508      	push	{r3, lr}
  USBD_StatusTypeDef ret = USBD_FAIL;

  if (pdev->pClass != NULL)
 8002894:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8002898:	b90b      	cbnz	r3, 800289e <USBD_SetClassConfig+0xc>
  USBD_StatusTypeDef ret = USBD_FAIL;
 800289a:	2002      	movs	r0, #2
 800289c:	bd08      	pop	{r3, pc}
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4798      	blx	r3
 80028a2:	2800      	cmp	r0, #0
 80028a4:	d1f9      	bne.n	800289a <USBD_SetClassConfig+0x8>
      ret = USBD_OK;
    }
  }

  return ret;
}
 80028a6:	bd08      	pop	{r3, pc}

080028a8 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80028a8:	b508      	push	{r3, lr}
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 80028aa:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	4798      	blx	r3

  return USBD_OK;
}
 80028b2:	2000      	movs	r0, #0
 80028b4:	bd08      	pop	{r3, pc}

080028b6 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80028b6:	b538      	push	{r3, r4, r5, lr}
  USBD_ParseSetupRequest(&pdev->request, psetup);
 80028b8:	f500 752a 	add.w	r5, r0, #680	; 0x2a8
{
 80028bc:	4604      	mov	r4, r0
  USBD_ParseSetupRequest(&pdev->request, psetup);
 80028be:	4628      	mov	r0, r5
 80028c0:	f000 fae2 	bl	8002e88 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80028c4:	2301      	movs	r3, #1

  pdev->ep0_data_len = pdev->request.wLength;

  switch (pdev->request.bmRequest & 0x1FU)
 80028c6:	f894 12a8 	ldrb.w	r1, [r4, #680]	; 0x2a8
  pdev->ep0_state = USBD_EP0_SETUP;
 80028ca:	f8c4 3294 	str.w	r3, [r4, #660]	; 0x294
  pdev->ep0_data_len = pdev->request.wLength;
 80028ce:	f8b4 32ae 	ldrh.w	r3, [r4, #686]	; 0x2ae
 80028d2:	f8c4 3298 	str.w	r3, [r4, #664]	; 0x298
  switch (pdev->request.bmRequest & 0x1FU)
 80028d6:	f001 031f 	and.w	r3, r1, #31
 80028da:	2b01      	cmp	r3, #1
 80028dc:	d00e      	beq.n	80028fc <USBD_LL_SetupStage+0x46>
 80028de:	d307      	bcc.n	80028f0 <USBD_LL_SetupStage+0x3a>
 80028e0:	2b02      	cmp	r3, #2
 80028e2:	d010      	beq.n	8002906 <USBD_LL_SetupStage+0x50>
    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
      break;

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80028e4:	f001 0180 	and.w	r1, r1, #128	; 0x80
 80028e8:	4620      	mov	r0, r4
 80028ea:	f000 ff47 	bl	800377c <USBD_LL_StallEP>
      break;
 80028ee:	e003      	b.n	80028f8 <USBD_LL_SetupStage+0x42>
      USBD_StdDevReq(pdev, &pdev->request);
 80028f0:	4629      	mov	r1, r5
 80028f2:	4620      	mov	r0, r4
 80028f4:	f000 f8f6 	bl	8002ae4 <USBD_StdDevReq>
  }

  return USBD_OK;
}
 80028f8:	2000      	movs	r0, #0
 80028fa:	bd38      	pop	{r3, r4, r5, pc}
      USBD_StdItfReq(pdev, &pdev->request);
 80028fc:	4629      	mov	r1, r5
 80028fe:	4620      	mov	r0, r4
 8002900:	f000 fa14 	bl	8002d2c <USBD_StdItfReq>
      break;
 8002904:	e7f8      	b.n	80028f8 <USBD_LL_SetupStage+0x42>
      USBD_StdEPReq(pdev, &pdev->request);
 8002906:	4629      	mov	r1, r5
 8002908:	4620      	mov	r0, r4
 800290a:	f000 fa34 	bl	8002d76 <USBD_StdEPReq>
      break;
 800290e:	e7f3      	b.n	80028f8 <USBD_LL_SetupStage+0x42>

08002910 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8002910:	b570      	push	{r4, r5, r6, lr}
 8002912:	4605      	mov	r5, r0
 8002914:	4616      	mov	r6, r2
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8002916:	bb49      	cbnz	r1, 800296c <USBD_LL_DataOutStage+0x5c>
  {
    pep = &pdev->ep_out[0];

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8002918:	f8d0 3294 	ldr.w	r3, [r0, #660]	; 0x294
 800291c:	2b03      	cmp	r3, #3
 800291e:	d11e      	bne.n	800295e <USBD_LL_DataOutStage+0x4e>
    {
      if (pep->rem_length > pep->maxpacket)
 8002920:	f8d0 3160 	ldr.w	r3, [r0, #352]	; 0x160
 8002924:	f8d0 2164 	ldr.w	r2, [r0, #356]	; 0x164
 8002928:	4293      	cmp	r3, r2
 800292a:	d90b      	bls.n	8002944 <USBD_LL_DataOutStage+0x34>
      {
        pep->rem_length -= pep->maxpacket;
 800292c:	1a9b      	subs	r3, r3, r2

        USBD_CtlContinueRx(pdev, pdata,
 800292e:	429a      	cmp	r2, r3
        pep->rem_length -= pep->maxpacket;
 8002930:	f8c0 3160 	str.w	r3, [r0, #352]	; 0x160
        USBD_CtlContinueRx(pdev, pdata,
 8002934:	bf8c      	ite	hi
 8002936:	b29a      	uxthhi	r2, r3
 8002938:	b292      	uxthls	r2, r2
 800293a:	4631      	mov	r1, r6
 800293c:	f000 fb03 	bl	8002f46 <USBD_CtlContinueRx>
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 8002940:	2000      	movs	r0, #0
    pdev->pClass->DataOut(pdev, epnum);
 8002942:	bd70      	pop	{r4, r5, r6, pc}
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8002944:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8002948:	691b      	ldr	r3, [r3, #16]
 800294a:	b123      	cbz	r3, 8002956 <USBD_LL_DataOutStage+0x46>
 800294c:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 8002950:	2a03      	cmp	r2, #3
 8002952:	d100      	bne.n	8002956 <USBD_LL_DataOutStage+0x46>
          pdev->pClass->EP0_RxReady(pdev);
 8002954:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 8002956:	4628      	mov	r0, r5
 8002958:	f000 fafd 	bl	8002f56 <USBD_CtlSendStatus>
 800295c:	e7f0      	b.n	8002940 <USBD_LL_DataOutStage+0x30>
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800295e:	2b05      	cmp	r3, #5
 8002960:	d1ee      	bne.n	8002940 <USBD_LL_DataOutStage+0x30>
        pdev->ep0_state = USBD_EP0_IDLE;
 8002962:	f8c5 1294 	str.w	r1, [r5, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8002966:	f000 ff09 	bl	800377c <USBD_LL_StallEP>
 800296a:	e7e9      	b.n	8002940 <USBD_LL_DataOutStage+0x30>
  else if ((pdev->pClass->DataOut != NULL) &&
 800296c:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8002970:	699b      	ldr	r3, [r3, #24]
 8002972:	b12b      	cbz	r3, 8002980 <USBD_LL_DataOutStage+0x70>
 8002974:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 8002978:	2a03      	cmp	r2, #3
 800297a:	d101      	bne.n	8002980 <USBD_LL_DataOutStage+0x70>
    pdev->pClass->DataOut(pdev, epnum);
 800297c:	4798      	blx	r3
 800297e:	e7df      	b.n	8002940 <USBD_LL_DataOutStage+0x30>
    return USBD_FAIL;
 8002980:	2002      	movs	r0, #2
}
 8002982:	bd70      	pop	{r4, r5, r6, pc}

08002984 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8002984:	b570      	push	{r4, r5, r6, lr}
 8002986:	4613      	mov	r3, r2
 8002988:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800298a:	460e      	mov	r6, r1
 800298c:	2900      	cmp	r1, #0
 800298e:	d147      	bne.n	8002a20 <USBD_LL_DataInStage+0x9c>
  {
    pep = &pdev->ep_in[0];

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8002990:	f8d0 2294 	ldr.w	r2, [r0, #660]	; 0x294
 8002994:	2a02      	cmp	r2, #2
 8002996:	d13c      	bne.n	8002a12 <USBD_LL_DataInStage+0x8e>
    {
      if (pep->rem_length > pep->maxpacket)
 8002998:	6a05      	ldr	r5, [r0, #32]
 800299a:	6a42      	ldr	r2, [r0, #36]	; 0x24
 800299c:	4295      	cmp	r5, r2
 800299e:	d913      	bls.n	80029c8 <USBD_LL_DataInStage+0x44>
      {
        pep->rem_length -= pep->maxpacket;
 80029a0:	1aaa      	subs	r2, r5, r2
 80029a2:	6202      	str	r2, [r0, #32]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 80029a4:	4619      	mov	r1, r3
 80029a6:	b292      	uxth	r2, r2
 80029a8:	f000 fab6 	bl	8002f18 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80029ac:	4633      	mov	r3, r6
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
          pdev->ep0_data_len = 0U;

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80029ae:	461a      	mov	r2, r3
 80029b0:	4619      	mov	r1, r3
 80029b2:	4620      	mov	r0, r4
 80029b4:	f000 ff2a 	bl	800380c <USBD_LL_PrepareReceive>
      {
        USBD_LL_StallEP(pdev, 0x80U);
      }
    }

    if (pdev->dev_test_mode == 1U)
 80029b8:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
 80029bc:	2000      	movs	r0, #0
 80029be:	2b01      	cmp	r3, #1
 80029c0:	d13a      	bne.n	8002a38 <USBD_LL_DataInStage+0xb4>
    {
      USBD_RunTestMode(pdev);
      pdev->dev_test_mode = 0U;
 80029c2:	f884 02a0 	strb.w	r0, [r4, #672]	; 0x2a0
 80029c6:	bd70      	pop	{r4, r5, r6, pc}
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80029c8:	69c3      	ldr	r3, [r0, #28]
 80029ca:	fbb3 f5f2 	udiv	r5, r3, r2
 80029ce:	fb02 3515 	mls	r5, r2, r5, r3
 80029d2:	b965      	cbnz	r5, 80029ee <USBD_LL_DataInStage+0x6a>
 80029d4:	429a      	cmp	r2, r3
 80029d6:	d80a      	bhi.n	80029ee <USBD_LL_DataInStage+0x6a>
            (pep->total_length >= pep->maxpacket) &&
 80029d8:	f8d0 2298 	ldr.w	r2, [r0, #664]	; 0x298
 80029dc:	4293      	cmp	r3, r2
 80029de:	d206      	bcs.n	80029ee <USBD_LL_DataInStage+0x6a>
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 80029e0:	462a      	mov	r2, r5
 80029e2:	f000 fa99 	bl	8002f18 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80029e6:	f8c4 5298 	str.w	r5, [r4, #664]	; 0x298
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80029ea:	462b      	mov	r3, r5
 80029ec:	e7df      	b.n	80029ae <USBD_LL_DataInStage+0x2a>
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80029ee:	f8d4 32b4 	ldr.w	r3, [r4, #692]	; 0x2b4
 80029f2:	68db      	ldr	r3, [r3, #12]
 80029f4:	b12b      	cbz	r3, 8002a02 <USBD_LL_DataInStage+0x7e>
 80029f6:	f894 229c 	ldrb.w	r2, [r4, #668]	; 0x29c
 80029fa:	2a03      	cmp	r2, #3
 80029fc:	d101      	bne.n	8002a02 <USBD_LL_DataInStage+0x7e>
            pdev->pClass->EP0_TxSent(pdev);
 80029fe:	4620      	mov	r0, r4
 8002a00:	4798      	blx	r3
          USBD_LL_StallEP(pdev, 0x80U);
 8002a02:	2180      	movs	r1, #128	; 0x80
 8002a04:	4620      	mov	r0, r4
 8002a06:	f000 feb9 	bl	800377c <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8002a0a:	4620      	mov	r0, r4
 8002a0c:	f000 faae 	bl	8002f6c <USBD_CtlReceiveStatus>
 8002a10:	e7d2      	b.n	80029b8 <USBD_LL_DataInStage+0x34>
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8002a12:	f032 0304 	bics.w	r3, r2, #4
 8002a16:	d1cf      	bne.n	80029b8 <USBD_LL_DataInStage+0x34>
        USBD_LL_StallEP(pdev, 0x80U);
 8002a18:	2180      	movs	r1, #128	; 0x80
 8002a1a:	f000 feaf 	bl	800377c <USBD_LL_StallEP>
 8002a1e:	e7cb      	b.n	80029b8 <USBD_LL_DataInStage+0x34>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8002a20:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8002a24:	695b      	ldr	r3, [r3, #20]
 8002a26:	b133      	cbz	r3, 8002a36 <USBD_LL_DataInStage+0xb2>
 8002a28:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 8002a2c:	2a03      	cmp	r2, #3
 8002a2e:	d102      	bne.n	8002a36 <USBD_LL_DataInStage+0xb2>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataIn(pdev, epnum);
 8002a30:	4798      	blx	r3
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 8002a32:	2000      	movs	r0, #0
    pdev->pClass->DataIn(pdev, epnum);
 8002a34:	bd70      	pop	{r4, r5, r6, pc}
    return USBD_FAIL;
 8002a36:	2002      	movs	r0, #2
}
 8002a38:	bd70      	pop	{r4, r5, r6, pc}

08002a3a <USBD_LL_Reset>:
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8002a3a:	2200      	movs	r2, #0
{
 8002a3c:	b570      	push	{r4, r5, r6, lr}
 8002a3e:	4604      	mov	r4, r0
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8002a40:	2501      	movs	r5, #1

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8002a42:	2640      	movs	r6, #64	; 0x40
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8002a44:	4611      	mov	r1, r2
 8002a46:	2340      	movs	r3, #64	; 0x40
 8002a48:	f000 fe7a 	bl	8003740 <USBD_LL_OpenEP>

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8002a4c:	4633      	mov	r3, r6
 8002a4e:	2180      	movs	r1, #128	; 0x80
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8002a50:	f8c4 5158 	str.w	r5, [r4, #344]	; 0x158
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8002a54:	f8c4 6164 	str.w	r6, [r4, #356]	; 0x164
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8002a58:	2200      	movs	r2, #0
 8002a5a:	4620      	mov	r0, r4
 8002a5c:	f000 fe70 	bl	8003740 <USBD_LL_OpenEP>

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
  pdev->ep0_state = USBD_EP0_IDLE;
 8002a60:	2100      	movs	r1, #0
  pdev->dev_config = 0U;
  pdev->dev_remote_wakeup = 0U;

  if (pdev->pClassData)
 8002a62:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8002a66:	61a5      	str	r5, [r4, #24]
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8002a68:	6266      	str	r6, [r4, #36]	; 0x24
  pdev->dev_state = USBD_STATE_DEFAULT;
 8002a6a:	f884 529c 	strb.w	r5, [r4, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8002a6e:	f8c4 1294 	str.w	r1, [r4, #660]	; 0x294
  pdev->dev_config = 0U;
 8002a72:	6061      	str	r1, [r4, #4]
  pdev->dev_remote_wakeup = 0U;
 8002a74:	f8c4 12a4 	str.w	r1, [r4, #676]	; 0x2a4
  if (pdev->pClassData)
 8002a78:	b123      	cbz	r3, 8002a84 <USBD_LL_Reset+0x4a>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8002a7a:	f8d4 32b4 	ldr.w	r3, [r4, #692]	; 0x2b4
 8002a7e:	4620      	mov	r0, r4
 8002a80:	685b      	ldr	r3, [r3, #4]
 8002a82:	4798      	blx	r3
  }

  return USBD_OK;
}
 8002a84:	2000      	movs	r0, #0
 8002a86:	bd70      	pop	{r4, r5, r6, pc}

08002a88 <USBD_LL_SetSpeed>:
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 8002a88:	7401      	strb	r1, [r0, #16]

  return USBD_OK;
}
 8002a8a:	2000      	movs	r0, #0
 8002a8c:	4770      	bx	lr

08002a8e <USBD_LL_Suspend>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
  pdev->dev_old_state =  pdev->dev_state;
 8002a8e:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8002a92:	f880 329d 	strb.w	r3, [r0, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8002a96:	2304      	movs	r3, #4
 8002a98:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c

  return USBD_OK;
}
 8002a9c:	2000      	movs	r0, #0
 8002a9e:	4770      	bx	lr

08002aa0 <USBD_LL_Resume>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8002aa0:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8002aa4:	2b04      	cmp	r3, #4
  {
    pdev->dev_state = pdev->dev_old_state;
 8002aa6:	bf04      	itt	eq
 8002aa8:	f890 329d 	ldrbeq.w	r3, [r0, #669]	; 0x29d
 8002aac:	f880 329c 	strbeq.w	r3, [r0, #668]	; 0x29c
  }

  return USBD_OK;
}
 8002ab0:	2000      	movs	r0, #0
 8002ab2:	4770      	bx	lr

08002ab4 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8002ab4:	b508      	push	{r3, lr}
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8002ab6:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 8002aba:	2a03      	cmp	r2, #3
 8002abc:	d104      	bne.n	8002ac8 <USBD_LL_SOF+0x14>
  {
    if (pdev->pClass->SOF != NULL)
 8002abe:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8002ac2:	69db      	ldr	r3, [r3, #28]
 8002ac4:	b103      	cbz	r3, 8002ac8 <USBD_LL_SOF+0x14>
    {
      pdev->pClass->SOF(pdev);
 8002ac6:	4798      	blx	r3
    }
  }

  return USBD_OK;
}
 8002ac8:	2000      	movs	r0, #0
 8002aca:	bd08      	pop	{r3, pc}

08002acc <USBD_CtlError.constprop.1>:
* @param  pdev: device instance
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
 8002acc:	b510      	push	{r4, lr}
 8002ace:	4604      	mov	r4, r0
                   USBD_SetupReqTypedef *req)
{
  USBD_LL_StallEP(pdev, 0x80U);
 8002ad0:	2180      	movs	r1, #128	; 0x80
 8002ad2:	f000 fe53 	bl	800377c <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8002ad6:	4620      	mov	r0, r4
}
 8002ad8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_StallEP(pdev, 0U);
 8002adc:	2100      	movs	r1, #0
 8002ade:	f000 be4d 	b.w	800377c <USBD_LL_StallEP>
	...

08002ae4 <USBD_StdDevReq>:
{
 8002ae4:	b537      	push	{r0, r1, r2, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8002ae6:	780b      	ldrb	r3, [r1, #0]
{
 8002ae8:	4604      	mov	r4, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8002aea:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8002aee:	2b20      	cmp	r3, #32
{
 8002af0:	460d      	mov	r5, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8002af2:	d012      	beq.n	8002b1a <USBD_StdDevReq+0x36>
 8002af4:	2b40      	cmp	r3, #64	; 0x40
 8002af6:	d010      	beq.n	8002b1a <USBD_StdDevReq+0x36>
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d15c      	bne.n	8002bb6 <USBD_StdDevReq+0xd2>
      switch (req->bRequest)
 8002afc:	784b      	ldrb	r3, [r1, #1]
 8002afe:	2b09      	cmp	r3, #9
 8002b00:	d858      	bhi.n	8002bb4 <USBD_StdDevReq+0xd0>
 8002b02:	e8df f013 	tbh	[pc, r3, lsl #1]
 8002b06:	00e9      	.short	0x00e9
 8002b08:	00570105 	.word	0x00570105
 8002b0c:	005700fe 	.word	0x005700fe
 8002b10:	00130084 	.word	0x00130084
 8002b14:	00d20057 	.word	0x00d20057
 8002b18:	00a0      	.short	0x00a0
      pdev->pClass->Setup(pdev, req);
 8002b1a:	f8d4 32b4 	ldr.w	r3, [r4, #692]	; 0x2b4
 8002b1e:	4629      	mov	r1, r5
 8002b20:	689b      	ldr	r3, [r3, #8]
 8002b22:	4620      	mov	r0, r4
 8002b24:	4798      	blx	r3
}
 8002b26:	2000      	movs	r0, #0
 8002b28:	b003      	add	sp, #12
 8002b2a:	bd30      	pop	{r4, r5, pc}
  uint16_t len = 0U;
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	f8ad 3006 	strh.w	r3, [sp, #6]
  switch (req->wValue >> 8)
 8002b32:	884b      	ldrh	r3, [r1, #2]
 8002b34:	0a1a      	lsrs	r2, r3, #8
 8002b36:	3a01      	subs	r2, #1
 8002b38:	2a06      	cmp	r2, #6
 8002b3a:	d83b      	bhi.n	8002bb4 <USBD_StdDevReq+0xd0>
 8002b3c:	e8df f002 	tbb	[pc, r2]
 8002b40:	3a2d2004 	.word	0x3a2d2004
 8002b44:	523a      	.short	0x523a
 8002b46:	5c          	.byte	0x5c
 8002b47:	00          	.byte	0x00
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8002b48:	f8d0 32b0 	ldr.w	r3, [r0, #688]	; 0x2b0
 8002b4c:	681b      	ldr	r3, [r3, #0]
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8002b4e:	f10d 0106 	add.w	r1, sp, #6
 8002b52:	7c20      	ldrb	r0, [r4, #16]
 8002b54:	4798      	blx	r3
    if ((len != 0U) && (req->wLength != 0U))
 8002b56:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8002b5a:	b152      	cbz	r2, 8002b72 <USBD_StdDevReq+0x8e>
 8002b5c:	88eb      	ldrh	r3, [r5, #6]
 8002b5e:	b143      	cbz	r3, 8002b72 <USBD_StdDevReq+0x8e>
      len = MIN(len, req->wLength);
 8002b60:	429a      	cmp	r2, r3
 8002b62:	bf28      	it	cs
 8002b64:	461a      	movcs	r2, r3
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8002b66:	4601      	mov	r1, r0
 8002b68:	4620      	mov	r0, r4
      len = MIN(len, req->wLength);
 8002b6a:	f8ad 2006 	strh.w	r2, [sp, #6]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8002b6e:	f000 f9c6 	bl	8002efe <USBD_CtlSendData>
    if (req->wLength == 0U)
 8002b72:	88eb      	ldrh	r3, [r5, #6]
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d1d6      	bne.n	8002b26 <USBD_StdDevReq+0x42>
        USBD_CtlSendStatus(pdev);
 8002b78:	4620      	mov	r0, r4
 8002b7a:	f000 f9ec 	bl	8002f56 <USBD_CtlSendStatus>
 8002b7e:	e7d2      	b.n	8002b26 <USBD_StdDevReq+0x42>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8002b80:	7c02      	ldrb	r2, [r0, #16]
 8002b82:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8002b86:	b932      	cbnz	r2, 8002b96 <USBD_StdDevReq+0xb2>
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8002b88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8002b8a:	f10d 0006 	add.w	r0, sp, #6
 8002b8e:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8002b90:	2302      	movs	r3, #2
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8002b92:	7043      	strb	r3, [r0, #1]
 8002b94:	e7df      	b.n	8002b56 <USBD_StdDevReq+0x72>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8002b96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b98:	e7f7      	b.n	8002b8a <USBD_StdDevReq+0xa6>
      switch ((uint8_t)(req->wValue))
 8002b9a:	b2db      	uxtb	r3, r3
 8002b9c:	2b05      	cmp	r3, #5
 8002b9e:	d809      	bhi.n	8002bb4 <USBD_StdDevReq+0xd0>
 8002ba0:	e8df f003 	tbb	[pc, r3]
 8002ba4:	14100c03 	.word	0x14100c03
 8002ba8:	1c18      	.short	0x1c18
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8002baa:	f8d0 32b0 	ldr.w	r3, [r0, #688]	; 0x2b0
 8002bae:	685b      	ldr	r3, [r3, #4]
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d1cc      	bne.n	8002b4e <USBD_StdDevReq+0x6a>
          USBD_CtlError(pdev, req);
 8002bb4:	4620      	mov	r0, r4
      USBD_CtlError(pdev, req);
 8002bb6:	f7ff ff89 	bl	8002acc <USBD_CtlError.constprop.1>
  return ret;
 8002bba:	e7b4      	b.n	8002b26 <USBD_StdDevReq+0x42>
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8002bbc:	f8d0 32b0 	ldr.w	r3, [r0, #688]	; 0x2b0
 8002bc0:	689b      	ldr	r3, [r3, #8]
 8002bc2:	e7f5      	b.n	8002bb0 <USBD_StdDevReq+0xcc>
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8002bc4:	f8d0 32b0 	ldr.w	r3, [r0, #688]	; 0x2b0
 8002bc8:	68db      	ldr	r3, [r3, #12]
 8002bca:	e7f1      	b.n	8002bb0 <USBD_StdDevReq+0xcc>
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8002bcc:	f8d0 32b0 	ldr.w	r3, [r0, #688]	; 0x2b0
 8002bd0:	691b      	ldr	r3, [r3, #16]
 8002bd2:	e7ed      	b.n	8002bb0 <USBD_StdDevReq+0xcc>
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8002bd4:	f8d0 32b0 	ldr.w	r3, [r0, #688]	; 0x2b0
 8002bd8:	695b      	ldr	r3, [r3, #20]
 8002bda:	e7e9      	b.n	8002bb0 <USBD_StdDevReq+0xcc>
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8002bdc:	f8d0 32b0 	ldr.w	r3, [r0, #688]	; 0x2b0
 8002be0:	699b      	ldr	r3, [r3, #24]
 8002be2:	e7e5      	b.n	8002bb0 <USBD_StdDevReq+0xcc>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8002be4:	7c03      	ldrb	r3, [r0, #16]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d1e4      	bne.n	8002bb4 <USBD_StdDevReq+0xd0>
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8002bea:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8002bee:	f10d 0006 	add.w	r0, sp, #6
 8002bf2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bf4:	4798      	blx	r3
 8002bf6:	e7ae      	b.n	8002b56 <USBD_StdDevReq+0x72>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8002bf8:	7c03      	ldrb	r3, [r0, #16]
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d1da      	bne.n	8002bb4 <USBD_StdDevReq+0xd0>
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8002bfe:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8002c02:	f10d 0006 	add.w	r0, sp, #6
 8002c06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c08:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8002c0a:	2307      	movs	r3, #7
 8002c0c:	e7c1      	b.n	8002b92 <USBD_StdDevReq+0xae>
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8002c0e:	888b      	ldrh	r3, [r1, #4]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d1cf      	bne.n	8002bb4 <USBD_StdDevReq+0xd0>
 8002c14:	88cb      	ldrh	r3, [r1, #6]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d1cc      	bne.n	8002bb4 <USBD_StdDevReq+0xd0>
 8002c1a:	884d      	ldrh	r5, [r1, #2]
 8002c1c:	2d7f      	cmp	r5, #127	; 0x7f
 8002c1e:	d8c9      	bhi.n	8002bb4 <USBD_StdDevReq+0xd0>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8002c20:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8002c24:	b2e9      	uxtb	r1, r5
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8002c26:	2b03      	cmp	r3, #3
 8002c28:	d0c4      	beq.n	8002bb4 <USBD_StdDevReq+0xd0>
      pdev->dev_address = dev_addr;
 8002c2a:	f880 129e 	strb.w	r1, [r0, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8002c2e:	f000 fdd1 	bl	80037d4 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8002c32:	4620      	mov	r0, r4
 8002c34:	f000 f98f 	bl	8002f56 <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 8002c38:	b11d      	cbz	r5, 8002c42 <USBD_StdDevReq+0x15e>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8002c3a:	2302      	movs	r3, #2
        pdev->dev_state = USBD_STATE_DEFAULT;
 8002c3c:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 8002c40:	e771      	b.n	8002b26 <USBD_StdDevReq+0x42>
 8002c42:	2301      	movs	r3, #1
 8002c44:	e7fa      	b.n	8002c3c <USBD_StdDevReq+0x158>
  cfgidx = (uint8_t)(req->wValue);
 8002c46:	7889      	ldrb	r1, [r1, #2]
 8002c48:	4d37      	ldr	r5, [pc, #220]	; (8002d28 <USBD_StdDevReq+0x244>)
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8002c4a:	2901      	cmp	r1, #1
  cfgidx = (uint8_t)(req->wValue);
 8002c4c:	7029      	strb	r1, [r5, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8002c4e:	d8b1      	bhi.n	8002bb4 <USBD_StdDevReq+0xd0>
    switch (pdev->dev_state)
 8002c50:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8002c54:	2b02      	cmp	r3, #2
 8002c56:	d008      	beq.n	8002c6a <USBD_StdDevReq+0x186>
 8002c58:	2b03      	cmp	r3, #3
 8002c5a:	d014      	beq.n	8002c86 <USBD_StdDevReq+0x1a2>
        USBD_CtlError(pdev, req);
 8002c5c:	f7ff ff36 	bl	8002acc <USBD_CtlError.constprop.1>
        USBD_ClrClassConfig(pdev, cfgidx);
 8002c60:	7829      	ldrb	r1, [r5, #0]
 8002c62:	4620      	mov	r0, r4
 8002c64:	f7ff fe20 	bl	80028a8 <USBD_ClrClassConfig>
 8002c68:	e75d      	b.n	8002b26 <USBD_StdDevReq+0x42>
        if (cfgidx)
 8002c6a:	2900      	cmp	r1, #0
 8002c6c:	d084      	beq.n	8002b78 <USBD_StdDevReq+0x94>
          pdev->dev_config = cfgidx;
 8002c6e:	2101      	movs	r1, #1
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8002c70:	2303      	movs	r3, #3
          pdev->dev_config = cfgidx;
 8002c72:	6041      	str	r1, [r0, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8002c74:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8002c78:	4620      	mov	r0, r4
 8002c7a:	f7ff fe0a 	bl	8002892 <USBD_SetClassConfig>
 8002c7e:	2802      	cmp	r0, #2
 8002c80:	f47f af7a 	bne.w	8002b78 <USBD_StdDevReq+0x94>
 8002c84:	e796      	b.n	8002bb4 <USBD_StdDevReq+0xd0>
        if (cfgidx == 0U)
 8002c86:	b931      	cbnz	r1, 8002c96 <USBD_StdDevReq+0x1b2>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8002c88:	2302      	movs	r3, #2
          pdev->dev_config = cfgidx;
 8002c8a:	6041      	str	r1, [r0, #4]
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8002c8c:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
          USBD_ClrClassConfig(pdev, cfgidx);
 8002c90:	f7ff fe0a 	bl	80028a8 <USBD_ClrClassConfig>
 8002c94:	e770      	b.n	8002b78 <USBD_StdDevReq+0x94>
        else if (cfgidx != pdev->dev_config)
 8002c96:	6841      	ldr	r1, [r0, #4]
 8002c98:	2901      	cmp	r1, #1
 8002c9a:	f43f af6d 	beq.w	8002b78 <USBD_StdDevReq+0x94>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8002c9e:	b2c9      	uxtb	r1, r1
 8002ca0:	f7ff fe02 	bl	80028a8 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8002ca4:	7829      	ldrb	r1, [r5, #0]
 8002ca6:	6061      	str	r1, [r4, #4]
 8002ca8:	e7e6      	b.n	8002c78 <USBD_StdDevReq+0x194>
  if (req->wLength != 1U)
 8002caa:	88ca      	ldrh	r2, [r1, #6]
 8002cac:	2a01      	cmp	r2, #1
 8002cae:	d181      	bne.n	8002bb4 <USBD_StdDevReq+0xd0>
    switch (pdev->dev_state)
 8002cb0:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	f43f af7d 	beq.w	8002bb4 <USBD_StdDevReq+0xd0>
 8002cba:	2b02      	cmp	r3, #2
 8002cbc:	d904      	bls.n	8002cc8 <USBD_StdDevReq+0x1e4>
 8002cbe:	2b03      	cmp	r3, #3
 8002cc0:	f47f af78 	bne.w	8002bb4 <USBD_StdDevReq+0xd0>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8002cc4:	1d01      	adds	r1, r0, #4
 8002cc6:	e003      	b.n	8002cd0 <USBD_StdDevReq+0x1ec>
        pdev->dev_default_config = 0U;
 8002cc8:	4601      	mov	r1, r0
 8002cca:	2300      	movs	r3, #0
 8002ccc:	f841 3f08 	str.w	r3, [r1, #8]!
      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8002cd0:	4620      	mov	r0, r4
 8002cd2:	f000 f914 	bl	8002efe <USBD_CtlSendData>
 8002cd6:	e726      	b.n	8002b26 <USBD_StdDevReq+0x42>
  switch (pdev->dev_state)
 8002cd8:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8002cdc:	3b01      	subs	r3, #1
 8002cde:	2b02      	cmp	r3, #2
 8002ce0:	f63f af68 	bhi.w	8002bb4 <USBD_StdDevReq+0xd0>
      if (req->wLength != 0x2U)
 8002ce4:	88cb      	ldrh	r3, [r1, #6]
 8002ce6:	2b02      	cmp	r3, #2
 8002ce8:	f47f af64 	bne.w	8002bb4 <USBD_StdDevReq+0xd0>
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8002cec:	2301      	movs	r3, #1
 8002cee:	60c3      	str	r3, [r0, #12]
      if (pdev->dev_remote_wakeup)
 8002cf0:	f8d0 32a4 	ldr.w	r3, [r0, #676]	; 0x2a4
 8002cf4:	b10b      	cbz	r3, 8002cfa <USBD_StdDevReq+0x216>
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8002cf6:	2303      	movs	r3, #3
 8002cf8:	60c3      	str	r3, [r0, #12]
      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8002cfa:	2202      	movs	r2, #2
 8002cfc:	f104 010c 	add.w	r1, r4, #12
 8002d00:	e7e6      	b.n	8002cd0 <USBD_StdDevReq+0x1ec>
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8002d02:	884b      	ldrh	r3, [r1, #2]
 8002d04:	2b01      	cmp	r3, #1
 8002d06:	f47f af0e 	bne.w	8002b26 <USBD_StdDevReq+0x42>
        pdev->dev_remote_wakeup = 0U;
 8002d0a:	f8c4 32a4 	str.w	r3, [r4, #676]	; 0x2a4
 8002d0e:	e733      	b.n	8002b78 <USBD_StdDevReq+0x94>
  switch (pdev->dev_state)
 8002d10:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8002d14:	3b01      	subs	r3, #1
 8002d16:	2b02      	cmp	r3, #2
 8002d18:	f63f af4c 	bhi.w	8002bb4 <USBD_StdDevReq+0xd0>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8002d1c:	884b      	ldrh	r3, [r1, #2]
 8002d1e:	2b01      	cmp	r3, #1
 8002d20:	f47f af01 	bne.w	8002b26 <USBD_StdDevReq+0x42>
        pdev->dev_remote_wakeup = 0U;
 8002d24:	2300      	movs	r3, #0
 8002d26:	e7f0      	b.n	8002d0a <USBD_StdDevReq+0x226>
 8002d28:	20000198 	.word	0x20000198

08002d2c <USBD_StdItfReq>:
{
 8002d2c:	b538      	push	{r3, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8002d2e:	780b      	ldrb	r3, [r1, #0]
{
 8002d30:	4604      	mov	r4, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8002d32:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8002d36:	2b20      	cmp	r3, #32
{
 8002d38:	460d      	mov	r5, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8002d3a:	d002      	beq.n	8002d42 <USBD_StdItfReq+0x16>
 8002d3c:	2b40      	cmp	r3, #64	; 0x40
 8002d3e:	d000      	beq.n	8002d42 <USBD_StdItfReq+0x16>
 8002d40:	b9b3      	cbnz	r3, 8002d70 <USBD_StdItfReq+0x44>
      switch (pdev->dev_state)
 8002d42:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 8002d46:	3b01      	subs	r3, #1
 8002d48:	2b02      	cmp	r3, #2
 8002d4a:	d810      	bhi.n	8002d6e <USBD_StdItfReq+0x42>
          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8002d4c:	792b      	ldrb	r3, [r5, #4]
 8002d4e:	2b01      	cmp	r3, #1
 8002d50:	d80d      	bhi.n	8002d6e <USBD_StdItfReq+0x42>
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8002d52:	f8d4 32b4 	ldr.w	r3, [r4, #692]	; 0x2b4
 8002d56:	4629      	mov	r1, r5
 8002d58:	689b      	ldr	r3, [r3, #8]
 8002d5a:	4620      	mov	r0, r4
 8002d5c:	4798      	blx	r3
            if ((req->wLength == 0U) && (ret == USBD_OK))
 8002d5e:	88eb      	ldrh	r3, [r5, #6]
 8002d60:	b91b      	cbnz	r3, 8002d6a <USBD_StdItfReq+0x3e>
 8002d62:	b910      	cbnz	r0, 8002d6a <USBD_StdItfReq+0x3e>
              USBD_CtlSendStatus(pdev);
 8002d64:	4620      	mov	r0, r4
 8002d66:	f000 f8f6 	bl	8002f56 <USBD_CtlSendStatus>
}
 8002d6a:	2000      	movs	r0, #0
 8002d6c:	bd38      	pop	{r3, r4, r5, pc}
          USBD_CtlError(pdev, req);
 8002d6e:	4620      	mov	r0, r4
      USBD_CtlError(pdev, req);
 8002d70:	f7ff feac 	bl	8002acc <USBD_CtlError.constprop.1>
      break;
 8002d74:	e7f9      	b.n	8002d6a <USBD_StdItfReq+0x3e>

08002d76 <USBD_StdEPReq>:
{
 8002d76:	b538      	push	{r3, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8002d78:	780a      	ldrb	r2, [r1, #0]
{
 8002d7a:	4604      	mov	r4, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8002d7c:	f002 0260 	and.w	r2, r2, #96	; 0x60
 8002d80:	2a20      	cmp	r2, #32
{
 8002d82:	460b      	mov	r3, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8002d84:	d013      	beq.n	8002dae <USBD_StdEPReq+0x38>
 8002d86:	2a40      	cmp	r2, #64	; 0x40
 8002d88:	d011      	beq.n	8002dae <USBD_StdEPReq+0x38>
 8002d8a:	b96a      	cbnz	r2, 8002da8 <USBD_StdEPReq+0x32>
      switch (req->bRequest)
 8002d8c:	785d      	ldrb	r5, [r3, #1]
  ep_addr  = LOBYTE(req->wIndex);
 8002d8e:	888a      	ldrh	r2, [r1, #4]
      switch (req->bRequest)
 8002d90:	2d01      	cmp	r5, #1
  ep_addr  = LOBYTE(req->wIndex);
 8002d92:	b2d1      	uxtb	r1, r2
      switch (req->bRequest)
 8002d94:	d01f      	beq.n	8002dd6 <USBD_StdEPReq+0x60>
 8002d96:	d335      	bcc.n	8002e04 <USBD_StdEPReq+0x8e>
 8002d98:	2d03      	cmp	r5, #3
 8002d9a:	d105      	bne.n	8002da8 <USBD_StdEPReq+0x32>
          switch (pdev->dev_state)
 8002d9c:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 8002da0:	2a02      	cmp	r2, #2
 8002da2:	d026      	beq.n	8002df2 <USBD_StdEPReq+0x7c>
 8002da4:	2a03      	cmp	r2, #3
 8002da6:	d00a      	beq.n	8002dbe <USBD_StdEPReq+0x48>
      USBD_CtlError(pdev, req);
 8002da8:	f7ff fe90 	bl	8002acc <USBD_CtlError.constprop.1>
      break;
 8002dac:	e005      	b.n	8002dba <USBD_StdEPReq+0x44>
      pdev->pClass->Setup(pdev, req);
 8002dae:	f8d4 22b4 	ldr.w	r2, [r4, #692]	; 0x2b4
 8002db2:	4619      	mov	r1, r3
 8002db4:	6892      	ldr	r2, [r2, #8]
 8002db6:	4620      	mov	r0, r4
 8002db8:	4790      	blx	r2
}
 8002dba:	2000      	movs	r0, #0
 8002dbc:	bd38      	pop	{r3, r4, r5, pc}
              if (req->wValue == USB_FEATURE_EP_HALT)
 8002dbe:	885a      	ldrh	r2, [r3, #2]
 8002dc0:	b92a      	cbnz	r2, 8002dce <USBD_StdEPReq+0x58>
                if ((ep_addr != 0x00U) &&
 8002dc2:	064a      	lsls	r2, r1, #25
 8002dc4:	d003      	beq.n	8002dce <USBD_StdEPReq+0x58>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8002dc6:	88db      	ldrh	r3, [r3, #6]
 8002dc8:	b90b      	cbnz	r3, 8002dce <USBD_StdEPReq+0x58>
                  USBD_LL_StallEP(pdev, ep_addr);
 8002dca:	f000 fcd7 	bl	800377c <USBD_LL_StallEP>
              USBD_CtlSendStatus(pdev);
 8002dce:	4620      	mov	r0, r4
 8002dd0:	f000 f8c1 	bl	8002f56 <USBD_CtlSendStatus>
              break;
 8002dd4:	e7f1      	b.n	8002dba <USBD_StdEPReq+0x44>
          switch (pdev->dev_state)
 8002dd6:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 8002dda:	2a02      	cmp	r2, #2
 8002ddc:	d009      	beq.n	8002df2 <USBD_StdEPReq+0x7c>
 8002dde:	2a03      	cmp	r2, #3
 8002de0:	d1e2      	bne.n	8002da8 <USBD_StdEPReq+0x32>
              if (req->wValue == USB_FEATURE_EP_HALT)
 8002de2:	885b      	ldrh	r3, [r3, #2]
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d1e8      	bne.n	8002dba <USBD_StdEPReq+0x44>
                if ((ep_addr & 0x7FU) != 0x00U)
 8002de8:	064d      	lsls	r5, r1, #25
 8002dea:	d0f0      	beq.n	8002dce <USBD_StdEPReq+0x58>
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8002dec:	f000 fcd4 	bl	8003798 <USBD_LL_ClearStallEP>
 8002df0:	e7ed      	b.n	8002dce <USBD_StdEPReq+0x58>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8002df2:	064b      	lsls	r3, r1, #25
 8002df4:	d016      	beq.n	8002e24 <USBD_StdEPReq+0xae>
                USBD_LL_StallEP(pdev, ep_addr);
 8002df6:	f000 fcc1 	bl	800377c <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8002dfa:	2180      	movs	r1, #128	; 0x80
 8002dfc:	4620      	mov	r0, r4
 8002dfe:	f000 fcbd 	bl	800377c <USBD_LL_StallEP>
 8002e02:	e7da      	b.n	8002dba <USBD_StdEPReq+0x44>
          switch (pdev->dev_state)
 8002e04:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8002e08:	2b02      	cmp	r3, #2
 8002e0a:	d00d      	beq.n	8002e28 <USBD_StdEPReq+0xb2>
 8002e0c:	2b03      	cmp	r3, #3
 8002e0e:	d1cb      	bne.n	8002da8 <USBD_StdEPReq+0x32>
 8002e10:	2314      	movs	r3, #20
              if ((ep_addr & 0x80U) == 0x80U)
 8002e12:	f012 0f80 	tst.w	r2, #128	; 0x80
 8002e16:	f001 020f 	and.w	r2, r1, #15
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8002e1a:	fb03 0202 	mla	r2, r3, r2, r0
              if ((ep_addr & 0x80U) == 0x80U)
 8002e1e:	d014      	beq.n	8002e4a <USBD_StdEPReq+0xd4>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8002e20:	6992      	ldr	r2, [r2, #24]
 8002e22:	b9ea      	cbnz	r2, 8002e60 <USBD_StdEPReq+0xea>
                USBD_CtlError(pdev, req);
 8002e24:	4620      	mov	r0, r4
 8002e26:	e7bf      	b.n	8002da8 <USBD_StdEPReq+0x32>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8002e28:	0649      	lsls	r1, r1, #25
 8002e2a:	d1fb      	bne.n	8002e24 <USBD_StdEPReq+0xae>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8002e2c:	0613      	lsls	r3, r2, #24
              pep->status = 0x0000U;
 8002e2e:	f04f 0300 	mov.w	r3, #0
              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8002e32:	f04f 0202 	mov.w	r2, #2
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8002e36:	bf4c      	ite	mi
 8002e38:	f100 0114 	addmi.w	r1, r0, #20
 8002e3c:	f500 71aa 	addpl.w	r1, r0, #340	; 0x154
              pep->status = 0x0000U;
 8002e40:	600b      	str	r3, [r1, #0]
              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8002e42:	4620      	mov	r0, r4
 8002e44:	f000 f85b 	bl	8002efe <USBD_CtlSendData>
              break;
 8002e48:	e7b7      	b.n	8002dba <USBD_StdEPReq+0x44>
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8002e4a:	f8d2 2158 	ldr.w	r2, [r2, #344]	; 0x158
 8002e4e:	2a00      	cmp	r2, #0
 8002e50:	d0e8      	beq.n	8002e24 <USBD_StdEPReq+0xae>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8002e52:	f001 057f 	and.w	r5, r1, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8002e56:	fb03 0505 	mla	r5, r3, r5, r0
 8002e5a:	f505 75aa 	add.w	r5, r5, #340	; 0x154
 8002e5e:	e004      	b.n	8002e6a <USBD_StdEPReq+0xf4>
 8002e60:	f001 057f 	and.w	r5, r1, #127	; 0x7f
 8002e64:	fb05 3503 	mla	r5, r5, r3, r3
 8002e68:	4405      	add	r5, r0
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8002e6a:	f011 037f 	ands.w	r3, r1, #127	; 0x7f
 8002e6e:	d103      	bne.n	8002e78 <USBD_StdEPReq+0x102>
                pep->status = 0x0001U;
 8002e70:	602b      	str	r3, [r5, #0]
              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8002e72:	2202      	movs	r2, #2
 8002e74:	4629      	mov	r1, r5
 8002e76:	e7e4      	b.n	8002e42 <USBD_StdEPReq+0xcc>
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8002e78:	4620      	mov	r0, r4
 8002e7a:	f000 fc9b 	bl	80037b4 <USBD_LL_IsStallEP>
 8002e7e:	b108      	cbz	r0, 8002e84 <USBD_StdEPReq+0x10e>
                pep->status = 0x0001U;
 8002e80:	2301      	movs	r3, #1
 8002e82:	e7f5      	b.n	8002e70 <USBD_StdEPReq+0xfa>
                pep->status = 0x0000U;
 8002e84:	6028      	str	r0, [r5, #0]
 8002e86:	e7f4      	b.n	8002e72 <USBD_StdEPReq+0xfc>

08002e88 <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pdata);
 8002e88:	780b      	ldrb	r3, [r1, #0]
 8002e8a:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8002e8c:	784b      	ldrb	r3, [r1, #1]
 8002e8e:	7043      	strb	r3, [r0, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8002e90:	78ca      	ldrb	r2, [r1, #3]
 8002e92:	788b      	ldrb	r3, [r1, #2]
 8002e94:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8002e98:	8043      	strh	r3, [r0, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8002e9a:	794a      	ldrb	r2, [r1, #5]
 8002e9c:	790b      	ldrb	r3, [r1, #4]
 8002e9e:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8002ea2:	8083      	strh	r3, [r0, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8002ea4:	79ca      	ldrb	r2, [r1, #7]
 8002ea6:	798b      	ldrb	r3, [r1, #6]
 8002ea8:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8002eac:	80c3      	strh	r3, [r0, #6]
 8002eae:	4770      	bx	lr

08002eb0 <USBD_CtlError>:
{
 8002eb0:	b510      	push	{r4, lr}
 8002eb2:	4604      	mov	r4, r0
  USBD_LL_StallEP(pdev, 0x80U);
 8002eb4:	2180      	movs	r1, #128	; 0x80
 8002eb6:	f000 fc61 	bl	800377c <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8002eba:	4620      	mov	r0, r4
}
 8002ebc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_StallEP(pdev, 0U);
 8002ec0:	2100      	movs	r1, #0
 8002ec2:	f000 bc5b 	b.w	800377c <USBD_LL_StallEP>

08002ec6 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8002ec6:	b530      	push	{r4, r5, lr}
  uint8_t idx = 0U;

  if (desc != NULL)
 8002ec8:	b188      	cbz	r0, 8002eee <USBD_GetString+0x28>
 8002eca:	4605      	mov	r5, r0
 8002ecc:	1a2b      	subs	r3, r5, r0
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
  uint8_t  len = 0U;

  while (*buf != '\0')
 8002ece:	f815 4b01 	ldrb.w	r4, [r5], #1
 8002ed2:	b2db      	uxtb	r3, r3
 8002ed4:	2c00      	cmp	r4, #0
 8002ed6:	d1f9      	bne.n	8002ecc <USBD_GetString+0x6>
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8002ed8:	3301      	adds	r3, #1
 8002eda:	005b      	lsls	r3, r3, #1
 8002edc:	8013      	strh	r3, [r2, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8002ede:	700b      	strb	r3, [r1, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8002ee0:	2303      	movs	r3, #3
 8002ee2:	704b      	strb	r3, [r1, #1]
 8002ee4:	2302      	movs	r3, #2
 8002ee6:	3801      	subs	r0, #1
    while (*desc != '\0')
 8002ee8:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8002eec:	b905      	cbnz	r5, 8002ef0 <USBD_GetString+0x2a>
 8002eee:	bd30      	pop	{r4, r5, pc}
      unicode[idx++] = *desc++;
 8002ef0:	1c5a      	adds	r2, r3, #1
 8002ef2:	54cd      	strb	r5, [r1, r3]
 8002ef4:	b2d2      	uxtb	r2, r2
      unicode[idx++] =  0U;
 8002ef6:	3302      	adds	r3, #2
 8002ef8:	b2db      	uxtb	r3, r3
 8002efa:	548c      	strb	r4, [r1, r2]
 8002efc:	e7f4      	b.n	8002ee8 <USBD_GetString+0x22>

08002efe <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8002efe:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8002f00:	2202      	movs	r2, #2
{
 8002f02:	b510      	push	{r4, lr}
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8002f04:	f8c0 2294 	str.w	r2, [r0, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8002f08:	61c3      	str	r3, [r0, #28]
  pdev->ep_in[0].rem_length   = len;

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8002f0a:	460a      	mov	r2, r1
  pdev->ep_in[0].rem_length   = len;
 8002f0c:	6203      	str	r3, [r0, #32]
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8002f0e:	2100      	movs	r1, #0
 8002f10:	f000 fc6e 	bl	80037f0 <USBD_LL_Transmit>

  return USBD_OK;
}
 8002f14:	2000      	movs	r0, #0
 8002f16:	bd10      	pop	{r4, pc}

08002f18 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8002f18:	b508      	push	{r3, lr}
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8002f1a:	4613      	mov	r3, r2
 8002f1c:	460a      	mov	r2, r1
 8002f1e:	2100      	movs	r1, #0
 8002f20:	f000 fc66 	bl	80037f0 <USBD_LL_Transmit>

  return USBD_OK;
}
 8002f24:	2000      	movs	r0, #0
 8002f26:	bd08      	pop	{r3, pc}

08002f28 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8002f28:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8002f2a:	2203      	movs	r2, #3
{
 8002f2c:	b510      	push	{r4, lr}
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8002f2e:	f8c0 2294 	str.w	r2, [r0, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8002f32:	f8c0 315c 	str.w	r3, [r0, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8002f36:	460a      	mov	r2, r1
  pdev->ep_out[0].rem_length   = len;
 8002f38:	f8c0 3160 	str.w	r3, [r0, #352]	; 0x160
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8002f3c:	2100      	movs	r1, #0
 8002f3e:	f000 fc65 	bl	800380c <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8002f42:	2000      	movs	r0, #0
 8002f44:	bd10      	pop	{r4, pc}

08002f46 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8002f46:	b508      	push	{r3, lr}
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8002f48:	4613      	mov	r3, r2
 8002f4a:	460a      	mov	r2, r1
 8002f4c:	2100      	movs	r1, #0
 8002f4e:	f000 fc5d 	bl	800380c <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8002f52:	2000      	movs	r0, #0
 8002f54:	bd08      	pop	{r3, pc}

08002f56 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8002f56:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8002f58:	2304      	movs	r3, #4
 8002f5a:	f8c0 3294 	str.w	r3, [r0, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8002f5e:	2300      	movs	r3, #0
 8002f60:	461a      	mov	r2, r3
 8002f62:	4619      	mov	r1, r3
 8002f64:	f000 fc44 	bl	80037f0 <USBD_LL_Transmit>

  return USBD_OK;
}
 8002f68:	2000      	movs	r0, #0
 8002f6a:	bd08      	pop	{r3, pc}

08002f6c <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8002f6c:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8002f6e:	2305      	movs	r3, #5
 8002f70:	f8c0 3294 	str.w	r3, [r0, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8002f74:	2300      	movs	r3, #0
 8002f76:	461a      	mov	r2, r3
 8002f78:	4619      	mov	r1, r3
 8002f7a:	f000 fc47 	bl	800380c <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8002f7e:	2000      	movs	r0, #0
 8002f80:	bd08      	pop	{r3, pc}

08002f82 <SystemClock_Config>:
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002f82:	2228      	movs	r2, #40	; 0x28
{
 8002f84:	b570      	push	{r4, r5, r6, lr}
 8002f86:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002f88:	eb0d 0002 	add.w	r0, sp, r2
 8002f8c:	2100      	movs	r1, #0
 8002f8e:	f000 fd22 	bl	80039d6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002f92:	2214      	movs	r2, #20
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002f94:	2610      	movs	r6, #16
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002f96:	eb0d 0002 	add.w	r0, sp, r2
 8002f9a:	2100      	movs	r1, #0
 8002f9c:	f000 fd1b 	bl	80039d6 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002fa0:	4632      	mov	r2, r6
 8002fa2:	2100      	movs	r1, #0
 8002fa4:	a801      	add	r0, sp, #4
 8002fa6:	f000 fd16 	bl	80039d6 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002faa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002fae:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002fb0:	2502      	movs	r5, #2
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002fb2:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002fb4:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002fb6:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002fba:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002fbc:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002fbe:	920e      	str	r2, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002fc0:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002fc2:	9511      	str	r5, [sp, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002fc4:	f7fe f8b0 	bl	8001128 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002fc8:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002fca:	2400      	movs	r4, #0
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002fcc:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002fce:	f44f 6380 	mov.w	r3, #1024	; 0x400
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002fd2:	4629      	mov	r1, r5
 8002fd4:	a805      	add	r0, sp, #20
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002fd6:	9308      	str	r3, [sp, #32]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002fd8:	9506      	str	r5, [sp, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002fda:	9407      	str	r4, [sp, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002fdc:	9409      	str	r4, [sp, #36]	; 0x24
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002fde:	f7fe fa7d 	bl	80014dc <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002fe2:	a801      	add	r0, sp, #4
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8002fe4:	9601      	str	r6, [sp, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8002fe6:	9404      	str	r4, [sp, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002fe8:	f7fe fb16 	bl	8001618 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 8002fec:	b014      	add	sp, #80	; 0x50
 8002fee:	bd70      	pop	{r4, r5, r6, pc}

08002ff0 <txOK>:
			txOK(rBAD);
	}
}

void txOK(uint8_t com){
	uint8_t transm[6]={starte,tamano,recibidoe,com,starte^tamano^recibidoe^com,ende};
 8002ff0:	236d      	movs	r3, #109	; 0x6d
void txOK(uint8_t com){
 8002ff2:	b507      	push	{r0, r1, r2, lr}
	uint8_t transm[6]={starte,tamano,recibidoe,com,starte^tamano^recibidoe^com,ende};
 8002ff4:	f88d 3000 	strb.w	r3, [sp]
 8002ff8:	230d      	movs	r3, #13
 8002ffa:	f88d 3001 	strb.w	r3, [sp, #1]
 8002ffe:	2303      	movs	r3, #3
 8003000:	f88d 3002 	strb.w	r3, [sp, #2]
 8003004:	2329      	movs	r3, #41	; 0x29
 8003006:	f88d 0003 	strb.w	r0, [sp, #3]
 800300a:	f080 0063 	eor.w	r0, r0, #99	; 0x63
 800300e:	f88d 0004 	strb.w	r0, [sp, #4]
	CDC_Transmit_FS(transm,7);
 8003012:	2107      	movs	r1, #7
 8003014:	4668      	mov	r0, sp
	uint8_t transm[6]={starte,tamano,recibidoe,com,starte^tamano^recibidoe^com,ende};
 8003016:	f88d 3005 	strb.w	r3, [sp, #5]
	CDC_Transmit_FS(transm,7);
 800301a:	f000 facf 	bl	80035bc <CDC_Transmit_FS>
}
 800301e:	b003      	add	sp, #12
 8003020:	f85d fb04 	ldr.w	pc, [sp], #4

08003024 <CDC_ReceiveCallback>:
void CDC_ReceiveCallback(uint8_t *buf, uint32_t len){
 8003024:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003028:	b082      	sub	sp, #8
	volatile uint16_t com=0;
 800302a:	2300      	movs	r3, #0
	uint16_t lon=*(buf+1);
 800302c:	7844      	ldrb	r4, [r0, #1]
void CDC_ReceiveCallback(uint8_t *buf, uint32_t len){
 800302e:	af00      	add	r7, sp, #0
	volatile uint16_t com=0;
 8003030:	80fb      	strh	r3, [r7, #6]
	uint8_t datos[lon],i=0;
 8003032:	1de3      	adds	r3, r4, #7
 8003034:	f023 0307 	bic.w	r3, r3, #7
	if(*(buf+lon+4)==ende){
 8003038:	eb00 0804 	add.w	r8, r0, r4
	uint8_t datos[lon],i=0;
 800303c:	ebad 0d03 	sub.w	sp, sp, r3
	if(*(buf+lon+4)==ende){
 8003040:	f898 3004 	ldrb.w	r3, [r8, #4]
	uint8_t datos[lon],i=0;
 8003044:	466e      	mov	r6, sp
	if(*(buf+lon+4)==ende){
 8003046:	2b29      	cmp	r3, #41	; 0x29
 8003048:	d13e      	bne.n	80030c8 <CDC_ReceiveCallback+0xa4>
		if(*buf==start){
 800304a:	7803      	ldrb	r3, [r0, #0]
 800304c:	2b6d      	cmp	r3, #109	; 0x6d
 800304e:	d127      	bne.n	80030a0 <CDC_ReceiveCallback+0x7c>
			com=(*buf)^(*(buf+1))^(*(buf+2));
 8003050:	7885      	ldrb	r5, [r0, #2]
			memcpy(datos,&buf[3],lon);
 8003052:	1cc1      	adds	r1, r0, #3
			com=(*buf)^(*(buf+1))^(*(buf+2));
 8003054:	ea84 0305 	eor.w	r3, r4, r5
 8003058:	f083 036d 	eor.w	r3, r3, #109	; 0x6d
			memcpy(datos,&buf[3],lon);
 800305c:	4622      	mov	r2, r4
 800305e:	4668      	mov	r0, sp
			com=(*buf)^(*(buf+1))^(*(buf+2));
 8003060:	80fb      	strh	r3, [r7, #6]
			memcpy(datos,&buf[3],lon);
 8003062:	f000 fcad 	bl	80039c0 <memcpy>
 8003066:	4669      	mov	r1, sp
			for(i=0;i<lon;i++){
 8003068:	466a      	mov	r2, sp
 800306a:	1a53      	subs	r3, r2, r1
 800306c:	b2db      	uxtb	r3, r3
 800306e:	429c      	cmp	r4, r3
 8003070:	d80d      	bhi.n	800308e <CDC_ReceiveCallback+0x6a>
		if(com==*(buf+lon+3)){
 8003072:	88fb      	ldrh	r3, [r7, #6]
 8003074:	f898 2003 	ldrb.w	r2, [r8, #3]
 8003078:	b29b      	uxth	r3, r3
 800307a:	429a      	cmp	r2, r3
 800307c:	d124      	bne.n	80030c8 <CDC_ReceiveCallback+0xa4>
			switch(*(buf+2)){
 800307e:	2d01      	cmp	r5, #1
 8003080:	d00c      	beq.n	800309c <CDC_ReceiveCallback+0x78>
 8003082:	2d02      	cmp	r5, #2
 8003084:	d010      	beq.n	80030a8 <CDC_ReceiveCallback+0x84>
					txOK(rNR);
 8003086:	2088      	movs	r0, #136	; 0x88
			txOK(rBAD);
 8003088:	f7ff ffb2 	bl	8002ff0 <txOK>
}
 800308c:	e008      	b.n	80030a0 <CDC_ReceiveCallback+0x7c>
				com=com^datos[i];
 800308e:	88fb      	ldrh	r3, [r7, #6]
 8003090:	f812 0b01 	ldrb.w	r0, [r2], #1
 8003094:	b29b      	uxth	r3, r3
 8003096:	4043      	eors	r3, r0
 8003098:	80fb      	strh	r3, [r7, #6]
 800309a:	e7e6      	b.n	800306a <CDC_ReceiveCallback+0x46>
					activo=1;
 800309c:	4b0b      	ldr	r3, [pc, #44]	; (80030cc <CDC_ReceiveCallback+0xa8>)
 800309e:	701d      	strb	r5, [r3, #0]
}
 80030a0:	3708      	adds	r7, #8
 80030a2:	46bd      	mov	sp, r7
 80030a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					dc=datos[0];
 80030a8:	7832      	ldrb	r2, [r6, #0]
 80030aa:	4b09      	ldr	r3, [pc, #36]	; (80030d0 <CDC_ReceiveCallback+0xac>)
 80030ac:	701a      	strb	r2, [r3, #0]
					tact=(*(datos+1)<<8)+(*(datos+2));
 80030ae:	7872      	ldrb	r2, [r6, #1]
 80030b0:	78b3      	ldrb	r3, [r6, #2]
 80030b2:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 80030b6:	4a07      	ldr	r2, [pc, #28]	; (80030d4 <CDC_ReceiveCallback+0xb0>)
 80030b8:	8013      	strh	r3, [r2, #0]
					bt=1;
 80030ba:	2201      	movs	r2, #1
 80030bc:	4b06      	ldr	r3, [pc, #24]	; (80030d8 <CDC_ReceiveCallback+0xb4>)
 80030be:	701a      	strb	r2, [r3, #0]
					cont=0;
 80030c0:	2200      	movs	r2, #0
 80030c2:	4b06      	ldr	r3, [pc, #24]	; (80030dc <CDC_ReceiveCallback+0xb8>)
 80030c4:	801a      	strh	r2, [r3, #0]
					break;
 80030c6:	e7eb      	b.n	80030a0 <CDC_ReceiveCallback+0x7c>
			txOK(rBAD);
 80030c8:	2099      	movs	r0, #153	; 0x99
 80030ca:	e7dd      	b.n	8003088 <CDC_ReceiveCallback+0x64>
 80030cc:	20000199 	.word	0x20000199
 80030d0:	2000019e 	.word	0x2000019e
 80030d4:	200001a0 	.word	0x200001a0
 80030d8:	2000019a 	.word	0x2000019a
 80030dc:	2000019c 	.word	0x2000019c

080030e0 <txOK2>:

void txOK2(uint32_t com){
 80030e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint8_t transm[10]={starte,0x4,setact,com>>24,com>>16,com>>8,com,starte^0x4^setact^com,ende};
 80030e2:	2300      	movs	r3, #0
 80030e4:	f8ad 300c 	strh.w	r3, [sp, #12]
 80030e8:	236d      	movs	r3, #109	; 0x6d
 80030ea:	f88d 3004 	strb.w	r3, [sp, #4]
 80030ee:	2304      	movs	r3, #4
 80030f0:	f88d 3005 	strb.w	r3, [sp, #5]
 80030f4:	2301      	movs	r3, #1
 80030f6:	f88d 3006 	strb.w	r3, [sp, #6]
 80030fa:	0e03      	lsrs	r3, r0, #24
 80030fc:	f88d 3007 	strb.w	r3, [sp, #7]
 8003100:	0c03      	lsrs	r3, r0, #16
 8003102:	f88d 3008 	strb.w	r3, [sp, #8]
 8003106:	0a03      	lsrs	r3, r0, #8
 8003108:	f88d 3009 	strb.w	r3, [sp, #9]
 800310c:	2329      	movs	r3, #41	; 0x29
 800310e:	b2c0      	uxtb	r0, r0
 8003110:	f88d 000a 	strb.w	r0, [sp, #10]
 8003114:	f080 0068 	eor.w	r0, r0, #104	; 0x68
 8003118:	f88d 000b 	strb.w	r0, [sp, #11]
	CDC_Transmit_FS(transm,9);
 800311c:	2109      	movs	r1, #9
 800311e:	a801      	add	r0, sp, #4
	uint8_t transm[10]={starte,0x4,setact,com>>24,com>>16,com>>8,com,starte^0x4^setact^com,ende};
 8003120:	f88d 300c 	strb.w	r3, [sp, #12]
	CDC_Transmit_FS(transm,9);
 8003124:	f000 fa4a 	bl	80035bc <CDC_Transmit_FS>
}
 8003128:	b005      	add	sp, #20
 800312a:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08003130 <main>:
{
 8003130:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  GPIO_InitStruct.Pin = IN1_Pin;
 8003134:	2601      	movs	r6, #1
{
 8003136:	b093      	sub	sp, #76	; 0x4c
  HAL_Init();
 8003138:	f7fd faaa 	bl	8000690 <HAL_Init>
  SystemClock_Config();
 800313c:	f7ff ff21 	bl	8002f82 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003140:	2210      	movs	r2, #16
 8003142:	2100      	movs	r1, #0
 8003144:	a80b      	add	r0, sp, #44	; 0x2c
 8003146:	f000 fc46 	bl	80039d6 <memset>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800314a:	4b73      	ldr	r3, [pc, #460]	; (8003318 <main+0x1e8>)
  HAL_GPIO_Init(IN1_GPIO_Port, &GPIO_InitStruct);
 800314c:	a90b      	add	r1, sp, #44	; 0x2c
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800314e:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_Init(IN1_GPIO_Port, &GPIO_InitStruct);
 8003150:	4872      	ldr	r0, [pc, #456]	; (800331c <main+0x1ec>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003152:	f042 0220 	orr.w	r2, r2, #32
 8003156:	619a      	str	r2, [r3, #24]
 8003158:	699a      	ldr	r2, [r3, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800315a:	2400      	movs	r4, #0
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800315c:	f002 0220 	and.w	r2, r2, #32
 8003160:	9202      	str	r2, [sp, #8]
 8003162:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003164:	699a      	ldr	r2, [r3, #24]
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003166:	f44f 5880 	mov.w	r8, #4096	; 0x1000
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800316a:	f042 0204 	orr.w	r2, r2, #4
 800316e:	619a      	str	r2, [r3, #24]
 8003170:	699a      	ldr	r2, [r3, #24]
  htim2.Instance = TIM2;
 8003172:	4f6b      	ldr	r7, [pc, #428]	; (8003320 <main+0x1f0>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003174:	f002 0204 	and.w	r2, r2, #4
 8003178:	9203      	str	r2, [sp, #12]
 800317a:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800317c:	699a      	ldr	r2, [r3, #24]
  htim3.Instance = TIM3;
 800317e:	4d69      	ldr	r5, [pc, #420]	; (8003324 <main+0x1f4>)
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003180:	f042 0208 	orr.w	r2, r2, #8
 8003184:	619a      	str	r2, [r3, #24]
 8003186:	699b      	ldr	r3, [r3, #24]
  GPIO_InitStruct.Pin = IN1_Pin;
 8003188:	960b      	str	r6, [sp, #44]	; 0x2c
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800318a:	f003 0308 	and.w	r3, r3, #8
 800318e:	9304      	str	r3, [sp, #16]
 8003190:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_Init(IN1_GPIO_Port, &GPIO_InitStruct);
 8003192:	f7fd fb0b 	bl	80007ac <HAL_GPIO_Init>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003196:	2100      	movs	r1, #0
 8003198:	2210      	movs	r2, #16
 800319a:	a80b      	add	r0, sp, #44	; 0x2c
 800319c:	f000 fc1b 	bl	80039d6 <memset>
  htim2.Init.Prescaler = 35999;
 80031a0:	f648 439f 	movw	r3, #35999	; 0x8c9f
 80031a4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80031a8:	4638      	mov	r0, r7
  htim2.Init.Prescaler = 35999;
 80031aa:	e887 000c 	stmia.w	r7, {r2, r3}
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80031ae:	60bc      	str	r4, [r7, #8]
  htim2.Init.Period = 1;
 80031b0:	60fe      	str	r6, [r7, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80031b2:	613c      	str	r4, [r7, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80031b4:	61bc      	str	r4, [r7, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80031b6:	9407      	str	r4, [sp, #28]
 80031b8:	9408      	str	r4, [sp, #32]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80031ba:	f7fe fc09 	bl	80019d0 <HAL_TIM_Base_Init>
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80031be:	a90b      	add	r1, sp, #44	; 0x2c
 80031c0:	4638      	mov	r0, r7
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80031c2:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80031c6:	f7fe fccf 	bl	8001b68 <HAL_TIM_ConfigClockSource>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80031ca:	a907      	add	r1, sp, #28
 80031cc:	4638      	mov	r0, r7
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80031ce:	9407      	str	r4, [sp, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80031d0:	9408      	str	r4, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80031d2:	f7fe fd87 	bl	8001ce4 <HAL_TIMEx_MasterConfigSynchronization>
  MX_USB_DEVICE_Init();
 80031d6:	f000 f99d 	bl	8003514 <MX_USB_DEVICE_Init>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80031da:	2210      	movs	r2, #16
 80031dc:	4621      	mov	r1, r4
 80031de:	a807      	add	r0, sp, #28
 80031e0:	f000 fbf9 	bl	80039d6 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80031e4:	221c      	movs	r2, #28
 80031e6:	4621      	mov	r1, r4
 80031e8:	a80b      	add	r0, sp, #44	; 0x2c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80031ea:	9405      	str	r4, [sp, #20]
 80031ec:	9406      	str	r4, [sp, #24]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80031ee:	f000 fbf2 	bl	80039d6 <memset>
  htim3.Init.Prescaler = 71;
 80031f2:	2347      	movs	r3, #71	; 0x47
 80031f4:	494c      	ldr	r1, [pc, #304]	; (8003328 <main+0x1f8>)
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80031f6:	4628      	mov	r0, r5
  htim3.Init.Prescaler = 71;
 80031f8:	e885 000a 	stmia.w	r5, {r1, r3}
  htim3.Init.Period = 100;
 80031fc:	2364      	movs	r3, #100	; 0x64
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80031fe:	60ac      	str	r4, [r5, #8]
  htim3.Init.Period = 100;
 8003200:	60eb      	str	r3, [r5, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003202:	612c      	str	r4, [r5, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003204:	61ac      	str	r4, [r5, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003206:	f7fe fbe3 	bl	80019d0 <HAL_TIM_Base_Init>
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800320a:	a907      	add	r1, sp, #28
 800320c:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800320e:	f8cd 801c 	str.w	r8, [sp, #28]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003212:	f7fe fca9 	bl	8001b68 <HAL_TIM_ConfigClockSource>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003216:	4628      	mov	r0, r5
 8003218:	f7fe fbf4 	bl	8001a04 <HAL_TIM_PWM_Init>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800321c:	a905      	add	r1, sp, #20
 800321e:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003220:	9405      	str	r4, [sp, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003222:	9406      	str	r4, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003224:	f7fe fd5e 	bl	8001ce4 <HAL_TIMEx_MasterConfigSynchronization>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003228:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800322a:	4622      	mov	r2, r4
 800322c:	a90b      	add	r1, sp, #44	; 0x2c
 800322e:	4628      	mov	r0, r5
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003230:	930b      	str	r3, [sp, #44]	; 0x2c
  sConfigOC.Pulse = 0;
 8003232:	940c      	str	r4, [sp, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003234:	940d      	str	r4, [sp, #52]	; 0x34
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003236:	940f      	str	r4, [sp, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003238:	f7fe fc2a 	bl	8001a90 <HAL_TIM_PWM_ConfigChannel>
  HAL_TIM_MspPostInit(&htim3);
 800323c:	4628      	mov	r0, r5
 800323e:	f000 f8ff 	bl	8003440 <HAL_TIM_MspPostInit>
  HAL_TIM_Base_Start_IT( &htim2 );
 8003242:	4638      	mov	r0, r7
 8003244:	f7fe fad4 	bl	80017f0 <HAL_TIM_Base_Start_IT>
  __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,dc);
 8003248:	4f38      	ldr	r7, [pc, #224]	; (800332c <main+0x1fc>)
  HAL_TIM_Base_Start_IT( &htim3 );
 800324a:	4628      	mov	r0, r5
 800324c:	f7fe fad0 	bl	80017f0 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_1);
 8003250:	4621      	mov	r1, r4
 8003252:	4628      	mov	r0, r5
 8003254:	f7fe fd2a 	bl	8001cac <HAL_TIM_PWM_Start>
  __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,dc);
 8003258:	682b      	ldr	r3, [r5, #0]
 800325a:	783a      	ldrb	r2, [r7, #0]
	  if(cont1_1>=100){
 800325c:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 8003340 <main+0x210>
  __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,dc);
 8003260:	635a      	str	r2, [r3, #52]	; 0x34
  volatile float f2=0;
 8003262:	2300      	movs	r3, #0
 8003264:	46c1      	mov	r9, r8
		  f2=(float)(f1)*((float)10/j);
 8003266:	f8df a0dc 	ldr.w	sl, [pc, #220]	; 8003344 <main+0x214>
  volatile uint32_t f1=0;
 800326a:	9407      	str	r4, [sp, #28]
  volatile float f2=0;
 800326c:	930b      	str	r3, [sp, #44]	; 0x2c
	  if(cont1_1>=100){
 800326e:	f8b8 3000 	ldrh.w	r3, [r8]
 8003272:	b29b      	uxth	r3, r3
 8003274:	2b63      	cmp	r3, #99	; 0x63
 8003276:	d91f      	bls.n	80032b8 <main+0x188>
		  f2=(float)(f1)*((float)10/j);
 8003278:	9b07      	ldr	r3, [sp, #28]
 800327a:	4630      	mov	r0, r6
 800327c:	9301      	str	r3, [sp, #4]
 800327e:	f7fd f81f 	bl	80002c0 <__aeabi_i2f>
 8003282:	4601      	mov	r1, r0
 8003284:	4650      	mov	r0, sl
 8003286:	f7fd f923 	bl	80004d0 <__aeabi_fdiv>
 800328a:	9b01      	ldr	r3, [sp, #4]
 800328c:	4683      	mov	fp, r0
 800328e:	4618      	mov	r0, r3
 8003290:	f7fd f812 	bl	80002b8 <__aeabi_ui2f>
 8003294:	4601      	mov	r1, r0
 8003296:	4658      	mov	r0, fp
 8003298:	f7fd f866 	bl	8000368 <__aeabi_fmul>
		  if(j>10){
 800329c:	2e0a      	cmp	r6, #10
				f1=0;
 800329e:	bf88      	it	hi
 80032a0:	2300      	movhi	r3, #0
		  f2=(float)(f1)*((float)10/j);
 80032a2:	900b      	str	r0, [sp, #44]	; 0x2c
				f1=0;
 80032a4:	bf88      	it	hi
 80032a6:	9307      	strhi	r3, [sp, #28]
		  cont1_1=0;
 80032a8:	f04f 0300 	mov.w	r3, #0
				j=1;
 80032ac:	bf8e      	itee	hi
 80032ae:	2601      	movhi	r6, #1
			  j=j+1;
 80032b0:	3601      	addls	r6, #1
 80032b2:	b2f6      	uxtbls	r6, r6
		  cont1_1=0;
 80032b4:	f8a9 3000 	strh.w	r3, [r9]
	  if(HAL_GPIO_ReadPin(GPIOB,IN1_Pin)==1){
 80032b8:	2101      	movs	r1, #1
 80032ba:	4818      	ldr	r0, [pc, #96]	; (800331c <main+0x1ec>)
 80032bc:	f7fd fb58 	bl	8000970 <HAL_GPIO_ReadPin>
 80032c0:	2801      	cmp	r0, #1
 80032c2:	d121      	bne.n	8003308 <main+0x1d8>
		  if(ban1==0){
 80032c4:	b91c      	cbnz	r4, 80032ce <main+0x19e>
			  ban1=1;
 80032c6:	4604      	mov	r4, r0
			  f1++;
 80032c8:	9b07      	ldr	r3, [sp, #28]
 80032ca:	3301      	adds	r3, #1
 80032cc:	9307      	str	r3, [sp, #28]
		if(activo==1){
 80032ce:	4b18      	ldr	r3, [pc, #96]	; (8003330 <main+0x200>)
 80032d0:	781a      	ldrb	r2, [r3, #0]
 80032d2:	2a01      	cmp	r2, #1
 80032d4:	d109      	bne.n	80032ea <main+0x1ba>
			activo=0;
 80032d6:	2200      	movs	r2, #0
			txOK2((uint32_t)f2*1000);
 80032d8:	980b      	ldr	r0, [sp, #44]	; 0x2c
			activo=0;
 80032da:	701a      	strb	r2, [r3, #0]
			txOK2((uint32_t)f2*1000);
 80032dc:	f7fd f994 	bl	8000608 <__aeabi_f2uiz>
 80032e0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80032e4:	4358      	muls	r0, r3
 80032e6:	f7ff fefb 	bl	80030e0 <txOK2>
		if(cont<tact && bt==1){
 80032ea:	4b12      	ldr	r3, [pc, #72]	; (8003334 <main+0x204>)
 80032ec:	4a12      	ldr	r2, [pc, #72]	; (8003338 <main+0x208>)
 80032ee:	881b      	ldrh	r3, [r3, #0]
 80032f0:	8812      	ldrh	r2, [r2, #0]
 80032f2:	b29b      	uxth	r3, r3
 80032f4:	429a      	cmp	r2, r3
 80032f6:	4a11      	ldr	r2, [pc, #68]	; (800333c <main+0x20c>)
 80032f8:	d908      	bls.n	800330c <main+0x1dc>
 80032fa:	7813      	ldrb	r3, [r2, #0]
 80032fc:	2b01      	cmp	r3, #1
 80032fe:	d105      	bne.n	800330c <main+0x1dc>
			__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,dc);
 8003300:	682b      	ldr	r3, [r5, #0]
 8003302:	783a      	ldrb	r2, [r7, #0]
 8003304:	635a      	str	r2, [r3, #52]	; 0x34
 8003306:	e7b2      	b.n	800326e <main+0x13e>
		  ban1=0;
 8003308:	2400      	movs	r4, #0
 800330a:	e7e0      	b.n	80032ce <main+0x19e>
  	  		  bt=0;
 800330c:	2300      	movs	r3, #0
 800330e:	7013      	strb	r3, [r2, #0]
  	  		  __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,0);
 8003310:	682a      	ldr	r2, [r5, #0]
 8003312:	6353      	str	r3, [r2, #52]	; 0x34
 8003314:	e7ab      	b.n	800326e <main+0x13e>
 8003316:	bf00      	nop
 8003318:	40021000 	.word	0x40021000
 800331c:	40010c00 	.word	0x40010c00
 8003320:	20000410 	.word	0x20000410
 8003324:	200003cc 	.word	0x200003cc
 8003328:	40000400 	.word	0x40000400
 800332c:	2000019e 	.word	0x2000019e
 8003330:	20000199 	.word	0x20000199
 8003334:	2000019c 	.word	0x2000019c
 8003338:	200001a0 	.word	0x200001a0
 800333c:	2000019a 	.word	0x2000019a
 8003340:	200003c8 	.word	0x200003c8
 8003344:	41200000 	.word	0x41200000

08003348 <HAL_TIM_PeriodElapsedCallback>:

/*----------------Reloj-----------------------*/

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
	if(htim->Instance==TIM2){
 8003348:	6803      	ldr	r3, [r0, #0]
 800334a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800334e:	d10a      	bne.n	8003366 <HAL_TIM_PeriodElapsedCallback+0x1e>
		cont++;
 8003350:	4a07      	ldr	r2, [pc, #28]	; (8003370 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8003352:	8813      	ldrh	r3, [r2, #0]
 8003354:	3301      	adds	r3, #1
 8003356:	b29b      	uxth	r3, r3
 8003358:	8013      	strh	r3, [r2, #0]
		cont1_1++;
 800335a:	4a06      	ldr	r2, [pc, #24]	; (8003374 <HAL_TIM_PeriodElapsedCallback+0x2c>)
	}
	if(htim->Instance==TIM3){
			cont1++;
 800335c:	8813      	ldrh	r3, [r2, #0]
 800335e:	3301      	adds	r3, #1
 8003360:	b29b      	uxth	r3, r3
 8003362:	8013      	strh	r3, [r2, #0]
 8003364:	4770      	bx	lr
	if(htim->Instance==TIM3){
 8003366:	4a04      	ldr	r2, [pc, #16]	; (8003378 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8003368:	4293      	cmp	r3, r2
 800336a:	d1fb      	bne.n	8003364 <HAL_TIM_PeriodElapsedCallback+0x1c>
			cont1++;
 800336c:	4a03      	ldr	r2, [pc, #12]	; (800337c <HAL_TIM_PeriodElapsedCallback+0x34>)
 800336e:	e7f5      	b.n	800335c <HAL_TIM_PeriodElapsedCallback+0x14>
 8003370:	2000019c 	.word	0x2000019c
 8003374:	200003c8 	.word	0x200003c8
 8003378:	40000400 	.word	0x40000400
 800337c:	2000040c 	.word	0x2000040c

08003380 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003380:	4770      	bx	lr
	...

08003384 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8003384:	4b12      	ldr	r3, [pc, #72]	; (80033d0 <HAL_MspInit+0x4c>)
{
 8003386:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_AFIO_CLK_ENABLE();
 8003388:	699a      	ldr	r2, [r3, #24]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 800338a:	2005      	movs	r0, #5
  __HAL_RCC_AFIO_CLK_ENABLE();
 800338c:	f042 0201 	orr.w	r2, r2, #1
 8003390:	619a      	str	r2, [r3, #24]
 8003392:	699a      	ldr	r2, [r3, #24]
 8003394:	f002 0201 	and.w	r2, r2, #1
 8003398:	9200      	str	r2, [sp, #0]
 800339a:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800339c:	69da      	ldr	r2, [r3, #28]
 800339e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80033a2:	61da      	str	r2, [r3, #28]
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 80033a4:	2200      	movs	r2, #0
  __HAL_RCC_PWR_CLK_ENABLE();
 80033a6:	69db      	ldr	r3, [r3, #28]
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 80033a8:	4611      	mov	r1, r2
  __HAL_RCC_PWR_CLK_ENABLE();
 80033aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033ae:	9301      	str	r3, [sp, #4]
 80033b0:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 80033b2:	f7fd f9a3 	bl	80006fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 80033b6:	2005      	movs	r0, #5
 80033b8:	f7fd f9d4 	bl	8000764 <HAL_NVIC_EnableIRQ>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80033bc:	4a05      	ldr	r2, [pc, #20]	; (80033d4 <HAL_MspInit+0x50>)
 80033be:	6853      	ldr	r3, [r2, #4]
 80033c0:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80033c4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80033c8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80033ca:	b003      	add	sp, #12
 80033cc:	f85d fb04 	ldr.w	pc, [sp], #4
 80033d0:	40021000 	.word	0x40021000
 80033d4:	40010000 	.word	0x40010000

080033d8 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM2)
 80033d8:	6803      	ldr	r3, [r0, #0]
{
 80033da:	b507      	push	{r0, r1, r2, lr}
  if(htim_base->Instance==TIM2)
 80033dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033e0:	d115      	bne.n	800340e <HAL_TIM_Base_MspInit+0x36>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80033e2:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 80033e6:	69da      	ldr	r2, [r3, #28]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80033e8:	201c      	movs	r0, #28
    __HAL_RCC_TIM2_CLK_ENABLE();
 80033ea:	f042 0201 	orr.w	r2, r2, #1
 80033ee:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80033f0:	2200      	movs	r2, #0
    __HAL_RCC_TIM2_CLK_ENABLE();
 80033f2:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80033f4:	4611      	mov	r1, r2
    __HAL_RCC_TIM2_CLK_ENABLE();
 80033f6:	f003 0301 	and.w	r3, r3, #1
 80033fa:	9300      	str	r3, [sp, #0]
 80033fc:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80033fe:	f7fd f97d 	bl	80006fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003402:	201c      	movs	r0, #28
  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003404:	f7fd f9ae 	bl	8000764 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8003408:	b003      	add	sp, #12
 800340a:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(htim_base->Instance==TIM3)
 800340e:	4a0a      	ldr	r2, [pc, #40]	; (8003438 <HAL_TIM_Base_MspInit+0x60>)
 8003410:	4293      	cmp	r3, r2
 8003412:	d1f9      	bne.n	8003408 <HAL_TIM_Base_MspInit+0x30>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003414:	4b09      	ldr	r3, [pc, #36]	; (800343c <HAL_TIM_Base_MspInit+0x64>)
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003416:	201d      	movs	r0, #29
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003418:	69da      	ldr	r2, [r3, #28]
 800341a:	f042 0202 	orr.w	r2, r2, #2
 800341e:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003420:	2200      	movs	r2, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003422:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003424:	4611      	mov	r1, r2
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003426:	f003 0302 	and.w	r3, r3, #2
 800342a:	9301      	str	r3, [sp, #4]
 800342c:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800342e:	f7fd f965 	bl	80006fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003432:	201d      	movs	r0, #29
 8003434:	e7e6      	b.n	8003404 <HAL_TIM_Base_MspInit+0x2c>
 8003436:	bf00      	nop
 8003438:	40000400 	.word	0x40000400
 800343c:	40021000 	.word	0x40021000

08003440 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003440:	b510      	push	{r4, lr}
 8003442:	4604      	mov	r4, r0
 8003444:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003446:	2210      	movs	r2, #16
 8003448:	2100      	movs	r1, #0
 800344a:	a802      	add	r0, sp, #8
 800344c:	f000 fac3 	bl	80039d6 <memset>
  if(htim->Instance==TIM3)
 8003450:	6822      	ldr	r2, [r4, #0]
 8003452:	4b0c      	ldr	r3, [pc, #48]	; (8003484 <HAL_TIM_MspPostInit+0x44>)
 8003454:	429a      	cmp	r2, r3
 8003456:	d113      	bne.n	8003480 <HAL_TIM_MspPostInit+0x40>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003458:	f503 3303 	add.w	r3, r3, #134144	; 0x20c00
 800345c:	699a      	ldr	r2, [r3, #24]
    PA6     ------> TIM3_CH1 
    */
    GPIO_InitStruct.Pin = M_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(M_GPIO_Port, &GPIO_InitStruct);
 800345e:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003460:	f042 0204 	orr.w	r2, r2, #4
 8003464:	619a      	str	r2, [r3, #24]
 8003466:	699b      	ldr	r3, [r3, #24]
    HAL_GPIO_Init(M_GPIO_Port, &GPIO_InitStruct);
 8003468:	4807      	ldr	r0, [pc, #28]	; (8003488 <HAL_TIM_MspPostInit+0x48>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800346a:	f003 0304 	and.w	r3, r3, #4
 800346e:	9301      	str	r3, [sp, #4]
 8003470:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = M_Pin;
 8003472:	2340      	movs	r3, #64	; 0x40
 8003474:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003476:	2302      	movs	r3, #2
 8003478:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800347a:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(M_GPIO_Port, &GPIO_InitStruct);
 800347c:	f7fd f996 	bl	80007ac <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003480:	b006      	add	sp, #24
 8003482:	bd10      	pop	{r4, pc}
 8003484:	40000400 	.word	0x40000400
 8003488:	40010800 	.word	0x40010800

0800348c <NMI_Handler>:
 800348c:	4770      	bx	lr

0800348e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800348e:	e7fe      	b.n	800348e <HardFault_Handler>

08003490 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003490:	e7fe      	b.n	8003490 <MemManage_Handler>

08003492 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003492:	e7fe      	b.n	8003492 <BusFault_Handler>

08003494 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003494:	e7fe      	b.n	8003494 <UsageFault_Handler>

08003496 <SVC_Handler>:
 8003496:	4770      	bx	lr

08003498 <DebugMon_Handler>:
 8003498:	4770      	bx	lr

0800349a <PendSV_Handler>:
 800349a:	4770      	bx	lr

0800349c <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800349c:	f7fd b90a 	b.w	80006b4 <HAL_IncTick>

080034a0 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 80034a0:	4770      	bx	lr
	...

080034a4 <USB_LP_CAN1_RX0_IRQHandler>:
void USB_LP_CAN1_RX0_IRQHandler(void)
{
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80034a4:	4801      	ldr	r0, [pc, #4]	; (80034ac <USB_LP_CAN1_RX0_IRQHandler+0x8>)
 80034a6:	f7fd bb9b 	b.w	8000be0 <HAL_PCD_IRQHandler>
 80034aa:	bf00      	nop
 80034ac:	20000ee4 	.word	0x20000ee4

080034b0 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80034b0:	4801      	ldr	r0, [pc, #4]	; (80034b8 <TIM2_IRQHandler+0x8>)
 80034b2:	f7fe b9b2 	b.w	800181a <HAL_TIM_IRQHandler>
 80034b6:	bf00      	nop
 80034b8:	20000410 	.word	0x20000410

080034bc <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80034bc:	4801      	ldr	r0, [pc, #4]	; (80034c4 <TIM3_IRQHandler+0x8>)
 80034be:	f7fe b9ac 	b.w	800181a <HAL_TIM_IRQHandler>
 80034c2:	bf00      	nop
 80034c4:	200003cc 	.word	0x200003cc

080034c8 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80034c8:	4b0f      	ldr	r3, [pc, #60]	; (8003508 <SystemInit+0x40>)
 80034ca:	681a      	ldr	r2, [r3, #0]
 80034cc:	f042 0201 	orr.w	r2, r2, #1
 80034d0:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80034d2:	6859      	ldr	r1, [r3, #4]
 80034d4:	4a0d      	ldr	r2, [pc, #52]	; (800350c <SystemInit+0x44>)
 80034d6:	400a      	ands	r2, r1
 80034d8:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80034da:	681a      	ldr	r2, [r3, #0]
 80034dc:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80034e0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80034e4:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80034e6:	681a      	ldr	r2, [r3, #0]
 80034e8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80034ec:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80034ee:	685a      	ldr	r2, [r3, #4]
 80034f0:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 80034f4:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80034f6:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80034fa:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80034fc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003500:	4b03      	ldr	r3, [pc, #12]	; (8003510 <SystemInit+0x48>)
 8003502:	609a      	str	r2, [r3, #8]
 8003504:	4770      	bx	lr
 8003506:	bf00      	nop
 8003508:	40021000 	.word	0x40021000
 800350c:	f8ff0000 	.word	0xf8ff0000
 8003510:	e000ed00 	.word	0xe000ed00

08003514 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8003514:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8003516:	2200      	movs	r2, #0
 8003518:	490e      	ldr	r1, [pc, #56]	; (8003554 <MX_USB_DEVICE_Init+0x40>)
 800351a:	480f      	ldr	r0, [pc, #60]	; (8003558 <MX_USB_DEVICE_Init+0x44>)
 800351c:	f7ff f998 	bl	8002850 <USBD_Init>
 8003520:	b108      	cbz	r0, 8003526 <MX_USB_DEVICE_Init+0x12>
  {
    Error_Handler();
 8003522:	f7ff ff2d 	bl	8003380 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8003526:	490d      	ldr	r1, [pc, #52]	; (800355c <MX_USB_DEVICE_Init+0x48>)
 8003528:	480b      	ldr	r0, [pc, #44]	; (8003558 <MX_USB_DEVICE_Init+0x44>)
 800352a:	f7ff f9a6 	bl	800287a <USBD_RegisterClass>
 800352e:	b108      	cbz	r0, 8003534 <MX_USB_DEVICE_Init+0x20>
  {
    Error_Handler();
 8003530:	f7ff ff26 	bl	8003380 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8003534:	490a      	ldr	r1, [pc, #40]	; (8003560 <MX_USB_DEVICE_Init+0x4c>)
 8003536:	4808      	ldr	r0, [pc, #32]	; (8003558 <MX_USB_DEVICE_Init+0x44>)
 8003538:	f7ff f949 	bl	80027ce <USBD_CDC_RegisterInterface>
 800353c:	b108      	cbz	r0, 8003542 <MX_USB_DEVICE_Init+0x2e>
  {
    Error_Handler();
 800353e:	f7ff ff1f 	bl	8003380 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8003542:	4805      	ldr	r0, [pc, #20]	; (8003558 <MX_USB_DEVICE_Init+0x44>)
 8003544:	f7ff f9a0 	bl	8002888 <USBD_Start>
 8003548:	b118      	cbz	r0, 8003552 <MX_USB_DEVICE_Init+0x3e>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800354a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 800354e:	f7ff bf17 	b.w	8003380 <Error_Handler>
 8003552:	bd08      	pop	{r3, pc}
 8003554:	2000012c 	.word	0x2000012c
 8003558:	20000450 	.word	0x20000450
 800355c:	20000008 	.word	0x20000008
 8003560:	2000011c 	.word	0x2000011c

08003564 <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
  /* USER CODE END 4 */
}
 8003564:	2000      	movs	r0, #0
 8003566:	4770      	bx	lr

08003568 <CDC_Control_FS>:
    break;
  }

  return (USBD_OK);
  /* USER CODE END 5 */
}
 8003568:	2000      	movs	r0, #0
 800356a:	4770      	bx	lr

0800356c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800356c:	b570      	push	{r4, r5, r6, lr}
 800356e:	4604      	mov	r4, r0
 8003570:	460e      	mov	r6, r1
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8003572:	4d07      	ldr	r5, [pc, #28]	; (8003590 <CDC_Receive_FS+0x24>)
 8003574:	4601      	mov	r1, r0
 8003576:	4628      	mov	r0, r5
 8003578:	f7ff f938 	bl	80027ec <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800357c:	4628      	mov	r0, r5
 800357e:	f7ff f954 	bl	800282a <USBD_CDC_ReceivePacket>
  CDC_ReceiveCallback(Buf, Len[0]);
 8003582:	6831      	ldr	r1, [r6, #0]
 8003584:	4620      	mov	r0, r4
 8003586:	f7ff fd4d 	bl	8003024 <CDC_ReceiveCallback>
  return (USBD_OK);
  /* USER CODE END 6 */
}
 800358a:	2000      	movs	r0, #0
 800358c:	bd70      	pop	{r4, r5, r6, pc}
 800358e:	bf00      	nop
 8003590:	20000450 	.word	0x20000450

08003594 <CDC_Init_FS>:
{
 8003594:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8003596:	4c06      	ldr	r4, [pc, #24]	; (80035b0 <CDC_Init_FS+0x1c>)
 8003598:	2200      	movs	r2, #0
 800359a:	4906      	ldr	r1, [pc, #24]	; (80035b4 <CDC_Init_FS+0x20>)
 800359c:	4620      	mov	r0, r4
 800359e:	f7ff f91d 	bl	80027dc <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80035a2:	4905      	ldr	r1, [pc, #20]	; (80035b8 <CDC_Init_FS+0x24>)
 80035a4:	4620      	mov	r0, r4
 80035a6:	f7ff f921 	bl	80027ec <USBD_CDC_SetRxBuffer>
}
 80035aa:	2000      	movs	r0, #0
 80035ac:	bd10      	pop	{r4, pc}
 80035ae:	bf00      	nop
 80035b0:	20000450 	.word	0x20000450
 80035b4:	20000afc 	.word	0x20000afc
 80035b8:	20000714 	.word	0x20000714

080035bc <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 80035bc:	b510      	push	{r4, lr}
  uint8_t result = USBD_OK;
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80035be:	4c09      	ldr	r4, [pc, #36]	; (80035e4 <CDC_Transmit_FS+0x28>)
{
 80035c0:	460a      	mov	r2, r1
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80035c2:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
  if (hcdc->TxState != 0){
 80035c6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80035ca:	b943      	cbnz	r3, 80035de <CDC_Transmit_FS+0x22>
    return USBD_BUSY;
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80035cc:	4601      	mov	r1, r0
 80035ce:	4620      	mov	r0, r4
 80035d0:	f7ff f904 	bl	80027dc <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80035d4:	4620      	mov	r0, r4
  /* USER CODE END 7 */
  return result;
}
 80035d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80035da:	f7ff b90d 	b.w	80027f8 <USBD_CDC_TransmitPacket>
}
 80035de:	2001      	movs	r0, #1
 80035e0:	bd10      	pop	{r4, pc}
 80035e2:	bf00      	nop
 80035e4:	20000450 	.word	0x20000450

080035e8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80035e8:	b507      	push	{r0, r1, r2, lr}
  if(pcdHandle->Instance==USB)
 80035ea:	4b0d      	ldr	r3, [pc, #52]	; (8003620 <HAL_PCD_MspInit+0x38>)
 80035ec:	6802      	ldr	r2, [r0, #0]
 80035ee:	429a      	cmp	r2, r3
 80035f0:	d112      	bne.n	8003618 <HAL_PCD_MspInit+0x30>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80035f2:	f503 33da 	add.w	r3, r3, #111616	; 0x1b400
 80035f6:	69da      	ldr	r2, [r3, #28]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 80035f8:	2014      	movs	r0, #20
    __HAL_RCC_USB_CLK_ENABLE();
 80035fa:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80035fe:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8003600:	2200      	movs	r2, #0
    __HAL_RCC_USB_CLK_ENABLE();
 8003602:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8003604:	4611      	mov	r1, r2
    __HAL_RCC_USB_CLK_ENABLE();
 8003606:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800360a:	9301      	str	r3, [sp, #4]
 800360c:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 800360e:	f7fd f875 	bl	80006fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8003612:	2014      	movs	r0, #20
 8003614:	f7fd f8a6 	bl	8000764 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8003618:	b003      	add	sp, #12
 800361a:	f85d fb04 	ldr.w	pc, [sp], #4
 800361e:	bf00      	nop
 8003620:	40005c00 	.word	0x40005c00

08003624 <HAL_PCD_SetupStageCallback>:
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8003624:	f500 710c 	add.w	r1, r0, #560	; 0x230
 8003628:	f8d0 0268 	ldr.w	r0, [r0, #616]	; 0x268
 800362c:	f7ff b943 	b.w	80028b6 <USBD_LL_SetupStage>

08003630 <HAL_PCD_DataOutStageCallback>:
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8003630:	eb00 1341 	add.w	r3, r0, r1, lsl #5
 8003634:	f8d3 213c 	ldr.w	r2, [r3, #316]	; 0x13c
 8003638:	f8d0 0268 	ldr.w	r0, [r0, #616]	; 0x268
 800363c:	f7ff b968 	b.w	8002910 <USBD_LL_DataOutStage>

08003640 <HAL_PCD_DataInStageCallback>:
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8003640:	eb00 1341 	add.w	r3, r0, r1, lsl #5
 8003644:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003646:	f8d0 0268 	ldr.w	r0, [r0, #616]	; 0x268
 800364a:	f7ff b99b 	b.w	8002984 <USBD_LL_DataInStage>

0800364e <HAL_PCD_SOFCallback>:
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800364e:	f8d0 0268 	ldr.w	r0, [r0, #616]	; 0x268
 8003652:	f7ff ba2f 	b.w	8002ab4 <USBD_LL_SOF>

08003656 <HAL_PCD_ResetCallback>:
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8003656:	6883      	ldr	r3, [r0, #8]
{ 
 8003658:	b510      	push	{r4, lr}
  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800365a:	2b02      	cmp	r3, #2
{ 
 800365c:	4604      	mov	r4, r0
  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800365e:	d001      	beq.n	8003664 <HAL_PCD_ResetCallback+0xe>
  {
    Error_Handler();
 8003660:	f7ff fe8e 	bl	8003380 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8003664:	f8d4 0268 	ldr.w	r0, [r4, #616]	; 0x268
 8003668:	2101      	movs	r1, #1
 800366a:	f7ff fa0d 	bl	8002a88 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800366e:	f8d4 0268 	ldr.w	r0, [r4, #616]	; 0x268
}
 8003672:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8003676:	f7ff b9e0 	b.w	8002a3a <USBD_LL_Reset>
	...

0800367c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800367c:	b510      	push	{r4, lr}
 800367e:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8003680:	f8d0 0268 	ldr.w	r0, [r0, #616]	; 0x268
 8003684:	f7ff fa03 	bl	8002a8e <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8003688:	69a3      	ldr	r3, [r4, #24]
 800368a:	b123      	cbz	r3, 8003696 <HAL_PCD_SuspendCallback+0x1a>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800368c:	4a02      	ldr	r2, [pc, #8]	; (8003698 <HAL_PCD_SuspendCallback+0x1c>)
 800368e:	6913      	ldr	r3, [r2, #16]
 8003690:	f043 0306 	orr.w	r3, r3, #6
 8003694:	6113      	str	r3, [r2, #16]
 8003696:	bd10      	pop	{r4, pc}
 8003698:	e000ed00 	.word	0xe000ed00

0800369c <HAL_PCD_ResumeCallback>:
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800369c:	f8d0 0268 	ldr.w	r0, [r0, #616]	; 0x268
 80036a0:	f7ff b9fe 	b.w	8002aa0 <USBD_LL_Resume>

080036a4 <USBD_LL_Init>:
  hpcd_USB_FS.pData = pdev;
  pdev->pData = &hpcd_USB_FS;

  hpcd_USB_FS.Instance = USB;
  hpcd_USB_FS.Init.dev_endpoints = 8;
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80036a4:	2302      	movs	r3, #2
 80036a6:	2208      	movs	r2, #8
{
 80036a8:	b510      	push	{r4, lr}
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80036aa:	491c      	ldr	r1, [pc, #112]	; (800371c <USBD_LL_Init+0x78>)
{
 80036ac:	4604      	mov	r4, r0
  hpcd_USB_FS.pData = pdev;
 80036ae:	481c      	ldr	r0, [pc, #112]	; (8003720 <USBD_LL_Init+0x7c>)
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80036b0:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80036b4:	2300      	movs	r3, #0
  pdev->pData = &hpcd_USB_FS;
 80036b6:	f8c4 02c0 	str.w	r0, [r4, #704]	; 0x2c0
  hpcd_USB_FS.pData = pdev;
 80036ba:	f8c0 4268 	str.w	r4, [r0, #616]	; 0x268
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80036be:	6183      	str	r3, [r0, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 80036c0:	61c3      	str	r3, [r0, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80036c2:	6203      	str	r3, [r0, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80036c4:	f7fd f95a 	bl	800097c <HAL_PCD_Init>
 80036c8:	b108      	cbz	r0, 80036ce <USBD_LL_Init+0x2a>
  {
    Error_Handler( );
 80036ca:	f7ff fe59 	bl	8003380 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 80036ce:	2200      	movs	r2, #0
 80036d0:	2318      	movs	r3, #24
 80036d2:	4611      	mov	r1, r2
 80036d4:	f8d4 02c0 	ldr.w	r0, [r4, #704]	; 0x2c0
 80036d8:	f7fd fd0e 	bl	80010f8 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 80036dc:	2358      	movs	r3, #88	; 0x58
 80036de:	2200      	movs	r2, #0
 80036e0:	2180      	movs	r1, #128	; 0x80
 80036e2:	f8d4 02c0 	ldr.w	r0, [r4, #704]	; 0x2c0
 80036e6:	f7fd fd07 	bl	80010f8 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 80036ea:	23c0      	movs	r3, #192	; 0xc0
 80036ec:	2200      	movs	r2, #0
 80036ee:	2181      	movs	r1, #129	; 0x81
 80036f0:	f8d4 02c0 	ldr.w	r0, [r4, #704]	; 0x2c0
 80036f4:	f7fd fd00 	bl	80010f8 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 80036f8:	f44f 7388 	mov.w	r3, #272	; 0x110
 80036fc:	2200      	movs	r2, #0
 80036fe:	2101      	movs	r1, #1
 8003700:	f8d4 02c0 	ldr.w	r0, [r4, #704]	; 0x2c0
 8003704:	f7fd fcf8 	bl	80010f8 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8003708:	f44f 7380 	mov.w	r3, #256	; 0x100
 800370c:	2200      	movs	r2, #0
 800370e:	2182      	movs	r1, #130	; 0x82
 8003710:	f8d4 02c0 	ldr.w	r0, [r4, #704]	; 0x2c0
 8003714:	f7fd fcf0 	bl	80010f8 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
}
 8003718:	2000      	movs	r0, #0
 800371a:	bd10      	pop	{r4, pc}
 800371c:	40005c00 	.word	0x40005c00
 8003720:	20000ee4 	.word	0x20000ee4

08003724 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8003724:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
 
  hal_status = HAL_PCD_Start(pdev->pData);
 8003726:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 800372a:	f7fd f99c 	bl	8000a66 <HAL_PCD_Start>
 800372e:	2803      	cmp	r0, #3
 8003730:	bf9a      	itte	ls
 8003732:	4b02      	ldrls	r3, [pc, #8]	; (800373c <USBD_LL_Start+0x18>)
 8003734:	5c18      	ldrbls	r0, [r3, r0]
 8003736:	2002      	movhi	r0, #2
     
  usb_status =  USBD_Get_USB_Status(hal_status);
  
  return usb_status;
}
 8003738:	bd08      	pop	{r3, pc}
 800373a:	bf00      	nop
 800373c:	08003a20 	.word	0x08003a20

08003740 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8003740:	b510      	push	{r4, lr}
 8003742:	461c      	mov	r4, r3
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8003744:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 8003748:	4613      	mov	r3, r2
 800374a:	4622      	mov	r2, r4
 800374c:	f7fd f9b6 	bl	8000abc <HAL_PCD_EP_Open>
 8003750:	2803      	cmp	r0, #3
 8003752:	bf9a      	itte	ls
 8003754:	4b01      	ldrls	r3, [pc, #4]	; (800375c <USBD_LL_OpenEP+0x1c>)
 8003756:	5c18      	ldrbls	r0, [r3, r0]
 8003758:	2002      	movhi	r0, #2

  usb_status =  USBD_Get_USB_Status(hal_status);
 
  return usb_status;
}
 800375a:	bd10      	pop	{r4, pc}
 800375c:	08003a20 	.word	0x08003a20

08003760 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8003760:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8003762:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 8003766:	f7fd f9dc 	bl	8000b22 <HAL_PCD_EP_Close>
 800376a:	2803      	cmp	r0, #3
 800376c:	bf9a      	itte	ls
 800376e:	4b02      	ldrls	r3, [pc, #8]	; (8003778 <USBD_LL_CloseEP+0x18>)
 8003770:	5c18      	ldrbls	r0, [r3, r0]
 8003772:	2002      	movhi	r0, #2
      
  usb_status =  USBD_Get_USB_Status(hal_status);

  return usb_status;  
}
 8003774:	bd08      	pop	{r3, pc}
 8003776:	bf00      	nop
 8003778:	08003a20 	.word	0x08003a20

0800377c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800377c:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800377e:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 8003782:	f7fd fc53 	bl	800102c <HAL_PCD_EP_SetStall>
 8003786:	2803      	cmp	r0, #3
 8003788:	bf9a      	itte	ls
 800378a:	4b02      	ldrls	r3, [pc, #8]	; (8003794 <USBD_LL_StallEP+0x18>)
 800378c:	5c18      	ldrbls	r0, [r3, r0]
 800378e:	2002      	movhi	r0, #2

  usb_status =  USBD_Get_USB_Status(hal_status);
 
  return usb_status;  
}
 8003790:	bd08      	pop	{r3, pc}
 8003792:	bf00      	nop
 8003794:	08003a20 	.word	0x08003a20

08003798 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8003798:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 800379a:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 800379e:	f7fd fc79 	bl	8001094 <HAL_PCD_EP_ClrStall>
 80037a2:	2803      	cmp	r0, #3
 80037a4:	bf9a      	itte	ls
 80037a6:	4b02      	ldrls	r3, [pc, #8]	; (80037b0 <USBD_LL_ClearStallEP+0x18>)
 80037a8:	5c18      	ldrbls	r0, [r3, r0]
 80037aa:	2002      	movhi	r0, #2
     
  usb_status =  USBD_Get_USB_Status(hal_status);

  return usb_status; 
}
 80037ac:	bd08      	pop	{r3, pc}
 80037ae:	bf00      	nop
 80037b0:	08003a20 	.word	0x08003a20

080037b4 <USBD_LL_IsStallEP>:
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
  
  if((ep_addr & 0x80) == 0x80)
 80037b4:	060a      	lsls	r2, r1, #24
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80037b6:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 80037ba:	bf45      	ittet	mi
 80037bc:	f001 017f 	andmi.w	r1, r1, #127	; 0x7f
 80037c0:	eb03 1341 	addmi.w	r3, r3, r1, lsl #5
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 80037c4:	eb03 1341 	addpl.w	r3, r3, r1, lsl #5
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 80037c8:	f893 002a 	ldrbmi.w	r0, [r3, #42]	; 0x2a
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 80037cc:	bf58      	it	pl
 80037ce:	f893 012a 	ldrbpl.w	r0, [r3, #298]	; 0x12a
  }
}
 80037d2:	4770      	bx	lr

080037d4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80037d4:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80037d6:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 80037da:	f7fd f95b 	bl	8000a94 <HAL_PCD_SetAddress>
 80037de:	2803      	cmp	r0, #3
 80037e0:	bf9a      	itte	ls
 80037e2:	4b02      	ldrls	r3, [pc, #8]	; (80037ec <USBD_LL_SetUSBAddress+0x18>)
 80037e4:	5c18      	ldrbls	r0, [r3, r0]
 80037e6:	2002      	movhi	r0, #2
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 
  return usb_status;  
}
 80037e8:	bd08      	pop	{r3, pc}
 80037ea:	bf00      	nop
 80037ec:	08003a20 	.word	0x08003a20

080037f0 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80037f0:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80037f2:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 80037f6:	f7fd f9dc 	bl	8000bb2 <HAL_PCD_EP_Transmit>
 80037fa:	2803      	cmp	r0, #3
 80037fc:	bf9a      	itte	ls
 80037fe:	4b02      	ldrls	r3, [pc, #8]	; (8003808 <USBD_LL_Transmit+0x18>)
 8003800:	5c18      	ldrbls	r0, [r3, r0]
 8003802:	2002      	movhi	r0, #2
     
  usb_status =  USBD_Get_USB_Status(hal_status);
  
  return usb_status;    
}
 8003804:	bd08      	pop	{r3, pc}
 8003806:	bf00      	nop
 8003808:	08003a20 	.word	0x08003a20

0800380c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800380c:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800380e:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 8003812:	f7fd f9af 	bl	8000b74 <HAL_PCD_EP_Receive>
 8003816:	2803      	cmp	r0, #3
 8003818:	bf9a      	itte	ls
 800381a:	4b02      	ldrls	r3, [pc, #8]	; (8003824 <USBD_LL_PrepareReceive+0x18>)
 800381c:	5c18      	ldrbls	r0, [r3, r0]
 800381e:	2002      	movhi	r0, #2
     
  usb_status =  USBD_Get_USB_Status(hal_status);
  	
  return usb_status; 
}
 8003820:	bd08      	pop	{r3, pc}
 8003822:	bf00      	nop
 8003824:	08003a20 	.word	0x08003a20

08003828 <USBD_LL_GetRxDataSize>:
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8003828:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 800382c:	f7fd b9ba 	b.w	8000ba4 <HAL_PCD_EP_GetRxCount>

08003830 <USBD_static_malloc>:
  */
void *USBD_static_malloc(uint32_t size)
{
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
}
 8003830:	4800      	ldr	r0, [pc, #0]	; (8003834 <USBD_static_malloc+0x4>)
 8003832:	4770      	bx	lr
 8003834:	200001a4 	.word	0x200001a4

08003838 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8003838:	4770      	bx	lr

0800383a <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800383a:	4770      	bx	lr

0800383c <USBD_FS_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800383c:	2312      	movs	r3, #18
  return USBD_FS_DeviceDesc;
}
 800383e:	4801      	ldr	r0, [pc, #4]	; (8003844 <USBD_FS_DeviceDescriptor+0x8>)
  *length = sizeof(USBD_FS_DeviceDesc);
 8003840:	800b      	strh	r3, [r1, #0]
}
 8003842:	4770      	bx	lr
 8003844:	20000148 	.word	0x20000148

08003848 <USBD_FS_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8003848:	2304      	movs	r3, #4
  return USBD_LangIDDesc;
}
 800384a:	4801      	ldr	r0, [pc, #4]	; (8003850 <USBD_FS_LangIDStrDescriptor+0x8>)
  *length = sizeof(USBD_LangIDDesc);
 800384c:	800b      	strh	r3, [r1, #0]
}
 800384e:	4770      	bx	lr
 8003850:	2000015c 	.word	0x2000015c

08003854 <IntToUnicode>:
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
  uint8_t idx = 0;

  for (idx = 0; idx < len; idx++)
 8003854:	2300      	movs	r3, #0
{
 8003856:	b530      	push	{r4, r5, lr}
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
    }

    value = value << 4;

    pbuf[2 * idx + 1] = 0;
 8003858:	461d      	mov	r5, r3
  for (idx = 0; idx < len; idx++)
 800385a:	b2dc      	uxtb	r4, r3
 800385c:	42a2      	cmp	r2, r4
 800385e:	d800      	bhi.n	8003862 <IntToUnicode+0xe>
  }
}
 8003860:	bd30      	pop	{r4, r5, pc}
    if (((value >> 28)) < 0xA)
 8003862:	0f04      	lsrs	r4, r0, #28
 8003864:	2c09      	cmp	r4, #9
      pbuf[2 * idx] = (value >> 28) + '0';
 8003866:	bf94      	ite	ls
 8003868:	3430      	addls	r4, #48	; 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800386a:	3437      	addhi	r4, #55	; 0x37
 800386c:	f801 4013 	strb.w	r4, [r1, r3, lsl #1]
    pbuf[2 * idx + 1] = 0;
 8003870:	eb01 0443 	add.w	r4, r1, r3, lsl #1
    value = value << 4;
 8003874:	0100      	lsls	r0, r0, #4
    pbuf[2 * idx + 1] = 0;
 8003876:	7065      	strb	r5, [r4, #1]
 8003878:	3301      	adds	r3, #1
 800387a:	e7ee      	b.n	800385a <IntToUnicode+0x6>

0800387c <USBD_FS_SerialStrDescriptor>:
  *length = USB_SIZ_STRING_SERIAL;
 800387c:	231a      	movs	r3, #26
{
 800387e:	b510      	push	{r4, lr}
  *length = USB_SIZ_STRING_SERIAL;
 8003880:	800b      	strh	r3, [r1, #0]
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8003882:	4b09      	ldr	r3, [pc, #36]	; (80038a8 <USBD_FS_SerialStrDescriptor+0x2c>)
 8003884:	6818      	ldr	r0, [r3, #0]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8003886:	3308      	adds	r3, #8
  deviceserial0 += deviceserial2;
 8003888:	681b      	ldr	r3, [r3, #0]
  if (deviceserial0 != 0)
 800388a:	18c0      	adds	r0, r0, r3
 800388c:	d00a      	beq.n	80038a4 <USBD_FS_SerialStrDescriptor+0x28>
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800388e:	4b07      	ldr	r3, [pc, #28]	; (80038ac <USBD_FS_SerialStrDescriptor+0x30>)
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8003890:	2208      	movs	r2, #8
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8003892:	681c      	ldr	r4, [r3, #0]
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8003894:	4906      	ldr	r1, [pc, #24]	; (80038b0 <USBD_FS_SerialStrDescriptor+0x34>)
 8003896:	f7ff ffdd 	bl	8003854 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800389a:	2204      	movs	r2, #4
 800389c:	4905      	ldr	r1, [pc, #20]	; (80038b4 <USBD_FS_SerialStrDescriptor+0x38>)
 800389e:	4620      	mov	r0, r4
 80038a0:	f7ff ffd8 	bl	8003854 <IntToUnicode>
}
 80038a4:	4804      	ldr	r0, [pc, #16]	; (80038b8 <USBD_FS_SerialStrDescriptor+0x3c>)
 80038a6:	bd10      	pop	{r4, pc}
 80038a8:	1ffff7e8 	.word	0x1ffff7e8
 80038ac:	1ffff7ec 	.word	0x1ffff7ec
 80038b0:	20000162 	.word	0x20000162
 80038b4:	20000172 	.word	0x20000172
 80038b8:	20000160 	.word	0x20000160

080038bc <USBD_FS_ManufacturerStrDescriptor>:
{
 80038bc:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80038be:	4c04      	ldr	r4, [pc, #16]	; (80038d0 <USBD_FS_ManufacturerStrDescriptor+0x14>)
 80038c0:	460a      	mov	r2, r1
 80038c2:	4804      	ldr	r0, [pc, #16]	; (80038d4 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 80038c4:	4621      	mov	r1, r4
 80038c6:	f7ff fafe 	bl	8002ec6 <USBD_GetString>
}
 80038ca:	4620      	mov	r0, r4
 80038cc:	bd10      	pop	{r4, pc}
 80038ce:	bf00      	nop
 80038d0:	20001150 	.word	0x20001150
 80038d4:	08003a3d 	.word	0x08003a3d

080038d8 <USBD_FS_ProductStrDescriptor>:
{
 80038d8:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80038da:	4c04      	ldr	r4, [pc, #16]	; (80038ec <USBD_FS_ProductStrDescriptor+0x14>)
 80038dc:	460a      	mov	r2, r1
 80038de:	4804      	ldr	r0, [pc, #16]	; (80038f0 <USBD_FS_ProductStrDescriptor+0x18>)
 80038e0:	4621      	mov	r1, r4
 80038e2:	f7ff faf0 	bl	8002ec6 <USBD_GetString>
}
 80038e6:	4620      	mov	r0, r4
 80038e8:	bd10      	pop	{r4, pc}
 80038ea:	bf00      	nop
 80038ec:	20001150 	.word	0x20001150
 80038f0:	08003a50 	.word	0x08003a50

080038f4 <USBD_FS_ConfigStrDescriptor>:
{
 80038f4:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80038f6:	4c04      	ldr	r4, [pc, #16]	; (8003908 <USBD_FS_ConfigStrDescriptor+0x14>)
 80038f8:	460a      	mov	r2, r1
 80038fa:	4804      	ldr	r0, [pc, #16]	; (800390c <USBD_FS_ConfigStrDescriptor+0x18>)
 80038fc:	4621      	mov	r1, r4
 80038fe:	f7ff fae2 	bl	8002ec6 <USBD_GetString>
}
 8003902:	4620      	mov	r0, r4
 8003904:	bd10      	pop	{r4, pc}
 8003906:	bf00      	nop
 8003908:	20001150 	.word	0x20001150
 800390c:	08003a24 	.word	0x08003a24

08003910 <USBD_FS_InterfaceStrDescriptor>:
{
 8003910:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8003912:	4c04      	ldr	r4, [pc, #16]	; (8003924 <USBD_FS_InterfaceStrDescriptor+0x14>)
 8003914:	460a      	mov	r2, r1
 8003916:	4804      	ldr	r0, [pc, #16]	; (8003928 <USBD_FS_InterfaceStrDescriptor+0x18>)
 8003918:	4621      	mov	r1, r4
 800391a:	f7ff fad4 	bl	8002ec6 <USBD_GetString>
}
 800391e:	4620      	mov	r0, r4
 8003920:	bd10      	pop	{r4, pc}
 8003922:	bf00      	nop
 8003924:	20001150 	.word	0x20001150
 8003928:	08003a2f 	.word	0x08003a2f

0800392c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800392c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800392e:	e003      	b.n	8003938 <LoopCopyDataInit>

08003930 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8003930:	4b0b      	ldr	r3, [pc, #44]	; (8003960 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8003932:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8003934:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8003936:	3104      	adds	r1, #4

08003938 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8003938:	480a      	ldr	r0, [pc, #40]	; (8003964 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800393a:	4b0b      	ldr	r3, [pc, #44]	; (8003968 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800393c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800393e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8003940:	d3f6      	bcc.n	8003930 <CopyDataInit>
  ldr r2, =_sbss
 8003942:	4a0a      	ldr	r2, [pc, #40]	; (800396c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8003944:	e002      	b.n	800394c <LoopFillZerobss>

08003946 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8003946:	2300      	movs	r3, #0
  str r3, [r2], #4
 8003948:	f842 3b04 	str.w	r3, [r2], #4

0800394c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800394c:	4b08      	ldr	r3, [pc, #32]	; (8003970 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800394e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8003950:	d3f9      	bcc.n	8003946 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003952:	f7ff fdb9 	bl	80034c8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003956:	f000 f80f 	bl	8003978 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800395a:	f7ff fbe9 	bl	8003130 <main>
  bx lr
 800395e:	4770      	bx	lr
  ldr r3, =_sidata
 8003960:	08003a70 	.word	0x08003a70
  ldr r0, =_sdata
 8003964:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8003968:	2000017c 	.word	0x2000017c
  ldr r2, =_sbss
 800396c:	2000017c 	.word	0x2000017c
  ldr r3, = _ebss
 8003970:	20001350 	.word	0x20001350

08003974 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003974:	e7fe      	b.n	8003974 <ADC1_2_IRQHandler>
	...

08003978 <__libc_init_array>:
 8003978:	b570      	push	{r4, r5, r6, lr}
 800397a:	2500      	movs	r5, #0
 800397c:	4e0c      	ldr	r6, [pc, #48]	; (80039b0 <__libc_init_array+0x38>)
 800397e:	4c0d      	ldr	r4, [pc, #52]	; (80039b4 <__libc_init_array+0x3c>)
 8003980:	1ba4      	subs	r4, r4, r6
 8003982:	10a4      	asrs	r4, r4, #2
 8003984:	42a5      	cmp	r5, r4
 8003986:	d109      	bne.n	800399c <__libc_init_array+0x24>
 8003988:	f000 f82e 	bl	80039e8 <_init>
 800398c:	2500      	movs	r5, #0
 800398e:	4e0a      	ldr	r6, [pc, #40]	; (80039b8 <__libc_init_array+0x40>)
 8003990:	4c0a      	ldr	r4, [pc, #40]	; (80039bc <__libc_init_array+0x44>)
 8003992:	1ba4      	subs	r4, r4, r6
 8003994:	10a4      	asrs	r4, r4, #2
 8003996:	42a5      	cmp	r5, r4
 8003998:	d105      	bne.n	80039a6 <__libc_init_array+0x2e>
 800399a:	bd70      	pop	{r4, r5, r6, pc}
 800399c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80039a0:	4798      	blx	r3
 80039a2:	3501      	adds	r5, #1
 80039a4:	e7ee      	b.n	8003984 <__libc_init_array+0xc>
 80039a6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80039aa:	4798      	blx	r3
 80039ac:	3501      	adds	r5, #1
 80039ae:	e7f2      	b.n	8003996 <__libc_init_array+0x1e>
 80039b0:	08003a68 	.word	0x08003a68
 80039b4:	08003a68 	.word	0x08003a68
 80039b8:	08003a68 	.word	0x08003a68
 80039bc:	08003a6c 	.word	0x08003a6c

080039c0 <memcpy>:
 80039c0:	b510      	push	{r4, lr}
 80039c2:	1e43      	subs	r3, r0, #1
 80039c4:	440a      	add	r2, r1
 80039c6:	4291      	cmp	r1, r2
 80039c8:	d100      	bne.n	80039cc <memcpy+0xc>
 80039ca:	bd10      	pop	{r4, pc}
 80039cc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80039d0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80039d4:	e7f7      	b.n	80039c6 <memcpy+0x6>

080039d6 <memset>:
 80039d6:	4603      	mov	r3, r0
 80039d8:	4402      	add	r2, r0
 80039da:	4293      	cmp	r3, r2
 80039dc:	d100      	bne.n	80039e0 <memset+0xa>
 80039de:	4770      	bx	lr
 80039e0:	f803 1b01 	strb.w	r1, [r3], #1
 80039e4:	e7f9      	b.n	80039da <memset+0x4>
	...

080039e8 <_init>:
 80039e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039ea:	bf00      	nop
 80039ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80039ee:	bc08      	pop	{r3}
 80039f0:	469e      	mov	lr, r3
 80039f2:	4770      	bx	lr

080039f4 <_fini>:
 80039f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039f6:	bf00      	nop
 80039f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80039fa:	bc08      	pop	{r3}
 80039fc:	469e      	mov	lr, r3
 80039fe:	4770      	bx	lr
