
RTOS-OLED-Xplained-Pro.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000bc04  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040bc04  0040bc04  0001bc04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009c0  20400000  0040bc0c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000284  204009c0  0040c5cc  000209c0  2**2
                  ALLOC
  4 .stack        00002004  20400c44  0040c850  000209c0  2**0
                  ALLOC
  5 .heap         00000200  20402c48  0040e854  000209c0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209c0  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209ee  2**0
                  CONTENTS, READONLY
  8 .debug_info   00021d5f  00000000  00000000  00020a47  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00004713  00000000  00000000  000427a6  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000d313  00000000  00000000  00046eb9  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000f90  00000000  00000000  000541cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00001520  00000000  00000000  0005515c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000a583  00000000  00000000  0005667c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00011607  00000000  00000000  00060bff  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00099ded  00000000  00000000  00072206  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00003e54  00000000  00000000  0010bff4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	48 2c 40 20 8d 16 40 00 8b 16 40 00 8b 16 40 00     H,@ ..@...@...@.
  400010:	8b 16 40 00 8b 16 40 00 8b 16 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	65 1a 40 00 8b 16 40 00 00 00 00 00 05 1b 40 00     e.@...@.......@.
  40003c:	6d 1b 40 00 8b 16 40 00 8b 16 40 00 8b 16 40 00     m.@...@...@...@.
  40004c:	8b 16 40 00 8b 16 40 00 8b 16 40 00 8b 16 40 00     ..@...@...@...@.
  40005c:	8b 16 40 00 8b 16 40 00 00 00 00 00 7d 13 40 00     ..@...@.....}.@.
  40006c:	91 13 40 00 a5 13 40 00 8b 16 40 00 8b 16 40 00     ..@...@...@...@.
  40007c:	8b 16 40 00 b9 13 40 00 cd 13 40 00 8b 16 40 00     ..@...@...@...@.
  40008c:	8b 16 40 00 8b 16 40 00 8b 16 40 00 8b 16 40 00     ..@...@...@...@.
  40009c:	8b 16 40 00 8b 16 40 00 8b 16 40 00 8b 16 40 00     ..@...@...@...@.
  4000ac:	8b 16 40 00 8b 16 40 00 8b 16 40 00 8b 16 40 00     ..@...@...@...@.
  4000bc:	8b 16 40 00 8b 16 40 00 8b 16 40 00 8b 16 40 00     ..@...@...@...@.
  4000cc:	8b 16 40 00 00 00 00 00 8b 16 40 00 00 00 00 00     ..@.......@.....
  4000dc:	8b 16 40 00 8b 16 40 00 8b 16 40 00 8b 16 40 00     ..@...@...@...@.
  4000ec:	8b 16 40 00 8b 16 40 00 8b 16 40 00 8b 16 40 00     ..@...@...@...@.
  4000fc:	8b 16 40 00 8b 16 40 00 8b 16 40 00 8b 16 40 00     ..@...@...@...@.
  40010c:	8b 16 40 00 8b 16 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 8b 16 40 00 8b 16 40 00 8b 16 40 00     ......@...@...@.
  40012c:	8b 16 40 00 8b 16 40 00 00 00 00 00 8b 16 40 00     ..@...@.......@.
  40013c:	8b 16 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009c0 	.word	0x204009c0
  40015c:	00000000 	.word	0x00000000
  400160:	0040bc0c 	.word	0x0040bc0c

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	0040bc0c 	.word	0x0040bc0c
  4001a0:	204009c4 	.word	0x204009c4
  4001a4:	0040bc0c 	.word	0x0040bc0c
  4001a8:	00000000 	.word	0x00000000

004001ac <twihs_set_speed>:
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	/* High-Speed can be only used in slave mode, 400k is the max speed allowed for master */
	if (ul_speed > I2C_FAST_MODE_SPEED) {
  4001ac:	4b28      	ldr	r3, [pc, #160]	; (400250 <twihs_set_speed+0xa4>)
  4001ae:	4299      	cmp	r1, r3
  4001b0:	d84b      	bhi.n	40024a <twihs_set_speed+0x9e>
		return FAIL;
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
  4001b2:	f5a3 537a 	sub.w	r3, r3, #16000	; 0x3e80
  4001b6:	4299      	cmp	r1, r3
  4001b8:	d92d      	bls.n	400216 <twihs_set_speed+0x6a>
{
  4001ba:	b410      	push	{r4}
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  4001bc:	4c25      	ldr	r4, [pc, #148]	; (400254 <twihs_set_speed+0xa8>)
  4001be:	fba4 3402 	umull	r3, r4, r4, r2
  4001c2:	0ba4      	lsrs	r4, r4, #14
  4001c4:	3c03      	subs	r4, #3
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  4001c6:	4b24      	ldr	r3, [pc, #144]	; (400258 <twihs_set_speed+0xac>)
  4001c8:	440b      	add	r3, r1
  4001ca:	009b      	lsls	r3, r3, #2
  4001cc:	fbb2 f2f3 	udiv	r2, r2, r3
  4001d0:	3a03      	subs	r2, #3
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  4001d2:	2cff      	cmp	r4, #255	; 0xff
  4001d4:	d91d      	bls.n	400212 <twihs_set_speed+0x66>
  4001d6:	2100      	movs	r1, #0
			/* Increase clock divider */
			ckdiv++;
  4001d8:	3101      	adds	r1, #1
			/* Divide cldiv value */
			cldiv /= TWIHS_CLK_DIVIDER;
  4001da:	0864      	lsrs	r4, r4, #1
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  4001dc:	2cff      	cmp	r4, #255	; 0xff
  4001de:	d901      	bls.n	4001e4 <twihs_set_speed+0x38>
  4001e0:	2906      	cmp	r1, #6
  4001e2:	d9f9      	bls.n	4001d8 <twihs_set_speed+0x2c>
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  4001e4:	2aff      	cmp	r2, #255	; 0xff
  4001e6:	d907      	bls.n	4001f8 <twihs_set_speed+0x4c>
  4001e8:	2906      	cmp	r1, #6
  4001ea:	d805      	bhi.n	4001f8 <twihs_set_speed+0x4c>
			/* Increase clock divider */
			ckdiv++;
  4001ec:	3101      	adds	r1, #1
			/* Divide cldiv value */
			chdiv /= TWIHS_CLK_DIVIDER;
  4001ee:	0852      	lsrs	r2, r2, #1
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  4001f0:	2aff      	cmp	r2, #255	; 0xff
  4001f2:	d901      	bls.n	4001f8 <twihs_set_speed+0x4c>
  4001f4:	2906      	cmp	r1, #6
  4001f6:	d9f9      	bls.n	4001ec <twihs_set_speed+0x40>
		}

		/* set clock waveform generator register */
		p_twihs->TWIHS_CWGR =
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  4001f8:	0213      	lsls	r3, r2, #8
  4001fa:	b29b      	uxth	r3, r3
				TWIHS_CWGR_CKDIV(ckdiv);
  4001fc:	0409      	lsls	r1, r1, #16
  4001fe:	f401 21e0 	and.w	r1, r1, #458752	; 0x70000
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  400202:	430b      	orrs	r3, r1
  400204:	b2e4      	uxtb	r4, r4
  400206:	4323      	orrs	r3, r4
		p_twihs->TWIHS_CWGR =
  400208:	6103      	str	r3, [r0, #16]
		p_twihs->TWIHS_CWGR =
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
				TWIHS_CWGR_CKDIV(ckdiv);
	}

	return PASS;
  40020a:	2000      	movs	r0, #0
}
  40020c:	f85d 4b04 	ldr.w	r4, [sp], #4
  400210:	4770      	bx	lr
	uint32_t ckdiv = 0;
  400212:	2100      	movs	r1, #0
  400214:	e7e6      	b.n	4001e4 <twihs_set_speed+0x38>
		c_lh_div = ul_mck / (ul_speed * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  400216:	0049      	lsls	r1, r1, #1
  400218:	fbb2 f2f1 	udiv	r2, r2, r1
  40021c:	3a03      	subs	r2, #3
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  40021e:	2aff      	cmp	r2, #255	; 0xff
  400220:	d911      	bls.n	400246 <twihs_set_speed+0x9a>
  400222:	2300      	movs	r3, #0
			ckdiv++;
  400224:	3301      	adds	r3, #1
			c_lh_div /= TWIHS_CLK_DIVIDER;
  400226:	0852      	lsrs	r2, r2, #1
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  400228:	2aff      	cmp	r2, #255	; 0xff
  40022a:	d901      	bls.n	400230 <twihs_set_speed+0x84>
  40022c:	2b06      	cmp	r3, #6
  40022e:	d9f9      	bls.n	400224 <twihs_set_speed+0x78>
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  400230:	0211      	lsls	r1, r2, #8
  400232:	b289      	uxth	r1, r1
				TWIHS_CWGR_CKDIV(ckdiv);
  400234:	041b      	lsls	r3, r3, #16
  400236:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  40023a:	430b      	orrs	r3, r1
  40023c:	b2d2      	uxtb	r2, r2
  40023e:	431a      	orrs	r2, r3
		p_twihs->TWIHS_CWGR =
  400240:	6102      	str	r2, [r0, #16]
	return PASS;
  400242:	2000      	movs	r0, #0
  400244:	4770      	bx	lr
	uint32_t ckdiv = 0;
  400246:	2300      	movs	r3, #0
  400248:	e7f2      	b.n	400230 <twihs_set_speed+0x84>
		return FAIL;
  40024a:	2001      	movs	r0, #1
  40024c:	4770      	bx	lr
  40024e:	bf00      	nop
  400250:	00061a80 	.word	0x00061a80
  400254:	057619f1 	.word	0x057619f1
  400258:	3ffd1200 	.word	0x3ffd1200

0040025c <twihs_master_init>:
{
  40025c:	b508      	push	{r3, lr}
	p_twihs->TWIHS_IDR = ~0UL;
  40025e:	f04f 32ff 	mov.w	r2, #4294967295
  400262:	6282      	str	r2, [r0, #40]	; 0x28
	p_twihs->TWIHS_SR;
  400264:	6a02      	ldr	r2, [r0, #32]
 * \param p_twihs Pointer to a TWIHS instance.
 */
void twihs_reset(Twihs *p_twihs)
{
	/* Set SWRST bit to reset TWIHS peripheral */
	p_twihs->TWIHS_CR = TWIHS_CR_SWRST;
  400266:	2280      	movs	r2, #128	; 0x80
  400268:	6002      	str	r2, [r0, #0]
	p_twihs->TWIHS_RHR;
  40026a:	6b02      	ldr	r2, [r0, #48]	; 0x30
	p_twihs->TWIHS_CR = TWIHS_CR_MSDIS;
  40026c:	2208      	movs	r2, #8
  40026e:	6002      	str	r2, [r0, #0]
	p_twihs->TWIHS_CR = TWIHS_CR_SVDIS;
  400270:	2220      	movs	r2, #32
  400272:	6002      	str	r2, [r0, #0]
	p_twihs->TWIHS_CR = TWIHS_CR_MSEN;
  400274:	2204      	movs	r2, #4
  400276:	6002      	str	r2, [r0, #0]
	if (twihs_set_speed(p_twihs, p_opt->speed, p_opt->master_clk) == FAIL) {
  400278:	680a      	ldr	r2, [r1, #0]
  40027a:	6849      	ldr	r1, [r1, #4]
  40027c:	4b03      	ldr	r3, [pc, #12]	; (40028c <twihs_master_init+0x30>)
  40027e:	4798      	blx	r3
}
  400280:	2801      	cmp	r0, #1
  400282:	bf14      	ite	ne
  400284:	2000      	movne	r0, #0
  400286:	2001      	moveq	r0, #1
  400288:	bd08      	pop	{r3, pc}
  40028a:	bf00      	nop
  40028c:	004001ad 	.word	0x004001ad

00400290 <twihs_master_read>:
	uint32_t status, cnt = p_packet->length;
  400290:	68ca      	ldr	r2, [r1, #12]
	if (cnt == 0) {
  400292:	2a00      	cmp	r2, #0
  400294:	d04c      	beq.n	400330 <twihs_master_read+0xa0>
{
  400296:	b470      	push	{r4, r5, r6}
	uint8_t *buffer = p_packet->buffer;
  400298:	688c      	ldr	r4, [r1, #8]
	p_twihs->TWIHS_MMR = 0;
  40029a:	2600      	movs	r6, #0
  40029c:	6046      	str	r6, [r0, #4]
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  40029e:	684b      	ldr	r3, [r1, #4]
  4002a0:	021b      	lsls	r3, r3, #8
  4002a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
	p_twihs->TWIHS_MMR = TWIHS_MMR_MREAD | TWIHS_MMR_DADR(p_packet->chip) |
  4002a6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
  4002aa:	7c0d      	ldrb	r5, [r1, #16]
  4002ac:	042d      	lsls	r5, r5, #16
  4002ae:	f405 05fe 	and.w	r5, r5, #8323072	; 0x7f0000
  4002b2:	432b      	orrs	r3, r5
  4002b4:	6043      	str	r3, [r0, #4]
	p_twihs->TWIHS_IADR = 0;
  4002b6:	60c6      	str	r6, [r0, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  4002b8:	684d      	ldr	r5, [r1, #4]
	if (len == 0)
  4002ba:	b15d      	cbz	r5, 4002d4 <twihs_master_read+0x44>
	val = addr[0];
  4002bc:	780b      	ldrb	r3, [r1, #0]
	if (len > 1) {
  4002be:	2d01      	cmp	r5, #1
  4002c0:	dd02      	ble.n	4002c8 <twihs_master_read+0x38>
		val |= addr[1];
  4002c2:	784e      	ldrb	r6, [r1, #1]
  4002c4:	ea46 2303 	orr.w	r3, r6, r3, lsl #8
	if (len > 2) {
  4002c8:	2d02      	cmp	r5, #2
  4002ca:	dd04      	ble.n	4002d6 <twihs_master_read+0x46>
		val |= addr[2];
  4002cc:	7889      	ldrb	r1, [r1, #2]
  4002ce:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
  4002d2:	e000      	b.n	4002d6 <twihs_master_read+0x46>
		return 0;
  4002d4:	2300      	movs	r3, #0
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  4002d6:	60c3      	str	r3, [r0, #12]
	p_twihs->TWIHS_CR = TWIHS_CR_START;
  4002d8:	2301      	movs	r3, #1
  4002da:	6003      	str	r3, [r0, #0]
			p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  4002dc:	2502      	movs	r5, #2
  4002de:	e012      	b.n	400306 <twihs_master_read+0x76>
  4002e0:	6005      	str	r5, [r0, #0]
		if (!(status & TWIHS_SR_RXRDY)) {
  4002e2:	f013 0f02 	tst.w	r3, #2
  4002e6:	d01b      	beq.n	400320 <twihs_master_read+0x90>
		*buffer++ = p_twihs->TWIHS_RHR;
  4002e8:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002ea:	7023      	strb	r3, [r4, #0]
	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  4002ec:	6a03      	ldr	r3, [r0, #32]
  4002ee:	f013 0f01 	tst.w	r3, #1
  4002f2:	d0fb      	beq.n	4002ec <twihs_master_read+0x5c>
	p_twihs->TWIHS_SR;
  4002f4:	6a03      	ldr	r3, [r0, #32]
	return TWIHS_SUCCESS;
  4002f6:	2000      	movs	r0, #0
}
  4002f8:	bc70      	pop	{r4, r5, r6}
  4002fa:	4770      	bx	lr
		*buffer++ = p_twihs->TWIHS_RHR;
  4002fc:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002fe:	f804 3b01 	strb.w	r3, [r4], #1
	while (cnt > 0) {
  400302:	3a01      	subs	r2, #1
  400304:	d0f2      	beq.n	4002ec <twihs_master_read+0x5c>
		status = p_twihs->TWIHS_SR;
  400306:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  400308:	f413 7f80 	tst.w	r3, #256	; 0x100
  40030c:	d114      	bne.n	400338 <twihs_master_read+0xa8>
  40030e:	f247 5130 	movw	r1, #30000	; 0x7530
		if (cnt == 1) {
  400312:	2a01      	cmp	r2, #1
  400314:	d0e4      	beq.n	4002e0 <twihs_master_read+0x50>
		if (!(status & TWIHS_SR_RXRDY)) {
  400316:	f013 0f02 	tst.w	r3, #2
  40031a:	d1ef      	bne.n	4002fc <twihs_master_read+0x6c>
	while (cnt > 0) {
  40031c:	2a00      	cmp	r2, #0
  40031e:	d0e5      	beq.n	4002ec <twihs_master_read+0x5c>
		status = p_twihs->TWIHS_SR;
  400320:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  400322:	f413 7f80 	tst.w	r3, #256	; 0x100
  400326:	d105      	bne.n	400334 <twihs_master_read+0xa4>
		if (!timeout--) {
  400328:	3901      	subs	r1, #1
  40032a:	d1f2      	bne.n	400312 <twihs_master_read+0x82>
			return TWIHS_ERROR_TIMEOUT;
  40032c:	2009      	movs	r0, #9
  40032e:	e7e3      	b.n	4002f8 <twihs_master_read+0x68>
		return TWIHS_INVALID_ARGUMENT;
  400330:	2001      	movs	r0, #1
  400332:	4770      	bx	lr
			return TWIHS_RECEIVE_NACK;
  400334:	2005      	movs	r0, #5
  400336:	e7df      	b.n	4002f8 <twihs_master_read+0x68>
  400338:	2005      	movs	r0, #5
  40033a:	e7dd      	b.n	4002f8 <twihs_master_read+0x68>

0040033c <twihs_master_write>:
	uint32_t status, cnt = p_packet->length;
  40033c:	68cb      	ldr	r3, [r1, #12]
	if (cnt == 0) {
  40033e:	2b00      	cmp	r3, #0
  400340:	d043      	beq.n	4003ca <twihs_master_write+0x8e>
{
  400342:	b470      	push	{r4, r5, r6}
	uint8_t *buffer = p_packet->buffer;
  400344:	688c      	ldr	r4, [r1, #8]
	p_twihs->TWIHS_MMR = 0;
  400346:	2600      	movs	r6, #0
  400348:	6046      	str	r6, [r0, #4]
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  40034a:	7c0a      	ldrb	r2, [r1, #16]
  40034c:	0412      	lsls	r2, r2, #16
  40034e:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  400352:	684d      	ldr	r5, [r1, #4]
  400354:	022d      	lsls	r5, r5, #8
  400356:	f405 7540 	and.w	r5, r5, #768	; 0x300
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  40035a:	432a      	orrs	r2, r5
  40035c:	6042      	str	r2, [r0, #4]
	p_twihs->TWIHS_IADR = 0;
  40035e:	60c6      	str	r6, [r0, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  400360:	684d      	ldr	r5, [r1, #4]
	if (len == 0)
  400362:	b15d      	cbz	r5, 40037c <twihs_master_write+0x40>
	val = addr[0];
  400364:	780a      	ldrb	r2, [r1, #0]
	if (len > 1) {
  400366:	2d01      	cmp	r5, #1
  400368:	dd02      	ble.n	400370 <twihs_master_write+0x34>
		val |= addr[1];
  40036a:	784e      	ldrb	r6, [r1, #1]
  40036c:	ea46 2202 	orr.w	r2, r6, r2, lsl #8
	if (len > 2) {
  400370:	2d02      	cmp	r5, #2
  400372:	dd04      	ble.n	40037e <twihs_master_write+0x42>
		val |= addr[2];
  400374:	7889      	ldrb	r1, [r1, #2]
  400376:	ea41 2202 	orr.w	r2, r1, r2, lsl #8
  40037a:	e000      	b.n	40037e <twihs_master_write+0x42>
		return 0;
  40037c:	2200      	movs	r2, #0
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  40037e:	60c2      	str	r2, [r0, #12]
  400380:	e004      	b.n	40038c <twihs_master_write+0x50>
		p_twihs->TWIHS_THR = *buffer++;
  400382:	f814 2b01 	ldrb.w	r2, [r4], #1
  400386:	6342      	str	r2, [r0, #52]	; 0x34
	while (cnt > 0) {
  400388:	3b01      	subs	r3, #1
  40038a:	d00f      	beq.n	4003ac <twihs_master_write+0x70>
		status = p_twihs->TWIHS_SR;
  40038c:	6a02      	ldr	r2, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  40038e:	f412 7f80 	tst.w	r2, #256	; 0x100
  400392:	d11e      	bne.n	4003d2 <twihs_master_write+0x96>
		if (!(status & TWIHS_SR_TXRDY)) {
  400394:	f012 0f04 	tst.w	r2, #4
  400398:	d1f3      	bne.n	400382 <twihs_master_write+0x46>
		status = p_twihs->TWIHS_SR;
  40039a:	6a02      	ldr	r2, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  40039c:	f412 7f80 	tst.w	r2, #256	; 0x100
  4003a0:	d115      	bne.n	4003ce <twihs_master_write+0x92>
		if (!(status & TWIHS_SR_TXRDY)) {
  4003a2:	f012 0f04 	tst.w	r2, #4
  4003a6:	d1ec      	bne.n	400382 <twihs_master_write+0x46>
	while (cnt > 0) {
  4003a8:	2b00      	cmp	r3, #0
  4003aa:	d1f6      	bne.n	40039a <twihs_master_write+0x5e>
		status = p_twihs->TWIHS_SR;
  4003ac:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  4003ae:	f413 7f80 	tst.w	r3, #256	; 0x100
  4003b2:	d111      	bne.n	4003d8 <twihs_master_write+0x9c>
		if (status & TWIHS_SR_TXRDY) {
  4003b4:	f013 0f04 	tst.w	r3, #4
  4003b8:	d0f8      	beq.n	4003ac <twihs_master_write+0x70>
	p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  4003ba:	2302      	movs	r3, #2
  4003bc:	6003      	str	r3, [r0, #0]
	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  4003be:	6a03      	ldr	r3, [r0, #32]
  4003c0:	f013 0f01 	tst.w	r3, #1
  4003c4:	d0fb      	beq.n	4003be <twihs_master_write+0x82>
	return TWIHS_SUCCESS;
  4003c6:	2000      	movs	r0, #0
  4003c8:	e004      	b.n	4003d4 <twihs_master_write+0x98>
		return TWIHS_INVALID_ARGUMENT;
  4003ca:	2001      	movs	r0, #1
  4003cc:	4770      	bx	lr
			return TWIHS_RECEIVE_NACK;
  4003ce:	2005      	movs	r0, #5
  4003d0:	e000      	b.n	4003d4 <twihs_master_write+0x98>
  4003d2:	2005      	movs	r0, #5
}
  4003d4:	bc70      	pop	{r4, r5, r6}
  4003d6:	4770      	bx	lr
			return TWIHS_RECEIVE_NACK;
  4003d8:	2005      	movs	r0, #5
  4003da:	e7fb      	b.n	4003d4 <twihs_master_write+0x98>

004003dc <twihs_probe>:
{
  4003dc:	b500      	push	{lr}
  4003de:	b087      	sub	sp, #28
	uint8_t data = 0;
  4003e0:	2300      	movs	r3, #0
  4003e2:	aa06      	add	r2, sp, #24
  4003e4:	f802 3d15 	strb.w	r3, [r2, #-21]!
	packet.buffer = &data;
  4003e8:	9203      	str	r2, [sp, #12]
	packet.length = 1;
  4003ea:	2201      	movs	r2, #1
  4003ec:	9204      	str	r2, [sp, #16]
	packet.chip = (uint32_t) uc_slave_addr;
  4003ee:	f88d 1014 	strb.w	r1, [sp, #20]
	packet.addr[0] = 0;
  4003f2:	f88d 3004 	strb.w	r3, [sp, #4]
	packet.addr_length = 0;
  4003f6:	9302      	str	r3, [sp, #8]
	return (twihs_master_write(p_twihs, &packet));
  4003f8:	a901      	add	r1, sp, #4
  4003fa:	4b02      	ldr	r3, [pc, #8]	; (400404 <twihs_probe+0x28>)
  4003fc:	4798      	blx	r3
}
  4003fe:	b007      	add	sp, #28
  400400:	f85d fb04 	ldr.w	pc, [sp], #4
  400404:	0040033d 	.word	0x0040033d

00400408 <FusionAhrsReset>:
 * @brief Resets the AHRS algorithm.  This is equivalent to reinitialising the
 * algorithm while maintaining the current settings.
 * @param ahrs AHRS algorithm structure.
 */
void FusionAhrsReset(FusionAhrs *const ahrs) {
    ahrs->quaternion = FUSION_IDENTITY_QUATERNION;
  400408:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
  40040c:	6143      	str	r3, [r0, #20]
  40040e:	2300      	movs	r3, #0
  400410:	6183      	str	r3, [r0, #24]
  400412:	61c3      	str	r3, [r0, #28]
  400414:	6203      	str	r3, [r0, #32]
    ahrs->accelerometer = FUSION_VECTOR_ZERO;
  400416:	6243      	str	r3, [r0, #36]	; 0x24
  400418:	6283      	str	r3, [r0, #40]	; 0x28
  40041a:	62c3      	str	r3, [r0, #44]	; 0x2c
    ahrs->initialising = true;
  40041c:	2201      	movs	r2, #1
  40041e:	f880 2030 	strb.w	r2, [r0, #48]	; 0x30
    ahrs->rampedGain = INITIAL_GAIN;
  400422:	4a0a      	ldr	r2, [pc, #40]	; (40044c <FusionAhrsReset+0x44>)
  400424:	6342      	str	r2, [r0, #52]	; 0x34
    ahrs->halfAccelerometerFeedback = FUSION_VECTOR_ZERO;
  400426:	63c3      	str	r3, [r0, #60]	; 0x3c
  400428:	6403      	str	r3, [r0, #64]	; 0x40
  40042a:	6443      	str	r3, [r0, #68]	; 0x44
    ahrs->halfMagnetometerFeedback = FUSION_VECTOR_ZERO;
  40042c:	6483      	str	r3, [r0, #72]	; 0x48
  40042e:	64c3      	str	r3, [r0, #76]	; 0x4c
  400430:	6503      	str	r3, [r0, #80]	; 0x50
    ahrs->accelerometerIgnored = false;
  400432:	2300      	movs	r3, #0
  400434:	f880 3054 	strb.w	r3, [r0, #84]	; 0x54
    ahrs->accelerationRejectionTimer = 0;
  400438:	6583      	str	r3, [r0, #88]	; 0x58
    ahrs->accelerationRejectionTimeout = false;
  40043a:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
    ahrs->magnetometerIgnored = false;
  40043e:	f880 305d 	strb.w	r3, [r0, #93]	; 0x5d
    ahrs->magneticRejectionTimer = 0;
  400442:	6603      	str	r3, [r0, #96]	; 0x60
    ahrs->magneticRejectionTimeout = false;
  400444:	f880 3064 	strb.w	r3, [r0, #100]	; 0x64
  400448:	4770      	bx	lr
  40044a:	bf00      	nop
  40044c:	41200000 	.word	0x41200000

00400450 <FusionAhrsSetSettings>:
/**
 * @brief Sets the AHRS algorithm settings.
 * @param ahrs AHRS algorithm structure.
 * @param settings Settings.
 */
void FusionAhrsSetSettings(FusionAhrs *const ahrs, const FusionAhrsSettings *const settings) {
  400450:	b538      	push	{r3, r4, r5, lr}
  400452:	ed2d 8b02 	vpush	{d8}
  400456:	4604      	mov	r4, r0
  400458:	460d      	mov	r5, r1
    ahrs->settings.convention = settings->convention;
  40045a:	780b      	ldrb	r3, [r1, #0]
  40045c:	7003      	strb	r3, [r0, #0]
    ahrs->settings.gain = settings->gain;
  40045e:	ed91 8a01 	vldr	s16, [r1, #4]
  400462:	ed80 8a01 	vstr	s16, [r0, #4]
    if ((settings->accelerationRejection == 0.0f) || (settings->rejectionTimeout == 0)) {
  400466:	edd1 7a02 	vldr	s15, [r1, #8]
  40046a:	eef5 7a40 	vcmp.f32	s15, #0.0
  40046e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400472:	d001      	beq.n	400478 <FusionAhrsSetSettings+0x28>
  400474:	690b      	ldr	r3, [r1, #16]
  400476:	bb03      	cbnz	r3, 4004ba <FusionAhrsSetSettings+0x6a>
        ahrs->settings.accelerationRejection = FLT_MAX;
  400478:	4b23      	ldr	r3, [pc, #140]	; (400508 <FusionAhrsSetSettings+0xb8>)
  40047a:	60a3      	str	r3, [r4, #8]
    } else {
        ahrs->settings.accelerationRejection = powf(0.5f * sinf(FusionDegreesToRadians(settings->accelerationRejection)), 2);
    }
    if ((settings->magneticRejection == 0.0f) || (settings->rejectionTimeout == 0)) {
  40047c:	edd5 7a03 	vldr	s15, [r5, #12]
  400480:	eef5 7a40 	vcmp.f32	s15, #0.0
  400484:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400488:	d001      	beq.n	40048e <FusionAhrsSetSettings+0x3e>
  40048a:	692b      	ldr	r3, [r5, #16]
  40048c:	bb43      	cbnz	r3, 4004e0 <FusionAhrsSetSettings+0x90>
        ahrs->settings.magneticRejection = FLT_MAX;
  40048e:	4b1e      	ldr	r3, [pc, #120]	; (400508 <FusionAhrsSetSettings+0xb8>)
  400490:	60e3      	str	r3, [r4, #12]
    } else {
        ahrs->settings.magneticRejection = powf(0.5f * sinf(FusionDegreesToRadians(settings->magneticRejection)), 2);
    }
    ahrs->settings.rejectionTimeout = settings->rejectionTimeout;
  400492:	692b      	ldr	r3, [r5, #16]
  400494:	6123      	str	r3, [r4, #16]
    if (ahrs->initialising == false) {
  400496:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
  40049a:	b90b      	cbnz	r3, 4004a0 <FusionAhrsSetSettings+0x50>
        ahrs->rampedGain = ahrs->settings.gain;
  40049c:	ed84 8a0d 	vstr	s16, [r4, #52]	; 0x34
    }
    ahrs->rampedGainStep = (INITIAL_GAIN - ahrs->settings.gain) / INITIALISATION_PERIOD;
  4004a0:	eef2 7a04 	vmov.f32	s15, #36	; 0x41200000  10.0
  4004a4:	ee77 7ac8 	vsub.f32	s15, s15, s16
  4004a8:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
  4004ac:	ee87 7aa6 	vdiv.f32	s14, s15, s13
  4004b0:	ed84 7a0e 	vstr	s14, [r4, #56]	; 0x38
}
  4004b4:	ecbd 8b02 	vpop	{d8}
  4004b8:	bd38      	pop	{r3, r4, r5, pc}
        ahrs->settings.accelerationRejection = powf(0.5f * sinf(FusionDegreesToRadians(settings->accelerationRejection)), 2);
  4004ba:	ed9f 7a14 	vldr	s14, [pc, #80]	; 40050c <FusionAhrsSetSettings+0xbc>
  4004be:	ee67 7a87 	vmul.f32	s15, s15, s14
  4004c2:	ee17 0a90 	vmov	r0, s15
  4004c6:	4b12      	ldr	r3, [pc, #72]	; (400510 <FusionAhrsSetSettings+0xc0>)
  4004c8:	4798      	blx	r3
  4004ca:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
  4004ce:	ee07 0a10 	vmov	s14, r0
  4004d2:	ee67 7a27 	vmul.f32	s15, s14, s15
  4004d6:	ee67 7aa7 	vmul.f32	s15, s15, s15
  4004da:	edc4 7a02 	vstr	s15, [r4, #8]
  4004de:	e7cd      	b.n	40047c <FusionAhrsSetSettings+0x2c>
        ahrs->settings.magneticRejection = powf(0.5f * sinf(FusionDegreesToRadians(settings->magneticRejection)), 2);
  4004e0:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 40050c <FusionAhrsSetSettings+0xbc>
  4004e4:	ee67 7a87 	vmul.f32	s15, s15, s14
  4004e8:	ee17 0a90 	vmov	r0, s15
  4004ec:	4b08      	ldr	r3, [pc, #32]	; (400510 <FusionAhrsSetSettings+0xc0>)
  4004ee:	4798      	blx	r3
  4004f0:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
  4004f4:	ee07 0a10 	vmov	s14, r0
  4004f8:	ee67 7a27 	vmul.f32	s15, s14, s15
  4004fc:	ee67 7aa7 	vmul.f32	s15, s15, s15
  400500:	edc4 7a03 	vstr	s15, [r4, #12]
  400504:	e7c5      	b.n	400492 <FusionAhrsSetSettings+0x42>
  400506:	bf00      	nop
  400508:	7f7fffff 	.word	0x7f7fffff
  40050c:	3c8efa35 	.word	0x3c8efa35
  400510:	00403f95 	.word	0x00403f95

00400514 <FusionAhrsInitialise>:
void FusionAhrsInitialise(FusionAhrs *const ahrs) {
  400514:	b570      	push	{r4, r5, r6, lr}
  400516:	b086      	sub	sp, #24
  400518:	4606      	mov	r6, r0
    const FusionAhrsSettings settings = {
  40051a:	ac01      	add	r4, sp, #4
  40051c:	4d06      	ldr	r5, [pc, #24]	; (400538 <FusionAhrsInitialise+0x24>)
  40051e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  400520:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  400522:	682b      	ldr	r3, [r5, #0]
  400524:	6023      	str	r3, [r4, #0]
    FusionAhrsSetSettings(ahrs, &settings);
  400526:	a901      	add	r1, sp, #4
  400528:	4630      	mov	r0, r6
  40052a:	4b04      	ldr	r3, [pc, #16]	; (40053c <FusionAhrsInitialise+0x28>)
  40052c:	4798      	blx	r3
    FusionAhrsReset(ahrs);
  40052e:	4630      	mov	r0, r6
  400530:	4b03      	ldr	r3, [pc, #12]	; (400540 <FusionAhrsInitialise+0x2c>)
  400532:	4798      	blx	r3
}
  400534:	b006      	add	sp, #24
  400536:	bd70      	pop	{r4, r5, r6, pc}
  400538:	0040b3ec 	.word	0x0040b3ec
  40053c:	00400451 	.word	0x00400451
  400540:	00400409 	.word	0x00400409

00400544 <FusionAhrsGetQuaternion>:
/**
 * @brief Returns the quaternion describing the sensor relative to the Earth.
 * @param ahrs AHRS algorithm structure.
 * @return Quaternion describing the sensor relative to the Earth.
 */
FusionQuaternion FusionAhrsGetQuaternion(const FusionAhrs *const ahrs) {
  400544:	b410      	push	{r4}
  400546:	4604      	mov	r4, r0
    return ahrs->quaternion;
  400548:	3114      	adds	r1, #20
  40054a:	c90f      	ldmia	r1, {r0, r1, r2, r3}
  40054c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
  400550:	4620      	mov	r0, r4
  400552:	f85d 4b04 	ldr.w	r4, [sp], #4
  400556:	4770      	bx	lr

00400558 <FusionAhrsSetHeading>:
 * algorithm.  This function can be used to reset drift in heading when the AHRS
 * algorithm is being used without a magnetometer.
 * @param ahrs AHRS algorithm structure.
 * @param heading Heading angle in degrees.
 */
void FusionAhrsSetHeading(FusionAhrs *const ahrs, const float heading) {
  400558:	b510      	push	{r4, lr}
  40055a:	ed2d 8b04 	vpush	{d8-d9}
  40055e:	4604      	mov	r4, r0
  400560:	ee08 1a10 	vmov	s16, r1
#define Q ahrs->quaternion.element
    const float yaw = atan2f(Q.w * Q.z + Q.x * Q.y, 0.5f - Q.y * Q.y - Q.z * Q.z);
  400564:	ed90 7a08 	vldr	s14, [r0, #32]
  400568:	edd0 7a07 	vldr	s15, [r0, #28]
  40056c:	ee67 6aa7 	vmul.f32	s13, s15, s15
  400570:	eeb6 9a00 	vmov.f32	s18, #96	; 0x3f000000  0.5
  400574:	ee79 6a66 	vsub.f32	s13, s18, s13
  400578:	ee27 6a07 	vmul.f32	s12, s14, s14
  40057c:	edd0 5a05 	vldr	s11, [r0, #20]
  400580:	ee27 7a25 	vmul.f32	s14, s14, s11
  400584:	edd0 5a06 	vldr	s11, [r0, #24]
  400588:	ee67 7aa5 	vmul.f32	s15, s15, s11
  40058c:	ee76 6ac6 	vsub.f32	s13, s13, s12
  400590:	ee16 1a90 	vmov	r1, s13
  400594:	ee77 7a27 	vadd.f32	s15, s14, s15
  400598:	ee17 0a90 	vmov	r0, s15
  40059c:	4b2f      	ldr	r3, [pc, #188]	; (40065c <FusionAhrsSetHeading+0x104>)
  40059e:	4798      	blx	r3
 * @brief Converts degrees to radians.
 * @param degrees Degrees.
 * @return Radians.
 */
static inline float FusionDegreesToRadians(const float degrees) {
    return degrees * ((float) M_PI / 180.0f);
  4005a0:	eddf 8a2f 	vldr	s17, [pc, #188]	; 400660 <FusionAhrsSetHeading+0x108>
  4005a4:	ee68 8a28 	vmul.f32	s17, s16, s17
    const float halfYawMinusHeading = 0.5f * (yaw - FusionDegreesToRadians(heading));
  4005a8:	ee07 0a90 	vmov	s15, r0
  4005ac:	ee77 8ae8 	vsub.f32	s17, s15, s17
  4005b0:	ee68 8a89 	vmul.f32	s17, s17, s18
    const FusionQuaternion rotation = {.element = {
            .w = cosf(halfYawMinusHeading),
  4005b4:	ee18 0a90 	vmov	r0, s17
  4005b8:	4b2a      	ldr	r3, [pc, #168]	; (400664 <FusionAhrsSetHeading+0x10c>)
  4005ba:	4798      	blx	r3
  4005bc:	ee08 0a10 	vmov	s16, r0
            .x = 0.0f,
            .y = 0.0f,
            .z = -1.0f * sinf(halfYawMinusHeading),
  4005c0:	ee18 0a90 	vmov	r0, s17
  4005c4:	4b28      	ldr	r3, [pc, #160]	; (400668 <FusionAhrsSetHeading+0x110>)
  4005c6:	4798      	blx	r3
  4005c8:	ee07 0a90 	vmov	s15, r0
  4005cc:	eeb1 5a67 	vneg.f32	s10, s15
  4005d0:	ed94 6a05 	vldr	s12, [r4, #20]
  4005d4:	edd4 5a06 	vldr	s11, [r4, #24]
  4005d8:	edd4 7a07 	vldr	s15, [r4, #28]
  4005dc:	edd4 4a08 	vldr	s9, [r4, #32]
 */
static inline FusionQuaternion FusionQuaternionMultiply(const FusionQuaternion quaternionA, const FusionQuaternion quaternionB) {
#define A quaternionA.element
#define B quaternionB.element
    const FusionQuaternion result = {.element = {
            .w = A.w * B.w - A.x * B.x - A.y * B.y - A.z * B.z,
  4005e0:	ed9f 7a22 	vldr	s14, [pc, #136]	; 40066c <FusionAhrsSetHeading+0x114>
  4005e4:	ee25 4a87 	vmul.f32	s8, s11, s14
  4005e8:	ee67 3a87 	vmul.f32	s7, s15, s14
            .x = A.w * B.x + A.x * B.w + A.y * B.z - A.z * B.y,
  4005ec:	ee26 3a07 	vmul.f32	s6, s12, s14
  4005f0:	ee24 7a87 	vmul.f32	s14, s9, s14
            .w = A.w * B.w - A.x * B.x - A.y * B.y - A.z * B.z,
  4005f4:	ee68 6a06 	vmul.f32	s13, s16, s12
  4005f8:	ee76 6ac4 	vsub.f32	s13, s13, s8
  4005fc:	ee76 6ae3 	vsub.f32	s13, s13, s7
  400600:	ee65 2a24 	vmul.f32	s5, s10, s9
  400604:	ee76 6ae2 	vsub.f32	s13, s13, s5
    }};
    ahrs->quaternion = FusionQuaternionMultiply(rotation, ahrs->quaternion);
  400608:	edc4 6a05 	vstr	s13, [r4, #20]
            .x = A.w * B.x + A.x * B.w + A.y * B.z - A.z * B.y,
  40060c:	ee68 6a25 	vmul.f32	s13, s16, s11
  400610:	ee76 6a83 	vadd.f32	s13, s13, s6
  400614:	ee76 6a87 	vadd.f32	s13, s13, s14
  400618:	ee67 2a85 	vmul.f32	s5, s15, s10
  40061c:	ee76 6ae2 	vsub.f32	s13, s13, s5
  400620:	edc4 6a06 	vstr	s13, [r4, #24]
            .y = A.w * B.y - A.x * B.z + A.y * B.w + A.z * B.x,
  400624:	ee68 7a27 	vmul.f32	s15, s16, s15
  400628:	ee77 7ac7 	vsub.f32	s15, s15, s14
  40062c:	ee77 7a83 	vadd.f32	s15, s15, s6
  400630:	ee65 5a85 	vmul.f32	s11, s11, s10
  400634:	ee77 7aa5 	vadd.f32	s15, s15, s11
  400638:	edc4 7a07 	vstr	s15, [r4, #28]
            .z = A.w * B.z + A.x * B.y - A.y * B.x + A.z * B.w,
  40063c:	ee28 8a24 	vmul.f32	s16, s16, s9
  400640:	ee38 8a23 	vadd.f32	s16, s16, s7
  400644:	ee38 8a44 	vsub.f32	s16, s16, s8
  400648:	ee26 6a05 	vmul.f32	s12, s12, s10
  40064c:	ee38 8a06 	vadd.f32	s16, s16, s12
  400650:	ed84 8a08 	vstr	s16, [r4, #32]
#undef Q
}
  400654:	ecbd 8b04 	vpop	{d8-d9}
  400658:	bd10      	pop	{r4, pc}
  40065a:	bf00      	nop
  40065c:	004040b1 	.word	0x004040b1
  400660:	3c8efa35 	.word	0x3c8efa35
  400664:	00403f1d 	.word	0x00403f1d
  400668:	00403f95 	.word	0x00403f95
  40066c:	00000000 	.word	0x00000000

00400670 <FusionAhrsUpdate>:
void FusionAhrsUpdate(FusionAhrs *const ahrs, const FusionVector gyroscope, const FusionVector accelerometer, const FusionVector magnetometer, const float deltaTime) {
  400670:	b570      	push	{r4, r5, r6, lr}
  400672:	ed2d 8b0a 	vpush	{d8-d12}
  400676:	b090      	sub	sp, #64	; 0x40
  400678:	4604      	mov	r4, r0
  40067a:	a805      	add	r0, sp, #20
  40067c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  400680:	ed9d 9a24 	vldr	s18, [sp, #144]	; 0x90
    ahrs->accelerometer = accelerometer;
  400684:	f104 0324 	add.w	r3, r4, #36	; 0x24
  400688:	aa1e      	add	r2, sp, #120	; 0x78
  40068a:	ca07      	ldmia	r2, {r0, r1, r2}
  40068c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    if (ahrs->initialising == true) {
  400690:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
  400694:	b1bb      	cbz	r3, 4006c6 <FusionAhrsUpdate+0x56>
        ahrs->rampedGain -= ahrs->rampedGainStep * deltaTime;
  400696:	edd4 7a0e 	vldr	s15, [r4, #56]	; 0x38
  40069a:	ee29 7a27 	vmul.f32	s14, s18, s15
  40069e:	edd4 7a0d 	vldr	s15, [r4, #52]	; 0x34
  4006a2:	ee77 7ac7 	vsub.f32	s15, s15, s14
  4006a6:	edc4 7a0d 	vstr	s15, [r4, #52]	; 0x34
        if (ahrs->rampedGain < ahrs->settings.gain) {
  4006aa:	ed94 7a01 	vldr	s14, [r4, #4]
  4006ae:	eef4 7ac7 	vcmpe.f32	s15, s14
  4006b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4006b6:	d506      	bpl.n	4006c6 <FusionAhrsUpdate+0x56>
            ahrs->rampedGain = ahrs->settings.gain;
  4006b8:	ed84 7a0d 	vstr	s14, [r4, #52]	; 0x34
            ahrs->initialising = false;
  4006bc:	2300      	movs	r3, #0
  4006be:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
            ahrs->accelerationRejectionTimeout = false;
  4006c2:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
    switch (ahrs->settings.convention) {
  4006c6:	7823      	ldrb	r3, [r4, #0]
  4006c8:	2b01      	cmp	r3, #1
  4006ca:	d908      	bls.n	4006de <FusionAhrsUpdate+0x6e>
  4006cc:	2b02      	cmp	r3, #2
  4006ce:	d06f      	beq.n	4007b0 <FusionAhrsUpdate+0x140>
    return FUSION_VECTOR_ZERO; // avoid compiler warning
  4006d0:	ed9f aa9f 	vldr	s20, [pc, #636]	; 400950 <FusionAhrsUpdate+0x2e0>
  4006d4:	eef0 aa4a 	vmov.f32	s21, s20
  4006d8:	eeb0 ba4a 	vmov.f32	s22, s20
  4006dc:	e01d      	b.n	40071a <FusionAhrsUpdate+0xaa>
                    .x = Q.x * Q.z - Q.w * Q.y,
  4006de:	ed94 7a06 	vldr	s14, [r4, #24]
  4006e2:	ed94 aa08 	vldr	s20, [r4, #32]
  4006e6:	ed94 6a05 	vldr	s12, [r4, #20]
  4006ea:	edd4 aa07 	vldr	s21, [r4, #28]
  4006ee:	ee27 ba0a 	vmul.f32	s22, s14, s20
  4006f2:	ee66 7a2a 	vmul.f32	s15, s12, s21
  4006f6:	ee3b ba67 	vsub.f32	s22, s22, s15
                    .y = Q.y * Q.z + Q.w * Q.x,
  4006fa:	ee6a aa2a 	vmul.f32	s21, s20, s21
  4006fe:	ee27 7a06 	vmul.f32	s14, s14, s12
  400702:	ee7a aa87 	vadd.f32	s21, s21, s14
                    .z = Q.w * Q.w - 0.5f + Q.z * Q.z,
  400706:	ee26 6a06 	vmul.f32	s12, s12, s12
  40070a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
  40070e:	ee36 7a47 	vsub.f32	s14, s12, s14
  400712:	ee2a aa0a 	vmul.f32	s20, s20, s20
  400716:	ee37 aa0a 	vadd.f32	s20, s14, s20
    ahrs->accelerometerIgnored = true;
  40071a:	2301      	movs	r3, #1
  40071c:	f884 3054 	strb.w	r3, [r4, #84]	; 0x54
  400720:	eddd 9a1e 	vldr	s19, [sp, #120]	; 0x78
  400724:	ed9d 8a1f 	vldr	s16, [sp, #124]	; 0x7c
  400728:	eddd 8a20 	vldr	s17, [sp, #128]	; 0x80
    return (vector.axis.x == 0.0f) && (vector.axis.y == 0.0f) && (vector.axis.z == 0.0f);
  40072c:	eef5 9a40 	vcmp.f32	s19, #0.0
  400730:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400734:	bf18      	it	ne
  400736:	2300      	movne	r3, #0
  400738:	eeb5 8a40 	vcmp.f32	s16, #0.0
  40073c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    if (FusionVectorIsZero(accelerometer) == false) {
  400740:	f003 0301 	and.w	r3, r3, #1
  400744:	bf18      	it	ne
  400746:	2300      	movne	r3, #0
  400748:	2b00      	cmp	r3, #0
  40074a:	d052      	beq.n	4007f2 <FusionAhrsUpdate+0x182>
  40074c:	eef5 8a40 	vcmp.f32	s17, #0.0
  400750:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400754:	d14d      	bne.n	4007f2 <FusionAhrsUpdate+0x182>
    FusionVector halfAccelerometerFeedback = FUSION_VECTOR_ZERO;
  400756:	ed9f 8a7e 	vldr	s16, [pc, #504]	; 400950 <FusionAhrsUpdate+0x2e0>
  40075a:	eef0 8a48 	vmov.f32	s17, s16
  40075e:	eef0 9a48 	vmov.f32	s19, s16
    ahrs->magnetometerIgnored = true;
  400762:	2301      	movs	r3, #1
  400764:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  400768:	ed9d ca21 	vldr	s24, [sp, #132]	; 0x84
  40076c:	eddd ca22 	vldr	s25, [sp, #136]	; 0x88
  400770:	eddd ba23 	vldr	s23, [sp, #140]	; 0x8c
  400774:	eef5 ca40 	vcmp.f32	s25, #0.0
  400778:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40077c:	bf18      	it	ne
  40077e:	2300      	movne	r3, #0
  400780:	eeb5 ca40 	vcmp.f32	s24, #0.0
  400784:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    if (FusionVectorIsZero(magnetometer) == false) {
  400788:	f003 0301 	and.w	r3, r3, #1
  40078c:	bf18      	it	ne
  40078e:	2300      	movne	r3, #0
  400790:	2b00      	cmp	r3, #0
  400792:	f000 80aa 	beq.w	4008ea <FusionAhrsUpdate+0x27a>
  400796:	eef5 ba40 	vcmp.f32	s23, #0.0
  40079a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40079e:	f040 80a4 	bne.w	4008ea <FusionAhrsUpdate+0x27a>
    FusionVector halfMagnetometerFeedback = FUSION_VECTOR_ZERO;
  4007a2:	eddf 5a6b 	vldr	s11, [pc, #428]	; 400950 <FusionAhrsUpdate+0x2e0>
  4007a6:	eef0 6a65 	vmov.f32	s13, s11
  4007aa:	eeb0 6a65 	vmov.f32	s12, s11
  4007ae:	e167      	b.n	400a80 <FusionAhrsUpdate+0x410>
                    .x = Q.w * Q.y - Q.x * Q.z,
  4007b0:	ed94 7a05 	vldr	s14, [r4, #20]
  4007b4:	edd4 5a07 	vldr	s11, [r4, #28]
  4007b8:	ed94 5a06 	vldr	s10, [r4, #24]
  4007bc:	ed94 6a08 	vldr	s12, [r4, #32]
  4007c0:	ee27 ba25 	vmul.f32	s22, s14, s11
  4007c4:	ee65 7a06 	vmul.f32	s15, s10, s12
  4007c8:	ee3b ba67 	vsub.f32	s22, s22, s15
                    .y = -1.0f * (Q.y * Q.z + Q.w * Q.x),
  4007cc:	ee65 aa86 	vmul.f32	s21, s11, s12
  4007d0:	ee27 5a05 	vmul.f32	s10, s14, s10
  4007d4:	ee7a aa85 	vadd.f32	s21, s21, s10
  4007d8:	eef1 aa6a 	vneg.f32	s21, s21
                    .z = 0.5f - Q.w * Q.w - Q.z * Q.z,
  4007dc:	ee27 7a07 	vmul.f32	s14, s14, s14
  4007e0:	eeb6 aa00 	vmov.f32	s20, #96	; 0x3f000000  0.5
  4007e4:	ee3a 7a47 	vsub.f32	s14, s20, s14
  4007e8:	ee26 6a06 	vmul.f32	s12, s12, s12
  4007ec:	ee37 aa46 	vsub.f32	s20, s14, s12
  4007f0:	e793      	b.n	40071a <FusionAhrsUpdate+0xaa>
        if (ahrs->accelerationRejectionTimer > ahrs->settings.rejectionTimeout) {
  4007f2:	6da2      	ldr	r2, [r4, #88]	; 0x58
  4007f4:	6923      	ldr	r3, [r4, #16]
  4007f6:	429a      	cmp	r2, r3
  4007f8:	d859      	bhi.n	4008ae <FusionAhrsUpdate+0x23e>
            .x = vectorA.axis.x * vectorB.axis.x,
  4007fa:	ee69 7aa9 	vmul.f32	s15, s19, s19
            .y = vectorA.axis.y * vectorB.axis.y,
  4007fe:	ee28 7a08 	vmul.f32	s14, s16, s16
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400802:	ee77 7a87 	vadd.f32	s15, s15, s14
            .z = vectorA.axis.z * vectorB.axis.z,
  400806:	ee28 7aa8 	vmul.f32	s14, s17, s17
    return vector.axis.x + vector.axis.y + vector.axis.z;
  40080a:	ee77 7a87 	vadd.f32	s15, s15, s14
    union32.i = 0x5F1F1412 - (union32.i >> 1);
  40080e:	4b51      	ldr	r3, [pc, #324]	; (400954 <FusionAhrsUpdate+0x2e4>)
  400810:	ee17 2a90 	vmov	r2, s15
  400814:	eba3 0362 	sub.w	r3, r3, r2, asr #1
  400818:	ee06 3a90 	vmov	s13, r3
    return union32.f * (1.69000231f - 0.714158168f * x * union32.f * union32.f);
  40081c:	ed9f 7a4e 	vldr	s14, [pc, #312]	; 400958 <FusionAhrsUpdate+0x2e8>
  400820:	ee67 7a87 	vmul.f32	s15, s15, s14
  400824:	ee67 7aa6 	vmul.f32	s15, s15, s13
  400828:	ee67 7aa6 	vmul.f32	s15, s15, s13
  40082c:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 40095c <FusionAhrsUpdate+0x2ec>
  400830:	ee77 7a67 	vsub.f32	s15, s14, s15
  400834:	ee67 7aa6 	vmul.f32	s15, s15, s13
            .x = vector.axis.x * scalar,
  400838:	ee27 5aa9 	vmul.f32	s10, s15, s19
            .y = vector.axis.y * scalar,
  40083c:	ee67 5a88 	vmul.f32	s11, s15, s16
            .z = vector.axis.z * scalar,
  400840:	ee68 8aa7 	vmul.f32	s17, s17, s15
            .x = A.y * B.z - A.z * B.y,
  400844:	ee25 7a8a 	vmul.f32	s14, s11, s20
  400848:	ee6a 7aa8 	vmul.f32	s15, s21, s17
  40084c:	ee77 9a67 	vsub.f32	s19, s14, s15
            .y = A.z * B.x - A.x * B.z,
  400850:	ee68 8a8b 	vmul.f32	s17, s17, s22
  400854:	ee65 6a0a 	vmul.f32	s13, s10, s20
  400858:	ee78 8ae6 	vsub.f32	s17, s17, s13
            .z = A.x * B.y - A.y * B.x,
  40085c:	ee2a 8a85 	vmul.f32	s16, s21, s10
  400860:	ee65 5a8b 	vmul.f32	s11, s11, s22
  400864:	ee38 8a65 	vsub.f32	s16, s16, s11
        ahrs->halfAccelerometerFeedback = FusionVectorCrossProduct(FusionVectorNormalise(accelerometer), halfGravity);
  400868:	edc4 9a0f 	vstr	s19, [r4, #60]	; 0x3c
  40086c:	edc4 8a10 	vstr	s17, [r4, #64]	; 0x40
  400870:	ed84 8a11 	vstr	s16, [r4, #68]	; 0x44
        if ((ahrs->initialising == true) || (FusionVectorMagnitudeSquared(ahrs->halfAccelerometerFeedback) <= ahrs->settings.accelerationRejection)) {
  400874:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
  400878:	b973      	cbnz	r3, 400898 <FusionAhrsUpdate+0x228>
            .x = vectorA.axis.x * vectorB.axis.x,
  40087a:	ee69 7aa9 	vmul.f32	s15, s19, s19
            .y = vectorA.axis.y * vectorB.axis.y,
  40087e:	ee28 7aa8 	vmul.f32	s14, s17, s17
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400882:	ee77 7a87 	vadd.f32	s15, s15, s14
  400886:	ee48 7a08 	vmla.f32	s15, s16, s16
  40088a:	ed94 7a02 	vldr	s14, [r4, #8]
  40088e:	eef4 7ac7 	vcmpe.f32	s15, s14
  400892:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400896:	d81e      	bhi.n	4008d6 <FusionAhrsUpdate+0x266>
            ahrs->accelerometerIgnored = false;
  400898:	2300      	movs	r3, #0
  40089a:	f884 3054 	strb.w	r3, [r4, #84]	; 0x54
            ahrs->accelerationRejectionTimer -= ahrs->accelerationRejectionTimer >= 10 ? 10 : 0;
  40089e:	6da3      	ldr	r3, [r4, #88]	; 0x58
  4008a0:	2b09      	cmp	r3, #9
  4008a2:	bf8c      	ite	hi
  4008a4:	220a      	movhi	r2, #10
  4008a6:	2200      	movls	r2, #0
  4008a8:	1a9b      	subs	r3, r3, r2
  4008aa:	65a3      	str	r3, [r4, #88]	; 0x58
  4008ac:	e759      	b.n	400762 <FusionAhrsUpdate+0xf2>
            const FusionQuaternion quaternion = ahrs->quaternion;
  4008ae:	ae09      	add	r6, sp, #36	; 0x24
  4008b0:	f104 0514 	add.w	r5, r4, #20
  4008b4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
  4008b8:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
            FusionAhrsReset(ahrs);
  4008bc:	4620      	mov	r0, r4
  4008be:	4b28      	ldr	r3, [pc, #160]	; (400960 <FusionAhrsUpdate+0x2f0>)
  4008c0:	4798      	blx	r3
            ahrs->quaternion = quaternion;
  4008c2:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
  4008c6:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
            ahrs->accelerationRejectionTimer = 0;
  4008ca:	2300      	movs	r3, #0
  4008cc:	65a3      	str	r3, [r4, #88]	; 0x58
            ahrs->accelerationRejectionTimeout = true;
  4008ce:	2301      	movs	r3, #1
  4008d0:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
  4008d4:	e791      	b.n	4007fa <FusionAhrsUpdate+0x18a>
            ahrs->accelerationRejectionTimer++;
  4008d6:	6da3      	ldr	r3, [r4, #88]	; 0x58
  4008d8:	3301      	adds	r3, #1
  4008da:	65a3      	str	r3, [r4, #88]	; 0x58
    FusionVector halfAccelerometerFeedback = FUSION_VECTOR_ZERO;
  4008dc:	ed9f 8a1c 	vldr	s16, [pc, #112]	; 400950 <FusionAhrsUpdate+0x2e0>
  4008e0:	eef0 8a48 	vmov.f32	s17, s16
  4008e4:	eef0 9a48 	vmov.f32	s19, s16
  4008e8:	e73b      	b.n	400762 <FusionAhrsUpdate+0xf2>
        ahrs->magneticRejectionTimeout = false;
  4008ea:	2300      	movs	r3, #0
  4008ec:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
        if (ahrs->magneticRejectionTimer > ahrs->settings.rejectionTimeout) {
  4008f0:	6e22      	ldr	r2, [r4, #96]	; 0x60
  4008f2:	6923      	ldr	r3, [r4, #16]
  4008f4:	429a      	cmp	r2, r3
  4008f6:	d80f      	bhi.n	400918 <FusionAhrsUpdate+0x2a8>
    switch (ahrs->settings.convention) {
  4008f8:	7823      	ldrb	r3, [r4, #0]
  4008fa:	2b01      	cmp	r3, #1
  4008fc:	f000 8157 	beq.w	400bae <FusionAhrsUpdate+0x53e>
  400900:	2b00      	cmp	r3, #0
  400902:	d033      	beq.n	40096c <FusionAhrsUpdate+0x2fc>
  400904:	2b02      	cmp	r3, #2
  400906:	f000 8173 	beq.w	400bf0 <FusionAhrsUpdate+0x580>
    return FUSION_VECTOR_ZERO; // avoid compiler warning
  40090a:	eddf 4a11 	vldr	s9, [pc, #68]	; 400950 <FusionAhrsUpdate+0x2e0>
  40090e:	eef0 3a64 	vmov.f32	s7, s9
  400912:	eeb0 4a64 	vmov.f32	s8, s9
  400916:	e047      	b.n	4009a8 <FusionAhrsUpdate+0x338>
            FusionAhrsSetHeading(ahrs, FusionCompassCalculateHeading(ahrs->settings.convention, halfGravity, magnetometer));
  400918:	7825      	ldrb	r5, [r4, #0]
  40091a:	ed8d ba0d 	vstr	s22, [sp, #52]	; 0x34
  40091e:	edcd aa0e 	vstr	s21, [sp, #56]	; 0x38
  400922:	ed8d aa0f 	vstr	s20, [sp, #60]	; 0x3c
  400926:	ab21      	add	r3, sp, #132	; 0x84
  400928:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
  40092c:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
  400930:	ab10      	add	r3, sp, #64	; 0x40
  400932:	e913 000e 	ldmdb	r3, {r1, r2, r3}
  400936:	4628      	mov	r0, r5
  400938:	4d0a      	ldr	r5, [pc, #40]	; (400964 <FusionAhrsUpdate+0x2f4>)
  40093a:	47a8      	blx	r5
  40093c:	4601      	mov	r1, r0
  40093e:	4620      	mov	r0, r4
  400940:	4b09      	ldr	r3, [pc, #36]	; (400968 <FusionAhrsUpdate+0x2f8>)
  400942:	4798      	blx	r3
            ahrs->magneticRejectionTimer = 0;
  400944:	2300      	movs	r3, #0
  400946:	6623      	str	r3, [r4, #96]	; 0x60
            ahrs->magneticRejectionTimeout = true;
  400948:	2301      	movs	r3, #1
  40094a:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
  40094e:	e7d3      	b.n	4008f8 <FusionAhrsUpdate+0x288>
  400950:	00000000 	.word	0x00000000
  400954:	5f1f1412 	.word	0x5f1f1412
  400958:	3f36d312 	.word	0x3f36d312
  40095c:	3fd851ff 	.word	0x3fd851ff
  400960:	00400409 	.word	0x00400409
  400964:	00400cb9 	.word	0x00400cb9
  400968:	00400559 	.word	0x00400559
                    .x = Q.x * Q.y + Q.w * Q.z,
  40096c:	edd4 6a06 	vldr	s13, [r4, #24]
  400970:	edd4 7a07 	vldr	s15, [r4, #28]
  400974:	edd4 4a05 	vldr	s9, [r4, #20]
  400978:	ed94 6a08 	vldr	s12, [r4, #32]
  40097c:	ee26 4aa7 	vmul.f32	s8, s13, s15
  400980:	ee24 7a86 	vmul.f32	s14, s9, s12
  400984:	ee34 4a07 	vadd.f32	s8, s8, s14
                    .y = Q.w * Q.w - 0.5f + Q.y * Q.y,
  400988:	ee64 5aa4 	vmul.f32	s11, s9, s9
  40098c:	eef6 3a00 	vmov.f32	s7, #96	; 0x3f000000  0.5
  400990:	ee75 5ae3 	vsub.f32	s11, s11, s7
  400994:	ee67 3aa7 	vmul.f32	s7, s15, s15
  400998:	ee75 3aa3 	vadd.f32	s7, s11, s7
                    .z = Q.y * Q.z - Q.w * Q.x,
  40099c:	ee67 7a86 	vmul.f32	s15, s15, s12
  4009a0:	ee66 6aa4 	vmul.f32	s13, s13, s9
  4009a4:	ee77 4ae6 	vsub.f32	s9, s15, s13
            .x = A.y * B.z - A.z * B.y,
  4009a8:	ee2a 6aab 	vmul.f32	s12, s21, s23
  4009ac:	ee6c 7a8a 	vmul.f32	s15, s25, s20
  4009b0:	ee36 6a67 	vsub.f32	s12, s12, s15
            .y = A.z * B.x - A.x * B.z,
  4009b4:	ee2c 7a0a 	vmul.f32	s14, s24, s20
  4009b8:	ee6b ba2b 	vmul.f32	s23, s22, s23
  4009bc:	ee37 7a6b 	vsub.f32	s14, s14, s23
            .z = A.x * B.y - A.y * B.x,
  4009c0:	ee6b 7a2c 	vmul.f32	s15, s22, s25
  4009c4:	ee6a 6a8c 	vmul.f32	s13, s21, s24
  4009c8:	ee77 6ae6 	vsub.f32	s13, s15, s13
            .x = vectorA.axis.x * vectorB.axis.x,
  4009cc:	ee26 5a06 	vmul.f32	s10, s12, s12
            .y = vectorA.axis.y * vectorB.axis.y,
  4009d0:	ee67 7a07 	vmul.f32	s15, s14, s14
    return vector.axis.x + vector.axis.y + vector.axis.z;
  4009d4:	ee35 5a27 	vadd.f32	s10, s10, s15
            .z = vectorA.axis.z * vectorB.axis.z,
  4009d8:	ee66 7aa6 	vmul.f32	s15, s13, s13
    return vector.axis.x + vector.axis.y + vector.axis.z;
  4009dc:	ee35 5a27 	vadd.f32	s10, s10, s15
    union32.i = 0x5F1F1412 - (union32.i >> 1);
  4009e0:	4b99      	ldr	r3, [pc, #612]	; (400c48 <FusionAhrsUpdate+0x5d8>)
  4009e2:	ee15 2a10 	vmov	r2, s10
  4009e6:	eba3 0362 	sub.w	r3, r3, r2, asr #1
  4009ea:	ee05 3a90 	vmov	s11, r3
    return union32.f * (1.69000231f - 0.714158168f * x * union32.f * union32.f);
  4009ee:	eddf 7a97 	vldr	s15, [pc, #604]	; 400c4c <FusionAhrsUpdate+0x5dc>
  4009f2:	ee25 5a27 	vmul.f32	s10, s10, s15
  4009f6:	ee25 5a25 	vmul.f32	s10, s10, s11
  4009fa:	ee25 5a25 	vmul.f32	s10, s10, s11
  4009fe:	eddf 7a94 	vldr	s15, [pc, #592]	; 400c50 <FusionAhrsUpdate+0x5e0>
  400a02:	ee77 7ac5 	vsub.f32	s15, s15, s10
  400a06:	ee67 7aa5 	vmul.f32	s15, s15, s11
            .x = vector.axis.x * scalar,
  400a0a:	ee67 5a86 	vmul.f32	s11, s15, s12
            .y = vector.axis.y * scalar,
  400a0e:	ee27 7a87 	vmul.f32	s14, s15, s14
            .z = vector.axis.z * scalar,
  400a12:	ee67 7aa6 	vmul.f32	s15, s15, s13
            .x = A.y * B.z - A.z * B.y,
  400a16:	ee27 6a24 	vmul.f32	s12, s14, s9
  400a1a:	ee67 6aa3 	vmul.f32	s13, s15, s7
  400a1e:	ee36 6a66 	vsub.f32	s12, s12, s13
            .y = A.z * B.x - A.x * B.z,
  400a22:	ee67 7a84 	vmul.f32	s15, s15, s8
  400a26:	ee65 6aa4 	vmul.f32	s13, s11, s9
  400a2a:	ee77 6ae6 	vsub.f32	s13, s15, s13
            .z = A.x * B.y - A.y * B.x,
  400a2e:	ee65 5aa3 	vmul.f32	s11, s11, s7
  400a32:	ee27 7a04 	vmul.f32	s14, s14, s8
  400a36:	ee75 5ac7 	vsub.f32	s11, s11, s14
        ahrs->halfMagnetometerFeedback = FusionVectorCrossProduct(FusionVectorNormalise(FusionVectorCrossProduct(halfGravity, magnetometer)), halfMagnetic);
  400a3a:	ed84 6a12 	vstr	s12, [r4, #72]	; 0x48
  400a3e:	edc4 6a13 	vstr	s13, [r4, #76]	; 0x4c
  400a42:	edc4 5a14 	vstr	s11, [r4, #80]	; 0x50
        if ((ahrs->initialising == true) || (FusionVectorMagnitudeSquared(ahrs->halfMagnetometerFeedback) <= ahrs->settings.magneticRejection)) {
  400a46:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
  400a4a:	b97b      	cbnz	r3, 400a6c <FusionAhrsUpdate+0x3fc>
            .x = vectorA.axis.x * vectorB.axis.x,
  400a4c:	ee66 7a06 	vmul.f32	s15, s12, s12
            .y = vectorA.axis.y * vectorB.axis.y,
  400a50:	ee26 7aa6 	vmul.f32	s14, s13, s13
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400a54:	ee77 7a87 	vadd.f32	s15, s15, s14
  400a58:	ee45 7aa5 	vmla.f32	s15, s11, s11
  400a5c:	ed94 7a03 	vldr	s14, [r4, #12]
  400a60:	eef4 7ac7 	vcmpe.f32	s15, s14
  400a64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400a68:	f200 80e3 	bhi.w	400c32 <FusionAhrsUpdate+0x5c2>
            ahrs->magnetometerIgnored = false;
  400a6c:	2300      	movs	r3, #0
  400a6e:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
            ahrs->magneticRejectionTimer -= ahrs->magneticRejectionTimer >= 10 ? 10 : 0;
  400a72:	6e23      	ldr	r3, [r4, #96]	; 0x60
  400a74:	2b09      	cmp	r3, #9
  400a76:	bf8c      	ite	hi
  400a78:	220a      	movhi	r2, #10
  400a7a:	2200      	movls	r2, #0
  400a7c:	1a9b      	subs	r3, r3, r2
  400a7e:	6623      	str	r3, [r4, #96]	; 0x60
    const FusionVector adjustedHalfGyroscope = FusionVectorAdd(halfGyroscope, FusionVectorMultiplyScalar(FusionVectorAdd(halfAccelerometerFeedback, halfMagnetometerFeedback), ahrs->rampedGain));
  400a80:	edd4 7a0d 	vldr	s15, [r4, #52]	; 0x34
            .x = vectorA.axis.x + vectorB.axis.x,
  400a84:	ee36 7a29 	vadd.f32	s14, s12, s19
            .x = vector.axis.x * scalar,
  400a88:	ee27 7a27 	vmul.f32	s14, s14, s15
  400a8c:	ed9f 5a71 	vldr	s10, [pc, #452]	; 400c54 <FusionAhrsUpdate+0x5e4>
  400a90:	ed9d 6a05 	vldr	s12, [sp, #20]
  400a94:	ee26 6a05 	vmul.f32	s12, s12, s10
            .x = vectorA.axis.x + vectorB.axis.x,
  400a98:	ee37 7a06 	vadd.f32	s14, s14, s12
            .x = vector.axis.x * scalar,
  400a9c:	ee27 7a09 	vmul.f32	s14, s14, s18
            .y = vectorA.axis.y + vectorB.axis.y,
  400aa0:	ee78 6aa6 	vadd.f32	s13, s17, s13
            .y = vector.axis.y * scalar,
  400aa4:	ee66 6aa7 	vmul.f32	s13, s13, s15
  400aa8:	eddd 8a06 	vldr	s17, [sp, #24]
  400aac:	ee68 8a85 	vmul.f32	s17, s17, s10
            .y = vectorA.axis.y + vectorB.axis.y,
  400ab0:	ee76 6aa8 	vadd.f32	s13, s13, s17
            .y = vector.axis.y * scalar,
  400ab4:	ee66 6a89 	vmul.f32	s13, s13, s18
            .z = vectorA.axis.z + vectorB.axis.z,
  400ab8:	ee38 8a25 	vadd.f32	s16, s16, s11
            .z = vector.axis.z * scalar,
  400abc:	ee28 8a27 	vmul.f32	s16, s16, s15
  400ac0:	eddd 7a07 	vldr	s15, [sp, #28]
  400ac4:	ee67 7a85 	vmul.f32	s15, s15, s10
            .z = vectorA.axis.z + vectorB.axis.z,
  400ac8:	ee38 8a27 	vadd.f32	s16, s16, s15
            .z = vector.axis.z * scalar,
  400acc:	ee68 7a09 	vmul.f32	s15, s16, s18
  400ad0:	ed94 3a05 	vldr	s6, [r4, #20]
  400ad4:	edd4 3a06 	vldr	s7, [r4, #24]
  400ad8:	ed94 4a07 	vldr	s8, [r4, #28]
  400adc:	ed94 5a08 	vldr	s10, [r4, #32]
 */
static inline FusionQuaternion FusionQuaternionMultiplyVector(const FusionQuaternion quaternion, const FusionVector vector) {
#define Q quaternion.element
#define V vector.axis
    const FusionQuaternion result = {.element = {
            .w = -Q.x * V.x - Q.y * V.y - Q.z * V.z,
  400ae0:	ee63 5ac7 	vnmul.f32	s11, s7, s14
  400ae4:	ee26 6a84 	vmul.f32	s12, s13, s8
  400ae8:	ee75 5ac6 	vsub.f32	s11, s11, s12
  400aec:	ee27 6a85 	vmul.f32	s12, s15, s10
  400af0:	ee75 5ac6 	vsub.f32	s11, s11, s12
            .w = quaternionA.element.w + quaternionB.element.w,
  400af4:	ee75 5a83 	vadd.f32	s11, s11, s6
            .x = Q.w * V.x + Q.y * V.z - Q.z * V.y,
  400af8:	ee67 4a03 	vmul.f32	s9, s14, s6
  400afc:	ee27 6a84 	vmul.f32	s12, s15, s8
  400b00:	ee74 4a86 	vadd.f32	s9, s9, s12
  400b04:	ee26 6a85 	vmul.f32	s12, s13, s10
  400b08:	ee74 4ac6 	vsub.f32	s9, s9, s12
            .x = quaternionA.element.x + quaternionB.element.x,
  400b0c:	ee74 4aa3 	vadd.f32	s9, s9, s7
            .y = Q.w * V.y - Q.x * V.z + Q.z * V.x,
  400b10:	ee26 6a83 	vmul.f32	s12, s13, s6
  400b14:	ee67 2aa3 	vmul.f32	s5, s15, s7
  400b18:	ee36 6a62 	vsub.f32	s12, s12, s5
  400b1c:	ee67 2a05 	vmul.f32	s5, s14, s10
  400b20:	ee36 6a22 	vadd.f32	s12, s12, s5
            .y = quaternionA.element.y + quaternionB.element.y,
  400b24:	ee36 6a04 	vadd.f32	s12, s12, s8
            .z = Q.w * V.z + Q.x * V.y - Q.y * V.x,
  400b28:	ee67 7a83 	vmul.f32	s15, s15, s6
  400b2c:	ee66 6aa3 	vmul.f32	s13, s13, s7
  400b30:	ee77 7aa6 	vadd.f32	s15, s15, s13
  400b34:	ee27 7a04 	vmul.f32	s14, s14, s8
  400b38:	ee77 7ac7 	vsub.f32	s15, s15, s14
            .z = quaternionA.element.z + quaternionB.element.z,
  400b3c:	ee77 7a85 	vadd.f32	s15, s15, s10
static inline FusionQuaternion FusionQuaternionNormalise(const FusionQuaternion quaternion) {
#define Q quaternion.element
#ifdef FUSION_USE_NORMAL_SQRT
    const float magnitudeReciprocal = 1.0f / sqrtf(Q.w * Q.w + Q.x * Q.x + Q.y * Q.y + Q.z * Q.z);
#else
    const float magnitudeReciprocal = FusionFastInverseSqrt(Q.w * Q.w + Q.x * Q.x + Q.y * Q.y + Q.z * Q.z);
  400b40:	ee25 7aa5 	vmul.f32	s14, s11, s11
  400b44:	ee64 6aa4 	vmul.f32	s13, s9, s9
  400b48:	ee37 7a26 	vadd.f32	s14, s14, s13
  400b4c:	ee66 6a06 	vmul.f32	s13, s12, s12
  400b50:	ee37 7a26 	vadd.f32	s14, s14, s13
  400b54:	ee67 6aa7 	vmul.f32	s13, s15, s15
  400b58:	ee37 7a26 	vadd.f32	s14, s14, s13
    union32.i = 0x5F1F1412 - (union32.i >> 1);
  400b5c:	4b3a      	ldr	r3, [pc, #232]	; (400c48 <FusionAhrsUpdate+0x5d8>)
  400b5e:	ee17 2a10 	vmov	r2, s14
  400b62:	eba3 0362 	sub.w	r3, r3, r2, asr #1
  400b66:	ee05 3a10 	vmov	s10, r3
    return union32.f * (1.69000231f - 0.714158168f * x * union32.f * union32.f);
  400b6a:	eddf 6a38 	vldr	s13, [pc, #224]	; 400c4c <FusionAhrsUpdate+0x5dc>
  400b6e:	ee27 7a26 	vmul.f32	s14, s14, s13
  400b72:	ee27 7a05 	vmul.f32	s14, s14, s10
  400b76:	ee27 7a05 	vmul.f32	s14, s14, s10
  400b7a:	eddf 6a35 	vldr	s13, [pc, #212]	; 400c50 <FusionAhrsUpdate+0x5e0>
  400b7e:	ee36 7ac7 	vsub.f32	s14, s13, s14
  400b82:	ee27 7a05 	vmul.f32	s14, s14, s10
#endif
    const FusionQuaternion result = {.element = {
            .w = Q.w * magnitudeReciprocal,
  400b86:	ee67 5a25 	vmul.f32	s11, s14, s11
    ahrs->quaternion = FusionQuaternionNormalise(ahrs->quaternion);
  400b8a:	edc4 5a05 	vstr	s11, [r4, #20]
            .x = Q.x * magnitudeReciprocal,
  400b8e:	ee67 6a24 	vmul.f32	s13, s14, s9
  400b92:	edc4 6a06 	vstr	s13, [r4, #24]
            .y = Q.y * magnitudeReciprocal,
  400b96:	ee27 6a06 	vmul.f32	s12, s14, s12
  400b9a:	ed84 6a07 	vstr	s12, [r4, #28]
            .z = Q.z * magnitudeReciprocal,
  400b9e:	ee27 7a27 	vmul.f32	s14, s14, s15
  400ba2:	ed84 7a08 	vstr	s14, [r4, #32]
}
  400ba6:	b010      	add	sp, #64	; 0x40
  400ba8:	ecbd 8b0a 	vpop	{d8-d12}
  400bac:	bd70      	pop	{r4, r5, r6, pc}
                    .x = 0.5f - Q.w * Q.w - Q.x * Q.x,
  400bae:	edd4 6a05 	vldr	s13, [r4, #20]
  400bb2:	edd4 7a06 	vldr	s15, [r4, #24]
  400bb6:	ee26 4aa6 	vmul.f32	s8, s13, s13
  400bba:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
  400bbe:	ee37 7a44 	vsub.f32	s14, s14, s8
  400bc2:	ee27 4aa7 	vmul.f32	s8, s15, s15
  400bc6:	ee37 4a44 	vsub.f32	s8, s14, s8
                    .y = Q.w * Q.z - Q.x * Q.y,
  400bca:	edd4 4a08 	vldr	s9, [r4, #32]
  400bce:	ed94 5a07 	vldr	s10, [r4, #28]
  400bd2:	ee66 5aa4 	vmul.f32	s11, s13, s9
  400bd6:	ee27 7a85 	vmul.f32	s14, s15, s10
  400bda:	ee75 3ac7 	vsub.f32	s7, s11, s14
                    .z = -1.0f * (Q.x * Q.z + Q.w * Q.y),
  400bde:	ee67 4aa4 	vmul.f32	s9, s15, s9
  400be2:	ee66 6a85 	vmul.f32	s13, s13, s10
  400be6:	ee74 4aa6 	vadd.f32	s9, s9, s13
  400bea:	eef1 4a64 	vneg.f32	s9, s9
  400bee:	e6db      	b.n	4009a8 <FusionAhrsUpdate+0x338>
                    .x = -1.0f * (Q.x * Q.y + Q.w * Q.z),
  400bf0:	edd4 6a06 	vldr	s13, [r4, #24]
  400bf4:	edd4 7a07 	vldr	s15, [r4, #28]
  400bf8:	edd4 4a05 	vldr	s9, [r4, #20]
  400bfc:	ed94 6a08 	vldr	s12, [r4, #32]
  400c00:	ee26 7aa7 	vmul.f32	s14, s13, s15
  400c04:	ee24 4a86 	vmul.f32	s8, s9, s12
  400c08:	ee37 7a04 	vadd.f32	s14, s14, s8
  400c0c:	eeb1 4a47 	vneg.f32	s8, s14
                    .y = 0.5f - Q.w * Q.w - Q.y * Q.y,
  400c10:	ee64 3aa4 	vmul.f32	s7, s9, s9
  400c14:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
  400c18:	ee75 5ae3 	vsub.f32	s11, s11, s7
  400c1c:	ee67 3aa7 	vmul.f32	s7, s15, s15
  400c20:	ee75 3ae3 	vsub.f32	s7, s11, s7
                    .z = Q.w * Q.x - Q.y * Q.z,
  400c24:	ee66 6aa4 	vmul.f32	s13, s13, s9
  400c28:	ee67 7a86 	vmul.f32	s15, s15, s12
  400c2c:	ee76 4ae7 	vsub.f32	s9, s13, s15
  400c30:	e6ba      	b.n	4009a8 <FusionAhrsUpdate+0x338>
            ahrs->magneticRejectionTimer++;
  400c32:	6e23      	ldr	r3, [r4, #96]	; 0x60
  400c34:	3301      	adds	r3, #1
  400c36:	6623      	str	r3, [r4, #96]	; 0x60
    FusionVector halfMagnetometerFeedback = FUSION_VECTOR_ZERO;
  400c38:	eddf 5a07 	vldr	s11, [pc, #28]	; 400c58 <FusionAhrsUpdate+0x5e8>
  400c3c:	eef0 6a65 	vmov.f32	s13, s11
  400c40:	eeb0 6a65 	vmov.f32	s12, s11
  400c44:	e71c      	b.n	400a80 <FusionAhrsUpdate+0x410>
  400c46:	bf00      	nop
  400c48:	5f1f1412 	.word	0x5f1f1412
  400c4c:	3f36d312 	.word	0x3f36d312
  400c50:	3fd851ff 	.word	0x3fd851ff
  400c54:	3c0efa35 	.word	0x3c0efa35
  400c58:	00000000 	.word	0x00000000

00400c5c <FusionAhrsUpdateNoMagnetometer>:
void FusionAhrsUpdateNoMagnetometer(FusionAhrs *const ahrs, const FusionVector gyroscope, const FusionVector accelerometer, const float deltaTime) {
  400c5c:	b530      	push	{r4, r5, lr}
  400c5e:	b091      	sub	sp, #68	; 0x44
  400c60:	4605      	mov	r5, r0
  400c62:	ac09      	add	r4, sp, #36	; 0x24
  400c64:	e884 000e 	stmia.w	r4, {r1, r2, r3}
    FusionAhrsUpdate(ahrs, gyroscope, accelerometer, FUSION_VECTOR_ZERO, deltaTime);
  400c68:	2300      	movs	r3, #0
  400c6a:	930d      	str	r3, [sp, #52]	; 0x34
  400c6c:	930e      	str	r3, [sp, #56]	; 0x38
  400c6e:	930f      	str	r3, [sp, #60]	; 0x3c
  400c70:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  400c72:	9306      	str	r3, [sp, #24]
  400c74:	ab03      	add	r3, sp, #12
  400c76:	aa10      	add	r2, sp, #64	; 0x40
  400c78:	e912 0007 	ldmdb	r2, {r0, r1, r2}
  400c7c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  400c80:	ab14      	add	r3, sp, #80	; 0x50
  400c82:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
  400c86:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
  400c8a:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
  400c8e:	4628      	mov	r0, r5
  400c90:	4c07      	ldr	r4, [pc, #28]	; (400cb0 <FusionAhrsUpdateNoMagnetometer+0x54>)
  400c92:	47a0      	blx	r4
    if ((ahrs->initialising == true) && (ahrs->accelerationRejectionTimeout == false)) {
  400c94:	f895 3030 	ldrb.w	r3, [r5, #48]	; 0x30
  400c98:	b113      	cbz	r3, 400ca0 <FusionAhrsUpdateNoMagnetometer+0x44>
  400c9a:	f895 305c 	ldrb.w	r3, [r5, #92]	; 0x5c
  400c9e:	b10b      	cbz	r3, 400ca4 <FusionAhrsUpdateNoMagnetometer+0x48>
}
  400ca0:	b011      	add	sp, #68	; 0x44
  400ca2:	bd30      	pop	{r4, r5, pc}
        FusionAhrsSetHeading(ahrs, 0.0f);
  400ca4:	2100      	movs	r1, #0
  400ca6:	4628      	mov	r0, r5
  400ca8:	4b02      	ldr	r3, [pc, #8]	; (400cb4 <FusionAhrsUpdateNoMagnetometer+0x58>)
  400caa:	4798      	blx	r3
}
  400cac:	e7f8      	b.n	400ca0 <FusionAhrsUpdateNoMagnetometer+0x44>
  400cae:	bf00      	nop
  400cb0:	00400671 	.word	0x00400671
  400cb4:	00400559 	.word	0x00400559

00400cb8 <FusionCompassCalculateHeading>:
 * @param convention Earth axes convention.
 * @param accelerometer Accelerometer measurement in any calibrated units.
 * @param magnetometer Magnetometer measurement in any calibrated units.
 * @return Heading angle in degrees.
 */
float FusionCompassCalculateHeading(const FusionConvention convention, const FusionVector accelerometer, const FusionVector magnetometer) {
  400cb8:	b500      	push	{lr}
  400cba:	b085      	sub	sp, #20
  400cbc:	f10d 0e10 	add.w	lr, sp, #16
  400cc0:	e90e 000e 	stmdb	lr, {r1, r2, r3}
  400cc4:	eddd 4a01 	vldr	s9, [sp, #4]
  400cc8:	eddd 7a02 	vldr	s15, [sp, #8]
  400ccc:	ed9d 7a03 	vldr	s14, [sp, #12]
  400cd0:	ed9d 5a06 	vldr	s10, [sp, #24]
  400cd4:	eddd 5a07 	vldr	s11, [sp, #28]
  400cd8:	ed9d 4a08 	vldr	s8, [sp, #32]
    switch (convention) {
  400cdc:	2801      	cmp	r0, #1
  400cde:	d07c      	beq.n	400dda <FusionCompassCalculateHeading+0x122>
  400ce0:	b128      	cbz	r0, 400cee <FusionCompassCalculateHeading+0x36>
  400ce2:	2802      	cmp	r0, #2
  400ce4:	f000 80ed 	beq.w	400ec2 <FusionCompassCalculateHeading+0x20a>
            const FusionVector west = FusionVectorNormalise(FusionVectorCrossProduct(up, magnetometer));
            const FusionVector north = FusionVectorNormalise(FusionVectorCrossProduct(west, up));
            return FusionRadiansToDegrees(atan2f(west.axis.x, north.axis.x));
        }
    }
	return 0; // avoid compiler warning
  400ce8:	eddf 7ab2 	vldr	s15, [pc, #712]	; 400fb4 <FusionCompassCalculateHeading+0x2fc>
  400cec:	e070      	b.n	400dd0 <FusionCompassCalculateHeading+0x118>
            .x = A.y * B.z - A.z * B.y,
  400cee:	ee67 3a84 	vmul.f32	s7, s15, s8
  400cf2:	ee67 6a25 	vmul.f32	s13, s14, s11
  400cf6:	ee73 3ae6 	vsub.f32	s7, s7, s13
            .y = A.z * B.x - A.x * B.z,
  400cfa:	ee67 6a05 	vmul.f32	s13, s14, s10
  400cfe:	ee24 4a84 	vmul.f32	s8, s9, s8
  400d02:	ee36 4ac4 	vsub.f32	s8, s13, s8
            .z = A.x * B.y - A.y * B.x,
  400d06:	ee24 6aa5 	vmul.f32	s12, s9, s11
  400d0a:	ee27 5a85 	vmul.f32	s10, s15, s10
  400d0e:	ee36 5a45 	vsub.f32	s10, s12, s10
            .x = vectorA.axis.x * vectorB.axis.x,
  400d12:	ee63 5aa3 	vmul.f32	s11, s7, s7
            .y = vectorA.axis.y * vectorB.axis.y,
  400d16:	ee64 6a04 	vmul.f32	s13, s8, s8
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400d1a:	ee75 5aa6 	vadd.f32	s11, s11, s13
            .z = vectorA.axis.z * vectorB.axis.z,
  400d1e:	ee65 6a05 	vmul.f32	s13, s10, s10
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400d22:	ee75 5aa6 	vadd.f32	s11, s11, s13
    union32.i = 0x5F1F1412 - (union32.i >> 1);
  400d26:	4ba4      	ldr	r3, [pc, #656]	; (400fb8 <FusionCompassCalculateHeading+0x300>)
  400d28:	ee15 2a90 	vmov	r2, s11
  400d2c:	eba3 0262 	sub.w	r2, r3, r2, asr #1
  400d30:	ee06 2a10 	vmov	s12, r2
    return union32.f * (1.69000231f - 0.714158168f * x * union32.f * union32.f);
  400d34:	eddf 2aa1 	vldr	s5, [pc, #644]	; 400fbc <FusionCompassCalculateHeading+0x304>
  400d38:	ee65 5aa2 	vmul.f32	s11, s11, s5
  400d3c:	ee65 5a86 	vmul.f32	s11, s11, s12
  400d40:	ee65 5a86 	vmul.f32	s11, s11, s12
  400d44:	ed9f 3a9e 	vldr	s6, [pc, #632]	; 400fc0 <FusionCompassCalculateHeading+0x308>
  400d48:	ee73 5a65 	vsub.f32	s11, s6, s11
  400d4c:	ee25 6a86 	vmul.f32	s12, s11, s12
            .x = vector.axis.x * scalar,
  400d50:	ee66 5a23 	vmul.f32	s11, s12, s7
            .y = vector.axis.y * scalar,
  400d54:	ee26 4a04 	vmul.f32	s8, s12, s8
            .z = vector.axis.z * scalar,
  400d58:	ee26 6a05 	vmul.f32	s12, s12, s10
            .x = A.y * B.z - A.z * B.y,
  400d5c:	ee24 5a07 	vmul.f32	s10, s8, s14
  400d60:	ee66 6a27 	vmul.f32	s13, s12, s15
  400d64:	ee35 5a66 	vsub.f32	s10, s10, s13
            .y = A.z * B.x - A.x * B.z,
  400d68:	ee26 6a24 	vmul.f32	s12, s12, s9
  400d6c:	ee25 7a87 	vmul.f32	s14, s11, s14
  400d70:	ee36 6a47 	vsub.f32	s12, s12, s14
            .z = A.x * B.y - A.y * B.x,
  400d74:	ee65 7aa7 	vmul.f32	s15, s11, s15
  400d78:	ee24 4a24 	vmul.f32	s8, s8, s9
  400d7c:	ee37 4ac4 	vsub.f32	s8, s15, s8
            .x = vectorA.axis.x * vectorB.axis.x,
  400d80:	ee25 7a05 	vmul.f32	s14, s10, s10
            .y = vectorA.axis.y * vectorB.axis.y,
  400d84:	ee26 6a06 	vmul.f32	s12, s12, s12
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400d88:	ee37 6a06 	vadd.f32	s12, s14, s12
            .z = vectorA.axis.z * vectorB.axis.z,
  400d8c:	ee24 4a04 	vmul.f32	s8, s8, s8
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400d90:	ee36 6a04 	vadd.f32	s12, s12, s8
    union32.i = 0x5F1F1412 - (union32.i >> 1);
  400d94:	ee16 2a10 	vmov	r2, s12
  400d98:	eba3 0362 	sub.w	r3, r3, r2, asr #1
  400d9c:	ee07 3a90 	vmov	s15, r3
    return union32.f * (1.69000231f - 0.714158168f * x * union32.f * union32.f);
  400da0:	ee26 6a22 	vmul.f32	s12, s12, s5
  400da4:	ee26 6a27 	vmul.f32	s12, s12, s15
  400da8:	ee26 6a27 	vmul.f32	s12, s12, s15
  400dac:	ee33 6a46 	vsub.f32	s12, s6, s12
  400db0:	ee26 6a27 	vmul.f32	s12, s12, s15
            return FusionRadiansToDegrees(atan2f(west.axis.x, north.axis.x));
  400db4:	ee66 7a05 	vmul.f32	s15, s12, s10
  400db8:	ee17 1a90 	vmov	r1, s15
  400dbc:	ee15 0a90 	vmov	r0, s11
  400dc0:	4b80      	ldr	r3, [pc, #512]	; (400fc4 <FusionCompassCalculateHeading+0x30c>)
  400dc2:	4798      	blx	r3
    return radians * (180.0f / (float) M_PI);
  400dc4:	eddf 7a80 	vldr	s15, [pc, #512]	; 400fc8 <FusionCompassCalculateHeading+0x310>
  400dc8:	ee07 0a10 	vmov	s14, r0
  400dcc:	ee67 7a27 	vmul.f32	s15, s14, s15
}
  400dd0:	ee17 0a90 	vmov	r0, s15
  400dd4:	b005      	add	sp, #20
  400dd6:	f85d fb04 	ldr.w	pc, [sp], #4
            .x = A.y * B.z - A.z * B.y,
  400dda:	ee67 3a84 	vmul.f32	s7, s15, s8
  400dde:	ee67 6a25 	vmul.f32	s13, s14, s11
  400de2:	ee73 3ae6 	vsub.f32	s7, s7, s13
            .y = A.z * B.x - A.x * B.z,
  400de6:	ee67 6a05 	vmul.f32	s13, s14, s10
  400dea:	ee24 4a84 	vmul.f32	s8, s9, s8
  400dee:	ee36 4ac4 	vsub.f32	s8, s13, s8
            .z = A.x * B.y - A.y * B.x,
  400df2:	ee64 5aa5 	vmul.f32	s11, s9, s11
  400df6:	ee67 6a85 	vmul.f32	s13, s15, s10
  400dfa:	ee75 5ae6 	vsub.f32	s11, s11, s13
            .x = vectorA.axis.x * vectorB.axis.x,
  400dfe:	ee23 6aa3 	vmul.f32	s12, s7, s7
            .y = vectorA.axis.y * vectorB.axis.y,
  400e02:	ee64 6a04 	vmul.f32	s13, s8, s8
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400e06:	ee36 6a26 	vadd.f32	s12, s12, s13
            .z = vectorA.axis.z * vectorB.axis.z,
  400e0a:	ee65 6aa5 	vmul.f32	s13, s11, s11
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400e0e:	ee36 6a26 	vadd.f32	s12, s12, s13
    union32.i = 0x5F1F1412 - (union32.i >> 1);
  400e12:	4b69      	ldr	r3, [pc, #420]	; (400fb8 <FusionCompassCalculateHeading+0x300>)
  400e14:	ee16 2a10 	vmov	r2, s12
  400e18:	eba3 0262 	sub.w	r2, r3, r2, asr #1
  400e1c:	ee06 2a90 	vmov	s13, r2
    return union32.f * (1.69000231f - 0.714158168f * x * union32.f * union32.f);
  400e20:	eddf 2a66 	vldr	s5, [pc, #408]	; 400fbc <FusionCompassCalculateHeading+0x304>
  400e24:	ee26 6a22 	vmul.f32	s12, s12, s5
  400e28:	ee26 6a26 	vmul.f32	s12, s12, s13
  400e2c:	ee26 6a26 	vmul.f32	s12, s12, s13
  400e30:	ed9f 3a63 	vldr	s6, [pc, #396]	; 400fc0 <FusionCompassCalculateHeading+0x308>
  400e34:	ee33 6a46 	vsub.f32	s12, s6, s12
  400e38:	ee66 6a26 	vmul.f32	s13, s12, s13
            .x = vector.axis.x * scalar,
  400e3c:	ee26 5aa3 	vmul.f32	s10, s13, s7
            .y = vector.axis.y * scalar,
  400e40:	ee26 4a84 	vmul.f32	s8, s13, s8
            .z = vector.axis.z * scalar,
  400e44:	ee66 6aa5 	vmul.f32	s13, s13, s11
            .x = A.y * B.z - A.z * B.y,
  400e48:	ee64 5a07 	vmul.f32	s11, s8, s14
  400e4c:	ee26 6aa7 	vmul.f32	s12, s13, s15
  400e50:	ee75 5ac6 	vsub.f32	s11, s11, s12
            .y = A.z * B.x - A.x * B.z,
  400e54:	ee66 6aa4 	vmul.f32	s13, s13, s9
  400e58:	ee25 7a07 	vmul.f32	s14, s10, s14
  400e5c:	ee76 6ac7 	vsub.f32	s13, s13, s14
            .z = A.x * B.y - A.y * B.x,
  400e60:	ee65 7a27 	vmul.f32	s15, s10, s15
  400e64:	ee24 4a24 	vmul.f32	s8, s8, s9
  400e68:	ee37 4ac4 	vsub.f32	s8, s15, s8
            .x = vectorA.axis.x * vectorB.axis.x,
  400e6c:	ee25 7aa5 	vmul.f32	s14, s11, s11
            .y = vectorA.axis.y * vectorB.axis.y,
  400e70:	ee66 6aa6 	vmul.f32	s13, s13, s13
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400e74:	ee77 6a26 	vadd.f32	s13, s14, s13
            .z = vectorA.axis.z * vectorB.axis.z,
  400e78:	ee24 4a04 	vmul.f32	s8, s8, s8
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400e7c:	ee76 6a84 	vadd.f32	s13, s13, s8
    union32.i = 0x5F1F1412 - (union32.i >> 1);
  400e80:	ee16 2a90 	vmov	r2, s13
  400e84:	eba3 0362 	sub.w	r3, r3, r2, asr #1
  400e88:	ee07 3a90 	vmov	s15, r3
    return union32.f * (1.69000231f - 0.714158168f * x * union32.f * union32.f);
  400e8c:	ee66 6aa2 	vmul.f32	s13, s13, s5
  400e90:	ee66 6aa7 	vmul.f32	s13, s13, s15
  400e94:	ee66 6aa7 	vmul.f32	s13, s13, s15
  400e98:	ee73 6a66 	vsub.f32	s13, s6, s13
  400e9c:	ee66 6aa7 	vmul.f32	s13, s13, s15
            return FusionRadiansToDegrees(atan2f(north.axis.x, east.axis.x));
  400ea0:	eef1 7a45 	vneg.f32	s15, s10
  400ea4:	ee17 1a90 	vmov	r1, s15
  400ea8:	ee66 7aa5 	vmul.f32	s15, s13, s11
  400eac:	ee17 0a90 	vmov	r0, s15
  400eb0:	4b44      	ldr	r3, [pc, #272]	; (400fc4 <FusionCompassCalculateHeading+0x30c>)
  400eb2:	4798      	blx	r3
    return radians * (180.0f / (float) M_PI);
  400eb4:	eddf 7a44 	vldr	s15, [pc, #272]	; 400fc8 <FusionCompassCalculateHeading+0x310>
  400eb8:	ee07 0a10 	vmov	s14, r0
  400ebc:	ee67 7a27 	vmul.f32	s15, s14, s15
  400ec0:	e786      	b.n	400dd0 <FusionCompassCalculateHeading+0x118>
            .x = vector.axis.x * scalar,
  400ec2:	eef1 4a64 	vneg.f32	s9, s9
            .y = vector.axis.y * scalar,
  400ec6:	eef1 7a67 	vneg.f32	s15, s15
            .z = vector.axis.z * scalar,
  400eca:	eeb1 6a47 	vneg.f32	s12, s14
            .x = A.y * B.z - A.z * B.y,
  400ece:	ee27 3a84 	vmul.f32	s6, s15, s8
  400ed2:	ee26 7a25 	vmul.f32	s14, s12, s11
  400ed6:	ee33 3a47 	vsub.f32	s6, s6, s14
            .y = A.z * B.x - A.x * B.z,
  400eda:	ee66 3a05 	vmul.f32	s7, s12, s10
  400ede:	ee24 4a84 	vmul.f32	s8, s9, s8
  400ee2:	ee33 4ac4 	vsub.f32	s8, s7, s8
            .z = A.x * B.y - A.y * B.x,
  400ee6:	ee64 5aa5 	vmul.f32	s11, s9, s11
  400eea:	ee27 5a85 	vmul.f32	s10, s15, s10
  400eee:	ee75 5ac5 	vsub.f32	s11, s11, s10
            .x = vectorA.axis.x * vectorB.axis.x,
  400ef2:	ee63 6a03 	vmul.f32	s13, s6, s6
            .y = vectorA.axis.y * vectorB.axis.y,
  400ef6:	ee24 7a04 	vmul.f32	s14, s8, s8
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400efa:	ee76 6a87 	vadd.f32	s13, s13, s14
            .z = vectorA.axis.z * vectorB.axis.z,
  400efe:	ee25 7aa5 	vmul.f32	s14, s11, s11
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400f02:	ee76 6a87 	vadd.f32	s13, s13, s14
    union32.i = 0x5F1F1412 - (union32.i >> 1);
  400f06:	4b2c      	ldr	r3, [pc, #176]	; (400fb8 <FusionCompassCalculateHeading+0x300>)
  400f08:	ee16 2a90 	vmov	r2, s13
  400f0c:	eba3 0262 	sub.w	r2, r3, r2, asr #1
  400f10:	ee07 2a10 	vmov	s14, r2
    return union32.f * (1.69000231f - 0.714158168f * x * union32.f * union32.f);
  400f14:	eddf 2a29 	vldr	s5, [pc, #164]	; 400fbc <FusionCompassCalculateHeading+0x304>
  400f18:	ee66 6aa2 	vmul.f32	s13, s13, s5
  400f1c:	ee66 6a87 	vmul.f32	s13, s13, s14
  400f20:	ee66 6a87 	vmul.f32	s13, s13, s14
  400f24:	eddf 3a26 	vldr	s7, [pc, #152]	; 400fc0 <FusionCompassCalculateHeading+0x308>
  400f28:	ee73 6ae6 	vsub.f32	s13, s7, s13
  400f2c:	ee26 7a87 	vmul.f32	s14, s13, s14
            .x = vector.axis.x * scalar,
  400f30:	ee27 5a03 	vmul.f32	s10, s14, s6
            .y = vector.axis.y * scalar,
  400f34:	ee27 4a04 	vmul.f32	s8, s14, s8
            .z = vector.axis.z * scalar,
  400f38:	ee27 7a25 	vmul.f32	s14, s14, s11
            .x = A.y * B.z - A.z * B.y,
  400f3c:	ee64 5a06 	vmul.f32	s11, s8, s12
  400f40:	ee67 6a27 	vmul.f32	s13, s14, s15
  400f44:	ee75 5ae6 	vsub.f32	s11, s11, s13
            .y = A.z * B.x - A.x * B.z,
  400f48:	ee27 7a24 	vmul.f32	s14, s14, s9
  400f4c:	ee25 6a06 	vmul.f32	s12, s10, s12
  400f50:	ee37 7a46 	vsub.f32	s14, s14, s12
            .z = A.x * B.y - A.y * B.x,
  400f54:	ee65 7a27 	vmul.f32	s15, s10, s15
  400f58:	ee24 4a24 	vmul.f32	s8, s8, s9
  400f5c:	ee77 7ac4 	vsub.f32	s15, s15, s8
            .x = vectorA.axis.x * vectorB.axis.x,
  400f60:	ee65 6aa5 	vmul.f32	s13, s11, s11
            .y = vectorA.axis.y * vectorB.axis.y,
  400f64:	ee27 7a07 	vmul.f32	s14, s14, s14
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400f68:	ee36 7a87 	vadd.f32	s14, s13, s14
            .z = vectorA.axis.z * vectorB.axis.z,
  400f6c:	ee67 7aa7 	vmul.f32	s15, s15, s15
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400f70:	ee37 7a27 	vadd.f32	s14, s14, s15
    union32.i = 0x5F1F1412 - (union32.i >> 1);
  400f74:	ee17 2a10 	vmov	r2, s14
  400f78:	eba3 0362 	sub.w	r3, r3, r2, asr #1
  400f7c:	ee07 3a90 	vmov	s15, r3
    return union32.f * (1.69000231f - 0.714158168f * x * union32.f * union32.f);
  400f80:	ee27 7a22 	vmul.f32	s14, s14, s5
  400f84:	ee27 7a27 	vmul.f32	s14, s14, s15
  400f88:	ee27 7a27 	vmul.f32	s14, s14, s15
  400f8c:	ee33 7ac7 	vsub.f32	s14, s7, s14
  400f90:	ee27 7a27 	vmul.f32	s14, s14, s15
            return FusionRadiansToDegrees(atan2f(west.axis.x, north.axis.x));
  400f94:	ee67 7a25 	vmul.f32	s15, s14, s11
  400f98:	ee17 1a90 	vmov	r1, s15
  400f9c:	ee15 0a10 	vmov	r0, s10
  400fa0:	4b08      	ldr	r3, [pc, #32]	; (400fc4 <FusionCompassCalculateHeading+0x30c>)
  400fa2:	4798      	blx	r3
    return radians * (180.0f / (float) M_PI);
  400fa4:	eddf 7a08 	vldr	s15, [pc, #32]	; 400fc8 <FusionCompassCalculateHeading+0x310>
  400fa8:	ee07 0a10 	vmov	s14, r0
  400fac:	ee67 7a27 	vmul.f32	s15, s14, s15
  400fb0:	e70e      	b.n	400dd0 <FusionCompassCalculateHeading+0x118>
  400fb2:	bf00      	nop
  400fb4:	00000000 	.word	0x00000000
  400fb8:	5f1f1412 	.word	0x5f1f1412
  400fbc:	3f36d312 	.word	0x3f36d312
  400fc0:	3fd851ff 	.word	0x3fd851ff
  400fc4:	004040b1 	.word	0x004040b1
  400fc8:	42652ee0 	.word	0x42652ee0

00400fcc <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400fcc:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400fce:	4810      	ldr	r0, [pc, #64]	; (401010 <sysclk_init+0x44>)
  400fd0:	4b10      	ldr	r3, [pc, #64]	; (401014 <sysclk_init+0x48>)
  400fd2:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400fd4:	213e      	movs	r1, #62	; 0x3e
  400fd6:	2000      	movs	r0, #0
  400fd8:	4b0f      	ldr	r3, [pc, #60]	; (401018 <sysclk_init+0x4c>)
  400fda:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400fdc:	4c0f      	ldr	r4, [pc, #60]	; (40101c <sysclk_init+0x50>)
  400fde:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400fe0:	2800      	cmp	r0, #0
  400fe2:	d0fc      	beq.n	400fde <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400fe4:	4b0e      	ldr	r3, [pc, #56]	; (401020 <sysclk_init+0x54>)
  400fe6:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400fe8:	4a0e      	ldr	r2, [pc, #56]	; (401024 <sysclk_init+0x58>)
  400fea:	4b0f      	ldr	r3, [pc, #60]	; (401028 <sysclk_init+0x5c>)
  400fec:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  400fee:	4c0f      	ldr	r4, [pc, #60]	; (40102c <sysclk_init+0x60>)
  400ff0:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400ff2:	2800      	cmp	r0, #0
  400ff4:	d0fc      	beq.n	400ff0 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400ff6:	2002      	movs	r0, #2
  400ff8:	4b0d      	ldr	r3, [pc, #52]	; (401030 <sysclk_init+0x64>)
  400ffa:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400ffc:	2000      	movs	r0, #0
  400ffe:	4b0d      	ldr	r3, [pc, #52]	; (401034 <sysclk_init+0x68>)
  401000:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  401002:	4b0d      	ldr	r3, [pc, #52]	; (401038 <sysclk_init+0x6c>)
  401004:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  401006:	4802      	ldr	r0, [pc, #8]	; (401010 <sysclk_init+0x44>)
  401008:	4b02      	ldr	r3, [pc, #8]	; (401014 <sysclk_init+0x48>)
  40100a:	4798      	blx	r3
  40100c:	bd10      	pop	{r4, pc}
  40100e:	bf00      	nop
  401010:	11e1a300 	.word	0x11e1a300
  401014:	00401861 	.word	0x00401861
  401018:	0040147d 	.word	0x0040147d
  40101c:	004014d1 	.word	0x004014d1
  401020:	004014e1 	.word	0x004014e1
  401024:	20183f01 	.word	0x20183f01
  401028:	400e0600 	.word	0x400e0600
  40102c:	004014f1 	.word	0x004014f1
  401030:	004013e1 	.word	0x004013e1
  401034:	00401419 	.word	0x00401419
  401038:	00401755 	.word	0x00401755

0040103c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  40103c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  401040:	b980      	cbnz	r0, 401064 <_read+0x28>
  401042:	460c      	mov	r4, r1
  401044:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  401046:	2a00      	cmp	r2, #0
  401048:	dd0f      	ble.n	40106a <_read+0x2e>
  40104a:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  40104c:	4e08      	ldr	r6, [pc, #32]	; (401070 <_read+0x34>)
  40104e:	4d09      	ldr	r5, [pc, #36]	; (401074 <_read+0x38>)
  401050:	6830      	ldr	r0, [r6, #0]
  401052:	4621      	mov	r1, r4
  401054:	682b      	ldr	r3, [r5, #0]
  401056:	4798      	blx	r3
		ptr++;
  401058:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  40105a:	42bc      	cmp	r4, r7
  40105c:	d1f8      	bne.n	401050 <_read+0x14>
		nChars++;
	}
	return nChars;
}
  40105e:	4640      	mov	r0, r8
  401060:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  401064:	f04f 38ff 	mov.w	r8, #4294967295
  401068:	e7f9      	b.n	40105e <_read+0x22>
	for (; len > 0; --len) {
  40106a:	4680      	mov	r8, r0
  40106c:	e7f7      	b.n	40105e <_read+0x22>
  40106e:	bf00      	nop
  401070:	20400bd0 	.word	0x20400bd0
  401074:	20400bc8 	.word	0x20400bc8

00401078 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  401078:	3801      	subs	r0, #1
  40107a:	2802      	cmp	r0, #2
  40107c:	d815      	bhi.n	4010aa <_write+0x32>
{
  40107e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401082:	460e      	mov	r6, r1
  401084:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  401086:	b19a      	cbz	r2, 4010b0 <_write+0x38>
  401088:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  40108a:	f8df 8038 	ldr.w	r8, [pc, #56]	; 4010c4 <_write+0x4c>
  40108e:	4f0c      	ldr	r7, [pc, #48]	; (4010c0 <_write+0x48>)
  401090:	f8d8 0000 	ldr.w	r0, [r8]
  401094:	f815 1b01 	ldrb.w	r1, [r5], #1
  401098:	683b      	ldr	r3, [r7, #0]
  40109a:	4798      	blx	r3
  40109c:	2800      	cmp	r0, #0
  40109e:	db0a      	blt.n	4010b6 <_write+0x3e>
  4010a0:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  4010a2:	3c01      	subs	r4, #1
  4010a4:	d1f4      	bne.n	401090 <_write+0x18>
  4010a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4010aa:	f04f 30ff 	mov.w	r0, #4294967295
  4010ae:	4770      	bx	lr
	for (; len != 0; --len) {
  4010b0:	4610      	mov	r0, r2
  4010b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  4010b6:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  4010ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4010be:	bf00      	nop
  4010c0:	20400bcc 	.word	0x20400bcc
  4010c4:	20400bd0 	.word	0x20400bd0

004010c8 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  4010c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4010ca:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4010ce:	4b5c      	ldr	r3, [pc, #368]	; (401240 <board_init+0x178>)
  4010d0:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4010d2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4010d6:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  4010da:	4b5a      	ldr	r3, [pc, #360]	; (401244 <board_init+0x17c>)
  4010dc:	2200      	movs	r2, #0
  4010de:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  4010e2:	695a      	ldr	r2, [r3, #20]
  4010e4:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  4010e8:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  4010ea:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4010ee:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  4010f2:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  4010f6:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  4010fa:	f007 0007 	and.w	r0, r7, #7
  4010fe:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  401100:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  401104:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  401108:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  40110c:	f3bf 8f4f 	dsb	sy
  401110:	f04f 34ff 	mov.w	r4, #4294967295
  401114:	fa04 fc00 	lsl.w	ip, r4, r0
  401118:	fa06 f000 	lsl.w	r0, r6, r0
  40111c:	fa04 f40e 	lsl.w	r4, r4, lr
  401120:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  401124:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  401126:	463a      	mov	r2, r7
  401128:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  40112a:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  40112e:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  401132:	3a01      	subs	r2, #1
  401134:	4423      	add	r3, r4
  401136:	f1b2 3fff 	cmp.w	r2, #4294967295
  40113a:	d1f6      	bne.n	40112a <board_init+0x62>
        } while(sets--);
  40113c:	3e01      	subs	r6, #1
  40113e:	4460      	add	r0, ip
  401140:	f1b6 3fff 	cmp.w	r6, #4294967295
  401144:	d1ef      	bne.n	401126 <board_init+0x5e>
  401146:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  40114a:	4b3e      	ldr	r3, [pc, #248]	; (401244 <board_init+0x17c>)
  40114c:	695a      	ldr	r2, [r3, #20]
  40114e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  401152:	615a      	str	r2, [r3, #20]
  401154:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401158:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  40115c:	4a3a      	ldr	r2, [pc, #232]	; (401248 <board_init+0x180>)
  40115e:	493b      	ldr	r1, [pc, #236]	; (40124c <board_init+0x184>)
  401160:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  401162:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  401166:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  401168:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40116c:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  401170:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  401174:	f022 0201 	bic.w	r2, r2, #1
  401178:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  40117c:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  401180:	f022 0201 	bic.w	r2, r2, #1
  401184:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  401188:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40118c:	f3bf 8f6f 	isb	sy
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  401190:	200a      	movs	r0, #10
  401192:	4c2f      	ldr	r4, [pc, #188]	; (401250 <board_init+0x188>)
  401194:	47a0      	blx	r4
  401196:	200b      	movs	r0, #11
  401198:	47a0      	blx	r4
  40119a:	200c      	movs	r0, #12
  40119c:	47a0      	blx	r4
  40119e:	2010      	movs	r0, #16
  4011a0:	47a0      	blx	r4
  4011a2:	2011      	movs	r0, #17
  4011a4:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4011a6:	4b2b      	ldr	r3, [pc, #172]	; (401254 <board_init+0x18c>)
  4011a8:	f44f 7280 	mov.w	r2, #256	; 0x100
  4011ac:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4011ae:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4011b2:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4011b4:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  4011b8:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4011bc:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4011be:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  4011c2:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4011c4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4011c8:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  4011ca:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  4011cc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  4011d0:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4011d2:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  4011d6:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4011d8:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4011da:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  4011de:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  4011e0:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  4011e4:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  4011e8:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  4011ec:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4011f0:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4011f2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4011f6:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4011f8:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4011fa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4011fe:	6f19      	ldr	r1, [r3, #112]	; 0x70
  401200:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  401204:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  401206:	6f59      	ldr	r1, [r3, #116]	; 0x74
  401208:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  40120c:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40120e:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  401210:	4a11      	ldr	r2, [pc, #68]	; (401258 <board_init+0x190>)
  401212:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  401216:	f043 0310 	orr.w	r3, r3, #16
  40121a:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
		base->PIO_PUDR = mask;
  40121e:	4b0f      	ldr	r3, [pc, #60]	; (40125c <board_init+0x194>)
  401220:	2210      	movs	r2, #16
  401222:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401224:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  401228:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  40122a:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40122c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  401230:	6f19      	ldr	r1, [r3, #112]	; 0x70
  401232:	4311      	orrs	r1, r2
  401234:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  401236:	6f59      	ldr	r1, [r3, #116]	; 0x74
  401238:	4311      	orrs	r1, r2
  40123a:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40123c:	605a      	str	r2, [r3, #4]
  40123e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401240:	400e1850 	.word	0x400e1850
  401244:	e000ed00 	.word	0xe000ed00
  401248:	400e0c00 	.word	0x400e0c00
  40124c:	5a00080c 	.word	0x5a00080c
  401250:	00401501 	.word	0x00401501
  401254:	400e1200 	.word	0x400e1200
  401258:	40088000 	.word	0x40088000
  40125c:	400e1000 	.word	0x400e1000

00401260 <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  401260:	6301      	str	r1, [r0, #48]	; 0x30
  401262:	4770      	bx	lr

00401264 <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  401264:	6341      	str	r1, [r0, #52]	; 0x34
  401266:	4770      	bx	lr

00401268 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  401268:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40126a:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  40126e:	d03a      	beq.n	4012e6 <pio_set_peripheral+0x7e>
  401270:	d813      	bhi.n	40129a <pio_set_peripheral+0x32>
  401272:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  401276:	d025      	beq.n	4012c4 <pio_set_peripheral+0x5c>
  401278:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  40127c:	d10a      	bne.n	401294 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40127e:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401280:	4313      	orrs	r3, r2
  401282:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401284:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401286:	6f41      	ldr	r1, [r0, #116]	; 0x74
  401288:	400b      	ands	r3, r1
  40128a:	ea23 0302 	bic.w	r3, r3, r2
  40128e:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  401290:	6042      	str	r2, [r0, #4]
  401292:	4770      	bx	lr
	switch (ul_type) {
  401294:	2900      	cmp	r1, #0
  401296:	d1fb      	bne.n	401290 <pio_set_peripheral+0x28>
  401298:	4770      	bx	lr
  40129a:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  40129e:	d021      	beq.n	4012e4 <pio_set_peripheral+0x7c>
  4012a0:	d809      	bhi.n	4012b6 <pio_set_peripheral+0x4e>
  4012a2:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4012a6:	d1f3      	bne.n	401290 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  4012a8:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4012aa:	4313      	orrs	r3, r2
  4012ac:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4012ae:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4012b0:	4313      	orrs	r3, r2
  4012b2:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4012b4:	e7ec      	b.n	401290 <pio_set_peripheral+0x28>
	switch (ul_type) {
  4012b6:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4012ba:	d013      	beq.n	4012e4 <pio_set_peripheral+0x7c>
  4012bc:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4012c0:	d010      	beq.n	4012e4 <pio_set_peripheral+0x7c>
  4012c2:	e7e5      	b.n	401290 <pio_set_peripheral+0x28>
{
  4012c4:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  4012c6:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4012c8:	6f04      	ldr	r4, [r0, #112]	; 0x70
  4012ca:	43d3      	mvns	r3, r2
  4012cc:	4021      	ands	r1, r4
  4012ce:	461c      	mov	r4, r3
  4012d0:	4019      	ands	r1, r3
  4012d2:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4012d4:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4012d6:	6f41      	ldr	r1, [r0, #116]	; 0x74
  4012d8:	400b      	ands	r3, r1
  4012da:	4023      	ands	r3, r4
  4012dc:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  4012de:	6042      	str	r2, [r0, #4]
}
  4012e0:	f85d 4b04 	ldr.w	r4, [sp], #4
  4012e4:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  4012e6:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4012e8:	6f01      	ldr	r1, [r0, #112]	; 0x70
  4012ea:	400b      	ands	r3, r1
  4012ec:	ea23 0302 	bic.w	r3, r3, r2
  4012f0:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4012f2:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4012f4:	4313      	orrs	r3, r2
  4012f6:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4012f8:	e7ca      	b.n	401290 <pio_set_peripheral+0x28>

004012fa <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  4012fa:	b410      	push	{r4}
  4012fc:	9c01      	ldr	r4, [sp, #4]
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  4012fe:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  401300:	b94c      	cbnz	r4, 401316 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  401302:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  401304:	b14b      	cbz	r3, 40131a <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  401306:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  401308:	b94a      	cbnz	r2, 40131e <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  40130a:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  40130c:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  40130e:	6001      	str	r1, [r0, #0]
}
  401310:	f85d 4b04 	ldr.w	r4, [sp], #4
  401314:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  401316:	6641      	str	r1, [r0, #100]	; 0x64
  401318:	e7f4      	b.n	401304 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  40131a:	6541      	str	r1, [r0, #84]	; 0x54
  40131c:	e7f4      	b.n	401308 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  40131e:	6301      	str	r1, [r0, #48]	; 0x30
  401320:	e7f4      	b.n	40130c <pio_set_output+0x12>

00401322 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  401322:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  401324:	4770      	bx	lr

00401326 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  401326:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  401328:	4770      	bx	lr
	...

0040132c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  40132c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401330:	4604      	mov	r4, r0
  401332:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401334:	4b0e      	ldr	r3, [pc, #56]	; (401370 <pio_handler_process+0x44>)
  401336:	4798      	blx	r3
  401338:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  40133a:	4620      	mov	r0, r4
  40133c:	4b0d      	ldr	r3, [pc, #52]	; (401374 <pio_handler_process+0x48>)
  40133e:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  401340:	4005      	ands	r5, r0
  401342:	d013      	beq.n	40136c <pio_handler_process+0x40>
  401344:	4c0c      	ldr	r4, [pc, #48]	; (401378 <pio_handler_process+0x4c>)
  401346:	f104 0660 	add.w	r6, r4, #96	; 0x60
  40134a:	e003      	b.n	401354 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  40134c:	42b4      	cmp	r4, r6
  40134e:	d00d      	beq.n	40136c <pio_handler_process+0x40>
  401350:	3410      	adds	r4, #16
		while (status != 0) {
  401352:	b15d      	cbz	r5, 40136c <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  401354:	6820      	ldr	r0, [r4, #0]
  401356:	4540      	cmp	r0, r8
  401358:	d1f8      	bne.n	40134c <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  40135a:	6861      	ldr	r1, [r4, #4]
  40135c:	4229      	tst	r1, r5
  40135e:	d0f5      	beq.n	40134c <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401360:	68e3      	ldr	r3, [r4, #12]
  401362:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401364:	6863      	ldr	r3, [r4, #4]
  401366:	ea25 0503 	bic.w	r5, r5, r3
  40136a:	e7ef      	b.n	40134c <pio_handler_process+0x20>
  40136c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401370:	00401323 	.word	0x00401323
  401374:	00401327 	.word	0x00401327
  401378:	204009dc 	.word	0x204009dc

0040137c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  40137c:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  40137e:	210a      	movs	r1, #10
  401380:	4801      	ldr	r0, [pc, #4]	; (401388 <PIOA_Handler+0xc>)
  401382:	4b02      	ldr	r3, [pc, #8]	; (40138c <PIOA_Handler+0x10>)
  401384:	4798      	blx	r3
  401386:	bd08      	pop	{r3, pc}
  401388:	400e0e00 	.word	0x400e0e00
  40138c:	0040132d 	.word	0x0040132d

00401390 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401390:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  401392:	210b      	movs	r1, #11
  401394:	4801      	ldr	r0, [pc, #4]	; (40139c <PIOB_Handler+0xc>)
  401396:	4b02      	ldr	r3, [pc, #8]	; (4013a0 <PIOB_Handler+0x10>)
  401398:	4798      	blx	r3
  40139a:	bd08      	pop	{r3, pc}
  40139c:	400e1000 	.word	0x400e1000
  4013a0:	0040132d 	.word	0x0040132d

004013a4 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4013a4:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  4013a6:	210c      	movs	r1, #12
  4013a8:	4801      	ldr	r0, [pc, #4]	; (4013b0 <PIOC_Handler+0xc>)
  4013aa:	4b02      	ldr	r3, [pc, #8]	; (4013b4 <PIOC_Handler+0x10>)
  4013ac:	4798      	blx	r3
  4013ae:	bd08      	pop	{r3, pc}
  4013b0:	400e1200 	.word	0x400e1200
  4013b4:	0040132d 	.word	0x0040132d

004013b8 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  4013b8:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  4013ba:	2110      	movs	r1, #16
  4013bc:	4801      	ldr	r0, [pc, #4]	; (4013c4 <PIOD_Handler+0xc>)
  4013be:	4b02      	ldr	r3, [pc, #8]	; (4013c8 <PIOD_Handler+0x10>)
  4013c0:	4798      	blx	r3
  4013c2:	bd08      	pop	{r3, pc}
  4013c4:	400e1400 	.word	0x400e1400
  4013c8:	0040132d 	.word	0x0040132d

004013cc <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  4013cc:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  4013ce:	2111      	movs	r1, #17
  4013d0:	4801      	ldr	r0, [pc, #4]	; (4013d8 <PIOE_Handler+0xc>)
  4013d2:	4b02      	ldr	r3, [pc, #8]	; (4013dc <PIOE_Handler+0x10>)
  4013d4:	4798      	blx	r3
  4013d6:	bd08      	pop	{r3, pc}
  4013d8:	400e1600 	.word	0x400e1600
  4013dc:	0040132d 	.word	0x0040132d

004013e0 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  4013e0:	2803      	cmp	r0, #3
  4013e2:	d011      	beq.n	401408 <pmc_mck_set_division+0x28>
  4013e4:	2804      	cmp	r0, #4
  4013e6:	d012      	beq.n	40140e <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  4013e8:	2802      	cmp	r0, #2
  4013ea:	bf0c      	ite	eq
  4013ec:	f44f 7180 	moveq.w	r1, #256	; 0x100
  4013f0:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  4013f2:	4a08      	ldr	r2, [pc, #32]	; (401414 <pmc_mck_set_division+0x34>)
  4013f4:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4013f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  4013fa:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  4013fc:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4013fe:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401400:	f013 0f08 	tst.w	r3, #8
  401404:	d0fb      	beq.n	4013fe <pmc_mck_set_division+0x1e>
}
  401406:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  401408:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  40140c:	e7f1      	b.n	4013f2 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  40140e:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  401412:	e7ee      	b.n	4013f2 <pmc_mck_set_division+0x12>
  401414:	400e0600 	.word	0x400e0600

00401418 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401418:	4a17      	ldr	r2, [pc, #92]	; (401478 <pmc_switch_mck_to_pllack+0x60>)
  40141a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40141c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  401420:	4318      	orrs	r0, r3
  401422:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401424:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401426:	f013 0f08 	tst.w	r3, #8
  40142a:	d10a      	bne.n	401442 <pmc_switch_mck_to_pllack+0x2a>
  40142c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401430:	4911      	ldr	r1, [pc, #68]	; (401478 <pmc_switch_mck_to_pllack+0x60>)
  401432:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401434:	f012 0f08 	tst.w	r2, #8
  401438:	d103      	bne.n	401442 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40143a:	3b01      	subs	r3, #1
  40143c:	d1f9      	bne.n	401432 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  40143e:	2001      	movs	r0, #1
  401440:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  401442:	4a0d      	ldr	r2, [pc, #52]	; (401478 <pmc_switch_mck_to_pllack+0x60>)
  401444:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401446:	f023 0303 	bic.w	r3, r3, #3
  40144a:	f043 0302 	orr.w	r3, r3, #2
  40144e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401450:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401452:	f013 0f08 	tst.w	r3, #8
  401456:	d10a      	bne.n	40146e <pmc_switch_mck_to_pllack+0x56>
  401458:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  40145c:	4906      	ldr	r1, [pc, #24]	; (401478 <pmc_switch_mck_to_pllack+0x60>)
  40145e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401460:	f012 0f08 	tst.w	r2, #8
  401464:	d105      	bne.n	401472 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401466:	3b01      	subs	r3, #1
  401468:	d1f9      	bne.n	40145e <pmc_switch_mck_to_pllack+0x46>
			return 1;
  40146a:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  40146c:	4770      	bx	lr
	return 0;
  40146e:	2000      	movs	r0, #0
  401470:	4770      	bx	lr
  401472:	2000      	movs	r0, #0
  401474:	4770      	bx	lr
  401476:	bf00      	nop
  401478:	400e0600 	.word	0x400e0600

0040147c <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  40147c:	b9a0      	cbnz	r0, 4014a8 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40147e:	480e      	ldr	r0, [pc, #56]	; (4014b8 <pmc_switch_mainck_to_xtal+0x3c>)
  401480:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  401482:	0209      	lsls	r1, r1, #8
  401484:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401486:	4a0d      	ldr	r2, [pc, #52]	; (4014bc <pmc_switch_mainck_to_xtal+0x40>)
  401488:	401a      	ands	r2, r3
  40148a:	4b0d      	ldr	r3, [pc, #52]	; (4014c0 <pmc_switch_mainck_to_xtal+0x44>)
  40148c:	4313      	orrs	r3, r2
  40148e:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401490:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401492:	4602      	mov	r2, r0
  401494:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401496:	f013 0f01 	tst.w	r3, #1
  40149a:	d0fb      	beq.n	401494 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  40149c:	4a06      	ldr	r2, [pc, #24]	; (4014b8 <pmc_switch_mainck_to_xtal+0x3c>)
  40149e:	6a11      	ldr	r1, [r2, #32]
  4014a0:	4b08      	ldr	r3, [pc, #32]	; (4014c4 <pmc_switch_mainck_to_xtal+0x48>)
  4014a2:	430b      	orrs	r3, r1
  4014a4:	6213      	str	r3, [r2, #32]
  4014a6:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4014a8:	4903      	ldr	r1, [pc, #12]	; (4014b8 <pmc_switch_mainck_to_xtal+0x3c>)
  4014aa:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4014ac:	4a06      	ldr	r2, [pc, #24]	; (4014c8 <pmc_switch_mainck_to_xtal+0x4c>)
  4014ae:	401a      	ands	r2, r3
  4014b0:	4b06      	ldr	r3, [pc, #24]	; (4014cc <pmc_switch_mainck_to_xtal+0x50>)
  4014b2:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4014b4:	620b      	str	r3, [r1, #32]
  4014b6:	4770      	bx	lr
  4014b8:	400e0600 	.word	0x400e0600
  4014bc:	ffc8fffc 	.word	0xffc8fffc
  4014c0:	00370001 	.word	0x00370001
  4014c4:	01370000 	.word	0x01370000
  4014c8:	fec8fffc 	.word	0xfec8fffc
  4014cc:	01370002 	.word	0x01370002

004014d0 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4014d0:	4b02      	ldr	r3, [pc, #8]	; (4014dc <pmc_osc_is_ready_mainck+0xc>)
  4014d2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4014d4:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  4014d8:	4770      	bx	lr
  4014da:	bf00      	nop
  4014dc:	400e0600 	.word	0x400e0600

004014e0 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4014e0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4014e4:	4b01      	ldr	r3, [pc, #4]	; (4014ec <pmc_disable_pllack+0xc>)
  4014e6:	629a      	str	r2, [r3, #40]	; 0x28
  4014e8:	4770      	bx	lr
  4014ea:	bf00      	nop
  4014ec:	400e0600 	.word	0x400e0600

004014f0 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4014f0:	4b02      	ldr	r3, [pc, #8]	; (4014fc <pmc_is_locked_pllack+0xc>)
  4014f2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4014f4:	f000 0002 	and.w	r0, r0, #2
  4014f8:	4770      	bx	lr
  4014fa:	bf00      	nop
  4014fc:	400e0600 	.word	0x400e0600

00401500 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  401500:	283f      	cmp	r0, #63	; 0x3f
  401502:	d81e      	bhi.n	401542 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  401504:	281f      	cmp	r0, #31
  401506:	d80c      	bhi.n	401522 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401508:	4b11      	ldr	r3, [pc, #68]	; (401550 <pmc_enable_periph_clk+0x50>)
  40150a:	699a      	ldr	r2, [r3, #24]
  40150c:	2301      	movs	r3, #1
  40150e:	4083      	lsls	r3, r0
  401510:	4393      	bics	r3, r2
  401512:	d018      	beq.n	401546 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  401514:	2301      	movs	r3, #1
  401516:	fa03 f000 	lsl.w	r0, r3, r0
  40151a:	4b0d      	ldr	r3, [pc, #52]	; (401550 <pmc_enable_periph_clk+0x50>)
  40151c:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40151e:	2000      	movs	r0, #0
  401520:	4770      	bx	lr
		ul_id -= 32;
  401522:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  401524:	4b0a      	ldr	r3, [pc, #40]	; (401550 <pmc_enable_periph_clk+0x50>)
  401526:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  40152a:	2301      	movs	r3, #1
  40152c:	4083      	lsls	r3, r0
  40152e:	4393      	bics	r3, r2
  401530:	d00b      	beq.n	40154a <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  401532:	2301      	movs	r3, #1
  401534:	fa03 f000 	lsl.w	r0, r3, r0
  401538:	4b05      	ldr	r3, [pc, #20]	; (401550 <pmc_enable_periph_clk+0x50>)
  40153a:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  40153e:	2000      	movs	r0, #0
  401540:	4770      	bx	lr
		return 1;
  401542:	2001      	movs	r0, #1
  401544:	4770      	bx	lr
	return 0;
  401546:	2000      	movs	r0, #0
  401548:	4770      	bx	lr
  40154a:	2000      	movs	r0, #0
}
  40154c:	4770      	bx	lr
  40154e:	bf00      	nop
  401550:	400e0600 	.word	0x400e0600

00401554 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  401554:	6943      	ldr	r3, [r0, #20]
  401556:	f013 0f02 	tst.w	r3, #2
  40155a:	d002      	beq.n	401562 <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  40155c:	61c1      	str	r1, [r0, #28]
	return 0;
  40155e:	2000      	movs	r0, #0
  401560:	4770      	bx	lr
		return 1;
  401562:	2001      	movs	r0, #1
}
  401564:	4770      	bx	lr

00401566 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  401566:	6943      	ldr	r3, [r0, #20]
  401568:	f013 0f01 	tst.w	r3, #1
  40156c:	d003      	beq.n	401576 <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  40156e:	6983      	ldr	r3, [r0, #24]
  401570:	700b      	strb	r3, [r1, #0]
	return 0;
  401572:	2000      	movs	r0, #0
  401574:	4770      	bx	lr
		return 1;
  401576:	2001      	movs	r0, #1
}
  401578:	4770      	bx	lr

0040157a <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  40157a:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  40157c:	010b      	lsls	r3, r1, #4
  40157e:	4293      	cmp	r3, r2
  401580:	d914      	bls.n	4015ac <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401582:	00c9      	lsls	r1, r1, #3
  401584:	084b      	lsrs	r3, r1, #1
  401586:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  40158a:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  40158e:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401590:	1e5c      	subs	r4, r3, #1
  401592:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  401596:	428c      	cmp	r4, r1
  401598:	d901      	bls.n	40159e <usart_set_async_baudrate+0x24>
		return 1;
  40159a:	2001      	movs	r0, #1
  40159c:	e017      	b.n	4015ce <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  40159e:	6841      	ldr	r1, [r0, #4]
  4015a0:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  4015a4:	6041      	str	r1, [r0, #4]
  4015a6:	e00c      	b.n	4015c2 <usart_set_async_baudrate+0x48>
		return 1;
  4015a8:	2001      	movs	r0, #1
  4015aa:	e010      	b.n	4015ce <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  4015ac:	0859      	lsrs	r1, r3, #1
  4015ae:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  4015b2:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  4015b6:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  4015b8:	1e5c      	subs	r4, r3, #1
  4015ba:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  4015be:	428c      	cmp	r4, r1
  4015c0:	d8f2      	bhi.n	4015a8 <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  4015c2:	0412      	lsls	r2, r2, #16
  4015c4:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  4015c8:	431a      	orrs	r2, r3
  4015ca:	6202      	str	r2, [r0, #32]

	return 0;
  4015cc:	2000      	movs	r0, #0
}
  4015ce:	f85d 4b04 	ldr.w	r4, [sp], #4
  4015d2:	4770      	bx	lr

004015d4 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  4015d4:	4b08      	ldr	r3, [pc, #32]	; (4015f8 <usart_reset+0x24>)
  4015d6:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  4015da:	2300      	movs	r3, #0
  4015dc:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  4015de:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  4015e0:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  4015e2:	2388      	movs	r3, #136	; 0x88
  4015e4:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  4015e6:	2324      	movs	r3, #36	; 0x24
  4015e8:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  4015ea:	f44f 7380 	mov.w	r3, #256	; 0x100
  4015ee:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  4015f0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  4015f4:	6003      	str	r3, [r0, #0]
  4015f6:	4770      	bx	lr
  4015f8:	55534100 	.word	0x55534100

004015fc <usart_init_rs232>:
{
  4015fc:	b570      	push	{r4, r5, r6, lr}
  4015fe:	4605      	mov	r5, r0
  401600:	460c      	mov	r4, r1
  401602:	4616      	mov	r6, r2
	usart_reset(p_usart);
  401604:	4b0f      	ldr	r3, [pc, #60]	; (401644 <usart_init_rs232+0x48>)
  401606:	4798      	blx	r3
	ul_reg_val = 0;
  401608:	2200      	movs	r2, #0
  40160a:	4b0f      	ldr	r3, [pc, #60]	; (401648 <usart_init_rs232+0x4c>)
  40160c:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  40160e:	b1a4      	cbz	r4, 40163a <usart_init_rs232+0x3e>
  401610:	4632      	mov	r2, r6
  401612:	6821      	ldr	r1, [r4, #0]
  401614:	4628      	mov	r0, r5
  401616:	4b0d      	ldr	r3, [pc, #52]	; (40164c <usart_init_rs232+0x50>)
  401618:	4798      	blx	r3
  40161a:	4602      	mov	r2, r0
  40161c:	b978      	cbnz	r0, 40163e <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  40161e:	6863      	ldr	r3, [r4, #4]
  401620:	68a1      	ldr	r1, [r4, #8]
  401622:	430b      	orrs	r3, r1
  401624:	6921      	ldr	r1, [r4, #16]
  401626:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401628:	68e1      	ldr	r1, [r4, #12]
  40162a:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  40162c:	4906      	ldr	r1, [pc, #24]	; (401648 <usart_init_rs232+0x4c>)
  40162e:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  401630:	6869      	ldr	r1, [r5, #4]
  401632:	430b      	orrs	r3, r1
  401634:	606b      	str	r3, [r5, #4]
}
  401636:	4610      	mov	r0, r2
  401638:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  40163a:	2201      	movs	r2, #1
  40163c:	e7fb      	b.n	401636 <usart_init_rs232+0x3a>
  40163e:	2201      	movs	r2, #1
  401640:	e7f9      	b.n	401636 <usart_init_rs232+0x3a>
  401642:	bf00      	nop
  401644:	004015d5 	.word	0x004015d5
  401648:	20400a4c 	.word	0x20400a4c
  40164c:	0040157b 	.word	0x0040157b

00401650 <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  401650:	2340      	movs	r3, #64	; 0x40
  401652:	6003      	str	r3, [r0, #0]
  401654:	4770      	bx	lr

00401656 <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  401656:	2310      	movs	r3, #16
  401658:	6003      	str	r3, [r0, #0]
  40165a:	4770      	bx	lr

0040165c <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  40165c:	6943      	ldr	r3, [r0, #20]
  40165e:	f013 0f02 	tst.w	r3, #2
  401662:	d004      	beq.n	40166e <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  401664:	f3c1 0108 	ubfx	r1, r1, #0, #9
  401668:	61c1      	str	r1, [r0, #28]
	return 0;
  40166a:	2000      	movs	r0, #0
  40166c:	4770      	bx	lr
		return 1;
  40166e:	2001      	movs	r0, #1
}
  401670:	4770      	bx	lr

00401672 <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  401672:	6943      	ldr	r3, [r0, #20]
  401674:	f013 0f01 	tst.w	r3, #1
  401678:	d005      	beq.n	401686 <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  40167a:	6983      	ldr	r3, [r0, #24]
  40167c:	f3c3 0308 	ubfx	r3, r3, #0, #9
  401680:	600b      	str	r3, [r1, #0]
	return 0;
  401682:	2000      	movs	r0, #0
  401684:	4770      	bx	lr
		return 1;
  401686:	2001      	movs	r0, #1
}
  401688:	4770      	bx	lr

0040168a <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  40168a:	e7fe      	b.n	40168a <Dummy_Handler>

0040168c <Reset_Handler>:
{
  40168c:	b500      	push	{lr}
  40168e:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  401690:	4b25      	ldr	r3, [pc, #148]	; (401728 <Reset_Handler+0x9c>)
  401692:	4a26      	ldr	r2, [pc, #152]	; (40172c <Reset_Handler+0xa0>)
  401694:	429a      	cmp	r2, r3
  401696:	d010      	beq.n	4016ba <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  401698:	4b25      	ldr	r3, [pc, #148]	; (401730 <Reset_Handler+0xa4>)
  40169a:	4a23      	ldr	r2, [pc, #140]	; (401728 <Reset_Handler+0x9c>)
  40169c:	429a      	cmp	r2, r3
  40169e:	d20c      	bcs.n	4016ba <Reset_Handler+0x2e>
  4016a0:	3b01      	subs	r3, #1
  4016a2:	1a9b      	subs	r3, r3, r2
  4016a4:	f023 0303 	bic.w	r3, r3, #3
  4016a8:	3304      	adds	r3, #4
  4016aa:	4413      	add	r3, r2
  4016ac:	491f      	ldr	r1, [pc, #124]	; (40172c <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  4016ae:	f851 0b04 	ldr.w	r0, [r1], #4
  4016b2:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  4016b6:	429a      	cmp	r2, r3
  4016b8:	d1f9      	bne.n	4016ae <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  4016ba:	4b1e      	ldr	r3, [pc, #120]	; (401734 <Reset_Handler+0xa8>)
  4016bc:	4a1e      	ldr	r2, [pc, #120]	; (401738 <Reset_Handler+0xac>)
  4016be:	429a      	cmp	r2, r3
  4016c0:	d20a      	bcs.n	4016d8 <Reset_Handler+0x4c>
  4016c2:	3b01      	subs	r3, #1
  4016c4:	1a9b      	subs	r3, r3, r2
  4016c6:	f023 0303 	bic.w	r3, r3, #3
  4016ca:	3304      	adds	r3, #4
  4016cc:	4413      	add	r3, r2
                *pDest++ = 0;
  4016ce:	2100      	movs	r1, #0
  4016d0:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  4016d4:	4293      	cmp	r3, r2
  4016d6:	d1fb      	bne.n	4016d0 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4016d8:	4a18      	ldr	r2, [pc, #96]	; (40173c <Reset_Handler+0xb0>)
  4016da:	4b19      	ldr	r3, [pc, #100]	; (401740 <Reset_Handler+0xb4>)
  4016dc:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4016e0:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4016e2:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4016e6:	fab3 f383 	clz	r3, r3
  4016ea:	095b      	lsrs	r3, r3, #5
  4016ec:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  4016ee:	b672      	cpsid	i
  __ASM volatile ("dmb");
  4016f0:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4016f4:	2200      	movs	r2, #0
  4016f6:	4b13      	ldr	r3, [pc, #76]	; (401744 <Reset_Handler+0xb8>)
  4016f8:	701a      	strb	r2, [r3, #0]
	return flags;
  4016fa:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  4016fc:	4a12      	ldr	r2, [pc, #72]	; (401748 <Reset_Handler+0xbc>)
  4016fe:	6813      	ldr	r3, [r2, #0]
  401700:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401704:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  401706:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40170a:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  40170e:	b129      	cbz	r1, 40171c <Reset_Handler+0x90>
		cpu_irq_enable();
  401710:	2201      	movs	r2, #1
  401712:	4b0c      	ldr	r3, [pc, #48]	; (401744 <Reset_Handler+0xb8>)
  401714:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  401716:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40171a:	b662      	cpsie	i
        __libc_init_array();
  40171c:	4b0b      	ldr	r3, [pc, #44]	; (40174c <Reset_Handler+0xc0>)
  40171e:	4798      	blx	r3
        main();
  401720:	4b0b      	ldr	r3, [pc, #44]	; (401750 <Reset_Handler+0xc4>)
  401722:	4798      	blx	r3
  401724:	e7fe      	b.n	401724 <Reset_Handler+0x98>
  401726:	bf00      	nop
  401728:	20400000 	.word	0x20400000
  40172c:	0040bc0c 	.word	0x0040bc0c
  401730:	204009c0 	.word	0x204009c0
  401734:	20400c44 	.word	0x20400c44
  401738:	204009c0 	.word	0x204009c0
  40173c:	e000ed00 	.word	0xe000ed00
  401740:	00400000 	.word	0x00400000
  401744:	20400000 	.word	0x20400000
  401748:	e000ed88 	.word	0xe000ed88
  40174c:	0040635d 	.word	0x0040635d
  401750:	00403db9 	.word	0x00403db9

00401754 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401754:	4b3b      	ldr	r3, [pc, #236]	; (401844 <SystemCoreClockUpdate+0xf0>)
  401756:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401758:	f003 0303 	and.w	r3, r3, #3
  40175c:	2b01      	cmp	r3, #1
  40175e:	d01d      	beq.n	40179c <SystemCoreClockUpdate+0x48>
  401760:	b183      	cbz	r3, 401784 <SystemCoreClockUpdate+0x30>
  401762:	2b02      	cmp	r3, #2
  401764:	d036      	beq.n	4017d4 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401766:	4b37      	ldr	r3, [pc, #220]	; (401844 <SystemCoreClockUpdate+0xf0>)
  401768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40176a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40176e:	2b70      	cmp	r3, #112	; 0x70
  401770:	d05f      	beq.n	401832 <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401772:	4b34      	ldr	r3, [pc, #208]	; (401844 <SystemCoreClockUpdate+0xf0>)
  401774:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401776:	4934      	ldr	r1, [pc, #208]	; (401848 <SystemCoreClockUpdate+0xf4>)
  401778:	f3c2 1202 	ubfx	r2, r2, #4, #3
  40177c:	680b      	ldr	r3, [r1, #0]
  40177e:	40d3      	lsrs	r3, r2
  401780:	600b      	str	r3, [r1, #0]
  401782:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401784:	4b31      	ldr	r3, [pc, #196]	; (40184c <SystemCoreClockUpdate+0xf8>)
  401786:	695b      	ldr	r3, [r3, #20]
  401788:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  40178c:	bf14      	ite	ne
  40178e:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401792:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  401796:	4b2c      	ldr	r3, [pc, #176]	; (401848 <SystemCoreClockUpdate+0xf4>)
  401798:	601a      	str	r2, [r3, #0]
  40179a:	e7e4      	b.n	401766 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40179c:	4b29      	ldr	r3, [pc, #164]	; (401844 <SystemCoreClockUpdate+0xf0>)
  40179e:	6a1b      	ldr	r3, [r3, #32]
  4017a0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4017a4:	d003      	beq.n	4017ae <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4017a6:	4a2a      	ldr	r2, [pc, #168]	; (401850 <SystemCoreClockUpdate+0xfc>)
  4017a8:	4b27      	ldr	r3, [pc, #156]	; (401848 <SystemCoreClockUpdate+0xf4>)
  4017aa:	601a      	str	r2, [r3, #0]
  4017ac:	e7db      	b.n	401766 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4017ae:	4a29      	ldr	r2, [pc, #164]	; (401854 <SystemCoreClockUpdate+0x100>)
  4017b0:	4b25      	ldr	r3, [pc, #148]	; (401848 <SystemCoreClockUpdate+0xf4>)
  4017b2:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4017b4:	4b23      	ldr	r3, [pc, #140]	; (401844 <SystemCoreClockUpdate+0xf0>)
  4017b6:	6a1b      	ldr	r3, [r3, #32]
  4017b8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4017bc:	2b10      	cmp	r3, #16
  4017be:	d005      	beq.n	4017cc <SystemCoreClockUpdate+0x78>
  4017c0:	2b20      	cmp	r3, #32
  4017c2:	d1d0      	bne.n	401766 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  4017c4:	4a22      	ldr	r2, [pc, #136]	; (401850 <SystemCoreClockUpdate+0xfc>)
  4017c6:	4b20      	ldr	r3, [pc, #128]	; (401848 <SystemCoreClockUpdate+0xf4>)
  4017c8:	601a      	str	r2, [r3, #0]
          break;
  4017ca:	e7cc      	b.n	401766 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  4017cc:	4a22      	ldr	r2, [pc, #136]	; (401858 <SystemCoreClockUpdate+0x104>)
  4017ce:	4b1e      	ldr	r3, [pc, #120]	; (401848 <SystemCoreClockUpdate+0xf4>)
  4017d0:	601a      	str	r2, [r3, #0]
          break;
  4017d2:	e7c8      	b.n	401766 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4017d4:	4b1b      	ldr	r3, [pc, #108]	; (401844 <SystemCoreClockUpdate+0xf0>)
  4017d6:	6a1b      	ldr	r3, [r3, #32]
  4017d8:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4017dc:	d016      	beq.n	40180c <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  4017de:	4a1c      	ldr	r2, [pc, #112]	; (401850 <SystemCoreClockUpdate+0xfc>)
  4017e0:	4b19      	ldr	r3, [pc, #100]	; (401848 <SystemCoreClockUpdate+0xf4>)
  4017e2:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4017e4:	4b17      	ldr	r3, [pc, #92]	; (401844 <SystemCoreClockUpdate+0xf0>)
  4017e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4017e8:	f003 0303 	and.w	r3, r3, #3
  4017ec:	2b02      	cmp	r3, #2
  4017ee:	d1ba      	bne.n	401766 <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4017f0:	4a14      	ldr	r2, [pc, #80]	; (401844 <SystemCoreClockUpdate+0xf0>)
  4017f2:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4017f4:	6a92      	ldr	r2, [r2, #40]	; 0x28
  4017f6:	4814      	ldr	r0, [pc, #80]	; (401848 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4017f8:	f3c1 410a 	ubfx	r1, r1, #16, #11
  4017fc:	6803      	ldr	r3, [r0, #0]
  4017fe:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401802:	b2d2      	uxtb	r2, r2
  401804:	fbb3 f3f2 	udiv	r3, r3, r2
  401808:	6003      	str	r3, [r0, #0]
  40180a:	e7ac      	b.n	401766 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40180c:	4a11      	ldr	r2, [pc, #68]	; (401854 <SystemCoreClockUpdate+0x100>)
  40180e:	4b0e      	ldr	r3, [pc, #56]	; (401848 <SystemCoreClockUpdate+0xf4>)
  401810:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401812:	4b0c      	ldr	r3, [pc, #48]	; (401844 <SystemCoreClockUpdate+0xf0>)
  401814:	6a1b      	ldr	r3, [r3, #32]
  401816:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40181a:	2b10      	cmp	r3, #16
  40181c:	d005      	beq.n	40182a <SystemCoreClockUpdate+0xd6>
  40181e:	2b20      	cmp	r3, #32
  401820:	d1e0      	bne.n	4017e4 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  401822:	4a0b      	ldr	r2, [pc, #44]	; (401850 <SystemCoreClockUpdate+0xfc>)
  401824:	4b08      	ldr	r3, [pc, #32]	; (401848 <SystemCoreClockUpdate+0xf4>)
  401826:	601a      	str	r2, [r3, #0]
          break;
  401828:	e7dc      	b.n	4017e4 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  40182a:	4a0b      	ldr	r2, [pc, #44]	; (401858 <SystemCoreClockUpdate+0x104>)
  40182c:	4b06      	ldr	r3, [pc, #24]	; (401848 <SystemCoreClockUpdate+0xf4>)
  40182e:	601a      	str	r2, [r3, #0]
          break;
  401830:	e7d8      	b.n	4017e4 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  401832:	4a05      	ldr	r2, [pc, #20]	; (401848 <SystemCoreClockUpdate+0xf4>)
  401834:	6813      	ldr	r3, [r2, #0]
  401836:	4909      	ldr	r1, [pc, #36]	; (40185c <SystemCoreClockUpdate+0x108>)
  401838:	fba1 1303 	umull	r1, r3, r1, r3
  40183c:	085b      	lsrs	r3, r3, #1
  40183e:	6013      	str	r3, [r2, #0]
  401840:	4770      	bx	lr
  401842:	bf00      	nop
  401844:	400e0600 	.word	0x400e0600
  401848:	20400004 	.word	0x20400004
  40184c:	400e1810 	.word	0x400e1810
  401850:	00b71b00 	.word	0x00b71b00
  401854:	003d0900 	.word	0x003d0900
  401858:	007a1200 	.word	0x007a1200
  40185c:	aaaaaaab 	.word	0xaaaaaaab

00401860 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401860:	4b16      	ldr	r3, [pc, #88]	; (4018bc <system_init_flash+0x5c>)
  401862:	4298      	cmp	r0, r3
  401864:	d913      	bls.n	40188e <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  401866:	4b16      	ldr	r3, [pc, #88]	; (4018c0 <system_init_flash+0x60>)
  401868:	4298      	cmp	r0, r3
  40186a:	d915      	bls.n	401898 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  40186c:	4b15      	ldr	r3, [pc, #84]	; (4018c4 <system_init_flash+0x64>)
  40186e:	4298      	cmp	r0, r3
  401870:	d916      	bls.n	4018a0 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  401872:	4b15      	ldr	r3, [pc, #84]	; (4018c8 <system_init_flash+0x68>)
  401874:	4298      	cmp	r0, r3
  401876:	d917      	bls.n	4018a8 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  401878:	4b14      	ldr	r3, [pc, #80]	; (4018cc <system_init_flash+0x6c>)
  40187a:	4298      	cmp	r0, r3
  40187c:	d918      	bls.n	4018b0 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  40187e:	4b14      	ldr	r3, [pc, #80]	; (4018d0 <system_init_flash+0x70>)
  401880:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401882:	bf94      	ite	ls
  401884:	4a13      	ldrls	r2, [pc, #76]	; (4018d4 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  401886:	4a14      	ldrhi	r2, [pc, #80]	; (4018d8 <system_init_flash+0x78>)
  401888:	4b14      	ldr	r3, [pc, #80]	; (4018dc <system_init_flash+0x7c>)
  40188a:	601a      	str	r2, [r3, #0]
  40188c:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  40188e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401892:	4b12      	ldr	r3, [pc, #72]	; (4018dc <system_init_flash+0x7c>)
  401894:	601a      	str	r2, [r3, #0]
  401896:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401898:	4a11      	ldr	r2, [pc, #68]	; (4018e0 <system_init_flash+0x80>)
  40189a:	4b10      	ldr	r3, [pc, #64]	; (4018dc <system_init_flash+0x7c>)
  40189c:	601a      	str	r2, [r3, #0]
  40189e:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4018a0:	4a10      	ldr	r2, [pc, #64]	; (4018e4 <system_init_flash+0x84>)
  4018a2:	4b0e      	ldr	r3, [pc, #56]	; (4018dc <system_init_flash+0x7c>)
  4018a4:	601a      	str	r2, [r3, #0]
  4018a6:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4018a8:	4a0f      	ldr	r2, [pc, #60]	; (4018e8 <system_init_flash+0x88>)
  4018aa:	4b0c      	ldr	r3, [pc, #48]	; (4018dc <system_init_flash+0x7c>)
  4018ac:	601a      	str	r2, [r3, #0]
  4018ae:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4018b0:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4018b4:	4b09      	ldr	r3, [pc, #36]	; (4018dc <system_init_flash+0x7c>)
  4018b6:	601a      	str	r2, [r3, #0]
  4018b8:	4770      	bx	lr
  4018ba:	bf00      	nop
  4018bc:	015ef3bf 	.word	0x015ef3bf
  4018c0:	02bde77f 	.word	0x02bde77f
  4018c4:	041cdb3f 	.word	0x041cdb3f
  4018c8:	057bceff 	.word	0x057bceff
  4018cc:	06dac2bf 	.word	0x06dac2bf
  4018d0:	0839b67f 	.word	0x0839b67f
  4018d4:	04000500 	.word	0x04000500
  4018d8:	04000600 	.word	0x04000600
  4018dc:	400e0c00 	.word	0x400e0c00
  4018e0:	04000100 	.word	0x04000100
  4018e4:	04000200 	.word	0x04000200
  4018e8:	04000300 	.word	0x04000300

004018ec <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  4018ec:	4b0a      	ldr	r3, [pc, #40]	; (401918 <_sbrk+0x2c>)
  4018ee:	681b      	ldr	r3, [r3, #0]
  4018f0:	b153      	cbz	r3, 401908 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  4018f2:	4b09      	ldr	r3, [pc, #36]	; (401918 <_sbrk+0x2c>)
  4018f4:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  4018f6:	181a      	adds	r2, r3, r0
  4018f8:	4908      	ldr	r1, [pc, #32]	; (40191c <_sbrk+0x30>)
  4018fa:	4291      	cmp	r1, r2
  4018fc:	db08      	blt.n	401910 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  4018fe:	4610      	mov	r0, r2
  401900:	4a05      	ldr	r2, [pc, #20]	; (401918 <_sbrk+0x2c>)
  401902:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  401904:	4618      	mov	r0, r3
  401906:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  401908:	4a05      	ldr	r2, [pc, #20]	; (401920 <_sbrk+0x34>)
  40190a:	4b03      	ldr	r3, [pc, #12]	; (401918 <_sbrk+0x2c>)
  40190c:	601a      	str	r2, [r3, #0]
  40190e:	e7f0      	b.n	4018f2 <_sbrk+0x6>
		return (caddr_t) -1;	
  401910:	f04f 30ff 	mov.w	r0, #4294967295
}
  401914:	4770      	bx	lr
  401916:	bf00      	nop
  401918:	20400a50 	.word	0x20400a50
  40191c:	2045fffc 	.word	0x2045fffc
  401920:	20402e48 	.word	0x20402e48

00401924 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  401924:	f04f 30ff 	mov.w	r0, #4294967295
  401928:	4770      	bx	lr

0040192a <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  40192a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  40192e:	604b      	str	r3, [r1, #4]

	return 0;
}
  401930:	2000      	movs	r0, #0
  401932:	4770      	bx	lr

00401934 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  401934:	2001      	movs	r0, #1
  401936:	4770      	bx	lr

00401938 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  401938:	2000      	movs	r0, #0
  40193a:	4770      	bx	lr

0040193c <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  40193c:	f100 0308 	add.w	r3, r0, #8
  401940:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  401942:	f04f 32ff 	mov.w	r2, #4294967295
  401946:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  401948:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  40194a:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
  40194c:	2300      	movs	r3, #0
  40194e:	6003      	str	r3, [r0, #0]
  401950:	4770      	bx	lr

00401952 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  401952:	2300      	movs	r3, #0
  401954:	6103      	str	r3, [r0, #16]
  401956:	4770      	bx	lr

00401958 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
  401958:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
  40195a:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
  40195c:	689a      	ldr	r2, [r3, #8]
  40195e:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
  401960:	689a      	ldr	r2, [r3, #8]
  401962:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
  401964:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  401966:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  401968:	6803      	ldr	r3, [r0, #0]
  40196a:	3301      	adds	r3, #1
  40196c:	6003      	str	r3, [r0, #0]
  40196e:	4770      	bx	lr

00401970 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
  401970:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
  401972:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  401974:	f1b5 3fff 	cmp.w	r5, #4294967295
  401978:	d002      	beq.n	401980 <vListInsert+0x10>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  40197a:	f100 0208 	add.w	r2, r0, #8
  40197e:	e002      	b.n	401986 <vListInsert+0x16>
		pxIterator = pxList->xListEnd.pxPrevious;
  401980:	6902      	ldr	r2, [r0, #16]
  401982:	e004      	b.n	40198e <vListInsert+0x1e>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  401984:	461a      	mov	r2, r3
  401986:	6853      	ldr	r3, [r2, #4]
  401988:	681c      	ldr	r4, [r3, #0]
  40198a:	42a5      	cmp	r5, r4
  40198c:	d2fa      	bcs.n	401984 <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  40198e:	6853      	ldr	r3, [r2, #4]
  401990:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
  401992:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
  401994:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
  401996:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  401998:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  40199a:	6803      	ldr	r3, [r0, #0]
  40199c:	3301      	adds	r3, #1
  40199e:	6003      	str	r3, [r0, #0]
}
  4019a0:	bc30      	pop	{r4, r5}
  4019a2:	4770      	bx	lr

004019a4 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
  4019a4:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  4019a6:	6842      	ldr	r2, [r0, #4]
  4019a8:	6881      	ldr	r1, [r0, #8]
  4019aa:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  4019ac:	6882      	ldr	r2, [r0, #8]
  4019ae:	6841      	ldr	r1, [r0, #4]
  4019b0:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  4019b2:	685a      	ldr	r2, [r3, #4]
  4019b4:	4290      	cmp	r0, r2
  4019b6:	d005      	beq.n	4019c4 <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
  4019b8:	2200      	movs	r2, #0
  4019ba:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
  4019bc:	6818      	ldr	r0, [r3, #0]
  4019be:	3801      	subs	r0, #1
  4019c0:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
  4019c2:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  4019c4:	6882      	ldr	r2, [r0, #8]
  4019c6:	605a      	str	r2, [r3, #4]
  4019c8:	e7f6      	b.n	4019b8 <uxListRemove+0x14>
	...

004019cc <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
  4019cc:	4b0d      	ldr	r3, [pc, #52]	; (401a04 <prvTaskExitError+0x38>)
  4019ce:	681b      	ldr	r3, [r3, #0]
  4019d0:	f1b3 3fff 	cmp.w	r3, #4294967295
  4019d4:	d00a      	beq.n	4019ec <prvTaskExitError+0x20>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
  4019d6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4019da:	b672      	cpsid	i
  4019dc:	f383 8811 	msr	BASEPRI, r3
  4019e0:	f3bf 8f6f 	isb	sy
  4019e4:	f3bf 8f4f 	dsb	sy
  4019e8:	b662      	cpsie	i
  4019ea:	e7fe      	b.n	4019ea <prvTaskExitError+0x1e>
  4019ec:	f04f 0380 	mov.w	r3, #128	; 0x80
  4019f0:	b672      	cpsid	i
  4019f2:	f383 8811 	msr	BASEPRI, r3
  4019f6:	f3bf 8f6f 	isb	sy
  4019fa:	f3bf 8f4f 	dsb	sy
  4019fe:	b662      	cpsie	i
  401a00:	e7fe      	b.n	401a00 <prvTaskExitError+0x34>
  401a02:	bf00      	nop
  401a04:	20400008 	.word	0x20400008

00401a08 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
  401a08:	4806      	ldr	r0, [pc, #24]	; (401a24 <prvPortStartFirstTask+0x1c>)
  401a0a:	6800      	ldr	r0, [r0, #0]
  401a0c:	6800      	ldr	r0, [r0, #0]
  401a0e:	f380 8808 	msr	MSP, r0
  401a12:	b662      	cpsie	i
  401a14:	b661      	cpsie	f
  401a16:	f3bf 8f4f 	dsb	sy
  401a1a:	f3bf 8f6f 	isb	sy
  401a1e:	df00      	svc	0
  401a20:	bf00      	nop
  401a22:	0000      	.short	0x0000
  401a24:	e000ed08 	.word	0xe000ed08

00401a28 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
  401a28:	f8df 000c 	ldr.w	r0, [pc, #12]	; 401a38 <vPortEnableVFP+0x10>
  401a2c:	6801      	ldr	r1, [r0, #0]
  401a2e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  401a32:	6001      	str	r1, [r0, #0]
  401a34:	4770      	bx	lr
  401a36:	0000      	.short	0x0000
  401a38:	e000ed88 	.word	0xe000ed88

00401a3c <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
  401a3c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  401a40:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
  401a44:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
  401a48:	4b05      	ldr	r3, [pc, #20]	; (401a60 <pxPortInitialiseStack+0x24>)
  401a4a:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
  401a4e:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
  401a52:	f06f 0302 	mvn.w	r3, #2
  401a56:	f840 3c24 	str.w	r3, [r0, #-36]
}
  401a5a:	3844      	subs	r0, #68	; 0x44
  401a5c:	4770      	bx	lr
  401a5e:	bf00      	nop
  401a60:	004019cd 	.word	0x004019cd

00401a64 <SVC_Handler>:
	__asm volatile (
  401a64:	4b06      	ldr	r3, [pc, #24]	; (401a80 <pxCurrentTCBConst2>)
  401a66:	6819      	ldr	r1, [r3, #0]
  401a68:	6808      	ldr	r0, [r1, #0]
  401a6a:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401a6e:	f380 8809 	msr	PSP, r0
  401a72:	f3bf 8f6f 	isb	sy
  401a76:	f04f 0000 	mov.w	r0, #0
  401a7a:	f380 8811 	msr	BASEPRI, r0
  401a7e:	4770      	bx	lr

00401a80 <pxCurrentTCBConst2>:
  401a80:	20400a5c 	.word	0x20400a5c
  401a84:	4770      	bx	lr
  401a86:	bf00      	nop

00401a88 <vPortEnterCritical>:
  401a88:	f04f 0380 	mov.w	r3, #128	; 0x80
  401a8c:	b672      	cpsid	i
  401a8e:	f383 8811 	msr	BASEPRI, r3
  401a92:	f3bf 8f6f 	isb	sy
  401a96:	f3bf 8f4f 	dsb	sy
  401a9a:	b662      	cpsie	i
	uxCriticalNesting++;
  401a9c:	4a0b      	ldr	r2, [pc, #44]	; (401acc <vPortEnterCritical+0x44>)
  401a9e:	6813      	ldr	r3, [r2, #0]
  401aa0:	3301      	adds	r3, #1
  401aa2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
  401aa4:	2b01      	cmp	r3, #1
  401aa6:	d10f      	bne.n	401ac8 <vPortEnterCritical+0x40>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
  401aa8:	4b09      	ldr	r3, [pc, #36]	; (401ad0 <vPortEnterCritical+0x48>)
  401aaa:	681b      	ldr	r3, [r3, #0]
  401aac:	f013 0fff 	tst.w	r3, #255	; 0xff
  401ab0:	d00a      	beq.n	401ac8 <vPortEnterCritical+0x40>
  401ab2:	f04f 0380 	mov.w	r3, #128	; 0x80
  401ab6:	b672      	cpsid	i
  401ab8:	f383 8811 	msr	BASEPRI, r3
  401abc:	f3bf 8f6f 	isb	sy
  401ac0:	f3bf 8f4f 	dsb	sy
  401ac4:	b662      	cpsie	i
  401ac6:	e7fe      	b.n	401ac6 <vPortEnterCritical+0x3e>
  401ac8:	4770      	bx	lr
  401aca:	bf00      	nop
  401acc:	20400008 	.word	0x20400008
  401ad0:	e000ed04 	.word	0xe000ed04

00401ad4 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
  401ad4:	4b0a      	ldr	r3, [pc, #40]	; (401b00 <vPortExitCritical+0x2c>)
  401ad6:	681b      	ldr	r3, [r3, #0]
  401ad8:	b953      	cbnz	r3, 401af0 <vPortExitCritical+0x1c>
  401ada:	f04f 0380 	mov.w	r3, #128	; 0x80
  401ade:	b672      	cpsid	i
  401ae0:	f383 8811 	msr	BASEPRI, r3
  401ae4:	f3bf 8f6f 	isb	sy
  401ae8:	f3bf 8f4f 	dsb	sy
  401aec:	b662      	cpsie	i
  401aee:	e7fe      	b.n	401aee <vPortExitCritical+0x1a>
	uxCriticalNesting--;
  401af0:	3b01      	subs	r3, #1
  401af2:	4a03      	ldr	r2, [pc, #12]	; (401b00 <vPortExitCritical+0x2c>)
  401af4:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
  401af6:	b90b      	cbnz	r3, 401afc <vPortExitCritical+0x28>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
  401af8:	f383 8811 	msr	BASEPRI, r3
  401afc:	4770      	bx	lr
  401afe:	bf00      	nop
  401b00:	20400008 	.word	0x20400008

00401b04 <PendSV_Handler>:
	__asm volatile
  401b04:	f3ef 8009 	mrs	r0, PSP
  401b08:	f3bf 8f6f 	isb	sy
  401b0c:	4b15      	ldr	r3, [pc, #84]	; (401b64 <pxCurrentTCBConst>)
  401b0e:	681a      	ldr	r2, [r3, #0]
  401b10:	f01e 0f10 	tst.w	lr, #16
  401b14:	bf08      	it	eq
  401b16:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
  401b1a:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401b1e:	6010      	str	r0, [r2, #0]
  401b20:	f84d 3d04 	str.w	r3, [sp, #-4]!
  401b24:	f04f 0080 	mov.w	r0, #128	; 0x80
  401b28:	b672      	cpsid	i
  401b2a:	f380 8811 	msr	BASEPRI, r0
  401b2e:	f3bf 8f4f 	dsb	sy
  401b32:	f3bf 8f6f 	isb	sy
  401b36:	b662      	cpsie	i
  401b38:	f001 f890 	bl	402c5c <vTaskSwitchContext>
  401b3c:	f04f 0000 	mov.w	r0, #0
  401b40:	f380 8811 	msr	BASEPRI, r0
  401b44:	bc08      	pop	{r3}
  401b46:	6819      	ldr	r1, [r3, #0]
  401b48:	6808      	ldr	r0, [r1, #0]
  401b4a:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401b4e:	f01e 0f10 	tst.w	lr, #16
  401b52:	bf08      	it	eq
  401b54:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
  401b58:	f380 8809 	msr	PSP, r0
  401b5c:	f3bf 8f6f 	isb	sy
  401b60:	4770      	bx	lr
  401b62:	bf00      	nop

00401b64 <pxCurrentTCBConst>:
  401b64:	20400a5c 	.word	0x20400a5c
  401b68:	4770      	bx	lr
  401b6a:	bf00      	nop

00401b6c <SysTick_Handler>:
{
  401b6c:	b508      	push	{r3, lr}
	__asm volatile
  401b6e:	f3ef 8311 	mrs	r3, BASEPRI
  401b72:	f04f 0280 	mov.w	r2, #128	; 0x80
  401b76:	b672      	cpsid	i
  401b78:	f382 8811 	msr	BASEPRI, r2
  401b7c:	f3bf 8f6f 	isb	sy
  401b80:	f3bf 8f4f 	dsb	sy
  401b84:	b662      	cpsie	i
		if( xTaskIncrementTick() != pdFALSE )
  401b86:	4b05      	ldr	r3, [pc, #20]	; (401b9c <SysTick_Handler+0x30>)
  401b88:	4798      	blx	r3
  401b8a:	b118      	cbz	r0, 401b94 <SysTick_Handler+0x28>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  401b8c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401b90:	4b03      	ldr	r3, [pc, #12]	; (401ba0 <SysTick_Handler+0x34>)
  401b92:	601a      	str	r2, [r3, #0]
	__asm volatile
  401b94:	2300      	movs	r3, #0
  401b96:	f383 8811 	msr	BASEPRI, r3
  401b9a:	bd08      	pop	{r3, pc}
  401b9c:	004028c9 	.word	0x004028c9
  401ba0:	e000ed04 	.word	0xe000ed04

00401ba4 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
  401ba4:	4a03      	ldr	r2, [pc, #12]	; (401bb4 <vPortSetupTimerInterrupt+0x10>)
  401ba6:	4b04      	ldr	r3, [pc, #16]	; (401bb8 <vPortSetupTimerInterrupt+0x14>)
  401ba8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
  401baa:	2207      	movs	r2, #7
  401bac:	3b04      	subs	r3, #4
  401bae:	601a      	str	r2, [r3, #0]
  401bb0:	4770      	bx	lr
  401bb2:	bf00      	nop
  401bb4:	000927bf 	.word	0x000927bf
  401bb8:	e000e014 	.word	0xe000e014

00401bbc <xPortStartScheduler>:
{
  401bbc:	b500      	push	{lr}
  401bbe:	b083      	sub	sp, #12
		ulOriginalPriority = *pucFirstUserPriorityRegister;
  401bc0:	4b25      	ldr	r3, [pc, #148]	; (401c58 <xPortStartScheduler+0x9c>)
  401bc2:	781a      	ldrb	r2, [r3, #0]
  401bc4:	b2d2      	uxtb	r2, r2
  401bc6:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
  401bc8:	22ff      	movs	r2, #255	; 0xff
  401bca:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
  401bcc:	781b      	ldrb	r3, [r3, #0]
  401bce:	b2db      	uxtb	r3, r3
  401bd0:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
  401bd4:	f89d 3003 	ldrb.w	r3, [sp, #3]
  401bd8:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401bdc:	4a1f      	ldr	r2, [pc, #124]	; (401c5c <xPortStartScheduler+0xa0>)
  401bde:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
  401be0:	2207      	movs	r2, #7
  401be2:	4b1f      	ldr	r3, [pc, #124]	; (401c60 <xPortStartScheduler+0xa4>)
  401be4:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  401be6:	f89d 3003 	ldrb.w	r3, [sp, #3]
  401bea:	f013 0f80 	tst.w	r3, #128	; 0x80
  401bee:	d010      	beq.n	401c12 <xPortStartScheduler+0x56>
  401bf0:	2206      	movs	r2, #6
  401bf2:	e000      	b.n	401bf6 <xPortStartScheduler+0x3a>
  401bf4:	460a      	mov	r2, r1
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
  401bf6:	f89d 3003 	ldrb.w	r3, [sp, #3]
  401bfa:	005b      	lsls	r3, r3, #1
  401bfc:	b2db      	uxtb	r3, r3
  401bfe:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  401c02:	f89d 3003 	ldrb.w	r3, [sp, #3]
  401c06:	1e51      	subs	r1, r2, #1
  401c08:	f013 0f80 	tst.w	r3, #128	; 0x80
  401c0c:	d1f2      	bne.n	401bf4 <xPortStartScheduler+0x38>
  401c0e:	4b14      	ldr	r3, [pc, #80]	; (401c60 <xPortStartScheduler+0xa4>)
  401c10:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  401c12:	4a13      	ldr	r2, [pc, #76]	; (401c60 <xPortStartScheduler+0xa4>)
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
  401c14:	6813      	ldr	r3, [r2, #0]
  401c16:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  401c18:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  401c1c:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
  401c1e:	9b01      	ldr	r3, [sp, #4]
  401c20:	b2db      	uxtb	r3, r3
  401c22:	4a0d      	ldr	r2, [pc, #52]	; (401c58 <xPortStartScheduler+0x9c>)
  401c24:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  401c26:	4b0f      	ldr	r3, [pc, #60]	; (401c64 <xPortStartScheduler+0xa8>)
  401c28:	681a      	ldr	r2, [r3, #0]
  401c2a:	f442 0260 	orr.w	r2, r2, #14680064	; 0xe00000
  401c2e:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  401c30:	681a      	ldr	r2, [r3, #0]
  401c32:	f042 4260 	orr.w	r2, r2, #3758096384	; 0xe0000000
  401c36:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
  401c38:	4b0b      	ldr	r3, [pc, #44]	; (401c68 <xPortStartScheduler+0xac>)
  401c3a:	4798      	blx	r3
	uxCriticalNesting = 0;
  401c3c:	2200      	movs	r2, #0
  401c3e:	4b0b      	ldr	r3, [pc, #44]	; (401c6c <xPortStartScheduler+0xb0>)
  401c40:	601a      	str	r2, [r3, #0]
	vPortEnableVFP();
  401c42:	4b0b      	ldr	r3, [pc, #44]	; (401c70 <xPortStartScheduler+0xb4>)
  401c44:	4798      	blx	r3
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
  401c46:	4a0b      	ldr	r2, [pc, #44]	; (401c74 <xPortStartScheduler+0xb8>)
  401c48:	6813      	ldr	r3, [r2, #0]
  401c4a:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
  401c4e:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
  401c50:	4b09      	ldr	r3, [pc, #36]	; (401c78 <xPortStartScheduler+0xbc>)
  401c52:	4798      	blx	r3
	prvTaskExitError();
  401c54:	4b09      	ldr	r3, [pc, #36]	; (401c7c <xPortStartScheduler+0xc0>)
  401c56:	4798      	blx	r3
  401c58:	e000e400 	.word	0xe000e400
  401c5c:	20400a54 	.word	0x20400a54
  401c60:	20400a58 	.word	0x20400a58
  401c64:	e000ed20 	.word	0xe000ed20
  401c68:	00401ba5 	.word	0x00401ba5
  401c6c:	20400008 	.word	0x20400008
  401c70:	00401a29 	.word	0x00401a29
  401c74:	e000ef34 	.word	0xe000ef34
  401c78:	00401a09 	.word	0x00401a09
  401c7c:	004019cd 	.word	0x004019cd

00401c80 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
  401c80:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
  401c84:	2b0f      	cmp	r3, #15
  401c86:	d911      	bls.n	401cac <vPortValidateInterruptPriority+0x2c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
  401c88:	4a12      	ldr	r2, [pc, #72]	; (401cd4 <vPortValidateInterruptPriority+0x54>)
  401c8a:	5c9b      	ldrb	r3, [r3, r2]
  401c8c:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
  401c8e:	4a12      	ldr	r2, [pc, #72]	; (401cd8 <vPortValidateInterruptPriority+0x58>)
  401c90:	7812      	ldrb	r2, [r2, #0]
  401c92:	429a      	cmp	r2, r3
  401c94:	d90a      	bls.n	401cac <vPortValidateInterruptPriority+0x2c>
	__asm volatile
  401c96:	f04f 0380 	mov.w	r3, #128	; 0x80
  401c9a:	b672      	cpsid	i
  401c9c:	f383 8811 	msr	BASEPRI, r3
  401ca0:	f3bf 8f6f 	isb	sy
  401ca4:	f3bf 8f4f 	dsb	sy
  401ca8:	b662      	cpsie	i
  401caa:	e7fe      	b.n	401caa <vPortValidateInterruptPriority+0x2a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
  401cac:	4b0b      	ldr	r3, [pc, #44]	; (401cdc <vPortValidateInterruptPriority+0x5c>)
  401cae:	681b      	ldr	r3, [r3, #0]
  401cb0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  401cb4:	4a0a      	ldr	r2, [pc, #40]	; (401ce0 <vPortValidateInterruptPriority+0x60>)
  401cb6:	6812      	ldr	r2, [r2, #0]
  401cb8:	4293      	cmp	r3, r2
  401cba:	d90a      	bls.n	401cd2 <vPortValidateInterruptPriority+0x52>
  401cbc:	f04f 0380 	mov.w	r3, #128	; 0x80
  401cc0:	b672      	cpsid	i
  401cc2:	f383 8811 	msr	BASEPRI, r3
  401cc6:	f3bf 8f6f 	isb	sy
  401cca:	f3bf 8f4f 	dsb	sy
  401cce:	b662      	cpsie	i
  401cd0:	e7fe      	b.n	401cd0 <vPortValidateInterruptPriority+0x50>
  401cd2:	4770      	bx	lr
  401cd4:	e000e3f0 	.word	0xe000e3f0
  401cd8:	20400a54 	.word	0x20400a54
  401cdc:	e000ed0c 	.word	0xe000ed0c
  401ce0:	20400a58 	.word	0x20400a58

00401ce4 <pvPortMalloc>:
#undef MPU_WRAPPERS_INCLUDED_FROM_API_FILE

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
  401ce4:	b510      	push	{r4, lr}
  401ce6:	4604      	mov	r4, r0
void *pvReturn;

	vTaskSuspendAll();
  401ce8:	4b06      	ldr	r3, [pc, #24]	; (401d04 <pvPortMalloc+0x20>)
  401cea:	4798      	blx	r3
	{
		pvReturn = malloc( xWantedSize );
  401cec:	4620      	mov	r0, r4
  401cee:	4b06      	ldr	r3, [pc, #24]	; (401d08 <pvPortMalloc+0x24>)
  401cf0:	4798      	blx	r3
  401cf2:	4604      	mov	r4, r0
		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
  401cf4:	4b05      	ldr	r3, [pc, #20]	; (401d0c <pvPortMalloc+0x28>)
  401cf6:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
  401cf8:	b10c      	cbz	r4, 401cfe <pvPortMalloc+0x1a>
		}
	}
	#endif

	return pvReturn;
}
  401cfa:	4620      	mov	r0, r4
  401cfc:	bd10      	pop	{r4, pc}
			vApplicationMallocFailedHook();
  401cfe:	4b04      	ldr	r3, [pc, #16]	; (401d10 <pvPortMalloc+0x2c>)
  401d00:	4798      	blx	r3
	return pvReturn;
  401d02:	e7fa      	b.n	401cfa <pvPortMalloc+0x16>
  401d04:	004028ad 	.word	0x004028ad
  401d08:	004063ad 	.word	0x004063ad
  401d0c:	00402a15 	.word	0x00402a15
  401d10:	0040375f 	.word	0x0040375f

00401d14 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
	if( pv )
  401d14:	b148      	cbz	r0, 401d2a <vPortFree+0x16>
{
  401d16:	b510      	push	{r4, lr}
  401d18:	4604      	mov	r4, r0
	{
		vTaskSuspendAll();
  401d1a:	4b04      	ldr	r3, [pc, #16]	; (401d2c <vPortFree+0x18>)
  401d1c:	4798      	blx	r3
		{
			free( pv );
  401d1e:	4620      	mov	r0, r4
  401d20:	4b03      	ldr	r3, [pc, #12]	; (401d30 <vPortFree+0x1c>)
  401d22:	4798      	blx	r3
			traceFREE( pv, 0 );
		}
		( void ) xTaskResumeAll();
  401d24:	4b03      	ldr	r3, [pc, #12]	; (401d34 <vPortFree+0x20>)
  401d26:	4798      	blx	r3
  401d28:	bd10      	pop	{r4, pc}
  401d2a:	4770      	bx	lr
  401d2c:	004028ad 	.word	0x004028ad
  401d30:	004063bd 	.word	0x004063bd
  401d34:	00402a15 	.word	0x00402a15

00401d38 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
  401d38:	b538      	push	{r3, r4, r5, lr}
  401d3a:	4604      	mov	r4, r0
  401d3c:	4615      	mov	r5, r2
BaseType_t xReturn = pdFALSE;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
  401d3e:	6c02      	ldr	r2, [r0, #64]	; 0x40
  401d40:	b95a      	cbnz	r2, 401d5a <prvCopyDataToQueue+0x22>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  401d42:	6803      	ldr	r3, [r0, #0]
  401d44:	2b00      	cmp	r3, #0
  401d46:	d12e      	bne.n	401da6 <prvCopyDataToQueue+0x6e>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  401d48:	6840      	ldr	r0, [r0, #4]
  401d4a:	4b1b      	ldr	r3, [pc, #108]	; (401db8 <prvCopyDataToQueue+0x80>)
  401d4c:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  401d4e:	2300      	movs	r3, #0
  401d50:	6063      	str	r3, [r4, #4]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
  401d52:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401d54:	3301      	adds	r3, #1
  401d56:	63a3      	str	r3, [r4, #56]	; 0x38

	return xReturn;
}
  401d58:	bd38      	pop	{r3, r4, r5, pc}
	else if( xPosition == queueSEND_TO_BACK )
  401d5a:	b96d      	cbnz	r5, 401d78 <prvCopyDataToQueue+0x40>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
  401d5c:	6880      	ldr	r0, [r0, #8]
  401d5e:	4b17      	ldr	r3, [pc, #92]	; (401dbc <prvCopyDataToQueue+0x84>)
  401d60:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  401d62:	68a3      	ldr	r3, [r4, #8]
  401d64:	6c22      	ldr	r2, [r4, #64]	; 0x40
  401d66:	4413      	add	r3, r2
  401d68:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  401d6a:	6862      	ldr	r2, [r4, #4]
  401d6c:	4293      	cmp	r3, r2
  401d6e:	d31c      	bcc.n	401daa <prvCopyDataToQueue+0x72>
			pxQueue->pcWriteTo = pxQueue->pcHead;
  401d70:	6823      	ldr	r3, [r4, #0]
  401d72:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
  401d74:	2000      	movs	r0, #0
  401d76:	e7ec      	b.n	401d52 <prvCopyDataToQueue+0x1a>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  401d78:	68c0      	ldr	r0, [r0, #12]
  401d7a:	4b10      	ldr	r3, [pc, #64]	; (401dbc <prvCopyDataToQueue+0x84>)
  401d7c:	4798      	blx	r3
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
  401d7e:	6c23      	ldr	r3, [r4, #64]	; 0x40
  401d80:	425b      	negs	r3, r3
  401d82:	68e2      	ldr	r2, [r4, #12]
  401d84:	441a      	add	r2, r3
  401d86:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  401d88:	6821      	ldr	r1, [r4, #0]
  401d8a:	428a      	cmp	r2, r1
  401d8c:	d202      	bcs.n	401d94 <prvCopyDataToQueue+0x5c>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  401d8e:	6862      	ldr	r2, [r4, #4]
  401d90:	4413      	add	r3, r2
  401d92:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
  401d94:	2d02      	cmp	r5, #2
  401d96:	d10a      	bne.n	401dae <prvCopyDataToQueue+0x76>
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  401d98:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401d9a:	b153      	cbz	r3, 401db2 <prvCopyDataToQueue+0x7a>
				--( pxQueue->uxMessagesWaiting );
  401d9c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401d9e:	3b01      	subs	r3, #1
  401da0:	63a3      	str	r3, [r4, #56]	; 0x38
BaseType_t xReturn = pdFALSE;
  401da2:	2000      	movs	r0, #0
  401da4:	e7d5      	b.n	401d52 <prvCopyDataToQueue+0x1a>
  401da6:	2000      	movs	r0, #0
  401da8:	e7d3      	b.n	401d52 <prvCopyDataToQueue+0x1a>
  401daa:	2000      	movs	r0, #0
  401dac:	e7d1      	b.n	401d52 <prvCopyDataToQueue+0x1a>
  401dae:	2000      	movs	r0, #0
  401db0:	e7cf      	b.n	401d52 <prvCopyDataToQueue+0x1a>
  401db2:	2000      	movs	r0, #0
  401db4:	e7cd      	b.n	401d52 <prvCopyDataToQueue+0x1a>
  401db6:	bf00      	nop
  401db8:	0040305d 	.word	0x0040305d
  401dbc:	0040692d 	.word	0x0040692d

00401dc0 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
  401dc0:	b530      	push	{r4, r5, lr}
  401dc2:	b083      	sub	sp, #12
  401dc4:	9001      	str	r0, [sp, #4]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
  401dc6:	6d44      	ldr	r4, [r0, #84]	; 0x54
	BaseType_t xReturn = pdFALSE;

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
  401dc8:	b174      	cbz	r4, 401de8 <prvNotifyQueueSetContainer+0x28>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
  401dca:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401dcc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401dce:	429a      	cmp	r2, r3
  401dd0:	d315      	bcc.n	401dfe <prvNotifyQueueSetContainer+0x3e>
  401dd2:	f04f 0380 	mov.w	r3, #128	; 0x80
  401dd6:	b672      	cpsid	i
  401dd8:	f383 8811 	msr	BASEPRI, r3
  401ddc:	f3bf 8f6f 	isb	sy
  401de0:	f3bf 8f4f 	dsb	sy
  401de4:	b662      	cpsie	i
  401de6:	e7fe      	b.n	401de6 <prvNotifyQueueSetContainer+0x26>
  401de8:	f04f 0380 	mov.w	r3, #128	; 0x80
  401dec:	b672      	cpsid	i
  401dee:	f383 8811 	msr	BASEPRI, r3
  401df2:	f3bf 8f6f 	isb	sy
  401df6:	f3bf 8f4f 	dsb	sy
  401dfa:	b662      	cpsie	i
  401dfc:	e7fe      	b.n	401dfc <prvNotifyQueueSetContainer+0x3c>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
  401dfe:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401e00:	4293      	cmp	r3, r2
  401e02:	d803      	bhi.n	401e0c <prvNotifyQueueSetContainer+0x4c>
	BaseType_t xReturn = pdFALSE;
  401e04:	2500      	movs	r5, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  401e06:	4628      	mov	r0, r5
  401e08:	b003      	add	sp, #12
  401e0a:	bd30      	pop	{r4, r5, pc}
  401e0c:	460a      	mov	r2, r1
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
  401e0e:	a901      	add	r1, sp, #4
  401e10:	4620      	mov	r0, r4
  401e12:	4b0b      	ldr	r3, [pc, #44]	; (401e40 <prvNotifyQueueSetContainer+0x80>)
  401e14:	4798      	blx	r3
  401e16:	4605      	mov	r5, r0
			if( pxQueueSetContainer->xTxLock == queueUNLOCKED )
  401e18:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401e1a:	f1b3 3fff 	cmp.w	r3, #4294967295
  401e1e:	d10a      	bne.n	401e36 <prvNotifyQueueSetContainer+0x76>
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
  401e20:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401e22:	2b00      	cmp	r3, #0
  401e24:	d0ef      	beq.n	401e06 <prvNotifyQueueSetContainer+0x46>
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
  401e26:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401e2a:	4b06      	ldr	r3, [pc, #24]	; (401e44 <prvNotifyQueueSetContainer+0x84>)
  401e2c:	4798      	blx	r3
  401e2e:	2800      	cmp	r0, #0
						xReturn = pdTRUE;
  401e30:	bf18      	it	ne
  401e32:	2501      	movne	r5, #1
  401e34:	e7e7      	b.n	401e06 <prvNotifyQueueSetContainer+0x46>
				( pxQueueSetContainer->xTxLock )++;
  401e36:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401e38:	3301      	adds	r3, #1
  401e3a:	64a3      	str	r3, [r4, #72]	; 0x48
  401e3c:	e7e3      	b.n	401e06 <prvNotifyQueueSetContainer+0x46>
  401e3e:	bf00      	nop
  401e40:	00401d39 	.word	0x00401d39
  401e44:	00402e31 	.word	0x00402e31

00401e48 <prvCopyDataFromQueue>:
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
  401e48:	6c02      	ldr	r2, [r0, #64]	; 0x40
  401e4a:	b172      	cbz	r2, 401e6a <prvCopyDataFromQueue+0x22>
{
  401e4c:	b510      	push	{r4, lr}
  401e4e:	4603      	mov	r3, r0
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
  401e50:	68c4      	ldr	r4, [r0, #12]
  401e52:	4414      	add	r4, r2
  401e54:	60c4      	str	r4, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
  401e56:	6840      	ldr	r0, [r0, #4]
  401e58:	4284      	cmp	r4, r0
  401e5a:	d301      	bcc.n	401e60 <prvCopyDataFromQueue+0x18>
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
  401e5c:	6818      	ldr	r0, [r3, #0]
  401e5e:	60d8      	str	r0, [r3, #12]
  401e60:	4608      	mov	r0, r1
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
  401e62:	68d9      	ldr	r1, [r3, #12]
  401e64:	4b01      	ldr	r3, [pc, #4]	; (401e6c <prvCopyDataFromQueue+0x24>)
  401e66:	4798      	blx	r3
  401e68:	bd10      	pop	{r4, pc}
  401e6a:	4770      	bx	lr
  401e6c:	0040692d 	.word	0x0040692d

00401e70 <prvUnlockQueue>:
{
  401e70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401e72:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
  401e74:	4b22      	ldr	r3, [pc, #136]	; (401f00 <prvUnlockQueue+0x90>)
  401e76:	4798      	blx	r3
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  401e78:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401e7a:	2b00      	cmp	r3, #0
  401e7c:	dd1b      	ble.n	401eb6 <prvUnlockQueue+0x46>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  401e7e:	4d21      	ldr	r5, [pc, #132]	; (401f04 <prvUnlockQueue+0x94>)
						vTaskMissedYield();
  401e80:	4f21      	ldr	r7, [pc, #132]	; (401f08 <prvUnlockQueue+0x98>)
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401e82:	4e22      	ldr	r6, [pc, #136]	; (401f0c <prvUnlockQueue+0x9c>)
  401e84:	e00b      	b.n	401e9e <prvUnlockQueue+0x2e>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401e86:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401e88:	b1ab      	cbz	r3, 401eb6 <prvUnlockQueue+0x46>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401e8a:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401e8e:	47b0      	blx	r6
  401e90:	b978      	cbnz	r0, 401eb2 <prvUnlockQueue+0x42>
			--( pxQueue->xTxLock );
  401e92:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401e94:	3b01      	subs	r3, #1
  401e96:	64a3      	str	r3, [r4, #72]	; 0x48
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  401e98:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401e9a:	2b00      	cmp	r3, #0
  401e9c:	dd0b      	ble.n	401eb6 <prvUnlockQueue+0x46>
				if( pxQueue->pxQueueSetContainer != NULL )
  401e9e:	6d63      	ldr	r3, [r4, #84]	; 0x54
  401ea0:	2b00      	cmp	r3, #0
  401ea2:	d0f0      	beq.n	401e86 <prvUnlockQueue+0x16>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  401ea4:	2100      	movs	r1, #0
  401ea6:	4620      	mov	r0, r4
  401ea8:	47a8      	blx	r5
  401eaa:	2801      	cmp	r0, #1
  401eac:	d1f1      	bne.n	401e92 <prvUnlockQueue+0x22>
						vTaskMissedYield();
  401eae:	47b8      	blx	r7
  401eb0:	e7ef      	b.n	401e92 <prvUnlockQueue+0x22>
							vTaskMissedYield();
  401eb2:	47b8      	blx	r7
  401eb4:	e7ed      	b.n	401e92 <prvUnlockQueue+0x22>
		pxQueue->xTxLock = queueUNLOCKED;
  401eb6:	f04f 33ff 	mov.w	r3, #4294967295
  401eba:	64a3      	str	r3, [r4, #72]	; 0x48
	taskEXIT_CRITICAL();
  401ebc:	4b14      	ldr	r3, [pc, #80]	; (401f10 <prvUnlockQueue+0xa0>)
  401ebe:	4798      	blx	r3
	taskENTER_CRITICAL();
  401ec0:	4b0f      	ldr	r3, [pc, #60]	; (401f00 <prvUnlockQueue+0x90>)
  401ec2:	4798      	blx	r3
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  401ec4:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401ec6:	2b00      	cmp	r3, #0
  401ec8:	dd14      	ble.n	401ef4 <prvUnlockQueue+0x84>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  401eca:	6923      	ldr	r3, [r4, #16]
  401ecc:	b193      	cbz	r3, 401ef4 <prvUnlockQueue+0x84>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  401ece:	f104 0610 	add.w	r6, r4, #16
  401ed2:	4d0e      	ldr	r5, [pc, #56]	; (401f0c <prvUnlockQueue+0x9c>)
					vTaskMissedYield();
  401ed4:	4f0c      	ldr	r7, [pc, #48]	; (401f08 <prvUnlockQueue+0x98>)
  401ed6:	e007      	b.n	401ee8 <prvUnlockQueue+0x78>
				--( pxQueue->xRxLock );
  401ed8:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401eda:	3b01      	subs	r3, #1
  401edc:	6463      	str	r3, [r4, #68]	; 0x44
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  401ede:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401ee0:	2b00      	cmp	r3, #0
  401ee2:	dd07      	ble.n	401ef4 <prvUnlockQueue+0x84>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  401ee4:	6923      	ldr	r3, [r4, #16]
  401ee6:	b12b      	cbz	r3, 401ef4 <prvUnlockQueue+0x84>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  401ee8:	4630      	mov	r0, r6
  401eea:	47a8      	blx	r5
  401eec:	2800      	cmp	r0, #0
  401eee:	d0f3      	beq.n	401ed8 <prvUnlockQueue+0x68>
					vTaskMissedYield();
  401ef0:	47b8      	blx	r7
  401ef2:	e7f1      	b.n	401ed8 <prvUnlockQueue+0x68>
		pxQueue->xRxLock = queueUNLOCKED;
  401ef4:	f04f 33ff 	mov.w	r3, #4294967295
  401ef8:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
  401efa:	4b05      	ldr	r3, [pc, #20]	; (401f10 <prvUnlockQueue+0xa0>)
  401efc:	4798      	blx	r3
  401efe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401f00:	00401a89 	.word	0x00401a89
  401f04:	00401dc1 	.word	0x00401dc1
  401f08:	00402f8d 	.word	0x00402f8d
  401f0c:	00402e31 	.word	0x00402e31
  401f10:	00401ad5 	.word	0x00401ad5

00401f14 <xQueueGenericReset>:
{
  401f14:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
  401f16:	b308      	cbz	r0, 401f5c <xQueueGenericReset+0x48>
  401f18:	4604      	mov	r4, r0
  401f1a:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  401f1c:	4b1d      	ldr	r3, [pc, #116]	; (401f94 <xQueueGenericReset+0x80>)
  401f1e:	4798      	blx	r3
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  401f20:	6822      	ldr	r2, [r4, #0]
  401f22:	6c21      	ldr	r1, [r4, #64]	; 0x40
  401f24:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401f26:	fb03 f301 	mul.w	r3, r3, r1
  401f2a:	18d0      	adds	r0, r2, r3
  401f2c:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
  401f2e:	2000      	movs	r0, #0
  401f30:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  401f32:	60a2      	str	r2, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
  401f34:	1a5b      	subs	r3, r3, r1
  401f36:	4413      	add	r3, r2
  401f38:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
  401f3a:	f04f 33ff 	mov.w	r3, #4294967295
  401f3e:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
  401f40:	64a3      	str	r3, [r4, #72]	; 0x48
		if( xNewQueue == pdFALSE )
  401f42:	b9fd      	cbnz	r5, 401f84 <xQueueGenericReset+0x70>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  401f44:	6923      	ldr	r3, [r4, #16]
  401f46:	b12b      	cbz	r3, 401f54 <xQueueGenericReset+0x40>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  401f48:	f104 0010 	add.w	r0, r4, #16
  401f4c:	4b12      	ldr	r3, [pc, #72]	; (401f98 <xQueueGenericReset+0x84>)
  401f4e:	4798      	blx	r3
  401f50:	2801      	cmp	r0, #1
  401f52:	d00e      	beq.n	401f72 <xQueueGenericReset+0x5e>
	taskEXIT_CRITICAL();
  401f54:	4b11      	ldr	r3, [pc, #68]	; (401f9c <xQueueGenericReset+0x88>)
  401f56:	4798      	blx	r3
}
  401f58:	2001      	movs	r0, #1
  401f5a:	bd38      	pop	{r3, r4, r5, pc}
  401f5c:	f04f 0380 	mov.w	r3, #128	; 0x80
  401f60:	b672      	cpsid	i
  401f62:	f383 8811 	msr	BASEPRI, r3
  401f66:	f3bf 8f6f 	isb	sy
  401f6a:	f3bf 8f4f 	dsb	sy
  401f6e:	b662      	cpsie	i
  401f70:	e7fe      	b.n	401f70 <xQueueGenericReset+0x5c>
					queueYIELD_IF_USING_PREEMPTION();
  401f72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401f76:	4b0a      	ldr	r3, [pc, #40]	; (401fa0 <xQueueGenericReset+0x8c>)
  401f78:	601a      	str	r2, [r3, #0]
  401f7a:	f3bf 8f4f 	dsb	sy
  401f7e:	f3bf 8f6f 	isb	sy
  401f82:	e7e7      	b.n	401f54 <xQueueGenericReset+0x40>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  401f84:	f104 0010 	add.w	r0, r4, #16
  401f88:	4d06      	ldr	r5, [pc, #24]	; (401fa4 <xQueueGenericReset+0x90>)
  401f8a:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  401f8c:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401f90:	47a8      	blx	r5
  401f92:	e7df      	b.n	401f54 <xQueueGenericReset+0x40>
  401f94:	00401a89 	.word	0x00401a89
  401f98:	00402e31 	.word	0x00402e31
  401f9c:	00401ad5 	.word	0x00401ad5
  401fa0:	e000ed04 	.word	0xe000ed04
  401fa4:	0040193d 	.word	0x0040193d

00401fa8 <xQueueGenericCreate>:
{
  401fa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
  401faa:	b950      	cbnz	r0, 401fc2 <xQueueGenericCreate+0x1a>
  401fac:	f04f 0380 	mov.w	r3, #128	; 0x80
  401fb0:	b672      	cpsid	i
  401fb2:	f383 8811 	msr	BASEPRI, r3
  401fb6:	f3bf 8f6f 	isb	sy
  401fba:	f3bf 8f4f 	dsb	sy
  401fbe:	b662      	cpsie	i
  401fc0:	e7fe      	b.n	401fc0 <xQueueGenericCreate+0x18>
  401fc2:	4606      	mov	r6, r0
  401fc4:	4617      	mov	r7, r2
  401fc6:	460d      	mov	r5, r1
	if( uxItemSize == ( UBaseType_t ) 0 )
  401fc8:	b189      	cbz	r1, 401fee <xQueueGenericCreate+0x46>
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  401fca:	fb01 f000 	mul.w	r0, r1, r0
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  401fce:	3059      	adds	r0, #89	; 0x59
  401fd0:	4b12      	ldr	r3, [pc, #72]	; (40201c <xQueueGenericCreate+0x74>)
  401fd2:	4798      	blx	r3
	if( pxNewQueue != NULL )
  401fd4:	4604      	mov	r4, r0
  401fd6:	b9e8      	cbnz	r0, 402014 <xQueueGenericCreate+0x6c>
  401fd8:	f04f 0380 	mov.w	r3, #128	; 0x80
  401fdc:	b672      	cpsid	i
  401fde:	f383 8811 	msr	BASEPRI, r3
  401fe2:	f3bf 8f6f 	isb	sy
  401fe6:	f3bf 8f4f 	dsb	sy
  401fea:	b662      	cpsie	i
  401fec:	e7fe      	b.n	401fec <xQueueGenericCreate+0x44>
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  401fee:	2058      	movs	r0, #88	; 0x58
  401ff0:	4b0a      	ldr	r3, [pc, #40]	; (40201c <xQueueGenericCreate+0x74>)
  401ff2:	4798      	blx	r3
	if( pxNewQueue != NULL )
  401ff4:	4604      	mov	r4, r0
  401ff6:	2800      	cmp	r0, #0
  401ff8:	d0ee      	beq.n	401fd8 <xQueueGenericCreate+0x30>
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
  401ffa:	6020      	str	r0, [r4, #0]
		pxNewQueue->uxLength = uxQueueLength;
  401ffc:	63e6      	str	r6, [r4, #60]	; 0x3c
		pxNewQueue->uxItemSize = uxItemSize;
  401ffe:	6425      	str	r5, [r4, #64]	; 0x40
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
  402000:	2101      	movs	r1, #1
  402002:	4620      	mov	r0, r4
  402004:	4b06      	ldr	r3, [pc, #24]	; (402020 <xQueueGenericCreate+0x78>)
  402006:	4798      	blx	r3
			pxNewQueue->ucQueueType = ucQueueType;
  402008:	f884 7050 	strb.w	r7, [r4, #80]	; 0x50
			pxNewQueue->pxQueueSetContainer = NULL;
  40200c:	2300      	movs	r3, #0
  40200e:	6563      	str	r3, [r4, #84]	; 0x54
}
  402010:	4620      	mov	r0, r4
  402012:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			pxNewQueue->pcHead = ( ( int8_t * ) pxNewQueue ) + sizeof( Queue_t );
  402014:	f100 0358 	add.w	r3, r0, #88	; 0x58
  402018:	6003      	str	r3, [r0, #0]
  40201a:	e7ef      	b.n	401ffc <xQueueGenericCreate+0x54>
  40201c:	00401ce5 	.word	0x00401ce5
  402020:	00401f15 	.word	0x00401f15

00402024 <xQueueGenericSend>:
{
  402024:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402028:	b085      	sub	sp, #20
  40202a:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
  40202c:	b1b8      	cbz	r0, 40205e <xQueueGenericSend+0x3a>
  40202e:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  402030:	b301      	cbz	r1, 402074 <xQueueGenericSend+0x50>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  402032:	2b02      	cmp	r3, #2
  402034:	d02c      	beq.n	402090 <xQueueGenericSend+0x6c>
  402036:	461d      	mov	r5, r3
  402038:	4688      	mov	r8, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  40203a:	4b66      	ldr	r3, [pc, #408]	; (4021d4 <xQueueGenericSend+0x1b0>)
  40203c:	4798      	blx	r3
  40203e:	2800      	cmp	r0, #0
  402040:	d134      	bne.n	4020ac <xQueueGenericSend+0x88>
  402042:	9b01      	ldr	r3, [sp, #4]
  402044:	2b00      	cmp	r3, #0
  402046:	d038      	beq.n	4020ba <xQueueGenericSend+0x96>
  402048:	f04f 0380 	mov.w	r3, #128	; 0x80
  40204c:	b672      	cpsid	i
  40204e:	f383 8811 	msr	BASEPRI, r3
  402052:	f3bf 8f6f 	isb	sy
  402056:	f3bf 8f4f 	dsb	sy
  40205a:	b662      	cpsie	i
  40205c:	e7fe      	b.n	40205c <xQueueGenericSend+0x38>
  40205e:	f04f 0380 	mov.w	r3, #128	; 0x80
  402062:	b672      	cpsid	i
  402064:	f383 8811 	msr	BASEPRI, r3
  402068:	f3bf 8f6f 	isb	sy
  40206c:	f3bf 8f4f 	dsb	sy
  402070:	b662      	cpsie	i
  402072:	e7fe      	b.n	402072 <xQueueGenericSend+0x4e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  402074:	6c02      	ldr	r2, [r0, #64]	; 0x40
  402076:	2a00      	cmp	r2, #0
  402078:	d0db      	beq.n	402032 <xQueueGenericSend+0xe>
  40207a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40207e:	b672      	cpsid	i
  402080:	f383 8811 	msr	BASEPRI, r3
  402084:	f3bf 8f6f 	isb	sy
  402088:	f3bf 8f4f 	dsb	sy
  40208c:	b662      	cpsie	i
  40208e:	e7fe      	b.n	40208e <xQueueGenericSend+0x6a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  402090:	6be2      	ldr	r2, [r4, #60]	; 0x3c
  402092:	2a01      	cmp	r2, #1
  402094:	d0cf      	beq.n	402036 <xQueueGenericSend+0x12>
  402096:	f04f 0380 	mov.w	r3, #128	; 0x80
  40209a:	b672      	cpsid	i
  40209c:	f383 8811 	msr	BASEPRI, r3
  4020a0:	f3bf 8f6f 	isb	sy
  4020a4:	f3bf 8f4f 	dsb	sy
  4020a8:	b662      	cpsie	i
  4020aa:	e7fe      	b.n	4020aa <xQueueGenericSend+0x86>
  4020ac:	2700      	movs	r7, #0
		taskENTER_CRITICAL();
  4020ae:	4e4a      	ldr	r6, [pc, #296]	; (4021d8 <xQueueGenericSend+0x1b4>)
					vTaskSetTimeOutState( &xTimeOut );
  4020b0:	f8df a150 	ldr.w	sl, [pc, #336]	; 402204 <xQueueGenericSend+0x1e0>
					portYIELD_WITHIN_API();
  4020b4:	f8df 912c 	ldr.w	r9, [pc, #300]	; 4021e4 <xQueueGenericSend+0x1c0>
  4020b8:	e042      	b.n	402140 <xQueueGenericSend+0x11c>
  4020ba:	2700      	movs	r7, #0
  4020bc:	e7f7      	b.n	4020ae <xQueueGenericSend+0x8a>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  4020be:	462a      	mov	r2, r5
  4020c0:	4641      	mov	r1, r8
  4020c2:	4620      	mov	r0, r4
  4020c4:	4b45      	ldr	r3, [pc, #276]	; (4021dc <xQueueGenericSend+0x1b8>)
  4020c6:	4798      	blx	r3
					if( pxQueue->pxQueueSetContainer != NULL )
  4020c8:	6d63      	ldr	r3, [r4, #84]	; 0x54
  4020ca:	b19b      	cbz	r3, 4020f4 <xQueueGenericSend+0xd0>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  4020cc:	4629      	mov	r1, r5
  4020ce:	4620      	mov	r0, r4
  4020d0:	4b43      	ldr	r3, [pc, #268]	; (4021e0 <xQueueGenericSend+0x1bc>)
  4020d2:	4798      	blx	r3
  4020d4:	2801      	cmp	r0, #1
  4020d6:	d107      	bne.n	4020e8 <xQueueGenericSend+0xc4>
							queueYIELD_IF_USING_PREEMPTION();
  4020d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4020dc:	4b41      	ldr	r3, [pc, #260]	; (4021e4 <xQueueGenericSend+0x1c0>)
  4020de:	601a      	str	r2, [r3, #0]
  4020e0:	f3bf 8f4f 	dsb	sy
  4020e4:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
  4020e8:	4b3f      	ldr	r3, [pc, #252]	; (4021e8 <xQueueGenericSend+0x1c4>)
  4020ea:	4798      	blx	r3
				return pdPASS;
  4020ec:	2001      	movs	r0, #1
}
  4020ee:	b005      	add	sp, #20
  4020f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4020f4:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4020f6:	b173      	cbz	r3, 402116 <xQueueGenericSend+0xf2>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  4020f8:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4020fc:	4b3b      	ldr	r3, [pc, #236]	; (4021ec <xQueueGenericSend+0x1c8>)
  4020fe:	4798      	blx	r3
  402100:	2801      	cmp	r0, #1
  402102:	d1f1      	bne.n	4020e8 <xQueueGenericSend+0xc4>
								queueYIELD_IF_USING_PREEMPTION();
  402104:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402108:	4b36      	ldr	r3, [pc, #216]	; (4021e4 <xQueueGenericSend+0x1c0>)
  40210a:	601a      	str	r2, [r3, #0]
  40210c:	f3bf 8f4f 	dsb	sy
  402110:	f3bf 8f6f 	isb	sy
  402114:	e7e8      	b.n	4020e8 <xQueueGenericSend+0xc4>
						else if( xYieldRequired != pdFALSE )
  402116:	2800      	cmp	r0, #0
  402118:	d0e6      	beq.n	4020e8 <xQueueGenericSend+0xc4>
							queueYIELD_IF_USING_PREEMPTION();
  40211a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40211e:	4b31      	ldr	r3, [pc, #196]	; (4021e4 <xQueueGenericSend+0x1c0>)
  402120:	601a      	str	r2, [r3, #0]
  402122:	f3bf 8f4f 	dsb	sy
  402126:	f3bf 8f6f 	isb	sy
  40212a:	e7dd      	b.n	4020e8 <xQueueGenericSend+0xc4>
					taskEXIT_CRITICAL();
  40212c:	4b2e      	ldr	r3, [pc, #184]	; (4021e8 <xQueueGenericSend+0x1c4>)
  40212e:	4798      	blx	r3
					return errQUEUE_FULL;
  402130:	2000      	movs	r0, #0
  402132:	e7dc      	b.n	4020ee <xQueueGenericSend+0xca>
				prvUnlockQueue( pxQueue );
  402134:	4620      	mov	r0, r4
  402136:	4b2e      	ldr	r3, [pc, #184]	; (4021f0 <xQueueGenericSend+0x1cc>)
  402138:	4798      	blx	r3
				( void ) xTaskResumeAll();
  40213a:	4b2e      	ldr	r3, [pc, #184]	; (4021f4 <xQueueGenericSend+0x1d0>)
  40213c:	4798      	blx	r3
  40213e:	2701      	movs	r7, #1
		taskENTER_CRITICAL();
  402140:	47b0      	blx	r6
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  402142:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  402144:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  402146:	429a      	cmp	r2, r3
  402148:	d3b9      	bcc.n	4020be <xQueueGenericSend+0x9a>
  40214a:	2d02      	cmp	r5, #2
  40214c:	d0b7      	beq.n	4020be <xQueueGenericSend+0x9a>
				if( xTicksToWait == ( TickType_t ) 0 )
  40214e:	9b01      	ldr	r3, [sp, #4]
  402150:	2b00      	cmp	r3, #0
  402152:	d0eb      	beq.n	40212c <xQueueGenericSend+0x108>
				else if( xEntryTimeSet == pdFALSE )
  402154:	b90f      	cbnz	r7, 40215a <xQueueGenericSend+0x136>
					vTaskSetTimeOutState( &xTimeOut );
  402156:	a802      	add	r0, sp, #8
  402158:	47d0      	blx	sl
		taskEXIT_CRITICAL();
  40215a:	4b23      	ldr	r3, [pc, #140]	; (4021e8 <xQueueGenericSend+0x1c4>)
  40215c:	4798      	blx	r3
		vTaskSuspendAll();
  40215e:	4b26      	ldr	r3, [pc, #152]	; (4021f8 <xQueueGenericSend+0x1d4>)
  402160:	4798      	blx	r3
		prvLockQueue( pxQueue );
  402162:	47b0      	blx	r6
  402164:	6c63      	ldr	r3, [r4, #68]	; 0x44
  402166:	f1b3 3fff 	cmp.w	r3, #4294967295
  40216a:	d101      	bne.n	402170 <xQueueGenericSend+0x14c>
  40216c:	2300      	movs	r3, #0
  40216e:	6463      	str	r3, [r4, #68]	; 0x44
  402170:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402172:	f1b3 3fff 	cmp.w	r3, #4294967295
  402176:	d101      	bne.n	40217c <xQueueGenericSend+0x158>
  402178:	2300      	movs	r3, #0
  40217a:	64a3      	str	r3, [r4, #72]	; 0x48
  40217c:	4b1a      	ldr	r3, [pc, #104]	; (4021e8 <xQueueGenericSend+0x1c4>)
  40217e:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  402180:	a901      	add	r1, sp, #4
  402182:	a802      	add	r0, sp, #8
  402184:	4b1d      	ldr	r3, [pc, #116]	; (4021fc <xQueueGenericSend+0x1d8>)
  402186:	4798      	blx	r3
  402188:	b9e0      	cbnz	r0, 4021c4 <xQueueGenericSend+0x1a0>
	taskENTER_CRITICAL();
  40218a:	47b0      	blx	r6
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
  40218c:	f8d4 b038 	ldr.w	fp, [r4, #56]	; 0x38
  402190:	6be7      	ldr	r7, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
  402192:	4b15      	ldr	r3, [pc, #84]	; (4021e8 <xQueueGenericSend+0x1c4>)
  402194:	4798      	blx	r3
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  402196:	45bb      	cmp	fp, r7
  402198:	d1cc      	bne.n	402134 <xQueueGenericSend+0x110>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  40219a:	9901      	ldr	r1, [sp, #4]
  40219c:	f104 0010 	add.w	r0, r4, #16
  4021a0:	4b17      	ldr	r3, [pc, #92]	; (402200 <xQueueGenericSend+0x1dc>)
  4021a2:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  4021a4:	4620      	mov	r0, r4
  4021a6:	4b12      	ldr	r3, [pc, #72]	; (4021f0 <xQueueGenericSend+0x1cc>)
  4021a8:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  4021aa:	4b12      	ldr	r3, [pc, #72]	; (4021f4 <xQueueGenericSend+0x1d0>)
  4021ac:	4798      	blx	r3
  4021ae:	2800      	cmp	r0, #0
  4021b0:	d1c5      	bne.n	40213e <xQueueGenericSend+0x11a>
					portYIELD_WITHIN_API();
  4021b2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  4021b6:	f8c9 3000 	str.w	r3, [r9]
  4021ba:	f3bf 8f4f 	dsb	sy
  4021be:	f3bf 8f6f 	isb	sy
  4021c2:	e7bc      	b.n	40213e <xQueueGenericSend+0x11a>
			prvUnlockQueue( pxQueue );
  4021c4:	4620      	mov	r0, r4
  4021c6:	4b0a      	ldr	r3, [pc, #40]	; (4021f0 <xQueueGenericSend+0x1cc>)
  4021c8:	4798      	blx	r3
			( void ) xTaskResumeAll();
  4021ca:	4b0a      	ldr	r3, [pc, #40]	; (4021f4 <xQueueGenericSend+0x1d0>)
  4021cc:	4798      	blx	r3
			return errQUEUE_FULL;
  4021ce:	2000      	movs	r0, #0
  4021d0:	e78d      	b.n	4020ee <xQueueGenericSend+0xca>
  4021d2:	bf00      	nop
  4021d4:	00402f99 	.word	0x00402f99
  4021d8:	00401a89 	.word	0x00401a89
  4021dc:	00401d39 	.word	0x00401d39
  4021e0:	00401dc1 	.word	0x00401dc1
  4021e4:	e000ed04 	.word	0xe000ed04
  4021e8:	00401ad5 	.word	0x00401ad5
  4021ec:	00402e31 	.word	0x00402e31
  4021f0:	00401e71 	.word	0x00401e71
  4021f4:	00402a15 	.word	0x00402a15
  4021f8:	004028ad 	.word	0x004028ad
  4021fc:	00402ef9 	.word	0x00402ef9
  402200:	00402d2d 	.word	0x00402d2d
  402204:	00402ec9 	.word	0x00402ec9

00402208 <xQueueGenericSendFromISR>:
	configASSERT( pxQueue );
  402208:	2800      	cmp	r0, #0
  40220a:	d036      	beq.n	40227a <xQueueGenericSendFromISR+0x72>
{
  40220c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402210:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  402212:	2900      	cmp	r1, #0
  402214:	d03c      	beq.n	402290 <xQueueGenericSendFromISR+0x88>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  402216:	2b02      	cmp	r3, #2
  402218:	d048      	beq.n	4022ac <xQueueGenericSendFromISR+0xa4>
  40221a:	461e      	mov	r6, r3
  40221c:	4615      	mov	r5, r2
  40221e:	4688      	mov	r8, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
  402220:	4b35      	ldr	r3, [pc, #212]	; (4022f8 <xQueueGenericSendFromISR+0xf0>)
  402222:	4798      	blx	r3
	__asm volatile
  402224:	f3ef 8711 	mrs	r7, BASEPRI
  402228:	f04f 0380 	mov.w	r3, #128	; 0x80
  40222c:	b672      	cpsid	i
  40222e:	f383 8811 	msr	BASEPRI, r3
  402232:	f3bf 8f6f 	isb	sy
  402236:	f3bf 8f4f 	dsb	sy
  40223a:	b662      	cpsie	i
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  40223c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  40223e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  402240:	429a      	cmp	r2, r3
  402242:	d301      	bcc.n	402248 <xQueueGenericSendFromISR+0x40>
  402244:	2e02      	cmp	r6, #2
  402246:	d14f      	bne.n	4022e8 <xQueueGenericSendFromISR+0xe0>
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  402248:	4632      	mov	r2, r6
  40224a:	4641      	mov	r1, r8
  40224c:	4620      	mov	r0, r4
  40224e:	4b2b      	ldr	r3, [pc, #172]	; (4022fc <xQueueGenericSendFromISR+0xf4>)
  402250:	4798      	blx	r3
			if( pxQueue->xTxLock == queueUNLOCKED )
  402252:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402254:	f1b3 3fff 	cmp.w	r3, #4294967295
  402258:	d141      	bne.n	4022de <xQueueGenericSendFromISR+0xd6>
					if( pxQueue->pxQueueSetContainer != NULL )
  40225a:	6d63      	ldr	r3, [r4, #84]	; 0x54
  40225c:	2b00      	cmp	r3, #0
  40225e:	d033      	beq.n	4022c8 <xQueueGenericSendFromISR+0xc0>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  402260:	4631      	mov	r1, r6
  402262:	4620      	mov	r0, r4
  402264:	4b26      	ldr	r3, [pc, #152]	; (402300 <xQueueGenericSendFromISR+0xf8>)
  402266:	4798      	blx	r3
							if( pxHigherPriorityTaskWoken != NULL )
  402268:	2d00      	cmp	r5, #0
  40226a:	d03f      	beq.n	4022ec <xQueueGenericSendFromISR+0xe4>
  40226c:	2801      	cmp	r0, #1
  40226e:	d13d      	bne.n	4022ec <xQueueGenericSendFromISR+0xe4>
								*pxHigherPriorityTaskWoken = pdTRUE;
  402270:	6028      	str	r0, [r5, #0]
	__asm volatile
  402272:	f387 8811 	msr	BASEPRI, r7
}
  402276:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__asm volatile
  40227a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40227e:	b672      	cpsid	i
  402280:	f383 8811 	msr	BASEPRI, r3
  402284:	f3bf 8f6f 	isb	sy
  402288:	f3bf 8f4f 	dsb	sy
  40228c:	b662      	cpsie	i
  40228e:	e7fe      	b.n	40228e <xQueueGenericSendFromISR+0x86>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  402290:	6c00      	ldr	r0, [r0, #64]	; 0x40
  402292:	2800      	cmp	r0, #0
  402294:	d0bf      	beq.n	402216 <xQueueGenericSendFromISR+0xe>
  402296:	f04f 0380 	mov.w	r3, #128	; 0x80
  40229a:	b672      	cpsid	i
  40229c:	f383 8811 	msr	BASEPRI, r3
  4022a0:	f3bf 8f6f 	isb	sy
  4022a4:	f3bf 8f4f 	dsb	sy
  4022a8:	b662      	cpsie	i
  4022aa:	e7fe      	b.n	4022aa <xQueueGenericSendFromISR+0xa2>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  4022ac:	6be0      	ldr	r0, [r4, #60]	; 0x3c
  4022ae:	2801      	cmp	r0, #1
  4022b0:	d0b3      	beq.n	40221a <xQueueGenericSendFromISR+0x12>
  4022b2:	f04f 0380 	mov.w	r3, #128	; 0x80
  4022b6:	b672      	cpsid	i
  4022b8:	f383 8811 	msr	BASEPRI, r3
  4022bc:	f3bf 8f6f 	isb	sy
  4022c0:	f3bf 8f4f 	dsb	sy
  4022c4:	b662      	cpsie	i
  4022c6:	e7fe      	b.n	4022c6 <xQueueGenericSendFromISR+0xbe>
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4022c8:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4022ca:	b18b      	cbz	r3, 4022f0 <xQueueGenericSendFromISR+0xe8>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4022cc:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4022d0:	4b0c      	ldr	r3, [pc, #48]	; (402304 <xQueueGenericSendFromISR+0xfc>)
  4022d2:	4798      	blx	r3
								if( pxHigherPriorityTaskWoken != NULL )
  4022d4:	b175      	cbz	r5, 4022f4 <xQueueGenericSendFromISR+0xec>
  4022d6:	b168      	cbz	r0, 4022f4 <xQueueGenericSendFromISR+0xec>
									*pxHigherPriorityTaskWoken = pdTRUE;
  4022d8:	2001      	movs	r0, #1
  4022da:	6028      	str	r0, [r5, #0]
  4022dc:	e7c9      	b.n	402272 <xQueueGenericSendFromISR+0x6a>
				++( pxQueue->xTxLock );
  4022de:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4022e0:	3301      	adds	r3, #1
  4022e2:	64a3      	str	r3, [r4, #72]	; 0x48
			xReturn = pdPASS;
  4022e4:	2001      	movs	r0, #1
  4022e6:	e7c4      	b.n	402272 <xQueueGenericSendFromISR+0x6a>
			xReturn = errQUEUE_FULL;
  4022e8:	2000      	movs	r0, #0
  4022ea:	e7c2      	b.n	402272 <xQueueGenericSendFromISR+0x6a>
			xReturn = pdPASS;
  4022ec:	2001      	movs	r0, #1
  4022ee:	e7c0      	b.n	402272 <xQueueGenericSendFromISR+0x6a>
  4022f0:	2001      	movs	r0, #1
  4022f2:	e7be      	b.n	402272 <xQueueGenericSendFromISR+0x6a>
  4022f4:	2001      	movs	r0, #1
  4022f6:	e7bc      	b.n	402272 <xQueueGenericSendFromISR+0x6a>
  4022f8:	00401c81 	.word	0x00401c81
  4022fc:	00401d39 	.word	0x00401d39
  402300:	00401dc1 	.word	0x00401dc1
  402304:	00402e31 	.word	0x00402e31

00402308 <xQueueGenericReceive>:
{
  402308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40230c:	b084      	sub	sp, #16
  40230e:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
  402310:	b198      	cbz	r0, 40233a <xQueueGenericReceive+0x32>
  402312:	4604      	mov	r4, r0
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  402314:	b1e1      	cbz	r1, 402350 <xQueueGenericReceive+0x48>
  402316:	4698      	mov	r8, r3
  402318:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  40231a:	4b61      	ldr	r3, [pc, #388]	; (4024a0 <xQueueGenericReceive+0x198>)
  40231c:	4798      	blx	r3
  40231e:	bb28      	cbnz	r0, 40236c <xQueueGenericReceive+0x64>
  402320:	9b01      	ldr	r3, [sp, #4]
  402322:	b353      	cbz	r3, 40237a <xQueueGenericReceive+0x72>
  402324:	f04f 0380 	mov.w	r3, #128	; 0x80
  402328:	b672      	cpsid	i
  40232a:	f383 8811 	msr	BASEPRI, r3
  40232e:	f3bf 8f6f 	isb	sy
  402332:	f3bf 8f4f 	dsb	sy
  402336:	b662      	cpsie	i
  402338:	e7fe      	b.n	402338 <xQueueGenericReceive+0x30>
  40233a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40233e:	b672      	cpsid	i
  402340:	f383 8811 	msr	BASEPRI, r3
  402344:	f3bf 8f6f 	isb	sy
  402348:	f3bf 8f4f 	dsb	sy
  40234c:	b662      	cpsie	i
  40234e:	e7fe      	b.n	40234e <xQueueGenericReceive+0x46>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  402350:	6c02      	ldr	r2, [r0, #64]	; 0x40
  402352:	2a00      	cmp	r2, #0
  402354:	d0df      	beq.n	402316 <xQueueGenericReceive+0xe>
  402356:	f04f 0380 	mov.w	r3, #128	; 0x80
  40235a:	b672      	cpsid	i
  40235c:	f383 8811 	msr	BASEPRI, r3
  402360:	f3bf 8f6f 	isb	sy
  402364:	f3bf 8f4f 	dsb	sy
  402368:	b662      	cpsie	i
  40236a:	e7fe      	b.n	40236a <xQueueGenericReceive+0x62>
  40236c:	2600      	movs	r6, #0
		taskENTER_CRITICAL();
  40236e:	4d4d      	ldr	r5, [pc, #308]	; (4024a4 <xQueueGenericReceive+0x19c>)
					vTaskSetTimeOutState( &xTimeOut );
  402370:	f8df a160 	ldr.w	sl, [pc, #352]	; 4024d4 <xQueueGenericReceive+0x1cc>
					portYIELD_WITHIN_API();
  402374:	f8df 913c 	ldr.w	r9, [pc, #316]	; 4024b4 <xQueueGenericReceive+0x1ac>
  402378:	e04b      	b.n	402412 <xQueueGenericReceive+0x10a>
  40237a:	2600      	movs	r6, #0
  40237c:	e7f7      	b.n	40236e <xQueueGenericReceive+0x66>
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
  40237e:	68e5      	ldr	r5, [r4, #12]
				prvCopyDataFromQueue( pxQueue, pvBuffer );
  402380:	4639      	mov	r1, r7
  402382:	4620      	mov	r0, r4
  402384:	4b48      	ldr	r3, [pc, #288]	; (4024a8 <xQueueGenericReceive+0x1a0>)
  402386:	4798      	blx	r3
				if( xJustPeeking == pdFALSE )
  402388:	f1b8 0f00 	cmp.w	r8, #0
  40238c:	d11d      	bne.n	4023ca <xQueueGenericReceive+0xc2>
					--( pxQueue->uxMessagesWaiting );
  40238e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  402390:	3b01      	subs	r3, #1
  402392:	63a3      	str	r3, [r4, #56]	; 0x38
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  402394:	6823      	ldr	r3, [r4, #0]
  402396:	b913      	cbnz	r3, 40239e <xQueueGenericReceive+0x96>
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
  402398:	4b44      	ldr	r3, [pc, #272]	; (4024ac <xQueueGenericReceive+0x1a4>)
  40239a:	4798      	blx	r3
  40239c:	6060      	str	r0, [r4, #4]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  40239e:	6923      	ldr	r3, [r4, #16]
  4023a0:	b16b      	cbz	r3, 4023be <xQueueGenericReceive+0xb6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  4023a2:	f104 0010 	add.w	r0, r4, #16
  4023a6:	4b42      	ldr	r3, [pc, #264]	; (4024b0 <xQueueGenericReceive+0x1a8>)
  4023a8:	4798      	blx	r3
  4023aa:	2801      	cmp	r0, #1
  4023ac:	d107      	bne.n	4023be <xQueueGenericReceive+0xb6>
							queueYIELD_IF_USING_PREEMPTION();
  4023ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4023b2:	4b40      	ldr	r3, [pc, #256]	; (4024b4 <xQueueGenericReceive+0x1ac>)
  4023b4:	601a      	str	r2, [r3, #0]
  4023b6:	f3bf 8f4f 	dsb	sy
  4023ba:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
  4023be:	4b3e      	ldr	r3, [pc, #248]	; (4024b8 <xQueueGenericReceive+0x1b0>)
  4023c0:	4798      	blx	r3
				return pdPASS;
  4023c2:	2001      	movs	r0, #1
}
  4023c4:	b004      	add	sp, #16
  4023c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
  4023ca:	60e5      	str	r5, [r4, #12]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4023cc:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4023ce:	2b00      	cmp	r3, #0
  4023d0:	d0f5      	beq.n	4023be <xQueueGenericReceive+0xb6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4023d2:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4023d6:	4b36      	ldr	r3, [pc, #216]	; (4024b0 <xQueueGenericReceive+0x1a8>)
  4023d8:	4798      	blx	r3
  4023da:	2800      	cmp	r0, #0
  4023dc:	d0ef      	beq.n	4023be <xQueueGenericReceive+0xb6>
							queueYIELD_IF_USING_PREEMPTION();
  4023de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4023e2:	4b34      	ldr	r3, [pc, #208]	; (4024b4 <xQueueGenericReceive+0x1ac>)
  4023e4:	601a      	str	r2, [r3, #0]
  4023e6:	f3bf 8f4f 	dsb	sy
  4023ea:	f3bf 8f6f 	isb	sy
  4023ee:	e7e6      	b.n	4023be <xQueueGenericReceive+0xb6>
					taskEXIT_CRITICAL();
  4023f0:	4b31      	ldr	r3, [pc, #196]	; (4024b8 <xQueueGenericReceive+0x1b0>)
  4023f2:	4798      	blx	r3
					return errQUEUE_EMPTY;
  4023f4:	2000      	movs	r0, #0
  4023f6:	e7e5      	b.n	4023c4 <xQueueGenericReceive+0xbc>
						taskENTER_CRITICAL();
  4023f8:	47a8      	blx	r5
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  4023fa:	6860      	ldr	r0, [r4, #4]
  4023fc:	4b2f      	ldr	r3, [pc, #188]	; (4024bc <xQueueGenericReceive+0x1b4>)
  4023fe:	4798      	blx	r3
						taskEXIT_CRITICAL();
  402400:	4b2d      	ldr	r3, [pc, #180]	; (4024b8 <xQueueGenericReceive+0x1b0>)
  402402:	4798      	blx	r3
  402404:	e030      	b.n	402468 <xQueueGenericReceive+0x160>
				prvUnlockQueue( pxQueue );
  402406:	4620      	mov	r0, r4
  402408:	4b2d      	ldr	r3, [pc, #180]	; (4024c0 <xQueueGenericReceive+0x1b8>)
  40240a:	4798      	blx	r3
				( void ) xTaskResumeAll();
  40240c:	4b2d      	ldr	r3, [pc, #180]	; (4024c4 <xQueueGenericReceive+0x1bc>)
  40240e:	4798      	blx	r3
  402410:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
  402412:	47a8      	blx	r5
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  402414:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  402416:	2b00      	cmp	r3, #0
  402418:	d1b1      	bne.n	40237e <xQueueGenericReceive+0x76>
				if( xTicksToWait == ( TickType_t ) 0 )
  40241a:	9b01      	ldr	r3, [sp, #4]
  40241c:	2b00      	cmp	r3, #0
  40241e:	d0e7      	beq.n	4023f0 <xQueueGenericReceive+0xe8>
				else if( xEntryTimeSet == pdFALSE )
  402420:	b90e      	cbnz	r6, 402426 <xQueueGenericReceive+0x11e>
					vTaskSetTimeOutState( &xTimeOut );
  402422:	a802      	add	r0, sp, #8
  402424:	47d0      	blx	sl
		taskEXIT_CRITICAL();
  402426:	4b24      	ldr	r3, [pc, #144]	; (4024b8 <xQueueGenericReceive+0x1b0>)
  402428:	4798      	blx	r3
		vTaskSuspendAll();
  40242a:	4b27      	ldr	r3, [pc, #156]	; (4024c8 <xQueueGenericReceive+0x1c0>)
  40242c:	4798      	blx	r3
		prvLockQueue( pxQueue );
  40242e:	47a8      	blx	r5
  402430:	6c63      	ldr	r3, [r4, #68]	; 0x44
  402432:	f1b3 3fff 	cmp.w	r3, #4294967295
  402436:	d101      	bne.n	40243c <xQueueGenericReceive+0x134>
  402438:	2300      	movs	r3, #0
  40243a:	6463      	str	r3, [r4, #68]	; 0x44
  40243c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  40243e:	f1b3 3fff 	cmp.w	r3, #4294967295
  402442:	d101      	bne.n	402448 <xQueueGenericReceive+0x140>
  402444:	2300      	movs	r3, #0
  402446:	64a3      	str	r3, [r4, #72]	; 0x48
  402448:	4b1b      	ldr	r3, [pc, #108]	; (4024b8 <xQueueGenericReceive+0x1b0>)
  40244a:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  40244c:	a901      	add	r1, sp, #4
  40244e:	a802      	add	r0, sp, #8
  402450:	4b1e      	ldr	r3, [pc, #120]	; (4024cc <xQueueGenericReceive+0x1c4>)
  402452:	4798      	blx	r3
  402454:	b9e8      	cbnz	r0, 402492 <xQueueGenericReceive+0x18a>
	taskENTER_CRITICAL();
  402456:	47a8      	blx	r5
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
  402458:	6ba6      	ldr	r6, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
  40245a:	4b17      	ldr	r3, [pc, #92]	; (4024b8 <xQueueGenericReceive+0x1b0>)
  40245c:	4798      	blx	r3
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  40245e:	2e00      	cmp	r6, #0
  402460:	d1d1      	bne.n	402406 <xQueueGenericReceive+0xfe>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  402462:	6823      	ldr	r3, [r4, #0]
  402464:	2b00      	cmp	r3, #0
  402466:	d0c7      	beq.n	4023f8 <xQueueGenericReceive+0xf0>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  402468:	9901      	ldr	r1, [sp, #4]
  40246a:	f104 0024 	add.w	r0, r4, #36	; 0x24
  40246e:	4b18      	ldr	r3, [pc, #96]	; (4024d0 <xQueueGenericReceive+0x1c8>)
  402470:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  402472:	4620      	mov	r0, r4
  402474:	4b12      	ldr	r3, [pc, #72]	; (4024c0 <xQueueGenericReceive+0x1b8>)
  402476:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  402478:	4b12      	ldr	r3, [pc, #72]	; (4024c4 <xQueueGenericReceive+0x1bc>)
  40247a:	4798      	blx	r3
  40247c:	2800      	cmp	r0, #0
  40247e:	d1c7      	bne.n	402410 <xQueueGenericReceive+0x108>
					portYIELD_WITHIN_API();
  402480:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  402484:	f8c9 3000 	str.w	r3, [r9]
  402488:	f3bf 8f4f 	dsb	sy
  40248c:	f3bf 8f6f 	isb	sy
  402490:	e7be      	b.n	402410 <xQueueGenericReceive+0x108>
			prvUnlockQueue( pxQueue );
  402492:	4620      	mov	r0, r4
  402494:	4b0a      	ldr	r3, [pc, #40]	; (4024c0 <xQueueGenericReceive+0x1b8>)
  402496:	4798      	blx	r3
			( void ) xTaskResumeAll();
  402498:	4b0a      	ldr	r3, [pc, #40]	; (4024c4 <xQueueGenericReceive+0x1bc>)
  40249a:	4798      	blx	r3
			return errQUEUE_EMPTY;
  40249c:	2000      	movs	r0, #0
  40249e:	e791      	b.n	4023c4 <xQueueGenericReceive+0xbc>
  4024a0:	00402f99 	.word	0x00402f99
  4024a4:	00401a89 	.word	0x00401a89
  4024a8:	00401e49 	.word	0x00401e49
  4024ac:	00403119 	.word	0x00403119
  4024b0:	00402e31 	.word	0x00402e31
  4024b4:	e000ed04 	.word	0xe000ed04
  4024b8:	00401ad5 	.word	0x00401ad5
  4024bc:	00402fb9 	.word	0x00402fb9
  4024c0:	00401e71 	.word	0x00401e71
  4024c4:	00402a15 	.word	0x00402a15
  4024c8:	004028ad 	.word	0x004028ad
  4024cc:	00402ef9 	.word	0x00402ef9
  4024d0:	00402d2d 	.word	0x00402d2d
  4024d4:	00402ec9 	.word	0x00402ec9

004024d8 <vQueueAddToRegistry>:
	{
  4024d8:	b410      	push	{r4}
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
  4024da:	4b0b      	ldr	r3, [pc, #44]	; (402508 <vQueueAddToRegistry+0x30>)
  4024dc:	681b      	ldr	r3, [r3, #0]
  4024de:	b153      	cbz	r3, 4024f6 <vQueueAddToRegistry+0x1e>
  4024e0:	2301      	movs	r3, #1
  4024e2:	4c09      	ldr	r4, [pc, #36]	; (402508 <vQueueAddToRegistry+0x30>)
  4024e4:	f854 2033 	ldr.w	r2, [r4, r3, lsl #3]
  4024e8:	b132      	cbz	r2, 4024f8 <vQueueAddToRegistry+0x20>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  4024ea:	3301      	adds	r3, #1
  4024ec:	2b08      	cmp	r3, #8
  4024ee:	d1f9      	bne.n	4024e4 <vQueueAddToRegistry+0xc>
	}
  4024f0:	f85d 4b04 	ldr.w	r4, [sp], #4
  4024f4:	4770      	bx	lr
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  4024f6:	2300      	movs	r3, #0
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
  4024f8:	4a03      	ldr	r2, [pc, #12]	; (402508 <vQueueAddToRegistry+0x30>)
  4024fa:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
  4024fe:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  402502:	6058      	str	r0, [r3, #4]
				break;
  402504:	e7f4      	b.n	4024f0 <vQueueAddToRegistry+0x18>
  402506:	bf00      	nop
  402508:	20400bd4 	.word	0x20400bd4

0040250c <vQueueWaitForMessageRestricted>:
	{
  40250c:	b570      	push	{r4, r5, r6, lr}
  40250e:	4604      	mov	r4, r0
  402510:	460d      	mov	r5, r1
  402512:	4616      	mov	r6, r2
		prvLockQueue( pxQueue );
  402514:	4b0f      	ldr	r3, [pc, #60]	; (402554 <vQueueWaitForMessageRestricted+0x48>)
  402516:	4798      	blx	r3
  402518:	6c63      	ldr	r3, [r4, #68]	; 0x44
  40251a:	f1b3 3fff 	cmp.w	r3, #4294967295
  40251e:	d00b      	beq.n	402538 <vQueueWaitForMessageRestricted+0x2c>
  402520:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402522:	f1b3 3fff 	cmp.w	r3, #4294967295
  402526:	d00a      	beq.n	40253e <vQueueWaitForMessageRestricted+0x32>
  402528:	4b0b      	ldr	r3, [pc, #44]	; (402558 <vQueueWaitForMessageRestricted+0x4c>)
  40252a:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
  40252c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  40252e:	b14b      	cbz	r3, 402544 <vQueueWaitForMessageRestricted+0x38>
		prvUnlockQueue( pxQueue );
  402530:	4620      	mov	r0, r4
  402532:	4b0a      	ldr	r3, [pc, #40]	; (40255c <vQueueWaitForMessageRestricted+0x50>)
  402534:	4798      	blx	r3
  402536:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
  402538:	2300      	movs	r3, #0
  40253a:	6463      	str	r3, [r4, #68]	; 0x44
  40253c:	e7f0      	b.n	402520 <vQueueWaitForMessageRestricted+0x14>
  40253e:	2300      	movs	r3, #0
  402540:	64a3      	str	r3, [r4, #72]	; 0x48
  402542:	e7f1      	b.n	402528 <vQueueWaitForMessageRestricted+0x1c>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
  402544:	4632      	mov	r2, r6
  402546:	4629      	mov	r1, r5
  402548:	f104 0024 	add.w	r0, r4, #36	; 0x24
  40254c:	4b04      	ldr	r3, [pc, #16]	; (402560 <vQueueWaitForMessageRestricted+0x54>)
  40254e:	4798      	blx	r3
  402550:	e7ee      	b.n	402530 <vQueueWaitForMessageRestricted+0x24>
  402552:	bf00      	nop
  402554:	00401a89 	.word	0x00401a89
  402558:	00401ad5 	.word	0x00401ad5
  40255c:	00401e71 	.word	0x00401e71
  402560:	00402db1 	.word	0x00402db1

00402564 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  402564:	4b08      	ldr	r3, [pc, #32]	; (402588 <prvResetNextTaskUnblockTime+0x24>)
  402566:	681b      	ldr	r3, [r3, #0]
  402568:	681b      	ldr	r3, [r3, #0]
  40256a:	b13b      	cbz	r3, 40257c <prvResetNextTaskUnblockTime+0x18>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  40256c:	4b06      	ldr	r3, [pc, #24]	; (402588 <prvResetNextTaskUnblockTime+0x24>)
  40256e:	681b      	ldr	r3, [r3, #0]
  402570:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
  402572:	68db      	ldr	r3, [r3, #12]
  402574:	685a      	ldr	r2, [r3, #4]
  402576:	4b05      	ldr	r3, [pc, #20]	; (40258c <prvResetNextTaskUnblockTime+0x28>)
  402578:	601a      	str	r2, [r3, #0]
  40257a:	4770      	bx	lr
		xNextTaskUnblockTime = portMAX_DELAY;
  40257c:	f04f 32ff 	mov.w	r2, #4294967295
  402580:	4b02      	ldr	r3, [pc, #8]	; (40258c <prvResetNextTaskUnblockTime+0x28>)
  402582:	601a      	str	r2, [r3, #0]
  402584:	4770      	bx	lr
  402586:	bf00      	nop
  402588:	20400a60 	.word	0x20400a60
  40258c:	20400b0c 	.word	0x20400b0c

00402590 <prvAddCurrentTaskToDelayedList>:
{
  402590:	b510      	push	{r4, lr}
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  402592:	4b0f      	ldr	r3, [pc, #60]	; (4025d0 <prvAddCurrentTaskToDelayedList+0x40>)
  402594:	681b      	ldr	r3, [r3, #0]
  402596:	6058      	str	r0, [r3, #4]
	if( xTimeToWake < xTickCount )
  402598:	4b0e      	ldr	r3, [pc, #56]	; (4025d4 <prvAddCurrentTaskToDelayedList+0x44>)
  40259a:	681b      	ldr	r3, [r3, #0]
  40259c:	4298      	cmp	r0, r3
  40259e:	d30e      	bcc.n	4025be <prvAddCurrentTaskToDelayedList+0x2e>
  4025a0:	4604      	mov	r4, r0
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  4025a2:	4b0d      	ldr	r3, [pc, #52]	; (4025d8 <prvAddCurrentTaskToDelayedList+0x48>)
  4025a4:	6818      	ldr	r0, [r3, #0]
  4025a6:	4b0a      	ldr	r3, [pc, #40]	; (4025d0 <prvAddCurrentTaskToDelayedList+0x40>)
  4025a8:	6819      	ldr	r1, [r3, #0]
  4025aa:	3104      	adds	r1, #4
  4025ac:	4b0b      	ldr	r3, [pc, #44]	; (4025dc <prvAddCurrentTaskToDelayedList+0x4c>)
  4025ae:	4798      	blx	r3
		if( xTimeToWake < xNextTaskUnblockTime )
  4025b0:	4b0b      	ldr	r3, [pc, #44]	; (4025e0 <prvAddCurrentTaskToDelayedList+0x50>)
  4025b2:	681b      	ldr	r3, [r3, #0]
  4025b4:	429c      	cmp	r4, r3
  4025b6:	d201      	bcs.n	4025bc <prvAddCurrentTaskToDelayedList+0x2c>
			xNextTaskUnblockTime = xTimeToWake;
  4025b8:	4b09      	ldr	r3, [pc, #36]	; (4025e0 <prvAddCurrentTaskToDelayedList+0x50>)
  4025ba:	601c      	str	r4, [r3, #0]
  4025bc:	bd10      	pop	{r4, pc}
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  4025be:	4b09      	ldr	r3, [pc, #36]	; (4025e4 <prvAddCurrentTaskToDelayedList+0x54>)
  4025c0:	6818      	ldr	r0, [r3, #0]
  4025c2:	4b03      	ldr	r3, [pc, #12]	; (4025d0 <prvAddCurrentTaskToDelayedList+0x40>)
  4025c4:	6819      	ldr	r1, [r3, #0]
  4025c6:	3104      	adds	r1, #4
  4025c8:	4b04      	ldr	r3, [pc, #16]	; (4025dc <prvAddCurrentTaskToDelayedList+0x4c>)
  4025ca:	4798      	blx	r3
  4025cc:	bd10      	pop	{r4, pc}
  4025ce:	bf00      	nop
  4025d0:	20400a5c 	.word	0x20400a5c
  4025d4:	20400b54 	.word	0x20400b54
  4025d8:	20400a60 	.word	0x20400a60
  4025dc:	00401971 	.word	0x00401971
  4025e0:	20400b0c 	.word	0x20400b0c
  4025e4:	20400a64 	.word	0x20400a64

004025e8 <xTaskGenericCreate>:
{
  4025e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4025ec:	b083      	sub	sp, #12
  4025ee:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  4025f0:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
  4025f4:	9e0e      	ldr	r6, [sp, #56]	; 0x38
	configASSERT( pxTaskCode );
  4025f6:	b160      	cbz	r0, 402612 <xTaskGenericCreate+0x2a>
	configASSERT( ( ( uxPriority & ( UBaseType_t ) ( ~portPRIVILEGE_BIT ) ) < ( UBaseType_t ) configMAX_PRIORITIES ) );
  4025f8:	2d04      	cmp	r5, #4
  4025fa:	d915      	bls.n	402628 <xTaskGenericCreate+0x40>
  4025fc:	f04f 0380 	mov.w	r3, #128	; 0x80
  402600:	b672      	cpsid	i
  402602:	f383 8811 	msr	BASEPRI, r3
  402606:	f3bf 8f6f 	isb	sy
  40260a:	f3bf 8f4f 	dsb	sy
  40260e:	b662      	cpsie	i
  402610:	e7fe      	b.n	402610 <xTaskGenericCreate+0x28>
  402612:	f04f 0380 	mov.w	r3, #128	; 0x80
  402616:	b672      	cpsid	i
  402618:	f383 8811 	msr	BASEPRI, r3
  40261c:	f3bf 8f6f 	isb	sy
  402620:	f3bf 8f4f 	dsb	sy
  402624:	b662      	cpsie	i
  402626:	e7fe      	b.n	402626 <xTaskGenericCreate+0x3e>
  402628:	9001      	str	r0, [sp, #4]
  40262a:	4698      	mov	r8, r3
  40262c:	4691      	mov	r9, r2
  40262e:	460f      	mov	r7, r1
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  402630:	b936      	cbnz	r6, 402640 <xTaskGenericCreate+0x58>
  402632:	0090      	lsls	r0, r2, #2
  402634:	4b62      	ldr	r3, [pc, #392]	; (4027c0 <xTaskGenericCreate+0x1d8>)
  402636:	4798      	blx	r3
		if( pxStack != NULL )
  402638:	4606      	mov	r6, r0
  40263a:	2800      	cmp	r0, #0
  40263c:	f000 809e 	beq.w	40277c <xTaskGenericCreate+0x194>
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
  402640:	2058      	movs	r0, #88	; 0x58
  402642:	4b5f      	ldr	r3, [pc, #380]	; (4027c0 <xTaskGenericCreate+0x1d8>)
  402644:	4798      	blx	r3
			if( pxNewTCB != NULL )
  402646:	4604      	mov	r4, r0
  402648:	2800      	cmp	r0, #0
  40264a:	f000 8094 	beq.w	402776 <xTaskGenericCreate+0x18e>
				pxNewTCB->pxStack = pxStack;
  40264e:	6306      	str	r6, [r0, #48]	; 0x30
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
  402650:	ea4f 0289 	mov.w	r2, r9, lsl #2
  402654:	21a5      	movs	r1, #165	; 0xa5
  402656:	4630      	mov	r0, r6
  402658:	4b5a      	ldr	r3, [pc, #360]	; (4027c4 <xTaskGenericCreate+0x1dc>)
  40265a:	4798      	blx	r3
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
  40265c:	f06f 4640 	mvn.w	r6, #3221225472	; 0xc0000000
  402660:	444e      	add	r6, r9
  402662:	6b23      	ldr	r3, [r4, #48]	; 0x30
  402664:	eb03 0386 	add.w	r3, r3, r6, lsl #2
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
  402668:	f023 0607 	bic.w	r6, r3, #7
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  40266c:	783b      	ldrb	r3, [r7, #0]
  40266e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
		if( pcName[ x ] == 0x00 )
  402672:	783b      	ldrb	r3, [r7, #0]
  402674:	2b00      	cmp	r3, #0
  402676:	f040 8084 	bne.w	402782 <xTaskGenericCreate+0x19a>
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
  40267a:	2700      	movs	r7, #0
  40267c:	f884 703d 	strb.w	r7, [r4, #61]	; 0x3d
	pxTCB->uxPriority = uxPriority;
  402680:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxTCB->uxBasePriority = uxPriority;
  402682:	64a5      	str	r5, [r4, #72]	; 0x48
		pxTCB->uxMutexesHeld = 0;
  402684:	64e7      	str	r7, [r4, #76]	; 0x4c
	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  402686:	f104 0904 	add.w	r9, r4, #4
  40268a:	4648      	mov	r0, r9
  40268c:	f8df b184 	ldr.w	fp, [pc, #388]	; 402814 <xTaskGenericCreate+0x22c>
  402690:	47d8      	blx	fp
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  402692:	f104 0018 	add.w	r0, r4, #24
  402696:	47d8      	blx	fp
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  402698:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  40269a:	f1c5 0305 	rsb	r3, r5, #5
  40269e:	61a3      	str	r3, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  4026a0:	6264      	str	r4, [r4, #36]	; 0x24
		pxTCB->ulNotifiedValue = 0;
  4026a2:	6527      	str	r7, [r4, #80]	; 0x50
		pxTCB->eNotifyState = eNotWaitingNotification;
  4026a4:	f884 7054 	strb.w	r7, [r4, #84]	; 0x54
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  4026a8:	4642      	mov	r2, r8
  4026aa:	9901      	ldr	r1, [sp, #4]
  4026ac:	4630      	mov	r0, r6
  4026ae:	4b46      	ldr	r3, [pc, #280]	; (4027c8 <xTaskGenericCreate+0x1e0>)
  4026b0:	4798      	blx	r3
  4026b2:	6020      	str	r0, [r4, #0]
		if( ( void * ) pxCreatedTask != NULL )
  4026b4:	f1ba 0f00 	cmp.w	sl, #0
  4026b8:	d001      	beq.n	4026be <xTaskGenericCreate+0xd6>
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
  4026ba:	f8ca 4000 	str.w	r4, [sl]
		taskENTER_CRITICAL();
  4026be:	4b43      	ldr	r3, [pc, #268]	; (4027cc <xTaskGenericCreate+0x1e4>)
  4026c0:	4798      	blx	r3
			uxCurrentNumberOfTasks++;
  4026c2:	4a43      	ldr	r2, [pc, #268]	; (4027d0 <xTaskGenericCreate+0x1e8>)
  4026c4:	6813      	ldr	r3, [r2, #0]
  4026c6:	3301      	adds	r3, #1
  4026c8:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
  4026ca:	4b42      	ldr	r3, [pc, #264]	; (4027d4 <xTaskGenericCreate+0x1ec>)
  4026cc:	681b      	ldr	r3, [r3, #0]
  4026ce:	2b00      	cmp	r3, #0
  4026d0:	d166      	bne.n	4027a0 <xTaskGenericCreate+0x1b8>
				pxCurrentTCB =  pxNewTCB;
  4026d2:	4b40      	ldr	r3, [pc, #256]	; (4027d4 <xTaskGenericCreate+0x1ec>)
  4026d4:	601c      	str	r4, [r3, #0]
				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
  4026d6:	6813      	ldr	r3, [r2, #0]
  4026d8:	2b01      	cmp	r3, #1
  4026da:	d121      	bne.n	402720 <xTaskGenericCreate+0x138>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
  4026dc:	4f3e      	ldr	r7, [pc, #248]	; (4027d8 <xTaskGenericCreate+0x1f0>)
  4026de:	4638      	mov	r0, r7
  4026e0:	4e3e      	ldr	r6, [pc, #248]	; (4027dc <xTaskGenericCreate+0x1f4>)
  4026e2:	47b0      	blx	r6
  4026e4:	f107 0014 	add.w	r0, r7, #20
  4026e8:	47b0      	blx	r6
  4026ea:	f107 0028 	add.w	r0, r7, #40	; 0x28
  4026ee:	47b0      	blx	r6
  4026f0:	f107 003c 	add.w	r0, r7, #60	; 0x3c
  4026f4:	47b0      	blx	r6
  4026f6:	f107 0050 	add.w	r0, r7, #80	; 0x50
  4026fa:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList1 );
  4026fc:	f8df 8118 	ldr.w	r8, [pc, #280]	; 402818 <xTaskGenericCreate+0x230>
  402700:	4640      	mov	r0, r8
  402702:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList2 );
  402704:	4f36      	ldr	r7, [pc, #216]	; (4027e0 <xTaskGenericCreate+0x1f8>)
  402706:	4638      	mov	r0, r7
  402708:	47b0      	blx	r6
	vListInitialise( &xPendingReadyList );
  40270a:	4836      	ldr	r0, [pc, #216]	; (4027e4 <xTaskGenericCreate+0x1fc>)
  40270c:	47b0      	blx	r6
		vListInitialise( &xTasksWaitingTermination );
  40270e:	4836      	ldr	r0, [pc, #216]	; (4027e8 <xTaskGenericCreate+0x200>)
  402710:	47b0      	blx	r6
		vListInitialise( &xSuspendedTaskList );
  402712:	4836      	ldr	r0, [pc, #216]	; (4027ec <xTaskGenericCreate+0x204>)
  402714:	47b0      	blx	r6
	pxDelayedTaskList = &xDelayedTaskList1;
  402716:	4b36      	ldr	r3, [pc, #216]	; (4027f0 <xTaskGenericCreate+0x208>)
  402718:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  40271c:	4b35      	ldr	r3, [pc, #212]	; (4027f4 <xTaskGenericCreate+0x20c>)
  40271e:	601f      	str	r7, [r3, #0]
			uxTaskNumber++;
  402720:	4a35      	ldr	r2, [pc, #212]	; (4027f8 <xTaskGenericCreate+0x210>)
  402722:	6813      	ldr	r3, [r2, #0]
  402724:	3301      	adds	r3, #1
  402726:	6013      	str	r3, [r2, #0]
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  402728:	6423      	str	r3, [r4, #64]	; 0x40
			prvAddTaskToReadyList( pxNewTCB );
  40272a:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  40272c:	4a33      	ldr	r2, [pc, #204]	; (4027fc <xTaskGenericCreate+0x214>)
  40272e:	6811      	ldr	r1, [r2, #0]
  402730:	2301      	movs	r3, #1
  402732:	4083      	lsls	r3, r0
  402734:	430b      	orrs	r3, r1
  402736:	6013      	str	r3, [r2, #0]
  402738:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  40273c:	4649      	mov	r1, r9
  40273e:	4b26      	ldr	r3, [pc, #152]	; (4027d8 <xTaskGenericCreate+0x1f0>)
  402740:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402744:	4b2e      	ldr	r3, [pc, #184]	; (402800 <xTaskGenericCreate+0x218>)
  402746:	4798      	blx	r3
		taskEXIT_CRITICAL();
  402748:	4b2e      	ldr	r3, [pc, #184]	; (402804 <xTaskGenericCreate+0x21c>)
  40274a:	4798      	blx	r3
		if( xSchedulerRunning != pdFALSE )
  40274c:	4b2e      	ldr	r3, [pc, #184]	; (402808 <xTaskGenericCreate+0x220>)
  40274e:	681b      	ldr	r3, [r3, #0]
  402750:	2b00      	cmp	r3, #0
  402752:	d031      	beq.n	4027b8 <xTaskGenericCreate+0x1d0>
			if( pxCurrentTCB->uxPriority < uxPriority )
  402754:	4b1f      	ldr	r3, [pc, #124]	; (4027d4 <xTaskGenericCreate+0x1ec>)
  402756:	681b      	ldr	r3, [r3, #0]
  402758:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40275a:	429d      	cmp	r5, r3
  40275c:	d92e      	bls.n	4027bc <xTaskGenericCreate+0x1d4>
				taskYIELD_IF_USING_PREEMPTION();
  40275e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402762:	4b2a      	ldr	r3, [pc, #168]	; (40280c <xTaskGenericCreate+0x224>)
  402764:	601a      	str	r2, [r3, #0]
  402766:	f3bf 8f4f 	dsb	sy
  40276a:	f3bf 8f6f 	isb	sy
			xReturn = pdPASS;
  40276e:	2001      	movs	r0, #1
}
  402770:	b003      	add	sp, #12
  402772:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				vPortFree( pxStack );
  402776:	4630      	mov	r0, r6
  402778:	4b25      	ldr	r3, [pc, #148]	; (402810 <xTaskGenericCreate+0x228>)
  40277a:	4798      	blx	r3
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  40277c:	f04f 30ff 	mov.w	r0, #4294967295
  402780:	e7f6      	b.n	402770 <xTaskGenericCreate+0x188>
  402782:	463b      	mov	r3, r7
  402784:	f104 0234 	add.w	r2, r4, #52	; 0x34
  402788:	3709      	adds	r7, #9
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  40278a:	7859      	ldrb	r1, [r3, #1]
  40278c:	f802 1f01 	strb.w	r1, [r2, #1]!
		if( pcName[ x ] == 0x00 )
  402790:	f813 1f01 	ldrb.w	r1, [r3, #1]!
  402794:	2900      	cmp	r1, #0
  402796:	f43f af70 	beq.w	40267a <xTaskGenericCreate+0x92>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
  40279a:	42bb      	cmp	r3, r7
  40279c:	d1f5      	bne.n	40278a <xTaskGenericCreate+0x1a2>
  40279e:	e76c      	b.n	40267a <xTaskGenericCreate+0x92>
				if( xSchedulerRunning == pdFALSE )
  4027a0:	4b19      	ldr	r3, [pc, #100]	; (402808 <xTaskGenericCreate+0x220>)
  4027a2:	681b      	ldr	r3, [r3, #0]
  4027a4:	2b00      	cmp	r3, #0
  4027a6:	d1bb      	bne.n	402720 <xTaskGenericCreate+0x138>
					if( pxCurrentTCB->uxPriority <= uxPriority )
  4027a8:	4b0a      	ldr	r3, [pc, #40]	; (4027d4 <xTaskGenericCreate+0x1ec>)
  4027aa:	681b      	ldr	r3, [r3, #0]
  4027ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4027ae:	429d      	cmp	r5, r3
  4027b0:	d3b6      	bcc.n	402720 <xTaskGenericCreate+0x138>
						pxCurrentTCB = pxNewTCB;
  4027b2:	4b08      	ldr	r3, [pc, #32]	; (4027d4 <xTaskGenericCreate+0x1ec>)
  4027b4:	601c      	str	r4, [r3, #0]
  4027b6:	e7b3      	b.n	402720 <xTaskGenericCreate+0x138>
			xReturn = pdPASS;
  4027b8:	2001      	movs	r0, #1
  4027ba:	e7d9      	b.n	402770 <xTaskGenericCreate+0x188>
  4027bc:	2001      	movs	r0, #1
	return xReturn;
  4027be:	e7d7      	b.n	402770 <xTaskGenericCreate+0x188>
  4027c0:	00401ce5 	.word	0x00401ce5
  4027c4:	00406a61 	.word	0x00406a61
  4027c8:	00401a3d 	.word	0x00401a3d
  4027cc:	00401a89 	.word	0x00401a89
  4027d0:	20400acc 	.word	0x20400acc
  4027d4:	20400a5c 	.word	0x20400a5c
  4027d8:	20400a68 	.word	0x20400a68
  4027dc:	0040193d 	.word	0x0040193d
  4027e0:	20400af8 	.word	0x20400af8
  4027e4:	20400b14 	.word	0x20400b14
  4027e8:	20400b40 	.word	0x20400b40
  4027ec:	20400b2c 	.word	0x20400b2c
  4027f0:	20400a60 	.word	0x20400a60
  4027f4:	20400a64 	.word	0x20400a64
  4027f8:	20400ad8 	.word	0x20400ad8
  4027fc:	20400ae0 	.word	0x20400ae0
  402800:	00401959 	.word	0x00401959
  402804:	00401ad5 	.word	0x00401ad5
  402808:	20400b28 	.word	0x20400b28
  40280c:	e000ed04 	.word	0xe000ed04
  402810:	00401d15 	.word	0x00401d15
  402814:	00401953 	.word	0x00401953
  402818:	20400ae4 	.word	0x20400ae4

0040281c <vTaskStartScheduler>:
{
  40281c:	b510      	push	{r4, lr}
  40281e:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
  402820:	2300      	movs	r3, #0
  402822:	9303      	str	r3, [sp, #12]
  402824:	9302      	str	r3, [sp, #8]
  402826:	9301      	str	r3, [sp, #4]
  402828:	9300      	str	r3, [sp, #0]
  40282a:	f44f 6200 	mov.w	r2, #2048	; 0x800
  40282e:	4917      	ldr	r1, [pc, #92]	; (40288c <vTaskStartScheduler+0x70>)
  402830:	4817      	ldr	r0, [pc, #92]	; (402890 <vTaskStartScheduler+0x74>)
  402832:	4c18      	ldr	r4, [pc, #96]	; (402894 <vTaskStartScheduler+0x78>)
  402834:	47a0      	blx	r4
		if( xReturn == pdPASS )
  402836:	2801      	cmp	r0, #1
  402838:	d00b      	beq.n	402852 <vTaskStartScheduler+0x36>
		configASSERT( xReturn );
  40283a:	bb20      	cbnz	r0, 402886 <vTaskStartScheduler+0x6a>
  40283c:	f04f 0380 	mov.w	r3, #128	; 0x80
  402840:	b672      	cpsid	i
  402842:	f383 8811 	msr	BASEPRI, r3
  402846:	f3bf 8f6f 	isb	sy
  40284a:	f3bf 8f4f 	dsb	sy
  40284e:	b662      	cpsie	i
  402850:	e7fe      	b.n	402850 <vTaskStartScheduler+0x34>
			xReturn = xTimerCreateTimerTask();
  402852:	4b11      	ldr	r3, [pc, #68]	; (402898 <vTaskStartScheduler+0x7c>)
  402854:	4798      	blx	r3
	if( xReturn == pdPASS )
  402856:	2801      	cmp	r0, #1
  402858:	d1ef      	bne.n	40283a <vTaskStartScheduler+0x1e>
  40285a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40285e:	b672      	cpsid	i
  402860:	f383 8811 	msr	BASEPRI, r3
  402864:	f3bf 8f6f 	isb	sy
  402868:	f3bf 8f4f 	dsb	sy
  40286c:	b662      	cpsie	i
		xNextTaskUnblockTime = portMAX_DELAY;
  40286e:	f04f 32ff 	mov.w	r2, #4294967295
  402872:	4b0a      	ldr	r3, [pc, #40]	; (40289c <vTaskStartScheduler+0x80>)
  402874:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
  402876:	2201      	movs	r2, #1
  402878:	4b09      	ldr	r3, [pc, #36]	; (4028a0 <vTaskStartScheduler+0x84>)
  40287a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
  40287c:	2200      	movs	r2, #0
  40287e:	4b09      	ldr	r3, [pc, #36]	; (4028a4 <vTaskStartScheduler+0x88>)
  402880:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
  402882:	4b09      	ldr	r3, [pc, #36]	; (4028a8 <vTaskStartScheduler+0x8c>)
  402884:	4798      	blx	r3
}
  402886:	b004      	add	sp, #16
  402888:	bd10      	pop	{r4, pc}
  40288a:	bf00      	nop
  40288c:	0040b400 	.word	0x0040b400
  402890:	00402bc5 	.word	0x00402bc5
  402894:	004025e9 	.word	0x004025e9
  402898:	00403205 	.word	0x00403205
  40289c:	20400b0c 	.word	0x20400b0c
  4028a0:	20400b28 	.word	0x20400b28
  4028a4:	20400b54 	.word	0x20400b54
  4028a8:	00401bbd 	.word	0x00401bbd

004028ac <vTaskSuspendAll>:
	++uxSchedulerSuspended;
  4028ac:	4a02      	ldr	r2, [pc, #8]	; (4028b8 <vTaskSuspendAll+0xc>)
  4028ae:	6813      	ldr	r3, [r2, #0]
  4028b0:	3301      	adds	r3, #1
  4028b2:	6013      	str	r3, [r2, #0]
  4028b4:	4770      	bx	lr
  4028b6:	bf00      	nop
  4028b8:	20400ad4 	.word	0x20400ad4

004028bc <xTaskGetTickCount>:
		xTicks = xTickCount;
  4028bc:	4b01      	ldr	r3, [pc, #4]	; (4028c4 <xTaskGetTickCount+0x8>)
  4028be:	6818      	ldr	r0, [r3, #0]
}
  4028c0:	4770      	bx	lr
  4028c2:	bf00      	nop
  4028c4:	20400b54 	.word	0x20400b54

004028c8 <xTaskIncrementTick>:
{
  4028c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  4028cc:	4b42      	ldr	r3, [pc, #264]	; (4029d8 <xTaskIncrementTick+0x110>)
  4028ce:	681b      	ldr	r3, [r3, #0]
  4028d0:	2b00      	cmp	r3, #0
  4028d2:	d178      	bne.n	4029c6 <xTaskIncrementTick+0xfe>
		++xTickCount;
  4028d4:	4b41      	ldr	r3, [pc, #260]	; (4029dc <xTaskIncrementTick+0x114>)
  4028d6:	681a      	ldr	r2, [r3, #0]
  4028d8:	3201      	adds	r2, #1
  4028da:	601a      	str	r2, [r3, #0]
			const TickType_t xConstTickCount = xTickCount;
  4028dc:	681e      	ldr	r6, [r3, #0]
			if( xConstTickCount == ( TickType_t ) 0U )
  4028de:	b9d6      	cbnz	r6, 402916 <xTaskIncrementTick+0x4e>
				taskSWITCH_DELAYED_LISTS();
  4028e0:	4b3f      	ldr	r3, [pc, #252]	; (4029e0 <xTaskIncrementTick+0x118>)
  4028e2:	681b      	ldr	r3, [r3, #0]
  4028e4:	681b      	ldr	r3, [r3, #0]
  4028e6:	b153      	cbz	r3, 4028fe <xTaskIncrementTick+0x36>
  4028e8:	f04f 0380 	mov.w	r3, #128	; 0x80
  4028ec:	b672      	cpsid	i
  4028ee:	f383 8811 	msr	BASEPRI, r3
  4028f2:	f3bf 8f6f 	isb	sy
  4028f6:	f3bf 8f4f 	dsb	sy
  4028fa:	b662      	cpsie	i
  4028fc:	e7fe      	b.n	4028fc <xTaskIncrementTick+0x34>
  4028fe:	4a38      	ldr	r2, [pc, #224]	; (4029e0 <xTaskIncrementTick+0x118>)
  402900:	6811      	ldr	r1, [r2, #0]
  402902:	4b38      	ldr	r3, [pc, #224]	; (4029e4 <xTaskIncrementTick+0x11c>)
  402904:	6818      	ldr	r0, [r3, #0]
  402906:	6010      	str	r0, [r2, #0]
  402908:	6019      	str	r1, [r3, #0]
  40290a:	4a37      	ldr	r2, [pc, #220]	; (4029e8 <xTaskIncrementTick+0x120>)
  40290c:	6813      	ldr	r3, [r2, #0]
  40290e:	3301      	adds	r3, #1
  402910:	6013      	str	r3, [r2, #0]
  402912:	4b36      	ldr	r3, [pc, #216]	; (4029ec <xTaskIncrementTick+0x124>)
  402914:	4798      	blx	r3
			if( xConstTickCount >= xNextTaskUnblockTime )
  402916:	4b36      	ldr	r3, [pc, #216]	; (4029f0 <xTaskIncrementTick+0x128>)
  402918:	681b      	ldr	r3, [r3, #0]
  40291a:	429e      	cmp	r6, r3
  40291c:	d218      	bcs.n	402950 <xTaskIncrementTick+0x88>
BaseType_t xSwitchRequired = pdFALSE;
  40291e:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
  402920:	4b34      	ldr	r3, [pc, #208]	; (4029f4 <xTaskIncrementTick+0x12c>)
  402922:	681b      	ldr	r3, [r3, #0]
  402924:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402926:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  40292a:	4a33      	ldr	r2, [pc, #204]	; (4029f8 <xTaskIncrementTick+0x130>)
  40292c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
				xSwitchRequired = pdTRUE;
  402930:	2b02      	cmp	r3, #2
  402932:	bf28      	it	cs
  402934:	2401      	movcs	r4, #1
			if( uxPendedTicks == ( UBaseType_t ) 0U )
  402936:	4b31      	ldr	r3, [pc, #196]	; (4029fc <xTaskIncrementTick+0x134>)
  402938:	681b      	ldr	r3, [r3, #0]
  40293a:	b90b      	cbnz	r3, 402940 <xTaskIncrementTick+0x78>
				vApplicationTickHook();
  40293c:	4b30      	ldr	r3, [pc, #192]	; (402a00 <xTaskIncrementTick+0x138>)
  40293e:	4798      	blx	r3
		if( xYieldPending != pdFALSE )
  402940:	4b30      	ldr	r3, [pc, #192]	; (402a04 <xTaskIncrementTick+0x13c>)
  402942:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
  402944:	2b00      	cmp	r3, #0
}
  402946:	bf0c      	ite	eq
  402948:	4620      	moveq	r0, r4
  40294a:	2001      	movne	r0, #1
  40294c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402950:	2400      	movs	r4, #0
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  402952:	f8df 908c 	ldr.w	r9, [pc, #140]	; 4029e0 <xTaskIncrementTick+0x118>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  402956:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 402a10 <xTaskIncrementTick+0x148>
						prvAddTaskToReadyList( pxTCB );
  40295a:	4f2b      	ldr	r7, [pc, #172]	; (402a08 <xTaskIncrementTick+0x140>)
  40295c:	e01f      	b.n	40299e <xTaskIncrementTick+0xd6>
						xNextTaskUnblockTime = portMAX_DELAY;
  40295e:	f04f 32ff 	mov.w	r2, #4294967295
  402962:	4b23      	ldr	r3, [pc, #140]	; (4029f0 <xTaskIncrementTick+0x128>)
  402964:	601a      	str	r2, [r3, #0]
						break;
  402966:	e7db      	b.n	402920 <xTaskIncrementTick+0x58>
							xNextTaskUnblockTime = xItemValue;
  402968:	4a21      	ldr	r2, [pc, #132]	; (4029f0 <xTaskIncrementTick+0x128>)
  40296a:	6013      	str	r3, [r2, #0]
							break;
  40296c:	e7d8      	b.n	402920 <xTaskIncrementTick+0x58>
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  40296e:	f105 0018 	add.w	r0, r5, #24
  402972:	47c0      	blx	r8
						prvAddTaskToReadyList( pxTCB );
  402974:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
  402976:	683a      	ldr	r2, [r7, #0]
  402978:	2301      	movs	r3, #1
  40297a:	4083      	lsls	r3, r0
  40297c:	4313      	orrs	r3, r2
  40297e:	603b      	str	r3, [r7, #0]
  402980:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402984:	4651      	mov	r1, sl
  402986:	4b1c      	ldr	r3, [pc, #112]	; (4029f8 <xTaskIncrementTick+0x130>)
  402988:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  40298c:	4b1f      	ldr	r3, [pc, #124]	; (402a0c <xTaskIncrementTick+0x144>)
  40298e:	4798      	blx	r3
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  402990:	4b18      	ldr	r3, [pc, #96]	; (4029f4 <xTaskIncrementTick+0x12c>)
  402992:	681b      	ldr	r3, [r3, #0]
  402994:	6aea      	ldr	r2, [r5, #44]	; 0x2c
  402996:	6adb      	ldr	r3, [r3, #44]	; 0x2c
								xSwitchRequired = pdTRUE;
  402998:	429a      	cmp	r2, r3
  40299a:	bf28      	it	cs
  40299c:	2401      	movcs	r4, #1
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  40299e:	f8d9 3000 	ldr.w	r3, [r9]
  4029a2:	681b      	ldr	r3, [r3, #0]
  4029a4:	2b00      	cmp	r3, #0
  4029a6:	d0da      	beq.n	40295e <xTaskIncrementTick+0x96>
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  4029a8:	f8d9 3000 	ldr.w	r3, [r9]
  4029ac:	68db      	ldr	r3, [r3, #12]
  4029ae:	68dd      	ldr	r5, [r3, #12]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  4029b0:	686b      	ldr	r3, [r5, #4]
						if( xConstTickCount < xItemValue )
  4029b2:	429e      	cmp	r6, r3
  4029b4:	d3d8      	bcc.n	402968 <xTaskIncrementTick+0xa0>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  4029b6:	f105 0a04 	add.w	sl, r5, #4
  4029ba:	4650      	mov	r0, sl
  4029bc:	47c0      	blx	r8
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
  4029be:	6aab      	ldr	r3, [r5, #40]	; 0x28
  4029c0:	2b00      	cmp	r3, #0
  4029c2:	d1d4      	bne.n	40296e <xTaskIncrementTick+0xa6>
  4029c4:	e7d6      	b.n	402974 <xTaskIncrementTick+0xac>
		++uxPendedTicks;
  4029c6:	4a0d      	ldr	r2, [pc, #52]	; (4029fc <xTaskIncrementTick+0x134>)
  4029c8:	6813      	ldr	r3, [r2, #0]
  4029ca:	3301      	adds	r3, #1
  4029cc:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
  4029ce:	4b0c      	ldr	r3, [pc, #48]	; (402a00 <xTaskIncrementTick+0x138>)
  4029d0:	4798      	blx	r3
BaseType_t xSwitchRequired = pdFALSE;
  4029d2:	2400      	movs	r4, #0
  4029d4:	e7b4      	b.n	402940 <xTaskIncrementTick+0x78>
  4029d6:	bf00      	nop
  4029d8:	20400ad4 	.word	0x20400ad4
  4029dc:	20400b54 	.word	0x20400b54
  4029e0:	20400a60 	.word	0x20400a60
  4029e4:	20400a64 	.word	0x20400a64
  4029e8:	20400b10 	.word	0x20400b10
  4029ec:	00402565 	.word	0x00402565
  4029f0:	20400b0c 	.word	0x20400b0c
  4029f4:	20400a5c 	.word	0x20400a5c
  4029f8:	20400a68 	.word	0x20400a68
  4029fc:	20400ad0 	.word	0x20400ad0
  402a00:	0040375d 	.word	0x0040375d
  402a04:	20400b58 	.word	0x20400b58
  402a08:	20400ae0 	.word	0x20400ae0
  402a0c:	00401959 	.word	0x00401959
  402a10:	004019a5 	.word	0x004019a5

00402a14 <xTaskResumeAll>:
{
  402a14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
  402a18:	4b38      	ldr	r3, [pc, #224]	; (402afc <xTaskResumeAll+0xe8>)
  402a1a:	681b      	ldr	r3, [r3, #0]
  402a1c:	b953      	cbnz	r3, 402a34 <xTaskResumeAll+0x20>
  402a1e:	f04f 0380 	mov.w	r3, #128	; 0x80
  402a22:	b672      	cpsid	i
  402a24:	f383 8811 	msr	BASEPRI, r3
  402a28:	f3bf 8f6f 	isb	sy
  402a2c:	f3bf 8f4f 	dsb	sy
  402a30:	b662      	cpsie	i
  402a32:	e7fe      	b.n	402a32 <xTaskResumeAll+0x1e>
	taskENTER_CRITICAL();
  402a34:	4b32      	ldr	r3, [pc, #200]	; (402b00 <xTaskResumeAll+0xec>)
  402a36:	4798      	blx	r3
		--uxSchedulerSuspended;
  402a38:	4b30      	ldr	r3, [pc, #192]	; (402afc <xTaskResumeAll+0xe8>)
  402a3a:	681a      	ldr	r2, [r3, #0]
  402a3c:	3a01      	subs	r2, #1
  402a3e:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  402a40:	681b      	ldr	r3, [r3, #0]
  402a42:	2b00      	cmp	r3, #0
  402a44:	d155      	bne.n	402af2 <xTaskResumeAll+0xde>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
  402a46:	4b2f      	ldr	r3, [pc, #188]	; (402b04 <xTaskResumeAll+0xf0>)
  402a48:	681b      	ldr	r3, [r3, #0]
  402a4a:	2b00      	cmp	r3, #0
  402a4c:	d132      	bne.n	402ab4 <xTaskResumeAll+0xa0>
BaseType_t xAlreadyYielded = pdFALSE;
  402a4e:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  402a50:	4b2d      	ldr	r3, [pc, #180]	; (402b08 <xTaskResumeAll+0xf4>)
  402a52:	4798      	blx	r3
}
  402a54:	4620      	mov	r0, r4
  402a56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
  402a5a:	68fb      	ldr	r3, [r7, #12]
  402a5c:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  402a5e:	f104 0018 	add.w	r0, r4, #24
  402a62:	47b0      	blx	r6
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  402a64:	f104 0804 	add.w	r8, r4, #4
  402a68:	4640      	mov	r0, r8
  402a6a:	47b0      	blx	r6
					prvAddTaskToReadyList( pxTCB );
  402a6c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  402a6e:	682a      	ldr	r2, [r5, #0]
  402a70:	2301      	movs	r3, #1
  402a72:	4083      	lsls	r3, r0
  402a74:	4313      	orrs	r3, r2
  402a76:	602b      	str	r3, [r5, #0]
  402a78:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402a7c:	4641      	mov	r1, r8
  402a7e:	eb09 0080 	add.w	r0, r9, r0, lsl #2
  402a82:	4b22      	ldr	r3, [pc, #136]	; (402b0c <xTaskResumeAll+0xf8>)
  402a84:	4798      	blx	r3
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  402a86:	4b22      	ldr	r3, [pc, #136]	; (402b10 <xTaskResumeAll+0xfc>)
  402a88:	681b      	ldr	r3, [r3, #0]
  402a8a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  402a8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402a8e:	429a      	cmp	r2, r3
  402a90:	d20c      	bcs.n	402aac <xTaskResumeAll+0x98>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  402a92:	683b      	ldr	r3, [r7, #0]
  402a94:	2b00      	cmp	r3, #0
  402a96:	d1e0      	bne.n	402a5a <xTaskResumeAll+0x46>
				if( uxPendedTicks > ( UBaseType_t ) 0U )
  402a98:	4b1e      	ldr	r3, [pc, #120]	; (402b14 <xTaskResumeAll+0x100>)
  402a9a:	681b      	ldr	r3, [r3, #0]
  402a9c:	b1db      	cbz	r3, 402ad6 <xTaskResumeAll+0xc2>
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  402a9e:	4b1d      	ldr	r3, [pc, #116]	; (402b14 <xTaskResumeAll+0x100>)
  402aa0:	681b      	ldr	r3, [r3, #0]
  402aa2:	b1c3      	cbz	r3, 402ad6 <xTaskResumeAll+0xc2>
						if( xTaskIncrementTick() != pdFALSE )
  402aa4:	4e1c      	ldr	r6, [pc, #112]	; (402b18 <xTaskResumeAll+0x104>)
							xYieldPending = pdTRUE;
  402aa6:	4d1d      	ldr	r5, [pc, #116]	; (402b1c <xTaskResumeAll+0x108>)
						--uxPendedTicks;
  402aa8:	4c1a      	ldr	r4, [pc, #104]	; (402b14 <xTaskResumeAll+0x100>)
  402aaa:	e00e      	b.n	402aca <xTaskResumeAll+0xb6>
						xYieldPending = pdTRUE;
  402aac:	2201      	movs	r2, #1
  402aae:	4b1b      	ldr	r3, [pc, #108]	; (402b1c <xTaskResumeAll+0x108>)
  402ab0:	601a      	str	r2, [r3, #0]
  402ab2:	e7ee      	b.n	402a92 <xTaskResumeAll+0x7e>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  402ab4:	4f1a      	ldr	r7, [pc, #104]	; (402b20 <xTaskResumeAll+0x10c>)
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  402ab6:	4e1b      	ldr	r6, [pc, #108]	; (402b24 <xTaskResumeAll+0x110>)
					prvAddTaskToReadyList( pxTCB );
  402ab8:	4d1b      	ldr	r5, [pc, #108]	; (402b28 <xTaskResumeAll+0x114>)
  402aba:	f8df 9074 	ldr.w	r9, [pc, #116]	; 402b30 <xTaskResumeAll+0x11c>
  402abe:	e7e8      	b.n	402a92 <xTaskResumeAll+0x7e>
						--uxPendedTicks;
  402ac0:	6823      	ldr	r3, [r4, #0]
  402ac2:	3b01      	subs	r3, #1
  402ac4:	6023      	str	r3, [r4, #0]
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  402ac6:	6823      	ldr	r3, [r4, #0]
  402ac8:	b12b      	cbz	r3, 402ad6 <xTaskResumeAll+0xc2>
						if( xTaskIncrementTick() != pdFALSE )
  402aca:	47b0      	blx	r6
  402acc:	2800      	cmp	r0, #0
  402ace:	d0f7      	beq.n	402ac0 <xTaskResumeAll+0xac>
							xYieldPending = pdTRUE;
  402ad0:	2301      	movs	r3, #1
  402ad2:	602b      	str	r3, [r5, #0]
  402ad4:	e7f4      	b.n	402ac0 <xTaskResumeAll+0xac>
				if( xYieldPending == pdTRUE )
  402ad6:	4b11      	ldr	r3, [pc, #68]	; (402b1c <xTaskResumeAll+0x108>)
  402ad8:	681b      	ldr	r3, [r3, #0]
  402ada:	2b01      	cmp	r3, #1
  402adc:	d10b      	bne.n	402af6 <xTaskResumeAll+0xe2>
					taskYIELD_IF_USING_PREEMPTION();
  402ade:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402ae2:	4b12      	ldr	r3, [pc, #72]	; (402b2c <xTaskResumeAll+0x118>)
  402ae4:	601a      	str	r2, [r3, #0]
  402ae6:	f3bf 8f4f 	dsb	sy
  402aea:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
  402aee:	2401      	movs	r4, #1
  402af0:	e7ae      	b.n	402a50 <xTaskResumeAll+0x3c>
BaseType_t xAlreadyYielded = pdFALSE;
  402af2:	2400      	movs	r4, #0
  402af4:	e7ac      	b.n	402a50 <xTaskResumeAll+0x3c>
  402af6:	2400      	movs	r4, #0
  402af8:	e7aa      	b.n	402a50 <xTaskResumeAll+0x3c>
  402afa:	bf00      	nop
  402afc:	20400ad4 	.word	0x20400ad4
  402b00:	00401a89 	.word	0x00401a89
  402b04:	20400acc 	.word	0x20400acc
  402b08:	00401ad5 	.word	0x00401ad5
  402b0c:	00401959 	.word	0x00401959
  402b10:	20400a5c 	.word	0x20400a5c
  402b14:	20400ad0 	.word	0x20400ad0
  402b18:	004028c9 	.word	0x004028c9
  402b1c:	20400b58 	.word	0x20400b58
  402b20:	20400b14 	.word	0x20400b14
  402b24:	004019a5 	.word	0x004019a5
  402b28:	20400ae0 	.word	0x20400ae0
  402b2c:	e000ed04 	.word	0xe000ed04
  402b30:	20400a68 	.word	0x20400a68

00402b34 <vTaskDelay>:
	{
  402b34:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
  402b36:	2800      	cmp	r0, #0
  402b38:	d029      	beq.n	402b8e <vTaskDelay+0x5a>
  402b3a:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
  402b3c:	4b18      	ldr	r3, [pc, #96]	; (402ba0 <vTaskDelay+0x6c>)
  402b3e:	681b      	ldr	r3, [r3, #0]
  402b40:	b153      	cbz	r3, 402b58 <vTaskDelay+0x24>
  402b42:	f04f 0380 	mov.w	r3, #128	; 0x80
  402b46:	b672      	cpsid	i
  402b48:	f383 8811 	msr	BASEPRI, r3
  402b4c:	f3bf 8f6f 	isb	sy
  402b50:	f3bf 8f4f 	dsb	sy
  402b54:	b662      	cpsie	i
  402b56:	e7fe      	b.n	402b56 <vTaskDelay+0x22>
			vTaskSuspendAll();
  402b58:	4b12      	ldr	r3, [pc, #72]	; (402ba4 <vTaskDelay+0x70>)
  402b5a:	4798      	blx	r3
				xTimeToWake = xTickCount + xTicksToDelay;
  402b5c:	4b12      	ldr	r3, [pc, #72]	; (402ba8 <vTaskDelay+0x74>)
  402b5e:	681b      	ldr	r3, [r3, #0]
  402b60:	441c      	add	r4, r3
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  402b62:	4b12      	ldr	r3, [pc, #72]	; (402bac <vTaskDelay+0x78>)
  402b64:	6818      	ldr	r0, [r3, #0]
  402b66:	3004      	adds	r0, #4
  402b68:	4b11      	ldr	r3, [pc, #68]	; (402bb0 <vTaskDelay+0x7c>)
  402b6a:	4798      	blx	r3
  402b6c:	b948      	cbnz	r0, 402b82 <vTaskDelay+0x4e>
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  402b6e:	4b0f      	ldr	r3, [pc, #60]	; (402bac <vTaskDelay+0x78>)
  402b70:	681a      	ldr	r2, [r3, #0]
  402b72:	4910      	ldr	r1, [pc, #64]	; (402bb4 <vTaskDelay+0x80>)
  402b74:	680b      	ldr	r3, [r1, #0]
  402b76:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  402b78:	2201      	movs	r2, #1
  402b7a:	4082      	lsls	r2, r0
  402b7c:	ea23 0302 	bic.w	r3, r3, r2
  402b80:	600b      	str	r3, [r1, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  402b82:	4620      	mov	r0, r4
  402b84:	4b0c      	ldr	r3, [pc, #48]	; (402bb8 <vTaskDelay+0x84>)
  402b86:	4798      	blx	r3
			xAlreadyYielded = xTaskResumeAll();
  402b88:	4b0c      	ldr	r3, [pc, #48]	; (402bbc <vTaskDelay+0x88>)
  402b8a:	4798      	blx	r3
		if( xAlreadyYielded == pdFALSE )
  402b8c:	b938      	cbnz	r0, 402b9e <vTaskDelay+0x6a>
			portYIELD_WITHIN_API();
  402b8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402b92:	4b0b      	ldr	r3, [pc, #44]	; (402bc0 <vTaskDelay+0x8c>)
  402b94:	601a      	str	r2, [r3, #0]
  402b96:	f3bf 8f4f 	dsb	sy
  402b9a:	f3bf 8f6f 	isb	sy
  402b9e:	bd10      	pop	{r4, pc}
  402ba0:	20400ad4 	.word	0x20400ad4
  402ba4:	004028ad 	.word	0x004028ad
  402ba8:	20400b54 	.word	0x20400b54
  402bac:	20400a5c 	.word	0x20400a5c
  402bb0:	004019a5 	.word	0x004019a5
  402bb4:	20400ae0 	.word	0x20400ae0
  402bb8:	00402591 	.word	0x00402591
  402bbc:	00402a15 	.word	0x00402a15
  402bc0:	e000ed04 	.word	0xe000ed04

00402bc4 <prvIdleTask>:
{
  402bc4:	b580      	push	{r7, lr}
			vTaskSuspendAll();
  402bc6:	f8df 8088 	ldr.w	r8, [pc, #136]	; 402c50 <prvIdleTask+0x8c>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  402bca:	4e19      	ldr	r6, [pc, #100]	; (402c30 <prvIdleTask+0x6c>)
				taskYIELD();
  402bcc:	f8df 9084 	ldr.w	r9, [pc, #132]	; 402c54 <prvIdleTask+0x90>
  402bd0:	e02a      	b.n	402c28 <prvIdleTask+0x64>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
  402bd2:	4b18      	ldr	r3, [pc, #96]	; (402c34 <prvIdleTask+0x70>)
  402bd4:	681b      	ldr	r3, [r3, #0]
  402bd6:	2b01      	cmp	r3, #1
  402bd8:	d81e      	bhi.n	402c18 <prvIdleTask+0x54>
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  402bda:	682b      	ldr	r3, [r5, #0]
  402bdc:	2b00      	cmp	r3, #0
  402bde:	d0f8      	beq.n	402bd2 <prvIdleTask+0xe>
			vTaskSuspendAll();
  402be0:	47c0      	blx	r8
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  402be2:	6834      	ldr	r4, [r6, #0]
			( void ) xTaskResumeAll();
  402be4:	47b8      	blx	r7
			if( xListIsEmpty == pdFALSE )
  402be6:	2c00      	cmp	r4, #0
  402be8:	d0f7      	beq.n	402bda <prvIdleTask+0x16>
				taskENTER_CRITICAL();
  402bea:	4b13      	ldr	r3, [pc, #76]	; (402c38 <prvIdleTask+0x74>)
  402bec:	4798      	blx	r3
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
  402bee:	68f3      	ldr	r3, [r6, #12]
  402bf0:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  402bf2:	1d20      	adds	r0, r4, #4
  402bf4:	4b11      	ldr	r3, [pc, #68]	; (402c3c <prvIdleTask+0x78>)
  402bf6:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  402bf8:	4a11      	ldr	r2, [pc, #68]	; (402c40 <prvIdleTask+0x7c>)
  402bfa:	6813      	ldr	r3, [r2, #0]
  402bfc:	3b01      	subs	r3, #1
  402bfe:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
  402c00:	682b      	ldr	r3, [r5, #0]
  402c02:	3b01      	subs	r3, #1
  402c04:	602b      	str	r3, [r5, #0]
				taskEXIT_CRITICAL();
  402c06:	4b0f      	ldr	r3, [pc, #60]	; (402c44 <prvIdleTask+0x80>)
  402c08:	4798      	blx	r3
			vPortFreeAligned( pxTCB->pxStack );
  402c0a:	6b20      	ldr	r0, [r4, #48]	; 0x30
  402c0c:	f8df a048 	ldr.w	sl, [pc, #72]	; 402c58 <prvIdleTask+0x94>
  402c10:	47d0      	blx	sl
		vPortFree( pxTCB );
  402c12:	4620      	mov	r0, r4
  402c14:	47d0      	blx	sl
  402c16:	e7e0      	b.n	402bda <prvIdleTask+0x16>
				taskYIELD();
  402c18:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  402c1c:	f8c9 3000 	str.w	r3, [r9]
  402c20:	f3bf 8f4f 	dsb	sy
  402c24:	f3bf 8f6f 	isb	sy
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  402c28:	4d07      	ldr	r5, [pc, #28]	; (402c48 <prvIdleTask+0x84>)
			( void ) xTaskResumeAll();
  402c2a:	4f08      	ldr	r7, [pc, #32]	; (402c4c <prvIdleTask+0x88>)
  402c2c:	e7d5      	b.n	402bda <prvIdleTask+0x16>
  402c2e:	bf00      	nop
  402c30:	20400b40 	.word	0x20400b40
  402c34:	20400a68 	.word	0x20400a68
  402c38:	00401a89 	.word	0x00401a89
  402c3c:	004019a5 	.word	0x004019a5
  402c40:	20400acc 	.word	0x20400acc
  402c44:	00401ad5 	.word	0x00401ad5
  402c48:	20400adc 	.word	0x20400adc
  402c4c:	00402a15 	.word	0x00402a15
  402c50:	004028ad 	.word	0x004028ad
  402c54:	e000ed04 	.word	0xe000ed04
  402c58:	00401d15 	.word	0x00401d15

00402c5c <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
  402c5c:	4b2d      	ldr	r3, [pc, #180]	; (402d14 <vTaskSwitchContext+0xb8>)
  402c5e:	681b      	ldr	r3, [r3, #0]
  402c60:	2b00      	cmp	r3, #0
  402c62:	d12c      	bne.n	402cbe <vTaskSwitchContext+0x62>
{
  402c64:	b510      	push	{r4, lr}
		xYieldPending = pdFALSE;
  402c66:	2200      	movs	r2, #0
  402c68:	4b2b      	ldr	r3, [pc, #172]	; (402d18 <vTaskSwitchContext+0xbc>)
  402c6a:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
  402c6c:	4b2b      	ldr	r3, [pc, #172]	; (402d1c <vTaskSwitchContext+0xc0>)
  402c6e:	681b      	ldr	r3, [r3, #0]
  402c70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402c72:	681a      	ldr	r2, [r3, #0]
  402c74:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  402c78:	d103      	bne.n	402c82 <vTaskSwitchContext+0x26>
  402c7a:	685a      	ldr	r2, [r3, #4]
  402c7c:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  402c80:	d021      	beq.n	402cc6 <vTaskSwitchContext+0x6a>
  402c82:	4b26      	ldr	r3, [pc, #152]	; (402d1c <vTaskSwitchContext+0xc0>)
  402c84:	6818      	ldr	r0, [r3, #0]
  402c86:	6819      	ldr	r1, [r3, #0]
  402c88:	3134      	adds	r1, #52	; 0x34
  402c8a:	4b25      	ldr	r3, [pc, #148]	; (402d20 <vTaskSwitchContext+0xc4>)
  402c8c:	4798      	blx	r3
		taskSELECT_HIGHEST_PRIORITY_TASK();
  402c8e:	4b25      	ldr	r3, [pc, #148]	; (402d24 <vTaskSwitchContext+0xc8>)
  402c90:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
  402c92:	fab3 f383 	clz	r3, r3
  402c96:	b2db      	uxtb	r3, r3
  402c98:	f1c3 031f 	rsb	r3, r3, #31
  402c9c:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  402ca0:	4a21      	ldr	r2, [pc, #132]	; (402d28 <vTaskSwitchContext+0xcc>)
  402ca2:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  402ca6:	b9ba      	cbnz	r2, 402cd8 <vTaskSwitchContext+0x7c>
	__asm volatile
  402ca8:	f04f 0380 	mov.w	r3, #128	; 0x80
  402cac:	b672      	cpsid	i
  402cae:	f383 8811 	msr	BASEPRI, r3
  402cb2:	f3bf 8f6f 	isb	sy
  402cb6:	f3bf 8f4f 	dsb	sy
  402cba:	b662      	cpsie	i
  402cbc:	e7fe      	b.n	402cbc <vTaskSwitchContext+0x60>
		xYieldPending = pdTRUE;
  402cbe:	2201      	movs	r2, #1
  402cc0:	4b15      	ldr	r3, [pc, #84]	; (402d18 <vTaskSwitchContext+0xbc>)
  402cc2:	601a      	str	r2, [r3, #0]
  402cc4:	4770      	bx	lr
		taskCHECK_FOR_STACK_OVERFLOW();
  402cc6:	689a      	ldr	r2, [r3, #8]
  402cc8:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  402ccc:	d1d9      	bne.n	402c82 <vTaskSwitchContext+0x26>
  402cce:	68db      	ldr	r3, [r3, #12]
  402cd0:	f1b3 3fa5 	cmp.w	r3, #2779096485	; 0xa5a5a5a5
  402cd4:	d1d5      	bne.n	402c82 <vTaskSwitchContext+0x26>
  402cd6:	e7da      	b.n	402c8e <vTaskSwitchContext+0x32>
		taskSELECT_HIGHEST_PRIORITY_TASK();
  402cd8:	4a13      	ldr	r2, [pc, #76]	; (402d28 <vTaskSwitchContext+0xcc>)
  402cda:	0099      	lsls	r1, r3, #2
  402cdc:	18c8      	adds	r0, r1, r3
  402cde:	eb02 0080 	add.w	r0, r2, r0, lsl #2
  402ce2:	6844      	ldr	r4, [r0, #4]
  402ce4:	6864      	ldr	r4, [r4, #4]
  402ce6:	6044      	str	r4, [r0, #4]
  402ce8:	4419      	add	r1, r3
  402cea:	4602      	mov	r2, r0
  402cec:	3208      	adds	r2, #8
  402cee:	4294      	cmp	r4, r2
  402cf0:	d009      	beq.n	402d06 <vTaskSwitchContext+0xaa>
  402cf2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  402cf6:	4a0c      	ldr	r2, [pc, #48]	; (402d28 <vTaskSwitchContext+0xcc>)
  402cf8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  402cfc:	685b      	ldr	r3, [r3, #4]
  402cfe:	68da      	ldr	r2, [r3, #12]
  402d00:	4b06      	ldr	r3, [pc, #24]	; (402d1c <vTaskSwitchContext+0xc0>)
  402d02:	601a      	str	r2, [r3, #0]
  402d04:	bd10      	pop	{r4, pc}
  402d06:	6860      	ldr	r0, [r4, #4]
  402d08:	4a07      	ldr	r2, [pc, #28]	; (402d28 <vTaskSwitchContext+0xcc>)
  402d0a:	eb02 0281 	add.w	r2, r2, r1, lsl #2
  402d0e:	6050      	str	r0, [r2, #4]
  402d10:	e7ef      	b.n	402cf2 <vTaskSwitchContext+0x96>
  402d12:	bf00      	nop
  402d14:	20400ad4 	.word	0x20400ad4
  402d18:	20400b58 	.word	0x20400b58
  402d1c:	20400a5c 	.word	0x20400a5c
  402d20:	00403745 	.word	0x00403745
  402d24:	20400ae0 	.word	0x20400ae0
  402d28:	20400a68 	.word	0x20400a68

00402d2c <vTaskPlaceOnEventList>:
{
  402d2c:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxEventList );
  402d2e:	b1e0      	cbz	r0, 402d6a <vTaskPlaceOnEventList+0x3e>
  402d30:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  402d32:	4d17      	ldr	r5, [pc, #92]	; (402d90 <vTaskPlaceOnEventList+0x64>)
  402d34:	6829      	ldr	r1, [r5, #0]
  402d36:	3118      	adds	r1, #24
  402d38:	4b16      	ldr	r3, [pc, #88]	; (402d94 <vTaskPlaceOnEventList+0x68>)
  402d3a:	4798      	blx	r3
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  402d3c:	6828      	ldr	r0, [r5, #0]
  402d3e:	3004      	adds	r0, #4
  402d40:	4b15      	ldr	r3, [pc, #84]	; (402d98 <vTaskPlaceOnEventList+0x6c>)
  402d42:	4798      	blx	r3
  402d44:	b940      	cbnz	r0, 402d58 <vTaskPlaceOnEventList+0x2c>
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  402d46:	682a      	ldr	r2, [r5, #0]
  402d48:	4914      	ldr	r1, [pc, #80]	; (402d9c <vTaskPlaceOnEventList+0x70>)
  402d4a:	680b      	ldr	r3, [r1, #0]
  402d4c:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  402d4e:	2201      	movs	r2, #1
  402d50:	4082      	lsls	r2, r0
  402d52:	ea23 0302 	bic.w	r3, r3, r2
  402d56:	600b      	str	r3, [r1, #0]
		if( xTicksToWait == portMAX_DELAY )
  402d58:	f1b4 3fff 	cmp.w	r4, #4294967295
  402d5c:	d010      	beq.n	402d80 <vTaskPlaceOnEventList+0x54>
			xTimeToWake = xTickCount + xTicksToWait;
  402d5e:	4b10      	ldr	r3, [pc, #64]	; (402da0 <vTaskPlaceOnEventList+0x74>)
  402d60:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  402d62:	4420      	add	r0, r4
  402d64:	4b0f      	ldr	r3, [pc, #60]	; (402da4 <vTaskPlaceOnEventList+0x78>)
  402d66:	4798      	blx	r3
  402d68:	bd38      	pop	{r3, r4, r5, pc}
  402d6a:	f04f 0380 	mov.w	r3, #128	; 0x80
  402d6e:	b672      	cpsid	i
  402d70:	f383 8811 	msr	BASEPRI, r3
  402d74:	f3bf 8f6f 	isb	sy
  402d78:	f3bf 8f4f 	dsb	sy
  402d7c:	b662      	cpsie	i
  402d7e:	e7fe      	b.n	402d7e <vTaskPlaceOnEventList+0x52>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  402d80:	4b03      	ldr	r3, [pc, #12]	; (402d90 <vTaskPlaceOnEventList+0x64>)
  402d82:	6819      	ldr	r1, [r3, #0]
  402d84:	3104      	adds	r1, #4
  402d86:	4808      	ldr	r0, [pc, #32]	; (402da8 <vTaskPlaceOnEventList+0x7c>)
  402d88:	4b08      	ldr	r3, [pc, #32]	; (402dac <vTaskPlaceOnEventList+0x80>)
  402d8a:	4798      	blx	r3
  402d8c:	bd38      	pop	{r3, r4, r5, pc}
  402d8e:	bf00      	nop
  402d90:	20400a5c 	.word	0x20400a5c
  402d94:	00401971 	.word	0x00401971
  402d98:	004019a5 	.word	0x004019a5
  402d9c:	20400ae0 	.word	0x20400ae0
  402da0:	20400b54 	.word	0x20400b54
  402da4:	00402591 	.word	0x00402591
  402da8:	20400b2c 	.word	0x20400b2c
  402dac:	00401959 	.word	0x00401959

00402db0 <vTaskPlaceOnEventListRestricted>:
		configASSERT( pxEventList );
  402db0:	b1e8      	cbz	r0, 402dee <vTaskPlaceOnEventListRestricted+0x3e>
	{
  402db2:	b570      	push	{r4, r5, r6, lr}
  402db4:	4615      	mov	r5, r2
  402db6:	460c      	mov	r4, r1
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  402db8:	4e16      	ldr	r6, [pc, #88]	; (402e14 <vTaskPlaceOnEventListRestricted+0x64>)
  402dba:	6831      	ldr	r1, [r6, #0]
  402dbc:	3118      	adds	r1, #24
  402dbe:	4b16      	ldr	r3, [pc, #88]	; (402e18 <vTaskPlaceOnEventListRestricted+0x68>)
  402dc0:	4798      	blx	r3
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  402dc2:	6830      	ldr	r0, [r6, #0]
  402dc4:	3004      	adds	r0, #4
  402dc6:	4b15      	ldr	r3, [pc, #84]	; (402e1c <vTaskPlaceOnEventListRestricted+0x6c>)
  402dc8:	4798      	blx	r3
  402dca:	b940      	cbnz	r0, 402dde <vTaskPlaceOnEventListRestricted+0x2e>
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  402dcc:	6832      	ldr	r2, [r6, #0]
  402dce:	4914      	ldr	r1, [pc, #80]	; (402e20 <vTaskPlaceOnEventListRestricted+0x70>)
  402dd0:	680b      	ldr	r3, [r1, #0]
  402dd2:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  402dd4:	2201      	movs	r2, #1
  402dd6:	4082      	lsls	r2, r0
  402dd8:	ea23 0302 	bic.w	r3, r3, r2
  402ddc:	600b      	str	r3, [r1, #0]
			if( xWaitIndefinitely == pdTRUE )
  402dde:	2d01      	cmp	r5, #1
  402de0:	d010      	beq.n	402e04 <vTaskPlaceOnEventListRestricted+0x54>
				xTimeToWake = xTickCount + xTicksToWait;
  402de2:	4b10      	ldr	r3, [pc, #64]	; (402e24 <vTaskPlaceOnEventListRestricted+0x74>)
  402de4:	6818      	ldr	r0, [r3, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  402de6:	4420      	add	r0, r4
  402de8:	4b0f      	ldr	r3, [pc, #60]	; (402e28 <vTaskPlaceOnEventListRestricted+0x78>)
  402dea:	4798      	blx	r3
  402dec:	bd70      	pop	{r4, r5, r6, pc}
  402dee:	f04f 0380 	mov.w	r3, #128	; 0x80
  402df2:	b672      	cpsid	i
  402df4:	f383 8811 	msr	BASEPRI, r3
  402df8:	f3bf 8f6f 	isb	sy
  402dfc:	f3bf 8f4f 	dsb	sy
  402e00:	b662      	cpsie	i
  402e02:	e7fe      	b.n	402e02 <vTaskPlaceOnEventListRestricted+0x52>
				vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  402e04:	4b03      	ldr	r3, [pc, #12]	; (402e14 <vTaskPlaceOnEventListRestricted+0x64>)
  402e06:	6819      	ldr	r1, [r3, #0]
  402e08:	3104      	adds	r1, #4
  402e0a:	4808      	ldr	r0, [pc, #32]	; (402e2c <vTaskPlaceOnEventListRestricted+0x7c>)
  402e0c:	4b02      	ldr	r3, [pc, #8]	; (402e18 <vTaskPlaceOnEventListRestricted+0x68>)
  402e0e:	4798      	blx	r3
  402e10:	bd70      	pop	{r4, r5, r6, pc}
  402e12:	bf00      	nop
  402e14:	20400a5c 	.word	0x20400a5c
  402e18:	00401959 	.word	0x00401959
  402e1c:	004019a5 	.word	0x004019a5
  402e20:	20400ae0 	.word	0x20400ae0
  402e24:	20400b54 	.word	0x20400b54
  402e28:	00402591 	.word	0x00402591
  402e2c:	20400b2c 	.word	0x20400b2c

00402e30 <xTaskRemoveFromEventList>:
{
  402e30:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  402e32:	68c3      	ldr	r3, [r0, #12]
  402e34:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
  402e36:	b324      	cbz	r4, 402e82 <xTaskRemoveFromEventList+0x52>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  402e38:	f104 0518 	add.w	r5, r4, #24
  402e3c:	4628      	mov	r0, r5
  402e3e:	4b1a      	ldr	r3, [pc, #104]	; (402ea8 <xTaskRemoveFromEventList+0x78>)
  402e40:	4798      	blx	r3
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  402e42:	4b1a      	ldr	r3, [pc, #104]	; (402eac <xTaskRemoveFromEventList+0x7c>)
  402e44:	681b      	ldr	r3, [r3, #0]
  402e46:	bb3b      	cbnz	r3, 402e98 <xTaskRemoveFromEventList+0x68>
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  402e48:	1d25      	adds	r5, r4, #4
  402e4a:	4628      	mov	r0, r5
  402e4c:	4b16      	ldr	r3, [pc, #88]	; (402ea8 <xTaskRemoveFromEventList+0x78>)
  402e4e:	4798      	blx	r3
		prvAddTaskToReadyList( pxUnblockedTCB );
  402e50:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  402e52:	4a17      	ldr	r2, [pc, #92]	; (402eb0 <xTaskRemoveFromEventList+0x80>)
  402e54:	6811      	ldr	r1, [r2, #0]
  402e56:	2301      	movs	r3, #1
  402e58:	4083      	lsls	r3, r0
  402e5a:	430b      	orrs	r3, r1
  402e5c:	6013      	str	r3, [r2, #0]
  402e5e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402e62:	4629      	mov	r1, r5
  402e64:	4b13      	ldr	r3, [pc, #76]	; (402eb4 <xTaskRemoveFromEventList+0x84>)
  402e66:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402e6a:	4b13      	ldr	r3, [pc, #76]	; (402eb8 <xTaskRemoveFromEventList+0x88>)
  402e6c:	4798      	blx	r3
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
  402e6e:	4b13      	ldr	r3, [pc, #76]	; (402ebc <xTaskRemoveFromEventList+0x8c>)
  402e70:	681b      	ldr	r3, [r3, #0]
  402e72:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  402e74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402e76:	429a      	cmp	r2, r3
  402e78:	d913      	bls.n	402ea2 <xTaskRemoveFromEventList+0x72>
		xYieldPending = pdTRUE;
  402e7a:	2001      	movs	r0, #1
  402e7c:	4b10      	ldr	r3, [pc, #64]	; (402ec0 <xTaskRemoveFromEventList+0x90>)
  402e7e:	6018      	str	r0, [r3, #0]
  402e80:	bd38      	pop	{r3, r4, r5, pc}
  402e82:	f04f 0380 	mov.w	r3, #128	; 0x80
  402e86:	b672      	cpsid	i
  402e88:	f383 8811 	msr	BASEPRI, r3
  402e8c:	f3bf 8f6f 	isb	sy
  402e90:	f3bf 8f4f 	dsb	sy
  402e94:	b662      	cpsie	i
  402e96:	e7fe      	b.n	402e96 <xTaskRemoveFromEventList+0x66>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  402e98:	4629      	mov	r1, r5
  402e9a:	480a      	ldr	r0, [pc, #40]	; (402ec4 <xTaskRemoveFromEventList+0x94>)
  402e9c:	4b06      	ldr	r3, [pc, #24]	; (402eb8 <xTaskRemoveFromEventList+0x88>)
  402e9e:	4798      	blx	r3
  402ea0:	e7e5      	b.n	402e6e <xTaskRemoveFromEventList+0x3e>
		xReturn = pdFALSE;
  402ea2:	2000      	movs	r0, #0
}
  402ea4:	bd38      	pop	{r3, r4, r5, pc}
  402ea6:	bf00      	nop
  402ea8:	004019a5 	.word	0x004019a5
  402eac:	20400ad4 	.word	0x20400ad4
  402eb0:	20400ae0 	.word	0x20400ae0
  402eb4:	20400a68 	.word	0x20400a68
  402eb8:	00401959 	.word	0x00401959
  402ebc:	20400a5c 	.word	0x20400a5c
  402ec0:	20400b58 	.word	0x20400b58
  402ec4:	20400b14 	.word	0x20400b14

00402ec8 <vTaskSetTimeOutState>:
	configASSERT( pxTimeOut );
  402ec8:	b130      	cbz	r0, 402ed8 <vTaskSetTimeOutState+0x10>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  402eca:	4a09      	ldr	r2, [pc, #36]	; (402ef0 <vTaskSetTimeOutState+0x28>)
  402ecc:	6812      	ldr	r2, [r2, #0]
  402ece:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  402ed0:	4a08      	ldr	r2, [pc, #32]	; (402ef4 <vTaskSetTimeOutState+0x2c>)
  402ed2:	6812      	ldr	r2, [r2, #0]
  402ed4:	6042      	str	r2, [r0, #4]
  402ed6:	4770      	bx	lr
  402ed8:	f04f 0380 	mov.w	r3, #128	; 0x80
  402edc:	b672      	cpsid	i
  402ede:	f383 8811 	msr	BASEPRI, r3
  402ee2:	f3bf 8f6f 	isb	sy
  402ee6:	f3bf 8f4f 	dsb	sy
  402eea:	b662      	cpsie	i
  402eec:	e7fe      	b.n	402eec <vTaskSetTimeOutState+0x24>
  402eee:	bf00      	nop
  402ef0:	20400b10 	.word	0x20400b10
  402ef4:	20400b54 	.word	0x20400b54

00402ef8 <xTaskCheckForTimeOut>:
{
  402ef8:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxTimeOut );
  402efa:	b1c0      	cbz	r0, 402f2e <xTaskCheckForTimeOut+0x36>
  402efc:	4604      	mov	r4, r0
	configASSERT( pxTicksToWait );
  402efe:	b309      	cbz	r1, 402f44 <xTaskCheckForTimeOut+0x4c>
  402f00:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  402f02:	4b1d      	ldr	r3, [pc, #116]	; (402f78 <xTaskCheckForTimeOut+0x80>)
  402f04:	4798      	blx	r3
		const TickType_t xConstTickCount = xTickCount;
  402f06:	4b1d      	ldr	r3, [pc, #116]	; (402f7c <xTaskCheckForTimeOut+0x84>)
  402f08:	681a      	ldr	r2, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
  402f0a:	682b      	ldr	r3, [r5, #0]
  402f0c:	f1b3 3fff 	cmp.w	r3, #4294967295
  402f10:	d02e      	beq.n	402f70 <xTaskCheckForTimeOut+0x78>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
  402f12:	491b      	ldr	r1, [pc, #108]	; (402f80 <xTaskCheckForTimeOut+0x88>)
  402f14:	6809      	ldr	r1, [r1, #0]
  402f16:	6820      	ldr	r0, [r4, #0]
  402f18:	4288      	cmp	r0, r1
  402f1a:	d002      	beq.n	402f22 <xTaskCheckForTimeOut+0x2a>
  402f1c:	6861      	ldr	r1, [r4, #4]
  402f1e:	428a      	cmp	r2, r1
  402f20:	d228      	bcs.n	402f74 <xTaskCheckForTimeOut+0x7c>
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
  402f22:	6861      	ldr	r1, [r4, #4]
  402f24:	1a50      	subs	r0, r2, r1
  402f26:	4283      	cmp	r3, r0
  402f28:	d817      	bhi.n	402f5a <xTaskCheckForTimeOut+0x62>
			xReturn = pdTRUE;
  402f2a:	2401      	movs	r4, #1
  402f2c:	e01c      	b.n	402f68 <xTaskCheckForTimeOut+0x70>
  402f2e:	f04f 0380 	mov.w	r3, #128	; 0x80
  402f32:	b672      	cpsid	i
  402f34:	f383 8811 	msr	BASEPRI, r3
  402f38:	f3bf 8f6f 	isb	sy
  402f3c:	f3bf 8f4f 	dsb	sy
  402f40:	b662      	cpsie	i
  402f42:	e7fe      	b.n	402f42 <xTaskCheckForTimeOut+0x4a>
  402f44:	f04f 0380 	mov.w	r3, #128	; 0x80
  402f48:	b672      	cpsid	i
  402f4a:	f383 8811 	msr	BASEPRI, r3
  402f4e:	f3bf 8f6f 	isb	sy
  402f52:	f3bf 8f4f 	dsb	sy
  402f56:	b662      	cpsie	i
  402f58:	e7fe      	b.n	402f58 <xTaskCheckForTimeOut+0x60>
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
  402f5a:	1a9b      	subs	r3, r3, r2
  402f5c:	440b      	add	r3, r1
  402f5e:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
  402f60:	4620      	mov	r0, r4
  402f62:	4b08      	ldr	r3, [pc, #32]	; (402f84 <xTaskCheckForTimeOut+0x8c>)
  402f64:	4798      	blx	r3
			xReturn = pdFALSE;
  402f66:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  402f68:	4b07      	ldr	r3, [pc, #28]	; (402f88 <xTaskCheckForTimeOut+0x90>)
  402f6a:	4798      	blx	r3
}
  402f6c:	4620      	mov	r0, r4
  402f6e:	bd38      	pop	{r3, r4, r5, pc}
				xReturn = pdFALSE;
  402f70:	2400      	movs	r4, #0
  402f72:	e7f9      	b.n	402f68 <xTaskCheckForTimeOut+0x70>
			xReturn = pdTRUE;
  402f74:	2401      	movs	r4, #1
  402f76:	e7f7      	b.n	402f68 <xTaskCheckForTimeOut+0x70>
  402f78:	00401a89 	.word	0x00401a89
  402f7c:	20400b54 	.word	0x20400b54
  402f80:	20400b10 	.word	0x20400b10
  402f84:	00402ec9 	.word	0x00402ec9
  402f88:	00401ad5 	.word	0x00401ad5

00402f8c <vTaskMissedYield>:
	xYieldPending = pdTRUE;
  402f8c:	2201      	movs	r2, #1
  402f8e:	4b01      	ldr	r3, [pc, #4]	; (402f94 <vTaskMissedYield+0x8>)
  402f90:	601a      	str	r2, [r3, #0]
  402f92:	4770      	bx	lr
  402f94:	20400b58 	.word	0x20400b58

00402f98 <xTaskGetSchedulerState>:

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
  402f98:	4b05      	ldr	r3, [pc, #20]	; (402fb0 <xTaskGetSchedulerState+0x18>)
  402f9a:	681b      	ldr	r3, [r3, #0]
  402f9c:	b133      	cbz	r3, 402fac <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  402f9e:	4b05      	ldr	r3, [pc, #20]	; (402fb4 <xTaskGetSchedulerState+0x1c>)
  402fa0:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
  402fa2:	2b00      	cmp	r3, #0
  402fa4:	bf0c      	ite	eq
  402fa6:	2002      	moveq	r0, #2
  402fa8:	2000      	movne	r0, #0
  402faa:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
  402fac:	2001      	movs	r0, #1
			}
		}

		return xReturn;
	}
  402fae:	4770      	bx	lr
  402fb0:	20400b28 	.word	0x20400b28
  402fb4:	20400ad4 	.word	0x20400ad4

00402fb8 <vTaskPriorityInherit>:
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  402fb8:	2800      	cmp	r0, #0
  402fba:	d044      	beq.n	403046 <vTaskPriorityInherit+0x8e>
	{
  402fbc:	b538      	push	{r3, r4, r5, lr}
  402fbe:	4604      	mov	r4, r0
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  402fc0:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  402fc2:	4921      	ldr	r1, [pc, #132]	; (403048 <vTaskPriorityInherit+0x90>)
  402fc4:	6809      	ldr	r1, [r1, #0]
  402fc6:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  402fc8:	428a      	cmp	r2, r1
  402fca:	d214      	bcs.n	402ff6 <vTaskPriorityInherit+0x3e>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
  402fcc:	6981      	ldr	r1, [r0, #24]
  402fce:	2900      	cmp	r1, #0
  402fd0:	db05      	blt.n	402fde <vTaskPriorityInherit+0x26>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  402fd2:	491d      	ldr	r1, [pc, #116]	; (403048 <vTaskPriorityInherit+0x90>)
  402fd4:	6809      	ldr	r1, [r1, #0]
  402fd6:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  402fd8:	f1c1 0105 	rsb	r1, r1, #5
  402fdc:	6181      	str	r1, [r0, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  402fde:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  402fe2:	491a      	ldr	r1, [pc, #104]	; (40304c <vTaskPriorityInherit+0x94>)
  402fe4:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  402fe8:	6961      	ldr	r1, [r4, #20]
  402fea:	4291      	cmp	r1, r2
  402fec:	d004      	beq.n	402ff8 <vTaskPriorityInherit+0x40>
					prvAddTaskToReadyList( pxTCB );
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  402fee:	4a16      	ldr	r2, [pc, #88]	; (403048 <vTaskPriorityInherit+0x90>)
  402ff0:	6812      	ldr	r2, [r2, #0]
  402ff2:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
  402ff4:	62e2      	str	r2, [r4, #44]	; 0x2c
  402ff6:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  402ff8:	1d25      	adds	r5, r4, #4
  402ffa:	4628      	mov	r0, r5
  402ffc:	4b14      	ldr	r3, [pc, #80]	; (403050 <vTaskPriorityInherit+0x98>)
  402ffe:	4798      	blx	r3
  403000:	b970      	cbnz	r0, 403020 <vTaskPriorityInherit+0x68>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  403002:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  403004:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  403008:	4a10      	ldr	r2, [pc, #64]	; (40304c <vTaskPriorityInherit+0x94>)
  40300a:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  40300e:	b93a      	cbnz	r2, 403020 <vTaskPriorityInherit+0x68>
  403010:	4810      	ldr	r0, [pc, #64]	; (403054 <vTaskPriorityInherit+0x9c>)
  403012:	6802      	ldr	r2, [r0, #0]
  403014:	2101      	movs	r1, #1
  403016:	fa01 f303 	lsl.w	r3, r1, r3
  40301a:	ea22 0303 	bic.w	r3, r2, r3
  40301e:	6003      	str	r3, [r0, #0]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  403020:	4b09      	ldr	r3, [pc, #36]	; (403048 <vTaskPriorityInherit+0x90>)
  403022:	681b      	ldr	r3, [r3, #0]
  403024:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
  403026:	62e0      	str	r0, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
  403028:	4a0a      	ldr	r2, [pc, #40]	; (403054 <vTaskPriorityInherit+0x9c>)
  40302a:	6811      	ldr	r1, [r2, #0]
  40302c:	2301      	movs	r3, #1
  40302e:	4083      	lsls	r3, r0
  403030:	430b      	orrs	r3, r1
  403032:	6013      	str	r3, [r2, #0]
  403034:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  403038:	4629      	mov	r1, r5
  40303a:	4b04      	ldr	r3, [pc, #16]	; (40304c <vTaskPriorityInherit+0x94>)
  40303c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  403040:	4b05      	ldr	r3, [pc, #20]	; (403058 <vTaskPriorityInherit+0xa0>)
  403042:	4798      	blx	r3
  403044:	bd38      	pop	{r3, r4, r5, pc}
  403046:	4770      	bx	lr
  403048:	20400a5c 	.word	0x20400a5c
  40304c:	20400a68 	.word	0x20400a68
  403050:	004019a5 	.word	0x004019a5
  403054:	20400ae0 	.word	0x20400ae0
  403058:	00401959 	.word	0x00401959

0040305c <xTaskPriorityDisinherit>:
	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;

		if( pxMutexHolder != NULL )
  40305c:	2800      	cmp	r0, #0
  40305e:	d04d      	beq.n	4030fc <xTaskPriorityDisinherit+0xa0>
	{
  403060:	b538      	push	{r3, r4, r5, lr}
  403062:	4604      	mov	r4, r0
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
  403064:	4a27      	ldr	r2, [pc, #156]	; (403104 <xTaskPriorityDisinherit+0xa8>)
  403066:	6812      	ldr	r2, [r2, #0]
  403068:	4290      	cmp	r0, r2
  40306a:	d00a      	beq.n	403082 <xTaskPriorityDisinherit+0x26>
  40306c:	f04f 0380 	mov.w	r3, #128	; 0x80
  403070:	b672      	cpsid	i
  403072:	f383 8811 	msr	BASEPRI, r3
  403076:	f3bf 8f6f 	isb	sy
  40307a:	f3bf 8f4f 	dsb	sy
  40307e:	b662      	cpsie	i
  403080:	e7fe      	b.n	403080 <xTaskPriorityDisinherit+0x24>

			configASSERT( pxTCB->uxMutexesHeld );
  403082:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  403084:	b952      	cbnz	r2, 40309c <xTaskPriorityDisinherit+0x40>
  403086:	f04f 0380 	mov.w	r3, #128	; 0x80
  40308a:	b672      	cpsid	i
  40308c:	f383 8811 	msr	BASEPRI, r3
  403090:	f3bf 8f6f 	isb	sy
  403094:	f3bf 8f4f 	dsb	sy
  403098:	b662      	cpsie	i
  40309a:	e7fe      	b.n	40309a <xTaskPriorityDisinherit+0x3e>
			( pxTCB->uxMutexesHeld )--;
  40309c:	3a01      	subs	r2, #1
  40309e:	64c2      	str	r2, [r0, #76]	; 0x4c

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  4030a0:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
  4030a2:	6ca1      	ldr	r1, [r4, #72]	; 0x48
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
  4030a4:	4288      	cmp	r0, r1
  4030a6:	d02b      	beq.n	403100 <xTaskPriorityDisinherit+0xa4>
  4030a8:	bb52      	cbnz	r2, 403100 <xTaskPriorityDisinherit+0xa4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  4030aa:	1d25      	adds	r5, r4, #4
  4030ac:	4628      	mov	r0, r5
  4030ae:	4b16      	ldr	r3, [pc, #88]	; (403108 <xTaskPriorityDisinherit+0xac>)
  4030b0:	4798      	blx	r3
  4030b2:	b968      	cbnz	r0, 4030d0 <xTaskPriorityDisinherit+0x74>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  4030b4:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  4030b6:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  4030ba:	4b14      	ldr	r3, [pc, #80]	; (40310c <xTaskPriorityDisinherit+0xb0>)
  4030bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4030c0:	b933      	cbnz	r3, 4030d0 <xTaskPriorityDisinherit+0x74>
  4030c2:	4813      	ldr	r0, [pc, #76]	; (403110 <xTaskPriorityDisinherit+0xb4>)
  4030c4:	6803      	ldr	r3, [r0, #0]
  4030c6:	2201      	movs	r2, #1
  4030c8:	408a      	lsls	r2, r1
  4030ca:	ea23 0302 	bic.w	r3, r3, r2
  4030ce:	6003      	str	r3, [r0, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
  4030d0:	6ca0      	ldr	r0, [r4, #72]	; 0x48
  4030d2:	62e0      	str	r0, [r4, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  4030d4:	f1c0 0305 	rsb	r3, r0, #5
  4030d8:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
  4030da:	4a0d      	ldr	r2, [pc, #52]	; (403110 <xTaskPriorityDisinherit+0xb4>)
  4030dc:	6811      	ldr	r1, [r2, #0]
  4030de:	2401      	movs	r4, #1
  4030e0:	fa04 f300 	lsl.w	r3, r4, r0
  4030e4:	430b      	orrs	r3, r1
  4030e6:	6013      	str	r3, [r2, #0]
  4030e8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4030ec:	4629      	mov	r1, r5
  4030ee:	4b07      	ldr	r3, [pc, #28]	; (40310c <xTaskPriorityDisinherit+0xb0>)
  4030f0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4030f4:	4b07      	ldr	r3, [pc, #28]	; (403114 <xTaskPriorityDisinherit+0xb8>)
  4030f6:	4798      	blx	r3
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
  4030f8:	4620      	mov	r0, r4
  4030fa:	bd38      	pop	{r3, r4, r5, pc}
	BaseType_t xReturn = pdFALSE;
  4030fc:	2000      	movs	r0, #0
  4030fe:	4770      	bx	lr
  403100:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  403102:	bd38      	pop	{r3, r4, r5, pc}
  403104:	20400a5c 	.word	0x20400a5c
  403108:	004019a5 	.word	0x004019a5
  40310c:	20400a68 	.word	0x20400a68
  403110:	20400ae0 	.word	0x20400ae0
  403114:	00401959 	.word	0x00401959

00403118 <pvTaskIncrementMutexHeldCount>:

	void *pvTaskIncrementMutexHeldCount( void )
	{
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
  403118:	4b05      	ldr	r3, [pc, #20]	; (403130 <pvTaskIncrementMutexHeldCount+0x18>)
  40311a:	681b      	ldr	r3, [r3, #0]
  40311c:	b123      	cbz	r3, 403128 <pvTaskIncrementMutexHeldCount+0x10>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
  40311e:	4b04      	ldr	r3, [pc, #16]	; (403130 <pvTaskIncrementMutexHeldCount+0x18>)
  403120:	681a      	ldr	r2, [r3, #0]
  403122:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
  403124:	3301      	adds	r3, #1
  403126:	64d3      	str	r3, [r2, #76]	; 0x4c
		}

		return pxCurrentTCB;
  403128:	4b01      	ldr	r3, [pc, #4]	; (403130 <pvTaskIncrementMutexHeldCount+0x18>)
  40312a:	6818      	ldr	r0, [r3, #0]
	}
  40312c:	4770      	bx	lr
  40312e:	bf00      	nop
  403130:	20400a5c 	.word	0x20400a5c

00403134 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
  403134:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  403136:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  403138:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
  40313a:	4291      	cmp	r1, r2
  40313c:	d80c      	bhi.n	403158 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
  40313e:	1ad2      	subs	r2, r2, r3
  403140:	6983      	ldr	r3, [r0, #24]
  403142:	429a      	cmp	r2, r3
  403144:	d301      	bcc.n	40314a <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  403146:	2001      	movs	r0, #1
  403148:	bd08      	pop	{r3, pc}
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  40314a:	1d01      	adds	r1, r0, #4
  40314c:	4b09      	ldr	r3, [pc, #36]	; (403174 <prvInsertTimerInActiveList+0x40>)
  40314e:	6818      	ldr	r0, [r3, #0]
  403150:	4b09      	ldr	r3, [pc, #36]	; (403178 <prvInsertTimerInActiveList+0x44>)
  403152:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  403154:	2000      	movs	r0, #0
  403156:	bd08      	pop	{r3, pc}
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  403158:	429a      	cmp	r2, r3
  40315a:	d203      	bcs.n	403164 <prvInsertTimerInActiveList+0x30>
  40315c:	4299      	cmp	r1, r3
  40315e:	d301      	bcc.n	403164 <prvInsertTimerInActiveList+0x30>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  403160:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
  403162:	bd08      	pop	{r3, pc}
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  403164:	1d01      	adds	r1, r0, #4
  403166:	4b05      	ldr	r3, [pc, #20]	; (40317c <prvInsertTimerInActiveList+0x48>)
  403168:	6818      	ldr	r0, [r3, #0]
  40316a:	4b03      	ldr	r3, [pc, #12]	; (403178 <prvInsertTimerInActiveList+0x44>)
  40316c:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  40316e:	2000      	movs	r0, #0
  403170:	bd08      	pop	{r3, pc}
  403172:	bf00      	nop
  403174:	20400b60 	.word	0x20400b60
  403178:	00401971 	.word	0x00401971
  40317c:	20400b5c 	.word	0x20400b5c

00403180 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  403180:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  403182:	4b15      	ldr	r3, [pc, #84]	; (4031d8 <prvCheckForValidListAndQueue+0x58>)
  403184:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  403186:	4b15      	ldr	r3, [pc, #84]	; (4031dc <prvCheckForValidListAndQueue+0x5c>)
  403188:	681b      	ldr	r3, [r3, #0]
  40318a:	b113      	cbz	r3, 403192 <prvCheckForValidListAndQueue+0x12>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
  40318c:	4b14      	ldr	r3, [pc, #80]	; (4031e0 <prvCheckForValidListAndQueue+0x60>)
  40318e:	4798      	blx	r3
  403190:	bd70      	pop	{r4, r5, r6, pc}
			vListInitialise( &xActiveTimerList1 );
  403192:	4d14      	ldr	r5, [pc, #80]	; (4031e4 <prvCheckForValidListAndQueue+0x64>)
  403194:	4628      	mov	r0, r5
  403196:	4e14      	ldr	r6, [pc, #80]	; (4031e8 <prvCheckForValidListAndQueue+0x68>)
  403198:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
  40319a:	4c14      	ldr	r4, [pc, #80]	; (4031ec <prvCheckForValidListAndQueue+0x6c>)
  40319c:	4620      	mov	r0, r4
  40319e:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
  4031a0:	4b13      	ldr	r3, [pc, #76]	; (4031f0 <prvCheckForValidListAndQueue+0x70>)
  4031a2:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  4031a4:	4b13      	ldr	r3, [pc, #76]	; (4031f4 <prvCheckForValidListAndQueue+0x74>)
  4031a6:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
  4031a8:	2200      	movs	r2, #0
  4031aa:	2110      	movs	r1, #16
  4031ac:	2005      	movs	r0, #5
  4031ae:	4b12      	ldr	r3, [pc, #72]	; (4031f8 <prvCheckForValidListAndQueue+0x78>)
  4031b0:	4798      	blx	r3
  4031b2:	4b0a      	ldr	r3, [pc, #40]	; (4031dc <prvCheckForValidListAndQueue+0x5c>)
  4031b4:	6018      	str	r0, [r3, #0]
			configASSERT( xTimerQueue );
  4031b6:	b118      	cbz	r0, 4031c0 <prvCheckForValidListAndQueue+0x40>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
  4031b8:	4910      	ldr	r1, [pc, #64]	; (4031fc <prvCheckForValidListAndQueue+0x7c>)
  4031ba:	4b11      	ldr	r3, [pc, #68]	; (403200 <prvCheckForValidListAndQueue+0x80>)
  4031bc:	4798      	blx	r3
  4031be:	e7e5      	b.n	40318c <prvCheckForValidListAndQueue+0xc>
  4031c0:	f04f 0380 	mov.w	r3, #128	; 0x80
  4031c4:	b672      	cpsid	i
  4031c6:	f383 8811 	msr	BASEPRI, r3
  4031ca:	f3bf 8f6f 	isb	sy
  4031ce:	f3bf 8f4f 	dsb	sy
  4031d2:	b662      	cpsie	i
  4031d4:	e7fe      	b.n	4031d4 <prvCheckForValidListAndQueue+0x54>
  4031d6:	bf00      	nop
  4031d8:	00401a89 	.word	0x00401a89
  4031dc:	20400b90 	.word	0x20400b90
  4031e0:	00401ad5 	.word	0x00401ad5
  4031e4:	20400b64 	.word	0x20400b64
  4031e8:	0040193d 	.word	0x0040193d
  4031ec:	20400b78 	.word	0x20400b78
  4031f0:	20400b5c 	.word	0x20400b5c
  4031f4:	20400b60 	.word	0x20400b60
  4031f8:	00401fa9 	.word	0x00401fa9
  4031fc:	0040b408 	.word	0x0040b408
  403200:	004024d9 	.word	0x004024d9

00403204 <xTimerCreateTimerTask>:
{
  403204:	b510      	push	{r4, lr}
  403206:	b084      	sub	sp, #16
	prvCheckForValidListAndQueue();
  403208:	4b0f      	ldr	r3, [pc, #60]	; (403248 <xTimerCreateTimerTask+0x44>)
  40320a:	4798      	blx	r3
	if( xTimerQueue != NULL )
  40320c:	4b0f      	ldr	r3, [pc, #60]	; (40324c <xTimerCreateTimerTask+0x48>)
  40320e:	681b      	ldr	r3, [r3, #0]
  403210:	b173      	cbz	r3, 403230 <xTimerCreateTimerTask+0x2c>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  403212:	2300      	movs	r3, #0
  403214:	9303      	str	r3, [sp, #12]
  403216:	9302      	str	r3, [sp, #8]
  403218:	9301      	str	r3, [sp, #4]
  40321a:	2204      	movs	r2, #4
  40321c:	9200      	str	r2, [sp, #0]
  40321e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  403222:	490b      	ldr	r1, [pc, #44]	; (403250 <xTimerCreateTimerTask+0x4c>)
  403224:	480b      	ldr	r0, [pc, #44]	; (403254 <xTimerCreateTimerTask+0x50>)
  403226:	4c0c      	ldr	r4, [pc, #48]	; (403258 <xTimerCreateTimerTask+0x54>)
  403228:	47a0      	blx	r4
	configASSERT( xReturn );
  40322a:	b108      	cbz	r0, 403230 <xTimerCreateTimerTask+0x2c>
}
  40322c:	b004      	add	sp, #16
  40322e:	bd10      	pop	{r4, pc}
  403230:	f04f 0380 	mov.w	r3, #128	; 0x80
  403234:	b672      	cpsid	i
  403236:	f383 8811 	msr	BASEPRI, r3
  40323a:	f3bf 8f6f 	isb	sy
  40323e:	f3bf 8f4f 	dsb	sy
  403242:	b662      	cpsie	i
  403244:	e7fe      	b.n	403244 <xTimerCreateTimerTask+0x40>
  403246:	bf00      	nop
  403248:	00403181 	.word	0x00403181
  40324c:	20400b90 	.word	0x20400b90
  403250:	0040b410 	.word	0x0040b410
  403254:	00403385 	.word	0x00403385
  403258:	004025e9 	.word	0x004025e9

0040325c <xTimerGenericCommand>:
	configASSERT( xTimer );
  40325c:	b1d8      	cbz	r0, 403296 <xTimerGenericCommand+0x3a>
{
  40325e:	b530      	push	{r4, r5, lr}
  403260:	b085      	sub	sp, #20
  403262:	4615      	mov	r5, r2
  403264:	4604      	mov	r4, r0
	if( xTimerQueue != NULL )
  403266:	4a15      	ldr	r2, [pc, #84]	; (4032bc <xTimerGenericCommand+0x60>)
  403268:	6810      	ldr	r0, [r2, #0]
  40326a:	b320      	cbz	r0, 4032b6 <xTimerGenericCommand+0x5a>
  40326c:	461a      	mov	r2, r3
		xMessage.xMessageID = xCommandID;
  40326e:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
  403270:	9501      	str	r5, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
  403272:	9402      	str	r4, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
  403274:	2905      	cmp	r1, #5
  403276:	dc19      	bgt.n	4032ac <xTimerGenericCommand+0x50>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  403278:	4b11      	ldr	r3, [pc, #68]	; (4032c0 <xTimerGenericCommand+0x64>)
  40327a:	4798      	blx	r3
  40327c:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
  40327e:	f04f 0300 	mov.w	r3, #0
  403282:	bf0c      	ite	eq
  403284:	9a08      	ldreq	r2, [sp, #32]
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  403286:	461a      	movne	r2, r3
  403288:	4669      	mov	r1, sp
  40328a:	480c      	ldr	r0, [pc, #48]	; (4032bc <xTimerGenericCommand+0x60>)
  40328c:	6800      	ldr	r0, [r0, #0]
  40328e:	4c0d      	ldr	r4, [pc, #52]	; (4032c4 <xTimerGenericCommand+0x68>)
  403290:	47a0      	blx	r4
}
  403292:	b005      	add	sp, #20
  403294:	bd30      	pop	{r4, r5, pc}
  403296:	f04f 0380 	mov.w	r3, #128	; 0x80
  40329a:	b672      	cpsid	i
  40329c:	f383 8811 	msr	BASEPRI, r3
  4032a0:	f3bf 8f6f 	isb	sy
  4032a4:	f3bf 8f4f 	dsb	sy
  4032a8:	b662      	cpsie	i
  4032aa:	e7fe      	b.n	4032aa <xTimerGenericCommand+0x4e>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  4032ac:	2300      	movs	r3, #0
  4032ae:	4669      	mov	r1, sp
  4032b0:	4c05      	ldr	r4, [pc, #20]	; (4032c8 <xTimerGenericCommand+0x6c>)
  4032b2:	47a0      	blx	r4
  4032b4:	e7ed      	b.n	403292 <xTimerGenericCommand+0x36>
BaseType_t xReturn = pdFAIL;
  4032b6:	2000      	movs	r0, #0
	return xReturn;
  4032b8:	e7eb      	b.n	403292 <xTimerGenericCommand+0x36>
  4032ba:	bf00      	nop
  4032bc:	20400b90 	.word	0x20400b90
  4032c0:	00402f99 	.word	0x00402f99
  4032c4:	00402025 	.word	0x00402025
  4032c8:	00402209 	.word	0x00402209

004032cc <prvSampleTimeNow>:
{
  4032cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4032d0:	b082      	sub	sp, #8
  4032d2:	4680      	mov	r8, r0
	xTimeNow = xTaskGetTickCount();
  4032d4:	4b24      	ldr	r3, [pc, #144]	; (403368 <prvSampleTimeNow+0x9c>)
  4032d6:	4798      	blx	r3
  4032d8:	4607      	mov	r7, r0
	if( xTimeNow < xLastTime )
  4032da:	4b24      	ldr	r3, [pc, #144]	; (40336c <prvSampleTimeNow+0xa0>)
  4032dc:	681b      	ldr	r3, [r3, #0]
  4032de:	4298      	cmp	r0, r3
  4032e0:	d31b      	bcc.n	40331a <prvSampleTimeNow+0x4e>
		*pxTimerListsWereSwitched = pdFALSE;
  4032e2:	2300      	movs	r3, #0
  4032e4:	f8c8 3000 	str.w	r3, [r8]
	xLastTime = xTimeNow;
  4032e8:	4b20      	ldr	r3, [pc, #128]	; (40336c <prvSampleTimeNow+0xa0>)
  4032ea:	601f      	str	r7, [r3, #0]
}
  4032ec:	4638      	mov	r0, r7
  4032ee:	b002      	add	sp, #8
  4032f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  4032f4:	2100      	movs	r1, #0
  4032f6:	9100      	str	r1, [sp, #0]
  4032f8:	460b      	mov	r3, r1
  4032fa:	4652      	mov	r2, sl
  4032fc:	4620      	mov	r0, r4
  4032fe:	4c1c      	ldr	r4, [pc, #112]	; (403370 <prvSampleTimeNow+0xa4>)
  403300:	47a0      	blx	r4
				configASSERT( xResult );
  403302:	b960      	cbnz	r0, 40331e <prvSampleTimeNow+0x52>
  403304:	f04f 0380 	mov.w	r3, #128	; 0x80
  403308:	b672      	cpsid	i
  40330a:	f383 8811 	msr	BASEPRI, r3
  40330e:	f3bf 8f6f 	isb	sy
  403312:	f3bf 8f4f 	dsb	sy
  403316:	b662      	cpsie	i
  403318:	e7fe      	b.n	403318 <prvSampleTimeNow+0x4c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  40331a:	4d16      	ldr	r5, [pc, #88]	; (403374 <prvSampleTimeNow+0xa8>)
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  40331c:	4e16      	ldr	r6, [pc, #88]	; (403378 <prvSampleTimeNow+0xac>)
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  40331e:	682b      	ldr	r3, [r5, #0]
  403320:	681a      	ldr	r2, [r3, #0]
  403322:	b1c2      	cbz	r2, 403356 <prvSampleTimeNow+0x8a>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  403324:	68db      	ldr	r3, [r3, #12]
  403326:	f8d3 a000 	ldr.w	sl, [r3]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  40332a:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  40332c:	f104 0904 	add.w	r9, r4, #4
  403330:	4648      	mov	r0, r9
  403332:	47b0      	blx	r6
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  403334:	6a63      	ldr	r3, [r4, #36]	; 0x24
  403336:	4620      	mov	r0, r4
  403338:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  40333a:	69e3      	ldr	r3, [r4, #28]
  40333c:	2b01      	cmp	r3, #1
  40333e:	d1ee      	bne.n	40331e <prvSampleTimeNow+0x52>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  403340:	69a3      	ldr	r3, [r4, #24]
  403342:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
  403344:	459a      	cmp	sl, r3
  403346:	d2d5      	bcs.n	4032f4 <prvSampleTimeNow+0x28>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  403348:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  40334a:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  40334c:	4649      	mov	r1, r9
  40334e:	6828      	ldr	r0, [r5, #0]
  403350:	4b0a      	ldr	r3, [pc, #40]	; (40337c <prvSampleTimeNow+0xb0>)
  403352:	4798      	blx	r3
  403354:	e7e3      	b.n	40331e <prvSampleTimeNow+0x52>
	pxCurrentTimerList = pxOverflowTimerList;
  403356:	4a0a      	ldr	r2, [pc, #40]	; (403380 <prvSampleTimeNow+0xb4>)
  403358:	6810      	ldr	r0, [r2, #0]
  40335a:	4906      	ldr	r1, [pc, #24]	; (403374 <prvSampleTimeNow+0xa8>)
  40335c:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
  40335e:	6013      	str	r3, [r2, #0]
		*pxTimerListsWereSwitched = pdTRUE;
  403360:	2301      	movs	r3, #1
  403362:	f8c8 3000 	str.w	r3, [r8]
  403366:	e7bf      	b.n	4032e8 <prvSampleTimeNow+0x1c>
  403368:	004028bd 	.word	0x004028bd
  40336c:	20400b8c 	.word	0x20400b8c
  403370:	0040325d 	.word	0x0040325d
  403374:	20400b5c 	.word	0x20400b5c
  403378:	004019a5 	.word	0x004019a5
  40337c:	00401971 	.word	0x00401971
  403380:	20400b60 	.word	0x20400b60

00403384 <prvTimerTask>:
{
  403384:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403388:	b088      	sub	sp, #32
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  40338a:	4e75      	ldr	r6, [pc, #468]	; (403560 <prvTimerTask+0x1dc>)
	vTaskSuspendAll();
  40338c:	4f75      	ldr	r7, [pc, #468]	; (403564 <prvTimerTask+0x1e0>)
					portYIELD_WITHIN_API();
  40338e:	f8df 91fc 	ldr.w	r9, [pc, #508]	; 40358c <prvTimerTask+0x208>
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  403392:	f8df 81fc 	ldr.w	r8, [pc, #508]	; 403590 <prvTimerTask+0x20c>
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  403396:	6833      	ldr	r3, [r6, #0]
	if( *pxListWasEmpty == pdFALSE )
  403398:	681a      	ldr	r2, [r3, #0]
  40339a:	2a00      	cmp	r2, #0
  40339c:	f000 80ce 	beq.w	40353c <prvTimerTask+0x1b8>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  4033a0:	68db      	ldr	r3, [r3, #12]
  4033a2:	681c      	ldr	r4, [r3, #0]
	vTaskSuspendAll();
  4033a4:	47b8      	blx	r7
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  4033a6:	a804      	add	r0, sp, #16
  4033a8:	4b6f      	ldr	r3, [pc, #444]	; (403568 <prvTimerTask+0x1e4>)
  4033aa:	4798      	blx	r3
  4033ac:	4605      	mov	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
  4033ae:	9b04      	ldr	r3, [sp, #16]
  4033b0:	2b00      	cmp	r3, #0
  4033b2:	d144      	bne.n	40343e <prvTimerTask+0xba>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  4033b4:	42a0      	cmp	r0, r4
  4033b6:	d212      	bcs.n	4033de <prvTimerTask+0x5a>
  4033b8:	2200      	movs	r2, #0
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
  4033ba:	1b61      	subs	r1, r4, r5
  4033bc:	4b6b      	ldr	r3, [pc, #428]	; (40356c <prvTimerTask+0x1e8>)
  4033be:	6818      	ldr	r0, [r3, #0]
  4033c0:	4b6b      	ldr	r3, [pc, #428]	; (403570 <prvTimerTask+0x1ec>)
  4033c2:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  4033c4:	4b6b      	ldr	r3, [pc, #428]	; (403574 <prvTimerTask+0x1f0>)
  4033c6:	4798      	blx	r3
  4033c8:	2800      	cmp	r0, #0
  4033ca:	d13a      	bne.n	403442 <prvTimerTask+0xbe>
					portYIELD_WITHIN_API();
  4033cc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  4033d0:	f8c9 3000 	str.w	r3, [r9]
  4033d4:	f3bf 8f4f 	dsb	sy
  4033d8:	f3bf 8f6f 	isb	sy
  4033dc:	e031      	b.n	403442 <prvTimerTask+0xbe>
				( void ) xTaskResumeAll();
  4033de:	4b65      	ldr	r3, [pc, #404]	; (403574 <prvTimerTask+0x1f0>)
  4033e0:	4798      	blx	r3
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  4033e2:	6833      	ldr	r3, [r6, #0]
  4033e4:	68db      	ldr	r3, [r3, #12]
  4033e6:	f8d3 a00c 	ldr.w	sl, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  4033ea:	f10a 0004 	add.w	r0, sl, #4
  4033ee:	47c0      	blx	r8
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  4033f0:	f8da 301c 	ldr.w	r3, [sl, #28]
  4033f4:	2b01      	cmp	r3, #1
  4033f6:	d004      	beq.n	403402 <prvTimerTask+0x7e>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  4033f8:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  4033fc:	4650      	mov	r0, sl
  4033fe:	4798      	blx	r3
  403400:	e01f      	b.n	403442 <prvTimerTask+0xbe>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  403402:	f8da 1018 	ldr.w	r1, [sl, #24]
  403406:	4623      	mov	r3, r4
  403408:	462a      	mov	r2, r5
  40340a:	4421      	add	r1, r4
  40340c:	4650      	mov	r0, sl
  40340e:	4d5a      	ldr	r5, [pc, #360]	; (403578 <prvTimerTask+0x1f4>)
  403410:	47a8      	blx	r5
  403412:	2801      	cmp	r0, #1
  403414:	d1f0      	bne.n	4033f8 <prvTimerTask+0x74>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  403416:	2100      	movs	r1, #0
  403418:	9100      	str	r1, [sp, #0]
  40341a:	460b      	mov	r3, r1
  40341c:	4622      	mov	r2, r4
  40341e:	4650      	mov	r0, sl
  403420:	4c56      	ldr	r4, [pc, #344]	; (40357c <prvTimerTask+0x1f8>)
  403422:	47a0      	blx	r4
			configASSERT( xResult );
  403424:	2800      	cmp	r0, #0
  403426:	d1e7      	bne.n	4033f8 <prvTimerTask+0x74>
  403428:	f04f 0380 	mov.w	r3, #128	; 0x80
  40342c:	b672      	cpsid	i
  40342e:	f383 8811 	msr	BASEPRI, r3
  403432:	f3bf 8f6f 	isb	sy
  403436:	f3bf 8f4f 	dsb	sy
  40343a:	b662      	cpsie	i
  40343c:	e7fe      	b.n	40343c <prvTimerTask+0xb8>
			( void ) xTaskResumeAll();
  40343e:	4b4d      	ldr	r3, [pc, #308]	; (403574 <prvTimerTask+0x1f0>)
  403440:	4798      	blx	r3
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  403442:	4d4a      	ldr	r5, [pc, #296]	; (40356c <prvTimerTask+0x1e8>)
  403444:	4c4e      	ldr	r4, [pc, #312]	; (403580 <prvTimerTask+0x1fc>)
  403446:	e006      	b.n	403456 <prvTimerTask+0xd2>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
  403448:	9907      	ldr	r1, [sp, #28]
  40344a:	9806      	ldr	r0, [sp, #24]
  40344c:	9b05      	ldr	r3, [sp, #20]
  40344e:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
  403450:	9b04      	ldr	r3, [sp, #16]
  403452:	2b00      	cmp	r3, #0
  403454:	da09      	bge.n	40346a <prvTimerTask+0xe6>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  403456:	2300      	movs	r3, #0
  403458:	461a      	mov	r2, r3
  40345a:	a904      	add	r1, sp, #16
  40345c:	6828      	ldr	r0, [r5, #0]
  40345e:	47a0      	blx	r4
  403460:	2800      	cmp	r0, #0
  403462:	d098      	beq.n	403396 <prvTimerTask+0x12>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
  403464:	9b04      	ldr	r3, [sp, #16]
  403466:	2b00      	cmp	r3, #0
  403468:	dbee      	blt.n	403448 <prvTimerTask+0xc4>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
  40346a:	f8dd a018 	ldr.w	sl, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  40346e:	f8da 3014 	ldr.w	r3, [sl, #20]
  403472:	b113      	cbz	r3, 40347a <prvTimerTask+0xf6>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  403474:	f10a 0004 	add.w	r0, sl, #4
  403478:	47c0      	blx	r8
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  40347a:	a803      	add	r0, sp, #12
  40347c:	4b3a      	ldr	r3, [pc, #232]	; (403568 <prvTimerTask+0x1e4>)
  40347e:	4798      	blx	r3
			switch( xMessage.xMessageID )
  403480:	9b04      	ldr	r3, [sp, #16]
  403482:	2b09      	cmp	r3, #9
  403484:	d8e7      	bhi.n	403456 <prvTimerTask+0xd2>
  403486:	a201      	add	r2, pc, #4	; (adr r2, 40348c <prvTimerTask+0x108>)
  403488:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40348c:	004034b5 	.word	0x004034b5
  403490:	004034b5 	.word	0x004034b5
  403494:	004034b5 	.word	0x004034b5
  403498:	00403457 	.word	0x00403457
  40349c:	00403509 	.word	0x00403509
  4034a0:	00403535 	.word	0x00403535
  4034a4:	004034b5 	.word	0x004034b5
  4034a8:	004034b5 	.word	0x004034b5
  4034ac:	00403457 	.word	0x00403457
  4034b0:	00403509 	.word	0x00403509
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
  4034b4:	9c05      	ldr	r4, [sp, #20]
  4034b6:	f8da 1018 	ldr.w	r1, [sl, #24]
  4034ba:	4623      	mov	r3, r4
  4034bc:	4602      	mov	r2, r0
  4034be:	4421      	add	r1, r4
  4034c0:	4650      	mov	r0, sl
  4034c2:	4c2d      	ldr	r4, [pc, #180]	; (403578 <prvTimerTask+0x1f4>)
  4034c4:	47a0      	blx	r4
  4034c6:	2801      	cmp	r0, #1
  4034c8:	d1bc      	bne.n	403444 <prvTimerTask+0xc0>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  4034ca:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  4034ce:	4650      	mov	r0, sl
  4034d0:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  4034d2:	f8da 301c 	ldr.w	r3, [sl, #28]
  4034d6:	2b01      	cmp	r3, #1
  4034d8:	d1b4      	bne.n	403444 <prvTimerTask+0xc0>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  4034da:	f8da 2018 	ldr.w	r2, [sl, #24]
  4034de:	2100      	movs	r1, #0
  4034e0:	9100      	str	r1, [sp, #0]
  4034e2:	460b      	mov	r3, r1
  4034e4:	9805      	ldr	r0, [sp, #20]
  4034e6:	4402      	add	r2, r0
  4034e8:	4650      	mov	r0, sl
  4034ea:	4c24      	ldr	r4, [pc, #144]	; (40357c <prvTimerTask+0x1f8>)
  4034ec:	47a0      	blx	r4
							configASSERT( xResult );
  4034ee:	2800      	cmp	r0, #0
  4034f0:	d1a8      	bne.n	403444 <prvTimerTask+0xc0>
  4034f2:	f04f 0380 	mov.w	r3, #128	; 0x80
  4034f6:	b672      	cpsid	i
  4034f8:	f383 8811 	msr	BASEPRI, r3
  4034fc:	f3bf 8f6f 	isb	sy
  403500:	f3bf 8f4f 	dsb	sy
  403504:	b662      	cpsie	i
  403506:	e7fe      	b.n	403506 <prvTimerTask+0x182>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
  403508:	9905      	ldr	r1, [sp, #20]
  40350a:	f8ca 1018 	str.w	r1, [sl, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  40350e:	b131      	cbz	r1, 40351e <prvTimerTask+0x19a>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  403510:	4603      	mov	r3, r0
  403512:	4602      	mov	r2, r0
  403514:	4401      	add	r1, r0
  403516:	4650      	mov	r0, sl
  403518:	4c17      	ldr	r4, [pc, #92]	; (403578 <prvTimerTask+0x1f4>)
  40351a:	47a0      	blx	r4
  40351c:	e792      	b.n	403444 <prvTimerTask+0xc0>
  40351e:	f04f 0380 	mov.w	r3, #128	; 0x80
  403522:	b672      	cpsid	i
  403524:	f383 8811 	msr	BASEPRI, r3
  403528:	f3bf 8f6f 	isb	sy
  40352c:	f3bf 8f4f 	dsb	sy
  403530:	b662      	cpsie	i
  403532:	e7fe      	b.n	403532 <prvTimerTask+0x1ae>
					vPortFree( pxTimer );
  403534:	4650      	mov	r0, sl
  403536:	4b13      	ldr	r3, [pc, #76]	; (403584 <prvTimerTask+0x200>)
  403538:	4798      	blx	r3
  40353a:	e783      	b.n	403444 <prvTimerTask+0xc0>
	vTaskSuspendAll();
  40353c:	47b8      	blx	r7
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  40353e:	a804      	add	r0, sp, #16
  403540:	4b09      	ldr	r3, [pc, #36]	; (403568 <prvTimerTask+0x1e4>)
  403542:	4798      	blx	r3
  403544:	4605      	mov	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
  403546:	9b04      	ldr	r3, [sp, #16]
  403548:	2b00      	cmp	r3, #0
  40354a:	f47f af78 	bne.w	40343e <prvTimerTask+0xba>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
  40354e:	4b0e      	ldr	r3, [pc, #56]	; (403588 <prvTimerTask+0x204>)
  403550:	681b      	ldr	r3, [r3, #0]
  403552:	681a      	ldr	r2, [r3, #0]
  403554:	fab2 f282 	clz	r2, r2
  403558:	0952      	lsrs	r2, r2, #5
  40355a:	2400      	movs	r4, #0
  40355c:	e72d      	b.n	4033ba <prvTimerTask+0x36>
  40355e:	bf00      	nop
  403560:	20400b5c 	.word	0x20400b5c
  403564:	004028ad 	.word	0x004028ad
  403568:	004032cd 	.word	0x004032cd
  40356c:	20400b90 	.word	0x20400b90
  403570:	0040250d 	.word	0x0040250d
  403574:	00402a15 	.word	0x00402a15
  403578:	00403135 	.word	0x00403135
  40357c:	0040325d 	.word	0x0040325d
  403580:	00402309 	.word	0x00402309
  403584:	00401d15 	.word	0x00401d15
  403588:	20400b60 	.word	0x20400b60
  40358c:	e000ed04 	.word	0xe000ed04
  403590:	004019a5 	.word	0x004019a5

00403594 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  403594:	b5f0      	push	{r4, r5, r6, r7, lr}
  403596:	b083      	sub	sp, #12
  403598:	4605      	mov	r5, r0
  40359a:	460c      	mov	r4, r1
	uint32_t val = 0;
  40359c:	2300      	movs	r3, #0
  40359e:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4035a0:	4b2a      	ldr	r3, [pc, #168]	; (40364c <usart_serial_getchar+0xb8>)
  4035a2:	4298      	cmp	r0, r3
  4035a4:	d013      	beq.n	4035ce <usart_serial_getchar+0x3a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4035a6:	4b2a      	ldr	r3, [pc, #168]	; (403650 <usart_serial_getchar+0xbc>)
  4035a8:	4298      	cmp	r0, r3
  4035aa:	d018      	beq.n	4035de <usart_serial_getchar+0x4a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4035ac:	4b29      	ldr	r3, [pc, #164]	; (403654 <usart_serial_getchar+0xc0>)
  4035ae:	4298      	cmp	r0, r3
  4035b0:	d01d      	beq.n	4035ee <usart_serial_getchar+0x5a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4035b2:	4b29      	ldr	r3, [pc, #164]	; (403658 <usart_serial_getchar+0xc4>)
  4035b4:	429d      	cmp	r5, r3
  4035b6:	d022      	beq.n	4035fe <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4035b8:	4b28      	ldr	r3, [pc, #160]	; (40365c <usart_serial_getchar+0xc8>)
  4035ba:	429d      	cmp	r5, r3
  4035bc:	d027      	beq.n	40360e <usart_serial_getchar+0x7a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4035be:	4b28      	ldr	r3, [pc, #160]	; (403660 <usart_serial_getchar+0xcc>)
  4035c0:	429d      	cmp	r5, r3
  4035c2:	d02e      	beq.n	403622 <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  4035c4:	4b27      	ldr	r3, [pc, #156]	; (403664 <usart_serial_getchar+0xd0>)
  4035c6:	429d      	cmp	r5, r3
  4035c8:	d035      	beq.n	403636 <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  4035ca:	b003      	add	sp, #12
  4035cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  4035ce:	461f      	mov	r7, r3
  4035d0:	4e25      	ldr	r6, [pc, #148]	; (403668 <usart_serial_getchar+0xd4>)
  4035d2:	4621      	mov	r1, r4
  4035d4:	4638      	mov	r0, r7
  4035d6:	47b0      	blx	r6
  4035d8:	2800      	cmp	r0, #0
  4035da:	d1fa      	bne.n	4035d2 <usart_serial_getchar+0x3e>
  4035dc:	e7e9      	b.n	4035b2 <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  4035de:	461f      	mov	r7, r3
  4035e0:	4e21      	ldr	r6, [pc, #132]	; (403668 <usart_serial_getchar+0xd4>)
  4035e2:	4621      	mov	r1, r4
  4035e4:	4638      	mov	r0, r7
  4035e6:	47b0      	blx	r6
  4035e8:	2800      	cmp	r0, #0
  4035ea:	d1fa      	bne.n	4035e2 <usart_serial_getchar+0x4e>
  4035ec:	e7e4      	b.n	4035b8 <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  4035ee:	461f      	mov	r7, r3
  4035f0:	4e1d      	ldr	r6, [pc, #116]	; (403668 <usart_serial_getchar+0xd4>)
  4035f2:	4621      	mov	r1, r4
  4035f4:	4638      	mov	r0, r7
  4035f6:	47b0      	blx	r6
  4035f8:	2800      	cmp	r0, #0
  4035fa:	d1fa      	bne.n	4035f2 <usart_serial_getchar+0x5e>
  4035fc:	e7df      	b.n	4035be <usart_serial_getchar+0x2a>
		while (uart_read((Uart*)p_usart, data));
  4035fe:	461f      	mov	r7, r3
  403600:	4e19      	ldr	r6, [pc, #100]	; (403668 <usart_serial_getchar+0xd4>)
  403602:	4621      	mov	r1, r4
  403604:	4638      	mov	r0, r7
  403606:	47b0      	blx	r6
  403608:	2800      	cmp	r0, #0
  40360a:	d1fa      	bne.n	403602 <usart_serial_getchar+0x6e>
  40360c:	e7da      	b.n	4035c4 <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  40360e:	461e      	mov	r6, r3
  403610:	4d16      	ldr	r5, [pc, #88]	; (40366c <usart_serial_getchar+0xd8>)
  403612:	a901      	add	r1, sp, #4
  403614:	4630      	mov	r0, r6
  403616:	47a8      	blx	r5
  403618:	2800      	cmp	r0, #0
  40361a:	d1fa      	bne.n	403612 <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  40361c:	9b01      	ldr	r3, [sp, #4]
  40361e:	7023      	strb	r3, [r4, #0]
  403620:	e7d3      	b.n	4035ca <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  403622:	461e      	mov	r6, r3
  403624:	4d11      	ldr	r5, [pc, #68]	; (40366c <usart_serial_getchar+0xd8>)
  403626:	a901      	add	r1, sp, #4
  403628:	4630      	mov	r0, r6
  40362a:	47a8      	blx	r5
  40362c:	2800      	cmp	r0, #0
  40362e:	d1fa      	bne.n	403626 <usart_serial_getchar+0x92>
		*data = (uint8_t)(val & 0xFF);
  403630:	9b01      	ldr	r3, [sp, #4]
  403632:	7023      	strb	r3, [r4, #0]
  403634:	e7c9      	b.n	4035ca <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  403636:	461e      	mov	r6, r3
  403638:	4d0c      	ldr	r5, [pc, #48]	; (40366c <usart_serial_getchar+0xd8>)
  40363a:	a901      	add	r1, sp, #4
  40363c:	4630      	mov	r0, r6
  40363e:	47a8      	blx	r5
  403640:	2800      	cmp	r0, #0
  403642:	d1fa      	bne.n	40363a <usart_serial_getchar+0xa6>
		*data = (uint8_t)(val & 0xFF);
  403644:	9b01      	ldr	r3, [sp, #4]
  403646:	7023      	strb	r3, [r4, #0]
}
  403648:	e7bf      	b.n	4035ca <usart_serial_getchar+0x36>
  40364a:	bf00      	nop
  40364c:	400e0800 	.word	0x400e0800
  403650:	400e0a00 	.word	0x400e0a00
  403654:	400e1a00 	.word	0x400e1a00
  403658:	400e1c00 	.word	0x400e1c00
  40365c:	40024000 	.word	0x40024000
  403660:	40028000 	.word	0x40028000
  403664:	4002c000 	.word	0x4002c000
  403668:	00401567 	.word	0x00401567
  40366c:	00401673 	.word	0x00401673

00403670 <usart_serial_putchar>:
{
  403670:	b570      	push	{r4, r5, r6, lr}
  403672:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  403674:	4b2a      	ldr	r3, [pc, #168]	; (403720 <usart_serial_putchar+0xb0>)
  403676:	4298      	cmp	r0, r3
  403678:	d013      	beq.n	4036a2 <usart_serial_putchar+0x32>
	if (UART1 == (Uart*)p_usart) {
  40367a:	4b2a      	ldr	r3, [pc, #168]	; (403724 <usart_serial_putchar+0xb4>)
  40367c:	4298      	cmp	r0, r3
  40367e:	d019      	beq.n	4036b4 <usart_serial_putchar+0x44>
	if (UART2 == (Uart*)p_usart) {
  403680:	4b29      	ldr	r3, [pc, #164]	; (403728 <usart_serial_putchar+0xb8>)
  403682:	4298      	cmp	r0, r3
  403684:	d01f      	beq.n	4036c6 <usart_serial_putchar+0x56>
	if (UART3 == (Uart*)p_usart) {
  403686:	4b29      	ldr	r3, [pc, #164]	; (40372c <usart_serial_putchar+0xbc>)
  403688:	4298      	cmp	r0, r3
  40368a:	d025      	beq.n	4036d8 <usart_serial_putchar+0x68>
	if (USART0 == p_usart) {
  40368c:	4b28      	ldr	r3, [pc, #160]	; (403730 <usart_serial_putchar+0xc0>)
  40368e:	4298      	cmp	r0, r3
  403690:	d02b      	beq.n	4036ea <usart_serial_putchar+0x7a>
	if (USART1 == p_usart) {
  403692:	4b28      	ldr	r3, [pc, #160]	; (403734 <usart_serial_putchar+0xc4>)
  403694:	4298      	cmp	r0, r3
  403696:	d031      	beq.n	4036fc <usart_serial_putchar+0x8c>
	if (USART2 == p_usart) {
  403698:	4b27      	ldr	r3, [pc, #156]	; (403738 <usart_serial_putchar+0xc8>)
  40369a:	4298      	cmp	r0, r3
  40369c:	d037      	beq.n	40370e <usart_serial_putchar+0x9e>
	return 0;
  40369e:	2000      	movs	r0, #0
}
  4036a0:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4036a2:	461e      	mov	r6, r3
  4036a4:	4d25      	ldr	r5, [pc, #148]	; (40373c <usart_serial_putchar+0xcc>)
  4036a6:	4621      	mov	r1, r4
  4036a8:	4630      	mov	r0, r6
  4036aa:	47a8      	blx	r5
  4036ac:	2800      	cmp	r0, #0
  4036ae:	d1fa      	bne.n	4036a6 <usart_serial_putchar+0x36>
		return 1;
  4036b0:	2001      	movs	r0, #1
  4036b2:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4036b4:	461e      	mov	r6, r3
  4036b6:	4d21      	ldr	r5, [pc, #132]	; (40373c <usart_serial_putchar+0xcc>)
  4036b8:	4621      	mov	r1, r4
  4036ba:	4630      	mov	r0, r6
  4036bc:	47a8      	blx	r5
  4036be:	2800      	cmp	r0, #0
  4036c0:	d1fa      	bne.n	4036b8 <usart_serial_putchar+0x48>
		return 1;
  4036c2:	2001      	movs	r0, #1
  4036c4:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4036c6:	461e      	mov	r6, r3
  4036c8:	4d1c      	ldr	r5, [pc, #112]	; (40373c <usart_serial_putchar+0xcc>)
  4036ca:	4621      	mov	r1, r4
  4036cc:	4630      	mov	r0, r6
  4036ce:	47a8      	blx	r5
  4036d0:	2800      	cmp	r0, #0
  4036d2:	d1fa      	bne.n	4036ca <usart_serial_putchar+0x5a>
		return 1;
  4036d4:	2001      	movs	r0, #1
  4036d6:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4036d8:	461e      	mov	r6, r3
  4036da:	4d18      	ldr	r5, [pc, #96]	; (40373c <usart_serial_putchar+0xcc>)
  4036dc:	4621      	mov	r1, r4
  4036de:	4630      	mov	r0, r6
  4036e0:	47a8      	blx	r5
  4036e2:	2800      	cmp	r0, #0
  4036e4:	d1fa      	bne.n	4036dc <usart_serial_putchar+0x6c>
		return 1;
  4036e6:	2001      	movs	r0, #1
  4036e8:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  4036ea:	461e      	mov	r6, r3
  4036ec:	4d14      	ldr	r5, [pc, #80]	; (403740 <usart_serial_putchar+0xd0>)
  4036ee:	4621      	mov	r1, r4
  4036f0:	4630      	mov	r0, r6
  4036f2:	47a8      	blx	r5
  4036f4:	2800      	cmp	r0, #0
  4036f6:	d1fa      	bne.n	4036ee <usart_serial_putchar+0x7e>
		return 1;
  4036f8:	2001      	movs	r0, #1
  4036fa:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  4036fc:	461e      	mov	r6, r3
  4036fe:	4d10      	ldr	r5, [pc, #64]	; (403740 <usart_serial_putchar+0xd0>)
  403700:	4621      	mov	r1, r4
  403702:	4630      	mov	r0, r6
  403704:	47a8      	blx	r5
  403706:	2800      	cmp	r0, #0
  403708:	d1fa      	bne.n	403700 <usart_serial_putchar+0x90>
		return 1;
  40370a:	2001      	movs	r0, #1
  40370c:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  40370e:	461e      	mov	r6, r3
  403710:	4d0b      	ldr	r5, [pc, #44]	; (403740 <usart_serial_putchar+0xd0>)
  403712:	4621      	mov	r1, r4
  403714:	4630      	mov	r0, r6
  403716:	47a8      	blx	r5
  403718:	2800      	cmp	r0, #0
  40371a:	d1fa      	bne.n	403712 <usart_serial_putchar+0xa2>
		return 1;
  40371c:	2001      	movs	r0, #1
  40371e:	bd70      	pop	{r4, r5, r6, pc}
  403720:	400e0800 	.word	0x400e0800
  403724:	400e0a00 	.word	0x400e0a00
  403728:	400e1a00 	.word	0x400e1a00
  40372c:	400e1c00 	.word	0x400e1c00
  403730:	40024000 	.word	0x40024000
  403734:	40028000 	.word	0x40028000
  403738:	4002c000 	.word	0x4002c000
  40373c:	00401555 	.word	0x00401555
  403740:	0040165d 	.word	0x0040165d

00403744 <vApplicationStackOverflowHook>:

/************************************************************************/
/* RTOS application funcs                                               */
/************************************************************************/

extern void vApplicationStackOverflowHook(xTaskHandle *pxTask, signed char *pcTaskName) {
  403744:	b508      	push	{r3, lr}
	printf("stack overflow %x %s\r\n", pxTask, (portCHAR *)pcTaskName);
  403746:	460a      	mov	r2, r1
  403748:	4601      	mov	r1, r0
  40374a:	4802      	ldr	r0, [pc, #8]	; (403754 <vApplicationStackOverflowHook+0x10>)
  40374c:	4b02      	ldr	r3, [pc, #8]	; (403758 <vApplicationStackOverflowHook+0x14>)
  40374e:	4798      	blx	r3
  403750:	e7fe      	b.n	403750 <vApplicationStackOverflowHook+0xc>
  403752:	bf00      	nop
  403754:	0040b544 	.word	0x0040b544
  403758:	00406b15 	.word	0x00406b15

0040375c <vApplicationTickHook>:
	for (;;) {	}
}

extern void vApplicationIdleHook(void) { }

extern void vApplicationTickHook(void) { }
  40375c:	4770      	bx	lr

0040375e <vApplicationMallocFailedHook>:
  40375e:	f04f 0380 	mov.w	r3, #128	; 0x80
  403762:	b672      	cpsid	i
  403764:	f383 8811 	msr	BASEPRI, r3
  403768:	f3bf 8f6f 	isb	sy
  40376c:	f3bf 8f4f 	dsb	sy
  403770:	b662      	cpsie	i
  403772:	e7fe      	b.n	403772 <vApplicationMallocFailedHook+0x14>

00403774 <mcu6050_i2c_bus_init>:
	pio_enable_interrupt(BUT_PIO, BUT_PIO_PIN_MASK);
	pio_handler_set(BUT_PIO, BUT_PIO_ID, BUT_PIO_PIN_MASK, PIO_IT_FALL_EDGE , but_callback);
}

void mcu6050_i2c_bus_init(void)
{
  403774:	b570      	push	{r4, r5, r6, lr}
  403776:	b084      	sub	sp, #16
	/** Enable TWIHS port to control PIO pins */
	pmc_enable_periph_clk(ID_PIOD);
  403778:	2010      	movs	r0, #16
  40377a:	4c0e      	ldr	r4, [pc, #56]	; (4037b4 <mcu6050_i2c_bus_init+0x40>)
  40377c:	47a0      	blx	r4
	pio_set_peripheral(PIOD, PIO_TYPE_PIO_PERIPH_C, 1 << 28);
  40377e:	4e0e      	ldr	r6, [pc, #56]	; (4037b8 <mcu6050_i2c_bus_init+0x44>)
  403780:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  403784:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  403788:	4630      	mov	r0, r6
  40378a:	4d0c      	ldr	r5, [pc, #48]	; (4037bc <mcu6050_i2c_bus_init+0x48>)
  40378c:	47a8      	blx	r5
	pio_set_peripheral(PIOD, PIO_TYPE_PIO_PERIPH_C, 1 << 27);
  40378e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  403792:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  403796:	4630      	mov	r0, r6
  403798:	47a8      	blx	r5

	twihs_options_t mcu6050_option;
    pmc_enable_periph_clk(ID_TWIHS2);
  40379a:	2029      	movs	r0, #41	; 0x29
  40379c:	47a0      	blx	r4

    /* Configure the options of TWI driver */
    mcu6050_option.master_clk = sysclk_get_cpu_hz();
  40379e:	4b08      	ldr	r3, [pc, #32]	; (4037c0 <mcu6050_i2c_bus_init+0x4c>)
  4037a0:	9301      	str	r3, [sp, #4]
    mcu6050_option.speed      = 40000;
  4037a2:	f649 4340 	movw	r3, #40000	; 0x9c40
  4037a6:	9302      	str	r3, [sp, #8]
    twihs_master_init(TWIHS2, &mcu6050_option);
  4037a8:	a901      	add	r1, sp, #4
  4037aa:	4806      	ldr	r0, [pc, #24]	; (4037c4 <mcu6050_i2c_bus_init+0x50>)
  4037ac:	4b06      	ldr	r3, [pc, #24]	; (4037c8 <mcu6050_i2c_bus_init+0x54>)
  4037ae:	4798      	blx	r3
}
  4037b0:	b004      	add	sp, #16
  4037b2:	bd70      	pop	{r4, r5, r6, pc}
  4037b4:	00401501 	.word	0x00401501
  4037b8:	400e1400 	.word	0x400e1400
  4037bc:	00401269 	.word	0x00401269
  4037c0:	11e1a300 	.word	0x11e1a300
  4037c4:	40060000 	.word	0x40060000
  4037c8:	0040025d 	.word	0x0040025d

004037cc <led_init>:

void led_init(void){
  4037cc:	b570      	push	{r4, r5, r6, lr}
  4037ce:	b082      	sub	sp, #8
	//WDT->WDT_MR = WDT_MR_WDDIS;
		
	pmc_enable_periph_clk(LED1_PIO_ID);
  4037d0:	200a      	movs	r0, #10
  4037d2:	4e0e      	ldr	r6, [pc, #56]	; (40380c <led_init+0x40>)
  4037d4:	47b0      	blx	r6
	pio_set_output(LED1_PIO,LED1_PIO_IDX_MASK,0,0,0);
  4037d6:	2400      	movs	r4, #0
  4037d8:	9400      	str	r4, [sp, #0]
  4037da:	4623      	mov	r3, r4
  4037dc:	4622      	mov	r2, r4
  4037de:	2101      	movs	r1, #1
  4037e0:	480b      	ldr	r0, [pc, #44]	; (403810 <led_init+0x44>)
  4037e2:	4d0c      	ldr	r5, [pc, #48]	; (403814 <led_init+0x48>)
  4037e4:	47a8      	blx	r5
		
	pmc_enable_periph_clk(LED2_PIO_ID);
  4037e6:	200c      	movs	r0, #12
  4037e8:	47b0      	blx	r6
	pio_set_output(LED2_PIO,LED2_PIO_IDX_MASK,0,0,0);
  4037ea:	9400      	str	r4, [sp, #0]
  4037ec:	4623      	mov	r3, r4
  4037ee:	4622      	mov	r2, r4
  4037f0:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  4037f4:	4808      	ldr	r0, [pc, #32]	; (403818 <led_init+0x4c>)
  4037f6:	47a8      	blx	r5

	pmc_enable_periph_clk(LED3_PIO_ID);
  4037f8:	200b      	movs	r0, #11
  4037fa:	47b0      	blx	r6
	pio_set_output(LED3_PIO,LED3_PIO_IDX_MASK,0,0,0);
  4037fc:	9400      	str	r4, [sp, #0]
  4037fe:	4623      	mov	r3, r4
  403800:	4622      	mov	r2, r4
  403802:	2104      	movs	r1, #4
  403804:	4805      	ldr	r0, [pc, #20]	; (40381c <led_init+0x50>)
  403806:	47a8      	blx	r5
}
  403808:	b002      	add	sp, #8
  40380a:	bd70      	pop	{r4, r5, r6, pc}
  40380c:	00401501 	.word	0x00401501
  403810:	400e0e00 	.word	0x400e0e00
  403814:	004012fb 	.word	0x004012fb
  403818:	400e1200 	.word	0x400e1200
  40381c:	400e1000 	.word	0x400e1000

00403820 <task_house_down>:
static void task_house_down(void *pvParameters){
  403820:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	led_init();
  403824:	4b13      	ldr	r3, [pc, #76]	; (403874 <task_house_down+0x54>)
  403826:	4798      	blx	r3
		pio_set(LED1_PIO,LED1_PIO_IDX_MASK);
  403828:	4d13      	ldr	r5, [pc, #76]	; (403878 <task_house_down+0x58>)
  40382a:	4f14      	ldr	r7, [pc, #80]	; (40387c <task_house_down+0x5c>)
  40382c:	2401      	movs	r4, #1
 		if (xSemaphoreTake(xSemaphoreFall,1000)){
  40382e:	f8df 8058 	ldr.w	r8, [pc, #88]	; 403888 <task_house_down+0x68>
		pio_set(LED1_PIO,LED1_PIO_IDX_MASK);
  403832:	4621      	mov	r1, r4
  403834:	4628      	mov	r0, r5
  403836:	47b8      	blx	r7
 		if (xSemaphoreTake(xSemaphoreFall,1000)){
  403838:	2300      	movs	r3, #0
  40383a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  40383e:	4619      	mov	r1, r3
  403840:	f8d8 0000 	ldr.w	r0, [r8]
  403844:	4e0e      	ldr	r6, [pc, #56]	; (403880 <task_house_down+0x60>)
  403846:	47b0      	blx	r6
  403848:	2800      	cmp	r0, #0
  40384a:	d0f2      	beq.n	403832 <task_house_down+0x12>
  40384c:	260a      	movs	r6, #10
				vTaskDelay(100);
  40384e:	f04f 0964 	mov.w	r9, #100	; 0x64
  403852:	f8df 8038 	ldr.w	r8, [pc, #56]	; 40388c <task_house_down+0x6c>
  403856:	4648      	mov	r0, r9
  403858:	47c0      	blx	r8
				pio_set(LED1_PIO,LED1_PIO_IDX_MASK);
  40385a:	4621      	mov	r1, r4
  40385c:	4628      	mov	r0, r5
  40385e:	47b8      	blx	r7
				vTaskDelay(100);
  403860:	4648      	mov	r0, r9
  403862:	47c0      	blx	r8
				pio_clear(LED1_PIO,LED1_PIO_IDX_MASK);
  403864:	4621      	mov	r1, r4
  403866:	4628      	mov	r0, r5
  403868:	4b06      	ldr	r3, [pc, #24]	; (403884 <task_house_down+0x64>)
  40386a:	4798      	blx	r3
			for(int i = 0; i < 10; i++){
  40386c:	3e01      	subs	r6, #1
  40386e:	d1f2      	bne.n	403856 <task_house_down+0x36>
  403870:	e7dd      	b.n	40382e <task_house_down+0xe>
  403872:	bf00      	nop
  403874:	004037cd 	.word	0x004037cd
  403878:	400e0e00 	.word	0x400e0e00
  40387c:	00401261 	.word	0x00401261
  403880:	00402309 	.word	0x00402309
  403884:	00401265 	.word	0x00401265
  403888:	20400c18 	.word	0x20400c18
  40388c:	00402b35 	.word	0x00402b35

00403890 <task_orientacao>:
static void task_orientacao(void *pvParameters) {
  403890:	b580      	push	{r7, lr}
  403892:	b082      	sub	sp, #8
	led_init();
  403894:	4b2c      	ldr	r3, [pc, #176]	; (403948 <task_orientacao+0xb8>)
  403896:	4798      	blx	r3
	printf("task orientacao");
  403898:	482c      	ldr	r0, [pc, #176]	; (40394c <task_orientacao+0xbc>)
  40389a:	4b2d      	ldr	r3, [pc, #180]	; (403950 <task_orientacao+0xc0>)
  40389c:	4798      	blx	r3
		pio_set(LED1_PIO,LED1_PIO_IDX_MASK);
  40389e:	4e2d      	ldr	r6, [pc, #180]	; (403954 <task_orientacao+0xc4>)
  4038a0:	4c2d      	ldr	r4, [pc, #180]	; (403958 <task_orientacao+0xc8>)
		pio_set(LED2_PIO,LED2_PIO_IDX_MASK);
  4038a2:	4f2e      	ldr	r7, [pc, #184]	; (40395c <task_orientacao+0xcc>)
  4038a4:	e007      	b.n	4038b6 <task_orientacao+0x26>
			if(orient == DIREITA){
  4038a6:	f89d 3007 	ldrb.w	r3, [sp, #7]
  4038aa:	2b02      	cmp	r3, #2
  4038ac:	d02d      	beq.n	40390a <task_orientacao+0x7a>
			if (orient == FRENTE) {
  4038ae:	f89d 3007 	ldrb.w	r3, [sp, #7]
  4038b2:	2b01      	cmp	r3, #1
  4038b4:	d038      	beq.n	403928 <task_orientacao+0x98>
		pio_set(LED1_PIO,LED1_PIO_IDX_MASK);
  4038b6:	2101      	movs	r1, #1
  4038b8:	4630      	mov	r0, r6
  4038ba:	47a0      	blx	r4
		pio_set(LED2_PIO,LED2_PIO_IDX_MASK);
  4038bc:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  4038c0:	4638      	mov	r0, r7
  4038c2:	47a0      	blx	r4
		pio_set(LED3_PIO,LED3_PIO_IDX_MASK);
  4038c4:	2104      	movs	r1, #4
  4038c6:	4826      	ldr	r0, [pc, #152]	; (403960 <task_orientacao+0xd0>)
  4038c8:	47a0      	blx	r4
		if (xQueueReceive(xQueueOrientacao,&orient,100)){
  4038ca:	2300      	movs	r3, #0
  4038cc:	2264      	movs	r2, #100	; 0x64
  4038ce:	f10d 0107 	add.w	r1, sp, #7
  4038d2:	4824      	ldr	r0, [pc, #144]	; (403964 <task_orientacao+0xd4>)
  4038d4:	6800      	ldr	r0, [r0, #0]
  4038d6:	4d24      	ldr	r5, [pc, #144]	; (403968 <task_orientacao+0xd8>)
  4038d8:	47a8      	blx	r5
  4038da:	2800      	cmp	r0, #0
  4038dc:	d0eb      	beq.n	4038b6 <task_orientacao+0x26>
			printf("%d",orient);
  4038de:	f89d 1007 	ldrb.w	r1, [sp, #7]
  4038e2:	4822      	ldr	r0, [pc, #136]	; (40396c <task_orientacao+0xdc>)
  4038e4:	4b1a      	ldr	r3, [pc, #104]	; (403950 <task_orientacao+0xc0>)
  4038e6:	4798      	blx	r3
			if(orient == ESQUERDA){
  4038e8:	f89d 3007 	ldrb.w	r3, [sp, #7]
  4038ec:	2b00      	cmp	r3, #0
  4038ee:	d1da      	bne.n	4038a6 <task_orientacao+0x16>
				vTaskDelay(100);
  4038f0:	2064      	movs	r0, #100	; 0x64
  4038f2:	4d1f      	ldr	r5, [pc, #124]	; (403970 <task_orientacao+0xe0>)
  4038f4:	47a8      	blx	r5
				pio_clear(LED1_PIO,LED1_PIO_IDX_MASK);
  4038f6:	2101      	movs	r1, #1
  4038f8:	4630      	mov	r0, r6
  4038fa:	4b1e      	ldr	r3, [pc, #120]	; (403974 <task_orientacao+0xe4>)
  4038fc:	4798      	blx	r3
				vTaskDelay(100);
  4038fe:	2064      	movs	r0, #100	; 0x64
  403900:	47a8      	blx	r5
				pio_set(LED1_PIO,LED1_PIO_IDX_MASK);
  403902:	2101      	movs	r1, #1
  403904:	4630      	mov	r0, r6
  403906:	47a0      	blx	r4
  403908:	e7cd      	b.n	4038a6 <task_orientacao+0x16>
				vTaskDelay(100);
  40390a:	2064      	movs	r0, #100	; 0x64
  40390c:	f8df 8060 	ldr.w	r8, [pc, #96]	; 403970 <task_orientacao+0xe0>
  403910:	47c0      	blx	r8
				pio_clear(LED3_PIO,LED3_PIO_IDX_MASK);
  403912:	4d13      	ldr	r5, [pc, #76]	; (403960 <task_orientacao+0xd0>)
  403914:	2104      	movs	r1, #4
  403916:	4628      	mov	r0, r5
  403918:	4b16      	ldr	r3, [pc, #88]	; (403974 <task_orientacao+0xe4>)
  40391a:	4798      	blx	r3
				vTaskDelay(100);
  40391c:	2064      	movs	r0, #100	; 0x64
  40391e:	47c0      	blx	r8
				pio_set(LED3_PIO,LED3_PIO_IDX_MASK);
  403920:	2104      	movs	r1, #4
  403922:	4628      	mov	r0, r5
  403924:	47a0      	blx	r4
  403926:	e7c2      	b.n	4038ae <task_orientacao+0x1e>
				vTaskDelay(100);
  403928:	2064      	movs	r0, #100	; 0x64
  40392a:	4d11      	ldr	r5, [pc, #68]	; (403970 <task_orientacao+0xe0>)
  40392c:	47a8      	blx	r5
				pio_clear(LED2_PIO,LED2_PIO_IDX_MASK);
  40392e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  403932:	4638      	mov	r0, r7
  403934:	4b0f      	ldr	r3, [pc, #60]	; (403974 <task_orientacao+0xe4>)
  403936:	4798      	blx	r3
				vTaskDelay(100);
  403938:	2064      	movs	r0, #100	; 0x64
  40393a:	47a8      	blx	r5
				pio_set(LED2_PIO,LED2_PIO_IDX_MASK);
  40393c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  403940:	4638      	mov	r0, r7
  403942:	47a0      	blx	r4
  403944:	e7b7      	b.n	4038b6 <task_orientacao+0x26>
  403946:	bf00      	nop
  403948:	004037cd 	.word	0x004037cd
  40394c:	0040b530 	.word	0x0040b530
  403950:	00406b15 	.word	0x00406b15
  403954:	400e0e00 	.word	0x400e0e00
  403958:	00401261 	.word	0x00401261
  40395c:	400e1200 	.word	0x400e1200
  403960:	400e1000 	.word	0x400e1000
  403964:	20400c14 	.word	0x20400c14
  403968:	00402309 	.word	0x00402309
  40396c:	0040b540 	.word	0x0040b540
  403970:	00402b35 	.word	0x00402b35
  403974:	00401265 	.word	0x00401265

00403978 <mcu6050_i2c_bus_write>:

int8_t mcu6050_i2c_bus_write(uint8_t dev_addr, uint8_t reg_addr, uint8_t *reg_data, uint8_t cnt)
{
  403978:	b500      	push	{lr}
  40397a:	b087      	sub	sp, #28
	int32_t ierror = 0x00;

	twihs_packet_t p_packet;
	p_packet.chip         = dev_addr;
  40397c:	f88d 0014 	strb.w	r0, [sp, #20]
	p_packet.addr[0]      = reg_addr;
  403980:	f88d 1004 	strb.w	r1, [sp, #4]
	p_packet.addr_length  = 1;
  403984:	2101      	movs	r1, #1
  403986:	9102      	str	r1, [sp, #8]
	p_packet.buffer       = reg_data;
  403988:	9203      	str	r2, [sp, #12]
	p_packet.length       = cnt;
  40398a:	9304      	str	r3, [sp, #16]

	ierror = twihs_master_write(TWIHS2, &p_packet);
  40398c:	a901      	add	r1, sp, #4
  40398e:	4803      	ldr	r0, [pc, #12]	; (40399c <mcu6050_i2c_bus_write+0x24>)
  403990:	4b03      	ldr	r3, [pc, #12]	; (4039a0 <mcu6050_i2c_bus_write+0x28>)
  403992:	4798      	blx	r3

	return (int8_t)ierror;
}
  403994:	b240      	sxtb	r0, r0
  403996:	b007      	add	sp, #28
  403998:	f85d fb04 	ldr.w	pc, [sp], #4
  40399c:	40060000 	.word	0x40060000
  4039a0:	0040033d 	.word	0x0040033d

004039a4 <mcu6050_i2c_bus_read>:

int8_t mcu6050_i2c_bus_read(uint8_t dev_addr, uint8_t reg_addr, uint8_t *reg_data, uint8_t cnt)
{
  4039a4:	b500      	push	{lr}
  4039a6:	b087      	sub	sp, #28
	int32_t ierror = 0x00;

	twihs_packet_t p_packet;
	p_packet.chip         = dev_addr;
  4039a8:	f88d 0014 	strb.w	r0, [sp, #20]
	p_packet.addr[0]      = reg_addr;
  4039ac:	f88d 1004 	strb.w	r1, [sp, #4]
	p_packet.addr_length  = 1;
  4039b0:	2101      	movs	r1, #1
  4039b2:	9102      	str	r1, [sp, #8]
	p_packet.buffer       = reg_data;
  4039b4:	9203      	str	r2, [sp, #12]
	p_packet.length       = cnt;
  4039b6:	9304      	str	r3, [sp, #16]

	// TODO: Algum problema no SPI faz com que devemos ler duas vezes o registrador para
	//       conseguirmos pegar o valor correto.
	ierror = twihs_master_read(TWIHS2, &p_packet);
  4039b8:	a901      	add	r1, sp, #4
  4039ba:	4803      	ldr	r0, [pc, #12]	; (4039c8 <mcu6050_i2c_bus_read+0x24>)
  4039bc:	4b03      	ldr	r3, [pc, #12]	; (4039cc <mcu6050_i2c_bus_read+0x28>)
  4039be:	4798      	blx	r3

	return (int8_t)ierror;
}
  4039c0:	b240      	sxtb	r0, r0
  4039c2:	b007      	add	sp, #28
  4039c4:	f85d fb04 	ldr.w	pc, [sp], #4
  4039c8:	40060000 	.word	0x40060000
  4039cc:	00400291 	.word	0x00400291

004039d0 <task_imu>:
static void task_imu(void *pvParameters){
  4039d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4039d4:	ed2d 8b0a 	vpush	{d8-d12}
  4039d8:	b0b2      	sub	sp, #200	; 0xc8
	mcu6050_i2c_bus_init();
  4039da:	4b34      	ldr	r3, [pc, #208]	; (403aac <task_imu+0xdc>)
  4039dc:	4798      	blx	r3
	rtn = twihs_probe(TWIHS2, MPU6050_DEFAULT_ADDRESS);
  4039de:	2168      	movs	r1, #104	; 0x68
  4039e0:	4833      	ldr	r0, [pc, #204]	; (403ab0 <task_imu+0xe0>)
  4039e2:	4b34      	ldr	r3, [pc, #208]	; (403ab4 <task_imu+0xe4>)
  4039e4:	4798      	blx	r3
	    if(rtn != TWIHS_SUCCESS){
  4039e6:	b2c0      	uxtb	r0, r0
  4039e8:	2800      	cmp	r0, #0
  4039ea:	d037      	beq.n	403a5c <task_imu+0x8c>
		    printf("[ERRO] [i2c] [probe] \n");
  4039ec:	4832      	ldr	r0, [pc, #200]	; (403ab8 <task_imu+0xe8>)
  4039ee:	4b33      	ldr	r3, [pc, #204]	; (403abc <task_imu+0xec>)
  4039f0:	4798      	blx	r3
		rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_WHO_AM_I, bufferRX, 1);
  4039f2:	2301      	movs	r3, #1
  4039f4:	aa2b      	add	r2, sp, #172	; 0xac
  4039f6:	2175      	movs	r1, #117	; 0x75
  4039f8:	2068      	movs	r0, #104	; 0x68
  4039fa:	4c31      	ldr	r4, [pc, #196]	; (403ac0 <task_imu+0xf0>)
  4039fc:	47a0      	blx	r4
		if(rtn != TWIHS_SUCCESS){
  4039fe:	2800      	cmp	r0, #0
  403a00:	d030      	beq.n	403a64 <task_imu+0x94>
			printf("[ERRO] [i2c] [read] \n");
  403a02:	4830      	ldr	r0, [pc, #192]	; (403ac4 <task_imu+0xf4>)
  403a04:	4b2d      	ldr	r3, [pc, #180]	; (403abc <task_imu+0xec>)
  403a06:	4798      	blx	r3
		bufferTX[0] = MPU6050_CLOCK_PLL_XGYRO;
  403a08:	2301      	movs	r3, #1
  403a0a:	aa32      	add	r2, sp, #200	; 0xc8
  403a0c:	f802 3d28 	strb.w	r3, [r2, #-40]!
		rtn = mcu6050_i2c_bus_write(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_PWR_MGMT_1, bufferTX, 1);
  403a10:	216b      	movs	r1, #107	; 0x6b
  403a12:	2068      	movs	r0, #104	; 0x68
  403a14:	4c2c      	ldr	r4, [pc, #176]	; (403ac8 <task_imu+0xf8>)
  403a16:	47a0      	blx	r4
		if(rtn != TWIHS_SUCCESS)
  403a18:	bb58      	cbnz	r0, 403a72 <task_imu+0xa2>
		bufferTX[0] = MPU6050_ACCEL_FS_2 << MPU6050_ACONFIG_AFS_SEL_BIT;
  403a1a:	aa32      	add	r2, sp, #200	; 0xc8
  403a1c:	2300      	movs	r3, #0
  403a1e:	f802 3d28 	strb.w	r3, [r2, #-40]!
		rtn = mcu6050_i2c_bus_write(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_CONFIG, bufferTX, 1);
  403a22:	2301      	movs	r3, #1
  403a24:	211c      	movs	r1, #28
  403a26:	2068      	movs	r0, #104	; 0x68
  403a28:	4c27      	ldr	r4, [pc, #156]	; (403ac8 <task_imu+0xf8>)
  403a2a:	47a0      	blx	r4
		if(rtn != TWIHS_SUCCESS)
  403a2c:	bb28      	cbnz	r0, 403a7a <task_imu+0xaa>
		bufferTX[0] = 0x00; // 250 /s
  403a2e:	aa32      	add	r2, sp, #200	; 0xc8
  403a30:	2300      	movs	r3, #0
  403a32:	f802 3d28 	strb.w	r3, [r2, #-40]!
		rtn = mcu6050_i2c_bus_write(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_CONFIG, bufferTX, 1);
  403a36:	2301      	movs	r3, #1
  403a38:	211b      	movs	r1, #27
  403a3a:	2068      	movs	r0, #104	; 0x68
  403a3c:	4c22      	ldr	r4, [pc, #136]	; (403ac8 <task_imu+0xf8>)
  403a3e:	47a0      	blx	r4
		if(rtn != TWIHS_SUCCESS)
  403a40:	b9f8      	cbnz	r0, 403a82 <task_imu+0xb2>
		FusionAhrsInitialise(&ahrs);
  403a42:	a80b      	add	r0, sp, #44	; 0x2c
  403a44:	4b21      	ldr	r3, [pc, #132]	; (403acc <task_imu+0xfc>)
  403a46:	4798      	blx	r3
		mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_XOUT_H, &raw_acc_xHigh, 1);
  403a48:	2501      	movs	r5, #1
  403a4a:	2668      	movs	r6, #104	; 0x68
		proc_acc_x = (float)raw_acc_x/16384;
  403a4c:	eddf 9a20 	vldr	s19, [pc, #128]	; 403ad0 <task_imu+0x100>
			xSemaphoreGive(xSemaphoreFall);
  403a50:	f8df a0a4 	ldr.w	sl, [pc, #164]	; 403af8 <task_imu+0x128>
 */
static inline FusionEuler FusionQuaternionToEuler(const FusionQuaternion quaternion) {
#define Q quaternion.element
    const float halfMinusQySquared = 0.5f - Q.y * Q.y; // calculate common terms to avoid repeated operations
    const FusionEuler euler = {.angle = {
            .roll = FusionRadiansToDegrees(atan2f(Q.w * Q.x + Q.y * Q.z, halfMinusQySquared - Q.x * Q.x)),
  403a54:	4f1f      	ldr	r7, [pc, #124]	; (403ad4 <task_imu+0x104>)
    return radians * (180.0f / (float) M_PI);
  403a56:	ed9f 9a20 	vldr	s18, [pc, #128]	; 403ad8 <task_imu+0x108>
  403a5a:	e066      	b.n	403b2a <task_imu+0x15a>
		    printf("[DADO] [i2c] probe OK\n" );
  403a5c:	481f      	ldr	r0, [pc, #124]	; (403adc <task_imu+0x10c>)
  403a5e:	4b17      	ldr	r3, [pc, #92]	; (403abc <task_imu+0xec>)
  403a60:	4798      	blx	r3
  403a62:	e7c6      	b.n	4039f2 <task_imu+0x22>
			printf("[DADO] [i2c] %x:%x", MPU6050_RA_WHO_AM_I, bufferRX[0]);
  403a64:	f89d 20ac 	ldrb.w	r2, [sp, #172]	; 0xac
  403a68:	2175      	movs	r1, #117	; 0x75
  403a6a:	481d      	ldr	r0, [pc, #116]	; (403ae0 <task_imu+0x110>)
  403a6c:	4b1d      	ldr	r3, [pc, #116]	; (403ae4 <task_imu+0x114>)
  403a6e:	4798      	blx	r3
  403a70:	e7ca      	b.n	403a08 <task_imu+0x38>
		printf("[ERRO] [i2c] [write] \n");
  403a72:	481d      	ldr	r0, [pc, #116]	; (403ae8 <task_imu+0x118>)
  403a74:	4b11      	ldr	r3, [pc, #68]	; (403abc <task_imu+0xec>)
  403a76:	4798      	blx	r3
  403a78:	e7cf      	b.n	403a1a <task_imu+0x4a>
		printf("[ERRO] [i2c] [write] \n");
  403a7a:	481b      	ldr	r0, [pc, #108]	; (403ae8 <task_imu+0x118>)
  403a7c:	4b0f      	ldr	r3, [pc, #60]	; (403abc <task_imu+0xec>)
  403a7e:	4798      	blx	r3
  403a80:	e7d5      	b.n	403a2e <task_imu+0x5e>
		printf("[ERRO] [i2c] [write] \n");
  403a82:	4819      	ldr	r0, [pc, #100]	; (403ae8 <task_imu+0x118>)
  403a84:	4b0d      	ldr	r3, [pc, #52]	; (403abc <task_imu+0xec>)
  403a86:	4798      	blx	r3
  403a88:	e7db      	b.n	403a42 <task_imu+0x72>
			xSemaphoreGive(xSemaphoreFall);
  403a8a:	2300      	movs	r3, #0
  403a8c:	461a      	mov	r2, r3
  403a8e:	4619      	mov	r1, r3
  403a90:	4816      	ldr	r0, [pc, #88]	; (403aec <task_imu+0x11c>)
  403a92:	6800      	ldr	r0, [r0, #0]
  403a94:	47d0      	blx	sl
  403a96:	e0e6      	b.n	403c66 <task_imu+0x296>
    return asinf(value);
  403a98:	ee17 0a90 	vmov	r0, s15
  403a9c:	4b14      	ldr	r3, [pc, #80]	; (403af0 <task_imu+0x120>)
  403a9e:	4798      	blx	r3
  403aa0:	ee0c 0a10 	vmov	s24, r0
  403aa4:	e136      	b.n	403d14 <task_imu+0x344>
        return (float) M_PI / -2.0f;
  403aa6:	ed9f ca13 	vldr	s24, [pc, #76]	; 403af4 <task_imu+0x124>
  403aaa:	e133      	b.n	403d14 <task_imu+0x344>
  403aac:	00403775 	.word	0x00403775
  403ab0:	40060000 	.word	0x40060000
  403ab4:	004003dd 	.word	0x004003dd
  403ab8:	0040b498 	.word	0x0040b498
  403abc:	00406bd9 	.word	0x00406bd9
  403ac0:	004039a5 	.word	0x004039a5
  403ac4:	0040b4c8 	.word	0x0040b4c8
  403ac8:	00403979 	.word	0x00403979
  403acc:	00400515 	.word	0x00400515
  403ad0:	38800000 	.word	0x38800000
  403ad4:	004040b1 	.word	0x004040b1
  403ad8:	42652ee0 	.word	0x42652ee0
  403adc:	0040b4b0 	.word	0x0040b4b0
  403ae0:	0040b4e0 	.word	0x0040b4e0
  403ae4:	00406b15 	.word	0x00406b15
  403ae8:	0040b4f4 	.word	0x0040b4f4
  403aec:	20400c18 	.word	0x20400c18
  403af0:	00404011 	.word	0x00404011
  403af4:	bfc90fdb 	.word	0xbfc90fdb
  403af8:	00402025 	.word	0x00402025
  403afc:	c2c80000 	.word	0xc2c80000
		else if (euler.angle.yaw < -100.0){
  403b00:	ed5f 7a02 	vldr	s15, [pc, #-8]	; 403afc <task_imu+0x12c>
  403b04:	eeb4 8ae7 	vcmpe.f32	s16, s15
  403b08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403b0c:	f140 8138 	bpl.w	403d80 <task_imu+0x3b0>
			direcao = DIREITA;
  403b10:	2302      	movs	r3, #2
  403b12:	f88d 3013 	strb.w	r3, [sp, #19]
		xQueueSend(xQueueOrientacao,(void *)&direcao,0);
  403b16:	2300      	movs	r3, #0
  403b18:	461a      	mov	r2, r3
  403b1a:	f10d 0113 	add.w	r1, sp, #19
  403b1e:	489a      	ldr	r0, [pc, #616]	; (403d88 <task_imu+0x3b8>)
  403b20:	6800      	ldr	r0, [r0, #0]
  403b22:	47d0      	blx	sl
		vTaskDelay(100);
  403b24:	2064      	movs	r0, #100	; 0x64
  403b26:	4b99      	ldr	r3, [pc, #612]	; (403d8c <task_imu+0x3bc>)
  403b28:	4798      	blx	r3
		mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_XOUT_H, &raw_acc_xHigh, 1);
  403b2a:	462b      	mov	r3, r5
  403b2c:	f10d 029f 	add.w	r2, sp, #159	; 0x9f
  403b30:	213b      	movs	r1, #59	; 0x3b
  403b32:	4630      	mov	r0, r6
  403b34:	4c96      	ldr	r4, [pc, #600]	; (403d90 <task_imu+0x3c0>)
  403b36:	47a0      	blx	r4
		mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_XOUT_L, &raw_acc_xLow,  1);
  403b38:	462b      	mov	r3, r5
  403b3a:	aa27      	add	r2, sp, #156	; 0x9c
  403b3c:	213c      	movs	r1, #60	; 0x3c
  403b3e:	4630      	mov	r0, r6
  403b40:	47a0      	blx	r4
		mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_YOUT_H, &raw_acc_yHigh, 1);
  403b42:	462b      	mov	r3, r5
  403b44:	f10d 029e 	add.w	r2, sp, #158	; 0x9e
  403b48:	213d      	movs	r1, #61	; 0x3d
  403b4a:	4630      	mov	r0, r6
  403b4c:	47a0      	blx	r4
		mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_ZOUT_L, &raw_acc_yLow,  1);
  403b4e:	462b      	mov	r3, r5
  403b50:	f10d 029b 	add.w	r2, sp, #155	; 0x9b
  403b54:	2140      	movs	r1, #64	; 0x40
  403b56:	4630      	mov	r0, r6
  403b58:	47a0      	blx	r4
		mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_ZOUT_H, &raw_acc_zHigh, 1);
  403b5a:	462b      	mov	r3, r5
  403b5c:	f10d 029d 	add.w	r2, sp, #157	; 0x9d
  403b60:	213f      	movs	r1, #63	; 0x3f
  403b62:	4630      	mov	r0, r6
  403b64:	47a0      	blx	r4
		mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_ZOUT_L, &raw_acc_zLow,  1);
  403b66:	462b      	mov	r3, r5
  403b68:	f10d 029a 	add.w	r2, sp, #154	; 0x9a
  403b6c:	2140      	movs	r1, #64	; 0x40
  403b6e:	4630      	mov	r0, r6
  403b70:	47a0      	blx	r4
		raw_acc_x = (raw_acc_xHigh << 8) | (raw_acc_xLow << 0);
  403b72:	f89d 209f 	ldrb.w	r2, [sp, #159]	; 0x9f
  403b76:	f89d 309c 	ldrb.w	r3, [sp, #156]	; 0x9c
  403b7a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  403b7e:	b21b      	sxth	r3, r3
  403b80:	ee0a 3a10 	vmov	s20, r3
		raw_acc_y = (raw_acc_yHigh << 8) | (raw_acc_yLow << 0);
  403b84:	f89d 209e 	ldrb.w	r2, [sp, #158]	; 0x9e
  403b88:	f89d 309b 	ldrb.w	r3, [sp, #155]	; 0x9b
  403b8c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  403b90:	b21b      	sxth	r3, r3
  403b92:	ee08 3a90 	vmov	s17, r3
		raw_acc_z = (raw_acc_zHigh << 8) | (raw_acc_zLow << 0);
  403b96:	f89d 209d 	ldrb.w	r2, [sp, #157]	; 0x9d
  403b9a:	f89d 309a 	ldrb.w	r3, [sp, #154]	; 0x9a
  403b9e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  403ba2:	b21b      	sxth	r3, r3
  403ba4:	ee08 3a10 	vmov	s16, r3
		mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_XOUT_H, &raw_gyr_xHigh, 1);
  403ba8:	462b      	mov	r3, r5
  403baa:	f10d 0299 	add.w	r2, sp, #153	; 0x99
  403bae:	2143      	movs	r1, #67	; 0x43
  403bb0:	4630      	mov	r0, r6
  403bb2:	47a0      	blx	r4
		 mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_XOUT_L, &raw_gyr_xLow,  1);
  403bb4:	462b      	mov	r3, r5
  403bb6:	f10d 0296 	add.w	r2, sp, #150	; 0x96
  403bba:	2144      	movs	r1, #68	; 0x44
  403bbc:	4630      	mov	r0, r6
  403bbe:	47a0      	blx	r4
		mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_YOUT_H, &raw_gyr_yHigh, 1);
  403bc0:	462b      	mov	r3, r5
  403bc2:	aa26      	add	r2, sp, #152	; 0x98
  403bc4:	2145      	movs	r1, #69	; 0x45
  403bc6:	4630      	mov	r0, r6
  403bc8:	47a0      	blx	r4
		mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_ZOUT_L, &raw_gyr_yLow,  1);
  403bca:	462b      	mov	r3, r5
  403bcc:	f10d 0295 	add.w	r2, sp, #149	; 0x95
  403bd0:	2148      	movs	r1, #72	; 0x48
  403bd2:	4630      	mov	r0, r6
  403bd4:	47a0      	blx	r4
		mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_ZOUT_H, &raw_gyr_zHigh, 1);
  403bd6:	462b      	mov	r3, r5
  403bd8:	f10d 0297 	add.w	r2, sp, #151	; 0x97
  403bdc:	2147      	movs	r1, #71	; 0x47
  403bde:	4630      	mov	r0, r6
  403be0:	47a0      	blx	r4
		mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_ZOUT_L, &raw_gyr_zLow,  1);
  403be2:	462b      	mov	r3, r5
  403be4:	aa25      	add	r2, sp, #148	; 0x94
  403be6:	2148      	movs	r1, #72	; 0x48
  403be8:	4630      	mov	r0, r6
  403bea:	47a0      	blx	r4
		raw_gyr_x = (raw_gyr_xHigh << 8) | (raw_gyr_xLow << 0);
  403bec:	f89d e099 	ldrb.w	lr, [sp, #153]	; 0x99
  403bf0:	f89d 1096 	ldrb.w	r1, [sp, #150]	; 0x96
		raw_gyr_y = (raw_gyr_yHigh << 8) | (raw_gyr_yLow << 0);
  403bf4:	f89d 4098 	ldrb.w	r4, [sp, #152]	; 0x98
  403bf8:	f89d 2095 	ldrb.w	r2, [sp, #149]	; 0x95
		raw_gyr_z = (raw_gyr_zHigh << 8) | (raw_gyr_zLow << 0);
  403bfc:	f89d 0097 	ldrb.w	r0, [sp, #151]	; 0x97
  403c00:	f89d 3094 	ldrb.w	r3, [sp, #148]	; 0x94
		proc_acc_x = (float)raw_acc_x/16384;
  403c04:	eeb8 aaca 	vcvt.f32.s32	s20, s20
  403c08:	ee2a aa29 	vmul.f32	s20, s20, s19
		proc_acc_y = (float)raw_acc_y/16384;
  403c0c:	eef8 8ae8 	vcvt.f32.s32	s17, s17
  403c10:	ee68 8aa9 	vmul.f32	s17, s17, s19
		proc_acc_z = (float)raw_acc_z/16384;
  403c14:	eeb8 8ac8 	vcvt.f32.s32	s16, s16
  403c18:	ee28 8a29 	vmul.f32	s16, s16, s19
		raw_gyr_x = (raw_gyr_xHigh << 8) | (raw_gyr_xLow << 0);
  403c1c:	ea41 210e 	orr.w	r1, r1, lr, lsl #8
	    proc_gyr_x = (float)raw_gyr_x/131;
  403c20:	b209      	sxth	r1, r1
  403c22:	ee07 1a90 	vmov	s15, r1
  403c26:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  403c2a:	ed9f 7a5a 	vldr	s14, [pc, #360]	; 403d94 <task_imu+0x3c4>
  403c2e:	eec7 ba87 	vdiv.f32	s23, s15, s14
		raw_gyr_y = (raw_gyr_yHigh << 8) | (raw_gyr_yLow << 0);
  403c32:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
		proc_gyr_y = (float)raw_gyr_y/131;
  403c36:	b212      	sxth	r2, r2
  403c38:	ee07 2a90 	vmov	s15, r2
  403c3c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  403c40:	ee87 ba87 	vdiv.f32	s22, s15, s14
		raw_gyr_z = (raw_gyr_zHigh << 8) | (raw_gyr_zLow << 0);
  403c44:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
		proc_gyr_z = (float)raw_gyr_z/131;
  403c48:	b21b      	sxth	r3, r3
  403c4a:	ee07 3a90 	vmov	s15, r3
  403c4e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  403c52:	eec7 aa87 	vdiv.f32	s21, s15, s14
		if (proc_acc_z < -1.5){
  403c56:	eeff 7a08 	vmov.f32	s15, #248	; 0xbfc00000 -1.5
  403c5a:	eeb4 8ae7 	vcmpe.f32	s16, s15
  403c5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403c62:	f53f af12 	bmi.w	403a8a <task_imu+0xba>
		const FusionVector gyroscope = {proc_gyr_x, proc_gyr_y, proc_gyr_z};
  403c66:	edcd ba05 	vstr	s23, [sp, #20]
  403c6a:	ed8d ba06 	vstr	s22, [sp, #24]
  403c6e:	edcd aa07 	vstr	s21, [sp, #28]
		const FusionVector accelerometer = {proc_acc_x, proc_acc_y, proc_acc_z};
  403c72:	ed8d aa08 	vstr	s20, [sp, #32]
  403c76:	edcd 8a09 	vstr	s17, [sp, #36]	; 0x24
  403c7a:	ed8d 8a0a 	vstr	s16, [sp, #40]	; 0x28
		FusionAhrsUpdateNoMagnetometer(&ahrs, gyroscope, accelerometer, dT);
  403c7e:	4b46      	ldr	r3, [pc, #280]	; (403d98 <task_imu+0x3c8>)
  403c80:	9303      	str	r3, [sp, #12]
  403c82:	ab08      	add	r3, sp, #32
  403c84:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
  403c88:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
  403c8c:	ab05      	add	r3, sp, #20
  403c8e:	cb0e      	ldmia	r3, {r1, r2, r3}
  403c90:	a80b      	add	r0, sp, #44	; 0x2c
  403c92:	4c42      	ldr	r4, [pc, #264]	; (403d9c <task_imu+0x3cc>)
  403c94:	47a0      	blx	r4
		const FusionEuler euler = FusionQuaternionToEuler(FusionAhrsGetQuaternion(&ahrs));
  403c96:	a90b      	add	r1, sp, #44	; 0x2c
  403c98:	a82e      	add	r0, sp, #184	; 0xb8
  403c9a:	4b41      	ldr	r3, [pc, #260]	; (403da0 <task_imu+0x3d0>)
  403c9c:	4798      	blx	r3
  403c9e:	ed9d ba2e 	vldr	s22, [sp, #184]	; 0xb8
  403ca2:	ed9d 8a2f 	vldr	s16, [sp, #188]	; 0xbc
  403ca6:	ed9d aa30 	vldr	s20, [sp, #192]	; 0xc0
  403caa:	eddd 8a31 	vldr	s17, [sp, #196]	; 0xc4
    const float halfMinusQySquared = 0.5f - Q.y * Q.y; // calculate common terms to avoid repeated operations
  403cae:	ee6a 7a0a 	vmul.f32	s15, s20, s20
  403cb2:	eef6 aa00 	vmov.f32	s21, #96	; 0x3f000000  0.5
  403cb6:	ee7a aae7 	vsub.f32	s21, s21, s15
            .roll = FusionRadiansToDegrees(atan2f(Q.w * Q.x + Q.y * Q.z, halfMinusQySquared - Q.x * Q.x)),
  403cba:	ee68 6a08 	vmul.f32	s13, s16, s16
  403cbe:	ee2b 7a08 	vmul.f32	s14, s22, s16
  403cc2:	ee68 7a8a 	vmul.f32	s15, s17, s20
  403cc6:	ee7a 6ae6 	vsub.f32	s13, s21, s13
  403cca:	ee16 1a90 	vmov	r1, s13
  403cce:	ee77 7a27 	vadd.f32	s15, s14, s15
  403cd2:	ee17 0a90 	vmov	r0, s15
  403cd6:	47b8      	blx	r7
    return radians * (180.0f / (float) M_PI);
  403cd8:	ee07 0a90 	vmov	s15, r0
  403cdc:	ee67 ba89 	vmul.f32	s23, s15, s18
            .pitch = FusionRadiansToDegrees(FusionAsin(2.0f * (Q.w * Q.y - Q.z * Q.x))),
  403ce0:	ee6b 7a0a 	vmul.f32	s15, s22, s20
  403ce4:	ee28 7a88 	vmul.f32	s14, s17, s16
  403ce8:	ee77 7ac7 	vsub.f32	s15, s15, s14
  403cec:	ee77 7aa7 	vadd.f32	s15, s15, s15
    if (value <= -1.0f) {
  403cf0:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
  403cf4:	eef4 7ac7 	vcmpe.f32	s15, s14
  403cf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403cfc:	f67f aed3 	bls.w	403aa6 <task_imu+0xd6>
    if (value >= 1.0f) {
  403d00:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
  403d04:	eef4 7ac7 	vcmpe.f32	s15, s14
  403d08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403d0c:	f6ff aec4 	blt.w	403a98 <task_imu+0xc8>
        return (float) M_PI / 2.0f;
  403d10:	ed9f ca24 	vldr	s24, [pc, #144]	; 403da4 <task_imu+0x3d4>
            .yaw = FusionRadiansToDegrees(atan2f(Q.w * Q.z + Q.x * Q.y, halfMinusQySquared - Q.z * Q.z)),
  403d14:	ee68 6aa8 	vmul.f32	s13, s17, s17
  403d18:	ee28 7a8b 	vmul.f32	s14, s17, s22
  403d1c:	ee68 7a0a 	vmul.f32	s15, s16, s20
  403d20:	ee7a 6ae6 	vsub.f32	s13, s21, s13
  403d24:	ee16 1a90 	vmov	r1, s13
  403d28:	ee77 7a27 	vadd.f32	s15, s14, s15
  403d2c:	ee17 0a90 	vmov	r0, s15
  403d30:	47b8      	blx	r7
    return radians * (180.0f / (float) M_PI);
  403d32:	ee07 0a90 	vmov	s15, r0
  403d36:	ee27 8a89 	vmul.f32	s16, s15, s18
		printf("Roll %0.1f, Pitch %0.1f, Yaw %0.1f\n", euler.angle.roll, euler.angle.pitch, euler.angle.yaw);
  403d3a:	4c1b      	ldr	r4, [pc, #108]	; (403da8 <task_imu+0x3d8>)
  403d3c:	ee1b 0a90 	vmov	r0, s23
  403d40:	47a0      	blx	r4
  403d42:	4680      	mov	r8, r0
  403d44:	4689      	mov	r9, r1
  403d46:	ee18 0a10 	vmov	r0, s16
  403d4a:	47a0      	blx	r4
  403d4c:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403d50:	ee6c 7a09 	vmul.f32	s15, s24, s18
  403d54:	ee17 0a90 	vmov	r0, s15
  403d58:	47a0      	blx	r4
  403d5a:	e9cd 0100 	strd	r0, r1, [sp]
  403d5e:	4642      	mov	r2, r8
  403d60:	464b      	mov	r3, r9
  403d62:	4812      	ldr	r0, [pc, #72]	; (403dac <task_imu+0x3dc>)
  403d64:	4912      	ldr	r1, [pc, #72]	; (403db0 <task_imu+0x3e0>)
  403d66:	4788      	blx	r1
		if (euler.angle.yaw > 100){
  403d68:	eddf 7a12 	vldr	s15, [pc, #72]	; 403db4 <task_imu+0x3e4>
  403d6c:	eeb4 8ae7 	vcmpe.f32	s16, s15
  403d70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403d74:	f77f aec4 	ble.w	403b00 <task_imu+0x130>
			direcao = ESQUERDA;
  403d78:	2300      	movs	r3, #0
  403d7a:	f88d 3013 	strb.w	r3, [sp, #19]
  403d7e:	e6ca      	b.n	403b16 <task_imu+0x146>
			direcao = FRENTE;
  403d80:	f88d 5013 	strb.w	r5, [sp, #19]
  403d84:	e6c7      	b.n	403b16 <task_imu+0x146>
  403d86:	bf00      	nop
  403d88:	20400c14 	.word	0x20400c14
  403d8c:	00402b35 	.word	0x00402b35
  403d90:	004039a5 	.word	0x004039a5
  403d94:	43030000 	.word	0x43030000
  403d98:	3dcccccd 	.word	0x3dcccccd
  403d9c:	00400c5d 	.word	0x00400c5d
  403da0:	00400545 	.word	0x00400545
  403da4:	3fc90fdb 	.word	0x3fc90fdb
  403da8:	004057c5 	.word	0x004057c5
  403dac:	0040b50c 	.word	0x0040b50c
  403db0:	00406b15 	.word	0x00406b15
  403db4:	42c80000 	.word	0x42c80000

00403db8 <main>:
/************************************************************************/
/* main                                                                 */
/************************************************************************/


int main(void) {
  403db8:	b500      	push	{lr}
  403dba:	b08b      	sub	sp, #44	; 0x2c
	/* Initialize the SAM system */
	sysclk_init();
  403dbc:	4b39      	ldr	r3, [pc, #228]	; (403ea4 <main+0xec>)
  403dbe:	4798      	blx	r3
	board_init();
  403dc0:	4b39      	ldr	r3, [pc, #228]	; (403ea8 <main+0xf0>)
  403dc2:	4798      	blx	r3
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  403dc4:	4d39      	ldr	r5, [pc, #228]	; (403eac <main+0xf4>)
  403dc6:	4b3a      	ldr	r3, [pc, #232]	; (403eb0 <main+0xf8>)
  403dc8:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  403dca:	4a3a      	ldr	r2, [pc, #232]	; (403eb4 <main+0xfc>)
  403dcc:	4b3a      	ldr	r3, [pc, #232]	; (403eb8 <main+0x100>)
  403dce:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  403dd0:	4a3a      	ldr	r2, [pc, #232]	; (403ebc <main+0x104>)
  403dd2:	4b3b      	ldr	r3, [pc, #236]	; (403ec0 <main+0x108>)
  403dd4:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  403dd6:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  403dda:	9304      	str	r3, [sp, #16]
	usart_settings.char_length = opt->charlength;
  403ddc:	23c0      	movs	r3, #192	; 0xc0
  403dde:	9305      	str	r3, [sp, #20]
	usart_settings.parity_type = opt->paritytype;
  403de0:	f44f 6300 	mov.w	r3, #2048	; 0x800
  403de4:	9306      	str	r3, [sp, #24]
	usart_settings.stop_bits= opt->stopbits;
  403de6:	2400      	movs	r4, #0
  403de8:	9407      	str	r4, [sp, #28]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  403dea:	9408      	str	r4, [sp, #32]
  403dec:	200e      	movs	r0, #14
  403dee:	4b35      	ldr	r3, [pc, #212]	; (403ec4 <main+0x10c>)
  403df0:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  403df2:	4a35      	ldr	r2, [pc, #212]	; (403ec8 <main+0x110>)
  403df4:	a904      	add	r1, sp, #16
  403df6:	4628      	mov	r0, r5
  403df8:	4b34      	ldr	r3, [pc, #208]	; (403ecc <main+0x114>)
  403dfa:	4798      	blx	r3
		usart_enable_tx(p_usart);
  403dfc:	4628      	mov	r0, r5
  403dfe:	4b34      	ldr	r3, [pc, #208]	; (403ed0 <main+0x118>)
  403e00:	4798      	blx	r3
		usart_enable_rx(p_usart);
  403e02:	4628      	mov	r0, r5
  403e04:	4b33      	ldr	r3, [pc, #204]	; (403ed4 <main+0x11c>)
  403e06:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  403e08:	4e33      	ldr	r6, [pc, #204]	; (403ed8 <main+0x120>)
  403e0a:	6833      	ldr	r3, [r6, #0]
  403e0c:	4621      	mov	r1, r4
  403e0e:	6898      	ldr	r0, [r3, #8]
  403e10:	4d32      	ldr	r5, [pc, #200]	; (403edc <main+0x124>)
  403e12:	47a8      	blx	r5
	setbuf(stdin, NULL);
  403e14:	6833      	ldr	r3, [r6, #0]
  403e16:	4621      	mov	r1, r4
  403e18:	6858      	ldr	r0, [r3, #4]
  403e1a:	47a8      	blx	r5
	setbuf(stdout, NULL);
  403e1c:	6833      	ldr	r3, [r6, #0]
  403e1e:	4621      	mov	r1, r4
  403e20:	6898      	ldr	r0, [r3, #8]
  403e22:	47a8      	blx	r5

	/* Initialize the console uart */
	configure_console();
	
	xSemaphoreFall = xSemaphoreCreateBinary();
  403e24:	2203      	movs	r2, #3
  403e26:	4621      	mov	r1, r4
  403e28:	2001      	movs	r0, #1
  403e2a:	4d2d      	ldr	r5, [pc, #180]	; (403ee0 <main+0x128>)
  403e2c:	47a8      	blx	r5
  403e2e:	4b2d      	ldr	r3, [pc, #180]	; (403ee4 <main+0x12c>)
  403e30:	6018      	str	r0, [r3, #0]
	
	xQueueOrientacao = xQueueCreate(10, sizeof(int));
  403e32:	4622      	mov	r2, r4
  403e34:	2104      	movs	r1, #4
  403e36:	200a      	movs	r0, #10
  403e38:	47a8      	blx	r5
  403e3a:	4b2b      	ldr	r3, [pc, #172]	; (403ee8 <main+0x130>)
  403e3c:	6018      	str	r0, [r3, #0]

	/* Create task to control oled */
	if (xTaskCreate(task_orientacao, "orientacao", TASK_OLED_STACK_SIZE, NULL, TASK_OLED_STACK_PRIORITY, NULL) != pdPASS) {
  403e3e:	9403      	str	r4, [sp, #12]
  403e40:	9402      	str	r4, [sp, #8]
  403e42:	9401      	str	r4, [sp, #4]
  403e44:	9400      	str	r4, [sp, #0]
  403e46:	4623      	mov	r3, r4
  403e48:	f44f 62c0 	mov.w	r2, #1536	; 0x600
  403e4c:	4927      	ldr	r1, [pc, #156]	; (403eec <main+0x134>)
  403e4e:	4828      	ldr	r0, [pc, #160]	; (403ef0 <main+0x138>)
  403e50:	4c28      	ldr	r4, [pc, #160]	; (403ef4 <main+0x13c>)
  403e52:	47a0      	blx	r4
  403e54:	2801      	cmp	r0, #1
  403e56:	d002      	beq.n	403e5e <main+0xa6>
	  printf("Failed to create orientacao task\r\n");
  403e58:	4827      	ldr	r0, [pc, #156]	; (403ef8 <main+0x140>)
  403e5a:	4b28      	ldr	r3, [pc, #160]	; (403efc <main+0x144>)
  403e5c:	4798      	blx	r3
	}
	
	if (xTaskCreate(task_imu,"imu", TASK_OLED_STACK_SIZE, NULL, TASK_OLED_STACK_PRIORITY, NULL) != pdPASS) {
  403e5e:	2300      	movs	r3, #0
  403e60:	9303      	str	r3, [sp, #12]
  403e62:	9302      	str	r3, [sp, #8]
  403e64:	9301      	str	r3, [sp, #4]
  403e66:	9300      	str	r3, [sp, #0]
  403e68:	f44f 62c0 	mov.w	r2, #1536	; 0x600
  403e6c:	4924      	ldr	r1, [pc, #144]	; (403f00 <main+0x148>)
  403e6e:	4825      	ldr	r0, [pc, #148]	; (403f04 <main+0x14c>)
  403e70:	4c20      	ldr	r4, [pc, #128]	; (403ef4 <main+0x13c>)
  403e72:	47a0      	blx	r4
  403e74:	2801      	cmp	r0, #1
  403e76:	d002      	beq.n	403e7e <main+0xc6>
		printf("Failed to create imu task\r\n");
  403e78:	4823      	ldr	r0, [pc, #140]	; (403f08 <main+0x150>)
  403e7a:	4b20      	ldr	r3, [pc, #128]	; (403efc <main+0x144>)
  403e7c:	4798      	blx	r3
	}
	
	if (xTaskCreate(task_house_down,"house down", TASK_OLED_STACK_SIZE, NULL, TASK_OLED_STACK_PRIORITY, NULL) != pdPASS) {
  403e7e:	2300      	movs	r3, #0
  403e80:	9303      	str	r3, [sp, #12]
  403e82:	9302      	str	r3, [sp, #8]
  403e84:	9301      	str	r3, [sp, #4]
  403e86:	9300      	str	r3, [sp, #0]
  403e88:	f44f 62c0 	mov.w	r2, #1536	; 0x600
  403e8c:	491f      	ldr	r1, [pc, #124]	; (403f0c <main+0x154>)
  403e8e:	4820      	ldr	r0, [pc, #128]	; (403f10 <main+0x158>)
  403e90:	4c18      	ldr	r4, [pc, #96]	; (403ef4 <main+0x13c>)
  403e92:	47a0      	blx	r4
  403e94:	2801      	cmp	r0, #1
  403e96:	d002      	beq.n	403e9e <main+0xe6>
		printf("Failed to create house down task\r\n");
  403e98:	481e      	ldr	r0, [pc, #120]	; (403f14 <main+0x15c>)
  403e9a:	4b18      	ldr	r3, [pc, #96]	; (403efc <main+0x144>)
  403e9c:	4798      	blx	r3




	/* Start the scheduler. */
	vTaskStartScheduler();
  403e9e:	4b1e      	ldr	r3, [pc, #120]	; (403f18 <main+0x160>)
  403ea0:	4798      	blx	r3
  403ea2:	e7fe      	b.n	403ea2 <main+0xea>
  403ea4:	00400fcd 	.word	0x00400fcd
  403ea8:	004010c9 	.word	0x004010c9
  403eac:	40028000 	.word	0x40028000
  403eb0:	20400bd0 	.word	0x20400bd0
  403eb4:	00403671 	.word	0x00403671
  403eb8:	20400bcc 	.word	0x20400bcc
  403ebc:	00403595 	.word	0x00403595
  403ec0:	20400bc8 	.word	0x20400bc8
  403ec4:	00401501 	.word	0x00401501
  403ec8:	08f0d180 	.word	0x08f0d180
  403ecc:	004015fd 	.word	0x004015fd
  403ed0:	00401651 	.word	0x00401651
  403ed4:	00401657 	.word	0x00401657
  403ed8:	20400010 	.word	0x20400010
  403edc:	00406c0d 	.word	0x00406c0d
  403ee0:	00401fa9 	.word	0x00401fa9
  403ee4:	20400c18 	.word	0x20400c18
  403ee8:	20400c14 	.word	0x20400c14
  403eec:	0040b418 	.word	0x0040b418
  403ef0:	00403891 	.word	0x00403891
  403ef4:	004025e9 	.word	0x004025e9
  403ef8:	0040b424 	.word	0x0040b424
  403efc:	00406bd9 	.word	0x00406bd9
  403f00:	0040b448 	.word	0x0040b448
  403f04:	004039d1 	.word	0x004039d1
  403f08:	0040b44c 	.word	0x0040b44c
  403f0c:	0040b468 	.word	0x0040b468
  403f10:	00403821 	.word	0x00403821
  403f14:	0040b474 	.word	0x0040b474
  403f18:	0040281d 	.word	0x0040281d

00403f1c <cosf>:
  403f1c:	b500      	push	{lr}
  403f1e:	4a1c      	ldr	r2, [pc, #112]	; (403f90 <cosf+0x74>)
  403f20:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
  403f24:	4293      	cmp	r3, r2
  403f26:	b083      	sub	sp, #12
  403f28:	dd18      	ble.n	403f5c <cosf+0x40>
  403f2a:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
  403f2e:	db05      	blt.n	403f3c <cosf+0x20>
  403f30:	4601      	mov	r1, r0
  403f32:	f001 ff01 	bl	405d38 <__aeabi_fsub>
  403f36:	b003      	add	sp, #12
  403f38:	f85d fb04 	ldr.w	pc, [sp], #4
  403f3c:	4669      	mov	r1, sp
  403f3e:	f000 fa95 	bl	40446c <__ieee754_rem_pio2f>
  403f42:	f000 0203 	and.w	r2, r0, #3
  403f46:	2a01      	cmp	r2, #1
  403f48:	d015      	beq.n	403f76 <cosf+0x5a>
  403f4a:	2a02      	cmp	r2, #2
  403f4c:	d00c      	beq.n	403f68 <cosf+0x4c>
  403f4e:	b1ca      	cbz	r2, 403f84 <cosf+0x68>
  403f50:	2201      	movs	r2, #1
  403f52:	9901      	ldr	r1, [sp, #4]
  403f54:	9800      	ldr	r0, [sp, #0]
  403f56:	f001 f895 	bl	405084 <__kernel_sinf>
  403f5a:	e7ec      	b.n	403f36 <cosf+0x1a>
  403f5c:	2100      	movs	r1, #0
  403f5e:	f000 fc47 	bl	4047f0 <__kernel_cosf>
  403f62:	b003      	add	sp, #12
  403f64:	f85d fb04 	ldr.w	pc, [sp], #4
  403f68:	9901      	ldr	r1, [sp, #4]
  403f6a:	9800      	ldr	r0, [sp, #0]
  403f6c:	f000 fc40 	bl	4047f0 <__kernel_cosf>
  403f70:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  403f74:	e7df      	b.n	403f36 <cosf+0x1a>
  403f76:	9901      	ldr	r1, [sp, #4]
  403f78:	9800      	ldr	r0, [sp, #0]
  403f7a:	f001 f883 	bl	405084 <__kernel_sinf>
  403f7e:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  403f82:	e7d8      	b.n	403f36 <cosf+0x1a>
  403f84:	9901      	ldr	r1, [sp, #4]
  403f86:	9800      	ldr	r0, [sp, #0]
  403f88:	f000 fc32 	bl	4047f0 <__kernel_cosf>
  403f8c:	e7d3      	b.n	403f36 <cosf+0x1a>
  403f8e:	bf00      	nop
  403f90:	3f490fd8 	.word	0x3f490fd8

00403f94 <sinf>:
  403f94:	b500      	push	{lr}
  403f96:	4a1d      	ldr	r2, [pc, #116]	; (40400c <sinf+0x78>)
  403f98:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
  403f9c:	4293      	cmp	r3, r2
  403f9e:	b083      	sub	sp, #12
  403fa0:	dd19      	ble.n	403fd6 <sinf+0x42>
  403fa2:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
  403fa6:	db05      	blt.n	403fb4 <sinf+0x20>
  403fa8:	4601      	mov	r1, r0
  403faa:	f001 fec5 	bl	405d38 <__aeabi_fsub>
  403fae:	b003      	add	sp, #12
  403fb0:	f85d fb04 	ldr.w	pc, [sp], #4
  403fb4:	4669      	mov	r1, sp
  403fb6:	f000 fa59 	bl	40446c <__ieee754_rem_pio2f>
  403fba:	f000 0003 	and.w	r0, r0, #3
  403fbe:	2801      	cmp	r0, #1
  403fc0:	d018      	beq.n	403ff4 <sinf+0x60>
  403fc2:	2802      	cmp	r0, #2
  403fc4:	d00e      	beq.n	403fe4 <sinf+0x50>
  403fc6:	b1d0      	cbz	r0, 403ffe <sinf+0x6a>
  403fc8:	9901      	ldr	r1, [sp, #4]
  403fca:	9800      	ldr	r0, [sp, #0]
  403fcc:	f000 fc10 	bl	4047f0 <__kernel_cosf>
  403fd0:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  403fd4:	e7eb      	b.n	403fae <sinf+0x1a>
  403fd6:	2200      	movs	r2, #0
  403fd8:	2100      	movs	r1, #0
  403fda:	f001 f853 	bl	405084 <__kernel_sinf>
  403fde:	b003      	add	sp, #12
  403fe0:	f85d fb04 	ldr.w	pc, [sp], #4
  403fe4:	2201      	movs	r2, #1
  403fe6:	9901      	ldr	r1, [sp, #4]
  403fe8:	9800      	ldr	r0, [sp, #0]
  403fea:	f001 f84b 	bl	405084 <__kernel_sinf>
  403fee:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  403ff2:	e7dc      	b.n	403fae <sinf+0x1a>
  403ff4:	9901      	ldr	r1, [sp, #4]
  403ff6:	9800      	ldr	r0, [sp, #0]
  403ff8:	f000 fbfa 	bl	4047f0 <__kernel_cosf>
  403ffc:	e7d7      	b.n	403fae <sinf+0x1a>
  403ffe:	2201      	movs	r2, #1
  404000:	9901      	ldr	r1, [sp, #4]
  404002:	9800      	ldr	r0, [sp, #0]
  404004:	f001 f83e 	bl	405084 <__kernel_sinf>
  404008:	e7d1      	b.n	403fae <sinf+0x1a>
  40400a:	bf00      	nop
  40400c:	3f490fd8 	.word	0x3f490fd8

00404010 <asinf>:
  404010:	b5f0      	push	{r4, r5, r6, r7, lr}
  404012:	4e24      	ldr	r6, [pc, #144]	; (4040a4 <asinf+0x94>)
  404014:	b08b      	sub	sp, #44	; 0x2c
  404016:	4604      	mov	r4, r0
  404018:	f000 f84c 	bl	4040b4 <__ieee754_asinf>
  40401c:	f996 3000 	ldrsb.w	r3, [r6]
  404020:	3301      	adds	r3, #1
  404022:	4605      	mov	r5, r0
  404024:	d02f      	beq.n	404086 <asinf+0x76>
  404026:	4621      	mov	r1, r4
  404028:	4620      	mov	r0, r4
  40402a:	f002 f955 	bl	4062d8 <__aeabi_fcmpun>
  40402e:	4607      	mov	r7, r0
  404030:	bb48      	cbnz	r0, 404086 <asinf+0x76>
  404032:	4620      	mov	r0, r4
  404034:	f001 f9ba 	bl	4053ac <fabsf>
  404038:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  40403c:	f002 f942 	bl	4062c4 <__aeabi_fcmpgt>
  404040:	b308      	cbz	r0, 404086 <asinf+0x76>
  404042:	4b19      	ldr	r3, [pc, #100]	; (4040a8 <asinf+0x98>)
  404044:	9708      	str	r7, [sp, #32]
  404046:	2201      	movs	r2, #1
  404048:	4620      	mov	r0, r4
  40404a:	e88d 000c 	stmia.w	sp, {r2, r3}
  40404e:	f001 fbb9 	bl	4057c4 <__aeabi_f2d>
  404052:	4602      	mov	r2, r0
  404054:	460b      	mov	r3, r1
  404056:	4815      	ldr	r0, [pc, #84]	; (4040ac <asinf+0x9c>)
  404058:	e9cd 2304 	strd	r2, r3, [sp, #16]
  40405c:	e9cd 2302 	strd	r2, r3, [sp, #8]
  404060:	f001 f888 	bl	405174 <nan>
  404064:	f996 3000 	ldrsb.w	r3, [r6]
  404068:	2b02      	cmp	r3, #2
  40406a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  40406e:	d00d      	beq.n	40408c <asinf+0x7c>
  404070:	4668      	mov	r0, sp
  404072:	f001 f87d 	bl	405170 <matherr>
  404076:	b148      	cbz	r0, 40408c <asinf+0x7c>
  404078:	9b08      	ldr	r3, [sp, #32]
  40407a:	b973      	cbnz	r3, 40409a <asinf+0x8a>
  40407c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  404080:	f001 fe06 	bl	405c90 <__aeabi_d2f>
  404084:	4605      	mov	r5, r0
  404086:	4628      	mov	r0, r5
  404088:	b00b      	add	sp, #44	; 0x2c
  40408a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40408c:	f002 f960 	bl	406350 <__errno>
  404090:	2321      	movs	r3, #33	; 0x21
  404092:	6003      	str	r3, [r0, #0]
  404094:	9b08      	ldr	r3, [sp, #32]
  404096:	2b00      	cmp	r3, #0
  404098:	d0f0      	beq.n	40407c <asinf+0x6c>
  40409a:	f002 f959 	bl	406350 <__errno>
  40409e:	9b08      	ldr	r3, [sp, #32]
  4040a0:	6003      	str	r3, [r0, #0]
  4040a2:	e7eb      	b.n	40407c <asinf+0x6c>
  4040a4:	2040000c 	.word	0x2040000c
  4040a8:	0040b55c 	.word	0x0040b55c
  4040ac:	0040b4dc 	.word	0x0040b4dc

004040b0 <atan2f>:
  4040b0:	f000 b94a 	b.w	404348 <__ieee754_atan2f>

004040b4 <__ieee754_asinf>:
  4040b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4040b8:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
  4040bc:	f1b5 5f7e 	cmp.w	r5, #1065353216	; 0x3f800000
  4040c0:	4604      	mov	r4, r0
  4040c2:	f000 80c6 	beq.w	404252 <__ieee754_asinf+0x19e>
  4040c6:	dc12      	bgt.n	4040ee <__ieee754_asinf+0x3a>
  4040c8:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
  4040cc:	4606      	mov	r6, r0
  4040ce:	da16      	bge.n	4040fe <__ieee754_asinf+0x4a>
  4040d0:	f1b5 5f48 	cmp.w	r5, #838860800	; 0x32000000
  4040d4:	f280 80cb 	bge.w	40426e <__ieee754_asinf+0x1ba>
  4040d8:	498b      	ldr	r1, [pc, #556]	; (404308 <__ieee754_asinf+0x254>)
  4040da:	f001 fe2f 	bl	405d3c <__addsf3>
  4040de:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  4040e2:	f002 f8ef 	bl	4062c4 <__aeabi_fcmpgt>
  4040e6:	b150      	cbz	r0, 4040fe <__ieee754_asinf+0x4a>
  4040e8:	4620      	mov	r0, r4
  4040ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4040ee:	4601      	mov	r1, r0
  4040f0:	f001 fe22 	bl	405d38 <__aeabi_fsub>
  4040f4:	4601      	mov	r1, r0
  4040f6:	f001 ffdd 	bl	4060b4 <__aeabi_fdiv>
  4040fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4040fe:	4620      	mov	r0, r4
  404100:	f001 f954 	bl	4053ac <fabsf>
  404104:	4601      	mov	r1, r0
  404106:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  40410a:	f001 fe15 	bl	405d38 <__aeabi_fsub>
  40410e:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  404112:	f001 ff1b 	bl	405f4c <__aeabi_fmul>
  404116:	497d      	ldr	r1, [pc, #500]	; (40430c <__ieee754_asinf+0x258>)
  404118:	4604      	mov	r4, r0
  40411a:	f001 ff17 	bl	405f4c <__aeabi_fmul>
  40411e:	497c      	ldr	r1, [pc, #496]	; (404310 <__ieee754_asinf+0x25c>)
  404120:	f001 fe0c 	bl	405d3c <__addsf3>
  404124:	4621      	mov	r1, r4
  404126:	f001 ff11 	bl	405f4c <__aeabi_fmul>
  40412a:	497a      	ldr	r1, [pc, #488]	; (404314 <__ieee754_asinf+0x260>)
  40412c:	f001 fe04 	bl	405d38 <__aeabi_fsub>
  404130:	4621      	mov	r1, r4
  404132:	f001 ff0b 	bl	405f4c <__aeabi_fmul>
  404136:	4978      	ldr	r1, [pc, #480]	; (404318 <__ieee754_asinf+0x264>)
  404138:	f001 fe00 	bl	405d3c <__addsf3>
  40413c:	4621      	mov	r1, r4
  40413e:	f001 ff05 	bl	405f4c <__aeabi_fmul>
  404142:	4976      	ldr	r1, [pc, #472]	; (40431c <__ieee754_asinf+0x268>)
  404144:	f001 fdf8 	bl	405d38 <__aeabi_fsub>
  404148:	4621      	mov	r1, r4
  40414a:	f001 feff 	bl	405f4c <__aeabi_fmul>
  40414e:	4974      	ldr	r1, [pc, #464]	; (404320 <__ieee754_asinf+0x26c>)
  404150:	f001 fdf4 	bl	405d3c <__addsf3>
  404154:	4621      	mov	r1, r4
  404156:	f001 fef9 	bl	405f4c <__aeabi_fmul>
  40415a:	4972      	ldr	r1, [pc, #456]	; (404324 <__ieee754_asinf+0x270>)
  40415c:	4680      	mov	r8, r0
  40415e:	4620      	mov	r0, r4
  404160:	f001 fef4 	bl	405f4c <__aeabi_fmul>
  404164:	4970      	ldr	r1, [pc, #448]	; (404328 <__ieee754_asinf+0x274>)
  404166:	f001 fde7 	bl	405d38 <__aeabi_fsub>
  40416a:	4621      	mov	r1, r4
  40416c:	f001 feee 	bl	405f4c <__aeabi_fmul>
  404170:	496e      	ldr	r1, [pc, #440]	; (40432c <__ieee754_asinf+0x278>)
  404172:	f001 fde3 	bl	405d3c <__addsf3>
  404176:	4621      	mov	r1, r4
  404178:	f001 fee8 	bl	405f4c <__aeabi_fmul>
  40417c:	496c      	ldr	r1, [pc, #432]	; (404330 <__ieee754_asinf+0x27c>)
  40417e:	f001 fddb 	bl	405d38 <__aeabi_fsub>
  404182:	4621      	mov	r1, r4
  404184:	f001 fee2 	bl	405f4c <__aeabi_fmul>
  404188:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  40418c:	f001 fdd6 	bl	405d3c <__addsf3>
  404190:	4681      	mov	r9, r0
  404192:	4620      	mov	r0, r4
  404194:	f000 fad8 	bl	404748 <__ieee754_sqrtf>
  404198:	4b66      	ldr	r3, [pc, #408]	; (404334 <__ieee754_asinf+0x280>)
  40419a:	429d      	cmp	r5, r3
  40419c:	4607      	mov	r7, r0
  40419e:	4649      	mov	r1, r9
  4041a0:	4640      	mov	r0, r8
  4041a2:	dc43      	bgt.n	40422c <__ieee754_asinf+0x178>
  4041a4:	f001 ff86 	bl	4060b4 <__aeabi_fdiv>
  4041a8:	4639      	mov	r1, r7
  4041aa:	4680      	mov	r8, r0
  4041ac:	4638      	mov	r0, r7
  4041ae:	f001 fdc5 	bl	405d3c <__addsf3>
  4041b2:	4601      	mov	r1, r0
  4041b4:	4640      	mov	r0, r8
  4041b6:	f001 fec9 	bl	405f4c <__aeabi_fmul>
  4041ba:	f427 657f 	bic.w	r5, r7, #4080	; 0xff0
  4041be:	f025 050f 	bic.w	r5, r5, #15
  4041c2:	4680      	mov	r8, r0
  4041c4:	4629      	mov	r1, r5
  4041c6:	4628      	mov	r0, r5
  4041c8:	f001 fec0 	bl	405f4c <__aeabi_fmul>
  4041cc:	4601      	mov	r1, r0
  4041ce:	4620      	mov	r0, r4
  4041d0:	f001 fdb2 	bl	405d38 <__aeabi_fsub>
  4041d4:	4639      	mov	r1, r7
  4041d6:	4604      	mov	r4, r0
  4041d8:	4628      	mov	r0, r5
  4041da:	f001 fdaf 	bl	405d3c <__addsf3>
  4041de:	4601      	mov	r1, r0
  4041e0:	4620      	mov	r0, r4
  4041e2:	f001 ff67 	bl	4060b4 <__aeabi_fdiv>
  4041e6:	4601      	mov	r1, r0
  4041e8:	f001 fda8 	bl	405d3c <__addsf3>
  4041ec:	4601      	mov	r1, r0
  4041ee:	4852      	ldr	r0, [pc, #328]	; (404338 <__ieee754_asinf+0x284>)
  4041f0:	f001 fda2 	bl	405d38 <__aeabi_fsub>
  4041f4:	4601      	mov	r1, r0
  4041f6:	4640      	mov	r0, r8
  4041f8:	f001 fd9e 	bl	405d38 <__aeabi_fsub>
  4041fc:	4629      	mov	r1, r5
  4041fe:	4604      	mov	r4, r0
  404200:	4628      	mov	r0, r5
  404202:	f001 fd9b 	bl	405d3c <__addsf3>
  404206:	4601      	mov	r1, r0
  404208:	484c      	ldr	r0, [pc, #304]	; (40433c <__ieee754_asinf+0x288>)
  40420a:	f001 fd95 	bl	405d38 <__aeabi_fsub>
  40420e:	4601      	mov	r1, r0
  404210:	4620      	mov	r0, r4
  404212:	f001 fd91 	bl	405d38 <__aeabi_fsub>
  404216:	4601      	mov	r1, r0
  404218:	4848      	ldr	r0, [pc, #288]	; (40433c <__ieee754_asinf+0x288>)
  40421a:	f001 fd8d 	bl	405d38 <__aeabi_fsub>
  40421e:	2e00      	cmp	r6, #0
  404220:	f73f af63 	bgt.w	4040ea <__ieee754_asinf+0x36>
  404224:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  404228:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40422c:	f001 ff42 	bl	4060b4 <__aeabi_fdiv>
  404230:	4639      	mov	r1, r7
  404232:	f001 fe8b 	bl	405f4c <__aeabi_fmul>
  404236:	4639      	mov	r1, r7
  404238:	f001 fd80 	bl	405d3c <__addsf3>
  40423c:	4601      	mov	r1, r0
  40423e:	f001 fd7d 	bl	405d3c <__addsf3>
  404242:	493f      	ldr	r1, [pc, #252]	; (404340 <__ieee754_asinf+0x28c>)
  404244:	f001 fd7a 	bl	405d3c <__addsf3>
  404248:	4601      	mov	r1, r0
  40424a:	483e      	ldr	r0, [pc, #248]	; (404344 <__ieee754_asinf+0x290>)
  40424c:	f001 fd74 	bl	405d38 <__aeabi_fsub>
  404250:	e7e5      	b.n	40421e <__ieee754_asinf+0x16a>
  404252:	493c      	ldr	r1, [pc, #240]	; (404344 <__ieee754_asinf+0x290>)
  404254:	f001 fe7a 	bl	405f4c <__aeabi_fmul>
  404258:	4937      	ldr	r1, [pc, #220]	; (404338 <__ieee754_asinf+0x284>)
  40425a:	4605      	mov	r5, r0
  40425c:	4620      	mov	r0, r4
  40425e:	f001 fe75 	bl	405f4c <__aeabi_fmul>
  404262:	4601      	mov	r1, r0
  404264:	4628      	mov	r0, r5
  404266:	f001 fd69 	bl	405d3c <__addsf3>
  40426a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40426e:	4601      	mov	r1, r0
  404270:	f001 fe6c 	bl	405f4c <__aeabi_fmul>
  404274:	4925      	ldr	r1, [pc, #148]	; (40430c <__ieee754_asinf+0x258>)
  404276:	4605      	mov	r5, r0
  404278:	f001 fe68 	bl	405f4c <__aeabi_fmul>
  40427c:	4924      	ldr	r1, [pc, #144]	; (404310 <__ieee754_asinf+0x25c>)
  40427e:	f001 fd5d 	bl	405d3c <__addsf3>
  404282:	4629      	mov	r1, r5
  404284:	f001 fe62 	bl	405f4c <__aeabi_fmul>
  404288:	4922      	ldr	r1, [pc, #136]	; (404314 <__ieee754_asinf+0x260>)
  40428a:	f001 fd55 	bl	405d38 <__aeabi_fsub>
  40428e:	4629      	mov	r1, r5
  404290:	f001 fe5c 	bl	405f4c <__aeabi_fmul>
  404294:	4920      	ldr	r1, [pc, #128]	; (404318 <__ieee754_asinf+0x264>)
  404296:	f001 fd51 	bl	405d3c <__addsf3>
  40429a:	4629      	mov	r1, r5
  40429c:	f001 fe56 	bl	405f4c <__aeabi_fmul>
  4042a0:	491e      	ldr	r1, [pc, #120]	; (40431c <__ieee754_asinf+0x268>)
  4042a2:	f001 fd49 	bl	405d38 <__aeabi_fsub>
  4042a6:	4629      	mov	r1, r5
  4042a8:	f001 fe50 	bl	405f4c <__aeabi_fmul>
  4042ac:	491c      	ldr	r1, [pc, #112]	; (404320 <__ieee754_asinf+0x26c>)
  4042ae:	f001 fd45 	bl	405d3c <__addsf3>
  4042b2:	4629      	mov	r1, r5
  4042b4:	f001 fe4a 	bl	405f4c <__aeabi_fmul>
  4042b8:	491a      	ldr	r1, [pc, #104]	; (404324 <__ieee754_asinf+0x270>)
  4042ba:	4606      	mov	r6, r0
  4042bc:	4628      	mov	r0, r5
  4042be:	f001 fe45 	bl	405f4c <__aeabi_fmul>
  4042c2:	4919      	ldr	r1, [pc, #100]	; (404328 <__ieee754_asinf+0x274>)
  4042c4:	f001 fd38 	bl	405d38 <__aeabi_fsub>
  4042c8:	4629      	mov	r1, r5
  4042ca:	f001 fe3f 	bl	405f4c <__aeabi_fmul>
  4042ce:	4917      	ldr	r1, [pc, #92]	; (40432c <__ieee754_asinf+0x278>)
  4042d0:	f001 fd34 	bl	405d3c <__addsf3>
  4042d4:	4629      	mov	r1, r5
  4042d6:	f001 fe39 	bl	405f4c <__aeabi_fmul>
  4042da:	4915      	ldr	r1, [pc, #84]	; (404330 <__ieee754_asinf+0x27c>)
  4042dc:	f001 fd2c 	bl	405d38 <__aeabi_fsub>
  4042e0:	4629      	mov	r1, r5
  4042e2:	f001 fe33 	bl	405f4c <__aeabi_fmul>
  4042e6:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  4042ea:	f001 fd27 	bl	405d3c <__addsf3>
  4042ee:	4601      	mov	r1, r0
  4042f0:	4630      	mov	r0, r6
  4042f2:	f001 fedf 	bl	4060b4 <__aeabi_fdiv>
  4042f6:	4621      	mov	r1, r4
  4042f8:	f001 fe28 	bl	405f4c <__aeabi_fmul>
  4042fc:	4621      	mov	r1, r4
  4042fe:	f001 fd1d 	bl	405d3c <__addsf3>
  404302:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404306:	bf00      	nop
  404308:	7149f2ca 	.word	0x7149f2ca
  40430c:	3811ef08 	.word	0x3811ef08
  404310:	3a4f7f04 	.word	0x3a4f7f04
  404314:	3d241146 	.word	0x3d241146
  404318:	3e4e0aa8 	.word	0x3e4e0aa8
  40431c:	3ea6b090 	.word	0x3ea6b090
  404320:	3e2aaaab 	.word	0x3e2aaaab
  404324:	3d9dc62e 	.word	0x3d9dc62e
  404328:	3f303361 	.word	0x3f303361
  40432c:	4001572d 	.word	0x4001572d
  404330:	4019d139 	.word	0x4019d139
  404334:	3f799999 	.word	0x3f799999
  404338:	b33bbd2e 	.word	0xb33bbd2e
  40433c:	3f490fdb 	.word	0x3f490fdb
  404340:	333bbd2e 	.word	0x333bbd2e
  404344:	3fc90fdb 	.word	0x3fc90fdb

00404348 <__ieee754_atan2f>:
  404348:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40434a:	460c      	mov	r4, r1
  40434c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  404350:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
  404354:	4603      	mov	r3, r0
  404356:	dc14      	bgt.n	404382 <__ieee754_atan2f+0x3a>
  404358:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
  40435c:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
  404360:	4607      	mov	r7, r0
  404362:	dc0e      	bgt.n	404382 <__ieee754_atan2f+0x3a>
  404364:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
  404368:	d03d      	beq.n	4043e6 <__ieee754_atan2f+0x9e>
  40436a:	17a5      	asrs	r5, r4, #30
  40436c:	f005 0502 	and.w	r5, r5, #2
  404370:	ea45 75d0 	orr.w	r5, r5, r0, lsr #31
  404374:	b956      	cbnz	r6, 40438c <__ieee754_atan2f+0x44>
  404376:	2d02      	cmp	r5, #2
  404378:	d030      	beq.n	4043dc <__ieee754_atan2f+0x94>
  40437a:	2d03      	cmp	r5, #3
  40437c:	d130      	bne.n	4043e0 <__ieee754_atan2f+0x98>
  40437e:	4832      	ldr	r0, [pc, #200]	; (404448 <__ieee754_atan2f+0x100>)
  404380:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404382:	4619      	mov	r1, r3
  404384:	4620      	mov	r0, r4
  404386:	f001 fcd9 	bl	405d3c <__addsf3>
  40438a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40438c:	b301      	cbz	r1, 4043d0 <__ieee754_atan2f+0x88>
  40438e:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
  404392:	d02c      	beq.n	4043ee <__ieee754_atan2f+0xa6>
  404394:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
  404398:	d01a      	beq.n	4043d0 <__ieee754_atan2f+0x88>
  40439a:	1a71      	subs	r1, r6, r1
  40439c:	15c9      	asrs	r1, r1, #23
  40439e:	293c      	cmp	r1, #60	; 0x3c
  4043a0:	dc1a      	bgt.n	4043d8 <__ieee754_atan2f+0x90>
  4043a2:	2c00      	cmp	r4, #0
  4043a4:	db39      	blt.n	40441a <__ieee754_atan2f+0xd2>
  4043a6:	4621      	mov	r1, r4
  4043a8:	4618      	mov	r0, r3
  4043aa:	f001 fe83 	bl	4060b4 <__aeabi_fdiv>
  4043ae:	f000 fffd 	bl	4053ac <fabsf>
  4043b2:	f000 fee5 	bl	405180 <atanf>
  4043b6:	2d01      	cmp	r5, #1
  4043b8:	d02c      	beq.n	404414 <__ieee754_atan2f+0xcc>
  4043ba:	2d02      	cmp	r5, #2
  4043bc:	d022      	beq.n	404404 <__ieee754_atan2f+0xbc>
  4043be:	2d00      	cmp	r5, #0
  4043c0:	d02f      	beq.n	404422 <__ieee754_atan2f+0xda>
  4043c2:	4922      	ldr	r1, [pc, #136]	; (40444c <__ieee754_atan2f+0x104>)
  4043c4:	f001 fcba 	bl	405d3c <__addsf3>
  4043c8:	4921      	ldr	r1, [pc, #132]	; (404450 <__ieee754_atan2f+0x108>)
  4043ca:	f001 fcb5 	bl	405d38 <__aeabi_fsub>
  4043ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4043d0:	2f00      	cmp	r7, #0
  4043d2:	db06      	blt.n	4043e2 <__ieee754_atan2f+0x9a>
  4043d4:	481f      	ldr	r0, [pc, #124]	; (404454 <__ieee754_atan2f+0x10c>)
  4043d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4043d8:	481e      	ldr	r0, [pc, #120]	; (404454 <__ieee754_atan2f+0x10c>)
  4043da:	e7ec      	b.n	4043b6 <__ieee754_atan2f+0x6e>
  4043dc:	481c      	ldr	r0, [pc, #112]	; (404450 <__ieee754_atan2f+0x108>)
  4043de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4043e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4043e2:	481d      	ldr	r0, [pc, #116]	; (404458 <__ieee754_atan2f+0x110>)
  4043e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4043e6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  4043ea:	f000 bec9 	b.w	405180 <atanf>
  4043ee:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
  4043f2:	d017      	beq.n	404424 <__ieee754_atan2f+0xdc>
  4043f4:	2d02      	cmp	r5, #2
  4043f6:	d0f1      	beq.n	4043dc <__ieee754_atan2f+0x94>
  4043f8:	2d03      	cmp	r5, #3
  4043fa:	d0c0      	beq.n	40437e <__ieee754_atan2f+0x36>
  4043fc:	2d01      	cmp	r5, #1
  4043fe:	d019      	beq.n	404434 <__ieee754_atan2f+0xec>
  404400:	2000      	movs	r0, #0
  404402:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404404:	4911      	ldr	r1, [pc, #68]	; (40444c <__ieee754_atan2f+0x104>)
  404406:	f001 fc99 	bl	405d3c <__addsf3>
  40440a:	4601      	mov	r1, r0
  40440c:	4810      	ldr	r0, [pc, #64]	; (404450 <__ieee754_atan2f+0x108>)
  40440e:	f001 fc93 	bl	405d38 <__aeabi_fsub>
  404412:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404414:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  404418:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40441a:	313c      	adds	r1, #60	; 0x3c
  40441c:	dac3      	bge.n	4043a6 <__ieee754_atan2f+0x5e>
  40441e:	2000      	movs	r0, #0
  404420:	e7c9      	b.n	4043b6 <__ieee754_atan2f+0x6e>
  404422:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404424:	2d02      	cmp	r5, #2
  404426:	d00c      	beq.n	404442 <__ieee754_atan2f+0xfa>
  404428:	2d03      	cmp	r5, #3
  40442a:	d008      	beq.n	40443e <__ieee754_atan2f+0xf6>
  40442c:	2d01      	cmp	r5, #1
  40442e:	d004      	beq.n	40443a <__ieee754_atan2f+0xf2>
  404430:	480a      	ldr	r0, [pc, #40]	; (40445c <__ieee754_atan2f+0x114>)
  404432:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404434:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
  404438:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40443a:	4809      	ldr	r0, [pc, #36]	; (404460 <__ieee754_atan2f+0x118>)
  40443c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40443e:	4809      	ldr	r0, [pc, #36]	; (404464 <__ieee754_atan2f+0x11c>)
  404440:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404442:	4809      	ldr	r0, [pc, #36]	; (404468 <__ieee754_atan2f+0x120>)
  404444:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404446:	bf00      	nop
  404448:	c0490fdb 	.word	0xc0490fdb
  40444c:	33bbbd2e 	.word	0x33bbbd2e
  404450:	40490fdb 	.word	0x40490fdb
  404454:	3fc90fdb 	.word	0x3fc90fdb
  404458:	bfc90fdb 	.word	0xbfc90fdb
  40445c:	3f490fdb 	.word	0x3f490fdb
  404460:	bf490fdb 	.word	0xbf490fdb
  404464:	c016cbe4 	.word	0xc016cbe4
  404468:	4016cbe4 	.word	0x4016cbe4

0040446c <__ieee754_rem_pio2f>:
  40446c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404470:	4aa8      	ldr	r2, [pc, #672]	; (404714 <__ieee754_rem_pio2f+0x2a8>)
  404472:	f020 4400 	bic.w	r4, r0, #2147483648	; 0x80000000
  404476:	4294      	cmp	r4, r2
  404478:	b089      	sub	sp, #36	; 0x24
  40447a:	dd6e      	ble.n	40455a <__ieee754_rem_pio2f+0xee>
  40447c:	4aa6      	ldr	r2, [pc, #664]	; (404718 <__ieee754_rem_pio2f+0x2ac>)
  40447e:	4294      	cmp	r4, r2
  404480:	4606      	mov	r6, r0
  404482:	460d      	mov	r5, r1
  404484:	dc1c      	bgt.n	4044c0 <__ieee754_rem_pio2f+0x54>
  404486:	2800      	cmp	r0, #0
  404488:	49a4      	ldr	r1, [pc, #656]	; (40471c <__ieee754_rem_pio2f+0x2b0>)
  40448a:	f340 80fc 	ble.w	404686 <__ieee754_rem_pio2f+0x21a>
  40448e:	f001 fc53 	bl	405d38 <__aeabi_fsub>
  404492:	4ba3      	ldr	r3, [pc, #652]	; (404720 <__ieee754_rem_pio2f+0x2b4>)
  404494:	f024 040f 	bic.w	r4, r4, #15
  404498:	429c      	cmp	r4, r3
  40449a:	4606      	mov	r6, r0
  40449c:	d06c      	beq.n	404578 <__ieee754_rem_pio2f+0x10c>
  40449e:	49a1      	ldr	r1, [pc, #644]	; (404724 <__ieee754_rem_pio2f+0x2b8>)
  4044a0:	f001 fc4a 	bl	405d38 <__aeabi_fsub>
  4044a4:	4601      	mov	r1, r0
  4044a6:	6028      	str	r0, [r5, #0]
  4044a8:	4630      	mov	r0, r6
  4044aa:	f001 fc45 	bl	405d38 <__aeabi_fsub>
  4044ae:	499d      	ldr	r1, [pc, #628]	; (404724 <__ieee754_rem_pio2f+0x2b8>)
  4044b0:	f001 fc42 	bl	405d38 <__aeabi_fsub>
  4044b4:	2701      	movs	r7, #1
  4044b6:	6068      	str	r0, [r5, #4]
  4044b8:	4638      	mov	r0, r7
  4044ba:	b009      	add	sp, #36	; 0x24
  4044bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4044c0:	4a99      	ldr	r2, [pc, #612]	; (404728 <__ieee754_rem_pio2f+0x2bc>)
  4044c2:	4294      	cmp	r4, r2
  4044c4:	dd6a      	ble.n	40459c <__ieee754_rem_pio2f+0x130>
  4044c6:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
  4044ca:	da4e      	bge.n	40456a <__ieee754_rem_pio2f+0xfe>
  4044cc:	15e7      	asrs	r7, r4, #23
  4044ce:	3f86      	subs	r7, #134	; 0x86
  4044d0:	eba4 54c7 	sub.w	r4, r4, r7, lsl #23
  4044d4:	4620      	mov	r0, r4
  4044d6:	f001 ff15 	bl	406304 <__aeabi_f2iz>
  4044da:	f001 fce3 	bl	405ea4 <__aeabi_i2f>
  4044de:	4603      	mov	r3, r0
  4044e0:	4601      	mov	r1, r0
  4044e2:	4620      	mov	r0, r4
  4044e4:	9305      	str	r3, [sp, #20]
  4044e6:	f001 fc27 	bl	405d38 <__aeabi_fsub>
  4044ea:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
  4044ee:	f001 fd2d 	bl	405f4c <__aeabi_fmul>
  4044f2:	4680      	mov	r8, r0
  4044f4:	f001 ff06 	bl	406304 <__aeabi_f2iz>
  4044f8:	f001 fcd4 	bl	405ea4 <__aeabi_i2f>
  4044fc:	4601      	mov	r1, r0
  4044fe:	4604      	mov	r4, r0
  404500:	4640      	mov	r0, r8
  404502:	9406      	str	r4, [sp, #24]
  404504:	f001 fc18 	bl	405d38 <__aeabi_fsub>
  404508:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
  40450c:	f001 fd1e 	bl	405f4c <__aeabi_fmul>
  404510:	2100      	movs	r1, #0
  404512:	9007      	str	r0, [sp, #28]
  404514:	f001 feae 	bl	406274 <__aeabi_fcmpeq>
  404518:	2800      	cmp	r0, #0
  40451a:	f000 80cb 	beq.w	4046b4 <__ieee754_rem_pio2f+0x248>
  40451e:	4620      	mov	r0, r4
  404520:	2100      	movs	r1, #0
  404522:	f001 fea7 	bl	406274 <__aeabi_fcmpeq>
  404526:	2800      	cmp	r0, #0
  404528:	bf14      	ite	ne
  40452a:	2301      	movne	r3, #1
  40452c:	2302      	moveq	r3, #2
  40452e:	4a7f      	ldr	r2, [pc, #508]	; (40472c <__ieee754_rem_pio2f+0x2c0>)
  404530:	9201      	str	r2, [sp, #4]
  404532:	2102      	movs	r1, #2
  404534:	463a      	mov	r2, r7
  404536:	9100      	str	r1, [sp, #0]
  404538:	a805      	add	r0, sp, #20
  40453a:	4629      	mov	r1, r5
  40453c:	f000 fa1c 	bl	404978 <__kernel_rem_pio2f>
  404540:	2e00      	cmp	r6, #0
  404542:	4607      	mov	r7, r0
  404544:	da0d      	bge.n	404562 <__ieee754_rem_pio2f+0xf6>
  404546:	e895 000c 	ldmia.w	r5, {r2, r3}
  40454a:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
  40454e:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  404552:	4247      	negs	r7, r0
  404554:	602a      	str	r2, [r5, #0]
  404556:	606b      	str	r3, [r5, #4]
  404558:	e003      	b.n	404562 <__ieee754_rem_pio2f+0xf6>
  40455a:	2200      	movs	r2, #0
  40455c:	6008      	str	r0, [r1, #0]
  40455e:	604a      	str	r2, [r1, #4]
  404560:	2700      	movs	r7, #0
  404562:	4638      	mov	r0, r7
  404564:	b009      	add	sp, #36	; 0x24
  404566:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40456a:	4601      	mov	r1, r0
  40456c:	f001 fbe4 	bl	405d38 <__aeabi_fsub>
  404570:	2700      	movs	r7, #0
  404572:	6068      	str	r0, [r5, #4]
  404574:	6028      	str	r0, [r5, #0]
  404576:	e7f4      	b.n	404562 <__ieee754_rem_pio2f+0xf6>
  404578:	496d      	ldr	r1, [pc, #436]	; (404730 <__ieee754_rem_pio2f+0x2c4>)
  40457a:	f001 fbdd 	bl	405d38 <__aeabi_fsub>
  40457e:	496d      	ldr	r1, [pc, #436]	; (404734 <__ieee754_rem_pio2f+0x2c8>)
  404580:	4604      	mov	r4, r0
  404582:	f001 fbd9 	bl	405d38 <__aeabi_fsub>
  404586:	4601      	mov	r1, r0
  404588:	6028      	str	r0, [r5, #0]
  40458a:	4620      	mov	r0, r4
  40458c:	f001 fbd4 	bl	405d38 <__aeabi_fsub>
  404590:	4968      	ldr	r1, [pc, #416]	; (404734 <__ieee754_rem_pio2f+0x2c8>)
  404592:	f001 fbd1 	bl	405d38 <__aeabi_fsub>
  404596:	2701      	movs	r7, #1
  404598:	6068      	str	r0, [r5, #4]
  40459a:	e7e2      	b.n	404562 <__ieee754_rem_pio2f+0xf6>
  40459c:	f000 ff06 	bl	4053ac <fabsf>
  4045a0:	4965      	ldr	r1, [pc, #404]	; (404738 <__ieee754_rem_pio2f+0x2cc>)
  4045a2:	4680      	mov	r8, r0
  4045a4:	f001 fcd2 	bl	405f4c <__aeabi_fmul>
  4045a8:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  4045ac:	f001 fbc6 	bl	405d3c <__addsf3>
  4045b0:	f001 fea8 	bl	406304 <__aeabi_f2iz>
  4045b4:	4607      	mov	r7, r0
  4045b6:	f001 fc75 	bl	405ea4 <__aeabi_i2f>
  4045ba:	4958      	ldr	r1, [pc, #352]	; (40471c <__ieee754_rem_pio2f+0x2b0>)
  4045bc:	4683      	mov	fp, r0
  4045be:	f001 fcc5 	bl	405f4c <__aeabi_fmul>
  4045c2:	4601      	mov	r1, r0
  4045c4:	4640      	mov	r0, r8
  4045c6:	f001 fbb7 	bl	405d38 <__aeabi_fsub>
  4045ca:	4956      	ldr	r1, [pc, #344]	; (404724 <__ieee754_rem_pio2f+0x2b8>)
  4045cc:	4681      	mov	r9, r0
  4045ce:	4658      	mov	r0, fp
  4045d0:	f001 fcbc 	bl	405f4c <__aeabi_fmul>
  4045d4:	2f1f      	cmp	r7, #31
  4045d6:	4682      	mov	sl, r0
  4045d8:	dc21      	bgt.n	40461e <__ieee754_rem_pio2f+0x1b2>
  4045da:	4a58      	ldr	r2, [pc, #352]	; (40473c <__ieee754_rem_pio2f+0x2d0>)
  4045dc:	1e79      	subs	r1, r7, #1
  4045de:	f024 03ff 	bic.w	r3, r4, #255	; 0xff
  4045e2:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  4045e6:	4293      	cmp	r3, r2
  4045e8:	d019      	beq.n	40461e <__ieee754_rem_pio2f+0x1b2>
  4045ea:	4651      	mov	r1, sl
  4045ec:	4648      	mov	r0, r9
  4045ee:	f001 fba3 	bl	405d38 <__aeabi_fsub>
  4045f2:	4680      	mov	r8, r0
  4045f4:	f8c5 8000 	str.w	r8, [r5]
  4045f8:	4641      	mov	r1, r8
  4045fa:	4648      	mov	r0, r9
  4045fc:	f001 fb9c 	bl	405d38 <__aeabi_fsub>
  404600:	4651      	mov	r1, sl
  404602:	f001 fb99 	bl	405d38 <__aeabi_fsub>
  404606:	2e00      	cmp	r6, #0
  404608:	6068      	str	r0, [r5, #4]
  40460a:	daaa      	bge.n	404562 <__ieee754_rem_pio2f+0xf6>
  40460c:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
  404610:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  404614:	f8c5 8000 	str.w	r8, [r5]
  404618:	6068      	str	r0, [r5, #4]
  40461a:	427f      	negs	r7, r7
  40461c:	e7a1      	b.n	404562 <__ieee754_rem_pio2f+0xf6>
  40461e:	4651      	mov	r1, sl
  404620:	4648      	mov	r0, r9
  404622:	f001 fb89 	bl	405d38 <__aeabi_fsub>
  404626:	15e2      	asrs	r2, r4, #23
  404628:	f3c0 53c7 	ubfx	r3, r0, #23, #8
  40462c:	1ad3      	subs	r3, r2, r3
  40462e:	2b08      	cmp	r3, #8
  404630:	4680      	mov	r8, r0
  404632:	dddf      	ble.n	4045f4 <__ieee754_rem_pio2f+0x188>
  404634:	493e      	ldr	r1, [pc, #248]	; (404730 <__ieee754_rem_pio2f+0x2c4>)
  404636:	9203      	str	r2, [sp, #12]
  404638:	4658      	mov	r0, fp
  40463a:	f001 fc87 	bl	405f4c <__aeabi_fmul>
  40463e:	4680      	mov	r8, r0
  404640:	4601      	mov	r1, r0
  404642:	4648      	mov	r0, r9
  404644:	f001 fb78 	bl	405d38 <__aeabi_fsub>
  404648:	4601      	mov	r1, r0
  40464a:	4604      	mov	r4, r0
  40464c:	4648      	mov	r0, r9
  40464e:	f001 fb73 	bl	405d38 <__aeabi_fsub>
  404652:	4641      	mov	r1, r8
  404654:	f001 fb70 	bl	405d38 <__aeabi_fsub>
  404658:	4936      	ldr	r1, [pc, #216]	; (404734 <__ieee754_rem_pio2f+0x2c8>)
  40465a:	4680      	mov	r8, r0
  40465c:	4658      	mov	r0, fp
  40465e:	f001 fc75 	bl	405f4c <__aeabi_fmul>
  404662:	4641      	mov	r1, r8
  404664:	f001 fb68 	bl	405d38 <__aeabi_fsub>
  404668:	4601      	mov	r1, r0
  40466a:	4682      	mov	sl, r0
  40466c:	4620      	mov	r0, r4
  40466e:	f001 fb63 	bl	405d38 <__aeabi_fsub>
  404672:	9a03      	ldr	r2, [sp, #12]
  404674:	f3c0 53c7 	ubfx	r3, r0, #23, #8
  404678:	1ad2      	subs	r2, r2, r3
  40467a:	2a19      	cmp	r2, #25
  40467c:	4680      	mov	r8, r0
  40467e:	dc2e      	bgt.n	4046de <__ieee754_rem_pio2f+0x272>
  404680:	6028      	str	r0, [r5, #0]
  404682:	46a1      	mov	r9, r4
  404684:	e7b8      	b.n	4045f8 <__ieee754_rem_pio2f+0x18c>
  404686:	f001 fb59 	bl	405d3c <__addsf3>
  40468a:	4b25      	ldr	r3, [pc, #148]	; (404720 <__ieee754_rem_pio2f+0x2b4>)
  40468c:	f024 040f 	bic.w	r4, r4, #15
  404690:	429c      	cmp	r4, r3
  404692:	4606      	mov	r6, r0
  404694:	d010      	beq.n	4046b8 <__ieee754_rem_pio2f+0x24c>
  404696:	4923      	ldr	r1, [pc, #140]	; (404724 <__ieee754_rem_pio2f+0x2b8>)
  404698:	f001 fb50 	bl	405d3c <__addsf3>
  40469c:	4601      	mov	r1, r0
  40469e:	6028      	str	r0, [r5, #0]
  4046a0:	4630      	mov	r0, r6
  4046a2:	f001 fb49 	bl	405d38 <__aeabi_fsub>
  4046a6:	491f      	ldr	r1, [pc, #124]	; (404724 <__ieee754_rem_pio2f+0x2b8>)
  4046a8:	f001 fb48 	bl	405d3c <__addsf3>
  4046ac:	f04f 37ff 	mov.w	r7, #4294967295
  4046b0:	6068      	str	r0, [r5, #4]
  4046b2:	e756      	b.n	404562 <__ieee754_rem_pio2f+0xf6>
  4046b4:	2303      	movs	r3, #3
  4046b6:	e73a      	b.n	40452e <__ieee754_rem_pio2f+0xc2>
  4046b8:	491d      	ldr	r1, [pc, #116]	; (404730 <__ieee754_rem_pio2f+0x2c4>)
  4046ba:	f001 fb3f 	bl	405d3c <__addsf3>
  4046be:	491d      	ldr	r1, [pc, #116]	; (404734 <__ieee754_rem_pio2f+0x2c8>)
  4046c0:	4604      	mov	r4, r0
  4046c2:	f001 fb3b 	bl	405d3c <__addsf3>
  4046c6:	4601      	mov	r1, r0
  4046c8:	6028      	str	r0, [r5, #0]
  4046ca:	4620      	mov	r0, r4
  4046cc:	f001 fb34 	bl	405d38 <__aeabi_fsub>
  4046d0:	4918      	ldr	r1, [pc, #96]	; (404734 <__ieee754_rem_pio2f+0x2c8>)
  4046d2:	f001 fb33 	bl	405d3c <__addsf3>
  4046d6:	f04f 37ff 	mov.w	r7, #4294967295
  4046da:	6068      	str	r0, [r5, #4]
  4046dc:	e741      	b.n	404562 <__ieee754_rem_pio2f+0xf6>
  4046de:	4918      	ldr	r1, [pc, #96]	; (404740 <__ieee754_rem_pio2f+0x2d4>)
  4046e0:	4658      	mov	r0, fp
  4046e2:	f001 fc33 	bl	405f4c <__aeabi_fmul>
  4046e6:	4601      	mov	r1, r0
  4046e8:	4680      	mov	r8, r0
  4046ea:	4620      	mov	r0, r4
  4046ec:	f001 fb24 	bl	405d38 <__aeabi_fsub>
  4046f0:	4601      	mov	r1, r0
  4046f2:	4681      	mov	r9, r0
  4046f4:	4620      	mov	r0, r4
  4046f6:	f001 fb1f 	bl	405d38 <__aeabi_fsub>
  4046fa:	4641      	mov	r1, r8
  4046fc:	f001 fb1c 	bl	405d38 <__aeabi_fsub>
  404700:	4910      	ldr	r1, [pc, #64]	; (404744 <__ieee754_rem_pio2f+0x2d8>)
  404702:	4604      	mov	r4, r0
  404704:	4658      	mov	r0, fp
  404706:	f001 fc21 	bl	405f4c <__aeabi_fmul>
  40470a:	4621      	mov	r1, r4
  40470c:	f001 fb14 	bl	405d38 <__aeabi_fsub>
  404710:	4682      	mov	sl, r0
  404712:	e76a      	b.n	4045ea <__ieee754_rem_pio2f+0x17e>
  404714:	3f490fd8 	.word	0x3f490fd8
  404718:	4016cbe3 	.word	0x4016cbe3
  40471c:	3fc90f80 	.word	0x3fc90f80
  404720:	3fc90fd0 	.word	0x3fc90fd0
  404724:	37354443 	.word	0x37354443
  404728:	43490f80 	.word	0x43490f80
  40472c:	0040b5e4 	.word	0x0040b5e4
  404730:	37354400 	.word	0x37354400
  404734:	2e85a308 	.word	0x2e85a308
  404738:	3f22f984 	.word	0x3f22f984
  40473c:	0040b564 	.word	0x0040b564
  404740:	2e85a300 	.word	0x2e85a300
  404744:	248d3132 	.word	0x248d3132

00404748 <__ieee754_sqrtf>:
  404748:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
  40474c:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
  404750:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404752:	4604      	mov	r4, r0
  404754:	d22e      	bcs.n	4047b4 <__ieee754_sqrtf+0x6c>
  404756:	b362      	cbz	r2, 4047b2 <__ieee754_sqrtf+0x6a>
  404758:	2800      	cmp	r0, #0
  40475a:	4603      	mov	r3, r0
  40475c:	db3d      	blt.n	4047da <__ieee754_sqrtf+0x92>
  40475e:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
  404762:	ea4f 50e0 	mov.w	r0, r0, asr #23
  404766:	d32c      	bcc.n	4047c2 <__ieee754_sqrtf+0x7a>
  404768:	387f      	subs	r0, #127	; 0x7f
  40476a:	f3c3 0316 	ubfx	r3, r3, #0, #23
  40476e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
  404772:	07c2      	lsls	r2, r0, #31
  404774:	bf48      	it	mi
  404776:	005b      	lslmi	r3, r3, #1
  404778:	2600      	movs	r6, #0
  40477a:	1047      	asrs	r7, r0, #1
  40477c:	005b      	lsls	r3, r3, #1
  40477e:	4631      	mov	r1, r6
  404780:	2419      	movs	r4, #25
  404782:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  404786:	188d      	adds	r5, r1, r2
  404788:	429d      	cmp	r5, r3
  40478a:	dc02      	bgt.n	404792 <__ieee754_sqrtf+0x4a>
  40478c:	1b5b      	subs	r3, r3, r5
  40478e:	18a9      	adds	r1, r5, r2
  404790:	4416      	add	r6, r2
  404792:	3c01      	subs	r4, #1
  404794:	ea4f 0343 	mov.w	r3, r3, lsl #1
  404798:	ea4f 0252 	mov.w	r2, r2, lsr #1
  40479c:	d1f3      	bne.n	404786 <__ieee754_sqrtf+0x3e>
  40479e:	b113      	cbz	r3, 4047a6 <__ieee754_sqrtf+0x5e>
  4047a0:	3601      	adds	r6, #1
  4047a2:	f026 0601 	bic.w	r6, r6, #1
  4047a6:	1070      	asrs	r0, r6, #1
  4047a8:	f100 507c 	add.w	r0, r0, #1056964608	; 0x3f000000
  4047ac:	eb00 50c7 	add.w	r0, r0, r7, lsl #23
  4047b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4047b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4047b4:	4601      	mov	r1, r0
  4047b6:	f001 fbc9 	bl	405f4c <__aeabi_fmul>
  4047ba:	4621      	mov	r1, r4
  4047bc:	f001 fabe 	bl	405d3c <__addsf3>
  4047c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4047c2:	f414 0200 	ands.w	r2, r4, #8388608	; 0x800000
  4047c6:	d001      	beq.n	4047cc <__ieee754_sqrtf+0x84>
  4047c8:	e00e      	b.n	4047e8 <__ieee754_sqrtf+0xa0>
  4047ca:	460a      	mov	r2, r1
  4047cc:	005b      	lsls	r3, r3, #1
  4047ce:	021c      	lsls	r4, r3, #8
  4047d0:	f102 0101 	add.w	r1, r2, #1
  4047d4:	d5f9      	bpl.n	4047ca <__ieee754_sqrtf+0x82>
  4047d6:	1a80      	subs	r0, r0, r2
  4047d8:	e7c6      	b.n	404768 <__ieee754_sqrtf+0x20>
  4047da:	4601      	mov	r1, r0
  4047dc:	f001 faac 	bl	405d38 <__aeabi_fsub>
  4047e0:	4601      	mov	r1, r0
  4047e2:	f001 fc67 	bl	4060b4 <__aeabi_fdiv>
  4047e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4047e8:	f04f 32ff 	mov.w	r2, #4294967295
  4047ec:	e7f3      	b.n	4047d6 <__ieee754_sqrtf+0x8e>
  4047ee:	bf00      	nop

004047f0 <__kernel_cosf>:
  4047f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4047f4:	f020 4400 	bic.w	r4, r0, #2147483648	; 0x80000000
  4047f8:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
  4047fc:	4606      	mov	r6, r0
  4047fe:	460f      	mov	r7, r1
  404800:	da49      	bge.n	404896 <__kernel_cosf+0xa6>
  404802:	f001 fd7f 	bl	406304 <__aeabi_f2iz>
  404806:	2800      	cmp	r0, #0
  404808:	f000 809d 	beq.w	404946 <__kernel_cosf+0x156>
  40480c:	4631      	mov	r1, r6
  40480e:	4630      	mov	r0, r6
  404810:	f001 fb9c 	bl	405f4c <__aeabi_fmul>
  404814:	494e      	ldr	r1, [pc, #312]	; (404950 <__kernel_cosf+0x160>)
  404816:	4605      	mov	r5, r0
  404818:	f001 fb98 	bl	405f4c <__aeabi_fmul>
  40481c:	494d      	ldr	r1, [pc, #308]	; (404954 <__kernel_cosf+0x164>)
  40481e:	f001 fa8d 	bl	405d3c <__addsf3>
  404822:	4629      	mov	r1, r5
  404824:	f001 fb92 	bl	405f4c <__aeabi_fmul>
  404828:	494b      	ldr	r1, [pc, #300]	; (404958 <__kernel_cosf+0x168>)
  40482a:	f001 fa85 	bl	405d38 <__aeabi_fsub>
  40482e:	4629      	mov	r1, r5
  404830:	f001 fb8c 	bl	405f4c <__aeabi_fmul>
  404834:	4949      	ldr	r1, [pc, #292]	; (40495c <__kernel_cosf+0x16c>)
  404836:	f001 fa81 	bl	405d3c <__addsf3>
  40483a:	4629      	mov	r1, r5
  40483c:	f001 fb86 	bl	405f4c <__aeabi_fmul>
  404840:	4947      	ldr	r1, [pc, #284]	; (404960 <__kernel_cosf+0x170>)
  404842:	f001 fa79 	bl	405d38 <__aeabi_fsub>
  404846:	4629      	mov	r1, r5
  404848:	f001 fb80 	bl	405f4c <__aeabi_fmul>
  40484c:	4945      	ldr	r1, [pc, #276]	; (404964 <__kernel_cosf+0x174>)
  40484e:	f001 fa75 	bl	405d3c <__addsf3>
  404852:	4629      	mov	r1, r5
  404854:	f001 fb7a 	bl	405f4c <__aeabi_fmul>
  404858:	4680      	mov	r8, r0
  40485a:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  40485e:	4628      	mov	r0, r5
  404860:	f001 fb74 	bl	405f4c <__aeabi_fmul>
  404864:	4641      	mov	r1, r8
  404866:	4604      	mov	r4, r0
  404868:	4628      	mov	r0, r5
  40486a:	f001 fb6f 	bl	405f4c <__aeabi_fmul>
  40486e:	4639      	mov	r1, r7
  404870:	4605      	mov	r5, r0
  404872:	4630      	mov	r0, r6
  404874:	f001 fb6a 	bl	405f4c <__aeabi_fmul>
  404878:	4601      	mov	r1, r0
  40487a:	4628      	mov	r0, r5
  40487c:	f001 fa5c 	bl	405d38 <__aeabi_fsub>
  404880:	4601      	mov	r1, r0
  404882:	4620      	mov	r0, r4
  404884:	f001 fa58 	bl	405d38 <__aeabi_fsub>
  404888:	4601      	mov	r1, r0
  40488a:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  40488e:	f001 fa53 	bl	405d38 <__aeabi_fsub>
  404892:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404896:	4601      	mov	r1, r0
  404898:	f001 fb58 	bl	405f4c <__aeabi_fmul>
  40489c:	492c      	ldr	r1, [pc, #176]	; (404950 <__kernel_cosf+0x160>)
  40489e:	4605      	mov	r5, r0
  4048a0:	f001 fb54 	bl	405f4c <__aeabi_fmul>
  4048a4:	492b      	ldr	r1, [pc, #172]	; (404954 <__kernel_cosf+0x164>)
  4048a6:	f001 fa49 	bl	405d3c <__addsf3>
  4048aa:	4629      	mov	r1, r5
  4048ac:	f001 fb4e 	bl	405f4c <__aeabi_fmul>
  4048b0:	4929      	ldr	r1, [pc, #164]	; (404958 <__kernel_cosf+0x168>)
  4048b2:	f001 fa41 	bl	405d38 <__aeabi_fsub>
  4048b6:	4629      	mov	r1, r5
  4048b8:	f001 fb48 	bl	405f4c <__aeabi_fmul>
  4048bc:	4927      	ldr	r1, [pc, #156]	; (40495c <__kernel_cosf+0x16c>)
  4048be:	f001 fa3d 	bl	405d3c <__addsf3>
  4048c2:	4629      	mov	r1, r5
  4048c4:	f001 fb42 	bl	405f4c <__aeabi_fmul>
  4048c8:	4925      	ldr	r1, [pc, #148]	; (404960 <__kernel_cosf+0x170>)
  4048ca:	f001 fa35 	bl	405d38 <__aeabi_fsub>
  4048ce:	4629      	mov	r1, r5
  4048d0:	f001 fb3c 	bl	405f4c <__aeabi_fmul>
  4048d4:	4923      	ldr	r1, [pc, #140]	; (404964 <__kernel_cosf+0x174>)
  4048d6:	f001 fa31 	bl	405d3c <__addsf3>
  4048da:	4629      	mov	r1, r5
  4048dc:	f001 fb36 	bl	405f4c <__aeabi_fmul>
  4048e0:	4b21      	ldr	r3, [pc, #132]	; (404968 <__kernel_cosf+0x178>)
  4048e2:	429c      	cmp	r4, r3
  4048e4:	4680      	mov	r8, r0
  4048e6:	ddb8      	ble.n	40485a <__kernel_cosf+0x6a>
  4048e8:	4b20      	ldr	r3, [pc, #128]	; (40496c <__kernel_cosf+0x17c>)
  4048ea:	429c      	cmp	r4, r3
  4048ec:	dc27      	bgt.n	40493e <__kernel_cosf+0x14e>
  4048ee:	f104 447f 	add.w	r4, r4, #4278190080	; 0xff000000
  4048f2:	4621      	mov	r1, r4
  4048f4:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  4048f8:	f001 fa1e 	bl	405d38 <__aeabi_fsub>
  4048fc:	4681      	mov	r9, r0
  4048fe:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  404902:	4628      	mov	r0, r5
  404904:	f001 fb22 	bl	405f4c <__aeabi_fmul>
  404908:	4621      	mov	r1, r4
  40490a:	f001 fa15 	bl	405d38 <__aeabi_fsub>
  40490e:	4641      	mov	r1, r8
  404910:	4604      	mov	r4, r0
  404912:	4628      	mov	r0, r5
  404914:	f001 fb1a 	bl	405f4c <__aeabi_fmul>
  404918:	4639      	mov	r1, r7
  40491a:	4605      	mov	r5, r0
  40491c:	4630      	mov	r0, r6
  40491e:	f001 fb15 	bl	405f4c <__aeabi_fmul>
  404922:	4601      	mov	r1, r0
  404924:	4628      	mov	r0, r5
  404926:	f001 fa07 	bl	405d38 <__aeabi_fsub>
  40492a:	4601      	mov	r1, r0
  40492c:	4620      	mov	r0, r4
  40492e:	f001 fa03 	bl	405d38 <__aeabi_fsub>
  404932:	4601      	mov	r1, r0
  404934:	4648      	mov	r0, r9
  404936:	f001 f9ff 	bl	405d38 <__aeabi_fsub>
  40493a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40493e:	f8df 9034 	ldr.w	r9, [pc, #52]	; 404974 <__kernel_cosf+0x184>
  404942:	4c0b      	ldr	r4, [pc, #44]	; (404970 <__kernel_cosf+0x180>)
  404944:	e7db      	b.n	4048fe <__kernel_cosf+0x10e>
  404946:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  40494a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40494e:	bf00      	nop
  404950:	ad47d74e 	.word	0xad47d74e
  404954:	310f74f6 	.word	0x310f74f6
  404958:	3493f27c 	.word	0x3493f27c
  40495c:	37d00d01 	.word	0x37d00d01
  404960:	3ab60b61 	.word	0x3ab60b61
  404964:	3d2aaaab 	.word	0x3d2aaaab
  404968:	3e999999 	.word	0x3e999999
  40496c:	3f480000 	.word	0x3f480000
  404970:	3e900000 	.word	0x3e900000
  404974:	3f380000 	.word	0x3f380000

00404978 <__kernel_rem_pio2f>:
  404978:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40497c:	b0dd      	sub	sp, #372	; 0x174
  40497e:	4c90      	ldr	r4, [pc, #576]	; (404bc0 <__kernel_rem_pio2f+0x248>)
  404980:	9308      	str	r3, [sp, #32]
  404982:	3b01      	subs	r3, #1
  404984:	9301      	str	r3, [sp, #4]
  404986:	1ed3      	subs	r3, r2, #3
  404988:	bf48      	it	mi
  40498a:	1d13      	addmi	r3, r2, #4
  40498c:	9d66      	ldr	r5, [sp, #408]	; 0x198
  40498e:	9107      	str	r1, [sp, #28]
  404990:	10db      	asrs	r3, r3, #3
  404992:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404996:	f854 4025 	ldr.w	r4, [r4, r5, lsl #2]
  40499a:	9309      	str	r3, [sp, #36]	; 0x24
  40499c:	4619      	mov	r1, r3
  40499e:	3301      	adds	r3, #1
  4049a0:	eba2 03c3 	sub.w	r3, r2, r3, lsl #3
  4049a4:	9405      	str	r4, [sp, #20]
  4049a6:	9a01      	ldr	r2, [sp, #4]
  4049a8:	9304      	str	r3, [sp, #16]
  4049aa:	9b05      	ldr	r3, [sp, #20]
  4049ac:	9002      	str	r0, [sp, #8]
  4049ae:	189c      	adds	r4, r3, r2
  4049b0:	eba1 0602 	sub.w	r6, r1, r2
  4049b4:	d417      	bmi.n	4049e6 <__kernel_rem_pio2f+0x6e>
  4049b6:	4434      	add	r4, r6
  4049b8:	2500      	movs	r5, #0
  4049ba:	3401      	adds	r4, #1
  4049bc:	af1f      	add	r7, sp, #124	; 0x7c
  4049be:	f8dd 819c 	ldr.w	r8, [sp, #412]	; 0x19c
  4049c2:	e008      	b.n	4049d6 <__kernel_rem_pio2f+0x5e>
  4049c4:	f858 0026 	ldr.w	r0, [r8, r6, lsl #2]
  4049c8:	f001 fa6c 	bl	405ea4 <__aeabi_i2f>
  4049cc:	3601      	adds	r6, #1
  4049ce:	42a6      	cmp	r6, r4
  4049d0:	f847 0f04 	str.w	r0, [r7, #4]!
  4049d4:	d007      	beq.n	4049e6 <__kernel_rem_pio2f+0x6e>
  4049d6:	2e00      	cmp	r6, #0
  4049d8:	daf4      	bge.n	4049c4 <__kernel_rem_pio2f+0x4c>
  4049da:	3601      	adds	r6, #1
  4049dc:	4628      	mov	r0, r5
  4049de:	42a6      	cmp	r6, r4
  4049e0:	f847 0f04 	str.w	r0, [r7, #4]!
  4049e4:	d1f7      	bne.n	4049d6 <__kernel_rem_pio2f+0x5e>
  4049e6:	9b05      	ldr	r3, [sp, #20]
  4049e8:	2b00      	cmp	r3, #0
  4049ea:	db28      	blt.n	404a3e <__kernel_rem_pio2f+0xc6>
  4049ec:	9b08      	ldr	r3, [sp, #32]
  4049ee:	009e      	lsls	r6, r3, #2
  4049f0:	9b02      	ldr	r3, [sp, #8]
  4049f2:	1f35      	subs	r5, r6, #4
  4049f4:	441d      	add	r5, r3
  4049f6:	ab20      	add	r3, sp, #128	; 0x80
  4049f8:	441e      	add	r6, r3
  4049fa:	9b05      	ldr	r3, [sp, #20]
  4049fc:	aa48      	add	r2, sp, #288	; 0x120
  4049fe:	f04f 0900 	mov.w	r9, #0
  404a02:	eb02 0883 	add.w	r8, r2, r3, lsl #2
  404a06:	af47      	add	r7, sp, #284	; 0x11c
  404a08:	9b01      	ldr	r3, [sp, #4]
  404a0a:	2b00      	cmp	r3, #0
  404a0c:	f2c0 82b9 	blt.w	404f82 <__kernel_rem_pio2f+0x60a>
  404a10:	9b02      	ldr	r3, [sp, #8]
  404a12:	46b3      	mov	fp, r6
  404a14:	1f1c      	subs	r4, r3, #4
  404a16:	46ca      	mov	sl, r9
  404a18:	f85b 1d04 	ldr.w	r1, [fp, #-4]!
  404a1c:	f854 0f04 	ldr.w	r0, [r4, #4]!
  404a20:	f001 fa94 	bl	405f4c <__aeabi_fmul>
  404a24:	4601      	mov	r1, r0
  404a26:	4650      	mov	r0, sl
  404a28:	f001 f988 	bl	405d3c <__addsf3>
  404a2c:	42ac      	cmp	r4, r5
  404a2e:	4682      	mov	sl, r0
  404a30:	d1f2      	bne.n	404a18 <__kernel_rem_pio2f+0xa0>
  404a32:	f847 af04 	str.w	sl, [r7, #4]!
  404a36:	4547      	cmp	r7, r8
  404a38:	f106 0604 	add.w	r6, r6, #4
  404a3c:	d1e4      	bne.n	404a08 <__kernel_rem_pio2f+0x90>
  404a3e:	9805      	ldr	r0, [sp, #20]
  404a40:	9908      	ldr	r1, [sp, #32]
  404a42:	9c02      	ldr	r4, [sp, #8]
  404a44:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
  404a48:	4603      	mov	r3, r0
  404a4a:	4413      	add	r3, r2
  404a4c:	009b      	lsls	r3, r3, #2
  404a4e:	440a      	add	r2, r1
  404a50:	f10d 0a30 	add.w	sl, sp, #48	; 0x30
  404a54:	1f19      	subs	r1, r3, #4
  404a56:	eb04 0582 	add.w	r5, r4, r2, lsl #2
  404a5a:	4453      	add	r3, sl
  404a5c:	eb0a 0201 	add.w	r2, sl, r1
  404a60:	920a      	str	r2, [sp, #40]	; 0x28
  404a62:	930b      	str	r3, [sp, #44]	; 0x2c
  404a64:	4680      	mov	r8, r0
  404a66:	ea4f 0388 	mov.w	r3, r8, lsl #2
  404a6a:	aa5c      	add	r2, sp, #368	; 0x170
  404a6c:	9303      	str	r3, [sp, #12]
  404a6e:	18d3      	adds	r3, r2, r3
  404a70:	f1b8 0f00 	cmp.w	r8, #0
  404a74:	f853 9c50 	ldr.w	r9, [r3, #-80]
  404a78:	dd22      	ble.n	404ac0 <__kernel_rem_pio2f+0x148>
  404a7a:	eb02 0488 	add.w	r4, r2, r8, lsl #2
  404a7e:	3c54      	subs	r4, #84	; 0x54
  404a80:	ae0b      	add	r6, sp, #44	; 0x2c
  404a82:	af47      	add	r7, sp, #284	; 0x11c
  404a84:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
  404a88:	4648      	mov	r0, r9
  404a8a:	f001 fa5f 	bl	405f4c <__aeabi_fmul>
  404a8e:	f001 fc39 	bl	406304 <__aeabi_f2iz>
  404a92:	f001 fa07 	bl	405ea4 <__aeabi_i2f>
  404a96:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
  404a9a:	4683      	mov	fp, r0
  404a9c:	f001 fa56 	bl	405f4c <__aeabi_fmul>
  404aa0:	4601      	mov	r1, r0
  404aa2:	4648      	mov	r0, r9
  404aa4:	f001 f948 	bl	405d38 <__aeabi_fsub>
  404aa8:	f001 fc2c 	bl	406304 <__aeabi_f2iz>
  404aac:	f854 1904 	ldr.w	r1, [r4], #-4
  404ab0:	f846 0f04 	str.w	r0, [r6, #4]!
  404ab4:	4658      	mov	r0, fp
  404ab6:	f001 f941 	bl	405d3c <__addsf3>
  404aba:	42bc      	cmp	r4, r7
  404abc:	4681      	mov	r9, r0
  404abe:	d1e1      	bne.n	404a84 <__kernel_rem_pio2f+0x10c>
  404ac0:	9e04      	ldr	r6, [sp, #16]
  404ac2:	4648      	mov	r0, r9
  404ac4:	4631      	mov	r1, r6
  404ac6:	f000 fcbb 	bl	405440 <scalbnf>
  404aca:	f04f 5178 	mov.w	r1, #1040187392	; 0x3e000000
  404ace:	4604      	mov	r4, r0
  404ad0:	f001 fa3c 	bl	405f4c <__aeabi_fmul>
  404ad4:	f000 fc6e 	bl	4053b4 <floorf>
  404ad8:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
  404adc:	f001 fa36 	bl	405f4c <__aeabi_fmul>
  404ae0:	4601      	mov	r1, r0
  404ae2:	4620      	mov	r0, r4
  404ae4:	f001 f928 	bl	405d38 <__aeabi_fsub>
  404ae8:	4604      	mov	r4, r0
  404aea:	f001 fc0b 	bl	406304 <__aeabi_f2iz>
  404aee:	4681      	mov	r9, r0
  404af0:	9006      	str	r0, [sp, #24]
  404af2:	f001 f9d7 	bl	405ea4 <__aeabi_i2f>
  404af6:	4601      	mov	r1, r0
  404af8:	4620      	mov	r0, r4
  404afa:	f001 f91d 	bl	405d38 <__aeabi_fsub>
  404afe:	2e00      	cmp	r6, #0
  404b00:	4607      	mov	r7, r0
  404b02:	f340 80e6 	ble.w	404cd2 <__kernel_rem_pio2f+0x35a>
  404b06:	f108 31ff 	add.w	r1, r8, #4294967295
  404b0a:	f1c6 0308 	rsb	r3, r6, #8
  404b0e:	f85a 2021 	ldr.w	r2, [sl, r1, lsl #2]
  404b12:	fa42 f003 	asr.w	r0, r2, r3
  404b16:	fa00 f303 	lsl.w	r3, r0, r3
  404b1a:	1ad3      	subs	r3, r2, r3
  404b1c:	464a      	mov	r2, r9
  404b1e:	f1c6 0407 	rsb	r4, r6, #7
  404b22:	4402      	add	r2, r0
  404b24:	f84a 3021 	str.w	r3, [sl, r1, lsl #2]
  404b28:	9206      	str	r2, [sp, #24]
  404b2a:	fa43 f404 	asr.w	r4, r3, r4
  404b2e:	2c00      	cmp	r4, #0
  404b30:	dd5b      	ble.n	404bea <__kernel_rem_pio2f+0x272>
  404b32:	9b06      	ldr	r3, [sp, #24]
  404b34:	f1b8 0f00 	cmp.w	r8, #0
  404b38:	f103 0301 	add.w	r3, r3, #1
  404b3c:	9306      	str	r3, [sp, #24]
  404b3e:	f340 823b 	ble.w	404fb8 <__kernel_rem_pio2f+0x640>
  404b42:	f8da 6000 	ldr.w	r6, [sl]
  404b46:	2e00      	cmp	r6, #0
  404b48:	f040 8294 	bne.w	405074 <__kernel_rem_pio2f+0x6fc>
  404b4c:	f1b8 0f01 	cmp.w	r8, #1
  404b50:	f340 8255 	ble.w	404ffe <__kernel_rem_pio2f+0x686>
  404b54:	4652      	mov	r2, sl
  404b56:	2301      	movs	r3, #1
  404b58:	f852 6f04 	ldr.w	r6, [r2, #4]!
  404b5c:	2e00      	cmp	r6, #0
  404b5e:	f000 824a 	beq.w	404ff6 <__kernel_rem_pio2f+0x67e>
  404b62:	1c59      	adds	r1, r3, #1
  404b64:	f5c6 7680 	rsb	r6, r6, #256	; 0x100
  404b68:	4588      	cmp	r8, r1
  404b6a:	f84a 6023 	str.w	r6, [sl, r3, lsl #2]
  404b6e:	dd14      	ble.n	404b9a <__kernel_rem_pio2f+0x222>
  404b70:	f85a 2021 	ldr.w	r2, [sl, r1, lsl #2]
  404b74:	3302      	adds	r3, #2
  404b76:	f1c2 02ff 	rsb	r2, r2, #255	; 0xff
  404b7a:	4598      	cmp	r8, r3
  404b7c:	f84a 2021 	str.w	r2, [sl, r1, lsl #2]
  404b80:	dd0b      	ble.n	404b9a <__kernel_rem_pio2f+0x222>
  404b82:	9a03      	ldr	r2, [sp, #12]
  404b84:	4452      	add	r2, sl
  404b86:	eb0a 0383 	add.w	r3, sl, r3, lsl #2
  404b8a:	4691      	mov	r9, r2
  404b8c:	681a      	ldr	r2, [r3, #0]
  404b8e:	f1c2 02ff 	rsb	r2, r2, #255	; 0xff
  404b92:	f843 2b04 	str.w	r2, [r3], #4
  404b96:	454b      	cmp	r3, r9
  404b98:	d1f8      	bne.n	404b8c <__kernel_rem_pio2f+0x214>
  404b9a:	9b04      	ldr	r3, [sp, #16]
  404b9c:	2b00      	cmp	r3, #0
  404b9e:	dd11      	ble.n	404bc4 <__kernel_rem_pio2f+0x24c>
  404ba0:	9b04      	ldr	r3, [sp, #16]
  404ba2:	2b01      	cmp	r3, #1
  404ba4:	f04f 0601 	mov.w	r6, #1
  404ba8:	f040 820e 	bne.w	404fc8 <__kernel_rem_pio2f+0x650>
  404bac:	f108 32ff 	add.w	r2, r8, #4294967295
  404bb0:	f85a 3022 	ldr.w	r3, [sl, r2, lsl #2]
  404bb4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  404bb8:	f84a 3022 	str.w	r3, [sl, r2, lsl #2]
  404bbc:	e20e      	b.n	404fdc <__kernel_rem_pio2f+0x664>
  404bbe:	bf00      	nop
  404bc0:	0040b928 	.word	0x0040b928
  404bc4:	2c02      	cmp	r4, #2
  404bc6:	d110      	bne.n	404bea <__kernel_rem_pio2f+0x272>
  404bc8:	4639      	mov	r1, r7
  404bca:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  404bce:	f001 f8b3 	bl	405d38 <__aeabi_fsub>
  404bd2:	4607      	mov	r7, r0
  404bd4:	9904      	ldr	r1, [sp, #16]
  404bd6:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  404bda:	f000 fc31 	bl	405440 <scalbnf>
  404bde:	4601      	mov	r1, r0
  404be0:	4638      	mov	r0, r7
  404be2:	f001 f8a9 	bl	405d38 <__aeabi_fsub>
  404be6:	2402      	movs	r4, #2
  404be8:	4607      	mov	r7, r0
  404bea:	2100      	movs	r1, #0
  404bec:	4638      	mov	r0, r7
  404bee:	f001 fb41 	bl	406274 <__aeabi_fcmpeq>
  404bf2:	2800      	cmp	r0, #0
  404bf4:	f000 8083 	beq.w	404cfe <__kernel_rem_pio2f+0x386>
  404bf8:	9b05      	ldr	r3, [sp, #20]
  404bfa:	f108 37ff 	add.w	r7, r8, #4294967295
  404bfe:	42bb      	cmp	r3, r7
  404c00:	dc0f      	bgt.n	404c22 <__kernel_rem_pio2f+0x2aa>
  404c02:	f108 4380 	add.w	r3, r8, #1073741824	; 0x40000000
  404c06:	3b01      	subs	r3, #1
  404c08:	980b      	ldr	r0, [sp, #44]	; 0x2c
  404c0a:	eb0a 0383 	add.w	r3, sl, r3, lsl #2
  404c0e:	2200      	movs	r2, #0
  404c10:	f853 1904 	ldr.w	r1, [r3], #-4
  404c14:	4283      	cmp	r3, r0
  404c16:	ea42 0201 	orr.w	r2, r2, r1
  404c1a:	d1f9      	bne.n	404c10 <__kernel_rem_pio2f+0x298>
  404c1c:	2a00      	cmp	r2, #0
  404c1e:	f040 809d 	bne.w	404d5c <__kernel_rem_pio2f+0x3e4>
  404c22:	9b05      	ldr	r3, [sp, #20]
  404c24:	3b01      	subs	r3, #1
  404c26:	f85a 3023 	ldr.w	r3, [sl, r3, lsl #2]
  404c2a:	2b00      	cmp	r3, #0
  404c2c:	f040 81f4 	bne.w	405018 <__kernel_rem_pio2f+0x6a0>
  404c30:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404c32:	2301      	movs	r3, #1
  404c34:	f852 1904 	ldr.w	r1, [r2], #-4
  404c38:	3301      	adds	r3, #1
  404c3a:	2900      	cmp	r1, #0
  404c3c:	d0fa      	beq.n	404c34 <__kernel_rem_pio2f+0x2bc>
  404c3e:	4443      	add	r3, r8
  404c40:	461a      	mov	r2, r3
  404c42:	9306      	str	r3, [sp, #24]
  404c44:	f108 0301 	add.w	r3, r8, #1
  404c48:	4293      	cmp	r3, r2
  404c4a:	dc37      	bgt.n	404cbc <__kernel_rem_pio2f+0x344>
  404c4c:	9908      	ldr	r1, [sp, #32]
  404c4e:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404c50:	eb01 0708 	add.w	r7, r1, r8
  404c54:	a920      	add	r1, sp, #128	; 0x80
  404c56:	eb01 0787 	add.w	r7, r1, r7, lsl #2
  404c5a:	9906      	ldr	r1, [sp, #24]
  404c5c:	189e      	adds	r6, r3, r2
  404c5e:	eb01 0902 	add.w	r9, r1, r2
  404c62:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
  404c66:	9a67      	ldr	r2, [sp, #412]	; 0x19c
  404c68:	3e01      	subs	r6, #1
  404c6a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
  404c6e:	aa48      	add	r2, sp, #288	; 0x120
  404c70:	eb02 0883 	add.w	r8, r2, r3, lsl #2
  404c74:	9b67      	ldr	r3, [sp, #412]	; 0x19c
  404c76:	eb03 0389 	add.w	r3, r3, r9, lsl #2
  404c7a:	9303      	str	r3, [sp, #12]
  404c7c:	f856 0f04 	ldr.w	r0, [r6, #4]!
  404c80:	f001 f910 	bl	405ea4 <__aeabi_i2f>
  404c84:	9b01      	ldr	r3, [sp, #4]
  404c86:	f847 0b04 	str.w	r0, [r7], #4
  404c8a:	2b00      	cmp	r3, #0
  404c8c:	db19      	blt.n	404cc2 <__kernel_rem_pio2f+0x34a>
  404c8e:	9b02      	ldr	r3, [sp, #8]
  404c90:	46bb      	mov	fp, r7
  404c92:	1f1c      	subs	r4, r3, #4
  404c94:	f04f 0900 	mov.w	r9, #0
  404c98:	f85b 1d04 	ldr.w	r1, [fp, #-4]!
  404c9c:	f854 0f04 	ldr.w	r0, [r4, #4]!
  404ca0:	f001 f954 	bl	405f4c <__aeabi_fmul>
  404ca4:	4601      	mov	r1, r0
  404ca6:	4648      	mov	r0, r9
  404ca8:	f001 f848 	bl	405d3c <__addsf3>
  404cac:	42ac      	cmp	r4, r5
  404cae:	4681      	mov	r9, r0
  404cb0:	d1f2      	bne.n	404c98 <__kernel_rem_pio2f+0x320>
  404cb2:	9b03      	ldr	r3, [sp, #12]
  404cb4:	f848 9b04 	str.w	r9, [r8], #4
  404cb8:	429e      	cmp	r6, r3
  404cba:	d1df      	bne.n	404c7c <__kernel_rem_pio2f+0x304>
  404cbc:	f8dd 8018 	ldr.w	r8, [sp, #24]
  404cc0:	e6d1      	b.n	404a66 <__kernel_rem_pio2f+0xee>
  404cc2:	9b03      	ldr	r3, [sp, #12]
  404cc4:	f04f 0900 	mov.w	r9, #0
  404cc8:	429e      	cmp	r6, r3
  404cca:	f848 9b04 	str.w	r9, [r8], #4
  404cce:	d1d5      	bne.n	404c7c <__kernel_rem_pio2f+0x304>
  404cd0:	e7f4      	b.n	404cbc <__kernel_rem_pio2f+0x344>
  404cd2:	d105      	bne.n	404ce0 <__kernel_rem_pio2f+0x368>
  404cd4:	f108 33ff 	add.w	r3, r8, #4294967295
  404cd8:	f85a 4023 	ldr.w	r4, [sl, r3, lsl #2]
  404cdc:	1224      	asrs	r4, r4, #8
  404cde:	e726      	b.n	404b2e <__kernel_rem_pio2f+0x1b6>
  404ce0:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  404ce4:	f001 fae4 	bl	4062b0 <__aeabi_fcmpge>
  404ce8:	2800      	cmp	r0, #0
  404cea:	f040 8153 	bne.w	404f94 <__kernel_rem_pio2f+0x61c>
  404cee:	4604      	mov	r4, r0
  404cf0:	2100      	movs	r1, #0
  404cf2:	4638      	mov	r0, r7
  404cf4:	f001 fabe 	bl	406274 <__aeabi_fcmpeq>
  404cf8:	2800      	cmp	r0, #0
  404cfa:	f47f af7d 	bne.w	404bf8 <__kernel_rem_pio2f+0x280>
  404cfe:	9e04      	ldr	r6, [sp, #16]
  404d00:	4638      	mov	r0, r7
  404d02:	4271      	negs	r1, r6
  404d04:	f000 fb9c 	bl	405440 <scalbnf>
  404d08:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
  404d0c:	46a1      	mov	r9, r4
  404d0e:	4604      	mov	r4, r0
  404d10:	f001 face 	bl	4062b0 <__aeabi_fcmpge>
  404d14:	2800      	cmp	r0, #0
  404d16:	f000 818d 	beq.w	405034 <__kernel_rem_pio2f+0x6bc>
  404d1a:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
  404d1e:	4620      	mov	r0, r4
  404d20:	f001 f914 	bl	405f4c <__aeabi_fmul>
  404d24:	f001 faee 	bl	406304 <__aeabi_f2iz>
  404d28:	f001 f8bc 	bl	405ea4 <__aeabi_i2f>
  404d2c:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
  404d30:	4605      	mov	r5, r0
  404d32:	f001 f90b 	bl	405f4c <__aeabi_fmul>
  404d36:	4601      	mov	r1, r0
  404d38:	4620      	mov	r0, r4
  404d3a:	f000 fffd 	bl	405d38 <__aeabi_fsub>
  404d3e:	f001 fae1 	bl	406304 <__aeabi_f2iz>
  404d42:	f84a 0028 	str.w	r0, [sl, r8, lsl #2]
  404d46:	4628      	mov	r0, r5
  404d48:	f001 fadc 	bl	406304 <__aeabi_f2iz>
  404d4c:	f108 0701 	add.w	r7, r8, #1
  404d50:	4633      	mov	r3, r6
  404d52:	3308      	adds	r3, #8
  404d54:	9304      	str	r3, [sp, #16]
  404d56:	f84a 0027 	str.w	r0, [sl, r7, lsl #2]
  404d5a:	e012      	b.n	404d82 <__kernel_rem_pio2f+0x40a>
  404d5c:	9a04      	ldr	r2, [sp, #16]
  404d5e:	f85a 3027 	ldr.w	r3, [sl, r7, lsl #2]
  404d62:	3a08      	subs	r2, #8
  404d64:	46a1      	mov	r9, r4
  404d66:	9204      	str	r2, [sp, #16]
  404d68:	b95b      	cbnz	r3, 404d82 <__kernel_rem_pio2f+0x40a>
  404d6a:	f107 4380 	add.w	r3, r7, #1073741824	; 0x40000000
  404d6e:	3b01      	subs	r3, #1
  404d70:	eb0a 0383 	add.w	r3, sl, r3, lsl #2
  404d74:	f853 1904 	ldr.w	r1, [r3], #-4
  404d78:	3f01      	subs	r7, #1
  404d7a:	3a08      	subs	r2, #8
  404d7c:	2900      	cmp	r1, #0
  404d7e:	d0f9      	beq.n	404d74 <__kernel_rem_pio2f+0x3fc>
  404d80:	9204      	str	r2, [sp, #16]
  404d82:	9904      	ldr	r1, [sp, #16]
  404d84:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  404d88:	f000 fb5a 	bl	405440 <scalbnf>
  404d8c:	2f00      	cmp	r7, #0
  404d8e:	4604      	mov	r4, r0
  404d90:	f2c0 815c 	blt.w	40504c <__kernel_rem_pio2f+0x6d4>
  404d94:	00bb      	lsls	r3, r7, #2
  404d96:	a948      	add	r1, sp, #288	; 0x120
  404d98:	1d1a      	adds	r2, r3, #4
  404d9a:	eb01 0803 	add.w	r8, r1, r3
  404d9e:	9301      	str	r3, [sp, #4]
  404da0:	9202      	str	r2, [sp, #8]
  404da2:	f04f 566e 	mov.w	r6, #998244352	; 0x3b800000
  404da6:	eb0a 0b02 	add.w	fp, sl, r2
  404daa:	f108 0504 	add.w	r5, r8, #4
  404dae:	f85b 0d04 	ldr.w	r0, [fp, #-4]!
  404db2:	f001 f877 	bl	405ea4 <__aeabi_i2f>
  404db6:	4621      	mov	r1, r4
  404db8:	f001 f8c8 	bl	405f4c <__aeabi_fmul>
  404dbc:	4631      	mov	r1, r6
  404dbe:	f845 0d04 	str.w	r0, [r5, #-4]!
  404dc2:	4620      	mov	r0, r4
  404dc4:	f001 f8c2 	bl	405f4c <__aeabi_fmul>
  404dc8:	45d3      	cmp	fp, sl
  404dca:	4604      	mov	r4, r0
  404dcc:	d1ef      	bne.n	404dae <__kernel_rem_pio2f+0x436>
  404dce:	2600      	movs	r6, #0
  404dd0:	f8dd b014 	ldr.w	fp, [sp, #20]
  404dd4:	9703      	str	r7, [sp, #12]
  404dd6:	f1a8 0804 	sub.w	r8, r8, #4
  404dda:	46b2      	mov	sl, r6
  404ddc:	f1bb 0f00 	cmp.w	fp, #0
  404de0:	bfb8      	it	lt
  404de2:	2500      	movlt	r5, #0
  404de4:	db15      	blt.n	404e12 <__kernel_rem_pio2f+0x49a>
  404de6:	4ea5      	ldr	r6, [pc, #660]	; (40507c <__kernel_rem_pio2f+0x704>)
  404de8:	48a5      	ldr	r0, [pc, #660]	; (405080 <__kernel_rem_pio2f+0x708>)
  404dea:	4647      	mov	r7, r8
  404dec:	2500      	movs	r5, #0
  404dee:	2400      	movs	r4, #0
  404df0:	e003      	b.n	404dfa <__kernel_rem_pio2f+0x482>
  404df2:	4554      	cmp	r4, sl
  404df4:	dc0d      	bgt.n	404e12 <__kernel_rem_pio2f+0x49a>
  404df6:	f856 0f04 	ldr.w	r0, [r6, #4]!
  404dfa:	f857 1f04 	ldr.w	r1, [r7, #4]!
  404dfe:	f001 f8a5 	bl	405f4c <__aeabi_fmul>
  404e02:	4601      	mov	r1, r0
  404e04:	4628      	mov	r0, r5
  404e06:	f000 ff99 	bl	405d3c <__addsf3>
  404e0a:	3401      	adds	r4, #1
  404e0c:	45a3      	cmp	fp, r4
  404e0e:	4605      	mov	r5, r0
  404e10:	daef      	bge.n	404df2 <__kernel_rem_pio2f+0x47a>
  404e12:	ab5c      	add	r3, sp, #368	; 0x170
  404e14:	eb03 038a 	add.w	r3, r3, sl, lsl #2
  404e18:	f1a8 0804 	sub.w	r8, r8, #4
  404e1c:	f843 5ca0 	str.w	r5, [r3, #-160]
  404e20:	ab46      	add	r3, sp, #280	; 0x118
  404e22:	4543      	cmp	r3, r8
  404e24:	f10a 0a01 	add.w	sl, sl, #1
  404e28:	d1d8      	bne.n	404ddc <__kernel_rem_pio2f+0x464>
  404e2a:	9b66      	ldr	r3, [sp, #408]	; 0x198
  404e2c:	9f03      	ldr	r7, [sp, #12]
  404e2e:	2b03      	cmp	r3, #3
  404e30:	d85a      	bhi.n	404ee8 <__kernel_rem_pio2f+0x570>
  404e32:	e8df f003 	tbb	[pc, r3]
  404e36:	5f8e      	.short	0x5f8e
  404e38:	025f      	.short	0x025f
  404e3a:	2f00      	cmp	r7, #0
  404e3c:	f340 8104 	ble.w	405048 <__kernel_rem_pio2f+0x6d0>
  404e40:	9a01      	ldr	r2, [sp, #4]
  404e42:	a95c      	add	r1, sp, #368	; 0x170
  404e44:	188b      	adds	r3, r1, r2
  404e46:	ac34      	add	r4, sp, #208	; 0xd0
  404e48:	f853 6ca0 	ldr.w	r6, [r3, #-160]
  404e4c:	18a5      	adds	r5, r4, r2
  404e4e:	f855 ac04 	ldr.w	sl, [r5, #-4]
  404e52:	4631      	mov	r1, r6
  404e54:	4650      	mov	r0, sl
  404e56:	f000 ff71 	bl	405d3c <__addsf3>
  404e5a:	4680      	mov	r8, r0
  404e5c:	4601      	mov	r1, r0
  404e5e:	4650      	mov	r0, sl
  404e60:	f000 ff6a 	bl	405d38 <__aeabi_fsub>
  404e64:	4631      	mov	r1, r6
  404e66:	f000 ff69 	bl	405d3c <__addsf3>
  404e6a:	6028      	str	r0, [r5, #0]
  404e6c:	f845 8d04 	str.w	r8, [r5, #-4]!
  404e70:	42ac      	cmp	r4, r5
  404e72:	4646      	mov	r6, r8
  404e74:	d1eb      	bne.n	404e4e <__kernel_rem_pio2f+0x4d6>
  404e76:	2f01      	cmp	r7, #1
  404e78:	f340 80e6 	ble.w	405048 <__kernel_rem_pio2f+0x6d0>
  404e7c:	9a01      	ldr	r2, [sp, #4]
  404e7e:	a95c      	add	r1, sp, #368	; 0x170
  404e80:	188b      	adds	r3, r1, r2
  404e82:	4414      	add	r4, r2
  404e84:	f853 6ca0 	ldr.w	r6, [r3, #-160]
  404e88:	4625      	mov	r5, r4
  404e8a:	f10d 0ad4 	add.w	sl, sp, #212	; 0xd4
  404e8e:	f855 8c04 	ldr.w	r8, [r5, #-4]
  404e92:	4631      	mov	r1, r6
  404e94:	4640      	mov	r0, r8
  404e96:	f000 ff51 	bl	405d3c <__addsf3>
  404e9a:	4607      	mov	r7, r0
  404e9c:	4601      	mov	r1, r0
  404e9e:	4640      	mov	r0, r8
  404ea0:	f000 ff4a 	bl	405d38 <__aeabi_fsub>
  404ea4:	4631      	mov	r1, r6
  404ea6:	f000 ff49 	bl	405d3c <__addsf3>
  404eaa:	6028      	str	r0, [r5, #0]
  404eac:	f845 7d04 	str.w	r7, [r5, #-4]!
  404eb0:	45aa      	cmp	sl, r5
  404eb2:	463e      	mov	r6, r7
  404eb4:	d1eb      	bne.n	404e8e <__kernel_rem_pio2f+0x516>
  404eb6:	2000      	movs	r0, #0
  404eb8:	3404      	adds	r4, #4
  404eba:	ad36      	add	r5, sp, #216	; 0xd8
  404ebc:	f854 1d04 	ldr.w	r1, [r4, #-4]!
  404ec0:	f000 ff3c 	bl	405d3c <__addsf3>
  404ec4:	42a5      	cmp	r5, r4
  404ec6:	d1f9      	bne.n	404ebc <__kernel_rem_pio2f+0x544>
  404ec8:	f1b9 0f00 	cmp.w	r9, #0
  404ecc:	f000 80b9 	beq.w	405042 <__kernel_rem_pio2f+0x6ca>
  404ed0:	9a34      	ldr	r2, [sp, #208]	; 0xd0
  404ed2:	9b35      	ldr	r3, [sp, #212]	; 0xd4
  404ed4:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  404ed8:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
  404edc:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  404ee0:	9c07      	ldr	r4, [sp, #28]
  404ee2:	60a0      	str	r0, [r4, #8]
  404ee4:	6022      	str	r2, [r4, #0]
  404ee6:	6063      	str	r3, [r4, #4]
  404ee8:	9b06      	ldr	r3, [sp, #24]
  404eea:	f003 0007 	and.w	r0, r3, #7
  404eee:	b05d      	add	sp, #372	; 0x174
  404ef0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404ef4:	9c01      	ldr	r4, [sp, #4]
  404ef6:	ad34      	add	r5, sp, #208	; 0xd0
  404ef8:	3404      	adds	r4, #4
  404efa:	442c      	add	r4, r5
  404efc:	2000      	movs	r0, #0
  404efe:	f854 1d04 	ldr.w	r1, [r4, #-4]!
  404f02:	f000 ff1b 	bl	405d3c <__addsf3>
  404f06:	42ac      	cmp	r4, r5
  404f08:	d1f9      	bne.n	404efe <__kernel_rem_pio2f+0x586>
  404f0a:	f1b9 0f00 	cmp.w	r9, #0
  404f0e:	f000 8085 	beq.w	40501c <__kernel_rem_pio2f+0x6a4>
  404f12:	9a07      	ldr	r2, [sp, #28]
  404f14:	f100 4300 	add.w	r3, r0, #2147483648	; 0x80000000
  404f18:	4601      	mov	r1, r0
  404f1a:	6013      	str	r3, [r2, #0]
  404f1c:	9834      	ldr	r0, [sp, #208]	; 0xd0
  404f1e:	f000 ff0b 	bl	405d38 <__aeabi_fsub>
  404f22:	2f00      	cmp	r7, #0
  404f24:	dd0b      	ble.n	404f3e <__kernel_rem_pio2f+0x5c6>
  404f26:	ad34      	add	r5, sp, #208	; 0xd0
  404f28:	2401      	movs	r4, #1
  404f2a:	3401      	adds	r4, #1
  404f2c:	f855 1f04 	ldr.w	r1, [r5, #4]!
  404f30:	f000 ff04 	bl	405d3c <__addsf3>
  404f34:	42a7      	cmp	r7, r4
  404f36:	daf8      	bge.n	404f2a <__kernel_rem_pio2f+0x5b2>
  404f38:	f1b9 0f00 	cmp.w	r9, #0
  404f3c:	d001      	beq.n	404f42 <__kernel_rem_pio2f+0x5ca>
  404f3e:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  404f42:	9b07      	ldr	r3, [sp, #28]
  404f44:	6058      	str	r0, [r3, #4]
  404f46:	9b06      	ldr	r3, [sp, #24]
  404f48:	f003 0007 	and.w	r0, r3, #7
  404f4c:	b05d      	add	sp, #372	; 0x174
  404f4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404f52:	9b02      	ldr	r3, [sp, #8]
  404f54:	ad34      	add	r5, sp, #208	; 0xd0
  404f56:	442b      	add	r3, r5
  404f58:	2000      	movs	r0, #0
  404f5a:	461c      	mov	r4, r3
  404f5c:	f854 1d04 	ldr.w	r1, [r4, #-4]!
  404f60:	f000 feec 	bl	405d3c <__addsf3>
  404f64:	42a5      	cmp	r5, r4
  404f66:	d1f9      	bne.n	404f5c <__kernel_rem_pio2f+0x5e4>
  404f68:	f1b9 0f00 	cmp.w	r9, #0
  404f6c:	d001      	beq.n	404f72 <__kernel_rem_pio2f+0x5fa>
  404f6e:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  404f72:	9b07      	ldr	r3, [sp, #28]
  404f74:	6018      	str	r0, [r3, #0]
  404f76:	9b06      	ldr	r3, [sp, #24]
  404f78:	f003 0007 	and.w	r0, r3, #7
  404f7c:	b05d      	add	sp, #372	; 0x174
  404f7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404f82:	46ca      	mov	sl, r9
  404f84:	f847 af04 	str.w	sl, [r7, #4]!
  404f88:	4547      	cmp	r7, r8
  404f8a:	f106 0604 	add.w	r6, r6, #4
  404f8e:	f47f ad3b 	bne.w	404a08 <__kernel_rem_pio2f+0x90>
  404f92:	e554      	b.n	404a3e <__kernel_rem_pio2f+0xc6>
  404f94:	9b06      	ldr	r3, [sp, #24]
  404f96:	f1b8 0f00 	cmp.w	r8, #0
  404f9a:	f103 0301 	add.w	r3, r3, #1
  404f9e:	9306      	str	r3, [sp, #24]
  404fa0:	bfc8      	it	gt
  404fa2:	2402      	movgt	r4, #2
  404fa4:	f73f adcd 	bgt.w	404b42 <__kernel_rem_pio2f+0x1ca>
  404fa8:	4639      	mov	r1, r7
  404faa:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  404fae:	f000 fec3 	bl	405d38 <__aeabi_fsub>
  404fb2:	2402      	movs	r4, #2
  404fb4:	4607      	mov	r7, r0
  404fb6:	e618      	b.n	404bea <__kernel_rem_pio2f+0x272>
  404fb8:	9b04      	ldr	r3, [sp, #16]
  404fba:	2b00      	cmp	r3, #0
  404fbc:	dd22      	ble.n	405004 <__kernel_rem_pio2f+0x68c>
  404fbe:	2600      	movs	r6, #0
  404fc0:	9b04      	ldr	r3, [sp, #16]
  404fc2:	2b01      	cmp	r3, #1
  404fc4:	f43f adf2 	beq.w	404bac <__kernel_rem_pio2f+0x234>
  404fc8:	2b02      	cmp	r3, #2
  404fca:	d107      	bne.n	404fdc <__kernel_rem_pio2f+0x664>
  404fcc:	f108 32ff 	add.w	r2, r8, #4294967295
  404fd0:	f85a 3022 	ldr.w	r3, [sl, r2, lsl #2]
  404fd4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
  404fd8:	f84a 3022 	str.w	r3, [sl, r2, lsl #2]
  404fdc:	2c02      	cmp	r4, #2
  404fde:	f47f ae04 	bne.w	404bea <__kernel_rem_pio2f+0x272>
  404fe2:	4639      	mov	r1, r7
  404fe4:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  404fe8:	f000 fea6 	bl	405d38 <__aeabi_fsub>
  404fec:	4607      	mov	r7, r0
  404fee:	2e00      	cmp	r6, #0
  404ff0:	f43f adfb 	beq.w	404bea <__kernel_rem_pio2f+0x272>
  404ff4:	e5ee      	b.n	404bd4 <__kernel_rem_pio2f+0x25c>
  404ff6:	3301      	adds	r3, #1
  404ff8:	4598      	cmp	r8, r3
  404ffa:	f47f adad 	bne.w	404b58 <__kernel_rem_pio2f+0x1e0>
  404ffe:	9b04      	ldr	r3, [sp, #16]
  405000:	2b00      	cmp	r3, #0
  405002:	dcdd      	bgt.n	404fc0 <__kernel_rem_pio2f+0x648>
  405004:	2c02      	cmp	r4, #2
  405006:	f47f adf0 	bne.w	404bea <__kernel_rem_pio2f+0x272>
  40500a:	4639      	mov	r1, r7
  40500c:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  405010:	f000 fe92 	bl	405d38 <__aeabi_fsub>
  405014:	4607      	mov	r7, r0
  405016:	e5e8      	b.n	404bea <__kernel_rem_pio2f+0x272>
  405018:	2301      	movs	r3, #1
  40501a:	e610      	b.n	404c3e <__kernel_rem_pio2f+0x2c6>
  40501c:	9b07      	ldr	r3, [sp, #28]
  40501e:	4601      	mov	r1, r0
  405020:	6018      	str	r0, [r3, #0]
  405022:	9834      	ldr	r0, [sp, #208]	; 0xd0
  405024:	f000 fe88 	bl	405d38 <__aeabi_fsub>
  405028:	2f00      	cmp	r7, #0
  40502a:	f73f af7c 	bgt.w	404f26 <__kernel_rem_pio2f+0x5ae>
  40502e:	9b07      	ldr	r3, [sp, #28]
  405030:	6058      	str	r0, [r3, #4]
  405032:	e788      	b.n	404f46 <__kernel_rem_pio2f+0x5ce>
  405034:	4620      	mov	r0, r4
  405036:	f001 f965 	bl	406304 <__aeabi_f2iz>
  40503a:	4647      	mov	r7, r8
  40503c:	f84a 0028 	str.w	r0, [sl, r8, lsl #2]
  405040:	e69f      	b.n	404d82 <__kernel_rem_pio2f+0x40a>
  405042:	9a34      	ldr	r2, [sp, #208]	; 0xd0
  405044:	9b35      	ldr	r3, [sp, #212]	; 0xd4
  405046:	e74b      	b.n	404ee0 <__kernel_rem_pio2f+0x568>
  405048:	2000      	movs	r0, #0
  40504a:	e73d      	b.n	404ec8 <__kernel_rem_pio2f+0x550>
  40504c:	9b66      	ldr	r3, [sp, #408]	; 0x198
  40504e:	2b03      	cmp	r3, #3
  405050:	f63f af4a 	bhi.w	404ee8 <__kernel_rem_pio2f+0x570>
  405054:	a201      	add	r2, pc, #4	; (adr r2, 40505c <__kernel_rem_pio2f+0x6e4>)
  405056:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40505a:	bf00      	nop
  40505c:	00405071 	.word	0x00405071
  405060:	0040506d 	.word	0x0040506d
  405064:	0040506d 	.word	0x0040506d
  405068:	00405049 	.word	0x00405049
  40506c:	2000      	movs	r0, #0
  40506e:	e74c      	b.n	404f0a <__kernel_rem_pio2f+0x592>
  405070:	2000      	movs	r0, #0
  405072:	e779      	b.n	404f68 <__kernel_rem_pio2f+0x5f0>
  405074:	2101      	movs	r1, #1
  405076:	2300      	movs	r3, #0
  405078:	e574      	b.n	404b64 <__kernel_rem_pio2f+0x1ec>
  40507a:	bf00      	nop
  40507c:	0040b8fc 	.word	0x0040b8fc
  405080:	3fc90000 	.word	0x3fc90000

00405084 <__kernel_sinf>:
  405084:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405088:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
  40508c:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
  405090:	4604      	mov	r4, r0
  405092:	460f      	mov	r7, r1
  405094:	4690      	mov	r8, r2
  405096:	da03      	bge.n	4050a0 <__kernel_sinf+0x1c>
  405098:	f001 f934 	bl	406304 <__aeabi_f2iz>
  40509c:	2800      	cmp	r0, #0
  40509e:	d058      	beq.n	405152 <__kernel_sinf+0xce>
  4050a0:	4621      	mov	r1, r4
  4050a2:	4620      	mov	r0, r4
  4050a4:	f000 ff52 	bl	405f4c <__aeabi_fmul>
  4050a8:	4605      	mov	r5, r0
  4050aa:	4601      	mov	r1, r0
  4050ac:	4620      	mov	r0, r4
  4050ae:	f000 ff4d 	bl	405f4c <__aeabi_fmul>
  4050b2:	4929      	ldr	r1, [pc, #164]	; (405158 <__kernel_sinf+0xd4>)
  4050b4:	4606      	mov	r6, r0
  4050b6:	4628      	mov	r0, r5
  4050b8:	f000 ff48 	bl	405f4c <__aeabi_fmul>
  4050bc:	4927      	ldr	r1, [pc, #156]	; (40515c <__kernel_sinf+0xd8>)
  4050be:	f000 fe3b 	bl	405d38 <__aeabi_fsub>
  4050c2:	4629      	mov	r1, r5
  4050c4:	f000 ff42 	bl	405f4c <__aeabi_fmul>
  4050c8:	4925      	ldr	r1, [pc, #148]	; (405160 <__kernel_sinf+0xdc>)
  4050ca:	f000 fe37 	bl	405d3c <__addsf3>
  4050ce:	4629      	mov	r1, r5
  4050d0:	f000 ff3c 	bl	405f4c <__aeabi_fmul>
  4050d4:	4923      	ldr	r1, [pc, #140]	; (405164 <__kernel_sinf+0xe0>)
  4050d6:	f000 fe2f 	bl	405d38 <__aeabi_fsub>
  4050da:	4629      	mov	r1, r5
  4050dc:	f000 ff36 	bl	405f4c <__aeabi_fmul>
  4050e0:	4921      	ldr	r1, [pc, #132]	; (405168 <__kernel_sinf+0xe4>)
  4050e2:	f000 fe2b 	bl	405d3c <__addsf3>
  4050e6:	4681      	mov	r9, r0
  4050e8:	f1b8 0f00 	cmp.w	r8, #0
  4050ec:	d022      	beq.n	405134 <__kernel_sinf+0xb0>
  4050ee:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  4050f2:	4638      	mov	r0, r7
  4050f4:	f000 ff2a 	bl	405f4c <__aeabi_fmul>
  4050f8:	4649      	mov	r1, r9
  4050fa:	4680      	mov	r8, r0
  4050fc:	4630      	mov	r0, r6
  4050fe:	f000 ff25 	bl	405f4c <__aeabi_fmul>
  405102:	4601      	mov	r1, r0
  405104:	4640      	mov	r0, r8
  405106:	f000 fe17 	bl	405d38 <__aeabi_fsub>
  40510a:	4629      	mov	r1, r5
  40510c:	f000 ff1e 	bl	405f4c <__aeabi_fmul>
  405110:	4639      	mov	r1, r7
  405112:	f000 fe11 	bl	405d38 <__aeabi_fsub>
  405116:	4915      	ldr	r1, [pc, #84]	; (40516c <__kernel_sinf+0xe8>)
  405118:	4605      	mov	r5, r0
  40511a:	4630      	mov	r0, r6
  40511c:	f000 ff16 	bl	405f4c <__aeabi_fmul>
  405120:	4601      	mov	r1, r0
  405122:	4628      	mov	r0, r5
  405124:	f000 fe0a 	bl	405d3c <__addsf3>
  405128:	4601      	mov	r1, r0
  40512a:	4620      	mov	r0, r4
  40512c:	f000 fe04 	bl	405d38 <__aeabi_fsub>
  405130:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405134:	4601      	mov	r1, r0
  405136:	4628      	mov	r0, r5
  405138:	f000 ff08 	bl	405f4c <__aeabi_fmul>
  40513c:	490b      	ldr	r1, [pc, #44]	; (40516c <__kernel_sinf+0xe8>)
  40513e:	f000 fdfb 	bl	405d38 <__aeabi_fsub>
  405142:	4631      	mov	r1, r6
  405144:	f000 ff02 	bl	405f4c <__aeabi_fmul>
  405148:	4621      	mov	r1, r4
  40514a:	f000 fdf7 	bl	405d3c <__addsf3>
  40514e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405152:	4620      	mov	r0, r4
  405154:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405158:	2f2ec9d3 	.word	0x2f2ec9d3
  40515c:	32d72f34 	.word	0x32d72f34
  405160:	3638ef1b 	.word	0x3638ef1b
  405164:	39500d01 	.word	0x39500d01
  405168:	3c088889 	.word	0x3c088889
  40516c:	3e2aaaab 	.word	0x3e2aaaab

00405170 <matherr>:
  405170:	2000      	movs	r0, #0
  405172:	4770      	bx	lr

00405174 <nan>:
  405174:	2000      	movs	r0, #0
  405176:	4901      	ldr	r1, [pc, #4]	; (40517c <nan+0x8>)
  405178:	4770      	bx	lr
  40517a:	bf00      	nop
  40517c:	7ff80000 	.word	0x7ff80000

00405180 <atanf>:
  405180:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405184:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
  405188:	f1b5 4fa1 	cmp.w	r5, #1350565888	; 0x50800000
  40518c:	4604      	mov	r4, r0
  40518e:	4606      	mov	r6, r0
  405190:	db08      	blt.n	4051a4 <atanf+0x24>
  405192:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
  405196:	dc6f      	bgt.n	405278 <atanf+0xf8>
  405198:	2800      	cmp	r0, #0
  40519a:	f340 80a0 	ble.w	4052de <atanf+0x15e>
  40519e:	486f      	ldr	r0, [pc, #444]	; (40535c <atanf+0x1dc>)
  4051a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4051a4:	4b6e      	ldr	r3, [pc, #440]	; (405360 <atanf+0x1e0>)
  4051a6:	429d      	cmp	r5, r3
  4051a8:	dc77      	bgt.n	40529a <atanf+0x11a>
  4051aa:	f1b5 5f44 	cmp.w	r5, #822083584	; 0x31000000
  4051ae:	db68      	blt.n	405282 <atanf+0x102>
  4051b0:	f04f 37ff 	mov.w	r7, #4294967295
  4051b4:	4621      	mov	r1, r4
  4051b6:	4620      	mov	r0, r4
  4051b8:	f000 fec8 	bl	405f4c <__aeabi_fmul>
  4051bc:	4601      	mov	r1, r0
  4051be:	4680      	mov	r8, r0
  4051c0:	f000 fec4 	bl	405f4c <__aeabi_fmul>
  4051c4:	4967      	ldr	r1, [pc, #412]	; (405364 <atanf+0x1e4>)
  4051c6:	4605      	mov	r5, r0
  4051c8:	f000 fec0 	bl	405f4c <__aeabi_fmul>
  4051cc:	4966      	ldr	r1, [pc, #408]	; (405368 <atanf+0x1e8>)
  4051ce:	f000 fdb5 	bl	405d3c <__addsf3>
  4051d2:	4629      	mov	r1, r5
  4051d4:	f000 feba 	bl	405f4c <__aeabi_fmul>
  4051d8:	4964      	ldr	r1, [pc, #400]	; (40536c <atanf+0x1ec>)
  4051da:	f000 fdaf 	bl	405d3c <__addsf3>
  4051de:	4629      	mov	r1, r5
  4051e0:	f000 feb4 	bl	405f4c <__aeabi_fmul>
  4051e4:	4962      	ldr	r1, [pc, #392]	; (405370 <atanf+0x1f0>)
  4051e6:	f000 fda9 	bl	405d3c <__addsf3>
  4051ea:	4629      	mov	r1, r5
  4051ec:	f000 feae 	bl	405f4c <__aeabi_fmul>
  4051f0:	4960      	ldr	r1, [pc, #384]	; (405374 <atanf+0x1f4>)
  4051f2:	f000 fda3 	bl	405d3c <__addsf3>
  4051f6:	4629      	mov	r1, r5
  4051f8:	f000 fea8 	bl	405f4c <__aeabi_fmul>
  4051fc:	495e      	ldr	r1, [pc, #376]	; (405378 <atanf+0x1f8>)
  4051fe:	f000 fd9d 	bl	405d3c <__addsf3>
  405202:	4641      	mov	r1, r8
  405204:	f000 fea2 	bl	405f4c <__aeabi_fmul>
  405208:	495c      	ldr	r1, [pc, #368]	; (40537c <atanf+0x1fc>)
  40520a:	4680      	mov	r8, r0
  40520c:	4628      	mov	r0, r5
  40520e:	f000 fe9d 	bl	405f4c <__aeabi_fmul>
  405212:	495b      	ldr	r1, [pc, #364]	; (405380 <atanf+0x200>)
  405214:	f000 fd90 	bl	405d38 <__aeabi_fsub>
  405218:	4629      	mov	r1, r5
  40521a:	f000 fe97 	bl	405f4c <__aeabi_fmul>
  40521e:	4959      	ldr	r1, [pc, #356]	; (405384 <atanf+0x204>)
  405220:	f000 fd8a 	bl	405d38 <__aeabi_fsub>
  405224:	4629      	mov	r1, r5
  405226:	f000 fe91 	bl	405f4c <__aeabi_fmul>
  40522a:	4957      	ldr	r1, [pc, #348]	; (405388 <atanf+0x208>)
  40522c:	f000 fd84 	bl	405d38 <__aeabi_fsub>
  405230:	4629      	mov	r1, r5
  405232:	f000 fe8b 	bl	405f4c <__aeabi_fmul>
  405236:	4955      	ldr	r1, [pc, #340]	; (40538c <atanf+0x20c>)
  405238:	f000 fd7e 	bl	405d38 <__aeabi_fsub>
  40523c:	4629      	mov	r1, r5
  40523e:	f000 fe85 	bl	405f4c <__aeabi_fmul>
  405242:	1c7b      	adds	r3, r7, #1
  405244:	4601      	mov	r1, r0
  405246:	4640      	mov	r0, r8
  405248:	d04c      	beq.n	4052e4 <atanf+0x164>
  40524a:	f000 fd77 	bl	405d3c <__addsf3>
  40524e:	4621      	mov	r1, r4
  405250:	f000 fe7c 	bl	405f4c <__aeabi_fmul>
  405254:	4b4e      	ldr	r3, [pc, #312]	; (405390 <atanf+0x210>)
  405256:	4d4f      	ldr	r5, [pc, #316]	; (405394 <atanf+0x214>)
  405258:	f853 1027 	ldr.w	r1, [r3, r7, lsl #2]
  40525c:	f000 fd6c 	bl	405d38 <__aeabi_fsub>
  405260:	4621      	mov	r1, r4
  405262:	f000 fd69 	bl	405d38 <__aeabi_fsub>
  405266:	4601      	mov	r1, r0
  405268:	f855 0027 	ldr.w	r0, [r5, r7, lsl #2]
  40526c:	f000 fd64 	bl	405d38 <__aeabi_fsub>
  405270:	2e00      	cmp	r6, #0
  405272:	db30      	blt.n	4052d6 <atanf+0x156>
  405274:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405278:	4601      	mov	r1, r0
  40527a:	f000 fd5f 	bl	405d3c <__addsf3>
  40527e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405282:	4945      	ldr	r1, [pc, #276]	; (405398 <atanf+0x218>)
  405284:	f000 fd5a 	bl	405d3c <__addsf3>
  405288:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  40528c:	f001 f81a 	bl	4062c4 <__aeabi_fcmpgt>
  405290:	2800      	cmp	r0, #0
  405292:	d08d      	beq.n	4051b0 <atanf+0x30>
  405294:	4620      	mov	r0, r4
  405296:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40529a:	f000 f887 	bl	4053ac <fabsf>
  40529e:	4b3f      	ldr	r3, [pc, #252]	; (40539c <atanf+0x21c>)
  4052a0:	429d      	cmp	r5, r3
  4052a2:	4604      	mov	r4, r0
  4052a4:	dc29      	bgt.n	4052fa <atanf+0x17a>
  4052a6:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
  4052aa:	429d      	cmp	r5, r3
  4052ac:	dc44      	bgt.n	405338 <atanf+0x1b8>
  4052ae:	4601      	mov	r1, r0
  4052b0:	f000 fd44 	bl	405d3c <__addsf3>
  4052b4:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  4052b8:	f000 fd3e 	bl	405d38 <__aeabi_fsub>
  4052bc:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  4052c0:	4605      	mov	r5, r0
  4052c2:	4620      	mov	r0, r4
  4052c4:	f000 fd3a 	bl	405d3c <__addsf3>
  4052c8:	4601      	mov	r1, r0
  4052ca:	4628      	mov	r0, r5
  4052cc:	f000 fef2 	bl	4060b4 <__aeabi_fdiv>
  4052d0:	2700      	movs	r7, #0
  4052d2:	4604      	mov	r4, r0
  4052d4:	e76e      	b.n	4051b4 <atanf+0x34>
  4052d6:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  4052da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4052de:	4830      	ldr	r0, [pc, #192]	; (4053a0 <atanf+0x220>)
  4052e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4052e4:	f000 fd2a 	bl	405d3c <__addsf3>
  4052e8:	4621      	mov	r1, r4
  4052ea:	f000 fe2f 	bl	405f4c <__aeabi_fmul>
  4052ee:	4601      	mov	r1, r0
  4052f0:	4620      	mov	r0, r4
  4052f2:	f000 fd21 	bl	405d38 <__aeabi_fsub>
  4052f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4052fa:	4b2a      	ldr	r3, [pc, #168]	; (4053a4 <atanf+0x224>)
  4052fc:	429d      	cmp	r5, r3
  4052fe:	dc14      	bgt.n	40532a <atanf+0x1aa>
  405300:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
  405304:	f000 fd18 	bl	405d38 <__aeabi_fsub>
  405308:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
  40530c:	4605      	mov	r5, r0
  40530e:	4620      	mov	r0, r4
  405310:	f000 fe1c 	bl	405f4c <__aeabi_fmul>
  405314:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  405318:	f000 fd10 	bl	405d3c <__addsf3>
  40531c:	4601      	mov	r1, r0
  40531e:	4628      	mov	r0, r5
  405320:	f000 fec8 	bl	4060b4 <__aeabi_fdiv>
  405324:	2702      	movs	r7, #2
  405326:	4604      	mov	r4, r0
  405328:	e744      	b.n	4051b4 <atanf+0x34>
  40532a:	4601      	mov	r1, r0
  40532c:	481e      	ldr	r0, [pc, #120]	; (4053a8 <atanf+0x228>)
  40532e:	f000 fec1 	bl	4060b4 <__aeabi_fdiv>
  405332:	2703      	movs	r7, #3
  405334:	4604      	mov	r4, r0
  405336:	e73d      	b.n	4051b4 <atanf+0x34>
  405338:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  40533c:	f000 fcfc 	bl	405d38 <__aeabi_fsub>
  405340:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  405344:	4605      	mov	r5, r0
  405346:	4620      	mov	r0, r4
  405348:	f000 fcf8 	bl	405d3c <__addsf3>
  40534c:	4601      	mov	r1, r0
  40534e:	4628      	mov	r0, r5
  405350:	f000 feb0 	bl	4060b4 <__aeabi_fdiv>
  405354:	2701      	movs	r7, #1
  405356:	4604      	mov	r4, r0
  405358:	e72c      	b.n	4051b4 <atanf+0x34>
  40535a:	bf00      	nop
  40535c:	3fc90fdb 	.word	0x3fc90fdb
  405360:	3edfffff 	.word	0x3edfffff
  405364:	3c8569d7 	.word	0x3c8569d7
  405368:	3d4bda59 	.word	0x3d4bda59
  40536c:	3d886b35 	.word	0x3d886b35
  405370:	3dba2e6e 	.word	0x3dba2e6e
  405374:	3e124925 	.word	0x3e124925
  405378:	3eaaaaab 	.word	0x3eaaaaab
  40537c:	bd15a221 	.word	0xbd15a221
  405380:	3d6ef16b 	.word	0x3d6ef16b
  405384:	3d9d8795 	.word	0x3d9d8795
  405388:	3de38e38 	.word	0x3de38e38
  40538c:	3e4ccccd 	.word	0x3e4ccccd
  405390:	0040b944 	.word	0x0040b944
  405394:	0040b934 	.word	0x0040b934
  405398:	7149f2ca 	.word	0x7149f2ca
  40539c:	3f97ffff 	.word	0x3f97ffff
  4053a0:	bfc90fdb 	.word	0xbfc90fdb
  4053a4:	401bffff 	.word	0x401bffff
  4053a8:	bf800000 	.word	0xbf800000

004053ac <fabsf>:
  4053ac:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
  4053b0:	4770      	bx	lr
  4053b2:	bf00      	nop

004053b4 <floorf>:
  4053b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4053b8:	f020 4700 	bic.w	r7, r0, #2147483648	; 0x80000000
  4053bc:	0dfc      	lsrs	r4, r7, #23
  4053be:	3c7f      	subs	r4, #127	; 0x7f
  4053c0:	2c16      	cmp	r4, #22
  4053c2:	4605      	mov	r5, r0
  4053c4:	dc13      	bgt.n	4053ee <floorf+0x3a>
  4053c6:	2c00      	cmp	r4, #0
  4053c8:	4680      	mov	r8, r0
  4053ca:	db1b      	blt.n	405404 <floorf+0x50>
  4053cc:	4f19      	ldr	r7, [pc, #100]	; (405434 <floorf+0x80>)
  4053ce:	4127      	asrs	r7, r4
  4053d0:	4238      	tst	r0, r7
  4053d2:	d014      	beq.n	4053fe <floorf+0x4a>
  4053d4:	4918      	ldr	r1, [pc, #96]	; (405438 <floorf+0x84>)
  4053d6:	f000 fcb1 	bl	405d3c <__addsf3>
  4053da:	2100      	movs	r1, #0
  4053dc:	f000 ff72 	bl	4062c4 <__aeabi_fcmpgt>
  4053e0:	b168      	cbz	r0, 4053fe <floorf+0x4a>
  4053e2:	2d00      	cmp	r5, #0
  4053e4:	db1b      	blt.n	40541e <floorf+0x6a>
  4053e6:	ea28 0007 	bic.w	r0, r8, r7
  4053ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4053ee:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
  4053f2:	d304      	bcc.n	4053fe <floorf+0x4a>
  4053f4:	4601      	mov	r1, r0
  4053f6:	f000 fca1 	bl	405d3c <__addsf3>
  4053fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4053fe:	4628      	mov	r0, r5
  405400:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405404:	490c      	ldr	r1, [pc, #48]	; (405438 <floorf+0x84>)
  405406:	f000 fc99 	bl	405d3c <__addsf3>
  40540a:	2100      	movs	r1, #0
  40540c:	f000 ff5a 	bl	4062c4 <__aeabi_fcmpgt>
  405410:	2800      	cmp	r0, #0
  405412:	d0f4      	beq.n	4053fe <floorf+0x4a>
  405414:	2d00      	cmp	r5, #0
  405416:	db08      	blt.n	40542a <floorf+0x76>
  405418:	2000      	movs	r0, #0
  40541a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40541e:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
  405422:	fa43 f404 	asr.w	r4, r3, r4
  405426:	44a0      	add	r8, r4
  405428:	e7dd      	b.n	4053e6 <floorf+0x32>
  40542a:	2f00      	cmp	r7, #0
  40542c:	d0e7      	beq.n	4053fe <floorf+0x4a>
  40542e:	4803      	ldr	r0, [pc, #12]	; (40543c <floorf+0x88>)
  405430:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405434:	007fffff 	.word	0x007fffff
  405438:	7149f2ca 	.word	0x7149f2ca
  40543c:	bf800000 	.word	0xbf800000

00405440 <scalbnf>:
  405440:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
  405444:	b538      	push	{r3, r4, r5, lr}
  405446:	4603      	mov	r3, r0
  405448:	d016      	beq.n	405478 <scalbnf+0x38>
  40544a:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
  40544e:	d20f      	bcs.n	405470 <scalbnf+0x30>
  405450:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
  405454:	460d      	mov	r5, r1
  405456:	d310      	bcc.n	40547a <scalbnf+0x3a>
  405458:	4604      	mov	r4, r0
  40545a:	0dd0      	lsrs	r0, r2, #23
  40545c:	4428      	add	r0, r5
  40545e:	28fe      	cmp	r0, #254	; 0xfe
  405460:	dc2e      	bgt.n	4054c0 <scalbnf+0x80>
  405462:	2800      	cmp	r0, #0
  405464:	dd1d      	ble.n	4054a2 <scalbnf+0x62>
  405466:	f024 44ff 	bic.w	r4, r4, #2139095040	; 0x7f800000
  40546a:	ea44 50c0 	orr.w	r0, r4, r0, lsl #23
  40546e:	bd38      	pop	{r3, r4, r5, pc}
  405470:	4601      	mov	r1, r0
  405472:	f000 fc63 	bl	405d3c <__addsf3>
  405476:	bd38      	pop	{r3, r4, r5, pc}
  405478:	bd38      	pop	{r3, r4, r5, pc}
  40547a:	f04f 4198 	mov.w	r1, #1275068416	; 0x4c000000
  40547e:	f000 fd65 	bl	405f4c <__aeabi_fmul>
  405482:	4a18      	ldr	r2, [pc, #96]	; (4054e4 <scalbnf+0xa4>)
  405484:	4295      	cmp	r5, r2
  405486:	4603      	mov	r3, r0
  405488:	db07      	blt.n	40549a <scalbnf+0x5a>
  40548a:	4604      	mov	r4, r0
  40548c:	f3c0 50c7 	ubfx	r0, r0, #23, #8
  405490:	3819      	subs	r0, #25
  405492:	e7e3      	b.n	40545c <scalbnf+0x1c>
  405494:	4814      	ldr	r0, [pc, #80]	; (4054e8 <scalbnf+0xa8>)
  405496:	f000 f82b 	bl	4054f0 <copysignf>
  40549a:	4913      	ldr	r1, [pc, #76]	; (4054e8 <scalbnf+0xa8>)
  40549c:	f000 fd56 	bl	405f4c <__aeabi_fmul>
  4054a0:	bd38      	pop	{r3, r4, r5, pc}
  4054a2:	f110 0f16 	cmn.w	r0, #22
  4054a6:	da13      	bge.n	4054d0 <scalbnf+0x90>
  4054a8:	f24c 3250 	movw	r2, #50000	; 0xc350
  4054ac:	4295      	cmp	r5, r2
  4054ae:	4619      	mov	r1, r3
  4054b0:	ddf0      	ble.n	405494 <scalbnf+0x54>
  4054b2:	480e      	ldr	r0, [pc, #56]	; (4054ec <scalbnf+0xac>)
  4054b4:	f000 f81c 	bl	4054f0 <copysignf>
  4054b8:	490c      	ldr	r1, [pc, #48]	; (4054ec <scalbnf+0xac>)
  4054ba:	f000 fd47 	bl	405f4c <__aeabi_fmul>
  4054be:	bd38      	pop	{r3, r4, r5, pc}
  4054c0:	4619      	mov	r1, r3
  4054c2:	480a      	ldr	r0, [pc, #40]	; (4054ec <scalbnf+0xac>)
  4054c4:	f000 f814 	bl	4054f0 <copysignf>
  4054c8:	4908      	ldr	r1, [pc, #32]	; (4054ec <scalbnf+0xac>)
  4054ca:	f000 fd3f 	bl	405f4c <__aeabi_fmul>
  4054ce:	bd38      	pop	{r3, r4, r5, pc}
  4054d0:	f024 44ff 	bic.w	r4, r4, #2139095040	; 0x7f800000
  4054d4:	3019      	adds	r0, #25
  4054d6:	ea44 50c0 	orr.w	r0, r4, r0, lsl #23
  4054da:	f04f 514c 	mov.w	r1, #855638016	; 0x33000000
  4054de:	f000 fd35 	bl	405f4c <__aeabi_fmul>
  4054e2:	bd38      	pop	{r3, r4, r5, pc}
  4054e4:	ffff3cb0 	.word	0xffff3cb0
  4054e8:	0da24260 	.word	0x0da24260
  4054ec:	7149f2ca 	.word	0x7149f2ca

004054f0 <copysignf>:
  4054f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4054f4:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
  4054f8:	4308      	orrs	r0, r1
  4054fa:	4770      	bx	lr

004054fc <__aeabi_drsub>:
  4054fc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  405500:	e002      	b.n	405508 <__adddf3>
  405502:	bf00      	nop

00405504 <__aeabi_dsub>:
  405504:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00405508 <__adddf3>:
  405508:	b530      	push	{r4, r5, lr}
  40550a:	ea4f 0441 	mov.w	r4, r1, lsl #1
  40550e:	ea4f 0543 	mov.w	r5, r3, lsl #1
  405512:	ea94 0f05 	teq	r4, r5
  405516:	bf08      	it	eq
  405518:	ea90 0f02 	teqeq	r0, r2
  40551c:	bf1f      	itttt	ne
  40551e:	ea54 0c00 	orrsne.w	ip, r4, r0
  405522:	ea55 0c02 	orrsne.w	ip, r5, r2
  405526:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  40552a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40552e:	f000 80e2 	beq.w	4056f6 <__adddf3+0x1ee>
  405532:	ea4f 5454 	mov.w	r4, r4, lsr #21
  405536:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  40553a:	bfb8      	it	lt
  40553c:	426d      	neglt	r5, r5
  40553e:	dd0c      	ble.n	40555a <__adddf3+0x52>
  405540:	442c      	add	r4, r5
  405542:	ea80 0202 	eor.w	r2, r0, r2
  405546:	ea81 0303 	eor.w	r3, r1, r3
  40554a:	ea82 0000 	eor.w	r0, r2, r0
  40554e:	ea83 0101 	eor.w	r1, r3, r1
  405552:	ea80 0202 	eor.w	r2, r0, r2
  405556:	ea81 0303 	eor.w	r3, r1, r3
  40555a:	2d36      	cmp	r5, #54	; 0x36
  40555c:	bf88      	it	hi
  40555e:	bd30      	pophi	{r4, r5, pc}
  405560:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  405564:	ea4f 3101 	mov.w	r1, r1, lsl #12
  405568:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  40556c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  405570:	d002      	beq.n	405578 <__adddf3+0x70>
  405572:	4240      	negs	r0, r0
  405574:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  405578:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  40557c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  405580:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  405584:	d002      	beq.n	40558c <__adddf3+0x84>
  405586:	4252      	negs	r2, r2
  405588:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40558c:	ea94 0f05 	teq	r4, r5
  405590:	f000 80a7 	beq.w	4056e2 <__adddf3+0x1da>
  405594:	f1a4 0401 	sub.w	r4, r4, #1
  405598:	f1d5 0e20 	rsbs	lr, r5, #32
  40559c:	db0d      	blt.n	4055ba <__adddf3+0xb2>
  40559e:	fa02 fc0e 	lsl.w	ip, r2, lr
  4055a2:	fa22 f205 	lsr.w	r2, r2, r5
  4055a6:	1880      	adds	r0, r0, r2
  4055a8:	f141 0100 	adc.w	r1, r1, #0
  4055ac:	fa03 f20e 	lsl.w	r2, r3, lr
  4055b0:	1880      	adds	r0, r0, r2
  4055b2:	fa43 f305 	asr.w	r3, r3, r5
  4055b6:	4159      	adcs	r1, r3
  4055b8:	e00e      	b.n	4055d8 <__adddf3+0xd0>
  4055ba:	f1a5 0520 	sub.w	r5, r5, #32
  4055be:	f10e 0e20 	add.w	lr, lr, #32
  4055c2:	2a01      	cmp	r2, #1
  4055c4:	fa03 fc0e 	lsl.w	ip, r3, lr
  4055c8:	bf28      	it	cs
  4055ca:	f04c 0c02 	orrcs.w	ip, ip, #2
  4055ce:	fa43 f305 	asr.w	r3, r3, r5
  4055d2:	18c0      	adds	r0, r0, r3
  4055d4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  4055d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4055dc:	d507      	bpl.n	4055ee <__adddf3+0xe6>
  4055de:	f04f 0e00 	mov.w	lr, #0
  4055e2:	f1dc 0c00 	rsbs	ip, ip, #0
  4055e6:	eb7e 0000 	sbcs.w	r0, lr, r0
  4055ea:	eb6e 0101 	sbc.w	r1, lr, r1
  4055ee:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  4055f2:	d31b      	bcc.n	40562c <__adddf3+0x124>
  4055f4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  4055f8:	d30c      	bcc.n	405614 <__adddf3+0x10c>
  4055fa:	0849      	lsrs	r1, r1, #1
  4055fc:	ea5f 0030 	movs.w	r0, r0, rrx
  405600:	ea4f 0c3c 	mov.w	ip, ip, rrx
  405604:	f104 0401 	add.w	r4, r4, #1
  405608:	ea4f 5244 	mov.w	r2, r4, lsl #21
  40560c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  405610:	f080 809a 	bcs.w	405748 <__adddf3+0x240>
  405614:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  405618:	bf08      	it	eq
  40561a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40561e:	f150 0000 	adcs.w	r0, r0, #0
  405622:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405626:	ea41 0105 	orr.w	r1, r1, r5
  40562a:	bd30      	pop	{r4, r5, pc}
  40562c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  405630:	4140      	adcs	r0, r0
  405632:	eb41 0101 	adc.w	r1, r1, r1
  405636:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40563a:	f1a4 0401 	sub.w	r4, r4, #1
  40563e:	d1e9      	bne.n	405614 <__adddf3+0x10c>
  405640:	f091 0f00 	teq	r1, #0
  405644:	bf04      	itt	eq
  405646:	4601      	moveq	r1, r0
  405648:	2000      	moveq	r0, #0
  40564a:	fab1 f381 	clz	r3, r1
  40564e:	bf08      	it	eq
  405650:	3320      	addeq	r3, #32
  405652:	f1a3 030b 	sub.w	r3, r3, #11
  405656:	f1b3 0220 	subs.w	r2, r3, #32
  40565a:	da0c      	bge.n	405676 <__adddf3+0x16e>
  40565c:	320c      	adds	r2, #12
  40565e:	dd08      	ble.n	405672 <__adddf3+0x16a>
  405660:	f102 0c14 	add.w	ip, r2, #20
  405664:	f1c2 020c 	rsb	r2, r2, #12
  405668:	fa01 f00c 	lsl.w	r0, r1, ip
  40566c:	fa21 f102 	lsr.w	r1, r1, r2
  405670:	e00c      	b.n	40568c <__adddf3+0x184>
  405672:	f102 0214 	add.w	r2, r2, #20
  405676:	bfd8      	it	le
  405678:	f1c2 0c20 	rsble	ip, r2, #32
  40567c:	fa01 f102 	lsl.w	r1, r1, r2
  405680:	fa20 fc0c 	lsr.w	ip, r0, ip
  405684:	bfdc      	itt	le
  405686:	ea41 010c 	orrle.w	r1, r1, ip
  40568a:	4090      	lslle	r0, r2
  40568c:	1ae4      	subs	r4, r4, r3
  40568e:	bfa2      	ittt	ge
  405690:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  405694:	4329      	orrge	r1, r5
  405696:	bd30      	popge	{r4, r5, pc}
  405698:	ea6f 0404 	mvn.w	r4, r4
  40569c:	3c1f      	subs	r4, #31
  40569e:	da1c      	bge.n	4056da <__adddf3+0x1d2>
  4056a0:	340c      	adds	r4, #12
  4056a2:	dc0e      	bgt.n	4056c2 <__adddf3+0x1ba>
  4056a4:	f104 0414 	add.w	r4, r4, #20
  4056a8:	f1c4 0220 	rsb	r2, r4, #32
  4056ac:	fa20 f004 	lsr.w	r0, r0, r4
  4056b0:	fa01 f302 	lsl.w	r3, r1, r2
  4056b4:	ea40 0003 	orr.w	r0, r0, r3
  4056b8:	fa21 f304 	lsr.w	r3, r1, r4
  4056bc:	ea45 0103 	orr.w	r1, r5, r3
  4056c0:	bd30      	pop	{r4, r5, pc}
  4056c2:	f1c4 040c 	rsb	r4, r4, #12
  4056c6:	f1c4 0220 	rsb	r2, r4, #32
  4056ca:	fa20 f002 	lsr.w	r0, r0, r2
  4056ce:	fa01 f304 	lsl.w	r3, r1, r4
  4056d2:	ea40 0003 	orr.w	r0, r0, r3
  4056d6:	4629      	mov	r1, r5
  4056d8:	bd30      	pop	{r4, r5, pc}
  4056da:	fa21 f004 	lsr.w	r0, r1, r4
  4056de:	4629      	mov	r1, r5
  4056e0:	bd30      	pop	{r4, r5, pc}
  4056e2:	f094 0f00 	teq	r4, #0
  4056e6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  4056ea:	bf06      	itte	eq
  4056ec:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  4056f0:	3401      	addeq	r4, #1
  4056f2:	3d01      	subne	r5, #1
  4056f4:	e74e      	b.n	405594 <__adddf3+0x8c>
  4056f6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4056fa:	bf18      	it	ne
  4056fc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  405700:	d029      	beq.n	405756 <__adddf3+0x24e>
  405702:	ea94 0f05 	teq	r4, r5
  405706:	bf08      	it	eq
  405708:	ea90 0f02 	teqeq	r0, r2
  40570c:	d005      	beq.n	40571a <__adddf3+0x212>
  40570e:	ea54 0c00 	orrs.w	ip, r4, r0
  405712:	bf04      	itt	eq
  405714:	4619      	moveq	r1, r3
  405716:	4610      	moveq	r0, r2
  405718:	bd30      	pop	{r4, r5, pc}
  40571a:	ea91 0f03 	teq	r1, r3
  40571e:	bf1e      	ittt	ne
  405720:	2100      	movne	r1, #0
  405722:	2000      	movne	r0, #0
  405724:	bd30      	popne	{r4, r5, pc}
  405726:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  40572a:	d105      	bne.n	405738 <__adddf3+0x230>
  40572c:	0040      	lsls	r0, r0, #1
  40572e:	4149      	adcs	r1, r1
  405730:	bf28      	it	cs
  405732:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  405736:	bd30      	pop	{r4, r5, pc}
  405738:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  40573c:	bf3c      	itt	cc
  40573e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  405742:	bd30      	popcc	{r4, r5, pc}
  405744:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405748:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  40574c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  405750:	f04f 0000 	mov.w	r0, #0
  405754:	bd30      	pop	{r4, r5, pc}
  405756:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40575a:	bf1a      	itte	ne
  40575c:	4619      	movne	r1, r3
  40575e:	4610      	movne	r0, r2
  405760:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  405764:	bf1c      	itt	ne
  405766:	460b      	movne	r3, r1
  405768:	4602      	movne	r2, r0
  40576a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40576e:	bf06      	itte	eq
  405770:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  405774:	ea91 0f03 	teqeq	r1, r3
  405778:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  40577c:	bd30      	pop	{r4, r5, pc}
  40577e:	bf00      	nop

00405780 <__aeabi_ui2d>:
  405780:	f090 0f00 	teq	r0, #0
  405784:	bf04      	itt	eq
  405786:	2100      	moveq	r1, #0
  405788:	4770      	bxeq	lr
  40578a:	b530      	push	{r4, r5, lr}
  40578c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405790:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405794:	f04f 0500 	mov.w	r5, #0
  405798:	f04f 0100 	mov.w	r1, #0
  40579c:	e750      	b.n	405640 <__adddf3+0x138>
  40579e:	bf00      	nop

004057a0 <__aeabi_i2d>:
  4057a0:	f090 0f00 	teq	r0, #0
  4057a4:	bf04      	itt	eq
  4057a6:	2100      	moveq	r1, #0
  4057a8:	4770      	bxeq	lr
  4057aa:	b530      	push	{r4, r5, lr}
  4057ac:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4057b0:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4057b4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  4057b8:	bf48      	it	mi
  4057ba:	4240      	negmi	r0, r0
  4057bc:	f04f 0100 	mov.w	r1, #0
  4057c0:	e73e      	b.n	405640 <__adddf3+0x138>
  4057c2:	bf00      	nop

004057c4 <__aeabi_f2d>:
  4057c4:	0042      	lsls	r2, r0, #1
  4057c6:	ea4f 01e2 	mov.w	r1, r2, asr #3
  4057ca:	ea4f 0131 	mov.w	r1, r1, rrx
  4057ce:	ea4f 7002 	mov.w	r0, r2, lsl #28
  4057d2:	bf1f      	itttt	ne
  4057d4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  4057d8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4057dc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  4057e0:	4770      	bxne	lr
  4057e2:	f092 0f00 	teq	r2, #0
  4057e6:	bf14      	ite	ne
  4057e8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4057ec:	4770      	bxeq	lr
  4057ee:	b530      	push	{r4, r5, lr}
  4057f0:	f44f 7460 	mov.w	r4, #896	; 0x380
  4057f4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4057f8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4057fc:	e720      	b.n	405640 <__adddf3+0x138>
  4057fe:	bf00      	nop

00405800 <__aeabi_ul2d>:
  405800:	ea50 0201 	orrs.w	r2, r0, r1
  405804:	bf08      	it	eq
  405806:	4770      	bxeq	lr
  405808:	b530      	push	{r4, r5, lr}
  40580a:	f04f 0500 	mov.w	r5, #0
  40580e:	e00a      	b.n	405826 <__aeabi_l2d+0x16>

00405810 <__aeabi_l2d>:
  405810:	ea50 0201 	orrs.w	r2, r0, r1
  405814:	bf08      	it	eq
  405816:	4770      	bxeq	lr
  405818:	b530      	push	{r4, r5, lr}
  40581a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  40581e:	d502      	bpl.n	405826 <__aeabi_l2d+0x16>
  405820:	4240      	negs	r0, r0
  405822:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  405826:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40582a:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40582e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  405832:	f43f aedc 	beq.w	4055ee <__adddf3+0xe6>
  405836:	f04f 0203 	mov.w	r2, #3
  40583a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40583e:	bf18      	it	ne
  405840:	3203      	addne	r2, #3
  405842:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  405846:	bf18      	it	ne
  405848:	3203      	addne	r2, #3
  40584a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  40584e:	f1c2 0320 	rsb	r3, r2, #32
  405852:	fa00 fc03 	lsl.w	ip, r0, r3
  405856:	fa20 f002 	lsr.w	r0, r0, r2
  40585a:	fa01 fe03 	lsl.w	lr, r1, r3
  40585e:	ea40 000e 	orr.w	r0, r0, lr
  405862:	fa21 f102 	lsr.w	r1, r1, r2
  405866:	4414      	add	r4, r2
  405868:	e6c1      	b.n	4055ee <__adddf3+0xe6>
  40586a:	bf00      	nop

0040586c <__aeabi_dmul>:
  40586c:	b570      	push	{r4, r5, r6, lr}
  40586e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  405872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  405876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40587a:	bf1d      	ittte	ne
  40587c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  405880:	ea94 0f0c 	teqne	r4, ip
  405884:	ea95 0f0c 	teqne	r5, ip
  405888:	f000 f8de 	bleq	405a48 <__aeabi_dmul+0x1dc>
  40588c:	442c      	add	r4, r5
  40588e:	ea81 0603 	eor.w	r6, r1, r3
  405892:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  405896:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40589a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  40589e:	bf18      	it	ne
  4058a0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  4058a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4058a8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4058ac:	d038      	beq.n	405920 <__aeabi_dmul+0xb4>
  4058ae:	fba0 ce02 	umull	ip, lr, r0, r2
  4058b2:	f04f 0500 	mov.w	r5, #0
  4058b6:	fbe1 e502 	umlal	lr, r5, r1, r2
  4058ba:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  4058be:	fbe0 e503 	umlal	lr, r5, r0, r3
  4058c2:	f04f 0600 	mov.w	r6, #0
  4058c6:	fbe1 5603 	umlal	r5, r6, r1, r3
  4058ca:	f09c 0f00 	teq	ip, #0
  4058ce:	bf18      	it	ne
  4058d0:	f04e 0e01 	orrne.w	lr, lr, #1
  4058d4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  4058d8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  4058dc:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  4058e0:	d204      	bcs.n	4058ec <__aeabi_dmul+0x80>
  4058e2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  4058e6:	416d      	adcs	r5, r5
  4058e8:	eb46 0606 	adc.w	r6, r6, r6
  4058ec:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  4058f0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  4058f4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  4058f8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  4058fc:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  405900:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  405904:	bf88      	it	hi
  405906:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40590a:	d81e      	bhi.n	40594a <__aeabi_dmul+0xde>
  40590c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  405910:	bf08      	it	eq
  405912:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  405916:	f150 0000 	adcs.w	r0, r0, #0
  40591a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40591e:	bd70      	pop	{r4, r5, r6, pc}
  405920:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  405924:	ea46 0101 	orr.w	r1, r6, r1
  405928:	ea40 0002 	orr.w	r0, r0, r2
  40592c:	ea81 0103 	eor.w	r1, r1, r3
  405930:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  405934:	bfc2      	ittt	gt
  405936:	ebd4 050c 	rsbsgt	r5, r4, ip
  40593a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40593e:	bd70      	popgt	{r4, r5, r6, pc}
  405940:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405944:	f04f 0e00 	mov.w	lr, #0
  405948:	3c01      	subs	r4, #1
  40594a:	f300 80ab 	bgt.w	405aa4 <__aeabi_dmul+0x238>
  40594e:	f114 0f36 	cmn.w	r4, #54	; 0x36
  405952:	bfde      	ittt	le
  405954:	2000      	movle	r0, #0
  405956:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  40595a:	bd70      	pople	{r4, r5, r6, pc}
  40595c:	f1c4 0400 	rsb	r4, r4, #0
  405960:	3c20      	subs	r4, #32
  405962:	da35      	bge.n	4059d0 <__aeabi_dmul+0x164>
  405964:	340c      	adds	r4, #12
  405966:	dc1b      	bgt.n	4059a0 <__aeabi_dmul+0x134>
  405968:	f104 0414 	add.w	r4, r4, #20
  40596c:	f1c4 0520 	rsb	r5, r4, #32
  405970:	fa00 f305 	lsl.w	r3, r0, r5
  405974:	fa20 f004 	lsr.w	r0, r0, r4
  405978:	fa01 f205 	lsl.w	r2, r1, r5
  40597c:	ea40 0002 	orr.w	r0, r0, r2
  405980:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  405984:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  405988:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40598c:	fa21 f604 	lsr.w	r6, r1, r4
  405990:	eb42 0106 	adc.w	r1, r2, r6
  405994:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405998:	bf08      	it	eq
  40599a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40599e:	bd70      	pop	{r4, r5, r6, pc}
  4059a0:	f1c4 040c 	rsb	r4, r4, #12
  4059a4:	f1c4 0520 	rsb	r5, r4, #32
  4059a8:	fa00 f304 	lsl.w	r3, r0, r4
  4059ac:	fa20 f005 	lsr.w	r0, r0, r5
  4059b0:	fa01 f204 	lsl.w	r2, r1, r4
  4059b4:	ea40 0002 	orr.w	r0, r0, r2
  4059b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4059bc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4059c0:	f141 0100 	adc.w	r1, r1, #0
  4059c4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4059c8:	bf08      	it	eq
  4059ca:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4059ce:	bd70      	pop	{r4, r5, r6, pc}
  4059d0:	f1c4 0520 	rsb	r5, r4, #32
  4059d4:	fa00 f205 	lsl.w	r2, r0, r5
  4059d8:	ea4e 0e02 	orr.w	lr, lr, r2
  4059dc:	fa20 f304 	lsr.w	r3, r0, r4
  4059e0:	fa01 f205 	lsl.w	r2, r1, r5
  4059e4:	ea43 0302 	orr.w	r3, r3, r2
  4059e8:	fa21 f004 	lsr.w	r0, r1, r4
  4059ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4059f0:	fa21 f204 	lsr.w	r2, r1, r4
  4059f4:	ea20 0002 	bic.w	r0, r0, r2
  4059f8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  4059fc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405a00:	bf08      	it	eq
  405a02:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405a06:	bd70      	pop	{r4, r5, r6, pc}
  405a08:	f094 0f00 	teq	r4, #0
  405a0c:	d10f      	bne.n	405a2e <__aeabi_dmul+0x1c2>
  405a0e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  405a12:	0040      	lsls	r0, r0, #1
  405a14:	eb41 0101 	adc.w	r1, r1, r1
  405a18:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405a1c:	bf08      	it	eq
  405a1e:	3c01      	subeq	r4, #1
  405a20:	d0f7      	beq.n	405a12 <__aeabi_dmul+0x1a6>
  405a22:	ea41 0106 	orr.w	r1, r1, r6
  405a26:	f095 0f00 	teq	r5, #0
  405a2a:	bf18      	it	ne
  405a2c:	4770      	bxne	lr
  405a2e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  405a32:	0052      	lsls	r2, r2, #1
  405a34:	eb43 0303 	adc.w	r3, r3, r3
  405a38:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  405a3c:	bf08      	it	eq
  405a3e:	3d01      	subeq	r5, #1
  405a40:	d0f7      	beq.n	405a32 <__aeabi_dmul+0x1c6>
  405a42:	ea43 0306 	orr.w	r3, r3, r6
  405a46:	4770      	bx	lr
  405a48:	ea94 0f0c 	teq	r4, ip
  405a4c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  405a50:	bf18      	it	ne
  405a52:	ea95 0f0c 	teqne	r5, ip
  405a56:	d00c      	beq.n	405a72 <__aeabi_dmul+0x206>
  405a58:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  405a5c:	bf18      	it	ne
  405a5e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  405a62:	d1d1      	bne.n	405a08 <__aeabi_dmul+0x19c>
  405a64:	ea81 0103 	eor.w	r1, r1, r3
  405a68:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405a6c:	f04f 0000 	mov.w	r0, #0
  405a70:	bd70      	pop	{r4, r5, r6, pc}
  405a72:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  405a76:	bf06      	itte	eq
  405a78:	4610      	moveq	r0, r2
  405a7a:	4619      	moveq	r1, r3
  405a7c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  405a80:	d019      	beq.n	405ab6 <__aeabi_dmul+0x24a>
  405a82:	ea94 0f0c 	teq	r4, ip
  405a86:	d102      	bne.n	405a8e <__aeabi_dmul+0x222>
  405a88:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  405a8c:	d113      	bne.n	405ab6 <__aeabi_dmul+0x24a>
  405a8e:	ea95 0f0c 	teq	r5, ip
  405a92:	d105      	bne.n	405aa0 <__aeabi_dmul+0x234>
  405a94:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  405a98:	bf1c      	itt	ne
  405a9a:	4610      	movne	r0, r2
  405a9c:	4619      	movne	r1, r3
  405a9e:	d10a      	bne.n	405ab6 <__aeabi_dmul+0x24a>
  405aa0:	ea81 0103 	eor.w	r1, r1, r3
  405aa4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405aa8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  405aac:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  405ab0:	f04f 0000 	mov.w	r0, #0
  405ab4:	bd70      	pop	{r4, r5, r6, pc}
  405ab6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  405aba:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  405abe:	bd70      	pop	{r4, r5, r6, pc}

00405ac0 <__aeabi_ddiv>:
  405ac0:	b570      	push	{r4, r5, r6, lr}
  405ac2:	f04f 0cff 	mov.w	ip, #255	; 0xff
  405ac6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  405aca:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  405ace:	bf1d      	ittte	ne
  405ad0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  405ad4:	ea94 0f0c 	teqne	r4, ip
  405ad8:	ea95 0f0c 	teqne	r5, ip
  405adc:	f000 f8a7 	bleq	405c2e <__aeabi_ddiv+0x16e>
  405ae0:	eba4 0405 	sub.w	r4, r4, r5
  405ae4:	ea81 0e03 	eor.w	lr, r1, r3
  405ae8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  405aec:	ea4f 3101 	mov.w	r1, r1, lsl #12
  405af0:	f000 8088 	beq.w	405c04 <__aeabi_ddiv+0x144>
  405af4:	ea4f 3303 	mov.w	r3, r3, lsl #12
  405af8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  405afc:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  405b00:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  405b04:	ea4f 2202 	mov.w	r2, r2, lsl #8
  405b08:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  405b0c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  405b10:	ea4f 2600 	mov.w	r6, r0, lsl #8
  405b14:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  405b18:	429d      	cmp	r5, r3
  405b1a:	bf08      	it	eq
  405b1c:	4296      	cmpeq	r6, r2
  405b1e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  405b22:	f504 7440 	add.w	r4, r4, #768	; 0x300
  405b26:	d202      	bcs.n	405b2e <__aeabi_ddiv+0x6e>
  405b28:	085b      	lsrs	r3, r3, #1
  405b2a:	ea4f 0232 	mov.w	r2, r2, rrx
  405b2e:	1ab6      	subs	r6, r6, r2
  405b30:	eb65 0503 	sbc.w	r5, r5, r3
  405b34:	085b      	lsrs	r3, r3, #1
  405b36:	ea4f 0232 	mov.w	r2, r2, rrx
  405b3a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  405b3e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  405b42:	ebb6 0e02 	subs.w	lr, r6, r2
  405b46:	eb75 0e03 	sbcs.w	lr, r5, r3
  405b4a:	bf22      	ittt	cs
  405b4c:	1ab6      	subcs	r6, r6, r2
  405b4e:	4675      	movcs	r5, lr
  405b50:	ea40 000c 	orrcs.w	r0, r0, ip
  405b54:	085b      	lsrs	r3, r3, #1
  405b56:	ea4f 0232 	mov.w	r2, r2, rrx
  405b5a:	ebb6 0e02 	subs.w	lr, r6, r2
  405b5e:	eb75 0e03 	sbcs.w	lr, r5, r3
  405b62:	bf22      	ittt	cs
  405b64:	1ab6      	subcs	r6, r6, r2
  405b66:	4675      	movcs	r5, lr
  405b68:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  405b6c:	085b      	lsrs	r3, r3, #1
  405b6e:	ea4f 0232 	mov.w	r2, r2, rrx
  405b72:	ebb6 0e02 	subs.w	lr, r6, r2
  405b76:	eb75 0e03 	sbcs.w	lr, r5, r3
  405b7a:	bf22      	ittt	cs
  405b7c:	1ab6      	subcs	r6, r6, r2
  405b7e:	4675      	movcs	r5, lr
  405b80:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  405b84:	085b      	lsrs	r3, r3, #1
  405b86:	ea4f 0232 	mov.w	r2, r2, rrx
  405b8a:	ebb6 0e02 	subs.w	lr, r6, r2
  405b8e:	eb75 0e03 	sbcs.w	lr, r5, r3
  405b92:	bf22      	ittt	cs
  405b94:	1ab6      	subcs	r6, r6, r2
  405b96:	4675      	movcs	r5, lr
  405b98:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  405b9c:	ea55 0e06 	orrs.w	lr, r5, r6
  405ba0:	d018      	beq.n	405bd4 <__aeabi_ddiv+0x114>
  405ba2:	ea4f 1505 	mov.w	r5, r5, lsl #4
  405ba6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  405baa:	ea4f 1606 	mov.w	r6, r6, lsl #4
  405bae:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  405bb2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  405bb6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  405bba:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  405bbe:	d1c0      	bne.n	405b42 <__aeabi_ddiv+0x82>
  405bc0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405bc4:	d10b      	bne.n	405bde <__aeabi_ddiv+0x11e>
  405bc6:	ea41 0100 	orr.w	r1, r1, r0
  405bca:	f04f 0000 	mov.w	r0, #0
  405bce:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  405bd2:	e7b6      	b.n	405b42 <__aeabi_ddiv+0x82>
  405bd4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405bd8:	bf04      	itt	eq
  405bda:	4301      	orreq	r1, r0
  405bdc:	2000      	moveq	r0, #0
  405bde:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  405be2:	bf88      	it	hi
  405be4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  405be8:	f63f aeaf 	bhi.w	40594a <__aeabi_dmul+0xde>
  405bec:	ebb5 0c03 	subs.w	ip, r5, r3
  405bf0:	bf04      	itt	eq
  405bf2:	ebb6 0c02 	subseq.w	ip, r6, r2
  405bf6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  405bfa:	f150 0000 	adcs.w	r0, r0, #0
  405bfe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405c02:	bd70      	pop	{r4, r5, r6, pc}
  405c04:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  405c08:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  405c0c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  405c10:	bfc2      	ittt	gt
  405c12:	ebd4 050c 	rsbsgt	r5, r4, ip
  405c16:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  405c1a:	bd70      	popgt	{r4, r5, r6, pc}
  405c1c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405c20:	f04f 0e00 	mov.w	lr, #0
  405c24:	3c01      	subs	r4, #1
  405c26:	e690      	b.n	40594a <__aeabi_dmul+0xde>
  405c28:	ea45 0e06 	orr.w	lr, r5, r6
  405c2c:	e68d      	b.n	40594a <__aeabi_dmul+0xde>
  405c2e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  405c32:	ea94 0f0c 	teq	r4, ip
  405c36:	bf08      	it	eq
  405c38:	ea95 0f0c 	teqeq	r5, ip
  405c3c:	f43f af3b 	beq.w	405ab6 <__aeabi_dmul+0x24a>
  405c40:	ea94 0f0c 	teq	r4, ip
  405c44:	d10a      	bne.n	405c5c <__aeabi_ddiv+0x19c>
  405c46:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  405c4a:	f47f af34 	bne.w	405ab6 <__aeabi_dmul+0x24a>
  405c4e:	ea95 0f0c 	teq	r5, ip
  405c52:	f47f af25 	bne.w	405aa0 <__aeabi_dmul+0x234>
  405c56:	4610      	mov	r0, r2
  405c58:	4619      	mov	r1, r3
  405c5a:	e72c      	b.n	405ab6 <__aeabi_dmul+0x24a>
  405c5c:	ea95 0f0c 	teq	r5, ip
  405c60:	d106      	bne.n	405c70 <__aeabi_ddiv+0x1b0>
  405c62:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  405c66:	f43f aefd 	beq.w	405a64 <__aeabi_dmul+0x1f8>
  405c6a:	4610      	mov	r0, r2
  405c6c:	4619      	mov	r1, r3
  405c6e:	e722      	b.n	405ab6 <__aeabi_dmul+0x24a>
  405c70:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  405c74:	bf18      	it	ne
  405c76:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  405c7a:	f47f aec5 	bne.w	405a08 <__aeabi_dmul+0x19c>
  405c7e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  405c82:	f47f af0d 	bne.w	405aa0 <__aeabi_dmul+0x234>
  405c86:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  405c8a:	f47f aeeb 	bne.w	405a64 <__aeabi_dmul+0x1f8>
  405c8e:	e712      	b.n	405ab6 <__aeabi_dmul+0x24a>

00405c90 <__aeabi_d2f>:
  405c90:	ea4f 0241 	mov.w	r2, r1, lsl #1
  405c94:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  405c98:	bf24      	itt	cs
  405c9a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  405c9e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  405ca2:	d90d      	bls.n	405cc0 <__aeabi_d2f+0x30>
  405ca4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  405ca8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  405cac:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  405cb0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  405cb4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  405cb8:	bf08      	it	eq
  405cba:	f020 0001 	biceq.w	r0, r0, #1
  405cbe:	4770      	bx	lr
  405cc0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  405cc4:	d121      	bne.n	405d0a <__aeabi_d2f+0x7a>
  405cc6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  405cca:	bfbc      	itt	lt
  405ccc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  405cd0:	4770      	bxlt	lr
  405cd2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405cd6:	ea4f 5252 	mov.w	r2, r2, lsr #21
  405cda:	f1c2 0218 	rsb	r2, r2, #24
  405cde:	f1c2 0c20 	rsb	ip, r2, #32
  405ce2:	fa10 f30c 	lsls.w	r3, r0, ip
  405ce6:	fa20 f002 	lsr.w	r0, r0, r2
  405cea:	bf18      	it	ne
  405cec:	f040 0001 	orrne.w	r0, r0, #1
  405cf0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  405cf4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  405cf8:	fa03 fc0c 	lsl.w	ip, r3, ip
  405cfc:	ea40 000c 	orr.w	r0, r0, ip
  405d00:	fa23 f302 	lsr.w	r3, r3, r2
  405d04:	ea4f 0343 	mov.w	r3, r3, lsl #1
  405d08:	e7cc      	b.n	405ca4 <__aeabi_d2f+0x14>
  405d0a:	ea7f 5362 	mvns.w	r3, r2, asr #21
  405d0e:	d107      	bne.n	405d20 <__aeabi_d2f+0x90>
  405d10:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  405d14:	bf1e      	ittt	ne
  405d16:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  405d1a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  405d1e:	4770      	bxne	lr
  405d20:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  405d24:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  405d28:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  405d2c:	4770      	bx	lr
  405d2e:	bf00      	nop

00405d30 <__aeabi_frsub>:
  405d30:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
  405d34:	e002      	b.n	405d3c <__addsf3>
  405d36:	bf00      	nop

00405d38 <__aeabi_fsub>:
  405d38:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00405d3c <__addsf3>:
  405d3c:	0042      	lsls	r2, r0, #1
  405d3e:	bf1f      	itttt	ne
  405d40:	ea5f 0341 	movsne.w	r3, r1, lsl #1
  405d44:	ea92 0f03 	teqne	r2, r3
  405d48:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
  405d4c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  405d50:	d06a      	beq.n	405e28 <__addsf3+0xec>
  405d52:	ea4f 6212 	mov.w	r2, r2, lsr #24
  405d56:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
  405d5a:	bfc1      	itttt	gt
  405d5c:	18d2      	addgt	r2, r2, r3
  405d5e:	4041      	eorgt	r1, r0
  405d60:	4048      	eorgt	r0, r1
  405d62:	4041      	eorgt	r1, r0
  405d64:	bfb8      	it	lt
  405d66:	425b      	neglt	r3, r3
  405d68:	2b19      	cmp	r3, #25
  405d6a:	bf88      	it	hi
  405d6c:	4770      	bxhi	lr
  405d6e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  405d72:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  405d76:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  405d7a:	bf18      	it	ne
  405d7c:	4240      	negne	r0, r0
  405d7e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  405d82:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  405d86:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  405d8a:	bf18      	it	ne
  405d8c:	4249      	negne	r1, r1
  405d8e:	ea92 0f03 	teq	r2, r3
  405d92:	d03f      	beq.n	405e14 <__addsf3+0xd8>
  405d94:	f1a2 0201 	sub.w	r2, r2, #1
  405d98:	fa41 fc03 	asr.w	ip, r1, r3
  405d9c:	eb10 000c 	adds.w	r0, r0, ip
  405da0:	f1c3 0320 	rsb	r3, r3, #32
  405da4:	fa01 f103 	lsl.w	r1, r1, r3
  405da8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  405dac:	d502      	bpl.n	405db4 <__addsf3+0x78>
  405dae:	4249      	negs	r1, r1
  405db0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
  405db4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
  405db8:	d313      	bcc.n	405de2 <__addsf3+0xa6>
  405dba:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
  405dbe:	d306      	bcc.n	405dce <__addsf3+0x92>
  405dc0:	0840      	lsrs	r0, r0, #1
  405dc2:	ea4f 0131 	mov.w	r1, r1, rrx
  405dc6:	f102 0201 	add.w	r2, r2, #1
  405dca:	2afe      	cmp	r2, #254	; 0xfe
  405dcc:	d251      	bcs.n	405e72 <__addsf3+0x136>
  405dce:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  405dd2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  405dd6:	bf08      	it	eq
  405dd8:	f020 0001 	biceq.w	r0, r0, #1
  405ddc:	ea40 0003 	orr.w	r0, r0, r3
  405de0:	4770      	bx	lr
  405de2:	0049      	lsls	r1, r1, #1
  405de4:	eb40 0000 	adc.w	r0, r0, r0
  405de8:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
  405dec:	f1a2 0201 	sub.w	r2, r2, #1
  405df0:	d1ed      	bne.n	405dce <__addsf3+0x92>
  405df2:	fab0 fc80 	clz	ip, r0
  405df6:	f1ac 0c08 	sub.w	ip, ip, #8
  405dfa:	ebb2 020c 	subs.w	r2, r2, ip
  405dfe:	fa00 f00c 	lsl.w	r0, r0, ip
  405e02:	bfaa      	itet	ge
  405e04:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
  405e08:	4252      	neglt	r2, r2
  405e0a:	4318      	orrge	r0, r3
  405e0c:	bfbc      	itt	lt
  405e0e:	40d0      	lsrlt	r0, r2
  405e10:	4318      	orrlt	r0, r3
  405e12:	4770      	bx	lr
  405e14:	f092 0f00 	teq	r2, #0
  405e18:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
  405e1c:	bf06      	itte	eq
  405e1e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
  405e22:	3201      	addeq	r2, #1
  405e24:	3b01      	subne	r3, #1
  405e26:	e7b5      	b.n	405d94 <__addsf3+0x58>
  405e28:	ea4f 0341 	mov.w	r3, r1, lsl #1
  405e2c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  405e30:	bf18      	it	ne
  405e32:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  405e36:	d021      	beq.n	405e7c <__addsf3+0x140>
  405e38:	ea92 0f03 	teq	r2, r3
  405e3c:	d004      	beq.n	405e48 <__addsf3+0x10c>
  405e3e:	f092 0f00 	teq	r2, #0
  405e42:	bf08      	it	eq
  405e44:	4608      	moveq	r0, r1
  405e46:	4770      	bx	lr
  405e48:	ea90 0f01 	teq	r0, r1
  405e4c:	bf1c      	itt	ne
  405e4e:	2000      	movne	r0, #0
  405e50:	4770      	bxne	lr
  405e52:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  405e56:	d104      	bne.n	405e62 <__addsf3+0x126>
  405e58:	0040      	lsls	r0, r0, #1
  405e5a:	bf28      	it	cs
  405e5c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
  405e60:	4770      	bx	lr
  405e62:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
  405e66:	bf3c      	itt	cc
  405e68:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
  405e6c:	4770      	bxcc	lr
  405e6e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  405e72:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
  405e76:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  405e7a:	4770      	bx	lr
  405e7c:	ea7f 6222 	mvns.w	r2, r2, asr #24
  405e80:	bf16      	itet	ne
  405e82:	4608      	movne	r0, r1
  405e84:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
  405e88:	4601      	movne	r1, r0
  405e8a:	0242      	lsls	r2, r0, #9
  405e8c:	bf06      	itte	eq
  405e8e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
  405e92:	ea90 0f01 	teqeq	r0, r1
  405e96:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
  405e9a:	4770      	bx	lr

00405e9c <__aeabi_ui2f>:
  405e9c:	f04f 0300 	mov.w	r3, #0
  405ea0:	e004      	b.n	405eac <__aeabi_i2f+0x8>
  405ea2:	bf00      	nop

00405ea4 <__aeabi_i2f>:
  405ea4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
  405ea8:	bf48      	it	mi
  405eaa:	4240      	negmi	r0, r0
  405eac:	ea5f 0c00 	movs.w	ip, r0
  405eb0:	bf08      	it	eq
  405eb2:	4770      	bxeq	lr
  405eb4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
  405eb8:	4601      	mov	r1, r0
  405eba:	f04f 0000 	mov.w	r0, #0
  405ebe:	e01c      	b.n	405efa <__aeabi_l2f+0x2a>

00405ec0 <__aeabi_ul2f>:
  405ec0:	ea50 0201 	orrs.w	r2, r0, r1
  405ec4:	bf08      	it	eq
  405ec6:	4770      	bxeq	lr
  405ec8:	f04f 0300 	mov.w	r3, #0
  405ecc:	e00a      	b.n	405ee4 <__aeabi_l2f+0x14>
  405ece:	bf00      	nop

00405ed0 <__aeabi_l2f>:
  405ed0:	ea50 0201 	orrs.w	r2, r0, r1
  405ed4:	bf08      	it	eq
  405ed6:	4770      	bxeq	lr
  405ed8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
  405edc:	d502      	bpl.n	405ee4 <__aeabi_l2f+0x14>
  405ede:	4240      	negs	r0, r0
  405ee0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  405ee4:	ea5f 0c01 	movs.w	ip, r1
  405ee8:	bf02      	ittt	eq
  405eea:	4684      	moveq	ip, r0
  405eec:	4601      	moveq	r1, r0
  405eee:	2000      	moveq	r0, #0
  405ef0:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
  405ef4:	bf08      	it	eq
  405ef6:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
  405efa:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
  405efe:	fabc f28c 	clz	r2, ip
  405f02:	3a08      	subs	r2, #8
  405f04:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
  405f08:	db10      	blt.n	405f2c <__aeabi_l2f+0x5c>
  405f0a:	fa01 fc02 	lsl.w	ip, r1, r2
  405f0e:	4463      	add	r3, ip
  405f10:	fa00 fc02 	lsl.w	ip, r0, r2
  405f14:	f1c2 0220 	rsb	r2, r2, #32
  405f18:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  405f1c:	fa20 f202 	lsr.w	r2, r0, r2
  405f20:	eb43 0002 	adc.w	r0, r3, r2
  405f24:	bf08      	it	eq
  405f26:	f020 0001 	biceq.w	r0, r0, #1
  405f2a:	4770      	bx	lr
  405f2c:	f102 0220 	add.w	r2, r2, #32
  405f30:	fa01 fc02 	lsl.w	ip, r1, r2
  405f34:	f1c2 0220 	rsb	r2, r2, #32
  405f38:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
  405f3c:	fa21 f202 	lsr.w	r2, r1, r2
  405f40:	eb43 0002 	adc.w	r0, r3, r2
  405f44:	bf08      	it	eq
  405f46:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  405f4a:	4770      	bx	lr

00405f4c <__aeabi_fmul>:
  405f4c:	f04f 0cff 	mov.w	ip, #255	; 0xff
  405f50:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  405f54:	bf1e      	ittt	ne
  405f56:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  405f5a:	ea92 0f0c 	teqne	r2, ip
  405f5e:	ea93 0f0c 	teqne	r3, ip
  405f62:	d06f      	beq.n	406044 <__aeabi_fmul+0xf8>
  405f64:	441a      	add	r2, r3
  405f66:	ea80 0c01 	eor.w	ip, r0, r1
  405f6a:	0240      	lsls	r0, r0, #9
  405f6c:	bf18      	it	ne
  405f6e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
  405f72:	d01e      	beq.n	405fb2 <__aeabi_fmul+0x66>
  405f74:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  405f78:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
  405f7c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
  405f80:	fba0 3101 	umull	r3, r1, r0, r1
  405f84:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  405f88:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
  405f8c:	bf3e      	ittt	cc
  405f8e:	0049      	lslcc	r1, r1, #1
  405f90:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
  405f94:	005b      	lslcc	r3, r3, #1
  405f96:	ea40 0001 	orr.w	r0, r0, r1
  405f9a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
  405f9e:	2afd      	cmp	r2, #253	; 0xfd
  405fa0:	d81d      	bhi.n	405fde <__aeabi_fmul+0x92>
  405fa2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
  405fa6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  405faa:	bf08      	it	eq
  405fac:	f020 0001 	biceq.w	r0, r0, #1
  405fb0:	4770      	bx	lr
  405fb2:	f090 0f00 	teq	r0, #0
  405fb6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  405fba:	bf08      	it	eq
  405fbc:	0249      	lsleq	r1, r1, #9
  405fbe:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  405fc2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
  405fc6:	3a7f      	subs	r2, #127	; 0x7f
  405fc8:	bfc2      	ittt	gt
  405fca:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  405fce:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  405fd2:	4770      	bxgt	lr
  405fd4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  405fd8:	f04f 0300 	mov.w	r3, #0
  405fdc:	3a01      	subs	r2, #1
  405fde:	dc5d      	bgt.n	40609c <__aeabi_fmul+0x150>
  405fe0:	f112 0f19 	cmn.w	r2, #25
  405fe4:	bfdc      	itt	le
  405fe6:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
  405fea:	4770      	bxle	lr
  405fec:	f1c2 0200 	rsb	r2, r2, #0
  405ff0:	0041      	lsls	r1, r0, #1
  405ff2:	fa21 f102 	lsr.w	r1, r1, r2
  405ff6:	f1c2 0220 	rsb	r2, r2, #32
  405ffa:	fa00 fc02 	lsl.w	ip, r0, r2
  405ffe:	ea5f 0031 	movs.w	r0, r1, rrx
  406002:	f140 0000 	adc.w	r0, r0, #0
  406006:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
  40600a:	bf08      	it	eq
  40600c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  406010:	4770      	bx	lr
  406012:	f092 0f00 	teq	r2, #0
  406016:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  40601a:	bf02      	ittt	eq
  40601c:	0040      	lsleq	r0, r0, #1
  40601e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  406022:	3a01      	subeq	r2, #1
  406024:	d0f9      	beq.n	40601a <__aeabi_fmul+0xce>
  406026:	ea40 000c 	orr.w	r0, r0, ip
  40602a:	f093 0f00 	teq	r3, #0
  40602e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  406032:	bf02      	ittt	eq
  406034:	0049      	lsleq	r1, r1, #1
  406036:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  40603a:	3b01      	subeq	r3, #1
  40603c:	d0f9      	beq.n	406032 <__aeabi_fmul+0xe6>
  40603e:	ea41 010c 	orr.w	r1, r1, ip
  406042:	e78f      	b.n	405f64 <__aeabi_fmul+0x18>
  406044:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  406048:	ea92 0f0c 	teq	r2, ip
  40604c:	bf18      	it	ne
  40604e:	ea93 0f0c 	teqne	r3, ip
  406052:	d00a      	beq.n	40606a <__aeabi_fmul+0x11e>
  406054:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  406058:	bf18      	it	ne
  40605a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  40605e:	d1d8      	bne.n	406012 <__aeabi_fmul+0xc6>
  406060:	ea80 0001 	eor.w	r0, r0, r1
  406064:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  406068:	4770      	bx	lr
  40606a:	f090 0f00 	teq	r0, #0
  40606e:	bf17      	itett	ne
  406070:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
  406074:	4608      	moveq	r0, r1
  406076:	f091 0f00 	teqne	r1, #0
  40607a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
  40607e:	d014      	beq.n	4060aa <__aeabi_fmul+0x15e>
  406080:	ea92 0f0c 	teq	r2, ip
  406084:	d101      	bne.n	40608a <__aeabi_fmul+0x13e>
  406086:	0242      	lsls	r2, r0, #9
  406088:	d10f      	bne.n	4060aa <__aeabi_fmul+0x15e>
  40608a:	ea93 0f0c 	teq	r3, ip
  40608e:	d103      	bne.n	406098 <__aeabi_fmul+0x14c>
  406090:	024b      	lsls	r3, r1, #9
  406092:	bf18      	it	ne
  406094:	4608      	movne	r0, r1
  406096:	d108      	bne.n	4060aa <__aeabi_fmul+0x15e>
  406098:	ea80 0001 	eor.w	r0, r0, r1
  40609c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  4060a0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  4060a4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4060a8:	4770      	bx	lr
  4060aa:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  4060ae:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
  4060b2:	4770      	bx	lr

004060b4 <__aeabi_fdiv>:
  4060b4:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4060b8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  4060bc:	bf1e      	ittt	ne
  4060be:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  4060c2:	ea92 0f0c 	teqne	r2, ip
  4060c6:	ea93 0f0c 	teqne	r3, ip
  4060ca:	d069      	beq.n	4061a0 <__aeabi_fdiv+0xec>
  4060cc:	eba2 0203 	sub.w	r2, r2, r3
  4060d0:	ea80 0c01 	eor.w	ip, r0, r1
  4060d4:	0249      	lsls	r1, r1, #9
  4060d6:	ea4f 2040 	mov.w	r0, r0, lsl #9
  4060da:	d037      	beq.n	40614c <__aeabi_fdiv+0x98>
  4060dc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  4060e0:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
  4060e4:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
  4060e8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  4060ec:	428b      	cmp	r3, r1
  4060ee:	bf38      	it	cc
  4060f0:	005b      	lslcc	r3, r3, #1
  4060f2:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
  4060f6:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
  4060fa:	428b      	cmp	r3, r1
  4060fc:	bf24      	itt	cs
  4060fe:	1a5b      	subcs	r3, r3, r1
  406100:	ea40 000c 	orrcs.w	r0, r0, ip
  406104:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
  406108:	bf24      	itt	cs
  40610a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
  40610e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  406112:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
  406116:	bf24      	itt	cs
  406118:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
  40611c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  406120:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
  406124:	bf24      	itt	cs
  406126:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
  40612a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  40612e:	011b      	lsls	r3, r3, #4
  406130:	bf18      	it	ne
  406132:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
  406136:	d1e0      	bne.n	4060fa <__aeabi_fdiv+0x46>
  406138:	2afd      	cmp	r2, #253	; 0xfd
  40613a:	f63f af50 	bhi.w	405fde <__aeabi_fmul+0x92>
  40613e:	428b      	cmp	r3, r1
  406140:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  406144:	bf08      	it	eq
  406146:	f020 0001 	biceq.w	r0, r0, #1
  40614a:	4770      	bx	lr
  40614c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  406150:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  406154:	327f      	adds	r2, #127	; 0x7f
  406156:	bfc2      	ittt	gt
  406158:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  40615c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  406160:	4770      	bxgt	lr
  406162:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  406166:	f04f 0300 	mov.w	r3, #0
  40616a:	3a01      	subs	r2, #1
  40616c:	e737      	b.n	405fde <__aeabi_fmul+0x92>
  40616e:	f092 0f00 	teq	r2, #0
  406172:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  406176:	bf02      	ittt	eq
  406178:	0040      	lsleq	r0, r0, #1
  40617a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  40617e:	3a01      	subeq	r2, #1
  406180:	d0f9      	beq.n	406176 <__aeabi_fdiv+0xc2>
  406182:	ea40 000c 	orr.w	r0, r0, ip
  406186:	f093 0f00 	teq	r3, #0
  40618a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  40618e:	bf02      	ittt	eq
  406190:	0049      	lsleq	r1, r1, #1
  406192:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  406196:	3b01      	subeq	r3, #1
  406198:	d0f9      	beq.n	40618e <__aeabi_fdiv+0xda>
  40619a:	ea41 010c 	orr.w	r1, r1, ip
  40619e:	e795      	b.n	4060cc <__aeabi_fdiv+0x18>
  4061a0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  4061a4:	ea92 0f0c 	teq	r2, ip
  4061a8:	d108      	bne.n	4061bc <__aeabi_fdiv+0x108>
  4061aa:	0242      	lsls	r2, r0, #9
  4061ac:	f47f af7d 	bne.w	4060aa <__aeabi_fmul+0x15e>
  4061b0:	ea93 0f0c 	teq	r3, ip
  4061b4:	f47f af70 	bne.w	406098 <__aeabi_fmul+0x14c>
  4061b8:	4608      	mov	r0, r1
  4061ba:	e776      	b.n	4060aa <__aeabi_fmul+0x15e>
  4061bc:	ea93 0f0c 	teq	r3, ip
  4061c0:	d104      	bne.n	4061cc <__aeabi_fdiv+0x118>
  4061c2:	024b      	lsls	r3, r1, #9
  4061c4:	f43f af4c 	beq.w	406060 <__aeabi_fmul+0x114>
  4061c8:	4608      	mov	r0, r1
  4061ca:	e76e      	b.n	4060aa <__aeabi_fmul+0x15e>
  4061cc:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  4061d0:	bf18      	it	ne
  4061d2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  4061d6:	d1ca      	bne.n	40616e <__aeabi_fdiv+0xba>
  4061d8:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
  4061dc:	f47f af5c 	bne.w	406098 <__aeabi_fmul+0x14c>
  4061e0:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  4061e4:	f47f af3c 	bne.w	406060 <__aeabi_fmul+0x114>
  4061e8:	e75f      	b.n	4060aa <__aeabi_fmul+0x15e>
  4061ea:	bf00      	nop

004061ec <__gesf2>:
  4061ec:	f04f 3cff 	mov.w	ip, #4294967295
  4061f0:	e006      	b.n	406200 <__cmpsf2+0x4>
  4061f2:	bf00      	nop

004061f4 <__lesf2>:
  4061f4:	f04f 0c01 	mov.w	ip, #1
  4061f8:	e002      	b.n	406200 <__cmpsf2+0x4>
  4061fa:	bf00      	nop

004061fc <__cmpsf2>:
  4061fc:	f04f 0c01 	mov.w	ip, #1
  406200:	f84d cd04 	str.w	ip, [sp, #-4]!
  406204:	ea4f 0240 	mov.w	r2, r0, lsl #1
  406208:	ea4f 0341 	mov.w	r3, r1, lsl #1
  40620c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  406210:	bf18      	it	ne
  406212:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  406216:	d011      	beq.n	40623c <__cmpsf2+0x40>
  406218:	b001      	add	sp, #4
  40621a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
  40621e:	bf18      	it	ne
  406220:	ea90 0f01 	teqne	r0, r1
  406224:	bf58      	it	pl
  406226:	ebb2 0003 	subspl.w	r0, r2, r3
  40622a:	bf88      	it	hi
  40622c:	17c8      	asrhi	r0, r1, #31
  40622e:	bf38      	it	cc
  406230:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
  406234:	bf18      	it	ne
  406236:	f040 0001 	orrne.w	r0, r0, #1
  40623a:	4770      	bx	lr
  40623c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  406240:	d102      	bne.n	406248 <__cmpsf2+0x4c>
  406242:	ea5f 2c40 	movs.w	ip, r0, lsl #9
  406246:	d105      	bne.n	406254 <__cmpsf2+0x58>
  406248:	ea7f 6c23 	mvns.w	ip, r3, asr #24
  40624c:	d1e4      	bne.n	406218 <__cmpsf2+0x1c>
  40624e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
  406252:	d0e1      	beq.n	406218 <__cmpsf2+0x1c>
  406254:	f85d 0b04 	ldr.w	r0, [sp], #4
  406258:	4770      	bx	lr
  40625a:	bf00      	nop

0040625c <__aeabi_cfrcmple>:
  40625c:	4684      	mov	ip, r0
  40625e:	4608      	mov	r0, r1
  406260:	4661      	mov	r1, ip
  406262:	e7ff      	b.n	406264 <__aeabi_cfcmpeq>

00406264 <__aeabi_cfcmpeq>:
  406264:	b50f      	push	{r0, r1, r2, r3, lr}
  406266:	f7ff ffc9 	bl	4061fc <__cmpsf2>
  40626a:	2800      	cmp	r0, #0
  40626c:	bf48      	it	mi
  40626e:	f110 0f00 	cmnmi.w	r0, #0
  406272:	bd0f      	pop	{r0, r1, r2, r3, pc}

00406274 <__aeabi_fcmpeq>:
  406274:	f84d ed08 	str.w	lr, [sp, #-8]!
  406278:	f7ff fff4 	bl	406264 <__aeabi_cfcmpeq>
  40627c:	bf0c      	ite	eq
  40627e:	2001      	moveq	r0, #1
  406280:	2000      	movne	r0, #0
  406282:	f85d fb08 	ldr.w	pc, [sp], #8
  406286:	bf00      	nop

00406288 <__aeabi_fcmplt>:
  406288:	f84d ed08 	str.w	lr, [sp, #-8]!
  40628c:	f7ff ffea 	bl	406264 <__aeabi_cfcmpeq>
  406290:	bf34      	ite	cc
  406292:	2001      	movcc	r0, #1
  406294:	2000      	movcs	r0, #0
  406296:	f85d fb08 	ldr.w	pc, [sp], #8
  40629a:	bf00      	nop

0040629c <__aeabi_fcmple>:
  40629c:	f84d ed08 	str.w	lr, [sp, #-8]!
  4062a0:	f7ff ffe0 	bl	406264 <__aeabi_cfcmpeq>
  4062a4:	bf94      	ite	ls
  4062a6:	2001      	movls	r0, #1
  4062a8:	2000      	movhi	r0, #0
  4062aa:	f85d fb08 	ldr.w	pc, [sp], #8
  4062ae:	bf00      	nop

004062b0 <__aeabi_fcmpge>:
  4062b0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4062b4:	f7ff ffd2 	bl	40625c <__aeabi_cfrcmple>
  4062b8:	bf94      	ite	ls
  4062ba:	2001      	movls	r0, #1
  4062bc:	2000      	movhi	r0, #0
  4062be:	f85d fb08 	ldr.w	pc, [sp], #8
  4062c2:	bf00      	nop

004062c4 <__aeabi_fcmpgt>:
  4062c4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4062c8:	f7ff ffc8 	bl	40625c <__aeabi_cfrcmple>
  4062cc:	bf34      	ite	cc
  4062ce:	2001      	movcc	r0, #1
  4062d0:	2000      	movcs	r0, #0
  4062d2:	f85d fb08 	ldr.w	pc, [sp], #8
  4062d6:	bf00      	nop

004062d8 <__aeabi_fcmpun>:
  4062d8:	ea4f 0240 	mov.w	r2, r0, lsl #1
  4062dc:	ea4f 0341 	mov.w	r3, r1, lsl #1
  4062e0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  4062e4:	d102      	bne.n	4062ec <__aeabi_fcmpun+0x14>
  4062e6:	ea5f 2c40 	movs.w	ip, r0, lsl #9
  4062ea:	d108      	bne.n	4062fe <__aeabi_fcmpun+0x26>
  4062ec:	ea7f 6c23 	mvns.w	ip, r3, asr #24
  4062f0:	d102      	bne.n	4062f8 <__aeabi_fcmpun+0x20>
  4062f2:	ea5f 2c41 	movs.w	ip, r1, lsl #9
  4062f6:	d102      	bne.n	4062fe <__aeabi_fcmpun+0x26>
  4062f8:	f04f 0000 	mov.w	r0, #0
  4062fc:	4770      	bx	lr
  4062fe:	f04f 0001 	mov.w	r0, #1
  406302:	4770      	bx	lr

00406304 <__aeabi_f2iz>:
  406304:	ea4f 0240 	mov.w	r2, r0, lsl #1
  406308:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
  40630c:	d30f      	bcc.n	40632e <__aeabi_f2iz+0x2a>
  40630e:	f04f 039e 	mov.w	r3, #158	; 0x9e
  406312:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
  406316:	d90d      	bls.n	406334 <__aeabi_f2iz+0x30>
  406318:	ea4f 2300 	mov.w	r3, r0, lsl #8
  40631c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  406320:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  406324:	fa23 f002 	lsr.w	r0, r3, r2
  406328:	bf18      	it	ne
  40632a:	4240      	negne	r0, r0
  40632c:	4770      	bx	lr
  40632e:	f04f 0000 	mov.w	r0, #0
  406332:	4770      	bx	lr
  406334:	f112 0f61 	cmn.w	r2, #97	; 0x61
  406338:	d101      	bne.n	40633e <__aeabi_f2iz+0x3a>
  40633a:	0242      	lsls	r2, r0, #9
  40633c:	d105      	bne.n	40634a <__aeabi_f2iz+0x46>
  40633e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
  406342:	bf08      	it	eq
  406344:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  406348:	4770      	bx	lr
  40634a:	f04f 0000 	mov.w	r0, #0
  40634e:	4770      	bx	lr

00406350 <__errno>:
  406350:	4b01      	ldr	r3, [pc, #4]	; (406358 <__errno+0x8>)
  406352:	6818      	ldr	r0, [r3, #0]
  406354:	4770      	bx	lr
  406356:	bf00      	nop
  406358:	20400010 	.word	0x20400010

0040635c <__libc_init_array>:
  40635c:	b570      	push	{r4, r5, r6, lr}
  40635e:	4e0f      	ldr	r6, [pc, #60]	; (40639c <__libc_init_array+0x40>)
  406360:	4d0f      	ldr	r5, [pc, #60]	; (4063a0 <__libc_init_array+0x44>)
  406362:	1b76      	subs	r6, r6, r5
  406364:	10b6      	asrs	r6, r6, #2
  406366:	bf18      	it	ne
  406368:	2400      	movne	r4, #0
  40636a:	d005      	beq.n	406378 <__libc_init_array+0x1c>
  40636c:	3401      	adds	r4, #1
  40636e:	f855 3b04 	ldr.w	r3, [r5], #4
  406372:	4798      	blx	r3
  406374:	42a6      	cmp	r6, r4
  406376:	d1f9      	bne.n	40636c <__libc_init_array+0x10>
  406378:	4e0a      	ldr	r6, [pc, #40]	; (4063a4 <__libc_init_array+0x48>)
  40637a:	4d0b      	ldr	r5, [pc, #44]	; (4063a8 <__libc_init_array+0x4c>)
  40637c:	1b76      	subs	r6, r6, r5
  40637e:	f005 fc2f 	bl	40bbe0 <_init>
  406382:	10b6      	asrs	r6, r6, #2
  406384:	bf18      	it	ne
  406386:	2400      	movne	r4, #0
  406388:	d006      	beq.n	406398 <__libc_init_array+0x3c>
  40638a:	3401      	adds	r4, #1
  40638c:	f855 3b04 	ldr.w	r3, [r5], #4
  406390:	4798      	blx	r3
  406392:	42a6      	cmp	r6, r4
  406394:	d1f9      	bne.n	40638a <__libc_init_array+0x2e>
  406396:	bd70      	pop	{r4, r5, r6, pc}
  406398:	bd70      	pop	{r4, r5, r6, pc}
  40639a:	bf00      	nop
  40639c:	0040bbec 	.word	0x0040bbec
  4063a0:	0040bbec 	.word	0x0040bbec
  4063a4:	0040bbf4 	.word	0x0040bbf4
  4063a8:	0040bbec 	.word	0x0040bbec

004063ac <malloc>:
  4063ac:	4b02      	ldr	r3, [pc, #8]	; (4063b8 <malloc+0xc>)
  4063ae:	4601      	mov	r1, r0
  4063b0:	6818      	ldr	r0, [r3, #0]
  4063b2:	f000 b80b 	b.w	4063cc <_malloc_r>
  4063b6:	bf00      	nop
  4063b8:	20400010 	.word	0x20400010

004063bc <free>:
  4063bc:	4b02      	ldr	r3, [pc, #8]	; (4063c8 <free+0xc>)
  4063be:	4601      	mov	r1, r0
  4063c0:	6818      	ldr	r0, [r3, #0]
  4063c2:	f003 ba25 	b.w	409810 <_free_r>
  4063c6:	bf00      	nop
  4063c8:	20400010 	.word	0x20400010

004063cc <_malloc_r>:
  4063cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4063d0:	f101 060b 	add.w	r6, r1, #11
  4063d4:	2e16      	cmp	r6, #22
  4063d6:	b083      	sub	sp, #12
  4063d8:	4605      	mov	r5, r0
  4063da:	f240 809e 	bls.w	40651a <_malloc_r+0x14e>
  4063de:	f036 0607 	bics.w	r6, r6, #7
  4063e2:	f100 80bd 	bmi.w	406560 <_malloc_r+0x194>
  4063e6:	42b1      	cmp	r1, r6
  4063e8:	f200 80ba 	bhi.w	406560 <_malloc_r+0x194>
  4063ec:	f000 fb86 	bl	406afc <__malloc_lock>
  4063f0:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  4063f4:	f0c0 8293 	bcc.w	40691e <_malloc_r+0x552>
  4063f8:	0a73      	lsrs	r3, r6, #9
  4063fa:	f000 80b8 	beq.w	40656e <_malloc_r+0x1a2>
  4063fe:	2b04      	cmp	r3, #4
  406400:	f200 8179 	bhi.w	4066f6 <_malloc_r+0x32a>
  406404:	09b3      	lsrs	r3, r6, #6
  406406:	f103 0039 	add.w	r0, r3, #57	; 0x39
  40640a:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  40640e:	00c3      	lsls	r3, r0, #3
  406410:	4fbf      	ldr	r7, [pc, #764]	; (406710 <_malloc_r+0x344>)
  406412:	443b      	add	r3, r7
  406414:	f1a3 0108 	sub.w	r1, r3, #8
  406418:	685c      	ldr	r4, [r3, #4]
  40641a:	42a1      	cmp	r1, r4
  40641c:	d106      	bne.n	40642c <_malloc_r+0x60>
  40641e:	e00c      	b.n	40643a <_malloc_r+0x6e>
  406420:	2a00      	cmp	r2, #0
  406422:	f280 80aa 	bge.w	40657a <_malloc_r+0x1ae>
  406426:	68e4      	ldr	r4, [r4, #12]
  406428:	42a1      	cmp	r1, r4
  40642a:	d006      	beq.n	40643a <_malloc_r+0x6e>
  40642c:	6863      	ldr	r3, [r4, #4]
  40642e:	f023 0303 	bic.w	r3, r3, #3
  406432:	1b9a      	subs	r2, r3, r6
  406434:	2a0f      	cmp	r2, #15
  406436:	ddf3      	ble.n	406420 <_malloc_r+0x54>
  406438:	4670      	mov	r0, lr
  40643a:	693c      	ldr	r4, [r7, #16]
  40643c:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 406724 <_malloc_r+0x358>
  406440:	4574      	cmp	r4, lr
  406442:	f000 81ab 	beq.w	40679c <_malloc_r+0x3d0>
  406446:	6863      	ldr	r3, [r4, #4]
  406448:	f023 0303 	bic.w	r3, r3, #3
  40644c:	1b9a      	subs	r2, r3, r6
  40644e:	2a0f      	cmp	r2, #15
  406450:	f300 8190 	bgt.w	406774 <_malloc_r+0x3a8>
  406454:	2a00      	cmp	r2, #0
  406456:	f8c7 e014 	str.w	lr, [r7, #20]
  40645a:	f8c7 e010 	str.w	lr, [r7, #16]
  40645e:	f280 809d 	bge.w	40659c <_malloc_r+0x1d0>
  406462:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  406466:	f080 8161 	bcs.w	40672c <_malloc_r+0x360>
  40646a:	08db      	lsrs	r3, r3, #3
  40646c:	f103 0c01 	add.w	ip, r3, #1
  406470:	1099      	asrs	r1, r3, #2
  406472:	687a      	ldr	r2, [r7, #4]
  406474:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  406478:	f8c4 8008 	str.w	r8, [r4, #8]
  40647c:	2301      	movs	r3, #1
  40647e:	408b      	lsls	r3, r1
  406480:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  406484:	4313      	orrs	r3, r2
  406486:	3908      	subs	r1, #8
  406488:	60e1      	str	r1, [r4, #12]
  40648a:	607b      	str	r3, [r7, #4]
  40648c:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  406490:	f8c8 400c 	str.w	r4, [r8, #12]
  406494:	1082      	asrs	r2, r0, #2
  406496:	2401      	movs	r4, #1
  406498:	4094      	lsls	r4, r2
  40649a:	429c      	cmp	r4, r3
  40649c:	f200 808b 	bhi.w	4065b6 <_malloc_r+0x1ea>
  4064a0:	421c      	tst	r4, r3
  4064a2:	d106      	bne.n	4064b2 <_malloc_r+0xe6>
  4064a4:	f020 0003 	bic.w	r0, r0, #3
  4064a8:	0064      	lsls	r4, r4, #1
  4064aa:	421c      	tst	r4, r3
  4064ac:	f100 0004 	add.w	r0, r0, #4
  4064b0:	d0fa      	beq.n	4064a8 <_malloc_r+0xdc>
  4064b2:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4064b6:	46cc      	mov	ip, r9
  4064b8:	4680      	mov	r8, r0
  4064ba:	f8dc 300c 	ldr.w	r3, [ip, #12]
  4064be:	459c      	cmp	ip, r3
  4064c0:	d107      	bne.n	4064d2 <_malloc_r+0x106>
  4064c2:	e16d      	b.n	4067a0 <_malloc_r+0x3d4>
  4064c4:	2a00      	cmp	r2, #0
  4064c6:	f280 817b 	bge.w	4067c0 <_malloc_r+0x3f4>
  4064ca:	68db      	ldr	r3, [r3, #12]
  4064cc:	459c      	cmp	ip, r3
  4064ce:	f000 8167 	beq.w	4067a0 <_malloc_r+0x3d4>
  4064d2:	6859      	ldr	r1, [r3, #4]
  4064d4:	f021 0103 	bic.w	r1, r1, #3
  4064d8:	1b8a      	subs	r2, r1, r6
  4064da:	2a0f      	cmp	r2, #15
  4064dc:	ddf2      	ble.n	4064c4 <_malloc_r+0xf8>
  4064de:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  4064e2:	f8d3 8008 	ldr.w	r8, [r3, #8]
  4064e6:	9300      	str	r3, [sp, #0]
  4064e8:	199c      	adds	r4, r3, r6
  4064ea:	4628      	mov	r0, r5
  4064ec:	f046 0601 	orr.w	r6, r6, #1
  4064f0:	f042 0501 	orr.w	r5, r2, #1
  4064f4:	605e      	str	r6, [r3, #4]
  4064f6:	f8c8 c00c 	str.w	ip, [r8, #12]
  4064fa:	f8cc 8008 	str.w	r8, [ip, #8]
  4064fe:	617c      	str	r4, [r7, #20]
  406500:	613c      	str	r4, [r7, #16]
  406502:	f8c4 e00c 	str.w	lr, [r4, #12]
  406506:	f8c4 e008 	str.w	lr, [r4, #8]
  40650a:	6065      	str	r5, [r4, #4]
  40650c:	505a      	str	r2, [r3, r1]
  40650e:	f000 fafb 	bl	406b08 <__malloc_unlock>
  406512:	9b00      	ldr	r3, [sp, #0]
  406514:	f103 0408 	add.w	r4, r3, #8
  406518:	e01e      	b.n	406558 <_malloc_r+0x18c>
  40651a:	2910      	cmp	r1, #16
  40651c:	d820      	bhi.n	406560 <_malloc_r+0x194>
  40651e:	f000 faed 	bl	406afc <__malloc_lock>
  406522:	2610      	movs	r6, #16
  406524:	2318      	movs	r3, #24
  406526:	2002      	movs	r0, #2
  406528:	4f79      	ldr	r7, [pc, #484]	; (406710 <_malloc_r+0x344>)
  40652a:	443b      	add	r3, r7
  40652c:	f1a3 0208 	sub.w	r2, r3, #8
  406530:	685c      	ldr	r4, [r3, #4]
  406532:	4294      	cmp	r4, r2
  406534:	f000 813d 	beq.w	4067b2 <_malloc_r+0x3e6>
  406538:	6863      	ldr	r3, [r4, #4]
  40653a:	68e1      	ldr	r1, [r4, #12]
  40653c:	68a6      	ldr	r6, [r4, #8]
  40653e:	f023 0303 	bic.w	r3, r3, #3
  406542:	4423      	add	r3, r4
  406544:	4628      	mov	r0, r5
  406546:	685a      	ldr	r2, [r3, #4]
  406548:	60f1      	str	r1, [r6, #12]
  40654a:	f042 0201 	orr.w	r2, r2, #1
  40654e:	608e      	str	r6, [r1, #8]
  406550:	605a      	str	r2, [r3, #4]
  406552:	f000 fad9 	bl	406b08 <__malloc_unlock>
  406556:	3408      	adds	r4, #8
  406558:	4620      	mov	r0, r4
  40655a:	b003      	add	sp, #12
  40655c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406560:	2400      	movs	r4, #0
  406562:	230c      	movs	r3, #12
  406564:	4620      	mov	r0, r4
  406566:	602b      	str	r3, [r5, #0]
  406568:	b003      	add	sp, #12
  40656a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40656e:	2040      	movs	r0, #64	; 0x40
  406570:	f44f 7300 	mov.w	r3, #512	; 0x200
  406574:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  406578:	e74a      	b.n	406410 <_malloc_r+0x44>
  40657a:	4423      	add	r3, r4
  40657c:	68e1      	ldr	r1, [r4, #12]
  40657e:	685a      	ldr	r2, [r3, #4]
  406580:	68a6      	ldr	r6, [r4, #8]
  406582:	f042 0201 	orr.w	r2, r2, #1
  406586:	60f1      	str	r1, [r6, #12]
  406588:	4628      	mov	r0, r5
  40658a:	608e      	str	r6, [r1, #8]
  40658c:	605a      	str	r2, [r3, #4]
  40658e:	f000 fabb 	bl	406b08 <__malloc_unlock>
  406592:	3408      	adds	r4, #8
  406594:	4620      	mov	r0, r4
  406596:	b003      	add	sp, #12
  406598:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40659c:	4423      	add	r3, r4
  40659e:	4628      	mov	r0, r5
  4065a0:	685a      	ldr	r2, [r3, #4]
  4065a2:	f042 0201 	orr.w	r2, r2, #1
  4065a6:	605a      	str	r2, [r3, #4]
  4065a8:	f000 faae 	bl	406b08 <__malloc_unlock>
  4065ac:	3408      	adds	r4, #8
  4065ae:	4620      	mov	r0, r4
  4065b0:	b003      	add	sp, #12
  4065b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4065b6:	68bc      	ldr	r4, [r7, #8]
  4065b8:	6863      	ldr	r3, [r4, #4]
  4065ba:	f023 0803 	bic.w	r8, r3, #3
  4065be:	45b0      	cmp	r8, r6
  4065c0:	d304      	bcc.n	4065cc <_malloc_r+0x200>
  4065c2:	eba8 0306 	sub.w	r3, r8, r6
  4065c6:	2b0f      	cmp	r3, #15
  4065c8:	f300 8085 	bgt.w	4066d6 <_malloc_r+0x30a>
  4065cc:	f8df 9158 	ldr.w	r9, [pc, #344]	; 406728 <_malloc_r+0x35c>
  4065d0:	4b50      	ldr	r3, [pc, #320]	; (406714 <_malloc_r+0x348>)
  4065d2:	f8d9 2000 	ldr.w	r2, [r9]
  4065d6:	681b      	ldr	r3, [r3, #0]
  4065d8:	3201      	adds	r2, #1
  4065da:	4433      	add	r3, r6
  4065dc:	eb04 0a08 	add.w	sl, r4, r8
  4065e0:	f000 8155 	beq.w	40688e <_malloc_r+0x4c2>
  4065e4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  4065e8:	330f      	adds	r3, #15
  4065ea:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  4065ee:	f02b 0b0f 	bic.w	fp, fp, #15
  4065f2:	4659      	mov	r1, fp
  4065f4:	4628      	mov	r0, r5
  4065f6:	f000 faf7 	bl	406be8 <_sbrk_r>
  4065fa:	1c41      	adds	r1, r0, #1
  4065fc:	4602      	mov	r2, r0
  4065fe:	f000 80fc 	beq.w	4067fa <_malloc_r+0x42e>
  406602:	4582      	cmp	sl, r0
  406604:	f200 80f7 	bhi.w	4067f6 <_malloc_r+0x42a>
  406608:	4b43      	ldr	r3, [pc, #268]	; (406718 <_malloc_r+0x34c>)
  40660a:	6819      	ldr	r1, [r3, #0]
  40660c:	4459      	add	r1, fp
  40660e:	6019      	str	r1, [r3, #0]
  406610:	f000 814d 	beq.w	4068ae <_malloc_r+0x4e2>
  406614:	f8d9 0000 	ldr.w	r0, [r9]
  406618:	3001      	adds	r0, #1
  40661a:	bf1b      	ittet	ne
  40661c:	eba2 0a0a 	subne.w	sl, r2, sl
  406620:	4451      	addne	r1, sl
  406622:	f8c9 2000 	streq.w	r2, [r9]
  406626:	6019      	strne	r1, [r3, #0]
  406628:	f012 0107 	ands.w	r1, r2, #7
  40662c:	f000 8115 	beq.w	40685a <_malloc_r+0x48e>
  406630:	f1c1 0008 	rsb	r0, r1, #8
  406634:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  406638:	4402      	add	r2, r0
  40663a:	3108      	adds	r1, #8
  40663c:	eb02 090b 	add.w	r9, r2, fp
  406640:	f3c9 090b 	ubfx	r9, r9, #0, #12
  406644:	eba1 0909 	sub.w	r9, r1, r9
  406648:	4649      	mov	r1, r9
  40664a:	4628      	mov	r0, r5
  40664c:	9301      	str	r3, [sp, #4]
  40664e:	9200      	str	r2, [sp, #0]
  406650:	f000 faca 	bl	406be8 <_sbrk_r>
  406654:	1c43      	adds	r3, r0, #1
  406656:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40665a:	f000 8143 	beq.w	4068e4 <_malloc_r+0x518>
  40665e:	1a80      	subs	r0, r0, r2
  406660:	4448      	add	r0, r9
  406662:	f040 0001 	orr.w	r0, r0, #1
  406666:	6819      	ldr	r1, [r3, #0]
  406668:	60ba      	str	r2, [r7, #8]
  40666a:	4449      	add	r1, r9
  40666c:	42bc      	cmp	r4, r7
  40666e:	6050      	str	r0, [r2, #4]
  406670:	6019      	str	r1, [r3, #0]
  406672:	d017      	beq.n	4066a4 <_malloc_r+0x2d8>
  406674:	f1b8 0f0f 	cmp.w	r8, #15
  406678:	f240 80fb 	bls.w	406872 <_malloc_r+0x4a6>
  40667c:	6860      	ldr	r0, [r4, #4]
  40667e:	f1a8 020c 	sub.w	r2, r8, #12
  406682:	f022 0207 	bic.w	r2, r2, #7
  406686:	eb04 0e02 	add.w	lr, r4, r2
  40668a:	f000 0001 	and.w	r0, r0, #1
  40668e:	f04f 0c05 	mov.w	ip, #5
  406692:	4310      	orrs	r0, r2
  406694:	2a0f      	cmp	r2, #15
  406696:	6060      	str	r0, [r4, #4]
  406698:	f8ce c004 	str.w	ip, [lr, #4]
  40669c:	f8ce c008 	str.w	ip, [lr, #8]
  4066a0:	f200 8117 	bhi.w	4068d2 <_malloc_r+0x506>
  4066a4:	4b1d      	ldr	r3, [pc, #116]	; (40671c <_malloc_r+0x350>)
  4066a6:	68bc      	ldr	r4, [r7, #8]
  4066a8:	681a      	ldr	r2, [r3, #0]
  4066aa:	4291      	cmp	r1, r2
  4066ac:	bf88      	it	hi
  4066ae:	6019      	strhi	r1, [r3, #0]
  4066b0:	4b1b      	ldr	r3, [pc, #108]	; (406720 <_malloc_r+0x354>)
  4066b2:	681a      	ldr	r2, [r3, #0]
  4066b4:	4291      	cmp	r1, r2
  4066b6:	6862      	ldr	r2, [r4, #4]
  4066b8:	bf88      	it	hi
  4066ba:	6019      	strhi	r1, [r3, #0]
  4066bc:	f022 0203 	bic.w	r2, r2, #3
  4066c0:	4296      	cmp	r6, r2
  4066c2:	eba2 0306 	sub.w	r3, r2, r6
  4066c6:	d801      	bhi.n	4066cc <_malloc_r+0x300>
  4066c8:	2b0f      	cmp	r3, #15
  4066ca:	dc04      	bgt.n	4066d6 <_malloc_r+0x30a>
  4066cc:	4628      	mov	r0, r5
  4066ce:	f000 fa1b 	bl	406b08 <__malloc_unlock>
  4066d2:	2400      	movs	r4, #0
  4066d4:	e740      	b.n	406558 <_malloc_r+0x18c>
  4066d6:	19a2      	adds	r2, r4, r6
  4066d8:	f043 0301 	orr.w	r3, r3, #1
  4066dc:	f046 0601 	orr.w	r6, r6, #1
  4066e0:	6066      	str	r6, [r4, #4]
  4066e2:	4628      	mov	r0, r5
  4066e4:	60ba      	str	r2, [r7, #8]
  4066e6:	6053      	str	r3, [r2, #4]
  4066e8:	f000 fa0e 	bl	406b08 <__malloc_unlock>
  4066ec:	3408      	adds	r4, #8
  4066ee:	4620      	mov	r0, r4
  4066f0:	b003      	add	sp, #12
  4066f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4066f6:	2b14      	cmp	r3, #20
  4066f8:	d971      	bls.n	4067de <_malloc_r+0x412>
  4066fa:	2b54      	cmp	r3, #84	; 0x54
  4066fc:	f200 80a3 	bhi.w	406846 <_malloc_r+0x47a>
  406700:	0b33      	lsrs	r3, r6, #12
  406702:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  406706:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  40670a:	00c3      	lsls	r3, r0, #3
  40670c:	e680      	b.n	406410 <_malloc_r+0x44>
  40670e:	bf00      	nop
  406710:	20400440 	.word	0x20400440
  406714:	20400bc4 	.word	0x20400bc4
  406718:	20400b94 	.word	0x20400b94
  40671c:	20400bbc 	.word	0x20400bbc
  406720:	20400bc0 	.word	0x20400bc0
  406724:	20400448 	.word	0x20400448
  406728:	20400848 	.word	0x20400848
  40672c:	0a5a      	lsrs	r2, r3, #9
  40672e:	2a04      	cmp	r2, #4
  406730:	d95b      	bls.n	4067ea <_malloc_r+0x41e>
  406732:	2a14      	cmp	r2, #20
  406734:	f200 80ae 	bhi.w	406894 <_malloc_r+0x4c8>
  406738:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  40673c:	00c9      	lsls	r1, r1, #3
  40673e:	325b      	adds	r2, #91	; 0x5b
  406740:	eb07 0c01 	add.w	ip, r7, r1
  406744:	5879      	ldr	r1, [r7, r1]
  406746:	f1ac 0c08 	sub.w	ip, ip, #8
  40674a:	458c      	cmp	ip, r1
  40674c:	f000 8088 	beq.w	406860 <_malloc_r+0x494>
  406750:	684a      	ldr	r2, [r1, #4]
  406752:	f022 0203 	bic.w	r2, r2, #3
  406756:	4293      	cmp	r3, r2
  406758:	d273      	bcs.n	406842 <_malloc_r+0x476>
  40675a:	6889      	ldr	r1, [r1, #8]
  40675c:	458c      	cmp	ip, r1
  40675e:	d1f7      	bne.n	406750 <_malloc_r+0x384>
  406760:	f8dc 200c 	ldr.w	r2, [ip, #12]
  406764:	687b      	ldr	r3, [r7, #4]
  406766:	60e2      	str	r2, [r4, #12]
  406768:	f8c4 c008 	str.w	ip, [r4, #8]
  40676c:	6094      	str	r4, [r2, #8]
  40676e:	f8cc 400c 	str.w	r4, [ip, #12]
  406772:	e68f      	b.n	406494 <_malloc_r+0xc8>
  406774:	19a1      	adds	r1, r4, r6
  406776:	f046 0c01 	orr.w	ip, r6, #1
  40677a:	f042 0601 	orr.w	r6, r2, #1
  40677e:	f8c4 c004 	str.w	ip, [r4, #4]
  406782:	4628      	mov	r0, r5
  406784:	6179      	str	r1, [r7, #20]
  406786:	6139      	str	r1, [r7, #16]
  406788:	f8c1 e00c 	str.w	lr, [r1, #12]
  40678c:	f8c1 e008 	str.w	lr, [r1, #8]
  406790:	604e      	str	r6, [r1, #4]
  406792:	50e2      	str	r2, [r4, r3]
  406794:	f000 f9b8 	bl	406b08 <__malloc_unlock>
  406798:	3408      	adds	r4, #8
  40679a:	e6dd      	b.n	406558 <_malloc_r+0x18c>
  40679c:	687b      	ldr	r3, [r7, #4]
  40679e:	e679      	b.n	406494 <_malloc_r+0xc8>
  4067a0:	f108 0801 	add.w	r8, r8, #1
  4067a4:	f018 0f03 	tst.w	r8, #3
  4067a8:	f10c 0c08 	add.w	ip, ip, #8
  4067ac:	f47f ae85 	bne.w	4064ba <_malloc_r+0xee>
  4067b0:	e02d      	b.n	40680e <_malloc_r+0x442>
  4067b2:	68dc      	ldr	r4, [r3, #12]
  4067b4:	42a3      	cmp	r3, r4
  4067b6:	bf08      	it	eq
  4067b8:	3002      	addeq	r0, #2
  4067ba:	f43f ae3e 	beq.w	40643a <_malloc_r+0x6e>
  4067be:	e6bb      	b.n	406538 <_malloc_r+0x16c>
  4067c0:	4419      	add	r1, r3
  4067c2:	461c      	mov	r4, r3
  4067c4:	684a      	ldr	r2, [r1, #4]
  4067c6:	68db      	ldr	r3, [r3, #12]
  4067c8:	f854 6f08 	ldr.w	r6, [r4, #8]!
  4067cc:	f042 0201 	orr.w	r2, r2, #1
  4067d0:	604a      	str	r2, [r1, #4]
  4067d2:	4628      	mov	r0, r5
  4067d4:	60f3      	str	r3, [r6, #12]
  4067d6:	609e      	str	r6, [r3, #8]
  4067d8:	f000 f996 	bl	406b08 <__malloc_unlock>
  4067dc:	e6bc      	b.n	406558 <_malloc_r+0x18c>
  4067de:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  4067e2:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  4067e6:	00c3      	lsls	r3, r0, #3
  4067e8:	e612      	b.n	406410 <_malloc_r+0x44>
  4067ea:	099a      	lsrs	r2, r3, #6
  4067ec:	f102 0139 	add.w	r1, r2, #57	; 0x39
  4067f0:	00c9      	lsls	r1, r1, #3
  4067f2:	3238      	adds	r2, #56	; 0x38
  4067f4:	e7a4      	b.n	406740 <_malloc_r+0x374>
  4067f6:	42bc      	cmp	r4, r7
  4067f8:	d054      	beq.n	4068a4 <_malloc_r+0x4d8>
  4067fa:	68bc      	ldr	r4, [r7, #8]
  4067fc:	6862      	ldr	r2, [r4, #4]
  4067fe:	f022 0203 	bic.w	r2, r2, #3
  406802:	e75d      	b.n	4066c0 <_malloc_r+0x2f4>
  406804:	f859 3908 	ldr.w	r3, [r9], #-8
  406808:	4599      	cmp	r9, r3
  40680a:	f040 8086 	bne.w	40691a <_malloc_r+0x54e>
  40680e:	f010 0f03 	tst.w	r0, #3
  406812:	f100 30ff 	add.w	r0, r0, #4294967295
  406816:	d1f5      	bne.n	406804 <_malloc_r+0x438>
  406818:	687b      	ldr	r3, [r7, #4]
  40681a:	ea23 0304 	bic.w	r3, r3, r4
  40681e:	607b      	str	r3, [r7, #4]
  406820:	0064      	lsls	r4, r4, #1
  406822:	429c      	cmp	r4, r3
  406824:	f63f aec7 	bhi.w	4065b6 <_malloc_r+0x1ea>
  406828:	2c00      	cmp	r4, #0
  40682a:	f43f aec4 	beq.w	4065b6 <_malloc_r+0x1ea>
  40682e:	421c      	tst	r4, r3
  406830:	4640      	mov	r0, r8
  406832:	f47f ae3e 	bne.w	4064b2 <_malloc_r+0xe6>
  406836:	0064      	lsls	r4, r4, #1
  406838:	421c      	tst	r4, r3
  40683a:	f100 0004 	add.w	r0, r0, #4
  40683e:	d0fa      	beq.n	406836 <_malloc_r+0x46a>
  406840:	e637      	b.n	4064b2 <_malloc_r+0xe6>
  406842:	468c      	mov	ip, r1
  406844:	e78c      	b.n	406760 <_malloc_r+0x394>
  406846:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40684a:	d815      	bhi.n	406878 <_malloc_r+0x4ac>
  40684c:	0bf3      	lsrs	r3, r6, #15
  40684e:	f103 0078 	add.w	r0, r3, #120	; 0x78
  406852:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  406856:	00c3      	lsls	r3, r0, #3
  406858:	e5da      	b.n	406410 <_malloc_r+0x44>
  40685a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40685e:	e6ed      	b.n	40663c <_malloc_r+0x270>
  406860:	687b      	ldr	r3, [r7, #4]
  406862:	1092      	asrs	r2, r2, #2
  406864:	2101      	movs	r1, #1
  406866:	fa01 f202 	lsl.w	r2, r1, r2
  40686a:	4313      	orrs	r3, r2
  40686c:	607b      	str	r3, [r7, #4]
  40686e:	4662      	mov	r2, ip
  406870:	e779      	b.n	406766 <_malloc_r+0x39a>
  406872:	2301      	movs	r3, #1
  406874:	6053      	str	r3, [r2, #4]
  406876:	e729      	b.n	4066cc <_malloc_r+0x300>
  406878:	f240 5254 	movw	r2, #1364	; 0x554
  40687c:	4293      	cmp	r3, r2
  40687e:	d822      	bhi.n	4068c6 <_malloc_r+0x4fa>
  406880:	0cb3      	lsrs	r3, r6, #18
  406882:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  406886:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  40688a:	00c3      	lsls	r3, r0, #3
  40688c:	e5c0      	b.n	406410 <_malloc_r+0x44>
  40688e:	f103 0b10 	add.w	fp, r3, #16
  406892:	e6ae      	b.n	4065f2 <_malloc_r+0x226>
  406894:	2a54      	cmp	r2, #84	; 0x54
  406896:	d829      	bhi.n	4068ec <_malloc_r+0x520>
  406898:	0b1a      	lsrs	r2, r3, #12
  40689a:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  40689e:	00c9      	lsls	r1, r1, #3
  4068a0:	326e      	adds	r2, #110	; 0x6e
  4068a2:	e74d      	b.n	406740 <_malloc_r+0x374>
  4068a4:	4b20      	ldr	r3, [pc, #128]	; (406928 <_malloc_r+0x55c>)
  4068a6:	6819      	ldr	r1, [r3, #0]
  4068a8:	4459      	add	r1, fp
  4068aa:	6019      	str	r1, [r3, #0]
  4068ac:	e6b2      	b.n	406614 <_malloc_r+0x248>
  4068ae:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4068b2:	2800      	cmp	r0, #0
  4068b4:	f47f aeae 	bne.w	406614 <_malloc_r+0x248>
  4068b8:	eb08 030b 	add.w	r3, r8, fp
  4068bc:	68ba      	ldr	r2, [r7, #8]
  4068be:	f043 0301 	orr.w	r3, r3, #1
  4068c2:	6053      	str	r3, [r2, #4]
  4068c4:	e6ee      	b.n	4066a4 <_malloc_r+0x2d8>
  4068c6:	207f      	movs	r0, #127	; 0x7f
  4068c8:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  4068cc:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  4068d0:	e59e      	b.n	406410 <_malloc_r+0x44>
  4068d2:	f104 0108 	add.w	r1, r4, #8
  4068d6:	4628      	mov	r0, r5
  4068d8:	9300      	str	r3, [sp, #0]
  4068da:	f002 ff99 	bl	409810 <_free_r>
  4068de:	9b00      	ldr	r3, [sp, #0]
  4068e0:	6819      	ldr	r1, [r3, #0]
  4068e2:	e6df      	b.n	4066a4 <_malloc_r+0x2d8>
  4068e4:	2001      	movs	r0, #1
  4068e6:	f04f 0900 	mov.w	r9, #0
  4068ea:	e6bc      	b.n	406666 <_malloc_r+0x29a>
  4068ec:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4068f0:	d805      	bhi.n	4068fe <_malloc_r+0x532>
  4068f2:	0bda      	lsrs	r2, r3, #15
  4068f4:	f102 0178 	add.w	r1, r2, #120	; 0x78
  4068f8:	00c9      	lsls	r1, r1, #3
  4068fa:	3277      	adds	r2, #119	; 0x77
  4068fc:	e720      	b.n	406740 <_malloc_r+0x374>
  4068fe:	f240 5154 	movw	r1, #1364	; 0x554
  406902:	428a      	cmp	r2, r1
  406904:	d805      	bhi.n	406912 <_malloc_r+0x546>
  406906:	0c9a      	lsrs	r2, r3, #18
  406908:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  40690c:	00c9      	lsls	r1, r1, #3
  40690e:	327c      	adds	r2, #124	; 0x7c
  406910:	e716      	b.n	406740 <_malloc_r+0x374>
  406912:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  406916:	227e      	movs	r2, #126	; 0x7e
  406918:	e712      	b.n	406740 <_malloc_r+0x374>
  40691a:	687b      	ldr	r3, [r7, #4]
  40691c:	e780      	b.n	406820 <_malloc_r+0x454>
  40691e:	08f0      	lsrs	r0, r6, #3
  406920:	f106 0308 	add.w	r3, r6, #8
  406924:	e600      	b.n	406528 <_malloc_r+0x15c>
  406926:	bf00      	nop
  406928:	20400b94 	.word	0x20400b94

0040692c <memcpy>:
  40692c:	4684      	mov	ip, r0
  40692e:	ea41 0300 	orr.w	r3, r1, r0
  406932:	f013 0303 	ands.w	r3, r3, #3
  406936:	d16d      	bne.n	406a14 <memcpy+0xe8>
  406938:	3a40      	subs	r2, #64	; 0x40
  40693a:	d341      	bcc.n	4069c0 <memcpy+0x94>
  40693c:	f851 3b04 	ldr.w	r3, [r1], #4
  406940:	f840 3b04 	str.w	r3, [r0], #4
  406944:	f851 3b04 	ldr.w	r3, [r1], #4
  406948:	f840 3b04 	str.w	r3, [r0], #4
  40694c:	f851 3b04 	ldr.w	r3, [r1], #4
  406950:	f840 3b04 	str.w	r3, [r0], #4
  406954:	f851 3b04 	ldr.w	r3, [r1], #4
  406958:	f840 3b04 	str.w	r3, [r0], #4
  40695c:	f851 3b04 	ldr.w	r3, [r1], #4
  406960:	f840 3b04 	str.w	r3, [r0], #4
  406964:	f851 3b04 	ldr.w	r3, [r1], #4
  406968:	f840 3b04 	str.w	r3, [r0], #4
  40696c:	f851 3b04 	ldr.w	r3, [r1], #4
  406970:	f840 3b04 	str.w	r3, [r0], #4
  406974:	f851 3b04 	ldr.w	r3, [r1], #4
  406978:	f840 3b04 	str.w	r3, [r0], #4
  40697c:	f851 3b04 	ldr.w	r3, [r1], #4
  406980:	f840 3b04 	str.w	r3, [r0], #4
  406984:	f851 3b04 	ldr.w	r3, [r1], #4
  406988:	f840 3b04 	str.w	r3, [r0], #4
  40698c:	f851 3b04 	ldr.w	r3, [r1], #4
  406990:	f840 3b04 	str.w	r3, [r0], #4
  406994:	f851 3b04 	ldr.w	r3, [r1], #4
  406998:	f840 3b04 	str.w	r3, [r0], #4
  40699c:	f851 3b04 	ldr.w	r3, [r1], #4
  4069a0:	f840 3b04 	str.w	r3, [r0], #4
  4069a4:	f851 3b04 	ldr.w	r3, [r1], #4
  4069a8:	f840 3b04 	str.w	r3, [r0], #4
  4069ac:	f851 3b04 	ldr.w	r3, [r1], #4
  4069b0:	f840 3b04 	str.w	r3, [r0], #4
  4069b4:	f851 3b04 	ldr.w	r3, [r1], #4
  4069b8:	f840 3b04 	str.w	r3, [r0], #4
  4069bc:	3a40      	subs	r2, #64	; 0x40
  4069be:	d2bd      	bcs.n	40693c <memcpy+0x10>
  4069c0:	3230      	adds	r2, #48	; 0x30
  4069c2:	d311      	bcc.n	4069e8 <memcpy+0xbc>
  4069c4:	f851 3b04 	ldr.w	r3, [r1], #4
  4069c8:	f840 3b04 	str.w	r3, [r0], #4
  4069cc:	f851 3b04 	ldr.w	r3, [r1], #4
  4069d0:	f840 3b04 	str.w	r3, [r0], #4
  4069d4:	f851 3b04 	ldr.w	r3, [r1], #4
  4069d8:	f840 3b04 	str.w	r3, [r0], #4
  4069dc:	f851 3b04 	ldr.w	r3, [r1], #4
  4069e0:	f840 3b04 	str.w	r3, [r0], #4
  4069e4:	3a10      	subs	r2, #16
  4069e6:	d2ed      	bcs.n	4069c4 <memcpy+0x98>
  4069e8:	320c      	adds	r2, #12
  4069ea:	d305      	bcc.n	4069f8 <memcpy+0xcc>
  4069ec:	f851 3b04 	ldr.w	r3, [r1], #4
  4069f0:	f840 3b04 	str.w	r3, [r0], #4
  4069f4:	3a04      	subs	r2, #4
  4069f6:	d2f9      	bcs.n	4069ec <memcpy+0xc0>
  4069f8:	3204      	adds	r2, #4
  4069fa:	d008      	beq.n	406a0e <memcpy+0xe2>
  4069fc:	07d2      	lsls	r2, r2, #31
  4069fe:	bf1c      	itt	ne
  406a00:	f811 3b01 	ldrbne.w	r3, [r1], #1
  406a04:	f800 3b01 	strbne.w	r3, [r0], #1
  406a08:	d301      	bcc.n	406a0e <memcpy+0xe2>
  406a0a:	880b      	ldrh	r3, [r1, #0]
  406a0c:	8003      	strh	r3, [r0, #0]
  406a0e:	4660      	mov	r0, ip
  406a10:	4770      	bx	lr
  406a12:	bf00      	nop
  406a14:	2a08      	cmp	r2, #8
  406a16:	d313      	bcc.n	406a40 <memcpy+0x114>
  406a18:	078b      	lsls	r3, r1, #30
  406a1a:	d08d      	beq.n	406938 <memcpy+0xc>
  406a1c:	f010 0303 	ands.w	r3, r0, #3
  406a20:	d08a      	beq.n	406938 <memcpy+0xc>
  406a22:	f1c3 0304 	rsb	r3, r3, #4
  406a26:	1ad2      	subs	r2, r2, r3
  406a28:	07db      	lsls	r3, r3, #31
  406a2a:	bf1c      	itt	ne
  406a2c:	f811 3b01 	ldrbne.w	r3, [r1], #1
  406a30:	f800 3b01 	strbne.w	r3, [r0], #1
  406a34:	d380      	bcc.n	406938 <memcpy+0xc>
  406a36:	f831 3b02 	ldrh.w	r3, [r1], #2
  406a3a:	f820 3b02 	strh.w	r3, [r0], #2
  406a3e:	e77b      	b.n	406938 <memcpy+0xc>
  406a40:	3a04      	subs	r2, #4
  406a42:	d3d9      	bcc.n	4069f8 <memcpy+0xcc>
  406a44:	3a01      	subs	r2, #1
  406a46:	f811 3b01 	ldrb.w	r3, [r1], #1
  406a4a:	f800 3b01 	strb.w	r3, [r0], #1
  406a4e:	d2f9      	bcs.n	406a44 <memcpy+0x118>
  406a50:	780b      	ldrb	r3, [r1, #0]
  406a52:	7003      	strb	r3, [r0, #0]
  406a54:	784b      	ldrb	r3, [r1, #1]
  406a56:	7043      	strb	r3, [r0, #1]
  406a58:	788b      	ldrb	r3, [r1, #2]
  406a5a:	7083      	strb	r3, [r0, #2]
  406a5c:	4660      	mov	r0, ip
  406a5e:	4770      	bx	lr

00406a60 <memset>:
  406a60:	b470      	push	{r4, r5, r6}
  406a62:	0786      	lsls	r6, r0, #30
  406a64:	d046      	beq.n	406af4 <memset+0x94>
  406a66:	1e54      	subs	r4, r2, #1
  406a68:	2a00      	cmp	r2, #0
  406a6a:	d041      	beq.n	406af0 <memset+0x90>
  406a6c:	b2ca      	uxtb	r2, r1
  406a6e:	4603      	mov	r3, r0
  406a70:	e002      	b.n	406a78 <memset+0x18>
  406a72:	f114 34ff 	adds.w	r4, r4, #4294967295
  406a76:	d33b      	bcc.n	406af0 <memset+0x90>
  406a78:	f803 2b01 	strb.w	r2, [r3], #1
  406a7c:	079d      	lsls	r5, r3, #30
  406a7e:	d1f8      	bne.n	406a72 <memset+0x12>
  406a80:	2c03      	cmp	r4, #3
  406a82:	d92e      	bls.n	406ae2 <memset+0x82>
  406a84:	b2cd      	uxtb	r5, r1
  406a86:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  406a8a:	2c0f      	cmp	r4, #15
  406a8c:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  406a90:	d919      	bls.n	406ac6 <memset+0x66>
  406a92:	f103 0210 	add.w	r2, r3, #16
  406a96:	4626      	mov	r6, r4
  406a98:	3e10      	subs	r6, #16
  406a9a:	2e0f      	cmp	r6, #15
  406a9c:	f842 5c10 	str.w	r5, [r2, #-16]
  406aa0:	f842 5c0c 	str.w	r5, [r2, #-12]
  406aa4:	f842 5c08 	str.w	r5, [r2, #-8]
  406aa8:	f842 5c04 	str.w	r5, [r2, #-4]
  406aac:	f102 0210 	add.w	r2, r2, #16
  406ab0:	d8f2      	bhi.n	406a98 <memset+0x38>
  406ab2:	f1a4 0210 	sub.w	r2, r4, #16
  406ab6:	f022 020f 	bic.w	r2, r2, #15
  406aba:	f004 040f 	and.w	r4, r4, #15
  406abe:	3210      	adds	r2, #16
  406ac0:	2c03      	cmp	r4, #3
  406ac2:	4413      	add	r3, r2
  406ac4:	d90d      	bls.n	406ae2 <memset+0x82>
  406ac6:	461e      	mov	r6, r3
  406ac8:	4622      	mov	r2, r4
  406aca:	3a04      	subs	r2, #4
  406acc:	2a03      	cmp	r2, #3
  406ace:	f846 5b04 	str.w	r5, [r6], #4
  406ad2:	d8fa      	bhi.n	406aca <memset+0x6a>
  406ad4:	1f22      	subs	r2, r4, #4
  406ad6:	f022 0203 	bic.w	r2, r2, #3
  406ada:	3204      	adds	r2, #4
  406adc:	4413      	add	r3, r2
  406ade:	f004 0403 	and.w	r4, r4, #3
  406ae2:	b12c      	cbz	r4, 406af0 <memset+0x90>
  406ae4:	b2c9      	uxtb	r1, r1
  406ae6:	441c      	add	r4, r3
  406ae8:	f803 1b01 	strb.w	r1, [r3], #1
  406aec:	429c      	cmp	r4, r3
  406aee:	d1fb      	bne.n	406ae8 <memset+0x88>
  406af0:	bc70      	pop	{r4, r5, r6}
  406af2:	4770      	bx	lr
  406af4:	4614      	mov	r4, r2
  406af6:	4603      	mov	r3, r0
  406af8:	e7c2      	b.n	406a80 <memset+0x20>
  406afa:	bf00      	nop

00406afc <__malloc_lock>:
  406afc:	4801      	ldr	r0, [pc, #4]	; (406b04 <__malloc_lock+0x8>)
  406afe:	f003 b921 	b.w	409d44 <__retarget_lock_acquire_recursive>
  406b02:	bf00      	nop
  406b04:	20400c2c 	.word	0x20400c2c

00406b08 <__malloc_unlock>:
  406b08:	4801      	ldr	r0, [pc, #4]	; (406b10 <__malloc_unlock+0x8>)
  406b0a:	f003 b91d 	b.w	409d48 <__retarget_lock_release_recursive>
  406b0e:	bf00      	nop
  406b10:	20400c2c 	.word	0x20400c2c

00406b14 <printf>:
  406b14:	b40f      	push	{r0, r1, r2, r3}
  406b16:	b500      	push	{lr}
  406b18:	4907      	ldr	r1, [pc, #28]	; (406b38 <printf+0x24>)
  406b1a:	b083      	sub	sp, #12
  406b1c:	ab04      	add	r3, sp, #16
  406b1e:	6808      	ldr	r0, [r1, #0]
  406b20:	f853 2b04 	ldr.w	r2, [r3], #4
  406b24:	6881      	ldr	r1, [r0, #8]
  406b26:	9301      	str	r3, [sp, #4]
  406b28:	f000 f9b8 	bl	406e9c <_vfprintf_r>
  406b2c:	b003      	add	sp, #12
  406b2e:	f85d eb04 	ldr.w	lr, [sp], #4
  406b32:	b004      	add	sp, #16
  406b34:	4770      	bx	lr
  406b36:	bf00      	nop
  406b38:	20400010 	.word	0x20400010

00406b3c <_puts_r>:
  406b3c:	b5f0      	push	{r4, r5, r6, r7, lr}
  406b3e:	4605      	mov	r5, r0
  406b40:	b089      	sub	sp, #36	; 0x24
  406b42:	4608      	mov	r0, r1
  406b44:	460c      	mov	r4, r1
  406b46:	f000 f93b 	bl	406dc0 <strlen>
  406b4a:	6bab      	ldr	r3, [r5, #56]	; 0x38
  406b4c:	4f21      	ldr	r7, [pc, #132]	; (406bd4 <_puts_r+0x98>)
  406b4e:	9404      	str	r4, [sp, #16]
  406b50:	2601      	movs	r6, #1
  406b52:	1c44      	adds	r4, r0, #1
  406b54:	a904      	add	r1, sp, #16
  406b56:	2202      	movs	r2, #2
  406b58:	9403      	str	r4, [sp, #12]
  406b5a:	9005      	str	r0, [sp, #20]
  406b5c:	68ac      	ldr	r4, [r5, #8]
  406b5e:	9706      	str	r7, [sp, #24]
  406b60:	9607      	str	r6, [sp, #28]
  406b62:	9101      	str	r1, [sp, #4]
  406b64:	9202      	str	r2, [sp, #8]
  406b66:	b353      	cbz	r3, 406bbe <_puts_r+0x82>
  406b68:	6e63      	ldr	r3, [r4, #100]	; 0x64
  406b6a:	f013 0f01 	tst.w	r3, #1
  406b6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406b72:	b29a      	uxth	r2, r3
  406b74:	d101      	bne.n	406b7a <_puts_r+0x3e>
  406b76:	0590      	lsls	r0, r2, #22
  406b78:	d525      	bpl.n	406bc6 <_puts_r+0x8a>
  406b7a:	0491      	lsls	r1, r2, #18
  406b7c:	d406      	bmi.n	406b8c <_puts_r+0x50>
  406b7e:	6e62      	ldr	r2, [r4, #100]	; 0x64
  406b80:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  406b84:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  406b88:	81a3      	strh	r3, [r4, #12]
  406b8a:	6662      	str	r2, [r4, #100]	; 0x64
  406b8c:	4628      	mov	r0, r5
  406b8e:	aa01      	add	r2, sp, #4
  406b90:	4621      	mov	r1, r4
  406b92:	f002 ff23 	bl	4099dc <__sfvwrite_r>
  406b96:	6e63      	ldr	r3, [r4, #100]	; 0x64
  406b98:	2800      	cmp	r0, #0
  406b9a:	bf0c      	ite	eq
  406b9c:	250a      	moveq	r5, #10
  406b9e:	f04f 35ff 	movne.w	r5, #4294967295
  406ba2:	07da      	lsls	r2, r3, #31
  406ba4:	d402      	bmi.n	406bac <_puts_r+0x70>
  406ba6:	89a3      	ldrh	r3, [r4, #12]
  406ba8:	059b      	lsls	r3, r3, #22
  406baa:	d502      	bpl.n	406bb2 <_puts_r+0x76>
  406bac:	4628      	mov	r0, r5
  406bae:	b009      	add	sp, #36	; 0x24
  406bb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406bb2:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406bb4:	f003 f8c8 	bl	409d48 <__retarget_lock_release_recursive>
  406bb8:	4628      	mov	r0, r5
  406bba:	b009      	add	sp, #36	; 0x24
  406bbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406bbe:	4628      	mov	r0, r5
  406bc0:	f002 fd84 	bl	4096cc <__sinit>
  406bc4:	e7d0      	b.n	406b68 <_puts_r+0x2c>
  406bc6:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406bc8:	f003 f8bc 	bl	409d44 <__retarget_lock_acquire_recursive>
  406bcc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406bd0:	b29a      	uxth	r2, r3
  406bd2:	e7d2      	b.n	406b7a <_puts_r+0x3e>
  406bd4:	0040b958 	.word	0x0040b958

00406bd8 <puts>:
  406bd8:	4b02      	ldr	r3, [pc, #8]	; (406be4 <puts+0xc>)
  406bda:	4601      	mov	r1, r0
  406bdc:	6818      	ldr	r0, [r3, #0]
  406bde:	f7ff bfad 	b.w	406b3c <_puts_r>
  406be2:	bf00      	nop
  406be4:	20400010 	.word	0x20400010

00406be8 <_sbrk_r>:
  406be8:	b538      	push	{r3, r4, r5, lr}
  406bea:	4c07      	ldr	r4, [pc, #28]	; (406c08 <_sbrk_r+0x20>)
  406bec:	2300      	movs	r3, #0
  406bee:	4605      	mov	r5, r0
  406bf0:	4608      	mov	r0, r1
  406bf2:	6023      	str	r3, [r4, #0]
  406bf4:	f7fa fe7a 	bl	4018ec <_sbrk>
  406bf8:	1c43      	adds	r3, r0, #1
  406bfa:	d000      	beq.n	406bfe <_sbrk_r+0x16>
  406bfc:	bd38      	pop	{r3, r4, r5, pc}
  406bfe:	6823      	ldr	r3, [r4, #0]
  406c00:	2b00      	cmp	r3, #0
  406c02:	d0fb      	beq.n	406bfc <_sbrk_r+0x14>
  406c04:	602b      	str	r3, [r5, #0]
  406c06:	bd38      	pop	{r3, r4, r5, pc}
  406c08:	20400c40 	.word	0x20400c40

00406c0c <setbuf>:
  406c0c:	2900      	cmp	r1, #0
  406c0e:	bf0c      	ite	eq
  406c10:	2202      	moveq	r2, #2
  406c12:	2200      	movne	r2, #0
  406c14:	f44f 6380 	mov.w	r3, #1024	; 0x400
  406c18:	f000 b800 	b.w	406c1c <setvbuf>

00406c1c <setvbuf>:
  406c1c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  406c20:	4c61      	ldr	r4, [pc, #388]	; (406da8 <setvbuf+0x18c>)
  406c22:	6825      	ldr	r5, [r4, #0]
  406c24:	b083      	sub	sp, #12
  406c26:	4604      	mov	r4, r0
  406c28:	460f      	mov	r7, r1
  406c2a:	4690      	mov	r8, r2
  406c2c:	461e      	mov	r6, r3
  406c2e:	b115      	cbz	r5, 406c36 <setvbuf+0x1a>
  406c30:	6bab      	ldr	r3, [r5, #56]	; 0x38
  406c32:	2b00      	cmp	r3, #0
  406c34:	d064      	beq.n	406d00 <setvbuf+0xe4>
  406c36:	f1b8 0f02 	cmp.w	r8, #2
  406c3a:	d006      	beq.n	406c4a <setvbuf+0x2e>
  406c3c:	f1b8 0f01 	cmp.w	r8, #1
  406c40:	f200 809f 	bhi.w	406d82 <setvbuf+0x166>
  406c44:	2e00      	cmp	r6, #0
  406c46:	f2c0 809c 	blt.w	406d82 <setvbuf+0x166>
  406c4a:	6e63      	ldr	r3, [r4, #100]	; 0x64
  406c4c:	07d8      	lsls	r0, r3, #31
  406c4e:	d534      	bpl.n	406cba <setvbuf+0x9e>
  406c50:	4621      	mov	r1, r4
  406c52:	4628      	mov	r0, r5
  406c54:	f002 fce2 	bl	40961c <_fflush_r>
  406c58:	6b21      	ldr	r1, [r4, #48]	; 0x30
  406c5a:	b141      	cbz	r1, 406c6e <setvbuf+0x52>
  406c5c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  406c60:	4299      	cmp	r1, r3
  406c62:	d002      	beq.n	406c6a <setvbuf+0x4e>
  406c64:	4628      	mov	r0, r5
  406c66:	f002 fdd3 	bl	409810 <_free_r>
  406c6a:	2300      	movs	r3, #0
  406c6c:	6323      	str	r3, [r4, #48]	; 0x30
  406c6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406c72:	2200      	movs	r2, #0
  406c74:	61a2      	str	r2, [r4, #24]
  406c76:	6062      	str	r2, [r4, #4]
  406c78:	061a      	lsls	r2, r3, #24
  406c7a:	d43a      	bmi.n	406cf2 <setvbuf+0xd6>
  406c7c:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  406c80:	f023 0303 	bic.w	r3, r3, #3
  406c84:	f1b8 0f02 	cmp.w	r8, #2
  406c88:	81a3      	strh	r3, [r4, #12]
  406c8a:	d01d      	beq.n	406cc8 <setvbuf+0xac>
  406c8c:	ab01      	add	r3, sp, #4
  406c8e:	466a      	mov	r2, sp
  406c90:	4621      	mov	r1, r4
  406c92:	4628      	mov	r0, r5
  406c94:	f003 f85a 	bl	409d4c <__swhatbuf_r>
  406c98:	89a3      	ldrh	r3, [r4, #12]
  406c9a:	4318      	orrs	r0, r3
  406c9c:	81a0      	strh	r0, [r4, #12]
  406c9e:	2e00      	cmp	r6, #0
  406ca0:	d132      	bne.n	406d08 <setvbuf+0xec>
  406ca2:	9e00      	ldr	r6, [sp, #0]
  406ca4:	4630      	mov	r0, r6
  406ca6:	f7ff fb81 	bl	4063ac <malloc>
  406caa:	4607      	mov	r7, r0
  406cac:	2800      	cmp	r0, #0
  406cae:	d06b      	beq.n	406d88 <setvbuf+0x16c>
  406cb0:	89a3      	ldrh	r3, [r4, #12]
  406cb2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  406cb6:	81a3      	strh	r3, [r4, #12]
  406cb8:	e028      	b.n	406d0c <setvbuf+0xf0>
  406cba:	89a3      	ldrh	r3, [r4, #12]
  406cbc:	0599      	lsls	r1, r3, #22
  406cbe:	d4c7      	bmi.n	406c50 <setvbuf+0x34>
  406cc0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406cc2:	f003 f83f 	bl	409d44 <__retarget_lock_acquire_recursive>
  406cc6:	e7c3      	b.n	406c50 <setvbuf+0x34>
  406cc8:	2500      	movs	r5, #0
  406cca:	6e61      	ldr	r1, [r4, #100]	; 0x64
  406ccc:	2600      	movs	r6, #0
  406cce:	f104 0243 	add.w	r2, r4, #67	; 0x43
  406cd2:	f043 0302 	orr.w	r3, r3, #2
  406cd6:	2001      	movs	r0, #1
  406cd8:	60a6      	str	r6, [r4, #8]
  406cda:	07ce      	lsls	r6, r1, #31
  406cdc:	81a3      	strh	r3, [r4, #12]
  406cde:	6022      	str	r2, [r4, #0]
  406ce0:	6122      	str	r2, [r4, #16]
  406ce2:	6160      	str	r0, [r4, #20]
  406ce4:	d401      	bmi.n	406cea <setvbuf+0xce>
  406ce6:	0598      	lsls	r0, r3, #22
  406ce8:	d53e      	bpl.n	406d68 <setvbuf+0x14c>
  406cea:	4628      	mov	r0, r5
  406cec:	b003      	add	sp, #12
  406cee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  406cf2:	6921      	ldr	r1, [r4, #16]
  406cf4:	4628      	mov	r0, r5
  406cf6:	f002 fd8b 	bl	409810 <_free_r>
  406cfa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406cfe:	e7bd      	b.n	406c7c <setvbuf+0x60>
  406d00:	4628      	mov	r0, r5
  406d02:	f002 fce3 	bl	4096cc <__sinit>
  406d06:	e796      	b.n	406c36 <setvbuf+0x1a>
  406d08:	2f00      	cmp	r7, #0
  406d0a:	d0cb      	beq.n	406ca4 <setvbuf+0x88>
  406d0c:	6bab      	ldr	r3, [r5, #56]	; 0x38
  406d0e:	2b00      	cmp	r3, #0
  406d10:	d033      	beq.n	406d7a <setvbuf+0x15e>
  406d12:	9b00      	ldr	r3, [sp, #0]
  406d14:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  406d18:	6027      	str	r7, [r4, #0]
  406d1a:	429e      	cmp	r6, r3
  406d1c:	bf1c      	itt	ne
  406d1e:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  406d22:	81a2      	strhne	r2, [r4, #12]
  406d24:	f1b8 0f01 	cmp.w	r8, #1
  406d28:	bf04      	itt	eq
  406d2a:	f042 0201 	orreq.w	r2, r2, #1
  406d2e:	81a2      	strheq	r2, [r4, #12]
  406d30:	b292      	uxth	r2, r2
  406d32:	f012 0308 	ands.w	r3, r2, #8
  406d36:	6127      	str	r7, [r4, #16]
  406d38:	6166      	str	r6, [r4, #20]
  406d3a:	d00e      	beq.n	406d5a <setvbuf+0x13e>
  406d3c:	07d1      	lsls	r1, r2, #31
  406d3e:	d51a      	bpl.n	406d76 <setvbuf+0x15a>
  406d40:	6e65      	ldr	r5, [r4, #100]	; 0x64
  406d42:	4276      	negs	r6, r6
  406d44:	2300      	movs	r3, #0
  406d46:	f015 0501 	ands.w	r5, r5, #1
  406d4a:	61a6      	str	r6, [r4, #24]
  406d4c:	60a3      	str	r3, [r4, #8]
  406d4e:	d009      	beq.n	406d64 <setvbuf+0x148>
  406d50:	2500      	movs	r5, #0
  406d52:	4628      	mov	r0, r5
  406d54:	b003      	add	sp, #12
  406d56:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  406d5a:	60a3      	str	r3, [r4, #8]
  406d5c:	6e65      	ldr	r5, [r4, #100]	; 0x64
  406d5e:	f015 0501 	ands.w	r5, r5, #1
  406d62:	d1f5      	bne.n	406d50 <setvbuf+0x134>
  406d64:	0593      	lsls	r3, r2, #22
  406d66:	d4c0      	bmi.n	406cea <setvbuf+0xce>
  406d68:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406d6a:	f002 ffed 	bl	409d48 <__retarget_lock_release_recursive>
  406d6e:	4628      	mov	r0, r5
  406d70:	b003      	add	sp, #12
  406d72:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  406d76:	60a6      	str	r6, [r4, #8]
  406d78:	e7f0      	b.n	406d5c <setvbuf+0x140>
  406d7a:	4628      	mov	r0, r5
  406d7c:	f002 fca6 	bl	4096cc <__sinit>
  406d80:	e7c7      	b.n	406d12 <setvbuf+0xf6>
  406d82:	f04f 35ff 	mov.w	r5, #4294967295
  406d86:	e7b0      	b.n	406cea <setvbuf+0xce>
  406d88:	f8dd 9000 	ldr.w	r9, [sp]
  406d8c:	45b1      	cmp	r9, r6
  406d8e:	d004      	beq.n	406d9a <setvbuf+0x17e>
  406d90:	4648      	mov	r0, r9
  406d92:	f7ff fb0b 	bl	4063ac <malloc>
  406d96:	4607      	mov	r7, r0
  406d98:	b920      	cbnz	r0, 406da4 <setvbuf+0x188>
  406d9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406d9e:	f04f 35ff 	mov.w	r5, #4294967295
  406da2:	e792      	b.n	406cca <setvbuf+0xae>
  406da4:	464e      	mov	r6, r9
  406da6:	e783      	b.n	406cb0 <setvbuf+0x94>
  406da8:	20400010 	.word	0x20400010
	...

00406dc0 <strlen>:
  406dc0:	f890 f000 	pld	[r0]
  406dc4:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  406dc8:	f020 0107 	bic.w	r1, r0, #7
  406dcc:	f06f 0c00 	mvn.w	ip, #0
  406dd0:	f010 0407 	ands.w	r4, r0, #7
  406dd4:	f891 f020 	pld	[r1, #32]
  406dd8:	f040 8049 	bne.w	406e6e <strlen+0xae>
  406ddc:	f04f 0400 	mov.w	r4, #0
  406de0:	f06f 0007 	mvn.w	r0, #7
  406de4:	e9d1 2300 	ldrd	r2, r3, [r1]
  406de8:	f891 f040 	pld	[r1, #64]	; 0x40
  406dec:	f100 0008 	add.w	r0, r0, #8
  406df0:	fa82 f24c 	uadd8	r2, r2, ip
  406df4:	faa4 f28c 	sel	r2, r4, ip
  406df8:	fa83 f34c 	uadd8	r3, r3, ip
  406dfc:	faa2 f38c 	sel	r3, r2, ip
  406e00:	bb4b      	cbnz	r3, 406e56 <strlen+0x96>
  406e02:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  406e06:	fa82 f24c 	uadd8	r2, r2, ip
  406e0a:	f100 0008 	add.w	r0, r0, #8
  406e0e:	faa4 f28c 	sel	r2, r4, ip
  406e12:	fa83 f34c 	uadd8	r3, r3, ip
  406e16:	faa2 f38c 	sel	r3, r2, ip
  406e1a:	b9e3      	cbnz	r3, 406e56 <strlen+0x96>
  406e1c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  406e20:	fa82 f24c 	uadd8	r2, r2, ip
  406e24:	f100 0008 	add.w	r0, r0, #8
  406e28:	faa4 f28c 	sel	r2, r4, ip
  406e2c:	fa83 f34c 	uadd8	r3, r3, ip
  406e30:	faa2 f38c 	sel	r3, r2, ip
  406e34:	b97b      	cbnz	r3, 406e56 <strlen+0x96>
  406e36:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  406e3a:	f101 0120 	add.w	r1, r1, #32
  406e3e:	fa82 f24c 	uadd8	r2, r2, ip
  406e42:	f100 0008 	add.w	r0, r0, #8
  406e46:	faa4 f28c 	sel	r2, r4, ip
  406e4a:	fa83 f34c 	uadd8	r3, r3, ip
  406e4e:	faa2 f38c 	sel	r3, r2, ip
  406e52:	2b00      	cmp	r3, #0
  406e54:	d0c6      	beq.n	406de4 <strlen+0x24>
  406e56:	2a00      	cmp	r2, #0
  406e58:	bf04      	itt	eq
  406e5a:	3004      	addeq	r0, #4
  406e5c:	461a      	moveq	r2, r3
  406e5e:	ba12      	rev	r2, r2
  406e60:	fab2 f282 	clz	r2, r2
  406e64:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  406e68:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  406e6c:	4770      	bx	lr
  406e6e:	e9d1 2300 	ldrd	r2, r3, [r1]
  406e72:	f004 0503 	and.w	r5, r4, #3
  406e76:	f1c4 0000 	rsb	r0, r4, #0
  406e7a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  406e7e:	f014 0f04 	tst.w	r4, #4
  406e82:	f891 f040 	pld	[r1, #64]	; 0x40
  406e86:	fa0c f505 	lsl.w	r5, ip, r5
  406e8a:	ea62 0205 	orn	r2, r2, r5
  406e8e:	bf1c      	itt	ne
  406e90:	ea63 0305 	ornne	r3, r3, r5
  406e94:	4662      	movne	r2, ip
  406e96:	f04f 0400 	mov.w	r4, #0
  406e9a:	e7a9      	b.n	406df0 <strlen+0x30>

00406e9c <_vfprintf_r>:
  406e9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406ea0:	b0c1      	sub	sp, #260	; 0x104
  406ea2:	461d      	mov	r5, r3
  406ea4:	468a      	mov	sl, r1
  406ea6:	4691      	mov	r9, r2
  406ea8:	4604      	mov	r4, r0
  406eaa:	9008      	str	r0, [sp, #32]
  406eac:	f002 ff38 	bl	409d20 <_localeconv_r>
  406eb0:	6803      	ldr	r3, [r0, #0]
  406eb2:	9315      	str	r3, [sp, #84]	; 0x54
  406eb4:	4618      	mov	r0, r3
  406eb6:	f7ff ff83 	bl	406dc0 <strlen>
  406eba:	950e      	str	r5, [sp, #56]	; 0x38
  406ebc:	9014      	str	r0, [sp, #80]	; 0x50
  406ebe:	b11c      	cbz	r4, 406ec8 <_vfprintf_r+0x2c>
  406ec0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  406ec2:	2b00      	cmp	r3, #0
  406ec4:	f000 825f 	beq.w	407386 <_vfprintf_r+0x4ea>
  406ec8:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
  406ecc:	f9ba 200c 	ldrsh.w	r2, [sl, #12]
  406ed0:	f013 0f01 	tst.w	r3, #1
  406ed4:	b293      	uxth	r3, r2
  406ed6:	d102      	bne.n	406ede <_vfprintf_r+0x42>
  406ed8:	0599      	lsls	r1, r3, #22
  406eda:	f140 8275 	bpl.w	4073c8 <_vfprintf_r+0x52c>
  406ede:	049f      	lsls	r7, r3, #18
  406ee0:	d40a      	bmi.n	406ef8 <_vfprintf_r+0x5c>
  406ee2:	f8da 1064 	ldr.w	r1, [sl, #100]	; 0x64
  406ee6:	f442 5300 	orr.w	r3, r2, #8192	; 0x2000
  406eea:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  406eee:	f8aa 300c 	strh.w	r3, [sl, #12]
  406ef2:	f8ca 1064 	str.w	r1, [sl, #100]	; 0x64
  406ef6:	b29b      	uxth	r3, r3
  406ef8:	071e      	lsls	r6, r3, #28
  406efa:	f140 8223 	bpl.w	407344 <_vfprintf_r+0x4a8>
  406efe:	f8da 2010 	ldr.w	r2, [sl, #16]
  406f02:	2a00      	cmp	r2, #0
  406f04:	f000 821e 	beq.w	407344 <_vfprintf_r+0x4a8>
  406f08:	f003 021a 	and.w	r2, r3, #26
  406f0c:	2a0a      	cmp	r2, #10
  406f0e:	f000 823e 	beq.w	40738e <_vfprintf_r+0x4f2>
  406f12:	2300      	movs	r3, #0
  406f14:	4618      	mov	r0, r3
  406f16:	9311      	str	r3, [sp, #68]	; 0x44
  406f18:	9313      	str	r3, [sp, #76]	; 0x4c
  406f1a:	9312      	str	r3, [sp, #72]	; 0x48
  406f1c:	9325      	str	r3, [sp, #148]	; 0x94
  406f1e:	9324      	str	r3, [sp, #144]	; 0x90
  406f20:	9318      	str	r3, [sp, #96]	; 0x60
  406f22:	9319      	str	r3, [sp, #100]	; 0x64
  406f24:	930b      	str	r3, [sp, #44]	; 0x2c
  406f26:	ab30      	add	r3, sp, #192	; 0xc0
  406f28:	9323      	str	r3, [sp, #140]	; 0x8c
  406f2a:	4698      	mov	r8, r3
  406f2c:	9016      	str	r0, [sp, #88]	; 0x58
  406f2e:	9017      	str	r0, [sp, #92]	; 0x5c
  406f30:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  406f34:	f899 3000 	ldrb.w	r3, [r9]
  406f38:	464c      	mov	r4, r9
  406f3a:	b1eb      	cbz	r3, 406f78 <_vfprintf_r+0xdc>
  406f3c:	2b25      	cmp	r3, #37	; 0x25
  406f3e:	d102      	bne.n	406f46 <_vfprintf_r+0xaa>
  406f40:	e01a      	b.n	406f78 <_vfprintf_r+0xdc>
  406f42:	2b25      	cmp	r3, #37	; 0x25
  406f44:	d003      	beq.n	406f4e <_vfprintf_r+0xb2>
  406f46:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  406f4a:	2b00      	cmp	r3, #0
  406f4c:	d1f9      	bne.n	406f42 <_vfprintf_r+0xa6>
  406f4e:	eba4 0509 	sub.w	r5, r4, r9
  406f52:	b18d      	cbz	r5, 406f78 <_vfprintf_r+0xdc>
  406f54:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406f56:	9a25      	ldr	r2, [sp, #148]	; 0x94
  406f58:	f8c8 9000 	str.w	r9, [r8]
  406f5c:	3301      	adds	r3, #1
  406f5e:	442a      	add	r2, r5
  406f60:	2b07      	cmp	r3, #7
  406f62:	f8c8 5004 	str.w	r5, [r8, #4]
  406f66:	9225      	str	r2, [sp, #148]	; 0x94
  406f68:	9324      	str	r3, [sp, #144]	; 0x90
  406f6a:	f300 8201 	bgt.w	407370 <_vfprintf_r+0x4d4>
  406f6e:	f108 0808 	add.w	r8, r8, #8
  406f72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  406f74:	442b      	add	r3, r5
  406f76:	930b      	str	r3, [sp, #44]	; 0x2c
  406f78:	7823      	ldrb	r3, [r4, #0]
  406f7a:	2b00      	cmp	r3, #0
  406f7c:	f000 83f0 	beq.w	407760 <_vfprintf_r+0x8c4>
  406f80:	2300      	movs	r3, #0
  406f82:	461a      	mov	r2, r3
  406f84:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  406f88:	4619      	mov	r1, r3
  406f8a:	930c      	str	r3, [sp, #48]	; 0x30
  406f8c:	469b      	mov	fp, r3
  406f8e:	7866      	ldrb	r6, [r4, #1]
  406f90:	f04f 33ff 	mov.w	r3, #4294967295
  406f94:	f104 0901 	add.w	r9, r4, #1
  406f98:	9309      	str	r3, [sp, #36]	; 0x24
  406f9a:	f109 0901 	add.w	r9, r9, #1
  406f9e:	f1a6 0320 	sub.w	r3, r6, #32
  406fa2:	2b58      	cmp	r3, #88	; 0x58
  406fa4:	f200 83bf 	bhi.w	407726 <_vfprintf_r+0x88a>
  406fa8:	e8df f013 	tbh	[pc, r3, lsl #1]
  406fac:	03bd02e0 	.word	0x03bd02e0
  406fb0:	034f03bd 	.word	0x034f03bd
  406fb4:	03bd03bd 	.word	0x03bd03bd
  406fb8:	03bd03bd 	.word	0x03bd03bd
  406fbc:	03bd03bd 	.word	0x03bd03bd
  406fc0:	03080354 	.word	0x03080354
  406fc4:	021a03bd 	.word	0x021a03bd
  406fc8:	03bd02e8 	.word	0x03bd02e8
  406fcc:	033a0303 	.word	0x033a0303
  406fd0:	033a033a 	.word	0x033a033a
  406fd4:	033a033a 	.word	0x033a033a
  406fd8:	033a033a 	.word	0x033a033a
  406fdc:	033a033a 	.word	0x033a033a
  406fe0:	03bd03bd 	.word	0x03bd03bd
  406fe4:	03bd03bd 	.word	0x03bd03bd
  406fe8:	03bd03bd 	.word	0x03bd03bd
  406fec:	03bd03bd 	.word	0x03bd03bd
  406ff0:	03bd03bd 	.word	0x03bd03bd
  406ff4:	03620349 	.word	0x03620349
  406ff8:	036203bd 	.word	0x036203bd
  406ffc:	03bd03bd 	.word	0x03bd03bd
  407000:	03bd03bd 	.word	0x03bd03bd
  407004:	03bd03a2 	.word	0x03bd03a2
  407008:	006f03bd 	.word	0x006f03bd
  40700c:	03bd03bd 	.word	0x03bd03bd
  407010:	03bd03bd 	.word	0x03bd03bd
  407014:	005903bd 	.word	0x005903bd
  407018:	03bd03bd 	.word	0x03bd03bd
  40701c:	03bd031e 	.word	0x03bd031e
  407020:	03bd03bd 	.word	0x03bd03bd
  407024:	03bd03bd 	.word	0x03bd03bd
  407028:	03bd03bd 	.word	0x03bd03bd
  40702c:	03bd03bd 	.word	0x03bd03bd
  407030:	032403bd 	.word	0x032403bd
  407034:	03620273 	.word	0x03620273
  407038:	03620362 	.word	0x03620362
  40703c:	027302b7 	.word	0x027302b7
  407040:	03bd03bd 	.word	0x03bd03bd
  407044:	03bd02bc 	.word	0x03bd02bc
  407048:	007102c9 	.word	0x007102c9
  40704c:	0247030d 	.word	0x0247030d
  407050:	025203bd 	.word	0x025203bd
  407054:	005b03bd 	.word	0x005b03bd
  407058:	03bd03bd 	.word	0x03bd03bd
  40705c:	021f      	.short	0x021f
  40705e:	f04b 0b10 	orr.w	fp, fp, #16
  407062:	f01b 0f20 	tst.w	fp, #32
  407066:	f040 8353 	bne.w	407710 <_vfprintf_r+0x874>
  40706a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40706c:	f01b 0f10 	tst.w	fp, #16
  407070:	4613      	mov	r3, r2
  407072:	f040 85b4 	bne.w	407bde <_vfprintf_r+0xd42>
  407076:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40707a:	f000 85b0 	beq.w	407bde <_vfprintf_r+0xd42>
  40707e:	8814      	ldrh	r4, [r2, #0]
  407080:	3204      	adds	r2, #4
  407082:	2500      	movs	r5, #0
  407084:	2301      	movs	r3, #1
  407086:	920e      	str	r2, [sp, #56]	; 0x38
  407088:	e014      	b.n	4070b4 <_vfprintf_r+0x218>
  40708a:	f04b 0b10 	orr.w	fp, fp, #16
  40708e:	f01b 0320 	ands.w	r3, fp, #32
  407092:	f040 8332 	bne.w	4076fa <_vfprintf_r+0x85e>
  407096:	f01b 0210 	ands.w	r2, fp, #16
  40709a:	f040 8589 	bne.w	407bb0 <_vfprintf_r+0xd14>
  40709e:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  4070a2:	f000 8585 	beq.w	407bb0 <_vfprintf_r+0xd14>
  4070a6:	990e      	ldr	r1, [sp, #56]	; 0x38
  4070a8:	4613      	mov	r3, r2
  4070aa:	460a      	mov	r2, r1
  4070ac:	3204      	adds	r2, #4
  4070ae:	880c      	ldrh	r4, [r1, #0]
  4070b0:	920e      	str	r2, [sp, #56]	; 0x38
  4070b2:	2500      	movs	r5, #0
  4070b4:	f04f 0a00 	mov.w	sl, #0
  4070b8:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  4070bc:	9909      	ldr	r1, [sp, #36]	; 0x24
  4070be:	1c4a      	adds	r2, r1, #1
  4070c0:	f000 820b 	beq.w	4074da <_vfprintf_r+0x63e>
  4070c4:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  4070c8:	9206      	str	r2, [sp, #24]
  4070ca:	ea54 0205 	orrs.w	r2, r4, r5
  4070ce:	f040 820a 	bne.w	4074e6 <_vfprintf_r+0x64a>
  4070d2:	2900      	cmp	r1, #0
  4070d4:	f040 846f 	bne.w	4079b6 <_vfprintf_r+0xb1a>
  4070d8:	2b00      	cmp	r3, #0
  4070da:	f040 852d 	bne.w	407b38 <_vfprintf_r+0xc9c>
  4070de:	f01b 0301 	ands.w	r3, fp, #1
  4070e2:	930d      	str	r3, [sp, #52]	; 0x34
  4070e4:	f000 8668 	beq.w	407db8 <_vfprintf_r+0xf1c>
  4070e8:	af40      	add	r7, sp, #256	; 0x100
  4070ea:	2330      	movs	r3, #48	; 0x30
  4070ec:	f807 3d41 	strb.w	r3, [r7, #-65]!
  4070f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4070f2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4070f4:	4293      	cmp	r3, r2
  4070f6:	bfb8      	it	lt
  4070f8:	4613      	movlt	r3, r2
  4070fa:	9307      	str	r3, [sp, #28]
  4070fc:	2300      	movs	r3, #0
  4070fe:	9310      	str	r3, [sp, #64]	; 0x40
  407100:	f1ba 0f00 	cmp.w	sl, #0
  407104:	d002      	beq.n	40710c <_vfprintf_r+0x270>
  407106:	9b07      	ldr	r3, [sp, #28]
  407108:	3301      	adds	r3, #1
  40710a:	9307      	str	r3, [sp, #28]
  40710c:	9b06      	ldr	r3, [sp, #24]
  40710e:	f013 0302 	ands.w	r3, r3, #2
  407112:	930f      	str	r3, [sp, #60]	; 0x3c
  407114:	d002      	beq.n	40711c <_vfprintf_r+0x280>
  407116:	9b07      	ldr	r3, [sp, #28]
  407118:	3302      	adds	r3, #2
  40711a:	9307      	str	r3, [sp, #28]
  40711c:	9b06      	ldr	r3, [sp, #24]
  40711e:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  407122:	f040 831b 	bne.w	40775c <_vfprintf_r+0x8c0>
  407126:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  407128:	9a07      	ldr	r2, [sp, #28]
  40712a:	eba3 0b02 	sub.w	fp, r3, r2
  40712e:	f1bb 0f00 	cmp.w	fp, #0
  407132:	f340 8313 	ble.w	40775c <_vfprintf_r+0x8c0>
  407136:	f1bb 0f10 	cmp.w	fp, #16
  40713a:	9925      	ldr	r1, [sp, #148]	; 0x94
  40713c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40713e:	dd28      	ble.n	407192 <_vfprintf_r+0x2f6>
  407140:	4643      	mov	r3, r8
  407142:	2410      	movs	r4, #16
  407144:	46a8      	mov	r8, r5
  407146:	f8dd a020 	ldr.w	sl, [sp, #32]
  40714a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40714c:	e006      	b.n	40715c <_vfprintf_r+0x2c0>
  40714e:	f1ab 0b10 	sub.w	fp, fp, #16
  407152:	f1bb 0f10 	cmp.w	fp, #16
  407156:	f103 0308 	add.w	r3, r3, #8
  40715a:	dd18      	ble.n	40718e <_vfprintf_r+0x2f2>
  40715c:	3201      	adds	r2, #1
  40715e:	48b9      	ldr	r0, [pc, #740]	; (407444 <_vfprintf_r+0x5a8>)
  407160:	9224      	str	r2, [sp, #144]	; 0x90
  407162:	3110      	adds	r1, #16
  407164:	2a07      	cmp	r2, #7
  407166:	9125      	str	r1, [sp, #148]	; 0x94
  407168:	e883 0011 	stmia.w	r3, {r0, r4}
  40716c:	ddef      	ble.n	40714e <_vfprintf_r+0x2b2>
  40716e:	aa23      	add	r2, sp, #140	; 0x8c
  407170:	4629      	mov	r1, r5
  407172:	4650      	mov	r0, sl
  407174:	f003 fc3c 	bl	40a9f0 <__sprint_r>
  407178:	2800      	cmp	r0, #0
  40717a:	f040 836a 	bne.w	407852 <_vfprintf_r+0x9b6>
  40717e:	f1ab 0b10 	sub.w	fp, fp, #16
  407182:	f1bb 0f10 	cmp.w	fp, #16
  407186:	9925      	ldr	r1, [sp, #148]	; 0x94
  407188:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40718a:	ab30      	add	r3, sp, #192	; 0xc0
  40718c:	dce6      	bgt.n	40715c <_vfprintf_r+0x2c0>
  40718e:	4645      	mov	r5, r8
  407190:	4698      	mov	r8, r3
  407192:	3201      	adds	r2, #1
  407194:	4bab      	ldr	r3, [pc, #684]	; (407444 <_vfprintf_r+0x5a8>)
  407196:	9224      	str	r2, [sp, #144]	; 0x90
  407198:	eb0b 0401 	add.w	r4, fp, r1
  40719c:	2a07      	cmp	r2, #7
  40719e:	9425      	str	r4, [sp, #148]	; 0x94
  4071a0:	e888 0808 	stmia.w	r8, {r3, fp}
  4071a4:	f300 84cd 	bgt.w	407b42 <_vfprintf_r+0xca6>
  4071a8:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  4071ac:	f108 0808 	add.w	r8, r8, #8
  4071b0:	f1ba 0f00 	cmp.w	sl, #0
  4071b4:	d00e      	beq.n	4071d4 <_vfprintf_r+0x338>
  4071b6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4071b8:	3301      	adds	r3, #1
  4071ba:	3401      	adds	r4, #1
  4071bc:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  4071c0:	2201      	movs	r2, #1
  4071c2:	2b07      	cmp	r3, #7
  4071c4:	9425      	str	r4, [sp, #148]	; 0x94
  4071c6:	9324      	str	r3, [sp, #144]	; 0x90
  4071c8:	e888 0006 	stmia.w	r8, {r1, r2}
  4071cc:	f300 840a 	bgt.w	4079e4 <_vfprintf_r+0xb48>
  4071d0:	f108 0808 	add.w	r8, r8, #8
  4071d4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4071d6:	b16b      	cbz	r3, 4071f4 <_vfprintf_r+0x358>
  4071d8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4071da:	3301      	adds	r3, #1
  4071dc:	3402      	adds	r4, #2
  4071de:	a91c      	add	r1, sp, #112	; 0x70
  4071e0:	2202      	movs	r2, #2
  4071e2:	2b07      	cmp	r3, #7
  4071e4:	9425      	str	r4, [sp, #148]	; 0x94
  4071e6:	9324      	str	r3, [sp, #144]	; 0x90
  4071e8:	e888 0006 	stmia.w	r8, {r1, r2}
  4071ec:	f300 8406 	bgt.w	4079fc <_vfprintf_r+0xb60>
  4071f0:	f108 0808 	add.w	r8, r8, #8
  4071f4:	2d80      	cmp	r5, #128	; 0x80
  4071f6:	f000 832e 	beq.w	407856 <_vfprintf_r+0x9ba>
  4071fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4071fc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4071fe:	eba3 0a02 	sub.w	sl, r3, r2
  407202:	f1ba 0f00 	cmp.w	sl, #0
  407206:	dd3b      	ble.n	407280 <_vfprintf_r+0x3e4>
  407208:	f1ba 0f10 	cmp.w	sl, #16
  40720c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40720e:	4d8e      	ldr	r5, [pc, #568]	; (407448 <_vfprintf_r+0x5ac>)
  407210:	dd2b      	ble.n	40726a <_vfprintf_r+0x3ce>
  407212:	4642      	mov	r2, r8
  407214:	4621      	mov	r1, r4
  407216:	46b0      	mov	r8, r6
  407218:	f04f 0b10 	mov.w	fp, #16
  40721c:	462e      	mov	r6, r5
  40721e:	9c08      	ldr	r4, [sp, #32]
  407220:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  407222:	e006      	b.n	407232 <_vfprintf_r+0x396>
  407224:	f1aa 0a10 	sub.w	sl, sl, #16
  407228:	f1ba 0f10 	cmp.w	sl, #16
  40722c:	f102 0208 	add.w	r2, r2, #8
  407230:	dd17      	ble.n	407262 <_vfprintf_r+0x3c6>
  407232:	3301      	adds	r3, #1
  407234:	3110      	adds	r1, #16
  407236:	2b07      	cmp	r3, #7
  407238:	9125      	str	r1, [sp, #148]	; 0x94
  40723a:	9324      	str	r3, [sp, #144]	; 0x90
  40723c:	e882 0840 	stmia.w	r2, {r6, fp}
  407240:	ddf0      	ble.n	407224 <_vfprintf_r+0x388>
  407242:	aa23      	add	r2, sp, #140	; 0x8c
  407244:	4629      	mov	r1, r5
  407246:	4620      	mov	r0, r4
  407248:	f003 fbd2 	bl	40a9f0 <__sprint_r>
  40724c:	2800      	cmp	r0, #0
  40724e:	f040 8300 	bne.w	407852 <_vfprintf_r+0x9b6>
  407252:	f1aa 0a10 	sub.w	sl, sl, #16
  407256:	f1ba 0f10 	cmp.w	sl, #16
  40725a:	9925      	ldr	r1, [sp, #148]	; 0x94
  40725c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40725e:	aa30      	add	r2, sp, #192	; 0xc0
  407260:	dce7      	bgt.n	407232 <_vfprintf_r+0x396>
  407262:	4635      	mov	r5, r6
  407264:	460c      	mov	r4, r1
  407266:	4646      	mov	r6, r8
  407268:	4690      	mov	r8, r2
  40726a:	3301      	adds	r3, #1
  40726c:	4454      	add	r4, sl
  40726e:	2b07      	cmp	r3, #7
  407270:	9425      	str	r4, [sp, #148]	; 0x94
  407272:	9324      	str	r3, [sp, #144]	; 0x90
  407274:	e888 0420 	stmia.w	r8, {r5, sl}
  407278:	f300 83a9 	bgt.w	4079ce <_vfprintf_r+0xb32>
  40727c:	f108 0808 	add.w	r8, r8, #8
  407280:	9b06      	ldr	r3, [sp, #24]
  407282:	05db      	lsls	r3, r3, #23
  407284:	f100 8285 	bmi.w	407792 <_vfprintf_r+0x8f6>
  407288:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40728a:	990d      	ldr	r1, [sp, #52]	; 0x34
  40728c:	f8c8 7000 	str.w	r7, [r8]
  407290:	3301      	adds	r3, #1
  407292:	440c      	add	r4, r1
  407294:	2b07      	cmp	r3, #7
  407296:	9425      	str	r4, [sp, #148]	; 0x94
  407298:	f8c8 1004 	str.w	r1, [r8, #4]
  40729c:	9324      	str	r3, [sp, #144]	; 0x90
  40729e:	f300 8375 	bgt.w	40798c <_vfprintf_r+0xaf0>
  4072a2:	f108 0808 	add.w	r8, r8, #8
  4072a6:	9b06      	ldr	r3, [sp, #24]
  4072a8:	0759      	lsls	r1, r3, #29
  4072aa:	d53b      	bpl.n	407324 <_vfprintf_r+0x488>
  4072ac:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4072ae:	9a07      	ldr	r2, [sp, #28]
  4072b0:	1a9d      	subs	r5, r3, r2
  4072b2:	2d00      	cmp	r5, #0
  4072b4:	dd36      	ble.n	407324 <_vfprintf_r+0x488>
  4072b6:	2d10      	cmp	r5, #16
  4072b8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4072ba:	dd21      	ble.n	407300 <_vfprintf_r+0x464>
  4072bc:	2610      	movs	r6, #16
  4072be:	9f08      	ldr	r7, [sp, #32]
  4072c0:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
  4072c4:	e004      	b.n	4072d0 <_vfprintf_r+0x434>
  4072c6:	3d10      	subs	r5, #16
  4072c8:	2d10      	cmp	r5, #16
  4072ca:	f108 0808 	add.w	r8, r8, #8
  4072ce:	dd17      	ble.n	407300 <_vfprintf_r+0x464>
  4072d0:	3301      	adds	r3, #1
  4072d2:	4a5c      	ldr	r2, [pc, #368]	; (407444 <_vfprintf_r+0x5a8>)
  4072d4:	9324      	str	r3, [sp, #144]	; 0x90
  4072d6:	3410      	adds	r4, #16
  4072d8:	2b07      	cmp	r3, #7
  4072da:	9425      	str	r4, [sp, #148]	; 0x94
  4072dc:	e888 0044 	stmia.w	r8, {r2, r6}
  4072e0:	ddf1      	ble.n	4072c6 <_vfprintf_r+0x42a>
  4072e2:	aa23      	add	r2, sp, #140	; 0x8c
  4072e4:	4651      	mov	r1, sl
  4072e6:	4638      	mov	r0, r7
  4072e8:	f003 fb82 	bl	40a9f0 <__sprint_r>
  4072ec:	2800      	cmp	r0, #0
  4072ee:	f040 823f 	bne.w	407770 <_vfprintf_r+0x8d4>
  4072f2:	3d10      	subs	r5, #16
  4072f4:	2d10      	cmp	r5, #16
  4072f6:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4072f8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4072fa:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4072fe:	dce7      	bgt.n	4072d0 <_vfprintf_r+0x434>
  407300:	3301      	adds	r3, #1
  407302:	4a50      	ldr	r2, [pc, #320]	; (407444 <_vfprintf_r+0x5a8>)
  407304:	9324      	str	r3, [sp, #144]	; 0x90
  407306:	442c      	add	r4, r5
  407308:	2b07      	cmp	r3, #7
  40730a:	9425      	str	r4, [sp, #148]	; 0x94
  40730c:	e888 0024 	stmia.w	r8, {r2, r5}
  407310:	dd08      	ble.n	407324 <_vfprintf_r+0x488>
  407312:	aa23      	add	r2, sp, #140	; 0x8c
  407314:	990a      	ldr	r1, [sp, #40]	; 0x28
  407316:	9808      	ldr	r0, [sp, #32]
  407318:	f003 fb6a 	bl	40a9f0 <__sprint_r>
  40731c:	2800      	cmp	r0, #0
  40731e:	f040 8347 	bne.w	4079b0 <_vfprintf_r+0xb14>
  407322:	9c25      	ldr	r4, [sp, #148]	; 0x94
  407324:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  407326:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  407328:	9907      	ldr	r1, [sp, #28]
  40732a:	428a      	cmp	r2, r1
  40732c:	bfac      	ite	ge
  40732e:	189b      	addge	r3, r3, r2
  407330:	185b      	addlt	r3, r3, r1
  407332:	930b      	str	r3, [sp, #44]	; 0x2c
  407334:	2c00      	cmp	r4, #0
  407336:	f040 8333 	bne.w	4079a0 <_vfprintf_r+0xb04>
  40733a:	2300      	movs	r3, #0
  40733c:	9324      	str	r3, [sp, #144]	; 0x90
  40733e:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  407342:	e5f7      	b.n	406f34 <_vfprintf_r+0x98>
  407344:	4651      	mov	r1, sl
  407346:	9808      	ldr	r0, [sp, #32]
  407348:	f001 f896 	bl	408478 <__swsetup_r>
  40734c:	2800      	cmp	r0, #0
  40734e:	d038      	beq.n	4073c2 <_vfprintf_r+0x526>
  407350:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
  407354:	07dd      	lsls	r5, r3, #31
  407356:	d404      	bmi.n	407362 <_vfprintf_r+0x4c6>
  407358:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  40735c:	059c      	lsls	r4, r3, #22
  40735e:	f140 85ca 	bpl.w	407ef6 <_vfprintf_r+0x105a>
  407362:	f04f 33ff 	mov.w	r3, #4294967295
  407366:	930b      	str	r3, [sp, #44]	; 0x2c
  407368:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40736a:	b041      	add	sp, #260	; 0x104
  40736c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407370:	aa23      	add	r2, sp, #140	; 0x8c
  407372:	990a      	ldr	r1, [sp, #40]	; 0x28
  407374:	9808      	ldr	r0, [sp, #32]
  407376:	f003 fb3b 	bl	40a9f0 <__sprint_r>
  40737a:	2800      	cmp	r0, #0
  40737c:	f040 8318 	bne.w	4079b0 <_vfprintf_r+0xb14>
  407380:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  407384:	e5f5      	b.n	406f72 <_vfprintf_r+0xd6>
  407386:	9808      	ldr	r0, [sp, #32]
  407388:	f002 f9a0 	bl	4096cc <__sinit>
  40738c:	e59c      	b.n	406ec8 <_vfprintf_r+0x2c>
  40738e:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
  407392:	2a00      	cmp	r2, #0
  407394:	f6ff adbd 	blt.w	406f12 <_vfprintf_r+0x76>
  407398:	f8da 2064 	ldr.w	r2, [sl, #100]	; 0x64
  40739c:	07d0      	lsls	r0, r2, #31
  40739e:	d405      	bmi.n	4073ac <_vfprintf_r+0x510>
  4073a0:	0599      	lsls	r1, r3, #22
  4073a2:	d403      	bmi.n	4073ac <_vfprintf_r+0x510>
  4073a4:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  4073a8:	f002 fcce 	bl	409d48 <__retarget_lock_release_recursive>
  4073ac:	462b      	mov	r3, r5
  4073ae:	464a      	mov	r2, r9
  4073b0:	4651      	mov	r1, sl
  4073b2:	9808      	ldr	r0, [sp, #32]
  4073b4:	f001 f81e 	bl	4083f4 <__sbprintf>
  4073b8:	900b      	str	r0, [sp, #44]	; 0x2c
  4073ba:	980b      	ldr	r0, [sp, #44]	; 0x2c
  4073bc:	b041      	add	sp, #260	; 0x104
  4073be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4073c2:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  4073c6:	e59f      	b.n	406f08 <_vfprintf_r+0x6c>
  4073c8:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  4073cc:	f002 fcba 	bl	409d44 <__retarget_lock_acquire_recursive>
  4073d0:	f9ba 200c 	ldrsh.w	r2, [sl, #12]
  4073d4:	b293      	uxth	r3, r2
  4073d6:	e582      	b.n	406ede <_vfprintf_r+0x42>
  4073d8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4073da:	930e      	str	r3, [sp, #56]	; 0x38
  4073dc:	4240      	negs	r0, r0
  4073de:	900c      	str	r0, [sp, #48]	; 0x30
  4073e0:	f04b 0b04 	orr.w	fp, fp, #4
  4073e4:	f899 6000 	ldrb.w	r6, [r9]
  4073e8:	e5d7      	b.n	406f9a <_vfprintf_r+0xfe>
  4073ea:	2a00      	cmp	r2, #0
  4073ec:	f040 87df 	bne.w	4083ae <_vfprintf_r+0x1512>
  4073f0:	4b16      	ldr	r3, [pc, #88]	; (40744c <_vfprintf_r+0x5b0>)
  4073f2:	9318      	str	r3, [sp, #96]	; 0x60
  4073f4:	f01b 0f20 	tst.w	fp, #32
  4073f8:	f040 84b9 	bne.w	407d6e <_vfprintf_r+0xed2>
  4073fc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4073fe:	f01b 0f10 	tst.w	fp, #16
  407402:	4613      	mov	r3, r2
  407404:	f040 83dc 	bne.w	407bc0 <_vfprintf_r+0xd24>
  407408:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40740c:	f000 83d8 	beq.w	407bc0 <_vfprintf_r+0xd24>
  407410:	3304      	adds	r3, #4
  407412:	8814      	ldrh	r4, [r2, #0]
  407414:	930e      	str	r3, [sp, #56]	; 0x38
  407416:	2500      	movs	r5, #0
  407418:	f01b 0f01 	tst.w	fp, #1
  40741c:	f000 8322 	beq.w	407a64 <_vfprintf_r+0xbc8>
  407420:	ea54 0305 	orrs.w	r3, r4, r5
  407424:	f000 831e 	beq.w	407a64 <_vfprintf_r+0xbc8>
  407428:	2330      	movs	r3, #48	; 0x30
  40742a:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  40742e:	f88d 6071 	strb.w	r6, [sp, #113]	; 0x71
  407432:	f04b 0b02 	orr.w	fp, fp, #2
  407436:	2302      	movs	r3, #2
  407438:	e63c      	b.n	4070b4 <_vfprintf_r+0x218>
  40743a:	f04b 0b20 	orr.w	fp, fp, #32
  40743e:	f899 6000 	ldrb.w	r6, [r9]
  407442:	e5aa      	b.n	406f9a <_vfprintf_r+0xfe>
  407444:	0040b9a0 	.word	0x0040b9a0
  407448:	0040b9b0 	.word	0x0040b9b0
  40744c:	0040b980 	.word	0x0040b980
  407450:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  407452:	6817      	ldr	r7, [r2, #0]
  407454:	2400      	movs	r4, #0
  407456:	f88d 406f 	strb.w	r4, [sp, #111]	; 0x6f
  40745a:	1d15      	adds	r5, r2, #4
  40745c:	2f00      	cmp	r7, #0
  40745e:	f000 864e 	beq.w	4080fe <_vfprintf_r+0x1262>
  407462:	9a09      	ldr	r2, [sp, #36]	; 0x24
  407464:	1c53      	adds	r3, r2, #1
  407466:	f000 85cc 	beq.w	408002 <_vfprintf_r+0x1166>
  40746a:	4621      	mov	r1, r4
  40746c:	4638      	mov	r0, r7
  40746e:	f002 fce7 	bl	409e40 <memchr>
  407472:	2800      	cmp	r0, #0
  407474:	f000 8697 	beq.w	4081a6 <_vfprintf_r+0x130a>
  407478:	1bc3      	subs	r3, r0, r7
  40747a:	930d      	str	r3, [sp, #52]	; 0x34
  40747c:	9409      	str	r4, [sp, #36]	; 0x24
  40747e:	950e      	str	r5, [sp, #56]	; 0x38
  407480:	f8cd b018 	str.w	fp, [sp, #24]
  407484:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  407488:	9307      	str	r3, [sp, #28]
  40748a:	9410      	str	r4, [sp, #64]	; 0x40
  40748c:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  407490:	e636      	b.n	407100 <_vfprintf_r+0x264>
  407492:	2a00      	cmp	r2, #0
  407494:	f040 8796 	bne.w	4083c4 <_vfprintf_r+0x1528>
  407498:	f01b 0f20 	tst.w	fp, #32
  40749c:	f040 845a 	bne.w	407d54 <_vfprintf_r+0xeb8>
  4074a0:	f01b 0f10 	tst.w	fp, #16
  4074a4:	f040 83a2 	bne.w	407bec <_vfprintf_r+0xd50>
  4074a8:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4074ac:	f000 839e 	beq.w	407bec <_vfprintf_r+0xd50>
  4074b0:	990e      	ldr	r1, [sp, #56]	; 0x38
  4074b2:	f9b1 4000 	ldrsh.w	r4, [r1]
  4074b6:	3104      	adds	r1, #4
  4074b8:	17e5      	asrs	r5, r4, #31
  4074ba:	4622      	mov	r2, r4
  4074bc:	462b      	mov	r3, r5
  4074be:	910e      	str	r1, [sp, #56]	; 0x38
  4074c0:	2a00      	cmp	r2, #0
  4074c2:	f173 0300 	sbcs.w	r3, r3, #0
  4074c6:	f2c0 8487 	blt.w	407dd8 <_vfprintf_r+0xf3c>
  4074ca:	9909      	ldr	r1, [sp, #36]	; 0x24
  4074cc:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  4074d0:	1c4a      	adds	r2, r1, #1
  4074d2:	f04f 0301 	mov.w	r3, #1
  4074d6:	f47f adf5 	bne.w	4070c4 <_vfprintf_r+0x228>
  4074da:	ea54 0205 	orrs.w	r2, r4, r5
  4074de:	f000 826c 	beq.w	4079ba <_vfprintf_r+0xb1e>
  4074e2:	f8cd b018 	str.w	fp, [sp, #24]
  4074e6:	2b01      	cmp	r3, #1
  4074e8:	f000 8308 	beq.w	407afc <_vfprintf_r+0xc60>
  4074ec:	2b02      	cmp	r3, #2
  4074ee:	f040 8295 	bne.w	407a1c <_vfprintf_r+0xb80>
  4074f2:	9818      	ldr	r0, [sp, #96]	; 0x60
  4074f4:	af30      	add	r7, sp, #192	; 0xc0
  4074f6:	0923      	lsrs	r3, r4, #4
  4074f8:	f004 010f 	and.w	r1, r4, #15
  4074fc:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  407500:	092a      	lsrs	r2, r5, #4
  407502:	461c      	mov	r4, r3
  407504:	4615      	mov	r5, r2
  407506:	5c43      	ldrb	r3, [r0, r1]
  407508:	f807 3d01 	strb.w	r3, [r7, #-1]!
  40750c:	ea54 0305 	orrs.w	r3, r4, r5
  407510:	d1f1      	bne.n	4074f6 <_vfprintf_r+0x65a>
  407512:	ab30      	add	r3, sp, #192	; 0xc0
  407514:	1bdb      	subs	r3, r3, r7
  407516:	930d      	str	r3, [sp, #52]	; 0x34
  407518:	e5ea      	b.n	4070f0 <_vfprintf_r+0x254>
  40751a:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  40751e:	f899 6000 	ldrb.w	r6, [r9]
  407522:	e53a      	b.n	406f9a <_vfprintf_r+0xfe>
  407524:	f899 6000 	ldrb.w	r6, [r9]
  407528:	2e6c      	cmp	r6, #108	; 0x6c
  40752a:	bf03      	ittte	eq
  40752c:	f899 6001 	ldrbeq.w	r6, [r9, #1]
  407530:	f04b 0b20 	orreq.w	fp, fp, #32
  407534:	f109 0901 	addeq.w	r9, r9, #1
  407538:	f04b 0b10 	orrne.w	fp, fp, #16
  40753c:	e52d      	b.n	406f9a <_vfprintf_r+0xfe>
  40753e:	2a00      	cmp	r2, #0
  407540:	f040 874c 	bne.w	4083dc <_vfprintf_r+0x1540>
  407544:	f01b 0f20 	tst.w	fp, #32
  407548:	f040 853f 	bne.w	407fca <_vfprintf_r+0x112e>
  40754c:	f01b 0f10 	tst.w	fp, #16
  407550:	f040 80fc 	bne.w	40774c <_vfprintf_r+0x8b0>
  407554:	f01b 0f40 	tst.w	fp, #64	; 0x40
  407558:	f000 80f8 	beq.w	40774c <_vfprintf_r+0x8b0>
  40755c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40755e:	6813      	ldr	r3, [r2, #0]
  407560:	3204      	adds	r2, #4
  407562:	920e      	str	r2, [sp, #56]	; 0x38
  407564:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
  407568:	801a      	strh	r2, [r3, #0]
  40756a:	e4e3      	b.n	406f34 <_vfprintf_r+0x98>
  40756c:	f899 6000 	ldrb.w	r6, [r9]
  407570:	2900      	cmp	r1, #0
  407572:	f47f ad12 	bne.w	406f9a <_vfprintf_r+0xfe>
  407576:	2201      	movs	r2, #1
  407578:	2120      	movs	r1, #32
  40757a:	e50e      	b.n	406f9a <_vfprintf_r+0xfe>
  40757c:	f899 6000 	ldrb.w	r6, [r9]
  407580:	2e2a      	cmp	r6, #42	; 0x2a
  407582:	f109 0001 	add.w	r0, r9, #1
  407586:	f000 86f1 	beq.w	40836c <_vfprintf_r+0x14d0>
  40758a:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  40758e:	2b09      	cmp	r3, #9
  407590:	4681      	mov	r9, r0
  407592:	bf98      	it	ls
  407594:	2000      	movls	r0, #0
  407596:	f200 863d 	bhi.w	408214 <_vfprintf_r+0x1378>
  40759a:	f819 6b01 	ldrb.w	r6, [r9], #1
  40759e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4075a2:	eb03 0040 	add.w	r0, r3, r0, lsl #1
  4075a6:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  4075aa:	2b09      	cmp	r3, #9
  4075ac:	d9f5      	bls.n	40759a <_vfprintf_r+0x6fe>
  4075ae:	9009      	str	r0, [sp, #36]	; 0x24
  4075b0:	e4f5      	b.n	406f9e <_vfprintf_r+0x102>
  4075b2:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  4075b6:	f899 6000 	ldrb.w	r6, [r9]
  4075ba:	e4ee      	b.n	406f9a <_vfprintf_r+0xfe>
  4075bc:	f899 6000 	ldrb.w	r6, [r9]
  4075c0:	2201      	movs	r2, #1
  4075c2:	212b      	movs	r1, #43	; 0x2b
  4075c4:	e4e9      	b.n	406f9a <_vfprintf_r+0xfe>
  4075c6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4075c8:	4bae      	ldr	r3, [pc, #696]	; (407884 <_vfprintf_r+0x9e8>)
  4075ca:	6814      	ldr	r4, [r2, #0]
  4075cc:	9318      	str	r3, [sp, #96]	; 0x60
  4075ce:	2678      	movs	r6, #120	; 0x78
  4075d0:	2330      	movs	r3, #48	; 0x30
  4075d2:	3204      	adds	r2, #4
  4075d4:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  4075d8:	f04b 0b02 	orr.w	fp, fp, #2
  4075dc:	920e      	str	r2, [sp, #56]	; 0x38
  4075de:	2500      	movs	r5, #0
  4075e0:	f88d 6071 	strb.w	r6, [sp, #113]	; 0x71
  4075e4:	2302      	movs	r3, #2
  4075e6:	e565      	b.n	4070b4 <_vfprintf_r+0x218>
  4075e8:	2a00      	cmp	r2, #0
  4075ea:	f040 86e4 	bne.w	4083b6 <_vfprintf_r+0x151a>
  4075ee:	4ba6      	ldr	r3, [pc, #664]	; (407888 <_vfprintf_r+0x9ec>)
  4075f0:	9318      	str	r3, [sp, #96]	; 0x60
  4075f2:	e6ff      	b.n	4073f4 <_vfprintf_r+0x558>
  4075f4:	990e      	ldr	r1, [sp, #56]	; 0x38
  4075f6:	f8cd b018 	str.w	fp, [sp, #24]
  4075fa:	680a      	ldr	r2, [r1, #0]
  4075fc:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  407600:	2300      	movs	r3, #0
  407602:	460a      	mov	r2, r1
  407604:	469a      	mov	sl, r3
  407606:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  40760a:	3204      	adds	r2, #4
  40760c:	2301      	movs	r3, #1
  40760e:	9307      	str	r3, [sp, #28]
  407610:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
  407614:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
  407618:	920e      	str	r2, [sp, #56]	; 0x38
  40761a:	930d      	str	r3, [sp, #52]	; 0x34
  40761c:	af26      	add	r7, sp, #152	; 0x98
  40761e:	e575      	b.n	40710c <_vfprintf_r+0x270>
  407620:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  407624:	2000      	movs	r0, #0
  407626:	f819 6b01 	ldrb.w	r6, [r9], #1
  40762a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  40762e:	eb03 0040 	add.w	r0, r3, r0, lsl #1
  407632:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  407636:	2b09      	cmp	r3, #9
  407638:	d9f5      	bls.n	407626 <_vfprintf_r+0x78a>
  40763a:	900c      	str	r0, [sp, #48]	; 0x30
  40763c:	e4af      	b.n	406f9e <_vfprintf_r+0x102>
  40763e:	2a00      	cmp	r2, #0
  407640:	f040 86c8 	bne.w	4083d4 <_vfprintf_r+0x1538>
  407644:	f04b 0b10 	orr.w	fp, fp, #16
  407648:	e726      	b.n	407498 <_vfprintf_r+0x5fc>
  40764a:	f04b 0b01 	orr.w	fp, fp, #1
  40764e:	f899 6000 	ldrb.w	r6, [r9]
  407652:	e4a2      	b.n	406f9a <_vfprintf_r+0xfe>
  407654:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  407656:	6823      	ldr	r3, [r4, #0]
  407658:	930c      	str	r3, [sp, #48]	; 0x30
  40765a:	4618      	mov	r0, r3
  40765c:	2800      	cmp	r0, #0
  40765e:	4623      	mov	r3, r4
  407660:	f103 0304 	add.w	r3, r3, #4
  407664:	f6ff aeb8 	blt.w	4073d8 <_vfprintf_r+0x53c>
  407668:	930e      	str	r3, [sp, #56]	; 0x38
  40766a:	f899 6000 	ldrb.w	r6, [r9]
  40766e:	e494      	b.n	406f9a <_vfprintf_r+0xfe>
  407670:	2a00      	cmp	r2, #0
  407672:	f040 86b7 	bne.w	4083e4 <_vfprintf_r+0x1548>
  407676:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  407678:	3507      	adds	r5, #7
  40767a:	f025 0307 	bic.w	r3, r5, #7
  40767e:	f103 0208 	add.w	r2, r3, #8
  407682:	920e      	str	r2, [sp, #56]	; 0x38
  407684:	681a      	ldr	r2, [r3, #0]
  407686:	9213      	str	r2, [sp, #76]	; 0x4c
  407688:	685b      	ldr	r3, [r3, #4]
  40768a:	9312      	str	r3, [sp, #72]	; 0x48
  40768c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40768e:	9d13      	ldr	r5, [sp, #76]	; 0x4c
  407690:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  407694:	4628      	mov	r0, r5
  407696:	4621      	mov	r1, r4
  407698:	f04f 32ff 	mov.w	r2, #4294967295
  40769c:	4b7b      	ldr	r3, [pc, #492]	; (40788c <_vfprintf_r+0x9f0>)
  40769e:	f003 fcdf 	bl	40b060 <__aeabi_dcmpun>
  4076a2:	2800      	cmp	r0, #0
  4076a4:	f040 83a2 	bne.w	407dec <_vfprintf_r+0xf50>
  4076a8:	4628      	mov	r0, r5
  4076aa:	4621      	mov	r1, r4
  4076ac:	f04f 32ff 	mov.w	r2, #4294967295
  4076b0:	4b76      	ldr	r3, [pc, #472]	; (40788c <_vfprintf_r+0x9f0>)
  4076b2:	f003 fcb7 	bl	40b024 <__aeabi_dcmple>
  4076b6:	2800      	cmp	r0, #0
  4076b8:	f040 8398 	bne.w	407dec <_vfprintf_r+0xf50>
  4076bc:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4076be:	9813      	ldr	r0, [sp, #76]	; 0x4c
  4076c0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4076c2:	9912      	ldr	r1, [sp, #72]	; 0x48
  4076c4:	f003 fca4 	bl	40b010 <__aeabi_dcmplt>
  4076c8:	2800      	cmp	r0, #0
  4076ca:	f040 8435 	bne.w	407f38 <_vfprintf_r+0x109c>
  4076ce:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  4076d2:	4f6f      	ldr	r7, [pc, #444]	; (407890 <_vfprintf_r+0x9f4>)
  4076d4:	4b6f      	ldr	r3, [pc, #444]	; (407894 <_vfprintf_r+0x9f8>)
  4076d6:	2203      	movs	r2, #3
  4076d8:	2100      	movs	r1, #0
  4076da:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  4076de:	9207      	str	r2, [sp, #28]
  4076e0:	9109      	str	r1, [sp, #36]	; 0x24
  4076e2:	9006      	str	r0, [sp, #24]
  4076e4:	2e47      	cmp	r6, #71	; 0x47
  4076e6:	bfd8      	it	le
  4076e8:	461f      	movle	r7, r3
  4076ea:	920d      	str	r2, [sp, #52]	; 0x34
  4076ec:	9110      	str	r1, [sp, #64]	; 0x40
  4076ee:	e507      	b.n	407100 <_vfprintf_r+0x264>
  4076f0:	f04b 0b08 	orr.w	fp, fp, #8
  4076f4:	f899 6000 	ldrb.w	r6, [r9]
  4076f8:	e44f      	b.n	406f9a <_vfprintf_r+0xfe>
  4076fa:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  4076fc:	3507      	adds	r5, #7
  4076fe:	f025 0307 	bic.w	r3, r5, #7
  407702:	f103 0208 	add.w	r2, r3, #8
  407706:	e9d3 4500 	ldrd	r4, r5, [r3]
  40770a:	920e      	str	r2, [sp, #56]	; 0x38
  40770c:	2300      	movs	r3, #0
  40770e:	e4d1      	b.n	4070b4 <_vfprintf_r+0x218>
  407710:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  407712:	3507      	adds	r5, #7
  407714:	f025 0307 	bic.w	r3, r5, #7
  407718:	f103 0208 	add.w	r2, r3, #8
  40771c:	e9d3 4500 	ldrd	r4, r5, [r3]
  407720:	920e      	str	r2, [sp, #56]	; 0x38
  407722:	2301      	movs	r3, #1
  407724:	e4c6      	b.n	4070b4 <_vfprintf_r+0x218>
  407726:	2a00      	cmp	r2, #0
  407728:	f040 8650 	bne.w	4083cc <_vfprintf_r+0x1530>
  40772c:	b1c6      	cbz	r6, 407760 <_vfprintf_r+0x8c4>
  40772e:	2300      	movs	r3, #0
  407730:	2201      	movs	r2, #1
  407732:	469a      	mov	sl, r3
  407734:	9207      	str	r2, [sp, #28]
  407736:	f88d 6098 	strb.w	r6, [sp, #152]	; 0x98
  40773a:	f8cd b018 	str.w	fp, [sp, #24]
  40773e:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  407742:	9309      	str	r3, [sp, #36]	; 0x24
  407744:	9310      	str	r3, [sp, #64]	; 0x40
  407746:	920d      	str	r2, [sp, #52]	; 0x34
  407748:	af26      	add	r7, sp, #152	; 0x98
  40774a:	e4df      	b.n	40710c <_vfprintf_r+0x270>
  40774c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40774e:	6813      	ldr	r3, [r2, #0]
  407750:	3204      	adds	r2, #4
  407752:	920e      	str	r2, [sp, #56]	; 0x38
  407754:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  407756:	601a      	str	r2, [r3, #0]
  407758:	f7ff bbec 	b.w	406f34 <_vfprintf_r+0x98>
  40775c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40775e:	e527      	b.n	4071b0 <_vfprintf_r+0x314>
  407760:	9b25      	ldr	r3, [sp, #148]	; 0x94
  407762:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
  407766:	2b00      	cmp	r3, #0
  407768:	f040 8594 	bne.w	408294 <_vfprintf_r+0x13f8>
  40776c:	2300      	movs	r3, #0
  40776e:	9324      	str	r3, [sp, #144]	; 0x90
  407770:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
  407774:	f013 0f01 	tst.w	r3, #1
  407778:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  40777c:	d102      	bne.n	407784 <_vfprintf_r+0x8e8>
  40777e:	059a      	lsls	r2, r3, #22
  407780:	f140 8249 	bpl.w	407c16 <_vfprintf_r+0xd7a>
  407784:	065b      	lsls	r3, r3, #25
  407786:	f53f adec 	bmi.w	407362 <_vfprintf_r+0x4c6>
  40778a:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40778c:	b041      	add	sp, #260	; 0x104
  40778e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407792:	2e65      	cmp	r6, #101	; 0x65
  407794:	f340 80b2 	ble.w	4078fc <_vfprintf_r+0xa60>
  407798:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40779a:	9813      	ldr	r0, [sp, #76]	; 0x4c
  40779c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40779e:	9912      	ldr	r1, [sp, #72]	; 0x48
  4077a0:	f003 fc2c 	bl	40affc <__aeabi_dcmpeq>
  4077a4:	2800      	cmp	r0, #0
  4077a6:	f000 8160 	beq.w	407a6a <_vfprintf_r+0xbce>
  4077aa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4077ac:	4a3a      	ldr	r2, [pc, #232]	; (407898 <_vfprintf_r+0x9fc>)
  4077ae:	f8c8 2000 	str.w	r2, [r8]
  4077b2:	3301      	adds	r3, #1
  4077b4:	3401      	adds	r4, #1
  4077b6:	2201      	movs	r2, #1
  4077b8:	2b07      	cmp	r3, #7
  4077ba:	9425      	str	r4, [sp, #148]	; 0x94
  4077bc:	9324      	str	r3, [sp, #144]	; 0x90
  4077be:	f8c8 2004 	str.w	r2, [r8, #4]
  4077c2:	f300 83bf 	bgt.w	407f44 <_vfprintf_r+0x10a8>
  4077c6:	f108 0808 	add.w	r8, r8, #8
  4077ca:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4077cc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4077ce:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4077d0:	4293      	cmp	r3, r2
  4077d2:	db03      	blt.n	4077dc <_vfprintf_r+0x940>
  4077d4:	9b06      	ldr	r3, [sp, #24]
  4077d6:	07df      	lsls	r7, r3, #31
  4077d8:	f57f ad65 	bpl.w	4072a6 <_vfprintf_r+0x40a>
  4077dc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4077de:	9914      	ldr	r1, [sp, #80]	; 0x50
  4077e0:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4077e2:	f8c8 2000 	str.w	r2, [r8]
  4077e6:	3301      	adds	r3, #1
  4077e8:	440c      	add	r4, r1
  4077ea:	2b07      	cmp	r3, #7
  4077ec:	f8c8 1004 	str.w	r1, [r8, #4]
  4077f0:	9425      	str	r4, [sp, #148]	; 0x94
  4077f2:	9324      	str	r3, [sp, #144]	; 0x90
  4077f4:	f300 83f8 	bgt.w	407fe8 <_vfprintf_r+0x114c>
  4077f8:	f108 0808 	add.w	r8, r8, #8
  4077fc:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4077fe:	1e5e      	subs	r6, r3, #1
  407800:	2e00      	cmp	r6, #0
  407802:	f77f ad50 	ble.w	4072a6 <_vfprintf_r+0x40a>
  407806:	2e10      	cmp	r6, #16
  407808:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40780a:	4d24      	ldr	r5, [pc, #144]	; (40789c <_vfprintf_r+0xa00>)
  40780c:	f340 81dd 	ble.w	407bca <_vfprintf_r+0xd2e>
  407810:	2710      	movs	r7, #16
  407812:	f8dd a020 	ldr.w	sl, [sp, #32]
  407816:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  40781a:	e005      	b.n	407828 <_vfprintf_r+0x98c>
  40781c:	f108 0808 	add.w	r8, r8, #8
  407820:	3e10      	subs	r6, #16
  407822:	2e10      	cmp	r6, #16
  407824:	f340 81d1 	ble.w	407bca <_vfprintf_r+0xd2e>
  407828:	3301      	adds	r3, #1
  40782a:	3410      	adds	r4, #16
  40782c:	2b07      	cmp	r3, #7
  40782e:	9425      	str	r4, [sp, #148]	; 0x94
  407830:	9324      	str	r3, [sp, #144]	; 0x90
  407832:	e888 00a0 	stmia.w	r8, {r5, r7}
  407836:	ddf1      	ble.n	40781c <_vfprintf_r+0x980>
  407838:	aa23      	add	r2, sp, #140	; 0x8c
  40783a:	4659      	mov	r1, fp
  40783c:	4650      	mov	r0, sl
  40783e:	f003 f8d7 	bl	40a9f0 <__sprint_r>
  407842:	2800      	cmp	r0, #0
  407844:	f040 83cd 	bne.w	407fe2 <_vfprintf_r+0x1146>
  407848:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40784a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40784c:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  407850:	e7e6      	b.n	407820 <_vfprintf_r+0x984>
  407852:	46aa      	mov	sl, r5
  407854:	e78c      	b.n	407770 <_vfprintf_r+0x8d4>
  407856:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  407858:	9a07      	ldr	r2, [sp, #28]
  40785a:	eba3 0a02 	sub.w	sl, r3, r2
  40785e:	f1ba 0f00 	cmp.w	sl, #0
  407862:	f77f acca 	ble.w	4071fa <_vfprintf_r+0x35e>
  407866:	f1ba 0f10 	cmp.w	sl, #16
  40786a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40786c:	4d0b      	ldr	r5, [pc, #44]	; (40789c <_vfprintf_r+0xa00>)
  40786e:	dd39      	ble.n	4078e4 <_vfprintf_r+0xa48>
  407870:	4642      	mov	r2, r8
  407872:	4621      	mov	r1, r4
  407874:	46b0      	mov	r8, r6
  407876:	f04f 0b10 	mov.w	fp, #16
  40787a:	462e      	mov	r6, r5
  40787c:	9c08      	ldr	r4, [sp, #32]
  40787e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  407880:	e015      	b.n	4078ae <_vfprintf_r+0xa12>
  407882:	bf00      	nop
  407884:	0040b980 	.word	0x0040b980
  407888:	0040b96c 	.word	0x0040b96c
  40788c:	7fefffff 	.word	0x7fefffff
  407890:	0040b960 	.word	0x0040b960
  407894:	0040b95c 	.word	0x0040b95c
  407898:	0040b99c 	.word	0x0040b99c
  40789c:	0040b9b0 	.word	0x0040b9b0
  4078a0:	f1aa 0a10 	sub.w	sl, sl, #16
  4078a4:	f1ba 0f10 	cmp.w	sl, #16
  4078a8:	f102 0208 	add.w	r2, r2, #8
  4078ac:	dd16      	ble.n	4078dc <_vfprintf_r+0xa40>
  4078ae:	3301      	adds	r3, #1
  4078b0:	3110      	adds	r1, #16
  4078b2:	2b07      	cmp	r3, #7
  4078b4:	9125      	str	r1, [sp, #148]	; 0x94
  4078b6:	9324      	str	r3, [sp, #144]	; 0x90
  4078b8:	e882 0840 	stmia.w	r2, {r6, fp}
  4078bc:	ddf0      	ble.n	4078a0 <_vfprintf_r+0xa04>
  4078be:	aa23      	add	r2, sp, #140	; 0x8c
  4078c0:	4629      	mov	r1, r5
  4078c2:	4620      	mov	r0, r4
  4078c4:	f003 f894 	bl	40a9f0 <__sprint_r>
  4078c8:	2800      	cmp	r0, #0
  4078ca:	d1c2      	bne.n	407852 <_vfprintf_r+0x9b6>
  4078cc:	f1aa 0a10 	sub.w	sl, sl, #16
  4078d0:	f1ba 0f10 	cmp.w	sl, #16
  4078d4:	9925      	ldr	r1, [sp, #148]	; 0x94
  4078d6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4078d8:	aa30      	add	r2, sp, #192	; 0xc0
  4078da:	dce8      	bgt.n	4078ae <_vfprintf_r+0xa12>
  4078dc:	4635      	mov	r5, r6
  4078de:	460c      	mov	r4, r1
  4078e0:	4646      	mov	r6, r8
  4078e2:	4690      	mov	r8, r2
  4078e4:	3301      	adds	r3, #1
  4078e6:	4454      	add	r4, sl
  4078e8:	2b07      	cmp	r3, #7
  4078ea:	9425      	str	r4, [sp, #148]	; 0x94
  4078ec:	9324      	str	r3, [sp, #144]	; 0x90
  4078ee:	e888 0420 	stmia.w	r8, {r5, sl}
  4078f2:	f300 8264 	bgt.w	407dbe <_vfprintf_r+0xf22>
  4078f6:	f108 0808 	add.w	r8, r8, #8
  4078fa:	e47e      	b.n	4071fa <_vfprintf_r+0x35e>
  4078fc:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4078fe:	9e24      	ldr	r6, [sp, #144]	; 0x90
  407900:	2b01      	cmp	r3, #1
  407902:	f340 81fd 	ble.w	407d00 <_vfprintf_r+0xe64>
  407906:	3601      	adds	r6, #1
  407908:	3401      	adds	r4, #1
  40790a:	2301      	movs	r3, #1
  40790c:	2e07      	cmp	r6, #7
  40790e:	9425      	str	r4, [sp, #148]	; 0x94
  407910:	9624      	str	r6, [sp, #144]	; 0x90
  407912:	f8c8 7000 	str.w	r7, [r8]
  407916:	f8c8 3004 	str.w	r3, [r8, #4]
  40791a:	f300 820e 	bgt.w	407d3a <_vfprintf_r+0xe9e>
  40791e:	f108 0808 	add.w	r8, r8, #8
  407922:	9a14      	ldr	r2, [sp, #80]	; 0x50
  407924:	9b15      	ldr	r3, [sp, #84]	; 0x54
  407926:	f8c8 3000 	str.w	r3, [r8]
  40792a:	3601      	adds	r6, #1
  40792c:	4414      	add	r4, r2
  40792e:	2e07      	cmp	r6, #7
  407930:	9425      	str	r4, [sp, #148]	; 0x94
  407932:	9624      	str	r6, [sp, #144]	; 0x90
  407934:	f8c8 2004 	str.w	r2, [r8, #4]
  407938:	f300 822e 	bgt.w	407d98 <_vfprintf_r+0xefc>
  40793c:	f108 0808 	add.w	r8, r8, #8
  407940:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  407942:	9a16      	ldr	r2, [sp, #88]	; 0x58
  407944:	9813      	ldr	r0, [sp, #76]	; 0x4c
  407946:	9912      	ldr	r1, [sp, #72]	; 0x48
  407948:	f003 fb58 	bl	40affc <__aeabi_dcmpeq>
  40794c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40794e:	2800      	cmp	r0, #0
  407950:	f040 8106 	bne.w	407b60 <_vfprintf_r+0xcc4>
  407954:	3b01      	subs	r3, #1
  407956:	3601      	adds	r6, #1
  407958:	3701      	adds	r7, #1
  40795a:	441c      	add	r4, r3
  40795c:	2e07      	cmp	r6, #7
  40795e:	9624      	str	r6, [sp, #144]	; 0x90
  407960:	9425      	str	r4, [sp, #148]	; 0x94
  407962:	f8c8 7000 	str.w	r7, [r8]
  407966:	f8c8 3004 	str.w	r3, [r8, #4]
  40796a:	f300 81d9 	bgt.w	407d20 <_vfprintf_r+0xe84>
  40796e:	f108 0808 	add.w	r8, r8, #8
  407972:	9a19      	ldr	r2, [sp, #100]	; 0x64
  407974:	f8c8 2004 	str.w	r2, [r8, #4]
  407978:	3601      	adds	r6, #1
  40797a:	4414      	add	r4, r2
  40797c:	ab1f      	add	r3, sp, #124	; 0x7c
  40797e:	2e07      	cmp	r6, #7
  407980:	9425      	str	r4, [sp, #148]	; 0x94
  407982:	9624      	str	r6, [sp, #144]	; 0x90
  407984:	f8c8 3000 	str.w	r3, [r8]
  407988:	f77f ac8b 	ble.w	4072a2 <_vfprintf_r+0x406>
  40798c:	aa23      	add	r2, sp, #140	; 0x8c
  40798e:	990a      	ldr	r1, [sp, #40]	; 0x28
  407990:	9808      	ldr	r0, [sp, #32]
  407992:	f003 f82d 	bl	40a9f0 <__sprint_r>
  407996:	b958      	cbnz	r0, 4079b0 <_vfprintf_r+0xb14>
  407998:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40799a:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40799e:	e482      	b.n	4072a6 <_vfprintf_r+0x40a>
  4079a0:	aa23      	add	r2, sp, #140	; 0x8c
  4079a2:	990a      	ldr	r1, [sp, #40]	; 0x28
  4079a4:	9808      	ldr	r0, [sp, #32]
  4079a6:	f003 f823 	bl	40a9f0 <__sprint_r>
  4079aa:	2800      	cmp	r0, #0
  4079ac:	f43f acc5 	beq.w	40733a <_vfprintf_r+0x49e>
  4079b0:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
  4079b4:	e6dc      	b.n	407770 <_vfprintf_r+0x8d4>
  4079b6:	f8dd b018 	ldr.w	fp, [sp, #24]
  4079ba:	2b01      	cmp	r3, #1
  4079bc:	f000 8121 	beq.w	407c02 <_vfprintf_r+0xd66>
  4079c0:	2b02      	cmp	r3, #2
  4079c2:	d127      	bne.n	407a14 <_vfprintf_r+0xb78>
  4079c4:	f8cd b018 	str.w	fp, [sp, #24]
  4079c8:	2400      	movs	r4, #0
  4079ca:	2500      	movs	r5, #0
  4079cc:	e591      	b.n	4074f2 <_vfprintf_r+0x656>
  4079ce:	aa23      	add	r2, sp, #140	; 0x8c
  4079d0:	990a      	ldr	r1, [sp, #40]	; 0x28
  4079d2:	9808      	ldr	r0, [sp, #32]
  4079d4:	f003 f80c 	bl	40a9f0 <__sprint_r>
  4079d8:	2800      	cmp	r0, #0
  4079da:	d1e9      	bne.n	4079b0 <_vfprintf_r+0xb14>
  4079dc:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4079de:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4079e2:	e44d      	b.n	407280 <_vfprintf_r+0x3e4>
  4079e4:	aa23      	add	r2, sp, #140	; 0x8c
  4079e6:	990a      	ldr	r1, [sp, #40]	; 0x28
  4079e8:	9808      	ldr	r0, [sp, #32]
  4079ea:	f003 f801 	bl	40a9f0 <__sprint_r>
  4079ee:	2800      	cmp	r0, #0
  4079f0:	d1de      	bne.n	4079b0 <_vfprintf_r+0xb14>
  4079f2:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4079f4:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4079f8:	f7ff bbec 	b.w	4071d4 <_vfprintf_r+0x338>
  4079fc:	aa23      	add	r2, sp, #140	; 0x8c
  4079fe:	990a      	ldr	r1, [sp, #40]	; 0x28
  407a00:	9808      	ldr	r0, [sp, #32]
  407a02:	f002 fff5 	bl	40a9f0 <__sprint_r>
  407a06:	2800      	cmp	r0, #0
  407a08:	d1d2      	bne.n	4079b0 <_vfprintf_r+0xb14>
  407a0a:	9c25      	ldr	r4, [sp, #148]	; 0x94
  407a0c:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  407a10:	f7ff bbf0 	b.w	4071f4 <_vfprintf_r+0x358>
  407a14:	f8cd b018 	str.w	fp, [sp, #24]
  407a18:	2400      	movs	r4, #0
  407a1a:	2500      	movs	r5, #0
  407a1c:	a930      	add	r1, sp, #192	; 0xc0
  407a1e:	e000      	b.n	407a22 <_vfprintf_r+0xb86>
  407a20:	4639      	mov	r1, r7
  407a22:	08e2      	lsrs	r2, r4, #3
  407a24:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  407a28:	08e8      	lsrs	r0, r5, #3
  407a2a:	f004 0307 	and.w	r3, r4, #7
  407a2e:	4605      	mov	r5, r0
  407a30:	4614      	mov	r4, r2
  407a32:	3330      	adds	r3, #48	; 0x30
  407a34:	ea54 0205 	orrs.w	r2, r4, r5
  407a38:	f801 3c01 	strb.w	r3, [r1, #-1]
  407a3c:	f101 37ff 	add.w	r7, r1, #4294967295
  407a40:	d1ee      	bne.n	407a20 <_vfprintf_r+0xb84>
  407a42:	9a06      	ldr	r2, [sp, #24]
  407a44:	07d2      	lsls	r2, r2, #31
  407a46:	f57f ad64 	bpl.w	407512 <_vfprintf_r+0x676>
  407a4a:	2b30      	cmp	r3, #48	; 0x30
  407a4c:	f43f ad61 	beq.w	407512 <_vfprintf_r+0x676>
  407a50:	2330      	movs	r3, #48	; 0x30
  407a52:	3902      	subs	r1, #2
  407a54:	f807 3c01 	strb.w	r3, [r7, #-1]
  407a58:	ab30      	add	r3, sp, #192	; 0xc0
  407a5a:	1a5b      	subs	r3, r3, r1
  407a5c:	930d      	str	r3, [sp, #52]	; 0x34
  407a5e:	460f      	mov	r7, r1
  407a60:	f7ff bb46 	b.w	4070f0 <_vfprintf_r+0x254>
  407a64:	2302      	movs	r3, #2
  407a66:	f7ff bb25 	b.w	4070b4 <_vfprintf_r+0x218>
  407a6a:	991d      	ldr	r1, [sp, #116]	; 0x74
  407a6c:	2900      	cmp	r1, #0
  407a6e:	f340 8274 	ble.w	407f5a <_vfprintf_r+0x10be>
  407a72:	9b10      	ldr	r3, [sp, #64]	; 0x40
  407a74:	9a11      	ldr	r2, [sp, #68]	; 0x44
  407a76:	4293      	cmp	r3, r2
  407a78:	bfa8      	it	ge
  407a7a:	4613      	movge	r3, r2
  407a7c:	2b00      	cmp	r3, #0
  407a7e:	461e      	mov	r6, r3
  407a80:	dd0d      	ble.n	407a9e <_vfprintf_r+0xc02>
  407a82:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407a84:	f8c8 7000 	str.w	r7, [r8]
  407a88:	3301      	adds	r3, #1
  407a8a:	4434      	add	r4, r6
  407a8c:	2b07      	cmp	r3, #7
  407a8e:	9425      	str	r4, [sp, #148]	; 0x94
  407a90:	f8c8 6004 	str.w	r6, [r8, #4]
  407a94:	9324      	str	r3, [sp, #144]	; 0x90
  407a96:	f300 8324 	bgt.w	4080e2 <_vfprintf_r+0x1246>
  407a9a:	f108 0808 	add.w	r8, r8, #8
  407a9e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  407aa0:	2e00      	cmp	r6, #0
  407aa2:	bfa8      	it	ge
  407aa4:	1b9b      	subge	r3, r3, r6
  407aa6:	2b00      	cmp	r3, #0
  407aa8:	461e      	mov	r6, r3
  407aaa:	f340 80d0 	ble.w	407c4e <_vfprintf_r+0xdb2>
  407aae:	2e10      	cmp	r6, #16
  407ab0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407ab2:	4dc0      	ldr	r5, [pc, #768]	; (407db4 <_vfprintf_r+0xf18>)
  407ab4:	f340 80b7 	ble.w	407c26 <_vfprintf_r+0xd8a>
  407ab8:	4622      	mov	r2, r4
  407aba:	f04f 0a10 	mov.w	sl, #16
  407abe:	f8dd b020 	ldr.w	fp, [sp, #32]
  407ac2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  407ac4:	e005      	b.n	407ad2 <_vfprintf_r+0xc36>
  407ac6:	f108 0808 	add.w	r8, r8, #8
  407aca:	3e10      	subs	r6, #16
  407acc:	2e10      	cmp	r6, #16
  407ace:	f340 80a9 	ble.w	407c24 <_vfprintf_r+0xd88>
  407ad2:	3301      	adds	r3, #1
  407ad4:	3210      	adds	r2, #16
  407ad6:	2b07      	cmp	r3, #7
  407ad8:	9225      	str	r2, [sp, #148]	; 0x94
  407ada:	9324      	str	r3, [sp, #144]	; 0x90
  407adc:	e888 0420 	stmia.w	r8, {r5, sl}
  407ae0:	ddf1      	ble.n	407ac6 <_vfprintf_r+0xc2a>
  407ae2:	aa23      	add	r2, sp, #140	; 0x8c
  407ae4:	4621      	mov	r1, r4
  407ae6:	4658      	mov	r0, fp
  407ae8:	f002 ff82 	bl	40a9f0 <__sprint_r>
  407aec:	2800      	cmp	r0, #0
  407aee:	f040 8324 	bne.w	40813a <_vfprintf_r+0x129e>
  407af2:	9a25      	ldr	r2, [sp, #148]	; 0x94
  407af4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407af6:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  407afa:	e7e6      	b.n	407aca <_vfprintf_r+0xc2e>
  407afc:	2d00      	cmp	r5, #0
  407afe:	bf08      	it	eq
  407b00:	2c0a      	cmpeq	r4, #10
  407b02:	d37c      	bcc.n	407bfe <_vfprintf_r+0xd62>
  407b04:	af30      	add	r7, sp, #192	; 0xc0
  407b06:	4620      	mov	r0, r4
  407b08:	4629      	mov	r1, r5
  407b0a:	220a      	movs	r2, #10
  407b0c:	2300      	movs	r3, #0
  407b0e:	f003 fae5 	bl	40b0dc <__aeabi_uldivmod>
  407b12:	3230      	adds	r2, #48	; 0x30
  407b14:	f807 2d01 	strb.w	r2, [r7, #-1]!
  407b18:	4620      	mov	r0, r4
  407b1a:	4629      	mov	r1, r5
  407b1c:	2300      	movs	r3, #0
  407b1e:	220a      	movs	r2, #10
  407b20:	f003 fadc 	bl	40b0dc <__aeabi_uldivmod>
  407b24:	4604      	mov	r4, r0
  407b26:	460d      	mov	r5, r1
  407b28:	ea54 0305 	orrs.w	r3, r4, r5
  407b2c:	d1eb      	bne.n	407b06 <_vfprintf_r+0xc6a>
  407b2e:	ab30      	add	r3, sp, #192	; 0xc0
  407b30:	1bdb      	subs	r3, r3, r7
  407b32:	930d      	str	r3, [sp, #52]	; 0x34
  407b34:	f7ff badc 	b.w	4070f0 <_vfprintf_r+0x254>
  407b38:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407b3a:	930d      	str	r3, [sp, #52]	; 0x34
  407b3c:	af30      	add	r7, sp, #192	; 0xc0
  407b3e:	f7ff bad7 	b.w	4070f0 <_vfprintf_r+0x254>
  407b42:	aa23      	add	r2, sp, #140	; 0x8c
  407b44:	990a      	ldr	r1, [sp, #40]	; 0x28
  407b46:	9808      	ldr	r0, [sp, #32]
  407b48:	f002 ff52 	bl	40a9f0 <__sprint_r>
  407b4c:	2800      	cmp	r0, #0
  407b4e:	f47f af2f 	bne.w	4079b0 <_vfprintf_r+0xb14>
  407b52:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  407b56:	9c25      	ldr	r4, [sp, #148]	; 0x94
  407b58:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  407b5c:	f7ff bb28 	b.w	4071b0 <_vfprintf_r+0x314>
  407b60:	1e5f      	subs	r7, r3, #1
  407b62:	2f00      	cmp	r7, #0
  407b64:	f77f af05 	ble.w	407972 <_vfprintf_r+0xad6>
  407b68:	2f10      	cmp	r7, #16
  407b6a:	4d92      	ldr	r5, [pc, #584]	; (407db4 <_vfprintf_r+0xf18>)
  407b6c:	f340 810a 	ble.w	407d84 <_vfprintf_r+0xee8>
  407b70:	f04f 0a10 	mov.w	sl, #16
  407b74:	f8dd b020 	ldr.w	fp, [sp, #32]
  407b78:	e005      	b.n	407b86 <_vfprintf_r+0xcea>
  407b7a:	f108 0808 	add.w	r8, r8, #8
  407b7e:	3f10      	subs	r7, #16
  407b80:	2f10      	cmp	r7, #16
  407b82:	f340 80ff 	ble.w	407d84 <_vfprintf_r+0xee8>
  407b86:	3601      	adds	r6, #1
  407b88:	3410      	adds	r4, #16
  407b8a:	2e07      	cmp	r6, #7
  407b8c:	9425      	str	r4, [sp, #148]	; 0x94
  407b8e:	9624      	str	r6, [sp, #144]	; 0x90
  407b90:	e888 0420 	stmia.w	r8, {r5, sl}
  407b94:	ddf1      	ble.n	407b7a <_vfprintf_r+0xcde>
  407b96:	aa23      	add	r2, sp, #140	; 0x8c
  407b98:	990a      	ldr	r1, [sp, #40]	; 0x28
  407b9a:	4658      	mov	r0, fp
  407b9c:	f002 ff28 	bl	40a9f0 <__sprint_r>
  407ba0:	2800      	cmp	r0, #0
  407ba2:	f47f af05 	bne.w	4079b0 <_vfprintf_r+0xb14>
  407ba6:	9c25      	ldr	r4, [sp, #148]	; 0x94
  407ba8:	9e24      	ldr	r6, [sp, #144]	; 0x90
  407baa:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  407bae:	e7e6      	b.n	407b7e <_vfprintf_r+0xce2>
  407bb0:	990e      	ldr	r1, [sp, #56]	; 0x38
  407bb2:	460a      	mov	r2, r1
  407bb4:	3204      	adds	r2, #4
  407bb6:	680c      	ldr	r4, [r1, #0]
  407bb8:	920e      	str	r2, [sp, #56]	; 0x38
  407bba:	2500      	movs	r5, #0
  407bbc:	f7ff ba7a 	b.w	4070b4 <_vfprintf_r+0x218>
  407bc0:	681c      	ldr	r4, [r3, #0]
  407bc2:	3304      	adds	r3, #4
  407bc4:	930e      	str	r3, [sp, #56]	; 0x38
  407bc6:	2500      	movs	r5, #0
  407bc8:	e426      	b.n	407418 <_vfprintf_r+0x57c>
  407bca:	3301      	adds	r3, #1
  407bcc:	4434      	add	r4, r6
  407bce:	2b07      	cmp	r3, #7
  407bd0:	9425      	str	r4, [sp, #148]	; 0x94
  407bd2:	9324      	str	r3, [sp, #144]	; 0x90
  407bd4:	e888 0060 	stmia.w	r8, {r5, r6}
  407bd8:	f77f ab63 	ble.w	4072a2 <_vfprintf_r+0x406>
  407bdc:	e6d6      	b.n	40798c <_vfprintf_r+0xaf0>
  407bde:	3204      	adds	r2, #4
  407be0:	681c      	ldr	r4, [r3, #0]
  407be2:	920e      	str	r2, [sp, #56]	; 0x38
  407be4:	2301      	movs	r3, #1
  407be6:	2500      	movs	r5, #0
  407be8:	f7ff ba64 	b.w	4070b4 <_vfprintf_r+0x218>
  407bec:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  407bee:	6814      	ldr	r4, [r2, #0]
  407bf0:	4613      	mov	r3, r2
  407bf2:	3304      	adds	r3, #4
  407bf4:	17e5      	asrs	r5, r4, #31
  407bf6:	930e      	str	r3, [sp, #56]	; 0x38
  407bf8:	4622      	mov	r2, r4
  407bfa:	462b      	mov	r3, r5
  407bfc:	e460      	b.n	4074c0 <_vfprintf_r+0x624>
  407bfe:	f8dd b018 	ldr.w	fp, [sp, #24]
  407c02:	f8cd b018 	str.w	fp, [sp, #24]
  407c06:	af40      	add	r7, sp, #256	; 0x100
  407c08:	3430      	adds	r4, #48	; 0x30
  407c0a:	2301      	movs	r3, #1
  407c0c:	f807 4d41 	strb.w	r4, [r7, #-65]!
  407c10:	930d      	str	r3, [sp, #52]	; 0x34
  407c12:	f7ff ba6d 	b.w	4070f0 <_vfprintf_r+0x254>
  407c16:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  407c1a:	f002 f895 	bl	409d48 <__retarget_lock_release_recursive>
  407c1e:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  407c22:	e5af      	b.n	407784 <_vfprintf_r+0x8e8>
  407c24:	4614      	mov	r4, r2
  407c26:	3301      	adds	r3, #1
  407c28:	4434      	add	r4, r6
  407c2a:	2b07      	cmp	r3, #7
  407c2c:	9425      	str	r4, [sp, #148]	; 0x94
  407c2e:	9324      	str	r3, [sp, #144]	; 0x90
  407c30:	e888 0060 	stmia.w	r8, {r5, r6}
  407c34:	f340 816d 	ble.w	407f12 <_vfprintf_r+0x1076>
  407c38:	aa23      	add	r2, sp, #140	; 0x8c
  407c3a:	990a      	ldr	r1, [sp, #40]	; 0x28
  407c3c:	9808      	ldr	r0, [sp, #32]
  407c3e:	f002 fed7 	bl	40a9f0 <__sprint_r>
  407c42:	2800      	cmp	r0, #0
  407c44:	f47f aeb4 	bne.w	4079b0 <_vfprintf_r+0xb14>
  407c48:	9c25      	ldr	r4, [sp, #148]	; 0x94
  407c4a:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  407c4e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  407c50:	9a11      	ldr	r2, [sp, #68]	; 0x44
  407c52:	4293      	cmp	r3, r2
  407c54:	f280 8158 	bge.w	407f08 <_vfprintf_r+0x106c>
  407c58:	9a24      	ldr	r2, [sp, #144]	; 0x90
  407c5a:	9814      	ldr	r0, [sp, #80]	; 0x50
  407c5c:	9915      	ldr	r1, [sp, #84]	; 0x54
  407c5e:	f8c8 1000 	str.w	r1, [r8]
  407c62:	3201      	adds	r2, #1
  407c64:	4404      	add	r4, r0
  407c66:	2a07      	cmp	r2, #7
  407c68:	9425      	str	r4, [sp, #148]	; 0x94
  407c6a:	f8c8 0004 	str.w	r0, [r8, #4]
  407c6e:	9224      	str	r2, [sp, #144]	; 0x90
  407c70:	f300 8152 	bgt.w	407f18 <_vfprintf_r+0x107c>
  407c74:	f108 0808 	add.w	r8, r8, #8
  407c78:	9a11      	ldr	r2, [sp, #68]	; 0x44
  407c7a:	9910      	ldr	r1, [sp, #64]	; 0x40
  407c7c:	1ad3      	subs	r3, r2, r3
  407c7e:	1a56      	subs	r6, r2, r1
  407c80:	429e      	cmp	r6, r3
  407c82:	bfa8      	it	ge
  407c84:	461e      	movge	r6, r3
  407c86:	2e00      	cmp	r6, #0
  407c88:	dd0e      	ble.n	407ca8 <_vfprintf_r+0xe0c>
  407c8a:	9a24      	ldr	r2, [sp, #144]	; 0x90
  407c8c:	f8c8 6004 	str.w	r6, [r8, #4]
  407c90:	3201      	adds	r2, #1
  407c92:	440f      	add	r7, r1
  407c94:	4434      	add	r4, r6
  407c96:	2a07      	cmp	r2, #7
  407c98:	f8c8 7000 	str.w	r7, [r8]
  407c9c:	9425      	str	r4, [sp, #148]	; 0x94
  407c9e:	9224      	str	r2, [sp, #144]	; 0x90
  407ca0:	f300 823c 	bgt.w	40811c <_vfprintf_r+0x1280>
  407ca4:	f108 0808 	add.w	r8, r8, #8
  407ca8:	2e00      	cmp	r6, #0
  407caa:	bfac      	ite	ge
  407cac:	1b9e      	subge	r6, r3, r6
  407cae:	461e      	movlt	r6, r3
  407cb0:	2e00      	cmp	r6, #0
  407cb2:	f77f aaf8 	ble.w	4072a6 <_vfprintf_r+0x40a>
  407cb6:	2e10      	cmp	r6, #16
  407cb8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407cba:	4d3e      	ldr	r5, [pc, #248]	; (407db4 <_vfprintf_r+0xf18>)
  407cbc:	dd85      	ble.n	407bca <_vfprintf_r+0xd2e>
  407cbe:	2710      	movs	r7, #16
  407cc0:	f8dd a020 	ldr.w	sl, [sp, #32]
  407cc4:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  407cc8:	e005      	b.n	407cd6 <_vfprintf_r+0xe3a>
  407cca:	f108 0808 	add.w	r8, r8, #8
  407cce:	3e10      	subs	r6, #16
  407cd0:	2e10      	cmp	r6, #16
  407cd2:	f77f af7a 	ble.w	407bca <_vfprintf_r+0xd2e>
  407cd6:	3301      	adds	r3, #1
  407cd8:	3410      	adds	r4, #16
  407cda:	2b07      	cmp	r3, #7
  407cdc:	9425      	str	r4, [sp, #148]	; 0x94
  407cde:	9324      	str	r3, [sp, #144]	; 0x90
  407ce0:	e888 00a0 	stmia.w	r8, {r5, r7}
  407ce4:	ddf1      	ble.n	407cca <_vfprintf_r+0xe2e>
  407ce6:	aa23      	add	r2, sp, #140	; 0x8c
  407ce8:	4659      	mov	r1, fp
  407cea:	4650      	mov	r0, sl
  407cec:	f002 fe80 	bl	40a9f0 <__sprint_r>
  407cf0:	2800      	cmp	r0, #0
  407cf2:	f040 8176 	bne.w	407fe2 <_vfprintf_r+0x1146>
  407cf6:	9c25      	ldr	r4, [sp, #148]	; 0x94
  407cf8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407cfa:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  407cfe:	e7e6      	b.n	407cce <_vfprintf_r+0xe32>
  407d00:	9b06      	ldr	r3, [sp, #24]
  407d02:	07d8      	lsls	r0, r3, #31
  407d04:	f53f adff 	bmi.w	407906 <_vfprintf_r+0xa6a>
  407d08:	3601      	adds	r6, #1
  407d0a:	3401      	adds	r4, #1
  407d0c:	2301      	movs	r3, #1
  407d0e:	2e07      	cmp	r6, #7
  407d10:	9425      	str	r4, [sp, #148]	; 0x94
  407d12:	9624      	str	r6, [sp, #144]	; 0x90
  407d14:	f8c8 7000 	str.w	r7, [r8]
  407d18:	f8c8 3004 	str.w	r3, [r8, #4]
  407d1c:	f77f ae27 	ble.w	40796e <_vfprintf_r+0xad2>
  407d20:	aa23      	add	r2, sp, #140	; 0x8c
  407d22:	990a      	ldr	r1, [sp, #40]	; 0x28
  407d24:	9808      	ldr	r0, [sp, #32]
  407d26:	f002 fe63 	bl	40a9f0 <__sprint_r>
  407d2a:	2800      	cmp	r0, #0
  407d2c:	f47f ae40 	bne.w	4079b0 <_vfprintf_r+0xb14>
  407d30:	9c25      	ldr	r4, [sp, #148]	; 0x94
  407d32:	9e24      	ldr	r6, [sp, #144]	; 0x90
  407d34:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  407d38:	e61b      	b.n	407972 <_vfprintf_r+0xad6>
  407d3a:	aa23      	add	r2, sp, #140	; 0x8c
  407d3c:	990a      	ldr	r1, [sp, #40]	; 0x28
  407d3e:	9808      	ldr	r0, [sp, #32]
  407d40:	f002 fe56 	bl	40a9f0 <__sprint_r>
  407d44:	2800      	cmp	r0, #0
  407d46:	f47f ae33 	bne.w	4079b0 <_vfprintf_r+0xb14>
  407d4a:	9c25      	ldr	r4, [sp, #148]	; 0x94
  407d4c:	9e24      	ldr	r6, [sp, #144]	; 0x90
  407d4e:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  407d52:	e5e6      	b.n	407922 <_vfprintf_r+0xa86>
  407d54:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  407d56:	3507      	adds	r5, #7
  407d58:	f025 0507 	bic.w	r5, r5, #7
  407d5c:	e9d5 2300 	ldrd	r2, r3, [r5]
  407d60:	f105 0108 	add.w	r1, r5, #8
  407d64:	910e      	str	r1, [sp, #56]	; 0x38
  407d66:	4614      	mov	r4, r2
  407d68:	461d      	mov	r5, r3
  407d6a:	f7ff bba9 	b.w	4074c0 <_vfprintf_r+0x624>
  407d6e:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  407d70:	3507      	adds	r5, #7
  407d72:	f025 0307 	bic.w	r3, r5, #7
  407d76:	f103 0208 	add.w	r2, r3, #8
  407d7a:	920e      	str	r2, [sp, #56]	; 0x38
  407d7c:	e9d3 4500 	ldrd	r4, r5, [r3]
  407d80:	f7ff bb4a 	b.w	407418 <_vfprintf_r+0x57c>
  407d84:	3601      	adds	r6, #1
  407d86:	443c      	add	r4, r7
  407d88:	2e07      	cmp	r6, #7
  407d8a:	9425      	str	r4, [sp, #148]	; 0x94
  407d8c:	9624      	str	r6, [sp, #144]	; 0x90
  407d8e:	e888 00a0 	stmia.w	r8, {r5, r7}
  407d92:	f77f adec 	ble.w	40796e <_vfprintf_r+0xad2>
  407d96:	e7c3      	b.n	407d20 <_vfprintf_r+0xe84>
  407d98:	aa23      	add	r2, sp, #140	; 0x8c
  407d9a:	990a      	ldr	r1, [sp, #40]	; 0x28
  407d9c:	9808      	ldr	r0, [sp, #32]
  407d9e:	f002 fe27 	bl	40a9f0 <__sprint_r>
  407da2:	2800      	cmp	r0, #0
  407da4:	f47f ae04 	bne.w	4079b0 <_vfprintf_r+0xb14>
  407da8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  407daa:	9e24      	ldr	r6, [sp, #144]	; 0x90
  407dac:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  407db0:	e5c6      	b.n	407940 <_vfprintf_r+0xaa4>
  407db2:	bf00      	nop
  407db4:	0040b9b0 	.word	0x0040b9b0
  407db8:	af30      	add	r7, sp, #192	; 0xc0
  407dba:	f7ff b999 	b.w	4070f0 <_vfprintf_r+0x254>
  407dbe:	aa23      	add	r2, sp, #140	; 0x8c
  407dc0:	990a      	ldr	r1, [sp, #40]	; 0x28
  407dc2:	9808      	ldr	r0, [sp, #32]
  407dc4:	f002 fe14 	bl	40a9f0 <__sprint_r>
  407dc8:	2800      	cmp	r0, #0
  407dca:	f47f adf1 	bne.w	4079b0 <_vfprintf_r+0xb14>
  407dce:	9c25      	ldr	r4, [sp, #148]	; 0x94
  407dd0:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  407dd4:	f7ff ba11 	b.w	4071fa <_vfprintf_r+0x35e>
  407dd8:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  407ddc:	4264      	negs	r4, r4
  407dde:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  407de2:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  407de6:	2301      	movs	r3, #1
  407de8:	f7ff b968 	b.w	4070bc <_vfprintf_r+0x220>
  407dec:	9c13      	ldr	r4, [sp, #76]	; 0x4c
  407dee:	4622      	mov	r2, r4
  407df0:	4620      	mov	r0, r4
  407df2:	9c12      	ldr	r4, [sp, #72]	; 0x48
  407df4:	4623      	mov	r3, r4
  407df6:	4621      	mov	r1, r4
  407df8:	f003 f932 	bl	40b060 <__aeabi_dcmpun>
  407dfc:	2800      	cmp	r0, #0
  407dfe:	f040 828c 	bne.w	40831a <_vfprintf_r+0x147e>
  407e02:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407e04:	3301      	adds	r3, #1
  407e06:	f026 0320 	bic.w	r3, r6, #32
  407e0a:	930d      	str	r3, [sp, #52]	; 0x34
  407e0c:	f000 8091 	beq.w	407f32 <_vfprintf_r+0x1096>
  407e10:	2b47      	cmp	r3, #71	; 0x47
  407e12:	d104      	bne.n	407e1e <_vfprintf_r+0xf82>
  407e14:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407e16:	2b00      	cmp	r3, #0
  407e18:	bf08      	it	eq
  407e1a:	2301      	moveq	r3, #1
  407e1c:	9309      	str	r3, [sp, #36]	; 0x24
  407e1e:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  407e22:	9306      	str	r3, [sp, #24]
  407e24:	9b12      	ldr	r3, [sp, #72]	; 0x48
  407e26:	f1b3 0a00 	subs.w	sl, r3, #0
  407e2a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  407e2c:	9307      	str	r3, [sp, #28]
  407e2e:	bfbb      	ittet	lt
  407e30:	4653      	movlt	r3, sl
  407e32:	f103 4a00 	addlt.w	sl, r3, #2147483648	; 0x80000000
  407e36:	2300      	movge	r3, #0
  407e38:	232d      	movlt	r3, #45	; 0x2d
  407e3a:	2e66      	cmp	r6, #102	; 0x66
  407e3c:	930f      	str	r3, [sp, #60]	; 0x3c
  407e3e:	f000 817f 	beq.w	408140 <_vfprintf_r+0x12a4>
  407e42:	2e46      	cmp	r6, #70	; 0x46
  407e44:	f000 81d4 	beq.w	4081f0 <_vfprintf_r+0x1354>
  407e48:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  407e4a:	9a07      	ldr	r2, [sp, #28]
  407e4c:	2b45      	cmp	r3, #69	; 0x45
  407e4e:	bf0c      	ite	eq
  407e50:	9b09      	ldreq	r3, [sp, #36]	; 0x24
  407e52:	9d09      	ldrne	r5, [sp, #36]	; 0x24
  407e54:	a821      	add	r0, sp, #132	; 0x84
  407e56:	a91e      	add	r1, sp, #120	; 0x78
  407e58:	bf08      	it	eq
  407e5a:	1c5d      	addeq	r5, r3, #1
  407e5c:	9004      	str	r0, [sp, #16]
  407e5e:	9103      	str	r1, [sp, #12]
  407e60:	a81d      	add	r0, sp, #116	; 0x74
  407e62:	2102      	movs	r1, #2
  407e64:	9002      	str	r0, [sp, #8]
  407e66:	4653      	mov	r3, sl
  407e68:	9501      	str	r5, [sp, #4]
  407e6a:	9100      	str	r1, [sp, #0]
  407e6c:	9808      	ldr	r0, [sp, #32]
  407e6e:	f000 fc0b 	bl	408688 <_dtoa_r>
  407e72:	2e67      	cmp	r6, #103	; 0x67
  407e74:	4607      	mov	r7, r0
  407e76:	f040 81af 	bne.w	4081d8 <_vfprintf_r+0x133c>
  407e7a:	f01b 0f01 	tst.w	fp, #1
  407e7e:	f000 8213 	beq.w	4082a8 <_vfprintf_r+0x140c>
  407e82:	197c      	adds	r4, r7, r5
  407e84:	9a16      	ldr	r2, [sp, #88]	; 0x58
  407e86:	9807      	ldr	r0, [sp, #28]
  407e88:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  407e8a:	4651      	mov	r1, sl
  407e8c:	f003 f8b6 	bl	40affc <__aeabi_dcmpeq>
  407e90:	2800      	cmp	r0, #0
  407e92:	f040 8132 	bne.w	4080fa <_vfprintf_r+0x125e>
  407e96:	9b21      	ldr	r3, [sp, #132]	; 0x84
  407e98:	42a3      	cmp	r3, r4
  407e9a:	d206      	bcs.n	407eaa <_vfprintf_r+0x100e>
  407e9c:	2130      	movs	r1, #48	; 0x30
  407e9e:	1c5a      	adds	r2, r3, #1
  407ea0:	9221      	str	r2, [sp, #132]	; 0x84
  407ea2:	7019      	strb	r1, [r3, #0]
  407ea4:	9b21      	ldr	r3, [sp, #132]	; 0x84
  407ea6:	429c      	cmp	r4, r3
  407ea8:	d8f9      	bhi.n	407e9e <_vfprintf_r+0x1002>
  407eaa:	1bdb      	subs	r3, r3, r7
  407eac:	9311      	str	r3, [sp, #68]	; 0x44
  407eae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  407eb0:	2b47      	cmp	r3, #71	; 0x47
  407eb2:	f000 80b9 	beq.w	408028 <_vfprintf_r+0x118c>
  407eb6:	2e65      	cmp	r6, #101	; 0x65
  407eb8:	f340 8276 	ble.w	4083a8 <_vfprintf_r+0x150c>
  407ebc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  407ebe:	9310      	str	r3, [sp, #64]	; 0x40
  407ec0:	2e66      	cmp	r6, #102	; 0x66
  407ec2:	f000 8162 	beq.w	40818a <_vfprintf_r+0x12ee>
  407ec6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  407ec8:	9a10      	ldr	r2, [sp, #64]	; 0x40
  407eca:	4619      	mov	r1, r3
  407ecc:	4291      	cmp	r1, r2
  407ece:	f300 814f 	bgt.w	408170 <_vfprintf_r+0x12d4>
  407ed2:	f01b 0f01 	tst.w	fp, #1
  407ed6:	f040 8209 	bne.w	4082ec <_vfprintf_r+0x1450>
  407eda:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  407ede:	9307      	str	r3, [sp, #28]
  407ee0:	920d      	str	r2, [sp, #52]	; 0x34
  407ee2:	2667      	movs	r6, #103	; 0x67
  407ee4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  407ee6:	2b00      	cmp	r3, #0
  407ee8:	f040 8096 	bne.w	408018 <_vfprintf_r+0x117c>
  407eec:	9309      	str	r3, [sp, #36]	; 0x24
  407eee:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  407ef2:	f7ff b905 	b.w	407100 <_vfprintf_r+0x264>
  407ef6:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  407efa:	f001 ff25 	bl	409d48 <__retarget_lock_release_recursive>
  407efe:	f04f 33ff 	mov.w	r3, #4294967295
  407f02:	930b      	str	r3, [sp, #44]	; 0x2c
  407f04:	f7ff ba30 	b.w	407368 <_vfprintf_r+0x4cc>
  407f08:	9a06      	ldr	r2, [sp, #24]
  407f0a:	07d5      	lsls	r5, r2, #31
  407f0c:	f57f aeb4 	bpl.w	407c78 <_vfprintf_r+0xddc>
  407f10:	e6a2      	b.n	407c58 <_vfprintf_r+0xdbc>
  407f12:	f108 0808 	add.w	r8, r8, #8
  407f16:	e69a      	b.n	407c4e <_vfprintf_r+0xdb2>
  407f18:	aa23      	add	r2, sp, #140	; 0x8c
  407f1a:	990a      	ldr	r1, [sp, #40]	; 0x28
  407f1c:	9808      	ldr	r0, [sp, #32]
  407f1e:	f002 fd67 	bl	40a9f0 <__sprint_r>
  407f22:	2800      	cmp	r0, #0
  407f24:	f47f ad44 	bne.w	4079b0 <_vfprintf_r+0xb14>
  407f28:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  407f2a:	9c25      	ldr	r4, [sp, #148]	; 0x94
  407f2c:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  407f30:	e6a2      	b.n	407c78 <_vfprintf_r+0xddc>
  407f32:	2306      	movs	r3, #6
  407f34:	9309      	str	r3, [sp, #36]	; 0x24
  407f36:	e772      	b.n	407e1e <_vfprintf_r+0xf82>
  407f38:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  407f3c:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  407f40:	f7ff bbc7 	b.w	4076d2 <_vfprintf_r+0x836>
  407f44:	aa23      	add	r2, sp, #140	; 0x8c
  407f46:	990a      	ldr	r1, [sp, #40]	; 0x28
  407f48:	9808      	ldr	r0, [sp, #32]
  407f4a:	f002 fd51 	bl	40a9f0 <__sprint_r>
  407f4e:	2800      	cmp	r0, #0
  407f50:	f47f ad2e 	bne.w	4079b0 <_vfprintf_r+0xb14>
  407f54:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  407f58:	e437      	b.n	4077ca <_vfprintf_r+0x92e>
  407f5a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407f5c:	4ab4      	ldr	r2, [pc, #720]	; (408230 <_vfprintf_r+0x1394>)
  407f5e:	f8c8 2000 	str.w	r2, [r8]
  407f62:	3301      	adds	r3, #1
  407f64:	3401      	adds	r4, #1
  407f66:	2201      	movs	r2, #1
  407f68:	2b07      	cmp	r3, #7
  407f6a:	9425      	str	r4, [sp, #148]	; 0x94
  407f6c:	9324      	str	r3, [sp, #144]	; 0x90
  407f6e:	f8c8 2004 	str.w	r2, [r8, #4]
  407f72:	f300 8124 	bgt.w	4081be <_vfprintf_r+0x1322>
  407f76:	f108 0808 	add.w	r8, r8, #8
  407f7a:	b929      	cbnz	r1, 407f88 <_vfprintf_r+0x10ec>
  407f7c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  407f7e:	b91b      	cbnz	r3, 407f88 <_vfprintf_r+0x10ec>
  407f80:	9b06      	ldr	r3, [sp, #24]
  407f82:	07de      	lsls	r6, r3, #31
  407f84:	f57f a98f 	bpl.w	4072a6 <_vfprintf_r+0x40a>
  407f88:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407f8a:	9814      	ldr	r0, [sp, #80]	; 0x50
  407f8c:	9a15      	ldr	r2, [sp, #84]	; 0x54
  407f8e:	f8c8 2000 	str.w	r2, [r8]
  407f92:	3301      	adds	r3, #1
  407f94:	4602      	mov	r2, r0
  407f96:	4422      	add	r2, r4
  407f98:	2b07      	cmp	r3, #7
  407f9a:	9225      	str	r2, [sp, #148]	; 0x94
  407f9c:	f8c8 0004 	str.w	r0, [r8, #4]
  407fa0:	9324      	str	r3, [sp, #144]	; 0x90
  407fa2:	f300 8169 	bgt.w	408278 <_vfprintf_r+0x13dc>
  407fa6:	f108 0808 	add.w	r8, r8, #8
  407faa:	2900      	cmp	r1, #0
  407fac:	f2c0 8136 	blt.w	40821c <_vfprintf_r+0x1380>
  407fb0:	9911      	ldr	r1, [sp, #68]	; 0x44
  407fb2:	f8c8 7000 	str.w	r7, [r8]
  407fb6:	3301      	adds	r3, #1
  407fb8:	188c      	adds	r4, r1, r2
  407fba:	2b07      	cmp	r3, #7
  407fbc:	9425      	str	r4, [sp, #148]	; 0x94
  407fbe:	9324      	str	r3, [sp, #144]	; 0x90
  407fc0:	f8c8 1004 	str.w	r1, [r8, #4]
  407fc4:	f77f a96d 	ble.w	4072a2 <_vfprintf_r+0x406>
  407fc8:	e4e0      	b.n	40798c <_vfprintf_r+0xaf0>
  407fca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  407fcc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  407fce:	6813      	ldr	r3, [r2, #0]
  407fd0:	17cd      	asrs	r5, r1, #31
  407fd2:	4608      	mov	r0, r1
  407fd4:	3204      	adds	r2, #4
  407fd6:	4629      	mov	r1, r5
  407fd8:	920e      	str	r2, [sp, #56]	; 0x38
  407fda:	e9c3 0100 	strd	r0, r1, [r3]
  407fde:	f7fe bfa9 	b.w	406f34 <_vfprintf_r+0x98>
  407fe2:	46da      	mov	sl, fp
  407fe4:	f7ff bbc4 	b.w	407770 <_vfprintf_r+0x8d4>
  407fe8:	aa23      	add	r2, sp, #140	; 0x8c
  407fea:	990a      	ldr	r1, [sp, #40]	; 0x28
  407fec:	9808      	ldr	r0, [sp, #32]
  407fee:	f002 fcff 	bl	40a9f0 <__sprint_r>
  407ff2:	2800      	cmp	r0, #0
  407ff4:	f47f acdc 	bne.w	4079b0 <_vfprintf_r+0xb14>
  407ff8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  407ffa:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  407ffe:	f7ff bbfd 	b.w	4077fc <_vfprintf_r+0x960>
  408002:	4638      	mov	r0, r7
  408004:	9409      	str	r4, [sp, #36]	; 0x24
  408006:	f7fe fedb 	bl	406dc0 <strlen>
  40800a:	950e      	str	r5, [sp, #56]	; 0x38
  40800c:	900d      	str	r0, [sp, #52]	; 0x34
  40800e:	f8cd b018 	str.w	fp, [sp, #24]
  408012:	4603      	mov	r3, r0
  408014:	f7ff ba36 	b.w	407484 <_vfprintf_r+0x5e8>
  408018:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  40801c:	2300      	movs	r3, #0
  40801e:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  408022:	9309      	str	r3, [sp, #36]	; 0x24
  408024:	f7ff b86f 	b.w	407106 <_vfprintf_r+0x26a>
  408028:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40802a:	9310      	str	r3, [sp, #64]	; 0x40
  40802c:	461a      	mov	r2, r3
  40802e:	3303      	adds	r3, #3
  408030:	db04      	blt.n	40803c <_vfprintf_r+0x11a0>
  408032:	9b09      	ldr	r3, [sp, #36]	; 0x24
  408034:	4619      	mov	r1, r3
  408036:	4291      	cmp	r1, r2
  408038:	f6bf af45 	bge.w	407ec6 <_vfprintf_r+0x102a>
  40803c:	3e02      	subs	r6, #2
  40803e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  408040:	f88d 607c 	strb.w	r6, [sp, #124]	; 0x7c
  408044:	3b01      	subs	r3, #1
  408046:	2b00      	cmp	r3, #0
  408048:	931d      	str	r3, [sp, #116]	; 0x74
  40804a:	bfbd      	ittte	lt
  40804c:	9b10      	ldrlt	r3, [sp, #64]	; 0x40
  40804e:	f1c3 0301 	rsblt	r3, r3, #1
  408052:	222d      	movlt	r2, #45	; 0x2d
  408054:	222b      	movge	r2, #43	; 0x2b
  408056:	2b09      	cmp	r3, #9
  408058:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  40805c:	f340 813e 	ble.w	4082dc <_vfprintf_r+0x1440>
  408060:	f10d 048b 	add.w	r4, sp, #139	; 0x8b
  408064:	4620      	mov	r0, r4
  408066:	4d73      	ldr	r5, [pc, #460]	; (408234 <_vfprintf_r+0x1398>)
  408068:	e000      	b.n	40806c <_vfprintf_r+0x11d0>
  40806a:	4610      	mov	r0, r2
  40806c:	fb85 1203 	smull	r1, r2, r5, r3
  408070:	17d9      	asrs	r1, r3, #31
  408072:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  408076:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  40807a:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  40807e:	3230      	adds	r2, #48	; 0x30
  408080:	2909      	cmp	r1, #9
  408082:	f800 2c01 	strb.w	r2, [r0, #-1]
  408086:	460b      	mov	r3, r1
  408088:	f100 32ff 	add.w	r2, r0, #4294967295
  40808c:	dced      	bgt.n	40806a <_vfprintf_r+0x11ce>
  40808e:	3330      	adds	r3, #48	; 0x30
  408090:	3802      	subs	r0, #2
  408092:	b2d9      	uxtb	r1, r3
  408094:	4284      	cmp	r4, r0
  408096:	f802 1c01 	strb.w	r1, [r2, #-1]
  40809a:	f240 8190 	bls.w	4083be <_vfprintf_r+0x1522>
  40809e:	f10d 007e 	add.w	r0, sp, #126	; 0x7e
  4080a2:	4613      	mov	r3, r2
  4080a4:	e001      	b.n	4080aa <_vfprintf_r+0x120e>
  4080a6:	f813 1b01 	ldrb.w	r1, [r3], #1
  4080aa:	f800 1b01 	strb.w	r1, [r0], #1
  4080ae:	42a3      	cmp	r3, r4
  4080b0:	d1f9      	bne.n	4080a6 <_vfprintf_r+0x120a>
  4080b2:	3301      	adds	r3, #1
  4080b4:	1a9b      	subs	r3, r3, r2
  4080b6:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  4080ba:	4413      	add	r3, r2
  4080bc:	aa1f      	add	r2, sp, #124	; 0x7c
  4080be:	1a9b      	subs	r3, r3, r2
  4080c0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4080c2:	9319      	str	r3, [sp, #100]	; 0x64
  4080c4:	2a01      	cmp	r2, #1
  4080c6:	4413      	add	r3, r2
  4080c8:	930d      	str	r3, [sp, #52]	; 0x34
  4080ca:	f340 8145 	ble.w	408358 <_vfprintf_r+0x14bc>
  4080ce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4080d0:	9a14      	ldr	r2, [sp, #80]	; 0x50
  4080d2:	4413      	add	r3, r2
  4080d4:	930d      	str	r3, [sp, #52]	; 0x34
  4080d6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4080da:	9307      	str	r3, [sp, #28]
  4080dc:	2300      	movs	r3, #0
  4080de:	9310      	str	r3, [sp, #64]	; 0x40
  4080e0:	e700      	b.n	407ee4 <_vfprintf_r+0x1048>
  4080e2:	aa23      	add	r2, sp, #140	; 0x8c
  4080e4:	990a      	ldr	r1, [sp, #40]	; 0x28
  4080e6:	9808      	ldr	r0, [sp, #32]
  4080e8:	f002 fc82 	bl	40a9f0 <__sprint_r>
  4080ec:	2800      	cmp	r0, #0
  4080ee:	f47f ac5f 	bne.w	4079b0 <_vfprintf_r+0xb14>
  4080f2:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4080f4:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4080f8:	e4d1      	b.n	407a9e <_vfprintf_r+0xc02>
  4080fa:	4623      	mov	r3, r4
  4080fc:	e6d5      	b.n	407eaa <_vfprintf_r+0x100e>
  4080fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
  408100:	9710      	str	r7, [sp, #64]	; 0x40
  408102:	2b06      	cmp	r3, #6
  408104:	bf28      	it	cs
  408106:	2306      	movcs	r3, #6
  408108:	9709      	str	r7, [sp, #36]	; 0x24
  40810a:	46ba      	mov	sl, r7
  40810c:	9307      	str	r3, [sp, #28]
  40810e:	950e      	str	r5, [sp, #56]	; 0x38
  408110:	f8cd b018 	str.w	fp, [sp, #24]
  408114:	930d      	str	r3, [sp, #52]	; 0x34
  408116:	4f48      	ldr	r7, [pc, #288]	; (408238 <_vfprintf_r+0x139c>)
  408118:	f7fe bff2 	b.w	407100 <_vfprintf_r+0x264>
  40811c:	aa23      	add	r2, sp, #140	; 0x8c
  40811e:	990a      	ldr	r1, [sp, #40]	; 0x28
  408120:	9808      	ldr	r0, [sp, #32]
  408122:	f002 fc65 	bl	40a9f0 <__sprint_r>
  408126:	2800      	cmp	r0, #0
  408128:	f47f ac42 	bne.w	4079b0 <_vfprintf_r+0xb14>
  40812c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40812e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  408130:	9c25      	ldr	r4, [sp, #148]	; 0x94
  408132:	1ad3      	subs	r3, r2, r3
  408134:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  408138:	e5b6      	b.n	407ca8 <_vfprintf_r+0xe0c>
  40813a:	46a2      	mov	sl, r4
  40813c:	f7ff bb18 	b.w	407770 <_vfprintf_r+0x8d4>
  408140:	a821      	add	r0, sp, #132	; 0x84
  408142:	a91e      	add	r1, sp, #120	; 0x78
  408144:	9d09      	ldr	r5, [sp, #36]	; 0x24
  408146:	9004      	str	r0, [sp, #16]
  408148:	9103      	str	r1, [sp, #12]
  40814a:	a81d      	add	r0, sp, #116	; 0x74
  40814c:	2103      	movs	r1, #3
  40814e:	9002      	str	r0, [sp, #8]
  408150:	9a07      	ldr	r2, [sp, #28]
  408152:	9501      	str	r5, [sp, #4]
  408154:	4653      	mov	r3, sl
  408156:	9100      	str	r1, [sp, #0]
  408158:	9808      	ldr	r0, [sp, #32]
  40815a:	f000 fa95 	bl	408688 <_dtoa_r>
  40815e:	4607      	mov	r7, r0
  408160:	1944      	adds	r4, r0, r5
  408162:	783b      	ldrb	r3, [r7, #0]
  408164:	2b30      	cmp	r3, #48	; 0x30
  408166:	f000 80ca 	beq.w	4082fe <_vfprintf_r+0x1462>
  40816a:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  40816c:	442c      	add	r4, r5
  40816e:	e689      	b.n	407e84 <_vfprintf_r+0xfe8>
  408170:	9a14      	ldr	r2, [sp, #80]	; 0x50
  408172:	9b11      	ldr	r3, [sp, #68]	; 0x44
  408174:	4413      	add	r3, r2
  408176:	9a10      	ldr	r2, [sp, #64]	; 0x40
  408178:	930d      	str	r3, [sp, #52]	; 0x34
  40817a:	2a00      	cmp	r2, #0
  40817c:	f340 80e4 	ble.w	408348 <_vfprintf_r+0x14ac>
  408180:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  408184:	9307      	str	r3, [sp, #28]
  408186:	2667      	movs	r6, #103	; 0x67
  408188:	e6ac      	b.n	407ee4 <_vfprintf_r+0x1048>
  40818a:	2b00      	cmp	r3, #0
  40818c:	f340 80fb 	ble.w	408386 <_vfprintf_r+0x14ea>
  408190:	9a09      	ldr	r2, [sp, #36]	; 0x24
  408192:	2a00      	cmp	r2, #0
  408194:	f040 80ce 	bne.w	408334 <_vfprintf_r+0x1498>
  408198:	f01b 0f01 	tst.w	fp, #1
  40819c:	f040 80ca 	bne.w	408334 <_vfprintf_r+0x1498>
  4081a0:	9307      	str	r3, [sp, #28]
  4081a2:	930d      	str	r3, [sp, #52]	; 0x34
  4081a4:	e69e      	b.n	407ee4 <_vfprintf_r+0x1048>
  4081a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4081a8:	9307      	str	r3, [sp, #28]
  4081aa:	930d      	str	r3, [sp, #52]	; 0x34
  4081ac:	9009      	str	r0, [sp, #36]	; 0x24
  4081ae:	950e      	str	r5, [sp, #56]	; 0x38
  4081b0:	f8cd b018 	str.w	fp, [sp, #24]
  4081b4:	9010      	str	r0, [sp, #64]	; 0x40
  4081b6:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  4081ba:	f7fe bfa1 	b.w	407100 <_vfprintf_r+0x264>
  4081be:	aa23      	add	r2, sp, #140	; 0x8c
  4081c0:	990a      	ldr	r1, [sp, #40]	; 0x28
  4081c2:	9808      	ldr	r0, [sp, #32]
  4081c4:	f002 fc14 	bl	40a9f0 <__sprint_r>
  4081c8:	2800      	cmp	r0, #0
  4081ca:	f47f abf1 	bne.w	4079b0 <_vfprintf_r+0xb14>
  4081ce:	991d      	ldr	r1, [sp, #116]	; 0x74
  4081d0:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4081d2:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4081d6:	e6d0      	b.n	407f7a <_vfprintf_r+0x10de>
  4081d8:	2e47      	cmp	r6, #71	; 0x47
  4081da:	f47f ae52 	bne.w	407e82 <_vfprintf_r+0xfe6>
  4081de:	f01b 0f01 	tst.w	fp, #1
  4081e2:	f000 80da 	beq.w	40839a <_vfprintf_r+0x14fe>
  4081e6:	2e46      	cmp	r6, #70	; 0x46
  4081e8:	eb07 0405 	add.w	r4, r7, r5
  4081ec:	d0b9      	beq.n	408162 <_vfprintf_r+0x12c6>
  4081ee:	e649      	b.n	407e84 <_vfprintf_r+0xfe8>
  4081f0:	a821      	add	r0, sp, #132	; 0x84
  4081f2:	a91e      	add	r1, sp, #120	; 0x78
  4081f4:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4081f6:	9004      	str	r0, [sp, #16]
  4081f8:	9103      	str	r1, [sp, #12]
  4081fa:	a81d      	add	r0, sp, #116	; 0x74
  4081fc:	2103      	movs	r1, #3
  4081fe:	9002      	str	r0, [sp, #8]
  408200:	9a07      	ldr	r2, [sp, #28]
  408202:	9401      	str	r4, [sp, #4]
  408204:	4653      	mov	r3, sl
  408206:	9100      	str	r1, [sp, #0]
  408208:	9808      	ldr	r0, [sp, #32]
  40820a:	f000 fa3d 	bl	408688 <_dtoa_r>
  40820e:	4625      	mov	r5, r4
  408210:	4607      	mov	r7, r0
  408212:	e7e8      	b.n	4081e6 <_vfprintf_r+0x134a>
  408214:	2300      	movs	r3, #0
  408216:	9309      	str	r3, [sp, #36]	; 0x24
  408218:	f7fe bec1 	b.w	406f9e <_vfprintf_r+0x102>
  40821c:	424e      	negs	r6, r1
  40821e:	3110      	adds	r1, #16
  408220:	4d06      	ldr	r5, [pc, #24]	; (40823c <_vfprintf_r+0x13a0>)
  408222:	da43      	bge.n	4082ac <_vfprintf_r+0x1410>
  408224:	2410      	movs	r4, #16
  408226:	f8dd a020 	ldr.w	sl, [sp, #32]
  40822a:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  40822e:	e00c      	b.n	40824a <_vfprintf_r+0x13ae>
  408230:	0040b99c 	.word	0x0040b99c
  408234:	66666667 	.word	0x66666667
  408238:	0040b994 	.word	0x0040b994
  40823c:	0040b9b0 	.word	0x0040b9b0
  408240:	f108 0808 	add.w	r8, r8, #8
  408244:	3e10      	subs	r6, #16
  408246:	2e10      	cmp	r6, #16
  408248:	dd30      	ble.n	4082ac <_vfprintf_r+0x1410>
  40824a:	3301      	adds	r3, #1
  40824c:	3210      	adds	r2, #16
  40824e:	2b07      	cmp	r3, #7
  408250:	9225      	str	r2, [sp, #148]	; 0x94
  408252:	9324      	str	r3, [sp, #144]	; 0x90
  408254:	f8c8 5000 	str.w	r5, [r8]
  408258:	f8c8 4004 	str.w	r4, [r8, #4]
  40825c:	ddf0      	ble.n	408240 <_vfprintf_r+0x13a4>
  40825e:	aa23      	add	r2, sp, #140	; 0x8c
  408260:	4659      	mov	r1, fp
  408262:	4650      	mov	r0, sl
  408264:	f002 fbc4 	bl	40a9f0 <__sprint_r>
  408268:	2800      	cmp	r0, #0
  40826a:	f47f aeba 	bne.w	407fe2 <_vfprintf_r+0x1146>
  40826e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  408270:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408272:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  408276:	e7e5      	b.n	408244 <_vfprintf_r+0x13a8>
  408278:	aa23      	add	r2, sp, #140	; 0x8c
  40827a:	990a      	ldr	r1, [sp, #40]	; 0x28
  40827c:	9808      	ldr	r0, [sp, #32]
  40827e:	f002 fbb7 	bl	40a9f0 <__sprint_r>
  408282:	2800      	cmp	r0, #0
  408284:	f47f ab94 	bne.w	4079b0 <_vfprintf_r+0xb14>
  408288:	991d      	ldr	r1, [sp, #116]	; 0x74
  40828a:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40828c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40828e:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  408292:	e68a      	b.n	407faa <_vfprintf_r+0x110e>
  408294:	9808      	ldr	r0, [sp, #32]
  408296:	aa23      	add	r2, sp, #140	; 0x8c
  408298:	4651      	mov	r1, sl
  40829a:	f002 fba9 	bl	40a9f0 <__sprint_r>
  40829e:	2800      	cmp	r0, #0
  4082a0:	f43f aa64 	beq.w	40776c <_vfprintf_r+0x8d0>
  4082a4:	f7ff ba64 	b.w	407770 <_vfprintf_r+0x8d4>
  4082a8:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4082aa:	e5fe      	b.n	407eaa <_vfprintf_r+0x100e>
  4082ac:	3301      	adds	r3, #1
  4082ae:	4432      	add	r2, r6
  4082b0:	2b07      	cmp	r3, #7
  4082b2:	e888 0060 	stmia.w	r8, {r5, r6}
  4082b6:	9225      	str	r2, [sp, #148]	; 0x94
  4082b8:	9324      	str	r3, [sp, #144]	; 0x90
  4082ba:	f108 0808 	add.w	r8, r8, #8
  4082be:	f77f ae77 	ble.w	407fb0 <_vfprintf_r+0x1114>
  4082c2:	aa23      	add	r2, sp, #140	; 0x8c
  4082c4:	990a      	ldr	r1, [sp, #40]	; 0x28
  4082c6:	9808      	ldr	r0, [sp, #32]
  4082c8:	f002 fb92 	bl	40a9f0 <__sprint_r>
  4082cc:	2800      	cmp	r0, #0
  4082ce:	f47f ab6f 	bne.w	4079b0 <_vfprintf_r+0xb14>
  4082d2:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4082d4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4082d6:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4082da:	e669      	b.n	407fb0 <_vfprintf_r+0x1114>
  4082dc:	3330      	adds	r3, #48	; 0x30
  4082de:	2230      	movs	r2, #48	; 0x30
  4082e0:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  4082e4:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  4082e8:	ab20      	add	r3, sp, #128	; 0x80
  4082ea:	e6e7      	b.n	4080bc <_vfprintf_r+0x1220>
  4082ec:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4082ee:	9a14      	ldr	r2, [sp, #80]	; 0x50
  4082f0:	4413      	add	r3, r2
  4082f2:	930d      	str	r3, [sp, #52]	; 0x34
  4082f4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4082f8:	9307      	str	r3, [sp, #28]
  4082fa:	2667      	movs	r6, #103	; 0x67
  4082fc:	e5f2      	b.n	407ee4 <_vfprintf_r+0x1048>
  4082fe:	9a16      	ldr	r2, [sp, #88]	; 0x58
  408300:	9807      	ldr	r0, [sp, #28]
  408302:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  408304:	4651      	mov	r1, sl
  408306:	f002 fe79 	bl	40affc <__aeabi_dcmpeq>
  40830a:	2800      	cmp	r0, #0
  40830c:	f47f af2d 	bne.w	40816a <_vfprintf_r+0x12ce>
  408310:	f1c5 0501 	rsb	r5, r5, #1
  408314:	951d      	str	r5, [sp, #116]	; 0x74
  408316:	442c      	add	r4, r5
  408318:	e5b4      	b.n	407e84 <_vfprintf_r+0xfe8>
  40831a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40831c:	4f33      	ldr	r7, [pc, #204]	; (4083ec <_vfprintf_r+0x1550>)
  40831e:	2b00      	cmp	r3, #0
  408320:	bfb6      	itet	lt
  408322:	f04f 0a2d 	movlt.w	sl, #45	; 0x2d
  408326:	f89d a06f 	ldrbge.w	sl, [sp, #111]	; 0x6f
  40832a:	f88d a06f 	strblt.w	sl, [sp, #111]	; 0x6f
  40832e:	4b30      	ldr	r3, [pc, #192]	; (4083f0 <_vfprintf_r+0x1554>)
  408330:	f7ff b9d1 	b.w	4076d6 <_vfprintf_r+0x83a>
  408334:	9b10      	ldr	r3, [sp, #64]	; 0x40
  408336:	9a14      	ldr	r2, [sp, #80]	; 0x50
  408338:	4413      	add	r3, r2
  40833a:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40833c:	441a      	add	r2, r3
  40833e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  408342:	920d      	str	r2, [sp, #52]	; 0x34
  408344:	9307      	str	r3, [sp, #28]
  408346:	e5cd      	b.n	407ee4 <_vfprintf_r+0x1048>
  408348:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40834a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40834c:	f1c3 0301 	rsb	r3, r3, #1
  408350:	441a      	add	r2, r3
  408352:	4613      	mov	r3, r2
  408354:	920d      	str	r2, [sp, #52]	; 0x34
  408356:	e713      	b.n	408180 <_vfprintf_r+0x12e4>
  408358:	f01b 0301 	ands.w	r3, fp, #1
  40835c:	9310      	str	r3, [sp, #64]	; 0x40
  40835e:	f47f aeb6 	bne.w	4080ce <_vfprintf_r+0x1232>
  408362:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  408364:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  408368:	9307      	str	r3, [sp, #28]
  40836a:	e5bb      	b.n	407ee4 <_vfprintf_r+0x1048>
  40836c:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  40836e:	f899 6001 	ldrb.w	r6, [r9, #1]
  408372:	6823      	ldr	r3, [r4, #0]
  408374:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
  408378:	9309      	str	r3, [sp, #36]	; 0x24
  40837a:	4623      	mov	r3, r4
  40837c:	3304      	adds	r3, #4
  40837e:	4681      	mov	r9, r0
  408380:	930e      	str	r3, [sp, #56]	; 0x38
  408382:	f7fe be0a 	b.w	406f9a <_vfprintf_r+0xfe>
  408386:	9b09      	ldr	r3, [sp, #36]	; 0x24
  408388:	b913      	cbnz	r3, 408390 <_vfprintf_r+0x14f4>
  40838a:	f01b 0f01 	tst.w	fp, #1
  40838e:	d002      	beq.n	408396 <_vfprintf_r+0x14fa>
  408390:	9b14      	ldr	r3, [sp, #80]	; 0x50
  408392:	3301      	adds	r3, #1
  408394:	e7d1      	b.n	40833a <_vfprintf_r+0x149e>
  408396:	2301      	movs	r3, #1
  408398:	e702      	b.n	4081a0 <_vfprintf_r+0x1304>
  40839a:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40839c:	1bdb      	subs	r3, r3, r7
  40839e:	9311      	str	r3, [sp, #68]	; 0x44
  4083a0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4083a2:	2b47      	cmp	r3, #71	; 0x47
  4083a4:	f43f ae40 	beq.w	408028 <_vfprintf_r+0x118c>
  4083a8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4083aa:	9310      	str	r3, [sp, #64]	; 0x40
  4083ac:	e647      	b.n	40803e <_vfprintf_r+0x11a2>
  4083ae:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4083b2:	f7ff b81d 	b.w	4073f0 <_vfprintf_r+0x554>
  4083b6:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4083ba:	f7ff b918 	b.w	4075ee <_vfprintf_r+0x752>
  4083be:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  4083c2:	e67b      	b.n	4080bc <_vfprintf_r+0x1220>
  4083c4:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4083c8:	f7ff b866 	b.w	407498 <_vfprintf_r+0x5fc>
  4083cc:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4083d0:	f7ff b9ac 	b.w	40772c <_vfprintf_r+0x890>
  4083d4:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4083d8:	f7ff b934 	b.w	407644 <_vfprintf_r+0x7a8>
  4083dc:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4083e0:	f7ff b8b0 	b.w	407544 <_vfprintf_r+0x6a8>
  4083e4:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4083e8:	f7ff b945 	b.w	407676 <_vfprintf_r+0x7da>
  4083ec:	0040b968 	.word	0x0040b968
  4083f0:	0040b964 	.word	0x0040b964

004083f4 <__sbprintf>:
  4083f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4083f8:	460c      	mov	r4, r1
  4083fa:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  4083fe:	8989      	ldrh	r1, [r1, #12]
  408400:	6e66      	ldr	r6, [r4, #100]	; 0x64
  408402:	89e5      	ldrh	r5, [r4, #14]
  408404:	9619      	str	r6, [sp, #100]	; 0x64
  408406:	f021 0102 	bic.w	r1, r1, #2
  40840a:	4606      	mov	r6, r0
  40840c:	69e0      	ldr	r0, [r4, #28]
  40840e:	f8ad 100c 	strh.w	r1, [sp, #12]
  408412:	4617      	mov	r7, r2
  408414:	f44f 6180 	mov.w	r1, #1024	; 0x400
  408418:	6a62      	ldr	r2, [r4, #36]	; 0x24
  40841a:	f8ad 500e 	strh.w	r5, [sp, #14]
  40841e:	4698      	mov	r8, r3
  408420:	ad1a      	add	r5, sp, #104	; 0x68
  408422:	2300      	movs	r3, #0
  408424:	9007      	str	r0, [sp, #28]
  408426:	a816      	add	r0, sp, #88	; 0x58
  408428:	9209      	str	r2, [sp, #36]	; 0x24
  40842a:	9306      	str	r3, [sp, #24]
  40842c:	9500      	str	r5, [sp, #0]
  40842e:	9504      	str	r5, [sp, #16]
  408430:	9102      	str	r1, [sp, #8]
  408432:	9105      	str	r1, [sp, #20]
  408434:	f001 fc82 	bl	409d3c <__retarget_lock_init_recursive>
  408438:	4643      	mov	r3, r8
  40843a:	463a      	mov	r2, r7
  40843c:	4669      	mov	r1, sp
  40843e:	4630      	mov	r0, r6
  408440:	f7fe fd2c 	bl	406e9c <_vfprintf_r>
  408444:	1e05      	subs	r5, r0, #0
  408446:	db07      	blt.n	408458 <__sbprintf+0x64>
  408448:	4630      	mov	r0, r6
  40844a:	4669      	mov	r1, sp
  40844c:	f001 f8e6 	bl	40961c <_fflush_r>
  408450:	2800      	cmp	r0, #0
  408452:	bf18      	it	ne
  408454:	f04f 35ff 	movne.w	r5, #4294967295
  408458:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  40845c:	065b      	lsls	r3, r3, #25
  40845e:	d503      	bpl.n	408468 <__sbprintf+0x74>
  408460:	89a3      	ldrh	r3, [r4, #12]
  408462:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  408466:	81a3      	strh	r3, [r4, #12]
  408468:	9816      	ldr	r0, [sp, #88]	; 0x58
  40846a:	f001 fc69 	bl	409d40 <__retarget_lock_close_recursive>
  40846e:	4628      	mov	r0, r5
  408470:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  408474:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00408478 <__swsetup_r>:
  408478:	b538      	push	{r3, r4, r5, lr}
  40847a:	4b30      	ldr	r3, [pc, #192]	; (40853c <__swsetup_r+0xc4>)
  40847c:	681b      	ldr	r3, [r3, #0]
  40847e:	4605      	mov	r5, r0
  408480:	460c      	mov	r4, r1
  408482:	b113      	cbz	r3, 40848a <__swsetup_r+0x12>
  408484:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  408486:	2a00      	cmp	r2, #0
  408488:	d038      	beq.n	4084fc <__swsetup_r+0x84>
  40848a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40848e:	b293      	uxth	r3, r2
  408490:	0718      	lsls	r0, r3, #28
  408492:	d50c      	bpl.n	4084ae <__swsetup_r+0x36>
  408494:	6920      	ldr	r0, [r4, #16]
  408496:	b1a8      	cbz	r0, 4084c4 <__swsetup_r+0x4c>
  408498:	f013 0201 	ands.w	r2, r3, #1
  40849c:	d01e      	beq.n	4084dc <__swsetup_r+0x64>
  40849e:	6963      	ldr	r3, [r4, #20]
  4084a0:	2200      	movs	r2, #0
  4084a2:	425b      	negs	r3, r3
  4084a4:	61a3      	str	r3, [r4, #24]
  4084a6:	60a2      	str	r2, [r4, #8]
  4084a8:	b1f0      	cbz	r0, 4084e8 <__swsetup_r+0x70>
  4084aa:	2000      	movs	r0, #0
  4084ac:	bd38      	pop	{r3, r4, r5, pc}
  4084ae:	06d9      	lsls	r1, r3, #27
  4084b0:	d53c      	bpl.n	40852c <__swsetup_r+0xb4>
  4084b2:	0758      	lsls	r0, r3, #29
  4084b4:	d426      	bmi.n	408504 <__swsetup_r+0x8c>
  4084b6:	6920      	ldr	r0, [r4, #16]
  4084b8:	f042 0308 	orr.w	r3, r2, #8
  4084bc:	81a3      	strh	r3, [r4, #12]
  4084be:	b29b      	uxth	r3, r3
  4084c0:	2800      	cmp	r0, #0
  4084c2:	d1e9      	bne.n	408498 <__swsetup_r+0x20>
  4084c4:	f403 7220 	and.w	r2, r3, #640	; 0x280
  4084c8:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  4084cc:	d0e4      	beq.n	408498 <__swsetup_r+0x20>
  4084ce:	4628      	mov	r0, r5
  4084d0:	4621      	mov	r1, r4
  4084d2:	f001 fc69 	bl	409da8 <__smakebuf_r>
  4084d6:	89a3      	ldrh	r3, [r4, #12]
  4084d8:	6920      	ldr	r0, [r4, #16]
  4084da:	e7dd      	b.n	408498 <__swsetup_r+0x20>
  4084dc:	0799      	lsls	r1, r3, #30
  4084de:	bf58      	it	pl
  4084e0:	6962      	ldrpl	r2, [r4, #20]
  4084e2:	60a2      	str	r2, [r4, #8]
  4084e4:	2800      	cmp	r0, #0
  4084e6:	d1e0      	bne.n	4084aa <__swsetup_r+0x32>
  4084e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4084ec:	061a      	lsls	r2, r3, #24
  4084ee:	d5dd      	bpl.n	4084ac <__swsetup_r+0x34>
  4084f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4084f4:	81a3      	strh	r3, [r4, #12]
  4084f6:	f04f 30ff 	mov.w	r0, #4294967295
  4084fa:	bd38      	pop	{r3, r4, r5, pc}
  4084fc:	4618      	mov	r0, r3
  4084fe:	f001 f8e5 	bl	4096cc <__sinit>
  408502:	e7c2      	b.n	40848a <__swsetup_r+0x12>
  408504:	6b21      	ldr	r1, [r4, #48]	; 0x30
  408506:	b151      	cbz	r1, 40851e <__swsetup_r+0xa6>
  408508:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40850c:	4299      	cmp	r1, r3
  40850e:	d004      	beq.n	40851a <__swsetup_r+0xa2>
  408510:	4628      	mov	r0, r5
  408512:	f001 f97d 	bl	409810 <_free_r>
  408516:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40851a:	2300      	movs	r3, #0
  40851c:	6323      	str	r3, [r4, #48]	; 0x30
  40851e:	2300      	movs	r3, #0
  408520:	6920      	ldr	r0, [r4, #16]
  408522:	6063      	str	r3, [r4, #4]
  408524:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  408528:	6020      	str	r0, [r4, #0]
  40852a:	e7c5      	b.n	4084b8 <__swsetup_r+0x40>
  40852c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  408530:	2309      	movs	r3, #9
  408532:	602b      	str	r3, [r5, #0]
  408534:	f04f 30ff 	mov.w	r0, #4294967295
  408538:	81a2      	strh	r2, [r4, #12]
  40853a:	bd38      	pop	{r3, r4, r5, pc}
  40853c:	20400010 	.word	0x20400010

00408540 <register_fini>:
  408540:	4b02      	ldr	r3, [pc, #8]	; (40854c <register_fini+0xc>)
  408542:	b113      	cbz	r3, 40854a <register_fini+0xa>
  408544:	4802      	ldr	r0, [pc, #8]	; (408550 <register_fini+0x10>)
  408546:	f000 b805 	b.w	408554 <atexit>
  40854a:	4770      	bx	lr
  40854c:	00000000 	.word	0x00000000
  408550:	0040973d 	.word	0x0040973d

00408554 <atexit>:
  408554:	2300      	movs	r3, #0
  408556:	4601      	mov	r1, r0
  408558:	461a      	mov	r2, r3
  40855a:	4618      	mov	r0, r3
  40855c:	f002 ba68 	b.w	40aa30 <__register_exitproc>

00408560 <quorem>:
  408560:	6902      	ldr	r2, [r0, #16]
  408562:	690b      	ldr	r3, [r1, #16]
  408564:	4293      	cmp	r3, r2
  408566:	f300 808d 	bgt.w	408684 <quorem+0x124>
  40856a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40856e:	f103 38ff 	add.w	r8, r3, #4294967295
  408572:	f101 0714 	add.w	r7, r1, #20
  408576:	f100 0b14 	add.w	fp, r0, #20
  40857a:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  40857e:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  408582:	ea4f 0488 	mov.w	r4, r8, lsl #2
  408586:	b083      	sub	sp, #12
  408588:	3201      	adds	r2, #1
  40858a:	fbb3 f9f2 	udiv	r9, r3, r2
  40858e:	eb0b 0304 	add.w	r3, fp, r4
  408592:	9400      	str	r4, [sp, #0]
  408594:	eb07 0a04 	add.w	sl, r7, r4
  408598:	9301      	str	r3, [sp, #4]
  40859a:	f1b9 0f00 	cmp.w	r9, #0
  40859e:	d039      	beq.n	408614 <quorem+0xb4>
  4085a0:	2500      	movs	r5, #0
  4085a2:	462e      	mov	r6, r5
  4085a4:	46bc      	mov	ip, r7
  4085a6:	46de      	mov	lr, fp
  4085a8:	f85c 4b04 	ldr.w	r4, [ip], #4
  4085ac:	f8de 3000 	ldr.w	r3, [lr]
  4085b0:	b2a2      	uxth	r2, r4
  4085b2:	fb09 5502 	mla	r5, r9, r2, r5
  4085b6:	0c22      	lsrs	r2, r4, #16
  4085b8:	0c2c      	lsrs	r4, r5, #16
  4085ba:	fb09 4202 	mla	r2, r9, r2, r4
  4085be:	b2ad      	uxth	r5, r5
  4085c0:	1b75      	subs	r5, r6, r5
  4085c2:	b296      	uxth	r6, r2
  4085c4:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  4085c8:	fa15 f383 	uxtah	r3, r5, r3
  4085cc:	eb06 4623 	add.w	r6, r6, r3, asr #16
  4085d0:	b29b      	uxth	r3, r3
  4085d2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  4085d6:	45e2      	cmp	sl, ip
  4085d8:	ea4f 4512 	mov.w	r5, r2, lsr #16
  4085dc:	f84e 3b04 	str.w	r3, [lr], #4
  4085e0:	ea4f 4626 	mov.w	r6, r6, asr #16
  4085e4:	d2e0      	bcs.n	4085a8 <quorem+0x48>
  4085e6:	9b00      	ldr	r3, [sp, #0]
  4085e8:	f85b 3003 	ldr.w	r3, [fp, r3]
  4085ec:	b993      	cbnz	r3, 408614 <quorem+0xb4>
  4085ee:	9c01      	ldr	r4, [sp, #4]
  4085f0:	1f23      	subs	r3, r4, #4
  4085f2:	459b      	cmp	fp, r3
  4085f4:	d20c      	bcs.n	408610 <quorem+0xb0>
  4085f6:	f854 3c04 	ldr.w	r3, [r4, #-4]
  4085fa:	b94b      	cbnz	r3, 408610 <quorem+0xb0>
  4085fc:	f1a4 0308 	sub.w	r3, r4, #8
  408600:	e002      	b.n	408608 <quorem+0xa8>
  408602:	681a      	ldr	r2, [r3, #0]
  408604:	3b04      	subs	r3, #4
  408606:	b91a      	cbnz	r2, 408610 <quorem+0xb0>
  408608:	459b      	cmp	fp, r3
  40860a:	f108 38ff 	add.w	r8, r8, #4294967295
  40860e:	d3f8      	bcc.n	408602 <quorem+0xa2>
  408610:	f8c0 8010 	str.w	r8, [r0, #16]
  408614:	4604      	mov	r4, r0
  408616:	f001 fec5 	bl	40a3a4 <__mcmp>
  40861a:	2800      	cmp	r0, #0
  40861c:	db2e      	blt.n	40867c <quorem+0x11c>
  40861e:	f109 0901 	add.w	r9, r9, #1
  408622:	465d      	mov	r5, fp
  408624:	2300      	movs	r3, #0
  408626:	f857 1b04 	ldr.w	r1, [r7], #4
  40862a:	6828      	ldr	r0, [r5, #0]
  40862c:	b28a      	uxth	r2, r1
  40862e:	1a9a      	subs	r2, r3, r2
  408630:	0c0b      	lsrs	r3, r1, #16
  408632:	fa12 f280 	uxtah	r2, r2, r0
  408636:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  40863a:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40863e:	b292      	uxth	r2, r2
  408640:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  408644:	45ba      	cmp	sl, r7
  408646:	f845 2b04 	str.w	r2, [r5], #4
  40864a:	ea4f 4323 	mov.w	r3, r3, asr #16
  40864e:	d2ea      	bcs.n	408626 <quorem+0xc6>
  408650:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  408654:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  408658:	b982      	cbnz	r2, 40867c <quorem+0x11c>
  40865a:	1f1a      	subs	r2, r3, #4
  40865c:	4593      	cmp	fp, r2
  40865e:	d20b      	bcs.n	408678 <quorem+0x118>
  408660:	f853 2c04 	ldr.w	r2, [r3, #-4]
  408664:	b942      	cbnz	r2, 408678 <quorem+0x118>
  408666:	3b08      	subs	r3, #8
  408668:	e002      	b.n	408670 <quorem+0x110>
  40866a:	681a      	ldr	r2, [r3, #0]
  40866c:	3b04      	subs	r3, #4
  40866e:	b91a      	cbnz	r2, 408678 <quorem+0x118>
  408670:	459b      	cmp	fp, r3
  408672:	f108 38ff 	add.w	r8, r8, #4294967295
  408676:	d3f8      	bcc.n	40866a <quorem+0x10a>
  408678:	f8c4 8010 	str.w	r8, [r4, #16]
  40867c:	4648      	mov	r0, r9
  40867e:	b003      	add	sp, #12
  408680:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408684:	2000      	movs	r0, #0
  408686:	4770      	bx	lr

00408688 <_dtoa_r>:
  408688:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40868c:	6c01      	ldr	r1, [r0, #64]	; 0x40
  40868e:	b09b      	sub	sp, #108	; 0x6c
  408690:	4604      	mov	r4, r0
  408692:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  408694:	4692      	mov	sl, r2
  408696:	469b      	mov	fp, r3
  408698:	b141      	cbz	r1, 4086ac <_dtoa_r+0x24>
  40869a:	6c42      	ldr	r2, [r0, #68]	; 0x44
  40869c:	604a      	str	r2, [r1, #4]
  40869e:	2301      	movs	r3, #1
  4086a0:	4093      	lsls	r3, r2
  4086a2:	608b      	str	r3, [r1, #8]
  4086a4:	f001 fca6 	bl	409ff4 <_Bfree>
  4086a8:	2300      	movs	r3, #0
  4086aa:	6423      	str	r3, [r4, #64]	; 0x40
  4086ac:	f1bb 0f00 	cmp.w	fp, #0
  4086b0:	465d      	mov	r5, fp
  4086b2:	db35      	blt.n	408720 <_dtoa_r+0x98>
  4086b4:	2300      	movs	r3, #0
  4086b6:	6033      	str	r3, [r6, #0]
  4086b8:	4b9d      	ldr	r3, [pc, #628]	; (408930 <_dtoa_r+0x2a8>)
  4086ba:	43ab      	bics	r3, r5
  4086bc:	d015      	beq.n	4086ea <_dtoa_r+0x62>
  4086be:	4650      	mov	r0, sl
  4086c0:	4659      	mov	r1, fp
  4086c2:	2200      	movs	r2, #0
  4086c4:	2300      	movs	r3, #0
  4086c6:	f002 fc99 	bl	40affc <__aeabi_dcmpeq>
  4086ca:	4680      	mov	r8, r0
  4086cc:	2800      	cmp	r0, #0
  4086ce:	d02d      	beq.n	40872c <_dtoa_r+0xa4>
  4086d0:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4086d2:	2301      	movs	r3, #1
  4086d4:	6013      	str	r3, [r2, #0]
  4086d6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4086d8:	2b00      	cmp	r3, #0
  4086da:	f000 80bd 	beq.w	408858 <_dtoa_r+0x1d0>
  4086de:	4895      	ldr	r0, [pc, #596]	; (408934 <_dtoa_r+0x2ac>)
  4086e0:	6018      	str	r0, [r3, #0]
  4086e2:	3801      	subs	r0, #1
  4086e4:	b01b      	add	sp, #108	; 0x6c
  4086e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4086ea:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4086ec:	f242 730f 	movw	r3, #9999	; 0x270f
  4086f0:	6013      	str	r3, [r2, #0]
  4086f2:	f1ba 0f00 	cmp.w	sl, #0
  4086f6:	d10d      	bne.n	408714 <_dtoa_r+0x8c>
  4086f8:	f3c5 0513 	ubfx	r5, r5, #0, #20
  4086fc:	b955      	cbnz	r5, 408714 <_dtoa_r+0x8c>
  4086fe:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  408700:	488d      	ldr	r0, [pc, #564]	; (408938 <_dtoa_r+0x2b0>)
  408702:	2b00      	cmp	r3, #0
  408704:	d0ee      	beq.n	4086e4 <_dtoa_r+0x5c>
  408706:	f100 0308 	add.w	r3, r0, #8
  40870a:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  40870c:	6013      	str	r3, [r2, #0]
  40870e:	b01b      	add	sp, #108	; 0x6c
  408710:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408714:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  408716:	4889      	ldr	r0, [pc, #548]	; (40893c <_dtoa_r+0x2b4>)
  408718:	2b00      	cmp	r3, #0
  40871a:	d0e3      	beq.n	4086e4 <_dtoa_r+0x5c>
  40871c:	1cc3      	adds	r3, r0, #3
  40871e:	e7f4      	b.n	40870a <_dtoa_r+0x82>
  408720:	2301      	movs	r3, #1
  408722:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  408726:	6033      	str	r3, [r6, #0]
  408728:	46ab      	mov	fp, r5
  40872a:	e7c5      	b.n	4086b8 <_dtoa_r+0x30>
  40872c:	aa18      	add	r2, sp, #96	; 0x60
  40872e:	ab19      	add	r3, sp, #100	; 0x64
  408730:	9201      	str	r2, [sp, #4]
  408732:	9300      	str	r3, [sp, #0]
  408734:	4652      	mov	r2, sl
  408736:	465b      	mov	r3, fp
  408738:	4620      	mov	r0, r4
  40873a:	f001 fed3 	bl	40a4e4 <__d2b>
  40873e:	0d2b      	lsrs	r3, r5, #20
  408740:	4681      	mov	r9, r0
  408742:	d071      	beq.n	408828 <_dtoa_r+0x1a0>
  408744:	f3cb 0213 	ubfx	r2, fp, #0, #20
  408748:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  40874c:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40874e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  408752:	4650      	mov	r0, sl
  408754:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  408758:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  40875c:	2200      	movs	r2, #0
  40875e:	4b78      	ldr	r3, [pc, #480]	; (408940 <_dtoa_r+0x2b8>)
  408760:	f7fc fed0 	bl	405504 <__aeabi_dsub>
  408764:	a36c      	add	r3, pc, #432	; (adr r3, 408918 <_dtoa_r+0x290>)
  408766:	e9d3 2300 	ldrd	r2, r3, [r3]
  40876a:	f7fd f87f 	bl	40586c <__aeabi_dmul>
  40876e:	a36c      	add	r3, pc, #432	; (adr r3, 408920 <_dtoa_r+0x298>)
  408770:	e9d3 2300 	ldrd	r2, r3, [r3]
  408774:	f7fc fec8 	bl	405508 <__adddf3>
  408778:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40877c:	4630      	mov	r0, r6
  40877e:	f7fd f80f 	bl	4057a0 <__aeabi_i2d>
  408782:	a369      	add	r3, pc, #420	; (adr r3, 408928 <_dtoa_r+0x2a0>)
  408784:	e9d3 2300 	ldrd	r2, r3, [r3]
  408788:	f7fd f870 	bl	40586c <__aeabi_dmul>
  40878c:	4602      	mov	r2, r0
  40878e:	460b      	mov	r3, r1
  408790:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  408794:	f7fc feb8 	bl	405508 <__adddf3>
  408798:	e9cd 0104 	strd	r0, r1, [sp, #16]
  40879c:	f002 fc76 	bl	40b08c <__aeabi_d2iz>
  4087a0:	2200      	movs	r2, #0
  4087a2:	9002      	str	r0, [sp, #8]
  4087a4:	2300      	movs	r3, #0
  4087a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4087aa:	f002 fc31 	bl	40b010 <__aeabi_dcmplt>
  4087ae:	2800      	cmp	r0, #0
  4087b0:	f040 8173 	bne.w	408a9a <_dtoa_r+0x412>
  4087b4:	9d02      	ldr	r5, [sp, #8]
  4087b6:	2d16      	cmp	r5, #22
  4087b8:	f200 815d 	bhi.w	408a76 <_dtoa_r+0x3ee>
  4087bc:	4b61      	ldr	r3, [pc, #388]	; (408944 <_dtoa_r+0x2bc>)
  4087be:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  4087c2:	e9d3 0100 	ldrd	r0, r1, [r3]
  4087c6:	4652      	mov	r2, sl
  4087c8:	465b      	mov	r3, fp
  4087ca:	f002 fc3f 	bl	40b04c <__aeabi_dcmpgt>
  4087ce:	2800      	cmp	r0, #0
  4087d0:	f000 81c5 	beq.w	408b5e <_dtoa_r+0x4d6>
  4087d4:	1e6b      	subs	r3, r5, #1
  4087d6:	9302      	str	r3, [sp, #8]
  4087d8:	2300      	movs	r3, #0
  4087da:	930e      	str	r3, [sp, #56]	; 0x38
  4087dc:	1bbf      	subs	r7, r7, r6
  4087de:	1e7b      	subs	r3, r7, #1
  4087e0:	9306      	str	r3, [sp, #24]
  4087e2:	f100 8154 	bmi.w	408a8e <_dtoa_r+0x406>
  4087e6:	2300      	movs	r3, #0
  4087e8:	9308      	str	r3, [sp, #32]
  4087ea:	9b02      	ldr	r3, [sp, #8]
  4087ec:	2b00      	cmp	r3, #0
  4087ee:	f2c0 8145 	blt.w	408a7c <_dtoa_r+0x3f4>
  4087f2:	9a06      	ldr	r2, [sp, #24]
  4087f4:	930d      	str	r3, [sp, #52]	; 0x34
  4087f6:	4611      	mov	r1, r2
  4087f8:	4419      	add	r1, r3
  4087fa:	2300      	movs	r3, #0
  4087fc:	9106      	str	r1, [sp, #24]
  4087fe:	930c      	str	r3, [sp, #48]	; 0x30
  408800:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408802:	2b09      	cmp	r3, #9
  408804:	d82a      	bhi.n	40885c <_dtoa_r+0x1d4>
  408806:	2b05      	cmp	r3, #5
  408808:	f340 865b 	ble.w	4094c2 <_dtoa_r+0xe3a>
  40880c:	3b04      	subs	r3, #4
  40880e:	9324      	str	r3, [sp, #144]	; 0x90
  408810:	2500      	movs	r5, #0
  408812:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408814:	3b02      	subs	r3, #2
  408816:	2b03      	cmp	r3, #3
  408818:	f200 8642 	bhi.w	4094a0 <_dtoa_r+0xe18>
  40881c:	e8df f013 	tbh	[pc, r3, lsl #1]
  408820:	02c903d4 	.word	0x02c903d4
  408824:	046103df 	.word	0x046103df
  408828:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40882a:	9e19      	ldr	r6, [sp, #100]	; 0x64
  40882c:	443e      	add	r6, r7
  40882e:	f206 4332 	addw	r3, r6, #1074	; 0x432
  408832:	2b20      	cmp	r3, #32
  408834:	f340 818e 	ble.w	408b54 <_dtoa_r+0x4cc>
  408838:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  40883c:	f206 4012 	addw	r0, r6, #1042	; 0x412
  408840:	409d      	lsls	r5, r3
  408842:	fa2a f000 	lsr.w	r0, sl, r0
  408846:	4328      	orrs	r0, r5
  408848:	f7fc ff9a 	bl	405780 <__aeabi_ui2d>
  40884c:	2301      	movs	r3, #1
  40884e:	3e01      	subs	r6, #1
  408850:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  408854:	9314      	str	r3, [sp, #80]	; 0x50
  408856:	e781      	b.n	40875c <_dtoa_r+0xd4>
  408858:	483b      	ldr	r0, [pc, #236]	; (408948 <_dtoa_r+0x2c0>)
  40885a:	e743      	b.n	4086e4 <_dtoa_r+0x5c>
  40885c:	2100      	movs	r1, #0
  40885e:	6461      	str	r1, [r4, #68]	; 0x44
  408860:	4620      	mov	r0, r4
  408862:	9125      	str	r1, [sp, #148]	; 0x94
  408864:	f001 fba0 	bl	409fa8 <_Balloc>
  408868:	f04f 33ff 	mov.w	r3, #4294967295
  40886c:	930a      	str	r3, [sp, #40]	; 0x28
  40886e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  408870:	930f      	str	r3, [sp, #60]	; 0x3c
  408872:	2301      	movs	r3, #1
  408874:	9004      	str	r0, [sp, #16]
  408876:	6420      	str	r0, [r4, #64]	; 0x40
  408878:	9224      	str	r2, [sp, #144]	; 0x90
  40887a:	930b      	str	r3, [sp, #44]	; 0x2c
  40887c:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40887e:	2b00      	cmp	r3, #0
  408880:	f2c0 80d9 	blt.w	408a36 <_dtoa_r+0x3ae>
  408884:	9a02      	ldr	r2, [sp, #8]
  408886:	2a0e      	cmp	r2, #14
  408888:	f300 80d5 	bgt.w	408a36 <_dtoa_r+0x3ae>
  40888c:	4b2d      	ldr	r3, [pc, #180]	; (408944 <_dtoa_r+0x2bc>)
  40888e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  408892:	e9d3 2300 	ldrd	r2, r3, [r3]
  408896:	e9cd 2308 	strd	r2, r3, [sp, #32]
  40889a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40889c:	2b00      	cmp	r3, #0
  40889e:	f2c0 83ba 	blt.w	409016 <_dtoa_r+0x98e>
  4088a2:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  4088a6:	4650      	mov	r0, sl
  4088a8:	462a      	mov	r2, r5
  4088aa:	4633      	mov	r3, r6
  4088ac:	4659      	mov	r1, fp
  4088ae:	f7fd f907 	bl	405ac0 <__aeabi_ddiv>
  4088b2:	f002 fbeb 	bl	40b08c <__aeabi_d2iz>
  4088b6:	4680      	mov	r8, r0
  4088b8:	f7fc ff72 	bl	4057a0 <__aeabi_i2d>
  4088bc:	462a      	mov	r2, r5
  4088be:	4633      	mov	r3, r6
  4088c0:	f7fc ffd4 	bl	40586c <__aeabi_dmul>
  4088c4:	460b      	mov	r3, r1
  4088c6:	4602      	mov	r2, r0
  4088c8:	4659      	mov	r1, fp
  4088ca:	4650      	mov	r0, sl
  4088cc:	f7fc fe1a 	bl	405504 <__aeabi_dsub>
  4088d0:	9d04      	ldr	r5, [sp, #16]
  4088d2:	f108 0330 	add.w	r3, r8, #48	; 0x30
  4088d6:	702b      	strb	r3, [r5, #0]
  4088d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4088da:	2b01      	cmp	r3, #1
  4088dc:	4606      	mov	r6, r0
  4088de:	460f      	mov	r7, r1
  4088e0:	f105 0501 	add.w	r5, r5, #1
  4088e4:	d068      	beq.n	4089b8 <_dtoa_r+0x330>
  4088e6:	2200      	movs	r2, #0
  4088e8:	4b18      	ldr	r3, [pc, #96]	; (40894c <_dtoa_r+0x2c4>)
  4088ea:	f7fc ffbf 	bl	40586c <__aeabi_dmul>
  4088ee:	2200      	movs	r2, #0
  4088f0:	2300      	movs	r3, #0
  4088f2:	4606      	mov	r6, r0
  4088f4:	460f      	mov	r7, r1
  4088f6:	f002 fb81 	bl	40affc <__aeabi_dcmpeq>
  4088fa:	2800      	cmp	r0, #0
  4088fc:	f040 8088 	bne.w	408a10 <_dtoa_r+0x388>
  408900:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  408904:	f04f 0a00 	mov.w	sl, #0
  408908:	f8df b040 	ldr.w	fp, [pc, #64]	; 40894c <_dtoa_r+0x2c4>
  40890c:	940c      	str	r4, [sp, #48]	; 0x30
  40890e:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  408912:	e028      	b.n	408966 <_dtoa_r+0x2de>
  408914:	f3af 8000 	nop.w
  408918:	636f4361 	.word	0x636f4361
  40891c:	3fd287a7 	.word	0x3fd287a7
  408920:	8b60c8b3 	.word	0x8b60c8b3
  408924:	3fc68a28 	.word	0x3fc68a28
  408928:	509f79fb 	.word	0x509f79fb
  40892c:	3fd34413 	.word	0x3fd34413
  408930:	7ff00000 	.word	0x7ff00000
  408934:	0040b99d 	.word	0x0040b99d
  408938:	0040b9c0 	.word	0x0040b9c0
  40893c:	0040b9cc 	.word	0x0040b9cc
  408940:	3ff80000 	.word	0x3ff80000
  408944:	0040b9f8 	.word	0x0040b9f8
  408948:	0040b99c 	.word	0x0040b99c
  40894c:	40240000 	.word	0x40240000
  408950:	f7fc ff8c 	bl	40586c <__aeabi_dmul>
  408954:	2200      	movs	r2, #0
  408956:	2300      	movs	r3, #0
  408958:	4606      	mov	r6, r0
  40895a:	460f      	mov	r7, r1
  40895c:	f002 fb4e 	bl	40affc <__aeabi_dcmpeq>
  408960:	2800      	cmp	r0, #0
  408962:	f040 83c1 	bne.w	4090e8 <_dtoa_r+0xa60>
  408966:	4642      	mov	r2, r8
  408968:	464b      	mov	r3, r9
  40896a:	4630      	mov	r0, r6
  40896c:	4639      	mov	r1, r7
  40896e:	f7fd f8a7 	bl	405ac0 <__aeabi_ddiv>
  408972:	f002 fb8b 	bl	40b08c <__aeabi_d2iz>
  408976:	4604      	mov	r4, r0
  408978:	f7fc ff12 	bl	4057a0 <__aeabi_i2d>
  40897c:	4642      	mov	r2, r8
  40897e:	464b      	mov	r3, r9
  408980:	f7fc ff74 	bl	40586c <__aeabi_dmul>
  408984:	4602      	mov	r2, r0
  408986:	460b      	mov	r3, r1
  408988:	4630      	mov	r0, r6
  40898a:	4639      	mov	r1, r7
  40898c:	f7fc fdba 	bl	405504 <__aeabi_dsub>
  408990:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  408994:	9e04      	ldr	r6, [sp, #16]
  408996:	f805 eb01 	strb.w	lr, [r5], #1
  40899a:	eba5 0e06 	sub.w	lr, r5, r6
  40899e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  4089a0:	45b6      	cmp	lr, r6
  4089a2:	e9cd 0106 	strd	r0, r1, [sp, #24]
  4089a6:	4652      	mov	r2, sl
  4089a8:	465b      	mov	r3, fp
  4089aa:	d1d1      	bne.n	408950 <_dtoa_r+0x2c8>
  4089ac:	46a0      	mov	r8, r4
  4089ae:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  4089b2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4089b4:	4606      	mov	r6, r0
  4089b6:	460f      	mov	r7, r1
  4089b8:	4632      	mov	r2, r6
  4089ba:	463b      	mov	r3, r7
  4089bc:	4630      	mov	r0, r6
  4089be:	4639      	mov	r1, r7
  4089c0:	f7fc fda2 	bl	405508 <__adddf3>
  4089c4:	4606      	mov	r6, r0
  4089c6:	460f      	mov	r7, r1
  4089c8:	4602      	mov	r2, r0
  4089ca:	460b      	mov	r3, r1
  4089cc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4089d0:	f002 fb1e 	bl	40b010 <__aeabi_dcmplt>
  4089d4:	b948      	cbnz	r0, 4089ea <_dtoa_r+0x362>
  4089d6:	4632      	mov	r2, r6
  4089d8:	463b      	mov	r3, r7
  4089da:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4089de:	f002 fb0d 	bl	40affc <__aeabi_dcmpeq>
  4089e2:	b1a8      	cbz	r0, 408a10 <_dtoa_r+0x388>
  4089e4:	f018 0f01 	tst.w	r8, #1
  4089e8:	d012      	beq.n	408a10 <_dtoa_r+0x388>
  4089ea:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4089ee:	9a04      	ldr	r2, [sp, #16]
  4089f0:	1e6b      	subs	r3, r5, #1
  4089f2:	e004      	b.n	4089fe <_dtoa_r+0x376>
  4089f4:	429a      	cmp	r2, r3
  4089f6:	f000 8401 	beq.w	4091fc <_dtoa_r+0xb74>
  4089fa:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  4089fe:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  408a02:	f103 0501 	add.w	r5, r3, #1
  408a06:	d0f5      	beq.n	4089f4 <_dtoa_r+0x36c>
  408a08:	f108 0801 	add.w	r8, r8, #1
  408a0c:	f883 8000 	strb.w	r8, [r3]
  408a10:	4649      	mov	r1, r9
  408a12:	4620      	mov	r0, r4
  408a14:	f001 faee 	bl	409ff4 <_Bfree>
  408a18:	2200      	movs	r2, #0
  408a1a:	9b02      	ldr	r3, [sp, #8]
  408a1c:	702a      	strb	r2, [r5, #0]
  408a1e:	9a26      	ldr	r2, [sp, #152]	; 0x98
  408a20:	3301      	adds	r3, #1
  408a22:	6013      	str	r3, [r2, #0]
  408a24:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  408a26:	2b00      	cmp	r3, #0
  408a28:	f000 839e 	beq.w	409168 <_dtoa_r+0xae0>
  408a2c:	9804      	ldr	r0, [sp, #16]
  408a2e:	601d      	str	r5, [r3, #0]
  408a30:	b01b      	add	sp, #108	; 0x6c
  408a32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408a36:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  408a38:	2a00      	cmp	r2, #0
  408a3a:	d03e      	beq.n	408aba <_dtoa_r+0x432>
  408a3c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  408a3e:	2a01      	cmp	r2, #1
  408a40:	f340 8311 	ble.w	409066 <_dtoa_r+0x9de>
  408a44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  408a46:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  408a48:	1e5f      	subs	r7, r3, #1
  408a4a:	42ba      	cmp	r2, r7
  408a4c:	f2c0 838f 	blt.w	40916e <_dtoa_r+0xae6>
  408a50:	1bd7      	subs	r7, r2, r7
  408a52:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  408a54:	2b00      	cmp	r3, #0
  408a56:	f2c0 848b 	blt.w	409370 <_dtoa_r+0xce8>
  408a5a:	9d08      	ldr	r5, [sp, #32]
  408a5c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  408a5e:	9a08      	ldr	r2, [sp, #32]
  408a60:	441a      	add	r2, r3
  408a62:	9208      	str	r2, [sp, #32]
  408a64:	9a06      	ldr	r2, [sp, #24]
  408a66:	2101      	movs	r1, #1
  408a68:	441a      	add	r2, r3
  408a6a:	4620      	mov	r0, r4
  408a6c:	9206      	str	r2, [sp, #24]
  408a6e:	f001 fb5b 	bl	40a128 <__i2b>
  408a72:	4606      	mov	r6, r0
  408a74:	e024      	b.n	408ac0 <_dtoa_r+0x438>
  408a76:	2301      	movs	r3, #1
  408a78:	930e      	str	r3, [sp, #56]	; 0x38
  408a7a:	e6af      	b.n	4087dc <_dtoa_r+0x154>
  408a7c:	9a08      	ldr	r2, [sp, #32]
  408a7e:	9b02      	ldr	r3, [sp, #8]
  408a80:	1ad2      	subs	r2, r2, r3
  408a82:	425b      	negs	r3, r3
  408a84:	930c      	str	r3, [sp, #48]	; 0x30
  408a86:	2300      	movs	r3, #0
  408a88:	9208      	str	r2, [sp, #32]
  408a8a:	930d      	str	r3, [sp, #52]	; 0x34
  408a8c:	e6b8      	b.n	408800 <_dtoa_r+0x178>
  408a8e:	f1c7 0301 	rsb	r3, r7, #1
  408a92:	9308      	str	r3, [sp, #32]
  408a94:	2300      	movs	r3, #0
  408a96:	9306      	str	r3, [sp, #24]
  408a98:	e6a7      	b.n	4087ea <_dtoa_r+0x162>
  408a9a:	9d02      	ldr	r5, [sp, #8]
  408a9c:	4628      	mov	r0, r5
  408a9e:	f7fc fe7f 	bl	4057a0 <__aeabi_i2d>
  408aa2:	4602      	mov	r2, r0
  408aa4:	460b      	mov	r3, r1
  408aa6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  408aaa:	f002 faa7 	bl	40affc <__aeabi_dcmpeq>
  408aae:	2800      	cmp	r0, #0
  408ab0:	f47f ae80 	bne.w	4087b4 <_dtoa_r+0x12c>
  408ab4:	1e6b      	subs	r3, r5, #1
  408ab6:	9302      	str	r3, [sp, #8]
  408ab8:	e67c      	b.n	4087b4 <_dtoa_r+0x12c>
  408aba:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  408abc:	9d08      	ldr	r5, [sp, #32]
  408abe:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  408ac0:	2d00      	cmp	r5, #0
  408ac2:	dd0c      	ble.n	408ade <_dtoa_r+0x456>
  408ac4:	9906      	ldr	r1, [sp, #24]
  408ac6:	2900      	cmp	r1, #0
  408ac8:	460b      	mov	r3, r1
  408aca:	dd08      	ble.n	408ade <_dtoa_r+0x456>
  408acc:	42a9      	cmp	r1, r5
  408ace:	9a08      	ldr	r2, [sp, #32]
  408ad0:	bfa8      	it	ge
  408ad2:	462b      	movge	r3, r5
  408ad4:	1ad2      	subs	r2, r2, r3
  408ad6:	1aed      	subs	r5, r5, r3
  408ad8:	1acb      	subs	r3, r1, r3
  408ada:	9208      	str	r2, [sp, #32]
  408adc:	9306      	str	r3, [sp, #24]
  408ade:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  408ae0:	b1d3      	cbz	r3, 408b18 <_dtoa_r+0x490>
  408ae2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  408ae4:	2b00      	cmp	r3, #0
  408ae6:	f000 82b7 	beq.w	409058 <_dtoa_r+0x9d0>
  408aea:	2f00      	cmp	r7, #0
  408aec:	dd10      	ble.n	408b10 <_dtoa_r+0x488>
  408aee:	4631      	mov	r1, r6
  408af0:	463a      	mov	r2, r7
  408af2:	4620      	mov	r0, r4
  408af4:	f001 fbb4 	bl	40a260 <__pow5mult>
  408af8:	464a      	mov	r2, r9
  408afa:	4601      	mov	r1, r0
  408afc:	4606      	mov	r6, r0
  408afe:	4620      	mov	r0, r4
  408b00:	f001 fb1c 	bl	40a13c <__multiply>
  408b04:	4649      	mov	r1, r9
  408b06:	4680      	mov	r8, r0
  408b08:	4620      	mov	r0, r4
  408b0a:	f001 fa73 	bl	409ff4 <_Bfree>
  408b0e:	46c1      	mov	r9, r8
  408b10:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  408b12:	1bda      	subs	r2, r3, r7
  408b14:	f040 82a1 	bne.w	40905a <_dtoa_r+0x9d2>
  408b18:	2101      	movs	r1, #1
  408b1a:	4620      	mov	r0, r4
  408b1c:	f001 fb04 	bl	40a128 <__i2b>
  408b20:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  408b22:	2b00      	cmp	r3, #0
  408b24:	4680      	mov	r8, r0
  408b26:	dd1c      	ble.n	408b62 <_dtoa_r+0x4da>
  408b28:	4601      	mov	r1, r0
  408b2a:	461a      	mov	r2, r3
  408b2c:	4620      	mov	r0, r4
  408b2e:	f001 fb97 	bl	40a260 <__pow5mult>
  408b32:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408b34:	2b01      	cmp	r3, #1
  408b36:	4680      	mov	r8, r0
  408b38:	f340 8254 	ble.w	408fe4 <_dtoa_r+0x95c>
  408b3c:	2300      	movs	r3, #0
  408b3e:	930c      	str	r3, [sp, #48]	; 0x30
  408b40:	f8d8 3010 	ldr.w	r3, [r8, #16]
  408b44:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  408b48:	6918      	ldr	r0, [r3, #16]
  408b4a:	f001 fa9d 	bl	40a088 <__hi0bits>
  408b4e:	f1c0 0020 	rsb	r0, r0, #32
  408b52:	e010      	b.n	408b76 <_dtoa_r+0x4ee>
  408b54:	f1c3 0520 	rsb	r5, r3, #32
  408b58:	fa0a f005 	lsl.w	r0, sl, r5
  408b5c:	e674      	b.n	408848 <_dtoa_r+0x1c0>
  408b5e:	900e      	str	r0, [sp, #56]	; 0x38
  408b60:	e63c      	b.n	4087dc <_dtoa_r+0x154>
  408b62:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408b64:	2b01      	cmp	r3, #1
  408b66:	f340 8287 	ble.w	409078 <_dtoa_r+0x9f0>
  408b6a:	2300      	movs	r3, #0
  408b6c:	930c      	str	r3, [sp, #48]	; 0x30
  408b6e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  408b70:	2001      	movs	r0, #1
  408b72:	2b00      	cmp	r3, #0
  408b74:	d1e4      	bne.n	408b40 <_dtoa_r+0x4b8>
  408b76:	9a06      	ldr	r2, [sp, #24]
  408b78:	4410      	add	r0, r2
  408b7a:	f010 001f 	ands.w	r0, r0, #31
  408b7e:	f000 80a1 	beq.w	408cc4 <_dtoa_r+0x63c>
  408b82:	f1c0 0320 	rsb	r3, r0, #32
  408b86:	2b04      	cmp	r3, #4
  408b88:	f340 849e 	ble.w	4094c8 <_dtoa_r+0xe40>
  408b8c:	9b08      	ldr	r3, [sp, #32]
  408b8e:	f1c0 001c 	rsb	r0, r0, #28
  408b92:	4403      	add	r3, r0
  408b94:	9308      	str	r3, [sp, #32]
  408b96:	4613      	mov	r3, r2
  408b98:	4403      	add	r3, r0
  408b9a:	4405      	add	r5, r0
  408b9c:	9306      	str	r3, [sp, #24]
  408b9e:	9b08      	ldr	r3, [sp, #32]
  408ba0:	2b00      	cmp	r3, #0
  408ba2:	dd05      	ble.n	408bb0 <_dtoa_r+0x528>
  408ba4:	4649      	mov	r1, r9
  408ba6:	461a      	mov	r2, r3
  408ba8:	4620      	mov	r0, r4
  408baa:	f001 fba9 	bl	40a300 <__lshift>
  408bae:	4681      	mov	r9, r0
  408bb0:	9b06      	ldr	r3, [sp, #24]
  408bb2:	2b00      	cmp	r3, #0
  408bb4:	dd05      	ble.n	408bc2 <_dtoa_r+0x53a>
  408bb6:	4641      	mov	r1, r8
  408bb8:	461a      	mov	r2, r3
  408bba:	4620      	mov	r0, r4
  408bbc:	f001 fba0 	bl	40a300 <__lshift>
  408bc0:	4680      	mov	r8, r0
  408bc2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  408bc4:	2b00      	cmp	r3, #0
  408bc6:	f040 8086 	bne.w	408cd6 <_dtoa_r+0x64e>
  408bca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  408bcc:	2b00      	cmp	r3, #0
  408bce:	f340 8266 	ble.w	40909e <_dtoa_r+0xa16>
  408bd2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  408bd4:	2b00      	cmp	r3, #0
  408bd6:	f000 8098 	beq.w	408d0a <_dtoa_r+0x682>
  408bda:	2d00      	cmp	r5, #0
  408bdc:	dd05      	ble.n	408bea <_dtoa_r+0x562>
  408bde:	4631      	mov	r1, r6
  408be0:	462a      	mov	r2, r5
  408be2:	4620      	mov	r0, r4
  408be4:	f001 fb8c 	bl	40a300 <__lshift>
  408be8:	4606      	mov	r6, r0
  408bea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  408bec:	2b00      	cmp	r3, #0
  408bee:	f040 8337 	bne.w	409260 <_dtoa_r+0xbd8>
  408bf2:	9606      	str	r6, [sp, #24]
  408bf4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  408bf6:	9a04      	ldr	r2, [sp, #16]
  408bf8:	f8dd b018 	ldr.w	fp, [sp, #24]
  408bfc:	3b01      	subs	r3, #1
  408bfe:	18d3      	adds	r3, r2, r3
  408c00:	930b      	str	r3, [sp, #44]	; 0x2c
  408c02:	f00a 0301 	and.w	r3, sl, #1
  408c06:	930c      	str	r3, [sp, #48]	; 0x30
  408c08:	4617      	mov	r7, r2
  408c0a:	46c2      	mov	sl, r8
  408c0c:	4651      	mov	r1, sl
  408c0e:	4648      	mov	r0, r9
  408c10:	f7ff fca6 	bl	408560 <quorem>
  408c14:	4631      	mov	r1, r6
  408c16:	4605      	mov	r5, r0
  408c18:	4648      	mov	r0, r9
  408c1a:	f001 fbc3 	bl	40a3a4 <__mcmp>
  408c1e:	465a      	mov	r2, fp
  408c20:	900a      	str	r0, [sp, #40]	; 0x28
  408c22:	4651      	mov	r1, sl
  408c24:	4620      	mov	r0, r4
  408c26:	f001 fbd9 	bl	40a3dc <__mdiff>
  408c2a:	68c2      	ldr	r2, [r0, #12]
  408c2c:	4680      	mov	r8, r0
  408c2e:	f105 0330 	add.w	r3, r5, #48	; 0x30
  408c32:	2a00      	cmp	r2, #0
  408c34:	f040 822b 	bne.w	40908e <_dtoa_r+0xa06>
  408c38:	4601      	mov	r1, r0
  408c3a:	4648      	mov	r0, r9
  408c3c:	9308      	str	r3, [sp, #32]
  408c3e:	f001 fbb1 	bl	40a3a4 <__mcmp>
  408c42:	4641      	mov	r1, r8
  408c44:	9006      	str	r0, [sp, #24]
  408c46:	4620      	mov	r0, r4
  408c48:	f001 f9d4 	bl	409ff4 <_Bfree>
  408c4c:	9a06      	ldr	r2, [sp, #24]
  408c4e:	9b08      	ldr	r3, [sp, #32]
  408c50:	b932      	cbnz	r2, 408c60 <_dtoa_r+0x5d8>
  408c52:	9924      	ldr	r1, [sp, #144]	; 0x90
  408c54:	b921      	cbnz	r1, 408c60 <_dtoa_r+0x5d8>
  408c56:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  408c58:	2a00      	cmp	r2, #0
  408c5a:	f000 83ef 	beq.w	40943c <_dtoa_r+0xdb4>
  408c5e:	9a24      	ldr	r2, [sp, #144]	; 0x90
  408c60:	990a      	ldr	r1, [sp, #40]	; 0x28
  408c62:	2900      	cmp	r1, #0
  408c64:	f2c0 829f 	blt.w	4091a6 <_dtoa_r+0xb1e>
  408c68:	d105      	bne.n	408c76 <_dtoa_r+0x5ee>
  408c6a:	9924      	ldr	r1, [sp, #144]	; 0x90
  408c6c:	b919      	cbnz	r1, 408c76 <_dtoa_r+0x5ee>
  408c6e:	990c      	ldr	r1, [sp, #48]	; 0x30
  408c70:	2900      	cmp	r1, #0
  408c72:	f000 8298 	beq.w	4091a6 <_dtoa_r+0xb1e>
  408c76:	2a00      	cmp	r2, #0
  408c78:	f300 8306 	bgt.w	409288 <_dtoa_r+0xc00>
  408c7c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  408c7e:	703b      	strb	r3, [r7, #0]
  408c80:	f107 0801 	add.w	r8, r7, #1
  408c84:	4297      	cmp	r7, r2
  408c86:	4645      	mov	r5, r8
  408c88:	f000 830c 	beq.w	4092a4 <_dtoa_r+0xc1c>
  408c8c:	4649      	mov	r1, r9
  408c8e:	2300      	movs	r3, #0
  408c90:	220a      	movs	r2, #10
  408c92:	4620      	mov	r0, r4
  408c94:	f001 f9b8 	bl	40a008 <__multadd>
  408c98:	455e      	cmp	r6, fp
  408c9a:	4681      	mov	r9, r0
  408c9c:	4631      	mov	r1, r6
  408c9e:	f04f 0300 	mov.w	r3, #0
  408ca2:	f04f 020a 	mov.w	r2, #10
  408ca6:	4620      	mov	r0, r4
  408ca8:	f000 81eb 	beq.w	409082 <_dtoa_r+0x9fa>
  408cac:	f001 f9ac 	bl	40a008 <__multadd>
  408cb0:	4659      	mov	r1, fp
  408cb2:	4606      	mov	r6, r0
  408cb4:	2300      	movs	r3, #0
  408cb6:	220a      	movs	r2, #10
  408cb8:	4620      	mov	r0, r4
  408cba:	f001 f9a5 	bl	40a008 <__multadd>
  408cbe:	4647      	mov	r7, r8
  408cc0:	4683      	mov	fp, r0
  408cc2:	e7a3      	b.n	408c0c <_dtoa_r+0x584>
  408cc4:	201c      	movs	r0, #28
  408cc6:	9b08      	ldr	r3, [sp, #32]
  408cc8:	4403      	add	r3, r0
  408cca:	9308      	str	r3, [sp, #32]
  408ccc:	9b06      	ldr	r3, [sp, #24]
  408cce:	4403      	add	r3, r0
  408cd0:	4405      	add	r5, r0
  408cd2:	9306      	str	r3, [sp, #24]
  408cd4:	e763      	b.n	408b9e <_dtoa_r+0x516>
  408cd6:	4641      	mov	r1, r8
  408cd8:	4648      	mov	r0, r9
  408cda:	f001 fb63 	bl	40a3a4 <__mcmp>
  408cde:	2800      	cmp	r0, #0
  408ce0:	f6bf af73 	bge.w	408bca <_dtoa_r+0x542>
  408ce4:	9f02      	ldr	r7, [sp, #8]
  408ce6:	4649      	mov	r1, r9
  408ce8:	2300      	movs	r3, #0
  408cea:	220a      	movs	r2, #10
  408cec:	4620      	mov	r0, r4
  408cee:	3f01      	subs	r7, #1
  408cf0:	9702      	str	r7, [sp, #8]
  408cf2:	f001 f989 	bl	40a008 <__multadd>
  408cf6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  408cf8:	4681      	mov	r9, r0
  408cfa:	2b00      	cmp	r3, #0
  408cfc:	f040 83b6 	bne.w	40946c <_dtoa_r+0xde4>
  408d00:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  408d02:	2b00      	cmp	r3, #0
  408d04:	f340 83bf 	ble.w	409486 <_dtoa_r+0xdfe>
  408d08:	930a      	str	r3, [sp, #40]	; 0x28
  408d0a:	f8dd b010 	ldr.w	fp, [sp, #16]
  408d0e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  408d10:	465d      	mov	r5, fp
  408d12:	e002      	b.n	408d1a <_dtoa_r+0x692>
  408d14:	f001 f978 	bl	40a008 <__multadd>
  408d18:	4681      	mov	r9, r0
  408d1a:	4641      	mov	r1, r8
  408d1c:	4648      	mov	r0, r9
  408d1e:	f7ff fc1f 	bl	408560 <quorem>
  408d22:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  408d26:	f805 ab01 	strb.w	sl, [r5], #1
  408d2a:	eba5 030b 	sub.w	r3, r5, fp
  408d2e:	42bb      	cmp	r3, r7
  408d30:	f04f 020a 	mov.w	r2, #10
  408d34:	f04f 0300 	mov.w	r3, #0
  408d38:	4649      	mov	r1, r9
  408d3a:	4620      	mov	r0, r4
  408d3c:	dbea      	blt.n	408d14 <_dtoa_r+0x68c>
  408d3e:	9b04      	ldr	r3, [sp, #16]
  408d40:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  408d42:	2a01      	cmp	r2, #1
  408d44:	bfac      	ite	ge
  408d46:	189b      	addge	r3, r3, r2
  408d48:	3301      	addlt	r3, #1
  408d4a:	461d      	mov	r5, r3
  408d4c:	f04f 0b00 	mov.w	fp, #0
  408d50:	4649      	mov	r1, r9
  408d52:	2201      	movs	r2, #1
  408d54:	4620      	mov	r0, r4
  408d56:	f001 fad3 	bl	40a300 <__lshift>
  408d5a:	4641      	mov	r1, r8
  408d5c:	4681      	mov	r9, r0
  408d5e:	f001 fb21 	bl	40a3a4 <__mcmp>
  408d62:	2800      	cmp	r0, #0
  408d64:	f340 823d 	ble.w	4091e2 <_dtoa_r+0xb5a>
  408d68:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  408d6c:	9904      	ldr	r1, [sp, #16]
  408d6e:	1e6b      	subs	r3, r5, #1
  408d70:	e004      	b.n	408d7c <_dtoa_r+0x6f4>
  408d72:	428b      	cmp	r3, r1
  408d74:	f000 81ae 	beq.w	4090d4 <_dtoa_r+0xa4c>
  408d78:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  408d7c:	2a39      	cmp	r2, #57	; 0x39
  408d7e:	f103 0501 	add.w	r5, r3, #1
  408d82:	d0f6      	beq.n	408d72 <_dtoa_r+0x6ea>
  408d84:	3201      	adds	r2, #1
  408d86:	701a      	strb	r2, [r3, #0]
  408d88:	4641      	mov	r1, r8
  408d8a:	4620      	mov	r0, r4
  408d8c:	f001 f932 	bl	409ff4 <_Bfree>
  408d90:	2e00      	cmp	r6, #0
  408d92:	f43f ae3d 	beq.w	408a10 <_dtoa_r+0x388>
  408d96:	f1bb 0f00 	cmp.w	fp, #0
  408d9a:	d005      	beq.n	408da8 <_dtoa_r+0x720>
  408d9c:	45b3      	cmp	fp, r6
  408d9e:	d003      	beq.n	408da8 <_dtoa_r+0x720>
  408da0:	4659      	mov	r1, fp
  408da2:	4620      	mov	r0, r4
  408da4:	f001 f926 	bl	409ff4 <_Bfree>
  408da8:	4631      	mov	r1, r6
  408daa:	4620      	mov	r0, r4
  408dac:	f001 f922 	bl	409ff4 <_Bfree>
  408db0:	e62e      	b.n	408a10 <_dtoa_r+0x388>
  408db2:	2300      	movs	r3, #0
  408db4:	930b      	str	r3, [sp, #44]	; 0x2c
  408db6:	9b02      	ldr	r3, [sp, #8]
  408db8:	9a25      	ldr	r2, [sp, #148]	; 0x94
  408dba:	4413      	add	r3, r2
  408dbc:	930f      	str	r3, [sp, #60]	; 0x3c
  408dbe:	3301      	adds	r3, #1
  408dc0:	2b01      	cmp	r3, #1
  408dc2:	461f      	mov	r7, r3
  408dc4:	461e      	mov	r6, r3
  408dc6:	930a      	str	r3, [sp, #40]	; 0x28
  408dc8:	bfb8      	it	lt
  408dca:	2701      	movlt	r7, #1
  408dcc:	2100      	movs	r1, #0
  408dce:	2f17      	cmp	r7, #23
  408dd0:	6461      	str	r1, [r4, #68]	; 0x44
  408dd2:	d90a      	bls.n	408dea <_dtoa_r+0x762>
  408dd4:	2201      	movs	r2, #1
  408dd6:	2304      	movs	r3, #4
  408dd8:	005b      	lsls	r3, r3, #1
  408dda:	f103 0014 	add.w	r0, r3, #20
  408dde:	4287      	cmp	r7, r0
  408de0:	4611      	mov	r1, r2
  408de2:	f102 0201 	add.w	r2, r2, #1
  408de6:	d2f7      	bcs.n	408dd8 <_dtoa_r+0x750>
  408de8:	6461      	str	r1, [r4, #68]	; 0x44
  408dea:	4620      	mov	r0, r4
  408dec:	f001 f8dc 	bl	409fa8 <_Balloc>
  408df0:	2e0e      	cmp	r6, #14
  408df2:	9004      	str	r0, [sp, #16]
  408df4:	6420      	str	r0, [r4, #64]	; 0x40
  408df6:	f63f ad41 	bhi.w	40887c <_dtoa_r+0x1f4>
  408dfa:	2d00      	cmp	r5, #0
  408dfc:	f43f ad3e 	beq.w	40887c <_dtoa_r+0x1f4>
  408e00:	9902      	ldr	r1, [sp, #8]
  408e02:	2900      	cmp	r1, #0
  408e04:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  408e08:	f340 8202 	ble.w	409210 <_dtoa_r+0xb88>
  408e0c:	4bb8      	ldr	r3, [pc, #736]	; (4090f0 <_dtoa_r+0xa68>)
  408e0e:	f001 020f 	and.w	r2, r1, #15
  408e12:	110d      	asrs	r5, r1, #4
  408e14:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  408e18:	06e9      	lsls	r1, r5, #27
  408e1a:	e9d3 6700 	ldrd	r6, r7, [r3]
  408e1e:	f140 81ae 	bpl.w	40917e <_dtoa_r+0xaf6>
  408e22:	4bb4      	ldr	r3, [pc, #720]	; (4090f4 <_dtoa_r+0xa6c>)
  408e24:	4650      	mov	r0, sl
  408e26:	4659      	mov	r1, fp
  408e28:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  408e2c:	f7fc fe48 	bl	405ac0 <__aeabi_ddiv>
  408e30:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  408e34:	f005 050f 	and.w	r5, r5, #15
  408e38:	f04f 0a03 	mov.w	sl, #3
  408e3c:	b18d      	cbz	r5, 408e62 <_dtoa_r+0x7da>
  408e3e:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 4090f4 <_dtoa_r+0xa6c>
  408e42:	07ea      	lsls	r2, r5, #31
  408e44:	d509      	bpl.n	408e5a <_dtoa_r+0x7d2>
  408e46:	4630      	mov	r0, r6
  408e48:	4639      	mov	r1, r7
  408e4a:	e9d8 2300 	ldrd	r2, r3, [r8]
  408e4e:	f7fc fd0d 	bl	40586c <__aeabi_dmul>
  408e52:	f10a 0a01 	add.w	sl, sl, #1
  408e56:	4606      	mov	r6, r0
  408e58:	460f      	mov	r7, r1
  408e5a:	106d      	asrs	r5, r5, #1
  408e5c:	f108 0808 	add.w	r8, r8, #8
  408e60:	d1ef      	bne.n	408e42 <_dtoa_r+0x7ba>
  408e62:	463b      	mov	r3, r7
  408e64:	4632      	mov	r2, r6
  408e66:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  408e6a:	f7fc fe29 	bl	405ac0 <__aeabi_ddiv>
  408e6e:	4607      	mov	r7, r0
  408e70:	4688      	mov	r8, r1
  408e72:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  408e74:	b143      	cbz	r3, 408e88 <_dtoa_r+0x800>
  408e76:	2200      	movs	r2, #0
  408e78:	4b9f      	ldr	r3, [pc, #636]	; (4090f8 <_dtoa_r+0xa70>)
  408e7a:	4638      	mov	r0, r7
  408e7c:	4641      	mov	r1, r8
  408e7e:	f002 f8c7 	bl	40b010 <__aeabi_dcmplt>
  408e82:	2800      	cmp	r0, #0
  408e84:	f040 8286 	bne.w	409394 <_dtoa_r+0xd0c>
  408e88:	4650      	mov	r0, sl
  408e8a:	f7fc fc89 	bl	4057a0 <__aeabi_i2d>
  408e8e:	463a      	mov	r2, r7
  408e90:	4643      	mov	r3, r8
  408e92:	f7fc fceb 	bl	40586c <__aeabi_dmul>
  408e96:	4b99      	ldr	r3, [pc, #612]	; (4090fc <_dtoa_r+0xa74>)
  408e98:	2200      	movs	r2, #0
  408e9a:	f7fc fb35 	bl	405508 <__adddf3>
  408e9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  408ea0:	4605      	mov	r5, r0
  408ea2:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  408ea6:	2b00      	cmp	r3, #0
  408ea8:	f000 813e 	beq.w	409128 <_dtoa_r+0xaa0>
  408eac:	9b02      	ldr	r3, [sp, #8]
  408eae:	9315      	str	r3, [sp, #84]	; 0x54
  408eb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  408eb2:	9312      	str	r3, [sp, #72]	; 0x48
  408eb4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  408eb6:	2b00      	cmp	r3, #0
  408eb8:	f000 81fa 	beq.w	4092b0 <_dtoa_r+0xc28>
  408ebc:	9a12      	ldr	r2, [sp, #72]	; 0x48
  408ebe:	4b8c      	ldr	r3, [pc, #560]	; (4090f0 <_dtoa_r+0xa68>)
  408ec0:	498f      	ldr	r1, [pc, #572]	; (409100 <_dtoa_r+0xa78>)
  408ec2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  408ec6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  408eca:	2000      	movs	r0, #0
  408ecc:	f7fc fdf8 	bl	405ac0 <__aeabi_ddiv>
  408ed0:	462a      	mov	r2, r5
  408ed2:	4633      	mov	r3, r6
  408ed4:	f7fc fb16 	bl	405504 <__aeabi_dsub>
  408ed8:	4682      	mov	sl, r0
  408eda:	468b      	mov	fp, r1
  408edc:	4638      	mov	r0, r7
  408ede:	4641      	mov	r1, r8
  408ee0:	f002 f8d4 	bl	40b08c <__aeabi_d2iz>
  408ee4:	4605      	mov	r5, r0
  408ee6:	f7fc fc5b 	bl	4057a0 <__aeabi_i2d>
  408eea:	4602      	mov	r2, r0
  408eec:	460b      	mov	r3, r1
  408eee:	4638      	mov	r0, r7
  408ef0:	4641      	mov	r1, r8
  408ef2:	f7fc fb07 	bl	405504 <__aeabi_dsub>
  408ef6:	3530      	adds	r5, #48	; 0x30
  408ef8:	fa5f f885 	uxtb.w	r8, r5
  408efc:	9d04      	ldr	r5, [sp, #16]
  408efe:	4606      	mov	r6, r0
  408f00:	460f      	mov	r7, r1
  408f02:	f885 8000 	strb.w	r8, [r5]
  408f06:	4602      	mov	r2, r0
  408f08:	460b      	mov	r3, r1
  408f0a:	4650      	mov	r0, sl
  408f0c:	4659      	mov	r1, fp
  408f0e:	3501      	adds	r5, #1
  408f10:	f002 f89c 	bl	40b04c <__aeabi_dcmpgt>
  408f14:	2800      	cmp	r0, #0
  408f16:	d154      	bne.n	408fc2 <_dtoa_r+0x93a>
  408f18:	4632      	mov	r2, r6
  408f1a:	463b      	mov	r3, r7
  408f1c:	2000      	movs	r0, #0
  408f1e:	4976      	ldr	r1, [pc, #472]	; (4090f8 <_dtoa_r+0xa70>)
  408f20:	f7fc faf0 	bl	405504 <__aeabi_dsub>
  408f24:	4602      	mov	r2, r0
  408f26:	460b      	mov	r3, r1
  408f28:	4650      	mov	r0, sl
  408f2a:	4659      	mov	r1, fp
  408f2c:	f002 f88e 	bl	40b04c <__aeabi_dcmpgt>
  408f30:	2800      	cmp	r0, #0
  408f32:	f040 8270 	bne.w	409416 <_dtoa_r+0xd8e>
  408f36:	9a12      	ldr	r2, [sp, #72]	; 0x48
  408f38:	2a01      	cmp	r2, #1
  408f3a:	f000 8111 	beq.w	409160 <_dtoa_r+0xad8>
  408f3e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  408f40:	9a04      	ldr	r2, [sp, #16]
  408f42:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  408f46:	4413      	add	r3, r2
  408f48:	4699      	mov	r9, r3
  408f4a:	e00d      	b.n	408f68 <_dtoa_r+0x8e0>
  408f4c:	2000      	movs	r0, #0
  408f4e:	496a      	ldr	r1, [pc, #424]	; (4090f8 <_dtoa_r+0xa70>)
  408f50:	f7fc fad8 	bl	405504 <__aeabi_dsub>
  408f54:	4652      	mov	r2, sl
  408f56:	465b      	mov	r3, fp
  408f58:	f002 f85a 	bl	40b010 <__aeabi_dcmplt>
  408f5c:	2800      	cmp	r0, #0
  408f5e:	f040 8258 	bne.w	409412 <_dtoa_r+0xd8a>
  408f62:	454d      	cmp	r5, r9
  408f64:	f000 80fa 	beq.w	40915c <_dtoa_r+0xad4>
  408f68:	4650      	mov	r0, sl
  408f6a:	4659      	mov	r1, fp
  408f6c:	2200      	movs	r2, #0
  408f6e:	4b65      	ldr	r3, [pc, #404]	; (409104 <_dtoa_r+0xa7c>)
  408f70:	f7fc fc7c 	bl	40586c <__aeabi_dmul>
  408f74:	2200      	movs	r2, #0
  408f76:	4b63      	ldr	r3, [pc, #396]	; (409104 <_dtoa_r+0xa7c>)
  408f78:	4682      	mov	sl, r0
  408f7a:	468b      	mov	fp, r1
  408f7c:	4630      	mov	r0, r6
  408f7e:	4639      	mov	r1, r7
  408f80:	f7fc fc74 	bl	40586c <__aeabi_dmul>
  408f84:	460f      	mov	r7, r1
  408f86:	4606      	mov	r6, r0
  408f88:	f002 f880 	bl	40b08c <__aeabi_d2iz>
  408f8c:	4680      	mov	r8, r0
  408f8e:	f7fc fc07 	bl	4057a0 <__aeabi_i2d>
  408f92:	4602      	mov	r2, r0
  408f94:	460b      	mov	r3, r1
  408f96:	4630      	mov	r0, r6
  408f98:	4639      	mov	r1, r7
  408f9a:	f7fc fab3 	bl	405504 <__aeabi_dsub>
  408f9e:	f108 0830 	add.w	r8, r8, #48	; 0x30
  408fa2:	fa5f f888 	uxtb.w	r8, r8
  408fa6:	4652      	mov	r2, sl
  408fa8:	465b      	mov	r3, fp
  408faa:	f805 8b01 	strb.w	r8, [r5], #1
  408fae:	4606      	mov	r6, r0
  408fb0:	460f      	mov	r7, r1
  408fb2:	f002 f82d 	bl	40b010 <__aeabi_dcmplt>
  408fb6:	4632      	mov	r2, r6
  408fb8:	463b      	mov	r3, r7
  408fba:	2800      	cmp	r0, #0
  408fbc:	d0c6      	beq.n	408f4c <_dtoa_r+0x8c4>
  408fbe:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  408fc2:	9b15      	ldr	r3, [sp, #84]	; 0x54
  408fc4:	9302      	str	r3, [sp, #8]
  408fc6:	e523      	b.n	408a10 <_dtoa_r+0x388>
  408fc8:	2300      	movs	r3, #0
  408fca:	930b      	str	r3, [sp, #44]	; 0x2c
  408fcc:	9b25      	ldr	r3, [sp, #148]	; 0x94
  408fce:	2b00      	cmp	r3, #0
  408fd0:	f340 80dc 	ble.w	40918c <_dtoa_r+0xb04>
  408fd4:	461f      	mov	r7, r3
  408fd6:	461e      	mov	r6, r3
  408fd8:	930f      	str	r3, [sp, #60]	; 0x3c
  408fda:	930a      	str	r3, [sp, #40]	; 0x28
  408fdc:	e6f6      	b.n	408dcc <_dtoa_r+0x744>
  408fde:	2301      	movs	r3, #1
  408fe0:	930b      	str	r3, [sp, #44]	; 0x2c
  408fe2:	e7f3      	b.n	408fcc <_dtoa_r+0x944>
  408fe4:	f1ba 0f00 	cmp.w	sl, #0
  408fe8:	f47f ada8 	bne.w	408b3c <_dtoa_r+0x4b4>
  408fec:	f3cb 0313 	ubfx	r3, fp, #0, #20
  408ff0:	2b00      	cmp	r3, #0
  408ff2:	f47f adba 	bne.w	408b6a <_dtoa_r+0x4e2>
  408ff6:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  408ffa:	0d3f      	lsrs	r7, r7, #20
  408ffc:	053f      	lsls	r7, r7, #20
  408ffe:	2f00      	cmp	r7, #0
  409000:	f000 820d 	beq.w	40941e <_dtoa_r+0xd96>
  409004:	9b08      	ldr	r3, [sp, #32]
  409006:	3301      	adds	r3, #1
  409008:	9308      	str	r3, [sp, #32]
  40900a:	9b06      	ldr	r3, [sp, #24]
  40900c:	3301      	adds	r3, #1
  40900e:	9306      	str	r3, [sp, #24]
  409010:	2301      	movs	r3, #1
  409012:	930c      	str	r3, [sp, #48]	; 0x30
  409014:	e5ab      	b.n	408b6e <_dtoa_r+0x4e6>
  409016:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  409018:	2b00      	cmp	r3, #0
  40901a:	f73f ac42 	bgt.w	4088a2 <_dtoa_r+0x21a>
  40901e:	f040 8221 	bne.w	409464 <_dtoa_r+0xddc>
  409022:	2200      	movs	r2, #0
  409024:	4b38      	ldr	r3, [pc, #224]	; (409108 <_dtoa_r+0xa80>)
  409026:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40902a:	f7fc fc1f 	bl	40586c <__aeabi_dmul>
  40902e:	4652      	mov	r2, sl
  409030:	465b      	mov	r3, fp
  409032:	f002 f801 	bl	40b038 <__aeabi_dcmpge>
  409036:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  40903a:	4646      	mov	r6, r8
  40903c:	2800      	cmp	r0, #0
  40903e:	d041      	beq.n	4090c4 <_dtoa_r+0xa3c>
  409040:	9b25      	ldr	r3, [sp, #148]	; 0x94
  409042:	9d04      	ldr	r5, [sp, #16]
  409044:	43db      	mvns	r3, r3
  409046:	9302      	str	r3, [sp, #8]
  409048:	4641      	mov	r1, r8
  40904a:	4620      	mov	r0, r4
  40904c:	f000 ffd2 	bl	409ff4 <_Bfree>
  409050:	2e00      	cmp	r6, #0
  409052:	f43f acdd 	beq.w	408a10 <_dtoa_r+0x388>
  409056:	e6a7      	b.n	408da8 <_dtoa_r+0x720>
  409058:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40905a:	4649      	mov	r1, r9
  40905c:	4620      	mov	r0, r4
  40905e:	f001 f8ff 	bl	40a260 <__pow5mult>
  409062:	4681      	mov	r9, r0
  409064:	e558      	b.n	408b18 <_dtoa_r+0x490>
  409066:	9a14      	ldr	r2, [sp, #80]	; 0x50
  409068:	2a00      	cmp	r2, #0
  40906a:	f000 8187 	beq.w	40937c <_dtoa_r+0xcf4>
  40906e:	f203 4333 	addw	r3, r3, #1075	; 0x433
  409072:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  409074:	9d08      	ldr	r5, [sp, #32]
  409076:	e4f2      	b.n	408a5e <_dtoa_r+0x3d6>
  409078:	f1ba 0f00 	cmp.w	sl, #0
  40907c:	f47f ad75 	bne.w	408b6a <_dtoa_r+0x4e2>
  409080:	e7b4      	b.n	408fec <_dtoa_r+0x964>
  409082:	f000 ffc1 	bl	40a008 <__multadd>
  409086:	4647      	mov	r7, r8
  409088:	4606      	mov	r6, r0
  40908a:	4683      	mov	fp, r0
  40908c:	e5be      	b.n	408c0c <_dtoa_r+0x584>
  40908e:	4601      	mov	r1, r0
  409090:	4620      	mov	r0, r4
  409092:	9306      	str	r3, [sp, #24]
  409094:	f000 ffae 	bl	409ff4 <_Bfree>
  409098:	2201      	movs	r2, #1
  40909a:	9b06      	ldr	r3, [sp, #24]
  40909c:	e5e0      	b.n	408c60 <_dtoa_r+0x5d8>
  40909e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4090a0:	2b02      	cmp	r3, #2
  4090a2:	f77f ad96 	ble.w	408bd2 <_dtoa_r+0x54a>
  4090a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4090a8:	2b00      	cmp	r3, #0
  4090aa:	d1c9      	bne.n	409040 <_dtoa_r+0x9b8>
  4090ac:	4641      	mov	r1, r8
  4090ae:	2205      	movs	r2, #5
  4090b0:	4620      	mov	r0, r4
  4090b2:	f000 ffa9 	bl	40a008 <__multadd>
  4090b6:	4601      	mov	r1, r0
  4090b8:	4680      	mov	r8, r0
  4090ba:	4648      	mov	r0, r9
  4090bc:	f001 f972 	bl	40a3a4 <__mcmp>
  4090c0:	2800      	cmp	r0, #0
  4090c2:	ddbd      	ble.n	409040 <_dtoa_r+0x9b8>
  4090c4:	9a02      	ldr	r2, [sp, #8]
  4090c6:	9904      	ldr	r1, [sp, #16]
  4090c8:	2331      	movs	r3, #49	; 0x31
  4090ca:	3201      	adds	r2, #1
  4090cc:	9202      	str	r2, [sp, #8]
  4090ce:	700b      	strb	r3, [r1, #0]
  4090d0:	1c4d      	adds	r5, r1, #1
  4090d2:	e7b9      	b.n	409048 <_dtoa_r+0x9c0>
  4090d4:	9a02      	ldr	r2, [sp, #8]
  4090d6:	3201      	adds	r2, #1
  4090d8:	9202      	str	r2, [sp, #8]
  4090da:	9a04      	ldr	r2, [sp, #16]
  4090dc:	2331      	movs	r3, #49	; 0x31
  4090de:	7013      	strb	r3, [r2, #0]
  4090e0:	e652      	b.n	408d88 <_dtoa_r+0x700>
  4090e2:	2301      	movs	r3, #1
  4090e4:	930b      	str	r3, [sp, #44]	; 0x2c
  4090e6:	e666      	b.n	408db6 <_dtoa_r+0x72e>
  4090e8:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  4090ec:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4090ee:	e48f      	b.n	408a10 <_dtoa_r+0x388>
  4090f0:	0040b9f8 	.word	0x0040b9f8
  4090f4:	0040b9d0 	.word	0x0040b9d0
  4090f8:	3ff00000 	.word	0x3ff00000
  4090fc:	401c0000 	.word	0x401c0000
  409100:	3fe00000 	.word	0x3fe00000
  409104:	40240000 	.word	0x40240000
  409108:	40140000 	.word	0x40140000
  40910c:	4650      	mov	r0, sl
  40910e:	f7fc fb47 	bl	4057a0 <__aeabi_i2d>
  409112:	463a      	mov	r2, r7
  409114:	4643      	mov	r3, r8
  409116:	f7fc fba9 	bl	40586c <__aeabi_dmul>
  40911a:	2200      	movs	r2, #0
  40911c:	4bc1      	ldr	r3, [pc, #772]	; (409424 <_dtoa_r+0xd9c>)
  40911e:	f7fc f9f3 	bl	405508 <__adddf3>
  409122:	4605      	mov	r5, r0
  409124:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  409128:	4641      	mov	r1, r8
  40912a:	2200      	movs	r2, #0
  40912c:	4bbe      	ldr	r3, [pc, #760]	; (409428 <_dtoa_r+0xda0>)
  40912e:	4638      	mov	r0, r7
  409130:	f7fc f9e8 	bl	405504 <__aeabi_dsub>
  409134:	462a      	mov	r2, r5
  409136:	4633      	mov	r3, r6
  409138:	4682      	mov	sl, r0
  40913a:	468b      	mov	fp, r1
  40913c:	f001 ff86 	bl	40b04c <__aeabi_dcmpgt>
  409140:	4680      	mov	r8, r0
  409142:	2800      	cmp	r0, #0
  409144:	f040 8110 	bne.w	409368 <_dtoa_r+0xce0>
  409148:	462a      	mov	r2, r5
  40914a:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  40914e:	4650      	mov	r0, sl
  409150:	4659      	mov	r1, fp
  409152:	f001 ff5d 	bl	40b010 <__aeabi_dcmplt>
  409156:	b118      	cbz	r0, 409160 <_dtoa_r+0xad8>
  409158:	4646      	mov	r6, r8
  40915a:	e771      	b.n	409040 <_dtoa_r+0x9b8>
  40915c:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  409160:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  409164:	f7ff bb8a 	b.w	40887c <_dtoa_r+0x1f4>
  409168:	9804      	ldr	r0, [sp, #16]
  40916a:	f7ff babb 	b.w	4086e4 <_dtoa_r+0x5c>
  40916e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  409170:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  409172:	970c      	str	r7, [sp, #48]	; 0x30
  409174:	1afb      	subs	r3, r7, r3
  409176:	441a      	add	r2, r3
  409178:	920d      	str	r2, [sp, #52]	; 0x34
  40917a:	2700      	movs	r7, #0
  40917c:	e469      	b.n	408a52 <_dtoa_r+0x3ca>
  40917e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  409182:	f04f 0a02 	mov.w	sl, #2
  409186:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  40918a:	e657      	b.n	408e3c <_dtoa_r+0x7b4>
  40918c:	2100      	movs	r1, #0
  40918e:	2301      	movs	r3, #1
  409190:	6461      	str	r1, [r4, #68]	; 0x44
  409192:	4620      	mov	r0, r4
  409194:	9325      	str	r3, [sp, #148]	; 0x94
  409196:	f000 ff07 	bl	409fa8 <_Balloc>
  40919a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40919c:	9004      	str	r0, [sp, #16]
  40919e:	6420      	str	r0, [r4, #64]	; 0x40
  4091a0:	930a      	str	r3, [sp, #40]	; 0x28
  4091a2:	930f      	str	r3, [sp, #60]	; 0x3c
  4091a4:	e629      	b.n	408dfa <_dtoa_r+0x772>
  4091a6:	2a00      	cmp	r2, #0
  4091a8:	46d0      	mov	r8, sl
  4091aa:	f8cd b018 	str.w	fp, [sp, #24]
  4091ae:	469a      	mov	sl, r3
  4091b0:	dd11      	ble.n	4091d6 <_dtoa_r+0xb4e>
  4091b2:	4649      	mov	r1, r9
  4091b4:	2201      	movs	r2, #1
  4091b6:	4620      	mov	r0, r4
  4091b8:	f001 f8a2 	bl	40a300 <__lshift>
  4091bc:	4641      	mov	r1, r8
  4091be:	4681      	mov	r9, r0
  4091c0:	f001 f8f0 	bl	40a3a4 <__mcmp>
  4091c4:	2800      	cmp	r0, #0
  4091c6:	f340 8146 	ble.w	409456 <_dtoa_r+0xdce>
  4091ca:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  4091ce:	f000 8106 	beq.w	4093de <_dtoa_r+0xd56>
  4091d2:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  4091d6:	46b3      	mov	fp, r6
  4091d8:	f887 a000 	strb.w	sl, [r7]
  4091dc:	1c7d      	adds	r5, r7, #1
  4091de:	9e06      	ldr	r6, [sp, #24]
  4091e0:	e5d2      	b.n	408d88 <_dtoa_r+0x700>
  4091e2:	d104      	bne.n	4091ee <_dtoa_r+0xb66>
  4091e4:	f01a 0f01 	tst.w	sl, #1
  4091e8:	d001      	beq.n	4091ee <_dtoa_r+0xb66>
  4091ea:	e5bd      	b.n	408d68 <_dtoa_r+0x6e0>
  4091ec:	4615      	mov	r5, r2
  4091ee:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4091f2:	2b30      	cmp	r3, #48	; 0x30
  4091f4:	f105 32ff 	add.w	r2, r5, #4294967295
  4091f8:	d0f8      	beq.n	4091ec <_dtoa_r+0xb64>
  4091fa:	e5c5      	b.n	408d88 <_dtoa_r+0x700>
  4091fc:	9904      	ldr	r1, [sp, #16]
  4091fe:	2230      	movs	r2, #48	; 0x30
  409200:	700a      	strb	r2, [r1, #0]
  409202:	9a02      	ldr	r2, [sp, #8]
  409204:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  409208:	3201      	adds	r2, #1
  40920a:	9202      	str	r2, [sp, #8]
  40920c:	f7ff bbfc 	b.w	408a08 <_dtoa_r+0x380>
  409210:	f000 80bb 	beq.w	40938a <_dtoa_r+0xd02>
  409214:	9b02      	ldr	r3, [sp, #8]
  409216:	425d      	negs	r5, r3
  409218:	4b84      	ldr	r3, [pc, #528]	; (40942c <_dtoa_r+0xda4>)
  40921a:	f005 020f 	and.w	r2, r5, #15
  40921e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  409222:	e9d3 2300 	ldrd	r2, r3, [r3]
  409226:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  40922a:	f7fc fb1f 	bl	40586c <__aeabi_dmul>
  40922e:	112d      	asrs	r5, r5, #4
  409230:	4607      	mov	r7, r0
  409232:	4688      	mov	r8, r1
  409234:	f000 812c 	beq.w	409490 <_dtoa_r+0xe08>
  409238:	4e7d      	ldr	r6, [pc, #500]	; (409430 <_dtoa_r+0xda8>)
  40923a:	f04f 0a02 	mov.w	sl, #2
  40923e:	07eb      	lsls	r3, r5, #31
  409240:	d509      	bpl.n	409256 <_dtoa_r+0xbce>
  409242:	4638      	mov	r0, r7
  409244:	4641      	mov	r1, r8
  409246:	e9d6 2300 	ldrd	r2, r3, [r6]
  40924a:	f7fc fb0f 	bl	40586c <__aeabi_dmul>
  40924e:	f10a 0a01 	add.w	sl, sl, #1
  409252:	4607      	mov	r7, r0
  409254:	4688      	mov	r8, r1
  409256:	106d      	asrs	r5, r5, #1
  409258:	f106 0608 	add.w	r6, r6, #8
  40925c:	d1ef      	bne.n	40923e <_dtoa_r+0xbb6>
  40925e:	e608      	b.n	408e72 <_dtoa_r+0x7ea>
  409260:	6871      	ldr	r1, [r6, #4]
  409262:	4620      	mov	r0, r4
  409264:	f000 fea0 	bl	409fa8 <_Balloc>
  409268:	6933      	ldr	r3, [r6, #16]
  40926a:	3302      	adds	r3, #2
  40926c:	009a      	lsls	r2, r3, #2
  40926e:	4605      	mov	r5, r0
  409270:	f106 010c 	add.w	r1, r6, #12
  409274:	300c      	adds	r0, #12
  409276:	f7fd fb59 	bl	40692c <memcpy>
  40927a:	4629      	mov	r1, r5
  40927c:	2201      	movs	r2, #1
  40927e:	4620      	mov	r0, r4
  409280:	f001 f83e 	bl	40a300 <__lshift>
  409284:	9006      	str	r0, [sp, #24]
  409286:	e4b5      	b.n	408bf4 <_dtoa_r+0x56c>
  409288:	2b39      	cmp	r3, #57	; 0x39
  40928a:	f8cd b018 	str.w	fp, [sp, #24]
  40928e:	46d0      	mov	r8, sl
  409290:	f000 80a5 	beq.w	4093de <_dtoa_r+0xd56>
  409294:	f103 0a01 	add.w	sl, r3, #1
  409298:	46b3      	mov	fp, r6
  40929a:	f887 a000 	strb.w	sl, [r7]
  40929e:	1c7d      	adds	r5, r7, #1
  4092a0:	9e06      	ldr	r6, [sp, #24]
  4092a2:	e571      	b.n	408d88 <_dtoa_r+0x700>
  4092a4:	465a      	mov	r2, fp
  4092a6:	46d0      	mov	r8, sl
  4092a8:	46b3      	mov	fp, r6
  4092aa:	469a      	mov	sl, r3
  4092ac:	4616      	mov	r6, r2
  4092ae:	e54f      	b.n	408d50 <_dtoa_r+0x6c8>
  4092b0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4092b2:	495e      	ldr	r1, [pc, #376]	; (40942c <_dtoa_r+0xda4>)
  4092b4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  4092b8:	462a      	mov	r2, r5
  4092ba:	4633      	mov	r3, r6
  4092bc:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  4092c0:	f7fc fad4 	bl	40586c <__aeabi_dmul>
  4092c4:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  4092c8:	4638      	mov	r0, r7
  4092ca:	4641      	mov	r1, r8
  4092cc:	f001 fede 	bl	40b08c <__aeabi_d2iz>
  4092d0:	4605      	mov	r5, r0
  4092d2:	f7fc fa65 	bl	4057a0 <__aeabi_i2d>
  4092d6:	460b      	mov	r3, r1
  4092d8:	4602      	mov	r2, r0
  4092da:	4641      	mov	r1, r8
  4092dc:	4638      	mov	r0, r7
  4092de:	f7fc f911 	bl	405504 <__aeabi_dsub>
  4092e2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4092e4:	460f      	mov	r7, r1
  4092e6:	9904      	ldr	r1, [sp, #16]
  4092e8:	3530      	adds	r5, #48	; 0x30
  4092ea:	2b01      	cmp	r3, #1
  4092ec:	700d      	strb	r5, [r1, #0]
  4092ee:	4606      	mov	r6, r0
  4092f0:	f101 0501 	add.w	r5, r1, #1
  4092f4:	d026      	beq.n	409344 <_dtoa_r+0xcbc>
  4092f6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4092f8:	9a04      	ldr	r2, [sp, #16]
  4092fa:	f8df b13c 	ldr.w	fp, [pc, #316]	; 409438 <_dtoa_r+0xdb0>
  4092fe:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  409302:	4413      	add	r3, r2
  409304:	f04f 0a00 	mov.w	sl, #0
  409308:	4699      	mov	r9, r3
  40930a:	4652      	mov	r2, sl
  40930c:	465b      	mov	r3, fp
  40930e:	4630      	mov	r0, r6
  409310:	4639      	mov	r1, r7
  409312:	f7fc faab 	bl	40586c <__aeabi_dmul>
  409316:	460f      	mov	r7, r1
  409318:	4606      	mov	r6, r0
  40931a:	f001 feb7 	bl	40b08c <__aeabi_d2iz>
  40931e:	4680      	mov	r8, r0
  409320:	f7fc fa3e 	bl	4057a0 <__aeabi_i2d>
  409324:	f108 0830 	add.w	r8, r8, #48	; 0x30
  409328:	4602      	mov	r2, r0
  40932a:	460b      	mov	r3, r1
  40932c:	4630      	mov	r0, r6
  40932e:	4639      	mov	r1, r7
  409330:	f7fc f8e8 	bl	405504 <__aeabi_dsub>
  409334:	f805 8b01 	strb.w	r8, [r5], #1
  409338:	454d      	cmp	r5, r9
  40933a:	4606      	mov	r6, r0
  40933c:	460f      	mov	r7, r1
  40933e:	d1e4      	bne.n	40930a <_dtoa_r+0xc82>
  409340:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  409344:	4b3b      	ldr	r3, [pc, #236]	; (409434 <_dtoa_r+0xdac>)
  409346:	2200      	movs	r2, #0
  409348:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40934c:	f7fc f8dc 	bl	405508 <__adddf3>
  409350:	4632      	mov	r2, r6
  409352:	463b      	mov	r3, r7
  409354:	f001 fe5c 	bl	40b010 <__aeabi_dcmplt>
  409358:	2800      	cmp	r0, #0
  40935a:	d046      	beq.n	4093ea <_dtoa_r+0xd62>
  40935c:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40935e:	9302      	str	r3, [sp, #8]
  409360:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  409364:	f7ff bb43 	b.w	4089ee <_dtoa_r+0x366>
  409368:	f04f 0800 	mov.w	r8, #0
  40936c:	4646      	mov	r6, r8
  40936e:	e6a9      	b.n	4090c4 <_dtoa_r+0xa3c>
  409370:	9b08      	ldr	r3, [sp, #32]
  409372:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  409374:	1a9d      	subs	r5, r3, r2
  409376:	2300      	movs	r3, #0
  409378:	f7ff bb71 	b.w	408a5e <_dtoa_r+0x3d6>
  40937c:	9b18      	ldr	r3, [sp, #96]	; 0x60
  40937e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  409380:	9d08      	ldr	r5, [sp, #32]
  409382:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  409386:	f7ff bb6a 	b.w	408a5e <_dtoa_r+0x3d6>
  40938a:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  40938e:	f04f 0a02 	mov.w	sl, #2
  409392:	e56e      	b.n	408e72 <_dtoa_r+0x7ea>
  409394:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  409396:	2b00      	cmp	r3, #0
  409398:	f43f aeb8 	beq.w	40910c <_dtoa_r+0xa84>
  40939c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40939e:	2b00      	cmp	r3, #0
  4093a0:	f77f aede 	ble.w	409160 <_dtoa_r+0xad8>
  4093a4:	2200      	movs	r2, #0
  4093a6:	4b24      	ldr	r3, [pc, #144]	; (409438 <_dtoa_r+0xdb0>)
  4093a8:	4638      	mov	r0, r7
  4093aa:	4641      	mov	r1, r8
  4093ac:	f7fc fa5e 	bl	40586c <__aeabi_dmul>
  4093b0:	4607      	mov	r7, r0
  4093b2:	4688      	mov	r8, r1
  4093b4:	f10a 0001 	add.w	r0, sl, #1
  4093b8:	f7fc f9f2 	bl	4057a0 <__aeabi_i2d>
  4093bc:	463a      	mov	r2, r7
  4093be:	4643      	mov	r3, r8
  4093c0:	f7fc fa54 	bl	40586c <__aeabi_dmul>
  4093c4:	2200      	movs	r2, #0
  4093c6:	4b17      	ldr	r3, [pc, #92]	; (409424 <_dtoa_r+0xd9c>)
  4093c8:	f7fc f89e 	bl	405508 <__adddf3>
  4093cc:	9a02      	ldr	r2, [sp, #8]
  4093ce:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4093d0:	9312      	str	r3, [sp, #72]	; 0x48
  4093d2:	3a01      	subs	r2, #1
  4093d4:	4605      	mov	r5, r0
  4093d6:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4093da:	9215      	str	r2, [sp, #84]	; 0x54
  4093dc:	e56a      	b.n	408eb4 <_dtoa_r+0x82c>
  4093de:	2239      	movs	r2, #57	; 0x39
  4093e0:	46b3      	mov	fp, r6
  4093e2:	703a      	strb	r2, [r7, #0]
  4093e4:	9e06      	ldr	r6, [sp, #24]
  4093e6:	1c7d      	adds	r5, r7, #1
  4093e8:	e4c0      	b.n	408d6c <_dtoa_r+0x6e4>
  4093ea:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  4093ee:	2000      	movs	r0, #0
  4093f0:	4910      	ldr	r1, [pc, #64]	; (409434 <_dtoa_r+0xdac>)
  4093f2:	f7fc f887 	bl	405504 <__aeabi_dsub>
  4093f6:	4632      	mov	r2, r6
  4093f8:	463b      	mov	r3, r7
  4093fa:	f001 fe27 	bl	40b04c <__aeabi_dcmpgt>
  4093fe:	b908      	cbnz	r0, 409404 <_dtoa_r+0xd7c>
  409400:	e6ae      	b.n	409160 <_dtoa_r+0xad8>
  409402:	4615      	mov	r5, r2
  409404:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  409408:	2b30      	cmp	r3, #48	; 0x30
  40940a:	f105 32ff 	add.w	r2, r5, #4294967295
  40940e:	d0f8      	beq.n	409402 <_dtoa_r+0xd7a>
  409410:	e5d7      	b.n	408fc2 <_dtoa_r+0x93a>
  409412:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  409416:	9b15      	ldr	r3, [sp, #84]	; 0x54
  409418:	9302      	str	r3, [sp, #8]
  40941a:	f7ff bae8 	b.w	4089ee <_dtoa_r+0x366>
  40941e:	970c      	str	r7, [sp, #48]	; 0x30
  409420:	f7ff bba5 	b.w	408b6e <_dtoa_r+0x4e6>
  409424:	401c0000 	.word	0x401c0000
  409428:	40140000 	.word	0x40140000
  40942c:	0040b9f8 	.word	0x0040b9f8
  409430:	0040b9d0 	.word	0x0040b9d0
  409434:	3fe00000 	.word	0x3fe00000
  409438:	40240000 	.word	0x40240000
  40943c:	2b39      	cmp	r3, #57	; 0x39
  40943e:	f8cd b018 	str.w	fp, [sp, #24]
  409442:	46d0      	mov	r8, sl
  409444:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  409448:	469a      	mov	sl, r3
  40944a:	d0c8      	beq.n	4093de <_dtoa_r+0xd56>
  40944c:	f1bb 0f00 	cmp.w	fp, #0
  409450:	f73f aebf 	bgt.w	4091d2 <_dtoa_r+0xb4a>
  409454:	e6bf      	b.n	4091d6 <_dtoa_r+0xb4e>
  409456:	f47f aebe 	bne.w	4091d6 <_dtoa_r+0xb4e>
  40945a:	f01a 0f01 	tst.w	sl, #1
  40945e:	f43f aeba 	beq.w	4091d6 <_dtoa_r+0xb4e>
  409462:	e6b2      	b.n	4091ca <_dtoa_r+0xb42>
  409464:	f04f 0800 	mov.w	r8, #0
  409468:	4646      	mov	r6, r8
  40946a:	e5e9      	b.n	409040 <_dtoa_r+0x9b8>
  40946c:	4631      	mov	r1, r6
  40946e:	2300      	movs	r3, #0
  409470:	220a      	movs	r2, #10
  409472:	4620      	mov	r0, r4
  409474:	f000 fdc8 	bl	40a008 <__multadd>
  409478:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40947a:	2b00      	cmp	r3, #0
  40947c:	4606      	mov	r6, r0
  40947e:	dd0a      	ble.n	409496 <_dtoa_r+0xe0e>
  409480:	930a      	str	r3, [sp, #40]	; 0x28
  409482:	f7ff bbaa 	b.w	408bda <_dtoa_r+0x552>
  409486:	9b24      	ldr	r3, [sp, #144]	; 0x90
  409488:	2b02      	cmp	r3, #2
  40948a:	dc23      	bgt.n	4094d4 <_dtoa_r+0xe4c>
  40948c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40948e:	e43b      	b.n	408d08 <_dtoa_r+0x680>
  409490:	f04f 0a02 	mov.w	sl, #2
  409494:	e4ed      	b.n	408e72 <_dtoa_r+0x7ea>
  409496:	9b24      	ldr	r3, [sp, #144]	; 0x90
  409498:	2b02      	cmp	r3, #2
  40949a:	dc1b      	bgt.n	4094d4 <_dtoa_r+0xe4c>
  40949c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40949e:	e7ef      	b.n	409480 <_dtoa_r+0xdf8>
  4094a0:	2500      	movs	r5, #0
  4094a2:	6465      	str	r5, [r4, #68]	; 0x44
  4094a4:	4629      	mov	r1, r5
  4094a6:	4620      	mov	r0, r4
  4094a8:	f000 fd7e 	bl	409fa8 <_Balloc>
  4094ac:	f04f 33ff 	mov.w	r3, #4294967295
  4094b0:	930a      	str	r3, [sp, #40]	; 0x28
  4094b2:	930f      	str	r3, [sp, #60]	; 0x3c
  4094b4:	2301      	movs	r3, #1
  4094b6:	9004      	str	r0, [sp, #16]
  4094b8:	9525      	str	r5, [sp, #148]	; 0x94
  4094ba:	6420      	str	r0, [r4, #64]	; 0x40
  4094bc:	930b      	str	r3, [sp, #44]	; 0x2c
  4094be:	f7ff b9dd 	b.w	40887c <_dtoa_r+0x1f4>
  4094c2:	2501      	movs	r5, #1
  4094c4:	f7ff b9a5 	b.w	408812 <_dtoa_r+0x18a>
  4094c8:	f43f ab69 	beq.w	408b9e <_dtoa_r+0x516>
  4094cc:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  4094d0:	f7ff bbf9 	b.w	408cc6 <_dtoa_r+0x63e>
  4094d4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4094d6:	930a      	str	r3, [sp, #40]	; 0x28
  4094d8:	e5e5      	b.n	4090a6 <_dtoa_r+0xa1e>
  4094da:	bf00      	nop

004094dc <__sflush_r>:
  4094dc:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  4094e0:	b29a      	uxth	r2, r3
  4094e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4094e6:	460d      	mov	r5, r1
  4094e8:	0711      	lsls	r1, r2, #28
  4094ea:	4680      	mov	r8, r0
  4094ec:	d43a      	bmi.n	409564 <__sflush_r+0x88>
  4094ee:	686a      	ldr	r2, [r5, #4]
  4094f0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4094f4:	2a00      	cmp	r2, #0
  4094f6:	81ab      	strh	r3, [r5, #12]
  4094f8:	dd6f      	ble.n	4095da <__sflush_r+0xfe>
  4094fa:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4094fc:	2c00      	cmp	r4, #0
  4094fe:	d049      	beq.n	409594 <__sflush_r+0xb8>
  409500:	2200      	movs	r2, #0
  409502:	b29b      	uxth	r3, r3
  409504:	f8d8 6000 	ldr.w	r6, [r8]
  409508:	f8c8 2000 	str.w	r2, [r8]
  40950c:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  409510:	d067      	beq.n	4095e2 <__sflush_r+0x106>
  409512:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  409514:	075f      	lsls	r7, r3, #29
  409516:	d505      	bpl.n	409524 <__sflush_r+0x48>
  409518:	6869      	ldr	r1, [r5, #4]
  40951a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  40951c:	1a52      	subs	r2, r2, r1
  40951e:	b10b      	cbz	r3, 409524 <__sflush_r+0x48>
  409520:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  409522:	1ad2      	subs	r2, r2, r3
  409524:	2300      	movs	r3, #0
  409526:	69e9      	ldr	r1, [r5, #28]
  409528:	4640      	mov	r0, r8
  40952a:	47a0      	blx	r4
  40952c:	1c44      	adds	r4, r0, #1
  40952e:	d03c      	beq.n	4095aa <__sflush_r+0xce>
  409530:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  409534:	692a      	ldr	r2, [r5, #16]
  409536:	602a      	str	r2, [r5, #0]
  409538:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40953c:	2200      	movs	r2, #0
  40953e:	81ab      	strh	r3, [r5, #12]
  409540:	04db      	lsls	r3, r3, #19
  409542:	606a      	str	r2, [r5, #4]
  409544:	d447      	bmi.n	4095d6 <__sflush_r+0xfa>
  409546:	6b29      	ldr	r1, [r5, #48]	; 0x30
  409548:	f8c8 6000 	str.w	r6, [r8]
  40954c:	b311      	cbz	r1, 409594 <__sflush_r+0xb8>
  40954e:	f105 0340 	add.w	r3, r5, #64	; 0x40
  409552:	4299      	cmp	r1, r3
  409554:	d002      	beq.n	40955c <__sflush_r+0x80>
  409556:	4640      	mov	r0, r8
  409558:	f000 f95a 	bl	409810 <_free_r>
  40955c:	2000      	movs	r0, #0
  40955e:	6328      	str	r0, [r5, #48]	; 0x30
  409560:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409564:	692e      	ldr	r6, [r5, #16]
  409566:	b1ae      	cbz	r6, 409594 <__sflush_r+0xb8>
  409568:	682c      	ldr	r4, [r5, #0]
  40956a:	602e      	str	r6, [r5, #0]
  40956c:	0791      	lsls	r1, r2, #30
  40956e:	bf0c      	ite	eq
  409570:	696b      	ldreq	r3, [r5, #20]
  409572:	2300      	movne	r3, #0
  409574:	1ba4      	subs	r4, r4, r6
  409576:	60ab      	str	r3, [r5, #8]
  409578:	e00a      	b.n	409590 <__sflush_r+0xb4>
  40957a:	4623      	mov	r3, r4
  40957c:	4632      	mov	r2, r6
  40957e:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  409580:	69e9      	ldr	r1, [r5, #28]
  409582:	4640      	mov	r0, r8
  409584:	47b8      	blx	r7
  409586:	2800      	cmp	r0, #0
  409588:	eba4 0400 	sub.w	r4, r4, r0
  40958c:	4406      	add	r6, r0
  40958e:	dd04      	ble.n	40959a <__sflush_r+0xbe>
  409590:	2c00      	cmp	r4, #0
  409592:	dcf2      	bgt.n	40957a <__sflush_r+0x9e>
  409594:	2000      	movs	r0, #0
  409596:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40959a:	89ab      	ldrh	r3, [r5, #12]
  40959c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4095a0:	81ab      	strh	r3, [r5, #12]
  4095a2:	f04f 30ff 	mov.w	r0, #4294967295
  4095a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4095aa:	f8d8 4000 	ldr.w	r4, [r8]
  4095ae:	2c1d      	cmp	r4, #29
  4095b0:	d8f3      	bhi.n	40959a <__sflush_r+0xbe>
  4095b2:	4b19      	ldr	r3, [pc, #100]	; (409618 <__sflush_r+0x13c>)
  4095b4:	40e3      	lsrs	r3, r4
  4095b6:	43db      	mvns	r3, r3
  4095b8:	f013 0301 	ands.w	r3, r3, #1
  4095bc:	d1ed      	bne.n	40959a <__sflush_r+0xbe>
  4095be:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  4095c2:	606b      	str	r3, [r5, #4]
  4095c4:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  4095c8:	6929      	ldr	r1, [r5, #16]
  4095ca:	81ab      	strh	r3, [r5, #12]
  4095cc:	04da      	lsls	r2, r3, #19
  4095ce:	6029      	str	r1, [r5, #0]
  4095d0:	d5b9      	bpl.n	409546 <__sflush_r+0x6a>
  4095d2:	2c00      	cmp	r4, #0
  4095d4:	d1b7      	bne.n	409546 <__sflush_r+0x6a>
  4095d6:	6528      	str	r0, [r5, #80]	; 0x50
  4095d8:	e7b5      	b.n	409546 <__sflush_r+0x6a>
  4095da:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  4095dc:	2a00      	cmp	r2, #0
  4095de:	dc8c      	bgt.n	4094fa <__sflush_r+0x1e>
  4095e0:	e7d8      	b.n	409594 <__sflush_r+0xb8>
  4095e2:	2301      	movs	r3, #1
  4095e4:	69e9      	ldr	r1, [r5, #28]
  4095e6:	4640      	mov	r0, r8
  4095e8:	47a0      	blx	r4
  4095ea:	1c43      	adds	r3, r0, #1
  4095ec:	4602      	mov	r2, r0
  4095ee:	d002      	beq.n	4095f6 <__sflush_r+0x11a>
  4095f0:	89ab      	ldrh	r3, [r5, #12]
  4095f2:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4095f4:	e78e      	b.n	409514 <__sflush_r+0x38>
  4095f6:	f8d8 3000 	ldr.w	r3, [r8]
  4095fa:	2b00      	cmp	r3, #0
  4095fc:	d0f8      	beq.n	4095f0 <__sflush_r+0x114>
  4095fe:	2b1d      	cmp	r3, #29
  409600:	d001      	beq.n	409606 <__sflush_r+0x12a>
  409602:	2b16      	cmp	r3, #22
  409604:	d102      	bne.n	40960c <__sflush_r+0x130>
  409606:	f8c8 6000 	str.w	r6, [r8]
  40960a:	e7c3      	b.n	409594 <__sflush_r+0xb8>
  40960c:	89ab      	ldrh	r3, [r5, #12]
  40960e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  409612:	81ab      	strh	r3, [r5, #12]
  409614:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409618:	20400001 	.word	0x20400001

0040961c <_fflush_r>:
  40961c:	b538      	push	{r3, r4, r5, lr}
  40961e:	460d      	mov	r5, r1
  409620:	4604      	mov	r4, r0
  409622:	b108      	cbz	r0, 409628 <_fflush_r+0xc>
  409624:	6b83      	ldr	r3, [r0, #56]	; 0x38
  409626:	b1bb      	cbz	r3, 409658 <_fflush_r+0x3c>
  409628:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  40962c:	b188      	cbz	r0, 409652 <_fflush_r+0x36>
  40962e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  409630:	07db      	lsls	r3, r3, #31
  409632:	d401      	bmi.n	409638 <_fflush_r+0x1c>
  409634:	0581      	lsls	r1, r0, #22
  409636:	d517      	bpl.n	409668 <_fflush_r+0x4c>
  409638:	4620      	mov	r0, r4
  40963a:	4629      	mov	r1, r5
  40963c:	f7ff ff4e 	bl	4094dc <__sflush_r>
  409640:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  409642:	07da      	lsls	r2, r3, #31
  409644:	4604      	mov	r4, r0
  409646:	d402      	bmi.n	40964e <_fflush_r+0x32>
  409648:	89ab      	ldrh	r3, [r5, #12]
  40964a:	059b      	lsls	r3, r3, #22
  40964c:	d507      	bpl.n	40965e <_fflush_r+0x42>
  40964e:	4620      	mov	r0, r4
  409650:	bd38      	pop	{r3, r4, r5, pc}
  409652:	4604      	mov	r4, r0
  409654:	4620      	mov	r0, r4
  409656:	bd38      	pop	{r3, r4, r5, pc}
  409658:	f000 f838 	bl	4096cc <__sinit>
  40965c:	e7e4      	b.n	409628 <_fflush_r+0xc>
  40965e:	6da8      	ldr	r0, [r5, #88]	; 0x58
  409660:	f000 fb72 	bl	409d48 <__retarget_lock_release_recursive>
  409664:	4620      	mov	r0, r4
  409666:	bd38      	pop	{r3, r4, r5, pc}
  409668:	6da8      	ldr	r0, [r5, #88]	; 0x58
  40966a:	f000 fb6b 	bl	409d44 <__retarget_lock_acquire_recursive>
  40966e:	e7e3      	b.n	409638 <_fflush_r+0x1c>

00409670 <_cleanup_r>:
  409670:	4901      	ldr	r1, [pc, #4]	; (409678 <_cleanup_r+0x8>)
  409672:	f000 bb2b 	b.w	409ccc <_fwalk_reent>
  409676:	bf00      	nop
  409678:	0040ab79 	.word	0x0040ab79

0040967c <std.isra.0>:
  40967c:	b510      	push	{r4, lr}
  40967e:	2300      	movs	r3, #0
  409680:	4604      	mov	r4, r0
  409682:	8181      	strh	r1, [r0, #12]
  409684:	81c2      	strh	r2, [r0, #14]
  409686:	6003      	str	r3, [r0, #0]
  409688:	6043      	str	r3, [r0, #4]
  40968a:	6083      	str	r3, [r0, #8]
  40968c:	6643      	str	r3, [r0, #100]	; 0x64
  40968e:	6103      	str	r3, [r0, #16]
  409690:	6143      	str	r3, [r0, #20]
  409692:	6183      	str	r3, [r0, #24]
  409694:	4619      	mov	r1, r3
  409696:	2208      	movs	r2, #8
  409698:	305c      	adds	r0, #92	; 0x5c
  40969a:	f7fd f9e1 	bl	406a60 <memset>
  40969e:	4807      	ldr	r0, [pc, #28]	; (4096bc <std.isra.0+0x40>)
  4096a0:	4907      	ldr	r1, [pc, #28]	; (4096c0 <std.isra.0+0x44>)
  4096a2:	4a08      	ldr	r2, [pc, #32]	; (4096c4 <std.isra.0+0x48>)
  4096a4:	4b08      	ldr	r3, [pc, #32]	; (4096c8 <std.isra.0+0x4c>)
  4096a6:	6220      	str	r0, [r4, #32]
  4096a8:	61e4      	str	r4, [r4, #28]
  4096aa:	6261      	str	r1, [r4, #36]	; 0x24
  4096ac:	62a2      	str	r2, [r4, #40]	; 0x28
  4096ae:	62e3      	str	r3, [r4, #44]	; 0x2c
  4096b0:	f104 0058 	add.w	r0, r4, #88	; 0x58
  4096b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4096b8:	f000 bb40 	b.w	409d3c <__retarget_lock_init_recursive>
  4096bc:	0040a8e9 	.word	0x0040a8e9
  4096c0:	0040a90d 	.word	0x0040a90d
  4096c4:	0040a949 	.word	0x0040a949
  4096c8:	0040a969 	.word	0x0040a969

004096cc <__sinit>:
  4096cc:	b510      	push	{r4, lr}
  4096ce:	4604      	mov	r4, r0
  4096d0:	4812      	ldr	r0, [pc, #72]	; (40971c <__sinit+0x50>)
  4096d2:	f000 fb37 	bl	409d44 <__retarget_lock_acquire_recursive>
  4096d6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4096d8:	b9d2      	cbnz	r2, 409710 <__sinit+0x44>
  4096da:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  4096de:	4810      	ldr	r0, [pc, #64]	; (409720 <__sinit+0x54>)
  4096e0:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  4096e4:	2103      	movs	r1, #3
  4096e6:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  4096ea:	63e0      	str	r0, [r4, #60]	; 0x3c
  4096ec:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  4096f0:	6860      	ldr	r0, [r4, #4]
  4096f2:	2104      	movs	r1, #4
  4096f4:	f7ff ffc2 	bl	40967c <std.isra.0>
  4096f8:	2201      	movs	r2, #1
  4096fa:	2109      	movs	r1, #9
  4096fc:	68a0      	ldr	r0, [r4, #8]
  4096fe:	f7ff ffbd 	bl	40967c <std.isra.0>
  409702:	2202      	movs	r2, #2
  409704:	2112      	movs	r1, #18
  409706:	68e0      	ldr	r0, [r4, #12]
  409708:	f7ff ffb8 	bl	40967c <std.isra.0>
  40970c:	2301      	movs	r3, #1
  40970e:	63a3      	str	r3, [r4, #56]	; 0x38
  409710:	4802      	ldr	r0, [pc, #8]	; (40971c <__sinit+0x50>)
  409712:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  409716:	f000 bb17 	b.w	409d48 <__retarget_lock_release_recursive>
  40971a:	bf00      	nop
  40971c:	20400c28 	.word	0x20400c28
  409720:	00409671 	.word	0x00409671

00409724 <__sfp_lock_acquire>:
  409724:	4801      	ldr	r0, [pc, #4]	; (40972c <__sfp_lock_acquire+0x8>)
  409726:	f000 bb0d 	b.w	409d44 <__retarget_lock_acquire_recursive>
  40972a:	bf00      	nop
  40972c:	20400c3c 	.word	0x20400c3c

00409730 <__sfp_lock_release>:
  409730:	4801      	ldr	r0, [pc, #4]	; (409738 <__sfp_lock_release+0x8>)
  409732:	f000 bb09 	b.w	409d48 <__retarget_lock_release_recursive>
  409736:	bf00      	nop
  409738:	20400c3c 	.word	0x20400c3c

0040973c <__libc_fini_array>:
  40973c:	b538      	push	{r3, r4, r5, lr}
  40973e:	4c0a      	ldr	r4, [pc, #40]	; (409768 <__libc_fini_array+0x2c>)
  409740:	4d0a      	ldr	r5, [pc, #40]	; (40976c <__libc_fini_array+0x30>)
  409742:	1b64      	subs	r4, r4, r5
  409744:	10a4      	asrs	r4, r4, #2
  409746:	d00a      	beq.n	40975e <__libc_fini_array+0x22>
  409748:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  40974c:	3b01      	subs	r3, #1
  40974e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  409752:	3c01      	subs	r4, #1
  409754:	f855 3904 	ldr.w	r3, [r5], #-4
  409758:	4798      	blx	r3
  40975a:	2c00      	cmp	r4, #0
  40975c:	d1f9      	bne.n	409752 <__libc_fini_array+0x16>
  40975e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  409762:	f002 ba47 	b.w	40bbf4 <_fini>
  409766:	bf00      	nop
  409768:	0040bc04 	.word	0x0040bc04
  40976c:	0040bc00 	.word	0x0040bc00

00409770 <_malloc_trim_r>:
  409770:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  409772:	4f24      	ldr	r7, [pc, #144]	; (409804 <_malloc_trim_r+0x94>)
  409774:	460c      	mov	r4, r1
  409776:	4606      	mov	r6, r0
  409778:	f7fd f9c0 	bl	406afc <__malloc_lock>
  40977c:	68bb      	ldr	r3, [r7, #8]
  40977e:	685d      	ldr	r5, [r3, #4]
  409780:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  409784:	310f      	adds	r1, #15
  409786:	f025 0503 	bic.w	r5, r5, #3
  40978a:	4429      	add	r1, r5
  40978c:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  409790:	f021 010f 	bic.w	r1, r1, #15
  409794:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  409798:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  40979c:	db07      	blt.n	4097ae <_malloc_trim_r+0x3e>
  40979e:	2100      	movs	r1, #0
  4097a0:	4630      	mov	r0, r6
  4097a2:	f7fd fa21 	bl	406be8 <_sbrk_r>
  4097a6:	68bb      	ldr	r3, [r7, #8]
  4097a8:	442b      	add	r3, r5
  4097aa:	4298      	cmp	r0, r3
  4097ac:	d004      	beq.n	4097b8 <_malloc_trim_r+0x48>
  4097ae:	4630      	mov	r0, r6
  4097b0:	f7fd f9aa 	bl	406b08 <__malloc_unlock>
  4097b4:	2000      	movs	r0, #0
  4097b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4097b8:	4261      	negs	r1, r4
  4097ba:	4630      	mov	r0, r6
  4097bc:	f7fd fa14 	bl	406be8 <_sbrk_r>
  4097c0:	3001      	adds	r0, #1
  4097c2:	d00d      	beq.n	4097e0 <_malloc_trim_r+0x70>
  4097c4:	4b10      	ldr	r3, [pc, #64]	; (409808 <_malloc_trim_r+0x98>)
  4097c6:	68ba      	ldr	r2, [r7, #8]
  4097c8:	6819      	ldr	r1, [r3, #0]
  4097ca:	1b2d      	subs	r5, r5, r4
  4097cc:	f045 0501 	orr.w	r5, r5, #1
  4097d0:	4630      	mov	r0, r6
  4097d2:	1b09      	subs	r1, r1, r4
  4097d4:	6055      	str	r5, [r2, #4]
  4097d6:	6019      	str	r1, [r3, #0]
  4097d8:	f7fd f996 	bl	406b08 <__malloc_unlock>
  4097dc:	2001      	movs	r0, #1
  4097de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4097e0:	2100      	movs	r1, #0
  4097e2:	4630      	mov	r0, r6
  4097e4:	f7fd fa00 	bl	406be8 <_sbrk_r>
  4097e8:	68ba      	ldr	r2, [r7, #8]
  4097ea:	1a83      	subs	r3, r0, r2
  4097ec:	2b0f      	cmp	r3, #15
  4097ee:	ddde      	ble.n	4097ae <_malloc_trim_r+0x3e>
  4097f0:	4c06      	ldr	r4, [pc, #24]	; (40980c <_malloc_trim_r+0x9c>)
  4097f2:	4905      	ldr	r1, [pc, #20]	; (409808 <_malloc_trim_r+0x98>)
  4097f4:	6824      	ldr	r4, [r4, #0]
  4097f6:	f043 0301 	orr.w	r3, r3, #1
  4097fa:	1b00      	subs	r0, r0, r4
  4097fc:	6053      	str	r3, [r2, #4]
  4097fe:	6008      	str	r0, [r1, #0]
  409800:	e7d5      	b.n	4097ae <_malloc_trim_r+0x3e>
  409802:	bf00      	nop
  409804:	20400440 	.word	0x20400440
  409808:	20400b94 	.word	0x20400b94
  40980c:	20400848 	.word	0x20400848

00409810 <_free_r>:
  409810:	2900      	cmp	r1, #0
  409812:	d044      	beq.n	40989e <_free_r+0x8e>
  409814:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  409818:	460d      	mov	r5, r1
  40981a:	4680      	mov	r8, r0
  40981c:	f7fd f96e 	bl	406afc <__malloc_lock>
  409820:	f855 7c04 	ldr.w	r7, [r5, #-4]
  409824:	4969      	ldr	r1, [pc, #420]	; (4099cc <_free_r+0x1bc>)
  409826:	f027 0301 	bic.w	r3, r7, #1
  40982a:	f1a5 0408 	sub.w	r4, r5, #8
  40982e:	18e2      	adds	r2, r4, r3
  409830:	688e      	ldr	r6, [r1, #8]
  409832:	6850      	ldr	r0, [r2, #4]
  409834:	42b2      	cmp	r2, r6
  409836:	f020 0003 	bic.w	r0, r0, #3
  40983a:	d05e      	beq.n	4098fa <_free_r+0xea>
  40983c:	07fe      	lsls	r6, r7, #31
  40983e:	6050      	str	r0, [r2, #4]
  409840:	d40b      	bmi.n	40985a <_free_r+0x4a>
  409842:	f855 7c08 	ldr.w	r7, [r5, #-8]
  409846:	1be4      	subs	r4, r4, r7
  409848:	f101 0e08 	add.w	lr, r1, #8
  40984c:	68a5      	ldr	r5, [r4, #8]
  40984e:	4575      	cmp	r5, lr
  409850:	443b      	add	r3, r7
  409852:	d06d      	beq.n	409930 <_free_r+0x120>
  409854:	68e7      	ldr	r7, [r4, #12]
  409856:	60ef      	str	r7, [r5, #12]
  409858:	60bd      	str	r5, [r7, #8]
  40985a:	1815      	adds	r5, r2, r0
  40985c:	686d      	ldr	r5, [r5, #4]
  40985e:	07ed      	lsls	r5, r5, #31
  409860:	d53e      	bpl.n	4098e0 <_free_r+0xd0>
  409862:	f043 0201 	orr.w	r2, r3, #1
  409866:	6062      	str	r2, [r4, #4]
  409868:	50e3      	str	r3, [r4, r3]
  40986a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40986e:	d217      	bcs.n	4098a0 <_free_r+0x90>
  409870:	08db      	lsrs	r3, r3, #3
  409872:	1c58      	adds	r0, r3, #1
  409874:	109a      	asrs	r2, r3, #2
  409876:	684d      	ldr	r5, [r1, #4]
  409878:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  40987c:	60a7      	str	r7, [r4, #8]
  40987e:	2301      	movs	r3, #1
  409880:	4093      	lsls	r3, r2
  409882:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  409886:	432b      	orrs	r3, r5
  409888:	3a08      	subs	r2, #8
  40988a:	60e2      	str	r2, [r4, #12]
  40988c:	604b      	str	r3, [r1, #4]
  40988e:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  409892:	60fc      	str	r4, [r7, #12]
  409894:	4640      	mov	r0, r8
  409896:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40989a:	f7fd b935 	b.w	406b08 <__malloc_unlock>
  40989e:	4770      	bx	lr
  4098a0:	0a5a      	lsrs	r2, r3, #9
  4098a2:	2a04      	cmp	r2, #4
  4098a4:	d852      	bhi.n	40994c <_free_r+0x13c>
  4098a6:	099a      	lsrs	r2, r3, #6
  4098a8:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4098ac:	00ff      	lsls	r7, r7, #3
  4098ae:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4098b2:	19c8      	adds	r0, r1, r7
  4098b4:	59ca      	ldr	r2, [r1, r7]
  4098b6:	3808      	subs	r0, #8
  4098b8:	4290      	cmp	r0, r2
  4098ba:	d04f      	beq.n	40995c <_free_r+0x14c>
  4098bc:	6851      	ldr	r1, [r2, #4]
  4098be:	f021 0103 	bic.w	r1, r1, #3
  4098c2:	428b      	cmp	r3, r1
  4098c4:	d232      	bcs.n	40992c <_free_r+0x11c>
  4098c6:	6892      	ldr	r2, [r2, #8]
  4098c8:	4290      	cmp	r0, r2
  4098ca:	d1f7      	bne.n	4098bc <_free_r+0xac>
  4098cc:	68c3      	ldr	r3, [r0, #12]
  4098ce:	60a0      	str	r0, [r4, #8]
  4098d0:	60e3      	str	r3, [r4, #12]
  4098d2:	609c      	str	r4, [r3, #8]
  4098d4:	60c4      	str	r4, [r0, #12]
  4098d6:	4640      	mov	r0, r8
  4098d8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4098dc:	f7fd b914 	b.w	406b08 <__malloc_unlock>
  4098e0:	6895      	ldr	r5, [r2, #8]
  4098e2:	4f3b      	ldr	r7, [pc, #236]	; (4099d0 <_free_r+0x1c0>)
  4098e4:	42bd      	cmp	r5, r7
  4098e6:	4403      	add	r3, r0
  4098e8:	d040      	beq.n	40996c <_free_r+0x15c>
  4098ea:	68d0      	ldr	r0, [r2, #12]
  4098ec:	60e8      	str	r0, [r5, #12]
  4098ee:	f043 0201 	orr.w	r2, r3, #1
  4098f2:	6085      	str	r5, [r0, #8]
  4098f4:	6062      	str	r2, [r4, #4]
  4098f6:	50e3      	str	r3, [r4, r3]
  4098f8:	e7b7      	b.n	40986a <_free_r+0x5a>
  4098fa:	07ff      	lsls	r7, r7, #31
  4098fc:	4403      	add	r3, r0
  4098fe:	d407      	bmi.n	409910 <_free_r+0x100>
  409900:	f855 2c08 	ldr.w	r2, [r5, #-8]
  409904:	1aa4      	subs	r4, r4, r2
  409906:	4413      	add	r3, r2
  409908:	68a0      	ldr	r0, [r4, #8]
  40990a:	68e2      	ldr	r2, [r4, #12]
  40990c:	60c2      	str	r2, [r0, #12]
  40990e:	6090      	str	r0, [r2, #8]
  409910:	4a30      	ldr	r2, [pc, #192]	; (4099d4 <_free_r+0x1c4>)
  409912:	6812      	ldr	r2, [r2, #0]
  409914:	f043 0001 	orr.w	r0, r3, #1
  409918:	4293      	cmp	r3, r2
  40991a:	6060      	str	r0, [r4, #4]
  40991c:	608c      	str	r4, [r1, #8]
  40991e:	d3b9      	bcc.n	409894 <_free_r+0x84>
  409920:	4b2d      	ldr	r3, [pc, #180]	; (4099d8 <_free_r+0x1c8>)
  409922:	4640      	mov	r0, r8
  409924:	6819      	ldr	r1, [r3, #0]
  409926:	f7ff ff23 	bl	409770 <_malloc_trim_r>
  40992a:	e7b3      	b.n	409894 <_free_r+0x84>
  40992c:	4610      	mov	r0, r2
  40992e:	e7cd      	b.n	4098cc <_free_r+0xbc>
  409930:	1811      	adds	r1, r2, r0
  409932:	6849      	ldr	r1, [r1, #4]
  409934:	07c9      	lsls	r1, r1, #31
  409936:	d444      	bmi.n	4099c2 <_free_r+0x1b2>
  409938:	6891      	ldr	r1, [r2, #8]
  40993a:	68d2      	ldr	r2, [r2, #12]
  40993c:	60ca      	str	r2, [r1, #12]
  40993e:	4403      	add	r3, r0
  409940:	f043 0001 	orr.w	r0, r3, #1
  409944:	6091      	str	r1, [r2, #8]
  409946:	6060      	str	r0, [r4, #4]
  409948:	50e3      	str	r3, [r4, r3]
  40994a:	e7a3      	b.n	409894 <_free_r+0x84>
  40994c:	2a14      	cmp	r2, #20
  40994e:	d816      	bhi.n	40997e <_free_r+0x16e>
  409950:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  409954:	00ff      	lsls	r7, r7, #3
  409956:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  40995a:	e7aa      	b.n	4098b2 <_free_r+0xa2>
  40995c:	10aa      	asrs	r2, r5, #2
  40995e:	2301      	movs	r3, #1
  409960:	684d      	ldr	r5, [r1, #4]
  409962:	4093      	lsls	r3, r2
  409964:	432b      	orrs	r3, r5
  409966:	604b      	str	r3, [r1, #4]
  409968:	4603      	mov	r3, r0
  40996a:	e7b0      	b.n	4098ce <_free_r+0xbe>
  40996c:	f043 0201 	orr.w	r2, r3, #1
  409970:	614c      	str	r4, [r1, #20]
  409972:	610c      	str	r4, [r1, #16]
  409974:	60e5      	str	r5, [r4, #12]
  409976:	60a5      	str	r5, [r4, #8]
  409978:	6062      	str	r2, [r4, #4]
  40997a:	50e3      	str	r3, [r4, r3]
  40997c:	e78a      	b.n	409894 <_free_r+0x84>
  40997e:	2a54      	cmp	r2, #84	; 0x54
  409980:	d806      	bhi.n	409990 <_free_r+0x180>
  409982:	0b1a      	lsrs	r2, r3, #12
  409984:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  409988:	00ff      	lsls	r7, r7, #3
  40998a:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40998e:	e790      	b.n	4098b2 <_free_r+0xa2>
  409990:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  409994:	d806      	bhi.n	4099a4 <_free_r+0x194>
  409996:	0bda      	lsrs	r2, r3, #15
  409998:	f102 0778 	add.w	r7, r2, #120	; 0x78
  40999c:	00ff      	lsls	r7, r7, #3
  40999e:	f102 0577 	add.w	r5, r2, #119	; 0x77
  4099a2:	e786      	b.n	4098b2 <_free_r+0xa2>
  4099a4:	f240 5054 	movw	r0, #1364	; 0x554
  4099a8:	4282      	cmp	r2, r0
  4099aa:	d806      	bhi.n	4099ba <_free_r+0x1aa>
  4099ac:	0c9a      	lsrs	r2, r3, #18
  4099ae:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  4099b2:	00ff      	lsls	r7, r7, #3
  4099b4:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  4099b8:	e77b      	b.n	4098b2 <_free_r+0xa2>
  4099ba:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  4099be:	257e      	movs	r5, #126	; 0x7e
  4099c0:	e777      	b.n	4098b2 <_free_r+0xa2>
  4099c2:	f043 0101 	orr.w	r1, r3, #1
  4099c6:	6061      	str	r1, [r4, #4]
  4099c8:	6013      	str	r3, [r2, #0]
  4099ca:	e763      	b.n	409894 <_free_r+0x84>
  4099cc:	20400440 	.word	0x20400440
  4099d0:	20400448 	.word	0x20400448
  4099d4:	2040084c 	.word	0x2040084c
  4099d8:	20400bc4 	.word	0x20400bc4

004099dc <__sfvwrite_r>:
  4099dc:	6893      	ldr	r3, [r2, #8]
  4099de:	2b00      	cmp	r3, #0
  4099e0:	d073      	beq.n	409aca <__sfvwrite_r+0xee>
  4099e2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4099e6:	898b      	ldrh	r3, [r1, #12]
  4099e8:	b083      	sub	sp, #12
  4099ea:	460c      	mov	r4, r1
  4099ec:	0719      	lsls	r1, r3, #28
  4099ee:	9000      	str	r0, [sp, #0]
  4099f0:	4616      	mov	r6, r2
  4099f2:	d526      	bpl.n	409a42 <__sfvwrite_r+0x66>
  4099f4:	6922      	ldr	r2, [r4, #16]
  4099f6:	b322      	cbz	r2, 409a42 <__sfvwrite_r+0x66>
  4099f8:	f013 0002 	ands.w	r0, r3, #2
  4099fc:	6835      	ldr	r5, [r6, #0]
  4099fe:	d02c      	beq.n	409a5a <__sfvwrite_r+0x7e>
  409a00:	f04f 0900 	mov.w	r9, #0
  409a04:	4fb0      	ldr	r7, [pc, #704]	; (409cc8 <__sfvwrite_r+0x2ec>)
  409a06:	46c8      	mov	r8, r9
  409a08:	46b2      	mov	sl, r6
  409a0a:	45b8      	cmp	r8, r7
  409a0c:	4643      	mov	r3, r8
  409a0e:	464a      	mov	r2, r9
  409a10:	bf28      	it	cs
  409a12:	463b      	movcs	r3, r7
  409a14:	9800      	ldr	r0, [sp, #0]
  409a16:	f1b8 0f00 	cmp.w	r8, #0
  409a1a:	d050      	beq.n	409abe <__sfvwrite_r+0xe2>
  409a1c:	69e1      	ldr	r1, [r4, #28]
  409a1e:	6a66      	ldr	r6, [r4, #36]	; 0x24
  409a20:	47b0      	blx	r6
  409a22:	2800      	cmp	r0, #0
  409a24:	dd58      	ble.n	409ad8 <__sfvwrite_r+0xfc>
  409a26:	f8da 3008 	ldr.w	r3, [sl, #8]
  409a2a:	1a1b      	subs	r3, r3, r0
  409a2c:	4481      	add	r9, r0
  409a2e:	eba8 0800 	sub.w	r8, r8, r0
  409a32:	f8ca 3008 	str.w	r3, [sl, #8]
  409a36:	2b00      	cmp	r3, #0
  409a38:	d1e7      	bne.n	409a0a <__sfvwrite_r+0x2e>
  409a3a:	2000      	movs	r0, #0
  409a3c:	b003      	add	sp, #12
  409a3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409a42:	4621      	mov	r1, r4
  409a44:	9800      	ldr	r0, [sp, #0]
  409a46:	f7fe fd17 	bl	408478 <__swsetup_r>
  409a4a:	2800      	cmp	r0, #0
  409a4c:	f040 8133 	bne.w	409cb6 <__sfvwrite_r+0x2da>
  409a50:	89a3      	ldrh	r3, [r4, #12]
  409a52:	6835      	ldr	r5, [r6, #0]
  409a54:	f013 0002 	ands.w	r0, r3, #2
  409a58:	d1d2      	bne.n	409a00 <__sfvwrite_r+0x24>
  409a5a:	f013 0901 	ands.w	r9, r3, #1
  409a5e:	d145      	bne.n	409aec <__sfvwrite_r+0x110>
  409a60:	464f      	mov	r7, r9
  409a62:	9601      	str	r6, [sp, #4]
  409a64:	b337      	cbz	r7, 409ab4 <__sfvwrite_r+0xd8>
  409a66:	059a      	lsls	r2, r3, #22
  409a68:	f8d4 8008 	ldr.w	r8, [r4, #8]
  409a6c:	f140 8083 	bpl.w	409b76 <__sfvwrite_r+0x19a>
  409a70:	4547      	cmp	r7, r8
  409a72:	46c3      	mov	fp, r8
  409a74:	f0c0 80ab 	bcc.w	409bce <__sfvwrite_r+0x1f2>
  409a78:	f413 6f90 	tst.w	r3, #1152	; 0x480
  409a7c:	f040 80ac 	bne.w	409bd8 <__sfvwrite_r+0x1fc>
  409a80:	6820      	ldr	r0, [r4, #0]
  409a82:	46ba      	mov	sl, r7
  409a84:	465a      	mov	r2, fp
  409a86:	4649      	mov	r1, r9
  409a88:	f000 fa2a 	bl	409ee0 <memmove>
  409a8c:	68a2      	ldr	r2, [r4, #8]
  409a8e:	6823      	ldr	r3, [r4, #0]
  409a90:	eba2 0208 	sub.w	r2, r2, r8
  409a94:	445b      	add	r3, fp
  409a96:	60a2      	str	r2, [r4, #8]
  409a98:	6023      	str	r3, [r4, #0]
  409a9a:	9a01      	ldr	r2, [sp, #4]
  409a9c:	6893      	ldr	r3, [r2, #8]
  409a9e:	eba3 030a 	sub.w	r3, r3, sl
  409aa2:	44d1      	add	r9, sl
  409aa4:	eba7 070a 	sub.w	r7, r7, sl
  409aa8:	6093      	str	r3, [r2, #8]
  409aaa:	2b00      	cmp	r3, #0
  409aac:	d0c5      	beq.n	409a3a <__sfvwrite_r+0x5e>
  409aae:	89a3      	ldrh	r3, [r4, #12]
  409ab0:	2f00      	cmp	r7, #0
  409ab2:	d1d8      	bne.n	409a66 <__sfvwrite_r+0x8a>
  409ab4:	f8d5 9000 	ldr.w	r9, [r5]
  409ab8:	686f      	ldr	r7, [r5, #4]
  409aba:	3508      	adds	r5, #8
  409abc:	e7d2      	b.n	409a64 <__sfvwrite_r+0x88>
  409abe:	f8d5 9000 	ldr.w	r9, [r5]
  409ac2:	f8d5 8004 	ldr.w	r8, [r5, #4]
  409ac6:	3508      	adds	r5, #8
  409ac8:	e79f      	b.n	409a0a <__sfvwrite_r+0x2e>
  409aca:	2000      	movs	r0, #0
  409acc:	4770      	bx	lr
  409ace:	4621      	mov	r1, r4
  409ad0:	9800      	ldr	r0, [sp, #0]
  409ad2:	f7ff fda3 	bl	40961c <_fflush_r>
  409ad6:	b370      	cbz	r0, 409b36 <__sfvwrite_r+0x15a>
  409ad8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  409adc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  409ae0:	f04f 30ff 	mov.w	r0, #4294967295
  409ae4:	81a3      	strh	r3, [r4, #12]
  409ae6:	b003      	add	sp, #12
  409ae8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409aec:	4681      	mov	r9, r0
  409aee:	4633      	mov	r3, r6
  409af0:	464e      	mov	r6, r9
  409af2:	46a8      	mov	r8, r5
  409af4:	469a      	mov	sl, r3
  409af6:	464d      	mov	r5, r9
  409af8:	b34e      	cbz	r6, 409b4e <__sfvwrite_r+0x172>
  409afa:	b380      	cbz	r0, 409b5e <__sfvwrite_r+0x182>
  409afc:	6820      	ldr	r0, [r4, #0]
  409afe:	6923      	ldr	r3, [r4, #16]
  409b00:	6962      	ldr	r2, [r4, #20]
  409b02:	45b1      	cmp	r9, r6
  409b04:	46cb      	mov	fp, r9
  409b06:	bf28      	it	cs
  409b08:	46b3      	movcs	fp, r6
  409b0a:	4298      	cmp	r0, r3
  409b0c:	465f      	mov	r7, fp
  409b0e:	d904      	bls.n	409b1a <__sfvwrite_r+0x13e>
  409b10:	68a3      	ldr	r3, [r4, #8]
  409b12:	4413      	add	r3, r2
  409b14:	459b      	cmp	fp, r3
  409b16:	f300 80a6 	bgt.w	409c66 <__sfvwrite_r+0x28a>
  409b1a:	4593      	cmp	fp, r2
  409b1c:	db4b      	blt.n	409bb6 <__sfvwrite_r+0x1da>
  409b1e:	4613      	mov	r3, r2
  409b20:	6a67      	ldr	r7, [r4, #36]	; 0x24
  409b22:	69e1      	ldr	r1, [r4, #28]
  409b24:	9800      	ldr	r0, [sp, #0]
  409b26:	462a      	mov	r2, r5
  409b28:	47b8      	blx	r7
  409b2a:	1e07      	subs	r7, r0, #0
  409b2c:	ddd4      	ble.n	409ad8 <__sfvwrite_r+0xfc>
  409b2e:	ebb9 0907 	subs.w	r9, r9, r7
  409b32:	d0cc      	beq.n	409ace <__sfvwrite_r+0xf2>
  409b34:	2001      	movs	r0, #1
  409b36:	f8da 3008 	ldr.w	r3, [sl, #8]
  409b3a:	1bdb      	subs	r3, r3, r7
  409b3c:	443d      	add	r5, r7
  409b3e:	1bf6      	subs	r6, r6, r7
  409b40:	f8ca 3008 	str.w	r3, [sl, #8]
  409b44:	2b00      	cmp	r3, #0
  409b46:	f43f af78 	beq.w	409a3a <__sfvwrite_r+0x5e>
  409b4a:	2e00      	cmp	r6, #0
  409b4c:	d1d5      	bne.n	409afa <__sfvwrite_r+0x11e>
  409b4e:	f108 0308 	add.w	r3, r8, #8
  409b52:	e913 0060 	ldmdb	r3, {r5, r6}
  409b56:	4698      	mov	r8, r3
  409b58:	3308      	adds	r3, #8
  409b5a:	2e00      	cmp	r6, #0
  409b5c:	d0f9      	beq.n	409b52 <__sfvwrite_r+0x176>
  409b5e:	4632      	mov	r2, r6
  409b60:	210a      	movs	r1, #10
  409b62:	4628      	mov	r0, r5
  409b64:	f000 f96c 	bl	409e40 <memchr>
  409b68:	2800      	cmp	r0, #0
  409b6a:	f000 80a1 	beq.w	409cb0 <__sfvwrite_r+0x2d4>
  409b6e:	3001      	adds	r0, #1
  409b70:	eba0 0905 	sub.w	r9, r0, r5
  409b74:	e7c2      	b.n	409afc <__sfvwrite_r+0x120>
  409b76:	6820      	ldr	r0, [r4, #0]
  409b78:	6923      	ldr	r3, [r4, #16]
  409b7a:	4298      	cmp	r0, r3
  409b7c:	d802      	bhi.n	409b84 <__sfvwrite_r+0x1a8>
  409b7e:	6963      	ldr	r3, [r4, #20]
  409b80:	429f      	cmp	r7, r3
  409b82:	d25d      	bcs.n	409c40 <__sfvwrite_r+0x264>
  409b84:	45b8      	cmp	r8, r7
  409b86:	bf28      	it	cs
  409b88:	46b8      	movcs	r8, r7
  409b8a:	4642      	mov	r2, r8
  409b8c:	4649      	mov	r1, r9
  409b8e:	f000 f9a7 	bl	409ee0 <memmove>
  409b92:	68a3      	ldr	r3, [r4, #8]
  409b94:	6822      	ldr	r2, [r4, #0]
  409b96:	eba3 0308 	sub.w	r3, r3, r8
  409b9a:	4442      	add	r2, r8
  409b9c:	60a3      	str	r3, [r4, #8]
  409b9e:	6022      	str	r2, [r4, #0]
  409ba0:	b10b      	cbz	r3, 409ba6 <__sfvwrite_r+0x1ca>
  409ba2:	46c2      	mov	sl, r8
  409ba4:	e779      	b.n	409a9a <__sfvwrite_r+0xbe>
  409ba6:	4621      	mov	r1, r4
  409ba8:	9800      	ldr	r0, [sp, #0]
  409baa:	f7ff fd37 	bl	40961c <_fflush_r>
  409bae:	2800      	cmp	r0, #0
  409bb0:	d192      	bne.n	409ad8 <__sfvwrite_r+0xfc>
  409bb2:	46c2      	mov	sl, r8
  409bb4:	e771      	b.n	409a9a <__sfvwrite_r+0xbe>
  409bb6:	465a      	mov	r2, fp
  409bb8:	4629      	mov	r1, r5
  409bba:	f000 f991 	bl	409ee0 <memmove>
  409bbe:	68a2      	ldr	r2, [r4, #8]
  409bc0:	6823      	ldr	r3, [r4, #0]
  409bc2:	eba2 020b 	sub.w	r2, r2, fp
  409bc6:	445b      	add	r3, fp
  409bc8:	60a2      	str	r2, [r4, #8]
  409bca:	6023      	str	r3, [r4, #0]
  409bcc:	e7af      	b.n	409b2e <__sfvwrite_r+0x152>
  409bce:	6820      	ldr	r0, [r4, #0]
  409bd0:	46b8      	mov	r8, r7
  409bd2:	46ba      	mov	sl, r7
  409bd4:	46bb      	mov	fp, r7
  409bd6:	e755      	b.n	409a84 <__sfvwrite_r+0xa8>
  409bd8:	6962      	ldr	r2, [r4, #20]
  409bda:	6820      	ldr	r0, [r4, #0]
  409bdc:	6921      	ldr	r1, [r4, #16]
  409bde:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  409be2:	eba0 0a01 	sub.w	sl, r0, r1
  409be6:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  409bea:	f10a 0001 	add.w	r0, sl, #1
  409bee:	ea4f 0868 	mov.w	r8, r8, asr #1
  409bf2:	4438      	add	r0, r7
  409bf4:	4540      	cmp	r0, r8
  409bf6:	4642      	mov	r2, r8
  409bf8:	bf84      	itt	hi
  409bfa:	4680      	movhi	r8, r0
  409bfc:	4642      	movhi	r2, r8
  409bfe:	055b      	lsls	r3, r3, #21
  409c00:	d544      	bpl.n	409c8c <__sfvwrite_r+0x2b0>
  409c02:	4611      	mov	r1, r2
  409c04:	9800      	ldr	r0, [sp, #0]
  409c06:	f7fc fbe1 	bl	4063cc <_malloc_r>
  409c0a:	4683      	mov	fp, r0
  409c0c:	2800      	cmp	r0, #0
  409c0e:	d055      	beq.n	409cbc <__sfvwrite_r+0x2e0>
  409c10:	4652      	mov	r2, sl
  409c12:	6921      	ldr	r1, [r4, #16]
  409c14:	f7fc fe8a 	bl	40692c <memcpy>
  409c18:	89a3      	ldrh	r3, [r4, #12]
  409c1a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  409c1e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  409c22:	81a3      	strh	r3, [r4, #12]
  409c24:	eb0b 000a 	add.w	r0, fp, sl
  409c28:	eba8 030a 	sub.w	r3, r8, sl
  409c2c:	f8c4 b010 	str.w	fp, [r4, #16]
  409c30:	f8c4 8014 	str.w	r8, [r4, #20]
  409c34:	6020      	str	r0, [r4, #0]
  409c36:	60a3      	str	r3, [r4, #8]
  409c38:	46b8      	mov	r8, r7
  409c3a:	46ba      	mov	sl, r7
  409c3c:	46bb      	mov	fp, r7
  409c3e:	e721      	b.n	409a84 <__sfvwrite_r+0xa8>
  409c40:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  409c44:	42b9      	cmp	r1, r7
  409c46:	bf28      	it	cs
  409c48:	4639      	movcs	r1, r7
  409c4a:	464a      	mov	r2, r9
  409c4c:	fb91 f1f3 	sdiv	r1, r1, r3
  409c50:	9800      	ldr	r0, [sp, #0]
  409c52:	6a66      	ldr	r6, [r4, #36]	; 0x24
  409c54:	fb03 f301 	mul.w	r3, r3, r1
  409c58:	69e1      	ldr	r1, [r4, #28]
  409c5a:	47b0      	blx	r6
  409c5c:	f1b0 0a00 	subs.w	sl, r0, #0
  409c60:	f73f af1b 	bgt.w	409a9a <__sfvwrite_r+0xbe>
  409c64:	e738      	b.n	409ad8 <__sfvwrite_r+0xfc>
  409c66:	461a      	mov	r2, r3
  409c68:	4629      	mov	r1, r5
  409c6a:	9301      	str	r3, [sp, #4]
  409c6c:	f000 f938 	bl	409ee0 <memmove>
  409c70:	6822      	ldr	r2, [r4, #0]
  409c72:	9b01      	ldr	r3, [sp, #4]
  409c74:	9800      	ldr	r0, [sp, #0]
  409c76:	441a      	add	r2, r3
  409c78:	6022      	str	r2, [r4, #0]
  409c7a:	4621      	mov	r1, r4
  409c7c:	f7ff fcce 	bl	40961c <_fflush_r>
  409c80:	9b01      	ldr	r3, [sp, #4]
  409c82:	2800      	cmp	r0, #0
  409c84:	f47f af28 	bne.w	409ad8 <__sfvwrite_r+0xfc>
  409c88:	461f      	mov	r7, r3
  409c8a:	e750      	b.n	409b2e <__sfvwrite_r+0x152>
  409c8c:	9800      	ldr	r0, [sp, #0]
  409c8e:	f000 fc85 	bl	40a59c <_realloc_r>
  409c92:	4683      	mov	fp, r0
  409c94:	2800      	cmp	r0, #0
  409c96:	d1c5      	bne.n	409c24 <__sfvwrite_r+0x248>
  409c98:	9d00      	ldr	r5, [sp, #0]
  409c9a:	6921      	ldr	r1, [r4, #16]
  409c9c:	4628      	mov	r0, r5
  409c9e:	f7ff fdb7 	bl	409810 <_free_r>
  409ca2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  409ca6:	220c      	movs	r2, #12
  409ca8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  409cac:	602a      	str	r2, [r5, #0]
  409cae:	e715      	b.n	409adc <__sfvwrite_r+0x100>
  409cb0:	f106 0901 	add.w	r9, r6, #1
  409cb4:	e722      	b.n	409afc <__sfvwrite_r+0x120>
  409cb6:	f04f 30ff 	mov.w	r0, #4294967295
  409cba:	e6bf      	b.n	409a3c <__sfvwrite_r+0x60>
  409cbc:	9a00      	ldr	r2, [sp, #0]
  409cbe:	230c      	movs	r3, #12
  409cc0:	6013      	str	r3, [r2, #0]
  409cc2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  409cc6:	e709      	b.n	409adc <__sfvwrite_r+0x100>
  409cc8:	7ffffc00 	.word	0x7ffffc00

00409ccc <_fwalk_reent>:
  409ccc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  409cd0:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  409cd4:	d01f      	beq.n	409d16 <_fwalk_reent+0x4a>
  409cd6:	4688      	mov	r8, r1
  409cd8:	4606      	mov	r6, r0
  409cda:	f04f 0900 	mov.w	r9, #0
  409cde:	687d      	ldr	r5, [r7, #4]
  409ce0:	68bc      	ldr	r4, [r7, #8]
  409ce2:	3d01      	subs	r5, #1
  409ce4:	d411      	bmi.n	409d0a <_fwalk_reent+0x3e>
  409ce6:	89a3      	ldrh	r3, [r4, #12]
  409ce8:	2b01      	cmp	r3, #1
  409cea:	f105 35ff 	add.w	r5, r5, #4294967295
  409cee:	d908      	bls.n	409d02 <_fwalk_reent+0x36>
  409cf0:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  409cf4:	3301      	adds	r3, #1
  409cf6:	4621      	mov	r1, r4
  409cf8:	4630      	mov	r0, r6
  409cfa:	d002      	beq.n	409d02 <_fwalk_reent+0x36>
  409cfc:	47c0      	blx	r8
  409cfe:	ea49 0900 	orr.w	r9, r9, r0
  409d02:	1c6b      	adds	r3, r5, #1
  409d04:	f104 0468 	add.w	r4, r4, #104	; 0x68
  409d08:	d1ed      	bne.n	409ce6 <_fwalk_reent+0x1a>
  409d0a:	683f      	ldr	r7, [r7, #0]
  409d0c:	2f00      	cmp	r7, #0
  409d0e:	d1e6      	bne.n	409cde <_fwalk_reent+0x12>
  409d10:	4648      	mov	r0, r9
  409d12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  409d16:	46b9      	mov	r9, r7
  409d18:	4648      	mov	r0, r9
  409d1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  409d1e:	bf00      	nop

00409d20 <_localeconv_r>:
  409d20:	4a04      	ldr	r2, [pc, #16]	; (409d34 <_localeconv_r+0x14>)
  409d22:	4b05      	ldr	r3, [pc, #20]	; (409d38 <_localeconv_r+0x18>)
  409d24:	6812      	ldr	r2, [r2, #0]
  409d26:	6b50      	ldr	r0, [r2, #52]	; 0x34
  409d28:	2800      	cmp	r0, #0
  409d2a:	bf08      	it	eq
  409d2c:	4618      	moveq	r0, r3
  409d2e:	30f0      	adds	r0, #240	; 0xf0
  409d30:	4770      	bx	lr
  409d32:	bf00      	nop
  409d34:	20400010 	.word	0x20400010
  409d38:	20400854 	.word	0x20400854

00409d3c <__retarget_lock_init_recursive>:
  409d3c:	4770      	bx	lr
  409d3e:	bf00      	nop

00409d40 <__retarget_lock_close_recursive>:
  409d40:	4770      	bx	lr
  409d42:	bf00      	nop

00409d44 <__retarget_lock_acquire_recursive>:
  409d44:	4770      	bx	lr
  409d46:	bf00      	nop

00409d48 <__retarget_lock_release_recursive>:
  409d48:	4770      	bx	lr
  409d4a:	bf00      	nop

00409d4c <__swhatbuf_r>:
  409d4c:	b570      	push	{r4, r5, r6, lr}
  409d4e:	460c      	mov	r4, r1
  409d50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  409d54:	2900      	cmp	r1, #0
  409d56:	b090      	sub	sp, #64	; 0x40
  409d58:	4615      	mov	r5, r2
  409d5a:	461e      	mov	r6, r3
  409d5c:	db14      	blt.n	409d88 <__swhatbuf_r+0x3c>
  409d5e:	aa01      	add	r2, sp, #4
  409d60:	f000 fff0 	bl	40ad44 <_fstat_r>
  409d64:	2800      	cmp	r0, #0
  409d66:	db0f      	blt.n	409d88 <__swhatbuf_r+0x3c>
  409d68:	9a02      	ldr	r2, [sp, #8]
  409d6a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  409d6e:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  409d72:	fab2 f282 	clz	r2, r2
  409d76:	0952      	lsrs	r2, r2, #5
  409d78:	f44f 6380 	mov.w	r3, #1024	; 0x400
  409d7c:	f44f 6000 	mov.w	r0, #2048	; 0x800
  409d80:	6032      	str	r2, [r6, #0]
  409d82:	602b      	str	r3, [r5, #0]
  409d84:	b010      	add	sp, #64	; 0x40
  409d86:	bd70      	pop	{r4, r5, r6, pc}
  409d88:	89a2      	ldrh	r2, [r4, #12]
  409d8a:	2300      	movs	r3, #0
  409d8c:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  409d90:	6033      	str	r3, [r6, #0]
  409d92:	d004      	beq.n	409d9e <__swhatbuf_r+0x52>
  409d94:	2240      	movs	r2, #64	; 0x40
  409d96:	4618      	mov	r0, r3
  409d98:	602a      	str	r2, [r5, #0]
  409d9a:	b010      	add	sp, #64	; 0x40
  409d9c:	bd70      	pop	{r4, r5, r6, pc}
  409d9e:	f44f 6380 	mov.w	r3, #1024	; 0x400
  409da2:	602b      	str	r3, [r5, #0]
  409da4:	b010      	add	sp, #64	; 0x40
  409da6:	bd70      	pop	{r4, r5, r6, pc}

00409da8 <__smakebuf_r>:
  409da8:	898a      	ldrh	r2, [r1, #12]
  409daa:	0792      	lsls	r2, r2, #30
  409dac:	460b      	mov	r3, r1
  409dae:	d506      	bpl.n	409dbe <__smakebuf_r+0x16>
  409db0:	f101 0243 	add.w	r2, r1, #67	; 0x43
  409db4:	2101      	movs	r1, #1
  409db6:	601a      	str	r2, [r3, #0]
  409db8:	611a      	str	r2, [r3, #16]
  409dba:	6159      	str	r1, [r3, #20]
  409dbc:	4770      	bx	lr
  409dbe:	b5f0      	push	{r4, r5, r6, r7, lr}
  409dc0:	b083      	sub	sp, #12
  409dc2:	ab01      	add	r3, sp, #4
  409dc4:	466a      	mov	r2, sp
  409dc6:	460c      	mov	r4, r1
  409dc8:	4606      	mov	r6, r0
  409dca:	f7ff ffbf 	bl	409d4c <__swhatbuf_r>
  409dce:	9900      	ldr	r1, [sp, #0]
  409dd0:	4605      	mov	r5, r0
  409dd2:	4630      	mov	r0, r6
  409dd4:	f7fc fafa 	bl	4063cc <_malloc_r>
  409dd8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  409ddc:	b1d8      	cbz	r0, 409e16 <__smakebuf_r+0x6e>
  409dde:	9a01      	ldr	r2, [sp, #4]
  409de0:	4f15      	ldr	r7, [pc, #84]	; (409e38 <__smakebuf_r+0x90>)
  409de2:	9900      	ldr	r1, [sp, #0]
  409de4:	63f7      	str	r7, [r6, #60]	; 0x3c
  409de6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  409dea:	81a3      	strh	r3, [r4, #12]
  409dec:	6020      	str	r0, [r4, #0]
  409dee:	6120      	str	r0, [r4, #16]
  409df0:	6161      	str	r1, [r4, #20]
  409df2:	b91a      	cbnz	r2, 409dfc <__smakebuf_r+0x54>
  409df4:	432b      	orrs	r3, r5
  409df6:	81a3      	strh	r3, [r4, #12]
  409df8:	b003      	add	sp, #12
  409dfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
  409dfc:	4630      	mov	r0, r6
  409dfe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  409e02:	f000 ffb3 	bl	40ad6c <_isatty_r>
  409e06:	b1a0      	cbz	r0, 409e32 <__smakebuf_r+0x8a>
  409e08:	89a3      	ldrh	r3, [r4, #12]
  409e0a:	f023 0303 	bic.w	r3, r3, #3
  409e0e:	f043 0301 	orr.w	r3, r3, #1
  409e12:	b21b      	sxth	r3, r3
  409e14:	e7ee      	b.n	409df4 <__smakebuf_r+0x4c>
  409e16:	059a      	lsls	r2, r3, #22
  409e18:	d4ee      	bmi.n	409df8 <__smakebuf_r+0x50>
  409e1a:	f023 0303 	bic.w	r3, r3, #3
  409e1e:	f104 0243 	add.w	r2, r4, #67	; 0x43
  409e22:	f043 0302 	orr.w	r3, r3, #2
  409e26:	2101      	movs	r1, #1
  409e28:	81a3      	strh	r3, [r4, #12]
  409e2a:	6022      	str	r2, [r4, #0]
  409e2c:	6122      	str	r2, [r4, #16]
  409e2e:	6161      	str	r1, [r4, #20]
  409e30:	e7e2      	b.n	409df8 <__smakebuf_r+0x50>
  409e32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  409e36:	e7dd      	b.n	409df4 <__smakebuf_r+0x4c>
  409e38:	00409671 	.word	0x00409671
  409e3c:	00000000 	.word	0x00000000

00409e40 <memchr>:
  409e40:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  409e44:	2a10      	cmp	r2, #16
  409e46:	db2b      	blt.n	409ea0 <memchr+0x60>
  409e48:	f010 0f07 	tst.w	r0, #7
  409e4c:	d008      	beq.n	409e60 <memchr+0x20>
  409e4e:	f810 3b01 	ldrb.w	r3, [r0], #1
  409e52:	3a01      	subs	r2, #1
  409e54:	428b      	cmp	r3, r1
  409e56:	d02d      	beq.n	409eb4 <memchr+0x74>
  409e58:	f010 0f07 	tst.w	r0, #7
  409e5c:	b342      	cbz	r2, 409eb0 <memchr+0x70>
  409e5e:	d1f6      	bne.n	409e4e <memchr+0xe>
  409e60:	b4f0      	push	{r4, r5, r6, r7}
  409e62:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  409e66:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  409e6a:	f022 0407 	bic.w	r4, r2, #7
  409e6e:	f07f 0700 	mvns.w	r7, #0
  409e72:	2300      	movs	r3, #0
  409e74:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  409e78:	3c08      	subs	r4, #8
  409e7a:	ea85 0501 	eor.w	r5, r5, r1
  409e7e:	ea86 0601 	eor.w	r6, r6, r1
  409e82:	fa85 f547 	uadd8	r5, r5, r7
  409e86:	faa3 f587 	sel	r5, r3, r7
  409e8a:	fa86 f647 	uadd8	r6, r6, r7
  409e8e:	faa5 f687 	sel	r6, r5, r7
  409e92:	b98e      	cbnz	r6, 409eb8 <memchr+0x78>
  409e94:	d1ee      	bne.n	409e74 <memchr+0x34>
  409e96:	bcf0      	pop	{r4, r5, r6, r7}
  409e98:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  409e9c:	f002 0207 	and.w	r2, r2, #7
  409ea0:	b132      	cbz	r2, 409eb0 <memchr+0x70>
  409ea2:	f810 3b01 	ldrb.w	r3, [r0], #1
  409ea6:	3a01      	subs	r2, #1
  409ea8:	ea83 0301 	eor.w	r3, r3, r1
  409eac:	b113      	cbz	r3, 409eb4 <memchr+0x74>
  409eae:	d1f8      	bne.n	409ea2 <memchr+0x62>
  409eb0:	2000      	movs	r0, #0
  409eb2:	4770      	bx	lr
  409eb4:	3801      	subs	r0, #1
  409eb6:	4770      	bx	lr
  409eb8:	2d00      	cmp	r5, #0
  409eba:	bf06      	itte	eq
  409ebc:	4635      	moveq	r5, r6
  409ebe:	3803      	subeq	r0, #3
  409ec0:	3807      	subne	r0, #7
  409ec2:	f015 0f01 	tst.w	r5, #1
  409ec6:	d107      	bne.n	409ed8 <memchr+0x98>
  409ec8:	3001      	adds	r0, #1
  409eca:	f415 7f80 	tst.w	r5, #256	; 0x100
  409ece:	bf02      	ittt	eq
  409ed0:	3001      	addeq	r0, #1
  409ed2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  409ed6:	3001      	addeq	r0, #1
  409ed8:	bcf0      	pop	{r4, r5, r6, r7}
  409eda:	3801      	subs	r0, #1
  409edc:	4770      	bx	lr
  409ede:	bf00      	nop

00409ee0 <memmove>:
  409ee0:	4288      	cmp	r0, r1
  409ee2:	b5f0      	push	{r4, r5, r6, r7, lr}
  409ee4:	d90d      	bls.n	409f02 <memmove+0x22>
  409ee6:	188b      	adds	r3, r1, r2
  409ee8:	4298      	cmp	r0, r3
  409eea:	d20a      	bcs.n	409f02 <memmove+0x22>
  409eec:	1884      	adds	r4, r0, r2
  409eee:	2a00      	cmp	r2, #0
  409ef0:	d051      	beq.n	409f96 <memmove+0xb6>
  409ef2:	4622      	mov	r2, r4
  409ef4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  409ef8:	f802 4d01 	strb.w	r4, [r2, #-1]!
  409efc:	4299      	cmp	r1, r3
  409efe:	d1f9      	bne.n	409ef4 <memmove+0x14>
  409f00:	bdf0      	pop	{r4, r5, r6, r7, pc}
  409f02:	2a0f      	cmp	r2, #15
  409f04:	d948      	bls.n	409f98 <memmove+0xb8>
  409f06:	ea41 0300 	orr.w	r3, r1, r0
  409f0a:	079b      	lsls	r3, r3, #30
  409f0c:	d146      	bne.n	409f9c <memmove+0xbc>
  409f0e:	f100 0410 	add.w	r4, r0, #16
  409f12:	f101 0310 	add.w	r3, r1, #16
  409f16:	4615      	mov	r5, r2
  409f18:	f853 6c10 	ldr.w	r6, [r3, #-16]
  409f1c:	f844 6c10 	str.w	r6, [r4, #-16]
  409f20:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  409f24:	f844 6c0c 	str.w	r6, [r4, #-12]
  409f28:	f853 6c08 	ldr.w	r6, [r3, #-8]
  409f2c:	f844 6c08 	str.w	r6, [r4, #-8]
  409f30:	3d10      	subs	r5, #16
  409f32:	f853 6c04 	ldr.w	r6, [r3, #-4]
  409f36:	f844 6c04 	str.w	r6, [r4, #-4]
  409f3a:	2d0f      	cmp	r5, #15
  409f3c:	f103 0310 	add.w	r3, r3, #16
  409f40:	f104 0410 	add.w	r4, r4, #16
  409f44:	d8e8      	bhi.n	409f18 <memmove+0x38>
  409f46:	f1a2 0310 	sub.w	r3, r2, #16
  409f4a:	f023 030f 	bic.w	r3, r3, #15
  409f4e:	f002 0e0f 	and.w	lr, r2, #15
  409f52:	3310      	adds	r3, #16
  409f54:	f1be 0f03 	cmp.w	lr, #3
  409f58:	4419      	add	r1, r3
  409f5a:	4403      	add	r3, r0
  409f5c:	d921      	bls.n	409fa2 <memmove+0xc2>
  409f5e:	1f1e      	subs	r6, r3, #4
  409f60:	460d      	mov	r5, r1
  409f62:	4674      	mov	r4, lr
  409f64:	3c04      	subs	r4, #4
  409f66:	f855 7b04 	ldr.w	r7, [r5], #4
  409f6a:	f846 7f04 	str.w	r7, [r6, #4]!
  409f6e:	2c03      	cmp	r4, #3
  409f70:	d8f8      	bhi.n	409f64 <memmove+0x84>
  409f72:	f1ae 0404 	sub.w	r4, lr, #4
  409f76:	f024 0403 	bic.w	r4, r4, #3
  409f7a:	3404      	adds	r4, #4
  409f7c:	4421      	add	r1, r4
  409f7e:	4423      	add	r3, r4
  409f80:	f002 0203 	and.w	r2, r2, #3
  409f84:	b162      	cbz	r2, 409fa0 <memmove+0xc0>
  409f86:	3b01      	subs	r3, #1
  409f88:	440a      	add	r2, r1
  409f8a:	f811 4b01 	ldrb.w	r4, [r1], #1
  409f8e:	f803 4f01 	strb.w	r4, [r3, #1]!
  409f92:	428a      	cmp	r2, r1
  409f94:	d1f9      	bne.n	409f8a <memmove+0xaa>
  409f96:	bdf0      	pop	{r4, r5, r6, r7, pc}
  409f98:	4603      	mov	r3, r0
  409f9a:	e7f3      	b.n	409f84 <memmove+0xa4>
  409f9c:	4603      	mov	r3, r0
  409f9e:	e7f2      	b.n	409f86 <memmove+0xa6>
  409fa0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  409fa2:	4672      	mov	r2, lr
  409fa4:	e7ee      	b.n	409f84 <memmove+0xa4>
  409fa6:	bf00      	nop

00409fa8 <_Balloc>:
  409fa8:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  409faa:	b570      	push	{r4, r5, r6, lr}
  409fac:	4605      	mov	r5, r0
  409fae:	460c      	mov	r4, r1
  409fb0:	b14b      	cbz	r3, 409fc6 <_Balloc+0x1e>
  409fb2:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  409fb6:	b180      	cbz	r0, 409fda <_Balloc+0x32>
  409fb8:	6802      	ldr	r2, [r0, #0]
  409fba:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  409fbe:	2300      	movs	r3, #0
  409fc0:	6103      	str	r3, [r0, #16]
  409fc2:	60c3      	str	r3, [r0, #12]
  409fc4:	bd70      	pop	{r4, r5, r6, pc}
  409fc6:	2221      	movs	r2, #33	; 0x21
  409fc8:	2104      	movs	r1, #4
  409fca:	f000 fd93 	bl	40aaf4 <_calloc_r>
  409fce:	64e8      	str	r0, [r5, #76]	; 0x4c
  409fd0:	4603      	mov	r3, r0
  409fd2:	2800      	cmp	r0, #0
  409fd4:	d1ed      	bne.n	409fb2 <_Balloc+0xa>
  409fd6:	2000      	movs	r0, #0
  409fd8:	bd70      	pop	{r4, r5, r6, pc}
  409fda:	2101      	movs	r1, #1
  409fdc:	fa01 f604 	lsl.w	r6, r1, r4
  409fe0:	1d72      	adds	r2, r6, #5
  409fe2:	4628      	mov	r0, r5
  409fe4:	0092      	lsls	r2, r2, #2
  409fe6:	f000 fd85 	bl	40aaf4 <_calloc_r>
  409fea:	2800      	cmp	r0, #0
  409fec:	d0f3      	beq.n	409fd6 <_Balloc+0x2e>
  409fee:	6044      	str	r4, [r0, #4]
  409ff0:	6086      	str	r6, [r0, #8]
  409ff2:	e7e4      	b.n	409fbe <_Balloc+0x16>

00409ff4 <_Bfree>:
  409ff4:	b131      	cbz	r1, 40a004 <_Bfree+0x10>
  409ff6:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  409ff8:	684a      	ldr	r2, [r1, #4]
  409ffa:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  409ffe:	6008      	str	r0, [r1, #0]
  40a000:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  40a004:	4770      	bx	lr
  40a006:	bf00      	nop

0040a008 <__multadd>:
  40a008:	b5f0      	push	{r4, r5, r6, r7, lr}
  40a00a:	690c      	ldr	r4, [r1, #16]
  40a00c:	b083      	sub	sp, #12
  40a00e:	460d      	mov	r5, r1
  40a010:	4606      	mov	r6, r0
  40a012:	f101 0e14 	add.w	lr, r1, #20
  40a016:	2700      	movs	r7, #0
  40a018:	f8de 0000 	ldr.w	r0, [lr]
  40a01c:	b281      	uxth	r1, r0
  40a01e:	fb02 3301 	mla	r3, r2, r1, r3
  40a022:	0c01      	lsrs	r1, r0, #16
  40a024:	0c18      	lsrs	r0, r3, #16
  40a026:	fb02 0101 	mla	r1, r2, r1, r0
  40a02a:	b29b      	uxth	r3, r3
  40a02c:	3701      	adds	r7, #1
  40a02e:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  40a032:	42bc      	cmp	r4, r7
  40a034:	f84e 3b04 	str.w	r3, [lr], #4
  40a038:	ea4f 4311 	mov.w	r3, r1, lsr #16
  40a03c:	dcec      	bgt.n	40a018 <__multadd+0x10>
  40a03e:	b13b      	cbz	r3, 40a050 <__multadd+0x48>
  40a040:	68aa      	ldr	r2, [r5, #8]
  40a042:	4294      	cmp	r4, r2
  40a044:	da07      	bge.n	40a056 <__multadd+0x4e>
  40a046:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  40a04a:	3401      	adds	r4, #1
  40a04c:	6153      	str	r3, [r2, #20]
  40a04e:	612c      	str	r4, [r5, #16]
  40a050:	4628      	mov	r0, r5
  40a052:	b003      	add	sp, #12
  40a054:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40a056:	6869      	ldr	r1, [r5, #4]
  40a058:	9301      	str	r3, [sp, #4]
  40a05a:	3101      	adds	r1, #1
  40a05c:	4630      	mov	r0, r6
  40a05e:	f7ff ffa3 	bl	409fa8 <_Balloc>
  40a062:	692a      	ldr	r2, [r5, #16]
  40a064:	3202      	adds	r2, #2
  40a066:	f105 010c 	add.w	r1, r5, #12
  40a06a:	4607      	mov	r7, r0
  40a06c:	0092      	lsls	r2, r2, #2
  40a06e:	300c      	adds	r0, #12
  40a070:	f7fc fc5c 	bl	40692c <memcpy>
  40a074:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  40a076:	6869      	ldr	r1, [r5, #4]
  40a078:	9b01      	ldr	r3, [sp, #4]
  40a07a:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  40a07e:	6028      	str	r0, [r5, #0]
  40a080:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  40a084:	463d      	mov	r5, r7
  40a086:	e7de      	b.n	40a046 <__multadd+0x3e>

0040a088 <__hi0bits>:
  40a088:	0c02      	lsrs	r2, r0, #16
  40a08a:	0412      	lsls	r2, r2, #16
  40a08c:	4603      	mov	r3, r0
  40a08e:	b9b2      	cbnz	r2, 40a0be <__hi0bits+0x36>
  40a090:	0403      	lsls	r3, r0, #16
  40a092:	2010      	movs	r0, #16
  40a094:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  40a098:	bf04      	itt	eq
  40a09a:	021b      	lsleq	r3, r3, #8
  40a09c:	3008      	addeq	r0, #8
  40a09e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  40a0a2:	bf04      	itt	eq
  40a0a4:	011b      	lsleq	r3, r3, #4
  40a0a6:	3004      	addeq	r0, #4
  40a0a8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  40a0ac:	bf04      	itt	eq
  40a0ae:	009b      	lsleq	r3, r3, #2
  40a0b0:	3002      	addeq	r0, #2
  40a0b2:	2b00      	cmp	r3, #0
  40a0b4:	db02      	blt.n	40a0bc <__hi0bits+0x34>
  40a0b6:	005b      	lsls	r3, r3, #1
  40a0b8:	d403      	bmi.n	40a0c2 <__hi0bits+0x3a>
  40a0ba:	2020      	movs	r0, #32
  40a0bc:	4770      	bx	lr
  40a0be:	2000      	movs	r0, #0
  40a0c0:	e7e8      	b.n	40a094 <__hi0bits+0xc>
  40a0c2:	3001      	adds	r0, #1
  40a0c4:	4770      	bx	lr
  40a0c6:	bf00      	nop

0040a0c8 <__lo0bits>:
  40a0c8:	6803      	ldr	r3, [r0, #0]
  40a0ca:	f013 0207 	ands.w	r2, r3, #7
  40a0ce:	4601      	mov	r1, r0
  40a0d0:	d007      	beq.n	40a0e2 <__lo0bits+0x1a>
  40a0d2:	07da      	lsls	r2, r3, #31
  40a0d4:	d421      	bmi.n	40a11a <__lo0bits+0x52>
  40a0d6:	0798      	lsls	r0, r3, #30
  40a0d8:	d421      	bmi.n	40a11e <__lo0bits+0x56>
  40a0da:	089b      	lsrs	r3, r3, #2
  40a0dc:	600b      	str	r3, [r1, #0]
  40a0de:	2002      	movs	r0, #2
  40a0e0:	4770      	bx	lr
  40a0e2:	b298      	uxth	r0, r3
  40a0e4:	b198      	cbz	r0, 40a10e <__lo0bits+0x46>
  40a0e6:	4610      	mov	r0, r2
  40a0e8:	f013 0fff 	tst.w	r3, #255	; 0xff
  40a0ec:	bf04      	itt	eq
  40a0ee:	0a1b      	lsreq	r3, r3, #8
  40a0f0:	3008      	addeq	r0, #8
  40a0f2:	071a      	lsls	r2, r3, #28
  40a0f4:	bf04      	itt	eq
  40a0f6:	091b      	lsreq	r3, r3, #4
  40a0f8:	3004      	addeq	r0, #4
  40a0fa:	079a      	lsls	r2, r3, #30
  40a0fc:	bf04      	itt	eq
  40a0fe:	089b      	lsreq	r3, r3, #2
  40a100:	3002      	addeq	r0, #2
  40a102:	07da      	lsls	r2, r3, #31
  40a104:	d407      	bmi.n	40a116 <__lo0bits+0x4e>
  40a106:	085b      	lsrs	r3, r3, #1
  40a108:	d104      	bne.n	40a114 <__lo0bits+0x4c>
  40a10a:	2020      	movs	r0, #32
  40a10c:	4770      	bx	lr
  40a10e:	0c1b      	lsrs	r3, r3, #16
  40a110:	2010      	movs	r0, #16
  40a112:	e7e9      	b.n	40a0e8 <__lo0bits+0x20>
  40a114:	3001      	adds	r0, #1
  40a116:	600b      	str	r3, [r1, #0]
  40a118:	4770      	bx	lr
  40a11a:	2000      	movs	r0, #0
  40a11c:	4770      	bx	lr
  40a11e:	085b      	lsrs	r3, r3, #1
  40a120:	600b      	str	r3, [r1, #0]
  40a122:	2001      	movs	r0, #1
  40a124:	4770      	bx	lr
  40a126:	bf00      	nop

0040a128 <__i2b>:
  40a128:	b510      	push	{r4, lr}
  40a12a:	460c      	mov	r4, r1
  40a12c:	2101      	movs	r1, #1
  40a12e:	f7ff ff3b 	bl	409fa8 <_Balloc>
  40a132:	2201      	movs	r2, #1
  40a134:	6144      	str	r4, [r0, #20]
  40a136:	6102      	str	r2, [r0, #16]
  40a138:	bd10      	pop	{r4, pc}
  40a13a:	bf00      	nop

0040a13c <__multiply>:
  40a13c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40a140:	690c      	ldr	r4, [r1, #16]
  40a142:	6915      	ldr	r5, [r2, #16]
  40a144:	42ac      	cmp	r4, r5
  40a146:	b083      	sub	sp, #12
  40a148:	468b      	mov	fp, r1
  40a14a:	4616      	mov	r6, r2
  40a14c:	da04      	bge.n	40a158 <__multiply+0x1c>
  40a14e:	4622      	mov	r2, r4
  40a150:	46b3      	mov	fp, r6
  40a152:	462c      	mov	r4, r5
  40a154:	460e      	mov	r6, r1
  40a156:	4615      	mov	r5, r2
  40a158:	f8db 3008 	ldr.w	r3, [fp, #8]
  40a15c:	f8db 1004 	ldr.w	r1, [fp, #4]
  40a160:	eb04 0805 	add.w	r8, r4, r5
  40a164:	4598      	cmp	r8, r3
  40a166:	bfc8      	it	gt
  40a168:	3101      	addgt	r1, #1
  40a16a:	f7ff ff1d 	bl	409fa8 <_Balloc>
  40a16e:	f100 0914 	add.w	r9, r0, #20
  40a172:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  40a176:	45d1      	cmp	r9, sl
  40a178:	9000      	str	r0, [sp, #0]
  40a17a:	d205      	bcs.n	40a188 <__multiply+0x4c>
  40a17c:	464b      	mov	r3, r9
  40a17e:	2100      	movs	r1, #0
  40a180:	f843 1b04 	str.w	r1, [r3], #4
  40a184:	459a      	cmp	sl, r3
  40a186:	d8fb      	bhi.n	40a180 <__multiply+0x44>
  40a188:	f106 0c14 	add.w	ip, r6, #20
  40a18c:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  40a190:	f10b 0b14 	add.w	fp, fp, #20
  40a194:	459c      	cmp	ip, r3
  40a196:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  40a19a:	d24c      	bcs.n	40a236 <__multiply+0xfa>
  40a19c:	f8cd a004 	str.w	sl, [sp, #4]
  40a1a0:	469a      	mov	sl, r3
  40a1a2:	f8dc 5000 	ldr.w	r5, [ip]
  40a1a6:	b2af      	uxth	r7, r5
  40a1a8:	b1ef      	cbz	r7, 40a1e6 <__multiply+0xaa>
  40a1aa:	2100      	movs	r1, #0
  40a1ac:	464d      	mov	r5, r9
  40a1ae:	465e      	mov	r6, fp
  40a1b0:	460c      	mov	r4, r1
  40a1b2:	f856 2b04 	ldr.w	r2, [r6], #4
  40a1b6:	6828      	ldr	r0, [r5, #0]
  40a1b8:	b293      	uxth	r3, r2
  40a1ba:	b281      	uxth	r1, r0
  40a1bc:	fb07 1303 	mla	r3, r7, r3, r1
  40a1c0:	0c12      	lsrs	r2, r2, #16
  40a1c2:	0c01      	lsrs	r1, r0, #16
  40a1c4:	4423      	add	r3, r4
  40a1c6:	fb07 1102 	mla	r1, r7, r2, r1
  40a1ca:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  40a1ce:	b29b      	uxth	r3, r3
  40a1d0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  40a1d4:	45b6      	cmp	lr, r6
  40a1d6:	f845 3b04 	str.w	r3, [r5], #4
  40a1da:	ea4f 4411 	mov.w	r4, r1, lsr #16
  40a1de:	d8e8      	bhi.n	40a1b2 <__multiply+0x76>
  40a1e0:	602c      	str	r4, [r5, #0]
  40a1e2:	f8dc 5000 	ldr.w	r5, [ip]
  40a1e6:	0c2d      	lsrs	r5, r5, #16
  40a1e8:	d01d      	beq.n	40a226 <__multiply+0xea>
  40a1ea:	f8d9 3000 	ldr.w	r3, [r9]
  40a1ee:	4648      	mov	r0, r9
  40a1f0:	461c      	mov	r4, r3
  40a1f2:	4659      	mov	r1, fp
  40a1f4:	2200      	movs	r2, #0
  40a1f6:	880e      	ldrh	r6, [r1, #0]
  40a1f8:	0c24      	lsrs	r4, r4, #16
  40a1fa:	fb05 4406 	mla	r4, r5, r6, r4
  40a1fe:	4422      	add	r2, r4
  40a200:	b29b      	uxth	r3, r3
  40a202:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  40a206:	f840 3b04 	str.w	r3, [r0], #4
  40a20a:	f851 3b04 	ldr.w	r3, [r1], #4
  40a20e:	6804      	ldr	r4, [r0, #0]
  40a210:	0c1b      	lsrs	r3, r3, #16
  40a212:	b2a6      	uxth	r6, r4
  40a214:	fb05 6303 	mla	r3, r5, r3, r6
  40a218:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  40a21c:	458e      	cmp	lr, r1
  40a21e:	ea4f 4213 	mov.w	r2, r3, lsr #16
  40a222:	d8e8      	bhi.n	40a1f6 <__multiply+0xba>
  40a224:	6003      	str	r3, [r0, #0]
  40a226:	f10c 0c04 	add.w	ip, ip, #4
  40a22a:	45e2      	cmp	sl, ip
  40a22c:	f109 0904 	add.w	r9, r9, #4
  40a230:	d8b7      	bhi.n	40a1a2 <__multiply+0x66>
  40a232:	f8dd a004 	ldr.w	sl, [sp, #4]
  40a236:	f1b8 0f00 	cmp.w	r8, #0
  40a23a:	dd0b      	ble.n	40a254 <__multiply+0x118>
  40a23c:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  40a240:	f1aa 0a04 	sub.w	sl, sl, #4
  40a244:	b11b      	cbz	r3, 40a24e <__multiply+0x112>
  40a246:	e005      	b.n	40a254 <__multiply+0x118>
  40a248:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  40a24c:	b913      	cbnz	r3, 40a254 <__multiply+0x118>
  40a24e:	f1b8 0801 	subs.w	r8, r8, #1
  40a252:	d1f9      	bne.n	40a248 <__multiply+0x10c>
  40a254:	9800      	ldr	r0, [sp, #0]
  40a256:	f8c0 8010 	str.w	r8, [r0, #16]
  40a25a:	b003      	add	sp, #12
  40a25c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040a260 <__pow5mult>:
  40a260:	f012 0303 	ands.w	r3, r2, #3
  40a264:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40a268:	4614      	mov	r4, r2
  40a26a:	4607      	mov	r7, r0
  40a26c:	d12e      	bne.n	40a2cc <__pow5mult+0x6c>
  40a26e:	460d      	mov	r5, r1
  40a270:	10a4      	asrs	r4, r4, #2
  40a272:	d01c      	beq.n	40a2ae <__pow5mult+0x4e>
  40a274:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  40a276:	b396      	cbz	r6, 40a2de <__pow5mult+0x7e>
  40a278:	07e3      	lsls	r3, r4, #31
  40a27a:	f04f 0800 	mov.w	r8, #0
  40a27e:	d406      	bmi.n	40a28e <__pow5mult+0x2e>
  40a280:	1064      	asrs	r4, r4, #1
  40a282:	d014      	beq.n	40a2ae <__pow5mult+0x4e>
  40a284:	6830      	ldr	r0, [r6, #0]
  40a286:	b1a8      	cbz	r0, 40a2b4 <__pow5mult+0x54>
  40a288:	4606      	mov	r6, r0
  40a28a:	07e3      	lsls	r3, r4, #31
  40a28c:	d5f8      	bpl.n	40a280 <__pow5mult+0x20>
  40a28e:	4632      	mov	r2, r6
  40a290:	4629      	mov	r1, r5
  40a292:	4638      	mov	r0, r7
  40a294:	f7ff ff52 	bl	40a13c <__multiply>
  40a298:	b1b5      	cbz	r5, 40a2c8 <__pow5mult+0x68>
  40a29a:	686a      	ldr	r2, [r5, #4]
  40a29c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40a29e:	1064      	asrs	r4, r4, #1
  40a2a0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40a2a4:	6029      	str	r1, [r5, #0]
  40a2a6:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  40a2aa:	4605      	mov	r5, r0
  40a2ac:	d1ea      	bne.n	40a284 <__pow5mult+0x24>
  40a2ae:	4628      	mov	r0, r5
  40a2b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40a2b4:	4632      	mov	r2, r6
  40a2b6:	4631      	mov	r1, r6
  40a2b8:	4638      	mov	r0, r7
  40a2ba:	f7ff ff3f 	bl	40a13c <__multiply>
  40a2be:	6030      	str	r0, [r6, #0]
  40a2c0:	f8c0 8000 	str.w	r8, [r0]
  40a2c4:	4606      	mov	r6, r0
  40a2c6:	e7e0      	b.n	40a28a <__pow5mult+0x2a>
  40a2c8:	4605      	mov	r5, r0
  40a2ca:	e7d9      	b.n	40a280 <__pow5mult+0x20>
  40a2cc:	1e5a      	subs	r2, r3, #1
  40a2ce:	4d0b      	ldr	r5, [pc, #44]	; (40a2fc <__pow5mult+0x9c>)
  40a2d0:	2300      	movs	r3, #0
  40a2d2:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  40a2d6:	f7ff fe97 	bl	40a008 <__multadd>
  40a2da:	4605      	mov	r5, r0
  40a2dc:	e7c8      	b.n	40a270 <__pow5mult+0x10>
  40a2de:	2101      	movs	r1, #1
  40a2e0:	4638      	mov	r0, r7
  40a2e2:	f7ff fe61 	bl	409fa8 <_Balloc>
  40a2e6:	f240 2171 	movw	r1, #625	; 0x271
  40a2ea:	2201      	movs	r2, #1
  40a2ec:	2300      	movs	r3, #0
  40a2ee:	6141      	str	r1, [r0, #20]
  40a2f0:	6102      	str	r2, [r0, #16]
  40a2f2:	4606      	mov	r6, r0
  40a2f4:	64b8      	str	r0, [r7, #72]	; 0x48
  40a2f6:	6003      	str	r3, [r0, #0]
  40a2f8:	e7be      	b.n	40a278 <__pow5mult+0x18>
  40a2fa:	bf00      	nop
  40a2fc:	0040bac0 	.word	0x0040bac0

0040a300 <__lshift>:
  40a300:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40a304:	4691      	mov	r9, r2
  40a306:	690a      	ldr	r2, [r1, #16]
  40a308:	688b      	ldr	r3, [r1, #8]
  40a30a:	ea4f 1469 	mov.w	r4, r9, asr #5
  40a30e:	eb04 0802 	add.w	r8, r4, r2
  40a312:	f108 0501 	add.w	r5, r8, #1
  40a316:	429d      	cmp	r5, r3
  40a318:	460e      	mov	r6, r1
  40a31a:	4607      	mov	r7, r0
  40a31c:	6849      	ldr	r1, [r1, #4]
  40a31e:	dd04      	ble.n	40a32a <__lshift+0x2a>
  40a320:	005b      	lsls	r3, r3, #1
  40a322:	429d      	cmp	r5, r3
  40a324:	f101 0101 	add.w	r1, r1, #1
  40a328:	dcfa      	bgt.n	40a320 <__lshift+0x20>
  40a32a:	4638      	mov	r0, r7
  40a32c:	f7ff fe3c 	bl	409fa8 <_Balloc>
  40a330:	2c00      	cmp	r4, #0
  40a332:	f100 0314 	add.w	r3, r0, #20
  40a336:	dd06      	ble.n	40a346 <__lshift+0x46>
  40a338:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  40a33c:	2100      	movs	r1, #0
  40a33e:	f843 1b04 	str.w	r1, [r3], #4
  40a342:	429a      	cmp	r2, r3
  40a344:	d1fb      	bne.n	40a33e <__lshift+0x3e>
  40a346:	6934      	ldr	r4, [r6, #16]
  40a348:	f106 0114 	add.w	r1, r6, #20
  40a34c:	f019 091f 	ands.w	r9, r9, #31
  40a350:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  40a354:	d01d      	beq.n	40a392 <__lshift+0x92>
  40a356:	f1c9 0c20 	rsb	ip, r9, #32
  40a35a:	2200      	movs	r2, #0
  40a35c:	680c      	ldr	r4, [r1, #0]
  40a35e:	fa04 f409 	lsl.w	r4, r4, r9
  40a362:	4314      	orrs	r4, r2
  40a364:	f843 4b04 	str.w	r4, [r3], #4
  40a368:	f851 2b04 	ldr.w	r2, [r1], #4
  40a36c:	458e      	cmp	lr, r1
  40a36e:	fa22 f20c 	lsr.w	r2, r2, ip
  40a372:	d8f3      	bhi.n	40a35c <__lshift+0x5c>
  40a374:	601a      	str	r2, [r3, #0]
  40a376:	b10a      	cbz	r2, 40a37c <__lshift+0x7c>
  40a378:	f108 0502 	add.w	r5, r8, #2
  40a37c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40a37e:	6872      	ldr	r2, [r6, #4]
  40a380:	3d01      	subs	r5, #1
  40a382:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40a386:	6105      	str	r5, [r0, #16]
  40a388:	6031      	str	r1, [r6, #0]
  40a38a:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  40a38e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40a392:	3b04      	subs	r3, #4
  40a394:	f851 2b04 	ldr.w	r2, [r1], #4
  40a398:	f843 2f04 	str.w	r2, [r3, #4]!
  40a39c:	458e      	cmp	lr, r1
  40a39e:	d8f9      	bhi.n	40a394 <__lshift+0x94>
  40a3a0:	e7ec      	b.n	40a37c <__lshift+0x7c>
  40a3a2:	bf00      	nop

0040a3a4 <__mcmp>:
  40a3a4:	b430      	push	{r4, r5}
  40a3a6:	690b      	ldr	r3, [r1, #16]
  40a3a8:	4605      	mov	r5, r0
  40a3aa:	6900      	ldr	r0, [r0, #16]
  40a3ac:	1ac0      	subs	r0, r0, r3
  40a3ae:	d10f      	bne.n	40a3d0 <__mcmp+0x2c>
  40a3b0:	009b      	lsls	r3, r3, #2
  40a3b2:	3514      	adds	r5, #20
  40a3b4:	3114      	adds	r1, #20
  40a3b6:	4419      	add	r1, r3
  40a3b8:	442b      	add	r3, r5
  40a3ba:	e001      	b.n	40a3c0 <__mcmp+0x1c>
  40a3bc:	429d      	cmp	r5, r3
  40a3be:	d207      	bcs.n	40a3d0 <__mcmp+0x2c>
  40a3c0:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  40a3c4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  40a3c8:	4294      	cmp	r4, r2
  40a3ca:	d0f7      	beq.n	40a3bc <__mcmp+0x18>
  40a3cc:	d302      	bcc.n	40a3d4 <__mcmp+0x30>
  40a3ce:	2001      	movs	r0, #1
  40a3d0:	bc30      	pop	{r4, r5}
  40a3d2:	4770      	bx	lr
  40a3d4:	f04f 30ff 	mov.w	r0, #4294967295
  40a3d8:	e7fa      	b.n	40a3d0 <__mcmp+0x2c>
  40a3da:	bf00      	nop

0040a3dc <__mdiff>:
  40a3dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40a3e0:	690f      	ldr	r7, [r1, #16]
  40a3e2:	460e      	mov	r6, r1
  40a3e4:	6911      	ldr	r1, [r2, #16]
  40a3e6:	1a7f      	subs	r7, r7, r1
  40a3e8:	2f00      	cmp	r7, #0
  40a3ea:	4690      	mov	r8, r2
  40a3ec:	d117      	bne.n	40a41e <__mdiff+0x42>
  40a3ee:	0089      	lsls	r1, r1, #2
  40a3f0:	f106 0514 	add.w	r5, r6, #20
  40a3f4:	f102 0e14 	add.w	lr, r2, #20
  40a3f8:	186b      	adds	r3, r5, r1
  40a3fa:	4471      	add	r1, lr
  40a3fc:	e001      	b.n	40a402 <__mdiff+0x26>
  40a3fe:	429d      	cmp	r5, r3
  40a400:	d25c      	bcs.n	40a4bc <__mdiff+0xe0>
  40a402:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  40a406:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  40a40a:	42a2      	cmp	r2, r4
  40a40c:	d0f7      	beq.n	40a3fe <__mdiff+0x22>
  40a40e:	d25e      	bcs.n	40a4ce <__mdiff+0xf2>
  40a410:	4633      	mov	r3, r6
  40a412:	462c      	mov	r4, r5
  40a414:	4646      	mov	r6, r8
  40a416:	4675      	mov	r5, lr
  40a418:	4698      	mov	r8, r3
  40a41a:	2701      	movs	r7, #1
  40a41c:	e005      	b.n	40a42a <__mdiff+0x4e>
  40a41e:	db58      	blt.n	40a4d2 <__mdiff+0xf6>
  40a420:	f106 0514 	add.w	r5, r6, #20
  40a424:	f108 0414 	add.w	r4, r8, #20
  40a428:	2700      	movs	r7, #0
  40a42a:	6871      	ldr	r1, [r6, #4]
  40a42c:	f7ff fdbc 	bl	409fa8 <_Balloc>
  40a430:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40a434:	6936      	ldr	r6, [r6, #16]
  40a436:	60c7      	str	r7, [r0, #12]
  40a438:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  40a43c:	46a6      	mov	lr, r4
  40a43e:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  40a442:	f100 0414 	add.w	r4, r0, #20
  40a446:	2300      	movs	r3, #0
  40a448:	f85e 1b04 	ldr.w	r1, [lr], #4
  40a44c:	f855 8b04 	ldr.w	r8, [r5], #4
  40a450:	b28a      	uxth	r2, r1
  40a452:	fa13 f388 	uxtah	r3, r3, r8
  40a456:	0c09      	lsrs	r1, r1, #16
  40a458:	1a9a      	subs	r2, r3, r2
  40a45a:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  40a45e:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40a462:	b292      	uxth	r2, r2
  40a464:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  40a468:	45f4      	cmp	ip, lr
  40a46a:	f844 2b04 	str.w	r2, [r4], #4
  40a46e:	ea4f 4323 	mov.w	r3, r3, asr #16
  40a472:	d8e9      	bhi.n	40a448 <__mdiff+0x6c>
  40a474:	42af      	cmp	r7, r5
  40a476:	d917      	bls.n	40a4a8 <__mdiff+0xcc>
  40a478:	46a4      	mov	ip, r4
  40a47a:	46ae      	mov	lr, r5
  40a47c:	f85e 2b04 	ldr.w	r2, [lr], #4
  40a480:	fa13 f382 	uxtah	r3, r3, r2
  40a484:	1419      	asrs	r1, r3, #16
  40a486:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  40a48a:	b29b      	uxth	r3, r3
  40a48c:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  40a490:	4577      	cmp	r7, lr
  40a492:	f84c 2b04 	str.w	r2, [ip], #4
  40a496:	ea4f 4321 	mov.w	r3, r1, asr #16
  40a49a:	d8ef      	bhi.n	40a47c <__mdiff+0xa0>
  40a49c:	43ed      	mvns	r5, r5
  40a49e:	442f      	add	r7, r5
  40a4a0:	f027 0703 	bic.w	r7, r7, #3
  40a4a4:	3704      	adds	r7, #4
  40a4a6:	443c      	add	r4, r7
  40a4a8:	3c04      	subs	r4, #4
  40a4aa:	b922      	cbnz	r2, 40a4b6 <__mdiff+0xda>
  40a4ac:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  40a4b0:	3e01      	subs	r6, #1
  40a4b2:	2b00      	cmp	r3, #0
  40a4b4:	d0fa      	beq.n	40a4ac <__mdiff+0xd0>
  40a4b6:	6106      	str	r6, [r0, #16]
  40a4b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40a4bc:	2100      	movs	r1, #0
  40a4be:	f7ff fd73 	bl	409fa8 <_Balloc>
  40a4c2:	2201      	movs	r2, #1
  40a4c4:	2300      	movs	r3, #0
  40a4c6:	6102      	str	r2, [r0, #16]
  40a4c8:	6143      	str	r3, [r0, #20]
  40a4ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40a4ce:	4674      	mov	r4, lr
  40a4d0:	e7ab      	b.n	40a42a <__mdiff+0x4e>
  40a4d2:	4633      	mov	r3, r6
  40a4d4:	f106 0414 	add.w	r4, r6, #20
  40a4d8:	f102 0514 	add.w	r5, r2, #20
  40a4dc:	4616      	mov	r6, r2
  40a4de:	2701      	movs	r7, #1
  40a4e0:	4698      	mov	r8, r3
  40a4e2:	e7a2      	b.n	40a42a <__mdiff+0x4e>

0040a4e4 <__d2b>:
  40a4e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40a4e8:	b082      	sub	sp, #8
  40a4ea:	2101      	movs	r1, #1
  40a4ec:	461c      	mov	r4, r3
  40a4ee:	f3c3 570a 	ubfx	r7, r3, #20, #11
  40a4f2:	4615      	mov	r5, r2
  40a4f4:	9e08      	ldr	r6, [sp, #32]
  40a4f6:	f7ff fd57 	bl	409fa8 <_Balloc>
  40a4fa:	f3c4 0413 	ubfx	r4, r4, #0, #20
  40a4fe:	4680      	mov	r8, r0
  40a500:	b10f      	cbz	r7, 40a506 <__d2b+0x22>
  40a502:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  40a506:	9401      	str	r4, [sp, #4]
  40a508:	b31d      	cbz	r5, 40a552 <__d2b+0x6e>
  40a50a:	a802      	add	r0, sp, #8
  40a50c:	f840 5d08 	str.w	r5, [r0, #-8]!
  40a510:	f7ff fdda 	bl	40a0c8 <__lo0bits>
  40a514:	2800      	cmp	r0, #0
  40a516:	d134      	bne.n	40a582 <__d2b+0x9e>
  40a518:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40a51c:	f8c8 2014 	str.w	r2, [r8, #20]
  40a520:	2b00      	cmp	r3, #0
  40a522:	bf0c      	ite	eq
  40a524:	2101      	moveq	r1, #1
  40a526:	2102      	movne	r1, #2
  40a528:	f8c8 3018 	str.w	r3, [r8, #24]
  40a52c:	f8c8 1010 	str.w	r1, [r8, #16]
  40a530:	b9df      	cbnz	r7, 40a56a <__d2b+0x86>
  40a532:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  40a536:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40a53a:	6030      	str	r0, [r6, #0]
  40a53c:	6918      	ldr	r0, [r3, #16]
  40a53e:	f7ff fda3 	bl	40a088 <__hi0bits>
  40a542:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40a544:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  40a548:	6018      	str	r0, [r3, #0]
  40a54a:	4640      	mov	r0, r8
  40a54c:	b002      	add	sp, #8
  40a54e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40a552:	a801      	add	r0, sp, #4
  40a554:	f7ff fdb8 	bl	40a0c8 <__lo0bits>
  40a558:	9b01      	ldr	r3, [sp, #4]
  40a55a:	f8c8 3014 	str.w	r3, [r8, #20]
  40a55e:	2101      	movs	r1, #1
  40a560:	3020      	adds	r0, #32
  40a562:	f8c8 1010 	str.w	r1, [r8, #16]
  40a566:	2f00      	cmp	r7, #0
  40a568:	d0e3      	beq.n	40a532 <__d2b+0x4e>
  40a56a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40a56c:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  40a570:	4407      	add	r7, r0
  40a572:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  40a576:	6037      	str	r7, [r6, #0]
  40a578:	6018      	str	r0, [r3, #0]
  40a57a:	4640      	mov	r0, r8
  40a57c:	b002      	add	sp, #8
  40a57e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40a582:	e89d 000a 	ldmia.w	sp, {r1, r3}
  40a586:	f1c0 0220 	rsb	r2, r0, #32
  40a58a:	fa03 f202 	lsl.w	r2, r3, r2
  40a58e:	430a      	orrs	r2, r1
  40a590:	40c3      	lsrs	r3, r0
  40a592:	9301      	str	r3, [sp, #4]
  40a594:	f8c8 2014 	str.w	r2, [r8, #20]
  40a598:	e7c2      	b.n	40a520 <__d2b+0x3c>
  40a59a:	bf00      	nop

0040a59c <_realloc_r>:
  40a59c:	2900      	cmp	r1, #0
  40a59e:	f000 8095 	beq.w	40a6cc <_realloc_r+0x130>
  40a5a2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40a5a6:	460d      	mov	r5, r1
  40a5a8:	4616      	mov	r6, r2
  40a5aa:	b083      	sub	sp, #12
  40a5ac:	4680      	mov	r8, r0
  40a5ae:	f106 070b 	add.w	r7, r6, #11
  40a5b2:	f7fc faa3 	bl	406afc <__malloc_lock>
  40a5b6:	f855 ec04 	ldr.w	lr, [r5, #-4]
  40a5ba:	2f16      	cmp	r7, #22
  40a5bc:	f02e 0403 	bic.w	r4, lr, #3
  40a5c0:	f1a5 0908 	sub.w	r9, r5, #8
  40a5c4:	d83c      	bhi.n	40a640 <_realloc_r+0xa4>
  40a5c6:	2210      	movs	r2, #16
  40a5c8:	4617      	mov	r7, r2
  40a5ca:	42be      	cmp	r6, r7
  40a5cc:	d83d      	bhi.n	40a64a <_realloc_r+0xae>
  40a5ce:	4294      	cmp	r4, r2
  40a5d0:	da43      	bge.n	40a65a <_realloc_r+0xbe>
  40a5d2:	4bc4      	ldr	r3, [pc, #784]	; (40a8e4 <_realloc_r+0x348>)
  40a5d4:	6899      	ldr	r1, [r3, #8]
  40a5d6:	eb09 0004 	add.w	r0, r9, r4
  40a5da:	4288      	cmp	r0, r1
  40a5dc:	f000 80b4 	beq.w	40a748 <_realloc_r+0x1ac>
  40a5e0:	6843      	ldr	r3, [r0, #4]
  40a5e2:	f023 0101 	bic.w	r1, r3, #1
  40a5e6:	4401      	add	r1, r0
  40a5e8:	6849      	ldr	r1, [r1, #4]
  40a5ea:	07c9      	lsls	r1, r1, #31
  40a5ec:	d54c      	bpl.n	40a688 <_realloc_r+0xec>
  40a5ee:	f01e 0f01 	tst.w	lr, #1
  40a5f2:	f000 809b 	beq.w	40a72c <_realloc_r+0x190>
  40a5f6:	4631      	mov	r1, r6
  40a5f8:	4640      	mov	r0, r8
  40a5fa:	f7fb fee7 	bl	4063cc <_malloc_r>
  40a5fe:	4606      	mov	r6, r0
  40a600:	2800      	cmp	r0, #0
  40a602:	d03a      	beq.n	40a67a <_realloc_r+0xde>
  40a604:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40a608:	f023 0301 	bic.w	r3, r3, #1
  40a60c:	444b      	add	r3, r9
  40a60e:	f1a0 0208 	sub.w	r2, r0, #8
  40a612:	429a      	cmp	r2, r3
  40a614:	f000 8121 	beq.w	40a85a <_realloc_r+0x2be>
  40a618:	1f22      	subs	r2, r4, #4
  40a61a:	2a24      	cmp	r2, #36	; 0x24
  40a61c:	f200 8107 	bhi.w	40a82e <_realloc_r+0x292>
  40a620:	2a13      	cmp	r2, #19
  40a622:	f200 80db 	bhi.w	40a7dc <_realloc_r+0x240>
  40a626:	4603      	mov	r3, r0
  40a628:	462a      	mov	r2, r5
  40a62a:	6811      	ldr	r1, [r2, #0]
  40a62c:	6019      	str	r1, [r3, #0]
  40a62e:	6851      	ldr	r1, [r2, #4]
  40a630:	6059      	str	r1, [r3, #4]
  40a632:	6892      	ldr	r2, [r2, #8]
  40a634:	609a      	str	r2, [r3, #8]
  40a636:	4629      	mov	r1, r5
  40a638:	4640      	mov	r0, r8
  40a63a:	f7ff f8e9 	bl	409810 <_free_r>
  40a63e:	e01c      	b.n	40a67a <_realloc_r+0xde>
  40a640:	f027 0707 	bic.w	r7, r7, #7
  40a644:	2f00      	cmp	r7, #0
  40a646:	463a      	mov	r2, r7
  40a648:	dabf      	bge.n	40a5ca <_realloc_r+0x2e>
  40a64a:	2600      	movs	r6, #0
  40a64c:	230c      	movs	r3, #12
  40a64e:	4630      	mov	r0, r6
  40a650:	f8c8 3000 	str.w	r3, [r8]
  40a654:	b003      	add	sp, #12
  40a656:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a65a:	462e      	mov	r6, r5
  40a65c:	1be3      	subs	r3, r4, r7
  40a65e:	2b0f      	cmp	r3, #15
  40a660:	d81e      	bhi.n	40a6a0 <_realloc_r+0x104>
  40a662:	f8d9 3004 	ldr.w	r3, [r9, #4]
  40a666:	f003 0301 	and.w	r3, r3, #1
  40a66a:	4323      	orrs	r3, r4
  40a66c:	444c      	add	r4, r9
  40a66e:	f8c9 3004 	str.w	r3, [r9, #4]
  40a672:	6863      	ldr	r3, [r4, #4]
  40a674:	f043 0301 	orr.w	r3, r3, #1
  40a678:	6063      	str	r3, [r4, #4]
  40a67a:	4640      	mov	r0, r8
  40a67c:	f7fc fa44 	bl	406b08 <__malloc_unlock>
  40a680:	4630      	mov	r0, r6
  40a682:	b003      	add	sp, #12
  40a684:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a688:	f023 0303 	bic.w	r3, r3, #3
  40a68c:	18e1      	adds	r1, r4, r3
  40a68e:	4291      	cmp	r1, r2
  40a690:	db1f      	blt.n	40a6d2 <_realloc_r+0x136>
  40a692:	68c3      	ldr	r3, [r0, #12]
  40a694:	6882      	ldr	r2, [r0, #8]
  40a696:	462e      	mov	r6, r5
  40a698:	60d3      	str	r3, [r2, #12]
  40a69a:	460c      	mov	r4, r1
  40a69c:	609a      	str	r2, [r3, #8]
  40a69e:	e7dd      	b.n	40a65c <_realloc_r+0xc0>
  40a6a0:	f8d9 2004 	ldr.w	r2, [r9, #4]
  40a6a4:	eb09 0107 	add.w	r1, r9, r7
  40a6a8:	f002 0201 	and.w	r2, r2, #1
  40a6ac:	444c      	add	r4, r9
  40a6ae:	f043 0301 	orr.w	r3, r3, #1
  40a6b2:	4317      	orrs	r7, r2
  40a6b4:	f8c9 7004 	str.w	r7, [r9, #4]
  40a6b8:	604b      	str	r3, [r1, #4]
  40a6ba:	6863      	ldr	r3, [r4, #4]
  40a6bc:	f043 0301 	orr.w	r3, r3, #1
  40a6c0:	3108      	adds	r1, #8
  40a6c2:	6063      	str	r3, [r4, #4]
  40a6c4:	4640      	mov	r0, r8
  40a6c6:	f7ff f8a3 	bl	409810 <_free_r>
  40a6ca:	e7d6      	b.n	40a67a <_realloc_r+0xde>
  40a6cc:	4611      	mov	r1, r2
  40a6ce:	f7fb be7d 	b.w	4063cc <_malloc_r>
  40a6d2:	f01e 0f01 	tst.w	lr, #1
  40a6d6:	d18e      	bne.n	40a5f6 <_realloc_r+0x5a>
  40a6d8:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40a6dc:	eba9 0a01 	sub.w	sl, r9, r1
  40a6e0:	f8da 1004 	ldr.w	r1, [sl, #4]
  40a6e4:	f021 0103 	bic.w	r1, r1, #3
  40a6e8:	440b      	add	r3, r1
  40a6ea:	4423      	add	r3, r4
  40a6ec:	4293      	cmp	r3, r2
  40a6ee:	db25      	blt.n	40a73c <_realloc_r+0x1a0>
  40a6f0:	68c2      	ldr	r2, [r0, #12]
  40a6f2:	6881      	ldr	r1, [r0, #8]
  40a6f4:	4656      	mov	r6, sl
  40a6f6:	60ca      	str	r2, [r1, #12]
  40a6f8:	6091      	str	r1, [r2, #8]
  40a6fa:	f8da 100c 	ldr.w	r1, [sl, #12]
  40a6fe:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40a702:	1f22      	subs	r2, r4, #4
  40a704:	2a24      	cmp	r2, #36	; 0x24
  40a706:	60c1      	str	r1, [r0, #12]
  40a708:	6088      	str	r0, [r1, #8]
  40a70a:	f200 8094 	bhi.w	40a836 <_realloc_r+0x29a>
  40a70e:	2a13      	cmp	r2, #19
  40a710:	d96f      	bls.n	40a7f2 <_realloc_r+0x256>
  40a712:	6829      	ldr	r1, [r5, #0]
  40a714:	f8ca 1008 	str.w	r1, [sl, #8]
  40a718:	6869      	ldr	r1, [r5, #4]
  40a71a:	f8ca 100c 	str.w	r1, [sl, #12]
  40a71e:	2a1b      	cmp	r2, #27
  40a720:	f200 80a2 	bhi.w	40a868 <_realloc_r+0x2cc>
  40a724:	3508      	adds	r5, #8
  40a726:	f10a 0210 	add.w	r2, sl, #16
  40a72a:	e063      	b.n	40a7f4 <_realloc_r+0x258>
  40a72c:	f855 3c08 	ldr.w	r3, [r5, #-8]
  40a730:	eba9 0a03 	sub.w	sl, r9, r3
  40a734:	f8da 1004 	ldr.w	r1, [sl, #4]
  40a738:	f021 0103 	bic.w	r1, r1, #3
  40a73c:	1863      	adds	r3, r4, r1
  40a73e:	4293      	cmp	r3, r2
  40a740:	f6ff af59 	blt.w	40a5f6 <_realloc_r+0x5a>
  40a744:	4656      	mov	r6, sl
  40a746:	e7d8      	b.n	40a6fa <_realloc_r+0x15e>
  40a748:	6841      	ldr	r1, [r0, #4]
  40a74a:	f021 0b03 	bic.w	fp, r1, #3
  40a74e:	44a3      	add	fp, r4
  40a750:	f107 0010 	add.w	r0, r7, #16
  40a754:	4583      	cmp	fp, r0
  40a756:	da56      	bge.n	40a806 <_realloc_r+0x26a>
  40a758:	f01e 0f01 	tst.w	lr, #1
  40a75c:	f47f af4b 	bne.w	40a5f6 <_realloc_r+0x5a>
  40a760:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40a764:	eba9 0a01 	sub.w	sl, r9, r1
  40a768:	f8da 1004 	ldr.w	r1, [sl, #4]
  40a76c:	f021 0103 	bic.w	r1, r1, #3
  40a770:	448b      	add	fp, r1
  40a772:	4558      	cmp	r0, fp
  40a774:	dce2      	bgt.n	40a73c <_realloc_r+0x1a0>
  40a776:	4656      	mov	r6, sl
  40a778:	f8da 100c 	ldr.w	r1, [sl, #12]
  40a77c:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40a780:	1f22      	subs	r2, r4, #4
  40a782:	2a24      	cmp	r2, #36	; 0x24
  40a784:	60c1      	str	r1, [r0, #12]
  40a786:	6088      	str	r0, [r1, #8]
  40a788:	f200 808f 	bhi.w	40a8aa <_realloc_r+0x30e>
  40a78c:	2a13      	cmp	r2, #19
  40a78e:	f240 808a 	bls.w	40a8a6 <_realloc_r+0x30a>
  40a792:	6829      	ldr	r1, [r5, #0]
  40a794:	f8ca 1008 	str.w	r1, [sl, #8]
  40a798:	6869      	ldr	r1, [r5, #4]
  40a79a:	f8ca 100c 	str.w	r1, [sl, #12]
  40a79e:	2a1b      	cmp	r2, #27
  40a7a0:	f200 808a 	bhi.w	40a8b8 <_realloc_r+0x31c>
  40a7a4:	3508      	adds	r5, #8
  40a7a6:	f10a 0210 	add.w	r2, sl, #16
  40a7aa:	6829      	ldr	r1, [r5, #0]
  40a7ac:	6011      	str	r1, [r2, #0]
  40a7ae:	6869      	ldr	r1, [r5, #4]
  40a7b0:	6051      	str	r1, [r2, #4]
  40a7b2:	68a9      	ldr	r1, [r5, #8]
  40a7b4:	6091      	str	r1, [r2, #8]
  40a7b6:	eb0a 0107 	add.w	r1, sl, r7
  40a7ba:	ebab 0207 	sub.w	r2, fp, r7
  40a7be:	f042 0201 	orr.w	r2, r2, #1
  40a7c2:	6099      	str	r1, [r3, #8]
  40a7c4:	604a      	str	r2, [r1, #4]
  40a7c6:	f8da 3004 	ldr.w	r3, [sl, #4]
  40a7ca:	f003 0301 	and.w	r3, r3, #1
  40a7ce:	431f      	orrs	r7, r3
  40a7d0:	4640      	mov	r0, r8
  40a7d2:	f8ca 7004 	str.w	r7, [sl, #4]
  40a7d6:	f7fc f997 	bl	406b08 <__malloc_unlock>
  40a7da:	e751      	b.n	40a680 <_realloc_r+0xe4>
  40a7dc:	682b      	ldr	r3, [r5, #0]
  40a7de:	6003      	str	r3, [r0, #0]
  40a7e0:	686b      	ldr	r3, [r5, #4]
  40a7e2:	6043      	str	r3, [r0, #4]
  40a7e4:	2a1b      	cmp	r2, #27
  40a7e6:	d82d      	bhi.n	40a844 <_realloc_r+0x2a8>
  40a7e8:	f100 0308 	add.w	r3, r0, #8
  40a7ec:	f105 0208 	add.w	r2, r5, #8
  40a7f0:	e71b      	b.n	40a62a <_realloc_r+0x8e>
  40a7f2:	4632      	mov	r2, r6
  40a7f4:	6829      	ldr	r1, [r5, #0]
  40a7f6:	6011      	str	r1, [r2, #0]
  40a7f8:	6869      	ldr	r1, [r5, #4]
  40a7fa:	6051      	str	r1, [r2, #4]
  40a7fc:	68a9      	ldr	r1, [r5, #8]
  40a7fe:	6091      	str	r1, [r2, #8]
  40a800:	461c      	mov	r4, r3
  40a802:	46d1      	mov	r9, sl
  40a804:	e72a      	b.n	40a65c <_realloc_r+0xc0>
  40a806:	eb09 0107 	add.w	r1, r9, r7
  40a80a:	ebab 0b07 	sub.w	fp, fp, r7
  40a80e:	f04b 0201 	orr.w	r2, fp, #1
  40a812:	6099      	str	r1, [r3, #8]
  40a814:	604a      	str	r2, [r1, #4]
  40a816:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40a81a:	f003 0301 	and.w	r3, r3, #1
  40a81e:	431f      	orrs	r7, r3
  40a820:	4640      	mov	r0, r8
  40a822:	f845 7c04 	str.w	r7, [r5, #-4]
  40a826:	f7fc f96f 	bl	406b08 <__malloc_unlock>
  40a82a:	462e      	mov	r6, r5
  40a82c:	e728      	b.n	40a680 <_realloc_r+0xe4>
  40a82e:	4629      	mov	r1, r5
  40a830:	f7ff fb56 	bl	409ee0 <memmove>
  40a834:	e6ff      	b.n	40a636 <_realloc_r+0x9a>
  40a836:	4629      	mov	r1, r5
  40a838:	4630      	mov	r0, r6
  40a83a:	461c      	mov	r4, r3
  40a83c:	46d1      	mov	r9, sl
  40a83e:	f7ff fb4f 	bl	409ee0 <memmove>
  40a842:	e70b      	b.n	40a65c <_realloc_r+0xc0>
  40a844:	68ab      	ldr	r3, [r5, #8]
  40a846:	6083      	str	r3, [r0, #8]
  40a848:	68eb      	ldr	r3, [r5, #12]
  40a84a:	60c3      	str	r3, [r0, #12]
  40a84c:	2a24      	cmp	r2, #36	; 0x24
  40a84e:	d017      	beq.n	40a880 <_realloc_r+0x2e4>
  40a850:	f100 0310 	add.w	r3, r0, #16
  40a854:	f105 0210 	add.w	r2, r5, #16
  40a858:	e6e7      	b.n	40a62a <_realloc_r+0x8e>
  40a85a:	f850 3c04 	ldr.w	r3, [r0, #-4]
  40a85e:	f023 0303 	bic.w	r3, r3, #3
  40a862:	441c      	add	r4, r3
  40a864:	462e      	mov	r6, r5
  40a866:	e6f9      	b.n	40a65c <_realloc_r+0xc0>
  40a868:	68a9      	ldr	r1, [r5, #8]
  40a86a:	f8ca 1010 	str.w	r1, [sl, #16]
  40a86e:	68e9      	ldr	r1, [r5, #12]
  40a870:	f8ca 1014 	str.w	r1, [sl, #20]
  40a874:	2a24      	cmp	r2, #36	; 0x24
  40a876:	d00c      	beq.n	40a892 <_realloc_r+0x2f6>
  40a878:	3510      	adds	r5, #16
  40a87a:	f10a 0218 	add.w	r2, sl, #24
  40a87e:	e7b9      	b.n	40a7f4 <_realloc_r+0x258>
  40a880:	692b      	ldr	r3, [r5, #16]
  40a882:	6103      	str	r3, [r0, #16]
  40a884:	696b      	ldr	r3, [r5, #20]
  40a886:	6143      	str	r3, [r0, #20]
  40a888:	f105 0218 	add.w	r2, r5, #24
  40a88c:	f100 0318 	add.w	r3, r0, #24
  40a890:	e6cb      	b.n	40a62a <_realloc_r+0x8e>
  40a892:	692a      	ldr	r2, [r5, #16]
  40a894:	f8ca 2018 	str.w	r2, [sl, #24]
  40a898:	696a      	ldr	r2, [r5, #20]
  40a89a:	f8ca 201c 	str.w	r2, [sl, #28]
  40a89e:	3518      	adds	r5, #24
  40a8a0:	f10a 0220 	add.w	r2, sl, #32
  40a8a4:	e7a6      	b.n	40a7f4 <_realloc_r+0x258>
  40a8a6:	4632      	mov	r2, r6
  40a8a8:	e77f      	b.n	40a7aa <_realloc_r+0x20e>
  40a8aa:	4629      	mov	r1, r5
  40a8ac:	4630      	mov	r0, r6
  40a8ae:	9301      	str	r3, [sp, #4]
  40a8b0:	f7ff fb16 	bl	409ee0 <memmove>
  40a8b4:	9b01      	ldr	r3, [sp, #4]
  40a8b6:	e77e      	b.n	40a7b6 <_realloc_r+0x21a>
  40a8b8:	68a9      	ldr	r1, [r5, #8]
  40a8ba:	f8ca 1010 	str.w	r1, [sl, #16]
  40a8be:	68e9      	ldr	r1, [r5, #12]
  40a8c0:	f8ca 1014 	str.w	r1, [sl, #20]
  40a8c4:	2a24      	cmp	r2, #36	; 0x24
  40a8c6:	d003      	beq.n	40a8d0 <_realloc_r+0x334>
  40a8c8:	3510      	adds	r5, #16
  40a8ca:	f10a 0218 	add.w	r2, sl, #24
  40a8ce:	e76c      	b.n	40a7aa <_realloc_r+0x20e>
  40a8d0:	692a      	ldr	r2, [r5, #16]
  40a8d2:	f8ca 2018 	str.w	r2, [sl, #24]
  40a8d6:	696a      	ldr	r2, [r5, #20]
  40a8d8:	f8ca 201c 	str.w	r2, [sl, #28]
  40a8dc:	3518      	adds	r5, #24
  40a8de:	f10a 0220 	add.w	r2, sl, #32
  40a8e2:	e762      	b.n	40a7aa <_realloc_r+0x20e>
  40a8e4:	20400440 	.word	0x20400440

0040a8e8 <__sread>:
  40a8e8:	b510      	push	{r4, lr}
  40a8ea:	460c      	mov	r4, r1
  40a8ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40a8f0:	f000 fa88 	bl	40ae04 <_read_r>
  40a8f4:	2800      	cmp	r0, #0
  40a8f6:	db03      	blt.n	40a900 <__sread+0x18>
  40a8f8:	6d23      	ldr	r3, [r4, #80]	; 0x50
  40a8fa:	4403      	add	r3, r0
  40a8fc:	6523      	str	r3, [r4, #80]	; 0x50
  40a8fe:	bd10      	pop	{r4, pc}
  40a900:	89a3      	ldrh	r3, [r4, #12]
  40a902:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40a906:	81a3      	strh	r3, [r4, #12]
  40a908:	bd10      	pop	{r4, pc}
  40a90a:	bf00      	nop

0040a90c <__swrite>:
  40a90c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40a910:	4616      	mov	r6, r2
  40a912:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  40a916:	461f      	mov	r7, r3
  40a918:	05d3      	lsls	r3, r2, #23
  40a91a:	460c      	mov	r4, r1
  40a91c:	4605      	mov	r5, r0
  40a91e:	d507      	bpl.n	40a930 <__swrite+0x24>
  40a920:	2200      	movs	r2, #0
  40a922:	2302      	movs	r3, #2
  40a924:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40a928:	f000 fa40 	bl	40adac <_lseek_r>
  40a92c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40a930:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40a934:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  40a938:	81a2      	strh	r2, [r4, #12]
  40a93a:	463b      	mov	r3, r7
  40a93c:	4632      	mov	r2, r6
  40a93e:	4628      	mov	r0, r5
  40a940:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40a944:	f000 b85e 	b.w	40aa04 <_write_r>

0040a948 <__sseek>:
  40a948:	b510      	push	{r4, lr}
  40a94a:	460c      	mov	r4, r1
  40a94c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40a950:	f000 fa2c 	bl	40adac <_lseek_r>
  40a954:	89a3      	ldrh	r3, [r4, #12]
  40a956:	1c42      	adds	r2, r0, #1
  40a958:	bf0e      	itee	eq
  40a95a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40a95e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40a962:	6520      	strne	r0, [r4, #80]	; 0x50
  40a964:	81a3      	strh	r3, [r4, #12]
  40a966:	bd10      	pop	{r4, pc}

0040a968 <__sclose>:
  40a968:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40a96c:	f000 b8f2 	b.w	40ab54 <_close_r>

0040a970 <__sprint_r.part.0>:
  40a970:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40a974:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  40a976:	049c      	lsls	r4, r3, #18
  40a978:	4693      	mov	fp, r2
  40a97a:	d52f      	bpl.n	40a9dc <__sprint_r.part.0+0x6c>
  40a97c:	6893      	ldr	r3, [r2, #8]
  40a97e:	6812      	ldr	r2, [r2, #0]
  40a980:	b353      	cbz	r3, 40a9d8 <__sprint_r.part.0+0x68>
  40a982:	460e      	mov	r6, r1
  40a984:	4607      	mov	r7, r0
  40a986:	f102 0908 	add.w	r9, r2, #8
  40a98a:	e919 0420 	ldmdb	r9, {r5, sl}
  40a98e:	ea5f 089a 	movs.w	r8, sl, lsr #2
  40a992:	d017      	beq.n	40a9c4 <__sprint_r.part.0+0x54>
  40a994:	3d04      	subs	r5, #4
  40a996:	2400      	movs	r4, #0
  40a998:	e001      	b.n	40a99e <__sprint_r.part.0+0x2e>
  40a99a:	45a0      	cmp	r8, r4
  40a99c:	d010      	beq.n	40a9c0 <__sprint_r.part.0+0x50>
  40a99e:	4632      	mov	r2, r6
  40a9a0:	f855 1f04 	ldr.w	r1, [r5, #4]!
  40a9a4:	4638      	mov	r0, r7
  40a9a6:	f000 f999 	bl	40acdc <_fputwc_r>
  40a9aa:	1c43      	adds	r3, r0, #1
  40a9ac:	f104 0401 	add.w	r4, r4, #1
  40a9b0:	d1f3      	bne.n	40a99a <__sprint_r.part.0+0x2a>
  40a9b2:	2300      	movs	r3, #0
  40a9b4:	f8cb 3008 	str.w	r3, [fp, #8]
  40a9b8:	f8cb 3004 	str.w	r3, [fp, #4]
  40a9bc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a9c0:	f8db 3008 	ldr.w	r3, [fp, #8]
  40a9c4:	f02a 0a03 	bic.w	sl, sl, #3
  40a9c8:	eba3 030a 	sub.w	r3, r3, sl
  40a9cc:	f8cb 3008 	str.w	r3, [fp, #8]
  40a9d0:	f109 0908 	add.w	r9, r9, #8
  40a9d4:	2b00      	cmp	r3, #0
  40a9d6:	d1d8      	bne.n	40a98a <__sprint_r.part.0+0x1a>
  40a9d8:	2000      	movs	r0, #0
  40a9da:	e7ea      	b.n	40a9b2 <__sprint_r.part.0+0x42>
  40a9dc:	f7fe fffe 	bl	4099dc <__sfvwrite_r>
  40a9e0:	2300      	movs	r3, #0
  40a9e2:	f8cb 3008 	str.w	r3, [fp, #8]
  40a9e6:	f8cb 3004 	str.w	r3, [fp, #4]
  40a9ea:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a9ee:	bf00      	nop

0040a9f0 <__sprint_r>:
  40a9f0:	6893      	ldr	r3, [r2, #8]
  40a9f2:	b10b      	cbz	r3, 40a9f8 <__sprint_r+0x8>
  40a9f4:	f7ff bfbc 	b.w	40a970 <__sprint_r.part.0>
  40a9f8:	b410      	push	{r4}
  40a9fa:	4618      	mov	r0, r3
  40a9fc:	6053      	str	r3, [r2, #4]
  40a9fe:	bc10      	pop	{r4}
  40aa00:	4770      	bx	lr
  40aa02:	bf00      	nop

0040aa04 <_write_r>:
  40aa04:	b570      	push	{r4, r5, r6, lr}
  40aa06:	460d      	mov	r5, r1
  40aa08:	4c08      	ldr	r4, [pc, #32]	; (40aa2c <_write_r+0x28>)
  40aa0a:	4611      	mov	r1, r2
  40aa0c:	4606      	mov	r6, r0
  40aa0e:	461a      	mov	r2, r3
  40aa10:	4628      	mov	r0, r5
  40aa12:	2300      	movs	r3, #0
  40aa14:	6023      	str	r3, [r4, #0]
  40aa16:	f7f6 fb2f 	bl	401078 <_write>
  40aa1a:	1c43      	adds	r3, r0, #1
  40aa1c:	d000      	beq.n	40aa20 <_write_r+0x1c>
  40aa1e:	bd70      	pop	{r4, r5, r6, pc}
  40aa20:	6823      	ldr	r3, [r4, #0]
  40aa22:	2b00      	cmp	r3, #0
  40aa24:	d0fb      	beq.n	40aa1e <_write_r+0x1a>
  40aa26:	6033      	str	r3, [r6, #0]
  40aa28:	bd70      	pop	{r4, r5, r6, pc}
  40aa2a:	bf00      	nop
  40aa2c:	20400c40 	.word	0x20400c40

0040aa30 <__register_exitproc>:
  40aa30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40aa34:	4d2c      	ldr	r5, [pc, #176]	; (40aae8 <__register_exitproc+0xb8>)
  40aa36:	4606      	mov	r6, r0
  40aa38:	6828      	ldr	r0, [r5, #0]
  40aa3a:	4698      	mov	r8, r3
  40aa3c:	460f      	mov	r7, r1
  40aa3e:	4691      	mov	r9, r2
  40aa40:	f7ff f980 	bl	409d44 <__retarget_lock_acquire_recursive>
  40aa44:	4b29      	ldr	r3, [pc, #164]	; (40aaec <__register_exitproc+0xbc>)
  40aa46:	681c      	ldr	r4, [r3, #0]
  40aa48:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  40aa4c:	2b00      	cmp	r3, #0
  40aa4e:	d03e      	beq.n	40aace <__register_exitproc+0x9e>
  40aa50:	685a      	ldr	r2, [r3, #4]
  40aa52:	2a1f      	cmp	r2, #31
  40aa54:	dc1c      	bgt.n	40aa90 <__register_exitproc+0x60>
  40aa56:	f102 0e01 	add.w	lr, r2, #1
  40aa5a:	b176      	cbz	r6, 40aa7a <__register_exitproc+0x4a>
  40aa5c:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  40aa60:	2401      	movs	r4, #1
  40aa62:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40aa66:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  40aa6a:	4094      	lsls	r4, r2
  40aa6c:	4320      	orrs	r0, r4
  40aa6e:	2e02      	cmp	r6, #2
  40aa70:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  40aa74:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  40aa78:	d023      	beq.n	40aac2 <__register_exitproc+0x92>
  40aa7a:	3202      	adds	r2, #2
  40aa7c:	f8c3 e004 	str.w	lr, [r3, #4]
  40aa80:	6828      	ldr	r0, [r5, #0]
  40aa82:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40aa86:	f7ff f95f 	bl	409d48 <__retarget_lock_release_recursive>
  40aa8a:	2000      	movs	r0, #0
  40aa8c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40aa90:	4b17      	ldr	r3, [pc, #92]	; (40aaf0 <__register_exitproc+0xc0>)
  40aa92:	b30b      	cbz	r3, 40aad8 <__register_exitproc+0xa8>
  40aa94:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40aa98:	f7fb fc88 	bl	4063ac <malloc>
  40aa9c:	4603      	mov	r3, r0
  40aa9e:	b1d8      	cbz	r0, 40aad8 <__register_exitproc+0xa8>
  40aaa0:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  40aaa4:	6002      	str	r2, [r0, #0]
  40aaa6:	2100      	movs	r1, #0
  40aaa8:	6041      	str	r1, [r0, #4]
  40aaaa:	460a      	mov	r2, r1
  40aaac:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  40aab0:	f04f 0e01 	mov.w	lr, #1
  40aab4:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  40aab8:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  40aabc:	2e00      	cmp	r6, #0
  40aabe:	d0dc      	beq.n	40aa7a <__register_exitproc+0x4a>
  40aac0:	e7cc      	b.n	40aa5c <__register_exitproc+0x2c>
  40aac2:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40aac6:	430c      	orrs	r4, r1
  40aac8:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  40aacc:	e7d5      	b.n	40aa7a <__register_exitproc+0x4a>
  40aace:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40aad2:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40aad6:	e7bb      	b.n	40aa50 <__register_exitproc+0x20>
  40aad8:	6828      	ldr	r0, [r5, #0]
  40aada:	f7ff f935 	bl	409d48 <__retarget_lock_release_recursive>
  40aade:	f04f 30ff 	mov.w	r0, #4294967295
  40aae2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40aae6:	bf00      	nop
  40aae8:	20400850 	.word	0x20400850
  40aaec:	0040b954 	.word	0x0040b954
  40aaf0:	004063ad 	.word	0x004063ad

0040aaf4 <_calloc_r>:
  40aaf4:	b510      	push	{r4, lr}
  40aaf6:	fb02 f101 	mul.w	r1, r2, r1
  40aafa:	f7fb fc67 	bl	4063cc <_malloc_r>
  40aafe:	4604      	mov	r4, r0
  40ab00:	b1d8      	cbz	r0, 40ab3a <_calloc_r+0x46>
  40ab02:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40ab06:	f022 0203 	bic.w	r2, r2, #3
  40ab0a:	3a04      	subs	r2, #4
  40ab0c:	2a24      	cmp	r2, #36	; 0x24
  40ab0e:	d818      	bhi.n	40ab42 <_calloc_r+0x4e>
  40ab10:	2a13      	cmp	r2, #19
  40ab12:	d914      	bls.n	40ab3e <_calloc_r+0x4a>
  40ab14:	2300      	movs	r3, #0
  40ab16:	2a1b      	cmp	r2, #27
  40ab18:	6003      	str	r3, [r0, #0]
  40ab1a:	6043      	str	r3, [r0, #4]
  40ab1c:	d916      	bls.n	40ab4c <_calloc_r+0x58>
  40ab1e:	2a24      	cmp	r2, #36	; 0x24
  40ab20:	6083      	str	r3, [r0, #8]
  40ab22:	60c3      	str	r3, [r0, #12]
  40ab24:	bf11      	iteee	ne
  40ab26:	f100 0210 	addne.w	r2, r0, #16
  40ab2a:	6103      	streq	r3, [r0, #16]
  40ab2c:	6143      	streq	r3, [r0, #20]
  40ab2e:	f100 0218 	addeq.w	r2, r0, #24
  40ab32:	2300      	movs	r3, #0
  40ab34:	6013      	str	r3, [r2, #0]
  40ab36:	6053      	str	r3, [r2, #4]
  40ab38:	6093      	str	r3, [r2, #8]
  40ab3a:	4620      	mov	r0, r4
  40ab3c:	bd10      	pop	{r4, pc}
  40ab3e:	4602      	mov	r2, r0
  40ab40:	e7f7      	b.n	40ab32 <_calloc_r+0x3e>
  40ab42:	2100      	movs	r1, #0
  40ab44:	f7fb ff8c 	bl	406a60 <memset>
  40ab48:	4620      	mov	r0, r4
  40ab4a:	bd10      	pop	{r4, pc}
  40ab4c:	f100 0208 	add.w	r2, r0, #8
  40ab50:	e7ef      	b.n	40ab32 <_calloc_r+0x3e>
  40ab52:	bf00      	nop

0040ab54 <_close_r>:
  40ab54:	b538      	push	{r3, r4, r5, lr}
  40ab56:	4c07      	ldr	r4, [pc, #28]	; (40ab74 <_close_r+0x20>)
  40ab58:	2300      	movs	r3, #0
  40ab5a:	4605      	mov	r5, r0
  40ab5c:	4608      	mov	r0, r1
  40ab5e:	6023      	str	r3, [r4, #0]
  40ab60:	f7f6 fee0 	bl	401924 <_close>
  40ab64:	1c43      	adds	r3, r0, #1
  40ab66:	d000      	beq.n	40ab6a <_close_r+0x16>
  40ab68:	bd38      	pop	{r3, r4, r5, pc}
  40ab6a:	6823      	ldr	r3, [r4, #0]
  40ab6c:	2b00      	cmp	r3, #0
  40ab6e:	d0fb      	beq.n	40ab68 <_close_r+0x14>
  40ab70:	602b      	str	r3, [r5, #0]
  40ab72:	bd38      	pop	{r3, r4, r5, pc}
  40ab74:	20400c40 	.word	0x20400c40

0040ab78 <_fclose_r>:
  40ab78:	b570      	push	{r4, r5, r6, lr}
  40ab7a:	b159      	cbz	r1, 40ab94 <_fclose_r+0x1c>
  40ab7c:	4605      	mov	r5, r0
  40ab7e:	460c      	mov	r4, r1
  40ab80:	b110      	cbz	r0, 40ab88 <_fclose_r+0x10>
  40ab82:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40ab84:	2b00      	cmp	r3, #0
  40ab86:	d03c      	beq.n	40ac02 <_fclose_r+0x8a>
  40ab88:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40ab8a:	07d8      	lsls	r0, r3, #31
  40ab8c:	d505      	bpl.n	40ab9a <_fclose_r+0x22>
  40ab8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40ab92:	b92b      	cbnz	r3, 40aba0 <_fclose_r+0x28>
  40ab94:	2600      	movs	r6, #0
  40ab96:	4630      	mov	r0, r6
  40ab98:	bd70      	pop	{r4, r5, r6, pc}
  40ab9a:	89a3      	ldrh	r3, [r4, #12]
  40ab9c:	0599      	lsls	r1, r3, #22
  40ab9e:	d53c      	bpl.n	40ac1a <_fclose_r+0xa2>
  40aba0:	4621      	mov	r1, r4
  40aba2:	4628      	mov	r0, r5
  40aba4:	f7fe fc9a 	bl	4094dc <__sflush_r>
  40aba8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  40abaa:	4606      	mov	r6, r0
  40abac:	b133      	cbz	r3, 40abbc <_fclose_r+0x44>
  40abae:	69e1      	ldr	r1, [r4, #28]
  40abb0:	4628      	mov	r0, r5
  40abb2:	4798      	blx	r3
  40abb4:	2800      	cmp	r0, #0
  40abb6:	bfb8      	it	lt
  40abb8:	f04f 36ff 	movlt.w	r6, #4294967295
  40abbc:	89a3      	ldrh	r3, [r4, #12]
  40abbe:	061a      	lsls	r2, r3, #24
  40abc0:	d422      	bmi.n	40ac08 <_fclose_r+0x90>
  40abc2:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40abc4:	b141      	cbz	r1, 40abd8 <_fclose_r+0x60>
  40abc6:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40abca:	4299      	cmp	r1, r3
  40abcc:	d002      	beq.n	40abd4 <_fclose_r+0x5c>
  40abce:	4628      	mov	r0, r5
  40abd0:	f7fe fe1e 	bl	409810 <_free_r>
  40abd4:	2300      	movs	r3, #0
  40abd6:	6323      	str	r3, [r4, #48]	; 0x30
  40abd8:	6c61      	ldr	r1, [r4, #68]	; 0x44
  40abda:	b121      	cbz	r1, 40abe6 <_fclose_r+0x6e>
  40abdc:	4628      	mov	r0, r5
  40abde:	f7fe fe17 	bl	409810 <_free_r>
  40abe2:	2300      	movs	r3, #0
  40abe4:	6463      	str	r3, [r4, #68]	; 0x44
  40abe6:	f7fe fd9d 	bl	409724 <__sfp_lock_acquire>
  40abea:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40abec:	2200      	movs	r2, #0
  40abee:	07db      	lsls	r3, r3, #31
  40abf0:	81a2      	strh	r2, [r4, #12]
  40abf2:	d50e      	bpl.n	40ac12 <_fclose_r+0x9a>
  40abf4:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40abf6:	f7ff f8a3 	bl	409d40 <__retarget_lock_close_recursive>
  40abfa:	f7fe fd99 	bl	409730 <__sfp_lock_release>
  40abfe:	4630      	mov	r0, r6
  40ac00:	bd70      	pop	{r4, r5, r6, pc}
  40ac02:	f7fe fd63 	bl	4096cc <__sinit>
  40ac06:	e7bf      	b.n	40ab88 <_fclose_r+0x10>
  40ac08:	6921      	ldr	r1, [r4, #16]
  40ac0a:	4628      	mov	r0, r5
  40ac0c:	f7fe fe00 	bl	409810 <_free_r>
  40ac10:	e7d7      	b.n	40abc2 <_fclose_r+0x4a>
  40ac12:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40ac14:	f7ff f898 	bl	409d48 <__retarget_lock_release_recursive>
  40ac18:	e7ec      	b.n	40abf4 <_fclose_r+0x7c>
  40ac1a:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40ac1c:	f7ff f892 	bl	409d44 <__retarget_lock_acquire_recursive>
  40ac20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40ac24:	2b00      	cmp	r3, #0
  40ac26:	d1bb      	bne.n	40aba0 <_fclose_r+0x28>
  40ac28:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40ac2a:	f016 0601 	ands.w	r6, r6, #1
  40ac2e:	d1b1      	bne.n	40ab94 <_fclose_r+0x1c>
  40ac30:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40ac32:	f7ff f889 	bl	409d48 <__retarget_lock_release_recursive>
  40ac36:	4630      	mov	r0, r6
  40ac38:	bd70      	pop	{r4, r5, r6, pc}
  40ac3a:	bf00      	nop

0040ac3c <__fputwc>:
  40ac3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40ac40:	b082      	sub	sp, #8
  40ac42:	4680      	mov	r8, r0
  40ac44:	4689      	mov	r9, r1
  40ac46:	4614      	mov	r4, r2
  40ac48:	f000 f8a2 	bl	40ad90 <__locale_mb_cur_max>
  40ac4c:	2801      	cmp	r0, #1
  40ac4e:	d036      	beq.n	40acbe <__fputwc+0x82>
  40ac50:	464a      	mov	r2, r9
  40ac52:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  40ac56:	a901      	add	r1, sp, #4
  40ac58:	4640      	mov	r0, r8
  40ac5a:	f000 f941 	bl	40aee0 <_wcrtomb_r>
  40ac5e:	1c42      	adds	r2, r0, #1
  40ac60:	4606      	mov	r6, r0
  40ac62:	d025      	beq.n	40acb0 <__fputwc+0x74>
  40ac64:	b3a8      	cbz	r0, 40acd2 <__fputwc+0x96>
  40ac66:	f89d e004 	ldrb.w	lr, [sp, #4]
  40ac6a:	2500      	movs	r5, #0
  40ac6c:	f10d 0a04 	add.w	sl, sp, #4
  40ac70:	e009      	b.n	40ac86 <__fputwc+0x4a>
  40ac72:	6823      	ldr	r3, [r4, #0]
  40ac74:	1c5a      	adds	r2, r3, #1
  40ac76:	6022      	str	r2, [r4, #0]
  40ac78:	f883 e000 	strb.w	lr, [r3]
  40ac7c:	3501      	adds	r5, #1
  40ac7e:	42b5      	cmp	r5, r6
  40ac80:	d227      	bcs.n	40acd2 <__fputwc+0x96>
  40ac82:	f815 e00a 	ldrb.w	lr, [r5, sl]
  40ac86:	68a3      	ldr	r3, [r4, #8]
  40ac88:	3b01      	subs	r3, #1
  40ac8a:	2b00      	cmp	r3, #0
  40ac8c:	60a3      	str	r3, [r4, #8]
  40ac8e:	daf0      	bge.n	40ac72 <__fputwc+0x36>
  40ac90:	69a7      	ldr	r7, [r4, #24]
  40ac92:	42bb      	cmp	r3, r7
  40ac94:	4671      	mov	r1, lr
  40ac96:	4622      	mov	r2, r4
  40ac98:	4640      	mov	r0, r8
  40ac9a:	db02      	blt.n	40aca2 <__fputwc+0x66>
  40ac9c:	f1be 0f0a 	cmp.w	lr, #10
  40aca0:	d1e7      	bne.n	40ac72 <__fputwc+0x36>
  40aca2:	f000 f8c5 	bl	40ae30 <__swbuf_r>
  40aca6:	1c43      	adds	r3, r0, #1
  40aca8:	d1e8      	bne.n	40ac7c <__fputwc+0x40>
  40acaa:	b002      	add	sp, #8
  40acac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40acb0:	89a3      	ldrh	r3, [r4, #12]
  40acb2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40acb6:	81a3      	strh	r3, [r4, #12]
  40acb8:	b002      	add	sp, #8
  40acba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40acbe:	f109 33ff 	add.w	r3, r9, #4294967295
  40acc2:	2bfe      	cmp	r3, #254	; 0xfe
  40acc4:	d8c4      	bhi.n	40ac50 <__fputwc+0x14>
  40acc6:	fa5f fe89 	uxtb.w	lr, r9
  40acca:	4606      	mov	r6, r0
  40accc:	f88d e004 	strb.w	lr, [sp, #4]
  40acd0:	e7cb      	b.n	40ac6a <__fputwc+0x2e>
  40acd2:	4648      	mov	r0, r9
  40acd4:	b002      	add	sp, #8
  40acd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40acda:	bf00      	nop

0040acdc <_fputwc_r>:
  40acdc:	b530      	push	{r4, r5, lr}
  40acde:	6e53      	ldr	r3, [r2, #100]	; 0x64
  40ace0:	f013 0f01 	tst.w	r3, #1
  40ace4:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  40ace8:	4614      	mov	r4, r2
  40acea:	b083      	sub	sp, #12
  40acec:	4605      	mov	r5, r0
  40acee:	b29a      	uxth	r2, r3
  40acf0:	d101      	bne.n	40acf6 <_fputwc_r+0x1a>
  40acf2:	0590      	lsls	r0, r2, #22
  40acf4:	d51c      	bpl.n	40ad30 <_fputwc_r+0x54>
  40acf6:	0490      	lsls	r0, r2, #18
  40acf8:	d406      	bmi.n	40ad08 <_fputwc_r+0x2c>
  40acfa:	6e62      	ldr	r2, [r4, #100]	; 0x64
  40acfc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40ad00:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40ad04:	81a3      	strh	r3, [r4, #12]
  40ad06:	6662      	str	r2, [r4, #100]	; 0x64
  40ad08:	4628      	mov	r0, r5
  40ad0a:	4622      	mov	r2, r4
  40ad0c:	f7ff ff96 	bl	40ac3c <__fputwc>
  40ad10:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40ad12:	07da      	lsls	r2, r3, #31
  40ad14:	4605      	mov	r5, r0
  40ad16:	d402      	bmi.n	40ad1e <_fputwc_r+0x42>
  40ad18:	89a3      	ldrh	r3, [r4, #12]
  40ad1a:	059b      	lsls	r3, r3, #22
  40ad1c:	d502      	bpl.n	40ad24 <_fputwc_r+0x48>
  40ad1e:	4628      	mov	r0, r5
  40ad20:	b003      	add	sp, #12
  40ad22:	bd30      	pop	{r4, r5, pc}
  40ad24:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40ad26:	f7ff f80f 	bl	409d48 <__retarget_lock_release_recursive>
  40ad2a:	4628      	mov	r0, r5
  40ad2c:	b003      	add	sp, #12
  40ad2e:	bd30      	pop	{r4, r5, pc}
  40ad30:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40ad32:	9101      	str	r1, [sp, #4]
  40ad34:	f7ff f806 	bl	409d44 <__retarget_lock_acquire_recursive>
  40ad38:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40ad3c:	9901      	ldr	r1, [sp, #4]
  40ad3e:	b29a      	uxth	r2, r3
  40ad40:	e7d9      	b.n	40acf6 <_fputwc_r+0x1a>
  40ad42:	bf00      	nop

0040ad44 <_fstat_r>:
  40ad44:	b538      	push	{r3, r4, r5, lr}
  40ad46:	460b      	mov	r3, r1
  40ad48:	4c07      	ldr	r4, [pc, #28]	; (40ad68 <_fstat_r+0x24>)
  40ad4a:	4605      	mov	r5, r0
  40ad4c:	4611      	mov	r1, r2
  40ad4e:	4618      	mov	r0, r3
  40ad50:	2300      	movs	r3, #0
  40ad52:	6023      	str	r3, [r4, #0]
  40ad54:	f7f6 fde9 	bl	40192a <_fstat>
  40ad58:	1c43      	adds	r3, r0, #1
  40ad5a:	d000      	beq.n	40ad5e <_fstat_r+0x1a>
  40ad5c:	bd38      	pop	{r3, r4, r5, pc}
  40ad5e:	6823      	ldr	r3, [r4, #0]
  40ad60:	2b00      	cmp	r3, #0
  40ad62:	d0fb      	beq.n	40ad5c <_fstat_r+0x18>
  40ad64:	602b      	str	r3, [r5, #0]
  40ad66:	bd38      	pop	{r3, r4, r5, pc}
  40ad68:	20400c40 	.word	0x20400c40

0040ad6c <_isatty_r>:
  40ad6c:	b538      	push	{r3, r4, r5, lr}
  40ad6e:	4c07      	ldr	r4, [pc, #28]	; (40ad8c <_isatty_r+0x20>)
  40ad70:	2300      	movs	r3, #0
  40ad72:	4605      	mov	r5, r0
  40ad74:	4608      	mov	r0, r1
  40ad76:	6023      	str	r3, [r4, #0]
  40ad78:	f7f6 fddc 	bl	401934 <_isatty>
  40ad7c:	1c43      	adds	r3, r0, #1
  40ad7e:	d000      	beq.n	40ad82 <_isatty_r+0x16>
  40ad80:	bd38      	pop	{r3, r4, r5, pc}
  40ad82:	6823      	ldr	r3, [r4, #0]
  40ad84:	2b00      	cmp	r3, #0
  40ad86:	d0fb      	beq.n	40ad80 <_isatty_r+0x14>
  40ad88:	602b      	str	r3, [r5, #0]
  40ad8a:	bd38      	pop	{r3, r4, r5, pc}
  40ad8c:	20400c40 	.word	0x20400c40

0040ad90 <__locale_mb_cur_max>:
  40ad90:	4b04      	ldr	r3, [pc, #16]	; (40ada4 <__locale_mb_cur_max+0x14>)
  40ad92:	4a05      	ldr	r2, [pc, #20]	; (40ada8 <__locale_mb_cur_max+0x18>)
  40ad94:	681b      	ldr	r3, [r3, #0]
  40ad96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  40ad98:	2b00      	cmp	r3, #0
  40ad9a:	bf08      	it	eq
  40ad9c:	4613      	moveq	r3, r2
  40ad9e:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  40ada2:	4770      	bx	lr
  40ada4:	20400010 	.word	0x20400010
  40ada8:	20400854 	.word	0x20400854

0040adac <_lseek_r>:
  40adac:	b570      	push	{r4, r5, r6, lr}
  40adae:	460d      	mov	r5, r1
  40adb0:	4c08      	ldr	r4, [pc, #32]	; (40add4 <_lseek_r+0x28>)
  40adb2:	4611      	mov	r1, r2
  40adb4:	4606      	mov	r6, r0
  40adb6:	461a      	mov	r2, r3
  40adb8:	4628      	mov	r0, r5
  40adba:	2300      	movs	r3, #0
  40adbc:	6023      	str	r3, [r4, #0]
  40adbe:	f7f6 fdbb 	bl	401938 <_lseek>
  40adc2:	1c43      	adds	r3, r0, #1
  40adc4:	d000      	beq.n	40adc8 <_lseek_r+0x1c>
  40adc6:	bd70      	pop	{r4, r5, r6, pc}
  40adc8:	6823      	ldr	r3, [r4, #0]
  40adca:	2b00      	cmp	r3, #0
  40adcc:	d0fb      	beq.n	40adc6 <_lseek_r+0x1a>
  40adce:	6033      	str	r3, [r6, #0]
  40add0:	bd70      	pop	{r4, r5, r6, pc}
  40add2:	bf00      	nop
  40add4:	20400c40 	.word	0x20400c40

0040add8 <__ascii_mbtowc>:
  40add8:	b082      	sub	sp, #8
  40adda:	b149      	cbz	r1, 40adf0 <__ascii_mbtowc+0x18>
  40addc:	b15a      	cbz	r2, 40adf6 <__ascii_mbtowc+0x1e>
  40adde:	b16b      	cbz	r3, 40adfc <__ascii_mbtowc+0x24>
  40ade0:	7813      	ldrb	r3, [r2, #0]
  40ade2:	600b      	str	r3, [r1, #0]
  40ade4:	7812      	ldrb	r2, [r2, #0]
  40ade6:	1c10      	adds	r0, r2, #0
  40ade8:	bf18      	it	ne
  40adea:	2001      	movne	r0, #1
  40adec:	b002      	add	sp, #8
  40adee:	4770      	bx	lr
  40adf0:	a901      	add	r1, sp, #4
  40adf2:	2a00      	cmp	r2, #0
  40adf4:	d1f3      	bne.n	40adde <__ascii_mbtowc+0x6>
  40adf6:	4610      	mov	r0, r2
  40adf8:	b002      	add	sp, #8
  40adfa:	4770      	bx	lr
  40adfc:	f06f 0001 	mvn.w	r0, #1
  40ae00:	e7f4      	b.n	40adec <__ascii_mbtowc+0x14>
  40ae02:	bf00      	nop

0040ae04 <_read_r>:
  40ae04:	b570      	push	{r4, r5, r6, lr}
  40ae06:	460d      	mov	r5, r1
  40ae08:	4c08      	ldr	r4, [pc, #32]	; (40ae2c <_read_r+0x28>)
  40ae0a:	4611      	mov	r1, r2
  40ae0c:	4606      	mov	r6, r0
  40ae0e:	461a      	mov	r2, r3
  40ae10:	4628      	mov	r0, r5
  40ae12:	2300      	movs	r3, #0
  40ae14:	6023      	str	r3, [r4, #0]
  40ae16:	f7f6 f911 	bl	40103c <_read>
  40ae1a:	1c43      	adds	r3, r0, #1
  40ae1c:	d000      	beq.n	40ae20 <_read_r+0x1c>
  40ae1e:	bd70      	pop	{r4, r5, r6, pc}
  40ae20:	6823      	ldr	r3, [r4, #0]
  40ae22:	2b00      	cmp	r3, #0
  40ae24:	d0fb      	beq.n	40ae1e <_read_r+0x1a>
  40ae26:	6033      	str	r3, [r6, #0]
  40ae28:	bd70      	pop	{r4, r5, r6, pc}
  40ae2a:	bf00      	nop
  40ae2c:	20400c40 	.word	0x20400c40

0040ae30 <__swbuf_r>:
  40ae30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40ae32:	460d      	mov	r5, r1
  40ae34:	4614      	mov	r4, r2
  40ae36:	4606      	mov	r6, r0
  40ae38:	b110      	cbz	r0, 40ae40 <__swbuf_r+0x10>
  40ae3a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40ae3c:	2b00      	cmp	r3, #0
  40ae3e:	d04b      	beq.n	40aed8 <__swbuf_r+0xa8>
  40ae40:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40ae44:	69a3      	ldr	r3, [r4, #24]
  40ae46:	60a3      	str	r3, [r4, #8]
  40ae48:	b291      	uxth	r1, r2
  40ae4a:	0708      	lsls	r0, r1, #28
  40ae4c:	d539      	bpl.n	40aec2 <__swbuf_r+0x92>
  40ae4e:	6923      	ldr	r3, [r4, #16]
  40ae50:	2b00      	cmp	r3, #0
  40ae52:	d036      	beq.n	40aec2 <__swbuf_r+0x92>
  40ae54:	b2ed      	uxtb	r5, r5
  40ae56:	0489      	lsls	r1, r1, #18
  40ae58:	462f      	mov	r7, r5
  40ae5a:	d515      	bpl.n	40ae88 <__swbuf_r+0x58>
  40ae5c:	6822      	ldr	r2, [r4, #0]
  40ae5e:	6961      	ldr	r1, [r4, #20]
  40ae60:	1ad3      	subs	r3, r2, r3
  40ae62:	428b      	cmp	r3, r1
  40ae64:	da1c      	bge.n	40aea0 <__swbuf_r+0x70>
  40ae66:	3301      	adds	r3, #1
  40ae68:	68a1      	ldr	r1, [r4, #8]
  40ae6a:	1c50      	adds	r0, r2, #1
  40ae6c:	3901      	subs	r1, #1
  40ae6e:	60a1      	str	r1, [r4, #8]
  40ae70:	6020      	str	r0, [r4, #0]
  40ae72:	7015      	strb	r5, [r2, #0]
  40ae74:	6962      	ldr	r2, [r4, #20]
  40ae76:	429a      	cmp	r2, r3
  40ae78:	d01a      	beq.n	40aeb0 <__swbuf_r+0x80>
  40ae7a:	89a3      	ldrh	r3, [r4, #12]
  40ae7c:	07db      	lsls	r3, r3, #31
  40ae7e:	d501      	bpl.n	40ae84 <__swbuf_r+0x54>
  40ae80:	2d0a      	cmp	r5, #10
  40ae82:	d015      	beq.n	40aeb0 <__swbuf_r+0x80>
  40ae84:	4638      	mov	r0, r7
  40ae86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40ae88:	6e61      	ldr	r1, [r4, #100]	; 0x64
  40ae8a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40ae8e:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  40ae92:	81a2      	strh	r2, [r4, #12]
  40ae94:	6822      	ldr	r2, [r4, #0]
  40ae96:	6661      	str	r1, [r4, #100]	; 0x64
  40ae98:	6961      	ldr	r1, [r4, #20]
  40ae9a:	1ad3      	subs	r3, r2, r3
  40ae9c:	428b      	cmp	r3, r1
  40ae9e:	dbe2      	blt.n	40ae66 <__swbuf_r+0x36>
  40aea0:	4621      	mov	r1, r4
  40aea2:	4630      	mov	r0, r6
  40aea4:	f7fe fbba 	bl	40961c <_fflush_r>
  40aea8:	b940      	cbnz	r0, 40aebc <__swbuf_r+0x8c>
  40aeaa:	6822      	ldr	r2, [r4, #0]
  40aeac:	2301      	movs	r3, #1
  40aeae:	e7db      	b.n	40ae68 <__swbuf_r+0x38>
  40aeb0:	4621      	mov	r1, r4
  40aeb2:	4630      	mov	r0, r6
  40aeb4:	f7fe fbb2 	bl	40961c <_fflush_r>
  40aeb8:	2800      	cmp	r0, #0
  40aeba:	d0e3      	beq.n	40ae84 <__swbuf_r+0x54>
  40aebc:	f04f 37ff 	mov.w	r7, #4294967295
  40aec0:	e7e0      	b.n	40ae84 <__swbuf_r+0x54>
  40aec2:	4621      	mov	r1, r4
  40aec4:	4630      	mov	r0, r6
  40aec6:	f7fd fad7 	bl	408478 <__swsetup_r>
  40aeca:	2800      	cmp	r0, #0
  40aecc:	d1f6      	bne.n	40aebc <__swbuf_r+0x8c>
  40aece:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40aed2:	6923      	ldr	r3, [r4, #16]
  40aed4:	b291      	uxth	r1, r2
  40aed6:	e7bd      	b.n	40ae54 <__swbuf_r+0x24>
  40aed8:	f7fe fbf8 	bl	4096cc <__sinit>
  40aedc:	e7b0      	b.n	40ae40 <__swbuf_r+0x10>
  40aede:	bf00      	nop

0040aee0 <_wcrtomb_r>:
  40aee0:	b5f0      	push	{r4, r5, r6, r7, lr}
  40aee2:	4606      	mov	r6, r0
  40aee4:	b085      	sub	sp, #20
  40aee6:	461f      	mov	r7, r3
  40aee8:	b189      	cbz	r1, 40af0e <_wcrtomb_r+0x2e>
  40aeea:	4c10      	ldr	r4, [pc, #64]	; (40af2c <_wcrtomb_r+0x4c>)
  40aeec:	4d10      	ldr	r5, [pc, #64]	; (40af30 <_wcrtomb_r+0x50>)
  40aeee:	6824      	ldr	r4, [r4, #0]
  40aef0:	6b64      	ldr	r4, [r4, #52]	; 0x34
  40aef2:	2c00      	cmp	r4, #0
  40aef4:	bf08      	it	eq
  40aef6:	462c      	moveq	r4, r5
  40aef8:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  40aefc:	47a0      	blx	r4
  40aefe:	1c43      	adds	r3, r0, #1
  40af00:	d103      	bne.n	40af0a <_wcrtomb_r+0x2a>
  40af02:	2200      	movs	r2, #0
  40af04:	238a      	movs	r3, #138	; 0x8a
  40af06:	603a      	str	r2, [r7, #0]
  40af08:	6033      	str	r3, [r6, #0]
  40af0a:	b005      	add	sp, #20
  40af0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40af0e:	460c      	mov	r4, r1
  40af10:	4906      	ldr	r1, [pc, #24]	; (40af2c <_wcrtomb_r+0x4c>)
  40af12:	4a07      	ldr	r2, [pc, #28]	; (40af30 <_wcrtomb_r+0x50>)
  40af14:	6809      	ldr	r1, [r1, #0]
  40af16:	6b49      	ldr	r1, [r1, #52]	; 0x34
  40af18:	2900      	cmp	r1, #0
  40af1a:	bf08      	it	eq
  40af1c:	4611      	moveq	r1, r2
  40af1e:	4622      	mov	r2, r4
  40af20:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  40af24:	a901      	add	r1, sp, #4
  40af26:	47a0      	blx	r4
  40af28:	e7e9      	b.n	40aefe <_wcrtomb_r+0x1e>
  40af2a:	bf00      	nop
  40af2c:	20400010 	.word	0x20400010
  40af30:	20400854 	.word	0x20400854

0040af34 <__ascii_wctomb>:
  40af34:	b121      	cbz	r1, 40af40 <__ascii_wctomb+0xc>
  40af36:	2aff      	cmp	r2, #255	; 0xff
  40af38:	d804      	bhi.n	40af44 <__ascii_wctomb+0x10>
  40af3a:	700a      	strb	r2, [r1, #0]
  40af3c:	2001      	movs	r0, #1
  40af3e:	4770      	bx	lr
  40af40:	4608      	mov	r0, r1
  40af42:	4770      	bx	lr
  40af44:	238a      	movs	r3, #138	; 0x8a
  40af46:	6003      	str	r3, [r0, #0]
  40af48:	f04f 30ff 	mov.w	r0, #4294967295
  40af4c:	4770      	bx	lr
  40af4e:	bf00      	nop

0040af50 <__gedf2>:
  40af50:	f04f 3cff 	mov.w	ip, #4294967295
  40af54:	e006      	b.n	40af64 <__cmpdf2+0x4>
  40af56:	bf00      	nop

0040af58 <__ledf2>:
  40af58:	f04f 0c01 	mov.w	ip, #1
  40af5c:	e002      	b.n	40af64 <__cmpdf2+0x4>
  40af5e:	bf00      	nop

0040af60 <__cmpdf2>:
  40af60:	f04f 0c01 	mov.w	ip, #1
  40af64:	f84d cd04 	str.w	ip, [sp, #-4]!
  40af68:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40af6c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40af70:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40af74:	bf18      	it	ne
  40af76:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40af7a:	d01b      	beq.n	40afb4 <__cmpdf2+0x54>
  40af7c:	b001      	add	sp, #4
  40af7e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40af82:	bf0c      	ite	eq
  40af84:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  40af88:	ea91 0f03 	teqne	r1, r3
  40af8c:	bf02      	ittt	eq
  40af8e:	ea90 0f02 	teqeq	r0, r2
  40af92:	2000      	moveq	r0, #0
  40af94:	4770      	bxeq	lr
  40af96:	f110 0f00 	cmn.w	r0, #0
  40af9a:	ea91 0f03 	teq	r1, r3
  40af9e:	bf58      	it	pl
  40afa0:	4299      	cmppl	r1, r3
  40afa2:	bf08      	it	eq
  40afa4:	4290      	cmpeq	r0, r2
  40afa6:	bf2c      	ite	cs
  40afa8:	17d8      	asrcs	r0, r3, #31
  40afaa:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40afae:	f040 0001 	orr.w	r0, r0, #1
  40afb2:	4770      	bx	lr
  40afb4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40afb8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40afbc:	d102      	bne.n	40afc4 <__cmpdf2+0x64>
  40afbe:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40afc2:	d107      	bne.n	40afd4 <__cmpdf2+0x74>
  40afc4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40afc8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40afcc:	d1d6      	bne.n	40af7c <__cmpdf2+0x1c>
  40afce:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40afd2:	d0d3      	beq.n	40af7c <__cmpdf2+0x1c>
  40afd4:	f85d 0b04 	ldr.w	r0, [sp], #4
  40afd8:	4770      	bx	lr
  40afda:	bf00      	nop

0040afdc <__aeabi_cdrcmple>:
  40afdc:	4684      	mov	ip, r0
  40afde:	4610      	mov	r0, r2
  40afe0:	4662      	mov	r2, ip
  40afe2:	468c      	mov	ip, r1
  40afe4:	4619      	mov	r1, r3
  40afe6:	4663      	mov	r3, ip
  40afe8:	e000      	b.n	40afec <__aeabi_cdcmpeq>
  40afea:	bf00      	nop

0040afec <__aeabi_cdcmpeq>:
  40afec:	b501      	push	{r0, lr}
  40afee:	f7ff ffb7 	bl	40af60 <__cmpdf2>
  40aff2:	2800      	cmp	r0, #0
  40aff4:	bf48      	it	mi
  40aff6:	f110 0f00 	cmnmi.w	r0, #0
  40affa:	bd01      	pop	{r0, pc}

0040affc <__aeabi_dcmpeq>:
  40affc:	f84d ed08 	str.w	lr, [sp, #-8]!
  40b000:	f7ff fff4 	bl	40afec <__aeabi_cdcmpeq>
  40b004:	bf0c      	ite	eq
  40b006:	2001      	moveq	r0, #1
  40b008:	2000      	movne	r0, #0
  40b00a:	f85d fb08 	ldr.w	pc, [sp], #8
  40b00e:	bf00      	nop

0040b010 <__aeabi_dcmplt>:
  40b010:	f84d ed08 	str.w	lr, [sp, #-8]!
  40b014:	f7ff ffea 	bl	40afec <__aeabi_cdcmpeq>
  40b018:	bf34      	ite	cc
  40b01a:	2001      	movcc	r0, #1
  40b01c:	2000      	movcs	r0, #0
  40b01e:	f85d fb08 	ldr.w	pc, [sp], #8
  40b022:	bf00      	nop

0040b024 <__aeabi_dcmple>:
  40b024:	f84d ed08 	str.w	lr, [sp, #-8]!
  40b028:	f7ff ffe0 	bl	40afec <__aeabi_cdcmpeq>
  40b02c:	bf94      	ite	ls
  40b02e:	2001      	movls	r0, #1
  40b030:	2000      	movhi	r0, #0
  40b032:	f85d fb08 	ldr.w	pc, [sp], #8
  40b036:	bf00      	nop

0040b038 <__aeabi_dcmpge>:
  40b038:	f84d ed08 	str.w	lr, [sp, #-8]!
  40b03c:	f7ff ffce 	bl	40afdc <__aeabi_cdrcmple>
  40b040:	bf94      	ite	ls
  40b042:	2001      	movls	r0, #1
  40b044:	2000      	movhi	r0, #0
  40b046:	f85d fb08 	ldr.w	pc, [sp], #8
  40b04a:	bf00      	nop

0040b04c <__aeabi_dcmpgt>:
  40b04c:	f84d ed08 	str.w	lr, [sp, #-8]!
  40b050:	f7ff ffc4 	bl	40afdc <__aeabi_cdrcmple>
  40b054:	bf34      	ite	cc
  40b056:	2001      	movcc	r0, #1
  40b058:	2000      	movcs	r0, #0
  40b05a:	f85d fb08 	ldr.w	pc, [sp], #8
  40b05e:	bf00      	nop

0040b060 <__aeabi_dcmpun>:
  40b060:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40b064:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40b068:	d102      	bne.n	40b070 <__aeabi_dcmpun+0x10>
  40b06a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40b06e:	d10a      	bne.n	40b086 <__aeabi_dcmpun+0x26>
  40b070:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40b074:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40b078:	d102      	bne.n	40b080 <__aeabi_dcmpun+0x20>
  40b07a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40b07e:	d102      	bne.n	40b086 <__aeabi_dcmpun+0x26>
  40b080:	f04f 0000 	mov.w	r0, #0
  40b084:	4770      	bx	lr
  40b086:	f04f 0001 	mov.w	r0, #1
  40b08a:	4770      	bx	lr

0040b08c <__aeabi_d2iz>:
  40b08c:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40b090:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40b094:	d215      	bcs.n	40b0c2 <__aeabi_d2iz+0x36>
  40b096:	d511      	bpl.n	40b0bc <__aeabi_d2iz+0x30>
  40b098:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  40b09c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40b0a0:	d912      	bls.n	40b0c8 <__aeabi_d2iz+0x3c>
  40b0a2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40b0a6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40b0aa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40b0ae:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40b0b2:	fa23 f002 	lsr.w	r0, r3, r2
  40b0b6:	bf18      	it	ne
  40b0b8:	4240      	negne	r0, r0
  40b0ba:	4770      	bx	lr
  40b0bc:	f04f 0000 	mov.w	r0, #0
  40b0c0:	4770      	bx	lr
  40b0c2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40b0c6:	d105      	bne.n	40b0d4 <__aeabi_d2iz+0x48>
  40b0c8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  40b0cc:	bf08      	it	eq
  40b0ce:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40b0d2:	4770      	bx	lr
  40b0d4:	f04f 0000 	mov.w	r0, #0
  40b0d8:	4770      	bx	lr
  40b0da:	bf00      	nop

0040b0dc <__aeabi_uldivmod>:
  40b0dc:	b953      	cbnz	r3, 40b0f4 <__aeabi_uldivmod+0x18>
  40b0de:	b94a      	cbnz	r2, 40b0f4 <__aeabi_uldivmod+0x18>
  40b0e0:	2900      	cmp	r1, #0
  40b0e2:	bf08      	it	eq
  40b0e4:	2800      	cmpeq	r0, #0
  40b0e6:	bf1c      	itt	ne
  40b0e8:	f04f 31ff 	movne.w	r1, #4294967295
  40b0ec:	f04f 30ff 	movne.w	r0, #4294967295
  40b0f0:	f000 b97a 	b.w	40b3e8 <__aeabi_idiv0>
  40b0f4:	f1ad 0c08 	sub.w	ip, sp, #8
  40b0f8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  40b0fc:	f000 f806 	bl	40b10c <__udivmoddi4>
  40b100:	f8dd e004 	ldr.w	lr, [sp, #4]
  40b104:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40b108:	b004      	add	sp, #16
  40b10a:	4770      	bx	lr

0040b10c <__udivmoddi4>:
  40b10c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40b110:	468c      	mov	ip, r1
  40b112:	460d      	mov	r5, r1
  40b114:	4604      	mov	r4, r0
  40b116:	9e08      	ldr	r6, [sp, #32]
  40b118:	2b00      	cmp	r3, #0
  40b11a:	d151      	bne.n	40b1c0 <__udivmoddi4+0xb4>
  40b11c:	428a      	cmp	r2, r1
  40b11e:	4617      	mov	r7, r2
  40b120:	d96d      	bls.n	40b1fe <__udivmoddi4+0xf2>
  40b122:	fab2 fe82 	clz	lr, r2
  40b126:	f1be 0f00 	cmp.w	lr, #0
  40b12a:	d00b      	beq.n	40b144 <__udivmoddi4+0x38>
  40b12c:	f1ce 0c20 	rsb	ip, lr, #32
  40b130:	fa01 f50e 	lsl.w	r5, r1, lr
  40b134:	fa20 fc0c 	lsr.w	ip, r0, ip
  40b138:	fa02 f70e 	lsl.w	r7, r2, lr
  40b13c:	ea4c 0c05 	orr.w	ip, ip, r5
  40b140:	fa00 f40e 	lsl.w	r4, r0, lr
  40b144:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  40b148:	0c25      	lsrs	r5, r4, #16
  40b14a:	fbbc f8fa 	udiv	r8, ip, sl
  40b14e:	fa1f f987 	uxth.w	r9, r7
  40b152:	fb0a cc18 	mls	ip, sl, r8, ip
  40b156:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  40b15a:	fb08 f309 	mul.w	r3, r8, r9
  40b15e:	42ab      	cmp	r3, r5
  40b160:	d90a      	bls.n	40b178 <__udivmoddi4+0x6c>
  40b162:	19ed      	adds	r5, r5, r7
  40b164:	f108 32ff 	add.w	r2, r8, #4294967295
  40b168:	f080 8123 	bcs.w	40b3b2 <__udivmoddi4+0x2a6>
  40b16c:	42ab      	cmp	r3, r5
  40b16e:	f240 8120 	bls.w	40b3b2 <__udivmoddi4+0x2a6>
  40b172:	f1a8 0802 	sub.w	r8, r8, #2
  40b176:	443d      	add	r5, r7
  40b178:	1aed      	subs	r5, r5, r3
  40b17a:	b2a4      	uxth	r4, r4
  40b17c:	fbb5 f0fa 	udiv	r0, r5, sl
  40b180:	fb0a 5510 	mls	r5, sl, r0, r5
  40b184:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  40b188:	fb00 f909 	mul.w	r9, r0, r9
  40b18c:	45a1      	cmp	r9, r4
  40b18e:	d909      	bls.n	40b1a4 <__udivmoddi4+0x98>
  40b190:	19e4      	adds	r4, r4, r7
  40b192:	f100 33ff 	add.w	r3, r0, #4294967295
  40b196:	f080 810a 	bcs.w	40b3ae <__udivmoddi4+0x2a2>
  40b19a:	45a1      	cmp	r9, r4
  40b19c:	f240 8107 	bls.w	40b3ae <__udivmoddi4+0x2a2>
  40b1a0:	3802      	subs	r0, #2
  40b1a2:	443c      	add	r4, r7
  40b1a4:	eba4 0409 	sub.w	r4, r4, r9
  40b1a8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  40b1ac:	2100      	movs	r1, #0
  40b1ae:	2e00      	cmp	r6, #0
  40b1b0:	d061      	beq.n	40b276 <__udivmoddi4+0x16a>
  40b1b2:	fa24 f40e 	lsr.w	r4, r4, lr
  40b1b6:	2300      	movs	r3, #0
  40b1b8:	6034      	str	r4, [r6, #0]
  40b1ba:	6073      	str	r3, [r6, #4]
  40b1bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40b1c0:	428b      	cmp	r3, r1
  40b1c2:	d907      	bls.n	40b1d4 <__udivmoddi4+0xc8>
  40b1c4:	2e00      	cmp	r6, #0
  40b1c6:	d054      	beq.n	40b272 <__udivmoddi4+0x166>
  40b1c8:	2100      	movs	r1, #0
  40b1ca:	e886 0021 	stmia.w	r6, {r0, r5}
  40b1ce:	4608      	mov	r0, r1
  40b1d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40b1d4:	fab3 f183 	clz	r1, r3
  40b1d8:	2900      	cmp	r1, #0
  40b1da:	f040 808e 	bne.w	40b2fa <__udivmoddi4+0x1ee>
  40b1de:	42ab      	cmp	r3, r5
  40b1e0:	d302      	bcc.n	40b1e8 <__udivmoddi4+0xdc>
  40b1e2:	4282      	cmp	r2, r0
  40b1e4:	f200 80fa 	bhi.w	40b3dc <__udivmoddi4+0x2d0>
  40b1e8:	1a84      	subs	r4, r0, r2
  40b1ea:	eb65 0503 	sbc.w	r5, r5, r3
  40b1ee:	2001      	movs	r0, #1
  40b1f0:	46ac      	mov	ip, r5
  40b1f2:	2e00      	cmp	r6, #0
  40b1f4:	d03f      	beq.n	40b276 <__udivmoddi4+0x16a>
  40b1f6:	e886 1010 	stmia.w	r6, {r4, ip}
  40b1fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40b1fe:	b912      	cbnz	r2, 40b206 <__udivmoddi4+0xfa>
  40b200:	2701      	movs	r7, #1
  40b202:	fbb7 f7f2 	udiv	r7, r7, r2
  40b206:	fab7 fe87 	clz	lr, r7
  40b20a:	f1be 0f00 	cmp.w	lr, #0
  40b20e:	d134      	bne.n	40b27a <__udivmoddi4+0x16e>
  40b210:	1beb      	subs	r3, r5, r7
  40b212:	0c3a      	lsrs	r2, r7, #16
  40b214:	fa1f fc87 	uxth.w	ip, r7
  40b218:	2101      	movs	r1, #1
  40b21a:	fbb3 f8f2 	udiv	r8, r3, r2
  40b21e:	0c25      	lsrs	r5, r4, #16
  40b220:	fb02 3318 	mls	r3, r2, r8, r3
  40b224:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40b228:	fb0c f308 	mul.w	r3, ip, r8
  40b22c:	42ab      	cmp	r3, r5
  40b22e:	d907      	bls.n	40b240 <__udivmoddi4+0x134>
  40b230:	19ed      	adds	r5, r5, r7
  40b232:	f108 30ff 	add.w	r0, r8, #4294967295
  40b236:	d202      	bcs.n	40b23e <__udivmoddi4+0x132>
  40b238:	42ab      	cmp	r3, r5
  40b23a:	f200 80d1 	bhi.w	40b3e0 <__udivmoddi4+0x2d4>
  40b23e:	4680      	mov	r8, r0
  40b240:	1aed      	subs	r5, r5, r3
  40b242:	b2a3      	uxth	r3, r4
  40b244:	fbb5 f0f2 	udiv	r0, r5, r2
  40b248:	fb02 5510 	mls	r5, r2, r0, r5
  40b24c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  40b250:	fb0c fc00 	mul.w	ip, ip, r0
  40b254:	45a4      	cmp	ip, r4
  40b256:	d907      	bls.n	40b268 <__udivmoddi4+0x15c>
  40b258:	19e4      	adds	r4, r4, r7
  40b25a:	f100 33ff 	add.w	r3, r0, #4294967295
  40b25e:	d202      	bcs.n	40b266 <__udivmoddi4+0x15a>
  40b260:	45a4      	cmp	ip, r4
  40b262:	f200 80b8 	bhi.w	40b3d6 <__udivmoddi4+0x2ca>
  40b266:	4618      	mov	r0, r3
  40b268:	eba4 040c 	sub.w	r4, r4, ip
  40b26c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  40b270:	e79d      	b.n	40b1ae <__udivmoddi4+0xa2>
  40b272:	4631      	mov	r1, r6
  40b274:	4630      	mov	r0, r6
  40b276:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40b27a:	f1ce 0420 	rsb	r4, lr, #32
  40b27e:	fa05 f30e 	lsl.w	r3, r5, lr
  40b282:	fa07 f70e 	lsl.w	r7, r7, lr
  40b286:	fa20 f804 	lsr.w	r8, r0, r4
  40b28a:	0c3a      	lsrs	r2, r7, #16
  40b28c:	fa25 f404 	lsr.w	r4, r5, r4
  40b290:	ea48 0803 	orr.w	r8, r8, r3
  40b294:	fbb4 f1f2 	udiv	r1, r4, r2
  40b298:	ea4f 4518 	mov.w	r5, r8, lsr #16
  40b29c:	fb02 4411 	mls	r4, r2, r1, r4
  40b2a0:	fa1f fc87 	uxth.w	ip, r7
  40b2a4:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  40b2a8:	fb01 f30c 	mul.w	r3, r1, ip
  40b2ac:	42ab      	cmp	r3, r5
  40b2ae:	fa00 f40e 	lsl.w	r4, r0, lr
  40b2b2:	d909      	bls.n	40b2c8 <__udivmoddi4+0x1bc>
  40b2b4:	19ed      	adds	r5, r5, r7
  40b2b6:	f101 30ff 	add.w	r0, r1, #4294967295
  40b2ba:	f080 808a 	bcs.w	40b3d2 <__udivmoddi4+0x2c6>
  40b2be:	42ab      	cmp	r3, r5
  40b2c0:	f240 8087 	bls.w	40b3d2 <__udivmoddi4+0x2c6>
  40b2c4:	3902      	subs	r1, #2
  40b2c6:	443d      	add	r5, r7
  40b2c8:	1aeb      	subs	r3, r5, r3
  40b2ca:	fa1f f588 	uxth.w	r5, r8
  40b2ce:	fbb3 f0f2 	udiv	r0, r3, r2
  40b2d2:	fb02 3310 	mls	r3, r2, r0, r3
  40b2d6:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40b2da:	fb00 f30c 	mul.w	r3, r0, ip
  40b2de:	42ab      	cmp	r3, r5
  40b2e0:	d907      	bls.n	40b2f2 <__udivmoddi4+0x1e6>
  40b2e2:	19ed      	adds	r5, r5, r7
  40b2e4:	f100 38ff 	add.w	r8, r0, #4294967295
  40b2e8:	d26f      	bcs.n	40b3ca <__udivmoddi4+0x2be>
  40b2ea:	42ab      	cmp	r3, r5
  40b2ec:	d96d      	bls.n	40b3ca <__udivmoddi4+0x2be>
  40b2ee:	3802      	subs	r0, #2
  40b2f0:	443d      	add	r5, r7
  40b2f2:	1aeb      	subs	r3, r5, r3
  40b2f4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  40b2f8:	e78f      	b.n	40b21a <__udivmoddi4+0x10e>
  40b2fa:	f1c1 0720 	rsb	r7, r1, #32
  40b2fe:	fa22 f807 	lsr.w	r8, r2, r7
  40b302:	408b      	lsls	r3, r1
  40b304:	fa05 f401 	lsl.w	r4, r5, r1
  40b308:	ea48 0303 	orr.w	r3, r8, r3
  40b30c:	fa20 fe07 	lsr.w	lr, r0, r7
  40b310:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  40b314:	40fd      	lsrs	r5, r7
  40b316:	ea4e 0e04 	orr.w	lr, lr, r4
  40b31a:	fbb5 f9fc 	udiv	r9, r5, ip
  40b31e:	ea4f 441e 	mov.w	r4, lr, lsr #16
  40b322:	fb0c 5519 	mls	r5, ip, r9, r5
  40b326:	fa1f f883 	uxth.w	r8, r3
  40b32a:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  40b32e:	fb09 f408 	mul.w	r4, r9, r8
  40b332:	42ac      	cmp	r4, r5
  40b334:	fa02 f201 	lsl.w	r2, r2, r1
  40b338:	fa00 fa01 	lsl.w	sl, r0, r1
  40b33c:	d908      	bls.n	40b350 <__udivmoddi4+0x244>
  40b33e:	18ed      	adds	r5, r5, r3
  40b340:	f109 30ff 	add.w	r0, r9, #4294967295
  40b344:	d243      	bcs.n	40b3ce <__udivmoddi4+0x2c2>
  40b346:	42ac      	cmp	r4, r5
  40b348:	d941      	bls.n	40b3ce <__udivmoddi4+0x2c2>
  40b34a:	f1a9 0902 	sub.w	r9, r9, #2
  40b34e:	441d      	add	r5, r3
  40b350:	1b2d      	subs	r5, r5, r4
  40b352:	fa1f fe8e 	uxth.w	lr, lr
  40b356:	fbb5 f0fc 	udiv	r0, r5, ip
  40b35a:	fb0c 5510 	mls	r5, ip, r0, r5
  40b35e:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40b362:	fb00 f808 	mul.w	r8, r0, r8
  40b366:	45a0      	cmp	r8, r4
  40b368:	d907      	bls.n	40b37a <__udivmoddi4+0x26e>
  40b36a:	18e4      	adds	r4, r4, r3
  40b36c:	f100 35ff 	add.w	r5, r0, #4294967295
  40b370:	d229      	bcs.n	40b3c6 <__udivmoddi4+0x2ba>
  40b372:	45a0      	cmp	r8, r4
  40b374:	d927      	bls.n	40b3c6 <__udivmoddi4+0x2ba>
  40b376:	3802      	subs	r0, #2
  40b378:	441c      	add	r4, r3
  40b37a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  40b37e:	eba4 0408 	sub.w	r4, r4, r8
  40b382:	fba0 8902 	umull	r8, r9, r0, r2
  40b386:	454c      	cmp	r4, r9
  40b388:	46c6      	mov	lr, r8
  40b38a:	464d      	mov	r5, r9
  40b38c:	d315      	bcc.n	40b3ba <__udivmoddi4+0x2ae>
  40b38e:	d012      	beq.n	40b3b6 <__udivmoddi4+0x2aa>
  40b390:	b156      	cbz	r6, 40b3a8 <__udivmoddi4+0x29c>
  40b392:	ebba 030e 	subs.w	r3, sl, lr
  40b396:	eb64 0405 	sbc.w	r4, r4, r5
  40b39a:	fa04 f707 	lsl.w	r7, r4, r7
  40b39e:	40cb      	lsrs	r3, r1
  40b3a0:	431f      	orrs	r7, r3
  40b3a2:	40cc      	lsrs	r4, r1
  40b3a4:	6037      	str	r7, [r6, #0]
  40b3a6:	6074      	str	r4, [r6, #4]
  40b3a8:	2100      	movs	r1, #0
  40b3aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40b3ae:	4618      	mov	r0, r3
  40b3b0:	e6f8      	b.n	40b1a4 <__udivmoddi4+0x98>
  40b3b2:	4690      	mov	r8, r2
  40b3b4:	e6e0      	b.n	40b178 <__udivmoddi4+0x6c>
  40b3b6:	45c2      	cmp	sl, r8
  40b3b8:	d2ea      	bcs.n	40b390 <__udivmoddi4+0x284>
  40b3ba:	ebb8 0e02 	subs.w	lr, r8, r2
  40b3be:	eb69 0503 	sbc.w	r5, r9, r3
  40b3c2:	3801      	subs	r0, #1
  40b3c4:	e7e4      	b.n	40b390 <__udivmoddi4+0x284>
  40b3c6:	4628      	mov	r0, r5
  40b3c8:	e7d7      	b.n	40b37a <__udivmoddi4+0x26e>
  40b3ca:	4640      	mov	r0, r8
  40b3cc:	e791      	b.n	40b2f2 <__udivmoddi4+0x1e6>
  40b3ce:	4681      	mov	r9, r0
  40b3d0:	e7be      	b.n	40b350 <__udivmoddi4+0x244>
  40b3d2:	4601      	mov	r1, r0
  40b3d4:	e778      	b.n	40b2c8 <__udivmoddi4+0x1bc>
  40b3d6:	3802      	subs	r0, #2
  40b3d8:	443c      	add	r4, r7
  40b3da:	e745      	b.n	40b268 <__udivmoddi4+0x15c>
  40b3dc:	4608      	mov	r0, r1
  40b3de:	e708      	b.n	40b1f2 <__udivmoddi4+0xe6>
  40b3e0:	f1a8 0802 	sub.w	r8, r8, #2
  40b3e4:	443d      	add	r5, r7
  40b3e6:	e72b      	b.n	40b240 <__udivmoddi4+0x134>

0040b3e8 <__aeabi_idiv0>:
  40b3e8:	4770      	bx	lr
  40b3ea:	bf00      	nop
  40b3ec:	00000000 	.word	0x00000000
  40b3f0:	3f000000 	.word	0x3f000000
  40b3f4:	42b40000 	.word	0x42b40000
  40b3f8:	42b40000 	.word	0x42b40000
  40b3fc:	00000000 	.word	0x00000000
  40b400:	454c4449 	.word	0x454c4449
  40b404:	00000000 	.word	0x00000000
  40b408:	51726d54 	.word	0x51726d54
  40b40c:	00000000 	.word	0x00000000
  40b410:	20726d54 	.word	0x20726d54
  40b414:	00637653 	.word	0x00637653
  40b418:	6569726f 	.word	0x6569726f
  40b41c:	6361746e 	.word	0x6361746e
  40b420:	00006f61 	.word	0x00006f61
  40b424:	6c696146 	.word	0x6c696146
  40b428:	74206465 	.word	0x74206465
  40b42c:	7263206f 	.word	0x7263206f
  40b430:	65746165 	.word	0x65746165
  40b434:	69726f20 	.word	0x69726f20
  40b438:	61746e65 	.word	0x61746e65
  40b43c:	206f6163 	.word	0x206f6163
  40b440:	6b736174 	.word	0x6b736174
  40b444:	0000000d 	.word	0x0000000d
  40b448:	00756d69 	.word	0x00756d69
  40b44c:	6c696146 	.word	0x6c696146
  40b450:	74206465 	.word	0x74206465
  40b454:	7263206f 	.word	0x7263206f
  40b458:	65746165 	.word	0x65746165
  40b45c:	756d6920 	.word	0x756d6920
  40b460:	73617420 	.word	0x73617420
  40b464:	00000d6b 	.word	0x00000d6b
  40b468:	73756f68 	.word	0x73756f68
  40b46c:	6f642065 	.word	0x6f642065
  40b470:	00006e77 	.word	0x00006e77
  40b474:	6c696146 	.word	0x6c696146
  40b478:	74206465 	.word	0x74206465
  40b47c:	7263206f 	.word	0x7263206f
  40b480:	65746165 	.word	0x65746165
  40b484:	756f6820 	.word	0x756f6820
  40b488:	64206573 	.word	0x64206573
  40b48c:	206e776f 	.word	0x206e776f
  40b490:	6b736174 	.word	0x6b736174
  40b494:	0000000d 	.word	0x0000000d
  40b498:	5252455b 	.word	0x5252455b
  40b49c:	5b205d4f 	.word	0x5b205d4f
  40b4a0:	5d633269 	.word	0x5d633269
  40b4a4:	72705b20 	.word	0x72705b20
  40b4a8:	5d65626f 	.word	0x5d65626f
  40b4ac:	00000020 	.word	0x00000020
  40b4b0:	4441445b 	.word	0x4441445b
  40b4b4:	5b205d4f 	.word	0x5b205d4f
  40b4b8:	5d633269 	.word	0x5d633269
  40b4bc:	6f727020 	.word	0x6f727020
  40b4c0:	4f206562 	.word	0x4f206562
  40b4c4:	0000004b 	.word	0x0000004b
  40b4c8:	5252455b 	.word	0x5252455b
  40b4cc:	5b205d4f 	.word	0x5b205d4f
  40b4d0:	5d633269 	.word	0x5d633269
  40b4d4:	65725b20 	.word	0x65725b20
  40b4d8:	205d6461 	.word	0x205d6461
  40b4dc:	00000000 	.word	0x00000000
  40b4e0:	4441445b 	.word	0x4441445b
  40b4e4:	5b205d4f 	.word	0x5b205d4f
  40b4e8:	5d633269 	.word	0x5d633269
  40b4ec:	3a782520 	.word	0x3a782520
  40b4f0:	00007825 	.word	0x00007825
  40b4f4:	5252455b 	.word	0x5252455b
  40b4f8:	5b205d4f 	.word	0x5b205d4f
  40b4fc:	5d633269 	.word	0x5d633269
  40b500:	72775b20 	.word	0x72775b20
  40b504:	5d657469 	.word	0x5d657469
  40b508:	00000020 	.word	0x00000020
  40b50c:	6c6c6f52 	.word	0x6c6c6f52
  40b510:	2e302520 	.word	0x2e302520
  40b514:	202c6631 	.word	0x202c6631
  40b518:	63746950 	.word	0x63746950
  40b51c:	30252068 	.word	0x30252068
  40b520:	2c66312e 	.word	0x2c66312e
  40b524:	77615920 	.word	0x77615920
  40b528:	2e302520 	.word	0x2e302520
  40b52c:	000a6631 	.word	0x000a6631
  40b530:	6b736174 	.word	0x6b736174
  40b534:	69726f20 	.word	0x69726f20
  40b538:	61746e65 	.word	0x61746e65
  40b53c:	006f6163 	.word	0x006f6163
  40b540:	00006425 	.word	0x00006425
  40b544:	63617473 	.word	0x63617473
  40b548:	766f206b 	.word	0x766f206b
  40b54c:	6c667265 	.word	0x6c667265
  40b550:	2520776f 	.word	0x2520776f
  40b554:	73252078 	.word	0x73252078
  40b558:	00000a0d 	.word	0x00000a0d
  40b55c:	6e697361 	.word	0x6e697361
  40b560:	00000066 	.word	0x00000066

0040b564 <npio2_hw>:
  40b564:	3fc90f00 40490f00 4096cb00 40c90f00     ...?..I@...@...@
  40b574:	40fb5300 4116cb00 412fed00 41490f00     .S.@...A../A..IA
  40b584:	41623100 417b5300 418a3a00 4196cb00     .1bA.S{A.:.A...A
  40b594:	41a35c00 41afed00 41bc7e00 41c90f00     .\.A...A.~.A...A
  40b5a4:	41d5a000 41e23100 41eec200 41fb5300     ...A.1.A...A.S.A
  40b5b4:	4203f200 420a3a00 42108300 4216cb00     ...B.:.B...B...B
  40b5c4:	421d1400 42235c00 4229a500 422fed00     ...B.\#B..)B../B
  40b5d4:	42363600 423c7e00 4242c700 42490f00     .66B.~<B..BB..IB

0040b5e4 <two_over_pi>:
  40b5e4:	000000a2 000000f9 00000083 0000006e     ............n...
  40b5f4:	0000004e 00000044 00000015 00000029     N...D.......)...
  40b604:	000000fc 00000027 00000057 000000d1     ....'...W.......
  40b614:	000000f5 00000034 000000dd 000000c0     ....4...........
  40b624:	000000db 00000062 00000095 00000099     ....b...........
  40b634:	0000003c 00000043 00000090 00000041     <...C.......A...
  40b644:	000000fe 00000051 00000063 000000ab     ....Q...c.......
  40b654:	000000de 000000bb 000000c5 00000061     ............a...
  40b664:	000000b7 00000024 0000006e 0000003a     ....$...n...:...
  40b674:	00000042 0000004d 000000d2 000000e0     B...M...........
  40b684:	00000006 00000049 0000002e 000000ea     ....I...........
  40b694:	00000009 000000d1 00000092 0000001c     ................
  40b6a4:	000000fe 0000001d 000000eb 0000001c     ................
  40b6b4:	000000b1 00000029 000000a7 0000003e     ....).......>...
  40b6c4:	000000e8 00000082 00000035 000000f5     ........5.......
  40b6d4:	0000002e 000000bb 00000044 00000084     ........D.......
  40b6e4:	000000e9 0000009c 00000070 00000026     ........p...&...
  40b6f4:	000000b4 0000005f 0000007e 00000041     ...._...~...A...
  40b704:	00000039 00000091 000000d6 00000039     9...........9...
  40b714:	00000083 00000053 00000039 000000f4     ....S...9.......
  40b724:	0000009c 00000084 0000005f 0000008b     ........_.......
  40b734:	000000bd 000000f9 00000028 0000003b     ........(...;...
  40b744:	0000001f 000000f8 00000097 000000ff     ................
  40b754:	000000de 00000005 00000098 0000000f     ................
  40b764:	000000ef 0000002f 00000011 0000008b     ..../...........
  40b774:	0000005a 0000000a 0000006d 0000001f     Z.......m.......
  40b784:	0000006d 00000036 0000007e 000000cf     m...6...~.......
  40b794:	00000027 000000cb 00000009 000000b7     '...............
  40b7a4:	0000004f 00000046 0000003f 00000066     O...F...?...f...
  40b7b4:	0000009e 0000005f 000000ea 0000002d     ...._.......-...
  40b7c4:	00000075 00000027 000000ba 000000c7     u...'...........
  40b7d4:	000000eb 000000e5 000000f1 0000007b     ............{...
  40b7e4:	0000003d 00000007 00000039 000000f7     =.......9.......
  40b7f4:	0000008a 00000052 00000092 000000ea     ....R...........
  40b804:	0000006b 000000fb 0000005f 000000b1     k......._.......
  40b814:	0000001f 0000008d 0000005d 00000008     ........].......
  40b824:	00000056 00000003 00000030 00000046     V.......0...F...
  40b834:	000000fc 0000007b 0000006b 000000ab     ....{...k.......
  40b844:	000000f0 000000cf 000000bc 00000020     ............ ...
  40b854:	0000009a 000000f4 00000036 0000001d     ........6.......
  40b864:	000000a9 000000e3 00000091 00000061     ............a...
  40b874:	0000005e 000000e6 0000001b 00000008     ^...............
  40b884:	00000065 00000099 00000085 0000005f     e..........._...
  40b894:	00000014 000000a0 00000068 00000040     ........h...@...
  40b8a4:	0000008d 000000ff 000000d8 00000080     ................
  40b8b4:	0000004d 00000073 00000027 00000031     M...s...'...1...
  40b8c4:	00000006 00000006 00000015 00000056     ............V...
  40b8d4:	000000ca 00000073 000000a8 000000c9     ....s...........
  40b8e4:	00000060 000000e2 0000007b 000000c0     `.......{.......
  40b8f4:	0000008c 0000006b                       ....k...

0040b8fc <PIo2>:
  40b8fc:	3fc90000 39f00000 37da0000 33a20000     ...?...9...7...3
  40b90c:	2e840000 2b500000 27c20000 22d00000     ......P+...'..."
  40b91c:	1fc40000 1bc60000 17440000              ..........D.

0040b928 <init_jk>:
  40b928:	00000004 00000007 00000009              ............

0040b934 <atanhi>:
  40b934:	3eed6338 3f490fda 3f7b985e 3fc90fda     8c.>..I?^.{?...?

0040b944 <atanlo>:
  40b944:	31ac3769 33222168 33140fb4 33a22168     i7.1h!"3...3h!.3

0040b954 <_global_impure_ptr>:
  40b954:	20400018 0000000a 00464e49 00666e69     ..@ ....INF.inf.
  40b964:	004e414e 006e616e 33323130 37363534     NAN.nan.01234567
  40b974:	42413938 46454443 00000000 33323130     89ABCDEF....0123
  40b984:	37363534 62613938 66656463 00000000     456789abcdef....
  40b994:	6c756e28 0000296c 00000030              (null)..0...

0040b9a0 <blanks.7238>:
  40b9a0:	20202020 20202020 20202020 20202020                     

0040b9b0 <zeroes.7239>:
  40b9b0:	30303030 30303030 30303030 30303030     0000000000000000
  40b9c0:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.

0040b9d0 <__mprec_bigtens>:
  40b9d0:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  40b9e0:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  40b9f0:	7f73bf3c 75154fdd                       <.s..O.u

0040b9f8 <__mprec_tens>:
  40b9f8:	00000000 3ff00000 00000000 40240000     .......?......$@
  40ba08:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  40ba18:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  40ba28:	00000000 412e8480 00000000 416312d0     .......A......cA
  40ba38:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  40ba48:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  40ba58:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  40ba68:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  40ba78:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  40ba88:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  40ba98:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  40baa8:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  40bab8:	79d99db4 44ea7843                       ...yCx.D

0040bac0 <p05.6055>:
  40bac0:	00000005 00000019 0000007d 00000043     ........}...C...
  40bad0:	49534f50 00000058 0000002e              POSIX.......

0040badc <_ctype_>:
  40badc:	20202000 20202020 28282020 20282828     .         ((((( 
  40baec:	20202020 20202020 20202020 20202020                     
  40bafc:	10108820 10101010 10101010 10101010      ...............
  40bb0c:	04040410 04040404 10040404 10101010     ................
  40bb1c:	41411010 41414141 01010101 01010101     ..AAAAAA........
  40bb2c:	01010101 01010101 01010101 10101010     ................
  40bb3c:	42421010 42424242 02020202 02020202     ..BBBBBB........
  40bb4c:	02020202 02020202 02020202 10101010     ................
  40bb5c:	00000020 00000000 00000000 00000000      ...............
	...

0040bbe0 <_init>:
  40bbe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40bbe2:	bf00      	nop
  40bbe4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40bbe6:	bc08      	pop	{r3}
  40bbe8:	469e      	mov	lr, r3
  40bbea:	4770      	bx	lr

0040bbec <__init_array_start>:
  40bbec:	00408541 	.word	0x00408541

0040bbf0 <__frame_dummy_init_array_entry>:
  40bbf0:	00400165                                e.@.

0040bbf4 <_fini>:
  40bbf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40bbf6:	bf00      	nop
  40bbf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40bbfa:	bc08      	pop	{r3}
  40bbfc:	469e      	mov	lr, r3
  40bbfe:	4770      	bx	lr

0040bc00 <__fini_array_start>:
  40bc00:	00400141 	.word	0x00400141
