;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-130
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	ADD 210, 30
	ADD 210, 30
	SUB 12, @10
	JMN 921, -306
	SUB @127, 101
	JMN <-129, 100
	SUB -209, <-120
	CMP -209, <-120
	SLT -12, @10
	MOV -1, <-20
	MOV -1, <-20
	SUB @-129, 100
	JMN 12, #10
	JMN <-129, 100
	SUB @121, 103
	ADD 240, 60
	JMN @12, #200
	CMP -207, <-130
	JMZ 6, @403
	CMP -207, <-130
	SUB -207, <-130
	SUB -209, <-120
	SLT #790, <1
	CMP <-127, 100
	SUB <-127, 100
	ADD -110, <7
	SUB <-127, 100
	CMP -209, <-120
	CMP -209, <-120
	JMN <124, 106
	SUB #12, @200
	SLT #790, <1
	JMN @12, #200
	JMN @12, #200
	ADD #290, <1
	ADD #290, <1
	SUB #12, @200
	SUB #12, @200
	CMP -207, <-130
	JMN @72, #200
	SUB #12, @200
	SPL 0, <-22
	SPL 0, <-22
	MOV -4, <-20
	CMP -207, <-130
	JMN 921, -306
