// Generated by CIRCT firtool-1.62.0
module clint(
  input         clock,
  input         reset,
  input  [31:0] io_in_ar_addr,
  output [31:0] io_in_r_data
);

  reg  [63:0] mtime;
  wire [31:0] _GEN = io_in_ar_addr == 32'h200BFFC ? mtime[63:32] : 32'h0;
  always @(posedge clock) begin
    if (reset)
      mtime <= 64'h0;
    else
      mtime <= mtime + 64'h1;
  end // always @(posedge)
  assign io_in_r_data = io_in_ar_addr == 32'h200BFF8 ? mtime[31:0] : _GEN;
endmodule

