-o C:/Users/Ke-Wei/Documents/GitHub/Digital_Design_Using_Digilent_FPGA_Boards/Appendix_A/gates2/compile -lc C:/Users/Ke-Wei/Documents/GitHub/Digital_Design_Using_Digilent_FPGA_Boards/Appendix_A/library.cfg -fl C:/Users/Ke-Wei/Documents/GitHub/Digital_Design_Using_Digilent_FPGA_Boards/Appendix_A/gates2/projlib.cfg -pli "C:/Program_Files/Aldec/Active-HDL-Student-Edition/bin/systf.dll" -epr C:/Users/Ke-Wei/Documents/GitHub/Digital_Design_Using_Digilent_FPGA_Boards/Appendix_A/gates2/compile/gates2.epr -O2 -l SPARTAN3E -sve -msg 5 -sv2k12 -work gates2 C:/Users/Ke-Wei/Documents/GitHub/Digital_Design_Using_Digilent_FPGA_Boards/Appendix_A/gates2/src/gates2.v 