<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › scsi › mpt2sas › mpi › mpi2_cnfg.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>mpi2_cnfg.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  Copyright (c) 2000-2011 LSI Corporation.</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> *           Name:  mpi2_cnfg.h</span>
<span class="cm"> *          Title:  MPI Configuration messages and pages</span>
<span class="cm"> *  Creation Date:  November 10, 2006</span>
<span class="cm"> *</span>
<span class="cm"> *    mpi2_cnfg.h Version:  02.00.22</span>
<span class="cm"> *</span>
<span class="cm"> *  Version History</span>
<span class="cm"> *  ---------------</span>
<span class="cm"> *</span>
<span class="cm"> *  Date      Version   Description</span>
<span class="cm"> *  --------  --------  ------------------------------------------------------</span>
<span class="cm"> *  04-30-07  02.00.00  Corresponds to Fusion-MPT MPI Specification Rev A.</span>
<span class="cm"> *  06-04-07  02.00.01  Added defines for SAS IO Unit Page 2 PhyFlags.</span>
<span class="cm"> *                      Added Manufacturing Page 11.</span>
<span class="cm"> *                      Added MPI2_SAS_EXPANDER0_FLAGS_CONNECTOR_END_DEVICE</span>
<span class="cm"> *                      define.</span>
<span class="cm"> *  06-26-07  02.00.02  Adding generic structure for product-specific</span>
<span class="cm"> *                      Manufacturing pages: MPI2_CONFIG_PAGE_MANUFACTURING_PS.</span>
<span class="cm"> *                      Rework of BIOS Page 2 configuration page.</span>
<span class="cm"> *                      Fixed MPI2_BIOSPAGE2_BOOT_DEVICE to be a union of the</span>
<span class="cm"> *                      forms.</span>
<span class="cm"> *                      Added configuration pages IOC Page 8 and Driver</span>
<span class="cm"> *                      Persistent Mapping Page 0.</span>
<span class="cm"> *  08-31-07  02.00.03  Modified configuration pages dealing with Integrated</span>
<span class="cm"> *                      RAID (Manufacturing Page 4, RAID Volume Pages 0 and 1,</span>
<span class="cm"> *                      RAID Physical Disk Pages 0 and 1, RAID Configuration</span>
<span class="cm"> *                      Page 0).</span>
<span class="cm"> *                      Added new value for AccessStatus field of SAS Device</span>
<span class="cm"> *                      Page 0 (_SATA_NEEDS_INITIALIZATION).</span>
<span class="cm"> *  10-31-07  02.00.04  Added missing SEPDevHandle field to</span>
<span class="cm"> *                      MPI2_CONFIG_PAGE_SAS_ENCLOSURE_0.</span>
<span class="cm"> *  12-18-07  02.00.05  Modified IO Unit Page 0 to use 32-bit version fields for</span>
<span class="cm"> *                      NVDATA.</span>
<span class="cm"> *                      Modified IOC Page 7 to use masks and added field for</span>
<span class="cm"> *                      SASBroadcastPrimitiveMasks.</span>
<span class="cm"> *                      Added MPI2_CONFIG_PAGE_BIOS_4.</span>
<span class="cm"> *                      Added MPI2_CONFIG_PAGE_LOG_0.</span>
<span class="cm"> *  02-29-08  02.00.06  Modified various names to make them 32-character unique.</span>
<span class="cm"> *                      Added SAS Device IDs.</span>
<span class="cm"> *                      Updated Integrated RAID configuration pages including</span>
<span class="cm"> *                      Manufacturing Page 4, IOC Page 6, and RAID Configuration</span>
<span class="cm"> *                      Page 0.</span>
<span class="cm"> *  05-21-08  02.00.07  Added define MPI2_MANPAGE4_MIX_SSD_SAS_SATA.</span>
<span class="cm"> *                      Added define MPI2_MANPAGE4_PHYSDISK_128MB_COERCION.</span>
<span class="cm"> *                      Fixed define MPI2_IOCPAGE8_FLAGS_ENCLOSURE_SLOT_MAPPING.</span>
<span class="cm"> *                      Added missing MaxNumRoutedSasAddresses field to</span>
<span class="cm"> *                      MPI2_CONFIG_PAGE_EXPANDER_0.</span>
<span class="cm"> *                      Added SAS Port Page 0.</span>
<span class="cm"> *                      Modified structure layout for</span>
<span class="cm"> *                      MPI2_CONFIG_PAGE_DRIVER_MAPPING_0.</span>
<span class="cm"> *  06-27-08  02.00.08  Changed MPI2_CONFIG_PAGE_RD_PDISK_1 to use</span>
<span class="cm"> *                      MPI2_RAID_PHYS_DISK1_PATH_MAX to size the array.</span>
<span class="cm"> *  10-02-08  02.00.09  Changed MPI2_RAID_PGAD_CONFIGNUM_MASK from 0x0000FFFF</span>
<span class="cm"> *                      to 0x000000FF.</span>
<span class="cm"> *                      Added two new values for the Physical Disk Coercion Size</span>
<span class="cm"> *                      bits in the Flags field of Manufacturing Page 4.</span>
<span class="cm"> *                      Added product-specific Manufacturing pages 16 to 31.</span>
<span class="cm"> *                      Modified Flags bits for controlling write cache on SATA</span>
<span class="cm"> *                      drives in IO Unit Page 1.</span>
<span class="cm"> *                      Added new bit to AdditionalControlFlags of SAS IO Unit</span>
<span class="cm"> *                      Page 1 to control Invalid Topology Correction.</span>
<span class="cm"> *                      Added additional defines for RAID Volume Page 0</span>
<span class="cm"> *                      VolumeStatusFlags field.</span>
<span class="cm"> *                      Modified meaning of RAID Volume Page 0 VolumeSettings</span>
<span class="cm"> *                      define for auto-configure of hot-swap drives.</span>
<span class="cm"> *                      Added SupportedPhysDisks field to RAID Volume Page 1 and</span>
<span class="cm"> *                      added related defines.</span>
<span class="cm"> *                      Added PhysDiskAttributes field (and related defines) to</span>
<span class="cm"> *                      RAID Physical Disk Page 0.</span>
<span class="cm"> *                      Added MPI2_SAS_PHYINFO_PHY_VACANT define.</span>
<span class="cm"> *                      Added three new DiscoveryStatus bits for SAS IO Unit</span>
<span class="cm"> *                      Page 0 and SAS Expander Page 0.</span>
<span class="cm"> *                      Removed multiplexing information from SAS IO Unit pages.</span>
<span class="cm"> *                      Added BootDeviceWaitTime field to SAS IO Unit Page 4.</span>
<span class="cm"> *                      Removed Zone Address Resolved bit from PhyInfo and from</span>
<span class="cm"> *                      Expander Page 0 Flags field.</span>
<span class="cm"> *                      Added two new AccessStatus values to SAS Device Page 0</span>
<span class="cm"> *                      for indicating routing problems. Added 3 reserved words</span>
<span class="cm"> *                      to this page.</span>
<span class="cm"> *  01-19-09  02.00.10  Fixed defines for GPIOVal field of IO Unit Page 3.</span>
<span class="cm"> *                      Inserted missing reserved field into structure for IOC</span>
<span class="cm"> *                      Page 6.</span>
<span class="cm"> *                      Added more pending task bits to RAID Volume Page 0</span>
<span class="cm"> *                      VolumeStatusFlags defines.</span>
<span class="cm"> *                      Added MPI2_PHYSDISK0_STATUS_FLAG_NOT_CERTIFIED define.</span>
<span class="cm"> *                      Added a new DiscoveryStatus bit for SAS IO Unit Page 0</span>
<span class="cm"> *                      and SAS Expander Page 0 to flag a downstream initiator</span>
<span class="cm"> *                      when in simplified routing mode.</span>
<span class="cm"> *                      Removed SATA Init Failure defines for DiscoveryStatus</span>
<span class="cm"> *                      fields of SAS IO Unit Page 0 and SAS Expander Page 0.</span>
<span class="cm"> *                      Added MPI2_SAS_DEVICE0_ASTATUS_DEVICE_BLOCKED define.</span>
<span class="cm"> *                      Added PortGroups, DmaGroup, and ControlGroup fields to</span>
<span class="cm"> *                      SAS Device Page 0.</span>
<span class="cm"> *  05-06-09  02.00.11  Added structures and defines for IO Unit Page 5 and IO</span>
<span class="cm"> *                      Unit Page 6.</span>
<span class="cm"> *                      Added expander reduced functionality data to SAS</span>
<span class="cm"> *                      Expander Page 0.</span>
<span class="cm"> *                      Added SAS PHY Page 2 and SAS PHY Page 3.</span>
<span class="cm"> *  07-30-09  02.00.12  Added IO Unit Page 7.</span>
<span class="cm"> *                      Added new device ids.</span>
<span class="cm"> *                      Added SAS IO Unit Page 5.</span>
<span class="cm"> *                      Added partial and slumber power management capable flags</span>
<span class="cm"> *                      to SAS Device Page 0 Flags field.</span>
<span class="cm"> *                      Added PhyInfo defines for power condition.</span>
<span class="cm"> *                      Added Ethernet configuration pages.</span>
<span class="cm"> *  10-28-09  02.00.13  Added MPI2_IOUNITPAGE1_ENABLE_HOST_BASED_DISCOVERY.</span>
<span class="cm"> *                      Added SAS PHY Page 4 structure and defines.</span>
<span class="cm"> *  02-10-10  02.00.14  Modified the comments for the configuration page</span>
<span class="cm"> *                      structures that contain an array of data. The host</span>
<span class="cm"> *                      should use the &quot;count&quot; field in the page data (e.g. the</span>
<span class="cm"> *                      NumPhys field) to determine the number of valid elements</span>
<span class="cm"> *                      in the array.</span>
<span class="cm"> *                      Added/modified some MPI2_MFGPAGE_DEVID_SAS defines.</span>
<span class="cm"> *                      Added PowerManagementCapabilities to IO Unit Page 7.</span>
<span class="cm"> *                      Added PortWidthModGroup field to</span>
<span class="cm"> *                      MPI2_SAS_IO_UNIT5_PHY_PM_SETTINGS.</span>
<span class="cm"> *                      Added MPI2_CONFIG_PAGE_SASIOUNIT_6 and related defines.</span>
<span class="cm"> *                      Added MPI2_CONFIG_PAGE_SASIOUNIT_7 and related defines.</span>
<span class="cm"> *                      Added MPI2_CONFIG_PAGE_SASIOUNIT_8 and related defines.</span>
<span class="cm"> *  05-12-10  02.00.15  Added MPI2_RAIDVOL0_STATUS_FLAG_VOL_NOT_CONSISTENT</span>
<span class="cm"> *                      define.</span>
<span class="cm"> *                      Added MPI2_PHYSDISK0_INCOMPATIBLE_MEDIA_TYPE define.</span>
<span class="cm"> *                      Added MPI2_SAS_NEG_LINK_RATE_UNSUPPORTED_PHY define.</span>
<span class="cm"> *  08-11-10  02.00.16  Removed IO Unit Page 1 device path (multi-pathing)</span>
<span class="cm"> *                      defines.</span>
<span class="cm"> *  11-10-10  02.00.17  Added ReceptacleID field (replacing Reserved1) to</span>
<span class="cm"> *                      MPI2_MANPAGE7_CONNECTOR_INFO and reworked defines for</span>
<span class="cm"> *                      the Pinout field.</span>
<span class="cm"> *                      Added BoardTemperature and BoardTemperatureUnits fields</span>
<span class="cm"> *                      to MPI2_CONFIG_PAGE_IO_UNIT_7.</span>
<span class="cm"> *                      Added MPI2_CONFIG_EXTPAGETYPE_EXT_MANUFACTURING define</span>
<span class="cm"> *                      and MPI2_CONFIG_PAGE_EXT_MAN_PS structure.</span>
<span class="cm"> *  02-23-11  02.00.18  Added ProxyVF_ID field to MPI2_CONFIG_REQUEST.</span>
<span class="cm"> *                      Added IO Unit Page 8, IO Unit Page 9,</span>
<span class="cm"> *                      and IO Unit Page 10.</span>
<span class="cm"> *                      Added SASNotifyPrimitiveMasks field to</span>
<span class="cm"> *                      MPI2_CONFIG_PAGE_IOC_7.</span>
<span class="cm"> *  03-09-11  02.00.19  Fixed IO Unit Page 10 (to match the spec).</span>
<span class="cm"> *  05-25-11  02.00.20  Cleaned up a few comments.</span>
<span class="cm"> *  08-24-11  02.00.21  Marked the IO Unit Page 7 PowerManagementCapabilities</span>
<span class="cm"> *                      for PCIe link as obsolete.</span>
<span class="cm"> *                      Added SpinupFlags field containing a Disable Spin-up</span>
<span class="cm"> *                      bit to the MPI2_SAS_IOUNIT4_SPINUP_GROUP fields of</span>
<span class="cm"> *                      SAS IO Unit Page 4.</span>
<span class="cm"> *  11-18-11  02.00.22  Added define MPI2_IOCPAGE6_CAP_FLAGS_4K_SECTORS_SUPPORT.</span>
<span class="cm"> *                      Added UEFIVersion field to BIOS Page 1 and defined new</span>
<span class="cm"> *                      BiosOptions bits.</span>
<span class="cm"> *  --------------------------------------------------------------------------</span>
<span class="cm"> */</span>

<span class="cp">#ifndef MPI2_CNFG_H</span>
<span class="cp">#define MPI2_CNFG_H</span>

<span class="cm">/*****************************************************************************</span>
<span class="cm">*   Configuration Page Header and defines</span>
<span class="cm">*****************************************************************************/</span>

<span class="cm">/* Config Page Header */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_PAGE_HEADER</span>
<span class="p">{</span>
    <span class="n">U8</span>                 <span class="n">PageVersion</span><span class="p">;</span>                <span class="cm">/* 0x00 */</span>
    <span class="n">U8</span>                 <span class="n">PageLength</span><span class="p">;</span>                 <span class="cm">/* 0x01 */</span>
    <span class="n">U8</span>                 <span class="n">PageNumber</span><span class="p">;</span>                 <span class="cm">/* 0x02 */</span>
    <span class="n">U8</span>                 <span class="n">PageType</span><span class="p">;</span>                   <span class="cm">/* 0x03 */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_PAGE_HEADER</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_HEADER</span><span class="p">,</span>
  <span class="n">Mpi2ConfigPageHeader_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2ConfigPageHeader_t</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">union</span> <span class="n">_MPI2_CONFIG_PAGE_HEADER_UNION</span>
<span class="p">{</span>
   <span class="n">MPI2_CONFIG_PAGE_HEADER</span>  <span class="n">Struct</span><span class="p">;</span>
   <span class="n">U8</span>                       <span class="n">Bytes</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
   <span class="n">U16</span>                      <span class="n">Word16</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
   <span class="n">U32</span>                      <span class="n">Word32</span><span class="p">;</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_PAGE_HEADER_UNION</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_HEADER_UNION</span><span class="p">,</span>
  <span class="n">Mpi2ConfigPageHeaderUnion</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2ConfigPageHeaderUnion</span><span class="p">;</span>

<span class="cm">/* Extended Config Page Header */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_EXTENDED_PAGE_HEADER</span>
<span class="p">{</span>
    <span class="n">U8</span>                  <span class="n">PageVersion</span><span class="p">;</span>                <span class="cm">/* 0x00 */</span>
    <span class="n">U8</span>                  <span class="n">Reserved1</span><span class="p">;</span>                  <span class="cm">/* 0x01 */</span>
    <span class="n">U8</span>                  <span class="n">PageNumber</span><span class="p">;</span>                 <span class="cm">/* 0x02 */</span>
    <span class="n">U8</span>                  <span class="n">PageType</span><span class="p">;</span>                   <span class="cm">/* 0x03 */</span>
    <span class="n">U16</span>                 <span class="n">ExtPageLength</span><span class="p">;</span>              <span class="cm">/* 0x04 */</span>
    <span class="n">U8</span>                  <span class="n">ExtPageType</span><span class="p">;</span>                <span class="cm">/* 0x06 */</span>
    <span class="n">U8</span>                  <span class="n">Reserved2</span><span class="p">;</span>                  <span class="cm">/* 0x07 */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_EXTENDED_PAGE_HEADER</span><span class="p">,</span>
  <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_EXTENDED_PAGE_HEADER</span><span class="p">,</span>
  <span class="n">Mpi2ConfigExtendedPageHeader_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2ConfigExtendedPageHeader_t</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">union</span> <span class="n">_MPI2_CONFIG_EXT_PAGE_HEADER_UNION</span>
<span class="p">{</span>
   <span class="n">MPI2_CONFIG_PAGE_HEADER</span>          <span class="n">Struct</span><span class="p">;</span>
   <span class="n">MPI2_CONFIG_EXTENDED_PAGE_HEADER</span> <span class="n">Ext</span><span class="p">;</span>
   <span class="n">U8</span>                               <span class="n">Bytes</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
   <span class="n">U16</span>                              <span class="n">Word16</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
   <span class="n">U32</span>                              <span class="n">Word32</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_EXT_PAGE_HEADER_UNION</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_EXT_PAGE_HEADER_UNION</span><span class="p">,</span>
  <span class="n">Mpi2ConfigPageExtendedHeaderUnion</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2ConfigPageExtendedHeaderUnion</span><span class="p">;</span>


<span class="cm">/* PageType field values */</span>
<span class="cp">#define MPI2_CONFIG_PAGEATTR_READ_ONLY              (0x00)</span>
<span class="cp">#define MPI2_CONFIG_PAGEATTR_CHANGEABLE             (0x10)</span>
<span class="cp">#define MPI2_CONFIG_PAGEATTR_PERSISTENT             (0x20)</span>
<span class="cp">#define MPI2_CONFIG_PAGEATTR_MASK                   (0xF0)</span>

<span class="cp">#define MPI2_CONFIG_PAGETYPE_IO_UNIT                (0x00)</span>
<span class="cp">#define MPI2_CONFIG_PAGETYPE_IOC                    (0x01)</span>
<span class="cp">#define MPI2_CONFIG_PAGETYPE_BIOS                   (0x02)</span>
<span class="cp">#define MPI2_CONFIG_PAGETYPE_RAID_VOLUME            (0x08)</span>
<span class="cp">#define MPI2_CONFIG_PAGETYPE_MANUFACTURING          (0x09)</span>
<span class="cp">#define MPI2_CONFIG_PAGETYPE_RAID_PHYSDISK          (0x0A)</span>
<span class="cp">#define MPI2_CONFIG_PAGETYPE_EXTENDED               (0x0F)</span>
<span class="cp">#define MPI2_CONFIG_PAGETYPE_MASK                   (0x0F)</span>

<span class="cp">#define MPI2_CONFIG_TYPENUM_MASK                    (0x0FFF)</span>


<span class="cm">/* ExtPageType field values */</span>
<span class="cp">#define MPI2_CONFIG_EXTPAGETYPE_SAS_IO_UNIT         (0x10)</span>
<span class="cp">#define MPI2_CONFIG_EXTPAGETYPE_SAS_EXPANDER        (0x11)</span>
<span class="cp">#define MPI2_CONFIG_EXTPAGETYPE_SAS_DEVICE          (0x12)</span>
<span class="cp">#define MPI2_CONFIG_EXTPAGETYPE_SAS_PHY             (0x13)</span>
<span class="cp">#define MPI2_CONFIG_EXTPAGETYPE_LOG                 (0x14)</span>
<span class="cp">#define MPI2_CONFIG_EXTPAGETYPE_ENCLOSURE           (0x15)</span>
<span class="cp">#define MPI2_CONFIG_EXTPAGETYPE_RAID_CONFIG         (0x16)</span>
<span class="cp">#define MPI2_CONFIG_EXTPAGETYPE_DRIVER_MAPPING      (0x17)</span>
<span class="cp">#define MPI2_CONFIG_EXTPAGETYPE_SAS_PORT            (0x18)</span>
<span class="cp">#define MPI2_CONFIG_EXTPAGETYPE_ETHERNET            (0x19)</span>
<span class="cp">#define MPI2_CONFIG_EXTPAGETYPE_EXT_MANUFACTURING   (0x1A)</span>


<span class="cm">/*****************************************************************************</span>
<span class="cm">*   PageAddress defines</span>
<span class="cm">*****************************************************************************/</span>

<span class="cm">/* RAID Volume PageAddress format */</span>
<span class="cp">#define MPI2_RAID_VOLUME_PGAD_FORM_MASK             (0xF0000000)</span>
<span class="cp">#define MPI2_RAID_VOLUME_PGAD_FORM_GET_NEXT_HANDLE  (0x00000000)</span>
<span class="cp">#define MPI2_RAID_VOLUME_PGAD_FORM_HANDLE           (0x10000000)</span>

<span class="cp">#define MPI2_RAID_VOLUME_PGAD_HANDLE_MASK           (0x0000FFFF)</span>


<span class="cm">/* RAID Physical Disk PageAddress format */</span>
<span class="cp">#define MPI2_PHYSDISK_PGAD_FORM_MASK                    (0xF0000000)</span>
<span class="cp">#define MPI2_PHYSDISK_PGAD_FORM_GET_NEXT_PHYSDISKNUM    (0x00000000)</span>
<span class="cp">#define MPI2_PHYSDISK_PGAD_FORM_PHYSDISKNUM             (0x10000000)</span>
<span class="cp">#define MPI2_PHYSDISK_PGAD_FORM_DEVHANDLE               (0x20000000)</span>

<span class="cp">#define MPI2_PHYSDISK_PGAD_PHYSDISKNUM_MASK             (0x000000FF)</span>
<span class="cp">#define MPI2_PHYSDISK_PGAD_DEVHANDLE_MASK               (0x0000FFFF)</span>


<span class="cm">/* SAS Expander PageAddress format */</span>
<span class="cp">#define MPI2_SAS_EXPAND_PGAD_FORM_MASK              (0xF0000000)</span>
<span class="cp">#define MPI2_SAS_EXPAND_PGAD_FORM_GET_NEXT_HNDL     (0x00000000)</span>
<span class="cp">#define MPI2_SAS_EXPAND_PGAD_FORM_HNDL_PHY_NUM      (0x10000000)</span>
<span class="cp">#define MPI2_SAS_EXPAND_PGAD_FORM_HNDL              (0x20000000)</span>

<span class="cp">#define MPI2_SAS_EXPAND_PGAD_HANDLE_MASK            (0x0000FFFF)</span>
<span class="cp">#define MPI2_SAS_EXPAND_PGAD_PHYNUM_MASK            (0x00FF0000)</span>
<span class="cp">#define MPI2_SAS_EXPAND_PGAD_PHYNUM_SHIFT           (16)</span>


<span class="cm">/* SAS Device PageAddress format */</span>
<span class="cp">#define MPI2_SAS_DEVICE_PGAD_FORM_MASK              (0xF0000000)</span>
<span class="cp">#define MPI2_SAS_DEVICE_PGAD_FORM_GET_NEXT_HANDLE   (0x00000000)</span>
<span class="cp">#define MPI2_SAS_DEVICE_PGAD_FORM_HANDLE            (0x20000000)</span>

<span class="cp">#define MPI2_SAS_DEVICE_PGAD_HANDLE_MASK            (0x0000FFFF)</span>


<span class="cm">/* SAS PHY PageAddress format */</span>
<span class="cp">#define MPI2_SAS_PHY_PGAD_FORM_MASK                 (0xF0000000)</span>
<span class="cp">#define MPI2_SAS_PHY_PGAD_FORM_PHY_NUMBER           (0x00000000)</span>
<span class="cp">#define MPI2_SAS_PHY_PGAD_FORM_PHY_TBL_INDEX        (0x10000000)</span>

<span class="cp">#define MPI2_SAS_PHY_PGAD_PHY_NUMBER_MASK           (0x000000FF)</span>
<span class="cp">#define MPI2_SAS_PHY_PGAD_PHY_TBL_INDEX_MASK        (0x0000FFFF)</span>


<span class="cm">/* SAS Port PageAddress format */</span>
<span class="cp">#define MPI2_SASPORT_PGAD_FORM_MASK                 (0xF0000000)</span>
<span class="cp">#define MPI2_SASPORT_PGAD_FORM_GET_NEXT_PORT        (0x00000000)</span>
<span class="cp">#define MPI2_SASPORT_PGAD_FORM_PORT_NUM             (0x10000000)</span>

<span class="cp">#define MPI2_SASPORT_PGAD_PORTNUMBER_MASK           (0x00000FFF)</span>


<span class="cm">/* SAS Enclosure PageAddress format */</span>
<span class="cp">#define MPI2_SAS_ENCLOS_PGAD_FORM_MASK              (0xF0000000)</span>
<span class="cp">#define MPI2_SAS_ENCLOS_PGAD_FORM_GET_NEXT_HANDLE   (0x00000000)</span>
<span class="cp">#define MPI2_SAS_ENCLOS_PGAD_FORM_HANDLE            (0x10000000)</span>

<span class="cp">#define MPI2_SAS_ENCLOS_PGAD_HANDLE_MASK            (0x0000FFFF)</span>


<span class="cm">/* RAID Configuration PageAddress format */</span>
<span class="cp">#define MPI2_RAID_PGAD_FORM_MASK                    (0xF0000000)</span>
<span class="cp">#define MPI2_RAID_PGAD_FORM_GET_NEXT_CONFIGNUM      (0x00000000)</span>
<span class="cp">#define MPI2_RAID_PGAD_FORM_CONFIGNUM               (0x10000000)</span>
<span class="cp">#define MPI2_RAID_PGAD_FORM_ACTIVE_CONFIG           (0x20000000)</span>

<span class="cp">#define MPI2_RAID_PGAD_CONFIGNUM_MASK               (0x000000FF)</span>


<span class="cm">/* Driver Persistent Mapping PageAddress format */</span>
<span class="cp">#define MPI2_DPM_PGAD_FORM_MASK                     (0xF0000000)</span>
<span class="cp">#define MPI2_DPM_PGAD_FORM_ENTRY_RANGE              (0x00000000)</span>

<span class="cp">#define MPI2_DPM_PGAD_ENTRY_COUNT_MASK              (0x0FFF0000)</span>
<span class="cp">#define MPI2_DPM_PGAD_ENTRY_COUNT_SHIFT             (16)</span>
<span class="cp">#define MPI2_DPM_PGAD_START_ENTRY_MASK              (0x0000FFFF)</span>


<span class="cm">/* Ethernet PageAddress format */</span>
<span class="cp">#define MPI2_ETHERNET_PGAD_FORM_MASK                (0xF0000000)</span>
<span class="cp">#define MPI2_ETHERNET_PGAD_FORM_IF_NUM              (0x00000000)</span>

<span class="cp">#define MPI2_ETHERNET_PGAD_IF_NUMBER_MASK           (0x000000FF)</span>



<span class="cm">/****************************************************************************</span>
<span class="cm">*   Configuration messages</span>
<span class="cm">****************************************************************************/</span>

<span class="cm">/* Configuration Request Message */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_REQUEST</span>
<span class="p">{</span>
    <span class="n">U8</span>                      <span class="n">Action</span><span class="p">;</span>                     <span class="cm">/* 0x00 */</span>
    <span class="n">U8</span>                      <span class="n">SGLFlags</span><span class="p">;</span>                   <span class="cm">/* 0x01 */</span>
    <span class="n">U8</span>                      <span class="n">ChainOffset</span><span class="p">;</span>                <span class="cm">/* 0x02 */</span>
    <span class="n">U8</span>                      <span class="n">Function</span><span class="p">;</span>                   <span class="cm">/* 0x03 */</span>
    <span class="n">U16</span>                     <span class="n">ExtPageLength</span><span class="p">;</span>              <span class="cm">/* 0x04 */</span>
    <span class="n">U8</span>                      <span class="n">ExtPageType</span><span class="p">;</span>                <span class="cm">/* 0x06 */</span>
    <span class="n">U8</span>                      <span class="n">MsgFlags</span><span class="p">;</span>                   <span class="cm">/* 0x07 */</span>
    <span class="n">U8</span>                      <span class="n">VP_ID</span><span class="p">;</span>                      <span class="cm">/* 0x08 */</span>
    <span class="n">U8</span>                      <span class="n">VF_ID</span><span class="p">;</span>                      <span class="cm">/* 0x09 */</span>
    <span class="n">U16</span>                     <span class="n">Reserved1</span><span class="p">;</span>                  <span class="cm">/* 0x0A */</span>
	<span class="n">U8</span>                      <span class="n">Reserved2</span><span class="p">;</span>                  <span class="cm">/* 0x0C */</span>
	<span class="n">U8</span>                      <span class="n">ProxyVF_ID</span><span class="p">;</span>                 <span class="cm">/* 0x0D */</span>
	<span class="n">U16</span>                     <span class="n">Reserved4</span><span class="p">;</span>                  <span class="cm">/* 0x0E */</span>
    <span class="n">U32</span>                     <span class="n">Reserved3</span><span class="p">;</span>                  <span class="cm">/* 0x10 */</span>
    <span class="n">MPI2_CONFIG_PAGE_HEADER</span> <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 0x14 */</span>
    <span class="n">U32</span>                     <span class="n">PageAddress</span><span class="p">;</span>                <span class="cm">/* 0x18 */</span>
    <span class="n">MPI2_SGE_IO_UNION</span>       <span class="n">PageBufferSGE</span><span class="p">;</span>              <span class="cm">/* 0x1C */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_REQUEST</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_REQUEST</span><span class="p">,</span>
  <span class="n">Mpi2ConfigRequest_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2ConfigRequest_t</span><span class="p">;</span>

<span class="cm">/* values for the Action field */</span>
<span class="cp">#define MPI2_CONFIG_ACTION_PAGE_HEADER              (0x00)</span>
<span class="cp">#define MPI2_CONFIG_ACTION_PAGE_READ_CURRENT        (0x01)</span>
<span class="cp">#define MPI2_CONFIG_ACTION_PAGE_WRITE_CURRENT       (0x02)</span>
<span class="cp">#define MPI2_CONFIG_ACTION_PAGE_DEFAULT             (0x03)</span>
<span class="cp">#define MPI2_CONFIG_ACTION_PAGE_WRITE_NVRAM         (0x04)</span>
<span class="cp">#define MPI2_CONFIG_ACTION_PAGE_READ_DEFAULT        (0x05)</span>
<span class="cp">#define MPI2_CONFIG_ACTION_PAGE_READ_NVRAM          (0x06)</span>
<span class="cp">#define MPI2_CONFIG_ACTION_PAGE_GET_CHANGEABLE      (0x07)</span>

<span class="cm">/* use MPI2_SGLFLAGS_ defines from mpi2.h for the SGLFlags field */</span>


<span class="cm">/* Config Reply Message */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_REPLY</span>
<span class="p">{</span>
    <span class="n">U8</span>                      <span class="n">Action</span><span class="p">;</span>                     <span class="cm">/* 0x00 */</span>
    <span class="n">U8</span>                      <span class="n">SGLFlags</span><span class="p">;</span>                   <span class="cm">/* 0x01 */</span>
    <span class="n">U8</span>                      <span class="n">MsgLength</span><span class="p">;</span>                  <span class="cm">/* 0x02 */</span>
    <span class="n">U8</span>                      <span class="n">Function</span><span class="p">;</span>                   <span class="cm">/* 0x03 */</span>
    <span class="n">U16</span>                     <span class="n">ExtPageLength</span><span class="p">;</span>              <span class="cm">/* 0x04 */</span>
    <span class="n">U8</span>                      <span class="n">ExtPageType</span><span class="p">;</span>                <span class="cm">/* 0x06 */</span>
    <span class="n">U8</span>                      <span class="n">MsgFlags</span><span class="p">;</span>                   <span class="cm">/* 0x07 */</span>
    <span class="n">U8</span>                      <span class="n">VP_ID</span><span class="p">;</span>                      <span class="cm">/* 0x08 */</span>
    <span class="n">U8</span>                      <span class="n">VF_ID</span><span class="p">;</span>                      <span class="cm">/* 0x09 */</span>
    <span class="n">U16</span>                     <span class="n">Reserved1</span><span class="p">;</span>                  <span class="cm">/* 0x0A */</span>
    <span class="n">U16</span>                     <span class="n">Reserved2</span><span class="p">;</span>                  <span class="cm">/* 0x0C */</span>
    <span class="n">U16</span>                     <span class="n">IOCStatus</span><span class="p">;</span>                  <span class="cm">/* 0x0E */</span>
    <span class="n">U32</span>                     <span class="n">IOCLogInfo</span><span class="p">;</span>                 <span class="cm">/* 0x10 */</span>
    <span class="n">MPI2_CONFIG_PAGE_HEADER</span> <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 0x14 */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_REPLY</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_REPLY</span><span class="p">,</span>
  <span class="n">Mpi2ConfigReply_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2ConfigReply_t</span><span class="p">;</span>



<span class="cm">/*****************************************************************************</span>
<span class="cm">*</span>
<span class="cm">*               C o n f i g u r a t i o n    P a g e s</span>
<span class="cm">*</span>
<span class="cm">*****************************************************************************/</span>

<span class="cm">/****************************************************************************</span>
<span class="cm">*   Manufacturing Config pages</span>
<span class="cm">****************************************************************************/</span>

<span class="cp">#define MPI2_MFGPAGE_VENDORID_LSI                   (0x1000)</span>

<span class="cm">/* SAS */</span>
<span class="cp">#define MPI2_MFGPAGE_DEVID_SAS2004                  (0x0070)</span>
<span class="cp">#define MPI2_MFGPAGE_DEVID_SAS2008                  (0x0072)</span>
<span class="cp">#define MPI2_MFGPAGE_DEVID_SAS2108_1                (0x0074)</span>
<span class="cp">#define MPI2_MFGPAGE_DEVID_SAS2108_2                (0x0076)</span>
<span class="cp">#define MPI2_MFGPAGE_DEVID_SAS2108_3                (0x0077)</span>
<span class="cp">#define MPI2_MFGPAGE_DEVID_SAS2116_1                (0x0064)</span>
<span class="cp">#define MPI2_MFGPAGE_DEVID_SAS2116_2                (0x0065)</span>

<span class="cp">#define MPI2_MFGPAGE_DEVID_SSS6200                  (0x007E)</span>

<span class="cp">#define MPI2_MFGPAGE_DEVID_SAS2208_1                (0x0080)</span>
<span class="cp">#define MPI2_MFGPAGE_DEVID_SAS2208_2                (0x0081)</span>
<span class="cp">#define MPI2_MFGPAGE_DEVID_SAS2208_3                (0x0082)</span>
<span class="cp">#define MPI2_MFGPAGE_DEVID_SAS2208_4                (0x0083)</span>
<span class="cp">#define MPI2_MFGPAGE_DEVID_SAS2208_5                (0x0084)</span>
<span class="cp">#define MPI2_MFGPAGE_DEVID_SAS2208_6                (0x0085)</span>
<span class="cp">#define MPI2_MFGPAGE_DEVID_SAS2308_1                (0x0086)</span>
<span class="cp">#define MPI2_MFGPAGE_DEVID_SAS2308_2                (0x0087)</span>
<span class="cp">#define MPI2_MFGPAGE_DEVID_SAS2308_3                (0x006E)</span>




<span class="cm">/* Manufacturing Page 0 */</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_PAGE_MAN_0</span>
<span class="p">{</span>
    <span class="n">MPI2_CONFIG_PAGE_HEADER</span> <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 0x00 */</span>
    <span class="n">U8</span>                      <span class="n">ChipName</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>               <span class="cm">/* 0x04 */</span>
    <span class="n">U8</span>                      <span class="n">ChipRevision</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>            <span class="cm">/* 0x14 */</span>
    <span class="n">U8</span>                      <span class="n">BoardName</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>              <span class="cm">/* 0x1C */</span>
    <span class="n">U8</span>                      <span class="n">BoardAssembly</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>          <span class="cm">/* 0x2C */</span>
    <span class="n">U8</span>                      <span class="n">BoardTracerNumber</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>      <span class="cm">/* 0x3C */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_PAGE_MAN_0</span><span class="p">,</span>
  <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_MAN_0</span><span class="p">,</span>
  <span class="n">Mpi2ManufacturingPage0_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2ManufacturingPage0_t</span><span class="p">;</span>

<span class="cp">#define MPI2_MANUFACTURING0_PAGEVERSION                (0x00)</span>


<span class="cm">/* Manufacturing Page 1 */</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_PAGE_MAN_1</span>
<span class="p">{</span>
    <span class="n">MPI2_CONFIG_PAGE_HEADER</span> <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 0x00 */</span>
    <span class="n">U8</span>                      <span class="n">VPD</span><span class="p">[</span><span class="mi">256</span><span class="p">];</span>                   <span class="cm">/* 0x04 */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_PAGE_MAN_1</span><span class="p">,</span>
  <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_MAN_1</span><span class="p">,</span>
  <span class="n">Mpi2ManufacturingPage1_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2ManufacturingPage1_t</span><span class="p">;</span>

<span class="cp">#define MPI2_MANUFACTURING1_PAGEVERSION                (0x00)</span>


<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CHIP_REVISION_ID</span>
<span class="p">{</span>
    <span class="n">U16</span> <span class="n">DeviceID</span><span class="p">;</span>                                       <span class="cm">/* 0x00 */</span>
    <span class="n">U8</span>  <span class="n">PCIRevisionID</span><span class="p">;</span>                                  <span class="cm">/* 0x02 */</span>
    <span class="n">U8</span>  <span class="n">Reserved</span><span class="p">;</span>                                       <span class="cm">/* 0x03 */</span>
<span class="p">}</span> <span class="n">MPI2_CHIP_REVISION_ID</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CHIP_REVISION_ID</span><span class="p">,</span>
  <span class="n">Mpi2ChipRevisionId_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2ChipRevisionId_t</span><span class="p">;</span>


<span class="cm">/* Manufacturing Page 2 */</span>

<span class="cm">/*</span>
<span class="cm"> * Host code (drivers, BIOS, utilities, etc.) should leave this define set to</span>
<span class="cm"> * one and check Header.PageLength at runtime.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef MPI2_MAN_PAGE_2_HW_SETTINGS_WORDS</span>
<span class="cp">#define MPI2_MAN_PAGE_2_HW_SETTINGS_WORDS   (1)</span>
<span class="cp">#endif</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_PAGE_MAN_2</span>
<span class="p">{</span>
    <span class="n">MPI2_CONFIG_PAGE_HEADER</span> <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 0x00 */</span>
    <span class="n">MPI2_CHIP_REVISION_ID</span>   <span class="n">ChipId</span><span class="p">;</span>                     <span class="cm">/* 0x04 */</span>
    <span class="n">U32</span>                     <span class="n">HwSettings</span><span class="p">[</span><span class="n">MPI2_MAN_PAGE_2_HW_SETTINGS_WORDS</span><span class="p">];</span><span class="cm">/* 0x08 */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_PAGE_MAN_2</span><span class="p">,</span>
  <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_MAN_2</span><span class="p">,</span>
  <span class="n">Mpi2ManufacturingPage2_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2ManufacturingPage2_t</span><span class="p">;</span>

<span class="cp">#define MPI2_MANUFACTURING2_PAGEVERSION                 (0x00)</span>


<span class="cm">/* Manufacturing Page 3 */</span>

<span class="cm">/*</span>
<span class="cm"> * Host code (drivers, BIOS, utilities, etc.) should leave this define set to</span>
<span class="cm"> * one and check Header.PageLength at runtime.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef MPI2_MAN_PAGE_3_INFO_WORDS</span>
<span class="cp">#define MPI2_MAN_PAGE_3_INFO_WORDS          (1)</span>
<span class="cp">#endif</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_PAGE_MAN_3</span>
<span class="p">{</span>
    <span class="n">MPI2_CONFIG_PAGE_HEADER</span>             <span class="n">Header</span><span class="p">;</span>         <span class="cm">/* 0x00 */</span>
    <span class="n">MPI2_CHIP_REVISION_ID</span>               <span class="n">ChipId</span><span class="p">;</span>         <span class="cm">/* 0x04 */</span>
    <span class="n">U32</span>                                 <span class="n">Info</span><span class="p">[</span><span class="n">MPI2_MAN_PAGE_3_INFO_WORDS</span><span class="p">];</span><span class="cm">/* 0x08 */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_PAGE_MAN_3</span><span class="p">,</span>
  <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_MAN_3</span><span class="p">,</span>
  <span class="n">Mpi2ManufacturingPage3_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2ManufacturingPage3_t</span><span class="p">;</span>

<span class="cp">#define MPI2_MANUFACTURING3_PAGEVERSION                 (0x00)</span>


<span class="cm">/* Manufacturing Page 4 */</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_MANPAGE4_PWR_SAVE_SETTINGS</span>
<span class="p">{</span>
    <span class="n">U8</span>                          <span class="n">PowerSaveFlags</span><span class="p">;</span>                 <span class="cm">/* 0x00 */</span>
    <span class="n">U8</span>                          <span class="n">InternalOperationsSleepTime</span><span class="p">;</span>    <span class="cm">/* 0x01 */</span>
    <span class="n">U8</span>                          <span class="n">InternalOperationsRunTime</span><span class="p">;</span>      <span class="cm">/* 0x02 */</span>
    <span class="n">U8</span>                          <span class="n">HostIdleTime</span><span class="p">;</span>                   <span class="cm">/* 0x03 */</span>
<span class="p">}</span> <span class="n">MPI2_MANPAGE4_PWR_SAVE_SETTINGS</span><span class="p">,</span>
  <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_MANPAGE4_PWR_SAVE_SETTINGS</span><span class="p">,</span>
  <span class="n">Mpi2ManPage4PwrSaveSettings_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2ManPage4PwrSaveSettings_t</span><span class="p">;</span>

<span class="cm">/* defines for the PowerSaveFlags field */</span>
<span class="cp">#define MPI2_MANPAGE4_MASK_POWERSAVE_MODE               (0x03)</span>
<span class="cp">#define MPI2_MANPAGE4_POWERSAVE_MODE_DISABLED           (0x00)</span>
<span class="cp">#define MPI2_MANPAGE4_CUSTOM_POWERSAVE_MODE             (0x01)</span>
<span class="cp">#define MPI2_MANPAGE4_FULL_POWERSAVE_MODE               (0x02)</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_PAGE_MAN_4</span>
<span class="p">{</span>
    <span class="n">MPI2_CONFIG_PAGE_HEADER</span>             <span class="n">Header</span><span class="p">;</span>                 <span class="cm">/* 0x00 */</span>
    <span class="n">U32</span>                                 <span class="n">Reserved1</span><span class="p">;</span>              <span class="cm">/* 0x04 */</span>
    <span class="n">U32</span>                                 <span class="n">Flags</span><span class="p">;</span>                  <span class="cm">/* 0x08 */</span>
    <span class="n">U8</span>                                  <span class="n">InquirySize</span><span class="p">;</span>            <span class="cm">/* 0x0C */</span>
    <span class="n">U8</span>                                  <span class="n">Reserved2</span><span class="p">;</span>              <span class="cm">/* 0x0D */</span>
    <span class="n">U16</span>                                 <span class="n">Reserved3</span><span class="p">;</span>              <span class="cm">/* 0x0E */</span>
    <span class="n">U8</span>                                  <span class="n">InquiryData</span><span class="p">[</span><span class="mi">56</span><span class="p">];</span>        <span class="cm">/* 0x10 */</span>
    <span class="n">U32</span>                                 <span class="n">RAID0VolumeSettings</span><span class="p">;</span>    <span class="cm">/* 0x48 */</span>
    <span class="n">U32</span>                                 <span class="n">RAID1EVolumeSettings</span><span class="p">;</span>   <span class="cm">/* 0x4C */</span>
    <span class="n">U32</span>                                 <span class="n">RAID1VolumeSettings</span><span class="p">;</span>    <span class="cm">/* 0x50 */</span>
    <span class="n">U32</span>                                 <span class="n">RAID10VolumeSettings</span><span class="p">;</span>   <span class="cm">/* 0x54 */</span>
    <span class="n">U32</span>                                 <span class="n">Reserved4</span><span class="p">;</span>              <span class="cm">/* 0x58 */</span>
    <span class="n">U32</span>                                 <span class="n">Reserved5</span><span class="p">;</span>              <span class="cm">/* 0x5C */</span>
    <span class="n">MPI2_MANPAGE4_PWR_SAVE_SETTINGS</span>     <span class="n">PowerSaveSettings</span><span class="p">;</span>      <span class="cm">/* 0x60 */</span>
    <span class="n">U8</span>                                  <span class="n">MaxOCEDisks</span><span class="p">;</span>            <span class="cm">/* 0x64 */</span>
    <span class="n">U8</span>                                  <span class="n">ResyncRate</span><span class="p">;</span>             <span class="cm">/* 0x65 */</span>
    <span class="n">U16</span>                                 <span class="n">DataScrubDuration</span><span class="p">;</span>      <span class="cm">/* 0x66 */</span>
    <span class="n">U8</span>                                  <span class="n">MaxHotSpares</span><span class="p">;</span>           <span class="cm">/* 0x68 */</span>
    <span class="n">U8</span>                                  <span class="n">MaxPhysDisksPerVol</span><span class="p">;</span>     <span class="cm">/* 0x69 */</span>
    <span class="n">U8</span>                                  <span class="n">MaxPhysDisks</span><span class="p">;</span>           <span class="cm">/* 0x6A */</span>
    <span class="n">U8</span>                                  <span class="n">MaxVolumes</span><span class="p">;</span>             <span class="cm">/* 0x6B */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_PAGE_MAN_4</span><span class="p">,</span>
  <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_MAN_4</span><span class="p">,</span>
  <span class="n">Mpi2ManufacturingPage4_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2ManufacturingPage4_t</span><span class="p">;</span>

<span class="cp">#define MPI2_MANUFACTURING4_PAGEVERSION                 (0x0A)</span>

<span class="cm">/* Manufacturing Page 4 Flags field */</span>
<span class="cp">#define MPI2_MANPAGE4_METADATA_SIZE_MASK                (0x00030000)</span>
<span class="cp">#define MPI2_MANPAGE4_METADATA_512MB                    (0x00000000)</span>

<span class="cp">#define MPI2_MANPAGE4_MIX_SSD_SAS_SATA                  (0x00008000)</span>
<span class="cp">#define MPI2_MANPAGE4_MIX_SSD_AND_NON_SSD               (0x00004000)</span>
<span class="cp">#define MPI2_MANPAGE4_HIDE_PHYSDISK_NON_IR              (0x00002000)</span>

<span class="cp">#define MPI2_MANPAGE4_MASK_PHYSDISK_COERCION            (0x00001C00)</span>
<span class="cp">#define MPI2_MANPAGE4_PHYSDISK_COERCION_1GB             (0x00000000)</span>
<span class="cp">#define MPI2_MANPAGE4_PHYSDISK_128MB_COERCION           (0x00000400)</span>
<span class="cp">#define MPI2_MANPAGE4_PHYSDISK_ADAPTIVE_COERCION        (0x00000800)</span>
<span class="cp">#define MPI2_MANPAGE4_PHYSDISK_ZERO_COERCION            (0x00000C00)</span>

<span class="cp">#define MPI2_MANPAGE4_MASK_BAD_BLOCK_MARKING            (0x00000300)</span>
<span class="cp">#define MPI2_MANPAGE4_DEFAULT_BAD_BLOCK_MARKING         (0x00000000)</span>
<span class="cp">#define MPI2_MANPAGE4_TABLE_BAD_BLOCK_MARKING           (0x00000100)</span>
<span class="cp">#define MPI2_MANPAGE4_WRITE_LONG_BAD_BLOCK_MARKING      (0x00000200)</span>

<span class="cp">#define MPI2_MANPAGE4_FORCE_OFFLINE_FAILOVER            (0x00000080)</span>
<span class="cp">#define MPI2_MANPAGE4_RAID10_DISABLE                    (0x00000040)</span>
<span class="cp">#define MPI2_MANPAGE4_RAID1E_DISABLE                    (0x00000020)</span>
<span class="cp">#define MPI2_MANPAGE4_RAID1_DISABLE                     (0x00000010)</span>
<span class="cp">#define MPI2_MANPAGE4_RAID0_DISABLE                     (0x00000008)</span>
<span class="cp">#define MPI2_MANPAGE4_IR_MODEPAGE8_DISABLE              (0x00000004)</span>
<span class="cp">#define MPI2_MANPAGE4_IM_RESYNC_CACHE_ENABLE            (0x00000002)</span>
<span class="cp">#define MPI2_MANPAGE4_IR_NO_MIX_SAS_SATA                (0x00000001)</span>


<span class="cm">/* Manufacturing Page 5 */</span>

<span class="cm">/*</span>
<span class="cm"> * Host code (drivers, BIOS, utilities, etc.) should leave this define set to</span>
<span class="cm"> * one and check the value returned for NumPhys at runtime.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef MPI2_MAN_PAGE_5_PHY_ENTRIES</span>
<span class="cp">#define MPI2_MAN_PAGE_5_PHY_ENTRIES         (1)</span>
<span class="cp">#endif</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_MANUFACTURING5_ENTRY</span>
<span class="p">{</span>
    <span class="n">U64</span>                                 <span class="n">WWID</span><span class="p">;</span>           <span class="cm">/* 0x00 */</span>
    <span class="n">U64</span>                                 <span class="n">DeviceName</span><span class="p">;</span>     <span class="cm">/* 0x08 */</span>
<span class="p">}</span> <span class="n">MPI2_MANUFACTURING5_ENTRY</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_MANUFACTURING5_ENTRY</span><span class="p">,</span>
  <span class="n">Mpi2Manufacturing5Entry_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2Manufacturing5Entry_t</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_PAGE_MAN_5</span>
<span class="p">{</span>
    <span class="n">MPI2_CONFIG_PAGE_HEADER</span>             <span class="n">Header</span><span class="p">;</span>         <span class="cm">/* 0x00 */</span>
    <span class="n">U8</span>                                  <span class="n">NumPhys</span><span class="p">;</span>        <span class="cm">/* 0x04 */</span>
    <span class="n">U8</span>                                  <span class="n">Reserved1</span><span class="p">;</span>      <span class="cm">/* 0x05 */</span>
    <span class="n">U16</span>                                 <span class="n">Reserved2</span><span class="p">;</span>      <span class="cm">/* 0x06 */</span>
    <span class="n">U32</span>                                 <span class="n">Reserved3</span><span class="p">;</span>      <span class="cm">/* 0x08 */</span>
    <span class="n">U32</span>                                 <span class="n">Reserved4</span><span class="p">;</span>      <span class="cm">/* 0x0C */</span>
    <span class="n">MPI2_MANUFACTURING5_ENTRY</span>           <span class="n">Phy</span><span class="p">[</span><span class="n">MPI2_MAN_PAGE_5_PHY_ENTRIES</span><span class="p">];</span><span class="cm">/* 0x08 */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_PAGE_MAN_5</span><span class="p">,</span>
  <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_MAN_5</span><span class="p">,</span>
  <span class="n">Mpi2ManufacturingPage5_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2ManufacturingPage5_t</span><span class="p">;</span>

<span class="cp">#define MPI2_MANUFACTURING5_PAGEVERSION                 (0x03)</span>


<span class="cm">/* Manufacturing Page 6 */</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_PAGE_MAN_6</span>
<span class="p">{</span>
    <span class="n">MPI2_CONFIG_PAGE_HEADER</span>         <span class="n">Header</span><span class="p">;</span>             <span class="cm">/* 0x00 */</span>
    <span class="n">U32</span>                             <span class="n">ProductSpecificInfo</span><span class="p">;</span><span class="cm">/* 0x04 */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_PAGE_MAN_6</span><span class="p">,</span>
  <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_MAN_6</span><span class="p">,</span>
  <span class="n">Mpi2ManufacturingPage6_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2ManufacturingPage6_t</span><span class="p">;</span>

<span class="cp">#define MPI2_MANUFACTURING6_PAGEVERSION                 (0x00)</span>


<span class="cm">/* Manufacturing Page 7 */</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_MANPAGE7_CONNECTOR_INFO</span>
<span class="p">{</span>
    <span class="n">U32</span>                         <span class="n">Pinout</span><span class="p">;</span>                 <span class="cm">/* 0x00 */</span>
    <span class="n">U8</span>                          <span class="n">Connector</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>          <span class="cm">/* 0x04 */</span>
    <span class="n">U8</span>                          <span class="n">Location</span><span class="p">;</span>               <span class="cm">/* 0x14 */</span>
	<span class="n">U8</span>                          <span class="n">ReceptacleID</span><span class="p">;</span>           <span class="cm">/* 0x15 */</span>
    <span class="n">U16</span>                         <span class="n">Slot</span><span class="p">;</span>                   <span class="cm">/* 0x16 */</span>
    <span class="n">U32</span>                         <span class="n">Reserved2</span><span class="p">;</span>              <span class="cm">/* 0x18 */</span>
<span class="p">}</span> <span class="n">MPI2_MANPAGE7_CONNECTOR_INFO</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_MANPAGE7_CONNECTOR_INFO</span><span class="p">,</span>
  <span class="n">Mpi2ManPage7ConnectorInfo_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2ManPage7ConnectorInfo_t</span><span class="p">;</span>

<span class="cm">/* defines for the Pinout field */</span>
<span class="cp">#define MPI2_MANPAGE7_PINOUT_LANE_MASK                  (0x0000FF00)</span>
<span class="cp">#define MPI2_MANPAGE7_PINOUT_LANE_SHIFT                 (8)</span>

<span class="cp">#define MPI2_MANPAGE7_PINOUT_TYPE_MASK                  (0x000000FF)</span>
<span class="cp">#define MPI2_MANPAGE7_PINOUT_TYPE_UNKNOWN               (0x00)</span>
<span class="cp">#define MPI2_MANPAGE7_PINOUT_SATA_SINGLE                (0x01)</span>
<span class="cp">#define MPI2_MANPAGE7_PINOUT_SFF_8482                   (0x02)</span>
<span class="cp">#define MPI2_MANPAGE7_PINOUT_SFF_8486                   (0x03)</span>
<span class="cp">#define MPI2_MANPAGE7_PINOUT_SFF_8484                   (0x04)</span>
<span class="cp">#define MPI2_MANPAGE7_PINOUT_SFF_8087                   (0x05)</span>
<span class="cp">#define MPI2_MANPAGE7_PINOUT_SFF_8643_4I                (0x06)</span>
<span class="cp">#define MPI2_MANPAGE7_PINOUT_SFF_8643_8I                (0x07)</span>
<span class="cp">#define MPI2_MANPAGE7_PINOUT_SFF_8470                   (0x08)</span>
<span class="cp">#define MPI2_MANPAGE7_PINOUT_SFF_8088                   (0x09)</span>
<span class="cp">#define MPI2_MANPAGE7_PINOUT_SFF_8644_4X                (0x0A)</span>
<span class="cp">#define MPI2_MANPAGE7_PINOUT_SFF_8644_8X                (0x0B)</span>
<span class="cp">#define MPI2_MANPAGE7_PINOUT_SFF_8644_16X               (0x0C)</span>
<span class="cp">#define MPI2_MANPAGE7_PINOUT_SFF_8436                   (0x0D)</span>

<span class="cm">/* defines for the Location field */</span>
<span class="cp">#define MPI2_MANPAGE7_LOCATION_UNKNOWN                  (0x01)</span>
<span class="cp">#define MPI2_MANPAGE7_LOCATION_INTERNAL                 (0x02)</span>
<span class="cp">#define MPI2_MANPAGE7_LOCATION_EXTERNAL                 (0x04)</span>
<span class="cp">#define MPI2_MANPAGE7_LOCATION_SWITCHABLE               (0x08)</span>
<span class="cp">#define MPI2_MANPAGE7_LOCATION_AUTO                     (0x10)</span>
<span class="cp">#define MPI2_MANPAGE7_LOCATION_NOT_PRESENT              (0x20)</span>
<span class="cp">#define MPI2_MANPAGE7_LOCATION_NOT_CONNECTED            (0x80)</span>

<span class="cm">/*</span>
<span class="cm"> * Host code (drivers, BIOS, utilities, etc.) should leave this define set to</span>
<span class="cm"> * one and check the value returned for NumPhys at runtime.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef MPI2_MANPAGE7_CONNECTOR_INFO_MAX</span>
<span class="cp">#define MPI2_MANPAGE7_CONNECTOR_INFO_MAX  (1)</span>
<span class="cp">#endif</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_PAGE_MAN_7</span>
<span class="p">{</span>
    <span class="n">MPI2_CONFIG_PAGE_HEADER</span>         <span class="n">Header</span><span class="p">;</span>             <span class="cm">/* 0x00 */</span>
    <span class="n">U32</span>                             <span class="n">Reserved1</span><span class="p">;</span>          <span class="cm">/* 0x04 */</span>
    <span class="n">U32</span>                             <span class="n">Reserved2</span><span class="p">;</span>          <span class="cm">/* 0x08 */</span>
    <span class="n">U32</span>                             <span class="n">Flags</span><span class="p">;</span>              <span class="cm">/* 0x0C */</span>
    <span class="n">U8</span>                              <span class="n">EnclosureName</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>  <span class="cm">/* 0x10 */</span>
    <span class="n">U8</span>                              <span class="n">NumPhys</span><span class="p">;</span>            <span class="cm">/* 0x20 */</span>
    <span class="n">U8</span>                              <span class="n">Reserved3</span><span class="p">;</span>          <span class="cm">/* 0x21 */</span>
    <span class="n">U16</span>                             <span class="n">Reserved4</span><span class="p">;</span>          <span class="cm">/* 0x22 */</span>
    <span class="n">MPI2_MANPAGE7_CONNECTOR_INFO</span>    <span class="n">ConnectorInfo</span><span class="p">[</span><span class="n">MPI2_MANPAGE7_CONNECTOR_INFO_MAX</span><span class="p">];</span> <span class="cm">/* 0x24 */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_PAGE_MAN_7</span><span class="p">,</span>
  <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_MAN_7</span><span class="p">,</span>
  <span class="n">Mpi2ManufacturingPage7_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2ManufacturingPage7_t</span><span class="p">;</span>

<span class="cp">#define MPI2_MANUFACTURING7_PAGEVERSION                 (0x01)</span>

<span class="cm">/* defines for the Flags field */</span>
<span class="cp">#define MPI2_MANPAGE7_FLAG_USE_SLOT_INFO                (0x00000001)</span>


<span class="cm">/*</span>
<span class="cm"> * Generic structure to use for product-specific manufacturing pages</span>
<span class="cm"> * (currently Manufacturing Page 8 through Manufacturing Page 31).</span>
<span class="cm"> */</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_PAGE_MAN_PS</span>
<span class="p">{</span>
    <span class="n">MPI2_CONFIG_PAGE_HEADER</span>         <span class="n">Header</span><span class="p">;</span>             <span class="cm">/* 0x00 */</span>
    <span class="n">U32</span>                             <span class="n">ProductSpecificInfo</span><span class="p">;</span><span class="cm">/* 0x04 */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_PAGE_MAN_PS</span><span class="p">,</span>
  <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_MAN_PS</span><span class="p">,</span>
  <span class="n">Mpi2ManufacturingPagePS_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2ManufacturingPagePS_t</span><span class="p">;</span>

<span class="cp">#define MPI2_MANUFACTURING8_PAGEVERSION                 (0x00)</span>
<span class="cp">#define MPI2_MANUFACTURING9_PAGEVERSION                 (0x00)</span>
<span class="cp">#define MPI2_MANUFACTURING10_PAGEVERSION                (0x00)</span>
<span class="cp">#define MPI2_MANUFACTURING11_PAGEVERSION                (0x00)</span>
<span class="cp">#define MPI2_MANUFACTURING12_PAGEVERSION                (0x00)</span>
<span class="cp">#define MPI2_MANUFACTURING13_PAGEVERSION                (0x00)</span>
<span class="cp">#define MPI2_MANUFACTURING14_PAGEVERSION                (0x00)</span>
<span class="cp">#define MPI2_MANUFACTURING15_PAGEVERSION                (0x00)</span>
<span class="cp">#define MPI2_MANUFACTURING16_PAGEVERSION                (0x00)</span>
<span class="cp">#define MPI2_MANUFACTURING17_PAGEVERSION                (0x00)</span>
<span class="cp">#define MPI2_MANUFACTURING18_PAGEVERSION                (0x00)</span>
<span class="cp">#define MPI2_MANUFACTURING19_PAGEVERSION                (0x00)</span>
<span class="cp">#define MPI2_MANUFACTURING20_PAGEVERSION                (0x00)</span>
<span class="cp">#define MPI2_MANUFACTURING21_PAGEVERSION                (0x00)</span>
<span class="cp">#define MPI2_MANUFACTURING22_PAGEVERSION                (0x00)</span>
<span class="cp">#define MPI2_MANUFACTURING23_PAGEVERSION                (0x00)</span>
<span class="cp">#define MPI2_MANUFACTURING24_PAGEVERSION                (0x00)</span>
<span class="cp">#define MPI2_MANUFACTURING25_PAGEVERSION                (0x00)</span>
<span class="cp">#define MPI2_MANUFACTURING26_PAGEVERSION                (0x00)</span>
<span class="cp">#define MPI2_MANUFACTURING27_PAGEVERSION                (0x00)</span>
<span class="cp">#define MPI2_MANUFACTURING28_PAGEVERSION                (0x00)</span>
<span class="cp">#define MPI2_MANUFACTURING29_PAGEVERSION                (0x00)</span>
<span class="cp">#define MPI2_MANUFACTURING30_PAGEVERSION                (0x00)</span>
<span class="cp">#define MPI2_MANUFACTURING31_PAGEVERSION                (0x00)</span>


<span class="cm">/****************************************************************************</span>
<span class="cm">*   IO Unit Config Pages</span>
<span class="cm">****************************************************************************/</span>

<span class="cm">/* IO Unit Page 0 */</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_PAGE_IO_UNIT_0</span>
<span class="p">{</span>
    <span class="n">MPI2_CONFIG_PAGE_HEADER</span> <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 0x00 */</span>
    <span class="n">U64</span>                     <span class="n">UniqueValue</span><span class="p">;</span>                <span class="cm">/* 0x04 */</span>
    <span class="n">MPI2_VERSION_UNION</span>      <span class="n">NvdataVersionDefault</span><span class="p">;</span>       <span class="cm">/* 0x08 */</span>
    <span class="n">MPI2_VERSION_UNION</span>      <span class="n">NvdataVersionPersistent</span><span class="p">;</span>    <span class="cm">/* 0x0A */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_PAGE_IO_UNIT_0</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_IO_UNIT_0</span><span class="p">,</span>
  <span class="n">Mpi2IOUnitPage0_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2IOUnitPage0_t</span><span class="p">;</span>

<span class="cp">#define MPI2_IOUNITPAGE0_PAGEVERSION                    (0x02)</span>


<span class="cm">/* IO Unit Page 1 */</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_PAGE_IO_UNIT_1</span>
<span class="p">{</span>
    <span class="n">MPI2_CONFIG_PAGE_HEADER</span> <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 0x00 */</span>
    <span class="n">U32</span>                     <span class="n">Flags</span><span class="p">;</span>                      <span class="cm">/* 0x04 */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_PAGE_IO_UNIT_1</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_IO_UNIT_1</span><span class="p">,</span>
  <span class="n">Mpi2IOUnitPage1_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2IOUnitPage1_t</span><span class="p">;</span>

<span class="cp">#define MPI2_IOUNITPAGE1_PAGEVERSION                    (0x04)</span>

<span class="cm">/* IO Unit Page 1 Flags defines */</span>
<span class="cp">#define MPI2_IOUNITPAGE1_ENABLE_HOST_BASED_DISCOVERY    (0x00000800)</span>
<span class="cp">#define MPI2_IOUNITPAGE1_MASK_SATA_WRITE_CACHE          (0x00000600)</span>
<span class="cp">#define MPI2_IOUNITPAGE1_SATA_WRITE_CACHE_SHIFT         (9)</span>
<span class="cp">#define MPI2_IOUNITPAGE1_ENABLE_SATA_WRITE_CACHE        (0x00000000)</span>
<span class="cp">#define MPI2_IOUNITPAGE1_DISABLE_SATA_WRITE_CACHE       (0x00000200)</span>
<span class="cp">#define MPI2_IOUNITPAGE1_UNCHANGED_SATA_WRITE_CACHE     (0x00000400)</span>
<span class="cp">#define MPI2_IOUNITPAGE1_NATIVE_COMMAND_Q_DISABLE       (0x00000100)</span>
<span class="cp">#define MPI2_IOUNITPAGE1_DISABLE_IR                     (0x00000040)</span>
<span class="cp">#define MPI2_IOUNITPAGE1_DISABLE_TASK_SET_FULL_HANDLING (0x00000020)</span>
<span class="cp">#define MPI2_IOUNITPAGE1_IR_USE_STATIC_VOLUME_ID        (0x00000004)</span>


<span class="cm">/* IO Unit Page 3 */</span>

<span class="cm">/*</span>
<span class="cm"> * Host code (drivers, BIOS, utilities, etc.) should leave this define set to</span>
<span class="cm"> * one and check the value returned for GPIOCount at runtime.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef MPI2_IO_UNIT_PAGE_3_GPIO_VAL_MAX</span>
<span class="cp">#define MPI2_IO_UNIT_PAGE_3_GPIO_VAL_MAX    (1)</span>
<span class="cp">#endif</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_PAGE_IO_UNIT_3</span>
<span class="p">{</span>
    <span class="n">MPI2_CONFIG_PAGE_HEADER</span> <span class="n">Header</span><span class="p">;</span>                                   <span class="cm">/* 0x00 */</span>
    <span class="n">U8</span>                      <span class="n">GPIOCount</span><span class="p">;</span>                                <span class="cm">/* 0x04 */</span>
    <span class="n">U8</span>                      <span class="n">Reserved1</span><span class="p">;</span>                                <span class="cm">/* 0x05 */</span>
    <span class="n">U16</span>                     <span class="n">Reserved2</span><span class="p">;</span>                                <span class="cm">/* 0x06 */</span>
    <span class="n">U16</span>                     <span class="n">GPIOVal</span><span class="p">[</span><span class="n">MPI2_IO_UNIT_PAGE_3_GPIO_VAL_MAX</span><span class="p">];</span><span class="cm">/* 0x08 */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_PAGE_IO_UNIT_3</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_IO_UNIT_3</span><span class="p">,</span>
  <span class="n">Mpi2IOUnitPage3_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2IOUnitPage3_t</span><span class="p">;</span>

<span class="cp">#define MPI2_IOUNITPAGE3_PAGEVERSION                    (0x01)</span>

<span class="cm">/* defines for IO Unit Page 3 GPIOVal field */</span>
<span class="cp">#define MPI2_IOUNITPAGE3_GPIO_FUNCTION_MASK             (0xFFFC)</span>
<span class="cp">#define MPI2_IOUNITPAGE3_GPIO_FUNCTION_SHIFT            (2)</span>
<span class="cp">#define MPI2_IOUNITPAGE3_GPIO_SETTING_OFF               (0x0000)</span>
<span class="cp">#define MPI2_IOUNITPAGE3_GPIO_SETTING_ON                (0x0001)</span>


<span class="cm">/* IO Unit Page 5 */</span>

<span class="cm">/*</span>
<span class="cm"> * Upper layer code (drivers, utilities, etc.) should leave this define set to</span>
<span class="cm"> * one and check the value returned for NumDmaEngines at runtime.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef MPI2_IOUNITPAGE5_DMAENGINE_ENTRIES</span>
<span class="cp">#define MPI2_IOUNITPAGE5_DMAENGINE_ENTRIES      (1)</span>
<span class="cp">#endif</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_PAGE_IO_UNIT_5</span> <span class="p">{</span>
    <span class="n">MPI2_CONFIG_PAGE_HEADER</span> <span class="n">Header</span><span class="p">;</span>				<span class="cm">/* 0x00 */</span>
    <span class="n">U64</span>                     <span class="n">RaidAcceleratorBufferBaseAddress</span><span class="p">;</span>  <span class="cm">/* 0x04 */</span>
    <span class="n">U64</span>                     <span class="n">RaidAcceleratorBufferSize</span><span class="p">;</span>         <span class="cm">/* 0x0C */</span>
    <span class="n">U64</span>                     <span class="n">RaidAcceleratorControlBaseAddress</span><span class="p">;</span> <span class="cm">/* 0x14 */</span>
    <span class="n">U8</span>                      <span class="n">RAControlSize</span><span class="p">;</span>                     <span class="cm">/* 0x1C */</span>
    <span class="n">U8</span>                      <span class="n">NumDmaEngines</span><span class="p">;</span>                     <span class="cm">/* 0x1D */</span>
    <span class="n">U8</span>                      <span class="n">RAMinControlSize</span><span class="p">;</span>                  <span class="cm">/* 0x1E */</span>
    <span class="n">U8</span>                      <span class="n">RAMaxControlSize</span><span class="p">;</span>                  <span class="cm">/* 0x1F */</span>
    <span class="n">U32</span>                     <span class="n">Reserved1</span><span class="p">;</span>                         <span class="cm">/* 0x20 */</span>
    <span class="n">U32</span>                     <span class="n">Reserved2</span><span class="p">;</span>                         <span class="cm">/* 0x24 */</span>
    <span class="n">U32</span>                     <span class="n">Reserved3</span><span class="p">;</span>                         <span class="cm">/* 0x28 */</span>
    <span class="n">U32</span>                     <span class="n">DmaEngineCapabilities</span>
				<span class="p">[</span><span class="n">MPI2_IOUNITPAGE5_DMAENGINE_ENTRIES</span><span class="p">];</span> <span class="cm">/* 0x2C */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_PAGE_IO_UNIT_5</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_IO_UNIT_5</span><span class="p">,</span>
  <span class="n">Mpi2IOUnitPage5_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2IOUnitPage5_t</span><span class="p">;</span>

<span class="cp">#define MPI2_IOUNITPAGE5_PAGEVERSION                    (0x00)</span>

<span class="cm">/* defines for IO Unit Page 5 DmaEngineCapabilities field */</span>
<span class="cp">#define MPI2_IOUNITPAGE5_DMA_CAP_MASK_MAX_REQUESTS      (0xFF00)</span>
<span class="cp">#define MPI2_IOUNITPAGE5_DMA_CAP_SHIFT_MAX_REQUESTS     (16)</span>

<span class="cp">#define MPI2_IOUNITPAGE5_DMA_CAP_EEDP                   (0x0008)</span>
<span class="cp">#define MPI2_IOUNITPAGE5_DMA_CAP_PARITY_GENERATION      (0x0004)</span>
<span class="cp">#define MPI2_IOUNITPAGE5_DMA_CAP_HASHING                (0x0002)</span>
<span class="cp">#define MPI2_IOUNITPAGE5_DMA_CAP_ENCRYPTION             (0x0001)</span>


<span class="cm">/* IO Unit Page 6 */</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_PAGE_IO_UNIT_6</span> <span class="p">{</span>
    <span class="n">MPI2_CONFIG_PAGE_HEADER</span> <span class="n">Header</span><span class="p">;</span>                                 <span class="cm">/* 0x00 */</span>
    <span class="n">U16</span>                     <span class="n">Flags</span><span class="p">;</span>                                  <span class="cm">/* 0x04 */</span>
    <span class="n">U8</span>                      <span class="n">RAHostControlSize</span><span class="p">;</span>                      <span class="cm">/* 0x06 */</span>
    <span class="n">U8</span>                      <span class="n">Reserved0</span><span class="p">;</span>                              <span class="cm">/* 0x07 */</span>
    <span class="n">U64</span>                     <span class="n">RaidAcceleratorHostControlBaseAddress</span><span class="p">;</span>  <span class="cm">/* 0x08 */</span>
    <span class="n">U32</span>                     <span class="n">Reserved1</span><span class="p">;</span>                              <span class="cm">/* 0x10 */</span>
    <span class="n">U32</span>                     <span class="n">Reserved2</span><span class="p">;</span>                              <span class="cm">/* 0x14 */</span>
    <span class="n">U32</span>                     <span class="n">Reserved3</span><span class="p">;</span>                              <span class="cm">/* 0x18 */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_PAGE_IO_UNIT_6</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_IO_UNIT_6</span><span class="p">,</span>
  <span class="n">Mpi2IOUnitPage6_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2IOUnitPage6_t</span><span class="p">;</span>

<span class="cp">#define MPI2_IOUNITPAGE6_PAGEVERSION                    (0x00)</span>

<span class="cm">/* defines for IO Unit Page 6 Flags field */</span>
<span class="cp">#define MPI2_IOUNITPAGE6_FLAGS_ENABLE_RAID_ACCELERATOR  (0x0001)</span>


<span class="cm">/* IO Unit Page 7 */</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_PAGE_IO_UNIT_7</span> <span class="p">{</span>
    <span class="n">MPI2_CONFIG_PAGE_HEADER</span> <span class="n">Header</span><span class="p">;</span>                                 <span class="cm">/* 0x00 */</span>
    <span class="n">U16</span>                     <span class="n">Reserved1</span><span class="p">;</span>                              <span class="cm">/* 0x04 */</span>
    <span class="n">U8</span>                      <span class="n">PCIeWidth</span><span class="p">;</span>                              <span class="cm">/* 0x06 */</span>
    <span class="n">U8</span>                      <span class="n">PCIeSpeed</span><span class="p">;</span>                              <span class="cm">/* 0x07 */</span>
    <span class="n">U32</span>                     <span class="n">ProcessorState</span><span class="p">;</span>                         <span class="cm">/* 0x08 */</span>
    <span class="n">U32</span>                     <span class="n">PowerManagementCapabilities</span><span class="p">;</span>            <span class="cm">/* 0x0C */</span>
    <span class="n">U16</span>                     <span class="n">IOCTemperature</span><span class="p">;</span>                         <span class="cm">/* 0x10 */</span>
    <span class="n">U8</span>                      <span class="n">IOCTemperatureUnits</span><span class="p">;</span>                    <span class="cm">/* 0x12 */</span>
    <span class="n">U8</span>                      <span class="n">IOCSpeed</span><span class="p">;</span>                               <span class="cm">/* 0x13 */</span>
	<span class="n">U16</span>                     <span class="n">BoardTemperature</span><span class="p">;</span>              <span class="cm">/* 0x14 */</span>
	<span class="n">U8</span>                      <span class="n">BoardTemperatureUnits</span><span class="p">;</span>         <span class="cm">/* 0x16 */</span>
	<span class="n">U8</span>                      <span class="n">Reserved3</span><span class="p">;</span>                     <span class="cm">/* 0x17 */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_PAGE_IO_UNIT_7</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_IO_UNIT_7</span><span class="p">,</span>
  <span class="n">Mpi2IOUnitPage7_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2IOUnitPage7_t</span><span class="p">;</span>

<span class="cp">#define MPI2_IOUNITPAGE7_PAGEVERSION                    (0x02)</span>

<span class="cm">/* defines for IO Unit Page 7 PCIeWidth field */</span>
<span class="cp">#define MPI2_IOUNITPAGE7_PCIE_WIDTH_X1              (0x01)</span>
<span class="cp">#define MPI2_IOUNITPAGE7_PCIE_WIDTH_X2              (0x02)</span>
<span class="cp">#define MPI2_IOUNITPAGE7_PCIE_WIDTH_X4              (0x04)</span>
<span class="cp">#define MPI2_IOUNITPAGE7_PCIE_WIDTH_X8              (0x08)</span>

<span class="cm">/* defines for IO Unit Page 7 PCIeSpeed field */</span>
<span class="cp">#define MPI2_IOUNITPAGE7_PCIE_SPEED_2_5_GBPS        (0x00)</span>
<span class="cp">#define MPI2_IOUNITPAGE7_PCIE_SPEED_5_0_GBPS        (0x01)</span>
<span class="cp">#define MPI2_IOUNITPAGE7_PCIE_SPEED_8_0_GBPS        (0x02)</span>

<span class="cm">/* defines for IO Unit Page 7 ProcessorState field */</span>
<span class="cp">#define MPI2_IOUNITPAGE7_PSTATE_MASK_SECOND         (0x0000000F)</span>
<span class="cp">#define MPI2_IOUNITPAGE7_PSTATE_SHIFT_SECOND        (0)</span>

<span class="cp">#define MPI2_IOUNITPAGE7_PSTATE_NOT_PRESENT         (0x00)</span>
<span class="cp">#define MPI2_IOUNITPAGE7_PSTATE_DISABLED            (0x01)</span>
<span class="cp">#define MPI2_IOUNITPAGE7_PSTATE_ENABLED             (0x02)</span>

<span class="cm">/* defines for IO Unit Page 7 PowerManagementCapabilities field */</span>
<span class="cp">#define MPI2_IOUNITPAGE7_PMCAP_12_5_PCT_IOCSPEED    (0x00000400)</span>
<span class="cp">#define MPI2_IOUNITPAGE7_PMCAP_25_0_PCT_IOCSPEED    (0x00000200)</span>
<span class="cp">#define MPI2_IOUNITPAGE7_PMCAP_50_0_PCT_IOCSPEED    (0x00000100)</span>
<span class="cp">#define MPI2_IOUNITPAGE7_PMCAP_PCIE_WIDTH_CHANGE    (0x00000008) </span><span class="cm">/* obsolete */</span><span class="cp"></span>
<span class="cp">#define MPI2_IOUNITPAGE7_PMCAP_PCIE_SPEED_CHANGE    (0x00000004) </span><span class="cm">/* obsolete */</span><span class="cp"></span>

<span class="cm">/* defines for IO Unit Page 7 IOCTemperatureUnits field */</span>
<span class="cp">#define MPI2_IOUNITPAGE7_IOC_TEMP_NOT_PRESENT       (0x00)</span>
<span class="cp">#define MPI2_IOUNITPAGE7_IOC_TEMP_FAHRENHEIT        (0x01)</span>
<span class="cp">#define MPI2_IOUNITPAGE7_IOC_TEMP_CELSIUS           (0x02)</span>

<span class="cm">/* defines for IO Unit Page 7 IOCSpeed field */</span>
<span class="cp">#define MPI2_IOUNITPAGE7_IOC_SPEED_FULL             (0x01)</span>
<span class="cp">#define MPI2_IOUNITPAGE7_IOC_SPEED_HALF             (0x02)</span>
<span class="cp">#define MPI2_IOUNITPAGE7_IOC_SPEED_QUARTER          (0x04)</span>
<span class="cp">#define MPI2_IOUNITPAGE7_IOC_SPEED_EIGHTH           (0x08)</span>

<span class="cm">/* defines for IO Unit Page 7 BoardTemperatureUnits field */</span>
<span class="cp">#define MPI2_IOUNITPAGE7_BOARD_TEMP_NOT_PRESENT     (0x00)</span>
<span class="cp">#define MPI2_IOUNITPAGE7_BOARD_TEMP_FAHRENHEIT      (0x01)</span>
<span class="cp">#define MPI2_IOUNITPAGE7_BOARD_TEMP_CELSIUS         (0x02)</span>

<span class="cm">/* IO Unit Page 8 */</span>

<span class="cp">#define MPI2_IOUNIT8_NUM_THRESHOLDS     (4)</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_IOUNIT8_SENSOR</span> <span class="p">{</span>
	<span class="n">U16</span>                     <span class="n">Flags</span><span class="p">;</span>                <span class="cm">/* 0x00 */</span>
	<span class="n">U16</span>                     <span class="n">Reserved1</span><span class="p">;</span>            <span class="cm">/* 0x02 */</span>
	<span class="n">U16</span>
		<span class="n">Threshold</span><span class="p">[</span><span class="n">MPI2_IOUNIT8_NUM_THRESHOLDS</span><span class="p">];</span> <span class="cm">/* 0x04 */</span>
	<span class="n">U32</span>                     <span class="n">Reserved2</span><span class="p">;</span>            <span class="cm">/* 0x0C */</span>
	<span class="n">U32</span>                     <span class="n">Reserved3</span><span class="p">;</span>            <span class="cm">/* 0x10 */</span>
	<span class="n">U32</span>                     <span class="n">Reserved4</span><span class="p">;</span>            <span class="cm">/* 0x14 */</span>
<span class="p">}</span> <span class="n">MPI2_IOUNIT8_SENSOR</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_IOUNIT8_SENSOR</span><span class="p">,</span>
<span class="n">Mpi2IOUnit8Sensor_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2IOUnit8Sensor_t</span><span class="p">;</span>

<span class="cm">/* defines for IO Unit Page 8 Sensor Flags field */</span>
<span class="cp">#define MPI2_IOUNIT8_SENSOR_FLAGS_T3_ENABLE         (0x0008)</span>
<span class="cp">#define MPI2_IOUNIT8_SENSOR_FLAGS_T2_ENABLE         (0x0004)</span>
<span class="cp">#define MPI2_IOUNIT8_SENSOR_FLAGS_T1_ENABLE         (0x0002)</span>
<span class="cp">#define MPI2_IOUNIT8_SENSOR_FLAGS_T0_ENABLE         (0x0001)</span>

<span class="cm">/*</span>
<span class="cm"> * Host code (drivers, BIOS, utilities, etc.) should leave this define set to</span>
<span class="cm"> * one and check the value returned for NumSensors at runtime.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef MPI2_IOUNITPAGE8_SENSOR_ENTRIES</span>
<span class="cp">#define MPI2_IOUNITPAGE8_SENSOR_ENTRIES     (1)</span>
<span class="cp">#endif</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_PAGE_IO_UNIT_8</span> <span class="p">{</span>
	<span class="n">MPI2_CONFIG_PAGE_HEADER</span> <span class="n">Header</span><span class="p">;</span>               <span class="cm">/* 0x00 */</span>
	<span class="n">U32</span>                     <span class="n">Reserved1</span><span class="p">;</span>            <span class="cm">/* 0x04 */</span>
	<span class="n">U32</span>                     <span class="n">Reserved2</span><span class="p">;</span>            <span class="cm">/* 0x08 */</span>
	<span class="n">U8</span>                      <span class="n">NumSensors</span><span class="p">;</span>           <span class="cm">/* 0x0C */</span>
	<span class="n">U8</span>                      <span class="n">PollingInterval</span><span class="p">;</span>      <span class="cm">/* 0x0D */</span>
	<span class="n">U16</span>                     <span class="n">Reserved3</span><span class="p">;</span>            <span class="cm">/* 0x0E */</span>
	<span class="n">MPI2_IOUNIT8_SENSOR</span>
			<span class="n">Sensor</span><span class="p">[</span><span class="n">MPI2_IOUNITPAGE8_SENSOR_ENTRIES</span><span class="p">];</span><span class="cm">/* 0x10 */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_PAGE_IO_UNIT_8</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_IO_UNIT_8</span><span class="p">,</span>
<span class="n">Mpi2IOUnitPage8_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2IOUnitPage8_t</span><span class="p">;</span>

<span class="cp">#define MPI2_IOUNITPAGE8_PAGEVERSION                    (0x00)</span>


<span class="cm">/* IO Unit Page 9 */</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_IOUNIT9_SENSOR</span> <span class="p">{</span>
	<span class="n">U16</span>                     <span class="n">CurrentTemperature</span><span class="p">;</span>     <span class="cm">/* 0x00 */</span>
	<span class="n">U16</span>                     <span class="n">Reserved1</span><span class="p">;</span>              <span class="cm">/* 0x02 */</span>
	<span class="n">U8</span>                      <span class="n">Flags</span><span class="p">;</span>                  <span class="cm">/* 0x04 */</span>
	<span class="n">U8</span>                      <span class="n">Reserved2</span><span class="p">;</span>              <span class="cm">/* 0x05 */</span>
	<span class="n">U16</span>                     <span class="n">Reserved3</span><span class="p">;</span>              <span class="cm">/* 0x06 */</span>
	<span class="n">U32</span>                     <span class="n">Reserved4</span><span class="p">;</span>              <span class="cm">/* 0x08 */</span>
	<span class="n">U32</span>                     <span class="n">Reserved5</span><span class="p">;</span>              <span class="cm">/* 0x0C */</span>
<span class="p">}</span> <span class="n">MPI2_IOUNIT9_SENSOR</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_IOUNIT9_SENSOR</span><span class="p">,</span>
<span class="n">Mpi2IOUnit9Sensor_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2IOUnit9Sensor_t</span><span class="p">;</span>

<span class="cm">/* defines for IO Unit Page 9 Sensor Flags field */</span>
<span class="cp">#define MPI2_IOUNIT9_SENSOR_FLAGS_TEMP_VALID        (0x01)</span>

<span class="cm">/*</span>
<span class="cm"> * Host code (drivers, BIOS, utilities, etc.) should leave this define set to</span>
<span class="cm"> * one and check the value returned for NumSensors at runtime.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef MPI2_IOUNITPAGE9_SENSOR_ENTRIES</span>
<span class="cp">#define MPI2_IOUNITPAGE9_SENSOR_ENTRIES     (1)</span>
<span class="cp">#endif</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_PAGE_IO_UNIT_9</span> <span class="p">{</span>
	<span class="n">MPI2_CONFIG_PAGE_HEADER</span> <span class="n">Header</span><span class="p">;</span>                <span class="cm">/* 0x00 */</span>
	<span class="n">U32</span>                     <span class="n">Reserved1</span><span class="p">;</span>             <span class="cm">/* 0x04 */</span>
	<span class="n">U32</span>                     <span class="n">Reserved2</span><span class="p">;</span>             <span class="cm">/* 0x08 */</span>
	<span class="n">U8</span>                      <span class="n">NumSensors</span><span class="p">;</span>            <span class="cm">/* 0x0C */</span>
	<span class="n">U8</span>                      <span class="n">Reserved4</span><span class="p">;</span>             <span class="cm">/* 0x0D */</span>
	<span class="n">U16</span>                     <span class="n">Reserved3</span><span class="p">;</span>             <span class="cm">/* 0x0E */</span>
	<span class="n">MPI2_IOUNIT9_SENSOR</span>
			<span class="n">Sensor</span><span class="p">[</span><span class="n">MPI2_IOUNITPAGE9_SENSOR_ENTRIES</span><span class="p">];</span><span class="cm">/* 0x10 */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_PAGE_IO_UNIT_9</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_IO_UNIT_9</span><span class="p">,</span>
<span class="n">Mpi2IOUnitPage9_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2IOUnitPage9_t</span><span class="p">;</span>

<span class="cp">#define MPI2_IOUNITPAGE9_PAGEVERSION                    (0x00)</span>


<span class="cm">/* IO Unit Page 10 */</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_IOUNIT10_FUNCTION</span> <span class="p">{</span>
	<span class="n">U8</span>                      <span class="n">CreditPercent</span><span class="p">;</span>      <span class="cm">/* 0x00 */</span>
	<span class="n">U8</span>                      <span class="n">Reserved1</span><span class="p">;</span>          <span class="cm">/* 0x01 */</span>
	<span class="n">U16</span>                     <span class="n">Reserved2</span><span class="p">;</span>          <span class="cm">/* 0x02 */</span>
<span class="p">}</span> <span class="n">MPI2_IOUNIT10_FUNCTION</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_IOUNIT10_FUNCTION</span><span class="p">,</span>
<span class="n">Mpi2IOUnit10Function_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2IOUnit10Function_t</span><span class="p">;</span>

<span class="cm">/*</span>
<span class="cm"> * Host code (drivers, BIOS, utilities, etc.) should leave this define set to</span>
<span class="cm"> * one and check the value returned for NumFunctions at runtime.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef MPI2_IOUNITPAGE10_FUNCTION_ENTRIES</span>
<span class="cp">#define MPI2_IOUNITPAGE10_FUNCTION_ENTRIES      (1)</span>
<span class="cp">#endif</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_PAGE_IO_UNIT_10</span> <span class="p">{</span>
	<span class="n">MPI2_CONFIG_PAGE_HEADER</span> <span class="n">Header</span><span class="p">;</span>                    <span class="cm">/* 0x00 */</span>
	<span class="n">U8</span>                      <span class="n">NumFunctions</span><span class="p">;</span>             <span class="cm">/* 0x04 */</span>
	<span class="n">U8</span>                      <span class="n">Reserved1</span><span class="p">;</span>              <span class="cm">/* 0x05 */</span>
	<span class="n">U16</span>                     <span class="n">Reserved2</span><span class="p">;</span>              <span class="cm">/* 0x06 */</span>
	<span class="n">U32</span>                     <span class="n">Reserved3</span><span class="p">;</span>              <span class="cm">/* 0x08 */</span>
	<span class="n">U32</span>                     <span class="n">Reserved4</span><span class="p">;</span>		<span class="cm">/* 0x0C */</span>
	<span class="n">MPI2_IOUNIT10_FUNCTION</span>
		<span class="n">Function</span><span class="p">[</span><span class="n">MPI2_IOUNITPAGE10_FUNCTION_ENTRIES</span><span class="p">];</span><span class="cm">/* 0x10 */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_PAGE_IO_UNIT_10</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_IO_UNIT_10</span><span class="p">,</span>
<span class="n">Mpi2IOUnitPage10_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2IOUnitPage10_t</span><span class="p">;</span>

<span class="cp">#define MPI2_IOUNITPAGE10_PAGEVERSION                   (0x01)</span>



<span class="cm">/****************************************************************************</span>
<span class="cm">*   IOC Config Pages</span>
<span class="cm">****************************************************************************/</span>

<span class="cm">/* IOC Page 0 */</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_PAGE_IOC_0</span>
<span class="p">{</span>
    <span class="n">MPI2_CONFIG_PAGE_HEADER</span> <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 0x00 */</span>
    <span class="n">U32</span>                     <span class="n">Reserved1</span><span class="p">;</span>                  <span class="cm">/* 0x04 */</span>
    <span class="n">U32</span>                     <span class="n">Reserved2</span><span class="p">;</span>                  <span class="cm">/* 0x08 */</span>
    <span class="n">U16</span>                     <span class="n">VendorID</span><span class="p">;</span>                   <span class="cm">/* 0x0C */</span>
    <span class="n">U16</span>                     <span class="n">DeviceID</span><span class="p">;</span>                   <span class="cm">/* 0x0E */</span>
    <span class="n">U8</span>                      <span class="n">RevisionID</span><span class="p">;</span>                 <span class="cm">/* 0x10 */</span>
    <span class="n">U8</span>                      <span class="n">Reserved3</span><span class="p">;</span>                  <span class="cm">/* 0x11 */</span>
    <span class="n">U16</span>                     <span class="n">Reserved4</span><span class="p">;</span>                  <span class="cm">/* 0x12 */</span>
    <span class="n">U32</span>                     <span class="n">ClassCode</span><span class="p">;</span>                  <span class="cm">/* 0x14 */</span>
    <span class="n">U16</span>                     <span class="n">SubsystemVendorID</span><span class="p">;</span>          <span class="cm">/* 0x18 */</span>
    <span class="n">U16</span>                     <span class="n">SubsystemID</span><span class="p">;</span>                <span class="cm">/* 0x1A */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_PAGE_IOC_0</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_IOC_0</span><span class="p">,</span>
  <span class="n">Mpi2IOCPage0_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2IOCPage0_t</span><span class="p">;</span>

<span class="cp">#define MPI2_IOCPAGE0_PAGEVERSION                       (0x02)</span>


<span class="cm">/* IOC Page 1 */</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_PAGE_IOC_1</span>
<span class="p">{</span>
    <span class="n">MPI2_CONFIG_PAGE_HEADER</span> <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 0x00 */</span>
    <span class="n">U32</span>                     <span class="n">Flags</span><span class="p">;</span>                      <span class="cm">/* 0x04 */</span>
    <span class="n">U32</span>                     <span class="n">CoalescingTimeout</span><span class="p">;</span>          <span class="cm">/* 0x08 */</span>
    <span class="n">U8</span>                      <span class="n">CoalescingDepth</span><span class="p">;</span>            <span class="cm">/* 0x0C */</span>
    <span class="n">U8</span>                      <span class="n">PCISlotNum</span><span class="p">;</span>                 <span class="cm">/* 0x0D */</span>
    <span class="n">U8</span>                      <span class="n">PCIBusNum</span><span class="p">;</span>                  <span class="cm">/* 0x0E */</span>
    <span class="n">U8</span>                      <span class="n">PCIDomainSegment</span><span class="p">;</span>           <span class="cm">/* 0x0F */</span>
    <span class="n">U32</span>                     <span class="n">Reserved1</span><span class="p">;</span>                  <span class="cm">/* 0x10 */</span>
    <span class="n">U32</span>                     <span class="n">Reserved2</span><span class="p">;</span>                  <span class="cm">/* 0x14 */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_PAGE_IOC_1</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_IOC_1</span><span class="p">,</span>
  <span class="n">Mpi2IOCPage1_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2IOCPage1_t</span><span class="p">;</span>

<span class="cp">#define MPI2_IOCPAGE1_PAGEVERSION                       (0x05)</span>

<span class="cm">/* defines for IOC Page 1 Flags field */</span>
<span class="cp">#define MPI2_IOCPAGE1_REPLY_COALESCING                  (0x00000001)</span>

<span class="cp">#define MPI2_IOCPAGE1_PCISLOTNUM_UNKNOWN                (0xFF)</span>
<span class="cp">#define MPI2_IOCPAGE1_PCIBUSNUM_UNKNOWN                 (0xFF)</span>
<span class="cp">#define MPI2_IOCPAGE1_PCIDOMAIN_UNKNOWN                 (0xFF)</span>

<span class="cm">/* IOC Page 6 */</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_PAGE_IOC_6</span>
<span class="p">{</span>
    <span class="n">MPI2_CONFIG_PAGE_HEADER</span> <span class="n">Header</span><span class="p">;</span>                         <span class="cm">/* 0x00 */</span>
    <span class="n">U32</span>                     <span class="n">CapabilitiesFlags</span><span class="p">;</span>              <span class="cm">/* 0x04 */</span>
    <span class="n">U8</span>                      <span class="n">MaxDrivesRAID0</span><span class="p">;</span>                 <span class="cm">/* 0x08 */</span>
    <span class="n">U8</span>                      <span class="n">MaxDrivesRAID1</span><span class="p">;</span>                 <span class="cm">/* 0x09 */</span>
    <span class="n">U8</span>                      <span class="n">MaxDrivesRAID1E</span><span class="p">;</span>                <span class="cm">/* 0x0A */</span>
    <span class="n">U8</span>                      <span class="n">MaxDrivesRAID10</span><span class="p">;</span>                <span class="cm">/* 0x0B */</span>
    <span class="n">U8</span>                      <span class="n">MinDrivesRAID0</span><span class="p">;</span>                 <span class="cm">/* 0x0C */</span>
    <span class="n">U8</span>                      <span class="n">MinDrivesRAID1</span><span class="p">;</span>                 <span class="cm">/* 0x0D */</span>
    <span class="n">U8</span>                      <span class="n">MinDrivesRAID1E</span><span class="p">;</span>                <span class="cm">/* 0x0E */</span>
    <span class="n">U8</span>                      <span class="n">MinDrivesRAID10</span><span class="p">;</span>                <span class="cm">/* 0x0F */</span>
    <span class="n">U32</span>                     <span class="n">Reserved1</span><span class="p">;</span>                      <span class="cm">/* 0x10 */</span>
    <span class="n">U8</span>                      <span class="n">MaxGlobalHotSpares</span><span class="p">;</span>             <span class="cm">/* 0x14 */</span>
    <span class="n">U8</span>                      <span class="n">MaxPhysDisks</span><span class="p">;</span>                   <span class="cm">/* 0x15 */</span>
    <span class="n">U8</span>                      <span class="n">MaxVolumes</span><span class="p">;</span>                     <span class="cm">/* 0x16 */</span>
    <span class="n">U8</span>                      <span class="n">MaxConfigs</span><span class="p">;</span>                     <span class="cm">/* 0x17 */</span>
    <span class="n">U8</span>                      <span class="n">MaxOCEDisks</span><span class="p">;</span>                    <span class="cm">/* 0x18 */</span>
    <span class="n">U8</span>                      <span class="n">Reserved2</span><span class="p">;</span>                      <span class="cm">/* 0x19 */</span>
    <span class="n">U16</span>                     <span class="n">Reserved3</span><span class="p">;</span>                      <span class="cm">/* 0x1A */</span>
    <span class="n">U32</span>                     <span class="n">SupportedStripeSizeMapRAID0</span><span class="p">;</span>    <span class="cm">/* 0x1C */</span>
    <span class="n">U32</span>                     <span class="n">SupportedStripeSizeMapRAID1E</span><span class="p">;</span>   <span class="cm">/* 0x20 */</span>
    <span class="n">U32</span>                     <span class="n">SupportedStripeSizeMapRAID10</span><span class="p">;</span>   <span class="cm">/* 0x24 */</span>
    <span class="n">U32</span>                     <span class="n">Reserved4</span><span class="p">;</span>                      <span class="cm">/* 0x28 */</span>
    <span class="n">U32</span>                     <span class="n">Reserved5</span><span class="p">;</span>                      <span class="cm">/* 0x2C */</span>
    <span class="n">U16</span>                     <span class="n">DefaultMetadataSize</span><span class="p">;</span>            <span class="cm">/* 0x30 */</span>
    <span class="n">U16</span>                     <span class="n">Reserved6</span><span class="p">;</span>                      <span class="cm">/* 0x32 */</span>
    <span class="n">U16</span>                     <span class="n">MaxBadBlockTableEntries</span><span class="p">;</span>        <span class="cm">/* 0x34 */</span>
    <span class="n">U16</span>                     <span class="n">Reserved7</span><span class="p">;</span>                      <span class="cm">/* 0x36 */</span>
    <span class="n">U32</span>                     <span class="n">IRNvsramVersion</span><span class="p">;</span>                <span class="cm">/* 0x38 */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_PAGE_IOC_6</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_IOC_6</span><span class="p">,</span>
  <span class="n">Mpi2IOCPage6_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2IOCPage6_t</span><span class="p">;</span>

<span class="cp">#define MPI2_IOCPAGE6_PAGEVERSION                       (0x05)</span>

<span class="cm">/* defines for IOC Page 6 CapabilitiesFlags */</span>
<span class="cp">#define MPI2_IOCPAGE6_CAP_FLAGS_4K_SECTORS_SUPPORT      (0x00000020)</span>
<span class="cp">#define MPI2_IOCPAGE6_CAP_FLAGS_RAID10_SUPPORT          (0x00000010)</span>
<span class="cp">#define MPI2_IOCPAGE6_CAP_FLAGS_RAID1_SUPPORT           (0x00000008)</span>
<span class="cp">#define MPI2_IOCPAGE6_CAP_FLAGS_RAID1E_SUPPORT          (0x00000004)</span>
<span class="cp">#define MPI2_IOCPAGE6_CAP_FLAGS_RAID0_SUPPORT           (0x00000002)</span>
<span class="cp">#define MPI2_IOCPAGE6_CAP_FLAGS_GLOBAL_HOT_SPARE        (0x00000001)</span>


<span class="cm">/* IOC Page 7 */</span>

<span class="cp">#define MPI2_IOCPAGE7_EVENTMASK_WORDS       (4)</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_PAGE_IOC_7</span>
<span class="p">{</span>
    <span class="n">MPI2_CONFIG_PAGE_HEADER</span> <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 0x00 */</span>
    <span class="n">U32</span>                     <span class="n">Reserved1</span><span class="p">;</span>                  <span class="cm">/* 0x04 */</span>
    <span class="n">U32</span>                     <span class="n">EventMasks</span><span class="p">[</span><span class="n">MPI2_IOCPAGE7_EVENTMASK_WORDS</span><span class="p">];</span><span class="cm">/* 0x08 */</span>
    <span class="n">U16</span>                     <span class="n">SASBroadcastPrimitiveMasks</span><span class="p">;</span> <span class="cm">/* 0x18 */</span>
	<span class="n">U16</span>                     <span class="n">SASNotifyPrimitiveMasks</span><span class="p">;</span>    <span class="cm">/* 0x1A */</span>
    <span class="n">U32</span>                     <span class="n">Reserved3</span><span class="p">;</span>                  <span class="cm">/* 0x1C */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_PAGE_IOC_7</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_IOC_7</span><span class="p">,</span>
  <span class="n">Mpi2IOCPage7_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2IOCPage7_t</span><span class="p">;</span>

<span class="cp">#define MPI2_IOCPAGE7_PAGEVERSION                       (0x02)</span>


<span class="cm">/* IOC Page 8 */</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_PAGE_IOC_8</span>
<span class="p">{</span>
    <span class="n">MPI2_CONFIG_PAGE_HEADER</span> <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 0x00 */</span>
    <span class="n">U8</span>                      <span class="n">NumDevsPerEnclosure</span><span class="p">;</span>        <span class="cm">/* 0x04 */</span>
    <span class="n">U8</span>                      <span class="n">Reserved1</span><span class="p">;</span>                  <span class="cm">/* 0x05 */</span>
    <span class="n">U16</span>                     <span class="n">Reserved2</span><span class="p">;</span>                  <span class="cm">/* 0x06 */</span>
    <span class="n">U16</span>                     <span class="n">MaxPersistentEntries</span><span class="p">;</span>       <span class="cm">/* 0x08 */</span>
    <span class="n">U16</span>                     <span class="n">MaxNumPhysicalMappedIDs</span><span class="p">;</span>    <span class="cm">/* 0x0A */</span>
    <span class="n">U16</span>                     <span class="n">Flags</span><span class="p">;</span>                      <span class="cm">/* 0x0C */</span>
    <span class="n">U16</span>                     <span class="n">Reserved3</span><span class="p">;</span>                  <span class="cm">/* 0x0E */</span>
    <span class="n">U16</span>                     <span class="n">IRVolumeMappingFlags</span><span class="p">;</span>       <span class="cm">/* 0x10 */</span>
    <span class="n">U16</span>                     <span class="n">Reserved4</span><span class="p">;</span>                  <span class="cm">/* 0x12 */</span>
    <span class="n">U32</span>                     <span class="n">Reserved5</span><span class="p">;</span>                  <span class="cm">/* 0x14 */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_PAGE_IOC_8</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_IOC_8</span><span class="p">,</span>
  <span class="n">Mpi2IOCPage8_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2IOCPage8_t</span><span class="p">;</span>

<span class="cp">#define MPI2_IOCPAGE8_PAGEVERSION                       (0x00)</span>

<span class="cm">/* defines for IOC Page 8 Flags field */</span>
<span class="cp">#define MPI2_IOCPAGE8_FLAGS_DA_START_SLOT_1             (0x00000020)</span>
<span class="cp">#define MPI2_IOCPAGE8_FLAGS_RESERVED_TARGETID_0         (0x00000010)</span>

<span class="cp">#define MPI2_IOCPAGE8_FLAGS_MASK_MAPPING_MODE           (0x0000000E)</span>
<span class="cp">#define MPI2_IOCPAGE8_FLAGS_DEVICE_PERSISTENCE_MAPPING  (0x00000000)</span>
<span class="cp">#define MPI2_IOCPAGE8_FLAGS_ENCLOSURE_SLOT_MAPPING      (0x00000002)</span>

<span class="cp">#define MPI2_IOCPAGE8_FLAGS_DISABLE_PERSISTENT_MAPPING  (0x00000001)</span>
<span class="cp">#define MPI2_IOCPAGE8_FLAGS_ENABLE_PERSISTENT_MAPPING   (0x00000000)</span>

<span class="cm">/* defines for IOC Page 8 IRVolumeMappingFlags */</span>
<span class="cp">#define MPI2_IOCPAGE8_IRFLAGS_MASK_VOLUME_MAPPING_MODE  (0x00000003)</span>
<span class="cp">#define MPI2_IOCPAGE8_IRFLAGS_LOW_VOLUME_MAPPING        (0x00000000)</span>
<span class="cp">#define MPI2_IOCPAGE8_IRFLAGS_HIGH_VOLUME_MAPPING       (0x00000001)</span>


<span class="cm">/****************************************************************************</span>
<span class="cm">*   BIOS Config Pages</span>
<span class="cm">****************************************************************************/</span>

<span class="cm">/* BIOS Page 1 */</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_PAGE_BIOS_1</span>
<span class="p">{</span>
	<span class="n">MPI2_CONFIG_PAGE_HEADER</span> <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 0x00 */</span>
	<span class="n">U32</span>                     <span class="n">BiosOptions</span><span class="p">;</span>                <span class="cm">/* 0x04 */</span>
	<span class="n">U32</span>                     <span class="n">IOCSettings</span><span class="p">;</span>                <span class="cm">/* 0x08 */</span>
	<span class="n">U32</span>                     <span class="n">Reserved1</span><span class="p">;</span>                  <span class="cm">/* 0x0C */</span>
	<span class="n">U32</span>                     <span class="n">DeviceSettings</span><span class="p">;</span>             <span class="cm">/* 0x10 */</span>
	<span class="n">U16</span>                     <span class="n">NumberOfDevices</span><span class="p">;</span>            <span class="cm">/* 0x14 */</span>
	<span class="n">U16</span>                     <span class="n">UEFIVersion</span><span class="p">;</span>                <span class="cm">/* 0x16 */</span>
	<span class="n">U16</span>                     <span class="n">IOTimeoutBlockDevicesNonRM</span><span class="p">;</span> <span class="cm">/* 0x18 */</span>
	<span class="n">U16</span>                     <span class="n">IOTimeoutSequential</span><span class="p">;</span>        <span class="cm">/* 0x1A */</span>
	<span class="n">U16</span>                     <span class="n">IOTimeoutOther</span><span class="p">;</span>             <span class="cm">/* 0x1C */</span>
	<span class="n">U16</span>                     <span class="n">IOTimeoutBlockDevicesRM</span><span class="p">;</span>    <span class="cm">/* 0x1E */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_PAGE_BIOS_1</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_BIOS_1</span><span class="p">,</span>
  <span class="n">Mpi2BiosPage1_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2BiosPage1_t</span><span class="p">;</span>

<span class="cp">#define MPI2_BIOSPAGE1_PAGEVERSION                      (0x05)</span>

<span class="cm">/* values for BIOS Page 1 BiosOptions field */</span>
<span class="cp">#define MPI2_BIOSPAGE1_OPTIONS_MASK_UEFI_HII_REGISTRATION   (0x00000006)</span>
<span class="cp">#define MPI2_BIOSPAGE1_OPTIONS_ENABLE_UEFI_HII              (0x00000000)</span>
<span class="cp">#define MPI2_BIOSPAGE1_OPTIONS_DISABLE_UEFI_HII             (0x00000002)</span>
<span class="cp">#define MPI2_BIOSPAGE1_OPTIONS_VERSION_CHECK_UEFI_HII       (0x00000004)</span>

<span class="cp">#define MPI2_BIOSPAGE1_OPTIONS_DISABLE_BIOS                 (0x00000001)</span>

<span class="cm">/* values for BIOS Page 1 IOCSettings field */</span>
<span class="cp">#define MPI2_BIOSPAGE1_IOCSET_MASK_BOOT_PREFERENCE      (0x00030000)</span>
<span class="cp">#define MPI2_BIOSPAGE1_IOCSET_ENCLOSURE_SLOT_BOOT       (0x00000000)</span>
<span class="cp">#define MPI2_BIOSPAGE1_IOCSET_SAS_ADDRESS_BOOT          (0x00010000)</span>

<span class="cp">#define MPI2_BIOSPAGE1_IOCSET_MASK_RM_SETTING           (0x000000C0)</span>
<span class="cp">#define MPI2_BIOSPAGE1_IOCSET_NONE_RM_SETTING           (0x00000000)</span>
<span class="cp">#define MPI2_BIOSPAGE1_IOCSET_BOOT_RM_SETTING           (0x00000040)</span>
<span class="cp">#define MPI2_BIOSPAGE1_IOCSET_MEDIA_RM_SETTING          (0x00000080)</span>

<span class="cp">#define MPI2_BIOSPAGE1_IOCSET_MASK_ADAPTER_SUPPORT      (0x00000030)</span>
<span class="cp">#define MPI2_BIOSPAGE1_IOCSET_NO_SUPPORT                (0x00000000)</span>
<span class="cp">#define MPI2_BIOSPAGE1_IOCSET_BIOS_SUPPORT              (0x00000010)</span>
<span class="cp">#define MPI2_BIOSPAGE1_IOCSET_OS_SUPPORT                (0x00000020)</span>
<span class="cp">#define MPI2_BIOSPAGE1_IOCSET_ALL_SUPPORT               (0x00000030)</span>

<span class="cp">#define MPI2_BIOSPAGE1_IOCSET_ALTERNATE_CHS             (0x00000008)</span>

<span class="cm">/* values for BIOS Page 1 DeviceSettings field */</span>
<span class="cp">#define MPI2_BIOSPAGE1_DEVSET_DISABLE_SMART_POLLING     (0x00000010)</span>
<span class="cp">#define MPI2_BIOSPAGE1_DEVSET_DISABLE_SEQ_LUN           (0x00000008)</span>
<span class="cp">#define MPI2_BIOSPAGE1_DEVSET_DISABLE_RM_LUN            (0x00000004)</span>
<span class="cp">#define MPI2_BIOSPAGE1_DEVSET_DISABLE_NON_RM_LUN        (0x00000002)</span>
<span class="cp">#define MPI2_BIOSPAGE1_DEVSET_DISABLE_OTHER_LUN         (0x00000001)</span>

<span class="cm">/* defines for BIOS Page 1 UEFIVersion field */</span>
<span class="cp">#define MPI2_BIOSPAGE1_UEFI_VER_MAJOR_MASK              (0xFF00)</span>
<span class="cp">#define MPI2_BIOSPAGE1_UEFI_VER_MAJOR_SHIFT             (8)</span>
<span class="cp">#define MPI2_BIOSPAGE1_UEFI_VER_MINOR_MASK              (0x00FF)</span>
<span class="cp">#define MPI2_BIOSPAGE1_UEFI_VER_MINOR_SHIFT             (0)</span>



<span class="cm">/* BIOS Page 2 */</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_BOOT_DEVICE_ADAPTER_ORDER</span>
<span class="p">{</span>
    <span class="n">U32</span>         <span class="n">Reserved1</span><span class="p">;</span>                              <span class="cm">/* 0x00 */</span>
    <span class="n">U32</span>         <span class="n">Reserved2</span><span class="p">;</span>                              <span class="cm">/* 0x04 */</span>
    <span class="n">U32</span>         <span class="n">Reserved3</span><span class="p">;</span>                              <span class="cm">/* 0x08 */</span>
    <span class="n">U32</span>         <span class="n">Reserved4</span><span class="p">;</span>                              <span class="cm">/* 0x0C */</span>
    <span class="n">U32</span>         <span class="n">Reserved5</span><span class="p">;</span>                              <span class="cm">/* 0x10 */</span>
    <span class="n">U32</span>         <span class="n">Reserved6</span><span class="p">;</span>                              <span class="cm">/* 0x14 */</span>
<span class="p">}</span> <span class="n">MPI2_BOOT_DEVICE_ADAPTER_ORDER</span><span class="p">,</span>
  <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_BOOT_DEVICE_ADAPTER_ORDER</span><span class="p">,</span>
  <span class="n">Mpi2BootDeviceAdapterOrder_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2BootDeviceAdapterOrder_t</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_BOOT_DEVICE_SAS_WWID</span>
<span class="p">{</span>
    <span class="n">U64</span>         <span class="n">SASAddress</span><span class="p">;</span>                             <span class="cm">/* 0x00 */</span>
    <span class="n">U8</span>          <span class="n">LUN</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>                                 <span class="cm">/* 0x08 */</span>
    <span class="n">U32</span>         <span class="n">Reserved1</span><span class="p">;</span>                              <span class="cm">/* 0x10 */</span>
    <span class="n">U32</span>         <span class="n">Reserved2</span><span class="p">;</span>                              <span class="cm">/* 0x14 */</span>
<span class="p">}</span> <span class="n">MPI2_BOOT_DEVICE_SAS_WWID</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_BOOT_DEVICE_SAS_WWID</span><span class="p">,</span>
  <span class="n">Mpi2BootDeviceSasWwid_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2BootDeviceSasWwid_t</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_BOOT_DEVICE_ENCLOSURE_SLOT</span>
<span class="p">{</span>
    <span class="n">U64</span>         <span class="n">EnclosureLogicalID</span><span class="p">;</span>                     <span class="cm">/* 0x00 */</span>
    <span class="n">U32</span>         <span class="n">Reserved1</span><span class="p">;</span>                              <span class="cm">/* 0x08 */</span>
    <span class="n">U32</span>         <span class="n">Reserved2</span><span class="p">;</span>                              <span class="cm">/* 0x0C */</span>
    <span class="n">U16</span>         <span class="n">SlotNumber</span><span class="p">;</span>                             <span class="cm">/* 0x10 */</span>
    <span class="n">U16</span>         <span class="n">Reserved3</span><span class="p">;</span>                              <span class="cm">/* 0x12 */</span>
    <span class="n">U32</span>         <span class="n">Reserved4</span><span class="p">;</span>                              <span class="cm">/* 0x14 */</span>
<span class="p">}</span> <span class="n">MPI2_BOOT_DEVICE_ENCLOSURE_SLOT</span><span class="p">,</span>
  <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_BOOT_DEVICE_ENCLOSURE_SLOT</span><span class="p">,</span>
  <span class="n">Mpi2BootDeviceEnclosureSlot_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2BootDeviceEnclosureSlot_t</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_BOOT_DEVICE_DEVICE_NAME</span>
<span class="p">{</span>
    <span class="n">U64</span>         <span class="n">DeviceName</span><span class="p">;</span>                             <span class="cm">/* 0x00 */</span>
    <span class="n">U8</span>          <span class="n">LUN</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>                                 <span class="cm">/* 0x08 */</span>
    <span class="n">U32</span>         <span class="n">Reserved1</span><span class="p">;</span>                              <span class="cm">/* 0x10 */</span>
    <span class="n">U32</span>         <span class="n">Reserved2</span><span class="p">;</span>                              <span class="cm">/* 0x14 */</span>
<span class="p">}</span> <span class="n">MPI2_BOOT_DEVICE_DEVICE_NAME</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_BOOT_DEVICE_DEVICE_NAME</span><span class="p">,</span>
  <span class="n">Mpi2BootDeviceDeviceName_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2BootDeviceDeviceName_t</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">union</span> <span class="n">_MPI2_MPI2_BIOSPAGE2_BOOT_DEVICE</span>
<span class="p">{</span>
    <span class="n">MPI2_BOOT_DEVICE_ADAPTER_ORDER</span>  <span class="n">AdapterOrder</span><span class="p">;</span>
    <span class="n">MPI2_BOOT_DEVICE_SAS_WWID</span>       <span class="n">SasWwid</span><span class="p">;</span>
    <span class="n">MPI2_BOOT_DEVICE_ENCLOSURE_SLOT</span> <span class="n">EnclosureSlot</span><span class="p">;</span>
    <span class="n">MPI2_BOOT_DEVICE_DEVICE_NAME</span>    <span class="n">DeviceName</span><span class="p">;</span>
<span class="p">}</span> <span class="n">MPI2_BIOSPAGE2_BOOT_DEVICE</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_BIOSPAGE2_BOOT_DEVICE</span><span class="p">,</span>
  <span class="n">Mpi2BiosPage2BootDevice_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2BiosPage2BootDevice_t</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_PAGE_BIOS_2</span>
<span class="p">{</span>
    <span class="n">MPI2_CONFIG_PAGE_HEADER</span>     <span class="n">Header</span><span class="p">;</span>                 <span class="cm">/* 0x00 */</span>
    <span class="n">U32</span>                         <span class="n">Reserved1</span><span class="p">;</span>              <span class="cm">/* 0x04 */</span>
    <span class="n">U32</span>                         <span class="n">Reserved2</span><span class="p">;</span>              <span class="cm">/* 0x08 */</span>
    <span class="n">U32</span>                         <span class="n">Reserved3</span><span class="p">;</span>              <span class="cm">/* 0x0C */</span>
    <span class="n">U32</span>                         <span class="n">Reserved4</span><span class="p">;</span>              <span class="cm">/* 0x10 */</span>
    <span class="n">U32</span>                         <span class="n">Reserved5</span><span class="p">;</span>              <span class="cm">/* 0x14 */</span>
    <span class="n">U32</span>                         <span class="n">Reserved6</span><span class="p">;</span>              <span class="cm">/* 0x18 */</span>
    <span class="n">U8</span>                          <span class="n">ReqBootDeviceForm</span><span class="p">;</span>      <span class="cm">/* 0x1C */</span>
    <span class="n">U8</span>                          <span class="n">Reserved7</span><span class="p">;</span>              <span class="cm">/* 0x1D */</span>
    <span class="n">U16</span>                         <span class="n">Reserved8</span><span class="p">;</span>              <span class="cm">/* 0x1E */</span>
    <span class="n">MPI2_BIOSPAGE2_BOOT_DEVICE</span>  <span class="n">RequestedBootDevice</span><span class="p">;</span>    <span class="cm">/* 0x20 */</span>
    <span class="n">U8</span>                          <span class="n">ReqAltBootDeviceForm</span><span class="p">;</span>   <span class="cm">/* 0x38 */</span>
    <span class="n">U8</span>                          <span class="n">Reserved9</span><span class="p">;</span>              <span class="cm">/* 0x39 */</span>
    <span class="n">U16</span>                         <span class="n">Reserved10</span><span class="p">;</span>             <span class="cm">/* 0x3A */</span>
    <span class="n">MPI2_BIOSPAGE2_BOOT_DEVICE</span>  <span class="n">RequestedAltBootDevice</span><span class="p">;</span> <span class="cm">/* 0x3C */</span>
    <span class="n">U8</span>                          <span class="n">CurrentBootDeviceForm</span><span class="p">;</span>  <span class="cm">/* 0x58 */</span>
    <span class="n">U8</span>                          <span class="n">Reserved11</span><span class="p">;</span>             <span class="cm">/* 0x59 */</span>
    <span class="n">U16</span>                         <span class="n">Reserved12</span><span class="p">;</span>             <span class="cm">/* 0x5A */</span>
    <span class="n">MPI2_BIOSPAGE2_BOOT_DEVICE</span>  <span class="n">CurrentBootDevice</span><span class="p">;</span>      <span class="cm">/* 0x58 */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_PAGE_BIOS_2</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_BIOS_2</span><span class="p">,</span>
  <span class="n">Mpi2BiosPage2_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2BiosPage2_t</span><span class="p">;</span>

<span class="cp">#define MPI2_BIOSPAGE2_PAGEVERSION                      (0x04)</span>

<span class="cm">/* values for BIOS Page 2 BootDeviceForm fields */</span>
<span class="cp">#define MPI2_BIOSPAGE2_FORM_MASK                        (0x0F)</span>
<span class="cp">#define MPI2_BIOSPAGE2_FORM_NO_DEVICE_SPECIFIED         (0x00)</span>
<span class="cp">#define MPI2_BIOSPAGE2_FORM_SAS_WWID                    (0x05)</span>
<span class="cp">#define MPI2_BIOSPAGE2_FORM_ENCLOSURE_SLOT              (0x06)</span>
<span class="cp">#define MPI2_BIOSPAGE2_FORM_DEVICE_NAME                 (0x07)</span>


<span class="cm">/* BIOS Page 3 */</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_ADAPTER_INFO</span>
<span class="p">{</span>
    <span class="n">U8</span>      <span class="n">PciBusNumber</span><span class="p">;</span>                               <span class="cm">/* 0x00 */</span>
    <span class="n">U8</span>      <span class="n">PciDeviceAndFunctionNumber</span><span class="p">;</span>                 <span class="cm">/* 0x01 */</span>
    <span class="n">U16</span>     <span class="n">AdapterFlags</span><span class="p">;</span>                               <span class="cm">/* 0x02 */</span>
<span class="p">}</span> <span class="n">MPI2_ADAPTER_INFO</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_ADAPTER_INFO</span><span class="p">,</span>
  <span class="n">Mpi2AdapterInfo_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2AdapterInfo_t</span><span class="p">;</span>

<span class="cp">#define MPI2_ADAPTER_INFO_FLAGS_EMBEDDED                (0x0001)</span>
<span class="cp">#define MPI2_ADAPTER_INFO_FLAGS_INIT_STATUS             (0x0002)</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_PAGE_BIOS_3</span>
<span class="p">{</span>
    <span class="n">MPI2_CONFIG_PAGE_HEADER</span> <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 0x00 */</span>
    <span class="n">U32</span>                     <span class="n">GlobalFlags</span><span class="p">;</span>                <span class="cm">/* 0x04 */</span>
    <span class="n">U32</span>                     <span class="n">BiosVersion</span><span class="p">;</span>                <span class="cm">/* 0x08 */</span>
    <span class="n">MPI2_ADAPTER_INFO</span>       <span class="n">AdapterOrder</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>            <span class="cm">/* 0x0C */</span>
    <span class="n">U32</span>                     <span class="n">Reserved1</span><span class="p">;</span>                  <span class="cm">/* 0x1C */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_PAGE_BIOS_3</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_BIOS_3</span><span class="p">,</span>
  <span class="n">Mpi2BiosPage3_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2BiosPage3_t</span><span class="p">;</span>

<span class="cp">#define MPI2_BIOSPAGE3_PAGEVERSION                      (0x00)</span>

<span class="cm">/* values for BIOS Page 3 GlobalFlags */</span>
<span class="cp">#define MPI2_BIOSPAGE3_FLAGS_PAUSE_ON_ERROR             (0x00000002)</span>
<span class="cp">#define MPI2_BIOSPAGE3_FLAGS_VERBOSE_ENABLE             (0x00000004)</span>
<span class="cp">#define MPI2_BIOSPAGE3_FLAGS_HOOK_INT_40_DISABLE        (0x00000010)</span>

<span class="cp">#define MPI2_BIOSPAGE3_FLAGS_DEV_LIST_DISPLAY_MASK      (0x000000E0)</span>
<span class="cp">#define MPI2_BIOSPAGE3_FLAGS_INSTALLED_DEV_DISPLAY      (0x00000000)</span>
<span class="cp">#define MPI2_BIOSPAGE3_FLAGS_ADAPTER_DISPLAY            (0x00000020)</span>
<span class="cp">#define MPI2_BIOSPAGE3_FLAGS_ADAPTER_DEV_DISPLAY        (0x00000040)</span>


<span class="cm">/* BIOS Page 4 */</span>

<span class="cm">/*</span>
<span class="cm"> * Host code (drivers, BIOS, utilities, etc.) should leave this define set to</span>
<span class="cm"> * one and check the value returned for NumPhys at runtime.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef MPI2_BIOS_PAGE_4_PHY_ENTRIES</span>
<span class="cp">#define MPI2_BIOS_PAGE_4_PHY_ENTRIES        (1)</span>
<span class="cp">#endif</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_BIOS4_ENTRY</span>
<span class="p">{</span>
    <span class="n">U64</span>                     <span class="n">ReassignmentWWID</span><span class="p">;</span>       <span class="cm">/* 0x00 */</span>
    <span class="n">U64</span>                     <span class="n">ReassignmentDeviceName</span><span class="p">;</span> <span class="cm">/* 0x08 */</span>
<span class="p">}</span> <span class="n">MPI2_BIOS4_ENTRY</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_BIOS4_ENTRY</span><span class="p">,</span>
  <span class="n">Mpi2MBios4Entry_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2Bios4Entry_t</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_PAGE_BIOS_4</span>
<span class="p">{</span>
    <span class="n">MPI2_CONFIG_PAGE_HEADER</span> <span class="n">Header</span><span class="p">;</span>                             <span class="cm">/* 0x00 */</span>
    <span class="n">U8</span>                      <span class="n">NumPhys</span><span class="p">;</span>                            <span class="cm">/* 0x04 */</span>
    <span class="n">U8</span>                      <span class="n">Reserved1</span><span class="p">;</span>                          <span class="cm">/* 0x05 */</span>
    <span class="n">U16</span>                     <span class="n">Reserved2</span><span class="p">;</span>                          <span class="cm">/* 0x06 */</span>
    <span class="n">MPI2_BIOS4_ENTRY</span>        <span class="n">Phy</span><span class="p">[</span><span class="n">MPI2_BIOS_PAGE_4_PHY_ENTRIES</span><span class="p">];</span>  <span class="cm">/* 0x08 */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_PAGE_BIOS_4</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_BIOS_4</span><span class="p">,</span>
  <span class="n">Mpi2BiosPage4_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2BiosPage4_t</span><span class="p">;</span>

<span class="cp">#define MPI2_BIOSPAGE4_PAGEVERSION                      (0x01)</span>


<span class="cm">/****************************************************************************</span>
<span class="cm">*   RAID Volume Config Pages</span>
<span class="cm">****************************************************************************/</span>

<span class="cm">/* RAID Volume Page 0 */</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_RAIDVOL0_PHYS_DISK</span>
<span class="p">{</span>
    <span class="n">U8</span>                      <span class="n">RAIDSetNum</span><span class="p">;</span>                 <span class="cm">/* 0x00 */</span>
    <span class="n">U8</span>                      <span class="n">PhysDiskMap</span><span class="p">;</span>                <span class="cm">/* 0x01 */</span>
    <span class="n">U8</span>                      <span class="n">PhysDiskNum</span><span class="p">;</span>                <span class="cm">/* 0x02 */</span>
    <span class="n">U8</span>                      <span class="n">Reserved</span><span class="p">;</span>                   <span class="cm">/* 0x03 */</span>
<span class="p">}</span> <span class="n">MPI2_RAIDVOL0_PHYS_DISK</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_RAIDVOL0_PHYS_DISK</span><span class="p">,</span>
  <span class="n">Mpi2RaidVol0PhysDisk_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2RaidVol0PhysDisk_t</span><span class="p">;</span>

<span class="cm">/* defines for the PhysDiskMap field */</span>
<span class="cp">#define MPI2_RAIDVOL0_PHYSDISK_PRIMARY                  (0x01)</span>
<span class="cp">#define MPI2_RAIDVOL0_PHYSDISK_SECONDARY                (0x02)</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_RAIDVOL0_SETTINGS</span>
<span class="p">{</span>
    <span class="n">U16</span>                     <span class="n">Settings</span><span class="p">;</span>                   <span class="cm">/* 0x00 */</span>
    <span class="n">U8</span>                      <span class="n">HotSparePool</span><span class="p">;</span>               <span class="cm">/* 0x01 */</span>
    <span class="n">U8</span>                      <span class="n">Reserved</span><span class="p">;</span>                   <span class="cm">/* 0x02 */</span>
<span class="p">}</span> <span class="n">MPI2_RAIDVOL0_SETTINGS</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_RAIDVOL0_SETTINGS</span><span class="p">,</span>
  <span class="n">Mpi2RaidVol0Settings_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2RaidVol0Settings_t</span><span class="p">;</span>

<span class="cm">/* RAID Volume Page 0 HotSparePool defines, also used in RAID Physical Disk */</span>
<span class="cp">#define MPI2_RAID_HOT_SPARE_POOL_0                      (0x01)</span>
<span class="cp">#define MPI2_RAID_HOT_SPARE_POOL_1                      (0x02)</span>
<span class="cp">#define MPI2_RAID_HOT_SPARE_POOL_2                      (0x04)</span>
<span class="cp">#define MPI2_RAID_HOT_SPARE_POOL_3                      (0x08)</span>
<span class="cp">#define MPI2_RAID_HOT_SPARE_POOL_4                      (0x10)</span>
<span class="cp">#define MPI2_RAID_HOT_SPARE_POOL_5                      (0x20)</span>
<span class="cp">#define MPI2_RAID_HOT_SPARE_POOL_6                      (0x40)</span>
<span class="cp">#define MPI2_RAID_HOT_SPARE_POOL_7                      (0x80)</span>

<span class="cm">/* RAID Volume Page 0 VolumeSettings defines */</span>
<span class="cp">#define MPI2_RAIDVOL0_SETTING_USE_PRODUCT_ID_SUFFIX     (0x0008)</span>
<span class="cp">#define MPI2_RAIDVOL0_SETTING_AUTO_CONFIG_HSWAP_DISABLE (0x0004)</span>

<span class="cp">#define MPI2_RAIDVOL0_SETTING_MASK_WRITE_CACHING        (0x0003)</span>
<span class="cp">#define MPI2_RAIDVOL0_SETTING_UNCHANGED                 (0x0000)</span>
<span class="cp">#define MPI2_RAIDVOL0_SETTING_DISABLE_WRITE_CACHING     (0x0001)</span>
<span class="cp">#define MPI2_RAIDVOL0_SETTING_ENABLE_WRITE_CACHING      (0x0002)</span>

<span class="cm">/*</span>
<span class="cm"> * Host code (drivers, BIOS, utilities, etc.) should leave this define set to</span>
<span class="cm"> * one and check the value returned for NumPhysDisks at runtime.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef MPI2_RAID_VOL_PAGE_0_PHYSDISK_MAX</span>
<span class="cp">#define MPI2_RAID_VOL_PAGE_0_PHYSDISK_MAX       (1)</span>
<span class="cp">#endif</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_PAGE_RAID_VOL_0</span>
<span class="p">{</span>
    <span class="n">MPI2_CONFIG_PAGE_HEADER</span> <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 0x00 */</span>
    <span class="n">U16</span>                     <span class="n">DevHandle</span><span class="p">;</span>                  <span class="cm">/* 0x04 */</span>
    <span class="n">U8</span>                      <span class="n">VolumeState</span><span class="p">;</span>                <span class="cm">/* 0x06 */</span>
    <span class="n">U8</span>                      <span class="n">VolumeType</span><span class="p">;</span>                 <span class="cm">/* 0x07 */</span>
    <span class="n">U32</span>                     <span class="n">VolumeStatusFlags</span><span class="p">;</span>          <span class="cm">/* 0x08 */</span>
    <span class="n">MPI2_RAIDVOL0_SETTINGS</span>  <span class="n">VolumeSettings</span><span class="p">;</span>             <span class="cm">/* 0x0C */</span>
    <span class="n">U64</span>                     <span class="n">MaxLBA</span><span class="p">;</span>                     <span class="cm">/* 0x10 */</span>
    <span class="n">U32</span>                     <span class="n">StripeSize</span><span class="p">;</span>                 <span class="cm">/* 0x18 */</span>
    <span class="n">U16</span>                     <span class="n">BlockSize</span><span class="p">;</span>                  <span class="cm">/* 0x1C */</span>
    <span class="n">U16</span>                     <span class="n">Reserved1</span><span class="p">;</span>                  <span class="cm">/* 0x1E */</span>
    <span class="n">U8</span>                      <span class="n">SupportedPhysDisks</span><span class="p">;</span>         <span class="cm">/* 0x20 */</span>
    <span class="n">U8</span>                      <span class="n">ResyncRate</span><span class="p">;</span>                 <span class="cm">/* 0x21 */</span>
    <span class="n">U16</span>                     <span class="n">DataScrubDuration</span><span class="p">;</span>          <span class="cm">/* 0x22 */</span>
    <span class="n">U8</span>                      <span class="n">NumPhysDisks</span><span class="p">;</span>               <span class="cm">/* 0x24 */</span>
    <span class="n">U8</span>                      <span class="n">Reserved2</span><span class="p">;</span>                  <span class="cm">/* 0x25 */</span>
    <span class="n">U8</span>                      <span class="n">Reserved3</span><span class="p">;</span>                  <span class="cm">/* 0x26 */</span>
    <span class="n">U8</span>                      <span class="n">InactiveStatus</span><span class="p">;</span>             <span class="cm">/* 0x27 */</span>
    <span class="n">MPI2_RAIDVOL0_PHYS_DISK</span> <span class="n">PhysDisk</span><span class="p">[</span><span class="n">MPI2_RAID_VOL_PAGE_0_PHYSDISK_MAX</span><span class="p">];</span> <span class="cm">/* 0x28 */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_PAGE_RAID_VOL_0</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_RAID_VOL_0</span><span class="p">,</span>
  <span class="n">Mpi2RaidVolPage0_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2RaidVolPage0_t</span><span class="p">;</span>

<span class="cp">#define MPI2_RAIDVOLPAGE0_PAGEVERSION           (0x0A)</span>

<span class="cm">/* values for RAID VolumeState */</span>
<span class="cp">#define MPI2_RAID_VOL_STATE_MISSING                         (0x00)</span>
<span class="cp">#define MPI2_RAID_VOL_STATE_FAILED                          (0x01)</span>
<span class="cp">#define MPI2_RAID_VOL_STATE_INITIALIZING                    (0x02)</span>
<span class="cp">#define MPI2_RAID_VOL_STATE_ONLINE                          (0x03)</span>
<span class="cp">#define MPI2_RAID_VOL_STATE_DEGRADED                        (0x04)</span>
<span class="cp">#define MPI2_RAID_VOL_STATE_OPTIMAL                         (0x05)</span>

<span class="cm">/* values for RAID VolumeType */</span>
<span class="cp">#define MPI2_RAID_VOL_TYPE_RAID0                            (0x00)</span>
<span class="cp">#define MPI2_RAID_VOL_TYPE_RAID1E                           (0x01)</span>
<span class="cp">#define MPI2_RAID_VOL_TYPE_RAID1                            (0x02)</span>
<span class="cp">#define MPI2_RAID_VOL_TYPE_RAID10                           (0x05)</span>
<span class="cp">#define MPI2_RAID_VOL_TYPE_UNKNOWN                          (0xFF)</span>

<span class="cm">/* values for RAID Volume Page 0 VolumeStatusFlags field */</span>
<span class="cp">#define MPI2_RAIDVOL0_STATUS_FLAG_PENDING_RESYNC            (0x02000000)</span>
<span class="cp">#define MPI2_RAIDVOL0_STATUS_FLAG_BACKG_INIT_PENDING        (0x01000000)</span>
<span class="cp">#define MPI2_RAIDVOL0_STATUS_FLAG_MDC_PENDING               (0x00800000)</span>
<span class="cp">#define MPI2_RAIDVOL0_STATUS_FLAG_USER_CONSIST_PENDING      (0x00400000)</span>
<span class="cp">#define MPI2_RAIDVOL0_STATUS_FLAG_MAKE_DATA_CONSISTENT      (0x00200000)</span>
<span class="cp">#define MPI2_RAIDVOL0_STATUS_FLAG_DATA_SCRUB                (0x00100000)</span>
<span class="cp">#define MPI2_RAIDVOL0_STATUS_FLAG_CONSISTENCY_CHECK         (0x00080000)</span>
<span class="cp">#define MPI2_RAIDVOL0_STATUS_FLAG_CAPACITY_EXPANSION        (0x00040000)</span>
<span class="cp">#define MPI2_RAIDVOL0_STATUS_FLAG_BACKGROUND_INIT           (0x00020000)</span>
<span class="cp">#define MPI2_RAIDVOL0_STATUS_FLAG_RESYNC_IN_PROGRESS        (0x00010000)</span>
<span class="cp">#define MPI2_RAIDVOL0_STATUS_FLAG_VOL_NOT_CONSISTENT        (0x00000080)</span>
<span class="cp">#define MPI2_RAIDVOL0_STATUS_FLAG_OCE_ALLOWED               (0x00000040)</span>
<span class="cp">#define MPI2_RAIDVOL0_STATUS_FLAG_BGI_COMPLETE              (0x00000020)</span>
<span class="cp">#define MPI2_RAIDVOL0_STATUS_FLAG_1E_OFFSET_MIRROR          (0x00000000)</span>
<span class="cp">#define MPI2_RAIDVOL0_STATUS_FLAG_1E_ADJACENT_MIRROR        (0x00000010)</span>
<span class="cp">#define MPI2_RAIDVOL0_STATUS_FLAG_BAD_BLOCK_TABLE_FULL      (0x00000008)</span>
<span class="cp">#define MPI2_RAIDVOL0_STATUS_FLAG_VOLUME_INACTIVE           (0x00000004)</span>
<span class="cp">#define MPI2_RAIDVOL0_STATUS_FLAG_QUIESCED                  (0x00000002)</span>
<span class="cp">#define MPI2_RAIDVOL0_STATUS_FLAG_ENABLED                   (0x00000001)</span>

<span class="cm">/* values for RAID Volume Page 0 SupportedPhysDisks field */</span>
<span class="cp">#define MPI2_RAIDVOL0_SUPPORT_SOLID_STATE_DISKS             (0x08)</span>
<span class="cp">#define MPI2_RAIDVOL0_SUPPORT_HARD_DISKS                    (0x04)</span>
<span class="cp">#define MPI2_RAIDVOL0_SUPPORT_SAS_PROTOCOL                  (0x02)</span>
<span class="cp">#define MPI2_RAIDVOL0_SUPPORT_SATA_PROTOCOL                 (0x01)</span>

<span class="cm">/* values for RAID Volume Page 0 InactiveStatus field */</span>
<span class="cp">#define MPI2_RAIDVOLPAGE0_UNKNOWN_INACTIVE                  (0x00)</span>
<span class="cp">#define MPI2_RAIDVOLPAGE0_STALE_METADATA_INACTIVE           (0x01)</span>
<span class="cp">#define MPI2_RAIDVOLPAGE0_FOREIGN_VOLUME_INACTIVE           (0x02)</span>
<span class="cp">#define MPI2_RAIDVOLPAGE0_INSUFFICIENT_RESOURCE_INACTIVE    (0x03)</span>
<span class="cp">#define MPI2_RAIDVOLPAGE0_CLONE_VOLUME_INACTIVE             (0x04)</span>
<span class="cp">#define MPI2_RAIDVOLPAGE0_INSUFFICIENT_METADATA_INACTIVE    (0x05)</span>
<span class="cp">#define MPI2_RAIDVOLPAGE0_PREVIOUSLY_DELETED                (0x06)</span>


<span class="cm">/* RAID Volume Page 1 */</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_PAGE_RAID_VOL_1</span>
<span class="p">{</span>
    <span class="n">MPI2_CONFIG_PAGE_HEADER</span> <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 0x00 */</span>
    <span class="n">U16</span>                     <span class="n">DevHandle</span><span class="p">;</span>                  <span class="cm">/* 0x04 */</span>
    <span class="n">U16</span>                     <span class="n">Reserved0</span><span class="p">;</span>                  <span class="cm">/* 0x06 */</span>
    <span class="n">U8</span>                      <span class="n">GUID</span><span class="p">[</span><span class="mi">24</span><span class="p">];</span>                   <span class="cm">/* 0x08 */</span>
    <span class="n">U8</span>                      <span class="n">Name</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>                   <span class="cm">/* 0x20 */</span>
    <span class="n">U64</span>                     <span class="n">WWID</span><span class="p">;</span>                       <span class="cm">/* 0x30 */</span>
    <span class="n">U32</span>                     <span class="n">Reserved1</span><span class="p">;</span>                  <span class="cm">/* 0x38 */</span>
    <span class="n">U32</span>                     <span class="n">Reserved2</span><span class="p">;</span>                  <span class="cm">/* 0x3C */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_PAGE_RAID_VOL_1</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_RAID_VOL_1</span><span class="p">,</span>
  <span class="n">Mpi2RaidVolPage1_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2RaidVolPage1_t</span><span class="p">;</span>

<span class="cp">#define MPI2_RAIDVOLPAGE1_PAGEVERSION           (0x03)</span>


<span class="cm">/****************************************************************************</span>
<span class="cm">*   RAID Physical Disk Config Pages</span>
<span class="cm">****************************************************************************/</span>

<span class="cm">/* RAID Physical Disk Page 0 */</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_RAIDPHYSDISK0_SETTINGS</span>
<span class="p">{</span>
    <span class="n">U16</span>                     <span class="n">Reserved1</span><span class="p">;</span>                  <span class="cm">/* 0x00 */</span>
    <span class="n">U8</span>                      <span class="n">HotSparePool</span><span class="p">;</span>               <span class="cm">/* 0x02 */</span>
    <span class="n">U8</span>                      <span class="n">Reserved2</span><span class="p">;</span>                  <span class="cm">/* 0x03 */</span>
<span class="p">}</span> <span class="n">MPI2_RAIDPHYSDISK0_SETTINGS</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_RAIDPHYSDISK0_SETTINGS</span><span class="p">,</span>
  <span class="n">Mpi2RaidPhysDisk0Settings_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2RaidPhysDisk0Settings_t</span><span class="p">;</span>

<span class="cm">/* use MPI2_RAID_HOT_SPARE_POOL_ defines for the HotSparePool field */</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_RAIDPHYSDISK0_INQUIRY_DATA</span>
<span class="p">{</span>
    <span class="n">U8</span>                      <span class="n">VendorID</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>                <span class="cm">/* 0x00 */</span>
    <span class="n">U8</span>                      <span class="n">ProductID</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>              <span class="cm">/* 0x08 */</span>
    <span class="n">U8</span>                      <span class="n">ProductRevLevel</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>         <span class="cm">/* 0x18 */</span>
    <span class="n">U8</span>                      <span class="n">SerialNum</span><span class="p">[</span><span class="mi">32</span><span class="p">];</span>              <span class="cm">/* 0x1C */</span>
<span class="p">}</span> <span class="n">MPI2_RAIDPHYSDISK0_INQUIRY_DATA</span><span class="p">,</span>
  <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_RAIDPHYSDISK0_INQUIRY_DATA</span><span class="p">,</span>
  <span class="n">Mpi2RaidPhysDisk0InquiryData_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2RaidPhysDisk0InquiryData_t</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_PAGE_RD_PDISK_0</span>
<span class="p">{</span>
    <span class="n">MPI2_CONFIG_PAGE_HEADER</span>         <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 0x00 */</span>
    <span class="n">U16</span>                             <span class="n">DevHandle</span><span class="p">;</span>                  <span class="cm">/* 0x04 */</span>
    <span class="n">U8</span>                              <span class="n">Reserved1</span><span class="p">;</span>                  <span class="cm">/* 0x06 */</span>
    <span class="n">U8</span>                              <span class="n">PhysDiskNum</span><span class="p">;</span>                <span class="cm">/* 0x07 */</span>
    <span class="n">MPI2_RAIDPHYSDISK0_SETTINGS</span>     <span class="n">PhysDiskSettings</span><span class="p">;</span>           <span class="cm">/* 0x08 */</span>
    <span class="n">U32</span>                             <span class="n">Reserved2</span><span class="p">;</span>                  <span class="cm">/* 0x0C */</span>
    <span class="n">MPI2_RAIDPHYSDISK0_INQUIRY_DATA</span> <span class="n">InquiryData</span><span class="p">;</span>                <span class="cm">/* 0x10 */</span>
    <span class="n">U32</span>                             <span class="n">Reserved3</span><span class="p">;</span>                  <span class="cm">/* 0x4C */</span>
    <span class="n">U8</span>                              <span class="n">PhysDiskState</span><span class="p">;</span>              <span class="cm">/* 0x50 */</span>
    <span class="n">U8</span>                              <span class="n">OfflineReason</span><span class="p">;</span>              <span class="cm">/* 0x51 */</span>
    <span class="n">U8</span>                              <span class="n">IncompatibleReason</span><span class="p">;</span>         <span class="cm">/* 0x52 */</span>
    <span class="n">U8</span>                              <span class="n">PhysDiskAttributes</span><span class="p">;</span>         <span class="cm">/* 0x53 */</span>
    <span class="n">U32</span>                             <span class="n">PhysDiskStatusFlags</span><span class="p">;</span>        <span class="cm">/* 0x54 */</span>
    <span class="n">U64</span>                             <span class="n">DeviceMaxLBA</span><span class="p">;</span>               <span class="cm">/* 0x58 */</span>
    <span class="n">U64</span>                             <span class="n">HostMaxLBA</span><span class="p">;</span>                 <span class="cm">/* 0x60 */</span>
    <span class="n">U64</span>                             <span class="n">CoercedMaxLBA</span><span class="p">;</span>              <span class="cm">/* 0x68 */</span>
    <span class="n">U16</span>                             <span class="n">BlockSize</span><span class="p">;</span>                  <span class="cm">/* 0x70 */</span>
    <span class="n">U16</span>                             <span class="n">Reserved5</span><span class="p">;</span>                  <span class="cm">/* 0x72 */</span>
    <span class="n">U32</span>                             <span class="n">Reserved6</span><span class="p">;</span>                  <span class="cm">/* 0x74 */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_PAGE_RD_PDISK_0</span><span class="p">,</span>
  <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_RD_PDISK_0</span><span class="p">,</span>
  <span class="n">Mpi2RaidPhysDiskPage0_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2RaidPhysDiskPage0_t</span><span class="p">;</span>

<span class="cp">#define MPI2_RAIDPHYSDISKPAGE0_PAGEVERSION          (0x05)</span>

<span class="cm">/* PhysDiskState defines */</span>
<span class="cp">#define MPI2_RAID_PD_STATE_NOT_CONFIGURED               (0x00)</span>
<span class="cp">#define MPI2_RAID_PD_STATE_NOT_COMPATIBLE               (0x01)</span>
<span class="cp">#define MPI2_RAID_PD_STATE_OFFLINE                      (0x02)</span>
<span class="cp">#define MPI2_RAID_PD_STATE_ONLINE                       (0x03)</span>
<span class="cp">#define MPI2_RAID_PD_STATE_HOT_SPARE                    (0x04)</span>
<span class="cp">#define MPI2_RAID_PD_STATE_DEGRADED                     (0x05)</span>
<span class="cp">#define MPI2_RAID_PD_STATE_REBUILDING                   (0x06)</span>
<span class="cp">#define MPI2_RAID_PD_STATE_OPTIMAL                      (0x07)</span>

<span class="cm">/* OfflineReason defines */</span>
<span class="cp">#define MPI2_PHYSDISK0_ONLINE                           (0x00)</span>
<span class="cp">#define MPI2_PHYSDISK0_OFFLINE_MISSING                  (0x01)</span>
<span class="cp">#define MPI2_PHYSDISK0_OFFLINE_FAILED                   (0x03)</span>
<span class="cp">#define MPI2_PHYSDISK0_OFFLINE_INITIALIZING             (0x04)</span>
<span class="cp">#define MPI2_PHYSDISK0_OFFLINE_REQUESTED                (0x05)</span>
<span class="cp">#define MPI2_PHYSDISK0_OFFLINE_FAILED_REQUESTED         (0x06)</span>
<span class="cp">#define MPI2_PHYSDISK0_OFFLINE_OTHER                    (0xFF)</span>

<span class="cm">/* IncompatibleReason defines */</span>
<span class="cp">#define MPI2_PHYSDISK0_COMPATIBLE                       (0x00)</span>
<span class="cp">#define MPI2_PHYSDISK0_INCOMPATIBLE_PROTOCOL            (0x01)</span>
<span class="cp">#define MPI2_PHYSDISK0_INCOMPATIBLE_BLOCKSIZE           (0x02)</span>
<span class="cp">#define MPI2_PHYSDISK0_INCOMPATIBLE_MAX_LBA             (0x03)</span>
<span class="cp">#define MPI2_PHYSDISK0_INCOMPATIBLE_SATA_EXTENDED_CMD   (0x04)</span>
<span class="cp">#define MPI2_PHYSDISK0_INCOMPATIBLE_REMOVEABLE_MEDIA    (0x05)</span>
<span class="cp">#define MPI2_PHYSDISK0_INCOMPATIBLE_MEDIA_TYPE          (0x06)</span>
<span class="cp">#define MPI2_PHYSDISK0_INCOMPATIBLE_UNKNOWN             (0xFF)</span>

<span class="cm">/* PhysDiskAttributes defines */</span>
<span class="cp">#define MPI2_PHYSDISK0_ATTRIB_MEDIA_MASK                (0x0C)</span>
<span class="cp">#define MPI2_PHYSDISK0_ATTRIB_SOLID_STATE_DRIVE         (0x08)</span>
<span class="cp">#define MPI2_PHYSDISK0_ATTRIB_HARD_DISK_DRIVE           (0x04)</span>

<span class="cp">#define MPI2_PHYSDISK0_ATTRIB_PROTOCOL_MASK             (0x03)</span>
<span class="cp">#define MPI2_PHYSDISK0_ATTRIB_SAS_PROTOCOL              (0x02)</span>
<span class="cp">#define MPI2_PHYSDISK0_ATTRIB_SATA_PROTOCOL             (0x01)</span>

<span class="cm">/* PhysDiskStatusFlags defines */</span>
<span class="cp">#define MPI2_PHYSDISK0_STATUS_FLAG_NOT_CERTIFIED        (0x00000040)</span>
<span class="cp">#define MPI2_PHYSDISK0_STATUS_FLAG_OCE_TARGET           (0x00000020)</span>
<span class="cp">#define MPI2_PHYSDISK0_STATUS_FLAG_WRITE_CACHE_ENABLED  (0x00000010)</span>
<span class="cp">#define MPI2_PHYSDISK0_STATUS_FLAG_OPTIMAL_PREVIOUS     (0x00000000)</span>
<span class="cp">#define MPI2_PHYSDISK0_STATUS_FLAG_NOT_OPTIMAL_PREVIOUS (0x00000008)</span>
<span class="cp">#define MPI2_PHYSDISK0_STATUS_FLAG_INACTIVE_VOLUME      (0x00000004)</span>
<span class="cp">#define MPI2_PHYSDISK0_STATUS_FLAG_QUIESCED             (0x00000002)</span>
<span class="cp">#define MPI2_PHYSDISK0_STATUS_FLAG_OUT_OF_SYNC          (0x00000001)</span>


<span class="cm">/* RAID Physical Disk Page 1 */</span>

<span class="cm">/*</span>
<span class="cm"> * Host code (drivers, BIOS, utilities, etc.) should leave this define set to</span>
<span class="cm"> * one and check the value returned for NumPhysDiskPaths at runtime.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef MPI2_RAID_PHYS_DISK1_PATH_MAX</span>
<span class="cp">#define MPI2_RAID_PHYS_DISK1_PATH_MAX   (1)</span>
<span class="cp">#endif</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_RAIDPHYSDISK1_PATH</span>
<span class="p">{</span>
    <span class="n">U16</span>             <span class="n">DevHandle</span><span class="p">;</span>          <span class="cm">/* 0x00 */</span>
    <span class="n">U16</span>             <span class="n">Reserved1</span><span class="p">;</span>          <span class="cm">/* 0x02 */</span>
    <span class="n">U64</span>             <span class="n">WWID</span><span class="p">;</span>               <span class="cm">/* 0x04 */</span>
    <span class="n">U64</span>             <span class="n">OwnerWWID</span><span class="p">;</span>          <span class="cm">/* 0x0C */</span>
    <span class="n">U8</span>              <span class="n">OwnerIdentifier</span><span class="p">;</span>    <span class="cm">/* 0x14 */</span>
    <span class="n">U8</span>              <span class="n">Reserved2</span><span class="p">;</span>          <span class="cm">/* 0x15 */</span>
    <span class="n">U16</span>             <span class="n">Flags</span><span class="p">;</span>              <span class="cm">/* 0x16 */</span>
<span class="p">}</span> <span class="n">MPI2_RAIDPHYSDISK1_PATH</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_RAIDPHYSDISK1_PATH</span><span class="p">,</span>
  <span class="n">Mpi2RaidPhysDisk1Path_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2RaidPhysDisk1Path_t</span><span class="p">;</span>

<span class="cm">/* RAID Physical Disk Page 1 Physical Disk Path Flags field defines */</span>
<span class="cp">#define MPI2_RAID_PHYSDISK1_FLAG_PRIMARY        (0x0004)</span>
<span class="cp">#define MPI2_RAID_PHYSDISK1_FLAG_BROKEN         (0x0002)</span>
<span class="cp">#define MPI2_RAID_PHYSDISK1_FLAG_INVALID        (0x0001)</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_PAGE_RD_PDISK_1</span>
<span class="p">{</span>
    <span class="n">MPI2_CONFIG_PAGE_HEADER</span>         <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 0x00 */</span>
    <span class="n">U8</span>                              <span class="n">NumPhysDiskPaths</span><span class="p">;</span>           <span class="cm">/* 0x04 */</span>
    <span class="n">U8</span>                              <span class="n">PhysDiskNum</span><span class="p">;</span>                <span class="cm">/* 0x05 */</span>
    <span class="n">U16</span>                             <span class="n">Reserved1</span><span class="p">;</span>                  <span class="cm">/* 0x06 */</span>
    <span class="n">U32</span>                             <span class="n">Reserved2</span><span class="p">;</span>                  <span class="cm">/* 0x08 */</span>
    <span class="n">MPI2_RAIDPHYSDISK1_PATH</span>         <span class="n">PhysicalDiskPath</span><span class="p">[</span><span class="n">MPI2_RAID_PHYS_DISK1_PATH_MAX</span><span class="p">];</span><span class="cm">/* 0x0C */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_PAGE_RD_PDISK_1</span><span class="p">,</span>
  <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_RD_PDISK_1</span><span class="p">,</span>
  <span class="n">Mpi2RaidPhysDiskPage1_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2RaidPhysDiskPage1_t</span><span class="p">;</span>

<span class="cp">#define MPI2_RAIDPHYSDISKPAGE1_PAGEVERSION          (0x02)</span>


<span class="cm">/****************************************************************************</span>
<span class="cm">*   values for fields used by several types of SAS Config Pages</span>
<span class="cm">****************************************************************************/</span>

<span class="cm">/* values for NegotiatedLinkRates fields */</span>
<span class="cp">#define MPI2_SAS_NEG_LINK_RATE_MASK_LOGICAL             (0xF0)</span>
<span class="cp">#define MPI2_SAS_NEG_LINK_RATE_SHIFT_LOGICAL            (4)</span>
<span class="cp">#define MPI2_SAS_NEG_LINK_RATE_MASK_PHYSICAL            (0x0F)</span>
<span class="cm">/* link rates used for Negotiated Physical and Logical Link Rate */</span>
<span class="cp">#define MPI2_SAS_NEG_LINK_RATE_UNKNOWN_LINK_RATE        (0x00)</span>
<span class="cp">#define MPI2_SAS_NEG_LINK_RATE_PHY_DISABLED             (0x01)</span>
<span class="cp">#define MPI2_SAS_NEG_LINK_RATE_NEGOTIATION_FAILED       (0x02)</span>
<span class="cp">#define MPI2_SAS_NEG_LINK_RATE_SATA_OOB_COMPLETE        (0x03)</span>
<span class="cp">#define MPI2_SAS_NEG_LINK_RATE_PORT_SELECTOR            (0x04)</span>
<span class="cp">#define MPI2_SAS_NEG_LINK_RATE_SMP_RESET_IN_PROGRESS    (0x05)</span>
<span class="cp">#define MPI2_SAS_NEG_LINK_RATE_UNSUPPORTED_PHY          (0x06)</span>
<span class="cp">#define MPI2_SAS_NEG_LINK_RATE_1_5                      (0x08)</span>
<span class="cp">#define MPI2_SAS_NEG_LINK_RATE_3_0                      (0x09)</span>
<span class="cp">#define MPI2_SAS_NEG_LINK_RATE_6_0                      (0x0A)</span>


<span class="cm">/* values for AttachedPhyInfo fields */</span>
<span class="cp">#define MPI2_SAS_APHYINFO_INSIDE_ZPSDS_PERSISTENT       (0x00000040)</span>
<span class="cp">#define MPI2_SAS_APHYINFO_REQUESTED_INSIDE_ZPSDS        (0x00000020)</span>
<span class="cp">#define MPI2_SAS_APHYINFO_BREAK_REPLY_CAPABLE           (0x00000010)</span>

<span class="cp">#define MPI2_SAS_APHYINFO_REASON_MASK                   (0x0000000F)</span>
<span class="cp">#define MPI2_SAS_APHYINFO_REASON_UNKNOWN                (0x00000000)</span>
<span class="cp">#define MPI2_SAS_APHYINFO_REASON_POWER_ON               (0x00000001)</span>
<span class="cp">#define MPI2_SAS_APHYINFO_REASON_HARD_RESET             (0x00000002)</span>
<span class="cp">#define MPI2_SAS_APHYINFO_REASON_SMP_PHY_CONTROL        (0x00000003)</span>
<span class="cp">#define MPI2_SAS_APHYINFO_REASON_LOSS_OF_SYNC           (0x00000004)</span>
<span class="cp">#define MPI2_SAS_APHYINFO_REASON_MULTIPLEXING_SEQ       (0x00000005)</span>
<span class="cp">#define MPI2_SAS_APHYINFO_REASON_IT_NEXUS_LOSS_TIMER    (0x00000006)</span>
<span class="cp">#define MPI2_SAS_APHYINFO_REASON_BREAK_TIMEOUT          (0x00000007)</span>
<span class="cp">#define MPI2_SAS_APHYINFO_REASON_PHY_TEST_STOPPED       (0x00000008)</span>


<span class="cm">/* values for PhyInfo fields */</span>
<span class="cp">#define MPI2_SAS_PHYINFO_PHY_VACANT                     (0x80000000)</span>

<span class="cp">#define MPI2_SAS_PHYINFO_PHY_POWER_CONDITION_MASK       (0x18000000)</span>
<span class="cp">#define MPI2_SAS_PHYINFO_SHIFT_PHY_POWER_CONDITION      (27)</span>
<span class="cp">#define MPI2_SAS_PHYINFO_PHY_POWER_ACTIVE               (0x00000000)</span>
<span class="cp">#define MPI2_SAS_PHYINFO_PHY_POWER_PARTIAL              (0x08000000)</span>
<span class="cp">#define MPI2_SAS_PHYINFO_PHY_POWER_SLUMBER              (0x10000000)</span>

<span class="cp">#define MPI2_SAS_PHYINFO_CHANGED_REQ_INSIDE_ZPSDS       (0x04000000)</span>
<span class="cp">#define MPI2_SAS_PHYINFO_INSIDE_ZPSDS_PERSISTENT        (0x02000000)</span>
<span class="cp">#define MPI2_SAS_PHYINFO_REQ_INSIDE_ZPSDS               (0x01000000)</span>
<span class="cp">#define MPI2_SAS_PHYINFO_ZONE_GROUP_PERSISTENT          (0x00400000)</span>
<span class="cp">#define MPI2_SAS_PHYINFO_INSIDE_ZPSDS                   (0x00200000)</span>
<span class="cp">#define MPI2_SAS_PHYINFO_ZONING_ENABLED                 (0x00100000)</span>

<span class="cp">#define MPI2_SAS_PHYINFO_REASON_MASK                    (0x000F0000)</span>
<span class="cp">#define MPI2_SAS_PHYINFO_REASON_UNKNOWN                 (0x00000000)</span>
<span class="cp">#define MPI2_SAS_PHYINFO_REASON_POWER_ON                (0x00010000)</span>
<span class="cp">#define MPI2_SAS_PHYINFO_REASON_HARD_RESET              (0x00020000)</span>
<span class="cp">#define MPI2_SAS_PHYINFO_REASON_SMP_PHY_CONTROL         (0x00030000)</span>
<span class="cp">#define MPI2_SAS_PHYINFO_REASON_LOSS_OF_SYNC            (0x00040000)</span>
<span class="cp">#define MPI2_SAS_PHYINFO_REASON_MULTIPLEXING_SEQ        (0x00050000)</span>
<span class="cp">#define MPI2_SAS_PHYINFO_REASON_IT_NEXUS_LOSS_TIMER     (0x00060000)</span>
<span class="cp">#define MPI2_SAS_PHYINFO_REASON_BREAK_TIMEOUT           (0x00070000)</span>
<span class="cp">#define MPI2_SAS_PHYINFO_REASON_PHY_TEST_STOPPED        (0x00080000)</span>

<span class="cp">#define MPI2_SAS_PHYINFO_MULTIPLEXING_SUPPORTED         (0x00008000)</span>
<span class="cp">#define MPI2_SAS_PHYINFO_SATA_PORT_ACTIVE               (0x00004000)</span>
<span class="cp">#define MPI2_SAS_PHYINFO_SATA_PORT_SELECTOR_PRESENT     (0x00002000)</span>
<span class="cp">#define MPI2_SAS_PHYINFO_VIRTUAL_PHY                    (0x00001000)</span>

<span class="cp">#define MPI2_SAS_PHYINFO_MASK_PARTIAL_PATHWAY_TIME      (0x00000F00)</span>
<span class="cp">#define MPI2_SAS_PHYINFO_SHIFT_PARTIAL_PATHWAY_TIME     (8)</span>

<span class="cp">#define MPI2_SAS_PHYINFO_MASK_ROUTING_ATTRIBUTE         (0x000000F0)</span>
<span class="cp">#define MPI2_SAS_PHYINFO_DIRECT_ROUTING                 (0x00000000)</span>
<span class="cp">#define MPI2_SAS_PHYINFO_SUBTRACTIVE_ROUTING            (0x00000010)</span>
<span class="cp">#define MPI2_SAS_PHYINFO_TABLE_ROUTING                  (0x00000020)</span>


<span class="cm">/* values for SAS ProgrammedLinkRate fields */</span>
<span class="cp">#define MPI2_SAS_PRATE_MAX_RATE_MASK                    (0xF0)</span>
<span class="cp">#define MPI2_SAS_PRATE_MAX_RATE_NOT_PROGRAMMABLE        (0x00)</span>
<span class="cp">#define MPI2_SAS_PRATE_MAX_RATE_1_5                     (0x80)</span>
<span class="cp">#define MPI2_SAS_PRATE_MAX_RATE_3_0                     (0x90)</span>
<span class="cp">#define MPI2_SAS_PRATE_MAX_RATE_6_0                     (0xA0)</span>
<span class="cp">#define MPI2_SAS_PRATE_MIN_RATE_MASK                    (0x0F)</span>
<span class="cp">#define MPI2_SAS_PRATE_MIN_RATE_NOT_PROGRAMMABLE        (0x00)</span>
<span class="cp">#define MPI2_SAS_PRATE_MIN_RATE_1_5                     (0x08)</span>
<span class="cp">#define MPI2_SAS_PRATE_MIN_RATE_3_0                     (0x09)</span>
<span class="cp">#define MPI2_SAS_PRATE_MIN_RATE_6_0                     (0x0A)</span>


<span class="cm">/* values for SAS HwLinkRate fields */</span>
<span class="cp">#define MPI2_SAS_HWRATE_MAX_RATE_MASK                   (0xF0)</span>
<span class="cp">#define MPI2_SAS_HWRATE_MAX_RATE_1_5                    (0x80)</span>
<span class="cp">#define MPI2_SAS_HWRATE_MAX_RATE_3_0                    (0x90)</span>
<span class="cp">#define MPI2_SAS_HWRATE_MAX_RATE_6_0                    (0xA0)</span>
<span class="cp">#define MPI2_SAS_HWRATE_MIN_RATE_MASK                   (0x0F)</span>
<span class="cp">#define MPI2_SAS_HWRATE_MIN_RATE_1_5                    (0x08)</span>
<span class="cp">#define MPI2_SAS_HWRATE_MIN_RATE_3_0                    (0x09)</span>
<span class="cp">#define MPI2_SAS_HWRATE_MIN_RATE_6_0                    (0x0A)</span>



<span class="cm">/****************************************************************************</span>
<span class="cm">*   SAS IO Unit Config Pages</span>
<span class="cm">****************************************************************************/</span>

<span class="cm">/* SAS IO Unit Page 0 */</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_SAS_IO_UNIT0_PHY_DATA</span>
<span class="p">{</span>
    <span class="n">U8</span>          <span class="n">Port</span><span class="p">;</span>                   <span class="cm">/* 0x00 */</span>
    <span class="n">U8</span>          <span class="n">PortFlags</span><span class="p">;</span>              <span class="cm">/* 0x01 */</span>
    <span class="n">U8</span>          <span class="n">PhyFlags</span><span class="p">;</span>               <span class="cm">/* 0x02 */</span>
    <span class="n">U8</span>          <span class="n">NegotiatedLinkRate</span><span class="p">;</span>     <span class="cm">/* 0x03 */</span>
    <span class="n">U32</span>         <span class="n">ControllerPhyDeviceInfo</span><span class="p">;</span><span class="cm">/* 0x04 */</span>
    <span class="n">U16</span>         <span class="n">AttachedDevHandle</span><span class="p">;</span>      <span class="cm">/* 0x08 */</span>
    <span class="n">U16</span>         <span class="n">ControllerDevHandle</span><span class="p">;</span>    <span class="cm">/* 0x0A */</span>
    <span class="n">U32</span>         <span class="n">DiscoveryStatus</span><span class="p">;</span>        <span class="cm">/* 0x0C */</span>
    <span class="n">U32</span>         <span class="n">Reserved</span><span class="p">;</span>               <span class="cm">/* 0x10 */</span>
<span class="p">}</span> <span class="n">MPI2_SAS_IO_UNIT0_PHY_DATA</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_SAS_IO_UNIT0_PHY_DATA</span><span class="p">,</span>
  <span class="n">Mpi2SasIOUnit0PhyData_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2SasIOUnit0PhyData_t</span><span class="p">;</span>

<span class="cm">/*</span>
<span class="cm"> * Host code (drivers, BIOS, utilities, etc.) should leave this define set to</span>
<span class="cm"> * one and check the value returned for NumPhys at runtime.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef MPI2_SAS_IOUNIT0_PHY_MAX</span>
<span class="cp">#define MPI2_SAS_IOUNIT0_PHY_MAX        (1)</span>
<span class="cp">#endif</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_PAGE_SASIOUNIT_0</span>
<span class="p">{</span>
    <span class="n">MPI2_CONFIG_EXTENDED_PAGE_HEADER</span>    <span class="n">Header</span><span class="p">;</span>                             <span class="cm">/* 0x00 */</span>
    <span class="n">U32</span>                                 <span class="n">Reserved1</span><span class="p">;</span>                          <span class="cm">/* 0x08 */</span>
    <span class="n">U8</span>                                  <span class="n">NumPhys</span><span class="p">;</span>                            <span class="cm">/* 0x0C */</span>
    <span class="n">U8</span>                                  <span class="n">Reserved2</span><span class="p">;</span>                          <span class="cm">/* 0x0D */</span>
    <span class="n">U16</span>                                 <span class="n">Reserved3</span><span class="p">;</span>                          <span class="cm">/* 0x0E */</span>
    <span class="n">MPI2_SAS_IO_UNIT0_PHY_DATA</span>          <span class="n">PhyData</span><span class="p">[</span><span class="n">MPI2_SAS_IOUNIT0_PHY_MAX</span><span class="p">];</span>  <span class="cm">/* 0x10 */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_PAGE_SASIOUNIT_0</span><span class="p">,</span>
  <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_SASIOUNIT_0</span><span class="p">,</span>
  <span class="n">Mpi2SasIOUnitPage0_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2SasIOUnitPage0_t</span><span class="p">;</span>

<span class="cp">#define MPI2_SASIOUNITPAGE0_PAGEVERSION                     (0x05)</span>

<span class="cm">/* values for SAS IO Unit Page 0 PortFlags */</span>
<span class="cp">#define MPI2_SASIOUNIT0_PORTFLAGS_DISCOVERY_IN_PROGRESS     (0x08)</span>
<span class="cp">#define MPI2_SASIOUNIT0_PORTFLAGS_AUTO_PORT_CONFIG          (0x01)</span>

<span class="cm">/* values for SAS IO Unit Page 0 PhyFlags */</span>
<span class="cp">#define MPI2_SASIOUNIT0_PHYFLAGS_ZONING_ENABLED             (0x10)</span>
<span class="cp">#define MPI2_SASIOUNIT0_PHYFLAGS_PHY_DISABLED               (0x08)</span>

<span class="cm">/* use MPI2_SAS_NEG_LINK_RATE_ defines for the NegotiatedLinkRate field */</span>

<span class="cm">/* see mpi2_sas.h for values for SAS IO Unit Page 0 ControllerPhyDeviceInfo values */</span>

<span class="cm">/* values for SAS IO Unit Page 0 DiscoveryStatus */</span>
<span class="cp">#define MPI2_SASIOUNIT0_DS_MAX_ENCLOSURES_EXCEED            (0x80000000)</span>
<span class="cp">#define MPI2_SASIOUNIT0_DS_MAX_EXPANDERS_EXCEED             (0x40000000)</span>
<span class="cp">#define MPI2_SASIOUNIT0_DS_MAX_DEVICES_EXCEED               (0x20000000)</span>
<span class="cp">#define MPI2_SASIOUNIT0_DS_MAX_TOPO_PHYS_EXCEED             (0x10000000)</span>
<span class="cp">#define MPI2_SASIOUNIT0_DS_DOWNSTREAM_INITIATOR             (0x08000000)</span>
<span class="cp">#define MPI2_SASIOUNIT0_DS_MULTI_SUBTRACTIVE_SUBTRACTIVE    (0x00008000)</span>
<span class="cp">#define MPI2_SASIOUNIT0_DS_EXP_MULTI_SUBTRACTIVE            (0x00004000)</span>
<span class="cp">#define MPI2_SASIOUNIT0_DS_MULTI_PORT_DOMAIN                (0x00002000)</span>
<span class="cp">#define MPI2_SASIOUNIT0_DS_TABLE_TO_SUBTRACTIVE_LINK        (0x00001000)</span>
<span class="cp">#define MPI2_SASIOUNIT0_DS_UNSUPPORTED_DEVICE               (0x00000800)</span>
<span class="cp">#define MPI2_SASIOUNIT0_DS_TABLE_LINK                       (0x00000400)</span>
<span class="cp">#define MPI2_SASIOUNIT0_DS_SUBTRACTIVE_LINK                 (0x00000200)</span>
<span class="cp">#define MPI2_SASIOUNIT0_DS_SMP_CRC_ERROR                    (0x00000100)</span>
<span class="cp">#define MPI2_SASIOUNIT0_DS_SMP_FUNCTION_FAILED              (0x00000080)</span>
<span class="cp">#define MPI2_SASIOUNIT0_DS_INDEX_NOT_EXIST                  (0x00000040)</span>
<span class="cp">#define MPI2_SASIOUNIT0_DS_OUT_ROUTE_ENTRIES                (0x00000020)</span>
<span class="cp">#define MPI2_SASIOUNIT0_DS_SMP_TIMEOUT                      (0x00000010)</span>
<span class="cp">#define MPI2_SASIOUNIT0_DS_MULTIPLE_PORTS                   (0x00000004)</span>
<span class="cp">#define MPI2_SASIOUNIT0_DS_UNADDRESSABLE_DEVICE             (0x00000002)</span>
<span class="cp">#define MPI2_SASIOUNIT0_DS_LOOP_DETECTED                    (0x00000001)</span>


<span class="cm">/* SAS IO Unit Page 1 */</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_SAS_IO_UNIT1_PHY_DATA</span>
<span class="p">{</span>
    <span class="n">U8</span>          <span class="n">Port</span><span class="p">;</span>                       <span class="cm">/* 0x00 */</span>
    <span class="n">U8</span>          <span class="n">PortFlags</span><span class="p">;</span>                  <span class="cm">/* 0x01 */</span>
    <span class="n">U8</span>          <span class="n">PhyFlags</span><span class="p">;</span>                   <span class="cm">/* 0x02 */</span>
    <span class="n">U8</span>          <span class="n">MaxMinLinkRate</span><span class="p">;</span>             <span class="cm">/* 0x03 */</span>
    <span class="n">U32</span>         <span class="n">ControllerPhyDeviceInfo</span><span class="p">;</span>    <span class="cm">/* 0x04 */</span>
    <span class="n">U16</span>         <span class="n">MaxTargetPortConnectTime</span><span class="p">;</span>   <span class="cm">/* 0x08 */</span>
    <span class="n">U16</span>         <span class="n">Reserved1</span><span class="p">;</span>                  <span class="cm">/* 0x0A */</span>
<span class="p">}</span> <span class="n">MPI2_SAS_IO_UNIT1_PHY_DATA</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_SAS_IO_UNIT1_PHY_DATA</span><span class="p">,</span>
  <span class="n">Mpi2SasIOUnit1PhyData_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2SasIOUnit1PhyData_t</span><span class="p">;</span>

<span class="cm">/*</span>
<span class="cm"> * Host code (drivers, BIOS, utilities, etc.) should leave this define set to</span>
<span class="cm"> * one and check the value returned for NumPhys at runtime.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef MPI2_SAS_IOUNIT1_PHY_MAX</span>
<span class="cp">#define MPI2_SAS_IOUNIT1_PHY_MAX        (1)</span>
<span class="cp">#endif</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_PAGE_SASIOUNIT_1</span>
<span class="p">{</span>
    <span class="n">MPI2_CONFIG_EXTENDED_PAGE_HEADER</span>    <span class="n">Header</span><span class="p">;</span>                             <span class="cm">/* 0x00 */</span>
    <span class="n">U16</span>                                 <span class="n">ControlFlags</span><span class="p">;</span>                       <span class="cm">/* 0x08 */</span>
    <span class="n">U16</span>                                 <span class="n">SASNarrowMaxQueueDepth</span><span class="p">;</span>             <span class="cm">/* 0x0A */</span>
    <span class="n">U16</span>                                 <span class="n">AdditionalControlFlags</span><span class="p">;</span>             <span class="cm">/* 0x0C */</span>
    <span class="n">U16</span>                                 <span class="n">SASWideMaxQueueDepth</span><span class="p">;</span>               <span class="cm">/* 0x0E */</span>
    <span class="n">U8</span>                                  <span class="n">NumPhys</span><span class="p">;</span>                            <span class="cm">/* 0x10 */</span>
    <span class="n">U8</span>                                  <span class="n">SATAMaxQDepth</span><span class="p">;</span>                      <span class="cm">/* 0x11 */</span>
    <span class="n">U8</span>                                  <span class="n">ReportDeviceMissingDelay</span><span class="p">;</span>           <span class="cm">/* 0x12 */</span>
    <span class="n">U8</span>                                  <span class="n">IODeviceMissingDelay</span><span class="p">;</span>               <span class="cm">/* 0x13 */</span>
    <span class="n">MPI2_SAS_IO_UNIT1_PHY_DATA</span>          <span class="n">PhyData</span><span class="p">[</span><span class="n">MPI2_SAS_IOUNIT1_PHY_MAX</span><span class="p">];</span>  <span class="cm">/* 0x14 */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_PAGE_SASIOUNIT_1</span><span class="p">,</span>
  <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_SASIOUNIT_1</span><span class="p">,</span>
  <span class="n">Mpi2SasIOUnitPage1_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2SasIOUnitPage1_t</span><span class="p">;</span>

<span class="cp">#define MPI2_SASIOUNITPAGE1_PAGEVERSION     (0x09)</span>

<span class="cm">/* values for SAS IO Unit Page 1 ControlFlags */</span>
<span class="cp">#define MPI2_SASIOUNIT1_CONTROL_DEVICE_SELF_TEST                    (0x8000)</span>
<span class="cp">#define MPI2_SASIOUNIT1_CONTROL_SATA_3_0_MAX                        (0x4000)</span>
<span class="cp">#define MPI2_SASIOUNIT1_CONTROL_SATA_1_5_MAX                        (0x2000)</span>
<span class="cp">#define MPI2_SASIOUNIT1_CONTROL_SATA_SW_PRESERVE                    (0x1000)</span>

<span class="cp">#define MPI2_SASIOUNIT1_CONTROL_MASK_DEV_SUPPORT                    (0x0600)</span>
<span class="cp">#define MPI2_SASIOUNIT1_CONTROL_SHIFT_DEV_SUPPORT                   (9)</span>
<span class="cp">#define MPI2_SASIOUNIT1_CONTROL_DEV_SUPPORT_BOTH                    (0x0)</span>
<span class="cp">#define MPI2_SASIOUNIT1_CONTROL_DEV_SAS_SUPPORT                     (0x1)</span>
<span class="cp">#define MPI2_SASIOUNIT1_CONTROL_DEV_SATA_SUPPORT                    (0x2)</span>

<span class="cp">#define MPI2_SASIOUNIT1_CONTROL_SATA_48BIT_LBA_REQUIRED             (0x0080)</span>
<span class="cp">#define MPI2_SASIOUNIT1_CONTROL_SATA_SMART_REQUIRED                 (0x0040)</span>
<span class="cp">#define MPI2_SASIOUNIT1_CONTROL_SATA_NCQ_REQUIRED                   (0x0020)</span>
<span class="cp">#define MPI2_SASIOUNIT1_CONTROL_SATA_FUA_REQUIRED                   (0x0010)</span>
<span class="cp">#define MPI2_SASIOUNIT1_CONTROL_TABLE_SUBTRACTIVE_ILLEGAL           (0x0008)</span>
<span class="cp">#define MPI2_SASIOUNIT1_CONTROL_SUBTRACTIVE_ILLEGAL                 (0x0004)</span>
<span class="cp">#define MPI2_SASIOUNIT1_CONTROL_FIRST_LVL_DISC_ONLY                 (0x0002)</span>
<span class="cp">#define MPI2_SASIOUNIT1_CONTROL_CLEAR_AFFILIATION                   (0x0001)</span>

<span class="cm">/* values for SAS IO Unit Page 1 AdditionalControlFlags */</span>
<span class="cp">#define MPI2_SASIOUNIT1_ACONTROL_MULTI_PORT_DOMAIN_ILLEGAL          (0x0080)</span>
<span class="cp">#define MPI2_SASIOUNIT1_ACONTROL_SATA_ASYNCHROUNOUS_NOTIFICATION    (0x0040)</span>
<span class="cp">#define MPI2_SASIOUNIT1_ACONTROL_INVALID_TOPOLOGY_CORRECTION        (0x0020)</span>
<span class="cp">#define MPI2_SASIOUNIT1_ACONTROL_PORT_ENABLE_ONLY_SATA_LINK_RESET   (0x0010)</span>
<span class="cp">#define MPI2_SASIOUNIT1_ACONTROL_OTHER_AFFILIATION_SATA_LINK_RESET  (0x0008)</span>
<span class="cp">#define MPI2_SASIOUNIT1_ACONTROL_SELF_AFFILIATION_SATA_LINK_RESET   (0x0004)</span>
<span class="cp">#define MPI2_SASIOUNIT1_ACONTROL_NO_AFFILIATION_SATA_LINK_RESET     (0x0002)</span>
<span class="cp">#define MPI2_SASIOUNIT1_ACONTROL_ALLOW_TABLE_TO_TABLE               (0x0001)</span>

<span class="cm">/* defines for SAS IO Unit Page 1 ReportDeviceMissingDelay */</span>
<span class="cp">#define MPI2_SASIOUNIT1_REPORT_MISSING_TIMEOUT_MASK                 (0x7F)</span>
<span class="cp">#define MPI2_SASIOUNIT1_REPORT_MISSING_UNIT_16                      (0x80)</span>

<span class="cm">/* values for SAS IO Unit Page 1 PortFlags */</span>
<span class="cp">#define MPI2_SASIOUNIT1_PORT_FLAGS_AUTO_PORT_CONFIG                 (0x01)</span>

<span class="cm">/* values for SAS IO Unit Page 1 PhyFlags */</span>
<span class="cp">#define MPI2_SASIOUNIT1_PHYFLAGS_ZONING_ENABLE                      (0x10)</span>
<span class="cp">#define MPI2_SASIOUNIT1_PHYFLAGS_PHY_DISABLE                        (0x08)</span>

<span class="cm">/* values for SAS IO Unit Page 1 MaxMinLinkRate */</span>
<span class="cp">#define MPI2_SASIOUNIT1_MAX_RATE_MASK                               (0xF0)</span>
<span class="cp">#define MPI2_SASIOUNIT1_MAX_RATE_1_5                                (0x80)</span>
<span class="cp">#define MPI2_SASIOUNIT1_MAX_RATE_3_0                                (0x90)</span>
<span class="cp">#define MPI2_SASIOUNIT1_MAX_RATE_6_0                                (0xA0)</span>
<span class="cp">#define MPI2_SASIOUNIT1_MIN_RATE_MASK                               (0x0F)</span>
<span class="cp">#define MPI2_SASIOUNIT1_MIN_RATE_1_5                                (0x08)</span>
<span class="cp">#define MPI2_SASIOUNIT1_MIN_RATE_3_0                                (0x09)</span>
<span class="cp">#define MPI2_SASIOUNIT1_MIN_RATE_6_0                                (0x0A)</span>

<span class="cm">/* see mpi2_sas.h for values for SAS IO Unit Page 1 ControllerPhyDeviceInfo values */</span>


<span class="cm">/* SAS IO Unit Page 4 */</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_SAS_IOUNIT4_SPINUP_GROUP</span>
<span class="p">{</span>
    <span class="n">U8</span>          <span class="n">MaxTargetSpinup</span><span class="p">;</span>            <span class="cm">/* 0x00 */</span>
    <span class="n">U8</span>          <span class="n">SpinupDelay</span><span class="p">;</span>                <span class="cm">/* 0x01 */</span>
	<span class="n">U8</span>          <span class="n">SpinupFlags</span><span class="p">;</span>                <span class="cm">/* 0x02 */</span>
	<span class="n">U8</span>          <span class="n">Reserved1</span><span class="p">;</span>                  <span class="cm">/* 0x03 */</span>
<span class="p">}</span> <span class="n">MPI2_SAS_IOUNIT4_SPINUP_GROUP</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_SAS_IOUNIT4_SPINUP_GROUP</span><span class="p">,</span>
  <span class="n">Mpi2SasIOUnit4SpinupGroup_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2SasIOUnit4SpinupGroup_t</span><span class="p">;</span>

<span class="cm">/* defines for SAS IO Unit Page 4 SpinupFlags */</span>
<span class="cp">#define MPI2_SASIOUNIT4_SPINUP_DISABLE_FLAG         (0x01)</span>

<span class="cm">/*</span>
<span class="cm"> * Host code (drivers, BIOS, utilities, etc.) should leave this define set to</span>
<span class="cm"> * one and check the value returned for NumPhys at runtime.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef MPI2_SAS_IOUNIT4_PHY_MAX</span>
<span class="cp">#define MPI2_SAS_IOUNIT4_PHY_MAX        (4)</span>
<span class="cp">#endif</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_PAGE_SASIOUNIT_4</span>
<span class="p">{</span>
    <span class="n">MPI2_CONFIG_EXTENDED_PAGE_HEADER</span>    <span class="n">Header</span><span class="p">;</span>                         <span class="cm">/* 0x00 */</span>
    <span class="n">MPI2_SAS_IOUNIT4_SPINUP_GROUP</span>       <span class="n">SpinupGroupParameters</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>       <span class="cm">/* 0x08 */</span>
    <span class="n">U32</span>                                 <span class="n">Reserved1</span><span class="p">;</span>                      <span class="cm">/* 0x18 */</span>
    <span class="n">U32</span>                                 <span class="n">Reserved2</span><span class="p">;</span>                      <span class="cm">/* 0x1C */</span>
    <span class="n">U32</span>                                 <span class="n">Reserved3</span><span class="p">;</span>                      <span class="cm">/* 0x20 */</span>
    <span class="n">U8</span>                                  <span class="n">BootDeviceWaitTime</span><span class="p">;</span>             <span class="cm">/* 0x24 */</span>
    <span class="n">U8</span>                                  <span class="n">Reserved4</span><span class="p">;</span>                      <span class="cm">/* 0x25 */</span>
    <span class="n">U16</span>                                 <span class="n">Reserved5</span><span class="p">;</span>                      <span class="cm">/* 0x26 */</span>
    <span class="n">U8</span>                                  <span class="n">NumPhys</span><span class="p">;</span>                        <span class="cm">/* 0x28 */</span>
    <span class="n">U8</span>                                  <span class="n">PEInitialSpinupDelay</span><span class="p">;</span>           <span class="cm">/* 0x29 */</span>
    <span class="n">U8</span>                                  <span class="n">PEReplyDelay</span><span class="p">;</span>                   <span class="cm">/* 0x2A */</span>
    <span class="n">U8</span>                                  <span class="n">Flags</span><span class="p">;</span>                          <span class="cm">/* 0x2B */</span>
    <span class="n">U8</span>                                  <span class="n">PHY</span><span class="p">[</span><span class="n">MPI2_SAS_IOUNIT4_PHY_MAX</span><span class="p">];</span>  <span class="cm">/* 0x2C */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_PAGE_SASIOUNIT_4</span><span class="p">,</span>
  <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_SASIOUNIT_4</span><span class="p">,</span>
  <span class="n">Mpi2SasIOUnitPage4_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2SasIOUnitPage4_t</span><span class="p">;</span>

<span class="cp">#define MPI2_SASIOUNITPAGE4_PAGEVERSION     (0x02)</span>

<span class="cm">/* defines for Flags field */</span>
<span class="cp">#define MPI2_SASIOUNIT4_FLAGS_AUTO_PORTENABLE               (0x01)</span>

<span class="cm">/* defines for PHY field */</span>
<span class="cp">#define MPI2_SASIOUNIT4_PHY_SPINUP_GROUP_MASK               (0x03)</span>


<span class="cm">/* SAS IO Unit Page 5 */</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_SAS_IO_UNIT5_PHY_PM_SETTINGS</span> <span class="p">{</span>
    <span class="n">U8</span>          <span class="n">ControlFlags</span><span class="p">;</span>               <span class="cm">/* 0x00 */</span>
    <span class="n">U8</span>          <span class="n">PortWidthModGroup</span><span class="p">;</span>          <span class="cm">/* 0x01 */</span>
    <span class="n">U16</span>         <span class="n">InactivityTimerExponent</span><span class="p">;</span>    <span class="cm">/* 0x02 */</span>
    <span class="n">U8</span>          <span class="n">SATAPartialTimeout</span><span class="p">;</span>         <span class="cm">/* 0x04 */</span>
    <span class="n">U8</span>          <span class="n">Reserved2</span><span class="p">;</span>                  <span class="cm">/* 0x05 */</span>
    <span class="n">U8</span>          <span class="n">SATASlumberTimeout</span><span class="p">;</span>         <span class="cm">/* 0x06 */</span>
    <span class="n">U8</span>          <span class="n">Reserved3</span><span class="p">;</span>                  <span class="cm">/* 0x07 */</span>
    <span class="n">U8</span>          <span class="n">SASPartialTimeout</span><span class="p">;</span>          <span class="cm">/* 0x08 */</span>
    <span class="n">U8</span>          <span class="n">Reserved4</span><span class="p">;</span>                  <span class="cm">/* 0x09 */</span>
    <span class="n">U8</span>          <span class="n">SASSlumberTimeout</span><span class="p">;</span>          <span class="cm">/* 0x0A */</span>
    <span class="n">U8</span>          <span class="n">Reserved5</span><span class="p">;</span>                  <span class="cm">/* 0x0B */</span>
<span class="p">}</span> <span class="n">MPI2_SAS_IO_UNIT5_PHY_PM_SETTINGS</span><span class="p">,</span>
  <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_SAS_IO_UNIT5_PHY_PM_SETTINGS</span><span class="p">,</span>
  <span class="n">Mpi2SasIOUnit5PhyPmSettings_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2SasIOUnit5PhyPmSettings_t</span><span class="p">;</span>

<span class="cm">/* defines for ControlFlags field */</span>
<span class="cp">#define MPI2_SASIOUNIT5_CONTROL_SAS_SLUMBER_ENABLE      (0x08)</span>
<span class="cp">#define MPI2_SASIOUNIT5_CONTROL_SAS_PARTIAL_ENABLE      (0x04)</span>
<span class="cp">#define MPI2_SASIOUNIT5_CONTROL_SATA_SLUMBER_ENABLE     (0x02)</span>
<span class="cp">#define MPI2_SASIOUNIT5_CONTROL_SATA_PARTIAL_ENABLE     (0x01)</span>

<span class="cm">/* defines for PortWidthModeGroup field */</span>
<span class="cp">#define MPI2_SASIOUNIT5_PWMG_DISABLE                    (0xFF)</span>

<span class="cm">/* defines for InactivityTimerExponent field */</span>
<span class="cp">#define MPI2_SASIOUNIT5_ITE_MASK_SAS_SLUMBER            (0x7000)</span>
<span class="cp">#define MPI2_SASIOUNIT5_ITE_SHIFT_SAS_SLUMBER           (12)</span>
<span class="cp">#define MPI2_SASIOUNIT5_ITE_MASK_SAS_PARTIAL            (0x0700)</span>
<span class="cp">#define MPI2_SASIOUNIT5_ITE_SHIFT_SAS_PARTIAL           (8)</span>
<span class="cp">#define MPI2_SASIOUNIT5_ITE_MASK_SATA_SLUMBER           (0x0070)</span>
<span class="cp">#define MPI2_SASIOUNIT5_ITE_SHIFT_SATA_SLUMBER          (4)</span>
<span class="cp">#define MPI2_SASIOUNIT5_ITE_MASK_SATA_PARTIAL           (0x0007)</span>
<span class="cp">#define MPI2_SASIOUNIT5_ITE_SHIFT_SATA_PARTIAL          (0)</span>

<span class="cp">#define MPI2_SASIOUNIT5_ITE_TEN_SECONDS                 (7)</span>
<span class="cp">#define MPI2_SASIOUNIT5_ITE_ONE_SECOND                  (6)</span>
<span class="cp">#define MPI2_SASIOUNIT5_ITE_HUNDRED_MILLISECONDS        (5)</span>
<span class="cp">#define MPI2_SASIOUNIT5_ITE_TEN_MILLISECONDS            (4)</span>
<span class="cp">#define MPI2_SASIOUNIT5_ITE_ONE_MILLISECOND             (3)</span>
<span class="cp">#define MPI2_SASIOUNIT5_ITE_HUNDRED_MICROSECONDS        (2)</span>
<span class="cp">#define MPI2_SASIOUNIT5_ITE_TEN_MICROSECONDS            (1)</span>
<span class="cp">#define MPI2_SASIOUNIT5_ITE_ONE_MICROSECOND             (0)</span>

<span class="cm">/*</span>
<span class="cm"> * Host code (drivers, BIOS, utilities, etc.) should leave this define set to</span>
<span class="cm"> * one and check the value returned for NumPhys at runtime.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef MPI2_SAS_IOUNIT5_PHY_MAX</span>
<span class="cp">#define MPI2_SAS_IOUNIT5_PHY_MAX        (1)</span>
<span class="cp">#endif</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_PAGE_SASIOUNIT_5</span> <span class="p">{</span>
    <span class="n">MPI2_CONFIG_EXTENDED_PAGE_HEADER</span>    <span class="n">Header</span><span class="p">;</span>		<span class="cm">/* 0x00 */</span>
    <span class="n">U8</span>                                  <span class="n">NumPhys</span><span class="p">;</span>	<span class="cm">/* 0x08 */</span>
    <span class="n">U8</span>                                  <span class="n">Reserved1</span><span class="p">;</span>	<span class="cm">/* 0x09 */</span>
    <span class="n">U16</span>                                 <span class="n">Reserved2</span><span class="p">;</span>	<span class="cm">/* 0x0A */</span>
    <span class="n">U32</span>                                 <span class="n">Reserved3</span><span class="p">;</span>	<span class="cm">/* 0x0C */</span>
    <span class="n">MPI2_SAS_IO_UNIT5_PHY_PM_SETTINGS</span>   <span class="n">SASPhyPowerManagementSettings</span>
					<span class="p">[</span><span class="n">MPI2_SAS_IOUNIT5_PHY_MAX</span><span class="p">];</span>  <span class="cm">/* 0x10 */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_PAGE_SASIOUNIT_5</span><span class="p">,</span>
  <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_SASIOUNIT_5</span><span class="p">,</span>
  <span class="n">Mpi2SasIOUnitPage5_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2SasIOUnitPage5_t</span><span class="p">;</span>

<span class="cp">#define MPI2_SASIOUNITPAGE5_PAGEVERSION     (0x01)</span>


<span class="cm">/* SAS IO Unit Page 6 */</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_SAS_IO_UNIT6_PORT_WIDTH_MOD_GROUP_STATUS</span> <span class="p">{</span>
    <span class="n">U8</span>          <span class="n">CurrentStatus</span><span class="p">;</span>              <span class="cm">/* 0x00 */</span>
    <span class="n">U8</span>          <span class="n">CurrentModulation</span><span class="p">;</span>          <span class="cm">/* 0x01 */</span>
    <span class="n">U8</span>          <span class="n">CurrentUtilization</span><span class="p">;</span>         <span class="cm">/* 0x02 */</span>
    <span class="n">U8</span>          <span class="n">Reserved1</span><span class="p">;</span>                  <span class="cm">/* 0x03 */</span>
    <span class="n">U32</span>         <span class="n">Reserved2</span><span class="p">;</span>                  <span class="cm">/* 0x04 */</span>
<span class="p">}</span> <span class="n">MPI2_SAS_IO_UNIT6_PORT_WIDTH_MOD_GROUP_STATUS</span><span class="p">,</span>
  <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_SAS_IO_UNIT6_PORT_WIDTH_MOD_GROUP_STATUS</span><span class="p">,</span>
  <span class="n">Mpi2SasIOUnit6PortWidthModGroupStatus_t</span><span class="p">,</span>
  <span class="n">MPI2_POINTER</span> <span class="n">pMpi2SasIOUnit6PortWidthModGroupStatus_t</span><span class="p">;</span>

<span class="cm">/* defines for CurrentStatus field */</span>
<span class="cp">#define MPI2_SASIOUNIT6_STATUS_UNAVAILABLE                      (0x00)</span>
<span class="cp">#define MPI2_SASIOUNIT6_STATUS_UNCONFIGURED                     (0x01)</span>
<span class="cp">#define MPI2_SASIOUNIT6_STATUS_INVALID_CONFIG                   (0x02)</span>
<span class="cp">#define MPI2_SASIOUNIT6_STATUS_LINK_DOWN                        (0x03)</span>
<span class="cp">#define MPI2_SASIOUNIT6_STATUS_OBSERVATION_ONLY                 (0x04)</span>
<span class="cp">#define MPI2_SASIOUNIT6_STATUS_INACTIVE                         (0x05)</span>
<span class="cp">#define MPI2_SASIOUNIT6_STATUS_ACTIVE_IOUNIT                    (0x06)</span>
<span class="cp">#define MPI2_SASIOUNIT6_STATUS_ACTIVE_HOST                      (0x07)</span>

<span class="cm">/* defines for CurrentModulation field */</span>
<span class="cp">#define MPI2_SASIOUNIT6_MODULATION_25_PERCENT                   (0x00)</span>
<span class="cp">#define MPI2_SASIOUNIT6_MODULATION_50_PERCENT                   (0x01)</span>
<span class="cp">#define MPI2_SASIOUNIT6_MODULATION_75_PERCENT                   (0x02)</span>
<span class="cp">#define MPI2_SASIOUNIT6_MODULATION_100_PERCENT                  (0x03)</span>

<span class="cm">/*</span>
<span class="cm"> * Host code (drivers, BIOS, utilities, etc.) should leave this define set to</span>
<span class="cm"> * one and check the value returned for NumGroups at runtime.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef MPI2_SAS_IOUNIT6_GROUP_MAX</span>
<span class="cp">#define MPI2_SAS_IOUNIT6_GROUP_MAX      (1)</span>
<span class="cp">#endif</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_PAGE_SASIOUNIT_6</span> <span class="p">{</span>
    <span class="n">MPI2_CONFIG_EXTENDED_PAGE_HEADER</span>    <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 0x00 */</span>
    <span class="n">U32</span>                                 <span class="n">Reserved1</span><span class="p">;</span>                  <span class="cm">/* 0x08 */</span>
    <span class="n">U32</span>                                 <span class="n">Reserved2</span><span class="p">;</span>                  <span class="cm">/* 0x0C */</span>
    <span class="n">U8</span>                                  <span class="n">NumGroups</span><span class="p">;</span>                  <span class="cm">/* 0x10 */</span>
    <span class="n">U8</span>                                  <span class="n">Reserved3</span><span class="p">;</span>                  <span class="cm">/* 0x11 */</span>
    <span class="n">U16</span>                                 <span class="n">Reserved4</span><span class="p">;</span>                  <span class="cm">/* 0x12 */</span>
    <span class="n">MPI2_SAS_IO_UNIT6_PORT_WIDTH_MOD_GROUP_STATUS</span>
	<span class="n">PortWidthModulationGroupStatus</span><span class="p">[</span><span class="n">MPI2_SAS_IOUNIT6_GROUP_MAX</span><span class="p">];</span> <span class="cm">/* 0x14 */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_PAGE_SASIOUNIT_6</span><span class="p">,</span>
  <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_SASIOUNIT_6</span><span class="p">,</span>
  <span class="n">Mpi2SasIOUnitPage6_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2SasIOUnitPage6_t</span><span class="p">;</span>

<span class="cp">#define MPI2_SASIOUNITPAGE6_PAGEVERSION     (0x00)</span>


<span class="cm">/* SAS IO Unit Page 7 */</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_SAS_IO_UNIT7_PORT_WIDTH_MOD_GROUP_SETTINGS</span> <span class="p">{</span>
    <span class="n">U8</span>          <span class="n">Flags</span><span class="p">;</span>                      <span class="cm">/* 0x00 */</span>
    <span class="n">U8</span>          <span class="n">Reserved1</span><span class="p">;</span>                  <span class="cm">/* 0x01 */</span>
    <span class="n">U16</span>         <span class="n">Reserved2</span><span class="p">;</span>                  <span class="cm">/* 0x02 */</span>
    <span class="n">U8</span>          <span class="n">Threshold75Pct</span><span class="p">;</span>             <span class="cm">/* 0x04 */</span>
    <span class="n">U8</span>          <span class="n">Threshold50Pct</span><span class="p">;</span>             <span class="cm">/* 0x05 */</span>
    <span class="n">U8</span>          <span class="n">Threshold25Pct</span><span class="p">;</span>             <span class="cm">/* 0x06 */</span>
    <span class="n">U8</span>          <span class="n">Reserved3</span><span class="p">;</span>                  <span class="cm">/* 0x07 */</span>
<span class="p">}</span> <span class="n">MPI2_SAS_IO_UNIT7_PORT_WIDTH_MOD_GROUP_SETTINGS</span><span class="p">,</span>
  <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_SAS_IO_UNIT7_PORT_WIDTH_MOD_GROUP_SETTINGS</span><span class="p">,</span>
  <span class="n">Mpi2SasIOUnit7PortWidthModGroupSettings_t</span><span class="p">,</span>
  <span class="n">MPI2_POINTER</span> <span class="n">pMpi2SasIOUnit7PortWidthModGroupSettings_t</span><span class="p">;</span>

<span class="cm">/* defines for Flags field */</span>
<span class="cp">#define MPI2_SASIOUNIT7_FLAGS_ENABLE_PORT_WIDTH_MODULATION  (0x01)</span>


<span class="cm">/*</span>
<span class="cm"> * Host code (drivers, BIOS, utilities, etc.) should leave this define set to</span>
<span class="cm"> * one and check the value returned for NumGroups at runtime.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef MPI2_SAS_IOUNIT7_GROUP_MAX</span>
<span class="cp">#define MPI2_SAS_IOUNIT7_GROUP_MAX      (1)</span>
<span class="cp">#endif</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_PAGE_SASIOUNIT_7</span> <span class="p">{</span>
    <span class="n">MPI2_CONFIG_EXTENDED_PAGE_HEADER</span>            <span class="n">Header</span><span class="p">;</span>             <span class="cm">/* 0x00 */</span>
    <span class="n">U8</span>                                          <span class="n">SamplingInterval</span><span class="p">;</span>   <span class="cm">/* 0x08 */</span>
    <span class="n">U8</span>                                          <span class="n">WindowLength</span><span class="p">;</span>       <span class="cm">/* 0x09 */</span>
    <span class="n">U16</span>                                         <span class="n">Reserved1</span><span class="p">;</span>          <span class="cm">/* 0x0A */</span>
    <span class="n">U32</span>                                         <span class="n">Reserved2</span><span class="p">;</span>          <span class="cm">/* 0x0C */</span>
    <span class="n">U32</span>                                         <span class="n">Reserved3</span><span class="p">;</span>          <span class="cm">/* 0x10 */</span>
    <span class="n">U8</span>                                          <span class="n">NumGroups</span><span class="p">;</span>          <span class="cm">/* 0x14 */</span>
    <span class="n">U8</span>                                          <span class="n">Reserved4</span><span class="p">;</span>          <span class="cm">/* 0x15 */</span>
    <span class="n">U16</span>                                         <span class="n">Reserved5</span><span class="p">;</span>          <span class="cm">/* 0x16 */</span>
    <span class="n">MPI2_SAS_IO_UNIT7_PORT_WIDTH_MOD_GROUP_SETTINGS</span>
	<span class="n">PortWidthModulationGroupSettings</span><span class="p">[</span><span class="n">MPI2_SAS_IOUNIT7_GROUP_MAX</span><span class="p">];</span> <span class="cm">/* 0x18 */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_PAGE_SASIOUNIT_7</span><span class="p">,</span>
  <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_SASIOUNIT_7</span><span class="p">,</span>
  <span class="n">Mpi2SasIOUnitPage7_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2SasIOUnitPage7_t</span><span class="p">;</span>

<span class="cp">#define MPI2_SASIOUNITPAGE7_PAGEVERSION     (0x00)</span>


<span class="cm">/* SAS IO Unit Page 8 */</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_PAGE_SASIOUNIT_8</span> <span class="p">{</span>
    <span class="n">MPI2_CONFIG_EXTENDED_PAGE_HEADER</span>    <span class="n">Header</span><span class="p">;</span>			<span class="cm">/* 0x00 */</span>
    <span class="n">U32</span>                                 <span class="n">Reserved1</span><span class="p">;</span>		<span class="cm">/* 0x08 */</span>
    <span class="n">U32</span>                                 <span class="n">PowerManagementCapabilities</span><span class="p">;</span><span class="cm">/* 0x0C */</span>
    <span class="n">U32</span>                                 <span class="n">Reserved2</span><span class="p">;</span>		<span class="cm">/* 0x10 */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_PAGE_SASIOUNIT_8</span><span class="p">,</span>
  <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_SASIOUNIT_8</span><span class="p">,</span>
  <span class="n">Mpi2SasIOUnitPage8_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2SasIOUnitPage8_t</span><span class="p">;</span>

<span class="cp">#define MPI2_SASIOUNITPAGE8_PAGEVERSION     (0x00)</span>

<span class="cm">/* defines for PowerManagementCapabilities field */</span>
<span class="cp">#define MPI2_SASIOUNIT8_PM_HOST_PORT_WIDTH_MOD          (0x00001000)</span>
<span class="cp">#define MPI2_SASIOUNIT8_PM_HOST_SAS_SLUMBER_MODE        (0x00000800)</span>
<span class="cp">#define MPI2_SASIOUNIT8_PM_HOST_SAS_PARTIAL_MODE        (0x00000400)</span>
<span class="cp">#define MPI2_SASIOUNIT8_PM_HOST_SATA_SLUMBER_MODE       (0x00000200)</span>
<span class="cp">#define MPI2_SASIOUNIT8_PM_HOST_SATA_PARTIAL_MODE       (0x00000100)</span>
<span class="cp">#define MPI2_SASIOUNIT8_PM_IOUNIT_PORT_WIDTH_MOD        (0x00000010)</span>
<span class="cp">#define MPI2_SASIOUNIT8_PM_IOUNIT_SAS_SLUMBER_MODE      (0x00000008)</span>
<span class="cp">#define MPI2_SASIOUNIT8_PM_IOUNIT_SAS_PARTIAL_MODE      (0x00000004)</span>
<span class="cp">#define MPI2_SASIOUNIT8_PM_IOUNIT_SATA_SLUMBER_MODE     (0x00000002)</span>
<span class="cp">#define MPI2_SASIOUNIT8_PM_IOUNIT_SATA_PARTIAL_MODE     (0x00000001)</span>



<span class="cm">/* SAS IO Unit Page 16 */</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_PAGE_SASIOUNIT16</span> <span class="p">{</span>
	<span class="n">MPI2_CONFIG_EXTENDED_PAGE_HEADER</span>  <span class="n">Header</span><span class="p">;</span>                  <span class="cm">/* 0x00 */</span>
	<span class="n">U64</span>                         <span class="n">TimeStamp</span><span class="p">;</span>                     <span class="cm">/* 0x08 */</span>
	<span class="n">U32</span>                         <span class="n">Reserved1</span><span class="p">;</span>                     <span class="cm">/* 0x10 */</span>
	<span class="n">U32</span>                         <span class="n">Reserved2</span><span class="p">;</span>                     <span class="cm">/* 0x14 */</span>
	<span class="n">U32</span>                         <span class="n">FastPathPendedRequests</span><span class="p">;</span>        <span class="cm">/* 0x18 */</span>
	<span class="n">U32</span>                         <span class="n">FastPathUnPendedRequests</span><span class="p">;</span>      <span class="cm">/* 0x1C */</span>
	<span class="n">U32</span>                         <span class="n">FastPathHostRequestStarts</span><span class="p">;</span>     <span class="cm">/* 0x20 */</span>
	<span class="n">U32</span>                         <span class="n">FastPathFirmwareRequestStarts</span><span class="p">;</span> <span class="cm">/* 0x24 */</span>
	<span class="n">U32</span>                         <span class="n">FastPathHostCompletions</span><span class="p">;</span>       <span class="cm">/* 0x28 */</span>
	<span class="n">U32</span>                         <span class="n">FastPathFirmwareCompletions</span><span class="p">;</span>   <span class="cm">/* 0x2C */</span>
	<span class="n">U32</span>                         <span class="n">NonFastPathRequestStarts</span><span class="p">;</span>      <span class="cm">/* 0x30 */</span>
	<span class="n">U32</span>			    <span class="n">NonFastPathHostCompletions</span><span class="p">;</span>    <span class="cm">/* 0x30 */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_PAGE_SASIOUNIT16</span><span class="p">,</span>
<span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_SASIOUNIT16</span><span class="p">,</span>
<span class="n">Mpi2SasIOUnitPage16_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2SasIOUnitPage16_t</span><span class="p">;</span>

<span class="cp">#define MPI2_SASIOUNITPAGE16_PAGEVERSION    (0x00)</span>


<span class="cm">/****************************************************************************</span>
<span class="cm">*   SAS Expander Config Pages</span>
<span class="cm">****************************************************************************/</span>

<span class="cm">/* SAS Expander Page 0 */</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_PAGE_EXPANDER_0</span>
<span class="p">{</span>
    <span class="n">MPI2_CONFIG_EXTENDED_PAGE_HEADER</span>    <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 0x00 */</span>
    <span class="n">U8</span>                                  <span class="n">PhysicalPort</span><span class="p">;</span>               <span class="cm">/* 0x08 */</span>
    <span class="n">U8</span>                                  <span class="n">ReportGenLength</span><span class="p">;</span>            <span class="cm">/* 0x09 */</span>
    <span class="n">U16</span>                                 <span class="n">EnclosureHandle</span><span class="p">;</span>            <span class="cm">/* 0x0A */</span>
    <span class="n">U64</span>                                 <span class="n">SASAddress</span><span class="p">;</span>                 <span class="cm">/* 0x0C */</span>
    <span class="n">U32</span>                                 <span class="n">DiscoveryStatus</span><span class="p">;</span>            <span class="cm">/* 0x14 */</span>
    <span class="n">U16</span>                                 <span class="n">DevHandle</span><span class="p">;</span>                  <span class="cm">/* 0x18 */</span>
    <span class="n">U16</span>                                 <span class="n">ParentDevHandle</span><span class="p">;</span>            <span class="cm">/* 0x1A */</span>
    <span class="n">U16</span>                                 <span class="n">ExpanderChangeCount</span><span class="p">;</span>        <span class="cm">/* 0x1C */</span>
    <span class="n">U16</span>                                 <span class="n">ExpanderRouteIndexes</span><span class="p">;</span>       <span class="cm">/* 0x1E */</span>
    <span class="n">U8</span>                                  <span class="n">NumPhys</span><span class="p">;</span>                    <span class="cm">/* 0x20 */</span>
    <span class="n">U8</span>                                  <span class="n">SASLevel</span><span class="p">;</span>                   <span class="cm">/* 0x21 */</span>
    <span class="n">U16</span>                                 <span class="n">Flags</span><span class="p">;</span>                      <span class="cm">/* 0x22 */</span>
    <span class="n">U16</span>                                 <span class="n">STPBusInactivityTimeLimit</span><span class="p">;</span>  <span class="cm">/* 0x24 */</span>
    <span class="n">U16</span>                                 <span class="n">STPMaxConnectTimeLimit</span><span class="p">;</span>     <span class="cm">/* 0x26 */</span>
    <span class="n">U16</span>                                 <span class="n">STP_SMP_NexusLossTime</span><span class="p">;</span>      <span class="cm">/* 0x28 */</span>
    <span class="n">U16</span>                                 <span class="n">MaxNumRoutedSasAddresses</span><span class="p">;</span>   <span class="cm">/* 0x2A */</span>
    <span class="n">U64</span>                                 <span class="n">ActiveZoneManagerSASAddress</span><span class="p">;</span><span class="cm">/* 0x2C */</span>
    <span class="n">U16</span>                                 <span class="n">ZoneLockInactivityLimit</span><span class="p">;</span>    <span class="cm">/* 0x34 */</span>
    <span class="n">U16</span>                                 <span class="n">Reserved1</span><span class="p">;</span>                  <span class="cm">/* 0x36 */</span>
    <span class="n">U8</span>                                  <span class="n">TimeToReducedFunc</span><span class="p">;</span>          <span class="cm">/* 0x38 */</span>
    <span class="n">U8</span>                                  <span class="n">InitialTimeToReducedFunc</span><span class="p">;</span>   <span class="cm">/* 0x39 */</span>
    <span class="n">U8</span>                                  <span class="n">MaxReducedFuncTime</span><span class="p">;</span>         <span class="cm">/* 0x3A */</span>
    <span class="n">U8</span>                                  <span class="n">Reserved2</span><span class="p">;</span>                  <span class="cm">/* 0x3B */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_PAGE_EXPANDER_0</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_EXPANDER_0</span><span class="p">,</span>
  <span class="n">Mpi2ExpanderPage0_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2ExpanderPage0_t</span><span class="p">;</span>

<span class="cp">#define MPI2_SASEXPANDER0_PAGEVERSION       (0x06)</span>

<span class="cm">/* values for SAS Expander Page 0 DiscoveryStatus field */</span>
<span class="cp">#define MPI2_SAS_EXPANDER0_DS_MAX_ENCLOSURES_EXCEED         (0x80000000)</span>
<span class="cp">#define MPI2_SAS_EXPANDER0_DS_MAX_EXPANDERS_EXCEED          (0x40000000)</span>
<span class="cp">#define MPI2_SAS_EXPANDER0_DS_MAX_DEVICES_EXCEED            (0x20000000)</span>
<span class="cp">#define MPI2_SAS_EXPANDER0_DS_MAX_TOPO_PHYS_EXCEED          (0x10000000)</span>
<span class="cp">#define MPI2_SAS_EXPANDER0_DS_DOWNSTREAM_INITIATOR          (0x08000000)</span>
<span class="cp">#define MPI2_SAS_EXPANDER0_DS_MULTI_SUBTRACTIVE_SUBTRACTIVE (0x00008000)</span>
<span class="cp">#define MPI2_SAS_EXPANDER0_DS_EXP_MULTI_SUBTRACTIVE         (0x00004000)</span>
<span class="cp">#define MPI2_SAS_EXPANDER0_DS_MULTI_PORT_DOMAIN             (0x00002000)</span>
<span class="cp">#define MPI2_SAS_EXPANDER0_DS_TABLE_TO_SUBTRACTIVE_LINK     (0x00001000)</span>
<span class="cp">#define MPI2_SAS_EXPANDER0_DS_UNSUPPORTED_DEVICE            (0x00000800)</span>
<span class="cp">#define MPI2_SAS_EXPANDER0_DS_TABLE_LINK                    (0x00000400)</span>
<span class="cp">#define MPI2_SAS_EXPANDER0_DS_SUBTRACTIVE_LINK              (0x00000200)</span>
<span class="cp">#define MPI2_SAS_EXPANDER0_DS_SMP_CRC_ERROR                 (0x00000100)</span>
<span class="cp">#define MPI2_SAS_EXPANDER0_DS_SMP_FUNCTION_FAILED           (0x00000080)</span>
<span class="cp">#define MPI2_SAS_EXPANDER0_DS_INDEX_NOT_EXIST               (0x00000040)</span>
<span class="cp">#define MPI2_SAS_EXPANDER0_DS_OUT_ROUTE_ENTRIES             (0x00000020)</span>
<span class="cp">#define MPI2_SAS_EXPANDER0_DS_SMP_TIMEOUT                   (0x00000010)</span>
<span class="cp">#define MPI2_SAS_EXPANDER0_DS_MULTIPLE_PORTS                (0x00000004)</span>
<span class="cp">#define MPI2_SAS_EXPANDER0_DS_UNADDRESSABLE_DEVICE          (0x00000002)</span>
<span class="cp">#define MPI2_SAS_EXPANDER0_DS_LOOP_DETECTED                 (0x00000001)</span>

<span class="cm">/* values for SAS Expander Page 0 Flags field */</span>
<span class="cp">#define MPI2_SAS_EXPANDER0_FLAGS_REDUCED_FUNCTIONALITY      (0x2000)</span>
<span class="cp">#define MPI2_SAS_EXPANDER0_FLAGS_ZONE_LOCKED                (0x1000)</span>
<span class="cp">#define MPI2_SAS_EXPANDER0_FLAGS_SUPPORTED_PHYSICAL_PRES    (0x0800)</span>
<span class="cp">#define MPI2_SAS_EXPANDER0_FLAGS_ASSERTED_PHYSICAL_PRES     (0x0400)</span>
<span class="cp">#define MPI2_SAS_EXPANDER0_FLAGS_ZONING_SUPPORT             (0x0200)</span>
<span class="cp">#define MPI2_SAS_EXPANDER0_FLAGS_ENABLED_ZONING             (0x0100)</span>
<span class="cp">#define MPI2_SAS_EXPANDER0_FLAGS_TABLE_TO_TABLE_SUPPORT     (0x0080)</span>
<span class="cp">#define MPI2_SAS_EXPANDER0_FLAGS_CONNECTOR_END_DEVICE       (0x0010)</span>
<span class="cp">#define MPI2_SAS_EXPANDER0_FLAGS_OTHERS_CONFIG              (0x0004)</span>
<span class="cp">#define MPI2_SAS_EXPANDER0_FLAGS_CONFIG_IN_PROGRESS         (0x0002)</span>
<span class="cp">#define MPI2_SAS_EXPANDER0_FLAGS_ROUTE_TABLE_CONFIG         (0x0001)</span>


<span class="cm">/* SAS Expander Page 1 */</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_PAGE_EXPANDER_1</span>
<span class="p">{</span>
    <span class="n">MPI2_CONFIG_EXTENDED_PAGE_HEADER</span>    <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 0x00 */</span>
    <span class="n">U8</span>                                  <span class="n">PhysicalPort</span><span class="p">;</span>               <span class="cm">/* 0x08 */</span>
    <span class="n">U8</span>                                  <span class="n">Reserved1</span><span class="p">;</span>                  <span class="cm">/* 0x09 */</span>
    <span class="n">U16</span>                                 <span class="n">Reserved2</span><span class="p">;</span>                  <span class="cm">/* 0x0A */</span>
    <span class="n">U8</span>                                  <span class="n">NumPhys</span><span class="p">;</span>                    <span class="cm">/* 0x0C */</span>
    <span class="n">U8</span>                                  <span class="n">Phy</span><span class="p">;</span>                        <span class="cm">/* 0x0D */</span>
    <span class="n">U16</span>                                 <span class="n">NumTableEntriesProgrammed</span><span class="p">;</span>  <span class="cm">/* 0x0E */</span>
    <span class="n">U8</span>                                  <span class="n">ProgrammedLinkRate</span><span class="p">;</span>         <span class="cm">/* 0x10 */</span>
    <span class="n">U8</span>                                  <span class="n">HwLinkRate</span><span class="p">;</span>                 <span class="cm">/* 0x11 */</span>
    <span class="n">U16</span>                                 <span class="n">AttachedDevHandle</span><span class="p">;</span>          <span class="cm">/* 0x12 */</span>
    <span class="n">U32</span>                                 <span class="n">PhyInfo</span><span class="p">;</span>                    <span class="cm">/* 0x14 */</span>
    <span class="n">U32</span>                                 <span class="n">AttachedDeviceInfo</span><span class="p">;</span>         <span class="cm">/* 0x18 */</span>
    <span class="n">U16</span>                                 <span class="n">ExpanderDevHandle</span><span class="p">;</span>          <span class="cm">/* 0x1C */</span>
    <span class="n">U8</span>                                  <span class="n">ChangeCount</span><span class="p">;</span>                <span class="cm">/* 0x1E */</span>
    <span class="n">U8</span>                                  <span class="n">NegotiatedLinkRate</span><span class="p">;</span>         <span class="cm">/* 0x1F */</span>
    <span class="n">U8</span>                                  <span class="n">PhyIdentifier</span><span class="p">;</span>              <span class="cm">/* 0x20 */</span>
    <span class="n">U8</span>                                  <span class="n">AttachedPhyIdentifier</span><span class="p">;</span>      <span class="cm">/* 0x21 */</span>
    <span class="n">U8</span>                                  <span class="n">Reserved3</span><span class="p">;</span>                  <span class="cm">/* 0x22 */</span>
    <span class="n">U8</span>                                  <span class="n">DiscoveryInfo</span><span class="p">;</span>              <span class="cm">/* 0x23 */</span>
    <span class="n">U32</span>                                 <span class="n">AttachedPhyInfo</span><span class="p">;</span>            <span class="cm">/* 0x24 */</span>
    <span class="n">U8</span>                                  <span class="n">ZoneGroup</span><span class="p">;</span>                  <span class="cm">/* 0x28 */</span>
    <span class="n">U8</span>                                  <span class="n">SelfConfigStatus</span><span class="p">;</span>           <span class="cm">/* 0x29 */</span>
    <span class="n">U16</span>                                 <span class="n">Reserved4</span><span class="p">;</span>                  <span class="cm">/* 0x2A */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_PAGE_EXPANDER_1</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_EXPANDER_1</span><span class="p">,</span>
  <span class="n">Mpi2ExpanderPage1_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2ExpanderPage1_t</span><span class="p">;</span>

<span class="cp">#define MPI2_SASEXPANDER1_PAGEVERSION       (0x02)</span>

<span class="cm">/* use MPI2_SAS_PRATE_ defines for the ProgrammedLinkRate field */</span>

<span class="cm">/* use MPI2_SAS_HWRATE_ defines for the HwLinkRate field */</span>

<span class="cm">/* use MPI2_SAS_PHYINFO_ for the PhyInfo field */</span>

<span class="cm">/* see mpi2_sas.h for the MPI2_SAS_DEVICE_INFO_ defines used for the AttachedDeviceInfo field */</span>

<span class="cm">/* use MPI2_SAS_NEG_LINK_RATE_ defines for the NegotiatedLinkRate field */</span>

<span class="cm">/* values for SAS Expander Page 1 DiscoveryInfo field */</span>
<span class="cp">#define MPI2_SAS_EXPANDER1_DISCINFO_BAD_PHY_DISABLED    (0x04)</span>
<span class="cp">#define MPI2_SAS_EXPANDER1_DISCINFO_LINK_STATUS_CHANGE  (0x02)</span>
<span class="cp">#define MPI2_SAS_EXPANDER1_DISCINFO_NO_ROUTING_ENTRIES  (0x01)</span>

<span class="cm">/* use MPI2_SAS_APHYINFO_ defines for AttachedPhyInfo field */</span>

<span class="cm">/****************************************************************************</span>
<span class="cm">*   SAS Device Config Pages</span>
<span class="cm">****************************************************************************/</span>

<span class="cm">/* SAS Device Page 0 */</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_PAGE_SAS_DEV_0</span>
<span class="p">{</span>
    <span class="n">MPI2_CONFIG_EXTENDED_PAGE_HEADER</span>    <span class="n">Header</span><span class="p">;</span>                 <span class="cm">/* 0x00 */</span>
    <span class="n">U16</span>                                 <span class="n">Slot</span><span class="p">;</span>                   <span class="cm">/* 0x08 */</span>
    <span class="n">U16</span>                                 <span class="n">EnclosureHandle</span><span class="p">;</span>        <span class="cm">/* 0x0A */</span>
    <span class="n">U64</span>                                 <span class="n">SASAddress</span><span class="p">;</span>             <span class="cm">/* 0x0C */</span>
    <span class="n">U16</span>                                 <span class="n">ParentDevHandle</span><span class="p">;</span>        <span class="cm">/* 0x14 */</span>
    <span class="n">U8</span>                                  <span class="n">PhyNum</span><span class="p">;</span>                 <span class="cm">/* 0x16 */</span>
    <span class="n">U8</span>                                  <span class="n">AccessStatus</span><span class="p">;</span>           <span class="cm">/* 0x17 */</span>
    <span class="n">U16</span>                                 <span class="n">DevHandle</span><span class="p">;</span>              <span class="cm">/* 0x18 */</span>
    <span class="n">U8</span>                                  <span class="n">AttachedPhyIdentifier</span><span class="p">;</span>  <span class="cm">/* 0x1A */</span>
    <span class="n">U8</span>                                  <span class="n">ZoneGroup</span><span class="p">;</span>              <span class="cm">/* 0x1B */</span>
    <span class="n">U32</span>                                 <span class="n">DeviceInfo</span><span class="p">;</span>             <span class="cm">/* 0x1C */</span>
    <span class="n">U16</span>                                 <span class="n">Flags</span><span class="p">;</span>                  <span class="cm">/* 0x20 */</span>
    <span class="n">U8</span>                                  <span class="n">PhysicalPort</span><span class="p">;</span>           <span class="cm">/* 0x22 */</span>
    <span class="n">U8</span>                                  <span class="n">MaxPortConnections</span><span class="p">;</span>     <span class="cm">/* 0x23 */</span>
    <span class="n">U64</span>                                 <span class="n">DeviceName</span><span class="p">;</span>             <span class="cm">/* 0x24 */</span>
    <span class="n">U8</span>                                  <span class="n">PortGroups</span><span class="p">;</span>             <span class="cm">/* 0x2C */</span>
    <span class="n">U8</span>                                  <span class="n">DmaGroup</span><span class="p">;</span>               <span class="cm">/* 0x2D */</span>
    <span class="n">U8</span>                                  <span class="n">ControlGroup</span><span class="p">;</span>           <span class="cm">/* 0x2E */</span>
    <span class="n">U8</span>                                  <span class="n">Reserved1</span><span class="p">;</span>              <span class="cm">/* 0x2F */</span>
    <span class="n">U32</span>                                 <span class="n">Reserved2</span><span class="p">;</span>              <span class="cm">/* 0x30 */</span>
    <span class="n">U32</span>                                 <span class="n">Reserved3</span><span class="p">;</span>              <span class="cm">/* 0x34 */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_PAGE_SAS_DEV_0</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_SAS_DEV_0</span><span class="p">,</span>
  <span class="n">Mpi2SasDevicePage0_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2SasDevicePage0_t</span><span class="p">;</span>

<span class="cp">#define MPI2_SASDEVICE0_PAGEVERSION         (0x08)</span>

<span class="cm">/* values for SAS Device Page 0 AccessStatus field */</span>
<span class="cp">#define MPI2_SAS_DEVICE0_ASTATUS_NO_ERRORS                  (0x00)</span>
<span class="cp">#define MPI2_SAS_DEVICE0_ASTATUS_SATA_INIT_FAILED           (0x01)</span>
<span class="cp">#define MPI2_SAS_DEVICE0_ASTATUS_SATA_CAPABILITY_FAILED     (0x02)</span>
<span class="cp">#define MPI2_SAS_DEVICE0_ASTATUS_SATA_AFFILIATION_CONFLICT  (0x03)</span>
<span class="cp">#define MPI2_SAS_DEVICE0_ASTATUS_SATA_NEEDS_INITIALIZATION  (0x04)</span>
<span class="cp">#define MPI2_SAS_DEVICE0_ASTATUS_ROUTE_NOT_ADDRESSABLE      (0x05)</span>
<span class="cp">#define MPI2_SAS_DEVICE0_ASTATUS_SMP_ERROR_NOT_ADDRESSABLE  (0x06)</span>
<span class="cp">#define MPI2_SAS_DEVICE0_ASTATUS_DEVICE_BLOCKED             (0x07)</span>
<span class="cm">/* specific values for SATA Init failures */</span>
<span class="cp">#define MPI2_SAS_DEVICE0_ASTATUS_SIF_UNKNOWN                (0x10)</span>
<span class="cp">#define MPI2_SAS_DEVICE0_ASTATUS_SIF_AFFILIATION_CONFLICT   (0x11)</span>
<span class="cp">#define MPI2_SAS_DEVICE0_ASTATUS_SIF_DIAG                   (0x12)</span>
<span class="cp">#define MPI2_SAS_DEVICE0_ASTATUS_SIF_IDENTIFICATION         (0x13)</span>
<span class="cp">#define MPI2_SAS_DEVICE0_ASTATUS_SIF_CHECK_POWER            (0x14)</span>
<span class="cp">#define MPI2_SAS_DEVICE0_ASTATUS_SIF_PIO_SN                 (0x15)</span>
<span class="cp">#define MPI2_SAS_DEVICE0_ASTATUS_SIF_MDMA_SN                (0x16)</span>
<span class="cp">#define MPI2_SAS_DEVICE0_ASTATUS_SIF_UDMA_SN                (0x17)</span>
<span class="cp">#define MPI2_SAS_DEVICE0_ASTATUS_SIF_ZONING_VIOLATION       (0x18)</span>
<span class="cp">#define MPI2_SAS_DEVICE0_ASTATUS_SIF_NOT_ADDRESSABLE        (0x19)</span>
<span class="cp">#define MPI2_SAS_DEVICE0_ASTATUS_SIF_MAX                    (0x1F)</span>

<span class="cm">/* see mpi2_sas.h for values for SAS Device Page 0 DeviceInfo values */</span>

<span class="cm">/* values for SAS Device Page 0 Flags field */</span>
<span class="cp">#define MPI2_SAS_DEVICE0_FLAGS_UNAUTHORIZED_DEVICE          (0x8000)</span>
<span class="cp">#define MPI2_SAS_DEVICE0_FLAGS_SLUMBER_PM_CAPABLE           (0x1000)</span>
<span class="cp">#define MPI2_SAS_DEVICE0_FLAGS_PARTIAL_PM_CAPABLE           (0x0800)</span>
<span class="cp">#define MPI2_SAS_DEVICE0_FLAGS_SATA_ASYNCHRONOUS_NOTIFY     (0x0400)</span>
<span class="cp">#define MPI2_SAS_DEVICE0_FLAGS_SATA_SW_PRESERVE             (0x0200)</span>
<span class="cp">#define MPI2_SAS_DEVICE0_FLAGS_UNSUPPORTED_DEVICE           (0x0100)</span>
<span class="cp">#define MPI2_SAS_DEVICE0_FLAGS_SATA_48BIT_LBA_SUPPORTED     (0x0080)</span>
<span class="cp">#define MPI2_SAS_DEVICE0_FLAGS_SATA_SMART_SUPPORTED         (0x0040)</span>
<span class="cp">#define MPI2_SAS_DEVICE0_FLAGS_SATA_NCQ_SUPPORTED           (0x0020)</span>
<span class="cp">#define MPI2_SAS_DEVICE0_FLAGS_SATA_FUA_SUPPORTED           (0x0010)</span>
<span class="cp">#define MPI2_SAS_DEVICE0_FLAGS_PORT_SELECTOR_ATTACH         (0x0008)</span>
<span class="cp">#define MPI2_SAS_DEVICE0_FLAGS_DEVICE_PRESENT               (0x0001)</span>


<span class="cm">/* SAS Device Page 1 */</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_PAGE_SAS_DEV_1</span>
<span class="p">{</span>
    <span class="n">MPI2_CONFIG_EXTENDED_PAGE_HEADER</span>    <span class="n">Header</span><span class="p">;</span>                 <span class="cm">/* 0x00 */</span>
    <span class="n">U32</span>                                 <span class="n">Reserved1</span><span class="p">;</span>              <span class="cm">/* 0x08 */</span>
    <span class="n">U64</span>                                 <span class="n">SASAddress</span><span class="p">;</span>             <span class="cm">/* 0x0C */</span>
    <span class="n">U32</span>                                 <span class="n">Reserved2</span><span class="p">;</span>              <span class="cm">/* 0x14 */</span>
    <span class="n">U16</span>                                 <span class="n">DevHandle</span><span class="p">;</span>              <span class="cm">/* 0x18 */</span>
    <span class="n">U16</span>                                 <span class="n">Reserved3</span><span class="p">;</span>              <span class="cm">/* 0x1A */</span>
    <span class="n">U8</span>                                  <span class="n">InitialRegDeviceFIS</span><span class="p">[</span><span class="mi">20</span><span class="p">];</span><span class="cm">/* 0x1C */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_PAGE_SAS_DEV_1</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_SAS_DEV_1</span><span class="p">,</span>
  <span class="n">Mpi2SasDevicePage1_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2SasDevicePage1_t</span><span class="p">;</span>

<span class="cp">#define MPI2_SASDEVICE1_PAGEVERSION         (0x01)</span>


<span class="cm">/****************************************************************************</span>
<span class="cm">*   SAS PHY Config Pages</span>
<span class="cm">****************************************************************************/</span>

<span class="cm">/* SAS PHY Page 0 */</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_PAGE_SAS_PHY_0</span>
<span class="p">{</span>
    <span class="n">MPI2_CONFIG_EXTENDED_PAGE_HEADER</span>    <span class="n">Header</span><span class="p">;</span>                 <span class="cm">/* 0x00 */</span>
    <span class="n">U16</span>                                 <span class="n">OwnerDevHandle</span><span class="p">;</span>         <span class="cm">/* 0x08 */</span>
    <span class="n">U16</span>                                 <span class="n">Reserved1</span><span class="p">;</span>              <span class="cm">/* 0x0A */</span>
    <span class="n">U16</span>                                 <span class="n">AttachedDevHandle</span><span class="p">;</span>      <span class="cm">/* 0x0C */</span>
    <span class="n">U8</span>                                  <span class="n">AttachedPhyIdentifier</span><span class="p">;</span>  <span class="cm">/* 0x0E */</span>
    <span class="n">U8</span>                                  <span class="n">Reserved2</span><span class="p">;</span>              <span class="cm">/* 0x0F */</span>
    <span class="n">U32</span>                                 <span class="n">AttachedPhyInfo</span><span class="p">;</span>        <span class="cm">/* 0x10 */</span>
    <span class="n">U8</span>                                  <span class="n">ProgrammedLinkRate</span><span class="p">;</span>     <span class="cm">/* 0x14 */</span>
    <span class="n">U8</span>                                  <span class="n">HwLinkRate</span><span class="p">;</span>             <span class="cm">/* 0x15 */</span>
    <span class="n">U8</span>                                  <span class="n">ChangeCount</span><span class="p">;</span>            <span class="cm">/* 0x16 */</span>
    <span class="n">U8</span>                                  <span class="n">Flags</span><span class="p">;</span>                  <span class="cm">/* 0x17 */</span>
    <span class="n">U32</span>                                 <span class="n">PhyInfo</span><span class="p">;</span>                <span class="cm">/* 0x18 */</span>
    <span class="n">U8</span>                                  <span class="n">NegotiatedLinkRate</span><span class="p">;</span>     <span class="cm">/* 0x1C */</span>
    <span class="n">U8</span>                                  <span class="n">Reserved3</span><span class="p">;</span>              <span class="cm">/* 0x1D */</span>
    <span class="n">U16</span>                                 <span class="n">Reserved4</span><span class="p">;</span>              <span class="cm">/* 0x1E */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_PAGE_SAS_PHY_0</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_SAS_PHY_0</span><span class="p">,</span>
  <span class="n">Mpi2SasPhyPage0_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2SasPhyPage0_t</span><span class="p">;</span>

<span class="cp">#define MPI2_SASPHY0_PAGEVERSION            (0x03)</span>

<span class="cm">/* use MPI2_SAS_APHYINFO_ defines for AttachedPhyInfo field */</span>

<span class="cm">/* use MPI2_SAS_PRATE_ defines for the ProgrammedLinkRate field */</span>

<span class="cm">/* use MPI2_SAS_HWRATE_ defines for the HwLinkRate field */</span>

<span class="cm">/* values for SAS PHY Page 0 Flags field */</span>
<span class="cp">#define MPI2_SAS_PHY0_FLAGS_SGPIO_DIRECT_ATTACH_ENC             (0x01)</span>

<span class="cm">/* use MPI2_SAS_PHYINFO_ for the PhyInfo field */</span>

<span class="cm">/* use MPI2_SAS_NEG_LINK_RATE_ defines for the NegotiatedLinkRate field */</span>


<span class="cm">/* SAS PHY Page 1 */</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_PAGE_SAS_PHY_1</span>
<span class="p">{</span>
    <span class="n">MPI2_CONFIG_EXTENDED_PAGE_HEADER</span>    <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 0x00 */</span>
    <span class="n">U32</span>                                 <span class="n">Reserved1</span><span class="p">;</span>                  <span class="cm">/* 0x08 */</span>
    <span class="n">U32</span>                                 <span class="n">InvalidDwordCount</span><span class="p">;</span>          <span class="cm">/* 0x0C */</span>
    <span class="n">U32</span>                                 <span class="n">RunningDisparityErrorCount</span><span class="p">;</span> <span class="cm">/* 0x10 */</span>
    <span class="n">U32</span>                                 <span class="n">LossDwordSynchCount</span><span class="p">;</span>        <span class="cm">/* 0x14 */</span>
    <span class="n">U32</span>                                 <span class="n">PhyResetProblemCount</span><span class="p">;</span>       <span class="cm">/* 0x18 */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_PAGE_SAS_PHY_1</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_SAS_PHY_1</span><span class="p">,</span>
  <span class="n">Mpi2SasPhyPage1_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2SasPhyPage1_t</span><span class="p">;</span>

<span class="cp">#define MPI2_SASPHY1_PAGEVERSION            (0x01)</span>


<span class="cm">/* SAS PHY Page 2 */</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_SASPHY2_PHY_EVENT</span> <span class="p">{</span>
    <span class="n">U8</span>          <span class="n">PhyEventCode</span><span class="p">;</span>       <span class="cm">/* 0x00 */</span>
    <span class="n">U8</span>          <span class="n">Reserved1</span><span class="p">;</span>          <span class="cm">/* 0x01 */</span>
    <span class="n">U16</span>         <span class="n">Reserved2</span><span class="p">;</span>          <span class="cm">/* 0x02 */</span>
    <span class="n">U32</span>         <span class="n">PhyEventInfo</span><span class="p">;</span>       <span class="cm">/* 0x04 */</span>
<span class="p">}</span> <span class="n">MPI2_SASPHY2_PHY_EVENT</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_SASPHY2_PHY_EVENT</span><span class="p">,</span>
  <span class="n">Mpi2SasPhy2PhyEvent_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2SasPhy2PhyEvent_t</span><span class="p">;</span>

<span class="cm">/* use MPI2_SASPHY3_EVENT_CODE_ for the PhyEventCode field */</span>


<span class="cm">/*</span>
<span class="cm"> * Host code (drivers, BIOS, utilities, etc.) should leave this define set to</span>
<span class="cm"> * one and check the value returned for NumPhyEvents at runtime.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef MPI2_SASPHY2_PHY_EVENT_MAX</span>
<span class="cp">#define MPI2_SASPHY2_PHY_EVENT_MAX      (1)</span>
<span class="cp">#endif</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_PAGE_SAS_PHY_2</span> <span class="p">{</span>
    <span class="n">MPI2_CONFIG_EXTENDED_PAGE_HEADER</span>    <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 0x00 */</span>
    <span class="n">U32</span>                                 <span class="n">Reserved1</span><span class="p">;</span>                  <span class="cm">/* 0x08 */</span>
    <span class="n">U8</span>                                  <span class="n">NumPhyEvents</span><span class="p">;</span>               <span class="cm">/* 0x0C */</span>
    <span class="n">U8</span>                                  <span class="n">Reserved2</span><span class="p">;</span>                  <span class="cm">/* 0x0D */</span>
    <span class="n">U16</span>                                 <span class="n">Reserved3</span><span class="p">;</span>                  <span class="cm">/* 0x0E */</span>
    <span class="n">MPI2_SASPHY2_PHY_EVENT</span>              <span class="n">PhyEvent</span><span class="p">[</span><span class="n">MPI2_SASPHY2_PHY_EVENT_MAX</span><span class="p">];</span>
								<span class="cm">/* 0x10 */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_PAGE_SAS_PHY_2</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_SAS_PHY_2</span><span class="p">,</span>
  <span class="n">Mpi2SasPhyPage2_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2SasPhyPage2_t</span><span class="p">;</span>

<span class="cp">#define MPI2_SASPHY2_PAGEVERSION            (0x00)</span>


<span class="cm">/* SAS PHY Page 3 */</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_SASPHY3_PHY_EVENT_CONFIG</span> <span class="p">{</span>
    <span class="n">U8</span>          <span class="n">PhyEventCode</span><span class="p">;</span>       <span class="cm">/* 0x00 */</span>
    <span class="n">U8</span>          <span class="n">Reserved1</span><span class="p">;</span>          <span class="cm">/* 0x01 */</span>
    <span class="n">U16</span>         <span class="n">Reserved2</span><span class="p">;</span>          <span class="cm">/* 0x02 */</span>
    <span class="n">U8</span>          <span class="n">CounterType</span><span class="p">;</span>        <span class="cm">/* 0x04 */</span>
    <span class="n">U8</span>          <span class="n">ThresholdWindow</span><span class="p">;</span>    <span class="cm">/* 0x05 */</span>
    <span class="n">U8</span>          <span class="n">TimeUnits</span><span class="p">;</span>          <span class="cm">/* 0x06 */</span>
    <span class="n">U8</span>          <span class="n">Reserved3</span><span class="p">;</span>          <span class="cm">/* 0x07 */</span>
    <span class="n">U32</span>         <span class="n">EventThreshold</span><span class="p">;</span>     <span class="cm">/* 0x08 */</span>
    <span class="n">U16</span>         <span class="n">ThresholdFlags</span><span class="p">;</span>     <span class="cm">/* 0x0C */</span>
    <span class="n">U16</span>         <span class="n">Reserved4</span><span class="p">;</span>          <span class="cm">/* 0x0E */</span>
<span class="p">}</span> <span class="n">MPI2_SASPHY3_PHY_EVENT_CONFIG</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_SASPHY3_PHY_EVENT_CONFIG</span><span class="p">,</span>
  <span class="n">Mpi2SasPhy3PhyEventConfig_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2SasPhy3PhyEventConfig_t</span><span class="p">;</span>

<span class="cm">/* values for PhyEventCode field */</span>
<span class="cp">#define MPI2_SASPHY3_EVENT_CODE_NO_EVENT                    (0x00)</span>
<span class="cp">#define MPI2_SASPHY3_EVENT_CODE_INVALID_DWORD               (0x01)</span>
<span class="cp">#define MPI2_SASPHY3_EVENT_CODE_RUNNING_DISPARITY_ERROR     (0x02)</span>
<span class="cp">#define MPI2_SASPHY3_EVENT_CODE_LOSS_DWORD_SYNC             (0x03)</span>
<span class="cp">#define MPI2_SASPHY3_EVENT_CODE_PHY_RESET_PROBLEM           (0x04)</span>
<span class="cp">#define MPI2_SASPHY3_EVENT_CODE_ELASTICITY_BUF_OVERFLOW     (0x05)</span>
<span class="cp">#define MPI2_SASPHY3_EVENT_CODE_RX_ERROR                    (0x06)</span>
<span class="cp">#define MPI2_SASPHY3_EVENT_CODE_RX_ADDR_FRAME_ERROR         (0x20)</span>
<span class="cp">#define MPI2_SASPHY3_EVENT_CODE_TX_AC_OPEN_REJECT           (0x21)</span>
<span class="cp">#define MPI2_SASPHY3_EVENT_CODE_RX_AC_OPEN_REJECT           (0x22)</span>
<span class="cp">#define MPI2_SASPHY3_EVENT_CODE_TX_RC_OPEN_REJECT           (0x23)</span>
<span class="cp">#define MPI2_SASPHY3_EVENT_CODE_RX_RC_OPEN_REJECT           (0x24)</span>
<span class="cp">#define MPI2_SASPHY3_EVENT_CODE_RX_AIP_PARTIAL_WAITING_ON   (0x25)</span>
<span class="cp">#define MPI2_SASPHY3_EVENT_CODE_RX_AIP_CONNECT_WAITING_ON   (0x26)</span>
<span class="cp">#define MPI2_SASPHY3_EVENT_CODE_TX_BREAK                    (0x27)</span>
<span class="cp">#define MPI2_SASPHY3_EVENT_CODE_RX_BREAK                    (0x28)</span>
<span class="cp">#define MPI2_SASPHY3_EVENT_CODE_BREAK_TIMEOUT               (0x29)</span>
<span class="cp">#define MPI2_SASPHY3_EVENT_CODE_CONNECTION                  (0x2A)</span>
<span class="cp">#define MPI2_SASPHY3_EVENT_CODE_PEAKTX_PATHWAY_BLOCKED      (0x2B)</span>
<span class="cp">#define MPI2_SASPHY3_EVENT_CODE_PEAKTX_ARB_WAIT_TIME        (0x2C)</span>
<span class="cp">#define MPI2_SASPHY3_EVENT_CODE_PEAK_ARB_WAIT_TIME          (0x2D)</span>
<span class="cp">#define MPI2_SASPHY3_EVENT_CODE_PEAK_CONNECT_TIME           (0x2E)</span>
<span class="cp">#define MPI2_SASPHY3_EVENT_CODE_TX_SSP_FRAMES               (0x40)</span>
<span class="cp">#define MPI2_SASPHY3_EVENT_CODE_RX_SSP_FRAMES               (0x41)</span>
<span class="cp">#define MPI2_SASPHY3_EVENT_CODE_TX_SSP_ERROR_FRAMES         (0x42)</span>
<span class="cp">#define MPI2_SASPHY3_EVENT_CODE_RX_SSP_ERROR_FRAMES         (0x43)</span>
<span class="cp">#define MPI2_SASPHY3_EVENT_CODE_TX_CREDIT_BLOCKED           (0x44)</span>
<span class="cp">#define MPI2_SASPHY3_EVENT_CODE_RX_CREDIT_BLOCKED           (0x45)</span>
<span class="cp">#define MPI2_SASPHY3_EVENT_CODE_TX_SATA_FRAMES              (0x50)</span>
<span class="cp">#define MPI2_SASPHY3_EVENT_CODE_RX_SATA_FRAMES              (0x51)</span>
<span class="cp">#define MPI2_SASPHY3_EVENT_CODE_SATA_OVERFLOW               (0x52)</span>
<span class="cp">#define MPI2_SASPHY3_EVENT_CODE_TX_SMP_FRAMES               (0x60)</span>
<span class="cp">#define MPI2_SASPHY3_EVENT_CODE_RX_SMP_FRAMES               (0x61)</span>
<span class="cp">#define MPI2_SASPHY3_EVENT_CODE_RX_SMP_ERROR_FRAMES         (0x63)</span>
<span class="cp">#define MPI2_SASPHY3_EVENT_CODE_HOTPLUG_TIMEOUT             (0xD0)</span>
<span class="cp">#define MPI2_SASPHY3_EVENT_CODE_MISALIGNED_MUX_PRIMITIVE    (0xD1)</span>
<span class="cp">#define MPI2_SASPHY3_EVENT_CODE_RX_AIP                      (0xD2)</span>

<span class="cm">/* values for the CounterType field */</span>
<span class="cp">#define MPI2_SASPHY3_COUNTER_TYPE_WRAPPING                  (0x00)</span>
<span class="cp">#define MPI2_SASPHY3_COUNTER_TYPE_SATURATING                (0x01)</span>
<span class="cp">#define MPI2_SASPHY3_COUNTER_TYPE_PEAK_VALUE                (0x02)</span>

<span class="cm">/* values for the TimeUnits field */</span>
<span class="cp">#define MPI2_SASPHY3_TIME_UNITS_10_MICROSECONDS             (0x00)</span>
<span class="cp">#define MPI2_SASPHY3_TIME_UNITS_100_MICROSECONDS            (0x01)</span>
<span class="cp">#define MPI2_SASPHY3_TIME_UNITS_1_MILLISECOND               (0x02)</span>
<span class="cp">#define MPI2_SASPHY3_TIME_UNITS_10_MILLISECONDS             (0x03)</span>

<span class="cm">/* values for the ThresholdFlags field */</span>
<span class="cp">#define MPI2_SASPHY3_TFLAGS_PHY_RESET                       (0x0002)</span>
<span class="cp">#define MPI2_SASPHY3_TFLAGS_EVENT_NOTIFY                    (0x0001)</span>

<span class="cm">/*</span>
<span class="cm"> * Host code (drivers, BIOS, utilities, etc.) should leave this define set to</span>
<span class="cm"> * one and check the value returned for NumPhyEvents at runtime.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef MPI2_SASPHY3_PHY_EVENT_MAX</span>
<span class="cp">#define MPI2_SASPHY3_PHY_EVENT_MAX      (1)</span>
<span class="cp">#endif</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_PAGE_SAS_PHY_3</span> <span class="p">{</span>
    <span class="n">MPI2_CONFIG_EXTENDED_PAGE_HEADER</span>    <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 0x00 */</span>
    <span class="n">U32</span>                                 <span class="n">Reserved1</span><span class="p">;</span>                  <span class="cm">/* 0x08 */</span>
    <span class="n">U8</span>                                  <span class="n">NumPhyEvents</span><span class="p">;</span>               <span class="cm">/* 0x0C */</span>
    <span class="n">U8</span>                                  <span class="n">Reserved2</span><span class="p">;</span>                  <span class="cm">/* 0x0D */</span>
    <span class="n">U16</span>                                 <span class="n">Reserved3</span><span class="p">;</span>                  <span class="cm">/* 0x0E */</span>
    <span class="n">MPI2_SASPHY3_PHY_EVENT_CONFIG</span>       <span class="n">PhyEventConfig</span>
					<span class="p">[</span><span class="n">MPI2_SASPHY3_PHY_EVENT_MAX</span><span class="p">];</span> <span class="cm">/* 0x10 */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_PAGE_SAS_PHY_3</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_SAS_PHY_3</span><span class="p">,</span>
  <span class="n">Mpi2SasPhyPage3_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2SasPhyPage3_t</span><span class="p">;</span>

<span class="cp">#define MPI2_SASPHY3_PAGEVERSION            (0x00)</span>


<span class="cm">/* SAS PHY Page 4 */</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_PAGE_SAS_PHY_4</span> <span class="p">{</span>
    <span class="n">MPI2_CONFIG_EXTENDED_PAGE_HEADER</span>    <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 0x00 */</span>
    <span class="n">U16</span>                                 <span class="n">Reserved1</span><span class="p">;</span>                  <span class="cm">/* 0x08 */</span>
    <span class="n">U8</span>                                  <span class="n">Reserved2</span><span class="p">;</span>                  <span class="cm">/* 0x0A */</span>
    <span class="n">U8</span>                                  <span class="n">Flags</span><span class="p">;</span>                      <span class="cm">/* 0x0B */</span>
    <span class="n">U8</span>                                  <span class="n">InitialFrame</span><span class="p">[</span><span class="mi">28</span><span class="p">];</span>           <span class="cm">/* 0x0C */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_PAGE_SAS_PHY_4</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_SAS_PHY_4</span><span class="p">,</span>
  <span class="n">Mpi2SasPhyPage4_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2SasPhyPage4_t</span><span class="p">;</span>

<span class="cp">#define MPI2_SASPHY4_PAGEVERSION            (0x00)</span>

<span class="cm">/* values for the Flags field */</span>
<span class="cp">#define MPI2_SASPHY4_FLAGS_FRAME_VALID        (0x02)</span>
<span class="cp">#define MPI2_SASPHY4_FLAGS_SATA_FRAME         (0x01)</span>




<span class="cm">/****************************************************************************</span>
<span class="cm">*   SAS Port Config Pages</span>
<span class="cm">****************************************************************************/</span>

<span class="cm">/* SAS Port Page 0 */</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_PAGE_SAS_PORT_0</span>
<span class="p">{</span>
    <span class="n">MPI2_CONFIG_EXTENDED_PAGE_HEADER</span>    <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 0x00 */</span>
    <span class="n">U8</span>                                  <span class="n">PortNumber</span><span class="p">;</span>                 <span class="cm">/* 0x08 */</span>
    <span class="n">U8</span>                                  <span class="n">PhysicalPort</span><span class="p">;</span>               <span class="cm">/* 0x09 */</span>
    <span class="n">U8</span>                                  <span class="n">PortWidth</span><span class="p">;</span>                  <span class="cm">/* 0x0A */</span>
    <span class="n">U8</span>                                  <span class="n">PhysicalPortWidth</span><span class="p">;</span>          <span class="cm">/* 0x0B */</span>
    <span class="n">U8</span>                                  <span class="n">ZoneGroup</span><span class="p">;</span>                  <span class="cm">/* 0x0C */</span>
    <span class="n">U8</span>                                  <span class="n">Reserved1</span><span class="p">;</span>                  <span class="cm">/* 0x0D */</span>
    <span class="n">U16</span>                                 <span class="n">Reserved2</span><span class="p">;</span>                  <span class="cm">/* 0x0E */</span>
    <span class="n">U64</span>                                 <span class="n">SASAddress</span><span class="p">;</span>                 <span class="cm">/* 0x10 */</span>
    <span class="n">U32</span>                                 <span class="n">DeviceInfo</span><span class="p">;</span>                 <span class="cm">/* 0x18 */</span>
    <span class="n">U32</span>                                 <span class="n">Reserved3</span><span class="p">;</span>                  <span class="cm">/* 0x1C */</span>
    <span class="n">U32</span>                                 <span class="n">Reserved4</span><span class="p">;</span>                  <span class="cm">/* 0x20 */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_PAGE_SAS_PORT_0</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_SAS_PORT_0</span><span class="p">,</span>
  <span class="n">Mpi2SasPortPage0_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2SasPortPage0_t</span><span class="p">;</span>

<span class="cp">#define MPI2_SASPORT0_PAGEVERSION           (0x00)</span>

<span class="cm">/* see mpi2_sas.h for values for SAS Port Page 0 DeviceInfo values */</span>


<span class="cm">/****************************************************************************</span>
<span class="cm">*   SAS Enclosure Config Pages</span>
<span class="cm">****************************************************************************/</span>

<span class="cm">/* SAS Enclosure Page 0 */</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_PAGE_SAS_ENCLOSURE_0</span>
<span class="p">{</span>
    <span class="n">MPI2_CONFIG_EXTENDED_PAGE_HEADER</span>    <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 0x00 */</span>
    <span class="n">U32</span>                                 <span class="n">Reserved1</span><span class="p">;</span>                  <span class="cm">/* 0x08 */</span>
    <span class="n">U64</span>                                 <span class="n">EnclosureLogicalID</span><span class="p">;</span>         <span class="cm">/* 0x0C */</span>
    <span class="n">U16</span>                                 <span class="n">Flags</span><span class="p">;</span>                      <span class="cm">/* 0x14 */</span>
    <span class="n">U16</span>                                 <span class="n">EnclosureHandle</span><span class="p">;</span>            <span class="cm">/* 0x16 */</span>
    <span class="n">U16</span>                                 <span class="n">NumSlots</span><span class="p">;</span>                   <span class="cm">/* 0x18 */</span>
    <span class="n">U16</span>                                 <span class="n">StartSlot</span><span class="p">;</span>                  <span class="cm">/* 0x1A */</span>
    <span class="n">U16</span>                                 <span class="n">Reserved2</span><span class="p">;</span>                  <span class="cm">/* 0x1C */</span>
    <span class="n">U16</span>                                 <span class="n">SEPDevHandle</span><span class="p">;</span>               <span class="cm">/* 0x1E */</span>
    <span class="n">U32</span>                                 <span class="n">Reserved3</span><span class="p">;</span>                  <span class="cm">/* 0x20 */</span>
    <span class="n">U32</span>                                 <span class="n">Reserved4</span><span class="p">;</span>                  <span class="cm">/* 0x24 */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_PAGE_SAS_ENCLOSURE_0</span><span class="p">,</span>
  <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_SAS_ENCLOSURE_0</span><span class="p">,</span>
  <span class="n">Mpi2SasEnclosurePage0_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2SasEnclosurePage0_t</span><span class="p">;</span>

<span class="cp">#define MPI2_SASENCLOSURE0_PAGEVERSION      (0x03)</span>

<span class="cm">/* values for SAS Enclosure Page 0 Flags field */</span>
<span class="cp">#define MPI2_SAS_ENCLS0_FLAGS_MNG_MASK              (0x000F)</span>
<span class="cp">#define MPI2_SAS_ENCLS0_FLAGS_MNG_UNKNOWN           (0x0000)</span>
<span class="cp">#define MPI2_SAS_ENCLS0_FLAGS_MNG_IOC_SES           (0x0001)</span>
<span class="cp">#define MPI2_SAS_ENCLS0_FLAGS_MNG_IOC_SGPIO         (0x0002)</span>
<span class="cp">#define MPI2_SAS_ENCLS0_FLAGS_MNG_EXP_SGPIO         (0x0003)</span>
<span class="cp">#define MPI2_SAS_ENCLS0_FLAGS_MNG_SES_ENCLOSURE     (0x0004)</span>
<span class="cp">#define MPI2_SAS_ENCLS0_FLAGS_MNG_IOC_GPIO          (0x0005)</span>


<span class="cm">/****************************************************************************</span>
<span class="cm">*   Log Config Page</span>
<span class="cm">****************************************************************************/</span>

<span class="cm">/* Log Page 0 */</span>

<span class="cm">/*</span>
<span class="cm"> * Host code (drivers, BIOS, utilities, etc.) should leave this define set to</span>
<span class="cm"> * one and check the value returned for NumLogEntries at runtime.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef MPI2_LOG_0_NUM_LOG_ENTRIES</span>
<span class="cp">#define MPI2_LOG_0_NUM_LOG_ENTRIES          (1)</span>
<span class="cp">#endif</span>

<span class="cp">#define MPI2_LOG_0_LOG_DATA_LENGTH          (0x1C)</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_LOG_0_ENTRY</span>
<span class="p">{</span>
    <span class="n">U64</span>         <span class="n">TimeStamp</span><span class="p">;</span>                          <span class="cm">/* 0x00 */</span>
    <span class="n">U32</span>         <span class="n">Reserved1</span><span class="p">;</span>                          <span class="cm">/* 0x08 */</span>
    <span class="n">U16</span>         <span class="n">LogSequence</span><span class="p">;</span>                        <span class="cm">/* 0x0C */</span>
    <span class="n">U16</span>         <span class="n">LogEntryQualifier</span><span class="p">;</span>                  <span class="cm">/* 0x0E */</span>
    <span class="n">U8</span>          <span class="n">VP_ID</span><span class="p">;</span>                              <span class="cm">/* 0x10 */</span>
    <span class="n">U8</span>          <span class="n">VF_ID</span><span class="p">;</span>                              <span class="cm">/* 0x11 */</span>
    <span class="n">U16</span>         <span class="n">Reserved2</span><span class="p">;</span>                          <span class="cm">/* 0x12 */</span>
    <span class="n">U8</span>          <span class="n">LogData</span><span class="p">[</span><span class="n">MPI2_LOG_0_LOG_DATA_LENGTH</span><span class="p">];</span><span class="cm">/* 0x14 */</span>
<span class="p">}</span> <span class="n">MPI2_LOG_0_ENTRY</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_LOG_0_ENTRY</span><span class="p">,</span>
  <span class="n">Mpi2Log0Entry_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2Log0Entry_t</span><span class="p">;</span>

<span class="cm">/* values for Log Page 0 LogEntry LogEntryQualifier field */</span>
<span class="cp">#define MPI2_LOG_0_ENTRY_QUAL_ENTRY_UNUSED          (0x0000)</span>
<span class="cp">#define MPI2_LOG_0_ENTRY_QUAL_POWER_ON_RESET        (0x0001)</span>
<span class="cp">#define MPI2_LOG_0_ENTRY_QUAL_TIMESTAMP_UPDATE      (0x0002)</span>
<span class="cp">#define MPI2_LOG_0_ENTRY_QUAL_MIN_IMPLEMENT_SPEC    (0x8000)</span>
<span class="cp">#define MPI2_LOG_0_ENTRY_QUAL_MAX_IMPLEMENT_SPEC    (0xFFFF)</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_PAGE_LOG_0</span>
<span class="p">{</span>
    <span class="n">MPI2_CONFIG_EXTENDED_PAGE_HEADER</span>    <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 0x00 */</span>
    <span class="n">U32</span>                                 <span class="n">Reserved1</span><span class="p">;</span>                  <span class="cm">/* 0x08 */</span>
    <span class="n">U32</span>                                 <span class="n">Reserved2</span><span class="p">;</span>                  <span class="cm">/* 0x0C */</span>
    <span class="n">U16</span>                                 <span class="n">NumLogEntries</span><span class="p">;</span>              <span class="cm">/* 0x10 */</span>
    <span class="n">U16</span>                                 <span class="n">Reserved3</span><span class="p">;</span>                  <span class="cm">/* 0x12 */</span>
    <span class="n">MPI2_LOG_0_ENTRY</span>                    <span class="n">LogEntry</span><span class="p">[</span><span class="n">MPI2_LOG_0_NUM_LOG_ENTRIES</span><span class="p">];</span> <span class="cm">/* 0x14 */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_PAGE_LOG_0</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_LOG_0</span><span class="p">,</span>
  <span class="n">Mpi2LogPage0_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2LogPage0_t</span><span class="p">;</span>

<span class="cp">#define MPI2_LOG_0_PAGEVERSION              (0x02)</span>


<span class="cm">/****************************************************************************</span>
<span class="cm">*   RAID Config Page</span>
<span class="cm">****************************************************************************/</span>

<span class="cm">/* RAID Page 0 */</span>

<span class="cm">/*</span>
<span class="cm"> * Host code (drivers, BIOS, utilities, etc.) should leave this define set to</span>
<span class="cm"> * one and check the value returned for NumElements at runtime.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef MPI2_RAIDCONFIG0_MAX_ELEMENTS</span>
<span class="cp">#define MPI2_RAIDCONFIG0_MAX_ELEMENTS       (1)</span>
<span class="cp">#endif</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_RAIDCONFIG0_CONFIG_ELEMENT</span>
<span class="p">{</span>
    <span class="n">U16</span>                     <span class="n">ElementFlags</span><span class="p">;</span>               <span class="cm">/* 0x00 */</span>
    <span class="n">U16</span>                     <span class="n">VolDevHandle</span><span class="p">;</span>               <span class="cm">/* 0x02 */</span>
    <span class="n">U8</span>                      <span class="n">HotSparePool</span><span class="p">;</span>               <span class="cm">/* 0x04 */</span>
    <span class="n">U8</span>                      <span class="n">PhysDiskNum</span><span class="p">;</span>                <span class="cm">/* 0x05 */</span>
    <span class="n">U16</span>                     <span class="n">PhysDiskDevHandle</span><span class="p">;</span>          <span class="cm">/* 0x06 */</span>
<span class="p">}</span> <span class="n">MPI2_RAIDCONFIG0_CONFIG_ELEMENT</span><span class="p">,</span>
  <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_RAIDCONFIG0_CONFIG_ELEMENT</span><span class="p">,</span>
  <span class="n">Mpi2RaidConfig0ConfigElement_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2RaidConfig0ConfigElement_t</span><span class="p">;</span>

<span class="cm">/* values for the ElementFlags field */</span>
<span class="cp">#define MPI2_RAIDCONFIG0_EFLAGS_MASK_ELEMENT_TYPE       (0x000F)</span>
<span class="cp">#define MPI2_RAIDCONFIG0_EFLAGS_VOLUME_ELEMENT          (0x0000)</span>
<span class="cp">#define MPI2_RAIDCONFIG0_EFLAGS_VOL_PHYS_DISK_ELEMENT   (0x0001)</span>
<span class="cp">#define MPI2_RAIDCONFIG0_EFLAGS_HOT_SPARE_ELEMENT       (0x0002)</span>
<span class="cp">#define MPI2_RAIDCONFIG0_EFLAGS_OCE_ELEMENT             (0x0003)</span>


<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_PAGE_RAID_CONFIGURATION_0</span>
<span class="p">{</span>
    <span class="n">MPI2_CONFIG_EXTENDED_PAGE_HEADER</span>    <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 0x00 */</span>
    <span class="n">U8</span>                                  <span class="n">NumHotSpares</span><span class="p">;</span>               <span class="cm">/* 0x08 */</span>
    <span class="n">U8</span>                                  <span class="n">NumPhysDisks</span><span class="p">;</span>               <span class="cm">/* 0x09 */</span>
    <span class="n">U8</span>                                  <span class="n">NumVolumes</span><span class="p">;</span>                 <span class="cm">/* 0x0A */</span>
    <span class="n">U8</span>                                  <span class="n">ConfigNum</span><span class="p">;</span>                  <span class="cm">/* 0x0B */</span>
    <span class="n">U32</span>                                 <span class="n">Flags</span><span class="p">;</span>                      <span class="cm">/* 0x0C */</span>
    <span class="n">U8</span>                                  <span class="n">ConfigGUID</span><span class="p">[</span><span class="mi">24</span><span class="p">];</span>             <span class="cm">/* 0x10 */</span>
    <span class="n">U32</span>                                 <span class="n">Reserved1</span><span class="p">;</span>                  <span class="cm">/* 0x28 */</span>
    <span class="n">U8</span>                                  <span class="n">NumElements</span><span class="p">;</span>                <span class="cm">/* 0x2C */</span>
    <span class="n">U8</span>                                  <span class="n">Reserved2</span><span class="p">;</span>                  <span class="cm">/* 0x2D */</span>
    <span class="n">U16</span>                                 <span class="n">Reserved3</span><span class="p">;</span>                  <span class="cm">/* 0x2E */</span>
    <span class="n">MPI2_RAIDCONFIG0_CONFIG_ELEMENT</span>     <span class="n">ConfigElement</span><span class="p">[</span><span class="n">MPI2_RAIDCONFIG0_MAX_ELEMENTS</span><span class="p">];</span> <span class="cm">/* 0x30 */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_PAGE_RAID_CONFIGURATION_0</span><span class="p">,</span>
  <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_RAID_CONFIGURATION_0</span><span class="p">,</span>
  <span class="n">Mpi2RaidConfigurationPage0_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2RaidConfigurationPage0_t</span><span class="p">;</span>

<span class="cp">#define MPI2_RAIDCONFIG0_PAGEVERSION            (0x00)</span>

<span class="cm">/* values for RAID Configuration Page 0 Flags field */</span>
<span class="cp">#define MPI2_RAIDCONFIG0_FLAG_FOREIGN_CONFIG        (0x00000001)</span>


<span class="cm">/****************************************************************************</span>
<span class="cm">*   Driver Persistent Mapping Config Pages</span>
<span class="cm">****************************************************************************/</span>

<span class="cm">/* Driver Persistent Mapping Page 0 */</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_PAGE_DRIVER_MAP0_ENTRY</span>
<span class="p">{</span>
    <span class="n">U64</span>                                 <span class="n">PhysicalIdentifier</span><span class="p">;</span>         <span class="cm">/* 0x00 */</span>
    <span class="n">U16</span>                                 <span class="n">MappingInformation</span><span class="p">;</span>         <span class="cm">/* 0x08 */</span>
    <span class="n">U16</span>                                 <span class="n">DeviceIndex</span><span class="p">;</span>                <span class="cm">/* 0x0A */</span>
    <span class="n">U32</span>                                 <span class="n">PhysicalBitsMapping</span><span class="p">;</span>        <span class="cm">/* 0x0C */</span>
    <span class="n">U32</span>                                 <span class="n">Reserved1</span><span class="p">;</span>                  <span class="cm">/* 0x10 */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_PAGE_DRIVER_MAP0_ENTRY</span><span class="p">,</span>
  <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_DRIVER_MAP0_ENTRY</span><span class="p">,</span>
  <span class="n">Mpi2DriverMap0Entry_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2DriverMap0Entry_t</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_PAGE_DRIVER_MAPPING_0</span>
<span class="p">{</span>
    <span class="n">MPI2_CONFIG_EXTENDED_PAGE_HEADER</span>    <span class="n">Header</span><span class="p">;</span>                     <span class="cm">/* 0x00 */</span>
    <span class="n">MPI2_CONFIG_PAGE_DRIVER_MAP0_ENTRY</span>  <span class="n">Entry</span><span class="p">;</span>                      <span class="cm">/* 0x08 */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_PAGE_DRIVER_MAPPING_0</span><span class="p">,</span>
  <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_DRIVER_MAPPING_0</span><span class="p">,</span>
  <span class="n">Mpi2DriverMappingPage0_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2DriverMappingPage0_t</span><span class="p">;</span>

<span class="cp">#define MPI2_DRIVERMAPPING0_PAGEVERSION         (0x00)</span>

<span class="cm">/* values for Driver Persistent Mapping Page 0 MappingInformation field */</span>
<span class="cp">#define MPI2_DRVMAP0_MAPINFO_SLOT_MASK              (0x07F0)</span>
<span class="cp">#define MPI2_DRVMAP0_MAPINFO_SLOT_SHIFT             (4)</span>
<span class="cp">#define MPI2_DRVMAP0_MAPINFO_MISSING_MASK           (0x000F)</span>


<span class="cm">/****************************************************************************</span>
<span class="cm">*   Ethernet Config Pages</span>
<span class="cm">****************************************************************************/</span>

<span class="cm">/* Ethernet Page 0 */</span>

<span class="cm">/* IP address (union of IPv4 and IPv6) */</span>
<span class="k">typedef</span> <span class="k">union</span> <span class="n">_MPI2_ETHERNET_IP_ADDR</span> <span class="p">{</span>
    <span class="n">U32</span>     <span class="n">IPv4Addr</span><span class="p">;</span>
    <span class="n">U32</span>     <span class="n">IPv6Addr</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
<span class="p">}</span> <span class="n">MPI2_ETHERNET_IP_ADDR</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_ETHERNET_IP_ADDR</span><span class="p">,</span>
  <span class="n">Mpi2EthernetIpAddr_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2EthernetIpAddr_t</span><span class="p">;</span>

<span class="cp">#define MPI2_ETHERNET_HOST_NAME_LENGTH          (32)</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_PAGE_ETHERNET_0</span> <span class="p">{</span>
    <span class="n">MPI2_CONFIG_EXTENDED_PAGE_HEADER</span>    <span class="n">Header</span><span class="p">;</span>                 <span class="cm">/* 0x00 */</span>
    <span class="n">U8</span>                                  <span class="n">NumInterfaces</span><span class="p">;</span>          <span class="cm">/* 0x08 */</span>
    <span class="n">U8</span>                                  <span class="n">Reserved0</span><span class="p">;</span>              <span class="cm">/* 0x09 */</span>
    <span class="n">U16</span>                                 <span class="n">Reserved1</span><span class="p">;</span>              <span class="cm">/* 0x0A */</span>
    <span class="n">U32</span>                                 <span class="n">Status</span><span class="p">;</span>                 <span class="cm">/* 0x0C */</span>
    <span class="n">U8</span>                                  <span class="n">MediaState</span><span class="p">;</span>             <span class="cm">/* 0x10 */</span>
    <span class="n">U8</span>                                  <span class="n">Reserved2</span><span class="p">;</span>              <span class="cm">/* 0x11 */</span>
    <span class="n">U16</span>                                 <span class="n">Reserved3</span><span class="p">;</span>              <span class="cm">/* 0x12 */</span>
    <span class="n">U8</span>                                  <span class="n">MacAddress</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>          <span class="cm">/* 0x14 */</span>
    <span class="n">U8</span>                                  <span class="n">Reserved4</span><span class="p">;</span>              <span class="cm">/* 0x1A */</span>
    <span class="n">U8</span>                                  <span class="n">Reserved5</span><span class="p">;</span>              <span class="cm">/* 0x1B */</span>
    <span class="n">MPI2_ETHERNET_IP_ADDR</span>               <span class="n">IpAddress</span><span class="p">;</span>              <span class="cm">/* 0x1C */</span>
    <span class="n">MPI2_ETHERNET_IP_ADDR</span>               <span class="n">SubnetMask</span><span class="p">;</span>             <span class="cm">/* 0x2C */</span>
    <span class="n">MPI2_ETHERNET_IP_ADDR</span>               <span class="n">GatewayIpAddress</span><span class="p">;</span>       <span class="cm">/* 0x3C */</span>
    <span class="n">MPI2_ETHERNET_IP_ADDR</span>               <span class="n">DNS1IpAddress</span><span class="p">;</span>          <span class="cm">/* 0x4C */</span>
    <span class="n">MPI2_ETHERNET_IP_ADDR</span>               <span class="n">DNS2IpAddress</span><span class="p">;</span>          <span class="cm">/* 0x5C */</span>
    <span class="n">MPI2_ETHERNET_IP_ADDR</span>               <span class="n">DhcpIpAddress</span><span class="p">;</span>          <span class="cm">/* 0x6C */</span>
    <span class="n">U8</span>                                  <span class="n">HostName</span>
				<span class="p">[</span><span class="n">MPI2_ETHERNET_HOST_NAME_LENGTH</span><span class="p">];</span><span class="cm">/* 0x7C */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_PAGE_ETHERNET_0</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_ETHERNET_0</span><span class="p">,</span>
  <span class="n">Mpi2EthernetPage0_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2EthernetPage0_t</span><span class="p">;</span>

<span class="cp">#define MPI2_ETHERNETPAGE0_PAGEVERSION   (0x00)</span>

<span class="cm">/* values for Ethernet Page 0 Status field */</span>
<span class="cp">#define MPI2_ETHPG0_STATUS_IPV6_CAPABLE             (0x80000000)</span>
<span class="cp">#define MPI2_ETHPG0_STATUS_IPV4_CAPABLE             (0x40000000)</span>
<span class="cp">#define MPI2_ETHPG0_STATUS_CONSOLE_CONNECTED        (0x20000000)</span>
<span class="cp">#define MPI2_ETHPG0_STATUS_DEFAULT_IF               (0x00000100)</span>
<span class="cp">#define MPI2_ETHPG0_STATUS_FW_DWNLD_ENABLED         (0x00000080)</span>
<span class="cp">#define MPI2_ETHPG0_STATUS_TELNET_ENABLED           (0x00000040)</span>
<span class="cp">#define MPI2_ETHPG0_STATUS_SSH2_ENABLED             (0x00000020)</span>
<span class="cp">#define MPI2_ETHPG0_STATUS_DHCP_CLIENT_ENABLED      (0x00000010)</span>
<span class="cp">#define MPI2_ETHPG0_STATUS_IPV6_ENABLED             (0x00000008)</span>
<span class="cp">#define MPI2_ETHPG0_STATUS_IPV4_ENABLED             (0x00000004)</span>
<span class="cp">#define MPI2_ETHPG0_STATUS_IPV6_ADDRESSES           (0x00000002)</span>
<span class="cp">#define MPI2_ETHPG0_STATUS_ETH_IF_ENABLED           (0x00000001)</span>

<span class="cm">/* values for Ethernet Page 0 MediaState field */</span>
<span class="cp">#define MPI2_ETHPG0_MS_DUPLEX_MASK                  (0x80)</span>
<span class="cp">#define MPI2_ETHPG0_MS_HALF_DUPLEX                  (0x00)</span>
<span class="cp">#define MPI2_ETHPG0_MS_FULL_DUPLEX                  (0x80)</span>

<span class="cp">#define MPI2_ETHPG0_MS_CONNECT_SPEED_MASK           (0x07)</span>
<span class="cp">#define MPI2_ETHPG0_MS_NOT_CONNECTED                (0x00)</span>
<span class="cp">#define MPI2_ETHPG0_MS_10MBIT                       (0x01)</span>
<span class="cp">#define MPI2_ETHPG0_MS_100MBIT                      (0x02)</span>
<span class="cp">#define MPI2_ETHPG0_MS_1GBIT                        (0x03)</span>


<span class="cm">/* Ethernet Page 1 */</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_PAGE_ETHERNET_1</span> <span class="p">{</span>
    <span class="n">MPI2_CONFIG_EXTENDED_PAGE_HEADER</span>    <span class="n">Header</span><span class="p">;</span>                 <span class="cm">/* 0x00 */</span>
    <span class="n">U32</span>                                 <span class="n">Reserved0</span><span class="p">;</span>              <span class="cm">/* 0x08 */</span>
    <span class="n">U32</span>                                 <span class="n">Flags</span><span class="p">;</span>                  <span class="cm">/* 0x0C */</span>
    <span class="n">U8</span>                                  <span class="n">MediaState</span><span class="p">;</span>             <span class="cm">/* 0x10 */</span>
    <span class="n">U8</span>                                  <span class="n">Reserved1</span><span class="p">;</span>              <span class="cm">/* 0x11 */</span>
    <span class="n">U16</span>                                 <span class="n">Reserved2</span><span class="p">;</span>              <span class="cm">/* 0x12 */</span>
    <span class="n">U8</span>                                  <span class="n">MacAddress</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>          <span class="cm">/* 0x14 */</span>
    <span class="n">U8</span>                                  <span class="n">Reserved3</span><span class="p">;</span>              <span class="cm">/* 0x1A */</span>
    <span class="n">U8</span>                                  <span class="n">Reserved4</span><span class="p">;</span>              <span class="cm">/* 0x1B */</span>
    <span class="n">MPI2_ETHERNET_IP_ADDR</span>               <span class="n">StaticIpAddress</span><span class="p">;</span>        <span class="cm">/* 0x1C */</span>
    <span class="n">MPI2_ETHERNET_IP_ADDR</span>               <span class="n">StaticSubnetMask</span><span class="p">;</span>       <span class="cm">/* 0x2C */</span>
    <span class="n">MPI2_ETHERNET_IP_ADDR</span>               <span class="n">StaticGatewayIpAddress</span><span class="p">;</span> <span class="cm">/* 0x3C */</span>
    <span class="n">MPI2_ETHERNET_IP_ADDR</span>               <span class="n">StaticDNS1IpAddress</span><span class="p">;</span>    <span class="cm">/* 0x4C */</span>
    <span class="n">MPI2_ETHERNET_IP_ADDR</span>               <span class="n">StaticDNS2IpAddress</span><span class="p">;</span>    <span class="cm">/* 0x5C */</span>
    <span class="n">U32</span>                                 <span class="n">Reserved5</span><span class="p">;</span>              <span class="cm">/* 0x6C */</span>
    <span class="n">U32</span>                                 <span class="n">Reserved6</span><span class="p">;</span>              <span class="cm">/* 0x70 */</span>
    <span class="n">U32</span>                                 <span class="n">Reserved7</span><span class="p">;</span>              <span class="cm">/* 0x74 */</span>
    <span class="n">U32</span>                                 <span class="n">Reserved8</span><span class="p">;</span>              <span class="cm">/* 0x78 */</span>
    <span class="n">U8</span>                                  <span class="n">HostName</span>
				<span class="p">[</span><span class="n">MPI2_ETHERNET_HOST_NAME_LENGTH</span><span class="p">];</span><span class="cm">/* 0x7C */</span>
<span class="p">}</span> <span class="n">MPI2_CONFIG_PAGE_ETHERNET_1</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_ETHERNET_1</span><span class="p">,</span>
  <span class="n">Mpi2EthernetPage1_t</span><span class="p">,</span> <span class="n">MPI2_POINTER</span> <span class="n">pMpi2EthernetPage1_t</span><span class="p">;</span>

<span class="cp">#define MPI2_ETHERNETPAGE1_PAGEVERSION   (0x00)</span>

<span class="cm">/* values for Ethernet Page 1 Flags field */</span>
<span class="cp">#define MPI2_ETHPG1_FLAG_SET_DEFAULT_IF             (0x00000100)</span>
<span class="cp">#define MPI2_ETHPG1_FLAG_ENABLE_FW_DOWNLOAD         (0x00000080)</span>
<span class="cp">#define MPI2_ETHPG1_FLAG_ENABLE_TELNET              (0x00000040)</span>
<span class="cp">#define MPI2_ETHPG1_FLAG_ENABLE_SSH2                (0x00000020)</span>
<span class="cp">#define MPI2_ETHPG1_FLAG_ENABLE_DHCP_CLIENT         (0x00000010)</span>
<span class="cp">#define MPI2_ETHPG1_FLAG_ENABLE_IPV6                (0x00000008)</span>
<span class="cp">#define MPI2_ETHPG1_FLAG_ENABLE_IPV4                (0x00000004)</span>
<span class="cp">#define MPI2_ETHPG1_FLAG_USE_IPV6_ADDRESSES         (0x00000002)</span>
<span class="cp">#define MPI2_ETHPG1_FLAG_ENABLE_ETH_IF              (0x00000001)</span>

<span class="cm">/* values for Ethernet Page 1 MediaState field */</span>
<span class="cp">#define MPI2_ETHPG1_MS_DUPLEX_MASK                  (0x80)</span>
<span class="cp">#define MPI2_ETHPG1_MS_HALF_DUPLEX                  (0x00)</span>
<span class="cp">#define MPI2_ETHPG1_MS_FULL_DUPLEX                  (0x80)</span>

<span class="cp">#define MPI2_ETHPG1_MS_DATA_RATE_MASK               (0x07)</span>
<span class="cp">#define MPI2_ETHPG1_MS_DATA_RATE_AUTO               (0x00)</span>
<span class="cp">#define MPI2_ETHPG1_MS_DATA_RATE_10MBIT             (0x01)</span>
<span class="cp">#define MPI2_ETHPG1_MS_DATA_RATE_100MBIT            (0x02)</span>
<span class="cp">#define MPI2_ETHPG1_MS_DATA_RATE_1GBIT              (0x03)</span>


<span class="cm">/****************************************************************************</span>
<span class="cm">*   Extended Manufacturing Config Pages</span>
<span class="cm">****************************************************************************/</span>

<span class="cm">/*</span>
<span class="cm"> * Generic structure to use for product-specific extended manufacturing pages</span>
<span class="cm"> * (currently Extended Manufacturing Page 40 through Extended Manufacturing</span>
<span class="cm"> * Page 60).</span>
<span class="cm"> */</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_MPI2_CONFIG_PAGE_EXT_MAN_PS</span> <span class="p">{</span>
	<span class="n">MPI2_CONFIG_EXTENDED_PAGE_HEADER</span>    <span class="n">Header</span><span class="p">;</span>                 <span class="cm">/* 0x00 */</span>
	<span class="n">U32</span>                                 <span class="n">ProductSpecificInfo</span><span class="p">;</span>    <span class="cm">/* 0x08 */</span>
<span class="p">}</span>	<span class="n">MPI2_CONFIG_PAGE_EXT_MAN_PS</span><span class="p">,</span>
	<span class="n">MPI2_POINTER</span> <span class="n">PTR_MPI2_CONFIG_PAGE_EXT_MAN_PS</span><span class="p">,</span>
	<span class="n">Mpi2ExtManufacturingPagePS_t</span><span class="p">,</span>
	<span class="n">MPI2_POINTER</span> <span class="n">pMpi2ExtManufacturingPagePS_t</span><span class="p">;</span>

<span class="cm">/* PageVersion should be provided by product-specific code */</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
