(module "CAPCWR6729X317" (layer "F.Cu") (tedit "836EDC8D") (descr "Capacitor,wire-rect.,Chip;6.73mm L X 2.86mm W X 3.17mm H") (attr smd) (fp_text reference "REF**" (at 0 0) (layer "F.SilkS") (effects (font (size 0.8 0.8) (thickness 0.15)))) (fp_text value "CAPCWR6729X317" (at 0 0) (layer "F.Fab") (effects (font (size 0.8 0.8) (thickness 0.15)))) (fp_line (start -1.621 1.296) (end 1.621 1.296) (layer "F.SilkS") (width 0.35)) (fp_line (start 1.621 1.296) (end -1.621 1.296) (layer "F.SilkS") (width 0.35)) (fp_line (start -1.621 -1.296) (end 1.621 -1.296) (layer "F.SilkS") (width 0.35)) (fp_line (start 1.621 -1.296) (end -1.621 -1.296) (layer "F.SilkS") (width 0.35)) (fp_line (start -4.36 0.0) (end -4.233 -0.127) (layer "F.SilkS") (width 0.35)) (fp_line (start -4.233 -0.127) (end -4.106 0.0) (layer "F.SilkS") (width 0.35)) (fp_line (start -4.106 0.0) (end -4.233 0.127) (layer "F.SilkS") (width 0.35)) (fp_line (start -4.233 0.127) (end -4.36 0.0) (layer "F.SilkS") (width 0.35)) (fp_line (start -4.46 -1.65) (end 3.825 -1.65) (layer "F.CrtYd") (width 0.15)) (fp_line (start 3.825 -1.65) (end 3.825 1.65) (layer "F.CrtYd") (width 0.15)) (fp_line (start 3.825 1.65) (end -4.46 1.65) (layer "F.CrtYd") (width 0.15)) (fp_line (start -4.46 1.65) (end -4.46 -1.65) (layer "F.CrtYd") (width 0.15)) (pad "1" smd rect (at -2.8 -0.0) (size 1.85 3.1) (layers "F.Cu" "F.Paste" "F.Mask")) (pad "2" smd rect (at 2.8 -0.0) (size 1.85 3.1) (layers "F.Cu" "F.Paste" "F.Mask")))