// Seed: 1973076978
module module_0 (
    input tri id_0
);
  always if (1) id_2 <= 1;
endmodule
module module_1 (
    output tri0 id_0,
    input tri id_1,
    input uwire id_2,
    input tri1 id_3,
    input supply1 id_4,
    input tri0 id_5,
    output wor id_6,
    input tri id_7,
    input wire id_8,
    input tri0 id_9,
    output tri1 id_10,
    input wire id_11
);
  id_13(
      1, 1'b0
  );
  module_0 modCall_1 (id_11);
  assign modCall_1.id_2 = 0;
  wire id_14;
  wire id_15, id_16;
  assign id_0 = 1;
  id_17(
      1
  );
endmodule
