$date
	Thu Jun 01 20:49:20 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module main $end
$var wire 3 ! tipo [2:0] $end
$var wire 5 " rs2 [4:0] $end
$var wire 5 # rs1 [4:0] $end
$var wire 1 $ regiwrite $end
$var wire 32 % reg9 [31:0] $end
$var wire 32 & reg8 [31:0] $end
$var wire 32 ' reg7 [31:0] $end
$var wire 32 ( reg6 [31:0] $end
$var wire 32 ) reg5 [31:0] $end
$var wire 32 * reg4 [31:0] $end
$var wire 32 + reg31 [31:0] $end
$var wire 32 , reg30 [31:0] $end
$var wire 32 - reg3 [31:0] $end
$var wire 32 . reg29 [31:0] $end
$var wire 32 / reg28 [31:0] $end
$var wire 32 0 reg27 [31:0] $end
$var wire 32 1 reg26 [31:0] $end
$var wire 32 2 reg25 [31:0] $end
$var wire 32 3 reg24 [31:0] $end
$var wire 32 4 reg23 [31:0] $end
$var wire 32 5 reg22 [31:0] $end
$var wire 32 6 reg21 [31:0] $end
$var wire 32 7 reg20 [31:0] $end
$var wire 32 8 reg2 [31:0] $end
$var wire 32 9 reg19 [31:0] $end
$var wire 32 : reg18 [31:0] $end
$var wire 32 ; reg17 [31:0] $end
$var wire 32 < reg16 [31:0] $end
$var wire 32 = reg15 [31:0] $end
$var wire 32 > reg14 [31:0] $end
$var wire 32 ? reg13 [31:0] $end
$var wire 32 @ reg12 [31:0] $end
$var wire 32 A reg11 [31:0] $end
$var wire 32 B reg10 [31:0] $end
$var wire 32 C reg1 [31:0] $end
$var wire 32 D reg0 [31:0] $end
$var wire 32 E reddataM [31:0] $end
$var wire 32 F readdata2R [31:0] $end
$var wire 32 G readdata1R [31:0] $end
$var wire 5 H rd [4:0] $end
$var wire 1 I pcsrc $end
$var wire 7 J opcode [6:0] $end
$var wire 1 K memwrite $end
$var wire 1 L memtoreg $end
$var wire 1 M memread $end
$var wire 32 N mem9 [31:0] $end
$var wire 32 O mem8 [31:0] $end
$var wire 32 P mem7 [31:0] $end
$var wire 32 Q mem6 [31:0] $end
$var wire 32 R mem5 [31:0] $end
$var wire 32 S mem4 [31:0] $end
$var wire 32 T mem31 [31:0] $end
$var wire 32 U mem30 [31:0] $end
$var wire 32 V mem3 [31:0] $end
$var wire 32 W mem29 [31:0] $end
$var wire 32 X mem28 [31:0] $end
$var wire 32 Y mem27 [31:0] $end
$var wire 32 Z mem26 [31:0] $end
$var wire 32 [ mem25 [31:0] $end
$var wire 32 \ mem24 [31:0] $end
$var wire 32 ] mem23 [31:0] $end
$var wire 32 ^ mem22 [31:0] $end
$var wire 32 _ mem21 [31:0] $end
$var wire 32 ` mem20 [31:0] $end
$var wire 32 a mem2 [31:0] $end
$var wire 32 b mem19 [31:0] $end
$var wire 32 c mem18 [31:0] $end
$var wire 32 d mem17 [31:0] $end
$var wire 32 e mem16 [31:0] $end
$var wire 32 f mem15 [31:0] $end
$var wire 32 g mem14 [31:0] $end
$var wire 32 h mem13 [31:0] $end
$var wire 32 i mem12 [31:0] $end
$var wire 32 j mem11 [31:0] $end
$var wire 32 k mem10 [31:0] $end
$var wire 32 l mem1 [31:0] $end
$var wire 32 m mem0 [31:0] $end
$var wire 32 n instrucao [31:0] $end
$var wire 12 o immediate [11:0] $end
$var wire 7 p funct7 [6:0] $end
$var wire 3 q funct3 [2:0] $end
$var wire 1 r clk $end
$var wire 1 s branch $end
$var wire 1 t alusrc $end
$var wire 32 u aluresult2 [31:0] $end
$var wire 1 v aluresult1 $end
$var wire 4 w alucontrol [3:0] $end
$var wire 32 x PC [31:0] $end
$var reg 4 y estado [3:0] $end
$scope module alu $end
$var wire 4 z estado [3:0] $end
$var wire 32 { readdata2R [31:0] $end
$var wire 32 | readdata1R [31:0] $end
$var wire 12 } immediate [11:0] $end
$var wire 1 r clk $end
$var wire 1 s branch $end
$var wire 1 t alusrc $end
$var wire 4 ~ alucontrol [3:0] $end
$var reg 1 v aluresult1 $end
$var reg 32 !" aluresult2 [31:0] $end
$var reg 1 I pcsrc $end
$upscope $end
$scope module clock $end
$var reg 1 r clk $end
$upscope $end
$scope module decodificacao $end
$var wire 1 r clk $end
$var wire 4 "" estado [3:0] $end
$var wire 32 #" instrucao [31:0] $end
$var reg 3 $" funct3 [2:0] $end
$var reg 7 %" funct7 [6:0] $end
$var reg 12 &" immediate [11:0] $end
$var reg 7 '" opcode [6:0] $end
$var reg 5 (" rd [4:0] $end
$var reg 5 )" rs1 [4:0] $end
$var reg 5 *" rs2 [4:0] $end
$var reg 3 +" tipo [2:0] $end
$upscope $end
$scope module lerinstrucao $end
$var wire 1 r clk $end
$var wire 4 ," estado [3:0] $end
$var wire 32 -" PC [31:0] $end
$var reg 32 ." instrucao [31:0] $end
$upscope $end
$scope module memoria $end
$var wire 32 /" aluresult2 [31:0] $end
$var wire 1 r clk $end
$var wire 4 0" estado [3:0] $end
$var wire 12 1" immediate [11:0] $end
$var wire 5 2" rs2 [4:0] $end
$var wire 1 K memwrite $end
$var wire 1 M memread $end
$var reg 32 3" mem0 [31:0] $end
$var reg 32 4" mem1 [31:0] $end
$var reg 32 5" mem10 [31:0] $end
$var reg 32 6" mem11 [31:0] $end
$var reg 32 7" mem12 [31:0] $end
$var reg 32 8" mem13 [31:0] $end
$var reg 32 9" mem14 [31:0] $end
$var reg 32 :" mem15 [31:0] $end
$var reg 32 ;" mem16 [31:0] $end
$var reg 32 <" mem17 [31:0] $end
$var reg 32 =" mem18 [31:0] $end
$var reg 32 >" mem19 [31:0] $end
$var reg 32 ?" mem2 [31:0] $end
$var reg 32 @" mem20 [31:0] $end
$var reg 32 A" mem21 [31:0] $end
$var reg 32 B" mem22 [31:0] $end
$var reg 32 C" mem23 [31:0] $end
$var reg 32 D" mem24 [31:0] $end
$var reg 32 E" mem25 [31:0] $end
$var reg 32 F" mem26 [31:0] $end
$var reg 32 G" mem27 [31:0] $end
$var reg 32 H" mem28 [31:0] $end
$var reg 32 I" mem29 [31:0] $end
$var reg 32 J" mem3 [31:0] $end
$var reg 32 K" mem30 [31:0] $end
$var reg 32 L" mem31 [31:0] $end
$var reg 32 M" mem4 [31:0] $end
$var reg 32 N" mem5 [31:0] $end
$var reg 32 O" mem6 [31:0] $end
$var reg 32 P" mem7 [31:0] $end
$var reg 32 Q" mem8 [31:0] $end
$var reg 32 R" mem9 [31:0] $end
$var reg 32 S" reddataM [31:0] $end
$upscope $end
$scope module registradores $end
$var wire 32 T" aluresult2 [31:0] $end
$var wire 1 r clk $end
$var wire 4 U" estado [3:0] $end
$var wire 5 V" rd [4:0] $end
$var wire 32 W" reddataM [31:0] $end
$var wire 5 X" rs1 [4:0] $end
$var wire 5 Y" rs2 [4:0] $end
$var wire 1 $ regiwrite $end
$var wire 1 L memtoreg $end
$var reg 32 Z" readdata1R [31:0] $end
$var reg 32 [" readdata2R [31:0] $end
$var reg 32 \" reg0 [31:0] $end
$var reg 32 ]" reg1 [31:0] $end
$var reg 32 ^" reg10 [31:0] $end
$var reg 32 _" reg11 [31:0] $end
$var reg 32 `" reg12 [31:0] $end
$var reg 32 a" reg13 [31:0] $end
$var reg 32 b" reg14 [31:0] $end
$var reg 32 c" reg15 [31:0] $end
$var reg 32 d" reg16 [31:0] $end
$var reg 32 e" reg17 [31:0] $end
$var reg 32 f" reg18 [31:0] $end
$var reg 32 g" reg19 [31:0] $end
$var reg 32 h" reg2 [31:0] $end
$var reg 32 i" reg20 [31:0] $end
$var reg 32 j" reg21 [31:0] $end
$var reg 32 k" reg22 [31:0] $end
$var reg 32 l" reg23 [31:0] $end
$var reg 32 m" reg24 [31:0] $end
$var reg 32 n" reg25 [31:0] $end
$var reg 32 o" reg26 [31:0] $end
$var reg 32 p" reg27 [31:0] $end
$var reg 32 q" reg28 [31:0] $end
$var reg 32 r" reg29 [31:0] $end
$var reg 32 s" reg3 [31:0] $end
$var reg 32 t" reg30 [31:0] $end
$var reg 32 u" reg31 [31:0] $end
$var reg 32 v" reg4 [31:0] $end
$var reg 32 w" reg5 [31:0] $end
$var reg 32 x" reg6 [31:0] $end
$var reg 32 y" reg7 [31:0] $end
$var reg 32 z" reg8 [31:0] $end
$var reg 32 {" reg9 [31:0] $end
$upscope $end
$scope module sinaisdecontrole $end
$var wire 1 r clk $end
$var wire 3 |" funct3 [2:0] $end
$var wire 7 }" funct7 [6:0] $end
$var wire 3 ~" tipo [2:0] $end
$var reg 4 !# alucontrol [3:0] $end
$var reg 2 "# aluop [1:0] $end
$var reg 1 t alusrc $end
$var reg 1 s branch $end
$var reg 1 M memread $end
$var reg 1 L memtoreg $end
$var reg 1 K memwrite $end
$var reg 1 $ regiwrite $end
$upscope $end
$scope module somapc $end
$var wire 1 r clk $end
$var wire 4 ## estado [3:0] $end
$var wire 12 $# immediate [11:0] $end
$var wire 1 I pcsrc $end
$var reg 32 %# PC [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %#
bx $#
b0 ##
bx "#
bx !#
bx ~"
bx }"
bx |"
b0 {"
b0 z"
b0 y"
b0 x"
b0 w"
b0 v"
b0 u"
b0 t"
b0 s"
b0 r"
b0 q"
b0 p"
b0 o"
b0 n"
b0 m"
b0 l"
b0 k"
b0 j"
b0 i"
b111 h"
b0 g"
b0 f"
b0 e"
b0 d"
b0 c"
b0 b"
b0 a"
b0 `"
b0 _"
b0 ^"
b0 ]"
b0 \"
bx ["
bx Z"
bx Y"
bx X"
bx W"
bx V"
b0 U"
bx T"
bx S"
b0 R"
b0 Q"
b0 P"
b0 O"
b0 N"
b0 M"
b0 L"
b0 K"
b0 J"
b0 I"
b0 H"
b0 G"
b0 F"
b0 E"
b0 D"
b0 C"
b0 B"
b0 A"
b0 @"
b0 ?"
b0 >"
b0 ="
b0 <"
b0 ;"
b0 :"
b0 9"
b0 8"
b0 7"
b0 6"
b0 5"
b111 4"
b0 3"
bx 2"
bx 1"
b0 0"
bx /"
bx ."
b0 -"
b0 ,"
bx +"
bx *"
bx )"
bx ("
bx '"
bx &"
bx %"
bx $"
bx #"
b0 ""
bx !"
bx ~
bx }
bx |
bx {
b0 z
b0 y
b0 x
bx w
xv
bx u
xt
xs
0r
bx q
bx p
bx o
bx n
b0 m
b111 l
b0 k
b0 j
b0 i
b0 h
b0 g
b0 f
b0 e
b0 d
b0 c
b0 b
b0 a
b0 `
b0 _
b0 ^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
xM
xL
xK
bx J
xI
bx H
bx G
bx F
bx E
b0 D
b0 C
b0 B
b0 A
b0 @
b0 ?
b0 >
b0 =
b0 <
b0 ;
b0 :
b0 9
b111 8
b0 7
b0 6
b0 5
b0 4
b0 3
b0 2
b0 1
b0 0
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
b0 &
b0 %
x$
bx #
bx "
bx !
$end
#1
b10000000010000010000011 n
b10000000010000010000011 #"
b10000000010000010000011 ."
b1 y
b1 z
b1 ""
b1 ,"
b1 0"
b1 U"
b1 ##
1r
#3
0r
#5
b10 y
b10 z
b10 ""
b10 ,"
b10 0"
b10 U"
b10 ##
b0 !
b0 +"
b0 ~"
b100 o
b100 }
b100 &"
b100 1"
b100 $#
b10 q
b10 $"
b10 |"
b0 #
b0 )"
b0 X"
b1 H
b1 ("
b1 V"
1r
#7
0r
#9
1t
1L
0s
b10 w
b10 ~
b10 !#
1M
0K
1$
b0 G
b0 |
b0 Z"
b11 y
b11 z
b11 ""
b11 ,"
b11 0"
b11 U"
b11 ##
1r
#11
0r
#13
b100 y
b100 z
b100 ""
b100 ,"
b100 0"
b100 U"
b100 ##
1r
#15
0r
#17
b101 y
b101 z
b101 ""
b101 ,"
b101 0"
b101 U"
b101 ##
1r
#19
0r
#21
b110 y
b110 z
b110 ""
b110 ,"
b110 0"
b110 U"
b110 ##
0I
0v
b1 u
b1 !"
b1 /"
b1 T"
1r
#23
0r
#25
bx C
bx ]"
b111 y
b111 z
b111 ""
b111 ,"
b111 0"
b111 U"
b111 ##
1r
#27
0r
#29
b0 y
b0 z
b0 ""
b0 ,"
b0 0"
b0 U"
b0 ##
b1 x
b1 -"
b1 %#
1r
#31
0r
#33
b1000000100110011 n
b1000000100110011 #"
b1000000100110011 ."
b1 y
b1 z
b1 ""
b1 ,"
b1 0"
b1 U"
b1 ##
1r
#35
0r
#37
b10 y
b10 z
b10 ""
b10 ,"
b10 0"
b10 U"
b10 ##
b11 !
b11 +"
b11 ~"
b0 q
b0 $"
b0 |"
b10 H
b10 ("
b10 V"
b1 #
b1 )"
b1 X"
b0 "
b0 *"
b0 2"
b0 Y"
b0 p
b0 %"
b0 }"
1r
#39
0r
#41
0t
0L
0M
b0 F
b0 {
b0 ["
bx G
bx |
bx Z"
b11 y
b11 z
b11 ""
b11 ,"
b11 0"
b11 U"
b11 ##
1r
#43
0r
#45
b100 y
b100 z
b100 ""
b100 ,"
b100 0"
b100 U"
b100 ##
1r
#47
0r
#49
b101 y
b101 z
b101 ""
b101 ,"
b101 0"
b101 U"
b101 ##
1r
#51
0r
#53
b110 y
b110 z
b110 ""
b110 ,"
b110 0"
b110 U"
b110 ##
bx u
bx !"
bx /"
bx T"
bx 8
bx h"
1r
#55
0r
#57
b1 8
b1 h"
b111 y
b111 z
b111 ""
b111 ,"
b111 0"
b111 U"
b111 ##
1r
#59
0r
#61
b0 y
b0 z
b0 ""
b0 ,"
b0 0"
b0 U"
b0 ##
b10 x
b10 -"
b10 %#
1r
#63
0r
#65
b1000001000000010110011 n
b1000001000000010110011 #"
b1000001000000010110011 ."
b1 y
b1 z
b1 ""
b1 ,"
b1 0"
b1 U"
b1 ##
1r
#67
0r
#69
b10 y
b10 z
b10 ""
b10 ,"
b10 0"
b10 U"
b10 ##
b1 H
b1 ("
b1 V"
b10 "
b10 *"
b10 2"
b10 Y"
1r
#71
0r
#73
bx 8
bx h"
bx F
bx {
bx ["
b11 y
b11 z
b11 ""
b11 ,"
b11 0"
b11 U"
b11 ##
1r
#75
0r
#77
b100 y
b100 z
b100 ""
b100 ,"
b100 0"
b100 U"
b100 ##
1r
#79
0r
#81
b101 y
b101 z
b101 ""
b101 ,"
b101 0"
b101 U"
b101 ##
1r
#83
0r
#85
b110 y
b110 z
b110 ""
b110 ,"
b110 0"
b110 U"
b110 ##
1r
#87
0r
#89
b111 y
b111 z
b111 ""
b111 ,"
b111 0"
b111 U"
b111 ##
1r
#91
0r
#93
b0 y
b0 z
b0 ""
b0 ,"
b0 0"
b0 U"
b0 ##
b11 x
b11 -"
b11 %#
1r
#95
0r
#97
b1 y
b1 z
b1 ""
b1 ,"
b1 0"
b1 U"
b1 ##
1r
#99
0r
#101
b10 y
b10 z
b10 ""
b10 ,"
b10 0"
b10 U"
b10 ##
1r
#103
0r
#105
b11 y
b11 z
b11 ""
b11 ,"
b11 0"
b11 U"
b11 ##
1r
#107
0r
#109
b100 y
b100 z
b100 ""
b100 ,"
b100 0"
b100 U"
b100 ##
1r
#111
0r
#113
b101 y
b101 z
b101 ""
b101 ,"
b101 0"
b101 U"
b101 ##
1r
#115
0r
#117
b110 y
b110 z
b110 ""
b110 ,"
b110 0"
b110 U"
b110 ##
1r
#119
0r
#121
b111 y
b111 z
b111 ""
b111 ,"
b111 0"
b111 U"
b111 ##
1r
#123
0r
#125
b0 y
b0 z
b0 ""
b0 ,"
b0 0"
b0 U"
b0 ##
b100 x
b100 -"
b100 %#
1r
#127
0r
#129
b1000000001000001000000010110011 n
b1000000001000001000000010110011 #"
b1000000001000001000000010110011 ."
b1 y
b1 z
b1 ""
b1 ,"
b1 0"
b1 U"
b1 ##
1r
#131
0r
#133
b10 y
b10 z
b10 ""
b10 ,"
b10 0"
b10 U"
b10 ##
b100000 p
b100000 %"
b100000 }"
1r
#135
0r
#137
b110 w
b110 ~
b110 !#
b11 y
b11 z
b11 ""
b11 ,"
b11 0"
b11 U"
b11 ##
1r
#139
0r
#141
b100 y
b100 z
b100 ""
b100 ,"
b100 0"
b100 U"
b100 ##
1r
#143
0r
#145
b101 y
b101 z
b101 ""
b101 ,"
b101 0"
b101 U"
b101 ##
1r
#147
0r
#149
b110 y
b110 z
b110 ""
b110 ,"
b110 0"
b110 U"
b110 ##
1r
#151
0r
#153
b111 y
b111 z
b111 ""
b111 ,"
b111 0"
b111 U"
b111 ##
1r
#155
0r
#157
b0 y
b0 z
b0 ""
b0 ,"
b0 0"
b0 U"
b0 ##
b101 x
b101 -"
b101 %#
1r
#159
0r
#161
b1 y
b1 z
b1 ""
b1 ,"
b1 0"
b1 U"
b1 ##
1r
#163
0r
#165
b10 y
b10 z
b10 ""
b10 ,"
b10 0"
b10 U"
b10 ##
1r
#167
0r
#169
b11 y
b11 z
b11 ""
b11 ,"
b11 0"
b11 U"
b11 ##
1r
#171
0r
#173
b100 y
b100 z
b100 ""
b100 ,"
b100 0"
b100 U"
b100 ##
1r
#175
0r
#177
b101 y
b101 z
b101 ""
b101 ,"
b101 0"
b101 U"
b101 ##
1r
#179
0r
#181
b110 y
b110 z
b110 ""
b110 ,"
b110 0"
b110 U"
b110 ##
1r
#183
0r
#185
b111 y
b111 z
b111 ""
b111 ,"
b111 0"
b111 U"
b111 ##
1r
#187
0r
#189
b0 y
b0 z
b0 ""
b0 ,"
b0 0"
b0 U"
b0 ##
b110 x
b110 -"
b110 %#
1r
#191
0r
#193
b1000001000011001100011 n
b1000001000011001100011 #"
b1000001000011001100011 ."
b1 y
b1 z
b1 ""
b1 ,"
b1 0"
b1 U"
b1 ##
1r
#195
0r
#197
b10 y
b10 z
b10 ""
b10 ,"
b10 0"
b10 U"
b10 ##
b110 !
b110 +"
b110 ~"
b1100 o
b1100 }
b1100 &"
b1100 1"
b1100 $#
1r
#199
0r
#201
1t
1s
0$
b11 y
b11 z
b11 ""
b11 ,"
b11 0"
b11 U"
b11 ##
1r
#203
0r
#205
b100 y
b100 z
b100 ""
b100 ,"
b100 0"
b100 U"
b100 ##
1r
#207
0r
#209
b101 y
b101 z
b101 ""
b101 ,"
b101 0"
b101 U"
b101 ##
1r
#211
0r
#213
b110 y
b110 z
b110 ""
b110 ,"
b110 0"
b110 U"
b110 ##
1r
#215
0r
#217
b111 y
b111 z
b111 ""
b111 ,"
b111 0"
b111 U"
b111 ##
1r
#219
0r
#221
b0 y
b0 z
b0 ""
b0 ,"
b0 0"
b0 U"
b0 ##
b111 x
b111 -"
b111 %#
1r
#223
0r
#225
b100001000000010110011 n
b100001000000010110011 #"
b100001000000010110011 ."
b1 y
b1 z
b1 ""
b1 ,"
b1 0"
b1 U"
b1 ##
1r
#227
0r
#229
b10 y
b10 z
b10 ""
b10 ,"
b10 0"
b10 U"
b10 ##
b11 !
b11 +"
b11 ~"
b1 "
b1 *"
b1 2"
b1 Y"
b0 p
b0 %"
b0 }"
1r
#231
0r
#233
0t
0s
b10 w
b10 ~
b10 !#
1$
b11 y
b11 z
b11 ""
b11 ,"
b11 0"
b11 U"
b11 ##
1r
#235
0r
#237
b100 y
b100 z
b100 ""
b100 ,"
b100 0"
b100 U"
b100 ##
1r
#239
0r
#241
b101 y
b101 z
b101 ""
b101 ,"
b101 0"
b101 U"
b101 ##
1r
#243
0r
#245
b110 y
b110 z
b110 ""
b110 ,"
b110 0"
b110 U"
b110 ##
1r
#247
0r
#249
b111 y
b111 z
b111 ""
b111 ,"
b111 0"
b111 U"
b111 ##
1r
#251
0r
#253
b0 y
b0 z
b0 ""
b0 ,"
b0 0"
b0 U"
b0 ##
b1000 x
b1000 -"
b1000 %#
1r
#255
0r
#257
b100000010000000100011 n
b100000010000000100011 #"
b100000010000000100011 ."
b1 y
b1 z
b1 ""
b1 ,"
b1 0"
b1 U"
b1 ##
1r
#259
0r
#261
b10 y
b10 z
b10 ""
b10 ,"
b10 0"
b10 U"
b10 ##
b10 !
b10 +"
b10 ~"
b10 q
b10 $"
b10 |"
b0 #
b0 )"
b0 X"
b0 o
b0 }
b0 &"
b0 1"
b0 $#
1r
#263
0r
#265
1t
1L
1K
0$
b0 G
b0 |
b0 Z"
b11 y
b11 z
b11 ""
b11 ,"
b11 0"
b11 U"
b11 ##
1r
#267
0r
#269
b100 y
b100 z
b100 ""
b100 ,"
b100 0"
b100 U"
b100 ##
1r
#271
0r
#273
b101 y
b101 z
b101 ""
b101 ,"
b101 0"
b101 U"
b101 ##
1r
#275
0r
#277
b110 y
b110 z
b110 ""
b110 ,"
b110 0"
b110 U"
b110 ##
b0 u
b0 !"
b0 /"
b0 T"
1r
#279
0r
#281
b111 y
b111 z
b111 ""
b111 ,"
b111 0"
b111 U"
b111 ##
1r
#283
0r
#285
b0 y
b0 z
b0 ""
b0 ,"
b0 0"
b0 U"
b0 ##
b1001 x
b1001 -"
b1001 %#
1r
#287
0r
#289
b1000001111000010110011 n
b1000001111000010110011 #"
b1000001111000010110011 ."
b1 y
b1 z
b1 ""
b1 ,"
b1 0"
b1 U"
b1 ##
1r
#291
0r
#293
b10 y
b10 z
b10 ""
b10 ,"
b10 0"
b10 U"
b10 ##
b11 !
b11 +"
b11 ~"
b111 q
b111 $"
b111 |"
b1 #
b1 )"
b1 X"
b10 "
b10 *"
b10 2"
b10 Y"
1r
#295
0r
#297
bx G
bx |
bx Z"
b11 y
b11 z
b11 ""
b11 ,"
b11 0"
b11 U"
b11 ##
1r
#299
0r
#301
b100 y
b100 z
b100 ""
b100 ,"
b100 0"
b100 U"
b100 ##
1r
#303
0r
#305
b101 y
b101 z
b101 ""
b101 ,"
b101 0"
b101 U"
b101 ##
1r
#307
0r
#309
b110 y
b110 z
b110 ""
b110 ,"
b110 0"
b110 U"
b110 ##
bx u
bx !"
bx /"
bx T"
1r
#311
0r
#313
b111 y
b111 z
b111 ""
b111 ,"
b111 0"
b111 U"
b111 ##
1r
#315
0r
#317
b0 y
b0 z
b0 ""
b0 ,"
b0 0"
b0 U"
b0 ##
b1010 x
b1010 -"
b1010 %#
1r
#319
0r
#321
b1110000010110011 n
b1110000010110011 #"
b1110000010110011 ."
b1 y
b1 z
b1 ""
b1 ,"
b1 0"
b1 U"
b1 ##
1r
#323
0r
#325
b10 y
b10 z
b10 ""
b10 ,"
b10 0"
b10 U"
b10 ##
b110 q
b110 $"
b110 |"
b0 "
b0 *"
b0 2"
b0 Y"
1r
#327
0r
#329
b0 F
b0 {
b0 ["
b11 y
b11 z
b11 ""
b11 ,"
b11 0"
b11 U"
b11 ##
1r
#331
0r
#333
b100 y
b100 z
b100 ""
b100 ,"
b100 0"
b100 U"
b100 ##
b10 m
b10 3"
1r
#335
0r
#337
b101 y
b101 z
b101 ""
b101 ,"
b101 0"
b101 U"
b101 ##
1r
#339
0r
#341
b110 y
b110 z
b110 ""
b110 ,"
b110 0"
b110 U"
b110 ##
1r
#343
0r
#345
b111 y
b111 z
b111 ""
b111 ,"
b111 0"
b111 U"
b111 ##
1r
#347
0r
#349
b0 y
b0 z
b0 ""
b0 ,"
b0 0"
b0 U"
b0 ##
b1011 x
b1011 -"
b1011 %#
1r
#351
0r
#353
b100000010000000100011 n
b100000010000000100011 #"
b100000010000000100011 ."
b1 y
b1 z
b1 ""
b1 ,"
b1 0"
b1 U"
b1 ##
1r
#355
0r
#357
b10 y
b10 z
b10 ""
b10 ,"
b10 0"
b10 U"
b10 ##
b10 !
b10 +"
b10 ~"
b10 q
b10 $"
b10 |"
b1 "
b1 *"
b1 2"
b1 Y"
b0 #
b0 )"
b0 X"
1r
#359
0r
#361
bx F
bx {
bx ["
b0 G
b0 |
b0 Z"
b11 y
b11 z
b11 ""
b11 ,"
b11 0"
b11 U"
b11 ##
1r
#363
0r
#365
b100 y
b100 z
b100 ""
b100 ,"
b100 0"
b100 U"
b100 ##
1r
#367
0r
#369
b101 y
b101 z
b101 ""
b101 ,"
b101 0"
b101 U"
b101 ##
1r
#371
0r
#373
b110 y
b110 z
b110 ""
b110 ,"
b110 0"
b110 U"
b110 ##
b0 u
b0 !"
b0 /"
b0 T"
1r
#375
0r
#377
b111 y
b111 z
b111 ""
b111 ,"
b111 0"
b111 U"
b111 ##
1r
#379
0r
#381
b0 y
b0 z
b0 ""
b0 ,"
b0 0"
b0 U"
b0 ##
b1100 x
b1100 -"
b1100 %#
1r
#383
0r
#385
b0 n
b0 #"
b0 ."
b1 y
b1 z
b1 ""
b1 ,"
b1 0"
b1 U"
b1 ##
1r
#387
0r
#389
b1000 y
b1000 z
b1000 ""
b1000 ,"
b1000 0"
b1000 U"
b1000 ##
b0 !
b0 +"
b0 ~"
b0 q
b0 $"
b0 |"
b0 H
b0 ("
b0 V"
1r
#391
0r
#393
1M
0K
1$
1r
