/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [8:0] _00_;
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [18:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [9:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [15:0] celloutsig_0_20z;
  wire [12:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [23:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_17z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  reg [4:0] celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = ~((in_data[100] | in_data[102]) & celloutsig_1_2z);
  assign celloutsig_0_15z = ~((celloutsig_0_0z[3] | celloutsig_0_0z[1]) & celloutsig_0_3z);
  assign celloutsig_0_36z = celloutsig_0_3z | celloutsig_0_17z;
  assign celloutsig_0_5z = celloutsig_0_2z[2] | in_data[19];
  assign celloutsig_0_10z = celloutsig_0_3z | celloutsig_0_8z[3];
  assign celloutsig_0_1z = celloutsig_0_0z[3] ^ in_data[32];
  assign celloutsig_0_17z = celloutsig_0_2z[1] ^ celloutsig_0_3z;
  assign celloutsig_1_0z = ~(in_data[161] ^ in_data[150]);
  assign celloutsig_1_2z = ~(celloutsig_1_1z ^ celloutsig_1_0z);
  assign celloutsig_0_4z = ~(celloutsig_0_3z ^ celloutsig_0_2z[4]);
  assign celloutsig_1_17z = ~(celloutsig_1_8z ^ celloutsig_1_2z);
  reg [26:0] _12_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _12_ <= 27'h0000000;
    else _12_ <= { celloutsig_1_3z[7:5], celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_2z };
  assign out_data[154:128] = _12_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 9'h000;
    else _00_ <= { celloutsig_0_8z[2], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_0_3z = in_data[60:43] >= { in_data[81:77], celloutsig_0_2z };
  assign celloutsig_1_1z = { in_data[110:102], celloutsig_1_0z, celloutsig_1_0z } >= { in_data[183:176], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_3z[5:2], celloutsig_1_6z } >= { in_data[185:178], celloutsig_1_1z };
  assign celloutsig_0_9z = { in_data[19:16], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_5z } >= celloutsig_0_6z[7:1];
  assign celloutsig_0_13z = { in_data[12:10], celloutsig_0_10z, celloutsig_0_9z } >= { celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_7z = { celloutsig_0_2z[12:4], celloutsig_0_5z } <= { celloutsig_0_2z[12:4], celloutsig_0_3z };
  assign celloutsig_0_18z = { celloutsig_0_6z[19:7], celloutsig_0_8z } <= celloutsig_0_12z;
  assign celloutsig_1_19z = ! { celloutsig_1_17z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_11z = ! { celloutsig_0_8z[2:1], celloutsig_0_8z };
  assign celloutsig_0_20z = - { celloutsig_0_2z[11:9], celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_18z };
  assign celloutsig_0_0z = in_data[40:37] >> in_data[12:9];
  assign celloutsig_0_12z = { in_data[19:14], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_4z } >> { celloutsig_0_8z[1:0], celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_2z };
  assign celloutsig_0_19z = celloutsig_0_8z[5:1] >> { celloutsig_0_0z, celloutsig_0_15z };
  assign celloutsig_1_5z = in_data[150:146] >>> in_data[113:109];
  assign celloutsig_1_7z = { in_data[174:173], celloutsig_1_6z, celloutsig_1_1z } >>> celloutsig_1_3z[8:1];
  assign celloutsig_0_6z = { in_data[63:46], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z } >>> { in_data[78:58], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_8z = celloutsig_0_2z[5:0] >>> { celloutsig_0_2z[4], celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_16z = { _00_, celloutsig_0_13z } >>> { in_data[88:80], celloutsig_0_11z };
  assign celloutsig_0_35z = celloutsig_0_20z[6:4] - celloutsig_0_19z[4:2];
  assign celloutsig_1_3z = { in_data[154:153], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z } - in_data[153:144];
  assign celloutsig_0_2z = { in_data[21:13], celloutsig_0_0z } - { in_data[52:49], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_6z = 5'h00;
    else if (!clkin_data[128]) celloutsig_1_6z = celloutsig_1_3z[9:5];
  assign { out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_19z, celloutsig_0_35z, celloutsig_0_36z };
endmodule
