// Seed: 1149514600
module module_0 (
    input  wand id_0,
    output tri1 id_1
);
  wire id_3;
  assign module_1.id_26 = 0;
  assign id_3 = id_3;
  wire id_4;
  ;
endmodule
module module_1 #(
    parameter id_10 = 32'd3,
    parameter id_11 = 32'd33,
    parameter id_19 = 32'd63,
    parameter id_20 = 32'd97,
    parameter id_26 = 32'd53,
    parameter id_8  = 32'd92
) (
    input uwire id_0,
    input tri0 id_1,
    output wire id_2,
    output uwire id_3,
    input uwire id_4,
    input wand id_5,
    input wire id_6,
    output wand id_7,
    input tri _id_8,
    input supply1 id_9,
    input uwire _id_10,
    input supply1 _id_11,
    input tri id_12,
    output tri1 id_13,
    output uwire id_14,
    input tri1 id_15,
    input supply0 id_16,
    input wire id_17,
    input wor id_18,
    input tri0 _id_19,
    input wand _id_20,
    output supply0 id_21,
    output uwire id_22,
    input wire id_23
);
  wire [id_19 : 1] id_25;
  module_0 modCall_1 (
      id_23,
      id_13
  );
  logic _id_26;
  assign id_21 = id_18;
  logic [  -1 : id_11] id_27;
  wire  [id_8 : id_10] id_28;
  generate
    assign id_28 = 1 - id_28;
  endgenerate
  wire id_29;
  assign id_3 = id_12 > id_29;
  wire [id_26 : id_20] id_30;
  assign id_22 = 1;
endmodule
