Shared FPU interco, and template for top level integration
