# verilog_examples

<!--
#field
Learning

#groups
Sapienza

#languages
SystemVerilog

#frames and libs

-->

Some SystemVerilog examples
