<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="191" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="357" />
   <clocksource preferredWidth="356" />
   <frequency preferredWidth="338" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Project,Library/University Program,Library/University Program/Memory,Library" />
 <window width="1363" height="728" x="0" y="0" />
 <hdlexample language="VERILOG" />
 <generation path="C:/altera" block_symbol_file="1" />
</preferences>
