// Seed: 3935762497
module module_0 (
    output id_1,
    output id_2
);
  logic id_3;
  assign id_1 = 1;
  assign id_1[1] = {id_3, 1, 1 == id_1, id_3, id_3} - id_2;
  assign id_1 = id_2;
endmodule
