set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {lab22.vo lab22_v.sdo}}
	{{"Fast Model"} {lab22_fast.vo lab22_v_fast.sdo}}
}
