[hls]

clock=9.0
clock_uncertainty=10%
flow_target=vivado
syn.file=test.cpp
syn.file_cflags=test.cpp,-I/home/yxh/fpga-amd2025/security/L1/include
syn.top=test_hmac_sha256
tb.file=test.cpp
tb.file_cflags=test.cpp,-I/home/yxh/fpga-amd2025/security/L1/include
tb.file=gld.dat
tb.file_cflags=gld.dat,-I/home/yxh/fpga-amd2025/security/L1/include





vivado.flow=impl
vivado.rtl=verilog
