// Seed: 578466860
module module_0 (
    input  tri0  id_0,
    input  wor   id_1,
    output uwire id_2,
    input  tri1  id_3,
    input  wand  id_4
);
  pullup (1, -1);
  logic id_6;
  module_2 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input  wire  id_0,
    output uwire id_1,
    input  wor   id_2
);
  assign id_1 = id_0;
  not primCall (id_1, id_0);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_0,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  assign module_0.id_3 = 0;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  final $unsigned(15);
  ;
endmodule
