{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666945533531 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666945533539 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 28 16:25:33 2022 " "Processing started: Fri Oct 28 16:25:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666945533539 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666945533539 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_S -c VGA_S " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_S -c VGA_S" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666945533539 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666945535064 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666945535064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/circle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/circle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circle-rtl " "Found design unit 1: circle-rtl" {  } { { "src/circle.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/circle.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666945547344 ""} { "Info" "ISGN_ENTITY_NAME" "1 circle " "Found entity 1: circle" {  } { { "src/circle.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/circle.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666945547344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666945547344 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/rectgen.vhdl " "Can't analyze file -- file src/rectgen.vhdl is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1666945547360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vgacontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/vgacontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vgaController-rtl " "Found design unit 1: vgaController-rtl" {  } { { "src/vgaController.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/vgaController.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666945547375 ""} { "Info" "ISGN_ENTITY_NAME" "1 vgaController " "Found entity 1: vgaController" {  } { { "src/vgaController.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/vgaController.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666945547375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666945547375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/videogen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/videogen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 videoGen-rtl " "Found design unit 1: videoGen-rtl" {  } { { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666945547391 ""} { "Info" "ISGN_ENTITY_NAME" "1 videoGen " "Found entity 1: videoGen" {  } { { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666945547391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666945547391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rectgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rectgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rectgen-rtl " "Found design unit 1: rectgen-rtl" {  } { { "src/rectgen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/rectgen.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666945547407 ""} { "Info" "ISGN_ENTITY_NAME" "1 rectgen " "Found entity 1: rectgen" {  } { { "src/rectgen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/rectgen.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666945547407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666945547407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/chargenrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/chargenrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 chargenrom-rtl " "Found design unit 1: chargenrom-rtl" {  } { { "src/chargenrom.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/chargenrom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666945547422 ""} { "Info" "ISGN_ENTITY_NAME" "1 chargenrom " "Found entity 1: chargenrom" {  } { { "src/chargenrom.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/chargenrom.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666945547422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666945547422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vga_s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/vga_s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_S-rtl " "Found design unit 1: VGA_S-rtl" {  } { { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666945547438 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_S " "Found entity 1: VGA_S" {  } { { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666945547438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666945547438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_char/ip/ram_char.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_char/ip/ram_char.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_char-SYN " "Found design unit 1: ram_char-SYN" {  } { { "ram_char/IP/ram_char.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/ram_char/IP/ram_char.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666945547454 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_char " "Found entity 1: ram_char" {  } { { "ram_char/IP/ram_char.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/ram_char/IP/ram_char.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666945547454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666945547454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/motion_c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/motion_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 motion_c-rtl " "Found design unit 1: motion_c-rtl" {  } { { "src/motion_c.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/motion_c.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666945547469 ""} { "Info" "ISGN_ENTITY_NAME" "1 motion_c " "Found entity 1: motion_c" {  } { { "src/motion_c.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/motion_c.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666945547469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666945547469 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_S " "Elaborating entity \"VGA_S\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666945547579 ""}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "r 7 8 VGA_S.vhd(93) " "VHDL Incomplete Partial Association warning at VGA_S.vhd(93): port or argument \"r\" has 7/8 unassociated elements" {  } { { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1666945547579 "|VGA_S"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "g 7 8 VGA_S.vhd(93) " "VHDL Incomplete Partial Association warning at VGA_S.vhd(93): port or argument \"g\" has 7/8 unassociated elements" {  } { { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1666945547579 "|VGA_S"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "b 7 8 VGA_S.vhd(93) " "VHDL Incomplete Partial Association warning at VGA_S.vhd(93): port or argument \"b\" has 7/8 unassociated elements" {  } { { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1666945547579 "|VGA_S"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaController vgaController:vgaController1 " "Elaborating entity \"vgaController\" for hierarchy \"vgaController:vgaController1\"" {  } { { "src/VGA_S.vhd" "vgaController1" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666945547594 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset vgaController.vhd(77) " "VHDL Process Statement warning at vgaController.vhd(77): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/vgaController.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/vgaController.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1666945547594 "|VGA_S|vgaController:vgaController1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "videoGen videoGen:videoGen1 " "Elaborating entity \"videoGen\" for hierarchy \"videoGen:videoGen1\"" {  } { { "src/VGA_S.vhd" "videoGen1" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666945547610 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pixell videoGen.vhd(72) " "Verilog HDL or VHDL warning at videoGen.vhd(72): object \"pixell\" assigned a value but never read" {  } { { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666945547610 "|VGA_S|videoGen:videoGen1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inrect videoGen.vhd(73) " "Verilog HDL or VHDL warning at videoGen.vhd(73): object \"inrect\" assigned a value but never read" {  } { { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666945547625 "|VGA_S|videoGen:videoGen1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "xcenter videoGen.vhd(80) " "VHDL Signal Declaration warning at videoGen.vhd(80): used implicit default value for signal \"xcenter\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 80 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1666945547625 "|VGA_S|videoGen:videoGen1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ycenter videoGen.vhd(81) " "VHDL Signal Declaration warning at videoGen.vhd(81): used implicit default value for signal \"ycenter\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 81 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1666945547625 "|VGA_S|videoGen:videoGen1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "two_sec_pulseQ videoGen.vhd(106) " "Verilog HDL or VHDL warning at videoGen.vhd(106): object \"two_sec_pulseQ\" assigned a value but never read" {  } { { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666945547625 "|VGA_S|videoGen:videoGen1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chargenrom videoGen:videoGen1\|chargenrom:chargenrom1 " "Elaborating entity \"chargenrom\" for hierarchy \"videoGen:videoGen1\|chargenrom:chargenrom1\"" {  } { { "src/videoGen.vhd" "chargenrom1" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666945547657 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "yoffch chargenrom.vhd(49) " "Verilog HDL or VHDL warning at chargenrom.vhd(49): object \"yoffch\" assigned a value but never read" {  } { { "src/chargenrom.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/chargenrom.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666945547735 "|VGA_S|videoGen:videoGen1|chargenrom:chargenrom1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y chargenrom.vhd(52) " "Verilog HDL or VHDL warning at chargenrom.vhd(52): object \"y\" assigned a value but never read" {  } { { "src/chargenrom.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/chargenrom.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666945547735 "|VGA_S|videoGen:videoGen1|chargenrom:chargenrom1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_char videoGen:videoGen1\|chargenrom:chargenrom1\|ram_char:ram_char1 " "Elaborating entity \"ram_char\" for hierarchy \"videoGen:videoGen1\|chargenrom:chargenrom1\|ram_char:ram_char1\"" {  } { { "src/chargenrom.vhd" "ram_char1" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/chargenrom.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666945547750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram videoGen:videoGen1\|chargenrom:chargenrom1\|ram_char:ram_char1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"videoGen:videoGen1\|chargenrom:chargenrom1\|ram_char:ram_char1\|altsyncram:altsyncram_component\"" {  } { { "ram_char/IP/ram_char.vhd" "altsyncram_component" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/ram_char/IP/ram_char.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666945547922 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGen1\|chargenrom:chargenrom1\|ram_char:ram_char1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"videoGen:videoGen1\|chargenrom:chargenrom1\|ram_char:ram_char1\|altsyncram:altsyncram_component\"" {  } { { "ram_char/IP/ram_char.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/ram_char/IP/ram_char.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666945547938 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGen1\|chargenrom:chargenrom1\|ram_char:ram_char1\|altsyncram:altsyncram_component " "Instantiated megafunction \"videoGen:videoGen1\|chargenrom:chargenrom1\|ram_char:ram_char1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945547938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945547938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945547938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945547938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945547938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945547938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945547938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945547938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945547938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945547938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945547938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945547938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945547938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945547938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945547938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945547938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945547938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945547938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945547938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945547938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../ram_char/IP/output.mif " "Parameter \"init_file\" = \"../ram_char/IP/output.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945547938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945547938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945547938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945547938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945547938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945547938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945547938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945547938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945547938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945547938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945547938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945547938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945547938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945547938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945547938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945547938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945547938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945547938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Parameter \"width_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945547938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945547938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945547938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945547938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945547938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945547938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945547938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945547938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945547938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945547938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945547938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945547938 ""}  } { { "ram_char/IP/ram_char.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/ram_char/IP/ram_char.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666945547938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ims3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ims3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ims3 " "Found entity 1: altsyncram_ims3" {  } { { "db/altsyncram_ims3.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/altsyncram_ims3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666945548032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666945548032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ims3 videoGen:videoGen1\|chargenrom:chargenrom1\|ram_char:ram_char1\|altsyncram:altsyncram_component\|altsyncram_ims3:auto_generated " "Elaborating entity \"altsyncram_ims3\" for hierarchy \"videoGen:videoGen1\|chargenrom:chargenrom1\|ram_char:ram_char1\|altsyncram:altsyncram_component\|altsyncram_ims3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666945548032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circle videoGen:videoGen1\|circle:circle1 " "Elaborating entity \"circle\" for hierarchy \"videoGen:videoGen1\|circle:circle1\"" {  } { { "src/videoGen.vhd" "circle1" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666945548125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motion_c videoGen:videoGen1\|motion_c:motion_c0 " "Elaborating entity \"motion_c\" for hierarchy \"videoGen:videoGen1\|motion_c:motion_c0\"" {  } { { "src/videoGen.vhd" "motion_c0" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666945548141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m424.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m424.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m424 " "Found entity 1: altsyncram_m424" {  } { { "db/altsyncram_m424.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/altsyncram_m424.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666945552322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666945552322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qsc " "Found entity 1: mux_qsc" {  } { { "db/mux_qsc.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mux_qsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666945552839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666945552839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666945553120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666945553120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uhi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uhi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uhi " "Found entity 1: cntr_uhi" {  } { { "db/cntr_uhi.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/cntr_uhi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666945553514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666945553514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/cmpr_tgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666945553632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666945553632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_05j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_05j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_05j " "Found entity 1: cntr_05j" {  } { { "db/cntr_05j.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/cntr_05j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666945553826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666945553826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cgi " "Found entity 1: cntr_cgi" {  } { { "db/cntr_cgi.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/cntr_cgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666945554094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666945554094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666945554206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666945554206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666945554404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666945554404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666945554523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666945554523 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666945555419 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1666945555573 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.10.28.16:26:00 Progress: Loading sld6d6f338d/alt_sld_fab_wrapper_hw.tcl " "2022.10.28.16:26:00 Progress: Loading sld6d6f338d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666945560167 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666945562677 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666945562840 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666945564468 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666945564591 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666945564716 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666945564872 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666945564881 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666945564882 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1666945565578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6d6f338d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6d6f338d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld6d6f338d/alt_sld_fab.v" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/ip/sld6d6f338d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666945565903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666945565903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666945566064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666945566064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666945566100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666945566100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666945566207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666945566207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666945566332 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666945566332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666945566332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/ip/sld6d6f338d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666945566434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666945566434 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "32 " "Inferred 32 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|circle:circle1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|circle:circle1\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945570722 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|circle:circle1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|circle:circle1\|Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945570722 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:1:motion_c15to21\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:1:motion_c15to21\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945570722 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:1:motion_c1to7\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:1:motion_c1to7\|Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945570722 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:1:motion_c1to7\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:1:motion_c1to7\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945570722 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:1:motion_c8to14\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:1:motion_c8to14\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945570722 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:1:motion_c15to21\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:1:motion_c15to21\|Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945570722 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:1:motion_c22to28\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:1:motion_c22to28\|Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945570722 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:2:motion_c1to7\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:2:motion_c1to7\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945570722 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:2:motion_c8to14\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:2:motion_c8to14\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945570722 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:2:motion_c15to21\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:2:motion_c15to21\|Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945570722 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:2:motion_c22to28\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:2:motion_c22to28\|Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945570722 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:3:motion_c1to7\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:3:motion_c1to7\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945570722 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:3:motion_c8to14\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:3:motion_c8to14\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945570722 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:3:motion_c15to21\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:3:motion_c15to21\|Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945570722 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:3:motion_c22to28\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:3:motion_c22to28\|Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945570722 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:4:motion_c1to7\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:4:motion_c1to7\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945570722 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:4:motion_c8to14\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:4:motion_c8to14\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945570722 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:4:motion_c15to21\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:4:motion_c15to21\|Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945570722 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:4:motion_c22to28\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:4:motion_c22to28\|Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945570722 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:5:motion_c1to7\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:5:motion_c1to7\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945570722 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:5:motion_c8to14\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:5:motion_c8to14\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945570722 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:5:motion_c15to21\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:5:motion_c15to21\|Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945570722 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:5:motion_c22to28\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:5:motion_c22to28\|Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945570722 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:6:motion_c1to7\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:6:motion_c1to7\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945570722 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:6:motion_c8to14\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:6:motion_c8to14\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945570722 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:6:motion_c15to21\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:6:motion_c15to21\|Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945570722 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:6:motion_c22to28\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:6:motion_c22to28\|Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945570722 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:7:motion_c1to7\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:7:motion_c1to7\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945570722 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:7:motion_c8to14\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:7:motion_c8to14\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945570722 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:7:motion_c15to21\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:7:motion_c15to21\|Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945570722 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "videoGen:videoGen1\|motion_c:\\gen:7:motion_c22to28\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"videoGen:videoGen1\|motion_c:\\gen:7:motion_c22to28\|Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945570722 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1666945570722 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGen1\|circle:circle1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"videoGen:videoGen1\|circle:circle1\|lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666945570960 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGen1\|circle:circle1\|lpm_mult:Mult0 " "Instantiated megafunction \"videoGen:videoGen1\|circle:circle1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945570960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945570960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945570960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945570960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945570960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945570960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945570960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945570960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945570960 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666945570960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l5t " "Found entity 1: mult_l5t" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666945571087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666945571087 ""}
{ "Info" "IBAL_BAL_CONVERTED_DSP_SLICES" "17 " "Converted 17 DSP block slices" { { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "before 32 " "Used 32 DSP blocks before DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 32 32 " "Used 32 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 32 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1666945573275 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1666945573275 ""} { "Info" "IBAL_BAL_CONVERTED_DSP_SLICES_TO_LE" "17 " "Converted the following 17 DSP block slices to logic elements" { { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) videoGen:videoGen1\|motion_c:\\gen:7:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"videoGen:videoGen1\|motion_c:\\gen:7:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "videoGen:videoGen1\|motion_c:\\gen:7:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2 " "DSP block output node \"videoGen:videoGen1\|motion_c:\\gen:7:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 214 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945573275 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "videoGen:videoGen1\|motion_c:\\gen:7:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"videoGen:videoGen1\|motion_c:\\gen:7:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 214 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945573275 ""}  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 214 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573275 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) videoGen:videoGen1\|motion_c:\\gen:7:motion_c15to21\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"videoGen:videoGen1\|motion_c:\\gen:7:motion_c15to21\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "videoGen:videoGen1\|motion_c:\\gen:7:motion_c15to21\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2 " "DSP block output node \"videoGen:videoGen1\|motion_c:\\gen:7:motion_c15to21\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 203 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945573275 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "videoGen:videoGen1\|motion_c:\\gen:7:motion_c15to21\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"videoGen:videoGen1\|motion_c:\\gen:7:motion_c15to21\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 203 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945573275 ""}  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 203 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573275 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) videoGen:videoGen1\|motion_c:\\gen:7:motion_c8to14\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"videoGen:videoGen1\|motion_c:\\gen:7:motion_c8to14\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "videoGen:videoGen1\|motion_c:\\gen:7:motion_c8to14\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2 " "DSP block output node \"videoGen:videoGen1\|motion_c:\\gen:7:motion_c8to14\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 192 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945573275 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "videoGen:videoGen1\|motion_c:\\gen:7:motion_c8to14\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"videoGen:videoGen1\|motion_c:\\gen:7:motion_c8to14\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 192 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945573275 ""}  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 192 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573275 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) videoGen:videoGen1\|motion_c:\\gen:7:motion_c1to7\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"videoGen:videoGen1\|motion_c:\\gen:7:motion_c1to7\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "videoGen:videoGen1\|motion_c:\\gen:7:motion_c1to7\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2 " "DSP block output node \"videoGen:videoGen1\|motion_c:\\gen:7:motion_c1to7\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 181 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945573275 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "videoGen:videoGen1\|motion_c:\\gen:7:motion_c1to7\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"videoGen:videoGen1\|motion_c:\\gen:7:motion_c1to7\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 181 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945573275 ""}  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 181 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573275 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) videoGen:videoGen1\|motion_c:\\gen:6:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"videoGen:videoGen1\|motion_c:\\gen:6:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "videoGen:videoGen1\|motion_c:\\gen:6:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2 " "DSP block output node \"videoGen:videoGen1\|motion_c:\\gen:6:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 214 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945573275 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "videoGen:videoGen1\|motion_c:\\gen:6:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"videoGen:videoGen1\|motion_c:\\gen:6:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 214 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945573275 ""}  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 214 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573275 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) videoGen:videoGen1\|motion_c:\\gen:6:motion_c15to21\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"videoGen:videoGen1\|motion_c:\\gen:6:motion_c15to21\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "videoGen:videoGen1\|motion_c:\\gen:6:motion_c15to21\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2 " "DSP block output node \"videoGen:videoGen1\|motion_c:\\gen:6:motion_c15to21\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 203 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945573275 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "videoGen:videoGen1\|motion_c:\\gen:6:motion_c15to21\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"videoGen:videoGen1\|motion_c:\\gen:6:motion_c15to21\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 203 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945573275 ""}  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 203 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573275 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) videoGen:videoGen1\|motion_c:\\gen:6:motion_c8to14\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"videoGen:videoGen1\|motion_c:\\gen:6:motion_c8to14\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "videoGen:videoGen1\|motion_c:\\gen:6:motion_c8to14\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2 " "DSP block output node \"videoGen:videoGen1\|motion_c:\\gen:6:motion_c8to14\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 192 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945573275 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "videoGen:videoGen1\|motion_c:\\gen:6:motion_c8to14\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"videoGen:videoGen1\|motion_c:\\gen:6:motion_c8to14\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 192 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945573275 ""}  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 192 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573275 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) videoGen:videoGen1\|motion_c:\\gen:6:motion_c1to7\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"videoGen:videoGen1\|motion_c:\\gen:6:motion_c1to7\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "videoGen:videoGen1\|motion_c:\\gen:6:motion_c1to7\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2 " "DSP block output node \"videoGen:videoGen1\|motion_c:\\gen:6:motion_c1to7\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 181 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945573275 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "videoGen:videoGen1\|motion_c:\\gen:6:motion_c1to7\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"videoGen:videoGen1\|motion_c:\\gen:6:motion_c1to7\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 181 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945573275 ""}  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 181 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573275 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) videoGen:videoGen1\|motion_c:\\gen:5:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"videoGen:videoGen1\|motion_c:\\gen:5:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "videoGen:videoGen1\|motion_c:\\gen:5:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2 " "DSP block output node \"videoGen:videoGen1\|motion_c:\\gen:5:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 214 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945573275 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "videoGen:videoGen1\|motion_c:\\gen:5:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"videoGen:videoGen1\|motion_c:\\gen:5:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 214 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945573275 ""}  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 214 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573275 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) videoGen:videoGen1\|motion_c:\\gen:5:motion_c15to21\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"videoGen:videoGen1\|motion_c:\\gen:5:motion_c15to21\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "videoGen:videoGen1\|motion_c:\\gen:5:motion_c15to21\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2 " "DSP block output node \"videoGen:videoGen1\|motion_c:\\gen:5:motion_c15to21\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 203 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945573275 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "videoGen:videoGen1\|motion_c:\\gen:5:motion_c15to21\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"videoGen:videoGen1\|motion_c:\\gen:5:motion_c15to21\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 203 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945573275 ""}  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 203 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573275 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) videoGen:videoGen1\|motion_c:\\gen:5:motion_c8to14\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"videoGen:videoGen1\|motion_c:\\gen:5:motion_c8to14\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "videoGen:videoGen1\|motion_c:\\gen:5:motion_c8to14\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2 " "DSP block output node \"videoGen:videoGen1\|motion_c:\\gen:5:motion_c8to14\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 192 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945573275 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "videoGen:videoGen1\|motion_c:\\gen:5:motion_c8to14\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"videoGen:videoGen1\|motion_c:\\gen:5:motion_c8to14\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 192 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945573275 ""}  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 192 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573275 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) videoGen:videoGen1\|motion_c:\\gen:5:motion_c1to7\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"videoGen:videoGen1\|motion_c:\\gen:5:motion_c1to7\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "videoGen:videoGen1\|motion_c:\\gen:5:motion_c1to7\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2 " "DSP block output node \"videoGen:videoGen1\|motion_c:\\gen:5:motion_c1to7\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 181 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945573275 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "videoGen:videoGen1\|motion_c:\\gen:5:motion_c1to7\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"videoGen:videoGen1\|motion_c:\\gen:5:motion_c1to7\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 181 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945573275 ""}  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 181 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573275 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) videoGen:videoGen1\|motion_c:\\gen:4:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"videoGen:videoGen1\|motion_c:\\gen:4:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "videoGen:videoGen1\|motion_c:\\gen:4:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2 " "DSP block output node \"videoGen:videoGen1\|motion_c:\\gen:4:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 214 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945573275 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "videoGen:videoGen1\|motion_c:\\gen:4:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"videoGen:videoGen1\|motion_c:\\gen:4:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 214 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945573275 ""}  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 214 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573275 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) videoGen:videoGen1\|motion_c:\\gen:4:motion_c15to21\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"videoGen:videoGen1\|motion_c:\\gen:4:motion_c15to21\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "videoGen:videoGen1\|motion_c:\\gen:4:motion_c15to21\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2 " "DSP block output node \"videoGen:videoGen1\|motion_c:\\gen:4:motion_c15to21\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 203 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945573275 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "videoGen:videoGen1\|motion_c:\\gen:4:motion_c15to21\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"videoGen:videoGen1\|motion_c:\\gen:4:motion_c15to21\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 203 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945573275 ""}  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 203 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573275 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) videoGen:videoGen1\|motion_c:\\gen:4:motion_c8to14\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"videoGen:videoGen1\|motion_c:\\gen:4:motion_c8to14\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "videoGen:videoGen1\|motion_c:\\gen:4:motion_c8to14\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2 " "DSP block output node \"videoGen:videoGen1\|motion_c:\\gen:4:motion_c8to14\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 192 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945573275 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "videoGen:videoGen1\|motion_c:\\gen:4:motion_c8to14\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"videoGen:videoGen1\|motion_c:\\gen:4:motion_c8to14\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 192 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945573275 ""}  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 192 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573275 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) videoGen:videoGen1\|motion_c:\\gen:4:motion_c1to7\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"videoGen:videoGen1\|motion_c:\\gen:4:motion_c1to7\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "videoGen:videoGen1\|motion_c:\\gen:4:motion_c1to7\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2 " "DSP block output node \"videoGen:videoGen1\|motion_c:\\gen:4:motion_c1to7\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_out2\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 181 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945573275 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "videoGen:videoGen1\|motion_c:\\gen:4:motion_c1to7\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"videoGen:videoGen1\|motion_c:\\gen:4:motion_c1to7\|lpm_mult:Mult0\|mult_l5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 181 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945573275 ""}  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 181 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573275 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) videoGen:videoGen1\|motion_c:\\gen:3:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"videoGen:videoGen1\|motion_c:\\gen:3:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "videoGen:videoGen1\|motion_c:\\gen:3:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2 " "DSP block output node \"videoGen:videoGen1\|motion_c:\\gen:3:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_out2\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 214 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945573275 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "videoGen:videoGen1\|motion_c:\\gen:3:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_mult1 " "DSP block multiplier node \"videoGen:videoGen1\|motion_c:\\gen:3:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|mac_mult1\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 35 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 214 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666945573275 ""}  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } } { "src/videoGen.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/videoGen.vhd" 214 0 0 } } { "src/VGA_S.vhd" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/src/VGA_S.vhd" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573275 ""}  } {  } 0 270013 "Converted the following %1!d! DSP block slices to logic elements" 0 0 "Design Software" 0 -1 1666945573275 ""} { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "after 15 " "Used 15 DSP blocks after DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 15 15 " "Used 15 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 15 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1666945573275 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1666945573275 ""}  } {  } 0 270001 "Converted %1!d! DSP block slices" 0 0 "Analysis & Synthesis" 0 -1 1666945573275 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGen1\|motion_c:\\gen:7:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|alt_mac_mult:mac_mult1 " "Elaborated megafunction instantiation \"videoGen:videoGen1\|motion_c:\\gen:7:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|alt_mac_mult:mac_mult1\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666945573453 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGen1\|motion_c:\\gen:7:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|alt_mac_mult:mac_mult1 " "Instantiated megafunction \"videoGen:videoGen1\|motion_c:\\gen:7:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|alt_mac_mult:mac_mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 10 " "Parameter \"dataa_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 10 " "Parameter \"datab_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 20 " "Parameter \"output_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573453 ""}  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666945573453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_69h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_69h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_69h1 " "Found entity 1: mac_mult_69h1" {  } { { "db/mac_mult_69h1.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mac_mult_69h1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666945573551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666945573551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_0go.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_0go.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_0go " "Found entity 1: mult_0go" {  } { { "db/mult_0go.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_0go.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666945573728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666945573728 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "videoGen:videoGen1\|motion_c:\\gen:7:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|alt_mac_out:mac_out2 " "Elaborated megafunction instantiation \"videoGen:videoGen1\|motion_c:\\gen:7:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|alt_mac_out:mac_out2\"" {  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666945573923 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "videoGen:videoGen1\|motion_c:\\gen:7:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|alt_mac_out:mac_out2 " "Instantiated megafunction \"videoGen:videoGen1\|motion_c:\\gen:7:motion_c22to28\|lpm_mult:Mult1\|mult_l5t:auto_generated\|alt_mac_out:mac_out2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 20 " "Parameter \"dataa_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 20 " "Parameter \"output_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666945573924 ""}  } { { "db/mult_l5t.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mult_l5t.tdf" 44 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666945573924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_kr82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_kr82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_kr82 " "Found entity 1: mac_out_kr82" {  } { { "db/mac_out_kr82.tdf" "" { Text "C:/Sajede_Hexosys/My Design/VGA_S_Circle_1/VGA_S_Circle/db/mac_out_kr82.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666945574022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666945574022 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "2652 " "Ignored 2652 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "136 " "Ignored 136 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1666945577735 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "2516 " "Ignored 2516 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1666945577735 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1666945577735 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666945579624 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 253 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 253 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1666945584021 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666945584099 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666945584099 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6265 " "Implemented 6265 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666945584801 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666945584801 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6107 " "Implemented 6107 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666945584801 ""} { "Info" "ICUT_CUT_TM_RAMS" "116 " "Implemented 116 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1666945584801 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "30 " "Implemented 30 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1666945584801 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666945584801 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4887 " "Peak virtual memory: 4887 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666945584873 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 28 16:26:24 2022 " "Processing ended: Fri Oct 28 16:26:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666945584873 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666945584873 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:18 " "Total CPU time (on all processors): 00:01:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666945584873 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666945584873 ""}
