#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Dec 19 07:52:10 2020
# Process ID: 12268
# Current directory: C:/Users/Youngsc/Desktop/1190200122/Homework_yy/Homework_yy.runs/synth_1
# Command line: vivado.exe -log Main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Main.tcl
# Log file: C:/Users/Youngsc/Desktop/1190200122/Homework_yy/Homework_yy.runs/synth_1/Main.vds
# Journal file: C:/Users/Youngsc/Desktop/1190200122/Homework_yy/Homework_yy.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Main.tcl -notrace
Command: synth_design -top Main -part xc7a35tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3868 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 430.250 ; gain = 98.070
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Main' [C:/Users/Youngsc/Desktop/1190200122/Homework_yy/Homework_yy.srcs/sources_1/new/Main.v:23]
INFO: [Synth 8-6157] synthesizing module 'ShowNumber' [C:/Users/Youngsc/Desktop/1190200122/Homework_yy/Homework_yy.srcs/sources_1/new/ShowNumber.v:23]
INFO: [Synth 8-6157] synthesizing module 'ShowLight_8' [C:/Users/Youngsc/Desktop/1190200122/Homework_yy/Homework_yy.srcs/sources_1/new/ShowLight_8.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Youngsc/Desktop/1190200122/Homework_yy/Homework_yy.srcs/sources_1/new/ShowLight_8.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ShowLight_8' (1#1) [C:/Users/Youngsc/Desktop/1190200122/Homework_yy/Homework_yy.srcs/sources_1/new/ShowLight_8.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ShowNumber' (2#1) [C:/Users/Youngsc/Desktop/1190200122/Homework_yy/Homework_yy.srcs/sources_1/new/ShowNumber.v:23]
INFO: [Synth 8-6157] synthesizing module 'compare' [C:/Users/Youngsc/Desktop/1190200122/Homework_yy/Homework_yy.srcs/sources_1/new/compare.v:23]
INFO: [Synth 8-6155] done synthesizing module 'compare' (3#1) [C:/Users/Youngsc/Desktop/1190200122/Homework_yy/Homework_yy.srcs/sources_1/new/compare.v:23]
INFO: [Synth 8-6157] synthesizing module 'ShowStatus' [C:/Users/Youngsc/Desktop/1190200122/Homework_yy/Homework_yy.srcs/sources_1/new/ShowStatus.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ShowStatus' (4#1) [C:/Users/Youngsc/Desktop/1190200122/Homework_yy/Homework_yy.srcs/sources_1/new/ShowStatus.v:23]
INFO: [Synth 8-6157] synthesizing module 'Timer' [C:/Users/Youngsc/Desktop/1190200122/Homework_yy/Homework_yy.srcs/sources_1/new/Timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'ShowTime' [C:/Users/Youngsc/Desktop/1190200122/Homework_yy/Homework_yy.srcs/sources_1/new/ShowTime.v:23]
INFO: [Synth 8-6157] synthesizing module 'ShowLight_10' [C:/Users/Youngsc/Desktop/1190200122/Homework_yy/Homework_yy.srcs/sources_1/new/ShowLight_10.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Youngsc/Desktop/1190200122/Homework_yy/Homework_yy.srcs/sources_1/new/ShowLight_10.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ShowLight_10' (5#1) [C:/Users/Youngsc/Desktop/1190200122/Homework_yy/Homework_yy.srcs/sources_1/new/ShowLight_10.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ShowTime' (6#1) [C:/Users/Youngsc/Desktop/1190200122/Homework_yy/Homework_yy.srcs/sources_1/new/ShowTime.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Timer' (7#1) [C:/Users/Youngsc/Desktop/1190200122/Homework_yy/Homework_yy.srcs/sources_1/new/Timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'LSD' [C:/Users/Youngsc/Desktop/1190200122/Homework_yy/Homework_yy.srcs/sources_1/new/LSD.v:23]
INFO: [Synth 8-6155] done synthesizing module 'LSD' (8#1) [C:/Users/Youngsc/Desktop/1190200122/Homework_yy/Homework_yy.srcs/sources_1/new/LSD.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Main' (9#1) [C:/Users/Youngsc/Desktop/1190200122/Homework_yy/Homework_yy.srcs/sources_1/new/Main.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 486.762 ; gain = 154.582
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 486.762 ; gain = 154.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 486.762 ; gain = 154.582
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Youngsc/Desktop/1190200122/Homework_yy/Homework_yy.srcs/constrs_1/new/yy.xdc]
Finished Parsing XDC File [C:/Users/Youngsc/Desktop/1190200122/Homework_yy/Homework_yy.srcs/constrs_1/new/yy.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Youngsc/Desktop/1190200122/Homework_yy/Homework_yy.srcs/constrs_1/new/yy.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 816.172 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 816.172 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 816.172 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 816.172 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 816.172 ; gain = 483.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 816.172 ; gain = 483.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 816.172 ; gain = 483.992
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "light" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "light" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "start" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "changeopt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_17_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 816.172 ; gain = 483.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     21 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 18    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 16    
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 5     
	  12 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 21    
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   6 Input      4 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 51    
	  12 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   4 Input      8 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 7     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 43    
	   4 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 2     
Module ShowLight_8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	  10 Input      8 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
Module ShowNumber 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ShowStatus 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ShowLight_10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	  12 Input      8 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
Module ShowTime 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module Timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module LSD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      6 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "SN/T1/light" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SN/T2/light" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SN/T3/light" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SN/T4/light" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "T/ST/T5/light" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "T/ST/T6/light" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "T/ST/T7/light" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\T/tm1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\T/ST/DN1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SN/Figure0_reg[7] )
INFO: [Synth 8-3886] merging instance 'T/tm1_reg[9]' (FDRE_1) to 'T/tm1_reg[7]'
INFO: [Synth 8-3886] merging instance 'T/tm1_reg[8]' (FDRE_1) to 'T/tm1_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\T/tm1_reg[7] )
INFO: [Synth 8-3886] merging instance 'T/ST/T5/light_reg[3]' (FDE) to 'T/ST/T5/light_reg[6]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 816.172 ; gain = 483.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 816.172 ; gain = 483.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 816.172 ; gain = 483.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 841.949 ; gain = 509.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 841.949 ; gain = 509.770
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 841.949 ; gain = 509.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 841.949 ; gain = 509.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 841.949 ; gain = 509.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 841.949 ; gain = 509.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 841.949 ; gain = 509.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    58|
|3     |LUT1   |     6|
|4     |LUT2   |    21|
|5     |LUT3   |    15|
|6     |LUT4   |    56|
|7     |LUT5   |    92|
|8     |LUT6   |    98|
|9     |FDRE   |   311|
|10    |FDSE   |     5|
|11    |IBUF   |    11|
|12    |OBUF   |    40|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |   715|
|2     |  Lsd    |LSD            |   159|
|3     |  SN     |ShowNumber     |   124|
|4     |    T1   |ShowLight_8    |    26|
|5     |    T2   |ShowLight_8_2  |    19|
|6     |    T3   |ShowLight_8_3  |    26|
|7     |    T4   |ShowLight_8_4  |    19|
|8     |  SS     |ShowStatus     |     4|
|9     |  T      |Timer          |   228|
|10    |    ST   |ShowTime       |    78|
|11    |      T5 |ShowLight_10   |    20|
|12    |      T6 |ShowLight_10_0 |    22|
|13    |      T7 |ShowLight_10_1 |    22|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 841.949 ; gain = 509.770
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 841.949 ; gain = 180.359
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 841.949 ; gain = 509.770
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 58 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 841.949 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 841.949 ; gain = 522.781
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 841.949 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Youngsc/Desktop/1190200122/Homework_yy/Homework_yy.runs/synth_1/Main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Main_utilization_synth.rpt -pb Main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 19 07:52:39 2020...
