#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Thu Oct 29 13:41:15 2020
# Process ID: 7032
# Log file: C:/Users/prestamo/Desktop/Nueva carpeta/Semana11/planAhead_run_2/planAhead.log
# Journal file: C:/Users/prestamo/Desktop/Nueva carpeta/Semana11/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -2494 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {C:/Users/prestamo/Desktop/Nueva carpeta/Semana11/pa.fromHdl.tcl}
# create_project -name Semana11 -dir "C:/Users/prestamo/Desktop/Nueva carpeta/Semana11/planAhead_run_2" -part xc3s500efg320-4
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "spartan3e.ucf" [current_fileset -constrset]
Adding file 'C:/Users/prestamo/Desktop/Nueva carpeta/Semana11/spartan3e.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {Circuito.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top Circuito $srcset
# add_files [list {spartan3e.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s500efg320-4
CRITICAL WARNING: [Designutils 20-742] The top module "Circuito" specified for this project can not be validated. The current project is using automatic hierarchy update mode, and hence a new suitable replacement top will be automatically selected. If this is not desired, please change the hierarchy update mode to one of the manual compile order modes first, and then set top to any desired value.
ERROR: [Designutils 20-730] Could not find a top module in the fileset sources_1.

    while executing
"open_rtl_design -part xc3s500efg320-4"
    (file "C:/Users/prestamo/Desktop/Nueva carpeta/Semana11/pa.fromHdl.tcl" line 13)
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
 (See C:/Users/prestamo/Desktop/Nueva carpeta/Semana11\planAhead_pid7032.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu Oct 29 14:02:58 2020...
INFO: [Common 17-83] Releasing license: PlanAhead
