# ğŸª› 3.3 é…ç·šæŠ€è¡“ã¨ãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£è£œæ­£ã®é€²åŒ–  
# ğŸª› 3.3 Interconnect Technologies and Lithography Corrections

---

## ğŸ§­ æ¦‚è¦ï½œOverview

æœ¬ç¯€ã§ã¯ã€CMOSãƒ—ãƒ­ã‚»ã‚¹ã«ãŠã‘ã‚‹**é…ç·šææ–™ãƒ»æ§‹é€ ã®é€²åŒ–**ã¨ã€  
ãã‚Œã‚’æ”¯ãˆã‚‹**ãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£è£œæ­£æŠ€è¡“ï¼ˆOPC / ãƒãƒ¼ãƒ•ãƒˆãƒ¼ãƒ³ï¼‰ãŠã‚ˆã³CMPï¼ˆå¹³å¦åŒ–ï¼‰**ã‚’è§£èª¬ã—ã¾ã™ã€‚

> This section explores the evolution of **interconnect materials and multilayer structures**,  
> and the critical role of **lithography correction (OPC, halftone masks)** and **CMP** in enabling advanced CMOS nodes.

---

## âš™ï¸ é…ç·šææ–™ã®å¤‰é·ï½œInterconnect Material Evolution

| æ™‚ä»£ / Era | ææ–™ / Material | ç‰¹å¾´ã¨èª²é¡Œ / Features & Issues |
|------------|------------------|--------------------------------|
| åˆæœŸ       | Al               | åŠ å·¥å®¹æ˜“ã ãŒEMã«å¼±ã„ / Easy to etch, but prone to EM |
| ä¸­æœŸ       | Al-Cuåˆé‡‘        | Cuæ·»åŠ ã§**EMè€æ€§å‘ä¸Š** / EM improved with Cu doping |
| 0.13Âµmä»¥é™ | Cu + ãƒ€ãƒã‚·ãƒ³    | ä½æŠµæŠ—ãƒ»é«˜é€Ÿãƒ»**ãƒãƒªã‚¢å¿…é ˆ** / Low-RC but complex damascene |

> ğŸ“Œ **Al-Cu** alloy mitigates electromigration, but **Cu wiring** achieves superior RC characteristics at advanced nodes.

---

## â±ï¸ RCé…å»¶ã¨æ€§èƒ½é™ç•Œï½œRC Delay and Performance Bottlenecks

- å¾®ç´°åŒ–ã«ã‚ˆã‚Šã€**Rï¼ˆé…ç·šæŠµæŠ—ï¼‰**ã¨**Cï¼ˆå¯„ç”Ÿå®¹é‡ï¼‰**ãŒå¢—åŠ   
- ä¿¡å·é…å»¶ï¼šÏ„ = R Ã— C  
- â†’ è§£æ±ºç­–ï¼š  
  - **å¤šå±¤é…ç·šåŒ–ï¼ˆM1ã€œM5ï¼‰**  
  - **Low-kçµ¶ç¸è†œ**ã«ã‚ˆã‚‹å®¹é‡ä½æ¸›  

> RC delay becomes the dominant factor limiting signal speed; **multilevel metal** and **low-k dielectrics** reduce RC.

---

## ğŸ§¼ CMPï¼šåŒ–å­¦æ©Ÿæ¢°ç ”ç£¨ï½œChemical Mechanical Polishing

| é …ç›® / Item | å†…å®¹ / Description |
|-------------|---------------------|
| åŸç†         | åŒ–å­¦åå¿œ + æ©Ÿæ¢°ç ”ç£¨ã«ã‚ˆã‚‹**è¡¨é¢å¹³å¦åŒ–** |
| ä¸»ãªç”¨é€”     | - STIå¾Œã®é…¸åŒ–è†œé™¤å»<br>- ãƒ€ãƒã‚·ãƒ³ã§ã®ä½™åˆ†ãªCué™¤å»<br>- ILDï¼ˆå±¤é–“çµ¶ç¸è†œï¼‰ã®æ•´å½¢ |
| åŠ¹æœ         | å‡ä¸€ãªéœ²å…‰ãƒ»å †ç©ãƒ»ã‚¨ãƒƒãƒãƒ³ã‚°ã‚’å¯èƒ½ã«ã—ã€**å¯¸æ³•ã®å†ç¾æ€§ã‚’å‘ä¸Š** |

> Without CMP, modern CMOS would suffer from **topography-induced patterning failures**.

---

## ğŸ§© å¤šå±¤é…ç·šã¨è¨­è¨ˆåˆ¶ç´„ï½œMultilevel Metal and Design Rules

- é…ç·šå±¤ï¼šM1ã€œM5 / M6æ§‹é€   
  - M1ã€œM2ï¼šãƒ­ã‚¸ãƒƒã‚¯å¯†çµåˆç”¨ã€ç´°ãƒ”ãƒƒãƒ  
  - M3ã€œM6ï¼šé›»æºï¼ã‚¯ãƒ­ãƒƒã‚¯ï¼ãƒã‚¹ç”¨ã€åºƒå¹…  
- å±¤ã«ã‚ˆã£ã¦**é…ç·šå¹… / ã‚¹ãƒšãƒ¼ã‚¹ / ãƒ“ã‚¢å¯¸æ³•**ãŒç•°ãªã‚‹  
- å¯¸æ³•åˆ¶ç´„ãŒ**è¨­è¨ˆè‡ªå‹•åŒ–ãƒ„ãƒ¼ãƒ«ã®ãƒ«ãƒ¼ãƒ«**ã«åæ˜ ã•ã‚Œã‚‹

> Metal stack hierarchy directly affects **layout constraints and routing algorithms** in EDA tools.

---

## ğŸ” OPCï¼ˆå…‰è¿‘æ¥åŠ¹æœè£œæ­£ï¼‰ï½œOptical Proximity Correction

| èª¬æ˜ / Description |
|--------------------|
| å¾®ç´°ãƒ‘ã‚¿ãƒ¼ãƒ³ã¯éœ²å…‰æ™‚ã«æ­ªã‚€ â†’ è£œæ­£å½¢çŠ¶ã‚’**äº‹å‰ã«ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆã¸è¿½åŠ ** |
| ä¾‹ï¼šLine-endçŸ­ç¸®ã€Corner roundingã®é˜²æ­¢ã€å¯†/ç–ãƒ‘ã‚¿ãƒ¼ãƒ³ã®çµ±ä¸€è£œæ­£ |
| OPCã¯**ãƒ¬ãƒã‚¯ãƒ«ã‚³ã‚¹ãƒˆã¨è¨­è¨ˆè² è·ã‚’å¢—åŠ **ã•ã›ã‚‹ãŒã€**å¯¸æ³•åˆ¶å¾¡ã«ä¸å¯æ¬ ** |

> OPC adds assist features to **pre-compensate optical distortions**, ensuring **critical dimension fidelity**.

---

## ğŸ–¨ï¸ ãƒãƒ¼ãƒ•ãƒˆãƒ¼ãƒ³ãƒã‚¹ã‚¯ï¼ˆRETï¼‰ï½œHalftone Masks for RET

| é …ç›® / Item | å†…å®¹ / Content |
|-------------|----------------|
| æŠ€è¡“èƒŒæ™¯     | ArFéœ²å…‰ï¼ˆ193nmï¼‰ã§ã¯ã€éœ²å…‰æ³¢é•·ã¨ãƒ‘ã‚¿ãƒ¼ãƒ³å¯¸æ³•ã®ä¹–é›¢ãŒæ·±åˆ» |
| åŸç†         | ãƒã‚¹ã‚¯é€éç‡ã‚’**é€£ç¶šçš„ã«åˆ¶å¾¡**ã—ã¦ã‚³ãƒ³ãƒˆãƒ©ã‚¹ãƒˆæ”¹å–„ |
| åŠ¹æœ         | ç´°ç·šãƒ‘ã‚¿ãƒ¼ãƒ³ã®**ã‚¨ãƒƒã‚¸å®šç¾©ç²¾åº¦**ã‚’å‘ä¸Šã—ã€è§£åƒé™ç•Œã‚’å»¶ä¼¸ |

> Halftone masks enhance contrast and edge accuracy for **sub-wavelength lithography**, essential for 90nm class nodes.

---

## ğŸ–¼ï¸ å›³è§£å€™è£œï¼ˆåˆ¥é€”è¿½åŠ äºˆå®šï¼‰ï½œIllustration Guide

| å›³ç•ªå· | å†…å®¹ â€“ Description |
|--------|--------------------|
| Fig.1  | é…ç·šæ–­é¢å›³ï¼ˆM1ã€œM5æ§‹æˆ + ãƒ€ãƒã‚·ãƒ³ä¾‹ï¼‰ |
| Fig.2  | CMPå·¥ç¨‹æ–­é¢ï¼ˆå‡¹å‡¸ã®ç ”ç£¨ã‚¤ãƒ¡ãƒ¼ã‚¸ï¼‰     |
| Fig.3  | RCç­‰ä¾¡å›è·¯ã¨é…ç·šé…å»¶ãƒ¢ãƒ‡ãƒ«            |
| Fig.4  | OPCé©ç”¨å‰å¾Œã®ãƒ‘ã‚¿ãƒ¼ãƒ³æ¯”è¼ƒ             |
| Fig.5  | ãƒãƒ¼ãƒ•ãƒˆãƒ¼ãƒ³ãƒã‚¹ã‚¯ã®é€éç‡æ§‹é€          |

---

## ğŸ§  æœ¬ç¯€ã®ã¾ã¨ã‚ï½œSummary

| æŠ€è¡“ã‚«ãƒ†ã‚´ãƒª | å½¹å‰²ã¨æ„ç¾© |
|--------------|------------|
| é…ç·šææ–™     | Cuå°å…¥ã¨ãƒ€ãƒã‚·ãƒ³ã«ã‚ˆã‚ŠRCä½æ¸›ãƒ»EMè€æ€§ã‚’ä¸¡ç«‹ |
| CMP          | è¡¨é¢å¹³å¦åŒ–ã«ã‚ˆã‚Šéœ²å…‰ãƒ»é…ç·šã®**å¯¸æ³•å†ç¾æ€§**ã‚’ç¢ºä¿ |
| OPC          | å¾®ç´°ãƒ‘ã‚¿ãƒ¼ãƒ³ã®**å¯¸æ³•è£œæ­£ã¨æ­©ç•™ã¾ã‚Šå‘ä¸Š**ã«è²¢çŒ® |
| RETï¼ˆãƒãƒ¼ãƒ•ãƒˆãƒ¼ãƒ³ï¼‰ | è§£åƒåº¦é™ç•Œã‚’çªç ´ã—ã€éœ²å…‰ç²¾åº¦ã‚’ç¢ºä¿ |

---

## ğŸ“˜ æ¬¡ç¯€ã¸ã®æ¥ç¶šï½œLead-in to Section 3.4

ğŸ‘‰ æ¬¡ç¯€ [**3.4 ã°ã‚‰ã¤ãã¨ä¿¡é ¼æ€§ã®é™ç•Œ**](./3.4_variation_and_reliability.md) ã§ã¯ã€  
**DIBL, HCI, Vthã°ã‚‰ã¤ã, ãƒªãƒ¼ã‚¯é›»æµ**ã¨ã„ã£ãŸã€  
**å¾®ç´°åŒ–ã§é¡•åœ¨åŒ–ã—ãŸç‰©ç†çš„ãƒ»ä¿¡é ¼æ€§çš„ãªé™ç•Œ**ã«ç„¦ç‚¹ã‚’å½“ã¦ã¦ã„ãã¾ã™ã€‚

> In Section [3.4](./3.4_variation_and_reliability.md), we examine the **physical and reliability limitations** that emerged with scaling: **DIBL, Vth variability, HCI, and leakage current**.

---
