// Seed: 2090448533
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  logic [1 : 1 'h0] id_5[{  1  ,  -1  } : 1 'b0];
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1,
    output tri1 id_2,
    input tri1 id_3,
    input tri id_4,
    input wor id_5,
    input tri1 id_6,
    output uwire id_7,
    input tri1 id_8,
    output uwire id_9,
    input tri0 id_10,
    output tri id_11,
    output uwire id_12,
    input tri id_13,
    output supply0 id_14,
    input wor id_15,
    input tri0 id_16,
    input supply1 id_17,
    input tri id_18,
    input tri id_19,
    input wor id_20,
    input tri0 id_21,
    output tri id_22,
    output tri1 id_23,
    output tri1 id_24,
    output wire id_25,
    output wor id_26,
    output wor id_27,
    output supply0 id_28,
    inout wand id_29,
    output wor id_30
);
  wire id_32;
  module_0 modCall_1 (
      id_32,
      id_32,
      id_32,
      id_32
  );
endmodule
