
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_ss_100C_1v60 Corner ===================================

Startpoint: wbs_stb_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.860000    6.510000 v input external delay
     1    0.003927    0.150000    0.000000    6.510000 v wbs_stb_i (in)
                                                         wbs_stb_i (net)
                      0.150120    0.000057    6.510056 v input49/A (sky130_fd_sc_hd__buf_1)
     2    0.012006    0.145146    0.262175    6.772232 v input49/X (sky130_fd_sc_hd__buf_1)
                                                         net49 (net)
                      0.145147    0.000662    6.772893 v _4_/B (sky130_fd_sc_hd__and2_4)
     1    0.101386    0.233308    0.475292    7.248186 v _4_/X (sky130_fd_sc_hd__and2_4)
                                                         ram_controller.EN (net)
                      0.233750    0.006744    7.254930 v SRAM_0/EN (EF_SRAM_1024x32_wrapper)
                                              7.254930   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.371579    7.005615   library hold time
                                              7.005615   data required time
---------------------------------------------------------------------------------------------
                                              7.005615   data required time
                                             -7.254930   data arrival time
---------------------------------------------------------------------------------------------
                                              0.249315   slack (MET)


Startpoint: wbs_stb_i (input port clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.860000    6.510000 ^ input external delay
     1    0.004056    0.150000    0.000000    6.510000 ^ wbs_stb_i (in)
                                                         wbs_stb_i (net)
                      0.150125    0.000059    6.510059 ^ input49/A (sky130_fd_sc_hd__buf_1)
     2    0.012325    0.243419    0.292717    6.802776 ^ input49/X (sky130_fd_sc_hd__buf_1)
                                                         net49 (net)
                      0.243419    0.000510    6.803287 ^ _5_/C (sky130_fd_sc_hd__and3b_1)
     1    0.003309    0.093925    0.356668    7.159954 ^ _5_/X (sky130_fd_sc_hd__and3b_1)
                                                         _0_ (net)
                      0.093925    0.000099    7.160054 ^ _6_/D (sky130_fd_sc_hd__dfrtp_1)
                                              7.160054   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138469    0.009722    6.132890 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.013811    0.059724    0.256246    6.389136 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.059725    0.000964    6.390100 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                  0.100000    6.490100   clock uncertainty
                                  0.000000    6.490100   clock reconvergence pessimism
                                 -0.084088    6.406012   library hold time
                                              6.406012   data required time
---------------------------------------------------------------------------------------------
                                              6.406012   data required time
                                             -7.160054   data arrival time
---------------------------------------------------------------------------------------------
                                              0.754042   slack (MET)


Startpoint: wbs_we_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.650000    6.300000 ^ input external delay
     1    0.003685    0.090000    0.000000    6.300000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.090101    0.000048    6.300048 ^ hold98/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003255    0.097186    1.003277    7.303325 ^ hold98/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.097186    0.000101    7.303426 ^ input50/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.020183    0.330806    0.343489    7.646914 ^ input50/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                                         net50 (net)
                      0.330816    0.001388    7.648303 ^ _2_/A (sky130_fd_sc_hd__clkinv_4)
     1    0.076315    0.282870    0.342759    7.991061 v _2_/Y (sky130_fd_sc_hd__clkinv_4)
                                                         ram_controller.R_WB (net)
                      0.283049    0.004142    7.995203 v SRAM_0/R_WB (EF_SRAM_1024x32_wrapper)
                                              7.995203   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.311133    6.945168   library hold time
                                              6.945168   data required time
---------------------------------------------------------------------------------------------
                                              6.945168   data required time
                                             -7.995203   data arrival time
---------------------------------------------------------------------------------------------
                                              1.050035   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004212    0.090000    0.000000    5.840000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090148    0.000070    5.840070 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002278    0.085905    0.989093    6.829164 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.085905    0.000061    6.829225 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010397    0.194974    1.086652    7.915877 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.194974    0.000332    7.916209 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.029831    0.077296    0.230631    8.146840 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.077440    0.002747    8.149587 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194689    0.351531    0.357251    8.506838 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.353344    0.019775    8.526613 ^ SRAM_0/BEN[15] (EF_SRAM_1024x32_wrapper)
                                              8.526613   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.543906    7.177941   library hold time
                                              7.177941   data required time
---------------------------------------------------------------------------------------------
                                              7.177941   data required time
                                             -8.526613   data arrival time
---------------------------------------------------------------------------------------------
                                              1.348672   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004212    0.090000    0.000000    5.840000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090148    0.000070    5.840070 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002278    0.085905    0.989093    6.829164 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.085905    0.000061    6.829225 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010397    0.194974    1.086652    7.915877 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.194974    0.000332    7.916209 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.029831    0.077296    0.230631    8.146840 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.077440    0.002747    8.149587 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194689    0.351531    0.357251    8.506838 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.354018    0.022972    8.529810 ^ SRAM_0/BEN[14] (EF_SRAM_1024x32_wrapper)
                                              8.529810   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.543805    7.177840   library hold time
                                              7.177840   data required time
---------------------------------------------------------------------------------------------
                                              7.177840   data required time
                                             -8.529810   data arrival time
---------------------------------------------------------------------------------------------
                                              1.351970   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004212    0.090000    0.000000    5.840000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090148    0.000070    5.840070 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002278    0.085905    0.989093    6.829164 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.085905    0.000061    6.829225 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010397    0.194974    1.086652    7.915877 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.194974    0.000332    7.916209 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.029831    0.077296    0.230631    8.146840 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.077440    0.002747    8.149587 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194689    0.351531    0.357251    8.506838 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.354337    0.024323    8.531161 ^ SRAM_0/BEN[13] (EF_SRAM_1024x32_wrapper)
                                              8.531161   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.543757    7.177793   library hold time
                                              7.177793   data required time
---------------------------------------------------------------------------------------------
                                              7.177793   data required time
                                             -8.531161   data arrival time
---------------------------------------------------------------------------------------------
                                              1.353368   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004212    0.090000    0.000000    5.840000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090148    0.000070    5.840070 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002278    0.085905    0.989093    6.829164 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.085905    0.000061    6.829225 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010397    0.194974    1.086652    7.915877 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.194974    0.000332    7.916209 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.029831    0.077296    0.230631    8.146840 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.077440    0.002747    8.149587 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194689    0.351531    0.357251    8.506838 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.354564    0.025238    8.532076 ^ SRAM_0/BEN[12] (EF_SRAM_1024x32_wrapper)
                                              8.532076   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.543723    7.177759   library hold time
                                              7.177759   data required time
---------------------------------------------------------------------------------------------
                                              7.177759   data required time
                                             -8.532076   data arrival time
---------------------------------------------------------------------------------------------
                                              1.354317   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004212    0.090000    0.000000    5.840000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090148    0.000070    5.840070 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002278    0.085905    0.989093    6.829164 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.085905    0.000061    6.829225 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010397    0.194974    1.086652    7.915877 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.194974    0.000332    7.916209 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.029831    0.077296    0.230631    8.146840 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.077440    0.002747    8.149587 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194689    0.351531    0.357251    8.506838 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.354800    0.026152    8.532990 ^ SRAM_0/BEN[11] (EF_SRAM_1024x32_wrapper)
                                              8.532990   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.543687    7.177723   library hold time
                                              7.177723   data required time
---------------------------------------------------------------------------------------------
                                              7.177723   data required time
                                             -8.532990   data arrival time
---------------------------------------------------------------------------------------------
                                              1.355267   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004212    0.090000    0.000000    5.840000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090148    0.000070    5.840070 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002278    0.085905    0.989093    6.829164 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.085905    0.000061    6.829225 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010397    0.194974    1.086652    7.915877 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.194974    0.000332    7.916209 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.029831    0.077296    0.230631    8.146840 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.077440    0.002747    8.149587 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194689    0.351531    0.357251    8.506838 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.354965    0.026768    8.533607 ^ SRAM_0/BEN[10] (EF_SRAM_1024x32_wrapper)
                                              8.533607   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.543663    7.177699   library hold time
                                              7.177699   data required time
---------------------------------------------------------------------------------------------
                                              7.177699   data required time
                                             -8.533607   data arrival time
---------------------------------------------------------------------------------------------
                                              1.355907   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004212    0.090000    0.000000    5.840000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090148    0.000070    5.840070 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002278    0.085905    0.989093    6.829164 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.085905    0.000061    6.829225 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010397    0.194974    1.086652    7.915877 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.194974    0.000332    7.916209 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.029831    0.077296    0.230631    8.146840 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.077440    0.002747    8.149587 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194689    0.351531    0.357251    8.506838 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.355068    0.027147    8.533985 ^ SRAM_0/BEN[9] (EF_SRAM_1024x32_wrapper)
                                              8.533985   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.543647    7.177683   library hold time
                                              7.177683   data required time
---------------------------------------------------------------------------------------------
                                              7.177683   data required time
                                             -8.533985   data arrival time
---------------------------------------------------------------------------------------------
                                              1.356302   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004212    0.090000    0.000000    5.840000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090148    0.000070    5.840070 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002278    0.085905    0.989093    6.829164 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.085905    0.000061    6.829225 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010397    0.194974    1.086652    7.915877 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.194974    0.000332    7.916209 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.029831    0.077296    0.230631    8.146840 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.077440    0.002747    8.149587 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194689    0.351531    0.357251    8.506838 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.355127    0.027359    8.534198 ^ SRAM_0/BEN[8] (EF_SRAM_1024x32_wrapper)
                                              8.534198   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.543639    7.177674   library hold time
                                              7.177674   data required time
---------------------------------------------------------------------------------------------
                                              7.177674   data required time
                                             -8.534198   data arrival time
---------------------------------------------------------------------------------------------
                                              1.356523   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004589    0.090000    0.000000    5.840000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090165    0.000078    5.840078 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002751    0.091104    0.995979    6.836058 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.091104    0.000080    6.836138 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010355    0.194382    1.088140    7.924278 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.194382    0.000305    7.924583 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024056    0.068220    0.223018    8.147601 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.068343    0.002208    8.149809 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.222378    0.400709    0.362024    8.511833 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.412327    0.051531    8.563364 ^ SRAM_0/BEN[7] (EF_SRAM_1024x32_wrapper)
                                              8.563364   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.535066    7.169101   library hold time
                                              7.169101   data required time
---------------------------------------------------------------------------------------------
                                              7.169101   data required time
                                             -8.563364   data arrival time
---------------------------------------------------------------------------------------------
                                              1.394263   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004589    0.090000    0.000000    5.840000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090165    0.000078    5.840078 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002751    0.091104    0.995979    6.836058 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.091104    0.000080    6.836138 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010355    0.194382    1.088140    7.924278 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.194382    0.000305    7.924583 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024056    0.068220    0.223018    8.147601 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.068343    0.002208    8.149809 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.222378    0.400709    0.362024    8.511833 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.413190    0.053279    8.565112 ^ SRAM_0/BEN[6] (EF_SRAM_1024x32_wrapper)
                                              8.565112   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.534936    7.168972   library hold time
                                              7.168972   data required time
---------------------------------------------------------------------------------------------
                                              7.168972   data required time
                                             -8.565112   data arrival time
---------------------------------------------------------------------------------------------
                                              1.396141   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004589    0.090000    0.000000    5.840000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090165    0.000078    5.840078 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002751    0.091104    0.995979    6.836058 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.091104    0.000080    6.836138 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010355    0.194382    1.088140    7.924278 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.194382    0.000305    7.924583 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024056    0.068220    0.223018    8.147601 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.068343    0.002208    8.149809 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.222378    0.400709    0.362024    8.511833 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.413852    0.054579    8.566412 ^ SRAM_0/BEN[5] (EF_SRAM_1024x32_wrapper)
                                              8.566412   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.534837    7.168873   library hold time
                                              7.168873   data required time
---------------------------------------------------------------------------------------------
                                              7.168873   data required time
                                             -8.566412   data arrival time
---------------------------------------------------------------------------------------------
                                              1.397539   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004589    0.090000    0.000000    5.840000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090165    0.000078    5.840078 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002751    0.091104    0.995979    6.836058 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.091104    0.000080    6.836138 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010355    0.194382    1.088140    7.924278 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.194382    0.000305    7.924583 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024056    0.068220    0.223018    8.147601 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.068343    0.002208    8.149809 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.222378    0.400709    0.362024    8.511833 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.414361    0.055556    8.567389 ^ SRAM_0/BEN[4] (EF_SRAM_1024x32_wrapper)
                                              8.567389   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.534761    7.168797   library hold time
                                              7.168797   data required time
---------------------------------------------------------------------------------------------
                                              7.168797   data required time
                                             -8.567389   data arrival time
---------------------------------------------------------------------------------------------
                                              1.398593   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004589    0.090000    0.000000    5.840000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090165    0.000078    5.840078 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002751    0.091104    0.995979    6.836058 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.091104    0.000080    6.836138 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010355    0.194382    1.088140    7.924278 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.194382    0.000305    7.924583 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024056    0.068220    0.223018    8.147601 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.068343    0.002208    8.149809 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.222378    0.400709    0.362024    8.511833 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.415170    0.057076    8.568910 ^ SRAM_0/BEN[3] (EF_SRAM_1024x32_wrapper)
                                              8.568910   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.534639    7.168675   library hold time
                                              7.168675   data required time
---------------------------------------------------------------------------------------------
                                              7.168675   data required time
                                             -8.568910   data arrival time
---------------------------------------------------------------------------------------------
                                              1.400234   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004589    0.090000    0.000000    5.840000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090165    0.000078    5.840078 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002751    0.091104    0.995979    6.836058 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.091104    0.000080    6.836138 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010355    0.194382    1.088140    7.924278 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.194382    0.000305    7.924583 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024056    0.068220    0.223018    8.147601 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.068343    0.002208    8.149809 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.222378    0.400709    0.362024    8.511833 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.415838    0.058301    8.570134 ^ SRAM_0/BEN[2] (EF_SRAM_1024x32_wrapper)
                                              8.570134   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.534539    7.168575   library hold time
                                              7.168575   data required time
---------------------------------------------------------------------------------------------
                                              7.168575   data required time
                                             -8.570134   data arrival time
---------------------------------------------------------------------------------------------
                                              1.401559   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004589    0.090000    0.000000    5.840000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090165    0.000078    5.840078 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002751    0.091104    0.995979    6.836058 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.091104    0.000080    6.836138 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010355    0.194382    1.088140    7.924278 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.194382    0.000305    7.924583 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024056    0.068220    0.223018    8.147601 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.068343    0.002208    8.149809 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.222378    0.400709    0.362024    8.511833 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.416448    0.059397    8.571230 ^ SRAM_0/BEN[1] (EF_SRAM_1024x32_wrapper)
                                              8.571230   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.534448    7.168484   library hold time
                                              7.168484   data required time
---------------------------------------------------------------------------------------------
                                              7.168484   data required time
                                             -8.571230   data arrival time
---------------------------------------------------------------------------------------------
                                              1.402746   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004589    0.090000    0.000000    5.840000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090165    0.000078    5.840078 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002751    0.091104    0.995979    6.836058 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.091104    0.000080    6.836138 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010355    0.194382    1.088140    7.924278 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.194382    0.000305    7.924583 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024056    0.068220    0.223018    8.147601 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.068343    0.002208    8.149809 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.222378    0.400709    0.362024    8.511833 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.416557    0.059590    8.571423 ^ SRAM_0/BEN[0] (EF_SRAM_1024x32_wrapper)
                                              8.571423   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.534432    7.168468   library hold time
                                              7.168468   data required time
---------------------------------------------------------------------------------------------
                                              7.168468   data required time
                                             -8.571423   data arrival time
---------------------------------------------------------------------------------------------
                                              1.402956   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003088    0.090000    0.000000    5.840000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090085    0.000040    5.840041 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002173    0.084821    0.987540    6.827580 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.084821    0.000060    6.827641 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011609    0.211996    1.100031    7.927671 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.211996    0.000402    7.928073 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.065814    0.135325    0.276790    8.204864 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.138076    0.014412    8.219275 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.194495    0.352458    0.380360    8.599635 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.355242    0.024353    8.623988 ^ SRAM_0/BEN[16] (EF_SRAM_1024x32_wrapper)
                                              8.623988   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.543621    7.177657   library hold time
                                              7.177657   data required time
---------------------------------------------------------------------------------------------
                                              7.177657   data required time
                                             -8.623988   data arrival time
---------------------------------------------------------------------------------------------
                                              1.446331   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003088    0.090000    0.000000    5.840000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090085    0.000040    5.840041 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002173    0.084821    0.987540    6.827580 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.084821    0.000060    6.827641 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011609    0.211996    1.100031    7.927671 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.211996    0.000402    7.928073 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.065814    0.135325    0.276790    8.204864 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.138076    0.014412    8.219275 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.194495    0.352458    0.380360    8.599635 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.355760    0.026393    8.626028 ^ SRAM_0/BEN[17] (EF_SRAM_1024x32_wrapper)
                                              8.626028   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.543544    7.177579   library hold time
                                              7.177579   data required time
---------------------------------------------------------------------------------------------
                                              7.177579   data required time
                                             -8.626028   data arrival time
---------------------------------------------------------------------------------------------
                                              1.448449   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003158    0.090000    0.000000    5.840000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090088    0.000042    5.840042 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001814    0.080442    0.982312    6.822353 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.080442    0.000048    6.822402 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011264    0.207161    1.094449    7.916851 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.207161    0.000407    7.917257 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.069821    0.141988    0.279009    8.196266 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.144963    0.015369    8.211636 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.198157    0.359949    0.382158    8.593794 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.364637    0.031648    8.625442 ^ SRAM_0/BEN[24] (EF_SRAM_1024x32_wrapper)
                                              8.625442   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.542213    7.176249   library hold time
                                              7.176249   data required time
---------------------------------------------------------------------------------------------
                                              7.176249   data required time
                                             -8.625442   data arrival time
---------------------------------------------------------------------------------------------
                                              1.449193   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003088    0.090000    0.000000    5.840000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090085    0.000040    5.840041 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002173    0.084821    0.987540    6.827580 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.084821    0.000060    6.827641 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011609    0.211996    1.100031    7.927671 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.211996    0.000402    7.928073 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.065814    0.135325    0.276790    8.204864 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.138076    0.014412    8.219275 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.194495    0.352458    0.380360    8.599635 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.356065    0.027518    8.627152 ^ SRAM_0/BEN[18] (EF_SRAM_1024x32_wrapper)
                                              8.627152   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.543498    7.177534   library hold time
                                              7.177534   data required time
---------------------------------------------------------------------------------------------
                                              7.177534   data required time
                                             -8.627152   data arrival time
---------------------------------------------------------------------------------------------
                                              1.449619   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003088    0.090000    0.000000    5.840000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090085    0.000040    5.840041 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002173    0.084821    0.987540    6.827580 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.084821    0.000060    6.827641 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011609    0.211996    1.100031    7.927671 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.211996    0.000402    7.928073 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.065814    0.135325    0.276790    8.204864 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.138076    0.014412    8.219275 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.194495    0.352458    0.380360    8.599635 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.356372    0.028600    8.628235 ^ SRAM_0/BEN[19] (EF_SRAM_1024x32_wrapper)
                                              8.628235   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.543452    7.177488   library hold time
                                              7.177488   data required time
---------------------------------------------------------------------------------------------
                                              7.177488   data required time
                                             -8.628235   data arrival time
---------------------------------------------------------------------------------------------
                                              1.450748   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003158    0.090000    0.000000    5.840000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090088    0.000042    5.840042 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001814    0.080442    0.982312    6.822353 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.080442    0.000048    6.822402 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011264    0.207161    1.094449    7.916851 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.207161    0.000407    7.917257 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.069821    0.141988    0.279009    8.196266 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.144963    0.015369    8.211636 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.198157    0.359949    0.382158    8.593794 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.365309    0.033701    8.627495 ^ SRAM_0/BEN[25] (EF_SRAM_1024x32_wrapper)
                                              8.627495   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.542112    7.176148   library hold time
                                              7.176148   data required time
---------------------------------------------------------------------------------------------
                                              7.176148   data required time
                                             -8.627495   data arrival time
---------------------------------------------------------------------------------------------
                                              1.451347   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003088    0.090000    0.000000    5.840000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090085    0.000040    5.840041 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002173    0.084821    0.987540    6.827580 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.084821    0.000060    6.827641 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011609    0.211996    1.100031    7.927671 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.211996    0.000402    7.928073 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.065814    0.135325    0.276790    8.204864 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.138076    0.014412    8.219275 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.194495    0.352458    0.380360    8.599635 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.356607    0.029400    8.629036 ^ SRAM_0/BEN[20] (EF_SRAM_1024x32_wrapper)
                                              8.629036   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.543417    7.177452   library hold time
                                              7.177452   data required time
---------------------------------------------------------------------------------------------
                                              7.177452   data required time
                                             -8.629036   data arrival time
---------------------------------------------------------------------------------------------
                                              1.451583   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003088    0.090000    0.000000    5.840000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090085    0.000040    5.840041 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002173    0.084821    0.987540    6.827580 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.084821    0.000060    6.827641 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011609    0.211996    1.100031    7.927671 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.211996    0.000402    7.928073 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.065814    0.135325    0.276790    8.204864 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.138076    0.014412    8.219275 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.194495    0.352458    0.380360    8.599635 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.356764    0.029920    8.629555 ^ SRAM_0/BEN[21] (EF_SRAM_1024x32_wrapper)
                                              8.629555   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.543393    7.177429   library hold time
                                              7.177429   data required time
---------------------------------------------------------------------------------------------
                                              7.177429   data required time
                                             -8.629555   data arrival time
---------------------------------------------------------------------------------------------
                                              1.452126   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003088    0.090000    0.000000    5.840000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090085    0.000040    5.840041 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002173    0.084821    0.987540    6.827580 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.084821    0.000060    6.827641 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011609    0.211996    1.100031    7.927671 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.211996    0.000402    7.928073 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.065814    0.135325    0.276790    8.204864 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.138076    0.014412    8.219275 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.194495    0.352458    0.380360    8.599635 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.356882    0.030308    8.629943 ^ SRAM_0/BEN[22] (EF_SRAM_1024x32_wrapper)
                                              8.629943   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.543375    7.177411   library hold time
                                              7.177411   data required time
---------------------------------------------------------------------------------------------
                                              7.177411   data required time
                                             -8.629943   data arrival time
---------------------------------------------------------------------------------------------
                                              1.452532   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003158    0.090000    0.000000    5.840000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090088    0.000042    5.840042 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001814    0.080442    0.982312    6.822353 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.080442    0.000048    6.822402 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011264    0.207161    1.094449    7.916851 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.207161    0.000407    7.917257 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.069821    0.141988    0.279009    8.196266 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.144963    0.015369    8.211636 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.198157    0.359949    0.382158    8.593794 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.365698    0.034827    8.628621 ^ SRAM_0/BEN[26] (EF_SRAM_1024x32_wrapper)
                                              8.628621   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.542054    7.176090   library hold time
                                              7.176090   data required time
---------------------------------------------------------------------------------------------
                                              7.176090   data required time
                                             -8.628621   data arrival time
---------------------------------------------------------------------------------------------
                                              1.452531   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003088    0.090000    0.000000    5.840000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090085    0.000040    5.840041 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002173    0.084821    0.987540    6.827580 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.084821    0.000060    6.827641 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011609    0.211996    1.100031    7.927671 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.211996    0.000402    7.928073 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.065814    0.135325    0.276790    8.204864 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.138076    0.014412    8.219275 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.194495    0.352458    0.380360    8.599635 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.356942    0.030502    8.630136 ^ SRAM_0/BEN[23] (EF_SRAM_1024x32_wrapper)
                                              8.630136   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.543366    7.177402   library hold time
                                              7.177402   data required time
---------------------------------------------------------------------------------------------
                                              7.177402   data required time
                                             -8.630136   data arrival time
---------------------------------------------------------------------------------------------
                                              1.452735   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003158    0.090000    0.000000    5.840000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090088    0.000042    5.840042 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001814    0.080442    0.982312    6.822353 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.080442    0.000048    6.822402 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011264    0.207161    1.094449    7.916851 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.207161    0.000407    7.917257 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.069821    0.141988    0.279009    8.196266 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.144963    0.015369    8.211636 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.198157    0.359949    0.382158    8.593794 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.366016    0.035714    8.629507 ^ SRAM_0/BEN[27] (EF_SRAM_1024x32_wrapper)
                                              8.629507   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.542006    7.176042   library hold time
                                              7.176042   data required time
---------------------------------------------------------------------------------------------
                                              7.176042   data required time
                                             -8.629507   data arrival time
---------------------------------------------------------------------------------------------
                                              1.453465   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003158    0.090000    0.000000    5.840000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090088    0.000042    5.840042 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001814    0.080442    0.982312    6.822353 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.080442    0.000048    6.822402 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011264    0.207161    1.094449    7.916851 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.207161    0.000407    7.917257 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.069821    0.141988    0.279009    8.196266 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.144963    0.015369    8.211636 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.198157    0.359949    0.382158    8.593794 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.366330    0.036571    8.630364 ^ SRAM_0/BEN[28] (EF_SRAM_1024x32_wrapper)
                                              8.630364   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.541959    7.175995   library hold time
                                              7.175995   data required time
---------------------------------------------------------------------------------------------
                                              7.175995   data required time
                                             -8.630364   data arrival time
---------------------------------------------------------------------------------------------
                                              1.454369   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003158    0.090000    0.000000    5.840000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090088    0.000042    5.840042 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001814    0.080442    0.982312    6.822353 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.080442    0.000048    6.822402 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011264    0.207161    1.094449    7.916851 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.207161    0.000407    7.917257 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.069821    0.141988    0.279009    8.196266 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.144963    0.015369    8.211636 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.198157    0.359949    0.382158    8.593794 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.366544    0.037146    8.630939 ^ SRAM_0/BEN[29] (EF_SRAM_1024x32_wrapper)
                                              8.630939   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.541927    7.175963   library hold time
                                              7.175963   data required time
---------------------------------------------------------------------------------------------
                                              7.175963   data required time
                                             -8.630939   data arrival time
---------------------------------------------------------------------------------------------
                                              1.454977   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003158    0.090000    0.000000    5.840000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090088    0.000042    5.840042 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001814    0.080442    0.982312    6.822353 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.080442    0.000048    6.822402 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011264    0.207161    1.094449    7.916851 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.207161    0.000407    7.917257 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.069821    0.141988    0.279009    8.196266 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.144963    0.015369    8.211636 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.198157    0.359949    0.382158    8.593794 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.366681    0.037506    8.631299 ^ SRAM_0/BEN[30] (EF_SRAM_1024x32_wrapper)
                                              8.631299   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.541907    7.175943   library hold time
                                              7.175943   data required time
---------------------------------------------------------------------------------------------
                                              7.175943   data required time
                                             -8.631299   data arrival time
---------------------------------------------------------------------------------------------
                                              1.455357   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003158    0.090000    0.000000    5.840000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090088    0.000042    5.840042 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001814    0.080442    0.982312    6.822353 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.080442    0.000048    6.822402 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011264    0.207161    1.094449    7.916851 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.207161    0.000407    7.917257 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.069821    0.141988    0.279009    8.196266 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.144963    0.015369    8.211636 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.198157    0.359949    0.382158    8.593794 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.366753    0.037696    8.631490 ^ SRAM_0/BEN[31] (EF_SRAM_1024x32_wrapper)
                                              8.631490   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.541896    7.175931   library hold time
                                              7.175931   data required time
---------------------------------------------------------------------------------------------
                                              7.175931   data required time
                                             -8.631490   data arrival time
---------------------------------------------------------------------------------------------
                                              1.455558   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003597    0.070000    0.000000    5.690000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.070110    0.000052    5.690052 ^ hold99/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002065    0.083539    0.978114    6.668167 ^ hold99/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.083539    0.000056    6.668222 ^ hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001857    0.080982    0.980496    7.648718 ^ hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net93 (net)
                      0.080982    0.000034    7.648752 ^ input19/A (sky130_fd_sc_hd__buf_2)
     1    0.010576    0.099616    0.209415    7.858167 ^ input19/X (sky130_fd_sc_hd__buf_2)
                                                         net19 (net)
                      0.099616    0.000473    7.858640 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.030822    0.481906    1.299439    9.158079 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net94 (net)
                      0.481908    0.001978    9.160057 ^ SRAM_0/DI[15] (EF_SRAM_1024x32_wrapper)
                                              9.160057   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.525632    7.159667   library hold time
                                              7.159667   data required time
---------------------------------------------------------------------------------------------
                                              7.159667   data required time
                                             -9.160057   data arrival time
---------------------------------------------------------------------------------------------
                                              2.000389   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003131    0.070000    0.000000    5.690000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.070081    0.000039    5.690039 ^ hold102/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002310    0.086205    0.981673    6.671711 ^ hold102/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.086205    0.000061    6.671772 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002971    0.093692    0.997698    7.669471 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net123 (net)
                      0.093692    0.000087    7.669558 ^ input16/A (sky130_fd_sc_hd__buf_2)
     1    0.009138    0.089439    0.207373    7.876930 ^ input16/X (sky130_fd_sc_hd__buf_2)
                                                         net16 (net)
                      0.089440    0.000447    7.877377 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.040328    0.615620    1.389301    9.266679 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net124 (net)
                      0.615640    0.004032    9.270711 ^ SRAM_0/DI[12] (EF_SRAM_1024x32_wrapper)
                                              9.270711   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.510263    7.144299   library hold time
                                              7.144299   data required time
---------------------------------------------------------------------------------------------
                                              7.144299   data required time
                                             -9.270711   data arrival time
---------------------------------------------------------------------------------------------
                                              2.126412   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.002780    0.070000    0.000000    5.690000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.070069    0.000032    5.690032 ^ hold103/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002502    0.088266    0.984465    6.674498 ^ hold103/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.088266    0.000070    6.674567 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001867    0.081103    0.982410    7.656978 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net129 (net)
                      0.081103    0.000034    7.657011 ^ input15/A (sky130_fd_sc_hd__buf_2)
     1    0.015036    0.131730    0.233164    7.890175 ^ input15/X (sky130_fd_sc_hd__buf_2)
                                                         net15 (net)
                      0.131734    0.000918    7.891093 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.040422    0.617082    1.405692    9.296785 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net130 (net)
                      0.617114    0.004772    9.301558 ^ SRAM_0/DI[11] (EF_SRAM_1024x32_wrapper)
                                              9.301558   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.510114    7.144150   library hold time
                                              7.144150   data required time
---------------------------------------------------------------------------------------------
                                              7.144150   data required time
                                             -9.301558   data arrival time
---------------------------------------------------------------------------------------------
                                              2.157407   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003107    0.070000    0.000000    5.690000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.070087    0.000041    5.690042 ^ hold101/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002050    0.083343    0.977876    6.667917 ^ hold101/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.083343    0.000054    6.667971 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002169    0.084785    0.984956    7.652927 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net111 (net)
                      0.084785    0.000042    7.652969 ^ input17/A (sky130_fd_sc_hd__buf_2)
     1    0.011416    0.105640    0.215543    7.868512 ^ input17/X (sky130_fd_sc_hd__buf_2)
                                                         net17 (net)
                      0.105641    0.000570    7.869082 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046292    0.702369    1.452843    9.321926 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net112 (net)
                      0.702410    0.005615    9.327540 ^ SRAM_0/DI[13] (EF_SRAM_1024x32_wrapper)
                                              9.327540   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.501512    7.135549   library hold time
                                              7.135549   data required time
---------------------------------------------------------------------------------------------
                                              7.135549   data required time
                                             -9.327540   data arrival time
---------------------------------------------------------------------------------------------
                                              2.191993   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.002838    0.070000    0.000000    5.690000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.070071    0.000034    5.690034 ^ hold100/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003681    0.104169    1.001620    6.691654 ^ hold100/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.104169    0.000119    6.691773 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004073    0.108251    1.020446    7.712220 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net103 (net)
                      0.108251    0.000135    7.712355 ^ input18/A (sky130_fd_sc_hd__buf_2)
     1    0.011037    0.102933    0.224038    7.936392 ^ input18/X (sky130_fd_sc_hd__buf_2)
                                                         net18 (net)
                      0.102934    0.000457    7.936849 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042370    0.645225    1.414349    9.351197 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net104 (net)
                      0.645246    0.004209    9.355407 ^ SRAM_0/DI[14] (EF_SRAM_1024x32_wrapper)
                                              9.355407   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.507277    7.141313   library hold time
                                              7.141313   data required time
---------------------------------------------------------------------------------------------
                                              7.141313   data required time
                                             -9.355407   data arrival time
---------------------------------------------------------------------------------------------
                                              2.214093   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.003547    0.070000    0.000000    5.440000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.070113    0.000054    5.440054 ^ hold131/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001870    0.081118    0.975265    6.415318 ^ hold131/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net223 (net)
                      0.081118    0.000049    6.415368 ^ hold51/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002862    0.092394    0.994198    7.409565 ^ hold51/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net143 (net)
                      0.092394    0.000077    7.409643 ^ input11/A (sky130_fd_sc_hd__buf_4)
     1    0.042885    0.201397    0.297579    7.707222 ^ input11/X (sky130_fd_sc_hd__buf_4)
                                                         net11 (net)
                      0.201798    0.006939    7.714161 ^ hold52/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042239    0.643479    1.449664    9.163825 ^ hold52/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net144 (net)
                      0.643505    0.004529    9.168353 ^ SRAM_0/AD[9] (EF_SRAM_1024x32_wrapper)
                                              9.168353   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.311640    6.945676   library hold time
                                              6.945676   data required time
---------------------------------------------------------------------------------------------
                                              6.945676   data required time
                                             -9.168353   data arrival time
---------------------------------------------------------------------------------------------
                                              2.222678   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490084    5.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138469    0.008796    5.159282 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.013811    0.059724    0.231842    5.391124 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.059725    0.000872    5.391996 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.014392    0.217868    0.719129    6.111125 ^ _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.217868    0.000524    6.111650 ^ output51/A (sky130_fd_sc_hd__buf_12)
     1    0.190902    0.342583    0.429050    6.540700 ^ output51/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_ack_o (net)
                      0.342618    0.003389    6.544088 ^ wbs_ack_o (out)
                                              6.544088   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.370000    4.300000   output external delay
                                              4.300000   data required time
---------------------------------------------------------------------------------------------
                                              4.300000   data required time
                                             -6.544088   data arrival time
---------------------------------------------------------------------------------------------
                                              2.244089   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.004121    0.070000    0.000000    5.690000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.070135    0.000064    5.690064 ^ hold104/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001752    0.079659    0.973560    6.663624 ^ hold104/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.079659    0.000032    6.663656 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003053    0.094673    0.996427    7.660083 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net97 (net)
                      0.094673    0.000083    7.660167 ^ input14/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.012780    0.089973    0.250072    7.910239 ^ input14/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net14 (net)
                      0.089976    0.000607    7.910846 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047774    0.723923    1.461240    9.372086 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net98 (net)
                      0.723965    0.005792    9.377877 ^ SRAM_0/DI[10] (EF_SRAM_1024x32_wrapper)
                                              9.377877   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.499339    7.133375   library hold time
                                              7.133375   data required time
---------------------------------------------------------------------------------------------
                                              7.133375   data required time
                                             -9.377877   data arrival time
---------------------------------------------------------------------------------------------
                                              2.244503   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.002959    0.070000    0.000000    5.440000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.070072    0.000034    5.440034 ^ hold132/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002762    0.091190    0.988250    6.428285 ^ hold132/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net224 (net)
                      0.091190    0.000080    6.428365 ^ hold59/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003081    0.095016    1.001154    7.429520 ^ hold59/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net151 (net)
                      0.095016    0.000085    7.429605 ^ input10/A (sky130_fd_sc_hd__buf_4)
     1    0.042618    0.200263    0.298200    7.727804 ^ input10/X (sky130_fd_sc_hd__buf_4)
                                                         net10 (net)
                      0.200656    0.006854    7.734658 ^ hold60/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044394    0.674782    1.470122    9.204781 ^ hold60/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net152 (net)
                      0.674813    0.004976    9.209757 ^ SRAM_0/AD[8] (EF_SRAM_1024x32_wrapper)
                                              9.209757   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.311671    6.945707   library hold time
                                              6.945707   data required time
---------------------------------------------------------------------------------------------
                                              6.945707   data required time
                                             -9.209757   data arrival time
---------------------------------------------------------------------------------------------
                                              2.264050   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.003404    0.070000    0.000000    5.440000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.070100    0.000048    5.440048 ^ hold134/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001890    0.081372    0.975557    6.415605 ^ hold134/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net226 (net)
                      0.081372    0.000051    6.415656 ^ hold69/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003388    0.100254    1.001950    7.417605 ^ hold69/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.100254    0.000097    7.417703 ^ input8/A (sky130_fd_sc_hd__buf_4)
     1    0.044720    0.209029    0.306250    7.723952 ^ input8/X (sky130_fd_sc_hd__buf_4)
                                                         net8 (net)
                      0.209429    0.007073    7.731026 ^ hold70/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044614    0.677957    1.475677    9.206703 ^ hold70/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.677983    0.004690    9.211392 ^ SRAM_0/AD[6] (EF_SRAM_1024x32_wrapper)
                                              9.211392   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.311675    6.945711   library hold time
                                              6.945711   data required time
---------------------------------------------------------------------------------------------
                                              6.945711   data required time
                                             -9.211392   data arrival time
---------------------------------------------------------------------------------------------
                                              2.265682   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.003095    0.070000    0.000000    5.440000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.070085    0.000040    5.440041 ^ hold133/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001974    0.082407    0.976772    6.416812 ^ hold133/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net225 (net)
                      0.082407    0.000052    6.416864 ^ hold65/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002892    0.092747    0.995116    7.411981 ^ hold65/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net157 (net)
                      0.092747    0.000079    7.412060 ^ input9/A (sky130_fd_sc_hd__buf_4)
     1    0.052611    0.241865    0.325151    7.737211 ^ input9/X (sky130_fd_sc_hd__buf_4)
                                                         net9 (net)
                      0.242319    0.008142    7.745353 ^ hold66/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043004    0.654596    1.470891    9.216244 ^ hold66/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net158 (net)
                      0.654623    0.004605    9.220849 ^ SRAM_0/AD[7] (EF_SRAM_1024x32_wrapper)
                                              9.220849   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.311651    6.945687   library hold time
                                              6.945687   data required time
---------------------------------------------------------------------------------------------
                                              6.945687   data required time
                                             -9.220849   data arrival time
---------------------------------------------------------------------------------------------
                                              2.275162   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003219    0.070000    0.000000    5.690000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.070090    0.000043    5.690043 ^ hold107/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001840    0.080746    0.974816    6.664859 ^ hold107/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.080746    0.000049    6.664907 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002746    0.091045    0.992375    7.657282 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net121 (net)
                      0.091045    0.000075    7.657358 ^ input42/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.014690    0.097998    0.255372    7.912729 ^ input42/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net42 (net)
                      0.098005    0.000885    7.913614 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.050115    0.758124    1.486302    9.399916 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net122 (net)
                      0.758190    0.007081    9.406997 ^ SRAM_0/DI[7] (EF_SRAM_1024x32_wrapper)
                                              9.406997   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.495887    7.129923   library hold time
                                              7.129923   data required time
---------------------------------------------------------------------------------------------
                                              7.129923   data required time
                                             -9.406997   data arrival time
---------------------------------------------------------------------------------------------
                                              2.277074   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.002844    0.070000    0.000000    5.690000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.070071    0.000034    5.690034 ^ hold130/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002178    0.084842    0.979744    6.669778 ^ hold130/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net222 (net)
                      0.084842    0.000042    6.669820 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003391    0.100285    1.003287    7.673107 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net127 (net)
                      0.100285    0.000097    7.673203 ^ input37/A (sky130_fd_sc_hd__buf_4)
     1    0.039623    0.187872    0.291418    7.964622 ^ input37/X (sky130_fd_sc_hd__buf_4)
                                                         net37 (net)
                      0.188286    0.006809    7.971431 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043544    0.662608    1.456419    9.427850 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net128 (net)
                      0.662682    0.006926    9.434776 ^ SRAM_0/DI[31] (EF_SRAM_1024x32_wrapper)
                                              9.434776   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.505519    7.139555   library hold time
                                              7.139555   data required time
---------------------------------------------------------------------------------------------
                                              7.139555   data required time
                                             -9.434776   data arrival time
---------------------------------------------------------------------------------------------
                                              2.295221   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003580    0.070000    0.000000    5.690000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.070109    0.000052    5.690052 ^ hold125/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002091    0.083849    0.978480    6.668532 ^ hold125/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net217 (net)
                      0.083849    0.000056    6.668589 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002583    0.089207    0.991178    7.659767 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net107 (net)
                      0.089207    0.000046    7.659813 ^ input32/A (sky130_fd_sc_hd__buf_4)
     1    0.033099    0.160660    0.268872    7.928686 ^ input32/X (sky130_fd_sc_hd__buf_4)
                                                         net32 (net)
                      0.161003    0.004921    7.933607 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048086    0.728790    1.489541    9.423148 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net108 (net)
                      0.728875    0.007663    9.430811 ^ SRAM_0/DI[27] (EF_SRAM_1024x32_wrapper)
                                              9.430811   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.498843    7.132879   library hold time
                                              7.132879   data required time
---------------------------------------------------------------------------------------------
                                              7.132879   data required time
                                             -9.430811   data arrival time
---------------------------------------------------------------------------------------------
                                              2.297932   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003530    0.070000    0.000000    5.690000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.070103    0.000049    5.690050 ^ hold122/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002220    0.085263    0.980359    6.670408 ^ hold122/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net214 (net)
                      0.085263    0.000061    6.670469 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003103    0.095288    0.999254    7.669724 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net99 (net)
                      0.095288    0.000086    7.669810 ^ input31/A (sky130_fd_sc_hd__buf_4)
     1    0.034546    0.165950    0.275988    7.945798 ^ input31/X (sky130_fd_sc_hd__buf_4)
                                                         net31 (net)
                      0.166251    0.004644    7.950442 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047185    0.715590    1.483230    9.433673 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net100 (net)
                      0.715665    0.007245    9.440918 ^ SRAM_0/DI[26] (EF_SRAM_1024x32_wrapper)
                                              9.440918   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.500176    7.134212   library hold time
                                              7.134212   data required time
---------------------------------------------------------------------------------------------
                                              7.134212   data required time
                                             -9.440918   data arrival time
---------------------------------------------------------------------------------------------
                                              2.306706   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.002457    0.070000    0.000000    5.690000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.070059    0.000028    5.690028 ^ hold127/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002177    0.084822    0.979714    6.669742 ^ hold127/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net219 (net)
                      0.084822    0.000058    6.669800 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003197    0.096445    1.000457    7.670258 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net113 (net)
                      0.096445    0.000088    7.670345 ^ input33/A (sky130_fd_sc_hd__buf_4)
     1    0.035600    0.171138    0.278913    7.949258 ^ input33/X (sky130_fd_sc_hd__buf_4)
                                                         net33 (net)
                      0.171439    0.005527    7.954785 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047024    0.713072    1.484318    9.439103 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net114 (net)
                      0.713129    0.006468    9.445571 ^ SRAM_0/DI[28] (EF_SRAM_1024x32_wrapper)
                                              9.445571   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.500431    7.134468   library hold time
                                              7.134468   data required time
---------------------------------------------------------------------------------------------
                                              7.134468   data required time
                                             -9.445571   data arrival time
---------------------------------------------------------------------------------------------
                                              2.311103   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003231    0.070000    0.000000    5.690000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.070085    0.000040    5.690041 ^ hold115/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002162    0.084672    0.979509    6.669549 ^ hold115/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.084672    0.000058    6.669608 ^ hold49/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002545    0.088771    0.990919    7.660527 ^ hold49/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net141 (net)
                      0.088771    0.000068    7.660594 ^ input23/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.036963    0.190975    0.326499    7.987093 ^ input23/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net23 (net)
                      0.191299    0.005064    7.992157 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043141    0.656753    1.453808    9.445964 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net142 (net)
                      0.656797    0.005560    9.451525 ^ SRAM_0/DI[19] (EF_SRAM_1024x32_wrapper)
                                              9.451525   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.506113    7.140148   library hold time
                                              7.140148   data required time
---------------------------------------------------------------------------------------------
                                              7.140148   data required time
                                             -9.451525   data arrival time
---------------------------------------------------------------------------------------------
                                              2.311376   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003519    0.070000    0.000000    5.690000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.070105    0.000050    5.690051 ^ hold129/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002156    0.084615    0.979433    6.669484 ^ hold129/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net221 (net)
                      0.084615    0.000059    6.669542 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002736    0.090933    0.993682    7.663224 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net119 (net)
                      0.090933    0.000051    7.663275 ^ input36/A (sky130_fd_sc_hd__buf_4)
     1    0.032807    0.159544    0.268692    7.931966 ^ input36/X (sky130_fd_sc_hd__buf_4)
                                                         net36 (net)
                      0.159842    0.005286    7.937253 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049102    0.743614    1.498750    9.436003 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net120 (net)
                      0.743711    0.008221    9.444223 ^ SRAM_0/DI[30] (EF_SRAM_1024x32_wrapper)
                                              9.444223   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.497347    7.131383   library hold time
                                              7.131383   data required time
---------------------------------------------------------------------------------------------
                                              7.131383   data required time
                                             -9.444223   data arrival time
---------------------------------------------------------------------------------------------
                                              2.312841   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.003589    0.070000    0.000000    5.440000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.070102    0.000048    5.440049 ^ hold136/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001826    0.080578    0.974623    6.414671 ^ hold136/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net228 (net)
                      0.080578    0.000049    6.414721 ^ hold75/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003524    0.102081    1.003621    7.418342 ^ hold75/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.102081    0.000103    7.418445 ^ input6/A (sky130_fd_sc_hd__buf_4)
     1    0.052285    0.239340    0.328643    7.747087 ^ input6/X (sky130_fd_sc_hd__buf_4)
                                                         net6 (net)
                      0.239700    0.007235    7.754323 ^ hold76/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046155    0.700416    1.500517    9.254840 ^ hold76/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.700451    0.005312    9.260152 ^ SRAM_0/AD[4] (EF_SRAM_1024x32_wrapper)
                                              9.260152   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.311697    6.945733   library hold time
                                              6.945733   data required time
---------------------------------------------------------------------------------------------
                                              6.945733   data required time
                                             -9.260152   data arrival time
---------------------------------------------------------------------------------------------
                                              2.314419   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.004233    0.070000    0.000000    5.690000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.070141    0.000067    5.690067 ^ hold112/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002831    0.091995    0.989285    6.679352 ^ hold112/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.091995    0.000082    6.679434 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002453    0.087777    0.992341    7.671774 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net137 (net)
                      0.087777    0.000045    7.671820 ^ input21/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.032267    0.170601    0.312160    7.983980 ^ input21/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net21 (net)
                      0.170861    0.004110    7.988091 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044848    0.681489    1.462878    9.450969 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net138 (net)
                      0.681536    0.005814    9.456782 ^ SRAM_0/DI[17] (EF_SRAM_1024x32_wrapper)
                                              9.456782   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.503618    7.137653   library hold time
                                              7.137653   data required time
---------------------------------------------------------------------------------------------
                                              7.137653   data required time
                                             -9.456782   data arrival time
---------------------------------------------------------------------------------------------
                                              2.319129   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003759    0.070000    0.000000    5.690000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.070118    0.000056    5.690057 ^ hold105/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002218    0.085249    0.980345    6.670402 ^ hold105/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.085249    0.000061    6.670463 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002599    0.089379    0.991929    7.662392 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net105 (net)
                      0.089379    0.000071    7.662463 ^ input44/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.015348    0.100845    0.256914    7.919376 ^ input44/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net44 (net)
                      0.100857    0.001091    7.920467 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.054678    0.824556    1.531087    9.451554 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net106 (net)
                      0.824660    0.008930    9.460485 ^ SRAM_0/DI[9] (EF_SRAM_1024x32_wrapper)
                                              9.460485   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.489184    7.123219   library hold time
                                              7.123219   data required time
---------------------------------------------------------------------------------------------
                                              7.123219   data required time
                                             -9.460485   data arrival time
---------------------------------------------------------------------------------------------
                                              2.337265   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003051    0.070000    0.000000    5.690000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.070081    0.000039    5.690039 ^ hold113/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002540    0.088677    0.985017    6.675056 ^ hold113/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.088677    0.000070    6.675126 ^ hold53/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002356    0.086726    0.989672    7.664798 ^ hold53/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net145 (net)
                      0.086726    0.000043    7.664841 ^ input25/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.037861    0.194879    0.328312    7.993152 ^ input25/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net25 (net)
                      0.195203    0.005097    7.998250 ^ hold54/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044870    0.681927    1.471836    9.470085 ^ hold54/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net146 (net)
                      0.681978    0.005992    9.476077 ^ SRAM_0/DI[20] (EF_SRAM_1024x32_wrapper)
                                              9.476077   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.503573    7.137609   library hold time
                                              7.137609   data required time
---------------------------------------------------------------------------------------------
                                              7.137609   data required time
                                             -9.476077   data arrival time
---------------------------------------------------------------------------------------------
                                              2.338468   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.002872    0.070000    0.000000    5.690000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.070074    0.000035    5.690035 ^ hold116/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001709    0.079123    0.972904    6.662940 ^ hold116/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net208 (net)
                      0.079123    0.000031    6.662971 ^ hold61/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002966    0.093624    0.994951    7.657922 ^ hold61/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net153 (net)
                      0.093624    0.000082    7.658003 ^ input27/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.035449    0.184382    0.324093    7.982096 ^ input27/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net27 (net)
                      0.184694    0.004757    7.986853 ^ hold62/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046757    0.709417    1.485901    9.472754 ^ hold62/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net154 (net)
                      0.709478    0.006620    9.479374 ^ SRAM_0/DI[22] (EF_SRAM_1024x32_wrapper)
                                              9.479374   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.500800    7.134835   library hold time
                                              7.134835   data required time
---------------------------------------------------------------------------------------------
                                              7.134835   data required time
                                             -9.479374   data arrival time
---------------------------------------------------------------------------------------------
                                              2.344539   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.002893    0.070000    0.000000    5.690000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.070077    0.000037    5.690037 ^ hold108/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002060    0.083473    0.978023    6.668060 ^ hold108/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.083473    0.000055    6.668115 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003392    0.100300    1.002789    7.670904 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net125 (net)
                      0.100300    0.000099    7.671003 ^ input41/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.014002    0.095003    0.256842    7.927845 ^ input41/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net41 (net)
                      0.095015    0.001043    7.928887 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.055229    0.832533    1.534411    9.463298 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net126 (net)
                      0.832618    0.008244    9.471542 ^ SRAM_0/DI[6] (EF_SRAM_1024x32_wrapper)
                                              9.471542   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.488381    7.122416   library hold time
                                              7.122416   data required time
---------------------------------------------------------------------------------------------
                                              7.122416   data required time
                                             -9.471542   data arrival time
---------------------------------------------------------------------------------------------
                                              2.349125   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.004519    0.070000    0.000000    5.440000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.070132    0.000063    5.440063 ^ hold135/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003469    0.101304    0.998559    6.438622 ^ hold135/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net227 (net)
                      0.101304    0.000111    6.438733 ^ hold71/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003131    0.095636    1.005683    7.444416 ^ hold71/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.095636    0.000084    7.444500 ^ input7/A (sky130_fd_sc_hd__buf_4)
     1    0.056234    0.256980    0.336498    7.780997 ^ input7/X (sky130_fd_sc_hd__buf_4)
                                                         net7 (net)
                      0.257509    0.009053    7.790051 ^ hold72/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045557    0.691669    1.500298    9.290348 ^ hold72/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.691700    0.005081    9.295429 ^ SRAM_0/AD[5] (EF_SRAM_1024x32_wrapper)
                                              9.295429   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.311688    6.945724   library hold time
                                              6.945724   data required time
---------------------------------------------------------------------------------------------
                                              6.945724   data required time
                                             -9.295429   data arrival time
---------------------------------------------------------------------------------------------
                                              2.349705   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003613    0.070000    0.000000    5.690000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.070116    0.000056    5.690056 ^ hold106/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001752    0.079659    0.973553    6.663609 ^ hold106/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.079659    0.000032    6.663640 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002407    0.087279    0.987047    7.650687 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net115 (net)
                      0.087279    0.000044    7.650732 ^ input43/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.018336    0.113674    0.266966    7.917698 ^ input43/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net43 (net)
                      0.113688    0.001261    7.918959 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.056314    0.848202    1.552294    9.471253 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net116 (net)
                      0.848284    0.008229    9.479483 ^ SRAM_0/DI[8] (EF_SRAM_1024x32_wrapper)
                                              9.479483   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.486801    7.120837   library hold time
                                              7.120837   data required time
---------------------------------------------------------------------------------------------
                                              7.120837   data required time
                                             -9.479483   data arrival time
---------------------------------------------------------------------------------------------
                                              2.358645   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003252    0.070000    0.000000    5.690000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.070088    0.000042    5.690042 ^ hold110/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002958    0.093496    0.991112    6.681154 ^ hold110/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.093496    0.000086    6.681240 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002433    0.087558    0.992609    7.673849 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net135 (net)
                      0.087558    0.000044    7.673893 ^ input22/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.035674    0.185389    0.322214    7.996107 ^ input22/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net22 (net)
                      0.185667    0.004557    8.000665 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046958    0.712219    1.488657    9.489322 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net136 (net)
                      0.712273    0.006295    9.495617 ^ SRAM_0/DI[18] (EF_SRAM_1024x32_wrapper)
                                              9.495617   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.500518    7.134553   library hold time
                                              7.134553   data required time
---------------------------------------------------------------------------------------------
                                              7.134553   data required time
                                             -9.495617   data arrival time
---------------------------------------------------------------------------------------------
                                              2.361063   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.002565    0.070000    0.000000    5.690000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.070062    0.000029    5.690030 ^ hold121/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002375    0.086887    0.982603    6.672632 ^ hold121/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net213 (net)
                      0.086887    0.000065    6.672697 ^ hold67/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002618    0.089590    0.992816    7.665513 ^ hold67/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net159 (net)
                      0.089590    0.000070    7.665583 ^ input29/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.034447    0.180035    0.319048    7.984631 ^ input29/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net29 (net)
                      0.180357    0.004852    7.989483 ^ hold68/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048739    0.738264    1.503263    9.492746 ^ hold68/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net160 (net)
                      0.738337    0.007279    9.500025 ^ SRAM_0/DI[24] (EF_SRAM_1024x32_wrapper)
                                              9.500025   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.497889    7.131925   library hold time
                                              7.131925   data required time
---------------------------------------------------------------------------------------------
                                              7.131925   data required time
                                             -9.500025   data arrival time
---------------------------------------------------------------------------------------------
                                              2.368100   slack (MET)


Startpoint: wbs_adr_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.004101    0.070000    0.000000    5.440000 ^ wbs_adr_i[1] (in)
                                                         wbs_adr_i[1] (net)
                      0.070142    0.000068    5.440068 ^ hold139/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002490    0.088132    0.984314    6.424381 ^ hold139/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net231 (net)
                      0.088132    0.000071    6.424453 ^ hold81/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003554    0.102488    1.006887    7.431340 ^ hold81/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.102488    0.000106    7.431447 ^ input3/A (sky130_fd_sc_hd__buf_4)
     1    0.064507    0.291523    0.362444    7.793890 ^ input3/X (sky130_fd_sc_hd__buf_4)
                                                         net3 (net)
                      0.292037    0.009560    7.803451 ^ hold82/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045407    0.689535    1.509171    9.312622 ^ hold82/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.689567    0.005031    9.317653 ^ SRAM_0/AD[1] (EF_SRAM_1024x32_wrapper)
                                              9.317653   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.311686    6.945722   library hold time
                                              6.945722   data required time
---------------------------------------------------------------------------------------------
                                              6.945722   data required time
                                             -9.317653   data arrival time
---------------------------------------------------------------------------------------------
                                              2.371931   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003747    0.070000    0.000000    5.690000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.070111    0.000052    5.690053 ^ hold124/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002905    0.092867    0.990356    6.680409 ^ hold124/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net216 (net)
                      0.092867    0.000080    6.680489 ^ hold73/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005697    0.130776    1.035770    7.716259 ^ hold73/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.130776    0.000185    7.716444 ^ input30/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.028719    0.155245    0.320045    8.036489 ^ input30/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net30 (net)
                      0.155381    0.003977    8.040466 ^ hold74/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046249    0.701995    1.470069    9.510536 ^ hold74/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.702063    0.006848    9.517384 ^ SRAM_0/DI[25] (EF_SRAM_1024x32_wrapper)
                                              9.517384   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.501547    7.135583   library hold time
                                              7.135583   data required time
---------------------------------------------------------------------------------------------
                                              7.135583   data required time
                                             -9.517384   data arrival time
---------------------------------------------------------------------------------------------
                                              2.381801   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.002754    0.070000    0.000000    5.690000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.070067    0.000032    5.690032 ^ hold114/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003808    0.105881    1.003484    6.693516 ^ hold114/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.105881    0.000111    6.693627 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003678    0.102790    1.015345    7.708972 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net139 (net)
                      0.104174    0.000115    7.709088 ^ input20/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.042659    0.215769    0.350366    8.059454 ^ input20/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net20 (net)
                      0.216148    0.005978    8.065433 ^ hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042534    0.647837    1.457605    9.523037 ^ hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net140 (net)
                      0.647870    0.004944    9.527981 ^ SRAM_0/DI[16] (EF_SRAM_1024x32_wrapper)
                                              9.527981   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.507013    7.141048   library hold time
                                              7.141048   data required time
---------------------------------------------------------------------------------------------
                                              7.141048   data required time
                                             -9.527981   data arrival time
---------------------------------------------------------------------------------------------
                                              2.386932   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.003298    0.070000    0.000000    5.440000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.070096    0.000045    5.440045 ^ hold138/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002868    0.092426    0.989806    6.429852 ^ hold138/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net230 (net)
                      0.092426    0.000079    6.429931 ^ hold79/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003187    0.096322    1.003163    7.433095 ^ hold79/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.096322    0.000091    7.433185 ^ input4/A (sky130_fd_sc_hd__buf_4)
     1    0.065741    0.296698    0.362967    7.796153 ^ input4/X (sky130_fd_sc_hd__buf_4)
                                                         net4 (net)
                      0.297244    0.009948    7.806100 ^ hold80/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046562    0.706320    1.521901    9.328001 ^ hold80/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.706359    0.005552    9.333553 ^ SRAM_0/AD[2] (EF_SRAM_1024x32_wrapper)
                                              9.333553   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.311703    6.945739   library hold time
                                              6.945739   data required time
---------------------------------------------------------------------------------------------
                                              6.945739   data required time
                                             -9.333553   data arrival time
---------------------------------------------------------------------------------------------
                                              2.387814   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003266    0.070000    0.000000    5.690000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.070095    0.000045    5.690045 ^ hold111/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001831    0.080643    0.974697    6.664742 ^ hold111/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.080643    0.000049    6.664791 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002694    0.090449    0.991583    7.656374 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net133 (net)
                      0.090449    0.000071    7.656445 ^ input39/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.017293    0.109209    0.264434    7.920878 ^ input39/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net39 (net)
                      0.109227    0.001361    7.922239 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.058775    0.884099    1.573988    9.496227 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net134 (net)
                      0.884209    0.009535    9.505762 ^ SRAM_0/DI[4] (EF_SRAM_1024x32_wrapper)
                                              9.505762   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.483178    7.117214   library hold time
                                              7.117214   data required time
---------------------------------------------------------------------------------------------
                                              7.117214   data required time
                                             -9.505762   data arrival time
---------------------------------------------------------------------------------------------
                                              2.388548   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003164    0.070000    0.000000    5.690000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.070089    0.000042    5.690042 ^ hold109/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001821    0.080511    0.974540    6.664582 ^ hold109/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.080511    0.000048    6.664630 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002666    0.090127    0.991120    7.655750 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net131 (net)
                      0.090127    0.000073    7.655823 ^ input40/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.017977    0.112199    0.266732    7.922555 ^ input40/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net40 (net)
                      0.112217    0.001372    7.923927 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.059068    0.888504    1.577389    9.501316 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net132 (net)
                      0.888622    0.009821    9.511138 ^ SRAM_0/DI[5] (EF_SRAM_1024x32_wrapper)
                                              9.511138   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.482733    7.116769   library hold time
                                              7.116769   data required time
---------------------------------------------------------------------------------------------
                                              7.116769   data required time
                                             -9.511138   data arrival time
---------------------------------------------------------------------------------------------
                                              2.394369   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.002977    0.070000    0.000000    5.690000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.070080    0.000038    5.690038 ^ hold118/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003472    0.101348    0.998595    6.688633 ^ hold118/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net210 (net)
                      0.101348    0.000100    6.688733 ^ hold55/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003980    0.106938    1.018043    7.706776 ^ hold55/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net147 (net)
                      0.106938    0.000118    7.706894 ^ input26/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.037207    0.192028    0.335209    8.042103 ^ input26/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net26 (net)
                      0.192353    0.005068    8.047172 ^ hold56/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045752    0.694779    1.479178    9.526349 ^ hold56/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net148 (net)
                      0.694835    0.006295    9.532643 ^ SRAM_0/DI[21] (EF_SRAM_1024x32_wrapper)
                                              9.532643   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.502276    7.136312   library hold time
                                              7.136312   data required time
---------------------------------------------------------------------------------------------
                                              7.136312   data required time
                                             -9.532643   data arrival time
---------------------------------------------------------------------------------------------
                                              2.396331   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003469    0.070000    0.000000    5.690000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.070100    0.000048    5.690048 ^ hold128/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002791    0.091528    0.988686    6.678733 ^ hold128/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net220 (net)
                      0.091528    0.000082    6.678815 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004191    0.109952    1.017439    7.696254 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net117 (net)
                      0.109952    0.000120    7.696373 ^ input34/A (sky130_fd_sc_hd__buf_4)
     1    0.028989    0.143638    0.267036    7.963410 ^ input34/X (sky130_fd_sc_hd__buf_4)
                                                         net34 (net)
                      0.143947    0.004246    7.967656 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.055301    0.833874    1.552267    9.519923 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net118 (net)
                      0.833991    0.009424    9.529346 ^ SRAM_0/DI[29] (EF_SRAM_1024x32_wrapper)
                                              9.529346   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.488243    7.122279   library hold time
                                              7.122279   data required time
---------------------------------------------------------------------------------------------
                                              7.122279   data required time
                                             -9.529346   data arrival time
---------------------------------------------------------------------------------------------
                                              2.407068   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.002977    0.070000    0.000000    5.690000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.070079    0.000038    5.690038 ^ hold120/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003434    0.100832    0.998037    6.688075 ^ hold120/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net212 (net)
                      0.100832    0.000099    6.688174 ^ hold63/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003917    0.106060    1.016937    7.705111 ^ hold63/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net155 (net)
                      0.106060    0.000115    7.705226 ^ input28/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.034967    0.182289    0.327725    8.032950 ^ input28/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net28 (net)
                      0.182641    0.005199    8.038149 ^ hold64/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048737    0.738222    1.504190    9.542338 ^ hold64/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net156 (net)
                      0.738290    0.007061    9.549399 ^ SRAM_0/DI[23] (EF_SRAM_1024x32_wrapper)
                                              9.549399   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.497894    7.131930   library hold time
                                              7.131930   data required time
---------------------------------------------------------------------------------------------
                                              7.131930   data required time
                                             -9.549399   data arrival time
---------------------------------------------------------------------------------------------
                                              2.417470   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003584    0.070000    0.000000    5.690000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.070094    0.000044    5.690044 ^ hold119/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003178    0.096164    0.994314    6.684359 ^ hold119/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net211 (net)
                      0.096164    0.000090    6.684449 ^ hold57/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002877    0.092567    1.000056    7.684505 ^ hold57/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net149 (net)
                      0.092567    0.000076    7.684581 ^ input38/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.020042    0.121199    0.275341    7.959922 ^ input38/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net38 (net)
                      0.121222    0.001582    7.961504 ^ hold58/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.059633    0.896917    1.585401    9.546905 ^ hold58/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net150 (net)
                      0.897074    0.011131    9.558036 ^ SRAM_0/DI[3] (EF_SRAM_1024x32_wrapper)
                                              9.558036   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.481881    7.115917   library hold time
                                              7.115917   data required time
---------------------------------------------------------------------------------------------
                                              7.115917   data required time
                                             -9.558036   data arrival time
---------------------------------------------------------------------------------------------
                                              2.442119   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.002816    0.070000    0.000000    5.440000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.070074    0.000035    5.440035 ^ hold137/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001817    0.080463    0.974476    6.414511 ^ hold137/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net229 (net)
                      0.080463    0.000048    6.414560 ^ hold77/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003649    0.103777    1.005397    7.419957 ^ hold77/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.103777    0.000110    7.420066 ^ input5/A (sky130_fd_sc_hd__buf_4)
     1    0.019301    0.105935    0.235898    7.655965 ^ input5/X (sky130_fd_sc_hd__buf_4)
                                                         net5 (net)
                      0.105954    0.001346    7.657311 ^ hold78/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.074915    1.119385    1.726565    9.383876 ^ hold78/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      1.119644    0.015674    9.399549 ^ SRAM_0/AD[3] (EF_SRAM_1024x32_wrapper)
                                              9.399549   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.312092    6.946128   library hold time
                                              6.946128   data required time
---------------------------------------------------------------------------------------------
                                              6.946128   data required time
                                             -9.399549   data arrival time
---------------------------------------------------------------------------------------------
                                              2.453422   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003878    0.070000    0.000000    5.690000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.070128    0.000061    5.690061 ^ hold117/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002364    0.086768    0.982468    6.672529 ^ hold117/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.086768    0.000064    6.672593 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002842    0.092161    0.996025    7.668617 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net95 (net)
                      0.092161    0.000078    7.668695 ^ input35/A (sky130_fd_sc_hd__buf_4)
     1    0.016106    0.092995    0.220513    7.889208 ^ input35/X (sky130_fd_sc_hd__buf_4)
                                                         net35 (net)
                      0.093008    0.001070    7.890278 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.069431    1.039296    1.670137    9.560415 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net96 (net)
                      1.039473    0.012717    9.573132 ^ SRAM_0/DI[2] (EF_SRAM_1024x32_wrapper)
                                              9.573132   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.470324    7.104360   library hold time
                                              7.104360   data required time
---------------------------------------------------------------------------------------------
                                              7.104360   data required time
                                             -9.573132   data arrival time
---------------------------------------------------------------------------------------------
                                              2.468772   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003369    0.070000    0.000000    5.690000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.070099    0.000047    5.690047 ^ hold126/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002400    0.087161    0.982993    6.673040 ^ hold126/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net218 (net)
                      0.087161    0.000064    6.673104 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002586    0.089232    0.992453    7.665557 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net109 (net)
                      0.089232    0.000046    7.665604 ^ input13/A (sky130_fd_sc_hd__buf_4)
     1    0.020414    0.110221    0.232796    7.898399 ^ input13/X (sky130_fd_sc_hd__buf_4)
                                                         net13 (net)
                      0.110255    0.001783    7.900182 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.070292    1.052352    1.682481    9.582663 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net110 (net)
                      1.052674    0.016636    9.599299 ^ SRAM_0/DI[0] (EF_SRAM_1024x32_wrapper)
                                              9.599299   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.469931    7.103967   library hold time
                                              7.103967   data required time
---------------------------------------------------------------------------------------------
                                              7.103967   data required time
                                             -9.599299   data arrival time
---------------------------------------------------------------------------------------------
                                              2.495332   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003190    0.070000    0.000000    5.690000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.070089    0.000042    5.690042 ^ hold123/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002302    0.086122    0.981556    6.671598 ^ hold123/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net215 (net)
                      0.086122    0.000045    6.671643 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005041    0.122281    1.025746    7.697390 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net101 (net)
                      0.122281    0.000177    7.697567 ^ input24/A (sky130_fd_sc_hd__buf_4)
     1    0.015649    0.091094    0.232468    7.930035 ^ input24/X (sky130_fd_sc_hd__buf_4)
                                                         net24 (net)
                      0.091108    0.001091    7.931125 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.075067    1.121523    1.722769    9.653894 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net102 (net)
                      1.121792    0.015969    9.669865 ^ SRAM_0/DI[1] (EF_SRAM_1024x32_wrapper)
                                              9.669865   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.467871    7.101907   library hold time
                                              7.101907   data required time
---------------------------------------------------------------------------------------------
                                              7.101907   data required time
                                             -9.669865   data arrival time
---------------------------------------------------------------------------------------------
                                              2.567957   slack (MET)


Startpoint: wbs_adr_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.004200    0.070000    0.000000    5.440000 ^ wbs_adr_i[0] (in)
                                                         wbs_adr_i[0] (net)
                      0.070145    0.000069    5.440069 ^ hold140/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005609    0.129589    1.025899    6.465969 ^ hold140/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net232 (net)
                      0.129589    0.000201    6.466169 ^ hold83/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004282    0.111274    1.033018    7.499187 ^ hold83/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.111274    0.000138    7.499325 ^ input2/A (sky130_fd_sc_hd__buf_4)
     1    0.018304    0.101724    0.235871    7.735196 ^ input2/X (sky130_fd_sc_hd__buf_4)
                                                         net2 (net)
                      0.101755    0.001617    7.736813 ^ hold84/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.080989    1.208036    1.782440    9.519253 ^ hold84/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      1.208379    0.018427    9.537681 ^ SRAM_0/AD[0] (EF_SRAM_1024x32_wrapper)
                                              9.537681   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.634036   clock uncertainty
                                  0.000000    6.634036   clock reconvergence pessimism
                                  0.312163    6.946199   library hold time
                                              6.946199   data required time
---------------------------------------------------------------------------------------------
                                              6.946199   data required time
                                             -9.537681   data arrival time
---------------------------------------------------------------------------------------------
                                              2.591481   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490084    5.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001239    5.151724 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356189    5.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014309    5.522223 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.029062    0.035968    1.852078    7.374301 v SRAM_0/DO[15] (EF_SRAM_1024x32_wrapper)
                                                         net58 (net)
                      0.035968    0.002889    7.377190 v output58/A (sky130_fd_sc_hd__buf_12)
     1    0.191053    0.173468    0.309051    7.686241 v output58/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[15] (net)
                      0.173576    0.003753    7.689995 v wbs_dat_o[15] (out)
                                              7.689995   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.689995   data arrival time
---------------------------------------------------------------------------------------------
                                              3.149995   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490084    5.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001239    5.151724 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356189    5.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014309    5.522223 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.037506    0.037856    1.855177    7.377400 v SRAM_0/DO[14] (EF_SRAM_1024x32_wrapper)
                                                         net57 (net)
                      0.037856    0.004076    7.381476 v output57/A (sky130_fd_sc_hd__buf_12)
     1    0.190937    0.173356    0.309887    7.691363 v output57/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[14] (net)
                      0.173458    0.003652    7.695015 v wbs_dat_o[14] (out)
                                              7.695015   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.695015   data arrival time
---------------------------------------------------------------------------------------------
                                              3.155015   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490084    5.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001239    5.151724 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356189    5.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014309    5.522223 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.039233    0.038062    1.855705    7.377928 v SRAM_0/DO[13] (EF_SRAM_1024x32_wrapper)
                                                         net56 (net)
                      0.038062    0.004648    7.382576 v output56/A (sky130_fd_sc_hd__buf_12)
     1    0.191376    0.173736    0.310036    7.692611 v output56/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[13] (net)
                      0.173855    0.003908    7.696519 v wbs_dat_o[13] (out)
                                              7.696519   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.696519   data arrival time
---------------------------------------------------------------------------------------------
                                              3.156519   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490084    5.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001239    5.151724 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356189    5.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014309    5.522223 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.044665    0.039393    1.857445    7.379667 v SRAM_0/DO[12] (EF_SRAM_1024x32_wrapper)
                                                         net55 (net)
                      0.039577    0.005932    7.385599 v output55/A (sky130_fd_sc_hd__buf_12)
     1    0.190493    0.172917    0.310767    7.696366 v output55/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[12] (net)
                      0.172991    0.003156    7.699522 v wbs_dat_o[12] (out)
                                              7.699522   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.699522   data arrival time
---------------------------------------------------------------------------------------------
                                              3.159522   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490084    5.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001239    5.151724 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356189    5.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014309    5.522223 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.046896    0.039798    1.857991    7.380214 v SRAM_0/DO[9] (EF_SRAM_1024x32_wrapper)
                                                         net83 (net)
                      0.040377    0.007026    7.387240 v output83/A (sky130_fd_sc_hd__buf_12)
     1    0.191753    0.174138    0.310778    7.698018 v output83/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[9] (net)
                      0.174300    0.004516    7.702534 v wbs_dat_o[9] (out)
                                              7.702534   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.702534   data arrival time
---------------------------------------------------------------------------------------------
                                              3.162534   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490084    5.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001239    5.151724 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356189    5.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014309    5.522223 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.050091    0.041192    1.859202    7.381424 v SRAM_0/DO[10] (EF_SRAM_1024x32_wrapper)
                                                         net53 (net)
                      0.041655    0.006982    7.388407 v output53/A (sky130_fd_sc_hd__buf_12)
     1    0.191115    0.173480    0.311650    7.700057 v output53/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[10] (net)
                      0.173583    0.003658    7.703715 v wbs_dat_o[10] (out)
                                              7.703715   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.703715   data arrival time
---------------------------------------------------------------------------------------------
                                              3.163715   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490084    5.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001239    5.151724 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356189    5.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014309    5.522223 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.050982    0.041195    1.859347    7.381569 v SRAM_0/DO[11] (EF_SRAM_1024x32_wrapper)
                                                         net54 (net)
                      0.041937    0.007693    7.389262 v output54/A (sky130_fd_sc_hd__buf_12)
     1    0.191321    0.173665    0.311776    7.701038 v output54/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[11] (net)
                      0.173777    0.003809    7.704848 v wbs_dat_o[11] (out)
                                              7.704848   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.704848   data arrival time
---------------------------------------------------------------------------------------------
                                              3.164848   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490084    5.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001239    5.151724 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356189    5.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014309    5.522223 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.056306    0.045937    1.859023    7.381246 v SRAM_0/DO[20] (EF_SRAM_1024x32_wrapper)
                                                         net64 (net)
                      0.047644    0.006974    7.388220 v output64/A (sky130_fd_sc_hd__buf_12)
     1    0.190949    0.173335    0.314177    7.702397 v output64/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[20] (net)
                      0.173438    0.003653    7.706050 v wbs_dat_o[20] (out)
                                              7.706050   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.706050   data arrival time
---------------------------------------------------------------------------------------------
                                              3.166050   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490084    5.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001239    5.151724 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356189    5.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014309    5.522223 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.056195    0.043617    1.860455    7.382678 v SRAM_0/DO[6] (EF_SRAM_1024x32_wrapper)
                                                         net80 (net)
                      0.045839    0.008165    7.390843 v output80/A (sky130_fd_sc_hd__buf_12)
     1    0.191183    0.173563    0.313344    7.704187 v output80/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[6] (net)
                      0.173680    0.003880    7.708066 v wbs_dat_o[6] (out)
                                              7.708066   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.708066   data arrival time
---------------------------------------------------------------------------------------------
                                              3.168066   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490084    5.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001239    5.151724 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356189    5.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014309    5.522223 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.060397    0.043759    1.860531    7.382754 v SRAM_0/DO[17] (EF_SRAM_1024x32_wrapper)
                                                         net60 (net)
                      0.049696    0.007228    7.389982 v output60/A (sky130_fd_sc_hd__buf_12)
     1    0.191131    0.173520    0.314974    7.704956 v output60/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[17] (net)
                      0.173640    0.003913    7.708869 v wbs_dat_o[17] (out)
                                              7.708869   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.708869   data arrival time
---------------------------------------------------------------------------------------------
                                              3.168869   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490084    5.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001239    5.151724 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356189    5.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014309    5.522223 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.056940    0.043566    1.860879    7.383101 v SRAM_0/DO[8] (EF_SRAM_1024x32_wrapper)
                                                         net82 (net)
                      0.045632    0.008013    7.391114 v output82/A (sky130_fd_sc_hd__buf_12)
     1    0.190730    0.175295    0.314895    7.706009 v output82/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[8] (net)
                      0.175376    0.003308    7.709318 v wbs_dat_o[8] (out)
                                              7.709318   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.709318   data arrival time
---------------------------------------------------------------------------------------------
                                              3.169318   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490084    5.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001239    5.151724 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356189    5.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014309    5.522223 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.058175    0.044099    1.861092    7.383315 v SRAM_0/DO[7] (EF_SRAM_1024x32_wrapper)
                                                         net81 (net)
                      0.046670    0.007984    7.391299 v output81/A (sky130_fd_sc_hd__buf_12)
     1    0.190529    0.174953    0.315287    7.706586 v output81/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[7] (net)
                      0.175023    0.003083    7.709669 v wbs_dat_o[7] (out)
                                              7.709669   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.709669   data arrival time
---------------------------------------------------------------------------------------------
                                              3.169669   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490084    5.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001239    5.151724 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356189    5.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014309    5.522223 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.058107    0.046477    1.860174    7.382397 v SRAM_0/DO[25] (EF_SRAM_1024x32_wrapper)
                                                         net69 (net)
                      0.052914    0.006903    7.389300 v output69/A (sky130_fd_sc_hd__buf_12)
     1    0.191314    0.173642    0.316514    7.705814 v output69/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[25] (net)
                      0.173759    0.003882    7.709696 v wbs_dat_o[25] (out)
                                              7.709696   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.709696   data arrival time
---------------------------------------------------------------------------------------------
                                              3.169696   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490084    5.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001239    5.151724 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356189    5.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014309    5.522223 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.063246    0.044941    1.862147    7.384370 v SRAM_0/DO[5] (EF_SRAM_1024x32_wrapper)
                                                         net79 (net)
                      0.050317    0.007867    7.392236 v output79/A (sky130_fd_sc_hd__buf_12)
     1    0.190553    0.172929    0.315500    7.707736 v output79/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[5] (net)
                      0.173004    0.003157    7.710893 v wbs_dat_o[5] (out)
                                              7.710893   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.710893   data arrival time
---------------------------------------------------------------------------------------------
                                              3.170892   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490084    5.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001239    5.151724 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356189    5.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014309    5.522223 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.062658    0.045404    1.862224    7.384447 v SRAM_0/DO[4] (EF_SRAM_1024x32_wrapper)
                                                         net78 (net)
                      0.049872    0.008277    7.392724 v output78/A (sky130_fd_sc_hd__buf_12)
     1    0.191037    0.173394    0.315201    7.707925 v output78/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[4] (net)
                      0.173497    0.003655    7.711580 v wbs_dat_o[4] (out)
                                              7.711580   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.711580   data arrival time
---------------------------------------------------------------------------------------------
                                              3.171580   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490084    5.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001239    5.151724 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356189    5.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014309    5.522223 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.067548    0.049295    1.867337    7.389560 v SRAM_0/DO[26] (EF_SRAM_1024x32_wrapper)
                                                         net70 (net)
                      0.049295    0.003908    7.393468 v output70/A (sky130_fd_sc_hd__buf_12)
     1    0.191639    0.173976    0.314810    7.708279 v output70/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[26] (net)
                      0.174120    0.004269    7.712548 v wbs_dat_o[26] (out)
                                              7.712548   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.712548   data arrival time
---------------------------------------------------------------------------------------------
                                              3.172548   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490084    5.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001239    5.151724 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356189    5.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014309    5.522223 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.069580    0.050442    1.867888    7.390111 v SRAM_0/DO[21] (EF_SRAM_1024x32_wrapper)
                                                         net65 (net)
                      0.050442    0.004017    7.394128 v output65/A (sky130_fd_sc_hd__buf_12)
     1    0.190644    0.173027    0.315493    7.709621 v output65/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[21] (net)
                      0.173110    0.003305    7.712926 v wbs_dat_o[21] (out)
                                              7.712926   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.712926   data arrival time
---------------------------------------------------------------------------------------------
                                              3.172926   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490084    5.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001239    5.151724 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356189    5.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014309    5.522223 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.061213    0.047218    1.860127    7.382350 v SRAM_0/DO[22] (EF_SRAM_1024x32_wrapper)
                                                         net66 (net)
                      0.056057    0.013169    7.395519 v output66/A (sky130_fd_sc_hd__buf_12)
     1    0.190953    0.173316    0.317858    7.713377 v output66/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[22] (net)
                      0.173419    0.003653    7.717030 v wbs_dat_o[22] (out)
                                              7.717030   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.717030   data arrival time
---------------------------------------------------------------------------------------------
                                              3.177030   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490084    5.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001239    5.151724 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356189    5.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014309    5.522223 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.075419    0.052714    1.870474    7.392697 v SRAM_0/DO[0] (EF_SRAM_1024x32_wrapper)
                                                         net52 (net)
                      0.052714    0.004206    7.396903 v output52/A (sky130_fd_sc_hd__buf_12)
     1    0.191285    0.173664    0.316237    7.713140 v output52/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[0] (net)
                      0.173795    0.004095    7.717235 v wbs_dat_o[0] (out)
                                              7.717235   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.717235   data arrival time
---------------------------------------------------------------------------------------------
                                              3.177235   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490084    5.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001239    5.151724 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356189    5.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014309    5.522223 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.075672    0.052810    1.869985    7.392208 v SRAM_0/DO[27] (EF_SRAM_1024x32_wrapper)
                                                         net71 (net)
                      0.052810    0.004940    7.397149 v output71/A (sky130_fd_sc_hd__buf_12)
     1    0.190962    0.173352    0.316363    7.713512 v output71/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[27] (net)
                      0.173461    0.003753    7.717264 v wbs_dat_o[27] (out)
                                              7.717264   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.717264   data arrival time
---------------------------------------------------------------------------------------------
                                              3.177264   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490084    5.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001239    5.151724 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356189    5.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014309    5.522223 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.065058    0.047108    1.861814    7.384037 v SRAM_0/DO[16] (EF_SRAM_1024x32_wrapper)
                                                         net59 (net)
                      0.057338    0.012307    7.396343 v output59/A (sky130_fd_sc_hd__buf_12)
     1    0.190999    0.173345    0.318445    7.714788 v output59/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[16] (net)
                      0.173448    0.003654    7.718442 v wbs_dat_o[16] (out)
                                              7.718442   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.718442   data arrival time
---------------------------------------------------------------------------------------------
                                              3.178442   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490084    5.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001239    5.151724 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356189    5.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014309    5.522223 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.063475    0.047835    1.861032    7.383255 v SRAM_0/DO[19] (EF_SRAM_1024x32_wrapper)
                                                         net62 (net)
                      0.057275    0.013647    7.396903 v output62/A (sky130_fd_sc_hd__buf_12)
     1    0.190787    0.173146    0.318449    7.715351 v output62/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[19] (net)
                      0.173237    0.003455    7.718806 v wbs_dat_o[19] (out)
                                              7.718806   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.718806   data arrival time
---------------------------------------------------------------------------------------------
                                              3.178806   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490084    5.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001239    5.151724 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356189    5.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014309    5.522223 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.076783    0.053275    1.870601    7.392823 v SRAM_0/DO[3] (EF_SRAM_1024x32_wrapper)
                                                         net77 (net)
                      0.053275    0.005616    7.398440 v output77/A (sky130_fd_sc_hd__buf_12)
     1    0.191077    0.173416    0.316717    7.715157 v output77/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[3] (net)
                      0.173519    0.003653    7.718810 v wbs_dat_o[3] (out)
                                              7.718810   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.718810   data arrival time
---------------------------------------------------------------------------------------------
                                              3.178810   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490084    5.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001239    5.151724 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356189    5.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014309    5.522223 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.077669    0.053654    1.870695    7.392918 v SRAM_0/DO[2] (EF_SRAM_1024x32_wrapper)
                                                         net74 (net)
                      0.053654    0.005969    7.398887 v output74/A (sky130_fd_sc_hd__buf_12)
     1    0.190773    0.173187    0.316702    7.715589 v output74/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[2] (net)
                      0.173290    0.003649    7.719237 v wbs_dat_o[2] (out)
                                              7.719237   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.719237   data arrival time
---------------------------------------------------------------------------------------------
                                              3.179237   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490084    5.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001239    5.151724 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356189    5.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014309    5.522223 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.065457    0.047223    1.861731    7.383954 v SRAM_0/DO[18] (EF_SRAM_1024x32_wrapper)
                                                         net61 (net)
                      0.058011    0.013190    7.397143 v output61/A (sky130_fd_sc_hd__buf_12)
     1    0.190950    0.173306    0.318711    7.715855 v output61/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[18] (net)
                      0.173409    0.003653    7.719508 v wbs_dat_o[18] (out)
                                              7.719508   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.719508   data arrival time
---------------------------------------------------------------------------------------------
                                              3.179508   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490084    5.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001239    5.151724 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356189    5.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014309    5.522223 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.063431    0.047749    1.860634    7.382857 v SRAM_0/DO[24] (EF_SRAM_1024x32_wrapper)
                                                         net68 (net)
                      0.057818    0.015365    7.398221 v output68/A (sky130_fd_sc_hd__buf_12)
     1    0.191936    0.174217    0.318549    7.716771 v output68/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[24] (net)
                      0.174375    0.004472    7.721242 v wbs_dat_o[24] (out)
                                              7.721242   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.721242   data arrival time
---------------------------------------------------------------------------------------------
                                              3.181242   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490084    5.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001239    5.151724 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356189    5.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014309    5.522223 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.063163    0.047704    1.860727    7.382950 v SRAM_0/DO[29] (EF_SRAM_1024x32_wrapper)
                                                         net73 (net)
                      0.056789    0.016451    7.399401 v output73/A (sky130_fd_sc_hd__buf_12)
     1    0.191153    0.173510    0.318113    7.717514 v output73/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[29] (net)
                      0.173627    0.003880    7.721394 v wbs_dat_o[29] (out)
                                              7.721394   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.721394   data arrival time
---------------------------------------------------------------------------------------------
                                              3.181393   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490084    5.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001239    5.151724 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356189    5.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014309    5.522223 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.083252    0.056198    1.873270    7.395493 v SRAM_0/DO[1] (EF_SRAM_1024x32_wrapper)
                                                         net63 (net)
                      0.056198    0.004712    7.400204 v output63/A (sky130_fd_sc_hd__buf_12)
     1    0.190468    0.174864    0.319408    7.719612 v output63/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[1] (net)
                      0.174934    0.003082    7.722694 v wbs_dat_o[1] (out)
                                              7.722694   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.722694   data arrival time
---------------------------------------------------------------------------------------------
                                              3.182694   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490084    5.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001239    5.151724 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356189    5.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014309    5.522223 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.068724    0.048988    1.861565    7.383788 v SRAM_0/DO[23] (EF_SRAM_1024x32_wrapper)
                                                         net67 (net)
                      0.062283    0.017639    7.401427 v output67/A (sky130_fd_sc_hd__buf_12)
     1    0.190530    0.172877    0.320722    7.722148 v output67/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[23] (net)
                      0.172952    0.003156    7.725304 v wbs_dat_o[23] (out)
                                              7.725304   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.725304   data arrival time
---------------------------------------------------------------------------------------------
                                              3.185304   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490084    5.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001239    5.151724 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356189    5.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014309    5.522223 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.068220    0.048869    1.861535    7.383758 v SRAM_0/DO[28] (EF_SRAM_1024x32_wrapper)
                                                         net72 (net)
                      0.061588    0.017661    7.401419 v output72/A (sky130_fd_sc_hd__buf_12)
     1    0.191221    0.173606    0.320026    7.721445 v output72/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[28] (net)
                      0.173741    0.004161    7.725606 v wbs_dat_o[28] (out)
                                              7.725606   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.725606   data arrival time
---------------------------------------------------------------------------------------------
                                              3.185606   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490084    5.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001239    5.151724 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356189    5.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014309    5.522223 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.072747    0.049625    1.861599    7.383822 v SRAM_0/DO[31] (EF_SRAM_1024x32_wrapper)
                                                         net76 (net)
                      0.066991    0.020206    7.404027 v output76/A (sky130_fd_sc_hd__buf_12)
     1    0.190961    0.173334    0.322468    7.726495 v output76/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[31] (net)
                      0.173450    0.003872    7.730368 v wbs_dat_o[31] (out)
                                              7.730368   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.730368   data arrival time
---------------------------------------------------------------------------------------------
                                              3.190368   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.068649    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401    4.660401 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490084    5.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001239    5.151724 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356189    5.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014309    5.522223 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.076763    0.050180    1.861517    7.383739 v SRAM_0/DO[30] (EF_SRAM_1024x32_wrapper)
                                                         net75 (net)
                      0.071835    0.021894    7.405633 v output75/A (sky130_fd_sc_hd__buf_12)
     1    0.191278    0.173589    0.324659    7.730292 v output75/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[30] (net)
                      0.173715    0.004016    7.734309 v wbs_dat_o[30] (out)
                                              7.734309   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.734309   data arrival time
---------------------------------------------------------------------------------------------
                                              3.194309   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _6_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                 12.500000   17.150000 v input external delay
     1    0.002583    0.000000    0.000000   17.150000 v wb_rst_i (in)
                                                         wb_rst_i (net)
                      0.000059    0.000028   17.150028 v input1/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.008257    0.106655    0.167152   17.317179 v input1/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net1 (net)
                      0.106655    0.000378   17.317558 v _3_/A (sky130_fd_sc_hd__inv_2)
     1    0.004338    0.050436    0.084816   17.402374 ^ _3_/Y (sky130_fd_sc_hd__inv_2)
                                                         _1_ (net)
                      0.050436    0.000059   17.402431 ^ _6_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                             17.402431   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138469    0.009722    6.132890 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.013811    0.059724    0.256246    6.389136 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.059725    0.000964    6.390100 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                  0.100000    6.490100   clock uncertainty
                                  0.000000    6.490100   clock reconvergence pessimism
                                  0.648343    7.138443   library removal time
                                              7.138443   data required time
---------------------------------------------------------------------------------------------
                                              7.138443   data required time
                                            -17.402431   data arrival time
---------------------------------------------------------------------------------------------
                                             10.263989   slack (MET)



