{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748400676032 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748400676032 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 28 10:51:15 2025 " "Processing started: Wed May 28 10:51:15 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748400676032 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1748400676032 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Electric_Piano -c Electric_Piano " "Command: quartus_sta Electric_Piano -c Electric_Piano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1748400676045 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1748400676153 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1748400676375 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1748400676375 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748400676391 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748400676391 ""}
{ "Info" "ISTA_SDC_FOUND" "Electric_Piano.sdc " "Reading SDC File: 'Electric_Piano.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1748400676513 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Electric_Piano.sdc 8 lcd_sclk port " "Ignored filter at Electric_Piano.sdc(8): lcd_sclk could not be matched with a port" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748400676513 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock Electric_Piano.sdc 8 Argument <targets> is an empty collection " "Ignored create_generated_clock at Electric_Piano.sdc(8): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \"lcd_sclk\" -source \[get_ports \{clk\}\] -divide_by 25 \[get_ports \{lcd_sclk\}\] " "create_generated_clock -name \"lcd_sclk\" -source \[get_ports \{clk\}\] -divide_by 25 \[get_ports \{lcd_sclk\}\]" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748400676513 ""}  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 8 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748400676513 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Electric_Piano.sdc 11 lcd_sclk clock " "Ignored filter at Electric_Piano.sdc(11): lcd_sclk could not be matched with a clock" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748400676518 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups Electric_Piano.sdc 11 Argument -group with value \[get_clocks \{lcd_sclk\}\] contains zero elements " "Assignment set_clock_groups is accepted but has some problems at Electric_Piano.sdc(11): Argument -group with value \[get_clocks \{lcd_sclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{clk\}\] -group \[get_clocks \{lcd_sclk\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{clk\}\] -group \[get_clocks \{lcd_sclk\}\]" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748400676518 ""}  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 11 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748400676518 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Electric_Piano.sdc 37 lcd_mosi port " "Ignored filter at Electric_Piano.sdc(37): lcd_mosi could not be matched with a port" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748400676518 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Electric_Piano.sdc 37 Argument <targets> is an empty collection " "Ignored set_output_delay at Electric_Piano.sdc(37): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{lcd_sclk\}\] -max 1.0 \[get_ports \{lcd_mosi\}\] " "set_output_delay -clock \[get_clocks \{lcd_sclk\}\] -max 1.0 \[get_ports \{lcd_mosi\}\]" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748400676518 ""}  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748400676518 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Electric_Piano.sdc 37 Argument -clock is an empty collection " "Ignored set_output_delay at Electric_Piano.sdc(37): Argument -clock is an empty collection" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748400676518 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Electric_Piano.sdc 38 Argument <targets> is an empty collection " "Ignored set_output_delay at Electric_Piano.sdc(38): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{lcd_sclk\}\] -min 0.2 \[get_ports \{lcd_mosi\}\] " "set_output_delay -clock \[get_clocks \{lcd_sclk\}\] -min 0.2 \[get_ports \{lcd_mosi\}\]" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748400676518 ""}  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748400676518 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Electric_Piano.sdc 38 Argument -clock is an empty collection " "Ignored set_output_delay at Electric_Piano.sdc(38): Argument -clock is an empty collection" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748400676518 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Electric_Piano.sdc 40 lcd_cs port " "Ignored filter at Electric_Piano.sdc(40): lcd_cs could not be matched with a port" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748400676518 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Electric_Piano.sdc 40 Argument <targets> is an empty collection " "Ignored set_output_delay at Electric_Piano.sdc(40): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{clk\}\] -max 2.0 \[get_ports \{lcd_cs\}\] " "set_output_delay -clock \[get_clocks \{clk\}\] -max 2.0 \[get_ports \{lcd_cs\}\]" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748400676518 ""}  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748400676518 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Electric_Piano.sdc 41 Argument <targets> is an empty collection " "Ignored set_output_delay at Electric_Piano.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{clk\}\] -min 0.5 \[get_ports \{lcd_cs\}\] " "set_output_delay -clock \[get_clocks \{clk\}\] -min 0.5 \[get_ports \{lcd_cs\}\]" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748400676518 ""}  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748400676518 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Electric_Piano.sdc 43 lcd_rst port " "Ignored filter at Electric_Piano.sdc(43): lcd_rst could not be matched with a port" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748400676518 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Electric_Piano.sdc 43 Argument <targets> is an empty collection " "Ignored set_output_delay at Electric_Piano.sdc(43): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{clk\}\] -max 2.0 \[get_ports \{lcd_rst\}\] " "set_output_delay -clock \[get_clocks \{clk\}\] -max 2.0 \[get_ports \{lcd_rst\}\]" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748400676518 ""}  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748400676518 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Electric_Piano.sdc 44 Argument <targets> is an empty collection " "Ignored set_output_delay at Electric_Piano.sdc(44): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{clk\}\] -min 0.5 \[get_ports \{lcd_rst\}\] " "set_output_delay -clock \[get_clocks \{clk\}\] -min 0.5 \[get_ports \{lcd_rst\}\]" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748400676518 ""}  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748400676518 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Electric_Piano.sdc 46 lcd_dc port " "Ignored filter at Electric_Piano.sdc(46): lcd_dc could not be matched with a port" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748400676518 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Electric_Piano.sdc 46 Argument <targets> is an empty collection " "Ignored set_output_delay at Electric_Piano.sdc(46): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{clk\}\] -max 2.0 \[get_ports \{lcd_dc\}\] " "set_output_delay -clock \[get_clocks \{clk\}\] -max 2.0 \[get_ports \{lcd_dc\}\]" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748400676518 ""}  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748400676518 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Electric_Piano.sdc 47 Argument <targets> is an empty collection " "Ignored set_output_delay at Electric_Piano.sdc(47): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{clk\}\] -min 0.5 \[get_ports \{lcd_dc\}\] " "set_output_delay -clock \[get_clocks \{clk\}\] -min 0.5 \[get_ports \{lcd_dc\}\]" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748400676518 ""}  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748400676518 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Electric_Piano.sdc 49 lcd_blk port " "Ignored filter at Electric_Piano.sdc(49): lcd_blk could not be matched with a port" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748400676518 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Electric_Piano.sdc 49 Argument <targets> is an empty collection " "Ignored set_output_delay at Electric_Piano.sdc(49): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{clk\}\] -max 2.0 \[get_ports \{lcd_blk\}\] " "set_output_delay -clock \[get_clocks \{clk\}\] -max 2.0 \[get_ports \{lcd_blk\}\]" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748400676518 ""}  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748400676518 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Electric_Piano.sdc 50 Argument <targets> is an empty collection " "Ignored set_output_delay at Electric_Piano.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{clk\}\] -min 0.5 \[get_ports \{lcd_blk\}\] " "set_output_delay -clock \[get_clocks \{clk\}\] -min 0.5 \[get_ports \{lcd_blk\}\]" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748400676518 ""}  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748400676518 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Electric_Piano.sdc 56 lcd_* port " "Ignored filter at Electric_Piano.sdc(56): lcd_* could not be matched with a port" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748400676518 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path Electric_Piano.sdc 56 Argument <to> is an empty collection " "Ignored set_multicycle_path at Electric_Piano.sdc(56): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -to \[get_ports \{lcd_*\}\] 2 " "set_multicycle_path -setup -to \[get_ports \{lcd_*\}\] 2" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748400676518 ""}  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748400676518 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path Electric_Piano.sdc 57 Argument <to> is an empty collection " "Ignored set_multicycle_path at Electric_Piano.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -to \[get_ports \{lcd_*\}\] 1 " "set_multicycle_path -hold -to \[get_ports \{lcd_*\}\] 1" {  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748400676518 ""}  } { { "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" "" { Text "D:/Quartus_Project/Electric_Piano/Electric_Piano.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748400676518 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1748400676518 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1748400676518 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1748400676518 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1748400676534 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1748400676540 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.068 " "Worst-case setup slack is 5.068" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748400676540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748400676540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.068               0.000 clk  " "    5.068               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748400676540 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748400676540 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.362 " "Worst-case hold slack is 0.362" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748400676540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748400676540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 clk  " "    0.362               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748400676540 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748400676540 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748400676550 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748400676550 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.733 " "Worst-case minimum pulse width slack is 9.733" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748400676550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748400676550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.733               0.000 clk  " "    9.733               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748400676550 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748400676550 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1748400676550 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1748400676575 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1748400676956 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1748400677031 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1748400677031 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.010 " "Worst-case setup slack is 6.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748400677038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748400677038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.010               0.000 clk  " "    6.010               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748400677038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748400677038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.324 " "Worst-case hold slack is 0.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748400677041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748400677041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 clk  " "    0.324               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748400677041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748400677041 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748400677043 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748400677043 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.745 " "Worst-case minimum pulse width slack is 9.745" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748400677043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748400677043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.745               0.000 clk  " "    9.745               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748400677043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748400677043 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1748400677049 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1748400677149 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1748400677149 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.354 " "Worst-case setup slack is 14.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748400677149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748400677149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.354               0.000 clk  " "   14.354               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748400677149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748400677149 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.151 " "Worst-case hold slack is 0.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748400677165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748400677165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 clk  " "    0.151               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748400677165 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748400677165 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748400677165 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748400677165 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.330 " "Worst-case minimum pulse width slack is 9.330" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748400677165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748400677165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.330               0.000 clk  " "    9.330               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748400677165 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748400677165 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1748400677618 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1748400677618 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 31 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4919 " "Peak virtual memory: 4919 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748400677649 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 28 10:51:17 2025 " "Processing ended: Wed May 28 10:51:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748400677649 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748400677649 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748400677649 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1748400677649 ""}
