#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Mar 11 11:51:20 2024
# Process ID: 9288
# Current directory: C:/Users/Student/Desktop/team_15_w24/lab4_whack_a_mole/lab4_whack_a_mole.runs/synth_1
# Command line: vivado.exe -log wam_m.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source wam_m.tcl
# Log file: C:/Users/Student/Desktop/team_15_w24/lab4_whack_a_mole/lab4_whack_a_mole.runs/synth_1/wam_m.vds
# Journal file: C:/Users/Student/Desktop/team_15_w24/lab4_whack_a_mole/lab4_whack_a_mole.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source wam_m.tcl -notrace
Command: synth_design -top wam_m -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2504 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 356.582 ; gain = 99.070
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'wam_m' [C:/Users/Student/Desktop/team_15_w24/lab4_whack_a_mole/lab4_whack_a_mole.srcs/sources_1/new/wam_m.v:150]
INFO: [Synth 8-6157] synthesizing module 'clkdivider' [C:/Users/Student/Desktop/team_15_w24/lab4_whack_a_mole/lab4_whack_a_mole.srcs/sources_1/new/clkdivider.v:23]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'clkdivider' (2#1) [C:/Users/Student/Desktop/team_15_w24/lab4_whack_a_mole/lab4_whack_a_mole.srcs/sources_1/new/clkdivider.v:23]
INFO: [Synth 8-6157] synthesizing module 'wam_gen' [C:/Users/Student/Desktop/team_15_w24/lab4_whack_a_mole/lab4_whack_a_mole.srcs/sources_1/new/wam_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'wam_par' [C:/Users/Student/Desktop/team_15_w24/lab4_whack_a_mole/lab4_whack_a_mole.srcs/sources_1/new/wam_par.v:23]
INFO: [Synth 8-6155] done synthesizing module 'wam_par' (3#1) [C:/Users/Student/Desktop/team_15_w24/lab4_whack_a_mole/lab4_whack_a_mole.srcs/sources_1/new/wam_par.v:23]
INFO: [Synth 8-6157] synthesizing module 'wam_rdn' [C:/Users/Student/Desktop/team_15_w24/lab4_whack_a_mole/lab4_whack_a_mole.srcs/sources_1/new/wam_rdn.v:23]
WARNING: [Synth 8-5788] Register num_reg in module wam_rdn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Student/Desktop/team_15_w24/lab4_whack_a_mole/lab4_whack_a_mole.srcs/sources_1/new/wam_rdn.v:32]
INFO: [Synth 8-6155] done synthesizing module 'wam_rdn' (4#1) [C:/Users/Student/Desktop/team_15_w24/lab4_whack_a_mole/lab4_whack_a_mole.srcs/sources_1/new/wam_rdn.v:23]
WARNING: [Synth 8-5788] Register clk_22_cnt_reg in module wam_gen is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Student/Desktop/team_15_w24/lab4_whack_a_mole/lab4_whack_a_mole.srcs/sources_1/new/wam_gen.v:56]
INFO: [Synth 8-6155] done synthesizing module 'wam_gen' (5#1) [C:/Users/Student/Desktop/team_15_w24/lab4_whack_a_mole/lab4_whack_a_mole.srcs/sources_1/new/wam_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'wam_timerCount' [C:/Users/Student/Desktop/team_15_w24/lab4_whack_a_mole/lab4_whack_a_mole.srcs/sources_1/new/wam_timerCount.v:23]
WARNING: [Synth 8-3848] Net right_digit in module/entity wam_timerCount does not have driver. [C:/Users/Student/Desktop/team_15_w24/lab4_whack_a_mole/lab4_whack_a_mole.srcs/sources_1/new/wam_timerCount.v:31]
WARNING: [Synth 8-3848] Net left_digit in module/entity wam_timerCount does not have driver. [C:/Users/Student/Desktop/team_15_w24/lab4_whack_a_mole/lab4_whack_a_mole.srcs/sources_1/new/wam_timerCount.v:32]
INFO: [Synth 8-6155] done synthesizing module 'wam_timerCount' (6#1) [C:/Users/Student/Desktop/team_15_w24/lab4_whack_a_mole/lab4_whack_a_mole.srcs/sources_1/new/wam_timerCount.v:23]
WARNING: [Synth 8-350] instance 'sub_timerCount' of module 'wam_timerCount' requires 8 connections, but only 7 given [C:/Users/Student/Desktop/team_15_w24/lab4_whack_a_mole/lab4_whack_a_mole.srcs/sources_1/new/wam_m.v:228]
INFO: [Synth 8-6157] synthesizing module 'wam_hrd' [C:/Users/Student/Desktop/team_15_w24/lab4_whack_a_mole/lab4_whack_a_mole.srcs/sources_1/new/wam_hrd.v:23]
INFO: [Synth 8-6157] synthesizing module 'wam_tch' [C:/Users/Student/Desktop/team_15_w24/lab4_whack_a_mole/lab4_whack_a_mole.srcs/sources_1/new/wam_tch.v:23]
INFO: [Synth 8-6155] done synthesizing module 'wam_tch' (7#1) [C:/Users/Student/Desktop/team_15_w24/lab4_whack_a_mole/lab4_whack_a_mole.srcs/sources_1/new/wam_tch.v:23]
INFO: [Synth 8-6155] done synthesizing module 'wam_hrd' (8#1) [C:/Users/Student/Desktop/team_15_w24/lab4_whack_a_mole/lab4_whack_a_mole.srcs/sources_1/new/wam_hrd.v:23]
INFO: [Synth 8-6157] synthesizing module 'wam_tap' [C:/Users/Student/Desktop/team_15_w24/lab4_whack_a_mole/lab4_whack_a_mole.srcs/sources_1/new/wam_tap.v:23]
INFO: [Synth 8-6155] done synthesizing module 'wam_tap' (9#1) [C:/Users/Student/Desktop/team_15_w24/lab4_whack_a_mole/lab4_whack_a_mole.srcs/sources_1/new/wam_tap.v:23]
INFO: [Synth 8-6157] synthesizing module 'wam_hit' [C:/Users/Student/Desktop/team_15_w24/lab4_whack_a_mole/lab4_whack_a_mole.srcs/sources_1/new/wam_hit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'wam_hit' (10#1) [C:/Users/Student/Desktop/team_15_w24/lab4_whack_a_mole/lab4_whack_a_mole.srcs/sources_1/new/wam_hit.v:23]
INFO: [Synth 8-6157] synthesizing module 'wam_scr' [C:/Users/Student/Desktop/team_15_w24/lab4_whack_a_mole/lab4_whack_a_mole.srcs/sources_1/new/wam_scr.v:23]
INFO: [Synth 8-6157] synthesizing module 'wam_cnt' [C:/Users/Student/Desktop/team_15_w24/lab4_whack_a_mole/lab4_whack_a_mole.srcs/sources_1/new/wam_cnt.v:23]
WARNING: [Synth 8-5788] Register cout_reg in module wam_cnt is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Student/Desktop/team_15_w24/lab4_whack_a_mole/lab4_whack_a_mole.srcs/sources_1/new/wam_cnt.v:40]
INFO: [Synth 8-6155] done synthesizing module 'wam_cnt' (11#1) [C:/Users/Student/Desktop/team_15_w24/lab4_whack_a_mole/lab4_whack_a_mole.srcs/sources_1/new/wam_cnt.v:23]
INFO: [Synth 8-6155] done synthesizing module 'wam_scr' (12#1) [C:/Users/Student/Desktop/team_15_w24/lab4_whack_a_mole/lab4_whack_a_mole.srcs/sources_1/new/wam_scr.v:23]
INFO: [Synth 8-6157] synthesizing module 'wam_led' [C:/Users/Student/Desktop/team_15_w24/lab4_whack_a_mole/lab4_whack_a_mole.srcs/sources_1/new/wam_led.v:23]
INFO: [Synth 8-6155] done synthesizing module 'wam_led' (13#1) [C:/Users/Student/Desktop/team_15_w24/lab4_whack_a_mole/lab4_whack_a_mole.srcs/sources_1/new/wam_led.v:23]
INFO: [Synth 8-6157] synthesizing module 'wam_lst' [C:/Users/Student/Desktop/team_15_w24/lab4_whack_a_mole/lab4_whack_a_mole.srcs/sources_1/new/wam_lst.v:24]
INFO: [Synth 8-6155] done synthesizing module 'wam_lst' (14#1) [C:/Users/Student/Desktop/team_15_w24/lab4_whack_a_mole/lab4_whack_a_mole.srcs/sources_1/new/wam_lst.v:24]
INFO: [Synth 8-6157] synthesizing module 'wam_dis' [C:/Users/Student/Desktop/team_15_w24/lab4_whack_a_mole/lab4_whack_a_mole.srcs/sources_1/new/wam_dis.v:23]
INFO: [Synth 8-6157] synthesizing module 'wam_obd' [C:/Users/Student/Desktop/team_15_w24/lab4_whack_a_mole/lab4_whack_a_mole.srcs/sources_1/new/wam_obd.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Student/Desktop/team_15_w24/lab4_whack_a_mole/lab4_whack_a_mole.srcs/sources_1/new/wam_obd.v:29]
INFO: [Synth 8-6155] done synthesizing module 'wam_obd' (15#1) [C:/Users/Student/Desktop/team_15_w24/lab4_whack_a_mole/lab4_whack_a_mole.srcs/sources_1/new/wam_obd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'wam_dis' (16#1) [C:/Users/Student/Desktop/team_15_w24/lab4_whack_a_mole/lab4_whack_a_mole.srcs/sources_1/new/wam_dis.v:23]
WARNING: [Synth 8-350] instance 'sub_dis' of module 'wam_dis' requires 11 connections, but only 10 given [C:/Users/Student/Desktop/team_15_w24/lab4_whack_a_mole/lab4_whack_a_mole.srcs/sources_1/new/wam_m.v:257]
INFO: [Synth 8-6155] done synthesizing module 'wam_m' (17#1) [C:/Users/Student/Desktop/team_15_w24/lab4_whack_a_mole/lab4_whack_a_mole.srcs/sources_1/new/wam_m.v:150]
WARNING: [Synth 8-3331] design wam_dis has unconnected port clk_25
WARNING: [Synth 8-3331] design wam_dis has unconnected port hrdn[3]
WARNING: [Synth 8-3331] design wam_dis has unconnected port hrdn[2]
WARNING: [Synth 8-3331] design wam_dis has unconnected port hrdn[1]
WARNING: [Synth 8-3331] design wam_dis has unconnected port hrdn[0]
WARNING: [Synth 8-3331] design wam_dis has unconnected port score[11]
WARNING: [Synth 8-3331] design wam_dis has unconnected port score[10]
WARNING: [Synth 8-3331] design wam_dis has unconnected port score[9]
WARNING: [Synth 8-3331] design wam_dis has unconnected port score[8]
WARNING: [Synth 8-3331] design wam_dis has unconnected port lstn
WARNING: [Synth 8-3331] design wam_dis has unconnected port count
WARNING: [Synth 8-3331] design wam_dis has unconnected port left_digit[3]
WARNING: [Synth 8-3331] design wam_dis has unconnected port left_digit[2]
WARNING: [Synth 8-3331] design wam_dis has unconnected port left_digit[1]
WARNING: [Synth 8-3331] design wam_dis has unconnected port left_digit[0]
WARNING: [Synth 8-3331] design wam_dis has unconnected port right_digit[3]
WARNING: [Synth 8-3331] design wam_dis has unconnected port right_digit[2]
WARNING: [Synth 8-3331] design wam_dis has unconnected port right_digit[1]
WARNING: [Synth 8-3331] design wam_dis has unconnected port right_digit[0]
WARNING: [Synth 8-3331] design wam_timerCount has unconnected port right_digit[3]
WARNING: [Synth 8-3331] design wam_timerCount has unconnected port right_digit[2]
WARNING: [Synth 8-3331] design wam_timerCount has unconnected port right_digit[1]
WARNING: [Synth 8-3331] design wam_timerCount has unconnected port right_digit[0]
WARNING: [Synth 8-3331] design wam_timerCount has unconnected port left_digit[3]
WARNING: [Synth 8-3331] design wam_timerCount has unconnected port left_digit[2]
WARNING: [Synth 8-3331] design wam_timerCount has unconnected port left_digit[1]
WARNING: [Synth 8-3331] design wam_timerCount has unconnected port left_digit[0]
WARNING: [Synth 8-3331] design wam_timerCount has unconnected port clk_25
WARNING: [Synth 8-3331] design wam_timerCount has unconnected port previous_count
WARNING: [Synth 8-3331] design wam_gen has unconnected port clk_cnt[31]
WARNING: [Synth 8-3331] design wam_gen has unconnected port clk_cnt[30]
WARNING: [Synth 8-3331] design wam_gen has unconnected port clk_cnt[29]
WARNING: [Synth 8-3331] design wam_gen has unconnected port clk_cnt[28]
WARNING: [Synth 8-3331] design wam_gen has unconnected port clk_cnt[27]
WARNING: [Synth 8-3331] design wam_gen has unconnected port clk_cnt[26]
WARNING: [Synth 8-3331] design wam_gen has unconnected port clk_cnt[25]
WARNING: [Synth 8-3331] design wam_gen has unconnected port clk_cnt[24]
WARNING: [Synth 8-3331] design wam_gen has unconnected port clk_cnt[23]
WARNING: [Synth 8-3331] design wam_gen has unconnected port clk_cnt[22]
WARNING: [Synth 8-3331] design wam_gen has unconnected port clk_cnt[20]
WARNING: [Synth 8-3331] design wam_gen has unconnected port clk_cnt[19]
WARNING: [Synth 8-3331] design wam_gen has unconnected port clk_cnt[18]
WARNING: [Synth 8-3331] design wam_gen has unconnected port clk_cnt[17]
WARNING: [Synth 8-3331] design wam_gen has unconnected port clk_cnt[16]
WARNING: [Synth 8-3331] design wam_gen has unconnected port clk_cnt[15]
WARNING: [Synth 8-3331] design wam_gen has unconnected port clk_cnt[14]
WARNING: [Synth 8-3331] design wam_gen has unconnected port clk_cnt[13]
WARNING: [Synth 8-3331] design wam_gen has unconnected port clk_cnt[12]
WARNING: [Synth 8-3331] design wam_gen has unconnected port clk_cnt[11]
WARNING: [Synth 8-3331] design wam_gen has unconnected port clk_cnt[10]
WARNING: [Synth 8-3331] design wam_gen has unconnected port clk_cnt[9]
WARNING: [Synth 8-3331] design wam_gen has unconnected port clk_cnt[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 411.359 ; gain = 153.848
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 411.359 ; gain = 153.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 411.359 ; gain = 153.848
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Student/Desktop/team_15_w24/lab4_whack_a_mole/lab4_whack_a_mole.srcs/constrs_1/new/Basys-3-Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'pse_IBUF'. [C:/Users/Student/Desktop/team_15_w24/lab4_whack_a_mole/lab4_whack_a_mole.srcs/constrs_1/new/Basys-3-Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Desktop/team_15_w24/lab4_whack_a_mole/lab4_whack_a_mole.srcs/constrs_1/new/Basys-3-Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Student/Desktop/team_15_w24/lab4_whack_a_mole/lab4_whack_a_mole.srcs/constrs_1/new/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Student/Desktop/team_15_w24/lab4_whack_a_mole/lab4_whack_a_mole.srcs/constrs_1/new/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/wam_m_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/wam_m_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 739.270 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 739.270 ; gain = 481.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 739.270 ; gain = 481.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 739.270 ; gain = 481.758
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "one_second_enable" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "holes" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "holes" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "holes" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "holes" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "holes" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "holes" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "holes" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "holes" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "holes_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "holes_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "holes_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "holes_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "holes_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "holes_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "holes_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "holes_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Student/Desktop/team_15_w24/lab4_whack_a_mole/lab4_whack_a_mole.srcs/sources_1/new/wam_hrd.v:48]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 739.270 ; gain = 481.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 25    
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	  12 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 27    
	   3 Input      4 Bit        Muxes := 13    
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 48    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module wam_m 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module clkdivider 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module wam_par 
Detailed RTL Component Info : 
+---Muxes : 
	  12 Input      7 Bit        Muxes := 1     
Module wam_rdn 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module wam_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 16    
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module wam_timerCount 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module wam_tch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module wam_hrd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wam_tap 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 8     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 16    
Module wam_hit 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module wam_cnt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module wam_scr 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module wam_lst 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module wam_dis 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'sub_lst/tchc/btn_pre_reg' into 'sub_hrd/tchc/btn_pre_reg' [C:/Users/Student/Desktop/team_15_w24/lab4_whack_a_mole/lab4_whack_a_mole.srcs/sources_1/new/wam_tch.v:34]
WARNING: [Synth 8-6014] Unused sequential element sub_scr/cnt2/cout_reg was removed.  [C:/Users/Student/Desktop/team_15_w24/lab4_whack_a_mole/lab4_whack_a_mole.srcs/sources_1/new/wam_cnt.v:40]
WARNING: [Synth 8-6014] Unused sequential element sub_lst/tchc/btn_pre_reg was removed.  [C:/Users/Student/Desktop/team_15_w24/lab4_whack_a_mole/lab4_whack_a_mole.srcs/sources_1/new/wam_tch.v:34]
WARNING: [Synth 8-6014] Unused sequential element sub_lst/lstn_reg was removed.  [C:/Users/Student/Desktop/team_15_w24/lab4_whack_a_mole/lab4_whack_a_mole.srcs/sources_1/new/wam_lst.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'sub_scr/num_reg' and it is trimmed from '12' to '8' bits. [C:/Users/Student/Desktop/team_15_w24/lab4_whack_a_mole/lab4_whack_a_mole.srcs/sources_1/new/wam_scr.v:42]
WARNING: [Synth 8-6014] Unused sequential element sub_scr/cnt1/cout_reg was removed.  [C:/Users/Student/Desktop/team_15_w24/lab4_whack_a_mole/lab4_whack_a_mole.srcs/sources_1/new/wam_cnt.v:40]
INFO: [Synth 8-5544] ROM "sub_gen/holes" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sub_gen/holes" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sub_gen/holes" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sub_gen/holes" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sub_gen/holes" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sub_gen/holes" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sub_gen/holes" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sub_gen/holes" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "clkdivider/one_second_enable" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
WARNING: [Synth 8-3332] Sequential element (sub_lst/tchc/btn_cnt_reg[3]) is unused and will be removed from module wam_m.
WARNING: [Synth 8-3332] Sequential element (sub_lst/tchc/btn_cnt_reg[2]) is unused and will be removed from module wam_m.
WARNING: [Synth 8-3332] Sequential element (sub_lst/tchc/btn_cnt_reg[1]) is unused and will be removed from module wam_m.
WARNING: [Synth 8-3332] Sequential element (sub_lst/tchc/btn_cnt_reg[0]) is unused and will be removed from module wam_m.
WARNING: [Synth 8-3332] Sequential element (sub_lst/tchc/tch_reg) is unused and will be removed from module wam_m.
WARNING: [Synth 8-3332] Sequential element (sub_lst/cnt_reg[3]) is unused and will be removed from module wam_m.
WARNING: [Synth 8-3332] Sequential element (sub_lst/cnt_reg[2]) is unused and will be removed from module wam_m.
WARNING: [Synth 8-3332] Sequential element (sub_lst/cnt_reg[1]) is unused and will be removed from module wam_m.
WARNING: [Synth 8-3332] Sequential element (sub_lst/cnt_reg[0]) is unused and will be removed from module wam_m.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 739.270 ; gain = 481.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 739.270 ; gain = 481.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 739.270 ; gain = 481.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'sub_hrd/tchl/btn_cnt_reg[3]' (FDRE) to 'sub_hrd/tchc/btn_cnt_reg[3]'
INFO: [Synth 8-3886] merging instance 'sub_hrd/tchr/btn_cnt_reg[3]' (FDRE) to 'sub_hrd/tchc/btn_cnt_reg[3]'
INFO: [Synth 8-3886] merging instance 'sub_hrd/tchc/btn_cnt_reg[3]' (FDRE) to 'sub_tap/sw_cnt_reg[3]'
INFO: [Synth 8-3886] merging instance 'sub_tap/sw_cnt_reg[3]' (FDRE) to 'sub_tap/sw_cnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'sub_tap/sw_cnt_reg[7]' (FDRE) to 'sub_tap/sw_cnt_reg[11]'
INFO: [Synth 8-3886] merging instance 'sub_tap/sw_cnt_reg[11]' (FDRE) to 'sub_tap/sw_cnt_reg[15]'
INFO: [Synth 8-3886] merging instance 'sub_tap/sw_cnt_reg[15]' (FDRE) to 'sub_tap/sw_cnt_reg[19]'
INFO: [Synth 8-3886] merging instance 'sub_tap/sw_cnt_reg[19]' (FDRE) to 'sub_tap/sw_cnt_reg[23]'
INFO: [Synth 8-3886] merging instance 'sub_tap/sw_cnt_reg[23]' (FDRE) to 'sub_tap/sw_cnt_reg[27]'
INFO: [Synth 8-3886] merging instance 'sub_tap/sw_cnt_reg[27]' (FDRE) to 'sub_tap/sw_cnt_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sub_tap/sw_cnt_reg[31] )
WARNING: [Synth 8-3332] Sequential element (sub_tap/sw_cnt_reg[31]) is unused and will be removed from module wam_m.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 770.098 ; gain = 512.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5410] Found another clock driver \clkdivider/clock_buf_0 :O [C:/Users/Student/Desktop/team_15_w24/lab4_whack_a_mole/lab4_whack_a_mole.srcs/sources_1/new/clkdivider.v:40]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 770.098 ; gain = 512.586
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 770.098 ; gain = 512.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 770.098 ; gain = 512.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 770.098 ; gain = 512.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 770.098 ; gain = 512.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 770.098 ; gain = 512.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     4|
|2     |CARRY4 |    14|
|3     |LUT1   |     6|
|4     |LUT2   |    33|
|5     |LUT3   |    24|
|6     |LUT4   |    47|
|7     |LUT5   |    69|
|8     |LUT6   |    71|
|9     |FDCE   |    59|
|10    |FDPE   |     8|
|11    |FDRE   |   144|
|12    |FDSE   |     4|
|13    |LDC    |     8|
|14    |IBUF   |    13|
|15    |OBUF   |    19|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+---------------+------+
|      |Instance         |Module         |Cells |
+------+-----------------+---------------+------+
|1     |top              |               |   523|
|2     |  clkdivider     |clkdivider     |    50|
|3     |  sub_dis        |wam_dis        |     9|
|4     |  sub_gen        |wam_gen        |   173|
|5     |    rdn          |wam_rdn        |    53|
|6     |  sub_hit        |wam_hit        |    26|
|7     |  sub_hrd        |wam_hrd        |    62|
|8     |    tchc         |wam_tch        |    10|
|9     |    tchl         |wam_tch_1      |    12|
|10    |    tchr         |wam_tch_2      |     9|
|11    |  sub_scr        |wam_scr        |    30|
|12    |    cnt0         |wam_cnt        |    10|
|13    |    cnt1         |wam_cnt_0      |     8|
|14    |  sub_tap        |wam_tap        |    72|
|15    |  sub_timerCount |wam_timerCount |    33|
+------+-----------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 770.098 ; gain = 512.586
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 770.098 ; gain = 184.676
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 770.098 ; gain = 512.586
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LDC => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
86 Infos, 76 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 770.098 ; gain = 525.637
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Student/Desktop/team_15_w24/lab4_whack_a_mole/lab4_whack_a_mole.runs/synth_1/wam_m.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file wam_m_utilization_synth.rpt -pb wam_m_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 770.098 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Mar 11 11:51:50 2024...
