{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1468383838717 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1468383838717 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 13 01:23:58 2016 " "Processing started: Wed Jul 13 01:23:58 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1468383838717 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1468383838717 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off converter -c converter " "Command: quartus_map --read_settings_files=on --write_settings_files=off converter -c converter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1468383838717 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1468383839655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left_shifter_ovf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file left_shifter_ovf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 left_shifter_ovf-arch " "Found design unit 1: left_shifter_ovf-arch" {  } { { "left_shifter_ovf.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M2/converter/left_shifter_ovf.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468383840733 ""} { "Info" "ISGN_ENTITY_NAME" "1 left_shifter_ovf " "Found entity 1: left_shifter_ovf" {  } { { "left_shifter_ovf.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M2/converter/left_shifter_ovf.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468383840733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468383840733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file halfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfadder-arch " "Found design unit 1: halfadder-arch" {  } { { "halfadder.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M2/converter/halfadder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468383840748 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfadder " "Found entity 1: halfadder" {  } { { "halfadder.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M2/converter/halfadder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468383840748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468383840748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-arch " "Found design unit 1: fulladder-arch" {  } { { "fulladder.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M2/converter/fulladder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468383840780 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M2/converter/fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468383840780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468383840780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-arch " "Found design unit 1: adder-arch" {  } { { "adder.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M2/converter/adder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468383840795 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M2/converter/adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468383840795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468383840795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "converter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 converter-arch " "Found design unit 1: converter-arch" {  } { { "converter.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M2/converter/converter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468383840826 ""} { "Info" "ISGN_ENTITY_NAME" "1 converter " "Found entity 1: converter" {  } { { "converter.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M2/converter/converter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468383840826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468383840826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "right_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file right_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 right_shifter-arch " "Found design unit 1: right_shifter-arch" {  } { { "right_shifter.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M2/converter/right_shifter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468383840842 ""} { "Info" "ISGN_ENTITY_NAME" "1 right_shifter " "Found entity 1: right_shifter" {  } { { "right_shifter.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M2/converter/right_shifter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1468383840842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1468383840842 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "converter " "Elaborating entity \"converter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1468383841076 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_datatoshift1a converter.vhd(17) " "Verilog HDL or VHDL warning at converter.vhd(17): object \"w_datatoshift1a\" assigned a value but never read" {  } { { "converter.vhd" "" { Text "E:/Projeto de Sistemas Digitais/M2/converter/converter.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1468383841155 "|converter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_shifter_ovf left_shifter_ovf:u_ls1a " "Elaborating entity \"left_shifter_ovf\" for hierarchy \"left_shifter_ovf:u_ls1a\"" {  } { { "converter.vhd" "u_ls1a" { Text "E:/Projeto de Sistemas Digitais/M2/converter/converter.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468383841155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_shifter_ovf left_shifter_ovf:u_ls3 " "Elaborating entity \"left_shifter_ovf\" for hierarchy \"left_shifter_ovf:u_ls3\"" {  } { { "converter.vhd" "u_ls3" { Text "E:/Projeto de Sistemas Digitais/M2/converter/converter.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468383841186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_shifter_ovf left_shifter_ovf:u_ls4 " "Elaborating entity \"left_shifter_ovf\" for hierarchy \"left_shifter_ovf:u_ls4\"" {  } { { "converter.vhd" "u_ls4" { Text "E:/Projeto de Sistemas Digitais/M2/converter/converter.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468383841233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:u_add1 " "Elaborating entity \"adder\" for hierarchy \"adder:u_add1\"" {  } { { "converter.vhd" "u_add1" { Text "E:/Projeto de Sistemas Digitais/M2/converter/converter.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468383841280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfadder adder:u_add1\|halfadder:u_0 " "Elaborating entity \"halfadder\" for hierarchy \"adder:u_add1\|halfadder:u_0\"" {  } { { "adder.vhd" "u_0" { Text "E:/Projeto de Sistemas Digitais/M2/converter/adder.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468383841326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder adder:u_add1\|fulladder:\\f_0:1:u_1 " "Elaborating entity \"fulladder\" for hierarchy \"adder:u_add1\|fulladder:\\f_0:1:u_1\"" {  } { { "adder.vhd" "\\f_0:1:u_1" { Text "E:/Projeto de Sistemas Digitais/M2/converter/adder.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468383841358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "right_shifter right_shifter:u_rs7 " "Elaborating entity \"right_shifter\" for hierarchy \"right_shifter:u_rs7\"" {  } { { "converter.vhd" "u_rs7" { Text "E:/Projeto de Sistemas Digitais/M2/converter/converter.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468383841717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_shifter_ovf left_shifter_ovf:u_ls1b " "Elaborating entity \"left_shifter_ovf\" for hierarchy \"left_shifter_ovf:u_ls1b\"" {  } { { "converter.vhd" "u_ls1b" { Text "E:/Projeto de Sistemas Digitais/M2/converter/converter.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468383841733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:u_add3 " "Elaborating entity \"adder\" for hierarchy \"adder:u_add3\"" {  } { { "converter.vhd" "u_add3" { Text "E:/Projeto de Sistemas Digitais/M2/converter/converter.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1468383841764 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1468383844780 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1468383844780 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "125 " "Implemented 125 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1468383844920 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1468383844920 ""} { "Info" "ICUT_CUT_TM_LCELLS" "92 " "Implemented 92 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1468383844920 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1468383844920 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "384 " "Peak virtual memory: 384 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1468383844967 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 13 01:24:04 2016 " "Processing ended: Wed Jul 13 01:24:04 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1468383844967 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1468383844967 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1468383844967 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1468383844967 ""}
