// Seed: 4088347097
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = id_2;
  wire id_6;
  id_7(
      .id_0(1 == id_5),
      .id_1(1'b0),
      .id_2(1),
      .id_3(1),
      .id_4(id_6),
      .id_5(1),
      .id_6(id_3),
      .id_7(1 * id_1),
      .id_8(),
      .id_9(1 == id_5),
      .id_10(1),
      .id_11(id_5),
      .id_12(id_5),
      .id_13(id_5),
      .id_14(id_6.id_4),
      .id_15()
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  initial id_2 <= id_3;
  module_0(
      id_1, id_4, id_5, id_5, id_5
  );
  assign id_3 = 1;
endmodule
