# Unified Transistor and Resistor Summary  
**Process Node: 0.18Œºm CMOS / Gate Width W = 10Œºm**

This document summarizes:

- Transistor characteristics (NMOS / PMOS) for 1.8V, 3.3V, and 5.0V operation
- Sheet and contact resistances for diffusions, polysilicon, and metals
- T<sub>ox</sub> values per voltage domain

---

## üìê Gate Oxide Thickness by Voltage

| Voltage | T<sub>ox</sub> (nm) | Notes                        |
|---------|---------------------|------------------------------|
| 1.8V    | ~3.5                | Core logic transistors       |
| 3.3V    | ~7.0                | I/O and ESD protection       |
| 5.0V    | ~15.0               | Analog / high-voltage blocks |

---

## üîã Transistor Characteristics (W = 10Œºm)

| VDD  | L (Œºm) | Device | T<sub>ox</sub> (nm) | V<sub>tg</sub> (V) | I<sub>dlin</sub> (ŒºA/Œºm) | I<sub>dsat</sub> (ŒºA/Œºm) | I<sub>off</sub> (nA/Œºm) | I<sub>cutoff</sub> (pA/Œºm) | B<sub>vds</sub> (V) |
|------|--------|--------|---------------------|--------------------|---------------------------|---------------------------|--------------------------|-----------------------------|---------------------|
| 1.8V | 0.16   | NMOS   | 3.5                 | 0.42               | 300.0                     | 500.0                     | 100.00                   | 1000.0                      | 1.60                |
| 1.8V | 0.16   | PMOS   | 3.5                 | 0.62               | 150.0                     | 250.0                     | 80.00                    | 800.0                       | 1.60                |
| 1.8V | 0.18   | NMOS   | 3.5                 | 0.42               | 298.8                     | 498.0                     | 92.31                    | 941.8                       | 1.68                |
| 1.8V | 0.18   | PMOS   | 3.5                 | 0.62               | 149.4                     | 249.0                     | 73.85                    | 753.4                       | 1.68                |
| 3.3V | 0.25   | NMOS   | 7.0                 | 0.68               | 120.0                     | 200.0                     | 20.00                    | 50.0                        | 3.50                |
| 3.3V | 0.25   | PMOS   | 7.0                 | 0.88               | 60.0                      | 100.0                     | 16.00                    | 40.0                        | 3.50                |
| 5.0V | 2.0    | NMOS   | 15.0                | 1.00               | 100.0                     | 150.0                     | 5.00                     | 20.0                        | 8.00                |
| 5.0V | 2.0    | PMOS   | 15.0                | 1.20               | 50.0                      | 75.0                      | 4.00                     | 16.0                        | 8.00                |

---

## üß™ Sheet Resistance (Œ©/‚ñ°)

| Structure           | R<sub>sheet</sub> (Œ©/‚ñ°) | Notes                                 |
|---------------------|-------------------------|----------------------------------------|
| N+ Diffusion        | ~70                    | Shallow implant, moderate Rs           |
| P+ Diffusion        | ~100                   | Higher resistivity                     |
| N+ Poly             | ~60                    | Doped polysilicon                      |
| P+ Poly             | ~80                    | Higher than N+ poly                    |
| ALA (Metal-1)       | ~0.05‚Äì0.08             | Core routing                           |
| ALB / HLA (Metal-2) | ~0.03‚Äì0.06             | Intermediate routing                   |
| ALC (Metal-3)       | ~0.02‚Äì0.05             | Pad-level or power stripes             |

---

## üîß Kelvin Contact Resistance (ŒºŒ©¬∑cm¬≤)

| Contact Type  | R<sub>contact</sub> (ŒºŒ©¬∑cm¬≤) | Notes                                 |
|---------------|------------------------------|----------------------------------------|
| CNT_Kelvin    | ~1.2                         | Poly/Diff contact to plug              |
| HLA_Kelvin    | ~0.8                         | Plug to Metal-2                        |
| HLB_Kelvin    | ~0.7                         | Plug to Metal-3                        |

---

## üìù Notes

- All transistor values are estimated for educational use.
- PMOS characteristics are modeled by adjusted V<sub>th</sub> and ~0.5√ó current of NMOS.
- Rsheet and contact values vary slightly by layout, CMP, and thermal budget.
- Tox increases with VDD to meet TDDB and leakage targets.
- All transistor characteristics assume **W = 10Œºm** width for normalization.

---
