//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_49 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_49
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_49
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_49(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_49_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_49_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_49_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_49_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_49_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_49_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_49_param_6,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_49_param_7,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_49_param_8,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_49_param_9,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_49_param_10,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_49_param_11,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_49_param_12,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_49_param_13,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_49_param_14,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_49_param_15,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_49_param_16,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_49_param_17,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_49_param_18,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_49_param_19,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_49_param_20
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<26>;
	.reg .b16 	%rs<2>;
	.reg .b32 	%r<50>;
	.reg .f32 	%f<40>;
	.reg .b64 	%rd<78>;
	.loc	1 19 0                          // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd28, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_49_param_0];
	ld.param.u64 	%rd29, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_49_param_1];
$L__tmp0:
	.loc	1 21 28                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:21:33
	shl.b32 	%r26, %r1, 7;
	ld.param.u64 	%rd30, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_49_param_2];
	ld.param.u64 	%rd31, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_49_param_3];
	.loc	1 22 36                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:22:36
	mov.u32 	%r27, %tid.x;
	and.b32  	%r28, %r27, 127;
	ld.param.u64 	%rd32, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_49_param_4];
	.loc	1 22 23                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:22:23
	or.b32  	%r29, %r26, %r28;
	ld.param.u64 	%rd33, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_49_param_5];
	.loc	1 23 21                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:23:21
	setp.lt.s32 	%p1, %r29, 1024;
	ld.param.u64 	%rd34, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_49_param_6];
	.loc	1 25 21                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:25:21
	bfe.s32 	%r30, %r1, 24, 1;
	shr.u32 	%r31, %r30, 28;
	add.s32 	%r32, %r29, %r31;
	shr.s32 	%r33, %r32, 4;
	ld.param.u64 	%rd35, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_49_param_7];
	.loc	1 25 27                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:25:27
	shr.u32 	%r34, %r33, 28;
	add.s32 	%r35, %r33, %r34;
	and.b32  	%r36, %r35, -16;
	sub.s32 	%r37, %r33, %r36;
	ld.param.u64 	%rd36, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_49_param_8];
	ld.param.u64 	%rd37, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_49_param_9];
	.loc	1 26 21                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:26:21
	shr.s32 	%r39, %r29, 31;
	shr.u32 	%r40, %r39, 30;
	add.s32 	%r41, %r29, %r40;
	shr.s32 	%r42, %r41, 2;
	ld.param.u64 	%rd38, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_49_param_10];
	.loc	1 26 26                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:26:26
	shr.u32 	%r43, %r42, 30;
	add.s32 	%r44, %r42, %r43;
	and.b32  	%r45, %r44, -4;
	sub.s32 	%r46, %r42, %r45;
	ld.param.u64 	%rd39, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_49_param_11];
	.loc	1 27 19                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:27:19
	and.b32  	%r47, %r41, -4;
	ld.param.u64 	%rd40, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_49_param_12];
	sub.s32 	%r48, %r29, %r47;
	ld.param.u64 	%rd41, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_49_param_13];
	.loc	1 29 30                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:29:30
	cvt.s64.s32 	%rd42, %r29;
	ld.param.u64 	%rd43, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_49_param_14];
	mul.wide.s32 	%rd44, %r29, 4;
	add.s64 	%rd1, %rd29, %rd44;
	ld.param.u64 	%rd45, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_49_param_15];
	.loc	1 29 35                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:29:35
	// begin inline asm
	mov.u32 %r2, 0x0;
	@%p1 ld.global.b32 { %r2 }, [ %rd1 + 0 ];
	// end inline asm
	ld.param.u64 	%rd46, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_49_param_16];
	ld.param.u64 	%rd47, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_49_param_17];
	.loc	1 30 30                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:30:30
	mul.wide.s32 	%rd48, %r37, 4;
	add.s64 	%rd2, %rd30, %rd48;
	ld.param.u64 	%rd49, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_49_param_18];
	.loc	1 30 35                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:30:35
	// begin inline asm
	mov.u32 %r3, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r3 }, [ %rd2 + 0 ];
	// end inline asm
	ld.param.u64 	%rd50, [triton_poi_fused__native_batch_norm_legit_no_training__unsafe_index_add_mul_relu_sub_threshold_backward_49_param_19];
	.loc	1 31 30                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:31:30
	add.s64 	%rd3, %rd31, %rd48;
	.loc	1 31 35                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:31:35
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r4 }, [ %rd3 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r4;
	.loc	1 32 31                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:32:31
	add.s64 	%rd4, %rd32, %rd48;
	.loc	1 32 36                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:32:36
	// begin inline asm
	mov.u32 %r5, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r5 }, [ %rd4 + 0 ];
	// end inline asm
	.loc	1 33 31                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:33:31
	add.s64 	%rd5, %rd33, %rd48;
	.loc	1 33 36                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:33:36
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r6 }, [ %rd5 + 0 ];
	// end inline asm
	.loc	1 34 31                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:34:31
	add.s64 	%rd6, %rd34, %rd44;
	.loc	1 34 36                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:34:36
	// begin inline asm
	mov.u32 %r7, 0x0;
	@%p1 ld.global.b32 { %r7 }, [ %rd6 + 0 ];
	// end inline asm
	.loc	1 35 31                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:35:31
	add.s64 	%rd7, %rd35, %rd48;
	.loc	1 35 36                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:35:36
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r8 }, [ %rd7 + 0 ];
	// end inline asm
	.loc	1 36 31                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:36:31
	add.s64 	%rd8, %rd36, %rd48;
	.loc	1 36 36                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:36:36
	// begin inline asm
	mov.u32 %r9, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r9 }, [ %rd8 + 0 ];
	// end inline asm
	mov.b32 	%f2, %r9;
	.loc	1 37 31                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:37:31
	add.s64 	%rd9, %rd37, %rd48;
	.loc	1 37 36                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:37:36
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r10 }, [ %rd9 + 0 ];
	// end inline asm
	.loc	1 38 31                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:38:31
	add.s64 	%rd10, %rd38, %rd48;
	.loc	1 38 36                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:38:36
	// begin inline asm
	mov.u32 %r11, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r11 }, [ %rd10 + 0 ];
	// end inline asm
	.loc	1 39 32                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:39:32
	mul.wide.s32 	%rd51, %r46, 8;
	add.s64 	%rd12, %rd39, %rd51;
	.loc	1 39 37                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:39:37
	// begin inline asm
	mov.u64 %rd11, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd11 }, [ %rd12 + 0 ];
	// end inline asm
	.loc	1 40 32                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:40:32
	mul.wide.s32 	%rd52, %r48, 8;
	add.s64 	%rd14, %rd40, %rd52;
	.loc	1 40 37                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:40:37
	// begin inline asm
	mov.u64 %rd13, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd13 }, [ %rd14 + 0 ];
	// end inline asm
	.loc	1 41 32                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:41:32
	add.s64 	%rd16, %rd43, %rd52;
	.loc	1 41 37                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:41:37
	// begin inline asm
	mov.u64 %rd15, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd15 }, [ %rd16 + 0 ];
	// end inline asm
	.loc	1 42 32                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:42:32
	mul.wide.s32 	%rd53, %r48, 4;
	add.s64 	%rd17, %rd45, %rd53;
	.loc	1 42 37                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:42:37
	// begin inline asm
	mov.u32 %r12, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r12 }, [ %rd17 + 0 ];
	// end inline asm
	.loc	1 43 32                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:43:32
	add.s64 	%rd18, %rd46, %rd44;
	.loc	1 43 37                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:43:37
	// begin inline asm
	mov.u32 %r13, 0x0;
	@%p1 ld.global.b32 { %r13 }, [ %rd18 + 0 ];
	// end inline asm
	.loc	1 44 32                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:44:32
	add.s64 	%rd20, %rd47, %rd51;
	.loc	1 44 37                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:44:37
	// begin inline asm
	mov.u64 %rd19, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd19 }, [ %rd20 + 0 ];
	// end inline asm
	.loc	1 45 32                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:45:32
	mul.wide.s32 	%rd54, %r46, 4;
	add.s64 	%rd21, %rd49, %rd54;
	.loc	1 45 37                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:45:37
	// begin inline asm
	mov.u32 %r14, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r14 }, [ %rd21 + 0 ];
	// end inline asm
	.loc	1 48 18                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:48:18
	add.f32 	%f3, %f1, 0f3727C5AC;
	.loc	1 49 26                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:49:26
	sqrt.approx.ftz.f32 	%f4, %f3;
	.loc	1 51 18                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:51:18
	mov.b32 	%r17, %f4;
	mov.b32 	%r16, 1065353216;
	// begin inline asm
	div.full.f32 %r15, %r16, %r17;
	// end inline asm
	mov.b32 	%f5, %r15;
	.loc	1 58 20                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:58:20
	add.f32 	%f6, %f2, 0f3727C5AC;
	.loc	1 59 27                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:59:27
	sqrt.approx.ftz.f32 	%f7, %f6;
	.loc	1 29 35                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:29:35
	mov.b32 	%f8, %r2;
	mov.b32 	%f9, %r7;
	.loc	1 30 35                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:30:35
	mov.b32 	%f10, %r3;
	mov.b32 	%f11, %r8;
	.loc	1 32 36                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:32:36
	mov.b32 	%f12, %r5;
	mov.b32 	%f13, %r10;
	.loc	1 33 36                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:33:36
	mov.b32 	%f14, %r6;
	mov.b32 	%f15, %r11;
	.loc	1 45 37                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:45:37
	mov.b32 	%f16, %r14;
	.loc	1 43 37                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:43:37
	mov.b32 	%f17, %r13;
	.loc	1 60 19                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:60:19
	mov.b32 	%r20, %f7;
	// begin inline asm
	div.full.f32 %r18, %r16, %r20;
	// end inline asm
	mov.b32 	%f18, %r18;
	.loc	1 46 18                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:46:18
	sub.f32 	%f19, %f9, %f11;
	sub.f32 	%f20, %f8, %f10;
	.loc	1 54 19                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:54:19
	mul.f32 	%f21, %f20, %f5;
	mul.f32 	%f22, %f19, %f18;
	.loc	1 56 20                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:56:20
	fma.rn.f32 	%f23, %f22, %f13, %f15;
	fma.rn.f32 	%f24, %f21, %f12, %f14;
	.loc	1 65 20                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:65:20
	add.f32 	%f25, %f24, %f23;
	.loc	1 69 35                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:69:35
	shr.u64 	%rd55, %rd11, 62;
	and.b64  	%rd56, %rd55, 2;
	add.s64 	%rd57, %rd56, %rd11;
	.loc	1 73 52                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:73:52
	shl.b32 	%r49, %r33, 2;
	.loc	1 73 32                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:73:32
	shl.b64 	%rd58, %rd13, 2;
	add.s64 	%rd59, %rd41, %rd58;
	shr.u64 	%rd60, %rd13, 60;
	and.b64  	%rd61, %rd60, 8;
	add.s64 	%rd62, %rd59, %rd61;
	shl.b64 	%rd63, %rd57, 3;
	add.s64 	%rd64, %rd62, %rd63;
	mul.wide.s32 	%rd65, %r49, 4;
	add.s64 	%rd22, %rd64, %rd65;
	.loc	1 73 57                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:73:57
	// begin inline asm
	mov.u32 %r21, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r21 }, [ %rd22 + 0 ];
	// end inline asm
	.loc	1 77 32                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:77:32
	shl.b64 	%rd66, %rd15, 2;
	add.s64 	%rd67, %rd41, %rd66;
	shr.u64 	%rd68, %rd15, 60;
	and.b64  	%rd69, %rd68, 8;
	add.s64 	%rd70, %rd67, %rd69;
	add.s64 	%rd71, %rd70, %rd63;
	add.s64 	%rd23, %rd71, %rd65;
	.loc	1 77 57                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:77:57
	// begin inline asm
	mov.u32 %r22, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r22 }, [ %rd23 + 0 ];
	// end inline asm
	.loc	1 81 20                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:81:20
	add.f32 	%f26, %f25, %f17;
	.loc	1 84 35                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:84:35
	shr.u64 	%rd72, %rd19, 62;
	and.b64  	%rd73, %rd72, 2;
	add.s64 	%rd74, %rd73, %rd19;
	.loc	1 85 32                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:85:32
	shl.b64 	%rd75, %rd74, 3;
	add.s64 	%rd76, %rd62, %rd75;
	add.s64 	%rd24, %rd76, %rd65;
	.loc	1 85 57                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:85:57
	// begin inline asm
	mov.u32 %r23, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r23 }, [ %rd24 + 0 ];
	// end inline asm
	.loc	1 86 32                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:86:32
	add.s64 	%rd77, %rd70, %rd75;
	add.s64 	%rd25, %rd77, %rd65;
	.loc	1 86 57                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:86:57
	// begin inline asm
	mov.u32 %r24, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r24 }, [ %rd25 + 0 ];
	// end inline asm
	.loc	1 85 57                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:85:57
	mov.b32 	%f27, %r21;
	mov.b32 	%f28, %r23;
	.loc	1 86 57                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:86:57
	mov.b32 	%f29, %r22;
	mov.b32 	%f30, %r24;
	.loc	1 87 20                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:87:20
	sub.f32 	%f31, %f30, %f28;
	sub.f32 	%f32, %f29, %f27;
	.loc	1 88 20                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:88:20
	mov.b32 	%f33, %r12;
	.loc	1 89 20                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:89:20
	fma.rn.f32 	%f34, %f32, %f33, %f27;
	fma.rn.f32 	%f35, %f31, %f33, %f28;
	.loc	1 90 20                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:90:20
	sub.f32 	%f36, %f35, %f34;
	.loc	1 92 20                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:92:20
	fma.rn.f32 	%f37, %f36, %f16, %f34;
	.loc	1 93 20                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:93:20
	add.f32 	%f38, %f26, %f37;
$L__tmp1:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p24, %f38, 0f00000000;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f39, 0f00000000, %f38, %p24;
$L__tmp2:
	.loc	1 97 21                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:97:21
	setp.le.f32 	%p25, %f39, 0f00000000;
	.loc	1 98 28                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:98:28
	add.s64 	%rd26, %rd28, %rd44;
	.loc	1 98 40                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:98:40
	mov.b32 	%r25, %f38;
	// begin inline asm
	@%p1 st.global.b32 [ %rd26 + 0 ], { %r25 };
	// end inline asm
	.loc	1 99 25                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:99:25
	add.s64 	%rd27, %rd50, %rd42;
	.loc	1 99 37                         // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:99:37
	selp.u16 	%rs1, 1, 0, %p25;
	// begin inline asm
	@%p1 st.global.b8 [ %rd27 + 0 ], { %rs1 };
	// end inline asm
	.loc	1 99 4                          // cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py:99:4
	ret;
$L__tmp3:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/em/cemlumpvaej4htigiygi2ffdowzfqca5v7zrtkkfq6xoiiirntyj.py"
	.file	2 "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime/triton_helpers.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 1                                   // DW_CHILDREN_yes
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 2                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 0                                   // DW_CHILDREN_no
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 32                                  // DW_AT_inline
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 3                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 1                                   // DW_CHILDREN_yes
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 4                                   // Abbreviation Code
.b8 29                                  // DW_TAG_inlined_subroutine
.b8 0                                   // DW_CHILDREN_no
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 88                                  // DW_AT_call_file
.b8 11                                  // DW_FORM_data1
.b8 89                                  // DW_AT_call_line
.b8 11                                  // DW_FORM_data1
.b8 87                                  // DW_AT_call_column
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 251                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0xf4 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 101
.b8 109
.b8 108
.b8 117
.b8 109
.b8 112
.b8 118
.b8 97
.b8 101
.b8 106
.b8 52
.b8 104
.b8 116
.b8 105
.b8 103
.b8 105
.b8 121
.b8 103
.b8 105
.b8 50
.b8 102
.b8 102
.b8 100
.b8 111
.b8 119
.b8 122
.b8 102
.b8 113
.b8 99
.b8 97
.b8 53
.b8 118
.b8 55
.b8 122
.b8 114
.b8 116
.b8 107
.b8 107
.b8 102
.b8 113
.b8 54
.b8 120
.b8 111
.b8 105
.b8 105
.b8 105
.b8 114
.b8 110
.b8 116
.b8 121
.b8 106
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 101
.b8 109
.b8 0
.b8 2                                   // Abbrev [2] 0x63:0x6d DW_TAG_subprogram
.b8 116                                 // DW_AT_name
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 112
.b8 111
.b8 105
.b8 95
.b8 102
.b8 117
.b8 115
.b8 101
.b8 100
.b8 95
.b8 95
.b8 110
.b8 97
.b8 116
.b8 105
.b8 118
.b8 101
.b8 95
.b8 98
.b8 97
.b8 116
.b8 99
.b8 104
.b8 95
.b8 110
.b8 111
.b8 114
.b8 109
.b8 95
.b8 108
.b8 101
.b8 103
.b8 105
.b8 116
.b8 95
.b8 110
.b8 111
.b8 95
.b8 116
.b8 114
.b8 97
.b8 105
.b8 110
.b8 105
.b8 110
.b8 103
.b8 95
.b8 95
.b8 117
.b8 110
.b8 115
.b8 97
.b8 102
.b8 101
.b8 95
.b8 105
.b8 110
.b8 100
.b8 101
.b8 120
.b8 95
.b8 97
.b8 100
.b8 100
.b8 95
.b8 109
.b8 117
.b8 108
.b8 95
.b8 114
.b8 101
.b8 108
.b8 117
.b8 95
.b8 115
.b8 117
.b8 98
.b8 95
.b8 116
.b8 104
.b8 114
.b8 101
.b8 115
.b8 104
.b8 111
.b8 108
.b8 100
.b8 95
.b8 98
.b8 97
.b8 99
.b8 107
.b8 119
.b8 97
.b8 114
.b8 100
.b8 95
.b8 52
.b8 57
.b8 0
.b8 1                                   // DW_AT_inline
.b8 3                                   // Abbrev [3] 0xd0:0x2e DW_TAG_subprogram
.b64 $L__func_begin0                    // DW_AT_low_pc
.b64 $L__func_end0                      // DW_AT_high_pc
.b32 99                                 // DW_AT_abstract_origin
.b8 4                                   // Abbrev [4] 0xe5:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp1                           // DW_AT_low_pc
.b64 $L__tmp2                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 95                                  // DW_AT_call_line
.b8 42                                  // DW_AT_call_column
.b8 0                                   // End Of Children Mark
.b8 0                                   // End Of Children Mark
	}
	.section	.debug_macinfo	{	}
