[*]
[*] GTKWave Analyzer v3.3.103 (w)1999-2019 BSI
[*] Fri Jan 12 12:16:30 2024
[*]
[dumpfile] "/home/ubuntu/LAB/github_teamsync/SOC-design/labD/lab_D/lab-sdram/testbench/counter_la/counter_la.vcd"
[dumpfile_mtime] "Thu Jan 11 17:21:28 2024"
[dumpfile_size] 27848525
[savefile] "/home/ubuntu/LAB/github_teamsync/SOC-design/labD/lab_D/lab-sdram/testbench/counter_la/labD.gtkw"
[timestart] 1117187700
[size] 1684 1247
[pos] -1 -1
*-16.542755 1117237500 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] counter_la_tb.
[treeopen] counter_la_tb.uut.
[treeopen] counter_la_tb.uut.mprj.
[treeopen] counter_la_tb.uut.mprj.mprj.
[treeopen] counter_la_tb.uut.padframe.
[treeopen] counter_la_tb.uut.padframe.mprj_pads.
[treeopen] counter_la_tb.uut.soc.
[treeopen] counter_la_tb.uut.soc.core.
[treeopen] counter_la_tb.uut.soc.core.VexRiscv.
[sst_width] 233
[signals_width] 347
[sst_expanded] 1
[sst_vpaned_height] 791
@200
-#counter_la_tb
@28
counter_la_tb.clock
counter_la_tb.RSTB
counter_la_tb.CSB
counter_la_tb.gpio
counter_la_tb.uart_tx
@22
counter_la_tb.mprj_io[37:0]
counter_la_tb.checkbits[15:0]
@28
counter_la_tb.flash_clk
counter_la_tb.flash_csb
counter_la_tb.flash_io0
counter_la_tb.flash_io1
@200
-
-#uut(caravel)
@28
counter_la_tb.uut.mprj_ack_i_core
counter_la_tb.uut.caravel_clk
counter_la_tb.uut.caravel_rstn
counter_la_tb.uut.clock
counter_la_tb.uut.gpio
counter_la_tb.uut.mprj_clock
@22
counter_la_tb.uut.mprj_dat_i_core[31:0]
counter_la_tb.uut.mprj_dat_i_user[31:0]
counter_la_tb.uut.mprj_dat_o_core[31:0]
counter_la_tb.uut.mprj_dat_o_user[31:0]
counter_la_tb.uut.mprj_io[37:0]
counter_la_tb.uut.user_io_out[37:0]
@200
-
-#soc
@28
counter_la_tb.uut.soc.mprj_ack_i
counter_la_tb.uut.soc.core.shared_ack
@22
counter_la_tb.uut.soc.core.shared_adr[29:0]
counter_la_tb.uut.soc.core.shared_dat_r[31:0]
counter_la_tb.uut.soc.core.shared_dat_w[31:0]
@28
counter_la_tb.uut.soc.core.mgmtsoc_dbus_dbus_ack
@22
counter_la_tb.uut.soc.core.mgmtsoc_dbus_dbus_adr[29:0]
counter_la_tb.uut.soc.core.mgmtsoc_dbus_dbus_dat_w[31:0]
@200
-
-
-#VexRiscV
@22
counter_la_tb.uut.soc.core.VexRiscv.execute_PC[31:0]
counter_la_tb.uut.soc.core.VexRiscv.iBusWishbone_ADR[29:0]
@28
counter_la_tb.uut.soc.core.VexRiscv.iBusWishbone_ACK
counter_la_tb.uut.soc.core.VexRiscv.iBusWishbone_CYC
@22
counter_la_tb.uut.soc.core.VexRiscv.iBusWishbone_DAT_MISO[31:0]
counter_la_tb.uut.soc.core.VexRiscv.iBusWishbone_DAT_MOSI[31:0]
counter_la_tb.uut.soc.core.VexRiscv.dBusWishbone_ADR[29:0]
@28
counter_la_tb.uut.soc.core.VexRiscv.dBusWishbone_ACK
counter_la_tb.uut.soc.core.VexRiscv.dBusWishbone_CYC
@22
counter_la_tb.uut.soc.core.VexRiscv.dBusWishbone_DAT_MISO[31:0]
counter_la_tb.uut.soc.core.VexRiscv.dBusWishbone_DAT_MOSI[31:0]
@28
counter_la_tb.uut.soc.core.VexRiscv.dBusWishbone_WE
@200
-
-mprj
@28
counter_la_tb.uut.mprj.mprj.clk
counter_la_tb.uut.mprj.mprj.valid
counter_la_tb.uut.mprj.mprj.wbs_ack_o
counter_la_tb.uut.mprj.mprj.wbs_we_i
counter_la_tb.uut.mprj.mprj.wbs_cyc_i
counter_la_tb.uut.mprj.mprj.wbs_stb_i
@22
counter_la_tb.uut.mprj.mprj.wbs_adr_i[31:0]
counter_la_tb.uut.mprj.mprj.wbs_dat_i[31:0]
counter_la_tb.uut.mprj.mprj.wbs_dat_o[31:0]
@200
-
-User Bram
@28
counter_la_tb.uut.mprj.mprj.user_sdram_controller.clk
@24
counter_la_tb.uut.mprj.mprj.user_sdram_controller.state_q[3:0]
@28
counter_la_tb.uut.mprj.mprj.user_sdram_controller.busy
@200
-
@800022
counter_la_tb.uut.mprj.mprj.user_sdram_controller.delay_ctr_q[15:0]
@28
(14)counter_la_tb.uut.mprj.mprj.user_sdram_controller.delay_ctr_q[15:0]
(15)counter_la_tb.uut.mprj.mprj.user_sdram_controller.delay_ctr_q[15:0]
@1001200
-group_end
@22
[color] 5
counter_la_tb.uut.mprj.mprj.user_sdram_controller.addr[22:0]
counter_la_tb.uut.mprj.mprj.user_sdram_controller.user_addr[22:0]
counter_la_tb.uut.mprj.mprj.user_sdram_controller.fetch_a1[22:0]
counter_la_tb.uut.mprj.mprj.user_sdram_controller.fetch_a2[22:0]
counter_la_tb.uut.mprj.mprj.user_sdram_controller.fetch_a3[22:0]
[color] 5
counter_la_tb.uut.mprj.mprj.user_sdram_controller.saved_addr_q[22:0]
counter_la_tb.uut.mprj.mprj.user_sdram_controller.a_d[12:0]
@28
counter_la_tb.uut.mprj.mprj.user_sdram_controller.ba_d[1:0]
@22
[color] 5
counter_la_tb.uut.mprj.mprj.user_sdram_controller.addr_q[22:0]
@200
-
-
@22
[color] 2
counter_la_tb.uut.mprj.mprj.user_sdram_controller.fetch_a1[22:0]
[color] 2
counter_la_tb.uut.mprj.mprj.user_sdram_controller.fetch_a2[22:0]
[color] 2
counter_la_tb.uut.mprj.mprj.user_sdram_controller.fetch_a3[22:0]
[color] 2
counter_la_tb.uut.mprj.mprj.user_sdram_controller.saved_addr_q[22:0]
[color] 2
counter_la_tb.uut.mprj.mprj.user_sdram_controller.fetch_d1[31:0]
[color] 2
counter_la_tb.uut.mprj.mprj.user_sdram_controller.fetch_d2[31:0]
[color] 2
counter_la_tb.uut.mprj.mprj.user_sdram_controller.fetch_d3[31:0]
[color] 2
counter_la_tb.uut.mprj.mprj.user_sdram_controller.prefetch_data[31:0]
@200
-
@28
counter_la_tb.uut.mprj.mprj.user_sdram_controller.rw
@22
counter_la_tb.uut.mprj.mprj.user_sdram_controller.data_d[31:0]
counter_la_tb.uut.mprj.mprj.user_sdram_controller.data_in[31:0]
@23
counter_la_tb.uut.mprj.mprj.user_sdram_controller.data_q[31:0]
@200
-
@22
counter_la_tb.uut.mprj.mprj.user_sdram_controller.sdram_dqi[31:0]
@28
counter_la_tb.uut.mprj.mprj.user_sdram_controller.ready_d
@22
counter_la_tb.uut.mprj.mprj.user_sdram_controller.dqi_q[31:0]
@24
[color] 7
counter_la_tb.uut.mprj.mprj.user_sdram_controller.fetch_count_q[1:0]
@22
[color] 7
counter_la_tb.uut.mprj.mprj.user_sdram_controller.fetch_a1[22:0]
[color] 7
counter_la_tb.uut.mprj.mprj.user_sdram_controller.fetch_a2[22:0]
[color] 7
counter_la_tb.uut.mprj.mprj.user_sdram_controller.fetch_a3[22:0]
[color] 7
counter_la_tb.uut.mprj.mprj.user_sdram_controller.saved_addr_q[22:0]
[color] 7
counter_la_tb.uut.mprj.mprj.user_sdram_controller.fetch_d1[31:0]
[color] 7
counter_la_tb.uut.mprj.mprj.user_sdram_controller.fetch_d2[31:0]
[color] 7
counter_la_tb.uut.mprj.mprj.user_sdram_controller.fetch_d3[31:0]
[color] 7
counter_la_tb.uut.mprj.mprj.user_sdram_controller.prefetch_data[31:0]
@28
counter_la_tb.uut.mprj.mprj.user_sdram_controller.prefetch_check
@22
counter_la_tb.uut.mprj.mprj.user_sdram_controller.state_q[3:0]
counter_la_tb.uut.mprj.mprj.user_sdram_controller.data_out[31:0]
@28
counter_la_tb.uut.mprj.mprj.user_sdram_controller.out_valid
@200
-
-
-RAM256
@28
counter_la_tb.uut.soc.core.RAM256.CLK
@22
counter_la_tb.uut.soc.core.RAM256.A0[7:0]
@28
counter_la_tb.uut.soc.core.RAM256.EN0
@22
counter_la_tb.uut.soc.core.RAM256.WE0[3:0]
counter_la_tb.uut.soc.core.RAM256.Di0[31:0]
counter_la_tb.uut.soc.core.RAM256.Do0[31:0]
@200
-
-
-
[pattern_trace] 1
[pattern_trace] 0
