#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x139f156d0 .scope module, "Testbench" "Testbench" 2 2;
 .timescale 0 0;
v0x139f36110_0 .net "carry_out", 0 0, L_0x139f3adb0;  1 drivers
v0x139f361b0_0 .var "input1", 7 0;
v0x139f36260_0 .var "input2", 7 0;
v0x139f36330_0 .net "sum", 7 0, L_0x139f3a120;  1 drivers
S_0x139f15a20 .scope module, "uut" "full_adder" 2 9, 3 8 0, S_0x139f156d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in1";
    .port_info 1 /INPUT 8 "in2";
    .port_info 2 /OUTPUT 8 "out";
    .port_info 3 /OUTPUT 1 "cout";
P_0x139f25b90 .param/l "SIZE" 0 3 8, +C4<00000000000000000000000000001000>;
v0x139f35d80_0 .net "cout", 0 0, L_0x139f3adb0;  alias, 1 drivers
v0x139f35e10_0 .net "in1", 7 0, v0x139f361b0_0;  1 drivers
v0x139f35ea0_0 .net "in2", 7 0, v0x139f36260_0;  1 drivers
v0x139f35f30_0 .net "out", 7 0, L_0x139f3a120;  alias, 1 drivers
v0x139f35fe0_0 .net "tmp", 7 0, L_0x139f3a9b0;  1 drivers
L_0x139f369d0 .part v0x139f361b0_0, 1, 1;
L_0x139f36af0 .part v0x139f36260_0, 1, 1;
L_0x139f36c10 .part L_0x139f3a9b0, 0, 1;
L_0x139f37240 .part v0x139f361b0_0, 2, 1;
L_0x139f37360 .part v0x139f36260_0, 2, 1;
L_0x139f37480 .part L_0x139f3a9b0, 1, 1;
L_0x139f37a70 .part v0x139f361b0_0, 3, 1;
L_0x139f37c10 .part v0x139f36260_0, 3, 1;
L_0x139f376f0 .part L_0x139f3a9b0, 2, 1;
L_0x139f382f0 .part v0x139f361b0_0, 4, 1;
L_0x139f38410 .part v0x139f36260_0, 4, 1;
L_0x139f38530 .part L_0x139f3a9b0, 3, 1;
L_0x139f38b60 .part v0x139f361b0_0, 5, 1;
L_0x139f38cf0 .part v0x139f36260_0, 5, 1;
L_0x139f38e10 .part L_0x139f3a9b0, 4, 1;
L_0x139f39380 .part v0x139f361b0_0, 6, 1;
L_0x139f394a0 .part v0x139f36260_0, 6, 1;
L_0x139f39000 .part L_0x139f3a9b0, 5, 1;
L_0x139f39b60 .part v0x139f361b0_0, 7, 1;
L_0x139f39e20 .part v0x139f36260_0, 7, 1;
L_0x139f397e0 .part L_0x139f3a9b0, 6, 1;
L_0x139f3a4a0 .part v0x139f361b0_0, 0, 1;
L_0x139f3a5c0 .part v0x139f36260_0, 0, 1;
LS_0x139f3a120_0_0 .concat8 [ 1 1 1 1], L_0x139f39d80, L_0x139f364d0, L_0x139f36d40, L_0x139f37590;
LS_0x139f3a120_0_4 .concat8 [ 1 1 1 1], L_0x139f37e20, L_0x139f386c0, L_0x139f387e0, L_0x139f396c0;
L_0x139f3a120 .concat8 [ 4 4 0 0], LS_0x139f3a120_0_0, LS_0x139f3a120_0_4;
LS_0x139f3a9b0_0_0 .concat8 [ 1 1 1 1], L_0x139f3a3b0, L_0x139f368e0, L_0x139f37150, L_0x139f37980;
LS_0x139f3a9b0_0_4 .concat8 [ 1 1 1 1], L_0x139f38200, L_0x139f38a70, L_0x139f39290, L_0x139f39a70;
L_0x139f3a9b0 .concat8 [ 4 4 0 0], LS_0x139f3a9b0_0_0, LS_0x139f3a9b0_0_4;
L_0x139f3adb0 .part L_0x139f3a9b0, 7, 1;
S_0x139f233d0 .scope module, "f1" "full_adder_cell" 3 12, 3 1 0, S_0x139f15a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x139f37d30 .functor XOR 1, L_0x139f3a4a0, L_0x139f3a5c0, C4<0>, C4<0>;
L_0x140078010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x139f39d80 .functor XOR 1, L_0x139f37d30, L_0x140078010, C4<0>, C4<0>;
L_0x139f3a0b0 .functor AND 1, L_0x139f3a4a0, L_0x139f3a5c0, C4<1>, C4<1>;
L_0x139f3a1c0 .functor XOR 1, L_0x139f3a4a0, L_0x139f3a5c0, C4<0>, C4<0>;
L_0x139f3a250 .functor AND 1, L_0x139f3a1c0, L_0x140078010, C4<1>, C4<1>;
L_0x139f3a3b0 .functor OR 1, L_0x139f3a0b0, L_0x139f3a250, C4<0>, C4<0>;
v0x139f063d0_0 .net *"_ivl_0", 0 0, L_0x139f37d30;  1 drivers
v0x139f30600_0 .net *"_ivl_4", 0 0, L_0x139f3a0b0;  1 drivers
v0x139f306b0_0 .net *"_ivl_6", 0 0, L_0x139f3a1c0;  1 drivers
v0x139f30770_0 .net *"_ivl_8", 0 0, L_0x139f3a250;  1 drivers
v0x139f30820_0 .net "a", 0 0, L_0x139f3a4a0;  1 drivers
v0x139f30900_0 .net "b", 0 0, L_0x139f3a5c0;  1 drivers
v0x139f309a0_0 .net "cin", 0 0, L_0x140078010;  1 drivers
v0x139f30a40_0 .net "cout", 0 0, L_0x139f3a3b0;  1 drivers
v0x139f30ae0_0 .net "sum", 0 0, L_0x139f39d80;  1 drivers
S_0x139f30c60 .scope generate, "genblk1[1]" "genblk1[1]" 3 15, 3 15 0, S_0x139f15a20;
 .timescale 0 0;
P_0x139f30e20 .param/l "i" 1 3 15, +C4<01>;
S_0x139f30ea0 .scope module, "f1" "full_adder_cell" 3 16, 3 1 0, S_0x139f30c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x139f363e0 .functor XOR 1, L_0x139f369d0, L_0x139f36af0, C4<0>, C4<0>;
L_0x139f364d0 .functor XOR 1, L_0x139f363e0, L_0x139f36c10, C4<0>, C4<0>;
L_0x139f365c0 .functor AND 1, L_0x139f369d0, L_0x139f36af0, C4<1>, C4<1>;
L_0x139f366f0 .functor XOR 1, L_0x139f369d0, L_0x139f36af0, C4<0>, C4<0>;
L_0x139f36780 .functor AND 1, L_0x139f366f0, L_0x139f36c10, C4<1>, C4<1>;
L_0x139f368e0 .functor OR 1, L_0x139f365c0, L_0x139f36780, C4<0>, C4<0>;
v0x139f310e0_0 .net *"_ivl_0", 0 0, L_0x139f363e0;  1 drivers
v0x139f31190_0 .net *"_ivl_4", 0 0, L_0x139f365c0;  1 drivers
v0x139f31240_0 .net *"_ivl_6", 0 0, L_0x139f366f0;  1 drivers
v0x139f31300_0 .net *"_ivl_8", 0 0, L_0x139f36780;  1 drivers
v0x139f313b0_0 .net "a", 0 0, L_0x139f369d0;  1 drivers
v0x139f31490_0 .net "b", 0 0, L_0x139f36af0;  1 drivers
v0x139f31530_0 .net "cin", 0 0, L_0x139f36c10;  1 drivers
v0x139f315d0_0 .net "cout", 0 0, L_0x139f368e0;  1 drivers
v0x139f31670_0 .net "sum", 0 0, L_0x139f364d0;  1 drivers
S_0x139f317f0 .scope generate, "genblk1[2]" "genblk1[2]" 3 15, 3 15 0, S_0x139f15a20;
 .timescale 0 0;
P_0x139f319b0 .param/l "i" 1 3 15, +C4<010>;
S_0x139f31a30 .scope module, "f1" "full_adder_cell" 3 16, 3 1 0, S_0x139f317f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x139f36cb0 .functor XOR 1, L_0x139f37240, L_0x139f37360, C4<0>, C4<0>;
L_0x139f36d40 .functor XOR 1, L_0x139f36cb0, L_0x139f37480, C4<0>, C4<0>;
L_0x139f36e30 .functor AND 1, L_0x139f37240, L_0x139f37360, C4<1>, C4<1>;
L_0x139f36f60 .functor XOR 1, L_0x139f37240, L_0x139f37360, C4<0>, C4<0>;
L_0x139f36ff0 .functor AND 1, L_0x139f36f60, L_0x139f37480, C4<1>, C4<1>;
L_0x139f37150 .functor OR 1, L_0x139f36e30, L_0x139f36ff0, C4<0>, C4<0>;
v0x139f31c70_0 .net *"_ivl_0", 0 0, L_0x139f36cb0;  1 drivers
v0x139f31d30_0 .net *"_ivl_4", 0 0, L_0x139f36e30;  1 drivers
v0x139f31de0_0 .net *"_ivl_6", 0 0, L_0x139f36f60;  1 drivers
v0x139f31ea0_0 .net *"_ivl_8", 0 0, L_0x139f36ff0;  1 drivers
v0x139f31f50_0 .net "a", 0 0, L_0x139f37240;  1 drivers
v0x139f32030_0 .net "b", 0 0, L_0x139f37360;  1 drivers
v0x139f320d0_0 .net "cin", 0 0, L_0x139f37480;  1 drivers
v0x139f32170_0 .net "cout", 0 0, L_0x139f37150;  1 drivers
v0x139f32210_0 .net "sum", 0 0, L_0x139f36d40;  1 drivers
S_0x139f32390 .scope generate, "genblk1[3]" "genblk1[3]" 3 15, 3 15 0, S_0x139f15a20;
 .timescale 0 0;
P_0x139f32550 .param/l "i" 1 3 15, +C4<011>;
S_0x139f325d0 .scope module, "f1" "full_adder_cell" 3 16, 3 1 0, S_0x139f32390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x139f37520 .functor XOR 1, L_0x139f37a70, L_0x139f37c10, C4<0>, C4<0>;
L_0x139f37590 .functor XOR 1, L_0x139f37520, L_0x139f376f0, C4<0>, C4<0>;
L_0x139f37660 .functor AND 1, L_0x139f37a70, L_0x139f37c10, C4<1>, C4<1>;
L_0x139f37790 .functor XOR 1, L_0x139f37a70, L_0x139f37c10, C4<0>, C4<0>;
L_0x139f37820 .functor AND 1, L_0x139f37790, L_0x139f376f0, C4<1>, C4<1>;
L_0x139f37980 .functor OR 1, L_0x139f37660, L_0x139f37820, C4<0>, C4<0>;
v0x139f32810_0 .net *"_ivl_0", 0 0, L_0x139f37520;  1 drivers
v0x139f328c0_0 .net *"_ivl_4", 0 0, L_0x139f37660;  1 drivers
v0x139f32970_0 .net *"_ivl_6", 0 0, L_0x139f37790;  1 drivers
v0x139f32a30_0 .net *"_ivl_8", 0 0, L_0x139f37820;  1 drivers
v0x139f32ae0_0 .net "a", 0 0, L_0x139f37a70;  1 drivers
v0x139f32bc0_0 .net "b", 0 0, L_0x139f37c10;  1 drivers
v0x139f32c60_0 .net "cin", 0 0, L_0x139f376f0;  1 drivers
v0x139f32d00_0 .net "cout", 0 0, L_0x139f37980;  1 drivers
v0x139f32da0_0 .net "sum", 0 0, L_0x139f37590;  1 drivers
S_0x139f32f20 .scope generate, "genblk1[4]" "genblk1[4]" 3 15, 3 15 0, S_0x139f15a20;
 .timescale 0 0;
P_0x139f33120 .param/l "i" 1 3 15, +C4<0100>;
S_0x139f331a0 .scope module, "f1" "full_adder_cell" 3 16, 3 1 0, S_0x139f32f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x139f37db0 .functor XOR 1, L_0x139f382f0, L_0x139f38410, C4<0>, C4<0>;
L_0x139f37e20 .functor XOR 1, L_0x139f37db0, L_0x139f38530, C4<0>, C4<0>;
L_0x139f37f10 .functor AND 1, L_0x139f382f0, L_0x139f38410, C4<1>, C4<1>;
L_0x139f38040 .functor XOR 1, L_0x139f382f0, L_0x139f38410, C4<0>, C4<0>;
L_0x139f380d0 .functor AND 1, L_0x139f38040, L_0x139f38530, C4<1>, C4<1>;
L_0x139f38200 .functor OR 1, L_0x139f37f10, L_0x139f380d0, C4<0>, C4<0>;
v0x139f333e0_0 .net *"_ivl_0", 0 0, L_0x139f37db0;  1 drivers
v0x139f33470_0 .net *"_ivl_4", 0 0, L_0x139f37f10;  1 drivers
v0x139f33520_0 .net *"_ivl_6", 0 0, L_0x139f38040;  1 drivers
v0x139f335e0_0 .net *"_ivl_8", 0 0, L_0x139f380d0;  1 drivers
v0x139f33690_0 .net "a", 0 0, L_0x139f382f0;  1 drivers
v0x139f33770_0 .net "b", 0 0, L_0x139f38410;  1 drivers
v0x139f33810_0 .net "cin", 0 0, L_0x139f38530;  1 drivers
v0x139f338b0_0 .net "cout", 0 0, L_0x139f38200;  1 drivers
v0x139f33950_0 .net "sum", 0 0, L_0x139f37e20;  1 drivers
S_0x139f33ad0 .scope generate, "genblk1[5]" "genblk1[5]" 3 15, 3 15 0, S_0x139f15a20;
 .timescale 0 0;
P_0x139f33c90 .param/l "i" 1 3 15, +C4<0101>;
S_0x139f33d10 .scope module, "f1" "full_adder_cell" 3 16, 3 1 0, S_0x139f33ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x139f38650 .functor XOR 1, L_0x139f38b60, L_0x139f38cf0, C4<0>, C4<0>;
L_0x139f386c0 .functor XOR 1, L_0x139f38650, L_0x139f38e10, C4<0>, C4<0>;
L_0x139f38770 .functor AND 1, L_0x139f38b60, L_0x139f38cf0, C4<1>, C4<1>;
L_0x139f38880 .functor XOR 1, L_0x139f38b60, L_0x139f38cf0, C4<0>, C4<0>;
L_0x139f38910 .functor AND 1, L_0x139f38880, L_0x139f38e10, C4<1>, C4<1>;
L_0x139f38a70 .functor OR 1, L_0x139f38770, L_0x139f38910, C4<0>, C4<0>;
v0x139f33f50_0 .net *"_ivl_0", 0 0, L_0x139f38650;  1 drivers
v0x139f34000_0 .net *"_ivl_4", 0 0, L_0x139f38770;  1 drivers
v0x139f340b0_0 .net *"_ivl_6", 0 0, L_0x139f38880;  1 drivers
v0x139f34170_0 .net *"_ivl_8", 0 0, L_0x139f38910;  1 drivers
v0x139f34220_0 .net "a", 0 0, L_0x139f38b60;  1 drivers
v0x139f34300_0 .net "b", 0 0, L_0x139f38cf0;  1 drivers
v0x139f343a0_0 .net "cin", 0 0, L_0x139f38e10;  1 drivers
v0x139f34440_0 .net "cout", 0 0, L_0x139f38a70;  1 drivers
v0x139f344e0_0 .net "sum", 0 0, L_0x139f386c0;  1 drivers
S_0x139f34660 .scope generate, "genblk1[6]" "genblk1[6]" 3 15, 3 15 0, S_0x139f15a20;
 .timescale 0 0;
P_0x139f34820 .param/l "i" 1 3 15, +C4<0110>;
S_0x139f348a0 .scope module, "f1" "full_adder_cell" 3 16, 3 1 0, S_0x139f34660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x139f38c80 .functor XOR 1, L_0x139f39380, L_0x139f394a0, C4<0>, C4<0>;
L_0x139f387e0 .functor XOR 1, L_0x139f38c80, L_0x139f39000, C4<0>, C4<0>;
L_0x139f38f70 .functor AND 1, L_0x139f39380, L_0x139f394a0, C4<1>, C4<1>;
L_0x139f390a0 .functor XOR 1, L_0x139f39380, L_0x139f394a0, C4<0>, C4<0>;
L_0x139f39130 .functor AND 1, L_0x139f390a0, L_0x139f39000, C4<1>, C4<1>;
L_0x139f39290 .functor OR 1, L_0x139f38f70, L_0x139f39130, C4<0>, C4<0>;
v0x139f34ae0_0 .net *"_ivl_0", 0 0, L_0x139f38c80;  1 drivers
v0x139f34b90_0 .net *"_ivl_4", 0 0, L_0x139f38f70;  1 drivers
v0x139f34c40_0 .net *"_ivl_6", 0 0, L_0x139f390a0;  1 drivers
v0x139f34d00_0 .net *"_ivl_8", 0 0, L_0x139f39130;  1 drivers
v0x139f34db0_0 .net "a", 0 0, L_0x139f39380;  1 drivers
v0x139f34e90_0 .net "b", 0 0, L_0x139f394a0;  1 drivers
v0x139f34f30_0 .net "cin", 0 0, L_0x139f39000;  1 drivers
v0x139f34fd0_0 .net "cout", 0 0, L_0x139f39290;  1 drivers
v0x139f35070_0 .net "sum", 0 0, L_0x139f387e0;  1 drivers
S_0x139f351f0 .scope generate, "genblk1[7]" "genblk1[7]" 3 15, 3 15 0, S_0x139f15a20;
 .timescale 0 0;
P_0x139f353b0 .param/l "i" 1 3 15, +C4<0111>;
S_0x139f35430 .scope module, "f1" "full_adder_cell" 3 16, 3 1 0, S_0x139f351f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x139f39650 .functor XOR 1, L_0x139f39b60, L_0x139f39e20, C4<0>, C4<0>;
L_0x139f396c0 .functor XOR 1, L_0x139f39650, L_0x139f397e0, C4<0>, C4<0>;
L_0x139f39770 .functor AND 1, L_0x139f39b60, L_0x139f39e20, C4<1>, C4<1>;
L_0x139f39880 .functor XOR 1, L_0x139f39b60, L_0x139f39e20, C4<0>, C4<0>;
L_0x139f39910 .functor AND 1, L_0x139f39880, L_0x139f397e0, C4<1>, C4<1>;
L_0x139f39a70 .functor OR 1, L_0x139f39770, L_0x139f39910, C4<0>, C4<0>;
v0x139f35670_0 .net *"_ivl_0", 0 0, L_0x139f39650;  1 drivers
v0x139f35720_0 .net *"_ivl_4", 0 0, L_0x139f39770;  1 drivers
v0x139f357d0_0 .net *"_ivl_6", 0 0, L_0x139f39880;  1 drivers
v0x139f35890_0 .net *"_ivl_8", 0 0, L_0x139f39910;  1 drivers
v0x139f35940_0 .net "a", 0 0, L_0x139f39b60;  1 drivers
v0x139f35a20_0 .net "b", 0 0, L_0x139f39e20;  1 drivers
v0x139f35ac0_0 .net "cin", 0 0, L_0x139f397e0;  1 drivers
v0x139f35b60_0 .net "cout", 0 0, L_0x139f39a70;  1 drivers
v0x139f35c00_0 .net "sum", 0 0, L_0x139f396c0;  1 drivers
    .scope S_0x139f156d0;
T_0 ;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x139f361b0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x139f36260_0, 0, 8;
    %delay 1, 0;
    %vpi_call 2 24 "$monitor", "Input1: %d, Input2: %d , Output: %d, Carry Out:%b", v0x139f361b0_0, v0x139f36260_0, v0x139f36330_0, v0x139f36110_0 {0 0 0};
    %delay 100, 0;
    %vpi_call 2 27 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "adder_tb.v";
    "./adder.v";
