vendor_name = ModelSim
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Clock_divider.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Controller.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_TX.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.qip
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_FIFO_wizard.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Testbenchas.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Uni_Projektas.sdc
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_RX.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_Controller.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/State_manager.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Setup_manager.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Read_adc_manager.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Write_out_mram_manager.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_pll.qip
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_pll.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Buffer.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/Corr_Main.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Testbench.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/UART_Testbench.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/MRAM_Testbench.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/CORR_Testbench.vhd
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/Uni_Projektas.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/scfifo_ka21.tdf
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_dpfifo_rg21.tdf
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/a_fefifo_76e.tdf
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/cntr_pj7.tdf
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/dpram_st01.tdf
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_0sj1.tdf
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/cntr_djb.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_22m.tdf
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_2a81.tdf
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/cntr_cmf.tdf
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/cmpr_9cc.tdf
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_d0m.tdf
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_i681.tdf
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/cntr_kkf.tdf
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/cmpr_6cc.tdf
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/shift_taps_o1m.tdf
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/altsyncram_6981.tdf
source_file = 1, C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/db/cntr_ikf.tdf
design_name = UNI_Projektas
instance = comp, \this_write_out_mram_manager|getting_data\, this_write_out_mram_manager|getting_data, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|altsyncram2|ram_block3a0, UNI_Projektas, 1
instance = comp, \adc_spi|Add0~0\, adc_spi|Add0~0, UNI_Projektas, 1
instance = comp, \adc_spi|Add0~4\, adc_spi|Add0~4, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|MRAM_READ_DATA\, this_write_out_mram_manager|MRAM_READ_DATA, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter[0]\, this_read_adc_manager|address_counter[0], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter[4]\, this_read_adc_manager|address_counter[4], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter[5]\, this_read_adc_manager|address_counter[5], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter[6]\, this_read_adc_manager|address_counter[6], UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add19~8\, Corr_Main_1|Add19~8, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add19~10\, Corr_Main_1|Add19~10, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add19~12\, Corr_Main_1|Add19~12, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add19~14\, Corr_Main_1|Add19~14, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add19~22\, Corr_Main_1|Add19~22, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add19~38\, Corr_Main_1|Add19~38, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add19~52\, Corr_Main_1|Add19~52, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add19~54\, Corr_Main_1|Add19~54, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add19~56\, Corr_Main_1|Add19~56, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add19~58\, Corr_Main_1|Add19~58, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add19~60\, Corr_Main_1|Add19~60, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add19~62\, Corr_Main_1|Add19~62, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|read_counter[0]\, this_read_adc_manager|read_counter[0], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Add0~6\, UART_Controller_1|uart_tx_1|Add0~6, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Add0~8\, UART_Controller_1|uart_tx_1|Add0~8, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Add0~10\, UART_Controller_1|uart_tx_1|Add0~10, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Add0~12\, UART_Controller_1|uart_tx_1|Add0~12, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Add0~14\, UART_Controller_1|uart_tx_1|Add0~14, UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~2\, this_state_manager|Add0~2, UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~4\, this_state_manager|Add0~4, UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~6\, this_state_manager|Add0~6, UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~12\, this_state_manager|Add0~12, UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~14\, this_state_manager|Add0~14, UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~16\, this_state_manager|Add0~16, UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~18\, this_state_manager|Add0~18, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[3]\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[3], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter[0]~7\, this_read_adc_manager|address_counter[0]~7, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter[3]~15\, this_read_adc_manager|address_counter[3]~15, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter[4]~17\, this_read_adc_manager|address_counter[4]~17, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter[5]~19\, this_read_adc_manager|address_counter[5]~19, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter[6]~21\, this_read_adc_manager|address_counter[6]~21, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add2~2\, Corr_Main_1|Add2~2, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add2~4\, Corr_Main_1|Add2~4, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add2~6\, Corr_Main_1|Add2~6, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add2~10\, Corr_Main_1|Add2~10, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~0\, Corr_Main_1|Add3~0, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~2\, Corr_Main_1|Add3~2, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~4\, Corr_Main_1|Add3~4, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~6\, Corr_Main_1|Add3~6, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~8\, Corr_Main_1|Add3~8, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~10\, Corr_Main_1|Add3~10, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~12\, Corr_Main_1|Add7~12, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add13~2\, Corr_Main_1|Add13~2, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add13~6\, Corr_Main_1|Add13~6, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add13~8\, Corr_Main_1|Add13~8, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~4\, Corr_Main_1|Add4~4, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~6\, Corr_Main_1|Add4~6, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~12\, Corr_Main_1|Add4~12, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~6\, Corr_Main_1|Add5~6, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~12\, Corr_Main_1|Add5~12, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add8~0\, Corr_Main_1|Add8~0, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add8~2\, Corr_Main_1|Add8~2, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add8~4\, Corr_Main_1|Add8~4, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add8~8\, Corr_Main_1|Add8~8, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add8~10\, Corr_Main_1|Add8~10, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add16~0\, Corr_Main_1|Add16~0, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add16~4\, Corr_Main_1|Add16~4, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add16~10\, Corr_Main_1|Add16~10, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add16~12\, Corr_Main_1|Add16~12, UNI_Projektas, 1
instance = comp, \Corr_Main_1|vacc52[1]~2\, Corr_Main_1|vacc52[1]~2, UNI_Projektas, 1
instance = comp, \Corr_Main_1|vacc52[3]~6\, Corr_Main_1|vacc52[3]~6, UNI_Projektas, 1
instance = comp, \Corr_Main_1|vacc52[4]~8\, Corr_Main_1|vacc52[4]~8, UNI_Projektas, 1
instance = comp, \Corr_Main_1|vacc52[5]~10\, Corr_Main_1|vacc52[5]~10, UNI_Projektas, 1
instance = comp, \Corr_Main_1|vacc52[6]~12\, Corr_Main_1|vacc52[6]~12, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add0~8\, Corr_Main_1|Add0~8, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add1~0\, Corr_Main_1|Add1~0, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add1~2\, Corr_Main_1|Add1~2, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add1~6\, Corr_Main_1|Add1~6, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add1~12\, Corr_Main_1|Add1~12, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add9~4\, Corr_Main_1|Add9~4, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add9~8\, Corr_Main_1|Add9~8, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add9~10\, Corr_Main_1|Add9~10, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add9~12\, Corr_Main_1|Add9~12, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add12~2\, Corr_Main_1|Add12~2, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add12~4\, Corr_Main_1|Add12~4, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add12~6\, Corr_Main_1|Add12~6, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add12~8\, Corr_Main_1|Add12~8, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add11~0\, Corr_Main_1|Add11~0, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add11~10\, Corr_Main_1|Add11~10, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add11~12\, Corr_Main_1|Add11~12, UNI_Projektas, 1
instance = comp, \Corr_Main_1|vacc4[0][0]~0\, Corr_Main_1|vacc4[0][0]~0, UNI_Projektas, 1
instance = comp, \Corr_Main_1|vacc4[0][2]~4\, Corr_Main_1|vacc4[0][2]~4, UNI_Projektas, 1
instance = comp, \Corr_Main_1|MRAM_DATA_OUT[2]~4\, Corr_Main_1|MRAM_DATA_OUT[2]~4, UNI_Projektas, 1
instance = comp, \Corr_Main_1|MRAM_DATA_OUT[3]~6\, Corr_Main_1|MRAM_DATA_OUT[3]~6, UNI_Projektas, 1
instance = comp, \Corr_Main_1|MRAM_DATA_OUT[4]~8\, Corr_Main_1|MRAM_DATA_OUT[4]~8, UNI_Projektas, 1
instance = comp, \Corr_Main_1|MRAM_DATA_OUT[5]~10\, Corr_Main_1|MRAM_DATA_OUT[5]~10, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~14\, Corr_Main_1|Add3~14, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add13~14\, Corr_Main_1|Add13~14, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~14\, Corr_Main_1|Add5~14, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add9~14\, Corr_Main_1|Add9~14, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add12~14\, Corr_Main_1|Add12~14, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add11~14\, Corr_Main_1|Add11~14, UNI_Projektas, 1
instance = comp, \Corr_Main_1|vacc4[0][7]~14\, Corr_Main_1|vacc4[0][7]~14, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~16\, Corr_Main_1|Add3~16, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~16\, Corr_Main_1|Add4~16, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~16\, Corr_Main_1|Add5~16, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add16~16\, Corr_Main_1|Add16~16, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add0~16\, Corr_Main_1|Add0~16, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add9~16\, Corr_Main_1|Add9~16, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add11~16\, Corr_Main_1|Add11~16, UNI_Projektas, 1
instance = comp, \Corr_Main_1|vacc4[0][8]~16\, Corr_Main_1|vacc4[0][8]~16, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~18\, Corr_Main_1|Add3~18, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add13~18\, Corr_Main_1|Add13~18, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add0~18\, Corr_Main_1|Add0~18, UNI_Projektas, 1
instance = comp, \Corr_Main_1|vacc4[0][9]~18\, Corr_Main_1|vacc4[0][9]~18, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~20\, Corr_Main_1|Add3~20, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add13~20\, Corr_Main_1|Add13~20, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add16~20\, Corr_Main_1|Add16~20, UNI_Projektas, 1
instance = comp, \Corr_Main_1|vacc52[10]~20\, Corr_Main_1|vacc52[10]~20, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add13~22\, Corr_Main_1|Add13~22, UNI_Projektas, 1
instance = comp, \Corr_Main_1|vacc52[11]~22\, Corr_Main_1|vacc52[11]~22, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add12~22\, Corr_Main_1|Add12~22, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add13~24\, Corr_Main_1|Add13~24, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add12~24\, Corr_Main_1|Add12~24, UNI_Projektas, 1
instance = comp, \Corr_Main_1|corr_value[12]~0\, Corr_Main_1|corr_value[12]~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita4\, Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita4, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita4~0\, Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita4~0, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|diff_rtl_0|auto_generated|cntr1|add_sub5_result_int[0]~0\, Corr_Main_1|buff|diff_rtl_0|auto_generated|cntr1|add_sub5_result_int[0]~0, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|diff_rtl_0|auto_generated|cntr1|add_sub5_result_int[1]~2\, Corr_Main_1|buff|diff_rtl_0|auto_generated|cntr1|add_sub5_result_int[1]~2, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|data_send[0]\, UART_Controller_1|uart_tx_1|data_send[0], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|data_send[3]\, UART_Controller_1|uart_tx_1|data_send[3], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|data_send[4]\, UART_Controller_1|uart_tx_1|data_send[4], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|data_send[7]\, UART_Controller_1|uart_tx_1|data_send[7], UNI_Projektas, 1
instance = comp, \adc_spi|clk_counter[4]\, adc_spi|clk_counter[4], UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector1~0\, this_mram_controller|Selector1~0, UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt[31]\, Corr_Main_1|cnt[31], UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt[30]\, Corr_Main_1|cnt[30], UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt[29]\, Corr_Main_1|cnt[29], UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt[28]\, Corr_Main_1|cnt[28], UNI_Projektas, 1
instance = comp, \Corr_Main_1|Equal0~0\, Corr_Main_1|Equal0~0, UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt[27]\, Corr_Main_1|cnt[27], UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt[19]\, Corr_Main_1|cnt[19], UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt[11]\, Corr_Main_1|cnt[11], UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt[6]\, Corr_Main_1|cnt[6], UNI_Projektas, 1
instance = comp, \Corr_Main_1|Equal0~8\, Corr_Main_1|Equal0~8, UNI_Projektas, 1
instance = comp, \this_mram_controller|Mux3~0\, this_mram_controller|Mux3~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector0~1\, this_mram_controller|Selector0~1, UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector2~0\, this_mram_controller|Selector2~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|counter[7]\, UART_Controller_1|uart_tx_1|counter[7], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector15~0\, UART_Controller_1|uart_tx_1|Selector15~0, UNI_Projektas, 1
instance = comp, \adc_spi|Add1~2\, adc_spi|Add1~2, UNI_Projektas, 1
instance = comp, \adc_spi|Selector5~0\, adc_spi|Selector5~0, UNI_Projektas, 1
instance = comp, \adc_spi|Add1~3\, adc_spi|Add1~3, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[1]\, this_state_manager|counter[1], UNI_Projektas, 1
instance = comp, \this_state_manager|counter[9]\, this_state_manager|counter[9], UNI_Projektas, 1
instance = comp, \this_state_manager|counter[8]\, this_state_manager|counter[8], UNI_Projektas, 1
instance = comp, \this_mram_controller|curr_state~5\, this_mram_controller|curr_state~5, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|getting_data~0\, this_write_out_mram_manager|getting_data~0, UNI_Projektas, 1
instance = comp, \this_state_manager|Selector12~1\, this_state_manager|Selector12~1, UNI_Projektas, 1
instance = comp, \this_state_manager|process_1~3\, this_state_manager|process_1~3, UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt~3\, Corr_Main_1|cnt~3, UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt~4\, Corr_Main_1|cnt~4, UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt~5\, Corr_Main_1|cnt~5, UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt~6\, Corr_Main_1|cnt~6, UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt~7\, Corr_Main_1|cnt~7, UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt~15\, Corr_Main_1|cnt~15, UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt~23\, Corr_Main_1|cnt~23, UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt~28\, Corr_Main_1|cnt~28, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|curr_state.stop\, UART_Controller_1|uart_tx_1|curr_state.stop, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector5~0\, UART_Controller_1|uart_tx_1|Selector5~0, UNI_Projektas, 1
instance = comp, \this_state_manager|Selector0~0\, this_state_manager|Selector0~0, UNI_Projektas, 1
instance = comp, \this_state_manager|Selector1~0\, this_state_manager|Selector1~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|read_counter~0\, this_read_adc_manager|read_counter~0, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|read_counter~2\, this_read_adc_manager|read_counter~2, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~1, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector4~1\, UART_Controller_1|uart_tx_1|Selector4~1, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_5[49]\, Corr_Main_1|buff|buffer_5[49], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_4[49]\, Corr_Main_1|buff|buffer_4[49], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_2[49]\, Corr_Main_1|buff|buffer_2[49], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_7[49]\, Corr_Main_1|buff|buffer_7[49], UNI_Projektas, 1
instance = comp, \Corr_Main_1|process_1~0\, Corr_Main_1|process_1~0, UNI_Projektas, 1
instance = comp, \Corr_Main_1|process_1~2\, Corr_Main_1|process_1~2, UNI_Projektas, 1
instance = comp, \adc_spi|Selector18~0\, adc_spi|Selector18~0, UNI_Projektas, 1
instance = comp, \adc_spi|curr_state.idle~clkctrl\, adc_spi|curr_state.idle~clkctrl, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|data_send[3]~feeder\, UART_Controller_1|uart_tx_1|data_send[3]~feeder, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|data_send[4]~feeder\, UART_Controller_1|uart_tx_1|data_send[4]~feeder, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|data_send[7]~feeder\, UART_Controller_1|uart_tx_1|data_send[7]~feeder, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|MRAM_READ_DATA~feeder\, this_write_out_mram_manager|MRAM_READ_DATA~feeder, UNI_Projektas, 1
instance = comp, \MRAM_D[0]~I\, MRAM_D[0], UNI_Projektas, 1
instance = comp, \MRAM_D[1]~I\, MRAM_D[1], UNI_Projektas, 1
instance = comp, \MRAM_D[2]~I\, MRAM_D[2], UNI_Projektas, 1
instance = comp, \MRAM_D[3]~I\, MRAM_D[3], UNI_Projektas, 1
instance = comp, \MRAM_D[4]~I\, MRAM_D[4], UNI_Projektas, 1
instance = comp, \MRAM_D[5]~I\, MRAM_D[5], UNI_Projektas, 1
instance = comp, \MRAM_D[6]~I\, MRAM_D[6], UNI_Projektas, 1
instance = comp, \MRAM_D[7]~I\, MRAM_D[7], UNI_Projektas, 1
instance = comp, \MRAM_D[8]~I\, MRAM_D[8], UNI_Projektas, 1
instance = comp, \MRAM_D[9]~I\, MRAM_D[9], UNI_Projektas, 1
instance = comp, \MRAM_D[10]~I\, MRAM_D[10], UNI_Projektas, 1
instance = comp, \MRAM_D[11]~I\, MRAM_D[11], UNI_Projektas, 1
instance = comp, \MRAM_D[12]~I\, MRAM_D[12], UNI_Projektas, 1
instance = comp, \MRAM_D[13]~I\, MRAM_D[13], UNI_Projektas, 1
instance = comp, \CLK~I\, CLK, UNI_Projektas, 1
instance = comp, \pl|altpll_component|pll\, pl|altpll_component|pll, UNI_Projektas, 1
instance = comp, \pl|altpll_component|_clk0~clkctrl\, pl|altpll_component|_clk0~clkctrl, UNI_Projektas, 1
instance = comp, \this_setup_manager|spi_command_index[1]~0\, this_setup_manager|spi_command_index[1]~0, UNI_Projektas, 1
instance = comp, \this_setup_manager|spi_command_index[1]\, this_setup_manager|spi_command_index[1], UNI_Projektas, 1
instance = comp, \this_setup_manager|SPI_send_irq~0\, this_setup_manager|SPI_send_irq~0, UNI_Projektas, 1
instance = comp, \this_state_manager|Selector6~0\, this_state_manager|Selector6~0, UNI_Projektas, 1
instance = comp, \this_state_manager|Selector3~0\, this_state_manager|Selector3~0, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[6]\, this_state_manager|counter[6], UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~10\, this_state_manager|Add0~10, UNI_Projektas, 1
instance = comp, \this_state_manager|Selector2~0\, this_state_manager|Selector2~0, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[7]\, this_state_manager|counter[7], UNI_Projektas, 1
instance = comp, \this_state_manager|Equal0~2\, this_state_manager|Equal0~2, UNI_Projektas, 1
instance = comp, \this_state_manager|curr_state.wait_0~0\, this_state_manager|curr_state.wait_0~0, UNI_Projektas, 1
instance = comp, \this_state_manager|curr_state.wait_0\, this_state_manager|curr_state.wait_0, UNI_Projektas, 1
instance = comp, \this_state_manager|Selector7~0\, this_state_manager|Selector7~0, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[2]\, this_state_manager|counter[2], UNI_Projektas, 1
instance = comp, \this_state_manager|Equal1~0\, this_state_manager|Equal1~0, UNI_Projektas, 1
instance = comp, \this_state_manager|Equal1~1\, this_state_manager|Equal1~1, UNI_Projektas, 1
instance = comp, \Corr_Main_1|address_counter[0]~7\, Corr_Main_1|address_counter[0]~7, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|curr_state.transmiting\, UART_Controller_1|curr_state.transmiting, UNI_Projektas, 1
instance = comp, \UART_Controller_1|Selector4~0\, UART_Controller_1|Selector4~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|curr_state.waiting\, UART_Controller_1|curr_state.waiting, UNI_Projektas, 1
instance = comp, \UART_Controller_1|Selector1~0\, UART_Controller_1|Selector1~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|curr_state.idle\, UART_Controller_1|curr_state.idle, UNI_Projektas, 1
instance = comp, \UART_Controller_1|Selector2~0\, UART_Controller_1|Selector2~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|curr_state.reading_fifo\, UART_Controller_1|curr_state.reading_fifo, UNI_Projektas, 1
instance = comp, \UART_Controller_1|fifo_read_req\, UART_Controller_1|fifo_read_req, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|UART_DATA_IRQ~0\, this_write_out_mram_manager|UART_DATA_IRQ~0, UNI_Projektas, 1
instance = comp, \this_state_manager|Selector14~0\, this_state_manager|Selector14~0, UNI_Projektas, 1
instance = comp, \this_state_manager|curr_state.write_out_mram\, this_state_manager|curr_state.write_out_mram, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|UART_DATA_IRQ\, this_write_out_mram_manager|UART_DATA_IRQ, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[2]\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[2], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[1]\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[1], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|_~0\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|_~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[0]\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit1a[0], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty, UNI_Projektas, 1
instance = comp, \this_mram_controller|counter~1\, this_mram_controller|counter~1, UNI_Projektas, 1
instance = comp, \this_mram_controller|counter[0]\, this_mram_controller|counter[0], UNI_Projektas, 1
instance = comp, \this_mram_controller|counter~0\, this_mram_controller|counter~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|counter[1]\, this_mram_controller|counter[1], UNI_Projektas, 1
instance = comp, \this_mram_controller|Add0~0\, this_mram_controller|Add0~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|counter[2]\, this_mram_controller|counter[2], UNI_Projektas, 1
instance = comp, \this_mram_controller|Add0~1\, this_mram_controller|Add0~1, UNI_Projektas, 1
instance = comp, \this_mram_controller|counter[3]\, this_mram_controller|counter[3], UNI_Projektas, 1
instance = comp, \this_mram_controller|Mux5~0\, this_mram_controller|Mux5~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|curr_state~8\, this_mram_controller|curr_state~8, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add19~0\, Corr_Main_1|Add19~0, UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt~0\, Corr_Main_1|cnt~0, UNI_Projektas, 1
instance = comp, \ADC_DCLKA~I\, ADC_DCLKA, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|last_state~0\, this_read_adc_manager|last_state~0, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|last_state\, this_read_adc_manager|last_state, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|read_counter~3\, this_read_adc_manager|read_counter~3, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|read_counter[1]\, this_read_adc_manager|read_counter[1], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|read_counter~1\, this_read_adc_manager|read_counter~1, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|read_counter[2]\, this_read_adc_manager|read_counter[2], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|Equal1~0\, this_read_adc_manager|Equal1~0, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|process_0~0\, this_read_adc_manager|process_0~0, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|ADC_BIT_VALID~0\, this_read_adc_manager|ADC_BIT_VALID~0, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|ADC_BIT_VALID\, this_read_adc_manager|ADC_BIT_VALID, UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt[0]\, Corr_Main_1|cnt[0], UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add19~2\, Corr_Main_1|Add19~2, UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt~27\, Corr_Main_1|cnt~27, UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt[7]\, Corr_Main_1|cnt[7], UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt~29\, Corr_Main_1|cnt~29, UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt[5]\, Corr_Main_1|cnt[5], UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add19~4\, Corr_Main_1|Add19~4, UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt~32\, Corr_Main_1|cnt~32, UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt[2]\, Corr_Main_1|cnt[2], UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add19~6\, Corr_Main_1|Add19~6, UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt~31\, Corr_Main_1|cnt~31, UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt[3]\, Corr_Main_1|cnt[3], UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add19~16\, Corr_Main_1|Add19~16, UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt~26\, Corr_Main_1|cnt~26, UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt[8]\, Corr_Main_1|cnt[8], UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add19~18\, Corr_Main_1|Add19~18, UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt~25\, Corr_Main_1|cnt~25, UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt[9]\, Corr_Main_1|cnt[9], UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add19~20\, Corr_Main_1|Add19~20, UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt~24\, Corr_Main_1|cnt~24, UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt[10]\, Corr_Main_1|cnt[10], UNI_Projektas, 1
instance = comp, \Corr_Main_1|Equal0~6\, Corr_Main_1|Equal0~6, UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt~30\, Corr_Main_1|cnt~30, UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt[4]\, Corr_Main_1|cnt[4], UNI_Projektas, 1
instance = comp, \Corr_Main_1|Equal0~7\, Corr_Main_1|Equal0~7, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add19~24\, Corr_Main_1|Add19~24, UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt~22\, Corr_Main_1|cnt~22, UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt[12]\, Corr_Main_1|cnt[12], UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add19~26\, Corr_Main_1|Add19~26, UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt~21\, Corr_Main_1|cnt~21, UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt[13]\, Corr_Main_1|cnt[13], UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add19~28\, Corr_Main_1|Add19~28, UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt~20\, Corr_Main_1|cnt~20, UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt[14]\, Corr_Main_1|cnt[14], UNI_Projektas, 1
instance = comp, \Corr_Main_1|Equal0~5\, Corr_Main_1|Equal0~5, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Equal0~9\, Corr_Main_1|Equal0~9, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add19~30\, Corr_Main_1|Add19~30, UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt~19\, Corr_Main_1|cnt~19, UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt[15]\, Corr_Main_1|cnt[15], UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add19~32\, Corr_Main_1|Add19~32, UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt~18\, Corr_Main_1|cnt~18, UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt[16]\, Corr_Main_1|cnt[16], UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add19~34\, Corr_Main_1|Add19~34, UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt~17\, Corr_Main_1|cnt~17, UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt[17]\, Corr_Main_1|cnt[17], UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add19~36\, Corr_Main_1|Add19~36, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add19~40\, Corr_Main_1|Add19~40, UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt~14\, Corr_Main_1|cnt~14, UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt[20]\, Corr_Main_1|cnt[20], UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add19~42\, Corr_Main_1|Add19~42, UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt~13\, Corr_Main_1|cnt~13, UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt[21]\, Corr_Main_1|cnt[21], UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add19~44\, Corr_Main_1|Add19~44, UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt~12\, Corr_Main_1|cnt~12, UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt[22]\, Corr_Main_1|cnt[22], UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add19~46\, Corr_Main_1|Add19~46, UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt~11\, Corr_Main_1|cnt~11, UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt[23]\, Corr_Main_1|cnt[23], UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add19~48\, Corr_Main_1|Add19~48, UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt~10\, Corr_Main_1|cnt~10, UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt[24]\, Corr_Main_1|cnt[24], UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add19~50\, Corr_Main_1|Add19~50, UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt~9\, Corr_Main_1|cnt~9, UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt[25]\, Corr_Main_1|cnt[25], UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt~8\, Corr_Main_1|cnt~8, UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt[26]\, Corr_Main_1|cnt[26], UNI_Projektas, 1
instance = comp, \Corr_Main_1|Equal0~1\, Corr_Main_1|Equal0~1, UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt~16\, Corr_Main_1|cnt~16, UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt[18]\, Corr_Main_1|cnt[18], UNI_Projektas, 1
instance = comp, \Corr_Main_1|Equal0~3\, Corr_Main_1|Equal0~3, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Equal0~2\, Corr_Main_1|Equal0~2, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Equal0~4\, Corr_Main_1|Equal0~4, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Equal0~10\, Corr_Main_1|Equal0~10, UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt~1\, Corr_Main_1|cnt~1, UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt~2\, Corr_Main_1|cnt~2, UNI_Projektas, 1
instance = comp, \Corr_Main_1|cnt[1]\, Corr_Main_1|cnt[1], UNI_Projektas, 1
instance = comp, \Corr_Main_1|address_counter~22\, Corr_Main_1|address_counter~22, UNI_Projektas, 1
instance = comp, \Corr_Main_1|MRAM_WRITE_DATA\, Corr_Main_1|MRAM_WRITE_DATA, UNI_Projektas, 1
instance = comp, \this_mram_controller|curr_state.writing\, this_mram_controller|curr_state.writing, UNI_Projektas, 1
instance = comp, \this_mram_controller|curr_state~6\, this_mram_controller|curr_state~6, UNI_Projektas, 1
instance = comp, \this_mram_controller|curr_state~7\, this_mram_controller|curr_state~7, UNI_Projektas, 1
instance = comp, \this_mram_controller|curr_state.reading\, this_mram_controller|curr_state.reading, UNI_Projektas, 1
instance = comp, \this_mram_controller|curr_state~9\, this_mram_controller|curr_state~9, UNI_Projektas, 1
instance = comp, \this_mram_controller|curr_state~10\, this_mram_controller|curr_state~10, UNI_Projektas, 1
instance = comp, \this_mram_controller|curr_state~11\, this_mram_controller|curr_state~11, UNI_Projektas, 1
instance = comp, \this_mram_controller|curr_state.idle\, this_mram_controller|curr_state.idle, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|have_data~0\, this_write_out_mram_manager|have_data~0, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|have_data\, this_write_out_mram_manager|have_data, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|msb~0\, this_write_out_mram_manager|msb~0, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|msb~1\, this_write_out_mram_manager|msb~1, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|msb\, this_write_out_mram_manager|msb, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter[0]~7\, this_write_out_mram_manager|address_counter[0]~7, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter[1]~10\, this_write_out_mram_manager|address_counter[1]~10, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter~9\, this_write_out_mram_manager|address_counter~9, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter[1]\, this_write_out_mram_manager|address_counter[1], UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter[2]~12\, this_write_out_mram_manager|address_counter[2]~12, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter[3]~14\, this_write_out_mram_manager|address_counter[3]~14, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter[3]\, this_write_out_mram_manager|address_counter[3], UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter[0]\, this_write_out_mram_manager|address_counter[0], UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|Equal0~0\, this_write_out_mram_manager|Equal0~0, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter[4]~16\, this_write_out_mram_manager|address_counter[4]~16, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter[4]\, this_write_out_mram_manager|address_counter[4], UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter[5]~18\, this_write_out_mram_manager|address_counter[5]~18, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter[5]\, this_write_out_mram_manager|address_counter[5], UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|Equal0~1\, this_write_out_mram_manager|Equal0~1, UNI_Projektas, 1
instance = comp, \this_state_manager|Selector12~0\, this_state_manager|Selector12~0, UNI_Projektas, 1
instance = comp, \this_state_manager|Selector12~2\, this_state_manager|Selector12~2, UNI_Projektas, 1
instance = comp, \this_state_manager|curr_state.read_adc\, this_state_manager|curr_state.read_adc, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Equal5~0\, Corr_Main_1|Equal5~0, UNI_Projektas, 1
instance = comp, \Corr_Main_1|address_counter~9\, Corr_Main_1|address_counter~9, UNI_Projektas, 1
instance = comp, \Corr_Main_1|address_counter[0]\, Corr_Main_1|address_counter[0], UNI_Projektas, 1
instance = comp, \Corr_Main_1|address_counter[1]~10\, Corr_Main_1|address_counter[1]~10, UNI_Projektas, 1
instance = comp, \Corr_Main_1|address_counter[2]~12\, Corr_Main_1|address_counter[2]~12, UNI_Projektas, 1
instance = comp, \Corr_Main_1|address_counter[2]\, Corr_Main_1|address_counter[2], UNI_Projektas, 1
instance = comp, \Corr_Main_1|address_counter[3]~14\, Corr_Main_1|address_counter[3]~14, UNI_Projektas, 1
instance = comp, \Corr_Main_1|address_counter[3]\, Corr_Main_1|address_counter[3], UNI_Projektas, 1
instance = comp, \this_state_manager|process_1~0\, this_state_manager|process_1~0, UNI_Projektas, 1
instance = comp, \Corr_Main_1|address_counter[4]~16\, Corr_Main_1|address_counter[4]~16, UNI_Projektas, 1
instance = comp, \Corr_Main_1|address_counter[4]\, Corr_Main_1|address_counter[4], UNI_Projektas, 1
instance = comp, \Corr_Main_1|address_counter[5]~18\, Corr_Main_1|address_counter[5]~18, UNI_Projektas, 1
instance = comp, \Corr_Main_1|address_counter[5]\, Corr_Main_1|address_counter[5], UNI_Projektas, 1
instance = comp, \Corr_Main_1|address_counter[6]~20\, Corr_Main_1|address_counter[6]~20, UNI_Projektas, 1
instance = comp, \Corr_Main_1|address_counter[6]\, Corr_Main_1|address_counter[6], UNI_Projektas, 1
instance = comp, \this_state_manager|process_1~1\, this_state_manager|process_1~1, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter[1]~11\, this_read_adc_manager|address_counter[1]~11, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter~9\, this_read_adc_manager|address_counter~9, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter~10\, this_read_adc_manager|address_counter~10, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter[1]\, this_read_adc_manager|address_counter[1], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter[2]~13\, this_read_adc_manager|address_counter[2]~13, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter[2]\, this_read_adc_manager|address_counter[2], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|address_counter[3]\, this_read_adc_manager|address_counter[3], UNI_Projektas, 1
instance = comp, \this_state_manager|process_1~2\, this_state_manager|process_1~2, UNI_Projektas, 1
instance = comp, \this_state_manager|process_1~4\, this_state_manager|process_1~4, UNI_Projektas, 1
instance = comp, \this_state_manager|Selector13~0\, this_state_manager|Selector13~0, UNI_Projektas, 1
instance = comp, \this_state_manager|curr_state.wait_1\, this_state_manager|curr_state.wait_1, UNI_Projektas, 1
instance = comp, \this_state_manager|Selector9~0\, this_state_manager|Selector9~0, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[3]\, this_state_manager|counter[3], UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~0\, this_state_manager|Add0~0, UNI_Projektas, 1
instance = comp, \this_state_manager|Selector9~1\, this_state_manager|Selector9~1, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[0]\, this_state_manager|counter[0], UNI_Projektas, 1
instance = comp, \this_state_manager|Add0~8\, this_state_manager|Add0~8, UNI_Projektas, 1
instance = comp, \this_state_manager|Selector4~0\, this_state_manager|Selector4~0, UNI_Projektas, 1
instance = comp, \this_state_manager|counter[5]\, this_state_manager|counter[5], UNI_Projektas, 1
instance = comp, \this_state_manager|counter[4]\, this_state_manager|counter[4], UNI_Projektas, 1
instance = comp, \this_state_manager|Equal0~0\, this_state_manager|Equal0~0, UNI_Projektas, 1
instance = comp, \this_state_manager|Equal0~1\, this_state_manager|Equal0~1, UNI_Projektas, 1
instance = comp, \this_state_manager|Selector11~0\, this_state_manager|Selector11~0, UNI_Projektas, 1
instance = comp, \this_state_manager|Selector11~1\, this_state_manager|Selector11~1, UNI_Projektas, 1
instance = comp, \this_state_manager|curr_state.setup\, this_state_manager|curr_state.setup, UNI_Projektas, 1
instance = comp, \this_setup_manager|spi_command_index[0]~1\, this_setup_manager|spi_command_index[0]~1, UNI_Projektas, 1
instance = comp, \this_setup_manager|spi_command_index[0]\, this_setup_manager|spi_command_index[0], UNI_Projektas, 1
instance = comp, \this_setup_manager|SPI_send_data[15]\, this_setup_manager|SPI_send_data[15], UNI_Projektas, 1
instance = comp, \adc_spi|Selector1~0\, adc_spi|Selector1~0, UNI_Projektas, 1
instance = comp, \adc_spi|curr_state.latch_data\, adc_spi|curr_state.latch_data, UNI_Projektas, 1
instance = comp, \adc_spi|Selector4~0\, adc_spi|Selector4~0, UNI_Projektas, 1
instance = comp, \adc_spi|Selector4~1\, adc_spi|Selector4~1, UNI_Projektas, 1
instance = comp, \adc_spi|clk_counter[5]\, adc_spi|clk_counter[5], UNI_Projektas, 1
instance = comp, \adc_spi|Add0~10\, adc_spi|Add0~10, UNI_Projektas, 1
instance = comp, \adc_spi|Selector13~0\, adc_spi|Selector13~0, UNI_Projektas, 1
instance = comp, \adc_spi|bits_sent[2]\, adc_spi|bits_sent[2], UNI_Projektas, 1
instance = comp, \adc_spi|Selector15~1\, adc_spi|Selector15~1, UNI_Projektas, 1
instance = comp, \adc_spi|bits_sent[0]\, adc_spi|bits_sent[0], UNI_Projektas, 1
instance = comp, \adc_spi|Add0~2\, adc_spi|Add0~2, UNI_Projektas, 1
instance = comp, \adc_spi|Add0~6\, adc_spi|Add0~6, UNI_Projektas, 1
instance = comp, \adc_spi|Selector12~0\, adc_spi|Selector12~0, UNI_Projektas, 1
instance = comp, \adc_spi|bits_sent[3]\, adc_spi|bits_sent[3], UNI_Projektas, 1
instance = comp, \adc_spi|Add0~8\, adc_spi|Add0~8, UNI_Projektas, 1
instance = comp, \adc_spi|Selector11~0\, adc_spi|Selector11~0, UNI_Projektas, 1
instance = comp, \adc_spi|bits_sent[4]\, adc_spi|bits_sent[4], UNI_Projektas, 1
instance = comp, \adc_spi|Selector2~0\, adc_spi|Selector2~0, UNI_Projektas, 1
instance = comp, \adc_spi|curr_state.running\, adc_spi|curr_state.running, UNI_Projektas, 1
instance = comp, \adc_spi|Selector8~0\, adc_spi|Selector8~0, UNI_Projektas, 1
instance = comp, \adc_spi|Selector9~0\, adc_spi|Selector9~0, UNI_Projektas, 1
instance = comp, \adc_spi|clk_counter[0]\, adc_spi|clk_counter[0], UNI_Projektas, 1
instance = comp, \adc_spi|Selector8~1\, adc_spi|Selector8~1, UNI_Projektas, 1
instance = comp, \adc_spi|clk_counter[1]\, adc_spi|clk_counter[1], UNI_Projektas, 1
instance = comp, \adc_spi|Add1~1\, adc_spi|Add1~1, UNI_Projektas, 1
instance = comp, \adc_spi|Selector6~0\, adc_spi|Selector6~0, UNI_Projektas, 1
instance = comp, \adc_spi|clk_counter[3]\, adc_spi|clk_counter[3], UNI_Projektas, 1
instance = comp, \adc_spi|Add1~0\, adc_spi|Add1~0, UNI_Projektas, 1
instance = comp, \adc_spi|Selector7~0\, adc_spi|Selector7~0, UNI_Projektas, 1
instance = comp, \adc_spi|clk_counter[2]\, adc_spi|clk_counter[2], UNI_Projektas, 1
instance = comp, \adc_spi|Equal1~0\, adc_spi|Equal1~0, UNI_Projektas, 1
instance = comp, \adc_spi|Equal2~0\, adc_spi|Equal2~0, UNI_Projektas, 1
instance = comp, \adc_spi|Selector15~0\, adc_spi|Selector15~0, UNI_Projektas, 1
instance = comp, \adc_spi|Selector14~0\, adc_spi|Selector14~0, UNI_Projektas, 1
instance = comp, \adc_spi|bits_sent[1]\, adc_spi|bits_sent[1], UNI_Projektas, 1
instance = comp, \adc_spi|Equal0~0\, adc_spi|Equal0~0, UNI_Projektas, 1
instance = comp, \adc_spi|Selector3~0\, adc_spi|Selector3~0, UNI_Projektas, 1
instance = comp, \adc_spi|Selector3~1\, adc_spi|Selector3~1, UNI_Projektas, 1
instance = comp, \adc_spi|curr_state.cs_up\, adc_spi|curr_state.cs_up, UNI_Projektas, 1
instance = comp, \adc_spi|sclk~0\, adc_spi|sclk~0, UNI_Projektas, 1
instance = comp, \adc_spi|Selector10~0\, adc_spi|Selector10~0, UNI_Projektas, 1
instance = comp, \adc_spi|sclk\, adc_spi|sclk, UNI_Projektas, 1
instance = comp, \adc_spi|Selector16~2\, adc_spi|Selector16~2, UNI_Projektas, 1
instance = comp, \this_setup_manager|SPI_send_data[10]~feeder\, this_setup_manager|SPI_send_data[10]~feeder, UNI_Projektas, 1
instance = comp, \this_setup_manager|SPI_send_data[10]\, this_setup_manager|SPI_send_data[10], UNI_Projektas, 1
instance = comp, \this_setup_manager|spi_command_index[2]~2\, this_setup_manager|spi_command_index[2]~2, UNI_Projektas, 1
instance = comp, \this_setup_manager|spi_command_index[2]\, this_setup_manager|spi_command_index[2], UNI_Projektas, 1
instance = comp, \this_setup_manager|Mux1~0\, this_setup_manager|Mux1~0, UNI_Projektas, 1
instance = comp, \this_setup_manager|SPI_send_data[0]\, this_setup_manager|SPI_send_data[0], UNI_Projektas, 1
instance = comp, \adc_spi|Selector31~0\, adc_spi|Selector31~0, UNI_Projektas, 1
instance = comp, \adc_spi|Selector16~1\, adc_spi|Selector16~1, UNI_Projektas, 1
instance = comp, \adc_spi|tx_buf[0]\, adc_spi|tx_buf[0], UNI_Projektas, 1
instance = comp, \adc_spi|Selector30~0\, adc_spi|Selector30~0, UNI_Projektas, 1
instance = comp, \adc_spi|tx_buf[1]\, adc_spi|tx_buf[1], UNI_Projektas, 1
instance = comp, \adc_spi|Selector29~0\, adc_spi|Selector29~0, UNI_Projektas, 1
instance = comp, \adc_spi|tx_buf[2]\, adc_spi|tx_buf[2], UNI_Projektas, 1
instance = comp, \this_setup_manager|SPI_send_data[11]\, this_setup_manager|SPI_send_data[11], UNI_Projektas, 1
instance = comp, \adc_spi|Selector28~0\, adc_spi|Selector28~0, UNI_Projektas, 1
instance = comp, \adc_spi|tx_buf[3]\, adc_spi|tx_buf[3], UNI_Projektas, 1
instance = comp, \this_setup_manager|Mux0~0\, this_setup_manager|Mux0~0, UNI_Projektas, 1
instance = comp, \this_setup_manager|SPI_send_data[4]\, this_setup_manager|SPI_send_data[4], UNI_Projektas, 1
instance = comp, \adc_spi|Selector27~0\, adc_spi|Selector27~0, UNI_Projektas, 1
instance = comp, \adc_spi|tx_buf[4]\, adc_spi|tx_buf[4], UNI_Projektas, 1
instance = comp, \adc_spi|Selector26~0\, adc_spi|Selector26~0, UNI_Projektas, 1
instance = comp, \adc_spi|tx_buf[5]\, adc_spi|tx_buf[5], UNI_Projektas, 1
instance = comp, \adc_spi|Selector25~0\, adc_spi|Selector25~0, UNI_Projektas, 1
instance = comp, \adc_spi|tx_buf[6]\, adc_spi|tx_buf[6], UNI_Projektas, 1
instance = comp, \adc_spi|Selector24~0\, adc_spi|Selector24~0, UNI_Projektas, 1
instance = comp, \adc_spi|tx_buf[7]\, adc_spi|tx_buf[7], UNI_Projektas, 1
instance = comp, \adc_spi|Selector23~0\, adc_spi|Selector23~0, UNI_Projektas, 1
instance = comp, \adc_spi|tx_buf[8]\, adc_spi|tx_buf[8], UNI_Projektas, 1
instance = comp, \adc_spi|Selector22~0\, adc_spi|Selector22~0, UNI_Projektas, 1
instance = comp, \adc_spi|tx_buf[9]\, adc_spi|tx_buf[9], UNI_Projektas, 1
instance = comp, \adc_spi|Selector21~0\, adc_spi|Selector21~0, UNI_Projektas, 1
instance = comp, \adc_spi|tx_buf[10]\, adc_spi|tx_buf[10], UNI_Projektas, 1
instance = comp, \adc_spi|Selector20~0\, adc_spi|Selector20~0, UNI_Projektas, 1
instance = comp, \adc_spi|tx_buf[11]\, adc_spi|tx_buf[11], UNI_Projektas, 1
instance = comp, \adc_spi|Selector19~0\, adc_spi|Selector19~0, UNI_Projektas, 1
instance = comp, \adc_spi|tx_buf[12]\, adc_spi|tx_buf[12], UNI_Projektas, 1
instance = comp, \adc_spi|Selector18~1\, adc_spi|Selector18~1, UNI_Projektas, 1
instance = comp, \adc_spi|tx_buf[13]\, adc_spi|tx_buf[13], UNI_Projektas, 1
instance = comp, \adc_spi|Selector17~0\, adc_spi|Selector17~0, UNI_Projektas, 1
instance = comp, \adc_spi|tx_buf[14]\, adc_spi|tx_buf[14], UNI_Projektas, 1
instance = comp, \adc_spi|Selector16~0\, adc_spi|Selector16~0, UNI_Projektas, 1
instance = comp, \adc_spi|tx_buf[15]\, adc_spi|tx_buf[15], UNI_Projektas, 1
instance = comp, \adc_spi|is_read~0\, adc_spi|is_read~0, UNI_Projektas, 1
instance = comp, \adc_spi|is_read\, adc_spi|is_read, UNI_Projektas, 1
instance = comp, \adc_spi|SPI_MOSI~1\, adc_spi|SPI_MOSI~1, UNI_Projektas, 1
instance = comp, \rtl~0\, rtl~0, UNI_Projektas, 1
instance = comp, \rtl~0clkctrl\, rtl~0clkctrl, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_0_rtl_1|auto_generated|cntr1|counter_comb_bita0\, Corr_Main_1|buff|buffer_0_rtl_1|auto_generated|cntr1|counter_comb_bita0, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_0_rtl_1|auto_generated|cntr1|counter_reg_bit4a[0]\, Corr_Main_1|buff|buffer_0_rtl_1|auto_generated|cntr1|counter_reg_bit4a[0], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita0\, Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita0, UNI_Projektas, 1
instance = comp, \~GND\, ~GND, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita1\, Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita1, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_reg_bit4a[1]\, Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_reg_bit4a[1], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita2\, Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita2, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita3\, Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_comb_bita3, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_reg_bit4a[3]\, Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_reg_bit4a[3], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_reg_bit4a[4]\, Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_reg_bit4a[4], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~0\, Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|cmpr5|aneb_result_wire[0]~0, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|cout_actual\, Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|cout_actual, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_reg_bit4a[0]\, Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_reg_bit4a[0], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_reg_bit4a[2]\, Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|cntr1|counter_reg_bit4a[2], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_6[14]~feeder\, Corr_Main_1|buff|buffer_6[14]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_6[14]\, Corr_Main_1|buff|buffer_6[14], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a0\, Corr_Main_1|buff|buffer_0_rtl_0|auto_generated|altsyncram2|ram_block3a0, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_7[34]\, Corr_Main_1|buff|buffer_7[34], UNI_Projektas, 1
instance = comp, \ADC_BIT_A[0]~I\, ADC_BIT_A[0], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|MRAM_DATA_OUT[0]~feeder\, this_read_adc_manager|MRAM_DATA_OUT[0]~feeder, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|MRAM_DATA_OUT[0]~0\, this_read_adc_manager|MRAM_DATA_OUT[0]~0, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|MRAM_DATA_OUT[0]\, this_read_adc_manager|MRAM_DATA_OUT[0], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|diff_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1\, Corr_Main_1|buff|diff_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|diff_rtl_0|auto_generated|cntr1|counter_reg_bit4a[1]\, Corr_Main_1|buff|diff_rtl_0|auto_generated|cntr1|counter_reg_bit4a[1], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|diff_rtl_0|auto_generated|cntr1|add_sub5_result_int[2]~4\, Corr_Main_1|buff|diff_rtl_0|auto_generated|cntr1|add_sub5_result_int[2]~4, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|diff_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0\, Corr_Main_1|buff|diff_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|diff_rtl_0|auto_generated|cntr1|counter_reg_bit4a[0]\, Corr_Main_1|buff|diff_rtl_0|auto_generated|cntr1|counter_reg_bit4a[0], UNI_Projektas, 1
instance = comp, \ADC_BIT_A[1]~I\, ADC_BIT_A[1], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|MRAM_DATA_OUT[1]~feeder\, this_read_adc_manager|MRAM_DATA_OUT[1]~feeder, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|MRAM_DATA_OUT[1]\, this_read_adc_manager|MRAM_DATA_OUT[1], UNI_Projektas, 1
instance = comp, \ADC_BIT_A[2]~I\, ADC_BIT_A[2], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|MRAM_DATA_OUT[2]~feeder\, this_read_adc_manager|MRAM_DATA_OUT[2]~feeder, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|MRAM_DATA_OUT[2]\, this_read_adc_manager|MRAM_DATA_OUT[2], UNI_Projektas, 1
instance = comp, \ADC_BIT_A[3]~I\, ADC_BIT_A[3], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|MRAM_DATA_OUT[3]~feeder\, this_read_adc_manager|MRAM_DATA_OUT[3]~feeder, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|MRAM_DATA_OUT[3]\, this_read_adc_manager|MRAM_DATA_OUT[3], UNI_Projektas, 1
instance = comp, \ADC_BIT_A[4]~I\, ADC_BIT_A[4], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|MRAM_DATA_OUT[4]~feeder\, this_read_adc_manager|MRAM_DATA_OUT[4]~feeder, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|MRAM_DATA_OUT[4]\, this_read_adc_manager|MRAM_DATA_OUT[4], UNI_Projektas, 1
instance = comp, \ADC_BIT_A[5]~I\, ADC_BIT_A[5], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|MRAM_DATA_OUT[5]~feeder\, this_read_adc_manager|MRAM_DATA_OUT[5]~feeder, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|MRAM_DATA_OUT[5]\, this_read_adc_manager|MRAM_DATA_OUT[5], UNI_Projektas, 1
instance = comp, \ADC_BIT_A[6]~I\, ADC_BIT_A[6], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|MRAM_DATA_OUT[6]\, this_read_adc_manager|MRAM_DATA_OUT[6], UNI_Projektas, 1
instance = comp, \ADC_BIT_A[7]~I\, ADC_BIT_A[7], UNI_Projektas, 1
instance = comp, \this_read_adc_manager|MRAM_DATA_OUT[7]~feeder\, this_read_adc_manager|MRAM_DATA_OUT[7]~feeder, UNI_Projektas, 1
instance = comp, \this_read_adc_manager|MRAM_DATA_OUT[7]\, this_read_adc_manager|MRAM_DATA_OUT[7], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|diff_rtl_0|auto_generated|altsyncram2|ram_block3a0\, Corr_Main_1|buff|diff_rtl_0|auto_generated|altsyncram2|ram_block3a0, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_0[4]~feeder\, Corr_Main_1|buff|buffer_0[4]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_0[4]\, Corr_Main_1|buff|buffer_0[4], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_1[4]~feeder\, Corr_Main_1|buff|buffer_1[4]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_1[4]\, Corr_Main_1|buff|buffer_1[4], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_2[4]~feeder\, Corr_Main_1|buff|buffer_2[4]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_2[4]\, Corr_Main_1|buff|buffer_2[4], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_3[4]~feeder\, Corr_Main_1|buff|buffer_3[4]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_3[4]\, Corr_Main_1|buff|buffer_3[4], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_4[4]~feeder\, Corr_Main_1|buff|buffer_4[4]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_4[4]\, Corr_Main_1|buff|buffer_4[4], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_5[4]~feeder\, Corr_Main_1|buff|buffer_5[4]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_5[4]\, Corr_Main_1|buff|buffer_5[4], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_6[4]~feeder\, Corr_Main_1|buff|buffer_6[4]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_6[4]\, Corr_Main_1|buff|buffer_6[4], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_0_rtl_1|auto_generated|altsyncram2|ram_block3a0\, Corr_Main_1|buff|buffer_0_rtl_1|auto_generated|altsyncram2|ram_block3a0, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_6[9]\, Corr_Main_1|buff|buffer_6[9], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_5[9]~feeder\, Corr_Main_1|buff|buffer_5[9]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_5[9]\, Corr_Main_1|buff|buffer_5[9], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_4[9]~feeder\, Corr_Main_1|buff|buffer_4[9]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_4[9]\, Corr_Main_1|buff|buffer_4[9], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_3[9]\, Corr_Main_1|buff|buffer_3[9], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_2[9]~feeder\, Corr_Main_1|buff|buffer_2[9]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_2[9]\, Corr_Main_1|buff|buffer_2[9], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_1[9]\, Corr_Main_1|buff|buffer_1[9], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_0[9]\, Corr_Main_1|buff|buffer_0[9], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_7[39]\, Corr_Main_1|buff|buffer_7[39], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_7[4]\, Corr_Main_1|buff|buffer_7[4], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_0_rtl_1|auto_generated|altsyncram2|ram_block3a7\, Corr_Main_1|buff|buffer_0_rtl_1|auto_generated|altsyncram2|ram_block3a7, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_7[9]\, Corr_Main_1|buff|buffer_7[9], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_7[44]~feeder\, Corr_Main_1|buff|buffer_7[44]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_7[44]\, Corr_Main_1|buff|buffer_7[44], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_7[14]\, Corr_Main_1|buff|buffer_7[14], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_6[34]\, Corr_Main_1|buff|buffer_6[34], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_5[14]\, Corr_Main_1|buff|buffer_5[14], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_5[34]\, Corr_Main_1|buff|buffer_5[34], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_4[14]~feeder\, Corr_Main_1|buff|buffer_4[14]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_4[14]\, Corr_Main_1|buff|buffer_4[14], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_4[34]\, Corr_Main_1|buff|buffer_4[34], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_3[14]\, Corr_Main_1|buff|buffer_3[14], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_3[34]~feeder\, Corr_Main_1|buff|buffer_3[34]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_3[34]\, Corr_Main_1|buff|buffer_3[34], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_2[14]~feeder\, Corr_Main_1|buff|buffer_2[14]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_2[14]\, Corr_Main_1|buff|buffer_2[14], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_2[34]~feeder\, Corr_Main_1|buff|buffer_2[34]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_2[34]\, Corr_Main_1|buff|buffer_2[34], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_1[14]~feeder\, Corr_Main_1|buff|buffer_1[14]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_1[14]\, Corr_Main_1|buff|buffer_1[14], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_1[34]~feeder\, Corr_Main_1|buff|buffer_1[34]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_1[34]\, Corr_Main_1|buff|buffer_1[34], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_0[14]~feeder\, Corr_Main_1|buff|buffer_0[14]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_0[14]\, Corr_Main_1|buff|buffer_0[14], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_0[34]~feeder\, Corr_Main_1|buff|buffer_0[34]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_0[34]\, Corr_Main_1|buff|buffer_0[34], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_6[44]\, Corr_Main_1|buff|buffer_6[44], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_5[44]~feeder\, Corr_Main_1|buff|buffer_5[44]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_5[44]\, Corr_Main_1|buff|buffer_5[44], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_4[44]\, Corr_Main_1|buff|buffer_4[44], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_3[44]\, Corr_Main_1|buff|buffer_3[44], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_2[44]~feeder\, Corr_Main_1|buff|buffer_2[44]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_2[44]\, Corr_Main_1|buff|buffer_2[44], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_1[44]~feeder\, Corr_Main_1|buff|buffer_1[44]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_1[44]\, Corr_Main_1|buff|buffer_1[44], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_0[44]~feeder\, Corr_Main_1|buff|buffer_0[44]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_0[44]\, Corr_Main_1|buff|buffer_0[44], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_6[39]\, Corr_Main_1|buff|buffer_6[39], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_5[39]~feeder\, Corr_Main_1|buff|buffer_5[39]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_5[39]\, Corr_Main_1|buff|buffer_5[39], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_4[39]\, Corr_Main_1|buff|buffer_4[39], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_3[39]~feeder\, Corr_Main_1|buff|buffer_3[39]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_3[39]\, Corr_Main_1|buff|buffer_3[39], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_2[39]\, Corr_Main_1|buff|buffer_2[39], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_1[39]\, Corr_Main_1|buff|buffer_1[39], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_0[39]~feeder\, Corr_Main_1|buff|buffer_0[39]~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_0[39]\, Corr_Main_1|buff|buffer_0[39], UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add9~0\, Corr_Main_1|Add9~0, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add9~2\, Corr_Main_1|Add9~2, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add9~6\, Corr_Main_1|Add9~6, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add0~1\, Corr_Main_1|Add0~1, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add0~2\, Corr_Main_1|Add0~2, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add0~4\, Corr_Main_1|Add0~4, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add0~6\, Corr_Main_1|Add0~6, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add0~10\, Corr_Main_1|Add0~10, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add1~4\, Corr_Main_1|Add1~4, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add1~8\, Corr_Main_1|Add1~8, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add1~10\, Corr_Main_1|Add1~10, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add12~0\, Corr_Main_1|Add12~0, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add12~10\, Corr_Main_1|Add12~10, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add12~12\, Corr_Main_1|Add12~12, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add11~2\, Corr_Main_1|Add11~2, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add11~4\, Corr_Main_1|Add11~4, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add11~6\, Corr_Main_1|Add11~6, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add11~8\, Corr_Main_1|Add11~8, UNI_Projektas, 1
instance = comp, \Corr_Main_1|vacc4[0][1]~2\, Corr_Main_1|vacc4[0][1]~2, UNI_Projektas, 1
instance = comp, \Corr_Main_1|vacc4[0][3]~6\, Corr_Main_1|vacc4[0][3]~6, UNI_Projektas, 1
instance = comp, \Corr_Main_1|vacc4[0][4]~8\, Corr_Main_1|vacc4[0][4]~8, UNI_Projektas, 1
instance = comp, \Corr_Main_1|vacc4[0][5]~10\, Corr_Main_1|vacc4[0][5]~10, UNI_Projektas, 1
instance = comp, \Corr_Main_1|vacc4[0][6]~12\, Corr_Main_1|vacc4[0][6]~12, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~0\, Corr_Main_1|Add7~0, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~2\, Corr_Main_1|Add7~2, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~4\, Corr_Main_1|Add7~4, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add13~0\, Corr_Main_1|Add13~0, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add13~4\, Corr_Main_1|Add13~4, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~1\, Corr_Main_1|Add4~1, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~2\, Corr_Main_1|Add4~2, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~0\, Corr_Main_1|Add5~0, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~2\, Corr_Main_1|Add5~2, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add16~2\, Corr_Main_1|Add16~2, UNI_Projektas, 1
instance = comp, \Corr_Main_1|vacc52[0]~0\, Corr_Main_1|vacc52[0]~0, UNI_Projektas, 1
instance = comp, \Corr_Main_1|vacc52[2]~4\, Corr_Main_1|vacc52[2]~4, UNI_Projektas, 1
instance = comp, \Corr_Main_1|MRAM_DATA_OUT[0]~0\, Corr_Main_1|MRAM_DATA_OUT[0]~0, UNI_Projektas, 1
instance = comp, \Corr_Main_1|MRAM_DATA_OUT[1]~2\, Corr_Main_1|MRAM_DATA_OUT[1]~2, UNI_Projektas, 1
instance = comp, \Corr_Main_1|MRAM_DATA_OUT[6]~12\, Corr_Main_1|MRAM_DATA_OUT[6]~12, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~6\, Corr_Main_1|Add7~6, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~8\, Corr_Main_1|Add7~8, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~10\, Corr_Main_1|Add7~10, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~14\, Corr_Main_1|Add7~14, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add7~16\, Corr_Main_1|Add7~16, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add2~1\, Corr_Main_1|Add2~1, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add2~8\, Corr_Main_1|Add2~8, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add2~12\, Corr_Main_1|Add2~12, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add3~12\, Corr_Main_1|Add3~12, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add13~10\, Corr_Main_1|Add13~10, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add13~12\, Corr_Main_1|Add13~12, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add13~16\, Corr_Main_1|Add13~16, UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_6[49]\, Corr_Main_1|buff|buffer_6[49], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_3[49]\, Corr_Main_1|buff|buffer_3[49], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_1[49]\, Corr_Main_1|buff|buffer_1[49], UNI_Projektas, 1
instance = comp, \Corr_Main_1|buff|buffer_0[49]\, Corr_Main_1|buff|buffer_0[49], UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add8~6\, Corr_Main_1|Add8~6, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add8~12\, Corr_Main_1|Add8~12, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add8~14\, Corr_Main_1|Add8~14, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~8\, Corr_Main_1|Add4~8, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~10\, Corr_Main_1|Add4~10, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~4\, Corr_Main_1|Add5~4, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~8\, Corr_Main_1|Add5~8, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~10\, Corr_Main_1|Add5~10, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add16~6\, Corr_Main_1|Add16~6, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add16~8\, Corr_Main_1|Add16~8, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add16~14\, Corr_Main_1|Add16~14, UNI_Projektas, 1
instance = comp, \Corr_Main_1|vacc52[7]~14\, Corr_Main_1|vacc52[7]~14, UNI_Projektas, 1
instance = comp, \Corr_Main_1|vacc52[8]~16\, Corr_Main_1|vacc52[8]~16, UNI_Projektas, 1
instance = comp, \Corr_Main_1|MRAM_DATA_OUT[7]~14\, Corr_Main_1|MRAM_DATA_OUT[7]~14, UNI_Projektas, 1
instance = comp, \Corr_Main_1|MRAM_DATA_OUT[8]~16\, Corr_Main_1|MRAM_DATA_OUT[8]~16, UNI_Projektas, 1
instance = comp, \Corr_Main_1|process_1~1\, Corr_Main_1|process_1~1, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~14\, Corr_Main_1|Add4~14, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add4~18\, Corr_Main_1|Add4~18, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~18\, Corr_Main_1|Add5~18, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add5~20\, Corr_Main_1|Add5~20, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add8~16\, Corr_Main_1|Add8~16, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add16~18\, Corr_Main_1|Add16~18, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add16~22\, Corr_Main_1|Add16~22, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add2~14\, Corr_Main_1|Add2~14, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add2~16\, Corr_Main_1|Add2~16, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add2~18\, Corr_Main_1|Add2~18, UNI_Projektas, 1
instance = comp, \Corr_Main_1|vacc52[9]~18\, Corr_Main_1|vacc52[9]~18, UNI_Projektas, 1
instance = comp, \Corr_Main_1|vacc52[12]~24\, Corr_Main_1|vacc52[12]~24, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add0~12\, Corr_Main_1|Add0~12, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add0~14\, Corr_Main_1|Add0~14, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add1~14\, Corr_Main_1|Add1~14, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add1~16\, Corr_Main_1|Add1~16, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add1~18\, Corr_Main_1|Add1~18, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add1~20\, Corr_Main_1|Add1~20, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add12~16\, Corr_Main_1|Add12~16, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add12~18\, Corr_Main_1|Add12~18, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add12~20\, Corr_Main_1|Add12~20, UNI_Projektas, 1
instance = comp, \Corr_Main_1|vacc4[0][10]~20\, Corr_Main_1|vacc4[0][10]~20, UNI_Projektas, 1
instance = comp, \Corr_Main_1|vacc4[0][11]~22\, Corr_Main_1|vacc4[0][11]~22, UNI_Projektas, 1
instance = comp, \Corr_Main_1|vacc4[0][12]~24\, Corr_Main_1|vacc4[0][12]~24, UNI_Projektas, 1
instance = comp, \Corr_Main_1|MRAM_DATA_OUT[9]~18\, Corr_Main_1|MRAM_DATA_OUT[9]~18, UNI_Projektas, 1
instance = comp, \Corr_Main_1|MRAM_DATA_OUT[10]~20\, Corr_Main_1|MRAM_DATA_OUT[10]~20, UNI_Projektas, 1
instance = comp, \Corr_Main_1|MRAM_DATA_OUT[11]~22\, Corr_Main_1|MRAM_DATA_OUT[11]~22, UNI_Projektas, 1
instance = comp, \Corr_Main_1|Add18~0\, Corr_Main_1|Add18~0, UNI_Projektas, 1
instance = comp, \Corr_Main_1|PREAMBULE_FOUND~0\, Corr_Main_1|PREAMBULE_FOUND~0, UNI_Projektas, 1
instance = comp, \Corr_Main_1|PREAMBULE_FOUND~feeder\, Corr_Main_1|PREAMBULE_FOUND~feeder, UNI_Projektas, 1
instance = comp, \Corr_Main_1|PREAMBULE_FOUND\, Corr_Main_1|PREAMBULE_FOUND, UNI_Projektas, 1
instance = comp, \this_mram_controller|Mux25~0\, this_mram_controller|Mux25~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector21~0\, this_mram_controller|Selector21~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[0]~reg0\, this_mram_controller|MRAM_D[0]~reg0, UNI_Projektas, 1
instance = comp, \this_mram_controller|Mux42~0\, this_mram_controller|Mux42~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector6~0\, this_mram_controller|Selector6~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[0]~enfeeder\, this_mram_controller|MRAM_D[0]~enfeeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[0]~en\, this_mram_controller|MRAM_D[0]~en, UNI_Projektas, 1
instance = comp, \this_mram_controller|Mux27~0\, this_mram_controller|Mux27~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[1]~reg0\, this_mram_controller|MRAM_D[1]~reg0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[1]~enfeeder\, this_mram_controller|MRAM_D[1]~enfeeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[1]~en\, this_mram_controller|MRAM_D[1]~en, UNI_Projektas, 1
instance = comp, \this_mram_controller|Mux28~0\, this_mram_controller|Mux28~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[2]~reg0\, this_mram_controller|MRAM_D[2]~reg0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[2]~enfeeder\, this_mram_controller|MRAM_D[2]~enfeeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[2]~en\, this_mram_controller|MRAM_D[2]~en, UNI_Projektas, 1
instance = comp, \this_mram_controller|Mux29~0\, this_mram_controller|Mux29~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[3]~reg0\, this_mram_controller|MRAM_D[3]~reg0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[3]~enfeeder\, this_mram_controller|MRAM_D[3]~enfeeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[3]~en\, this_mram_controller|MRAM_D[3]~en, UNI_Projektas, 1
instance = comp, \this_mram_controller|Mux30~0\, this_mram_controller|Mux30~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[4]~reg0\, this_mram_controller|MRAM_D[4]~reg0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[4]~enfeeder\, this_mram_controller|MRAM_D[4]~enfeeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[4]~en\, this_mram_controller|MRAM_D[4]~en, UNI_Projektas, 1
instance = comp, \this_mram_controller|Mux31~0\, this_mram_controller|Mux31~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[5]~reg0\, this_mram_controller|MRAM_D[5]~reg0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[5]~enfeeder\, this_mram_controller|MRAM_D[5]~enfeeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[5]~en\, this_mram_controller|MRAM_D[5]~en, UNI_Projektas, 1
instance = comp, \this_mram_controller|Mux32~0\, this_mram_controller|Mux32~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[6]~reg0\, this_mram_controller|MRAM_D[6]~reg0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[6]~enfeeder\, this_mram_controller|MRAM_D[6]~enfeeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[6]~en\, this_mram_controller|MRAM_D[6]~en, UNI_Projektas, 1
instance = comp, \this_mram_controller|Mux33~0\, this_mram_controller|Mux33~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[7]~reg0\, this_mram_controller|MRAM_D[7]~reg0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[7]~enfeeder\, this_mram_controller|MRAM_D[7]~enfeeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[7]~en\, this_mram_controller|MRAM_D[7]~en, UNI_Projektas, 1
instance = comp, \this_mram_controller|Mux34~0\, this_mram_controller|Mux34~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[8]~reg0\, this_mram_controller|MRAM_D[8]~reg0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[8]~enfeeder\, this_mram_controller|MRAM_D[8]~enfeeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[8]~en\, this_mram_controller|MRAM_D[8]~en, UNI_Projektas, 1
instance = comp, \this_mram_controller|Mux35~0\, this_mram_controller|Mux35~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[9]~reg0\, this_mram_controller|MRAM_D[9]~reg0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[9]~enfeeder\, this_mram_controller|MRAM_D[9]~enfeeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[9]~en\, this_mram_controller|MRAM_D[9]~en, UNI_Projektas, 1
instance = comp, \this_mram_controller|Mux36~0\, this_mram_controller|Mux36~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[10]~reg0\, this_mram_controller|MRAM_D[10]~reg0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[10]~enfeeder\, this_mram_controller|MRAM_D[10]~enfeeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[10]~en\, this_mram_controller|MRAM_D[10]~en, UNI_Projektas, 1
instance = comp, \this_mram_controller|Mux37~0\, this_mram_controller|Mux37~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[11]~reg0\, this_mram_controller|MRAM_D[11]~reg0, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[11]~enfeeder\, this_mram_controller|MRAM_D[11]~enfeeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[11]~en\, this_mram_controller|MRAM_D[11]~en, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[12]~enfeeder\, this_mram_controller|MRAM_D[12]~enfeeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[12]~en\, this_mram_controller|MRAM_D[12]~en, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[13]~enfeeder\, this_mram_controller|MRAM_D[13]~enfeeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[13]~en\, this_mram_controller|MRAM_D[13]~en, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[14]~enfeeder\, this_mram_controller|MRAM_D[14]~enfeeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[14]~en\, this_mram_controller|MRAM_D[14]~en, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[15]~enfeeder\, this_mram_controller|MRAM_D[15]~enfeeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_D[15]~en\, this_mram_controller|MRAM_D[15]~en, UNI_Projektas, 1
instance = comp, \adc_spi|Equal1~1\, adc_spi|Equal1~1, UNI_Projektas, 1
instance = comp, \adc_spi|Selector0~0\, adc_spi|Selector0~0, UNI_Projektas, 1
instance = comp, \adc_spi|curr_state.idle\, adc_spi|curr_state.idle, UNI_Projektas, 1
instance = comp, \adc_spi|SPI_CS\, adc_spi|SPI_CS, UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector0~0\, this_mram_controller|Selector0~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector1~1\, this_mram_controller|Selector1~1, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_OUTPUT_EN\, this_mram_controller|MRAM_OUTPUT_EN, UNI_Projektas, 1
instance = comp, \MRAM_ADDRESS_IN_COMBINED[0]\, MRAM_ADDRESS_IN_COMBINED[0], UNI_Projektas, 1
instance = comp, \Corr_Main_1|address_counter[1]\, Corr_Main_1|address_counter[1], UNI_Projektas, 1
instance = comp, \MRAM_ADDRESS_IN_COMBINED[1]\, MRAM_ADDRESS_IN_COMBINED[1], UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter[2]\, this_write_out_mram_manager|address_counter[2], UNI_Projektas, 1
instance = comp, \MRAM_ADDRESS_IN_COMBINED[2]\, MRAM_ADDRESS_IN_COMBINED[2], UNI_Projektas, 1
instance = comp, \MRAM_ADDRESS_IN_COMBINED[3]\, MRAM_ADDRESS_IN_COMBINED[3], UNI_Projektas, 1
instance = comp, \MRAM_ADDRESS_IN_COMBINED[4]\, MRAM_ADDRESS_IN_COMBINED[4], UNI_Projektas, 1
instance = comp, \MRAM_ADDRESS_IN_COMBINED[5]\, MRAM_ADDRESS_IN_COMBINED[5], UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter[6]~20\, this_write_out_mram_manager|address_counter[6]~20, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|address_counter[6]\, this_write_out_mram_manager|address_counter[6], UNI_Projektas, 1
instance = comp, \MRAM_ADDRESS_IN_COMBINED[6]\, MRAM_ADDRESS_IN_COMBINED[6], UNI_Projektas, 1
instance = comp, \this_mram_controller|Mux5~1\, this_mram_controller|Mux5~1, UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector0~2\, this_mram_controller|Selector0~2, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_EN\, this_mram_controller|MRAM_EN, UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector2~1\, this_mram_controller|Selector2~1, UNI_Projektas, 1
instance = comp, \this_mram_controller|Selector2~2\, this_mram_controller|Selector2~2, UNI_Projektas, 1
instance = comp, \this_mram_controller|MRAM_WRITE_EN\, this_mram_controller|MRAM_WRITE_EN, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector0~0\, UART_Controller_1|uart_tx_1|Selector0~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|curr_state.idle\, UART_Controller_1|uart_tx_1|curr_state.idle, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Add0~0\, UART_Controller_1|uart_tx_1|Add0~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector12~0\, UART_Controller_1|uart_tx_1|Selector12~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|counter[0]\, UART_Controller_1|uart_tx_1|counter[0], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector1~0\, UART_Controller_1|uart_tx_1|Selector1~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|curr_state.sync\, UART_Controller_1|uart_tx_1|curr_state.sync, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector9~0\, UART_Controller_1|uart_tx_1|Selector9~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|counter[3]\, UART_Controller_1|uart_tx_1|counter[3], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Add0~2\, UART_Controller_1|uart_tx_1|Add0~2, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector11~0\, UART_Controller_1|uart_tx_1|Selector11~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|counter[1]\, UART_Controller_1|uart_tx_1|counter[1], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Add0~4\, UART_Controller_1|uart_tx_1|Add0~4, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector10~0\, UART_Controller_1|uart_tx_1|Selector10~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|counter[2]\, UART_Controller_1|uart_tx_1|counter[2], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Equal0~0\, UART_Controller_1|uart_tx_1|Equal0~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector7~0\, UART_Controller_1|uart_tx_1|Selector7~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|counter[5]\, UART_Controller_1|uart_tx_1|counter[5], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector8~0\, UART_Controller_1|uart_tx_1|Selector8~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|counter[4]\, UART_Controller_1|uart_tx_1|counter[4], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Equal0~1\, UART_Controller_1|uart_tx_1|Equal0~1, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector6~0\, UART_Controller_1|uart_tx_1|Selector6~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|counter[6]\, UART_Controller_1|uart_tx_1|counter[6], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Equal0~2\, UART_Controller_1|uart_tx_1|Equal0~2, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector2~0\, UART_Controller_1|uart_tx_1|Selector2~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|curr_state.start\, UART_Controller_1|uart_tx_1|curr_state.start, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector4~0\, UART_Controller_1|uart_tx_1|Selector4~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector3~0\, UART_Controller_1|uart_tx_1|Selector3~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|curr_state.data\, UART_Controller_1|uart_tx_1|curr_state.data, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector13~0\, UART_Controller_1|uart_tx_1|Selector13~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector13~1\, UART_Controller_1|uart_tx_1|Selector13~1, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|data_index[2]\, UART_Controller_1|uart_tx_1|data_index[2], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector15~1\, UART_Controller_1|uart_tx_1|Selector15~1, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|data_index[0]\, UART_Controller_1|uart_tx_1|data_index[0], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector14~0\, UART_Controller_1|uart_tx_1|Selector14~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector14~1\, UART_Controller_1|uart_tx_1|Selector14~1, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Selector14~2\, UART_Controller_1|uart_tx_1|Selector14~2, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|data_index[1]\, UART_Controller_1|uart_tx_1|data_index[1], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|valid_rreq, UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[0]~feeder\, this_mram_controller|data_out[0]~feeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[0]~0\, this_mram_controller|data_out[0]~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[0]\, this_mram_controller|data_out[0], UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[7]\, this_mram_controller|data_out[7], UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|UART_SEND_DATA[0]~2\, this_write_out_mram_manager|UART_SEND_DATA[0]~2, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[0]\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[0], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[1]\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[1], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[2]\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[2], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[3]\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit4a[3], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[0]\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[0], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[1]\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[1], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[2]\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[2], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[3]\, UART_Controller_1|uart_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit4a[3], UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[1]\, this_mram_controller|data_out[1], UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[8]\, this_mram_controller|data_out[8], UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|UART_SEND_DATA[1]~1\, this_write_out_mram_manager|UART_SEND_DATA[1]~1, UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[2]~feeder\, this_mram_controller|data_out[2]~feeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[2]\, this_mram_controller|data_out[2], UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[9]\, this_mram_controller|data_out[9], UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|UART_SEND_DATA[2]~0\, this_write_out_mram_manager|UART_SEND_DATA[2]~0, UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[3]~feeder\, this_mram_controller|data_out[3]~feeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[3]\, this_mram_controller|data_out[3], UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[10]\, this_mram_controller|data_out[10], UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|UART_SEND_DATA[3]~3\, this_write_out_mram_manager|UART_SEND_DATA[3]~3, UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[11]~feeder\, this_mram_controller|data_out[11]~feeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[11]\, this_mram_controller|data_out[11], UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[4]\, this_mram_controller|data_out[4], UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|UART_SEND_DATA[4]~6\, this_write_out_mram_manager|UART_SEND_DATA[4]~6, UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[5]~feeder\, this_mram_controller|data_out[5]~feeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[5]\, this_mram_controller|data_out[5], UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[12]\, this_mram_controller|data_out[12], UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|UART_SEND_DATA[5]~5\, this_write_out_mram_manager|UART_SEND_DATA[5]~5, UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[6]~feeder\, this_mram_controller|data_out[6]~feeder, UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[6]\, this_mram_controller|data_out[6], UNI_Projektas, 1
instance = comp, \this_mram_controller|data_out[13]\, this_mram_controller|data_out[13], UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|UART_SEND_DATA[6]~4\, this_write_out_mram_manager|UART_SEND_DATA[6]~4, UNI_Projektas, 1
instance = comp, \this_write_out_mram_manager|msb~_wirecell\, this_write_out_mram_manager|msb~_wirecell, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|data_send[6]\, UART_Controller_1|uart_tx_1|data_send[6], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|data_send[5]\, UART_Controller_1|uart_tx_1|data_send[5], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Mux0~2\, UART_Controller_1|uart_tx_1|Mux0~2, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Mux0~3\, UART_Controller_1|uart_tx_1|Mux0~3, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|data_send[2]\, UART_Controller_1|uart_tx_1|data_send[2], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|data_send[1]\, UART_Controller_1|uart_tx_1|data_send[1], UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Mux0~0\, UART_Controller_1|uart_tx_1|Mux0~0, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|Mux0~1\, UART_Controller_1|uart_tx_1|Mux0~1, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|TX~2\, UART_Controller_1|uart_tx_1|TX~2, UNI_Projektas, 1
instance = comp, \UART_Controller_1|uart_tx_1|TX~3\, UART_Controller_1|uart_tx_1|TX~3, UNI_Projektas, 1
instance = comp, \SPI_MOSI~I\, SPI_MOSI, UNI_Projektas, 1
instance = comp, \SPI_MISO~I\, SPI_MISO, UNI_Projektas, 1
instance = comp, \SPI_SCLK~I\, SPI_SCLK, UNI_Projektas, 1
instance = comp, \ADC_SPI_SDIN~I\, ADC_SPI_SDIN, UNI_Projektas, 1
instance = comp, \SPI_CS~I\, SPI_CS, UNI_Projektas, 1
instance = comp, \MRAM_D[14]~I\, MRAM_D[14], UNI_Projektas, 1
instance = comp, \MRAM_D[15]~I\, MRAM_D[15], UNI_Projektas, 1
instance = comp, \BUTTON~I\, BUTTON, UNI_Projektas, 1
instance = comp, \ADC_SHDN~I\, ADC_SHDN, UNI_Projektas, 1
instance = comp, \ADC_SYNC~I\, ADC_SYNC, UNI_Projektas, 1
instance = comp, \ADC_CLK~I\, ADC_CLK, UNI_Projektas, 1
instance = comp, \ADC_DORB~I\, ADC_DORB, UNI_Projektas, 1
instance = comp, \ADC_DORA~I\, ADC_DORA, UNI_Projektas, 1
instance = comp, \ADC_DCLKB~I\, ADC_DCLKB, UNI_Projektas, 1
instance = comp, \ADC_BIT_B[0]~I\, ADC_BIT_B[0], UNI_Projektas, 1
instance = comp, \ADC_BIT_B[1]~I\, ADC_BIT_B[1], UNI_Projektas, 1
instance = comp, \ADC_BIT_B[2]~I\, ADC_BIT_B[2], UNI_Projektas, 1
instance = comp, \ADC_BIT_B[3]~I\, ADC_BIT_B[3], UNI_Projektas, 1
instance = comp, \ADC_BIT_B[4]~I\, ADC_BIT_B[4], UNI_Projektas, 1
instance = comp, \ADC_BIT_B[5]~I\, ADC_BIT_B[5], UNI_Projektas, 1
instance = comp, \ADC_BIT_B[6]~I\, ADC_BIT_B[6], UNI_Projektas, 1
instance = comp, \ADC_BIT_B[7]~I\, ADC_BIT_B[7], UNI_Projektas, 1
instance = comp, \ADC_BIT_B[8]~I\, ADC_BIT_B[8], UNI_Projektas, 1
instance = comp, \ADC_BIT_B[9]~I\, ADC_BIT_B[9], UNI_Projektas, 1
instance = comp, \ADC_BIT_A[8]~I\, ADC_BIT_A[8], UNI_Projektas, 1
instance = comp, \ADC_BIT_A[9]~I\, ADC_BIT_A[9], UNI_Projektas, 1
instance = comp, \ADC_SPI_SCLK~I\, ADC_SPI_SCLK, UNI_Projektas, 1
instance = comp, \ADC_SPI_CS~I\, ADC_SPI_CS, UNI_Projektas, 1
instance = comp, \MRAM_OUTPUT_EN~I\, MRAM_OUTPUT_EN, UNI_Projektas, 1
instance = comp, \MRAM_A[0]~I\, MRAM_A[0], UNI_Projektas, 1
instance = comp, \MRAM_A[1]~I\, MRAM_A[1], UNI_Projektas, 1
instance = comp, \MRAM_A[2]~I\, MRAM_A[2], UNI_Projektas, 1
instance = comp, \MRAM_A[3]~I\, MRAM_A[3], UNI_Projektas, 1
instance = comp, \MRAM_A[4]~I\, MRAM_A[4], UNI_Projektas, 1
instance = comp, \MRAM_A[5]~I\, MRAM_A[5], UNI_Projektas, 1
instance = comp, \MRAM_A[6]~I\, MRAM_A[6], UNI_Projektas, 1
instance = comp, \MRAM_A[7]~I\, MRAM_A[7], UNI_Projektas, 1
instance = comp, \MRAM_A[8]~I\, MRAM_A[8], UNI_Projektas, 1
instance = comp, \MRAM_A[9]~I\, MRAM_A[9], UNI_Projektas, 1
instance = comp, \MRAM_A[10]~I\, MRAM_A[10], UNI_Projektas, 1
instance = comp, \MRAM_A[11]~I\, MRAM_A[11], UNI_Projektas, 1
instance = comp, \MRAM_A[12]~I\, MRAM_A[12], UNI_Projektas, 1
instance = comp, \MRAM_A[13]~I\, MRAM_A[13], UNI_Projektas, 1
instance = comp, \MRAM_A[14]~I\, MRAM_A[14], UNI_Projektas, 1
instance = comp, \MRAM_A[15]~I\, MRAM_A[15], UNI_Projektas, 1
instance = comp, \MRAM_A[16]~I\, MRAM_A[16], UNI_Projektas, 1
instance = comp, \MRAM_A[17]~I\, MRAM_A[17], UNI_Projektas, 1
instance = comp, \MRAM_EN~I\, MRAM_EN, UNI_Projektas, 1
instance = comp, \MRAM_WRITE_EN~I\, MRAM_WRITE_EN, UNI_Projektas, 1
instance = comp, \MRAM_UPPER_EN~I\, MRAM_UPPER_EN, UNI_Projektas, 1
instance = comp, \MRAM_LOWER_EN~I\, MRAM_LOWER_EN, UNI_Projektas, 1
instance = comp, \UART_RX~I\, UART_RX, UNI_Projektas, 1
instance = comp, \UART_TX~I\, UART_TX, UNI_Projektas, 1
