Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date             : Tue Feb 06 11:47:57 2018
| Host             : LAPTOP-MHQDM9UT running 64-bit major release  (build 9200)
| Command          : 
| Design           : top
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.159 |
| Dynamic (W)              | 0.037 |
| Device Static (W)        | 0.122 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 83.2  |
| Junction Temperature (C) | 26.8  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |    <0.001 |        4 |       --- |             --- |
| Slice Logic              |     0.004 |     9793 |       --- |             --- |
|   LUT as Shift Register  |     0.002 |     1144 |     17400 |            6.57 |
|   LUT as Logic           |     0.001 |     1071 |     53200 |            2.01 |
|   Register               |    <0.001 |     5334 |    106400 |            5.01 |
|   CARRY4                 |    <0.001 |       74 |     13300 |            0.56 |
|   LUT as Distributed RAM |    <0.001 |       24 |     17400 |            0.14 |
|   F7/F8 Muxes            |    <0.001 |        9 |     53200 |            0.02 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |      813 |       --- |             --- |
| Signals                  |     0.009 |     9231 |       --- |             --- |
| Block RAM                |    <0.001 |        4 |       140 |            2.86 |
| DSPs                     |     0.023 |       68 |       220 |           30.91 |
| I/O                      |    <0.001 |        1 |       125 |            0.80 |
| Static Power             |     0.122 |          |           |                 |
| Total                    |     0.159 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.044 |       0.037 |      0.008 |
| Vccaux    |       1.800 |     0.019 |       0.000 |      0.019 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------------------------------------+--------------------------------------------+-----------------+
| Clock                                                               | Domain                                     | Constraint (ns) |
+---------------------------------------------------------------------+--------------------------------------------+-----------------+
| dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK   | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/DRCK   |            30.0 |
| dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/UPDATE |            60.0 |
+---------------------------------------------------------------------+--------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                                    | Power (W) |
+-------------------------------------------------------------------------------------------------------------------------+-----------+
| top                                                                                                                     |     0.037 |
|   aa0                                                                                                                   |     0.002 |
|     inst                                                                                                                |     0.002 |
|       ila_core_inst                                                                                                     |     0.002 |
|         ila_trace_memory_inst                                                                                           |    <0.001 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                                                      |    <0.001 |
|             inst_blk_mem_gen                                                                                            |    <0.001 |
|               gnativebmg.native_blk_mem_gen                                                                             |    <0.001 |
|                 valid.cstr                                                                                              |    <0.001 |
|                   ramloop[0].ram.r                                                                                      |    <0.001 |
|                     prim_noinit.ram                                                                                     |    <0.001 |
|                   ramloop[1].ram.r                                                                                      |    <0.001 |
|                     prim_noinit.ram                                                                                     |    <0.001 |
|         u_ila_cap_ctrl                                                                                                  |    <0.001 |
|           U_CDONE                                                                                                       |    <0.001 |
|           U_NS0                                                                                                         |     0.000 |
|           U_NS1                                                                                                         |    <0.001 |
|           u_cap_addrgen                                                                                                 |    <0.001 |
|             U_CMPRESET                                                                                                  |     0.000 |
|             u_cap_sample_counter                                                                                        |    <0.001 |
|               U_SCE                                                                                                     |     0.000 |
|               U_SCMPCE                                                                                                  |     0.000 |
|               U_SCRST                                                                                                   |     0.000 |
|               u_scnt_cmp                                                                                                |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                 |    <0.001 |
|                   DUT                                                                                                   |     0.000 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                        |     0.000 |
|                       u_srlA                                                                                            |     0.000 |
|                       u_srlB                                                                                            |     0.000 |
|                       u_srlC                                                                                            |     0.000 |
|                       u_srlD                                                                                            |     0.000 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                        |     0.000 |
|                       u_srlA                                                                                            |     0.000 |
|                       u_srlB                                                                                            |     0.000 |
|                       u_srlC                                                                                            |     0.000 |
|                       u_srlD                                                                                            |     0.000 |
|             u_cap_window_counter                                                                                        |    <0.001 |
|               U_WCE                                                                                                     |     0.000 |
|               U_WHCMPCE                                                                                                 |     0.000 |
|               U_WLCMPCE                                                                                                 |     0.000 |
|               u_wcnt_hcmp                                                                                               |     0.000 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                 |     0.000 |
|                   DUT                                                                                                   |     0.000 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                        |     0.000 |
|                       u_srlA                                                                                            |     0.000 |
|                       u_srlB                                                                                            |     0.000 |
|                       u_srlC                                                                                            |     0.000 |
|                       u_srlD                                                                                            |     0.000 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                        |     0.000 |
|                       u_srlA                                                                                            |     0.000 |
|                       u_srlB                                                                                            |     0.000 |
|                       u_srlC                                                                                            |     0.000 |
|                       u_srlD                                                                                            |     0.000 |
|               u_wcnt_lcmp                                                                                               |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                 |    <0.001 |
|                   DUT                                                                                                   |     0.000 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                        |     0.000 |
|                       u_srlA                                                                                            |     0.000 |
|                       u_srlB                                                                                            |     0.000 |
|                       u_srlC                                                                                            |     0.000 |
|                       u_srlD                                                                                            |     0.000 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                        |     0.000 |
|                       u_srlA                                                                                            |     0.000 |
|                       u_srlB                                                                                            |     0.000 |
|                       u_srlC                                                                                            |     0.000 |
|                       u_srlD                                                                                            |     0.000 |
|         u_ila_regs                                                                                                      |    <0.001 |
|           MU_SRL[0].mu_srl_reg                                                                                          |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                                                                          |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                                                          |    <0.001 |
|           U_XSDB_SLAVE                                                                                                  |    <0.001 |
|           reg_15                                                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|           reg_16                                                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|           reg_17                                                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|           reg_18                                                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|           reg_19                                                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|           reg_1a                                                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|           reg_6                                                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|           reg_7                                                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|           reg_8                                                                                                         |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                        |    <0.001 |
|           reg_80                                                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|           reg_81                                                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|           reg_82                                                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|           reg_83                                                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|           reg_84                                                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|           reg_85                                                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|           reg_887                                                                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                        |    <0.001 |
|           reg_88d                                                                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                        |    <0.001 |
|           reg_890                                                                                                       |     0.000 |
|             I_EN_STAT_EQ1.U_STAT                                                                                        |     0.000 |
|           reg_9                                                                                                         |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                        |    <0.001 |
|           reg_srl_fff                                                                                                   |    <0.001 |
|           reg_stream_ffd                                                                                                |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                          |    <0.001 |
|           reg_stream_ffe                                                                                                |     0.000 |
|             I_EN_STAT_EQ1.U_STAT                                                                                        |     0.000 |
|         u_ila_reset_ctrl                                                                                                |    <0.001 |
|           arm_detection_inst                                                                                            |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                                                                    |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                                                                   |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                                                                   |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                                                                  |    <0.001 |
|           halt_detection_inst                                                                                           |    <0.001 |
|         u_trig                                                                                                          |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                                                |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                     |     0.000 |
|               DUT                                                                                                       |     0.000 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                            |     0.000 |
|                   u_srlA                                                                                                |     0.000 |
|                   u_srlB                                                                                                |     0.000 |
|                   u_srlC                                                                                                |     0.000 |
|                   u_srlD                                                                                                |     0.000 |
|           U_TM                                                                                                          |    <0.001 |
|             N_DDR_MODE.G_NMU[0].U_M                                                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                   |    <0.001 |
|                 DUT                                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                          |     0.000 |
|                     u_srlA                                                                                              |     0.000 |
|                     u_srlB                                                                                              |     0.000 |
|                     u_srlC                                                                                              |     0.000 |
|                     u_srlD                                                                                              |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                          |    <0.001 |
|                     u_srlA                                                                                              |     0.000 |
|                     u_srlB                                                                                              |     0.000 |
|                     u_srlC                                                                                              |     0.000 |
|                     u_srlD                                                                                              |     0.000 |
|             N_DDR_MODE.G_NMU[1].U_M                                                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                   |    <0.001 |
|                 DUT                                                                                                     |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                          |     0.000 |
|                     u_srlA                                                                                              |     0.000 |
|                     u_srlB                                                                                              |     0.000 |
|                     u_srlC                                                                                              |     0.000 |
|                     u_srlD                                                                                              |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                          |     0.000 |
|                     u_srlA                                                                                              |     0.000 |
|                     u_srlB                                                                                              |     0.000 |
|                     u_srlC                                                                                              |     0.000 |
|                     u_srlD                                                                                              |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                          |     0.000 |
|                     u_srlA                                                                                              |     0.000 |
|                     u_srlB                                                                                              |     0.000 |
|                     u_srlC                                                                                              |     0.000 |
|                     u_srlD                                                                                              |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                          |     0.000 |
|                     u_srlA                                                                                              |     0.000 |
|                     u_srlB                                                                                              |     0.000 |
|                     u_srlC                                                                                              |     0.000 |
|                     u_srlD                                                                                              |     0.000 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                                          |     0.000 |
|                     u_srlA                                                                                              |     0.000 |
|                     u_srlB                                                                                              |     0.000 |
|                     u_srlC                                                                                              |     0.000 |
|                     u_srlD                                                                                              |     0.000 |
|         xsdb_memory_read_inst                                                                                           |    <0.001 |
|   dbg_hub                                                                                                               |     0.001 |
|     inst                                                                                                                |     0.001 |
|       CORE_XSDB.UUT_MASTER                                                                                              |     0.001 |
|         U_ICON_INTERFACE                                                                                                |    <0.001 |
|           U_CMD1                                                                                                        |    <0.001 |
|           U_CMD2                                                                                                        |    <0.001 |
|           U_CMD3                                                                                                        |    <0.001 |
|           U_CMD4                                                                                                        |    <0.001 |
|           U_CMD5                                                                                                        |    <0.001 |
|           U_CMD6_RD                                                                                                     |    <0.001 |
|             U_RD_FIFO                                                                                                   |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst                                                                     |    <0.001 |
|                 inst_fifo_gen                                                                                           |    <0.001 |
|                   gconvfifo.rf                                                                                          |    <0.001 |
|                     grf.rf                                                                                              |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                                        |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                                                                      |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                                                      |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                                                      |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                                          |    <0.001 |
|                         gr1.rfwft                                                                                       |    <0.001 |
|                         gras.rsts                                                                                       |    <0.001 |
|                         rpntr                                                                                           |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                          |    <0.001 |
|                         gwas.wsts                                                                                       |    <0.001 |
|                         wpntr                                                                                           |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                                             |    <0.001 |
|                         gdm.dm                                                                                          |    <0.001 |
|                           RAM_reg_0_15_0_5                                                                              |    <0.001 |
|                           RAM_reg_0_15_12_15                                                                            |    <0.001 |
|                           RAM_reg_0_15_6_11                                                                             |    <0.001 |
|                       rstblk                                                                                            |    <0.001 |
|           U_CMD6_WR                                                                                                     |    <0.001 |
|             U_WR_FIFO                                                                                                   |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst                                                                     |    <0.001 |
|                 inst_fifo_gen                                                                                           |    <0.001 |
|                   gconvfifo.rf                                                                                          |    <0.001 |
|                     grf.rf                                                                                              |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                                        |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                                                                      |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                                                      |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                                                      |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                                          |    <0.001 |
|                         gras.rsts                                                                                       |    <0.001 |
|                         rpntr                                                                                           |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                          |    <0.001 |
|                         gwas.wsts                                                                                       |    <0.001 |
|                         wpntr                                                                                           |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                                             |    <0.001 |
|                         gdm.dm                                                                                          |    <0.001 |
|                           RAM_reg_0_15_0_5                                                                              |    <0.001 |
|                           RAM_reg_0_15_12_15                                                                            |    <0.001 |
|                           RAM_reg_0_15_6_11                                                                             |    <0.001 |
|                       rstblk                                                                                            |    <0.001 |
|           U_CMD7_CTL                                                                                                    |    <0.001 |
|           U_CMD7_STAT                                                                                                   |    <0.001 |
|           U_STATIC_STATUS                                                                                               |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                                                                       |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                                                                  |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                                                                           |    <0.001 |
|           U_RD_ABORT_FLAG                                                                                               |    <0.001 |
|           U_RD_REQ_FLAG                                                                                                 |    <0.001 |
|           U_TIMER                                                                                                       |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                                                   |    <0.001 |
|       CORE_XSDB.U_ICON                                                                                                  |    <0.001 |
|         U_CMD                                                                                                           |    <0.001 |
|         U_STAT                                                                                                          |    <0.001 |
|         U_SYNC                                                                                                          |    <0.001 |
|       N_EXT_BSCAN.bscan_inst                                                                                            |    <0.001 |
|   myFskDmod                                                                                                             |     0.032 |
|     bandpass_4to6                                                                                                       |     0.008 |
|       U0                                                                                                                |     0.008 |
|         i_synth                                                                                                         |     0.008 |
|           g_single_rate.i_single_rate                                                                                   |     0.008 |
|             g_parallel.g_paths[0].g_mem_array[0].i_mem                                                                  |     0.000 |
|               g_individual.g_mem_b.i_mem_b                                                                              |     0.000 |
|               g_individual.i_mem_a                                                                                      |     0.000 |
|             g_parallel.g_paths[0].g_mem_array[1].i_mem                                                                  |     0.000 |
|               g_individual.g_mem_b.i_mem_b                                                                              |     0.000 |
|               g_individual.i_mem_a                                                                                      |     0.000 |
|             g_parallel.g_paths[0].g_mem_array[2].i_mem                                                                  |     0.000 |
|               g_individual.g_mem_b.i_mem_b                                                                              |     0.000 |
|               g_individual.i_mem_a                                                                                      |     0.000 |
|             g_parallel.g_paths[0].g_mem_array[3].i_mem                                                                  |     0.000 |
|               g_individual.g_mem_b.i_mem_b                                                                              |     0.000 |
|               g_individual.i_mem_a                                                                                      |     0.000 |
|             g_parallel.g_paths[0].g_mem_array[4].i_mem                                                                  |     0.000 |
|               g_individual.g_mem_b.i_mem_b                                                                              |     0.000 |
|               g_individual.i_mem_a                                                                                      |     0.000 |
|             g_parallel.g_paths[0].g_mem_array[5].i_mem                                                                  |     0.000 |
|               g_individual.g_mem_b.i_mem_b                                                                              |     0.000 |
|               g_individual.i_mem_a                                                                                      |     0.000 |
|             g_parallel.g_paths[0].g_mem_array[6].i_mem                                                                  |     0.000 |
|               g_individual.g_mem_b.i_mem_b                                                                              |     0.000 |
|               g_individual.i_mem_a                                                                                      |     0.000 |
|             g_parallel.g_paths[0].g_mem_array[7].i_mem                                                                  |     0.000 |
|               g_individual.g_mem_b.i_mem_b                                                                              |     0.000 |
|               g_individual.i_mem_a                                                                                      |     0.000 |
|             g_parallel.g_paths[0].g_mem_array[8].i_mem                                                                  |     0.000 |
|               g_individual.i_mem_a                                                                                      |     0.000 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].g_data_buff.i_data_buf                             |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].i_data_casc_dly                                    |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].g_data_buff.i_data_buf                            |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].i_data_casc_dly                                   |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].g_data_buff.i_data_buf                            |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].i_data_casc_dly                                   |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[12].g_data_buff.i_data_buf                            |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[12].i_data_casc_dly                                   |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[13].g_data_buff.i_data_buf                            |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[13].i_data_casc_dly                                   |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].g_data_buff.i_data_buf                            |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].i_data_casc_dly                                   |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[15].g_data_buff.i_data_buf                            |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[15].i_data_casc_dly                                   |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].g_data_buff.i_data_buf                             |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].i_data_casc_dly                                    |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].g_data_buff.i_data_buf                             |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].i_data_casc_dly                                    |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].g_data_buff.i_data_buf                             |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].i_data_casc_dly                                    |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[4].g_data_buff.i_data_buf                             |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[4].i_data_casc_dly                                    |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].g_data_buff.i_data_buf                             |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].i_data_casc_dly                                    |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].g_data_buff.i_data_buf                             |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].i_data_casc_dly                                    |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[7].g_data_buff.i_data_buf                             |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[7].i_data_casc_dly                                    |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[8].g_data_buff.i_data_buf                             |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[8].i_data_casc_dly                                    |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].g_data_buff.i_data_buf                             |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly                                    |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[0].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[10].g_data_sym_casc_buff.i_data_sym_casc_buff |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[11].g_data_sym_casc_buff.i_data_sym_casc_buff |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[12].g_data_sym_casc_buff.i_data_sym_casc_buff |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[13].g_data_sym_casc_buff.i_data_sym_casc_buff |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[14].g_data_sym_casc_buff.i_data_sym_casc_buff |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[1].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[2].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[3].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[4].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[5].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[6].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[7].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[8].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[9].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[0].i_madd                                                  |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[10].i_madd                                                 |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[11].i_madd                                                 |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[12].i_madd                                                 |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[13].i_madd                                                 |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[14].i_madd                                                 |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[15].i_madd                                                 |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[16].i_madd                                                 |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[1].i_madd                                                  |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[2].i_madd                                                  |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[3].i_madd                                                  |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[4].i_madd                                                  |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[5].i_madd                                                  |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[6].i_madd                                                  |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[7].i_madd                                                  |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[8].i_madd                                                  |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[9].i_madd                                                  |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.i_cntrl_src                                                                                      |    <0.001 |
|             g_parallel.i_data_in                                                                                        |    <0.001 |
|             g_parallel.i_latch_op                                                                                       |    <0.001 |
|             g_s_data_chan_fifo.i_s_data_chan_fifo                                                                       |    <0.001 |
|               fifo0                                                                                                     |    <0.001 |
|     bandpass_8to9                                                                                                       |     0.008 |
|       U0                                                                                                                |     0.008 |
|         i_synth                                                                                                         |     0.008 |
|           g_single_rate.i_single_rate                                                                                   |     0.008 |
|             g_parallel.g_paths[0].g_mem_array[0].i_mem                                                                  |     0.000 |
|               g_individual.g_mem_b.i_mem_b                                                                              |     0.000 |
|               g_individual.i_mem_a                                                                                      |     0.000 |
|             g_parallel.g_paths[0].g_mem_array[1].i_mem                                                                  |     0.000 |
|               g_individual.g_mem_b.i_mem_b                                                                              |     0.000 |
|               g_individual.i_mem_a                                                                                      |     0.000 |
|             g_parallel.g_paths[0].g_mem_array[2].i_mem                                                                  |     0.000 |
|               g_individual.g_mem_b.i_mem_b                                                                              |     0.000 |
|               g_individual.i_mem_a                                                                                      |     0.000 |
|             g_parallel.g_paths[0].g_mem_array[3].i_mem                                                                  |     0.000 |
|               g_individual.g_mem_b.i_mem_b                                                                              |     0.000 |
|               g_individual.i_mem_a                                                                                      |     0.000 |
|             g_parallel.g_paths[0].g_mem_array[4].i_mem                                                                  |     0.000 |
|               g_individual.g_mem_b.i_mem_b                                                                              |     0.000 |
|               g_individual.i_mem_a                                                                                      |     0.000 |
|             g_parallel.g_paths[0].g_mem_array[5].i_mem                                                                  |     0.000 |
|               g_individual.g_mem_b.i_mem_b                                                                              |     0.000 |
|               g_individual.i_mem_a                                                                                      |     0.000 |
|             g_parallel.g_paths[0].g_mem_array[6].i_mem                                                                  |     0.000 |
|               g_individual.g_mem_b.i_mem_b                                                                              |     0.000 |
|               g_individual.i_mem_a                                                                                      |     0.000 |
|             g_parallel.g_paths[0].g_mem_array[7].i_mem                                                                  |     0.000 |
|               g_individual.g_mem_b.i_mem_b                                                                              |     0.000 |
|               g_individual.i_mem_a                                                                                      |     0.000 |
|             g_parallel.g_paths[0].g_mem_array[8].i_mem                                                                  |     0.000 |
|               g_individual.i_mem_a                                                                                      |     0.000 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].g_data_buff.i_data_buf                             |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].i_data_casc_dly                                    |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].g_data_buff.i_data_buf                            |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].i_data_casc_dly                                   |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].g_data_buff.i_data_buf                            |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].i_data_casc_dly                                   |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[12].g_data_buff.i_data_buf                            |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[12].i_data_casc_dly                                   |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[13].g_data_buff.i_data_buf                            |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[13].i_data_casc_dly                                   |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].g_data_buff.i_data_buf                            |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].i_data_casc_dly                                   |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[15].g_data_buff.i_data_buf                            |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[15].i_data_casc_dly                                   |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].g_data_buff.i_data_buf                             |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].i_data_casc_dly                                    |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].g_data_buff.i_data_buf                             |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].i_data_casc_dly                                    |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].g_data_buff.i_data_buf                             |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].i_data_casc_dly                                    |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[4].g_data_buff.i_data_buf                             |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[4].i_data_casc_dly                                    |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].g_data_buff.i_data_buf                             |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].i_data_casc_dly                                    |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].g_data_buff.i_data_buf                             |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].i_data_casc_dly                                    |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[7].g_data_buff.i_data_buf                             |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[7].i_data_casc_dly                                    |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[8].g_data_buff.i_data_buf                             |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[8].i_data_casc_dly                                    |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].g_data_buff.i_data_buf                             |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly                                    |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[0].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[10].g_data_sym_casc_buff.i_data_sym_casc_buff |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[11].g_data_sym_casc_buff.i_data_sym_casc_buff |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[12].g_data_sym_casc_buff.i_data_sym_casc_buff |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[13].g_data_sym_casc_buff.i_data_sym_casc_buff |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[14].g_data_sym_casc_buff.i_data_sym_casc_buff |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[1].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[2].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[3].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[4].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[5].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[6].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[7].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[8].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[9].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[0].i_madd                                                  |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[10].i_madd                                                 |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[11].i_madd                                                 |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[12].i_madd                                                 |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[13].i_madd                                                 |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[14].i_madd                                                 |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[15].i_madd                                                 |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[16].i_madd                                                 |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[1].i_madd                                                  |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[2].i_madd                                                  |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[3].i_madd                                                  |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[4].i_madd                                                  |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[5].i_madd                                                  |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[6].i_madd                                                  |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[7].i_madd                                                  |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[8].i_madd                                                  |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[9].i_madd                                                  |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.i_cntrl_src                                                                                      |    <0.001 |
|             g_parallel.i_data_in                                                                                        |    <0.001 |
|             g_parallel.i_latch_op                                                                                       |    <0.001 |
|             g_s_data_chan_fifo.i_s_data_chan_fifo                                                                       |    <0.001 |
|               fifo0                                                                                                     |    <0.001 |
|     lowpass0                                                                                                            |     0.007 |
|       U0                                                                                                                |     0.007 |
|         i_synth                                                                                                         |     0.007 |
|           g_single_rate.i_single_rate                                                                                   |     0.007 |
|             g_parallel.g_paths[0].g_mem_array[0].i_mem                                                                  |     0.000 |
|               g_individual.g_mem_b.i_mem_b                                                                              |     0.000 |
|               g_individual.i_mem_a                                                                                      |     0.000 |
|             g_parallel.g_paths[0].g_mem_array[1].i_mem                                                                  |     0.000 |
|               g_individual.g_mem_b.i_mem_b                                                                              |     0.000 |
|               g_individual.i_mem_a                                                                                      |     0.000 |
|             g_parallel.g_paths[0].g_mem_array[2].i_mem                                                                  |     0.000 |
|               g_individual.g_mem_b.i_mem_b                                                                              |     0.000 |
|               g_individual.i_mem_a                                                                                      |     0.000 |
|             g_parallel.g_paths[0].g_mem_array[3].i_mem                                                                  |     0.000 |
|               g_individual.g_mem_b.i_mem_b                                                                              |     0.000 |
|               g_individual.i_mem_a                                                                                      |     0.000 |
|             g_parallel.g_paths[0].g_mem_array[4].i_mem                                                                  |     0.000 |
|               g_individual.g_mem_b.i_mem_b                                                                              |     0.000 |
|               g_individual.i_mem_a                                                                                      |     0.000 |
|             g_parallel.g_paths[0].g_mem_array[5].i_mem                                                                  |     0.000 |
|               g_individual.g_mem_b.i_mem_b                                                                              |     0.000 |
|               g_individual.i_mem_a                                                                                      |     0.000 |
|             g_parallel.g_paths[0].g_mem_array[6].i_mem                                                                  |     0.000 |
|               g_individual.g_mem_b.i_mem_b                                                                              |     0.000 |
|               g_individual.i_mem_a                                                                                      |     0.000 |
|             g_parallel.g_paths[0].g_mem_array[7].i_mem                                                                  |     0.000 |
|               g_individual.g_mem_b.i_mem_b                                                                              |     0.000 |
|               g_individual.i_mem_a                                                                                      |     0.000 |
|             g_parallel.g_paths[0].g_mem_array[8].i_mem                                                                  |     0.000 |
|               g_individual.i_mem_a                                                                                      |     0.000 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].g_data_buff.i_data_buf                             |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].i_data_casc_dly                                    |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].g_data_buff.i_data_buf                            |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].i_data_casc_dly                                   |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].g_data_buff.i_data_buf                            |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].i_data_casc_dly                                   |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[12].g_data_buff.i_data_buf                            |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[12].i_data_casc_dly                                   |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[13].g_data_buff.i_data_buf                            |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[13].i_data_casc_dly                                   |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].g_data_buff.i_data_buf                            |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].i_data_casc_dly                                   |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[15].g_data_buff.i_data_buf                            |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[15].i_data_casc_dly                                   |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].g_data_buff.i_data_buf                             |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].i_data_casc_dly                                    |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].g_data_buff.i_data_buf                             |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].i_data_casc_dly                                    |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].g_data_buff.i_data_buf                             |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].i_data_casc_dly                                    |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[4].g_data_buff.i_data_buf                             |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[4].i_data_casc_dly                                    |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].g_data_buff.i_data_buf                             |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].i_data_casc_dly                                    |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].g_data_buff.i_data_buf                             |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].i_data_casc_dly                                    |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[7].g_data_buff.i_data_buf                             |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[7].i_data_casc_dly                                    |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[8].g_data_buff.i_data_buf                             |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[8].i_data_casc_dly                                    |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].g_data_buff.i_data_buf                             |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly                                    |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[0].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[10].g_data_sym_casc_buff.i_data_sym_casc_buff |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[11].g_data_sym_casc_buff.i_data_sym_casc_buff |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[12].g_data_sym_casc_buff.i_data_sym_casc_buff |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[13].g_data_sym_casc_buff.i_data_sym_casc_buff |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[14].g_data_sym_casc_buff.i_data_sym_casc_buff |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[1].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[2].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[3].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[4].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[5].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[6].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[7].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[8].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[9].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[0].i_madd                                                  |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[10].i_madd                                                 |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[11].i_madd                                                 |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[12].i_madd                                                 |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[13].i_madd                                                 |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[14].i_madd                                                 |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[15].i_madd                                                 |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[16].i_madd                                                 |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[1].i_madd                                                  |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[2].i_madd                                                  |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[3].i_madd                                                  |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[4].i_madd                                                  |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[5].i_madd                                                  |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[6].i_madd                                                  |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[7].i_madd                                                  |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[8].i_madd                                                  |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[9].i_madd                                                  |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.i_cntrl_src                                                                                      |    <0.001 |
|             g_parallel.i_data_in                                                                                        |    <0.001 |
|             g_parallel.i_latch_op                                                                                       |    <0.001 |
|             g_s_data_chan_fifo.i_s_data_chan_fifo                                                                       |    <0.001 |
|               fifo0                                                                                                     |    <0.001 |
|     lowpass1                                                                                                            |     0.007 |
|       U0                                                                                                                |     0.007 |
|         i_synth                                                                                                         |     0.007 |
|           g_single_rate.i_single_rate                                                                                   |     0.007 |
|             g_parallel.g_paths[0].g_mem_array[0].i_mem                                                                  |     0.000 |
|               g_individual.g_mem_b.i_mem_b                                                                              |     0.000 |
|               g_individual.i_mem_a                                                                                      |     0.000 |
|             g_parallel.g_paths[0].g_mem_array[1].i_mem                                                                  |     0.000 |
|               g_individual.g_mem_b.i_mem_b                                                                              |     0.000 |
|               g_individual.i_mem_a                                                                                      |     0.000 |
|             g_parallel.g_paths[0].g_mem_array[2].i_mem                                                                  |     0.000 |
|               g_individual.g_mem_b.i_mem_b                                                                              |     0.000 |
|               g_individual.i_mem_a                                                                                      |     0.000 |
|             g_parallel.g_paths[0].g_mem_array[3].i_mem                                                                  |     0.000 |
|               g_individual.g_mem_b.i_mem_b                                                                              |     0.000 |
|               g_individual.i_mem_a                                                                                      |     0.000 |
|             g_parallel.g_paths[0].g_mem_array[4].i_mem                                                                  |     0.000 |
|               g_individual.g_mem_b.i_mem_b                                                                              |     0.000 |
|               g_individual.i_mem_a                                                                                      |     0.000 |
|             g_parallel.g_paths[0].g_mem_array[5].i_mem                                                                  |     0.000 |
|               g_individual.g_mem_b.i_mem_b                                                                              |     0.000 |
|               g_individual.i_mem_a                                                                                      |     0.000 |
|             g_parallel.g_paths[0].g_mem_array[6].i_mem                                                                  |     0.000 |
|               g_individual.g_mem_b.i_mem_b                                                                              |     0.000 |
|               g_individual.i_mem_a                                                                                      |     0.000 |
|             g_parallel.g_paths[0].g_mem_array[7].i_mem                                                                  |     0.000 |
|               g_individual.g_mem_b.i_mem_b                                                                              |     0.000 |
|               g_individual.i_mem_a                                                                                      |     0.000 |
|             g_parallel.g_paths[0].g_mem_array[8].i_mem                                                                  |     0.000 |
|               g_individual.i_mem_a                                                                                      |     0.000 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].g_data_buff.i_data_buf                             |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[0].i_data_casc_dly                                    |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].g_data_buff.i_data_buf                            |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[10].i_data_casc_dly                                   |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].g_data_buff.i_data_buf                            |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[11].i_data_casc_dly                                   |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[12].g_data_buff.i_data_buf                            |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[12].i_data_casc_dly                                   |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[13].g_data_buff.i_data_buf                            |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[13].i_data_casc_dly                                   |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].g_data_buff.i_data_buf                            |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[14].i_data_casc_dly                                   |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[15].g_data_buff.i_data_buf                            |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[15].i_data_casc_dly                                   |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].g_data_buff.i_data_buf                             |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[1].i_data_casc_dly                                    |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].g_data_buff.i_data_buf                             |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[2].i_data_casc_dly                                    |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].g_data_buff.i_data_buf                             |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[3].i_data_casc_dly                                    |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[4].g_data_buff.i_data_buf                             |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[4].i_data_casc_dly                                    |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].g_data_buff.i_data_buf                             |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[5].i_data_casc_dly                                    |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].g_data_buff.i_data_buf                             |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[6].i_data_casc_dly                                    |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[7].g_data_buff.i_data_buf                             |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[7].i_data_casc_dly                                    |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[8].g_data_buff.i_data_buf                             |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[8].i_data_casc_dly                                    |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].g_data_buff.i_data_buf                             |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_array.g_data[9].i_data_casc_dly                                    |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[0].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[10].g_data_sym_casc_buff.i_data_sym_casc_buff |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[11].g_data_sym_casc_buff.i_data_sym_casc_buff |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[12].g_data_sym_casc_buff.i_data_sym_casc_buff |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[13].g_data_sym_casc_buff.i_data_sym_casc_buff |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[14].g_data_sym_casc_buff.i_data_sym_casc_buff |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[15].g_data_sym_casc_buff.i_data_sym_casc_buff |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[1].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[2].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[3].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[4].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[5].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[6].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[7].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[8].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_data_sym_array.g_data_sym[9].g_data_sym_casc_buff.i_data_sym_casc_buff  |    <0.001 |
|               g_buff.i_buff                                                                                             |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[0].i_madd                                                  |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[10].i_madd                                                 |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[11].i_madd                                                 |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[12].i_madd                                                 |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[13].i_madd                                                 |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[14].i_madd                                                 |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[15].i_madd                                                 |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[16].i_madd                                                 |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[1].i_madd                                                  |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[2].i_madd                                                  |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[3].i_madd                                                  |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[4].i_madd                                                  |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[5].i_madd                                                  |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[6].i_madd                                                  |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[7].i_madd                                                  |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[8].i_madd                                                  |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.g_paths[0].g_symmetric.g_madds.g_madd[9].i_madd                                                  |    <0.001 |
|               i_addsub_mult_add                                                                                         |    <0.001 |
|             g_parallel.i_cntrl_src                                                                                      |    <0.001 |
|             g_parallel.i_data_in                                                                                        |    <0.001 |
|             g_parallel.i_latch_op                                                                                       |    <0.001 |
|             g_s_data_chan_fifo.i_s_data_chan_fifo                                                                       |    <0.001 |
|               fifo0                                                                                                     |    <0.001 |
|   myFskMod                                                                                                              |     0.001 |
|     u0                                                                                                                  |    <0.001 |
|       U0                                                                                                                |    <0.001 |
|         i_synth                                                                                                         |    <0.001 |
|           i_dds                                                                                                         |    <0.001 |
|             I_PHASEGEN.i_conventional_accum.i_accum                                                                     |    <0.001 |
|               i_fabric.i_common.i_phase_acc                                                                             |    <0.001 |
|               i_fabric.i_one_channel.i_accum                                                                            |    <0.001 |
|             I_PHASEGEN.i_conventional_accum.i_dither.i_dither                                                           |    <0.001 |
|             I_PHASEGEN.i_conventional_accum.i_fabric.i_dither_add.i_dither_add                                          |    <0.001 |
|             I_PHASEGEN.i_conventional_accum.i_fabric.i_dither_pipe                                                      |    <0.001 |
|             I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe                                                      |    <0.001 |
|             I_SINCOS.i_std_rom.i_rom                                                                                    |    <0.001 |
|               i_rtl.i_quarter_table.i_addr_reg_c                                                                        |    <0.001 |
|               i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls                                                       |    <0.001 |
|               i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms                                                       |    <0.001 |
|               i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls                                                       |    <0.001 |
|               i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms                                                       |    <0.001 |
|               i_rtl.i_quarter_table.i_rom_reg_a                                                                         |    <0.001 |
|     u1                                                                                                                  |    <0.001 |
|       U0                                                                                                                |    <0.001 |
|         i_synth                                                                                                         |    <0.001 |
|           i_dds                                                                                                         |    <0.001 |
|             I_PHASEGEN.i_conventional_accum.i_accum                                                                     |    <0.001 |
|               i_fabric.i_common.i_phase_acc                                                                             |    <0.001 |
|               i_fabric.i_one_channel.i_accum                                                                            |    <0.001 |
|             I_PHASEGEN.i_conventional_accum.i_dither.i_dither                                                           |    <0.001 |
|             I_PHASEGEN.i_conventional_accum.i_fabric.i_dither_add.i_dither_add                                          |    <0.001 |
|             I_PHASEGEN.i_conventional_accum.i_fabric.i_dither_pipe                                                      |    <0.001 |
|             I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe                                                      |    <0.001 |
|             I_SINCOS.i_std_rom.i_rom                                                                                    |    <0.001 |
|               i_rtl.i_quarter_table.i_addr_reg_c                                                                        |    <0.001 |
|               i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls                                                       |    <0.001 |
|               i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms                                                       |    <0.001 |
|               i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls                                                       |    <0.001 |
|               i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms                                                       |    <0.001 |
|               i_rtl.i_quarter_table.i_rom_reg_a                                                                         |    <0.001 |
+-------------------------------------------------------------------------------------------------------------------------+-----------+


