{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621476534106 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621476534117 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 20 03:08:53 2021 " "Processing started: Thu May 20 03:08:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621476534117 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476534117 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MiniProject -c MiniProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off MiniProject -c MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476534117 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621476534987 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621476534987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score_display.v 1 1 " "Found 1 design units, including 1 entities, in source file score_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 score_display " "Found entity 1: score_display" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621476547967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476547967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/flap_3_pos45_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/flap_3_pos45_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 flap_3_pos45_rom " "Found entity 1: flap_3_pos45_rom" {  } { { "sprites/flap_3_pos45_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/flap_3_pos45_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621476547972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476547972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/flap_3_neg45_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/flap_3_neg45_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 flap_3_neg45_rom " "Found entity 1: flap_3_neg45_rom" {  } { { "sprites/flap_3_neg45_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/flap_3_neg45_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621476547980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476547980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/flap_2_pos45_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/flap_2_pos45_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 flap_2_pos45_rom " "Found entity 1: flap_2_pos45_rom" {  } { { "sprites/flap_2_pos45_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/flap_2_pos45_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621476547986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476547986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/flap_2_neg45_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/flap_2_neg45_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 flap_2_neg45_rom " "Found entity 1: flap_2_neg45_rom" {  } { { "sprites/flap_2_neg45_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/flap_2_neg45_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621476547993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476547993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/flap_1_pos45_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/flap_1_pos45_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 flap_1_pos45_rom " "Found entity 1: flap_1_pos45_rom" {  } { { "sprites/flap_1_pos45_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/flap_1_pos45_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621476547999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476547999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/flap_1_neg45_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/flap_1_neg45_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 flap_1_neg45_rom " "Found entity 1: flap_1_neg45_rom" {  } { { "sprites/flap_1_neg45_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/flap_1_neg45_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621476548005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/title_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/title_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 title_rom " "Found entity 1: title_rom" {  } { { "sprites/title_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/title_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621476548016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/score_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/score_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 score_rom " "Found entity 1: score_rom" {  } { { "sprites/score_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/score_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621476548036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/pipe_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/pipe_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_rom " "Found entity 1: pipe_rom" {  } { { "sprites/pipe_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/pipe_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621476548049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/pause_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/pause_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 pause_rom " "Found entity 1: pause_rom" {  } { { "sprites/pause_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/pause_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621476548054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/numbers_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/numbers_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 numbers_rom " "Found entity 1: numbers_rom" {  } { { "sprites/numbers_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/numbers_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621476548061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/medals_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/medals_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 medals_rom " "Found entity 1: medals_rom" {  } { { "sprites/medals_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/medals_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621476548070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/game_over_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/game_over_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_over_rom " "Found entity 1: game_over_rom" {  } { { "sprites/game_over_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/game_over_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621476548081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/floor_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/floor_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 floor_rom " "Found entity 1: floor_rom" {  } { { "sprites/floor_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/floor_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621476548092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/flap_3_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/flap_3_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 flap_3_rom " "Found entity 1: flap_3_rom" {  } { { "sprites/flap_3_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/flap_3_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621476548098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/flap_2_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/flap_2_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 flap_2_rom " "Found entity 1: flap_2_rom" {  } { { "sprites/flap_2_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/flap_2_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621476548105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/flap_1_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/flap_1_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 flap_1_rom " "Found entity 1: flap_1_rom" {  } { { "sprites/flap_1_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/flap_1_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621476548111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/background_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/background_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 background_rom " "Found entity 1: background_rom" {  } { { "sprites/background_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/background_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621476548139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_gen " "Found entity 1: vga_gen" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621476548145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548145 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clk_divider.v(31) " "Verilog HDL information at clk_divider.v(31): always construct contains both blocking and non-blocking assignments" {  } { { "clk_divider.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/clk_divider.v" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1621476548148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "clk_divider.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/clk_divider.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621476548150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "key_filter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/key_filter.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621476548154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548154 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "image_renderer.v " "Can't analyze file -- file image_renderer.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1621476548161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_input.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_input " "Found entity 1: keyboard_input" {  } { { "keyboard_input.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/keyboard_input.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621476548165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bird_physics.v 1 1 " "Found 1 design units, including 1 entities, in source file bird_physics.v" { { "Info" "ISGN_ENTITY_NAME" "1 bird_physics " "Found entity 1: bird_physics" {  } { { "bird_physics.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/bird_physics.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621476548170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548170 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pause PAUSE game_FSM.v(22) " "Verilog HDL Declaration information at game_FSM.v(22): object \"pause\" differs only in case from object \"PAUSE\" in the same scope" {  } { { "game_FSM.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/game_FSM.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1621476548173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file game_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_FSM " "Found entity 1: game_FSM" {  } { { "game_FSM.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/game_FSM.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621476548175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "collision_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file collision_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 collision_detection " "Found entity 1: collision_detection" {  } { { "collision_detection.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/collision_detection.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621476548179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548179 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "rand pipes.v(47) " "Verilog HDL Declaration warning at pipes.v(47): \"rand\" is SystemVerilog-2005 keyword" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1621476548182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes.v 1 1 " "Found 1 design units, including 1 entities, in source file pipes.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipes " "Found entity 1: pipes" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621476548185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548185 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA vga flappy_bird.v(52) " "Verilog HDL Declaration information at flappy_bird.v(52): object \"VGA\" differs only in case from object \"vga\" in the same scope" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 52 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1621476548187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flappy_bird.v 1 1 " "Found 1 design units, including 1 entities, in source file flappy_bird.v" { { "Info" "ISGN_ENTITY_NAME" "1 flappy_bird " "Found entity 1: flappy_bird" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621476548189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7seg " "Found entity 1: hex_to_7seg" {  } { { "hex_to_7seg.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/hex_to_7seg.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621476548194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_BCD " "Found entity 1: bin_to_BCD" {  } { { "bin_to_BCD.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/bin_to_BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621476548200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_number_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file random_number_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 random_number_gen " "Found entity 1: random_number_gen" {  } { { "random_number_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/random_number_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621476548205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_rendering.v 1 1 " "Found 1 design units, including 1 entities, in source file image_rendering.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_rendering " "Found entity 1: image_rendering" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621476548211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548211 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "flappy_bird " "Elaborating entity \"flappy_bird\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621476548471 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 flappy_bird.v(227) " "Verilog HDL assignment warning at flappy_bird.v(227): truncated value with size 32 to match size of target (10)" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621476548474 "|flappy_bird"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:VGA " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:VGA\"" {  } { { "flappy_bird.v" "VGA" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621476548476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:BG " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:BG\"" {  } { { "flappy_bird.v" "BG" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621476548479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:FLOOR " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:FLOOR\"" {  } { { "flappy_bird.v" "FLOOR" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621476548482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_gen vga_gen:vga " "Elaborating entity \"vga_gen\" for hierarchy \"vga_gen:vga\"" {  } { { "flappy_bird.v" "vga" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621476548484 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_gen.v(31) " "Verilog HDL assignment warning at vga_gen.v(31): truncated value with size 32 to match size of target (16)" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621476548485 "|flappy_bird|vga_gen:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_gen.v(44) " "Verilog HDL assignment warning at vga_gen.v(44): truncated value with size 32 to match size of target (16)" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621476548485 "|flappy_bird|vga_gen:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_gen.v(56) " "Verilog HDL assignment warning at vga_gen.v(56): truncated value with size 32 to match size of target (1)" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621476548485 "|flappy_bird|vga_gen:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_gen.v(57) " "Verilog HDL assignment warning at vga_gen.v(57): truncated value with size 32 to match size of target (1)" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621476548485 "|flappy_bird|vga_gen:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_gen.v(58) " "Verilog HDL assignment warning at vga_gen.v(58): truncated value with size 32 to match size of target (1)" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621476548485 "|flappy_bird|vga_gen:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_input keyboard_input:kb " "Elaborating entity \"keyboard_input\" for hierarchy \"keyboard_input:kb\"" {  } { { "flappy_bird.v" "kb" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621476548487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter keyboard_input:kb\|key_filter:p_edge " "Elaborating entity \"key_filter\" for hierarchy \"keyboard_input:kb\|key_filter:p_edge\"" {  } { { "keyboard_input.v" "p_edge" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/keyboard_input.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621476548490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_FSM game_FSM:FSM " "Elaborating entity \"game_FSM\" for hierarchy \"game_FSM:FSM\"" {  } { { "flappy_bird.v" "FSM" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621476548493 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "game_FSM.v(42) " "Verilog HDL Case Statement information at game_FSM.v(42): all case item expressions in this case statement are onehot" {  } { { "game_FSM.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/game_FSM.v" 42 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1621476548494 "|game_FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bird_physics bird_physics:physics " "Elaborating entity \"bird_physics\" for hierarchy \"bird_physics:physics\"" {  } { { "flappy_bird.v" "physics" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621476548496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision_detection collision_detection:detect " "Elaborating entity \"collision_detection\" for hierarchy \"collision_detection:detect\"" {  } { { "flappy_bird.v" "detect" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621476548501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipes pipes:pipe_shift " "Elaborating entity \"pipes\" for hierarchy \"pipes:pipe_shift\"" {  } { { "flappy_bird.v" "pipe_shift" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621476548505 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "pipes.v(75) " "Verilog HDL Case Statement information at pipes.v(75): all case item expressions in this case statement are onehot" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1621476548509 "|flappy_bird|pipes:pipe_shift"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_number_gen pipes:pipe_shift\|random_number_gen:rand " "Elaborating entity \"random_number_gen\" for hierarchy \"pipes:pipe_shift\|random_number_gen:rand\"" {  } { { "pipes.v" "rand" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621476548512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_display score_display:score " "Elaborating entity \"score_display\" for hierarchy \"score_display:score\"" {  } { { "flappy_bird.v" "score" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621476548514 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hiscore score_display.v(37) " "Verilog HDL Always Construct warning at score_display.v(37): variable \"hiscore\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621476548516 "|flappy_bird|score_display:score"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hiscore score_display.v(32) " "Verilog HDL Always Construct warning at score_display.v(32): inferring latch(es) for variable \"hiscore\", which holds its previous value in one or more paths through the always construct" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1621476548516 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[0\] score_display.v(37) " "Inferred latch for \"hiscore\[0\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548516 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[1\] score_display.v(37) " "Inferred latch for \"hiscore\[1\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548516 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[2\] score_display.v(37) " "Inferred latch for \"hiscore\[2\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548516 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[3\] score_display.v(37) " "Inferred latch for \"hiscore\[3\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548516 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[4\] score_display.v(37) " "Inferred latch for \"hiscore\[4\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548516 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[5\] score_display.v(37) " "Inferred latch for \"hiscore\[5\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548516 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[6\] score_display.v(37) " "Inferred latch for \"hiscore\[6\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548516 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[7\] score_display.v(37) " "Inferred latch for \"hiscore\[7\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548516 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[8\] score_display.v(37) " "Inferred latch for \"hiscore\[8\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548516 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[9\] score_display.v(37) " "Inferred latch for \"hiscore\[9\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548516 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[10\] score_display.v(37) " "Inferred latch for \"hiscore\[10\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548516 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[11\] score_display.v(37) " "Inferred latch for \"hiscore\[11\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548516 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[12\] score_display.v(37) " "Inferred latch for \"hiscore\[12\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548516 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[13\] score_display.v(37) " "Inferred latch for \"hiscore\[13\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548516 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[14\] score_display.v(37) " "Inferred latch for \"hiscore\[14\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548516 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[15\] score_display.v(37) " "Inferred latch for \"hiscore\[15\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548516 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[16\] score_display.v(37) " "Inferred latch for \"hiscore\[16\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548517 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[17\] score_display.v(37) " "Inferred latch for \"hiscore\[17\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548517 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[18\] score_display.v(37) " "Inferred latch for \"hiscore\[18\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548517 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[19\] score_display.v(37) " "Inferred latch for \"hiscore\[19\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548517 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[20\] score_display.v(37) " "Inferred latch for \"hiscore\[20\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548517 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[21\] score_display.v(37) " "Inferred latch for \"hiscore\[21\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548517 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[22\] score_display.v(37) " "Inferred latch for \"hiscore\[22\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548517 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[23\] score_display.v(37) " "Inferred latch for \"hiscore\[23\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548517 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[24\] score_display.v(37) " "Inferred latch for \"hiscore\[24\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548517 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[25\] score_display.v(37) " "Inferred latch for \"hiscore\[25\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548517 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[26\] score_display.v(37) " "Inferred latch for \"hiscore\[26\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548517 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[27\] score_display.v(37) " "Inferred latch for \"hiscore\[27\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548517 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[28\] score_display.v(37) " "Inferred latch for \"hiscore\[28\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548517 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[29\] score_display.v(37) " "Inferred latch for \"hiscore\[29\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548517 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[30\] score_display.v(37) " "Inferred latch for \"hiscore\[30\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548517 "|flappy_bird|score_display:score"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hiscore\[31\] score_display.v(37) " "Inferred latch for \"hiscore\[31\]\" at score_display.v(37)" {  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548517 "|flappy_bird|score_display:score"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_BCD score_display:score\|bin_to_BCD:scr " "Elaborating entity \"bin_to_BCD\" for hierarchy \"score_display:score\|bin_to_BCD:scr\"" {  } { { "score_display.v" "scr" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621476548519 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin_to_BCD.v(19) " "Verilog HDL assignment warning at bin_to_BCD.v(19): truncated value with size 32 to match size of target (4)" {  } { { "bin_to_BCD.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/bin_to_BCD.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621476548520 "|bin_to_BCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_7seg score_display:score\|hex_to_7seg:seven_seg_loop\[0\].display " "Elaborating entity \"hex_to_7seg\" for hierarchy \"score_display:score\|hex_to_7seg:seven_seg_loop\[0\].display\"" {  } { { "score_display.v" "seven_seg_loop\[0\].display" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621476548524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_rendering image_rendering:display " "Elaborating entity \"image_rendering\" for hierarchy \"image_rendering:display\"" {  } { { "flappy_bird.v" "display" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621476548536 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "image_rendering.v(89) " "Verilog HDL Case Statement information at image_rendering.v(89): all case item expressions in this case statement are onehot" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 89 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1621476548543 "|flappy_bird|image_rendering:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 image_rendering.v(291) " "Verilog HDL assignment warning at image_rendering.v(291): truncated value with size 32 to match size of target (16)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621476548557 "|flappy_bird|image_rendering:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 image_rendering.v(300) " "Verilog HDL assignment warning at image_rendering.v(300): truncated value with size 32 to match size of target (16)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621476548557 "|flappy_bird|image_rendering:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pipe_btm_gfx image_rendering.v(372) " "Verilog HDL Always Construct warning at image_rendering.v(372): variable \"pipe_btm_gfx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 372 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621476548585 "|flappy_bird|image_rendering:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pipe_top_gfx image_rendering.v(376) " "Verilog HDL Always Construct warning at image_rendering.v(376): variable \"pipe_top_gfx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 376 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621476548586 "|flappy_bird|image_rendering:display"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pipe_row image_rendering.v(363) " "Verilog HDL Always Construct warning at image_rendering.v(363): inferring latch(es) for variable \"pipe_row\", which holds its previous value in one or more paths through the always construct" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1621476548589 "|flappy_bird|image_rendering:display"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pipe_col image_rendering.v(363) " "Verilog HDL Always Construct warning at image_rendering.v(363): inferring latch(es) for variable \"pipe_col\", which holds its previous value in one or more paths through the always construct" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1621476548589 "|flappy_bird|image_rendering:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "game_state image_rendering.v(438) " "Verilog HDL Always Construct warning at image_rendering.v(438): variable \"game_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 438 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621476548609 "|flappy_bird|image_rendering:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score_BCD image_rendering.v(449) " "Verilog HDL Always Construct warning at image_rendering.v(449): variable \"score_BCD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 449 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621476548609 "|flappy_bird|image_rendering:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score_BCD image_rendering.v(451) " "Verilog HDL Always Construct warning at image_rendering.v(451): variable \"score_BCD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 451 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621476548609 "|flappy_bird|image_rendering:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score_BCD image_rendering.v(468) " "Verilog HDL Always Construct warning at image_rendering.v(468): variable \"score_BCD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 468 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621476548611 "|flappy_bird|image_rendering:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score_BCD image_rendering.v(470) " "Verilog HDL Always Construct warning at image_rendering.v(470): variable \"score_BCD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 470 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621476548611 "|flappy_bird|image_rendering:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hiscore_BCD image_rendering.v(481) " "Verilog HDL Always Construct warning at image_rendering.v(481): variable \"hiscore_BCD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 481 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621476548612 "|flappy_bird|image_rendering:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hiscore_BCD image_rendering.v(483) " "Verilog HDL Always Construct warning at image_rendering.v(483): variable \"hiscore_BCD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 483 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621476548612 "|flappy_bird|image_rendering:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score_BCD image_rendering.v(496) " "Verilog HDL Always Construct warning at image_rendering.v(496): variable \"score_BCD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 496 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621476548616 "|flappy_bird|image_rendering:display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "score_BCD image_rendering.v(502) " "Verilog HDL Always Construct warning at image_rendering.v(502): variable \"score_BCD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 502 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1621476548617 "|flappy_bird|image_rendering:display"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "image_rendering.v(438) " "Verilog HDL Case Statement warning at image_rendering.v(438): incomplete case statement has no default case item" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 438 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1621476548617 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "image_rendering.v(438) " "Verilog HDL Case Statement information at image_rendering.v(438): all case item expressions in this case statement are onehot" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 438 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1621476548618 "|flappy_bird|image_rendering:display"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i image_rendering.v(433) " "Verilog HDL Always Construct warning at image_rendering.v(433): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 433 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1621476548620 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[0\] image_rendering.v(363) " "Inferred latch for \"pipe_col\[0\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548643 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[1\] image_rendering.v(363) " "Inferred latch for \"pipe_col\[1\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548643 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[2\] image_rendering.v(363) " "Inferred latch for \"pipe_col\[2\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548643 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[3\] image_rendering.v(363) " "Inferred latch for \"pipe_col\[3\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548643 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[4\] image_rendering.v(363) " "Inferred latch for \"pipe_col\[4\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548643 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[5\] image_rendering.v(363) " "Inferred latch for \"pipe_col\[5\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548643 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[6\] image_rendering.v(363) " "Inferred latch for \"pipe_col\[6\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548643 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[7\] image_rendering.v(363) " "Inferred latch for \"pipe_col\[7\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548643 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[8\] image_rendering.v(363) " "Inferred latch for \"pipe_col\[8\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548644 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[9\] image_rendering.v(363) " "Inferred latch for \"pipe_col\[9\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548644 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[10\] image_rendering.v(363) " "Inferred latch for \"pipe_col\[10\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548644 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[11\] image_rendering.v(363) " "Inferred latch for \"pipe_col\[11\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548644 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[12\] image_rendering.v(363) " "Inferred latch for \"pipe_col\[12\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548644 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[13\] image_rendering.v(363) " "Inferred latch for \"pipe_col\[13\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548644 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[14\] image_rendering.v(363) " "Inferred latch for \"pipe_col\[14\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548644 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[15\] image_rendering.v(363) " "Inferred latch for \"pipe_col\[15\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548644 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[16\] image_rendering.v(363) " "Inferred latch for \"pipe_col\[16\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548644 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[17\] image_rendering.v(363) " "Inferred latch for \"pipe_col\[17\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548645 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[18\] image_rendering.v(363) " "Inferred latch for \"pipe_col\[18\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548645 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[19\] image_rendering.v(363) " "Inferred latch for \"pipe_col\[19\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548645 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[20\] image_rendering.v(363) " "Inferred latch for \"pipe_col\[20\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548645 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[21\] image_rendering.v(363) " "Inferred latch for \"pipe_col\[21\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548645 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[22\] image_rendering.v(363) " "Inferred latch for \"pipe_col\[22\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548645 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[23\] image_rendering.v(363) " "Inferred latch for \"pipe_col\[23\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548645 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[24\] image_rendering.v(363) " "Inferred latch for \"pipe_col\[24\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548645 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[25\] image_rendering.v(363) " "Inferred latch for \"pipe_col\[25\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548645 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[26\] image_rendering.v(363) " "Inferred latch for \"pipe_col\[26\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548646 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[27\] image_rendering.v(363) " "Inferred latch for \"pipe_col\[27\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548646 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[28\] image_rendering.v(363) " "Inferred latch for \"pipe_col\[28\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548646 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[29\] image_rendering.v(363) " "Inferred latch for \"pipe_col\[29\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548646 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[30\] image_rendering.v(363) " "Inferred latch for \"pipe_col\[30\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548646 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_col\[31\] image_rendering.v(363) " "Inferred latch for \"pipe_col\[31\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548646 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[0\] image_rendering.v(363) " "Inferred latch for \"pipe_row\[0\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548646 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[1\] image_rendering.v(363) " "Inferred latch for \"pipe_row\[1\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548646 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[2\] image_rendering.v(363) " "Inferred latch for \"pipe_row\[2\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548646 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[3\] image_rendering.v(363) " "Inferred latch for \"pipe_row\[3\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548646 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[4\] image_rendering.v(363) " "Inferred latch for \"pipe_row\[4\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548646 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[5\] image_rendering.v(363) " "Inferred latch for \"pipe_row\[5\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548646 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[6\] image_rendering.v(363) " "Inferred latch for \"pipe_row\[6\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548647 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[7\] image_rendering.v(363) " "Inferred latch for \"pipe_row\[7\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548647 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[8\] image_rendering.v(363) " "Inferred latch for \"pipe_row\[8\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548647 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[9\] image_rendering.v(363) " "Inferred latch for \"pipe_row\[9\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548647 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[10\] image_rendering.v(363) " "Inferred latch for \"pipe_row\[10\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548647 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[11\] image_rendering.v(363) " "Inferred latch for \"pipe_row\[11\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548647 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[12\] image_rendering.v(363) " "Inferred latch for \"pipe_row\[12\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548647 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[13\] image_rendering.v(363) " "Inferred latch for \"pipe_row\[13\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548647 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[14\] image_rendering.v(363) " "Inferred latch for \"pipe_row\[14\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548647 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[15\] image_rendering.v(363) " "Inferred latch for \"pipe_row\[15\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548647 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[16\] image_rendering.v(363) " "Inferred latch for \"pipe_row\[16\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548648 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[17\] image_rendering.v(363) " "Inferred latch for \"pipe_row\[17\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548648 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[18\] image_rendering.v(363) " "Inferred latch for \"pipe_row\[18\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548648 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[19\] image_rendering.v(363) " "Inferred latch for \"pipe_row\[19\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548648 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[20\] image_rendering.v(363) " "Inferred latch for \"pipe_row\[20\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548648 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[21\] image_rendering.v(363) " "Inferred latch for \"pipe_row\[21\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548648 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[22\] image_rendering.v(363) " "Inferred latch for \"pipe_row\[22\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548648 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[23\] image_rendering.v(363) " "Inferred latch for \"pipe_row\[23\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548648 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[24\] image_rendering.v(363) " "Inferred latch for \"pipe_row\[24\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548648 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[25\] image_rendering.v(363) " "Inferred latch for \"pipe_row\[25\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548648 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[26\] image_rendering.v(363) " "Inferred latch for \"pipe_row\[26\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548649 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[27\] image_rendering.v(363) " "Inferred latch for \"pipe_row\[27\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548649 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[28\] image_rendering.v(363) " "Inferred latch for \"pipe_row\[28\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548649 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[29\] image_rendering.v(363) " "Inferred latch for \"pipe_row\[29\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548649 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[30\] image_rendering.v(363) " "Inferred latch for \"pipe_row\[30\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548649 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_row\[31\] image_rendering.v(363) " "Inferred latch for \"pipe_row\[31\]\" at image_rendering.v(363)" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476548649 "|flappy_bird|image_rendering:display"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "bird_colour " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"bird_colour\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1621476548714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flap_1_rom image_rendering:display\|flap_1_rom:bird1 " "Elaborating entity \"flap_1_rom\" for hierarchy \"image_rendering:display\|flap_1_rom:bird1\"" {  } { { "image_rendering.v" "bird1" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621476548761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flap_1_pos45_rom image_rendering:display\|flap_1_pos45_rom:bird1_pos " "Elaborating entity \"flap_1_pos45_rom\" for hierarchy \"image_rendering:display\|flap_1_pos45_rom:bird1_pos\"" {  } { { "image_rendering.v" "bird1_pos" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621476548764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flap_1_neg45_rom image_rendering:display\|flap_1_neg45_rom:bird1_neg " "Elaborating entity \"flap_1_neg45_rom\" for hierarchy \"image_rendering:display\|flap_1_neg45_rom:bird1_neg\"" {  } { { "image_rendering.v" "bird1_neg" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621476548767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flap_2_rom image_rendering:display\|flap_2_rom:bird2 " "Elaborating entity \"flap_2_rom\" for hierarchy \"image_rendering:display\|flap_2_rom:bird2\"" {  } { { "image_rendering.v" "bird2" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621476548770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flap_2_pos45_rom image_rendering:display\|flap_2_pos45_rom:bird2_pos " "Elaborating entity \"flap_2_pos45_rom\" for hierarchy \"image_rendering:display\|flap_2_pos45_rom:bird2_pos\"" {  } { { "image_rendering.v" "bird2_pos" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621476548773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flap_2_neg45_rom image_rendering:display\|flap_2_neg45_rom:bird2_neg " "Elaborating entity \"flap_2_neg45_rom\" for hierarchy \"image_rendering:display\|flap_2_neg45_rom:bird2_neg\"" {  } { { "image_rendering.v" "bird2_neg" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621476548776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flap_3_rom image_rendering:display\|flap_3_rom:bird3 " "Elaborating entity \"flap_3_rom\" for hierarchy \"image_rendering:display\|flap_3_rom:bird3\"" {  } { { "image_rendering.v" "bird3" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621476548779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flap_3_pos45_rom image_rendering:display\|flap_3_pos45_rom:bird3_pos " "Elaborating entity \"flap_3_pos45_rom\" for hierarchy \"image_rendering:display\|flap_3_pos45_rom:bird3_pos\"" {  } { { "image_rendering.v" "bird3_pos" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621476548782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flap_3_neg45_rom image_rendering:display\|flap_3_neg45_rom:bird3_neg " "Elaborating entity \"flap_3_neg45_rom\" for hierarchy \"image_rendering:display\|flap_3_neg45_rom:bird3_neg\"" {  } { { "image_rendering.v" "bird3_neg" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621476548784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "title_rom image_rendering:display\|title_rom:title " "Elaborating entity \"title_rom\" for hierarchy \"image_rendering:display\|title_rom:title\"" {  } { { "image_rendering.v" "title" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621476548787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pause_rom image_rendering:display\|pause_rom:pause_icon " "Elaborating entity \"pause_rom\" for hierarchy \"image_rendering:display\|pause_rom:pause_icon\"" {  } { { "image_rendering.v" "pause_icon" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621476548805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background_rom image_rendering:display\|background_rom:bg " "Elaborating entity \"background_rom\" for hierarchy \"image_rendering:display\|background_rom:bg\"" {  } { { "image_rendering.v" "bg" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621476548807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "floor_rom image_rendering:display\|floor_rom:floor " "Elaborating entity \"floor_rom\" for hierarchy \"image_rendering:display\|floor_rom:floor\"" {  } { { "image_rendering.v" "floor" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621476548888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_rom image_rendering:display\|pipe_rom:pipe " "Elaborating entity \"pipe_rom\" for hierarchy \"image_rendering:display\|pipe_rom:pipe\"" {  } { { "image_rendering.v" "pipe" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621476548908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_over_rom image_rendering:display\|game_over_rom:over " "Elaborating entity \"game_over_rom\" for hierarchy \"image_rendering:display\|game_over_rom:over\"" {  } { { "image_rendering.v" "over" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621476548910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_rom image_rendering:display\|score_rom:scr " "Elaborating entity \"score_rom\" for hierarchy \"image_rendering:display\|score_rom:scr\"" {  } { { "image_rendering.v" "scr" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621476548929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numbers_rom image_rendering:display\|numbers_rom:num " "Elaborating entity \"numbers_rom\" for hierarchy \"image_rendering:display\|numbers_rom:num\"" {  } { { "image_rendering.v" "num" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621476548931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "medals_rom image_rendering:display\|medals_rom:medal " "Elaborating entity \"medals_rom\" for hierarchy \"image_rendering:display\|medals_rom:medal\"" {  } { { "image_rendering.v" "medal" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621476548934 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[31\] " "Net \"X\[31\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549837 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[30\] " "Net \"X\[30\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549837 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[29\] " "Net \"X\[29\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549837 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[28\] " "Net \"X\[28\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549837 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[27\] " "Net \"X\[27\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549837 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[26\] " "Net \"X\[26\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549837 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[25\] " "Net \"X\[25\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549837 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[24\] " "Net \"X\[24\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549837 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[23\] " "Net \"X\[23\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549837 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[22\] " "Net \"X\[22\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549837 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[21\] " "Net \"X\[21\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549837 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[20\] " "Net \"X\[20\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549837 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[19\] " "Net \"X\[19\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549837 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[18\] " "Net \"X\[18\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549837 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[17\] " "Net \"X\[17\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549837 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[16\] " "Net \"X\[16\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549837 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[31\] " "Net \"Y\[31\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549837 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[30\] " "Net \"Y\[30\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549837 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[29\] " "Net \"Y\[29\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549837 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[28\] " "Net \"Y\[28\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549837 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[27\] " "Net \"Y\[27\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549837 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[26\] " "Net \"Y\[26\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549837 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[25\] " "Net \"Y\[25\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549837 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[24\] " "Net \"Y\[24\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549837 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[23\] " "Net \"Y\[23\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549837 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[22\] " "Net \"Y\[22\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549837 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[21\] " "Net \"Y\[21\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549837 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[20\] " "Net \"Y\[20\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549837 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[19\] " "Net \"Y\[19\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549837 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[18\] " "Net \"Y\[18\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549837 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[17\] " "Net \"Y\[17\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549837 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[16\] " "Net \"Y\[16\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549837 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1621476549837 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[31\] " "Net \"X\[31\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[30\] " "Net \"X\[30\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[29\] " "Net \"X\[29\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[28\] " "Net \"X\[28\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[27\] " "Net \"X\[27\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[26\] " "Net \"X\[26\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[25\] " "Net \"X\[25\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[24\] " "Net \"X\[24\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[23\] " "Net \"X\[23\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[22\] " "Net \"X\[22\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[21\] " "Net \"X\[21\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[20\] " "Net \"X\[20\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[19\] " "Net \"X\[19\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[18\] " "Net \"X\[18\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[17\] " "Net \"X\[17\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[16\] " "Net \"X\[16\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[31\] " "Net \"Y\[31\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[30\] " "Net \"Y\[30\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[29\] " "Net \"Y\[29\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[28\] " "Net \"Y\[28\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[27\] " "Net \"Y\[27\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[26\] " "Net \"Y\[26\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[25\] " "Net \"Y\[25\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[24\] " "Net \"Y\[24\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[23\] " "Net \"Y\[23\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[22\] " "Net \"Y\[22\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[21\] " "Net \"Y\[21\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[20\] " "Net \"Y\[20\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[19\] " "Net \"Y\[19\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[18\] " "Net \"Y\[18\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[17\] " "Net \"Y\[17\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549838 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[16\] " "Net \"Y\[16\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549838 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1621476549838 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[31\] " "Net \"X\[31\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549840 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[30\] " "Net \"X\[30\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549840 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[29\] " "Net \"X\[29\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549840 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[28\] " "Net \"X\[28\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549840 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[27\] " "Net \"X\[27\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549840 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[26\] " "Net \"X\[26\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549840 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[25\] " "Net \"X\[25\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549840 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[24\] " "Net \"X\[24\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549840 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[23\] " "Net \"X\[23\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549840 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[22\] " "Net \"X\[22\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549840 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[21\] " "Net \"X\[21\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549840 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[20\] " "Net \"X\[20\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549840 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[19\] " "Net \"X\[19\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549840 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[18\] " "Net \"X\[18\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549840 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[17\] " "Net \"X\[17\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549840 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[16\] " "Net \"X\[16\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549840 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[31\] " "Net \"Y\[31\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549840 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[30\] " "Net \"Y\[30\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549840 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[29\] " "Net \"Y\[29\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549840 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[28\] " "Net \"Y\[28\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549840 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[27\] " "Net \"Y\[27\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549840 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[26\] " "Net \"Y\[26\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549840 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[25\] " "Net \"Y\[25\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549840 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[24\] " "Net \"Y\[24\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549840 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[23\] " "Net \"Y\[23\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549840 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[22\] " "Net \"Y\[22\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549840 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[21\] " "Net \"Y\[21\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549840 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[20\] " "Net \"Y\[20\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549840 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[19\] " "Net \"Y\[19\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549840 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[18\] " "Net \"Y\[18\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549840 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[17\] " "Net \"Y\[17\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549840 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[16\] " "Net \"Y\[16\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549840 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1621476549840 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[31\] " "Net \"X\[31\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549841 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[30\] " "Net \"X\[30\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549841 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[29\] " "Net \"X\[29\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549841 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[28\] " "Net \"X\[28\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549841 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[27\] " "Net \"X\[27\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549841 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[26\] " "Net \"X\[26\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549841 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[25\] " "Net \"X\[25\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549841 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[24\] " "Net \"X\[24\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549841 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[23\] " "Net \"X\[23\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549841 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[22\] " "Net \"X\[22\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549841 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[21\] " "Net \"X\[21\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549841 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[20\] " "Net \"X\[20\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549841 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[19\] " "Net \"X\[19\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549841 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[18\] " "Net \"X\[18\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549841 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[17\] " "Net \"X\[17\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549841 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "X\[16\] " "Net \"X\[16\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "X\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549841 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[31\] " "Net \"Y\[31\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[31\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549841 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[30\] " "Net \"Y\[30\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[30\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549841 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[29\] " "Net \"Y\[29\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[29\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549841 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[28\] " "Net \"Y\[28\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[28\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549841 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[27\] " "Net \"Y\[27\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[27\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549841 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[26\] " "Net \"Y\[26\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[26\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549841 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[25\] " "Net \"Y\[25\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[25\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549841 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[24\] " "Net \"Y\[24\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[24\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549841 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[23\] " "Net \"Y\[23\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[23\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549841 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[22\] " "Net \"Y\[22\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[22\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549841 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[21\] " "Net \"Y\[21\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[21\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549841 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[20\] " "Net \"Y\[20\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[20\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549841 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[19\] " "Net \"Y\[19\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[19\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549841 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[18\] " "Net \"Y\[18\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[18\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549841 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[17\] " "Net \"Y\[17\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[17\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549841 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Y\[16\] " "Net \"Y\[16\]\" is missing source, defaulting to GND" {  } { { "flappy_bird.v" "Y\[16\]" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 67 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1621476549841 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1621476549841 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "45 " "Inferred 45 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div36 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div36\"" {  } { { "image_rendering.v" "Div36" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 377 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621476605736 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div32 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div32\"" {  } { { "image_rendering.v" "Div32" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 373 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621476605736 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div33 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div33\"" {  } { { "image_rendering.v" "Div33" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 377 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621476605736 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div29 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div29\"" {  } { { "image_rendering.v" "Div29" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 373 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621476605736 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div30 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div30\"" {  } { { "image_rendering.v" "Div30" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 377 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621476605736 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div27 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div27\"" {  } { { "image_rendering.v" "Div27" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 377 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621476605736 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div26 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div26\"" {  } { { "image_rendering.v" "Div26" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 373 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621476605736 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div35 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div35\"" {  } { { "image_rendering.v" "Div35" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 373 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621476605736 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div37 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div37\"" {  } { { "image_rendering.v" "Div37" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 378 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621476605736 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div34 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div34\"" {  } { { "image_rendering.v" "Div34" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 378 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621476605736 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div28 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div28\"" {  } { { "image_rendering.v" "Div28" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 378 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621476605736 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div31 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div31\"" {  } { { "image_rendering.v" "Div31" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 378 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621476605736 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div47 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div47\"" {  } { { "image_rendering.v" "Div47" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 451 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621476605736 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div45 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div45\"" {  } { { "image_rendering.v" "Div45" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 451 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621476605736 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div43 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div43\"" {  } { { "image_rendering.v" "Div43" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 451 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621476605736 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div59 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div59\"" {  } { { "image_rendering.v" "Div59" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 483 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621476605736 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div57 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div57\"" {  } { { "image_rendering.v" "Div57" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 470 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621476605736 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div53 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div53\"" {  } { { "image_rendering.v" "Div53" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 470 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621476605736 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div51 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div51\"" {  } { { "image_rendering.v" "Div51" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 483 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621476605736 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div49 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div49\"" {  } { { "image_rendering.v" "Div49" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 470 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621476605736 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div55 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div55\"" {  } { { "image_rendering.v" "Div55" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 483 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621476605736 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div56 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div56\"" {  } { { "image_rendering.v" "Div56" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 469 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621476605736 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div50 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div50\"" {  } { { "image_rendering.v" "Div50" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 482 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621476605736 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div54 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div54\"" {  } { { "image_rendering.v" "Div54" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 482 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621476605736 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div46 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div46\"" {  } { { "image_rendering.v" "Div46" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 450 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621476605736 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div42 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div42\"" {  } { { "image_rendering.v" "Div42" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 450 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621476605736 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div44 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div44\"" {  } { { "image_rendering.v" "Div44" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 450 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621476605736 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div61 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div61\"" {  } { { "image_rendering.v" "Div61" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 499 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621476605736 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div65 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div65\"" {  } { { "image_rendering.v" "Div65" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 511 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621476605736 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div63 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div63\"" {  } { { "image_rendering.v" "Div63" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 505 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621476605736 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div64 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div64\"" {  } { { "image_rendering.v" "Div64" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 510 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621476605736 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div41 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div41\"" {  } { { "image_rendering.v" "Div41" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 405 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621476605736 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div40 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div40\"" {  } { { "image_rendering.v" "Div40" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 404 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621476605736 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div38 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div38\"" {  } { { "image_rendering.v" "Div38" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 394 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621476605736 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div39 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div39\"" {  } { { "image_rendering.v" "Div39" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 395 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621476605736 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div24 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div24\"" {  } { { "image_rendering.v" "Div24" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 326 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621476605736 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Mod1\"" {  } { { "image_rendering.v" "Mod1" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 327 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621476605736 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div25 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div25\"" {  } { { "image_rendering.v" "Div25" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 327 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621476605736 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div22 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div22\"" {  } { { "image_rendering.v" "Div22" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 318 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621476605736 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Mod0\"" {  } { { "image_rendering.v" "Mod0" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 319 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621476605736 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div23 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div23\"" {  } { { "image_rendering.v" "Div23" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 319 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621476605736 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div20 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div20\"" {  } { { "image_rendering.v" "Div20" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 277 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621476605736 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div21 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div21\"" {  } { { "image_rendering.v" "Div21" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 278 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621476605736 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div4\"" {  } { { "image_rendering.v" "Div4" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 199 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621476605736 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "image_rendering:display\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"image_rendering:display\|Div5\"" {  } { { "image_rendering.v" "Div5" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 200 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621476605736 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1621476605736 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_rendering:display\|lpm_divide:Div36 " "Elaborated megafunction instantiation \"image_rendering:display\|lpm_divide:Div36\"" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 377 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621476605808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_rendering:display\|lpm_divide:Div36 " "Instantiated megafunction \"image_rendering:display\|lpm_divide:Div36\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621476605808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621476605808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621476605808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621476605808 ""}  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 377 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621476605808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gbm " "Found entity 1: lpm_divide_gbm" {  } { { "db/lpm_divide_gbm.tdf" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/db/lpm_divide_gbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621476605859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476605859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621476605881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476605881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ive.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ive " "Found entity 1: alt_u_div_ive" {  } { { "db/alt_u_div_ive.tdf" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/db/alt_u_div_ive.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621476605920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476605920 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_rendering:display\|lpm_divide:Div37 " "Elaborated megafunction instantiation \"image_rendering:display\|lpm_divide:Div37\"" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 378 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621476606144 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_rendering:display\|lpm_divide:Div37 " "Instantiated megafunction \"image_rendering:display\|lpm_divide:Div37\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621476606144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621476606144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621476606144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621476606144 ""}  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 378 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621476606144 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_rendering:display\|lpm_divide:Div56 " "Elaborated megafunction instantiation \"image_rendering:display\|lpm_divide:Div56\"" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 469 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621476606549 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_rendering:display\|lpm_divide:Div56 " "Instantiated megafunction \"image_rendering:display\|lpm_divide:Div56\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621476606549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621476606549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621476606549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621476606549 ""}  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 469 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621476606549 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_rendering:display\|lpm_divide:Div40 " "Elaborated megafunction instantiation \"image_rendering:display\|lpm_divide:Div40\"" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 404 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621476606818 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_rendering:display\|lpm_divide:Div40 " "Instantiated megafunction \"image_rendering:display\|lpm_divide:Div40\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621476606818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621476606818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621476606818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621476606818 ""}  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 404 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621476606818 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_rendering:display\|lpm_divide:Div24 " "Elaborated megafunction instantiation \"image_rendering:display\|lpm_divide:Div24\"" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 326 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621476606894 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_rendering:display\|lpm_divide:Div24 " "Instantiated megafunction \"image_rendering:display\|lpm_divide:Div24\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621476606894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621476606894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621476606894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621476606894 ""}  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 326 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621476606894 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_rendering:display\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"image_rendering:display\|lpm_divide:Mod1\"" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 327 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621476606920 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_rendering:display\|lpm_divide:Mod1 " "Instantiated megafunction \"image_rendering:display\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621476606920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621476606920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621476606920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621476606920 ""}  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 327 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621476606920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_25m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_25m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_25m " "Found entity 1: lpm_divide_25m" {  } { { "db/lpm_divide_25m.tdf" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/db/lpm_divide_25m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621476606975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476606975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621476607001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476607001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g2f " "Found entity 1: alt_u_div_g2f" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/db/alt_u_div_g2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621476607059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476607059 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_rendering:display\|lpm_divide:Div25 " "Elaborated megafunction instantiation \"image_rendering:display\|lpm_divide:Div25\"" {  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 327 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621476607086 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_rendering:display\|lpm_divide:Div25 " "Instantiated megafunction \"image_rendering:display\|lpm_divide:Div25\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621476607086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621476607086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621476607086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621476607086 ""}  } { { "image_rendering.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_rendering.v" 327 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621476607086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_cbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cbm " "Found entity 1: lpm_divide_cbm" {  } { { "db/lpm_divide_cbm.tdf" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/db/lpm_divide_cbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621476607139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476607139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ilh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ilh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ilh " "Found entity 1: sign_div_unsign_ilh" {  } { { "db/sign_div_unsign_ilh.tdf" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/db/sign_div_unsign_ilh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621476607163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476607163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ave.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ave.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ave " "Found entity 1: alt_u_div_ave" {  } { { "db/alt_u_div_ave.tdf" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/db/alt_u_div_ave.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621476607188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476607188 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "28 " "28 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1621476608301 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[0\]\[5\] pipes:pipe_shift\|pipeY\[0\]\[5\]~synth pipes:pipe_shift\|pipeY\[0\]\[5\]~synth " "Register \"pipes:pipe_shift\|pipeY\[0\]\[5\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[0\]\[5\]~synth\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[5\]~synth\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1621476610804 "|flappy_bird|pipes:pipe_shift|pipeY[0][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[0\]\[6\] pipes:pipe_shift\|pipeY\[0\]\[6\]~synth pipes:pipe_shift\|pipeY\[0\]\[6\]~synth " "Register \"pipes:pipe_shift\|pipeY\[0\]\[6\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[0\]\[6\]~synth\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[6\]~synth\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1621476610804 "|flappy_bird|pipes:pipe_shift|pipeY[0][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[0\]\[3\] pipes:pipe_shift\|pipeY\[0\]\[3\]~synth pipes:pipe_shift\|pipeY\[0\]\[3\]~synth " "Register \"pipes:pipe_shift\|pipeY\[0\]\[3\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[0\]\[3\]~synth\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[3\]~synth\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1621476610804 "|flappy_bird|pipes:pipe_shift|pipeY[0][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[0\]\[4\] pipes:pipe_shift\|pipeY\[0\]\[4\]~synth pipes:pipe_shift\|pipeY\[0\]\[4\]~synth " "Register \"pipes:pipe_shift\|pipeY\[0\]\[4\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[0\]\[4\]~synth\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[4\]~synth\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1621476610804 "|flappy_bird|pipes:pipe_shift|pipeY[0][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[1\]\[5\] pipes:pipe_shift\|pipeY\[1\]\[5\]~synth pipes:pipe_shift\|pipeY\[1\]\[5\]~synth " "Register \"pipes:pipe_shift\|pipeY\[1\]\[5\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[1\]\[5\]~synth\" and latch \"pipes:pipe_shift\|pipeY\[1\]\[5\]~synth\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1621476610804 "|flappy_bird|pipes:pipe_shift|pipeY[1][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[1\]\[6\] pipes:pipe_shift\|pipeY\[1\]\[6\]~synth pipes:pipe_shift\|pipeY\[1\]\[6\]~synth " "Register \"pipes:pipe_shift\|pipeY\[1\]\[6\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[1\]\[6\]~synth\" and latch \"pipes:pipe_shift\|pipeY\[1\]\[6\]~synth\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1621476610804 "|flappy_bird|pipes:pipe_shift|pipeY[1][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[1\]\[3\] pipes:pipe_shift\|pipeY\[1\]\[3\]~synth pipes:pipe_shift\|pipeY\[1\]\[3\]~synth " "Register \"pipes:pipe_shift\|pipeY\[1\]\[3\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[1\]\[3\]~synth\" and latch \"pipes:pipe_shift\|pipeY\[1\]\[3\]~synth\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1621476610804 "|flappy_bird|pipes:pipe_shift|pipeY[1][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[1\]\[4\] pipes:pipe_shift\|pipeY\[1\]\[4\]~synth pipes:pipe_shift\|pipeY\[1\]\[4\]~synth " "Register \"pipes:pipe_shift\|pipeY\[1\]\[4\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[1\]\[4\]~synth\" and latch \"pipes:pipe_shift\|pipeY\[1\]\[4\]~synth\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1621476610804 "|flappy_bird|pipes:pipe_shift|pipeY[1][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[2\]\[5\] pipes:pipe_shift\|pipeY\[2\]\[5\]~synth pipes:pipe_shift\|pipeY\[2\]\[5\]~synth " "Register \"pipes:pipe_shift\|pipeY\[2\]\[5\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[2\]\[5\]~synth\" and latch \"pipes:pipe_shift\|pipeY\[2\]\[5\]~synth\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1621476610804 "|flappy_bird|pipes:pipe_shift|pipeY[2][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[2\]\[6\] pipes:pipe_shift\|pipeY\[2\]\[6\]~synth pipes:pipe_shift\|pipeY\[2\]\[6\]~synth " "Register \"pipes:pipe_shift\|pipeY\[2\]\[6\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[2\]\[6\]~synth\" and latch \"pipes:pipe_shift\|pipeY\[2\]\[6\]~synth\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1621476610804 "|flappy_bird|pipes:pipe_shift|pipeY[2][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[2\]\[3\] pipes:pipe_shift\|pipeY\[2\]\[3\]~synth pipes:pipe_shift\|pipeY\[2\]\[3\]~synth " "Register \"pipes:pipe_shift\|pipeY\[2\]\[3\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[2\]\[3\]~synth\" and latch \"pipes:pipe_shift\|pipeY\[2\]\[3\]~synth\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1621476610804 "|flappy_bird|pipes:pipe_shift|pipeY[2][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[2\]\[4\] pipes:pipe_shift\|pipeY\[2\]\[4\]~synth pipes:pipe_shift\|pipeY\[2\]\[4\]~synth " "Register \"pipes:pipe_shift\|pipeY\[2\]\[4\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[2\]\[4\]~synth\" and latch \"pipes:pipe_shift\|pipeY\[2\]\[4\]~synth\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1621476610804 "|flappy_bird|pipes:pipe_shift|pipeY[2][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[3\]\[5\] pipes:pipe_shift\|pipeY\[3\]\[5\]~synth pipes:pipe_shift\|pipeY\[3\]\[5\]~synth " "Register \"pipes:pipe_shift\|pipeY\[3\]\[5\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[3\]\[5\]~synth\" and latch \"pipes:pipe_shift\|pipeY\[3\]\[5\]~synth\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1621476610804 "|flappy_bird|pipes:pipe_shift|pipeY[3][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[3\]\[6\] pipes:pipe_shift\|pipeY\[3\]\[6\]~synth pipes:pipe_shift\|pipeY\[3\]\[6\]~synth " "Register \"pipes:pipe_shift\|pipeY\[3\]\[6\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[3\]\[6\]~synth\" and latch \"pipes:pipe_shift\|pipeY\[3\]\[6\]~synth\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1621476610804 "|flappy_bird|pipes:pipe_shift|pipeY[3][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[3\]\[3\] pipes:pipe_shift\|pipeY\[3\]\[3\]~synth pipes:pipe_shift\|pipeY\[3\]\[3\]~synth " "Register \"pipes:pipe_shift\|pipeY\[3\]\[3\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[3\]\[3\]~synth\" and latch \"pipes:pipe_shift\|pipeY\[3\]\[3\]~synth\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1621476610804 "|flappy_bird|pipes:pipe_shift|pipeY[3][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[3\]\[4\] pipes:pipe_shift\|pipeY\[3\]\[4\]~synth pipes:pipe_shift\|pipeY\[3\]\[4\]~synth " "Register \"pipes:pipe_shift\|pipeY\[3\]\[4\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[3\]\[4\]~synth\" and latch \"pipes:pipe_shift\|pipeY\[3\]\[4\]~synth\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1621476610804 "|flappy_bird|pipes:pipe_shift|pipeY[3][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[0\]\[2\] pipes:pipe_shift\|pipeY\[0\]\[2\]~synth pipes:pipe_shift\|pipeY\[0\]\[2\]~synth " "Register \"pipes:pipe_shift\|pipeY\[0\]\[2\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[0\]\[2\]~synth\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[2\]~synth\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1621476610804 "|flappy_bird|pipes:pipe_shift|pipeY[0][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[1\]\[2\] pipes:pipe_shift\|pipeY\[1\]\[2\]~synth pipes:pipe_shift\|pipeY\[1\]\[2\]~synth " "Register \"pipes:pipe_shift\|pipeY\[1\]\[2\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[1\]\[2\]~synth\" and latch \"pipes:pipe_shift\|pipeY\[1\]\[2\]~synth\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1621476610804 "|flappy_bird|pipes:pipe_shift|pipeY[1][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[2\]\[2\] pipes:pipe_shift\|pipeY\[2\]\[2\]~synth pipes:pipe_shift\|pipeY\[2\]\[2\]~synth " "Register \"pipes:pipe_shift\|pipeY\[2\]\[2\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[2\]\[2\]~synth\" and latch \"pipes:pipe_shift\|pipeY\[2\]\[2\]~synth\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1621476610804 "|flappy_bird|pipes:pipe_shift|pipeY[2][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[3\]\[2\] pipes:pipe_shift\|pipeY\[3\]\[2\]~synth pipes:pipe_shift\|pipeY\[3\]\[2\]~synth " "Register \"pipes:pipe_shift\|pipeY\[3\]\[2\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[3\]\[2\]~synth\" and latch \"pipes:pipe_shift\|pipeY\[3\]\[2\]~synth\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1621476610804 "|flappy_bird|pipes:pipe_shift|pipeY[3][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[0\]\[1\] pipes:pipe_shift\|pipeY\[0\]\[1\]~synth pipes:pipe_shift\|pipeY\[0\]\[1\]~synth " "Register \"pipes:pipe_shift\|pipeY\[0\]\[1\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[0\]\[1\]~synth\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[1\]~synth\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1621476610804 "|flappy_bird|pipes:pipe_shift|pipeY[0][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[1\]\[1\] pipes:pipe_shift\|pipeY\[1\]\[1\]~synth pipes:pipe_shift\|pipeY\[1\]\[1\]~synth " "Register \"pipes:pipe_shift\|pipeY\[1\]\[1\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[1\]\[1\]~synth\" and latch \"pipes:pipe_shift\|pipeY\[1\]\[1\]~synth\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1621476610804 "|flappy_bird|pipes:pipe_shift|pipeY[1][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[2\]\[1\] pipes:pipe_shift\|pipeY\[2\]\[1\]~synth pipes:pipe_shift\|pipeY\[2\]\[1\]~synth " "Register \"pipes:pipe_shift\|pipeY\[2\]\[1\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[2\]\[1\]~synth\" and latch \"pipes:pipe_shift\|pipeY\[2\]\[1\]~synth\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1621476610804 "|flappy_bird|pipes:pipe_shift|pipeY[2][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[3\]\[1\] pipes:pipe_shift\|pipeY\[3\]\[1\]~synth pipes:pipe_shift\|pipeY\[3\]\[1\]~synth " "Register \"pipes:pipe_shift\|pipeY\[3\]\[1\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[3\]\[1\]~synth\" and latch \"pipes:pipe_shift\|pipeY\[3\]\[1\]~synth\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1621476610804 "|flappy_bird|pipes:pipe_shift|pipeY[3][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[0\]\[0\] pipes:pipe_shift\|pipeY\[0\]\[0\]~synth pipes:pipe_shift\|pipeY\[0\]\[0\]~synth " "Register \"pipes:pipe_shift\|pipeY\[0\]\[0\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[0\]\[0\]~synth\" and latch \"pipes:pipe_shift\|pipeY\[0\]\[0\]~synth\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1621476610804 "|flappy_bird|pipes:pipe_shift|pipeY[0][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[1\]\[0\] pipes:pipe_shift\|pipeY\[1\]\[0\]~synth pipes:pipe_shift\|pipeY\[1\]\[0\]~synth " "Register \"pipes:pipe_shift\|pipeY\[1\]\[0\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[1\]\[0\]~synth\" and latch \"pipes:pipe_shift\|pipeY\[1\]\[0\]~synth\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1621476610804 "|flappy_bird|pipes:pipe_shift|pipeY[1][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[2\]\[0\] pipes:pipe_shift\|pipeY\[2\]\[0\]~synth pipes:pipe_shift\|pipeY\[2\]\[0\]~synth " "Register \"pipes:pipe_shift\|pipeY\[2\]\[0\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[2\]\[0\]~synth\" and latch \"pipes:pipe_shift\|pipeY\[2\]\[0\]~synth\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1621476610804 "|flappy_bird|pipes:pipe_shift|pipeY[2][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pipes:pipe_shift\|pipeY\[3\]\[0\] pipes:pipe_shift\|pipeY\[3\]\[0\]~synth pipes:pipe_shift\|pipeY\[3\]\[0\]~synth " "Register \"pipes:pipe_shift\|pipeY\[3\]\[0\]\" is converted into an equivalent circuit using register \"pipes:pipe_shift\|pipeY\[3\]\[0\]~synth\" and latch \"pipes:pipe_shift\|pipeY\[3\]\[0\]~synth\"" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 1 1621476610804 "|flappy_bird|pipes:pipe_shift|pipeY[3][0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 1 1621476610804 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score_display:score\|hiscore\[31\] " "Latch score_display:score\|hiscore\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipes:pipe_shift\|score_count\[31\] " "Ports D and ENA on the latch are fed by the same signal pipes:pipe_shift\|score_count\[31\]" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1621476611350 ""}  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1621476611350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score_display:score\|hiscore\[30\] " "Latch score_display:score\|hiscore\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipes:pipe_shift\|score_count\[30\] " "Ports D and ENA on the latch are fed by the same signal pipes:pipe_shift\|score_count\[30\]" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1621476611352 ""}  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1621476611352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "score_display:score\|hiscore\[29\] " "Latch score_display:score\|hiscore\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipes:pipe_shift\|score_count\[29\] " "Ports D and ENA on the latch are fed by the same signal pipes:pipe_shift\|score_count\[29\]" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 75 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1621476611352 ""}  } { { "score_display.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_display.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1621476611352 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sync_n GND " "Pin \"sync_n\" is stuck at GND" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621476696359 "|flappy_bird|sync_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621476696359 "|flappy_bird|LED[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[21\] VCC " "Pin \"seven_seg\[21\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621476696359 "|flappy_bird|seven_seg[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[22\] VCC " "Pin \"seven_seg\[22\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621476696359 "|flappy_bird|seven_seg[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[23\] VCC " "Pin \"seven_seg\[23\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621476696359 "|flappy_bird|seven_seg[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[24\] VCC " "Pin \"seven_seg\[24\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621476696359 "|flappy_bird|seven_seg[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[25\] VCC " "Pin \"seven_seg\[25\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621476696359 "|flappy_bird|seven_seg[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[26\] VCC " "Pin \"seven_seg\[26\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621476696359 "|flappy_bird|seven_seg[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[27\] VCC " "Pin \"seven_seg\[27\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621476696359 "|flappy_bird|seven_seg[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[28\] VCC " "Pin \"seven_seg\[28\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621476696359 "|flappy_bird|seven_seg[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[29\] VCC " "Pin \"seven_seg\[29\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621476696359 "|flappy_bird|seven_seg[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[30\] VCC " "Pin \"seven_seg\[30\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621476696359 "|flappy_bird|seven_seg[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[31\] VCC " "Pin \"seven_seg\[31\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621476696359 "|flappy_bird|seven_seg[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[32\] VCC " "Pin \"seven_seg\[32\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621476696359 "|flappy_bird|seven_seg[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[33\] VCC " "Pin \"seven_seg\[33\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621476696359 "|flappy_bird|seven_seg[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[34\] VCC " "Pin \"seven_seg\[34\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621476696359 "|flappy_bird|seven_seg[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[35\] VCC " "Pin \"seven_seg\[35\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621476696359 "|flappy_bird|seven_seg[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[36\] VCC " "Pin \"seven_seg\[36\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621476696359 "|flappy_bird|seven_seg[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[37\] VCC " "Pin \"seven_seg\[37\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621476696359 "|flappy_bird|seven_seg[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[38\] VCC " "Pin \"seven_seg\[38\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621476696359 "|flappy_bird|seven_seg[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[39\] VCC " "Pin \"seven_seg\[39\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621476696359 "|flappy_bird|seven_seg[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[40\] VCC " "Pin \"seven_seg\[40\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621476696359 "|flappy_bird|seven_seg[40]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg\[41\] VCC " "Pin \"seven_seg\[41\]\" is stuck at VCC" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621476696359 "|flappy_bird|seven_seg[41]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1621476696359 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1621476697256 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "33 " "33 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621476775256 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/James/Workspace/ELEC5566M-MiniProject/output_files/MiniProject.map.smsg " "Generated suppressed messages file C:/Users/James/Workspace/ELEC5566M-MiniProject/output_files/MiniProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476775795 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621476776795 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621476776795 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24459 " "Implemented 24459 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621476777999 ""} { "Info" "ICUT_CUT_TM_OPINS" "81 " "Implemented 81 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621476777999 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24374 " "Implemented 24374 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1621476777999 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621476777999 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 221 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 221 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5152 " "Peak virtual memory: 5152 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621476778074 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 20 03:12:58 2021 " "Processing ended: Thu May 20 03:12:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621476778074 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:05 " "Elapsed time: 00:04:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621476778074 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:28 " "Total CPU time (on all processors): 00:04:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621476778074 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476778074 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 221 s " "Quartus Prime Flow was successful. 0 errors, 221 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621476778840 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1621476779520 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621476779532 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 20 03:12:59 2021 " "Processing started: Thu May 20 03:12:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621476779532 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1621476779532 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MiniProject -c MiniProject " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MiniProject -c MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1621476779532 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1621476779695 ""}
{ "Info" "0" "" "Project  = MiniProject" {  } {  } 0 0 "Project  = MiniProject" 0 0 "Fitter" 0 0 1621476779695 ""}
{ "Info" "0" "" "Revision = MiniProject" {  } {  } 0 0 "Revision = MiniProject" 0 0 "Fitter" 0 0 1621476779695 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1621476780101 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1621476780101 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MiniProject 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"MiniProject\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1621476780272 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1621476780324 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1621476780324 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1621476780910 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1621476780941 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1621476781618 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1621476794684 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 206 global CLKCTRL_G6 " "clk~inputCLKENA0 with 206 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1621476795125 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "rst~inputCLKENA0 355 global CLKCTRL_G7 " "rst~inputCLKENA0 with 355 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1621476795125 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1621476795125 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PS2_clk~inputCLKENA0 56 global CLKCTRL_G4 " "PS2_clk~inputCLKENA0 with 56 fanout uses global clock CLKCTRL_G4" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1621476795125 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1621476795125 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1621476795125 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "2 " "2 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver rst~inputCLKENA0 CLKCTRL_G7 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver rst~inputCLKENA0, placed at CLKCTRL_G7" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad rst PIN_AB12 " "Refclk input I/O pad rst is placed onto PIN_AB12" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1621476795126 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1621476795126 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver PS2_clk~inputCLKENA0 CLKCTRL_G4 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver PS2_clk~inputCLKENA0, placed at CLKCTRL_G4" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad PS2_clk PIN_AD7 " "Refclk input I/O pad PS2_clk is placed onto PIN_AD7" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1621476795126 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1621476795126 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1621476795126 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621476795127 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1621476795299 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1621476795303 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1621476795311 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1621476795320 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1621476795320 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1621476795325 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "72 " "TimeQuest Timing Analyzer is analyzing 72 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1621476796691 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MiniProject.sdc " "Synopsys Design Constraints File file not found: 'MiniProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1621476796710 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1621476796711 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~13  from: cin  to: sumout " "Cell: display\|Add38~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~17  from: cin  to: sumout " "Cell: display\|Add38~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~1  from: cin  to: sumout " "Cell: display\|Add38~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~21  from: cin  to: sumout " "Cell: display\|Add38~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~25  from: cin  to: sumout " "Cell: display\|Add38~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~29  from: cin  to: sumout " "Cell: display\|Add38~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~33  from: cin  to: sumout " "Cell: display\|Add38~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~37  from: cin  to: sumout " "Cell: display\|Add38~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~41  from: cin  to: sumout " "Cell: display\|Add38~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~41  from: sharein  to: sumout " "Cell: display\|Add38~41  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~45  from: cin  to: sumout " "Cell: display\|Add38~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~45  from: datac  to: sumout " "Cell: display\|Add38~45  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~45  from: sharein  to: sumout " "Cell: display\|Add38~45  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~49  from: cin  to: sumout " "Cell: display\|Add38~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~49  from: datac  to: sumout " "Cell: display\|Add38~49  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~49  from: sharein  to: sumout " "Cell: display\|Add38~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~53  from: cin  to: sumout " "Cell: display\|Add38~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~53  from: datac  to: sumout " "Cell: display\|Add38~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~53  from: sharein  to: sumout " "Cell: display\|Add38~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~57  from: cin  to: sumout " "Cell: display\|Add38~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~57  from: datac  to: sumout " "Cell: display\|Add38~57  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~57  from: sharein  to: sumout " "Cell: display\|Add38~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~5  from: cin  to: sumout " "Cell: display\|Add38~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~62  from: datac  to: cout " "Cell: display\|Add38~62  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~66  from: datac  to: cout " "Cell: display\|Add38~66  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~9  from: cin  to: sumout " "Cell: display\|Add38~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~13  from: cin  to: sumout " "Cell: display\|Add40~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~17  from: cin  to: sumout " "Cell: display\|Add40~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~1  from: cin  to: sumout " "Cell: display\|Add40~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~21  from: cin  to: sumout " "Cell: display\|Add40~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~25  from: cin  to: sumout " "Cell: display\|Add40~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~29  from: cin  to: sumout " "Cell: display\|Add40~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~33  from: cin  to: sumout " "Cell: display\|Add40~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~37  from: cin  to: sumout " "Cell: display\|Add40~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~41  from: cin  to: sumout " "Cell: display\|Add40~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~45  from: cin  to: sumout " "Cell: display\|Add40~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~49  from: cin  to: sumout " "Cell: display\|Add40~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~49  from: sharein  to: sumout " "Cell: display\|Add40~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~53  from: cin  to: sumout " "Cell: display\|Add40~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~53  from: datac  to: sumout " "Cell: display\|Add40~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~53  from: sharein  to: sumout " "Cell: display\|Add40~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~57  from: cin  to: sumout " "Cell: display\|Add40~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~57  from: datac  to: sumout " "Cell: display\|Add40~57  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~57  from: sharein  to: sumout " "Cell: display\|Add40~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~5  from: cin  to: sumout " "Cell: display\|Add40~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~61  from: cin  to: sumout " "Cell: display\|Add40~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~61  from: datac  to: sumout " "Cell: display\|Add40~61  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~61  from: sharein  to: sumout " "Cell: display\|Add40~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~65  from: cin  to: sumout " "Cell: display\|Add40~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~65  from: datac  to: sumout " "Cell: display\|Add40~65  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~65  from: sharein  to: sumout " "Cell: display\|Add40~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~70  from: datac  to: cout " "Cell: display\|Add40~70  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~74  from: datac  to: cout " "Cell: display\|Add40~74  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~9  from: cin  to: sumout " "Cell: display\|Add40~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~13  from: cin  to: sumout " "Cell: display\|Add47~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~17  from: cin  to: sumout " "Cell: display\|Add47~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~1  from: cin  to: sumout " "Cell: display\|Add47~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~21  from: cin  to: sumout " "Cell: display\|Add47~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~25  from: cin  to: sumout " "Cell: display\|Add47~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~29  from: cin  to: sumout " "Cell: display\|Add47~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~33  from: cin  to: sumout " "Cell: display\|Add47~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~37  from: cin  to: sumout " "Cell: display\|Add47~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~41  from: cin  to: sumout " "Cell: display\|Add47~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~41  from: sharein  to: sumout " "Cell: display\|Add47~41  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~45  from: cin  to: sumout " "Cell: display\|Add47~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~45  from: datac  to: sumout " "Cell: display\|Add47~45  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~45  from: sharein  to: sumout " "Cell: display\|Add47~45  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~49  from: cin  to: sumout " "Cell: display\|Add47~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~49  from: datac  to: sumout " "Cell: display\|Add47~49  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~49  from: sharein  to: sumout " "Cell: display\|Add47~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~53  from: cin  to: sumout " "Cell: display\|Add47~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~53  from: datac  to: sumout " "Cell: display\|Add47~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~53  from: sharein  to: sumout " "Cell: display\|Add47~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~57  from: cin  to: sumout " "Cell: display\|Add47~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~57  from: datac  to: sumout " "Cell: display\|Add47~57  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~57  from: sharein  to: sumout " "Cell: display\|Add47~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~5  from: cin  to: sumout " "Cell: display\|Add47~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~62  from: datac  to: cout " "Cell: display\|Add47~62  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~66  from: datac  to: cout " "Cell: display\|Add47~66  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~9  from: cin  to: sumout " "Cell: display\|Add47~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~13  from: cin  to: sumout " "Cell: display\|Add49~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~17  from: cin  to: sumout " "Cell: display\|Add49~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~1  from: cin  to: sumout " "Cell: display\|Add49~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~21  from: cin  to: sumout " "Cell: display\|Add49~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~25  from: cin  to: sumout " "Cell: display\|Add49~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~29  from: cin  to: sumout " "Cell: display\|Add49~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~33  from: cin  to: sumout " "Cell: display\|Add49~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~37  from: cin  to: sumout " "Cell: display\|Add49~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~41  from: cin  to: sumout " "Cell: display\|Add49~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~45  from: cin  to: sumout " "Cell: display\|Add49~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~49  from: cin  to: sumout " "Cell: display\|Add49~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~49  from: sharein  to: sumout " "Cell: display\|Add49~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~53  from: cin  to: sumout " "Cell: display\|Add49~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~53  from: datac  to: sumout " "Cell: display\|Add49~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~53  from: sharein  to: sumout " "Cell: display\|Add49~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~57  from: cin  to: sumout " "Cell: display\|Add49~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~57  from: datac  to: sumout " "Cell: display\|Add49~57  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~57  from: sharein  to: sumout " "Cell: display\|Add49~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~5  from: cin  to: sumout " "Cell: display\|Add49~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~61  from: cin  to: sumout " "Cell: display\|Add49~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~61  from: datac  to: sumout " "Cell: display\|Add49~61  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~61  from: sharein  to: sumout " "Cell: display\|Add49~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~65  from: cin  to: sumout " "Cell: display\|Add49~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~65  from: datac  to: sumout " "Cell: display\|Add49~65  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~65  from: sharein  to: sumout " "Cell: display\|Add49~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~70  from: datac  to: cout " "Cell: display\|Add49~70  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~74  from: datac  to: cout " "Cell: display\|Add49~74  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~9  from: cin  to: sumout " "Cell: display\|Add49~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~13  from: cin  to: sumout " "Cell: display\|Add56~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~17  from: cin  to: sumout " "Cell: display\|Add56~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~1  from: cin  to: sumout " "Cell: display\|Add56~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~21  from: cin  to: sumout " "Cell: display\|Add56~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~25  from: cin  to: sumout " "Cell: display\|Add56~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~29  from: cin  to: sumout " "Cell: display\|Add56~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~33  from: cin  to: sumout " "Cell: display\|Add56~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~37  from: cin  to: sumout " "Cell: display\|Add56~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~41  from: cin  to: sumout " "Cell: display\|Add56~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~41  from: sharein  to: sumout " "Cell: display\|Add56~41  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~45  from: cin  to: sumout " "Cell: display\|Add56~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~45  from: datac  to: sumout " "Cell: display\|Add56~45  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~45  from: sharein  to: sumout " "Cell: display\|Add56~45  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~49  from: cin  to: sumout " "Cell: display\|Add56~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~49  from: datac  to: sumout " "Cell: display\|Add56~49  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~49  from: sharein  to: sumout " "Cell: display\|Add56~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~53  from: cin  to: sumout " "Cell: display\|Add56~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~53  from: datac  to: sumout " "Cell: display\|Add56~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~53  from: sharein  to: sumout " "Cell: display\|Add56~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~57  from: cin  to: sumout " "Cell: display\|Add56~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~57  from: datac  to: sumout " "Cell: display\|Add56~57  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~57  from: sharein  to: sumout " "Cell: display\|Add56~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~5  from: cin  to: sumout " "Cell: display\|Add56~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~62  from: datac  to: cout " "Cell: display\|Add56~62  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~66  from: datac  to: cout " "Cell: display\|Add56~66  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~9  from: cin  to: sumout " "Cell: display\|Add56~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~13  from: cin  to: sumout " "Cell: display\|Add58~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~17  from: cin  to: sumout " "Cell: display\|Add58~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~1  from: cin  to: sumout " "Cell: display\|Add58~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~21  from: cin  to: sumout " "Cell: display\|Add58~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~25  from: cin  to: sumout " "Cell: display\|Add58~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~29  from: cin  to: sumout " "Cell: display\|Add58~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~33  from: cin  to: sumout " "Cell: display\|Add58~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~37  from: cin  to: sumout " "Cell: display\|Add58~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~41  from: cin  to: sumout " "Cell: display\|Add58~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~45  from: cin  to: sumout " "Cell: display\|Add58~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~49  from: cin  to: sumout " "Cell: display\|Add58~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~49  from: sharein  to: sumout " "Cell: display\|Add58~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~53  from: cin  to: sumout " "Cell: display\|Add58~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~53  from: datac  to: sumout " "Cell: display\|Add58~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~53  from: sharein  to: sumout " "Cell: display\|Add58~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~57  from: cin  to: sumout " "Cell: display\|Add58~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~57  from: datac  to: sumout " "Cell: display\|Add58~57  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~57  from: sharein  to: sumout " "Cell: display\|Add58~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~5  from: cin  to: sumout " "Cell: display\|Add58~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~61  from: cin  to: sumout " "Cell: display\|Add58~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~61  from: datac  to: sumout " "Cell: display\|Add58~61  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~61  from: sharein  to: sumout " "Cell: display\|Add58~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~65  from: cin  to: sumout " "Cell: display\|Add58~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~65  from: datac  to: sumout " "Cell: display\|Add58~65  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~65  from: sharein  to: sumout " "Cell: display\|Add58~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~70  from: datac  to: cout " "Cell: display\|Add58~70  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~74  from: datac  to: cout " "Cell: display\|Add58~74  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~9  from: cin  to: sumout " "Cell: display\|Add58~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~13  from: cin  to: sumout " "Cell: display\|Add65~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~17  from: cin  to: sumout " "Cell: display\|Add65~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~1  from: cin  to: sumout " "Cell: display\|Add65~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~21  from: cin  to: sumout " "Cell: display\|Add65~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~25  from: cin  to: sumout " "Cell: display\|Add65~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~29  from: cin  to: sumout " "Cell: display\|Add65~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~33  from: cin  to: sumout " "Cell: display\|Add65~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~37  from: cin  to: sumout " "Cell: display\|Add65~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~41  from: cin  to: sumout " "Cell: display\|Add65~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~41  from: sharein  to: sumout " "Cell: display\|Add65~41  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~45  from: cin  to: sumout " "Cell: display\|Add65~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~45  from: datac  to: sumout " "Cell: display\|Add65~45  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~45  from: sharein  to: sumout " "Cell: display\|Add65~45  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~49  from: cin  to: sumout " "Cell: display\|Add65~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~49  from: datac  to: sumout " "Cell: display\|Add65~49  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~49  from: sharein  to: sumout " "Cell: display\|Add65~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~53  from: cin  to: sumout " "Cell: display\|Add65~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~53  from: datac  to: sumout " "Cell: display\|Add65~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~53  from: sharein  to: sumout " "Cell: display\|Add65~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~57  from: cin  to: sumout " "Cell: display\|Add65~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~57  from: datac  to: sumout " "Cell: display\|Add65~57  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~57  from: sharein  to: sumout " "Cell: display\|Add65~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~5  from: cin  to: sumout " "Cell: display\|Add65~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~62  from: datac  to: cout " "Cell: display\|Add65~62  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~66  from: datac  to: cout " "Cell: display\|Add65~66  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~9  from: cin  to: sumout " "Cell: display\|Add65~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~13  from: cin  to: sumout " "Cell: display\|Add68~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~17  from: cin  to: sumout " "Cell: display\|Add68~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~1  from: cin  to: sumout " "Cell: display\|Add68~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~21  from: cin  to: sumout " "Cell: display\|Add68~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~25  from: cin  to: sumout " "Cell: display\|Add68~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~29  from: cin  to: sumout " "Cell: display\|Add68~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~33  from: cin  to: sumout " "Cell: display\|Add68~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~37  from: cin  to: sumout " "Cell: display\|Add68~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~41  from: cin  to: sumout " "Cell: display\|Add68~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~45  from: cin  to: sumout " "Cell: display\|Add68~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~49  from: cin  to: sumout " "Cell: display\|Add68~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~49  from: sharein  to: sumout " "Cell: display\|Add68~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~53  from: cin  to: sumout " "Cell: display\|Add68~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~53  from: datac  to: sumout " "Cell: display\|Add68~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~53  from: sharein  to: sumout " "Cell: display\|Add68~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~57  from: cin  to: sumout " "Cell: display\|Add68~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~57  from: datac  to: sumout " "Cell: display\|Add68~57  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~57  from: sharein  to: sumout " "Cell: display\|Add68~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~5  from: cin  to: sumout " "Cell: display\|Add68~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~61  from: cin  to: sumout " "Cell: display\|Add68~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~61  from: datac  to: sumout " "Cell: display\|Add68~61  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~61  from: sharein  to: sumout " "Cell: display\|Add68~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~65  from: cin  to: sumout " "Cell: display\|Add68~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~65  from: datac  to: sumout " "Cell: display\|Add68~65  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~65  from: sharein  to: sumout " "Cell: display\|Add68~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~70  from: datac  to: cout " "Cell: display\|Add68~70  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~74  from: datac  to: cout " "Cell: display\|Add68~74  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~9  from: cin  to: sumout " "Cell: display\|Add68~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[0\]~70  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[0\]~70  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[1\]~71  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[1\]~71  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[2\]~69  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[2\]~69  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[3\]~67  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[3\]~67  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[4\]~65  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[4\]~65  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[5\]~63  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[5\]~63  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[6\]~61  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[6\]~61  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[0\]~82  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[0\]~82  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[1\]~83  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[1\]~83  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[2\]~81  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[2\]~81  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[3\]~79  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[3\]~79  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[4\]~77  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[4\]~77  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[5\]~75  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[5\]~75  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[6\]~73  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[6\]~73  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[0\]~94  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[0\]~94  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[1\]~95  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[1\]~95  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[2\]~93  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[2\]~93  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[3\]~91  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[3\]~91  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[4\]~89  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[4\]~89  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[5\]~87  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[5\]~87  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[6\]~85  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[6\]~85  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[0\]~106  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[0\]~106  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[1\]~107  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[1\]~107  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[2\]~105  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[2\]~105  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[3\]~103  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[3\]~103  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[4\]~101  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[4\]~101  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[5\]~99  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[5\]~99  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[6\]~97  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[6\]~97  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621476796826 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1621476796826 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1621476796960 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1621476796962 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1621476796967 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1621476798275 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1621476798280 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1621476798280 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:17 " "Fitter preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621476798649 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1621476805566 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1621476808215 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:03 " "Fitter placement preparation operations ending: elapsed time is 00:01:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621476868294 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1621476922071 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1621476978839 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:57 " "Fitter placement operations ending: elapsed time is 00:00:57" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621476978839 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1621476981779 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "4e+03 ns 2.4% " "4e+03 ns of routing delay (approximately 2.4% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1621477010308 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Router estimated average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "C:/Users/James/Workspace/ELEC5566M-MiniProject/" { { 1 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1621477040187 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1621477040187 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1621477814414 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1621477814414 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:13:48 " "Fitter routing operations ending: elapsed time is 00:13:48" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621477814426 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 59.02 " "Total time spent on timing analysis during the Fitter is 59.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1621477852383 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1621477852559 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1621477861747 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1621477861756 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1621477870240 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:52 " "Fitter post-fit operations ending: elapsed time is 00:00:52" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1621477904765 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/James/Workspace/ELEC5566M-MiniProject/output_files/MiniProject.fit.smsg " "Generated suppressed messages file C:/Users/James/Workspace/ELEC5566M-MiniProject/output_files/MiniProject.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1621477906845 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6888 " "Peak virtual memory: 6888 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621477912245 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 20 03:31:52 2021 " "Processing ended: Thu May 20 03:31:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621477912245 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:18:53 " "Elapsed time: 00:18:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621477912245 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:25:04 " "Total CPU time (on all processors): 00:25:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621477912245 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1621477912245 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 229 s " "Quartus Prime Flow was successful. 0 errors, 229 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1621477913062 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1621477913511 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621477913523 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 20 03:31:53 2021 " "Processing started: Thu May 20 03:31:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621477913523 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1621477913523 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MiniProject -c MiniProject " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MiniProject -c MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1621477913523 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1621477918049 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1621477935217 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5007 " "Peak virtual memory: 5007 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621477935872 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 20 03:32:15 2021 " "Processing ended: Thu May 20 03:32:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621477935872 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621477935872 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621477935872 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1621477935872 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 230 s " "Quartus Prime Flow was successful. 0 errors, 230 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1621477936576 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1621477937239 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621477937249 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 20 03:32:16 2021 " "Processing started: Thu May 20 03:32:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621477937249 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621477937249 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MiniProject -c MiniProject " "Command: quartus_sta MiniProject -c MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621477937249 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1621477937423 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v " "Source file: C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1621477941298 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "TimeQuest Timing Analyzer" 0 -1 1621477941298 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1621477941752 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621477941752 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621477941809 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621477941809 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "72 " "TimeQuest Timing Analyzer is analyzing 72 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1621477942984 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MiniProject.sdc " "Synopsys Design Constraints File file not found: 'MiniProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1621477943475 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621477943475 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_divider:FLOOR\|out_clk clk_divider:FLOOR\|out_clk " "create_clock -period 1.000 -name clk_divider:FLOOR\|out_clk clk_divider:FLOOR\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1621477943545 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1621477943545 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PS2_clk PS2_clk " "create_clock -period 1.000 -name PS2_clk PS2_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1621477943545 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rst rst " "create_clock -period 1.000 -name rst rst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1621477943545 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pipes:pipe_shift\|score_count\[0\] pipes:pipe_shift\|score_count\[0\] " "create_clock -period 1.000 -name pipes:pipe_shift\|score_count\[0\] pipes:pipe_shift\|score_count\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1621477943545 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_divider:VGA\|out_clk clk_divider:VGA\|out_clk " "create_clock -period 1.000 -name clk_divider:VGA\|out_clk clk_divider:VGA\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1621477943545 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_divider:BG\|out_clk clk_divider:BG\|out_clk " "create_clock -period 1.000 -name clk_divider:BG\|out_clk clk_divider:BG\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1621477943545 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621477943545 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~13  from: cin  to: sumout " "Cell: display\|Add38~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~17  from: cin  to: sumout " "Cell: display\|Add38~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~1  from: cin  to: sumout " "Cell: display\|Add38~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~21  from: cin  to: sumout " "Cell: display\|Add38~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~25  from: cin  to: sumout " "Cell: display\|Add38~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~29  from: cin  to: sumout " "Cell: display\|Add38~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~33  from: cin  to: sumout " "Cell: display\|Add38~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~37  from: cin  to: sumout " "Cell: display\|Add38~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~41  from: cin  to: sumout " "Cell: display\|Add38~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~41  from: sharein  to: sumout " "Cell: display\|Add38~41  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~45  from: cin  to: sumout " "Cell: display\|Add38~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~45  from: datad  to: sumout " "Cell: display\|Add38~45  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~45  from: sharein  to: sumout " "Cell: display\|Add38~45  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~49  from: cin  to: sumout " "Cell: display\|Add38~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~49  from: datac  to: sumout " "Cell: display\|Add38~49  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~49  from: sharein  to: sumout " "Cell: display\|Add38~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~53  from: cin  to: sumout " "Cell: display\|Add38~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~53  from: datac  to: sumout " "Cell: display\|Add38~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~53  from: sharein  to: sumout " "Cell: display\|Add38~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~57  from: cin  to: sumout " "Cell: display\|Add38~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~57  from: datac  to: sumout " "Cell: display\|Add38~57  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~57  from: sharein  to: sumout " "Cell: display\|Add38~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~5  from: cin  to: sumout " "Cell: display\|Add38~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~62  from: datad  to: cout " "Cell: display\|Add38~62  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~66  from: datad  to: cout " "Cell: display\|Add38~66  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~9  from: cin  to: sumout " "Cell: display\|Add38~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~13  from: cin  to: sumout " "Cell: display\|Add40~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~17  from: cin  to: sumout " "Cell: display\|Add40~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~1  from: cin  to: sumout " "Cell: display\|Add40~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~21  from: cin  to: sumout " "Cell: display\|Add40~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~25  from: cin  to: sumout " "Cell: display\|Add40~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~29  from: cin  to: sumout " "Cell: display\|Add40~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~33  from: cin  to: sumout " "Cell: display\|Add40~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~37  from: cin  to: sumout " "Cell: display\|Add40~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~41  from: cin  to: sumout " "Cell: display\|Add40~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~45  from: cin  to: sumout " "Cell: display\|Add40~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~49  from: cin  to: sumout " "Cell: display\|Add40~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~49  from: sharein  to: sumout " "Cell: display\|Add40~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~53  from: cin  to: sumout " "Cell: display\|Add40~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~53  from: datad  to: sumout " "Cell: display\|Add40~53  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~53  from: sharein  to: sumout " "Cell: display\|Add40~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~57  from: cin  to: sumout " "Cell: display\|Add40~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~57  from: datad  to: sumout " "Cell: display\|Add40~57  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~57  from: sharein  to: sumout " "Cell: display\|Add40~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~5  from: cin  to: sumout " "Cell: display\|Add40~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~61  from: cin  to: sumout " "Cell: display\|Add40~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~61  from: datad  to: sumout " "Cell: display\|Add40~61  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~61  from: sharein  to: sumout " "Cell: display\|Add40~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~65  from: cin  to: sumout " "Cell: display\|Add40~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~65  from: datac  to: sumout " "Cell: display\|Add40~65  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~65  from: sharein  to: sumout " "Cell: display\|Add40~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~70  from: datad  to: cout " "Cell: display\|Add40~70  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~74  from: datad  to: cout " "Cell: display\|Add40~74  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~9  from: cin  to: sumout " "Cell: display\|Add40~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~13  from: cin  to: sumout " "Cell: display\|Add47~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~17  from: cin  to: sumout " "Cell: display\|Add47~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~1  from: cin  to: sumout " "Cell: display\|Add47~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~21  from: cin  to: sumout " "Cell: display\|Add47~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~25  from: cin  to: sumout " "Cell: display\|Add47~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~29  from: cin  to: sumout " "Cell: display\|Add47~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~33  from: cin  to: sumout " "Cell: display\|Add47~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~37  from: cin  to: sumout " "Cell: display\|Add47~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~41  from: cin  to: sumout " "Cell: display\|Add47~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~41  from: sharein  to: sumout " "Cell: display\|Add47~41  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~45  from: cin  to: sumout " "Cell: display\|Add47~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~45  from: datac  to: sumout " "Cell: display\|Add47~45  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~45  from: sharein  to: sumout " "Cell: display\|Add47~45  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~49  from: cin  to: sumout " "Cell: display\|Add47~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~49  from: datad  to: sumout " "Cell: display\|Add47~49  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~49  from: sharein  to: sumout " "Cell: display\|Add47~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~53  from: cin  to: sumout " "Cell: display\|Add47~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~53  from: datac  to: sumout " "Cell: display\|Add47~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~53  from: sharein  to: sumout " "Cell: display\|Add47~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~57  from: cin  to: sumout " "Cell: display\|Add47~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~57  from: datad  to: sumout " "Cell: display\|Add47~57  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~57  from: sharein  to: sumout " "Cell: display\|Add47~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~5  from: cin  to: sumout " "Cell: display\|Add47~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~62  from: datad  to: cout " "Cell: display\|Add47~62  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~66  from: datad  to: cout " "Cell: display\|Add47~66  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~9  from: cin  to: sumout " "Cell: display\|Add47~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~13  from: cin  to: sumout " "Cell: display\|Add49~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~17  from: cin  to: sumout " "Cell: display\|Add49~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~1  from: cin  to: sumout " "Cell: display\|Add49~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~21  from: cin  to: sumout " "Cell: display\|Add49~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~25  from: cin  to: sumout " "Cell: display\|Add49~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~29  from: cin  to: sumout " "Cell: display\|Add49~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~33  from: cin  to: sumout " "Cell: display\|Add49~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~37  from: cin  to: sumout " "Cell: display\|Add49~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~41  from: cin  to: sumout " "Cell: display\|Add49~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~45  from: cin  to: sumout " "Cell: display\|Add49~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~49  from: cin  to: sumout " "Cell: display\|Add49~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~49  from: sharein  to: sumout " "Cell: display\|Add49~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~53  from: cin  to: sumout " "Cell: display\|Add49~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~53  from: datad  to: sumout " "Cell: display\|Add49~53  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~53  from: sharein  to: sumout " "Cell: display\|Add49~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~57  from: cin  to: sumout " "Cell: display\|Add49~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~57  from: datac  to: sumout " "Cell: display\|Add49~57  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~57  from: sharein  to: sumout " "Cell: display\|Add49~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~5  from: cin  to: sumout " "Cell: display\|Add49~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~61  from: cin  to: sumout " "Cell: display\|Add49~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~61  from: datad  to: sumout " "Cell: display\|Add49~61  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~61  from: sharein  to: sumout " "Cell: display\|Add49~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~65  from: cin  to: sumout " "Cell: display\|Add49~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~65  from: datad  to: sumout " "Cell: display\|Add49~65  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~65  from: sharein  to: sumout " "Cell: display\|Add49~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~70  from: datad  to: cout " "Cell: display\|Add49~70  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~74  from: datad  to: cout " "Cell: display\|Add49~74  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~9  from: cin  to: sumout " "Cell: display\|Add49~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~13  from: cin  to: sumout " "Cell: display\|Add56~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~17  from: cin  to: sumout " "Cell: display\|Add56~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~1  from: cin  to: sumout " "Cell: display\|Add56~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~21  from: cin  to: sumout " "Cell: display\|Add56~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~25  from: cin  to: sumout " "Cell: display\|Add56~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~29  from: cin  to: sumout " "Cell: display\|Add56~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~33  from: cin  to: sumout " "Cell: display\|Add56~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~37  from: cin  to: sumout " "Cell: display\|Add56~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~41  from: cin  to: sumout " "Cell: display\|Add56~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~41  from: sharein  to: sumout " "Cell: display\|Add56~41  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~45  from: cin  to: sumout " "Cell: display\|Add56~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~45  from: datac  to: sumout " "Cell: display\|Add56~45  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~45  from: sharein  to: sumout " "Cell: display\|Add56~45  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~49  from: cin  to: sumout " "Cell: display\|Add56~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~49  from: datad  to: sumout " "Cell: display\|Add56~49  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~49  from: sharein  to: sumout " "Cell: display\|Add56~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~53  from: cin  to: sumout " "Cell: display\|Add56~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~53  from: datad  to: sumout " "Cell: display\|Add56~53  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~53  from: sharein  to: sumout " "Cell: display\|Add56~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~57  from: cin  to: sumout " "Cell: display\|Add56~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~57  from: datac  to: sumout " "Cell: display\|Add56~57  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~57  from: sharein  to: sumout " "Cell: display\|Add56~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~5  from: cin  to: sumout " "Cell: display\|Add56~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~62  from: datac  to: cout " "Cell: display\|Add56~62  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~66  from: datad  to: cout " "Cell: display\|Add56~66  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~9  from: cin  to: sumout " "Cell: display\|Add56~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~13  from: cin  to: sumout " "Cell: display\|Add58~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~17  from: cin  to: sumout " "Cell: display\|Add58~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~1  from: cin  to: sumout " "Cell: display\|Add58~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~21  from: cin  to: sumout " "Cell: display\|Add58~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~25  from: cin  to: sumout " "Cell: display\|Add58~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~29  from: cin  to: sumout " "Cell: display\|Add58~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~33  from: cin  to: sumout " "Cell: display\|Add58~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~37  from: cin  to: sumout " "Cell: display\|Add58~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~41  from: cin  to: sumout " "Cell: display\|Add58~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~45  from: cin  to: sumout " "Cell: display\|Add58~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~49  from: cin  to: sumout " "Cell: display\|Add58~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~49  from: sharein  to: sumout " "Cell: display\|Add58~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~53  from: cin  to: sumout " "Cell: display\|Add58~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~53  from: datac  to: sumout " "Cell: display\|Add58~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~53  from: sharein  to: sumout " "Cell: display\|Add58~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~57  from: cin  to: sumout " "Cell: display\|Add58~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~57  from: datad  to: sumout " "Cell: display\|Add58~57  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~57  from: sharein  to: sumout " "Cell: display\|Add58~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~5  from: cin  to: sumout " "Cell: display\|Add58~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~61  from: cin  to: sumout " "Cell: display\|Add58~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~61  from: datad  to: sumout " "Cell: display\|Add58~61  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~61  from: sharein  to: sumout " "Cell: display\|Add58~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~65  from: cin  to: sumout " "Cell: display\|Add58~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~65  from: datac  to: sumout " "Cell: display\|Add58~65  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~65  from: sharein  to: sumout " "Cell: display\|Add58~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~70  from: datad  to: cout " "Cell: display\|Add58~70  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~74  from: datac  to: cout " "Cell: display\|Add58~74  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~9  from: cin  to: sumout " "Cell: display\|Add58~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~13  from: cin  to: sumout " "Cell: display\|Add65~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~17  from: cin  to: sumout " "Cell: display\|Add65~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~1  from: cin  to: sumout " "Cell: display\|Add65~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~21  from: cin  to: sumout " "Cell: display\|Add65~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~25  from: cin  to: sumout " "Cell: display\|Add65~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~29  from: cin  to: sumout " "Cell: display\|Add65~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~33  from: cin  to: sumout " "Cell: display\|Add65~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~37  from: cin  to: sumout " "Cell: display\|Add65~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~41  from: cin  to: sumout " "Cell: display\|Add65~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~41  from: sharein  to: sumout " "Cell: display\|Add65~41  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~45  from: cin  to: sumout " "Cell: display\|Add65~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~45  from: datad  to: sumout " "Cell: display\|Add65~45  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~45  from: sharein  to: sumout " "Cell: display\|Add65~45  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~49  from: cin  to: sumout " "Cell: display\|Add65~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~49  from: datad  to: sumout " "Cell: display\|Add65~49  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~49  from: sharein  to: sumout " "Cell: display\|Add65~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~53  from: cin  to: sumout " "Cell: display\|Add65~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~53  from: dataa  to: sumout " "Cell: display\|Add65~53  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~53  from: sharein  to: sumout " "Cell: display\|Add65~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~57  from: cin  to: sumout " "Cell: display\|Add65~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~57  from: datad  to: sumout " "Cell: display\|Add65~57  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~57  from: sharein  to: sumout " "Cell: display\|Add65~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~5  from: cin  to: sumout " "Cell: display\|Add65~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~62  from: datab  to: cout " "Cell: display\|Add65~62  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~66  from: datad  to: cout " "Cell: display\|Add65~66  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~9  from: cin  to: sumout " "Cell: display\|Add65~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~13  from: cin  to: sumout " "Cell: display\|Add68~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~17  from: cin  to: sumout " "Cell: display\|Add68~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~1  from: cin  to: sumout " "Cell: display\|Add68~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~21  from: cin  to: sumout " "Cell: display\|Add68~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~25  from: cin  to: sumout " "Cell: display\|Add68~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~29  from: cin  to: sumout " "Cell: display\|Add68~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~33  from: cin  to: sumout " "Cell: display\|Add68~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~37  from: cin  to: sumout " "Cell: display\|Add68~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~41  from: cin  to: sumout " "Cell: display\|Add68~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~45  from: cin  to: sumout " "Cell: display\|Add68~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~49  from: cin  to: sumout " "Cell: display\|Add68~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~49  from: sharein  to: sumout " "Cell: display\|Add68~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~53  from: cin  to: sumout " "Cell: display\|Add68~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~53  from: datad  to: sumout " "Cell: display\|Add68~53  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~53  from: sharein  to: sumout " "Cell: display\|Add68~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~57  from: cin  to: sumout " "Cell: display\|Add68~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~57  from: datad  to: sumout " "Cell: display\|Add68~57  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~57  from: sharein  to: sumout " "Cell: display\|Add68~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~5  from: cin  to: sumout " "Cell: display\|Add68~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~61  from: cin  to: sumout " "Cell: display\|Add68~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~61  from: datad  to: sumout " "Cell: display\|Add68~61  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~61  from: sharein  to: sumout " "Cell: display\|Add68~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~65  from: cin  to: sumout " "Cell: display\|Add68~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~65  from: datac  to: sumout " "Cell: display\|Add68~65  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~65  from: sharein  to: sumout " "Cell: display\|Add68~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~70  from: datad  to: cout " "Cell: display\|Add68~70  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~74  from: datad  to: cout " "Cell: display\|Add68~74  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~9  from: cin  to: sumout " "Cell: display\|Add68~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[0\]~70  from: datae  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[0\]~70  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[1\]~71  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[1\]~71  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[2\]~69  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[2\]~69  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[3\]~67  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[3\]~67  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[4\]~65  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[4\]~65  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[5\]~63  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[5\]~63  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[6\]~61  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[6\]~61  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[0\]~82  from: dataf  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[0\]~82  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[1\]~83  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[1\]~83  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[2\]~81  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[2\]~81  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[3\]~79  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[3\]~79  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[4\]~77  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[4\]~77  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[5\]~75  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[5\]~75  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[6\]~73  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[6\]~73  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[0\]~94  from: dataf  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[0\]~94  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[1\]~95  from: dataf  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[1\]~95  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[2\]~93  from: dataf  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[2\]~93  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[3\]~91  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[3\]~91  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[4\]~89  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[4\]~89  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[5\]~87  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[5\]~87  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[6\]~85  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[6\]~85  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[0\]~106  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[0\]~106  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[1\]~107  from: datab  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[1\]~107  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[2\]~105  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[2\]~105  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[3\]~103  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[3\]~103  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[4\]~101  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[4\]~101  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[5\]~99  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[5\]~99  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[6\]~97  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[6\]~97  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477943610 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1621477943610 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621477943696 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621477944047 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1621477944050 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1621477944063 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1621477945311 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621477945311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -46.118 " "Worst-case setup slack is -46.118" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477945316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477945316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -46.118           -3508.668 clk_divider:VGA\|out_clk  " "  -46.118           -3508.668 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477945316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -42.975            -531.036 rst  " "  -42.975            -531.036 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477945316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.612           -1124.489 clk  " "   -8.612           -1124.489 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477945316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.880           -1216.130 clk_divider:FLOOR\|out_clk  " "   -7.880           -1216.130 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477945316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.909            -236.298 PS2_clk  " "   -4.909            -236.298 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477945316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.115             -65.832 clk_divider:BG\|out_clk  " "   -4.115             -65.832 clk_divider:BG\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477945316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.787             -91.275 pipes:pipe_shift\|score_count\[0\]  " "   -3.787             -91.275 pipes:pipe_shift\|score_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477945316 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621477945316 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.830 " "Worst-case hold slack is -1.830" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477945507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477945507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.830             -44.954 pipes:pipe_shift\|score_count\[0\]  " "   -1.830             -44.954 pipes:pipe_shift\|score_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477945507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.218               0.000 clk  " "    0.218               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477945507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.221               0.000 PS2_clk  " "    0.221               0.000 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477945507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 clk_divider:BG\|out_clk  " "    0.271               0.000 clk_divider:BG\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477945507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 clk_divider:FLOOR\|out_clk  " "    0.349               0.000 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477945507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.428               0.000 clk_divider:VGA\|out_clk  " "    0.428               0.000 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477945507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.900               0.000 rst  " "    1.900               0.000 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477945507 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621477945507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.201 " "Worst-case recovery slack is -7.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477945516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477945516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.201            -382.868 clk_divider:VGA\|out_clk  " "   -7.201            -382.868 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477945516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.116           -1204.527 clk_divider:FLOOR\|out_clk  " "   -7.116           -1204.527 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477945516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.790            -628.418 clk  " "   -4.790            -628.418 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477945516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.064             -74.572 pipes:pipe_shift\|score_count\[0\]  " "   -3.064             -74.572 pipes:pipe_shift\|score_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477945516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621477945516 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.179 " "Worst-case removal slack is -1.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477945531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477945531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.179             -26.807 pipes:pipe_shift\|score_count\[0\]  " "   -1.179             -26.807 pipes:pipe_shift\|score_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477945531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.767               0.000 clk  " "    1.767               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477945531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.657               0.000 clk_divider:FLOOR\|out_clk  " "    2.657               0.000 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477945531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.700               0.000 clk_divider:VGA\|out_clk  " "    2.700               0.000 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477945531 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621477945531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.475 " "Worst-case minimum pulse width slack is -3.475" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477945538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477945538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.475           -1299.168 rst  " "   -3.475           -1299.168 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477945538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.587            -121.226 clk_divider:VGA\|out_clk  " "   -0.587            -121.226 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477945538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.532            -144.689 clk_divider:FLOOR\|out_clk  " "   -0.532            -144.689 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477945538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.456            -128.935 clk  " "   -0.456            -128.935 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477945538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -29.309 PS2_clk  " "   -0.394             -29.309 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477945538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -11.104 clk_divider:BG\|out_clk  " "   -0.394             -11.104 clk_divider:BG\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477945538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 pipes:pipe_shift\|score_count\[0\]  " "    0.206               0.000 pipes:pipe_shift\|score_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477945538 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621477945538 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1621477945645 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621477945710 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621477955881 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~13  from: cin  to: sumout " "Cell: display\|Add38~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~17  from: cin  to: sumout " "Cell: display\|Add38~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~1  from: cin  to: sumout " "Cell: display\|Add38~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~21  from: cin  to: sumout " "Cell: display\|Add38~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~25  from: cin  to: sumout " "Cell: display\|Add38~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~29  from: cin  to: sumout " "Cell: display\|Add38~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~33  from: cin  to: sumout " "Cell: display\|Add38~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~37  from: cin  to: sumout " "Cell: display\|Add38~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~41  from: cin  to: sumout " "Cell: display\|Add38~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~41  from: sharein  to: sumout " "Cell: display\|Add38~41  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~45  from: cin  to: sumout " "Cell: display\|Add38~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~45  from: datad  to: sumout " "Cell: display\|Add38~45  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~45  from: sharein  to: sumout " "Cell: display\|Add38~45  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~49  from: cin  to: sumout " "Cell: display\|Add38~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~49  from: datac  to: sumout " "Cell: display\|Add38~49  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~49  from: sharein  to: sumout " "Cell: display\|Add38~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~53  from: cin  to: sumout " "Cell: display\|Add38~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~53  from: datac  to: sumout " "Cell: display\|Add38~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~53  from: sharein  to: sumout " "Cell: display\|Add38~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~57  from: cin  to: sumout " "Cell: display\|Add38~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~57  from: datac  to: sumout " "Cell: display\|Add38~57  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~57  from: sharein  to: sumout " "Cell: display\|Add38~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~5  from: cin  to: sumout " "Cell: display\|Add38~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~62  from: datad  to: cout " "Cell: display\|Add38~62  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~66  from: datad  to: cout " "Cell: display\|Add38~66  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~9  from: cin  to: sumout " "Cell: display\|Add38~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~13  from: cin  to: sumout " "Cell: display\|Add40~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~17  from: cin  to: sumout " "Cell: display\|Add40~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~1  from: cin  to: sumout " "Cell: display\|Add40~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~21  from: cin  to: sumout " "Cell: display\|Add40~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~25  from: cin  to: sumout " "Cell: display\|Add40~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~29  from: cin  to: sumout " "Cell: display\|Add40~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~33  from: cin  to: sumout " "Cell: display\|Add40~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~37  from: cin  to: sumout " "Cell: display\|Add40~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~41  from: cin  to: sumout " "Cell: display\|Add40~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~45  from: cin  to: sumout " "Cell: display\|Add40~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~49  from: cin  to: sumout " "Cell: display\|Add40~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~49  from: sharein  to: sumout " "Cell: display\|Add40~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~53  from: cin  to: sumout " "Cell: display\|Add40~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~53  from: datad  to: sumout " "Cell: display\|Add40~53  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~53  from: sharein  to: sumout " "Cell: display\|Add40~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~57  from: cin  to: sumout " "Cell: display\|Add40~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~57  from: datad  to: sumout " "Cell: display\|Add40~57  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~57  from: sharein  to: sumout " "Cell: display\|Add40~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~5  from: cin  to: sumout " "Cell: display\|Add40~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~61  from: cin  to: sumout " "Cell: display\|Add40~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~61  from: datad  to: sumout " "Cell: display\|Add40~61  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~61  from: sharein  to: sumout " "Cell: display\|Add40~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~65  from: cin  to: sumout " "Cell: display\|Add40~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~65  from: datac  to: sumout " "Cell: display\|Add40~65  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~65  from: sharein  to: sumout " "Cell: display\|Add40~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~70  from: datad  to: cout " "Cell: display\|Add40~70  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~74  from: datad  to: cout " "Cell: display\|Add40~74  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~9  from: cin  to: sumout " "Cell: display\|Add40~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~13  from: cin  to: sumout " "Cell: display\|Add47~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~17  from: cin  to: sumout " "Cell: display\|Add47~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~1  from: cin  to: sumout " "Cell: display\|Add47~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~21  from: cin  to: sumout " "Cell: display\|Add47~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~25  from: cin  to: sumout " "Cell: display\|Add47~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~29  from: cin  to: sumout " "Cell: display\|Add47~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~33  from: cin  to: sumout " "Cell: display\|Add47~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~37  from: cin  to: sumout " "Cell: display\|Add47~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~41  from: cin  to: sumout " "Cell: display\|Add47~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~41  from: sharein  to: sumout " "Cell: display\|Add47~41  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~45  from: cin  to: sumout " "Cell: display\|Add47~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~45  from: datac  to: sumout " "Cell: display\|Add47~45  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~45  from: sharein  to: sumout " "Cell: display\|Add47~45  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~49  from: cin  to: sumout " "Cell: display\|Add47~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~49  from: datad  to: sumout " "Cell: display\|Add47~49  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~49  from: sharein  to: sumout " "Cell: display\|Add47~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~53  from: cin  to: sumout " "Cell: display\|Add47~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~53  from: datac  to: sumout " "Cell: display\|Add47~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~53  from: sharein  to: sumout " "Cell: display\|Add47~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~57  from: cin  to: sumout " "Cell: display\|Add47~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~57  from: datad  to: sumout " "Cell: display\|Add47~57  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~57  from: sharein  to: sumout " "Cell: display\|Add47~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~5  from: cin  to: sumout " "Cell: display\|Add47~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~62  from: datad  to: cout " "Cell: display\|Add47~62  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~66  from: datad  to: cout " "Cell: display\|Add47~66  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~9  from: cin  to: sumout " "Cell: display\|Add47~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~13  from: cin  to: sumout " "Cell: display\|Add49~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~17  from: cin  to: sumout " "Cell: display\|Add49~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~1  from: cin  to: sumout " "Cell: display\|Add49~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~21  from: cin  to: sumout " "Cell: display\|Add49~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~25  from: cin  to: sumout " "Cell: display\|Add49~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~29  from: cin  to: sumout " "Cell: display\|Add49~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~33  from: cin  to: sumout " "Cell: display\|Add49~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~37  from: cin  to: sumout " "Cell: display\|Add49~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~41  from: cin  to: sumout " "Cell: display\|Add49~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~45  from: cin  to: sumout " "Cell: display\|Add49~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~49  from: cin  to: sumout " "Cell: display\|Add49~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~49  from: sharein  to: sumout " "Cell: display\|Add49~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~53  from: cin  to: sumout " "Cell: display\|Add49~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~53  from: datad  to: sumout " "Cell: display\|Add49~53  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~53  from: sharein  to: sumout " "Cell: display\|Add49~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~57  from: cin  to: sumout " "Cell: display\|Add49~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~57  from: datac  to: sumout " "Cell: display\|Add49~57  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~57  from: sharein  to: sumout " "Cell: display\|Add49~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~5  from: cin  to: sumout " "Cell: display\|Add49~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~61  from: cin  to: sumout " "Cell: display\|Add49~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~61  from: datad  to: sumout " "Cell: display\|Add49~61  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~61  from: sharein  to: sumout " "Cell: display\|Add49~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~65  from: cin  to: sumout " "Cell: display\|Add49~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~65  from: datad  to: sumout " "Cell: display\|Add49~65  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~65  from: sharein  to: sumout " "Cell: display\|Add49~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~70  from: datad  to: cout " "Cell: display\|Add49~70  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~74  from: datad  to: cout " "Cell: display\|Add49~74  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~9  from: cin  to: sumout " "Cell: display\|Add49~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~13  from: cin  to: sumout " "Cell: display\|Add56~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~17  from: cin  to: sumout " "Cell: display\|Add56~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~1  from: cin  to: sumout " "Cell: display\|Add56~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~21  from: cin  to: sumout " "Cell: display\|Add56~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~25  from: cin  to: sumout " "Cell: display\|Add56~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~29  from: cin  to: sumout " "Cell: display\|Add56~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~33  from: cin  to: sumout " "Cell: display\|Add56~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~37  from: cin  to: sumout " "Cell: display\|Add56~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~41  from: cin  to: sumout " "Cell: display\|Add56~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~41  from: sharein  to: sumout " "Cell: display\|Add56~41  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~45  from: cin  to: sumout " "Cell: display\|Add56~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~45  from: datac  to: sumout " "Cell: display\|Add56~45  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~45  from: sharein  to: sumout " "Cell: display\|Add56~45  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~49  from: cin  to: sumout " "Cell: display\|Add56~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~49  from: datad  to: sumout " "Cell: display\|Add56~49  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~49  from: sharein  to: sumout " "Cell: display\|Add56~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~53  from: cin  to: sumout " "Cell: display\|Add56~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~53  from: datad  to: sumout " "Cell: display\|Add56~53  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~53  from: sharein  to: sumout " "Cell: display\|Add56~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~57  from: cin  to: sumout " "Cell: display\|Add56~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~57  from: datac  to: sumout " "Cell: display\|Add56~57  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~57  from: sharein  to: sumout " "Cell: display\|Add56~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~5  from: cin  to: sumout " "Cell: display\|Add56~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~62  from: datac  to: cout " "Cell: display\|Add56~62  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~66  from: datad  to: cout " "Cell: display\|Add56~66  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~9  from: cin  to: sumout " "Cell: display\|Add56~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~13  from: cin  to: sumout " "Cell: display\|Add58~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~17  from: cin  to: sumout " "Cell: display\|Add58~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~1  from: cin  to: sumout " "Cell: display\|Add58~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~21  from: cin  to: sumout " "Cell: display\|Add58~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~25  from: cin  to: sumout " "Cell: display\|Add58~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~29  from: cin  to: sumout " "Cell: display\|Add58~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~33  from: cin  to: sumout " "Cell: display\|Add58~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~37  from: cin  to: sumout " "Cell: display\|Add58~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~41  from: cin  to: sumout " "Cell: display\|Add58~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~45  from: cin  to: sumout " "Cell: display\|Add58~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~49  from: cin  to: sumout " "Cell: display\|Add58~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~49  from: sharein  to: sumout " "Cell: display\|Add58~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~53  from: cin  to: sumout " "Cell: display\|Add58~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~53  from: datac  to: sumout " "Cell: display\|Add58~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~53  from: sharein  to: sumout " "Cell: display\|Add58~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~57  from: cin  to: sumout " "Cell: display\|Add58~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~57  from: datad  to: sumout " "Cell: display\|Add58~57  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~57  from: sharein  to: sumout " "Cell: display\|Add58~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~5  from: cin  to: sumout " "Cell: display\|Add58~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~61  from: cin  to: sumout " "Cell: display\|Add58~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~61  from: datad  to: sumout " "Cell: display\|Add58~61  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~61  from: sharein  to: sumout " "Cell: display\|Add58~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~65  from: cin  to: sumout " "Cell: display\|Add58~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~65  from: datac  to: sumout " "Cell: display\|Add58~65  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~65  from: sharein  to: sumout " "Cell: display\|Add58~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~70  from: datad  to: cout " "Cell: display\|Add58~70  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~74  from: datac  to: cout " "Cell: display\|Add58~74  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~9  from: cin  to: sumout " "Cell: display\|Add58~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~13  from: cin  to: sumout " "Cell: display\|Add65~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~17  from: cin  to: sumout " "Cell: display\|Add65~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~1  from: cin  to: sumout " "Cell: display\|Add65~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~21  from: cin  to: sumout " "Cell: display\|Add65~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~25  from: cin  to: sumout " "Cell: display\|Add65~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~29  from: cin  to: sumout " "Cell: display\|Add65~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~33  from: cin  to: sumout " "Cell: display\|Add65~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~37  from: cin  to: sumout " "Cell: display\|Add65~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~41  from: cin  to: sumout " "Cell: display\|Add65~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~41  from: sharein  to: sumout " "Cell: display\|Add65~41  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~45  from: cin  to: sumout " "Cell: display\|Add65~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~45  from: datad  to: sumout " "Cell: display\|Add65~45  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~45  from: sharein  to: sumout " "Cell: display\|Add65~45  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~49  from: cin  to: sumout " "Cell: display\|Add65~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~49  from: datad  to: sumout " "Cell: display\|Add65~49  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~49  from: sharein  to: sumout " "Cell: display\|Add65~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~53  from: cin  to: sumout " "Cell: display\|Add65~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~53  from: dataa  to: sumout " "Cell: display\|Add65~53  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~53  from: sharein  to: sumout " "Cell: display\|Add65~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~57  from: cin  to: sumout " "Cell: display\|Add65~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~57  from: datad  to: sumout " "Cell: display\|Add65~57  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~57  from: sharein  to: sumout " "Cell: display\|Add65~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~5  from: cin  to: sumout " "Cell: display\|Add65~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~62  from: datab  to: cout " "Cell: display\|Add65~62  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~66  from: datad  to: cout " "Cell: display\|Add65~66  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~9  from: cin  to: sumout " "Cell: display\|Add65~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~13  from: cin  to: sumout " "Cell: display\|Add68~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~17  from: cin  to: sumout " "Cell: display\|Add68~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~1  from: cin  to: sumout " "Cell: display\|Add68~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~21  from: cin  to: sumout " "Cell: display\|Add68~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~25  from: cin  to: sumout " "Cell: display\|Add68~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~29  from: cin  to: sumout " "Cell: display\|Add68~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~33  from: cin  to: sumout " "Cell: display\|Add68~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~37  from: cin  to: sumout " "Cell: display\|Add68~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~41  from: cin  to: sumout " "Cell: display\|Add68~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~45  from: cin  to: sumout " "Cell: display\|Add68~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~49  from: cin  to: sumout " "Cell: display\|Add68~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~49  from: sharein  to: sumout " "Cell: display\|Add68~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~53  from: cin  to: sumout " "Cell: display\|Add68~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~53  from: datad  to: sumout " "Cell: display\|Add68~53  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~53  from: sharein  to: sumout " "Cell: display\|Add68~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~57  from: cin  to: sumout " "Cell: display\|Add68~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~57  from: datad  to: sumout " "Cell: display\|Add68~57  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~57  from: sharein  to: sumout " "Cell: display\|Add68~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~5  from: cin  to: sumout " "Cell: display\|Add68~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~61  from: cin  to: sumout " "Cell: display\|Add68~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~61  from: datad  to: sumout " "Cell: display\|Add68~61  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~61  from: sharein  to: sumout " "Cell: display\|Add68~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~65  from: cin  to: sumout " "Cell: display\|Add68~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~65  from: datac  to: sumout " "Cell: display\|Add68~65  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~65  from: sharein  to: sumout " "Cell: display\|Add68~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~70  from: datad  to: cout " "Cell: display\|Add68~70  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~74  from: datad  to: cout " "Cell: display\|Add68~74  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~9  from: cin  to: sumout " "Cell: display\|Add68~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[0\]~70  from: datae  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[0\]~70  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[1\]~71  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[1\]~71  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[2\]~69  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[2\]~69  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[3\]~67  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[3\]~67  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[4\]~65  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[4\]~65  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[5\]~63  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[5\]~63  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[6\]~61  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[6\]~61  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[0\]~82  from: dataf  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[0\]~82  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[1\]~83  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[1\]~83  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[2\]~81  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[2\]~81  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[3\]~79  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[3\]~79  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[4\]~77  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[4\]~77  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[5\]~75  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[5\]~75  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[6\]~73  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[6\]~73  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[0\]~94  from: dataf  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[0\]~94  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[1\]~95  from: dataf  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[1\]~95  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[2\]~93  from: dataf  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[2\]~93  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[3\]~91  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[3\]~91  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[4\]~89  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[4\]~89  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[5\]~87  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[5\]~87  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[6\]~85  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[6\]~85  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[0\]~106  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[0\]~106  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[1\]~107  from: datab  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[1\]~107  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[2\]~105  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[2\]~105  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[3\]~103  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[3\]~103  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[4\]~101  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[4\]~101  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[5\]~99  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[5\]~99  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[6\]~97  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[6\]~97  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477956932 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1621477956932 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621477957318 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1621477957762 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621477957762 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -48.195 " "Worst-case setup slack is -48.195" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477957765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477957765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -48.195           -3570.160 clk_divider:VGA\|out_clk  " "  -48.195           -3570.160 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477957765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -44.661            -547.284 rst  " "  -44.661            -547.284 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477957765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.283           -1085.947 clk  " "   -8.283           -1085.947 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477957765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.755           -1211.968 clk_divider:FLOOR\|out_clk  " "   -7.755           -1211.968 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477957765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.869            -235.699 PS2_clk  " "   -4.869            -235.699 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477957765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.200             -67.192 clk_divider:BG\|out_clk  " "   -4.200             -67.192 clk_divider:BG\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477957765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.560             -83.909 pipes:pipe_shift\|score_count\[0\]  " "   -3.560             -83.909 pipes:pipe_shift\|score_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477957765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621477957765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.051 " "Worst-case hold slack is -2.051" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477957966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477957966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.051             -52.472 pipes:pipe_shift\|score_count\[0\]  " "   -2.051             -52.472 pipes:pipe_shift\|score_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477957966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 clk  " "    0.201               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477957966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.268               0.000 PS2_clk  " "    0.268               0.000 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477957966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.276               0.000 clk_divider:BG\|out_clk  " "    0.276               0.000 clk_divider:BG\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477957966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 clk_divider:VGA\|out_clk  " "    0.443               0.000 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477957966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.461               0.000 clk_divider:FLOOR\|out_clk  " "    0.461               0.000 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477957966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.984               0.000 rst  " "    1.984               0.000 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477957966 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621477957966 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.130 " "Worst-case recovery slack is -7.130" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477957975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477957975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.130            -381.667 clk_divider:VGA\|out_clk  " "   -7.130            -381.667 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477957975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.049           -1204.692 clk_divider:FLOOR\|out_clk  " "   -7.049           -1204.692 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477957975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.568            -599.327 clk  " "   -4.568            -599.327 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477957975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.886             -71.179 pipes:pipe_shift\|score_count\[0\]  " "   -2.886             -71.179 pipes:pipe_shift\|score_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477957975 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621477957975 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.393 " "Worst-case removal slack is -1.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477957985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477957985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.393             -32.010 pipes:pipe_shift\|score_count\[0\]  " "   -1.393             -32.010 pipes:pipe_shift\|score_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477957985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.587               0.000 clk  " "    1.587               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477957985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.765               0.000 clk_divider:VGA\|out_clk  " "    2.765               0.000 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477957985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.784               0.000 clk_divider:FLOOR\|out_clk  " "    2.784               0.000 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477957985 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621477957985 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.545 " "Worst-case minimum pulse width slack is -3.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477957990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477957990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.545           -1359.733 rst  " "   -3.545           -1359.733 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477957990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.574            -121.703 clk_divider:VGA\|out_clk  " "   -0.574            -121.703 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477957990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.543            -147.788 clk_divider:FLOOR\|out_clk  " "   -0.543            -147.788 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477957990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.447            -139.913 clk  " "   -0.447            -139.913 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477957990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -29.032 PS2_clk  " "   -0.394             -29.032 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477957990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -11.360 clk_divider:BG\|out_clk  " "   -0.394             -11.360 clk_divider:BG\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477957990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133               0.000 pipes:pipe_shift\|score_count\[0\]  " "    0.133               0.000 pipes:pipe_shift\|score_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477957990 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621477957990 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1621477958100 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621477958291 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621477969242 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~13  from: cin  to: sumout " "Cell: display\|Add38~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~17  from: cin  to: sumout " "Cell: display\|Add38~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~1  from: cin  to: sumout " "Cell: display\|Add38~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~21  from: cin  to: sumout " "Cell: display\|Add38~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~25  from: cin  to: sumout " "Cell: display\|Add38~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~29  from: cin  to: sumout " "Cell: display\|Add38~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~33  from: cin  to: sumout " "Cell: display\|Add38~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~37  from: cin  to: sumout " "Cell: display\|Add38~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~41  from: cin  to: sumout " "Cell: display\|Add38~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~41  from: sharein  to: sumout " "Cell: display\|Add38~41  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~45  from: cin  to: sumout " "Cell: display\|Add38~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~45  from: datad  to: sumout " "Cell: display\|Add38~45  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~45  from: sharein  to: sumout " "Cell: display\|Add38~45  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~49  from: cin  to: sumout " "Cell: display\|Add38~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~49  from: datac  to: sumout " "Cell: display\|Add38~49  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~49  from: sharein  to: sumout " "Cell: display\|Add38~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~53  from: cin  to: sumout " "Cell: display\|Add38~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~53  from: datac  to: sumout " "Cell: display\|Add38~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~53  from: sharein  to: sumout " "Cell: display\|Add38~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~57  from: cin  to: sumout " "Cell: display\|Add38~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~57  from: datac  to: sumout " "Cell: display\|Add38~57  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~57  from: sharein  to: sumout " "Cell: display\|Add38~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~5  from: cin  to: sumout " "Cell: display\|Add38~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~62  from: datad  to: cout " "Cell: display\|Add38~62  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~66  from: datad  to: cout " "Cell: display\|Add38~66  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~9  from: cin  to: sumout " "Cell: display\|Add38~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~13  from: cin  to: sumout " "Cell: display\|Add40~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~17  from: cin  to: sumout " "Cell: display\|Add40~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~1  from: cin  to: sumout " "Cell: display\|Add40~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~21  from: cin  to: sumout " "Cell: display\|Add40~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~25  from: cin  to: sumout " "Cell: display\|Add40~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~29  from: cin  to: sumout " "Cell: display\|Add40~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~33  from: cin  to: sumout " "Cell: display\|Add40~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~37  from: cin  to: sumout " "Cell: display\|Add40~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~41  from: cin  to: sumout " "Cell: display\|Add40~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~45  from: cin  to: sumout " "Cell: display\|Add40~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~49  from: cin  to: sumout " "Cell: display\|Add40~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~49  from: sharein  to: sumout " "Cell: display\|Add40~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~53  from: cin  to: sumout " "Cell: display\|Add40~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~53  from: datad  to: sumout " "Cell: display\|Add40~53  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~53  from: sharein  to: sumout " "Cell: display\|Add40~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~57  from: cin  to: sumout " "Cell: display\|Add40~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~57  from: datad  to: sumout " "Cell: display\|Add40~57  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~57  from: sharein  to: sumout " "Cell: display\|Add40~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~5  from: cin  to: sumout " "Cell: display\|Add40~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~61  from: cin  to: sumout " "Cell: display\|Add40~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~61  from: datad  to: sumout " "Cell: display\|Add40~61  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~61  from: sharein  to: sumout " "Cell: display\|Add40~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~65  from: cin  to: sumout " "Cell: display\|Add40~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~65  from: datac  to: sumout " "Cell: display\|Add40~65  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~65  from: sharein  to: sumout " "Cell: display\|Add40~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~70  from: datad  to: cout " "Cell: display\|Add40~70  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~74  from: datad  to: cout " "Cell: display\|Add40~74  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~9  from: cin  to: sumout " "Cell: display\|Add40~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~13  from: cin  to: sumout " "Cell: display\|Add47~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~17  from: cin  to: sumout " "Cell: display\|Add47~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~1  from: cin  to: sumout " "Cell: display\|Add47~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~21  from: cin  to: sumout " "Cell: display\|Add47~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~25  from: cin  to: sumout " "Cell: display\|Add47~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~29  from: cin  to: sumout " "Cell: display\|Add47~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~33  from: cin  to: sumout " "Cell: display\|Add47~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~37  from: cin  to: sumout " "Cell: display\|Add47~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~41  from: cin  to: sumout " "Cell: display\|Add47~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~41  from: sharein  to: sumout " "Cell: display\|Add47~41  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~45  from: cin  to: sumout " "Cell: display\|Add47~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~45  from: datac  to: sumout " "Cell: display\|Add47~45  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~45  from: sharein  to: sumout " "Cell: display\|Add47~45  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~49  from: cin  to: sumout " "Cell: display\|Add47~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~49  from: datad  to: sumout " "Cell: display\|Add47~49  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~49  from: sharein  to: sumout " "Cell: display\|Add47~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~53  from: cin  to: sumout " "Cell: display\|Add47~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~53  from: datac  to: sumout " "Cell: display\|Add47~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~53  from: sharein  to: sumout " "Cell: display\|Add47~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~57  from: cin  to: sumout " "Cell: display\|Add47~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~57  from: datad  to: sumout " "Cell: display\|Add47~57  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~57  from: sharein  to: sumout " "Cell: display\|Add47~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~5  from: cin  to: sumout " "Cell: display\|Add47~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~62  from: datad  to: cout " "Cell: display\|Add47~62  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~66  from: datad  to: cout " "Cell: display\|Add47~66  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~9  from: cin  to: sumout " "Cell: display\|Add47~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~13  from: cin  to: sumout " "Cell: display\|Add49~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~17  from: cin  to: sumout " "Cell: display\|Add49~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~1  from: cin  to: sumout " "Cell: display\|Add49~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~21  from: cin  to: sumout " "Cell: display\|Add49~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~25  from: cin  to: sumout " "Cell: display\|Add49~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~29  from: cin  to: sumout " "Cell: display\|Add49~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~33  from: cin  to: sumout " "Cell: display\|Add49~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~37  from: cin  to: sumout " "Cell: display\|Add49~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~41  from: cin  to: sumout " "Cell: display\|Add49~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~45  from: cin  to: sumout " "Cell: display\|Add49~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~49  from: cin  to: sumout " "Cell: display\|Add49~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~49  from: sharein  to: sumout " "Cell: display\|Add49~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~53  from: cin  to: sumout " "Cell: display\|Add49~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~53  from: datad  to: sumout " "Cell: display\|Add49~53  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~53  from: sharein  to: sumout " "Cell: display\|Add49~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~57  from: cin  to: sumout " "Cell: display\|Add49~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~57  from: datac  to: sumout " "Cell: display\|Add49~57  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~57  from: sharein  to: sumout " "Cell: display\|Add49~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~5  from: cin  to: sumout " "Cell: display\|Add49~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~61  from: cin  to: sumout " "Cell: display\|Add49~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~61  from: datad  to: sumout " "Cell: display\|Add49~61  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~61  from: sharein  to: sumout " "Cell: display\|Add49~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~65  from: cin  to: sumout " "Cell: display\|Add49~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~65  from: datad  to: sumout " "Cell: display\|Add49~65  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~65  from: sharein  to: sumout " "Cell: display\|Add49~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~70  from: datad  to: cout " "Cell: display\|Add49~70  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~74  from: datad  to: cout " "Cell: display\|Add49~74  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~9  from: cin  to: sumout " "Cell: display\|Add49~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~13  from: cin  to: sumout " "Cell: display\|Add56~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~17  from: cin  to: sumout " "Cell: display\|Add56~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~1  from: cin  to: sumout " "Cell: display\|Add56~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~21  from: cin  to: sumout " "Cell: display\|Add56~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~25  from: cin  to: sumout " "Cell: display\|Add56~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~29  from: cin  to: sumout " "Cell: display\|Add56~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~33  from: cin  to: sumout " "Cell: display\|Add56~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~37  from: cin  to: sumout " "Cell: display\|Add56~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~41  from: cin  to: sumout " "Cell: display\|Add56~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~41  from: sharein  to: sumout " "Cell: display\|Add56~41  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~45  from: cin  to: sumout " "Cell: display\|Add56~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~45  from: datac  to: sumout " "Cell: display\|Add56~45  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~45  from: sharein  to: sumout " "Cell: display\|Add56~45  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~49  from: cin  to: sumout " "Cell: display\|Add56~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~49  from: datad  to: sumout " "Cell: display\|Add56~49  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~49  from: sharein  to: sumout " "Cell: display\|Add56~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~53  from: cin  to: sumout " "Cell: display\|Add56~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~53  from: datad  to: sumout " "Cell: display\|Add56~53  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~53  from: sharein  to: sumout " "Cell: display\|Add56~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~57  from: cin  to: sumout " "Cell: display\|Add56~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~57  from: datac  to: sumout " "Cell: display\|Add56~57  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~57  from: sharein  to: sumout " "Cell: display\|Add56~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~5  from: cin  to: sumout " "Cell: display\|Add56~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~62  from: datac  to: cout " "Cell: display\|Add56~62  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~66  from: datad  to: cout " "Cell: display\|Add56~66  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~9  from: cin  to: sumout " "Cell: display\|Add56~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~13  from: cin  to: sumout " "Cell: display\|Add58~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~17  from: cin  to: sumout " "Cell: display\|Add58~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~1  from: cin  to: sumout " "Cell: display\|Add58~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~21  from: cin  to: sumout " "Cell: display\|Add58~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~25  from: cin  to: sumout " "Cell: display\|Add58~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~29  from: cin  to: sumout " "Cell: display\|Add58~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~33  from: cin  to: sumout " "Cell: display\|Add58~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~37  from: cin  to: sumout " "Cell: display\|Add58~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~41  from: cin  to: sumout " "Cell: display\|Add58~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~45  from: cin  to: sumout " "Cell: display\|Add58~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~49  from: cin  to: sumout " "Cell: display\|Add58~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~49  from: sharein  to: sumout " "Cell: display\|Add58~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~53  from: cin  to: sumout " "Cell: display\|Add58~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~53  from: datac  to: sumout " "Cell: display\|Add58~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~53  from: sharein  to: sumout " "Cell: display\|Add58~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~57  from: cin  to: sumout " "Cell: display\|Add58~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~57  from: datad  to: sumout " "Cell: display\|Add58~57  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~57  from: sharein  to: sumout " "Cell: display\|Add58~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~5  from: cin  to: sumout " "Cell: display\|Add58~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~61  from: cin  to: sumout " "Cell: display\|Add58~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~61  from: datad  to: sumout " "Cell: display\|Add58~61  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~61  from: sharein  to: sumout " "Cell: display\|Add58~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~65  from: cin  to: sumout " "Cell: display\|Add58~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~65  from: datac  to: sumout " "Cell: display\|Add58~65  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~65  from: sharein  to: sumout " "Cell: display\|Add58~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~70  from: datad  to: cout " "Cell: display\|Add58~70  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~74  from: datac  to: cout " "Cell: display\|Add58~74  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~9  from: cin  to: sumout " "Cell: display\|Add58~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~13  from: cin  to: sumout " "Cell: display\|Add65~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~17  from: cin  to: sumout " "Cell: display\|Add65~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~1  from: cin  to: sumout " "Cell: display\|Add65~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~21  from: cin  to: sumout " "Cell: display\|Add65~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~25  from: cin  to: sumout " "Cell: display\|Add65~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~29  from: cin  to: sumout " "Cell: display\|Add65~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~33  from: cin  to: sumout " "Cell: display\|Add65~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~37  from: cin  to: sumout " "Cell: display\|Add65~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~41  from: cin  to: sumout " "Cell: display\|Add65~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~41  from: sharein  to: sumout " "Cell: display\|Add65~41  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~45  from: cin  to: sumout " "Cell: display\|Add65~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~45  from: datad  to: sumout " "Cell: display\|Add65~45  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~45  from: sharein  to: sumout " "Cell: display\|Add65~45  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~49  from: cin  to: sumout " "Cell: display\|Add65~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~49  from: datad  to: sumout " "Cell: display\|Add65~49  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~49  from: sharein  to: sumout " "Cell: display\|Add65~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~53  from: cin  to: sumout " "Cell: display\|Add65~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~53  from: dataa  to: sumout " "Cell: display\|Add65~53  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~53  from: sharein  to: sumout " "Cell: display\|Add65~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~57  from: cin  to: sumout " "Cell: display\|Add65~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~57  from: datad  to: sumout " "Cell: display\|Add65~57  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~57  from: sharein  to: sumout " "Cell: display\|Add65~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~5  from: cin  to: sumout " "Cell: display\|Add65~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~62  from: datab  to: cout " "Cell: display\|Add65~62  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~66  from: datad  to: cout " "Cell: display\|Add65~66  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~9  from: cin  to: sumout " "Cell: display\|Add65~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~13  from: cin  to: sumout " "Cell: display\|Add68~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~17  from: cin  to: sumout " "Cell: display\|Add68~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~1  from: cin  to: sumout " "Cell: display\|Add68~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~21  from: cin  to: sumout " "Cell: display\|Add68~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~25  from: cin  to: sumout " "Cell: display\|Add68~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~29  from: cin  to: sumout " "Cell: display\|Add68~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~33  from: cin  to: sumout " "Cell: display\|Add68~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~37  from: cin  to: sumout " "Cell: display\|Add68~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~41  from: cin  to: sumout " "Cell: display\|Add68~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~45  from: cin  to: sumout " "Cell: display\|Add68~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~49  from: cin  to: sumout " "Cell: display\|Add68~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~49  from: sharein  to: sumout " "Cell: display\|Add68~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~53  from: cin  to: sumout " "Cell: display\|Add68~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~53  from: datad  to: sumout " "Cell: display\|Add68~53  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~53  from: sharein  to: sumout " "Cell: display\|Add68~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~57  from: cin  to: sumout " "Cell: display\|Add68~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~57  from: datad  to: sumout " "Cell: display\|Add68~57  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~57  from: sharein  to: sumout " "Cell: display\|Add68~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~5  from: cin  to: sumout " "Cell: display\|Add68~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~61  from: cin  to: sumout " "Cell: display\|Add68~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~61  from: datad  to: sumout " "Cell: display\|Add68~61  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~61  from: sharein  to: sumout " "Cell: display\|Add68~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~65  from: cin  to: sumout " "Cell: display\|Add68~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~65  from: datac  to: sumout " "Cell: display\|Add68~65  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~65  from: sharein  to: sumout " "Cell: display\|Add68~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~70  from: datad  to: cout " "Cell: display\|Add68~70  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~74  from: datad  to: cout " "Cell: display\|Add68~74  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~9  from: cin  to: sumout " "Cell: display\|Add68~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[0\]~70  from: datae  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[0\]~70  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[1\]~71  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[1\]~71  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[2\]~69  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[2\]~69  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[3\]~67  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[3\]~67  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[4\]~65  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[4\]~65  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[5\]~63  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[5\]~63  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[6\]~61  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[6\]~61  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[0\]~82  from: dataf  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[0\]~82  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[1\]~83  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[1\]~83  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[2\]~81  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[2\]~81  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[3\]~79  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[3\]~79  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[4\]~77  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[4\]~77  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[5\]~75  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[5\]~75  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[6\]~73  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[6\]~73  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[0\]~94  from: dataf  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[0\]~94  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[1\]~95  from: dataf  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[1\]~95  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[2\]~93  from: dataf  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[2\]~93  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[3\]~91  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[3\]~91  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[4\]~89  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[4\]~89  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[5\]~87  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[5\]~87  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[6\]~85  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[6\]~85  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[0\]~106  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[0\]~106  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[1\]~107  from: datab  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[1\]~107  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[2\]~105  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[2\]~105  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[3\]~103  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[3\]~103  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[4\]~101  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[4\]~101  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[5\]~99  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[5\]~99  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[6\]~97  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[6\]~97  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477970547 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1621477970547 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621477970930 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1621477971131 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621477971131 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -24.933 " "Worst-case setup slack is -24.933" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477971134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477971134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.933           -1983.211 clk_divider:VGA\|out_clk  " "  -24.933           -1983.211 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477971134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.039            -285.290 rst  " "  -23.039            -285.290 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477971134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.345            -619.273 clk  " "   -5.345            -619.273 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477971134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.428            -668.192 clk_divider:FLOOR\|out_clk  " "   -4.428            -668.192 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477971134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.271             -75.257 pipes:pipe_shift\|score_count\[0\]  " "   -3.271             -75.257 pipes:pipe_shift\|score_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477971134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.089            -101.693 PS2_clk  " "   -2.089            -101.693 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477971134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.080             -33.280 clk_divider:BG\|out_clk  " "   -2.080             -33.280 clk_divider:BG\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477971134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621477971134 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.589 " "Worst-case hold slack is -0.589" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477971326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477971326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.589             -10.099 pipes:pipe_shift\|score_count\[0\]  " "   -0.589             -10.099 pipes:pipe_shift\|score_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477971326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.088               0.000 clk_divider:BG\|out_clk  " "    0.088               0.000 clk_divider:BG\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477971326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.104               0.000 clk_divider:FLOOR\|out_clk  " "    0.104               0.000 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477971326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 clk  " "    0.131               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477971326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 PS2_clk  " "    0.141               0.000 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477971326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 clk_divider:VGA\|out_clk  " "    0.163               0.000 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477971326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.909               0.000 rst  " "    0.909               0.000 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477971326 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621477971326 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.291 " "Worst-case recovery slack is -4.291" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477971335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477971335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.291            -227.837 clk_divider:VGA\|out_clk  " "   -4.291            -227.837 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477971335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.247            -720.136 clk_divider:FLOOR\|out_clk  " "   -4.247            -720.136 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477971335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.929            -384.494 clk  " "   -2.929            -384.494 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477971335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.404             -60.637 pipes:pipe_shift\|score_count\[0\]  " "   -2.404             -60.637 pipes:pipe_shift\|score_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477971335 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621477971335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.143 " "Worst-case removal slack is -0.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477971345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477971345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.143              -1.391 pipes:pipe_shift\|score_count\[0\]  " "   -0.143              -1.391 pipes:pipe_shift\|score_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477971345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.901               0.000 clk  " "    0.901               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477971345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.297               0.000 clk_divider:FLOOR\|out_clk  " "    1.297               0.000 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477971345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.300               0.000 clk_divider:VGA\|out_clk  " "    1.300               0.000 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477971345 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621477971345 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.163 " "Worst-case minimum pulse width slack is -2.163" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477971350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477971350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.163            -783.010 rst  " "   -2.163            -783.010 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477971350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.449             -22.114 clk  " "   -0.449             -22.114 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477971350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.299             -21.593 clk_divider:FLOOR\|out_clk  " "   -0.299             -21.593 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477971350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.296             -16.440 PS2_clk  " "   -0.296             -16.440 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477971350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.290             -20.118 clk_divider:VGA\|out_clk  " "   -0.290             -20.118 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477971350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.081              -1.272 clk_divider:BG\|out_clk  " "   -0.081              -1.272 clk_divider:BG\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477971350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155               0.000 pipes:pipe_shift\|score_count\[0\]  " "    0.155               0.000 pipes:pipe_shift\|score_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477971350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621477971350 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1621477971444 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~13  from: cin  to: sumout " "Cell: display\|Add38~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~17  from: cin  to: sumout " "Cell: display\|Add38~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~1  from: cin  to: sumout " "Cell: display\|Add38~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~21  from: cin  to: sumout " "Cell: display\|Add38~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~25  from: cin  to: sumout " "Cell: display\|Add38~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~29  from: cin  to: sumout " "Cell: display\|Add38~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~33  from: cin  to: sumout " "Cell: display\|Add38~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~37  from: cin  to: sumout " "Cell: display\|Add38~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~41  from: cin  to: sumout " "Cell: display\|Add38~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~41  from: sharein  to: sumout " "Cell: display\|Add38~41  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~45  from: cin  to: sumout " "Cell: display\|Add38~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~45  from: datad  to: sumout " "Cell: display\|Add38~45  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~45  from: sharein  to: sumout " "Cell: display\|Add38~45  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~49  from: cin  to: sumout " "Cell: display\|Add38~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~49  from: datac  to: sumout " "Cell: display\|Add38~49  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~49  from: sharein  to: sumout " "Cell: display\|Add38~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~53  from: cin  to: sumout " "Cell: display\|Add38~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~53  from: datac  to: sumout " "Cell: display\|Add38~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~53  from: sharein  to: sumout " "Cell: display\|Add38~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~57  from: cin  to: sumout " "Cell: display\|Add38~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~57  from: datac  to: sumout " "Cell: display\|Add38~57  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~57  from: sharein  to: sumout " "Cell: display\|Add38~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~5  from: cin  to: sumout " "Cell: display\|Add38~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~62  from: datad  to: cout " "Cell: display\|Add38~62  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~66  from: datad  to: cout " "Cell: display\|Add38~66  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add38~9  from: cin  to: sumout " "Cell: display\|Add38~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~13  from: cin  to: sumout " "Cell: display\|Add40~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~17  from: cin  to: sumout " "Cell: display\|Add40~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~1  from: cin  to: sumout " "Cell: display\|Add40~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~21  from: cin  to: sumout " "Cell: display\|Add40~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~25  from: cin  to: sumout " "Cell: display\|Add40~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~29  from: cin  to: sumout " "Cell: display\|Add40~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~33  from: cin  to: sumout " "Cell: display\|Add40~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~37  from: cin  to: sumout " "Cell: display\|Add40~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~41  from: cin  to: sumout " "Cell: display\|Add40~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~45  from: cin  to: sumout " "Cell: display\|Add40~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~49  from: cin  to: sumout " "Cell: display\|Add40~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~49  from: sharein  to: sumout " "Cell: display\|Add40~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~53  from: cin  to: sumout " "Cell: display\|Add40~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~53  from: datad  to: sumout " "Cell: display\|Add40~53  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~53  from: sharein  to: sumout " "Cell: display\|Add40~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~57  from: cin  to: sumout " "Cell: display\|Add40~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~57  from: datad  to: sumout " "Cell: display\|Add40~57  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~57  from: sharein  to: sumout " "Cell: display\|Add40~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~5  from: cin  to: sumout " "Cell: display\|Add40~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~61  from: cin  to: sumout " "Cell: display\|Add40~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~61  from: datad  to: sumout " "Cell: display\|Add40~61  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~61  from: sharein  to: sumout " "Cell: display\|Add40~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~65  from: cin  to: sumout " "Cell: display\|Add40~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~65  from: datac  to: sumout " "Cell: display\|Add40~65  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~65  from: sharein  to: sumout " "Cell: display\|Add40~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~70  from: datad  to: cout " "Cell: display\|Add40~70  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~74  from: datad  to: cout " "Cell: display\|Add40~74  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add40~9  from: cin  to: sumout " "Cell: display\|Add40~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~13  from: cin  to: sumout " "Cell: display\|Add47~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~17  from: cin  to: sumout " "Cell: display\|Add47~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~1  from: cin  to: sumout " "Cell: display\|Add47~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~21  from: cin  to: sumout " "Cell: display\|Add47~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~25  from: cin  to: sumout " "Cell: display\|Add47~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~29  from: cin  to: sumout " "Cell: display\|Add47~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~33  from: cin  to: sumout " "Cell: display\|Add47~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~37  from: cin  to: sumout " "Cell: display\|Add47~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~41  from: cin  to: sumout " "Cell: display\|Add47~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~41  from: sharein  to: sumout " "Cell: display\|Add47~41  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~45  from: cin  to: sumout " "Cell: display\|Add47~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~45  from: datac  to: sumout " "Cell: display\|Add47~45  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~45  from: sharein  to: sumout " "Cell: display\|Add47~45  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~49  from: cin  to: sumout " "Cell: display\|Add47~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~49  from: datad  to: sumout " "Cell: display\|Add47~49  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~49  from: sharein  to: sumout " "Cell: display\|Add47~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~53  from: cin  to: sumout " "Cell: display\|Add47~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~53  from: datac  to: sumout " "Cell: display\|Add47~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~53  from: sharein  to: sumout " "Cell: display\|Add47~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~57  from: cin  to: sumout " "Cell: display\|Add47~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~57  from: datad  to: sumout " "Cell: display\|Add47~57  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~57  from: sharein  to: sumout " "Cell: display\|Add47~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~5  from: cin  to: sumout " "Cell: display\|Add47~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~62  from: datad  to: cout " "Cell: display\|Add47~62  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~66  from: datad  to: cout " "Cell: display\|Add47~66  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add47~9  from: cin  to: sumout " "Cell: display\|Add47~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~13  from: cin  to: sumout " "Cell: display\|Add49~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~17  from: cin  to: sumout " "Cell: display\|Add49~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~1  from: cin  to: sumout " "Cell: display\|Add49~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~21  from: cin  to: sumout " "Cell: display\|Add49~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~25  from: cin  to: sumout " "Cell: display\|Add49~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~29  from: cin  to: sumout " "Cell: display\|Add49~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~33  from: cin  to: sumout " "Cell: display\|Add49~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~37  from: cin  to: sumout " "Cell: display\|Add49~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~41  from: cin  to: sumout " "Cell: display\|Add49~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~45  from: cin  to: sumout " "Cell: display\|Add49~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~49  from: cin  to: sumout " "Cell: display\|Add49~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~49  from: sharein  to: sumout " "Cell: display\|Add49~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~53  from: cin  to: sumout " "Cell: display\|Add49~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~53  from: datad  to: sumout " "Cell: display\|Add49~53  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~53  from: sharein  to: sumout " "Cell: display\|Add49~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~57  from: cin  to: sumout " "Cell: display\|Add49~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~57  from: datac  to: sumout " "Cell: display\|Add49~57  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~57  from: sharein  to: sumout " "Cell: display\|Add49~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~5  from: cin  to: sumout " "Cell: display\|Add49~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~61  from: cin  to: sumout " "Cell: display\|Add49~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~61  from: datad  to: sumout " "Cell: display\|Add49~61  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~61  from: sharein  to: sumout " "Cell: display\|Add49~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~65  from: cin  to: sumout " "Cell: display\|Add49~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~65  from: datad  to: sumout " "Cell: display\|Add49~65  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~65  from: sharein  to: sumout " "Cell: display\|Add49~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~70  from: datad  to: cout " "Cell: display\|Add49~70  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~74  from: datad  to: cout " "Cell: display\|Add49~74  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add49~9  from: cin  to: sumout " "Cell: display\|Add49~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~13  from: cin  to: sumout " "Cell: display\|Add56~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~17  from: cin  to: sumout " "Cell: display\|Add56~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~1  from: cin  to: sumout " "Cell: display\|Add56~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~21  from: cin  to: sumout " "Cell: display\|Add56~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~25  from: cin  to: sumout " "Cell: display\|Add56~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~29  from: cin  to: sumout " "Cell: display\|Add56~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~33  from: cin  to: sumout " "Cell: display\|Add56~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~37  from: cin  to: sumout " "Cell: display\|Add56~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~41  from: cin  to: sumout " "Cell: display\|Add56~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~41  from: sharein  to: sumout " "Cell: display\|Add56~41  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~45  from: cin  to: sumout " "Cell: display\|Add56~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~45  from: datac  to: sumout " "Cell: display\|Add56~45  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~45  from: sharein  to: sumout " "Cell: display\|Add56~45  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~49  from: cin  to: sumout " "Cell: display\|Add56~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~49  from: datad  to: sumout " "Cell: display\|Add56~49  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~49  from: sharein  to: sumout " "Cell: display\|Add56~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~53  from: cin  to: sumout " "Cell: display\|Add56~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~53  from: datad  to: sumout " "Cell: display\|Add56~53  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~53  from: sharein  to: sumout " "Cell: display\|Add56~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~57  from: cin  to: sumout " "Cell: display\|Add56~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~57  from: datac  to: sumout " "Cell: display\|Add56~57  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~57  from: sharein  to: sumout " "Cell: display\|Add56~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~5  from: cin  to: sumout " "Cell: display\|Add56~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~62  from: datac  to: cout " "Cell: display\|Add56~62  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~66  from: datad  to: cout " "Cell: display\|Add56~66  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add56~9  from: cin  to: sumout " "Cell: display\|Add56~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~13  from: cin  to: sumout " "Cell: display\|Add58~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~17  from: cin  to: sumout " "Cell: display\|Add58~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~1  from: cin  to: sumout " "Cell: display\|Add58~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~21  from: cin  to: sumout " "Cell: display\|Add58~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~25  from: cin  to: sumout " "Cell: display\|Add58~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~29  from: cin  to: sumout " "Cell: display\|Add58~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~33  from: cin  to: sumout " "Cell: display\|Add58~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~37  from: cin  to: sumout " "Cell: display\|Add58~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~41  from: cin  to: sumout " "Cell: display\|Add58~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~45  from: cin  to: sumout " "Cell: display\|Add58~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~49  from: cin  to: sumout " "Cell: display\|Add58~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~49  from: sharein  to: sumout " "Cell: display\|Add58~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~53  from: cin  to: sumout " "Cell: display\|Add58~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~53  from: datac  to: sumout " "Cell: display\|Add58~53  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~53  from: sharein  to: sumout " "Cell: display\|Add58~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~57  from: cin  to: sumout " "Cell: display\|Add58~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~57  from: datad  to: sumout " "Cell: display\|Add58~57  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~57  from: sharein  to: sumout " "Cell: display\|Add58~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~5  from: cin  to: sumout " "Cell: display\|Add58~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~61  from: cin  to: sumout " "Cell: display\|Add58~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~61  from: datad  to: sumout " "Cell: display\|Add58~61  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~61  from: sharein  to: sumout " "Cell: display\|Add58~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~65  from: cin  to: sumout " "Cell: display\|Add58~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~65  from: datac  to: sumout " "Cell: display\|Add58~65  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~65  from: sharein  to: sumout " "Cell: display\|Add58~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~70  from: datad  to: cout " "Cell: display\|Add58~70  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~74  from: datac  to: cout " "Cell: display\|Add58~74  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add58~9  from: cin  to: sumout " "Cell: display\|Add58~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~13  from: cin  to: sumout " "Cell: display\|Add65~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~17  from: cin  to: sumout " "Cell: display\|Add65~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~1  from: cin  to: sumout " "Cell: display\|Add65~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~21  from: cin  to: sumout " "Cell: display\|Add65~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~25  from: cin  to: sumout " "Cell: display\|Add65~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~29  from: cin  to: sumout " "Cell: display\|Add65~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~33  from: cin  to: sumout " "Cell: display\|Add65~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~37  from: cin  to: sumout " "Cell: display\|Add65~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~41  from: cin  to: sumout " "Cell: display\|Add65~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~41  from: sharein  to: sumout " "Cell: display\|Add65~41  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~45  from: cin  to: sumout " "Cell: display\|Add65~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~45  from: datad  to: sumout " "Cell: display\|Add65~45  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~45  from: sharein  to: sumout " "Cell: display\|Add65~45  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~49  from: cin  to: sumout " "Cell: display\|Add65~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~49  from: datad  to: sumout " "Cell: display\|Add65~49  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~49  from: sharein  to: sumout " "Cell: display\|Add65~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~53  from: cin  to: sumout " "Cell: display\|Add65~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~53  from: dataa  to: sumout " "Cell: display\|Add65~53  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~53  from: sharein  to: sumout " "Cell: display\|Add65~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~57  from: cin  to: sumout " "Cell: display\|Add65~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~57  from: datad  to: sumout " "Cell: display\|Add65~57  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~57  from: sharein  to: sumout " "Cell: display\|Add65~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~5  from: cin  to: sumout " "Cell: display\|Add65~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~62  from: datab  to: cout " "Cell: display\|Add65~62  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~66  from: datad  to: cout " "Cell: display\|Add65~66  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add65~9  from: cin  to: sumout " "Cell: display\|Add65~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~13  from: cin  to: sumout " "Cell: display\|Add68~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~17  from: cin  to: sumout " "Cell: display\|Add68~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~1  from: cin  to: sumout " "Cell: display\|Add68~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~21  from: cin  to: sumout " "Cell: display\|Add68~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~25  from: cin  to: sumout " "Cell: display\|Add68~25  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~29  from: cin  to: sumout " "Cell: display\|Add68~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~33  from: cin  to: sumout " "Cell: display\|Add68~33  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~37  from: cin  to: sumout " "Cell: display\|Add68~37  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~41  from: cin  to: sumout " "Cell: display\|Add68~41  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~45  from: cin  to: sumout " "Cell: display\|Add68~45  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~49  from: cin  to: sumout " "Cell: display\|Add68~49  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~49  from: sharein  to: sumout " "Cell: display\|Add68~49  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~53  from: cin  to: sumout " "Cell: display\|Add68~53  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~53  from: datad  to: sumout " "Cell: display\|Add68~53  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~53  from: sharein  to: sumout " "Cell: display\|Add68~53  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~57  from: cin  to: sumout " "Cell: display\|Add68~57  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~57  from: datad  to: sumout " "Cell: display\|Add68~57  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~57  from: sharein  to: sumout " "Cell: display\|Add68~57  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~5  from: cin  to: sumout " "Cell: display\|Add68~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~61  from: cin  to: sumout " "Cell: display\|Add68~61  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~61  from: datad  to: sumout " "Cell: display\|Add68~61  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~61  from: sharein  to: sumout " "Cell: display\|Add68~61  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~65  from: cin  to: sumout " "Cell: display\|Add68~65  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~65  from: datac  to: sumout " "Cell: display\|Add68~65  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~65  from: sharein  to: sumout " "Cell: display\|Add68~65  from: sharein  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~70  from: datad  to: cout " "Cell: display\|Add68~70  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~74  from: datad  to: cout " "Cell: display\|Add68~74  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\|Add68~9  from: cin  to: sumout " "Cell: display\|Add68~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[0\]~70  from: datae  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[0\]~70  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[1\]~71  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[1\]~71  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[2\]~69  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[2\]~69  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[3\]~67  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[3\]~67  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[4\]~65  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[4\]~65  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[5\]~63  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[5\]~63  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[0\]\[6\]~61  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[0\]\[6\]~61  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[0\]~82  from: dataf  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[0\]~82  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[1\]~83  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[1\]~83  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[2\]~81  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[2\]~81  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[3\]~79  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[3\]~79  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[4\]~77  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[4\]~77  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[5\]~75  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[5\]~75  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[1\]\[6\]~73  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[1\]\[6\]~73  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[0\]~94  from: dataf  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[0\]~94  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[1\]~95  from: dataf  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[1\]~95  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[2\]~93  from: dataf  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[2\]~93  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[3\]~91  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[3\]~91  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[4\]~89  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[4\]~89  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[5\]~87  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[5\]~87  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[2\]\[6\]~85  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[2\]\[6\]~85  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[0\]~106  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[0\]~106  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[1\]~107  from: datab  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[1\]~107  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[2\]~105  from: datac  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[2\]~105  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[3\]~103  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[3\]~103  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[4\]~101  from: dataa  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[4\]~101  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[5\]~99  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[5\]~99  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pipe_shift\|pipeY\[3\]\[6\]~97  from: datad  to: combout " "Cell: pipe_shift\|pipeY\[3\]\[6\]~97  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1621477972143 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1621477972143 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621477972529 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1621477972728 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621477972728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -24.034 " "Worst-case setup slack is -24.034" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477972732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477972732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.034           -1839.781 clk_divider:VGA\|out_clk  " "  -24.034           -1839.781 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477972732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.968            -266.450 rst  " "  -21.968            -266.450 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477972732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.985            -559.893 clk  " "   -4.985            -559.893 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477972732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.928            -602.922 clk_divider:FLOOR\|out_clk  " "   -3.928            -602.922 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477972732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.623             -61.335 pipes:pipe_shift\|score_count\[0\]  " "   -2.623             -61.335 pipes:pipe_shift\|score_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477972732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.001             -32.016 clk_divider:BG\|out_clk  " "   -2.001             -32.016 clk_divider:BG\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477972732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.884             -90.362 PS2_clk  " "   -1.884             -90.362 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477972732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621477972732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.640 " "Worst-case hold slack is -0.640" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477972907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477972907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.640             -12.759 pipes:pipe_shift\|score_count\[0\]  " "   -0.640             -12.759 pipes:pipe_shift\|score_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477972907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.078               0.000 clk_divider:BG\|out_clk  " "    0.078               0.000 clk_divider:BG\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477972907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.106               0.000 clk  " "    0.106               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477972907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 clk_divider:VGA\|out_clk  " "    0.148               0.000 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477972907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 PS2_clk  " "    0.149               0.000 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477972907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 clk_divider:FLOOR\|out_clk  " "    0.149               0.000 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477972907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.852               0.000 rst  " "    0.852               0.000 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477972907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621477972907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.208 " "Worst-case recovery slack is -4.208" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477972915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477972915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.208            -226.276 clk_divider:VGA\|out_clk  " "   -4.208            -226.276 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477972915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.166            -718.568 clk_divider:FLOOR\|out_clk  " "   -4.166            -718.568 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477972915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.821            -369.940 clk  " "   -2.821            -369.940 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477972915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.070             -52.353 pipes:pipe_shift\|score_count\[0\]  " "   -2.070             -52.353 pipes:pipe_shift\|score_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477972915 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621477972915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.164 " "Worst-case removal slack is -0.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477972926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477972926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.164              -1.412 pipes:pipe_shift\|score_count\[0\]  " "   -0.164              -1.412 pipes:pipe_shift\|score_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477972926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.789               0.000 clk  " "    0.789               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477972926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.337               0.000 clk_divider:VGA\|out_clk  " "    1.337               0.000 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477972926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.360               0.000 clk_divider:FLOOR\|out_clk  " "    1.360               0.000 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477972926 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621477972926 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.900 " "Worst-case minimum pulse width slack is -1.900" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477972933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477972933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.900            -695.477 rst  " "   -1.900            -695.477 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477972933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.430             -21.704 clk  " "   -0.430             -21.704 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477972933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.309             -17.061 PS2_clk  " "   -0.309             -17.061 PS2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477972933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.237             -16.070 clk_divider:FLOOR\|out_clk  " "   -0.237             -16.070 clk_divider:FLOOR\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477972933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.222             -13.354 clk_divider:VGA\|out_clk  " "   -0.222             -13.354 clk_divider:VGA\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477972933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.059              -0.928 clk_divider:BG\|out_clk  " "   -0.059              -0.928 clk_divider:BG\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477972933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 pipes:pipe_shift\|score_count\[0\]  " "    0.200               0.000 pipes:pipe_shift\|score_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1621477972933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621477972933 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621477975239 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621477975242 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5428 " "Peak virtual memory: 5428 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621477975527 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 20 03:32:55 2021 " "Processing ended: Thu May 20 03:32:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621477975527 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621477975527 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:20 " "Total CPU time (on all processors): 00:01:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621477975527 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621477975527 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 237 s " "Quartus Prime Flow was successful. 0 errors, 237 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1621477976435 ""}
