#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Sun Nov 22 00:28:50 2020
# Process ID: 6080
# Current directory: C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1780 C:\Users\CSE.CAL\Desktop\MS4_Latest\MS4\MS4.xpr
# Log file: C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/vivado.log
# Journal file: C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RISCVHandler_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/instructions_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
"xvlog -m64 --relax -prj RISCVHandler_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/single_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/branchOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4ee1212ba5644d43801cb9f582c7cfdf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCVHandler_tb_behav xil_defaultlib.RISCVHandler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regwrite [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:138]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:234]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:235]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:281]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:282]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder_default
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.N_bit_register(N=96)
Compiling module xil_defaultlib.PC_register_default
Compiling module xil_defaultlib.decoder32
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.N_bit_register(N=192)
Compiling module xil_defaultlib.muxarray_default
Compiling module xil_defaultlib.ALU_control_unit
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.N_bit_register(N=219)
Compiling module xil_defaultlib.branchOutput
Compiling module xil_defaultlib.mux_4x1_four
Compiling module xil_defaultlib.single_memory
Compiling module xil_defaultlib.N_bit_register(N=143)
Compiling module xil_defaultlib.RISCVHandler
Compiling module xil_defaultlib.RISCVHandler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCVHandler_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/xsim.dir/RISCVHandler_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 22 00:30:22 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISCVHandler_tb_behav -key {Behavioral:sim_1:Functional:RISCVHandler_tb} -tclbatch {RISCVHandler_tb.tcl} -view {C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/RISCVHandler_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/RISCVHandler_tb_behav.wcfg
source RISCVHandler_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISCVHandler_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 838.113 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RISCVHandler_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/instructions_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
"xvlog -m64 --relax -prj RISCVHandler_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/single_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/branchOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4ee1212ba5644d43801cb9f582c7cfdf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCVHandler_tb_behav xil_defaultlib.RISCVHandler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regwrite [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:138]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:234]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:235]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:281]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:282]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder_default
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.N_bit_register(N=96)
Compiling module xil_defaultlib.PC_register_default
Compiling module xil_defaultlib.decoder32
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.N_bit_register(N=192)
Compiling module xil_defaultlib.muxarray_default
Compiling module xil_defaultlib.ALU_control_unit
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.N_bit_register(N=219)
Compiling module xil_defaultlib.branchOutput
Compiling module xil_defaultlib.mux_4x1_four
Compiling module xil_defaultlib.single_memory
Compiling module xil_defaultlib.N_bit_register(N=143)
Compiling module xil_defaultlib.RISCVHandler
Compiling module xil_defaultlib.RISCVHandler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCVHandler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 853.711 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: RISCVHandler
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:58 ; elapsed = 00:02:19 . Memory (MB): peak = 891.258 ; gain = 680.840
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RISCVHandler' [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:7]
ERROR: [Synth 8-27] use of clock signal in expression not supported [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:21]
ERROR: [Synth 8-285] failed synthesizing module 'RISCVHandler' [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:59 ; elapsed = 00:02:20 . Memory (MB): peak = 926.598 ; gain = 716.180
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RISCVHandler_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/instructions_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
"xvlog -m64 --relax -prj RISCVHandler_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/single_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/branchOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4ee1212ba5644d43801cb9f582c7cfdf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCVHandler_tb_behav xil_defaultlib.RISCVHandler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regwrite [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:138]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:234]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:235]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:281]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:282]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder_default
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.N_bit_register(N=96)
Compiling module xil_defaultlib.PC_register_default
Compiling module xil_defaultlib.decoder32
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.N_bit_register(N=192)
Compiling module xil_defaultlib.muxarray_default
Compiling module xil_defaultlib.ALU_control_unit
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.N_bit_register(N=219)
Compiling module xil_defaultlib.branchOutput
Compiling module xil_defaultlib.mux_4x1_four
Compiling module xil_defaultlib.single_memory
Compiling module xil_defaultlib.N_bit_register(N=143)
Compiling module xil_defaultlib.RISCVHandler
Compiling module xil_defaultlib.RISCVHandler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCVHandler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 936.672 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RISCVHandler_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/instructions_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
"xvlog -m64 --relax -prj RISCVHandler_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/single_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/branchOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4ee1212ba5644d43801cb9f582c7cfdf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCVHandler_tb_behav xil_defaultlib.RISCVHandler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regwrite [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:138]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:234]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:235]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:281]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:282]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder_default
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.N_bit_register(N=96)
Compiling module xil_defaultlib.PC_register_default
Compiling module xil_defaultlib.decoder32
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.N_bit_register(N=192)
Compiling module xil_defaultlib.muxarray_default
Compiling module xil_defaultlib.ALU_control_unit
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.N_bit_register(N=219)
Compiling module xil_defaultlib.branchOutput
Compiling module xil_defaultlib.mux_4x1_four
Compiling module xil_defaultlib.single_memory
Compiling module xil_defaultlib.N_bit_register(N=143)
Compiling module xil_defaultlib.RISCVHandler
Compiling module xil_defaultlib.RISCVHandler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCVHandler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 936.672 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: RISCVHandler
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:42 ; elapsed = 00:08:32 . Memory (MB): peak = 952.465 ; gain = 742.047
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RISCVHandler' [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:7]
INFO: [Synth 8-638] synthesizing module 'RippleCarryAdder' [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v:18]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v:6]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (1#1) [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v:6]
INFO: [Synth 8-256] done synthesizing module 'RippleCarryAdder' (2#1) [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v:18]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (33) of module 'RippleCarryAdder' [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:65]
INFO: [Synth 8-638] synthesizing module 'N_bit_register' [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v:3]
	Parameter N bound to: 96 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux2.v:4]
INFO: [Synth 8-256] done synthesizing module 'mux2' (3#1) [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux2.v:4]
INFO: [Synth 8-638] synthesizing module 'dflipflop' [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/dflipflop.v:4]
INFO: [Synth 8-256] done synthesizing module 'dflipflop' (4#1) [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/dflipflop.v:4]
INFO: [Synth 8-256] done synthesizing module 'N_bit_register' (5#1) [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v:3]
INFO: [Synth 8-638] synthesizing module 'RegFile' [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v:4]
INFO: [Synth 8-638] synthesizing module 'PC_register' [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/PC_register.v:4]
INFO: [Synth 8-256] done synthesizing module 'PC_register' (6#1) [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/PC_register.v:4]
INFO: [Synth 8-638] synthesizing module 'decoder32' [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/decoder32.v:6]
INFO: [Synth 8-256] done synthesizing module 'decoder32' (7#1) [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/decoder32.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'regwrite' does not match port width (1) of module 'decoder32' [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v:27]
INFO: [Synth 8-256] done synthesizing module 'RegFile' (8#1) [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v:4]
INFO: [Synth 8-638] synthesizing module 'rv32_ImmGen' [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v:3]
INFO: [Synth 8-256] done synthesizing module 'rv32_ImmGen' (9#1) [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v:3]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/control_unit.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/control_unit.v:27]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (10#1) [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/control_unit.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (33) of module 'RippleCarryAdder' [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:115]
INFO: [Synth 8-638] synthesizing module 'mux_4x1' [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1.v:8]
INFO: [Synth 8-256] done synthesizing module 'mux_4x1' (11#1) [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1.v:2]
INFO: [Synth 8-638] synthesizing module 'N_bit_register__parameterized0' [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v:3]
	Parameter N bound to: 192 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'N_bit_register__parameterized0' (11#1) [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (33) of module 'RippleCarryAdder' [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:138]
INFO: [Synth 8-638] synthesizing module 'muxarray' [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/muxarray.v:4]
INFO: [Synth 8-256] done synthesizing module 'muxarray' (12#1) [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/muxarray.v:4]
INFO: [Synth 8-638] synthesizing module 'ALU_control_unit' [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v:7]
INFO: [Synth 8-256] done synthesizing module 'ALU_control_unit' (13#1) [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v:4]
INFO: [Synth 8-638] synthesizing module 'forwardingUnit' [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/forwardingUnit.v:2]
INFO: [Synth 8-256] done synthesizing module 'forwardingUnit' (14#1) [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/forwardingUnit.v:2]
INFO: [Synth 8-638] synthesizing module 'prv32_ALU' [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v:1]
INFO: [Synth 8-638] synthesizing module 'shifter' [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/shifter.v:17]
INFO: [Synth 8-256] done synthesizing module 'shifter' (15#1) [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/shifter.v:17]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v:26]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v:26]
INFO: [Synth 8-256] done synthesizing module 'prv32_ALU' (16#1) [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v:1]
INFO: [Synth 8-638] synthesizing module 'N_bit_register__parameterized1' [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v:3]
	Parameter N bound to: 219 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'N_bit_register__parameterized1' (16#1) [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v:3]
WARNING: [Synth 8-689] width (153) of port connection 'D' does not match port width (219) of module 'N_bit_register__parameterized1' [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:234]
WARNING: [Synth 8-689] width (153) of port connection 'out' does not match port width (219) of module 'N_bit_register__parameterized1' [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:235]
INFO: [Synth 8-638] synthesizing module 'branchOutput' [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/branchOutput.v:17]
INFO: [Synth 8-256] done synthesizing module 'branchOutput' (17#1) [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/branchOutput.v:17]
INFO: [Synth 8-638] synthesizing module 'mux_4x1_four' [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v:2]
INFO: [Synth 8-256] done synthesizing module 'mux_4x1_four' (18#1) [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v:2]
INFO: [Synth 8-638] synthesizing module 'single_memory' [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/single_memory.v:3]
INFO: [Synth 8-3876] $readmem data file 'instructions_mem.mem' is read successfully [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/single_memory.v:13]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/single_memory.v:14]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/single_memory.v:15]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/single_memory.v:16]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/single_memory.v:17]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/single_memory.v:18]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/single_memory.v:19]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/single_memory.v:20]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/single_memory.v:21]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/single_memory.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/single_memory.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/single_memory.v:24]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/single_memory.v:25]
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "mem_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'single_memory' (19#1) [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/single_memory.v:3]
INFO: [Synth 8-638] synthesizing module 'N_bit_register__parameterized2' [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v:3]
	Parameter N bound to: 143 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'N_bit_register__parameterized2' (19#1) [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v:3]
WARNING: [Synth 8-689] width (137) of port connection 'D' does not match port width (143) of module 'N_bit_register__parameterized2' [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:281]
WARNING: [Synth 8-689] width (137) of port connection 'out' does not match port width (143) of module 'N_bit_register__parameterized2' [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:282]
INFO: [Synth 8-256] done synthesizing module 'RISCVHandler' (20#1) [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:7]
WARNING: [Synth 8-3331] design rv32_ImmGen has unconnected port IR[1]
WARNING: [Synth 8-3331] design rv32_ImmGen has unconnected port IR[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:14 ; elapsed = 00:09:05 . Memory (MB): peak = 1567.934 ; gain = 1357.516
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:25 ; elapsed = 00:09:16 . Memory (MB): peak = 1567.934 ; gain = 1357.516
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:03:16 ; elapsed = 00:09:52 . Memory (MB): peak = 1970.273 ; gain = 1759.855
56 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:38 ; elapsed = 00:01:23 . Memory (MB): peak = 1970.273 ; gain = 1017.809
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RISCVHandler_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/instructions_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
"xvlog -m64 --relax -prj RISCVHandler_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/single_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/branchOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4ee1212ba5644d43801cb9f582c7cfdf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCVHandler_tb_behav xil_defaultlib.RISCVHandler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regwrite [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:138]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:234]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:235]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:281]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:282]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder_default
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.N_bit_register(N=96)
Compiling module xil_defaultlib.PC_register_default
Compiling module xil_defaultlib.decoder32
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.N_bit_register(N=192)
Compiling module xil_defaultlib.muxarray_default
Compiling module xil_defaultlib.ALU_control_unit
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.N_bit_register(N=219)
Compiling module xil_defaultlib.branchOutput
Compiling module xil_defaultlib.mux_4x1_four
Compiling module xil_defaultlib.single_memory
Compiling module xil_defaultlib.N_bit_register(N=143)
Compiling module xil_defaultlib.RISCVHandler
Compiling module xil_defaultlib.RISCVHandler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCVHandler_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/xsim.dir/RISCVHandler_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 22 00:44:03 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISCVHandler_tb_behav -key {Behavioral:sim_1:Functional:RISCVHandler_tb} -tclbatch {RISCVHandler_tb.tcl} -view {C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/RISCVHandler_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/RISCVHandler_tb_behav.wcfg
source RISCVHandler_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISCVHandler_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1970.273 ; gain = 0.000
relaunch_sim
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'suspend_sim' was cancelled
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RISCVHandler_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/instructions_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
"xvlog -m64 --relax -prj RISCVHandler_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/single_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/branchOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4ee1212ba5644d43801cb9f582c7cfdf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCVHandler_tb_behav xil_defaultlib.RISCVHandler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regwrite [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:138]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:234]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:235]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:281]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:282]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder_default
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.N_bit_register(N=96)
Compiling module xil_defaultlib.PC_register_default
Compiling module xil_defaultlib.decoder32
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.N_bit_register(N=192)
Compiling module xil_defaultlib.muxarray_default
Compiling module xil_defaultlib.ALU_control_unit
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.N_bit_register(N=219)
Compiling module xil_defaultlib.branchOutput
Compiling module xil_defaultlib.mux_4x1_four
Compiling module xil_defaultlib.single_memory
Compiling module xil_defaultlib.N_bit_register(N=143)
Compiling module xil_defaultlib.RISCVHandler
Compiling module xil_defaultlib.RISCVHandler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCVHandler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1970.273 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RISCVHandler_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/instructions_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
"xvlog -m64 --relax -prj RISCVHandler_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/single_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/branchOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4ee1212ba5644d43801cb9f582c7cfdf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCVHandler_tb_behav xil_defaultlib.RISCVHandler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regwrite [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:138]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:234]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:235]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:281]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:282]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder_default
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.N_bit_register(N=96)
Compiling module xil_defaultlib.PC_register_default
Compiling module xil_defaultlib.decoder32
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.N_bit_register(N=192)
Compiling module xil_defaultlib.muxarray_default
Compiling module xil_defaultlib.ALU_control_unit
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.N_bit_register(N=219)
Compiling module xil_defaultlib.branchOutput
Compiling module xil_defaultlib.mux_4x1_four
Compiling module xil_defaultlib.single_memory
Compiling module xil_defaultlib.N_bit_register(N=143)
Compiling module xil_defaultlib.RISCVHandler
Compiling module xil_defaultlib.RISCVHandler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCVHandler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1970.273 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RISCVHandler_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/instructions_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
"xvlog -m64 --relax -prj RISCVHandler_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/single_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/branchOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4ee1212ba5644d43801cb9f582c7cfdf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCVHandler_tb_behav xil_defaultlib.RISCVHandler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regwrite [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:138]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:234]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:235]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:281]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:282]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder_default
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.N_bit_register(N=96)
Compiling module xil_defaultlib.PC_register_default
Compiling module xil_defaultlib.decoder32
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.N_bit_register(N=192)
Compiling module xil_defaultlib.muxarray_default
Compiling module xil_defaultlib.ALU_control_unit
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.N_bit_register(N=219)
Compiling module xil_defaultlib.branchOutput
Compiling module xil_defaultlib.mux_4x1_four
Compiling module xil_defaultlib.single_memory
Compiling module xil_defaultlib.N_bit_register(N=143)
Compiling module xil_defaultlib.RISCVHandler
Compiling module xil_defaultlib.RISCVHandler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCVHandler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1970.273 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RISCVHandler_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/instructions_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
"xvlog -m64 --relax -prj RISCVHandler_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/single_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/branchOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4ee1212ba5644d43801cb9f582c7cfdf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCVHandler_tb_behav xil_defaultlib.RISCVHandler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regwrite [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:138]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:234]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:235]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:281]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:282]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder_default
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.N_bit_register(N=96)
Compiling module xil_defaultlib.PC_register_default
Compiling module xil_defaultlib.decoder32
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.N_bit_register(N=192)
Compiling module xil_defaultlib.muxarray_default
Compiling module xil_defaultlib.ALU_control_unit
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.N_bit_register(N=219)
Compiling module xil_defaultlib.branchOutput
Compiling module xil_defaultlib.mux_4x1_four
Compiling module xil_defaultlib.single_memory
Compiling module xil_defaultlib.N_bit_register(N=143)
Compiling module xil_defaultlib.RISCVHandler
Compiling module xil_defaultlib.RISCVHandler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCVHandler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1970.273 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RISCVHandler_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/instructions_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
"xvlog -m64 --relax -prj RISCVHandler_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/single_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/branchOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4ee1212ba5644d43801cb9f582c7cfdf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCVHandler_tb_behav xil_defaultlib.RISCVHandler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regwrite [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:138]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:234]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:235]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:281]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:282]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder_default
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.N_bit_register(N=96)
Compiling module xil_defaultlib.PC_register_default
Compiling module xil_defaultlib.decoder32
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.N_bit_register(N=192)
Compiling module xil_defaultlib.muxarray_default
Compiling module xil_defaultlib.ALU_control_unit
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.N_bit_register(N=219)
Compiling module xil_defaultlib.branchOutput
Compiling module xil_defaultlib.mux_4x1_four
Compiling module xil_defaultlib.single_memory
Compiling module xil_defaultlib.N_bit_register(N=143)
Compiling module xil_defaultlib.RISCVHandler
Compiling module xil_defaultlib.RISCVHandler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCVHandler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1970.273 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RISCVHandler_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/instructions_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
"xvlog -m64 --relax -prj RISCVHandler_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/single_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/branchOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4ee1212ba5644d43801cb9f582c7cfdf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCVHandler_tb_behav xil_defaultlib.RISCVHandler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regwrite [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:138]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:234]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:235]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:281]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:282]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder_default
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.N_bit_register(N=96)
Compiling module xil_defaultlib.PC_register_default
Compiling module xil_defaultlib.decoder32
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.N_bit_register(N=192)
Compiling module xil_defaultlib.muxarray_default
Compiling module xil_defaultlib.ALU_control_unit
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.N_bit_register(N=219)
Compiling module xil_defaultlib.branchOutput
Compiling module xil_defaultlib.mux_4x1_four
Compiling module xil_defaultlib.single_memory
Compiling module xil_defaultlib.N_bit_register(N=143)
Compiling module xil_defaultlib.RISCVHandler
Compiling module xil_defaultlib.RISCVHandler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCVHandler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1970.273 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RISCVHandler_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/instructions_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
"xvlog -m64 --relax -prj RISCVHandler_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/single_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/branchOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4ee1212ba5644d43801cb9f582c7cfdf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCVHandler_tb_behav xil_defaultlib.RISCVHandler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regwrite [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:138]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:234]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:235]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:281]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:282]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder_default
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.N_bit_register(N=96)
Compiling module xil_defaultlib.PC_register_default
Compiling module xil_defaultlib.decoder32
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.N_bit_register(N=192)
Compiling module xil_defaultlib.muxarray_default
Compiling module xil_defaultlib.ALU_control_unit
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.N_bit_register(N=219)
Compiling module xil_defaultlib.branchOutput
Compiling module xil_defaultlib.mux_4x1_four
Compiling module xil_defaultlib.single_memory
Compiling module xil_defaultlib.N_bit_register(N=143)
Compiling module xil_defaultlib.RISCVHandler
Compiling module xil_defaultlib.RISCVHandler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCVHandler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1970.273 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RISCVHandler_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/instructions_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
"xvlog -m64 --relax -prj RISCVHandler_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/single_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/branchOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4ee1212ba5644d43801cb9f582c7cfdf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCVHandler_tb_behav xil_defaultlib.RISCVHandler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regwrite [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:138]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:234]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:235]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:281]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:282]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder_default
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.N_bit_register(N=96)
Compiling module xil_defaultlib.PC_register_default
Compiling module xil_defaultlib.decoder32
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.N_bit_register(N=192)
Compiling module xil_defaultlib.muxarray_default
Compiling module xil_defaultlib.ALU_control_unit
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.N_bit_register(N=219)
Compiling module xil_defaultlib.branchOutput
Compiling module xil_defaultlib.mux_4x1_four
Compiling module xil_defaultlib.single_memory
Compiling module xil_defaultlib.N_bit_register(N=143)
Compiling module xil_defaultlib.RISCVHandler
Compiling module xil_defaultlib.RISCVHandler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCVHandler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1970.273 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RISCVHandler_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/instructions_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
"xvlog -m64 --relax -prj RISCVHandler_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/single_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/branchOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4ee1212ba5644d43801cb9f582c7cfdf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCVHandler_tb_behav xil_defaultlib.RISCVHandler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regwrite [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:138]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:234]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:235]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:281]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:282]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder_default
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.N_bit_register(N=96)
Compiling module xil_defaultlib.PC_register_default
Compiling module xil_defaultlib.decoder32
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.N_bit_register(N=192)
Compiling module xil_defaultlib.muxarray_default
Compiling module xil_defaultlib.ALU_control_unit
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.N_bit_register(N=219)
Compiling module xil_defaultlib.branchOutput
Compiling module xil_defaultlib.mux_4x1_four
Compiling module xil_defaultlib.single_memory
Compiling module xil_defaultlib.N_bit_register(N=143)
Compiling module xil_defaultlib.RISCVHandler
Compiling module xil_defaultlib.RISCVHandler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCVHandler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1970.273 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RISCVHandler_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/instructions_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
"xvlog -m64 --relax -prj RISCVHandler_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/single_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/branchOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4ee1212ba5644d43801cb9f582c7cfdf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCVHandler_tb_behav xil_defaultlib.RISCVHandler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regwrite [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:138]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:234]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:235]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:281]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:282]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder_default
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.N_bit_register(N=96)
Compiling module xil_defaultlib.PC_register_default
Compiling module xil_defaultlib.decoder32
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.N_bit_register(N=192)
Compiling module xil_defaultlib.muxarray_default
Compiling module xil_defaultlib.ALU_control_unit
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.N_bit_register(N=219)
Compiling module xil_defaultlib.branchOutput
Compiling module xil_defaultlib.mux_4x1_four
Compiling module xil_defaultlib.single_memory
Compiling module xil_defaultlib.N_bit_register(N=143)
Compiling module xil_defaultlib.RISCVHandler
Compiling module xil_defaultlib.RISCVHandler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCVHandler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1970.273 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RISCVHandler_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/instructions_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
"xvlog -m64 --relax -prj RISCVHandler_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/single_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/branchOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4ee1212ba5644d43801cb9f582c7cfdf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCVHandler_tb_behav xil_defaultlib.RISCVHandler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regwrite [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:138]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:234]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:235]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:281]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:282]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder_default
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.N_bit_register(N=96)
Compiling module xil_defaultlib.PC_register_default
Compiling module xil_defaultlib.decoder32
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.N_bit_register(N=192)
Compiling module xil_defaultlib.muxarray_default
Compiling module xil_defaultlib.ALU_control_unit
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.N_bit_register(N=219)
Compiling module xil_defaultlib.branchOutput
Compiling module xil_defaultlib.mux_4x1_four
Compiling module xil_defaultlib.single_memory
Compiling module xil_defaultlib.N_bit_register(N=143)
Compiling module xil_defaultlib.RISCVHandler
Compiling module xil_defaultlib.RISCVHandler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCVHandler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1970.273 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RISCVHandler_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/instructions_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
"xvlog -m64 --relax -prj RISCVHandler_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/single_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/branchOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4ee1212ba5644d43801cb9f582c7cfdf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCVHandler_tb_behav xil_defaultlib.RISCVHandler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regwrite [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:138]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:234]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:235]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:281]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:282]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder_default
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.N_bit_register(N=96)
Compiling module xil_defaultlib.PC_register_default
Compiling module xil_defaultlib.decoder32
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.N_bit_register(N=192)
Compiling module xil_defaultlib.muxarray_default
Compiling module xil_defaultlib.ALU_control_unit
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.N_bit_register(N=219)
Compiling module xil_defaultlib.branchOutput
Compiling module xil_defaultlib.mux_4x1_four
Compiling module xil_defaultlib.single_memory
Compiling module xil_defaultlib.N_bit_register(N=143)
Compiling module xil_defaultlib.RISCVHandler
Compiling module xil_defaultlib.RISCVHandler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCVHandler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1970.273 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RISCVHandler_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/instructions_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
"xvlog -m64 --relax -prj RISCVHandler_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/single_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/branchOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4ee1212ba5644d43801cb9f582c7cfdf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCVHandler_tb_behav xil_defaultlib.RISCVHandler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regwrite [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:138]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:234]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:235]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:281]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:282]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder_default
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.N_bit_register(N=96)
Compiling module xil_defaultlib.PC_register_default
Compiling module xil_defaultlib.decoder32
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.N_bit_register(N=192)
Compiling module xil_defaultlib.muxarray_default
Compiling module xil_defaultlib.ALU_control_unit
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.N_bit_register(N=219)
Compiling module xil_defaultlib.branchOutput
Compiling module xil_defaultlib.mux_4x1_four
Compiling module xil_defaultlib.single_memory
Compiling module xil_defaultlib.N_bit_register(N=143)
Compiling module xil_defaultlib.RISCVHandler
Compiling module xil_defaultlib.RISCVHandler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCVHandler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1970.273 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RISCVHandler_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/instructions_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
"xvlog -m64 --relax -prj RISCVHandler_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/instrMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/datamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/branchOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4ee1212ba5644d43801cb9f582c7cfdf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCVHandler_tb_behav xil_defaultlib.RISCVHandler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regwrite [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:138]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:234]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:235]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:281]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:282]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instrMemory
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder_default
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.N_bit_register(N=96)
Compiling module xil_defaultlib.PC_register_default
Compiling module xil_defaultlib.decoder32
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.N_bit_register(N=192)
Compiling module xil_defaultlib.muxarray_default
Compiling module xil_defaultlib.ALU_control_unit
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.N_bit_register(N=219)
Compiling module xil_defaultlib.branchOutput
Compiling module xil_defaultlib.mux_4x1_four
Compiling module xil_defaultlib.datamem
Compiling module xil_defaultlib.N_bit_register(N=143)
Compiling module xil_defaultlib.RISCVHandler
Compiling module xil_defaultlib.RISCVHandler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCVHandler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1970.273 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RISCVHandler_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/instructions_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
"xvlog -m64 --relax -prj RISCVHandler_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/instrMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/datamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/branchOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4ee1212ba5644d43801cb9f582c7cfdf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCVHandler_tb_behav xil_defaultlib.RISCVHandler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regwrite [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:138]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:234]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:235]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:281]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:282]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instrMemory
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder_default
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.N_bit_register(N=96)
Compiling module xil_defaultlib.PC_register_default
Compiling module xil_defaultlib.decoder32
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.N_bit_register(N=192)
Compiling module xil_defaultlib.muxarray_default
Compiling module xil_defaultlib.ALU_control_unit
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.N_bit_register(N=219)
Compiling module xil_defaultlib.branchOutput
Compiling module xil_defaultlib.mux_4x1_four
Compiling module xil_defaultlib.datamem
Compiling module xil_defaultlib.N_bit_register(N=143)
Compiling module xil_defaultlib.RISCVHandler
Compiling module xil_defaultlib.RISCVHandler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCVHandler_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/xsim.dir/RISCVHandler_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 22 01:37:28 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISCVHandler_tb_behav -key {Behavioral:sim_1:Functional:RISCVHandler_tb} -tclbatch {RISCVHandler_tb.tcl} -view {C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/RISCVHandler_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/RISCVHandler_tb_behav.wcfg
source RISCVHandler_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISCVHandler_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1970.273 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RISCVHandler_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/instructions_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
"xvlog -m64 --relax -prj RISCVHandler_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/instrMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/datamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/branchOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4ee1212ba5644d43801cb9f582c7cfdf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCVHandler_tb_behav xil_defaultlib.RISCVHandler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regwrite [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:138]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:234]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:235]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:281]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:282]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instrMemory
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder_default
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.N_bit_register(N=96)
Compiling module xil_defaultlib.PC_register_default
Compiling module xil_defaultlib.decoder32
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.N_bit_register(N=192)
Compiling module xil_defaultlib.muxarray_default
Compiling module xil_defaultlib.ALU_control_unit
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.N_bit_register(N=219)
Compiling module xil_defaultlib.branchOutput
Compiling module xil_defaultlib.mux_4x1_four
Compiling module xil_defaultlib.datamem
Compiling module xil_defaultlib.N_bit_register(N=143)
Compiling module xil_defaultlib.RISCVHandler
Compiling module xil_defaultlib.RISCVHandler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCVHandler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1970.273 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RISCVHandler_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/instructions_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
"xvlog -m64 --relax -prj RISCVHandler_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/instrMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/datamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/branchOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4ee1212ba5644d43801cb9f582c7cfdf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCVHandler_tb_behav xil_defaultlib.RISCVHandler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regwrite [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:138]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:234]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:235]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:281]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:282]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instrMemory
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder_default
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.N_bit_register(N=96)
Compiling module xil_defaultlib.PC_register_default
Compiling module xil_defaultlib.decoder32
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.N_bit_register(N=192)
Compiling module xil_defaultlib.muxarray_default
Compiling module xil_defaultlib.ALU_control_unit
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.N_bit_register(N=219)
Compiling module xil_defaultlib.branchOutput
Compiling module xil_defaultlib.mux_4x1_four
Compiling module xil_defaultlib.datamem
Compiling module xil_defaultlib.N_bit_register(N=143)
Compiling module xil_defaultlib.RISCVHandler
Compiling module xil_defaultlib.RISCVHandler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCVHandler_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/xsim.dir/RISCVHandler_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 22 01:41:58 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISCVHandler_tb_behav -key {Behavioral:sim_1:Functional:RISCVHandler_tb} -tclbatch {RISCVHandler_tb.tcl} -view {C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/RISCVHandler_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/RISCVHandler_tb_behav.wcfg
source RISCVHandler_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISCVHandler_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1970.273 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RISCVHandler_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/instructions_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
"xvlog -m64 --relax -prj RISCVHandler_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/instrMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/datamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/branchOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4ee1212ba5644d43801cb9f582c7cfdf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCVHandler_tb_behav xil_defaultlib.RISCVHandler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regwrite [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:138]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:234]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:235]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:281]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:282]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instrMemory
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder_default
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.N_bit_register(N=96)
Compiling module xil_defaultlib.PC_register_default
Compiling module xil_defaultlib.decoder32
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.N_bit_register(N=192)
Compiling module xil_defaultlib.muxarray_default
Compiling module xil_defaultlib.ALU_control_unit
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.N_bit_register(N=219)
Compiling module xil_defaultlib.branchOutput
Compiling module xil_defaultlib.mux_4x1_four
Compiling module xil_defaultlib.datamem
Compiling module xil_defaultlib.N_bit_register(N=143)
Compiling module xil_defaultlib.RISCVHandler
Compiling module xil_defaultlib.RISCVHandler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCVHandler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1970.273 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RISCVHandler_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/instructions_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
"xvlog -m64 --relax -prj RISCVHandler_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/instrMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/datamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/branchOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4ee1212ba5644d43801cb9f582c7cfdf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCVHandler_tb_behav xil_defaultlib.RISCVHandler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regwrite [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:138]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:234]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:235]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:281]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:282]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instrMemory
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder_default
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.N_bit_register(N=96)
Compiling module xil_defaultlib.PC_register_default
Compiling module xil_defaultlib.decoder32
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.N_bit_register(N=192)
Compiling module xil_defaultlib.muxarray_default
Compiling module xil_defaultlib.ALU_control_unit
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.N_bit_register(N=219)
Compiling module xil_defaultlib.branchOutput
Compiling module xil_defaultlib.mux_4x1_four
Compiling module xil_defaultlib.datamem
Compiling module xil_defaultlib.N_bit_register(N=143)
Compiling module xil_defaultlib.RISCVHandler
Compiling module xil_defaultlib.RISCVHandler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCVHandler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1970.273 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RISCVHandler_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/instructions_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
"xvlog -m64 --relax -prj RISCVHandler_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/instrMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/datamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/branchOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4ee1212ba5644d43801cb9f582c7cfdf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCVHandler_tb_behav xil_defaultlib.RISCVHandler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regwrite [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:138]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:234]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:235]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:281]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:282]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instrMemory
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder_default
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.N_bit_register(N=96)
Compiling module xil_defaultlib.PC_register_default
Compiling module xil_defaultlib.decoder32
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.N_bit_register(N=192)
Compiling module xil_defaultlib.muxarray_default
Compiling module xil_defaultlib.ALU_control_unit
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.N_bit_register(N=219)
Compiling module xil_defaultlib.branchOutput
Compiling module xil_defaultlib.mux_4x1_four
Compiling module xil_defaultlib.datamem
Compiling module xil_defaultlib.N_bit_register(N=143)
Compiling module xil_defaultlib.RISCVHandler
Compiling module xil_defaultlib.RISCVHandler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCVHandler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1970.273 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RISCVHandler_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/instructions_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
"xvlog -m64 --relax -prj RISCVHandler_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/instrMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/datamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/branchOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4ee1212ba5644d43801cb9f582c7cfdf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCVHandler_tb_behav xil_defaultlib.RISCVHandler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regwrite [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:138]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:234]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:235]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:281]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:282]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instrMemory
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder_default
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.N_bit_register(N=96)
Compiling module xil_defaultlib.PC_register_default
Compiling module xil_defaultlib.decoder32
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.N_bit_register(N=192)
Compiling module xil_defaultlib.muxarray_default
Compiling module xil_defaultlib.ALU_control_unit
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.N_bit_register(N=219)
Compiling module xil_defaultlib.branchOutput
Compiling module xil_defaultlib.mux_4x1_four
Compiling module xil_defaultlib.datamem
Compiling module xil_defaultlib.N_bit_register(N=143)
Compiling module xil_defaultlib.RISCVHandler
Compiling module xil_defaultlib.RISCVHandler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCVHandler_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/xsim.dir/RISCVHandler_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 22 01:56:00 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISCVHandler_tb_behav -key {Behavioral:sim_1:Functional:RISCVHandler_tb} -tclbatch {RISCVHandler_tb.tcl} -view {C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/RISCVHandler_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/RISCVHandler_tb_behav.wcfg
source RISCVHandler_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISCVHandler_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1970.273 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RISCVHandler_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/instructions_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
"xvlog -m64 --relax -prj RISCVHandler_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/instrMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/datamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/branchOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4ee1212ba5644d43801cb9f582c7cfdf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCVHandler_tb_behav xil_defaultlib.RISCVHandler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regwrite [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:138]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:234]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:235]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:281]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:282]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instrMemory
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder_default
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.N_bit_register(N=96)
Compiling module xil_defaultlib.PC_register_default
Compiling module xil_defaultlib.decoder32
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.N_bit_register(N=192)
Compiling module xil_defaultlib.muxarray_default
Compiling module xil_defaultlib.ALU_control_unit
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.N_bit_register(N=219)
Compiling module xil_defaultlib.branchOutput
Compiling module xil_defaultlib.mux_4x1_four
Compiling module xil_defaultlib.datamem
Compiling module xil_defaultlib.N_bit_register(N=143)
Compiling module xil_defaultlib.RISCVHandler
Compiling module xil_defaultlib.RISCVHandler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCVHandler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1970.273 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RISCVHandler_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/instructions_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
"xvlog -m64 --relax -prj RISCVHandler_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/instrMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/datamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/branchOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4ee1212ba5644d43801cb9f582c7cfdf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCVHandler_tb_behav xil_defaultlib.RISCVHandler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regwrite [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:138]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:234]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:235]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:281]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:282]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instrMemory
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder_default
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.N_bit_register(N=96)
Compiling module xil_defaultlib.PC_register_default
Compiling module xil_defaultlib.decoder32
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.N_bit_register(N=192)
Compiling module xil_defaultlib.muxarray_default
Compiling module xil_defaultlib.ALU_control_unit
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.N_bit_register(N=219)
Compiling module xil_defaultlib.branchOutput
Compiling module xil_defaultlib.mux_4x1_four
Compiling module xil_defaultlib.datamem
Compiling module xil_defaultlib.N_bit_register(N=143)
Compiling module xil_defaultlib.RISCVHandler
Compiling module xil_defaultlib.RISCVHandler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCVHandler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1970.273 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RISCVHandler_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/instructions_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
"xvlog -m64 --relax -prj RISCVHandler_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/instrMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/datamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/branchOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4ee1212ba5644d43801cb9f582c7cfdf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCVHandler_tb_behav xil_defaultlib.RISCVHandler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regwrite [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:138]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:234]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:235]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:281]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:282]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instrMemory
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder_default
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.N_bit_register(N=96)
Compiling module xil_defaultlib.PC_register_default
Compiling module xil_defaultlib.decoder32
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.N_bit_register(N=192)
Compiling module xil_defaultlib.muxarray_default
Compiling module xil_defaultlib.ALU_control_unit
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.N_bit_register(N=219)
Compiling module xil_defaultlib.branchOutput
Compiling module xil_defaultlib.mux_4x1_four
Compiling module xil_defaultlib.datamem
Compiling module xil_defaultlib.N_bit_register(N=143)
Compiling module xil_defaultlib.RISCVHandler
Compiling module xil_defaultlib.RISCVHandler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCVHandler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1970.273 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RISCVHandler_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/instructions_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
"xvlog -m64 --relax -prj RISCVHandler_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/instrMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/datamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/branchOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4ee1212ba5644d43801cb9f582c7cfdf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCVHandler_tb_behav xil_defaultlib.RISCVHandler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regwrite [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:138]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:234]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:235]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:281]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:282]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instrMemory
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder_default
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.N_bit_register(N=96)
Compiling module xil_defaultlib.PC_register_default
Compiling module xil_defaultlib.decoder32
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.N_bit_register(N=192)
Compiling module xil_defaultlib.muxarray_default
Compiling module xil_defaultlib.ALU_control_unit
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.N_bit_register(N=219)
Compiling module xil_defaultlib.branchOutput
Compiling module xil_defaultlib.mux_4x1_four
Compiling module xil_defaultlib.datamem
Compiling module xil_defaultlib.N_bit_register(N=143)
Compiling module xil_defaultlib.RISCVHandler
Compiling module xil_defaultlib.RISCVHandler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCVHandler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1970.273 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RISCVHandler_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/instructions_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
"xvlog -m64 --relax -prj RISCVHandler_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/slower_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slower_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/instrMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/datamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/branchOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4ee1212ba5644d43801cb9f582c7cfdf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCVHandler_tb_behav xil_defaultlib.RISCVHandler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:11]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:45]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regwrite [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:95]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:118]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:214]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:215]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:255]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:256]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" Line 1. Module RISCVHandler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" Line 1. Module RISCVHandler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.slower_clock
Compiling module xil_defaultlib.instrMemory
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder_default
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.N_bit_register(N=96)
Compiling module xil_defaultlib.PC_register_default
Compiling module xil_defaultlib.decoder32
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.N_bit_register(N=192)
Compiling module xil_defaultlib.muxarray_default
Compiling module xil_defaultlib.ALU_control_unit
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.N_bit_register(N=219)
Compiling module xil_defaultlib.branchOutput
Compiling module xil_defaultlib.mux_4x1_four
Compiling module xil_defaultlib.datamem
Compiling module xil_defaultlib.N_bit_register(N=143)
Compiling module xil_defaultlib.RISCVHandler
Compiling module xil_defaultlib.RISCVHandler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCVHandler_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/xsim.dir/RISCVHandler_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 22 02:02:19 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISCVHandler_tb_behav -key {Behavioral:sim_1:Functional:RISCVHandler_tb} -tclbatch {RISCVHandler_tb.tcl} -view {C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/RISCVHandler_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/RISCVHandler_tb_behav.wcfg
source RISCVHandler_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISCVHandler_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1970.273 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RISCVHandler_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/instructions_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
"xvlog -m64 --relax -prj RISCVHandler_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/slower_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slower_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/instrMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/datamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/branchOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4ee1212ba5644d43801cb9f582c7cfdf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCVHandler_tb_behav xil_defaultlib.RISCVHandler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:11]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:45]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regwrite [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:95]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:118]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:214]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:215]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:255]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:256]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" Line 1. Module RISCVHandler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" Line 1. Module RISCVHandler doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.slower_clock
Compiling module xil_defaultlib.instrMemory
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder_default
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.N_bit_register(N=96)
Compiling module xil_defaultlib.PC_register_default
Compiling module xil_defaultlib.decoder32
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.N_bit_register(N=192)
Compiling module xil_defaultlib.muxarray_default
Compiling module xil_defaultlib.ALU_control_unit
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.N_bit_register(N=219)
Compiling module xil_defaultlib.branchOutput
Compiling module xil_defaultlib.mux_4x1_four
Compiling module xil_defaultlib.datamem
Compiling module xil_defaultlib.N_bit_register(N=143)
Compiling module xil_defaultlib.RISCVHandler
Compiling module xil_defaultlib.RISCVHandler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCVHandler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1970.273 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RISCVHandler_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/instructions_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
"xvlog -m64 --relax -prj RISCVHandler_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/single_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/branchOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4ee1212ba5644d43801cb9f582c7cfdf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCVHandler_tb_behav xil_defaultlib.RISCVHandler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regwrite [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:138]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:234]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:235]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:281]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:282]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder_default
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.N_bit_register(N=96)
Compiling module xil_defaultlib.PC_register_default
Compiling module xil_defaultlib.decoder32
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.N_bit_register(N=192)
Compiling module xil_defaultlib.muxarray_default
Compiling module xil_defaultlib.ALU_control_unit
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.N_bit_register(N=219)
Compiling module xil_defaultlib.branchOutput
Compiling module xil_defaultlib.mux_4x1_four
Compiling module xil_defaultlib.single_memory
Compiling module xil_defaultlib.N_bit_register(N=143)
Compiling module xil_defaultlib.RISCVHandler
Compiling module xil_defaultlib.RISCVHandler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCVHandler_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/xsim.dir/RISCVHandler_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 22 02:07:50 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISCVHandler_tb_behav -key {Behavioral:sim_1:Functional:RISCVHandler_tb} -tclbatch {RISCVHandler_tb.tcl} -view {C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/RISCVHandler_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/RISCVHandler_tb_behav.wcfg
source RISCVHandler_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISCVHandler_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1970.273 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RISCVHandler_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/instructions_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
"xvlog -m64 --relax -prj RISCVHandler_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/single_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/branchOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4ee1212ba5644d43801cb9f582c7cfdf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCVHandler_tb_behav xil_defaultlib.RISCVHandler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regwrite [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:138]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:234]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:235]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:281]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:282]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder_default
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.N_bit_register(N=96)
Compiling module xil_defaultlib.PC_register_default
Compiling module xil_defaultlib.decoder32
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.N_bit_register(N=192)
Compiling module xil_defaultlib.muxarray_default
Compiling module xil_defaultlib.ALU_control_unit
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.N_bit_register(N=219)
Compiling module xil_defaultlib.branchOutput
Compiling module xil_defaultlib.mux_4x1_four
Compiling module xil_defaultlib.single_memory
Compiling module xil_defaultlib.N_bit_register(N=143)
Compiling module xil_defaultlib.RISCVHandler
Compiling module xil_defaultlib.RISCVHandler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCVHandler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1970.273 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RISCVHandler_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/instructions_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
"xvlog -m64 --relax -prj RISCVHandler_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/single_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/branchOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4ee1212ba5644d43801cb9f582c7cfdf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCVHandler_tb_behav xil_defaultlib.RISCVHandler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regwrite [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:138]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:234]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:235]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:281]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:282]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder_default
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.N_bit_register(N=96)
Compiling module xil_defaultlib.PC_register_default
Compiling module xil_defaultlib.decoder32
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.N_bit_register(N=192)
Compiling module xil_defaultlib.muxarray_default
Compiling module xil_defaultlib.ALU_control_unit
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.N_bit_register(N=219)
Compiling module xil_defaultlib.branchOutput
Compiling module xil_defaultlib.mux_4x1_four
Compiling module xil_defaultlib.single_memory
Compiling module xil_defaultlib.N_bit_register(N=143)
Compiling module xil_defaultlib.RISCVHandler
Compiling module xil_defaultlib.RISCVHandler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCVHandler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1970.273 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RISCVHandler_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/instructions_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
"xvlog -m64 --relax -prj RISCVHandler_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/single_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/branchOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4ee1212ba5644d43801cb9f582c7cfdf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCVHandler_tb_behav xil_defaultlib.RISCVHandler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regwrite [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:138]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:234]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:235]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:281]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:282]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder_default
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.N_bit_register(N=96)
Compiling module xil_defaultlib.PC_register_default
Compiling module xil_defaultlib.decoder32
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.N_bit_register(N=192)
Compiling module xil_defaultlib.muxarray_default
Compiling module xil_defaultlib.ALU_control_unit
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.N_bit_register(N=219)
Compiling module xil_defaultlib.branchOutput
Compiling module xil_defaultlib.mux_4x1_four
Compiling module xil_defaultlib.single_memory
Compiling module xil_defaultlib.N_bit_register(N=143)
Compiling module xil_defaultlib.RISCVHandler
Compiling module xil_defaultlib.RISCVHandler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCVHandler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1970.273 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RISCVHandler_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/instructions_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
"xvlog -m64 --relax -prj RISCVHandler_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/single_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/branchOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4ee1212ba5644d43801cb9f582c7cfdf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCVHandler_tb_behav xil_defaultlib.RISCVHandler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regwrite [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:138]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:234]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:235]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:281]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:282]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder_default
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.N_bit_register(N=96)
Compiling module xil_defaultlib.PC_register_default
Compiling module xil_defaultlib.decoder32
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.N_bit_register(N=192)
Compiling module xil_defaultlib.muxarray_default
Compiling module xil_defaultlib.ALU_control_unit
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.N_bit_register(N=219)
Compiling module xil_defaultlib.branchOutput
Compiling module xil_defaultlib.mux_4x1_four
Compiling module xil_defaultlib.single_memory
Compiling module xil_defaultlib.N_bit_register(N=143)
Compiling module xil_defaultlib.RISCVHandler
Compiling module xil_defaultlib.RISCVHandler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCVHandler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1970.273 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RISCVHandler_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/instructions_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
"xvlog -m64 --relax -prj RISCVHandler_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/single_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/branchOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4ee1212ba5644d43801cb9f582c7cfdf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCVHandler_tb_behav xil_defaultlib.RISCVHandler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regwrite [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:138]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:234]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:235]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:281]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:282]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder_default
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.N_bit_register(N=96)
Compiling module xil_defaultlib.PC_register_default
Compiling module xil_defaultlib.decoder32
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.N_bit_register(N=192)
Compiling module xil_defaultlib.muxarray_default
Compiling module xil_defaultlib.ALU_control_unit
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.N_bit_register(N=219)
Compiling module xil_defaultlib.branchOutput
Compiling module xil_defaultlib.mux_4x1_four
Compiling module xil_defaultlib.single_memory
Compiling module xil_defaultlib.N_bit_register(N=143)
Compiling module xil_defaultlib.RISCVHandler
Compiling module xil_defaultlib.RISCVHandler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCVHandler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1970.273 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RISCVHandler_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/instructions_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
"xvlog -m64 --relax -prj RISCVHandler_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/single_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/branchOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4ee1212ba5644d43801cb9f582c7cfdf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCVHandler_tb_behav xil_defaultlib.RISCVHandler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regwrite [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:138]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:234]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:235]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:281]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:282]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder_default
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.N_bit_register(N=96)
Compiling module xil_defaultlib.PC_register_default
Compiling module xil_defaultlib.decoder32
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.N_bit_register(N=192)
Compiling module xil_defaultlib.muxarray_default
Compiling module xil_defaultlib.ALU_control_unit
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.N_bit_register(N=219)
Compiling module xil_defaultlib.branchOutput
Compiling module xil_defaultlib.mux_4x1_four
Compiling module xil_defaultlib.single_memory
Compiling module xil_defaultlib.N_bit_register(N=143)
Compiling module xil_defaultlib.RISCVHandler
Compiling module xil_defaultlib.RISCVHandler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCVHandler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1970.273 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RISCVHandler_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/instructions_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
"xvlog -m64 --relax -prj RISCVHandler_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/single_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/branchOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4ee1212ba5644d43801cb9f582c7cfdf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCVHandler_tb_behav xil_defaultlib.RISCVHandler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regwrite [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:138]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:234]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:235]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:281]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:282]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder_default
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.N_bit_register(N=96)
Compiling module xil_defaultlib.PC_register_default
Compiling module xil_defaultlib.decoder32
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.N_bit_register(N=192)
Compiling module xil_defaultlib.muxarray_default
Compiling module xil_defaultlib.ALU_control_unit
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.N_bit_register(N=219)
Compiling module xil_defaultlib.branchOutput
Compiling module xil_defaultlib.mux_4x1_four
Compiling module xil_defaultlib.single_memory
Compiling module xil_defaultlib.N_bit_register(N=143)
Compiling module xil_defaultlib.RISCVHandler
Compiling module xil_defaultlib.RISCVHandler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCVHandler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1970.273 ; gain = 0.000
save_wave_config {C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/RISCVHandler_tb_behav.wcfg}
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RISCVHandler_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/instructions_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
"xvlog -m64 --relax -prj RISCVHandler_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/single_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/branchOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4ee1212ba5644d43801cb9f582c7cfdf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCVHandler_tb_behav xil_defaultlib.RISCVHandler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regwrite [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:138]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:234]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:235]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:281]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:282]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder_default
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.N_bit_register(N=96)
Compiling module xil_defaultlib.PC_register_default
Compiling module xil_defaultlib.decoder32
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.N_bit_register(N=192)
Compiling module xil_defaultlib.muxarray_default
Compiling module xil_defaultlib.ALU_control_unit
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.N_bit_register(N=219)
Compiling module xil_defaultlib.branchOutput
Compiling module xil_defaultlib.mux_4x1_four
Compiling module xil_defaultlib.single_memory
Compiling module xil_defaultlib.N_bit_register(N=143)
Compiling module xil_defaultlib.RISCVHandler
Compiling module xil_defaultlib.RISCVHandler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCVHandler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1970.273 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RISCVHandler_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/instructions_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
"xvlog -m64 --relax -prj RISCVHandler_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/single_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/branchOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4ee1212ba5644d43801cb9f582c7cfdf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCVHandler_tb_behav xil_defaultlib.RISCVHandler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regwrite [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:138]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:234]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:235]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:281]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:282]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder_default
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.N_bit_register(N=96)
Compiling module xil_defaultlib.PC_register_default
Compiling module xil_defaultlib.decoder32
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.N_bit_register(N=192)
Compiling module xil_defaultlib.muxarray_default
Compiling module xil_defaultlib.ALU_control_unit
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.N_bit_register(N=219)
Compiling module xil_defaultlib.branchOutput
Compiling module xil_defaultlib.mux_4x1_four
Compiling module xil_defaultlib.single_memory
Compiling module xil_defaultlib.N_bit_register(N=143)
Compiling module xil_defaultlib.RISCVHandler
Compiling module xil_defaultlib.RISCVHandler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCVHandler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1970.273 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RISCVHandler_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/instructions_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
"xvlog -m64 --relax -prj RISCVHandler_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/single_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/branchOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4ee1212ba5644d43801cb9f582c7cfdf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCVHandler_tb_behav xil_defaultlib.RISCVHandler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regwrite [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:138]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:234]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:235]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:281]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:282]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder_default
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.N_bit_register(N=96)
Compiling module xil_defaultlib.PC_register_default
Compiling module xil_defaultlib.decoder32
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.N_bit_register(N=192)
Compiling module xil_defaultlib.muxarray_default
Compiling module xil_defaultlib.ALU_control_unit
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.N_bit_register(N=219)
Compiling module xil_defaultlib.branchOutput
Compiling module xil_defaultlib.mux_4x1_four
Compiling module xil_defaultlib.single_memory
Compiling module xil_defaultlib.N_bit_register(N=143)
Compiling module xil_defaultlib.RISCVHandler
Compiling module xil_defaultlib.RISCVHandler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCVHandler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1970.273 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RISCVHandler_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/instructions_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
"xvlog -m64 --relax -prj RISCVHandler_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/single_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/branchOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4ee1212ba5644d43801cb9f582c7cfdf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCVHandler_tb_behav xil_defaultlib.RISCVHandler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regwrite [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:138]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:234]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:235]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:281]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:282]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder_default
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.N_bit_register(N=96)
Compiling module xil_defaultlib.PC_register_default
Compiling module xil_defaultlib.decoder32
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.N_bit_register(N=192)
Compiling module xil_defaultlib.muxarray_default
Compiling module xil_defaultlib.ALU_control_unit
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.N_bit_register(N=219)
Compiling module xil_defaultlib.branchOutput
Compiling module xil_defaultlib.mux_4x1_four
Compiling module xil_defaultlib.single_memory
Compiling module xil_defaultlib.N_bit_register(N=143)
Compiling module xil_defaultlib.RISCVHandler
Compiling module xil_defaultlib.RISCVHandler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCVHandler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1970.273 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RISCVHandler_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/instructions_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
"xvlog -m64 --relax -prj RISCVHandler_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/single_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/branchOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4ee1212ba5644d43801cb9f582c7cfdf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCVHandler_tb_behav xil_defaultlib.RISCVHandler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regwrite [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:138]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:234]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:235]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:281]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:282]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder_default
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.N_bit_register(N=96)
Compiling module xil_defaultlib.PC_register_default
Compiling module xil_defaultlib.decoder32
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.N_bit_register(N=192)
Compiling module xil_defaultlib.muxarray_default
Compiling module xil_defaultlib.ALU_control_unit
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.N_bit_register(N=219)
Compiling module xil_defaultlib.branchOutput
Compiling module xil_defaultlib.mux_4x1_four
Compiling module xil_defaultlib.single_memory
Compiling module xil_defaultlib.N_bit_register(N=143)
Compiling module xil_defaultlib.RISCVHandler
Compiling module xil_defaultlib.RISCVHandler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCVHandler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1970.273 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RISCVHandler_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/instructions_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
"xvlog -m64 --relax -prj RISCVHandler_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/single_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/branchOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4ee1212ba5644d43801cb9f582c7cfdf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCVHandler_tb_behav xil_defaultlib.RISCVHandler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regwrite [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:138]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:234]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:235]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:281]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:282]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder_default
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.N_bit_register(N=96)
Compiling module xil_defaultlib.PC_register_default
Compiling module xil_defaultlib.decoder32
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.N_bit_register(N=192)
Compiling module xil_defaultlib.muxarray_default
Compiling module xil_defaultlib.ALU_control_unit
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.N_bit_register(N=219)
Compiling module xil_defaultlib.branchOutput
Compiling module xil_defaultlib.mux_4x1_four
Compiling module xil_defaultlib.single_memory
Compiling module xil_defaultlib.N_bit_register(N=143)
Compiling module xil_defaultlib.RISCVHandler
Compiling module xil_defaultlib.RISCVHandler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCVHandler_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/xsim.dir/RISCVHandler_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 22 02:29:35 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISCVHandler_tb_behav -key {Behavioral:sim_1:Functional:RISCVHandler_tb} -tclbatch {RISCVHandler_tb.tcl} -view {C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/RISCVHandler_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/RISCVHandler_tb_behav.wcfg
source RISCVHandler_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISCVHandler_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1970.273 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RISCVHandler_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/instructions_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
"xvlog -m64 --relax -prj RISCVHandler_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/single_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/branchOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4ee1212ba5644d43801cb9f582c7cfdf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCVHandler_tb_behav xil_defaultlib.RISCVHandler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regwrite [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:138]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:234]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:235]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:281]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:282]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder_default
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.N_bit_register(N=96)
Compiling module xil_defaultlib.PC_register_default
Compiling module xil_defaultlib.decoder32
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.N_bit_register(N=192)
Compiling module xil_defaultlib.muxarray_default
Compiling module xil_defaultlib.ALU_control_unit
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.N_bit_register(N=219)
Compiling module xil_defaultlib.branchOutput
Compiling module xil_defaultlib.mux_4x1_four
Compiling module xil_defaultlib.single_memory
Compiling module xil_defaultlib.N_bit_register(N=143)
Compiling module xil_defaultlib.RISCVHandler
Compiling module xil_defaultlib.RISCVHandler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCVHandler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1970.273 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RISCVHandler_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/instructions_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
"xvlog -m64 --relax -prj RISCVHandler_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/single_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/branchOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4ee1212ba5644d43801cb9f582c7cfdf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCVHandler_tb_behav xil_defaultlib.RISCVHandler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regwrite [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:138]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:234]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:235]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:281]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:282]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder_default
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.N_bit_register(N=96)
Compiling module xil_defaultlib.PC_register_default
Compiling module xil_defaultlib.decoder32
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.N_bit_register(N=192)
Compiling module xil_defaultlib.muxarray_default
Compiling module xil_defaultlib.ALU_control_unit
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.N_bit_register(N=219)
Compiling module xil_defaultlib.branchOutput
Compiling module xil_defaultlib.mux_4x1_four
Compiling module xil_defaultlib.single_memory
Compiling module xil_defaultlib.N_bit_register(N=143)
Compiling module xil_defaultlib.RISCVHandler
Compiling module xil_defaultlib.RISCVHandler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCVHandler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1970.273 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RISCVHandler_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/instructions_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
"xvlog -m64 --relax -prj RISCVHandler_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/single_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/branchOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4ee1212ba5644d43801cb9f582c7cfdf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCVHandler_tb_behav xil_defaultlib.RISCVHandler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regwrite [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:138]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:234]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:235]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:281]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:282]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder_default
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.N_bit_register(N=96)
Compiling module xil_defaultlib.PC_register_default
Compiling module xil_defaultlib.decoder32
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.N_bit_register(N=192)
Compiling module xil_defaultlib.muxarray_default
Compiling module xil_defaultlib.ALU_control_unit
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.N_bit_register(N=219)
Compiling module xil_defaultlib.branchOutput
Compiling module xil_defaultlib.mux_4x1_four
Compiling module xil_defaultlib.single_memory
Compiling module xil_defaultlib.N_bit_register(N=143)
Compiling module xil_defaultlib.RISCVHandler
Compiling module xil_defaultlib.RISCVHandler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCVHandler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1970.273 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RISCVHandler_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/instructions_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
"xvlog -m64 --relax -prj RISCVHandler_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/single_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/branchOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4ee1212ba5644d43801cb9f582c7cfdf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCVHandler_tb_behav xil_defaultlib.RISCVHandler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regwrite [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:138]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:234]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:235]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:281]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:282]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder_default
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.N_bit_register(N=96)
Compiling module xil_defaultlib.PC_register_default
Compiling module xil_defaultlib.decoder32
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.N_bit_register(N=192)
Compiling module xil_defaultlib.muxarray_default
Compiling module xil_defaultlib.ALU_control_unit
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.N_bit_register(N=219)
Compiling module xil_defaultlib.branchOutput
Compiling module xil_defaultlib.mux_4x1_four
Compiling module xil_defaultlib.single_memory
Compiling module xil_defaultlib.N_bit_register(N=143)
Compiling module xil_defaultlib.RISCVHandler
Compiling module xil_defaultlib.RISCVHandler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCVHandler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1970.273 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RISCVHandler_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/instructions_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
"xvlog -m64 --relax -prj RISCVHandler_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/single_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/branchOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4ee1212ba5644d43801cb9f582c7cfdf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCVHandler_tb_behav xil_defaultlib.RISCVHandler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:65]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regwrite [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:138]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:234]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:235]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:281]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:282]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder_default
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.N_bit_register(N=96)
Compiling module xil_defaultlib.PC_register_default
Compiling module xil_defaultlib.decoder32
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.N_bit_register(N=192)
Compiling module xil_defaultlib.muxarray_default
Compiling module xil_defaultlib.ALU_control_unit
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.N_bit_register(N=219)
Compiling module xil_defaultlib.branchOutput
Compiling module xil_defaultlib.mux_4x1_four
Compiling module xil_defaultlib.single_memory
Compiling module xil_defaultlib.N_bit_register(N=143)
Compiling module xil_defaultlib.RISCVHandler
Compiling module xil_defaultlib.RISCVHandler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCVHandler_tb_behav

****** Webtalk v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/xsim.dir/RISCVHandler_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 22 02:42:39 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "RISCVHandler_tb_behav -key {Behavioral:sim_1:Functional:RISCVHandler_tb} -tclbatch {RISCVHandler_tb.tcl} -view {C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/RISCVHandler_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
open_wave_config C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/RISCVHandler_tb_behav.wcfg
source RISCVHandler_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RISCVHandler_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1970.273 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RISCVHandler_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/instructions_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
"xvlog -m64 --relax -prj RISCVHandler_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/single_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/branchOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 4ee1212ba5644d43801cb9f582c7cfdf --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCVHandler_tb_behav xil_defaultlib.RISCVHandler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regwrite [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RegFile.v:27]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:111]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:134]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:230]
WARNING: [VRFC 10-278] actual bit length 153 differs from formal bit length 219 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:231]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port D [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:277]
WARNING: [VRFC 10-278] actual bit length 137 differs from formal bit length 143 for port out [C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/RISCVHandler.v:278]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" Line 3. Module rv32_ImmGen doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/CSE.CAL/Desktop/MS4_Latest/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" Line 1. Module prv32_ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RippleCarryAdder_default
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.dflipflop
Compiling module xil_defaultlib.N_bit_register(N=96)
Compiling module xil_defaultlib.PC_register_default
Compiling module xil_defaultlib.decoder32
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.rv32_ImmGen
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.mux_4x1
Compiling module xil_defaultlib.N_bit_register(N=192)
Compiling module xil_defaultlib.muxarray_default
Compiling module xil_defaultlib.ALU_control_unit
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.prv32_ALU
Compiling module xil_defaultlib.N_bit_register(N=219)
Compiling module xil_defaultlib.branchOutput
Compiling module xil_defaultlib.mux_4x1_four
Compiling module xil_defaultlib.single_memory
Compiling module xil_defaultlib.N_bit_register(N=143)
Compiling module xil_defaultlib.RISCVHandler
Compiling module xil_defaultlib.RISCVHandler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCVHandler_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1987.277 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 22 02:50:22 2020...
