ModuleName FullAdder
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 288 ,Y1: 144 ,X2: 288 ,Y2: 168
End
Branches
End
Wire Name: w8
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 280 ,Y1: 200 ,X2: 288 ,Y2: 200
Edge X1: 288 ,Y1: 184 ,X2: 288 ,Y2: 200
End
Branches
End
Wire Name: w5
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 136 ,Y1: 112 ,X2: 256 ,Y2: 112
Edge X1: 136 ,Y1: 112 ,X2: 136 ,Y2: 136
Edge X1: 136 ,Y1: 136 ,X2: 224 ,Y2: 136
Edge X1: 80 ,Y1: 136 ,X2: 136 ,Y2: 136
End
Branches
End
Wire Name: w7
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 208 ,Y1: 152 ,X2: 224 ,Y2: 152
Edge X1: 208 ,Y1: 96 ,X2: 208 ,Y2: 152
Edge X1: 200 ,Y1: 96 ,X2: 208 ,Y2: 96
Edge X1: 208 ,Y1: 96 ,X2: 256 ,Y2: 96
End
Branches
End
Wire Name: w9
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 112 ,Y1: 192 ,X2: 216 ,Y2: 192
Edge X1: 112 ,Y1: 104 ,X2: 112 ,Y2: 192
Edge X1: 80 ,Y1: 104 ,X2: 112 ,Y2: 104
Edge X1: 112 ,Y1: 104 ,X2: 128 ,Y2: 104
End
Branches
End
Wire Name: w10
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 96 ,Y1: 208 ,X2: 216 ,Y2: 208
Edge X1: 96 ,Y1: 88 ,X2: 96 ,Y2: 208
Edge X1: 80 ,Y1: 88 ,X2: 96 ,Y2: 88
Edge X1: 96 ,Y1: 88 ,X2: 128 ,Y2: 88
End
Branches
End
Wire Name: w11
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 328 ,Y1: 104 ,X2: 368 ,Y2: 104
End
Branches
End
Wire Name: w12
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 352 ,Y1: 176 ,X2: 376 ,Y2: 176
End
Branches
End
End
Ports
Port Left: 80 Top: 88 ,Orientation: 0
Portname: A ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 80 Top: 104 ,Orientation: 0
Portname: B ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 80 Top: 136 ,Orientation: 0
Portname: Cin ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 368 Top: 104 ,Orientation: 0
Portname: S ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 376 Top: 176 ,Orientation: 0
Portname: Cout ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 128 Top: 80
Name: s2
LibraryName: PNULib
IpName: PNU_XNOR2
SymbolParameters
End
Symbol Left: 256 Top: 88
Name: s1
LibraryName: PNULib
IpName: PNU_XNOR2
SymbolParameters
End
Symbol Left: 224 Top: 128
Name: s3
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
Symbol Left: 216 Top: 184
Name: s4
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
Symbol Left: 288 Top: 160
Name: s5
LibraryName: PNULib
IpName: PNU_OR2
SymbolParameters
End
End
Texts
End
Links
End
