22:45:09 INFO  : Registering command handlers for SDK TCF services
22:45:12 INFO  : Launching XSCT server: xsct -n -interactive /home/daniel/Documents/VHDL/zynqtimer/zynqtimer.sdk/temp_xsdb_launch_script.tcl
22:45:16 INFO  : XSCT server has started successfully.
22:45:16 INFO  : Successfully done setting XSCT server connection channel  
22:45:23 INFO  : Successfully done setting SDK workspace  
22:45:23 INFO  : Processing command line option -hwspec /home/daniel/Documents/VHDL/zynqtimer/zynqtimer.sdk/design_1_wrapper.hdf.
22:51:48 INFO  : Example project timersbsp_xtmrctr_selftest_example_1 has been created successfully.
22:53:07 INFO  : Example project timersbsp_xtmrctr_polled_example_1 has been created successfully.
22:54:48 INFO  : Example project timersbsp_xttcps_rtc_example_1 has been created successfully.
22:56:01 INFO  : Example project timersbsp_xttcps_tapp_example_1 has been created successfully.
14:46:33 INFO  : Launching XSCT server: xsct -n -interactive /home/daniel/Documents/VHDL/zynqtimer/zynqtimer.sdk/temp_xsdb_launch_script.tcl
14:49:33 ERROR : Timed out. 180 seconds have elapsed while waiting for XSCT server to launch.
14:51:50 INFO  : Launching XSCT server: xsct -n -interactive /home/daniel/Documents/VHDL/zynqtimer/zynqtimer.sdk/temp_xsdb_launch_script.tcl
14:51:52 INFO  : XSCT server has started successfully.
14:51:52 INFO  : Successfully done setting XSCT server connection channel  
14:51:57 INFO  : Successfully done setting SDK workspace  
14:51:59 INFO  : Registering command handlers for SDK TCF services
14:52:01 INFO  : Processing command line option -hwspec /home/daniel/Documents/VHDL/zynqtimer/zynqtimer.sdk/design_1_wrapper.hdf.
14:52:01 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
09:39:18 INFO  : Launching XSCT server: xsct -n -interactive /home/daniel/Documents/VHDL/zynqtimer/zynqtimer.sdk/temp_xsdb_launch_script.tcl
09:39:22 INFO  : XSCT server has started successfully.
09:41:38 INFO  : Launching XSCT server: xsct -n -interactive /home/daniel/Documents/VHDL/zynqtimer/zynqtimer.sdk/temp_xsdb_launch_script.tcl
09:41:40 INFO  : XSCT server has started successfully.
09:41:41 INFO  : Successfully done setting XSCT server connection channel  
09:41:43 INFO  : Successfully done setting SDK workspace  
09:41:51 INFO  : Registering command handlers for SDK TCF services
09:41:51 INFO  : Processing command line option -hwspec /home/daniel/Documents/VHDL/zynqtimer/zynqtimer.sdk/design_1_wrapper.hdf.
09:41:52 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
10:05:38 INFO  : Example project timersbsp_xdevcfg_reg_readback_example_1 has been created successfully.
10:18:17 INFO  : Example project timersbsp_xdevcfg_polled_example_1 has been created successfully.
10:20:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017ABD8ADA" && level==0} -index 1' command is executed.
10:20:43 INFO  : 'fpga -state' command is executed.
10:20:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:20:43 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017ABD8ADA' is selected.
10:20:43 INFO  : 'jtag frequency' command is executed.
10:20:43 INFO  : Sourcing of '/home/daniel/Documents/VHDL/zynqtimer/zynqtimer.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:20:43 INFO  : Context for 'APU' is selected.
10:20:43 INFO  : Hardware design information is loaded from '/home/daniel/Documents/VHDL/zynqtimer/zynqtimer.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:20:43 INFO  : 'configparams force-mem-access 1' command is executed.
10:20:43 INFO  : Context for 'APU' is selected.
10:20:43 INFO  : 'stop' command is executed.
10:20:44 INFO  : 'ps7_init' command is executed.
10:20:44 INFO  : 'ps7_post_config' command is executed.
10:20:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:20:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:20:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:20:44 INFO  : The application '/home/daniel/Documents/VHDL/zynqtimer/zynqtimer.sdk/timersbsp_xdevcfg_polled_example_1/Debug/timersbsp_xdevcfg_polled_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:20:44 INFO  : 'configparams force-mem-access 0' command is executed.
10:20:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/daniel/Documents/VHDL/zynqtimer/zynqtimer.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017ABD8ADA"} -index 0
loadhw -hw /home/daniel/Documents/VHDL/zynqtimer/zynqtimer.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017ABD8ADA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017ABD8ADA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017ABD8ADA"} -index 0
dow /home/daniel/Documents/VHDL/zynqtimer/zynqtimer.sdk/timersbsp_xdevcfg_polled_example_1/Debug/timersbsp_xdevcfg_polled_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:20:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:20:44 INFO  : 'con' command is executed.
10:20:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017ABD8ADA"} -index 0
con
----------------End of Script----------------

10:20:44 INFO  : Disconnected from the channel tcfchan#1.
10:21:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017ABD8ADA" && level==0} -index 1' command is executed.
10:21:09 INFO  : 'fpga -state' command is executed.
10:21:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:21:09 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017ABD8ADA' is selected.
10:21:09 INFO  : 'jtag frequency' command is executed.
10:21:09 INFO  : Sourcing of '/home/daniel/Documents/VHDL/zynqtimer/zynqtimer.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:21:09 INFO  : Context for 'APU' is selected.
10:21:09 INFO  : Hardware design information is loaded from '/home/daniel/Documents/VHDL/zynqtimer/zynqtimer.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:21:09 INFO  : 'configparams force-mem-access 1' command is executed.
10:21:09 INFO  : Context for 'APU' is selected.
10:21:09 INFO  : 'stop' command is executed.
10:21:10 INFO  : 'ps7_init' command is executed.
10:21:10 INFO  : 'ps7_post_config' command is executed.
10:21:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:21:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:21:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:21:10 INFO  : The application '/home/daniel/Documents/VHDL/zynqtimer/zynqtimer.sdk/timersbsp_xttcps_tapp_example_1/Debug/timersbsp_xttcps_tapp_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:21:10 INFO  : 'configparams force-mem-access 0' command is executed.
10:21:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/daniel/Documents/VHDL/zynqtimer/zynqtimer.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017ABD8ADA"} -index 0
loadhw -hw /home/daniel/Documents/VHDL/zynqtimer/zynqtimer.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017ABD8ADA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017ABD8ADA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017ABD8ADA"} -index 0
dow /home/daniel/Documents/VHDL/zynqtimer/zynqtimer.sdk/timersbsp_xttcps_tapp_example_1/Debug/timersbsp_xttcps_tapp_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:21:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:21:10 INFO  : 'con' command is executed.
10:21:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017ABD8ADA"} -index 0
con
----------------End of Script----------------

10:21:10 INFO  : Disconnected from the channel tcfchan#2.
10:21:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017ABD8ADA" && level==0} -index 1' command is executed.
10:21:35 INFO  : 'fpga -state' command is executed.
10:21:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:21:35 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017ABD8ADA' is selected.
10:21:35 INFO  : 'jtag frequency' command is executed.
10:21:35 INFO  : Sourcing of '/home/daniel/Documents/VHDL/zynqtimer/zynqtimer.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:21:35 INFO  : Context for 'APU' is selected.
10:21:35 INFO  : Hardware design information is loaded from '/home/daniel/Documents/VHDL/zynqtimer/zynqtimer.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:21:35 INFO  : 'configparams force-mem-access 1' command is executed.
10:21:35 INFO  : Context for 'APU' is selected.
10:21:35 INFO  : 'stop' command is executed.
10:21:35 INFO  : 'ps7_init' command is executed.
10:21:35 INFO  : 'ps7_post_config' command is executed.
10:21:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:21:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:21:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:21:36 INFO  : The application '/home/daniel/Documents/VHDL/zynqtimer/zynqtimer.sdk/timersbsp_xdevcfg_reg_readback_example_1/Debug/timersbsp_xdevcfg_reg_readback_example_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:21:36 INFO  : 'configparams force-mem-access 0' command is executed.
10:21:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/daniel/Documents/VHDL/zynqtimer/zynqtimer.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017ABD8ADA"} -index 0
loadhw -hw /home/daniel/Documents/VHDL/zynqtimer/zynqtimer.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017ABD8ADA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017ABD8ADA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017ABD8ADA"} -index 0
dow /home/daniel/Documents/VHDL/zynqtimer/zynqtimer.sdk/timersbsp_xdevcfg_reg_readback_example_1/Debug/timersbsp_xdevcfg_reg_readback_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:21:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:21:36 INFO  : 'con' command is executed.
10:21:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017ABD8ADA"} -index 0
con
----------------End of Script----------------

10:21:36 INFO  : Disconnected from the channel tcfchan#3.
09:29:41 INFO  : Launching XSCT server: xsct -n -interactive /home/daniel/Documents/VHDL/zynqtimer/zynqtimer.sdk/temp_xsdb_launch_script.tcl
09:29:45 INFO  : XSCT server has started successfully.
09:30:32 INFO  : Launching XSCT server: xsct -n -interactive /home/daniel/Documents/VHDL/zynqtimer/zynqtimer.sdk/temp_xsdb_launch_script.tcl
09:30:34 INFO  : XSCT server has started successfully.
09:30:34 INFO  : Successfully done setting XSCT server connection channel  
09:30:36 INFO  : Successfully done setting SDK workspace  
09:30:44 INFO  : Registering command handlers for SDK TCF services
09:30:44 INFO  : Processing command line option -hwspec /home/daniel/Documents/VHDL/zynqtimer/zynqtimer.sdk/design_1_wrapper.hdf.
09:30:45 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
