<?xml-stylesheet type="text/xsl" encoding="UTF-8" href="iform.xsl" version="1.0"?>
<!DOCTYPE instructionsection PUBLIC "-//ARM//DTD instructionsection //EN" "iform-p.dtd">
<!-- Copyright (c) 2010-2023 Arm Limited or its affiliates. All rights reserved. -->
<!-- This document is Non-Confidential. This document may only be used and distributed in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to. -->
<instructionsection id="PRFM_lit" title="PRFM (literal) -- A64" type="instruction">
  <docvars>
    <docvar key="address-form" value="literal"/>
    <docvar key="instr-class" value="general"/>
    <docvar key="isa" value="A64"/>
    <docvar key="mnemonic" value="PRFM"/>
    <docvar key="offset-type" value="off19s"/>
  </docvars>
  <heading>PRFM (literal)</heading>
  <desc>
    <brief>
      <para>Prefetch memory (literal)</para>
    </brief>
    <authored>
      <para>This instruction signals the memory system that data memory
accesses from a specified address are likely to occur in the near
future. The memory system can respond by taking actions that are
expected to speed up the memory accesses when they do occur, such as
preloading the cache line containing the specified address into one
or more caches.</para>
      <para>The effect of a <instruction>PRFM</instruction> instruction is
<arm-defined-word>IMPLEMENTATION DEFINED</arm-defined-word>. For more information,
see <xref linkend="ARMARM_CEGGGIDE">Prefetch memory</xref>.</para>
      <para>For information about addressing modes, see
<xref linkend="ARMARM_CHDIIIBB">Load/Store addressing modes</xref>.</para>
    </authored>
  </desc>
  <alias_list howmany="0"/>
  <classes>
    <iclass name="Literal" oneof="1" id="iclass_literal" no_encodings="1" isa="A64">
      <docvars>
        <docvar key="address-form" value="literal"/>
        <docvar key="instr-class" value="general"/>
        <docvar key="isa" value="A64"/>
        <docvar key="mnemonic" value="PRFM"/>
        <docvar key="offset-type" value="off19s"/>
      </docvars>
      <iclassintro count="1"/>
      <regdiagram form="32" psname="A64.ldst.loadlit.PRFM_P_loadlit" tworows="1">
        <box hibit="31" width="2" name="opc" usename="1" settings="2" psbits="xx">
          <c>1</c>
          <c>1</c>
        </box>
        <box hibit="29" width="3" settings="3">
          <c>0</c>
          <c>1</c>
          <c>1</c>
        </box>
        <box hibit="26" name="VR" usename="1" settings="1" psbits="x">
          <c>0</c>
        </box>
        <box hibit="25" width="2" settings="2">
          <c>0</c>
          <c>0</c>
        </box>
        <box hibit="23" width="19" name="imm19" usename="1">
          <c colspan="19"/>
        </box>
        <box hibit="4" width="5" name="Rt" usename="1">
          <c colspan="5"/>
        </box>
      </regdiagram>
      <encoding name="PRFM_P_loadlit" oneofinclass="1" oneof="1" label="">
        <docvars>
          <docvar key="isa" value="A64"/>
          <docvar key="mnemonic" value="PRFM"/>
          <docvar key="address-form" value="literal"/>
          <docvar key="instr-class" value="general"/>
          <docvar key="offset-type" value="off19s"/>
        </docvars>
        <asmtemplate><text>PRFM  (</text><a hover="Is the prefetch operation, defined as &lt;syntax&gt;&amp;lt;type&amp;gt;&amp;lt;target&amp;gt;&amp;lt;policy&amp;gt;&lt;/syntax&gt;.&#10;&#10;&lt;syntax&gt;&amp;lt;type&amp;gt;&lt;/syntax&gt; is one of:&#10;&#10;&#10;PLD&#10;: Prefetch for load, encoded in the &quot;Rt&amp;lt;4:3&amp;gt;&quot; field as 0b00.&#10;&#10;PLI&#10;: Preload instructions, encoded in the &quot;Rt&amp;lt;4:3&amp;gt;&quot; field as 0b01.&#10;&#10;PST&#10;: Prefetch for store, encoded in the &quot;Rt&amp;lt;4:3&amp;gt;&quot; field as 0b10.&#10;&#10;&#10;&lt;syntax&gt;&amp;lt;target&amp;gt;&lt;/syntax&gt; is one of:&#10;&#10;&#10;L1&#10;: Level 1 cache, encoded in the &quot;Rt&amp;lt;2:1&amp;gt;&quot; field as 0b00.&#10;&#10;L2&#10;: Level 2 cache, encoded in the &quot;Rt&amp;lt;2:1&amp;gt;&quot; field as 0b01.&#10;&#10;L3&#10;: Level 3 cache, encoded in the &quot;Rt&amp;lt;2:1&amp;gt;&quot; field as 0b10.&#10;&#10;SLC&#10;: When FEAT_PRFMSLC is implemented, system level cache, encoded in the &quot;Rt&amp;lt;2:1&amp;gt;&quot; field as 0b11.&#10;&#10;&#10;&lt;syntax&gt;&amp;lt;policy&amp;gt;&lt;/syntax&gt; is one of:&#10;&#10;&#10;KEEP&#10;: Retained or temporal prefetch, allocated in the cache normally. Encoded in the &quot;Rt&amp;lt;0&amp;gt;&quot; field as 0.&#10;&#10;STRM&#10;: Streaming or non-temporal prefetch, for data that is used only once. Encoded in the &quot;Rt&amp;lt;0&amp;gt;&quot; field as 1.&#10;&#10;For more information on these prefetch operations, see x[Prefetch memory](CEGGGIDE).&#10;&#10;For other encodings of the &quot;Rt&quot; field, use &lt;syntax&gt;&amp;lt;imm5&amp;gt;&lt;/syntax&gt;." link="Rt_prfop">&lt;prfop&gt;</a><text>|#</text><a hover="Is the prefetch operation encoding as an immediate, in the range 0 to 31, encoded in the &quot;Rt&quot; field.&#10;&#10;This syntax is only for encodings that are not accessible using &lt;syntax&gt;&amp;lt;prfop&amp;gt;&lt;/syntax&gt;." link="Rt_imm5">&lt;imm5&gt;</a><text>), </text><a hover="Is the program label from which the data is to be loaded. Its offset from the address of this instruction, in the range +/-1MB, is encoded as &quot;imm19&quot; times 4." link="imm19_offset__2">&lt;label&gt;</a></asmtemplate>
      </encoding>
      <ps_section howmany="1">
        <ps name="A64.ldst.loadlit.PRFM_P_loadlit" sections="1" secttype="noheading">
          <pstext mayhavelinks="1" section="Decode" rep_section="decode">constant integer t = <a link="impl-shared.UInt.1" file="shared_pseudocode.xml" hover="function: integer UInt(bits(N) x)">UInt</a>(Rt);

constant bits(64) offset = <a link="impl-shared.SignExtend.2" file="shared_pseudocode.xml" hover="function: bits(N) SignExtend(bits(M) x, integer N)">SignExtend</a>(imm19:'00', 64);</pstext></ps>
      </ps_section>
    </iclass>
  </classes>
  <explanations scope="all">
    <explanation enclist="PRFM_P_loadlit" symboldefcount="1">
      <symbol link="Rt_prfop">&lt;prfop&gt;</symbol>
      <definition encodedin="Rt">
        <intro>
          <para>Is the prefetch operation, defined as <syntax>&lt;type&gt;&lt;target&gt;&lt;policy&gt;</syntax>.</para>
          <para><syntax>&lt;type&gt;</syntax> is one of:</para>
          <list type="param">
            <listitem>
              <param>PLD</param>
              <content>Prefetch for load, encoded in the "Rt&lt;4:3&gt;" field as <binarynumber>0b00</binarynumber>.</content>
            </listitem>
            <listitem>
              <param>PLI</param>
              <content>Preload instructions, encoded in the "Rt&lt;4:3&gt;" field as <binarynumber>0b01</binarynumber>.</content>
            </listitem>
            <listitem>
              <param>PST</param>
              <content>Prefetch for store, encoded in the "Rt&lt;4:3&gt;" field as <binarynumber>0b10</binarynumber>.</content>
            </listitem>
          </list>
          <para><syntax>&lt;target&gt;</syntax> is one of:</para>
          <list type="param">
            <listitem>
              <param>L1</param>
              <content>Level 1 cache, encoded in the "Rt&lt;2:1&gt;" field as <binarynumber>0b00</binarynumber>.</content>
            </listitem>
            <listitem>
              <param>L2</param>
              <content>Level 2 cache, encoded in the "Rt&lt;2:1&gt;" field as <binarynumber>0b01</binarynumber>.</content>
            </listitem>
            <listitem>
              <param>L3</param>
              <content>Level 3 cache, encoded in the "Rt&lt;2:1&gt;" field as <binarynumber>0b10</binarynumber>.</content>
            </listitem>
            <listitem>
              <param>SLC</param>
              <content>When FEAT_PRFMSLC is implemented, system level cache, encoded in the "Rt&lt;2:1&gt;" field as <binarynumber>0b11</binarynumber>.</content>
            </listitem>
          </list>
          <para><syntax>&lt;policy&gt;</syntax> is one of:</para>
          <list type="param">
            <listitem>
              <param>KEEP</param>
              <content>Retained or temporal prefetch, allocated in the cache normally. Encoded in the "Rt&lt;0&gt;" field as 0.</content>
            </listitem>
            <listitem>
              <param>STRM</param>
              <content>Streaming or non-temporal prefetch, for data that is used only once. Encoded in the "Rt&lt;0&gt;" field as 1.</content>
            </listitem>
          </list>
          <para>For more information on these prefetch operations, see <xref linkend="CEGGGIDE">Prefetch memory</xref>.</para>
          <para>For other encodings of the "Rt" field, use <syntax>&lt;imm5&gt;</syntax>.</para>
        </intro>
        <table class="valuetable">
          <tgroup cols="3">
            <thead>
              <row>
                <entry class="bitfield">Rt</entry>
                <entry class="symbol">&lt;prfop&gt;</entry>
                <entry class="symbol">Architectural Feature</entry>
              </row>
            </thead>
            <tbody>
              <row>
                <entry class="bitfield">00000</entry>
                <entry class="symbol">PLDL1KEEP</entry>
                <entry class="feature"/>
              </row>
              <row>
                <entry class="bitfield">00001</entry>
                <entry class="symbol">PLDL1STRM</entry>
                <entry class="feature"/>
              </row>
              <row>
                <entry class="bitfield">00010</entry>
                <entry class="symbol">PLDL2KEEP</entry>
                <entry class="feature"/>
              </row>
              <row>
                <entry class="bitfield">00011</entry>
                <entry class="symbol">PLDL2STRM</entry>
                <entry class="feature"/>
              </row>
              <row>
                <entry class="bitfield">00100</entry>
                <entry class="symbol">PLDL3KEEP</entry>
                <entry class="feature"/>
              </row>
              <row>
                <entry class="bitfield">00101</entry>
                <entry class="symbol">PLDL3STRM</entry>
                <entry class="feature"/>
              </row>
              <row>
                <entry class="bitfield">00110</entry>
                <entry class="symbol">PLDSLCKEEP</entry>
                <entry class="feature">
                  <arch_variants>
                    <arch_variant feature="FEAT_PRFMSLC"/>
                  </arch_variants>
                </entry>
              </row>
              <row>
                <entry class="bitfield">00111</entry>
                <entry class="symbol">PLDSLCSTRM</entry>
                <entry class="feature">
                  <arch_variants>
                    <arch_variant feature="FEAT_PRFMSLC"/>
                  </arch_variants>
                </entry>
              </row>
              <row>
                <entry class="bitfield">01000</entry>
                <entry class="symbol">PLIL1KEEP</entry>
                <entry class="feature"/>
              </row>
              <row>
                <entry class="bitfield">01001</entry>
                <entry class="symbol">PLIL1STRM</entry>
                <entry class="feature"/>
              </row>
              <row>
                <entry class="bitfield">01010</entry>
                <entry class="symbol">PLIL2KEEP</entry>
                <entry class="feature"/>
              </row>
              <row>
                <entry class="bitfield">01011</entry>
                <entry class="symbol">PLIL2STRM</entry>
                <entry class="feature"/>
              </row>
              <row>
                <entry class="bitfield">01100</entry>
                <entry class="symbol">PLIL3KEEP</entry>
                <entry class="feature"/>
              </row>
              <row>
                <entry class="bitfield">01101</entry>
                <entry class="symbol">PLIL3STRM</entry>
                <entry class="feature"/>
              </row>
              <row>
                <entry class="bitfield">01110</entry>
                <entry class="symbol">PLISLCKEEP</entry>
                <entry class="feature">
                  <arch_variants>
                    <arch_variant feature="FEAT_PRFMSLC"/>
                  </arch_variants>
                </entry>
              </row>
              <row>
                <entry class="bitfield">01111</entry>
                <entry class="symbol">PLISLCSTRM</entry>
                <entry class="feature">
                  <arch_variants>
                    <arch_variant feature="FEAT_PRFMSLC"/>
                  </arch_variants>
                </entry>
              </row>
              <row>
                <entry class="bitfield">10000</entry>
                <entry class="symbol">PSTL1KEEP</entry>
                <entry class="feature"/>
              </row>
              <row>
                <entry class="bitfield">10001</entry>
                <entry class="symbol">PSTL1STRM</entry>
                <entry class="feature"/>
              </row>
              <row>
                <entry class="bitfield">10010</entry>
                <entry class="symbol">PSTL2KEEP</entry>
                <entry class="feature"/>
              </row>
              <row>
                <entry class="bitfield">10011</entry>
                <entry class="symbol">PSTL2STRM</entry>
                <entry class="feature"/>
              </row>
              <row>
                <entry class="bitfield">10100</entry>
                <entry class="symbol">PSTL3KEEP</entry>
                <entry class="feature"/>
              </row>
              <row>
                <entry class="bitfield">10101</entry>
                <entry class="symbol">PSTL3STRM</entry>
                <entry class="feature"/>
              </row>
              <row>
                <entry class="bitfield">10110</entry>
                <entry class="symbol">PSTSLCKEEP</entry>
                <entry class="feature">
                  <arch_variants>
                    <arch_variant feature="FEAT_PRFMSLC"/>
                  </arch_variants>
                </entry>
              </row>
              <row>
                <entry class="bitfield">10111</entry>
                <entry class="symbol">PSTSLCSTRM</entry>
                <entry class="feature">
                  <arch_variants>
                    <arch_variant feature="FEAT_PRFMSLC"/>
                  </arch_variants>
                </entry>
              </row>
            </tbody>
          </tgroup>
        </table>
      </definition>
    </explanation>
    <explanation enclist="PRFM_P_loadlit" symboldefcount="1">
      <symbol link="Rt_imm5">&lt;imm5&gt;</symbol>
      <account encodedin="Rt">
        <intro>
          <para>Is the prefetch operation encoding as an immediate, in the range 0 to 31, encoded in the "Rt" field.</para>
          <para>This syntax is only for encodings that are not accessible using <syntax>&lt;prfop&gt;</syntax>.</para>
        </intro>
      </account>
    </explanation>
    <explanation enclist="PRFM_P_loadlit" symboldefcount="1">
      <symbol link="imm19_offset__2">&lt;label&gt;</symbol>
      <account encodedin="imm19">
        <intro>
          <para>Is the program label from which the data is to be loaded. Its offset from the address of this instruction, in the range +/-1MB, is encoded as "imm19" times 4.</para>
        </intro>
      </account>
    </explanation>
  </explanations>
  <ps_section howmany="1">
    <ps name="A64.ldst.loadlit.PRFM_P_loadlit" sections="1" secttype="Operation">
      <pstext mayhavelinks="1" section="Execute" rep_section="execute">constant bits(64) address = PC64 + offset;

<a link="impl-aarch64.Prefetch.2" file="shared_pseudocode.xml" hover="function: Prefetch(bits(64) address, bits(5) prfop)">Prefetch</a>(address, t&lt;4:0&gt;);</pstext></ps>
  </ps_section>
</instructionsection>
