Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date             : Wed Oct 16 15:50:51 2019
| Host             : omareldash-localdomain running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command          : report_power -file zynq_wrapper_power_routed.rpt -pb zynq_wrapper_power_summary_routed.pb -rpx zynq_wrapper_power_routed.rpx
| Design           : zynq_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 1.857  |
| Dynamic (W)              | 1.701  |
| Device Static (W)        | 0.155  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 63.6   |
| Junction Temperature (C) | 46.4   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.035 |        3 |       --- |             --- |
| Slice Logic              |     0.021 |    13745 |       --- |             --- |
|   LUT as Logic           |     0.017 |     5483 |     53200 |           10.31 |
|   CARRY4                 |     0.002 |      429 |     13300 |            3.23 |
|   Register               |     0.002 |     7004 |    106400 |            6.58 |
|   LUT as Distributed RAM |    <0.001 |      120 |     17400 |            0.69 |
|   LUT as Shift Register  |    <0.001 |       65 |     17400 |            0.37 |
|   F7/F8 Muxes            |    <0.001 |        6 |     53200 |            0.01 |
|   Others                 |     0.000 |      414 |       --- |             --- |
| Signals                  |     0.031 |    11308 |       --- |             --- |
| Block RAM                |     0.042 |     18.5 |       140 |           13.21 |
| DSPs                     |    <0.001 |        8 |       220 |            3.64 |
| PS7                      |     1.572 |        1 |       --- |             --- |
| Static Power             |     0.155 |          |           |                 |
| Total                    |     1.857 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.144 |       0.127 |      0.017 |
| Vccaux    |       1.800 |     0.021 |       0.000 |      0.021 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.002 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.757 |       0.725 |      0.032 |
| Vccpaux   |       1.800 |     0.084 |       0.074 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.002 |       0.001 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+---------------------------------------------------------+-----------------+
| Clock      | Domain                                                  | Constraint (ns) |
+------------+---------------------------------------------------------+-----------------+
| clk_fpga_0 | zynq_i/processing_system7_1/inst/FCLK_CLK_unbuffered[0] |             6.7 |
+------------+---------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------+-----------+
| Name                                             | Power (W) |
+--------------------------------------------------+-----------+
| zynq_wrapper                                     |     1.701 |
|   accelerator                                    |     0.117 |
|     PU_GEN[0].u_PU                               |     0.033 |
|       PE_GENBLK[0].u_PE                          |     0.002 |
|         MACC_pe                                  |    <0.001 |
|         ReLU                                     |    <0.001 |
|         fifo_out_delay                           |    <0.001 |
|         macc_en_delay                            |    <0.001 |
|         pe_buffer                                |     0.001 |
|         src_2_delay                              |    <0.001 |
|       PE_GENBLK[1].u_PE                          |     0.002 |
|         MACC_pe                                  |    <0.001 |
|         ReLU                                     |    <0.001 |
|         fifo_out_delay                           |    <0.001 |
|         macc_en_delay                            |    <0.001 |
|         pe_buffer                                |     0.001 |
|         src_2_delay                              |    <0.001 |
|       PE_GENBLK[2].u_PE                          |     0.002 |
|         MACC_pe                                  |    <0.001 |
|         ReLU                                     |    <0.001 |
|         fifo_out_delay                           |    <0.001 |
|         macc_en_delay                            |    <0.001 |
|         pe_buffer                                |     0.001 |
|         src_2_delay                              |    <0.001 |
|       PE_GENBLK[3].u_PE                          |     0.002 |
|         MACC_pe                                  |    <0.001 |
|         ReLU                                     |    <0.001 |
|         fifo_out_delay                           |    <0.001 |
|         macc_en_delay                            |    <0.001 |
|         pe_buffer                                |     0.001 |
|         src_2_delay                              |    <0.001 |
|       PE_GENBLK[4].u_PE                          |     0.002 |
|         MACC_pe                                  |    <0.001 |
|         ReLU                                     |    <0.001 |
|         fifo_out_delay                           |    <0.001 |
|         macc_en_delay                            |    <0.001 |
|         pe_buffer                                |     0.001 |
|         src_2_delay                              |    <0.001 |
|       PE_GENBLK[5].u_PE                          |     0.002 |
|         MACC_pe                                  |    <0.001 |
|         ReLU                                     |    <0.001 |
|         fifo_out_delay                           |    <0.001 |
|         macc_en_delay                            |    <0.001 |
|         pe_buffer                                |     0.001 |
|         src_2_delay                              |    <0.001 |
|       PE_GENBLK[6].u_PE                          |     0.002 |
|         MACC_pe                                  |    <0.001 |
|         ReLU                                     |    <0.001 |
|         fifo_out_delay                           |    <0.001 |
|         macc_en_delay                            |    <0.001 |
|         pe_buffer                                |     0.001 |
|         src_2_delay                              |    <0.001 |
|       PE_GENBLK[7].u_PE                          |     0.002 |
|         MACC_pe                                  |    <0.001 |
|         ReLU                                     |    <0.001 |
|         fifo_out_delay                           |    <0.001 |
|         macc_en_delay                            |    <0.001 |
|         pe_buffer                                |     0.001 |
|         src_2_delay                              |    <0.001 |
|       neuron_delay                               |    <0.001 |
|       out_sel_delay                              |    <0.001 |
|       packer                                     |     0.002 |
|       pe_neuron_bias_delay                       |    <0.001 |
|       pe_neuron_sel_delay                        |    <0.001 |
|       pool_DUT                                   |     0.003 |
|         kw2_delay1                               |    <0.001 |
|         kw2_delay2                               |    <0.001 |
|         pool_fifo                                |    <0.001 |
|         row_fifo                                 |    <0.001 |
|         row_fifo_out_delay                       |    <0.001 |
|         sipo_output                              |    <0.001 |
|           push_delay                             |    <0.001 |
|       pool_cfg_delay                             |    <0.001 |
|       pool_ctrl_delay                            |    <0.001 |
|       pu_ctrl_delay                              |     0.001 |
|       pu_vg_data_delay                           |    <0.001 |
|       src_1_sel_delay                            |    <0.001 |
|       src_2_sel_delay                            |    <0.001 |
|       u_serdes                                   |     0.005 |
|         cfg_fifo                                 |    <0.001 |
|           mem_reg_0_31_0_3                       |    <0.001 |
|         data_fifo                                |     0.001 |
|         serializer_counter                       |    <0.001 |
|         sipo_output                              |     0.002 |
|           push_delay                             |     0.001 |
|       u_wb                                       |     0.003 |
|       vg_mask_delay                              |    <0.001 |
|       wb_read_addr_delay                         |    <0.001 |
|       wb_read_req_delay                          |    <0.001 |
|     mem_ctrl_top                                 |     0.059 |
|       OUTPUT_BUFFER_GEN[0].d_unpacker            |     0.002 |
|       OUTPUT_BUFFER_GEN[0].outbuf_iwidth         |     0.009 |
|       OUTPUT_BUFFER_GEN[0].outbuf_owidth         |     0.004 |
|         fifo_buffer                              |     0.004 |
|       STREAM_PU_GEN[0].packer                    |    <0.001 |
|       STREAM_PU_GEN[0].stream_pu                 |    <0.001 |
|       axi_rd_buffer                              |     0.003 |
|       buffer_read                                |     0.006 |
|       packer                                     |    <0.001 |
|       stream_fifo                                |     0.010 |
|       u_axim                                     |     0.009 |
|         AXI_GEN[0].u_axim                        |     0.009 |
|           WBURST_COUNTER_GEN[0].wburst_C         |    <0.001 |
|           awchannel_req_buf                      |    <0.001 |
|             mem_reg_0_15_0_4                     |    <0.001 |
|           pu_obuf_rd_counter                     |    <0.001 |
|           rd_req_buf                             |     0.001 |
|             mem_reg_0_3_0_5                      |    <0.001 |
|             mem_reg_0_3_12_17                    |    <0.001 |
|             mem_reg_0_3_18_23                    |    <0.001 |
|             mem_reg_0_3_24_29                    |    <0.001 |
|             mem_reg_0_3_30_35                    |    <0.001 |
|             mem_reg_0_3_36_41                    |    <0.001 |
|             mem_reg_0_3_42_47                    |    <0.001 |
|             mem_reg_0_3_48_51                    |    <0.001 |
|             mem_reg_0_3_6_11                     |    <0.001 |
|           wchannel_req_buf                       |    <0.001 |
|             fifo_buffer                          |    <0.001 |
|               mem_reg_0_15_0_4                   |    <0.001 |
|           write_buf                              |     0.004 |
|             fifo_buffer                          |     0.004 |
|       u_buffer_counter                           |     0.001 |
|         read_info_fifo                           |    <0.001 |
|           mem_reg_0_63_0_2                       |    <0.001 |
|           mem_reg_0_63_12_14                     |    <0.001 |
|           mem_reg_0_63_15_17                     |    <0.001 |
|           mem_reg_0_63_18_20                     |    <0.001 |
|           mem_reg_0_63_3_5                       |    <0.001 |
|           mem_reg_0_63_6_8                       |    <0.001 |
|           mem_reg_0_63_9_11                      |    <0.001 |
|           mem_reg_64_127_0_2                     |    <0.001 |
|           mem_reg_64_127_12_14                   |    <0.001 |
|           mem_reg_64_127_15_17                   |    <0.001 |
|           mem_reg_64_127_18_20                   |    <0.001 |
|           mem_reg_64_127_3_5                     |    <0.001 |
|           mem_reg_64_127_6_8                     |    <0.001 |
|           mem_reg_64_127_9_11                    |    <0.001 |
|         rvalid_counter                           |    <0.001 |
|       u_mem_ctrl                                 |     0.009 |
|         buffer_read_counter                      |    <0.001 |
|         read_idx_counter                         |    <0.001 |
|         stream_read_loop_0                       |     0.001 |
|         stream_read_loop_1                       |     0.002 |
|         stream_read_loop_2                       |    <0.001 |
|         stream_write_counter                     |    <0.001 |
|         write_idx_counter                        |    <0.001 |
|       u_read_info                                |     0.002 |
|         read_info_fifo                           |    <0.001 |
|           mem_reg_0_31_0_5                       |    <0.001 |
|           mem_reg_0_31_12_17                     |    <0.001 |
|           mem_reg_0_31_18_22                     |    <0.001 |
|           mem_reg_0_31_6_11                      |    <0.001 |
|         rvalid_counter                           |     0.001 |
|     u_controller                                 |     0.011 |
|       FC_neuron_idx_counter                      |    <0.001 |
|       conv_stride_counter                        |    <0.001 |
|       ic_counter                                 |     0.002 |
|       ic_inc_delay                               |    <0.001 |
|       ih_counter                                 |    <0.001 |
|       ih_inc_delay                               |    <0.001 |
|       iw_counter                                 |    <0.001 |
|       iw_inc_delay                               |    <0.001 |
|       kw_counter                                 |    <0.001 |
|       l_counter                                  |    <0.001 |
|       l_inc_delay                                |    <0.001 |
|       nextfm_delay                               |    <0.001 |
|       oc_counter                                 |     0.001 |
|       out_sel_delay                              |    <0.001 |
|       p_counter                                  |    <0.001 |
|       pe_fifo_pop_delay                          |    <0.001 |
|       pe_fifo_push_delay                         |    <0.001 |
|       pe_neuron_bias_delay                       |    <0.001 |
|       pe_neuron_sel_delay                        |    <0.001 |
|       pe_sel_counter                             |    <0.001 |
|       pe_write_mask_delay                        |    <0.001 |
|       pe_write_valid_delay                       |    <0.001 |
|       pool_ih_counter                            |    <0.001 |
|       pool_in_shift_delay                        |    <0.001 |
|       pool_iw_counter                            |    <0.001 |
|       pool_pad_delay                             |    <0.001 |
|       pool_pad_row_delay                         |    <0.001 |
|       pool_valid_delay                           |    <0.001 |
|       pu_serdes_count_delay                      |    <0.001 |
|       row_fifo_pop_delay                         |    <0.001 |
|       scratch_sw_rd_delay                        |    <0.001 |
|       scratch_sw_wr_delay                        |    <0.001 |
|       src_1_sel_delay                            |    <0.001 |
|       stride_counter                             |    <0.001 |
|       wr_addr_clear_delay                        |    <0.001 |
|     vecgen                                       |     0.014 |
|   axi_slave_i                                    |     0.002 |
|   zynq_i                                         |     1.581 |
|     processing_system7_1                         |     1.573 |
|       inst                                       |     1.573 |
|     processing_system7_1_axi_periph              |     0.008 |
|       s00_couplers                               |     0.008 |
|         auto_pc                                  |     0.008 |
|           inst                                   |     0.008 |
|             gen_axilite.gen_b2s_conv.axilite_b2s |     0.008 |
|               RD.ar_channel_0                    |     0.002 |
|                 ar_cmd_fsm_0                     |    <0.001 |
|                 cmd_translator_0                 |    <0.001 |
|                   incr_cmd_0                     |    <0.001 |
|                   wrap_cmd_0                     |    <0.001 |
|               RD.r_channel_0                     |     0.001 |
|                 rd_data_fifo_0                   |    <0.001 |
|                 transaction_fifo_0               |    <0.001 |
|               SI_REG                             |     0.003 |
|                 ar_pipe                          |    <0.001 |
|                 aw_pipe                          |    <0.001 |
|                 b_pipe                           |    <0.001 |
|                 r_pipe                           |    <0.001 |
|               WR.aw_channel_0                    |     0.001 |
|                 aw_cmd_fsm_0                     |    <0.001 |
|                 cmd_translator_0                 |    <0.001 |
|                   incr_cmd_0                     |    <0.001 |
|                   wrap_cmd_0                     |    <0.001 |
|               WR.b_channel_0                     |    <0.001 |
|                 bid_fifo_0                       |    <0.001 |
|                 bresp_fifo_0                     |    <0.001 |
|     rst_processing_system7_1_50M                 |    <0.001 |
|       U0                                         |    <0.001 |
|         EXT_LPF                                  |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT              |    <0.001 |
|         SEQ                                      |    <0.001 |
|           SEQ_COUNTER                            |    <0.001 |
+--------------------------------------------------+-----------+


