// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _conv_HH_
#define _conv_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "conv_fadd_32ns_32bkb.h"
#include "conv_fmul_32ns_32cud.h"
#include "conv_fcmp_32ns_32dEe.h"
#include "conv_conv_weights.h"
#include "conv_conv_bias.h"

namespace ap_rtl {

struct conv : public sc_module {
    // Port declarations 13
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > input_r_address0;
    sc_out< sc_logic > input_r_ce0;
    sc_in< sc_lv<32> > input_r_q0;
    sc_out< sc_lv<11> > conv_out_address0;
    sc_out< sc_logic > conv_out_ce0;
    sc_out< sc_logic > conv_out_we0;
    sc_out< sc_lv<32> > conv_out_d0;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<5> > ap_var_for_const2;


    // Module declarations
    conv(sc_module_name name);
    SC_HAS_PROCESS(conv);

    ~conv();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    conv_conv_weights* conv_weights_U;
    conv_conv_bias* conv_bias_U;
    conv_fadd_32ns_32bkb<1,4,32,32,32>* conv_fadd_32ns_32bkb_U1;
    conv_fmul_32ns_32cud<1,2,32,32,32>* conv_fmul_32ns_32cud_U2;
    conv_fcmp_32ns_32dEe<1,2,32,32,1>* conv_fcmp_32ns_32dEe_U3;
    sc_signal< sc_lv<16> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<10> > conv_weights_address0;
    sc_signal< sc_logic > conv_weights_ce0;
    sc_signal< sc_lv<32> > conv_weights_q0;
    sc_signal< sc_lv<4> > conv_bias_address0;
    sc_signal< sc_logic > conv_bias_ce0;
    sc_signal< sc_lv<32> > conv_bias_q0;
    sc_signal< sc_lv<3> > ch_0_reg_254;
    sc_signal< sc_lv<32> > w_sum_2_reg_266;
    sc_signal< sc_lv<7> > add_ln8_fu_297_p2;
    sc_signal< sc_lv<7> > add_ln8_reg_635;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<4> > r_fu_309_p2;
    sc_signal< sc_lv<4> > r_reg_643;
    sc_signal< sc_lv<4> > c_fu_321_p2;
    sc_signal< sc_lv<4> > c_reg_651;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<12> > zext_ln14_fu_345_p1;
    sc_signal< sc_lv<12> > zext_ln14_reg_656;
    sc_signal< sc_lv<1> > icmp_ln11_fu_315_p2;
    sc_signal< sc_lv<5> > f_fu_355_p2;
    sc_signal< sc_lv<5> > f_reg_664;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<64> > zext_ln26_fu_361_p1;
    sc_signal< sc_lv<64> > zext_ln26_reg_669;
    sc_signal< sc_lv<1> > icmp_ln14_fu_349_p2;
    sc_signal< sc_lv<11> > zext_ln35_1_fu_365_p1;
    sc_signal< sc_lv<11> > zext_ln35_1_reg_674;
    sc_signal< sc_lv<11> > conv_out_addr_reg_679;
    sc_signal< sc_lv<2> > wr_fu_393_p2;
    sc_signal< sc_lv<2> > wr_reg_687;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<6> > sext_ln26_fu_421_p1;
    sc_signal< sc_lv<6> > sext_ln26_reg_692;
    sc_signal< sc_lv<1> > icmp_ln18_fu_387_p2;
    sc_signal< sc_lv<8> > mul_ln26_fu_435_p2;
    sc_signal< sc_lv<8> > mul_ln26_reg_697;
    sc_signal< sc_lv<1> > icmp_ln21_fu_445_p2;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<2> > wc_fu_451_p2;
    sc_signal< sc_lv<2> > wc_reg_711;
    sc_signal< sc_lv<7> > sub_ln26_1_fu_486_p2;
    sc_signal< sc_lv<7> > sub_ln26_1_reg_716;
    sc_signal< sc_lv<11> > sub_ln26_2_fu_527_p2;
    sc_signal< sc_lv<11> > sub_ln26_2_reg_721;
    sc_signal< sc_lv<1> > icmp_ln24_fu_533_p2;
    sc_signal< sc_lv<1> > icmp_ln24_reg_726;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln24_reg_726_pp0_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state12_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<32> > grp_fu_285_p2;
    sc_signal< sc_lv<32> > tmp_1_reg_750;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state9_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state13_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<3> > ch_fu_580_p2;
    sc_signal< sc_lv<3> > ch_reg_755;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage3_iter0;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<32> > grp_fu_278_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<32> > w_sum_reg_770;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state10;
    sc_signal< sc_lv<4> > r_0_reg_161;
    sc_signal< sc_lv<7> > phi_mul_reg_173;
    sc_signal< sc_lv<4> > c_0_reg_185;
    sc_signal< sc_lv<1> > icmp_ln8_fu_303_p2;
    sc_signal< sc_lv<5> > f_0_reg_197;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<2> > wr_0_reg_208;
    sc_signal< sc_lv<32> > w_sum_0_reg_219;
    sc_signal< sc_lv<32> > w_sum_1_reg_231;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<2> > wc_0_reg_243;
    sc_signal< sc_lv<3> > ap_phi_mux_ch_0_phi_fu_258_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<64> > zext_ln35_3_fu_378_p1;
    sc_signal< sc_lv<64> > zext_ln26_9_fu_565_p1;
    sc_signal< sc_lv<64> > zext_ln26_10_fu_575_p1;
    sc_signal< sc_lv<32> > grp_fu_278_p0;
    sc_signal< sc_lv<32> > grp_fu_278_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<7> > zext_ln35_fu_327_p1;
    sc_signal< sc_lv<7> > add_ln35_fu_331_p2;
    sc_signal< sc_lv<11> > tmp_9_fu_337_p3;
    sc_signal< sc_lv<12> > zext_ln35_2_fu_369_p1;
    sc_signal< sc_lv<12> > add_ln35_1_fu_373_p2;
    sc_signal< sc_lv<4> > tmp_s_fu_403_p3;
    sc_signal< sc_lv<5> > zext_ln26_2_fu_411_p1;
    sc_signal< sc_lv<5> > zext_ln26_1_fu_399_p1;
    sc_signal< sc_lv<5> > sub_ln26_fu_415_p2;
    sc_signal< sc_lv<4> > zext_ln18_fu_383_p1;
    sc_signal< sc_lv<4> > add_ln26_fu_425_p2;
    sc_signal< sc_lv<4> > mul_ln26_fu_435_p0;
    sc_signal< sc_lv<6> > zext_ln26_4_fu_457_p1;
    sc_signal< sc_lv<6> > add_ln26_2_fu_461_p2;
    sc_signal< sc_lv<4> > trunc_ln26_fu_466_p1;
    sc_signal< sc_lv<7> > p_shl_fu_470_p3;
    sc_signal< sc_lv<7> > tmp_10_fu_478_p3;
    sc_signal< sc_lv<4> > zext_ln21_fu_441_p1;
    sc_signal< sc_lv<4> > add_ln26_1_fu_492_p2;
    sc_signal< sc_lv<8> > zext_ln26_6_fu_498_p1;
    sc_signal< sc_lv<8> > add_ln26_3_fu_502_p2;
    sc_signal< sc_lv<9> > tmp_11_fu_515_p3;
    sc_signal< sc_lv<11> > p_shl1_cast_fu_507_p3;
    sc_signal< sc_lv<11> > zext_ln26_7_fu_523_p1;
    sc_signal< sc_lv<7> > zext_ln26_5_fu_539_p1;
    sc_signal< sc_lv<7> > add_ln26_4_fu_547_p2;
    sc_signal< sc_lv<11> > tmp_17_cast_fu_552_p3;
    sc_signal< sc_lv<11> > add_ln26_5_fu_560_p2;
    sc_signal< sc_lv<11> > zext_ln26_8_fu_543_p1;
    sc_signal< sc_lv<11> > add_ln26_6_fu_570_p2;
    sc_signal< sc_lv<32> > bitcast_ln34_fu_586_p1;
    sc_signal< sc_lv<8> > tmp_fu_589_p4;
    sc_signal< sc_lv<23> > trunc_ln34_fu_599_p1;
    sc_signal< sc_lv<1> > icmp_ln34_1_fu_609_p2;
    sc_signal< sc_lv<1> > icmp_ln34_fu_603_p2;
    sc_signal< sc_lv<1> > or_ln34_fu_615_p2;
    sc_signal< sc_lv<1> > grp_fu_291_p2;
    sc_signal< sc_lv<1> > and_ln34_fu_621_p2;
    sc_signal< sc_lv<16> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<8> > mul_ln26_fu_435_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<16> ap_ST_fsm_state1;
    static const sc_lv<16> ap_ST_fsm_state2;
    static const sc_lv<16> ap_ST_fsm_state3;
    static const sc_lv<16> ap_ST_fsm_state4;
    static const sc_lv<16> ap_ST_fsm_state5;
    static const sc_lv<16> ap_ST_fsm_state6;
    static const sc_lv<16> ap_ST_fsm_pp0_stage0;
    static const sc_lv<16> ap_ST_fsm_pp0_stage1;
    static const sc_lv<16> ap_ST_fsm_pp0_stage2;
    static const sc_lv<16> ap_ST_fsm_pp0_stage3;
    static const sc_lv<16> ap_ST_fsm_state14;
    static const sc_lv<16> ap_ST_fsm_state15;
    static const sc_lv<16> ap_ST_fsm_state16;
    static const sc_lv<16> ap_ST_fsm_state17;
    static const sc_lv<16> ap_ST_fsm_state18;
    static const sc_lv<16> ap_ST_fsm_state19;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<7> ap_const_lv7_B;
    static const sc_lv<4> ap_const_lv4_B;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<8> ap_const_lv8_D;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<5> ap_const_lv5_2;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_add_ln26_1_fu_492_p2();
    void thread_add_ln26_2_fu_461_p2();
    void thread_add_ln26_3_fu_502_p2();
    void thread_add_ln26_4_fu_547_p2();
    void thread_add_ln26_5_fu_560_p2();
    void thread_add_ln26_6_fu_570_p2();
    void thread_add_ln26_fu_425_p2();
    void thread_add_ln35_1_fu_373_p2();
    void thread_add_ln35_fu_331_p2();
    void thread_add_ln8_fu_297_p2();
    void thread_and_ln34_fu_621_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_state10_pp0_stage3_iter0();
    void thread_ap_block_state11_pp0_stage0_iter1();
    void thread_ap_block_state12_pp0_stage1_iter1();
    void thread_ap_block_state13_pp0_stage2_iter1();
    void thread_ap_block_state7_pp0_stage0_iter0();
    void thread_ap_block_state8_pp0_stage1_iter0();
    void thread_ap_block_state9_pp0_stage2_iter0();
    void thread_ap_condition_pp0_exit_iter0_state10();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_ch_0_phi_fu_258_p4();
    void thread_ap_ready();
    void thread_bitcast_ln34_fu_586_p1();
    void thread_c_fu_321_p2();
    void thread_ch_fu_580_p2();
    void thread_conv_bias_address0();
    void thread_conv_bias_ce0();
    void thread_conv_out_address0();
    void thread_conv_out_ce0();
    void thread_conv_out_d0();
    void thread_conv_out_we0();
    void thread_conv_weights_address0();
    void thread_conv_weights_ce0();
    void thread_f_fu_355_p2();
    void thread_grp_fu_278_p0();
    void thread_grp_fu_278_p1();
    void thread_icmp_ln11_fu_315_p2();
    void thread_icmp_ln14_fu_349_p2();
    void thread_icmp_ln18_fu_387_p2();
    void thread_icmp_ln21_fu_445_p2();
    void thread_icmp_ln24_fu_533_p2();
    void thread_icmp_ln34_1_fu_609_p2();
    void thread_icmp_ln34_fu_603_p2();
    void thread_icmp_ln8_fu_303_p2();
    void thread_input_r_address0();
    void thread_input_r_ce0();
    void thread_mul_ln26_fu_435_p0();
    void thread_mul_ln26_fu_435_p00();
    void thread_mul_ln26_fu_435_p2();
    void thread_or_ln34_fu_615_p2();
    void thread_p_shl1_cast_fu_507_p3();
    void thread_p_shl_fu_470_p3();
    void thread_r_fu_309_p2();
    void thread_sext_ln26_fu_421_p1();
    void thread_sub_ln26_1_fu_486_p2();
    void thread_sub_ln26_2_fu_527_p2();
    void thread_sub_ln26_fu_415_p2();
    void thread_tmp_10_fu_478_p3();
    void thread_tmp_11_fu_515_p3();
    void thread_tmp_17_cast_fu_552_p3();
    void thread_tmp_9_fu_337_p3();
    void thread_tmp_fu_589_p4();
    void thread_tmp_s_fu_403_p3();
    void thread_trunc_ln26_fu_466_p1();
    void thread_trunc_ln34_fu_599_p1();
    void thread_wc_fu_451_p2();
    void thread_wr_fu_393_p2();
    void thread_zext_ln14_fu_345_p1();
    void thread_zext_ln18_fu_383_p1();
    void thread_zext_ln21_fu_441_p1();
    void thread_zext_ln26_10_fu_575_p1();
    void thread_zext_ln26_1_fu_399_p1();
    void thread_zext_ln26_2_fu_411_p1();
    void thread_zext_ln26_4_fu_457_p1();
    void thread_zext_ln26_5_fu_539_p1();
    void thread_zext_ln26_6_fu_498_p1();
    void thread_zext_ln26_7_fu_523_p1();
    void thread_zext_ln26_8_fu_543_p1();
    void thread_zext_ln26_9_fu_565_p1();
    void thread_zext_ln26_fu_361_p1();
    void thread_zext_ln35_1_fu_365_p1();
    void thread_zext_ln35_2_fu_369_p1();
    void thread_zext_ln35_3_fu_378_p1();
    void thread_zext_ln35_fu_327_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
