# Verilog-Basics
Basic codes for verilog. Including a test bench.


1. Source file has the sources for the modules.
2. Testbench file has the testbench files.
