.include "macros.inc"


.section .text0, "ax"  # 0x00000000 - 0x005B9458

.global ".GetBSFCpuSpeed__FUl"
".GetBSFCpuSpeed__FUl":
/* 00530E50 00539CE0  93 E1 FF FC */	stw r31, -4(r1)
/* 00530E54 00539CE4  3B E4 00 00 */	addi r31, r4, 0
/* 00530E58 00539CE8  7C 08 02 A6 */	mflr r0
/* 00530E5C 00539CEC  38 80 00 00 */	li r4, 0
/* 00530E60 00539CF0  93 C1 FF F8 */	stw r30, -8(r1)
/* 00530E64 00539CF4  3B C3 00 00 */	addi r30, r3, 0
/* 00530E68 00539CF8  93 A1 FF F4 */	stw r29, -0xc(r1)
/* 00530E6C 00539CFC  3B A0 FF FF */	li r29, -1
/* 00530E70 00539D00  38 A0 00 10 */	li r5, 0x10
/* 00530E74 00539D04  93 81 FF F0 */	stw r28, -0x10(r1)
/* 00530E78 00539D08  90 01 00 08 */	stw r0, 8(r1)
/* 00530E7C 00539D0C  94 21 FF 80 */	stwu r1, -0x80(r1)
/* 00530E80 00539D10  38 61 00 58 */	addi r3, r1, 0x58
/* 00530E84 00539D14  48 05 D0 5D */	bl func_0058DEE0
/* 00530E88 00539D18  38 61 00 50 */	addi r3, r1, 0x50
/* 00530E8C 00539D1C  4B AF 91 15 */	bl ".QueryPerformanceFrequency"
/* 00530E90 00539D20  2C 03 00 00 */	cmpwi r3, 0
/* 00530E94 00539D24  41 82 00 AC */	beq lbl_00530F40
/* 00530E98 00539D28  3B 80 00 00 */	li r28, 0
/* 00530E9C 00539D2C  60 00 00 00 */	nop 
lbl_00530EA0:
/* 00530EA0 00539D30  38 61 00 40 */	addi r3, r1, 0x40
/* 00530EA4 00539D34  4B AF 91 6D */	bl ".QueryPerformanceCounter"
/* 00530EA8 00539D38  38 61 00 48 */	addi r3, r1, 0x48
/* 00530EAC 00539D3C  4B AF 91 65 */	bl ".QueryPerformanceCounter"
/* 00530EB0 00539D40  80 61 00 44 */	lwz r3, 0x44(r1)
/* 00530EB4 00539D44  80 01 00 4C */	lwz r0, 0x4c(r1)
/* 00530EB8 00539D48  7C 03 00 50 */	subf r0, r3, r0
/* 00530EBC 00539D4C  7C 00 E8 40 */	cmplw r0, r29
/* 00530EC0 00539D50  40 80 00 08 */	bge lbl_00530EC8
/* 00530EC4 00539D54  7C 1D 03 78 */	mr r29, r0
lbl_00530EC8:
/* 00530EC8 00539D58  3B 9C 00 01 */	addi r28, r28, 1
/* 00530ECC 00539D5C  2C 1C 00 0A */	cmpwi r28, 0xa
/* 00530ED0 00539D60  41 80 FF D0 */	blt lbl_00530EA0
/* 00530ED4 00539D64  80 81 00 54 */	lwz r4, 0x54(r1)
/* 00530ED8 00539D68  3C 60 CC CD */	lis r3, 0xCCCCCCCD@ha
/* 00530EDC 00539D6C  38 03 CC CD */	addi r0, r3, 0xCCCCCCCD@l
/* 00530EE0 00539D70  3C 60 00 02 */	lis r3, lbl_000186A0@ha
/* 00530EE4 00539D74  38 63 86 A0 */	addi r3, r3, lbl_000186A0@l
/* 00530EE8 00539D78  7C 00 20 16 */	mulhwu r0, r0, r4
/* 00530EEC 00539D7C  7C BD 19 D6 */	mullw r5, r29, r3
/* 00530EF0 00539D80  54 00 E8 FE */	srwi r0, r0, 3
/* 00530EF4 00539D84  7C A5 03 96 */	divwu r5, r5, r0
/* 00530EF8 00539D88  7C 05 23 96 */	divwu r0, r5, r4
/* 00530EFC 00539D8C  7C 00 21 D6 */	mullw r0, r0, r4
/* 00530F00 00539D90  7C 60 28 50 */	subf r3, r0, r5
/* 00530F04 00539D94  54 80 F8 7E */	srwi r0, r4, 1
/* 00530F08 00539D98  7C 03 00 40 */	cmplw r3, r0
/* 00530F0C 00539D9C  40 81 00 08 */	ble lbl_00530F14
/* 00530F10 00539DA0  38 A5 00 01 */	addi r5, r5, 1
lbl_00530F14:
/* 00530F14 00539DA4  7C 9F 2B 96 */	divwu r4, r31, r5
/* 00530F18 00539DA8  7C 04 29 D6 */	mullw r0, r4, r5
/* 00530F1C 00539DAC  90 81 00 60 */	stw r4, 0x60(r1)
/* 00530F20 00539DB0  7C 60 F8 50 */	subf r3, r0, r31
/* 00530F24 00539DB4  54 A0 F8 7E */	srwi r0, r5, 1
/* 00530F28 00539DB8  7C 03 00 40 */	cmplw r3, r0
/* 00530F2C 00539DBC  40 81 00 08 */	ble lbl_00530F34
/* 00530F30 00539DC0  38 84 00 01 */	addi r4, r4, 1
lbl_00530F34:
/* 00530F34 00539DC4  93 E1 00 58 */	stw r31, 0x58(r1)
/* 00530F38 00539DC8  90 A1 00 5C */	stw r5, 0x5c(r1)
/* 00530F3C 00539DCC  90 81 00 64 */	stw r4, 0x64(r1)
lbl_00530F40:
/* 00530F40 00539DD0  C8 21 00 58 */	lfd f1, 0x58(r1)
/* 00530F44 00539DD4  C8 01 00 60 */	lfd f0, 0x60(r1)
/* 00530F48 00539DD8  D8 3E 00 00 */	stfd f1, 0(r30)
/* 00530F4C 00539DDC  D8 1E 00 08 */	stfd f0, 8(r30)
/* 00530F50 00539DE0  80 01 00 88 */	lwz r0, 0x88(r1)
/* 00530F54 00539DE4  38 21 00 80 */	addi r1, r1, 0x80
/* 00530F58 00539DE8  7C 08 03 A6 */	mtlr r0
/* 00530F5C 00539DEC  83 E1 FF FC */	lwz r31, -4(r1)
/* 00530F60 00539DF0  83 C1 FF F8 */	lwz r30, -8(r1)
/* 00530F64 00539DF4  83 A1 FF F4 */	lwz r29, -0xc(r1)
/* 00530F68 00539DF8  83 81 FF F0 */	lwz r28, -0x10(r1)
/* 00530F6C 00539DFC  4E 80 00 20 */	blr 

.global ".GetRDTSCCpuSpeed__Fv"
".GetRDTSCCpuSpeed__Fv":
/* 00530FA0 00539E30  DB E1 FF F8 */	stfd f31, -8(r1)
/* 00530FA4 00539E34  7C 08 02 A6 */	mflr r0
/* 00530FA8 00539E38  DB C1 FF F0 */	stfd f30, -0x10(r1)
/* 00530FAC 00539E3C  BE E1 FF CC */	stmw r23, -0x34(r1)
/* 00530FB0 00539E40  3B 43 00 00 */	addi r26, r3, 0
/* 00530FB4 00539E44  83 E2 BC C8 */	lwz r31, lbl_005BD128-_R2_BASE_(r2)
/* 00530FB8 00539E48  90 01 00 08 */	stw r0, 8(r1)
/* 00530FBC 00539E4C  38 00 00 00 */	li r0, 0
/* 00530FC0 00539E50  94 21 FF 20 */	stwu r1, -0xe0(r1)
/* 00530FC4 00539E54  90 01 00 68 */	stw r0, 0x68(r1)
/* 00530FC8 00539E58  38 61 00 48 */	addi r3, r1, 0x48
/* 00530FCC 00539E5C  90 01 00 6C */	stw r0, 0x6c(r1)
/* 00530FD0 00539E60  90 01 00 70 */	stw r0, 0x70(r1)
/* 00530FD4 00539E64  90 01 00 74 */	stw r0, 0x74(r1)
/* 00530FD8 00539E68  90 01 00 78 */	stw r0, 0x78(r1)
/* 00530FDC 00539E6C  90 01 00 7C */	stw r0, 0x7c(r1)
/* 00530FE0 00539E70  90 01 00 80 */	stw r0, 0x80(r1)
/* 00530FE4 00539E74  90 01 00 84 */	stw r0, 0x84(r1)
/* 00530FE8 00539E78  90 01 00 88 */	stw r0, 0x88(r1)
/* 00530FEC 00539E7C  90 01 00 8C */	stw r0, 0x8c(r1)
/* 00530FF0 00539E80  90 01 00 90 */	stw r0, 0x90(r1)
/* 00530FF4 00539E84  90 01 00 94 */	stw r0, 0x94(r1)
/* 00530FF8 00539E88  4B AF 8F A9 */	bl ".QueryPerformanceFrequency"
/* 00530FFC 00539E8C  2C 03 00 00 */	cmpwi r3, 0
/* 00531000 00539E90  41 82 01 A4 */	beq lbl_005311A4
/* 00531004 00539E94  3B 60 00 00 */	li r27, 0
/* 00531008 00539E98  3B C1 00 68 */	addi r30, r1, 0x68
lbl_0053100C:
/* 0053100C 00539E9C  4B AF 80 05 */	bl ".GetCurrentThread_Win32"
/* 00531010 00539EA0  4B AF 7F A1 */	bl ".GetThreadPriority"
/* 00531014 00539EA4  80 01 00 48 */	lwz r0, 0x48(r1)
/* 00531018 00539EA8  3B 83 00 00 */	addi r28, r3, 0
/* 0053101C 00539EAC  80 81 00 4C */	lwz r4, 0x4c(r1)
/* 00531020 00539EB0  38 A0 00 00 */	li r5, 0
/* 00531024 00539EB4  7C 03 03 78 */	mr r3, r0
/* 00531028 00539EB8  38 C0 00 14 */	li r6, 0x14
/* 0053102C 00539EBC  48 05 7A 45 */	bl func_00588A70
/* 00531030 00539EC0  3A E4 00 00 */	addi r23, r4, 0
/* 00531034 00539EC4  3B 03 00 00 */	addi r24, r3, 0
/* 00531038 00539EC8  4B AF 7F D9 */	bl ".GetCurrentThread_Win32"
/* 0053103C 00539ECC  38 80 00 0F */	li r4, 0xf
/* 00531040 00539ED0  4B AF 7F A1 */	bl ".SetThreadPriority"
/* 00531044 00539ED4  38 60 00 00 */	li r3, 0
/* 00531048 00539ED8  4B AF 7D 79 */	bl ".Sleep"
/* 0053104C 00539EDC  38 61 00 50 */	addi r3, r1, 0x50
/* 00531050 00539EE0  4B AF 8F C1 */	bl ".QueryPerformanceCounter"
/* 00531054 00539EE4  38 61 00 58 */	addi r3, r1, 0x58
/* 00531058 00539EE8  4B AF 8F B9 */	bl ".QueryPerformanceCounter"
/* 0053105C 00539EEC  80 61 00 5C */	lwz r3, 0x5c(r1)
/* 00531060 00539EF0  3B 20 00 00 */	li r25, 0
/* 00531064 00539EF4  80 01 00 58 */	lwz r0, 0x58(r1)
/* 00531068 00539EF8  7E F7 18 14 */	addc r23, r23, r3
/* 0053106C 00539EFC  7F 18 01 14 */	adde r24, r24, r0
lbl_00531070:
/* 00531070 00539F00  38 61 00 60 */	addi r3, r1, 0x60
/* 00531074 00539F04  4B AF 8F 9D */	bl ".QueryPerformanceCounter"
/* 00531078 00539F08  2C 03 00 00 */	cmpwi r3, 0
/* 0053107C 00539F0C  41 82 00 30 */	beq lbl_005310AC
/* 00531080 00539F10  80 61 00 64 */	lwz r3, 0x64(r1)
/* 00531084 00539F14  6F 24 80 00 */	xoris r4, r25, 0x8000
/* 00531088 00539F18  80 01 00 60 */	lwz r0, 0x60(r1)
/* 0053108C 00539F1C  7C 77 18 10 */	subfc r3, r23, r3
/* 00531090 00539F20  7C 18 01 10 */	subfe r0, r24, r0
/* 00531094 00539F24  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 00531098 00539F28  7C 79 18 10 */	subfc r3, r25, r3
/* 0053109C 00539F2C  7C 84 01 10 */	subfe r4, r4, r0
/* 005310A0 00539F30  7C 80 01 10 */	subfe r4, r0, r0
/* 005310A4 00539F34  7C 84 00 D1 */	neg. r4, r4
/* 005310A8 00539F38  40 82 FF C8 */	bne lbl_00531070
lbl_005310AC:
/* 005310AC 00539F3C  4B AF 7F 65 */	bl ".GetCurrentThread_Win32"
/* 005310B0 00539F40  7F 84 E3 78 */	mr r4, r28
/* 005310B4 00539F44  4B AF 7F 2D */	bl ".SetThreadPriority"
/* 005310B8 00539F48  80 A1 00 5C */	lwz r5, 0x5c(r1)
/* 005310BC 00539F4C  80 61 00 64 */	lwz r3, 0x64(r1)
/* 005310C0 00539F50  80 81 00 58 */	lwz r4, 0x58(r1)
/* 005310C4 00539F54  7D 05 18 10 */	subfc r8, r5, r3
/* 005310C8 00539F58  80 01 00 60 */	lwz r0, 0x60(r1)
/* 005310CC 00539F5C  80 61 00 54 */	lwz r3, 0x54(r1)
/* 005310D0 00539F60  7C E4 01 10 */	subfe r7, r4, r0
/* 005310D4 00539F64  80 01 00 50 */	lwz r0, 0x50(r1)
/* 005310D8 00539F68  7C 63 28 10 */	subfc r3, r3, r5
/* 005310DC 00539F6C  7C 00 21 10 */	subfe r0, r0, r4
/* 005310E0 00539F70  54 66 F8 3E */	rotlwi r6, r3, 0x1f
/* 005310E4 00539F74  7C 05 0E 70 */	srawi r5, r0, 1
/* 005310E8 00539F78  50 06 F8 00 */	rlwimi r6, r0, 0x1f, 0, 0
/* 005310EC 00539F7C  6C E0 80 00 */	xoris r0, r7, 0x8000
/* 005310F0 00539F80  6C A4 80 00 */	xoris r4, r5, 0x8000
/* 005310F4 00539F84  7C 66 40 10 */	subfc r3, r6, r8
/* 005310F8 00539F88  7C 84 01 10 */	subfe r4, r4, r0
/* 005310FC 00539F8C  7C 80 01 10 */	subfe r4, r0, r0
/* 00531100 00539F90  7C 84 00 D1 */	neg. r4, r4
/* 00531104 00539F94  41 82 00 10 */	beq lbl_00531114
/* 00531108 00539F98  38 80 00 00 */	li r4, 0
/* 0053110C 00539F9C  38 60 00 00 */	li r3, 0
/* 00531110 00539FA0  48 00 00 14 */	b lbl_00531124
lbl_00531114:
/* 00531114 00539FA4  7C 66 40 10 */	subfc r3, r6, r8
/* 00531118 00539FA8  7C 05 39 10 */	subfe r0, r5, r7
/* 0053111C 00539FAC  38 83 00 00 */	addi r4, r3, 0
/* 00531120 00539FB0  7C 03 03 78 */	mr r3, r0
lbl_00531124:
/* 00531124 00539FB4  38 00 00 00 */	li r0, 0
/* 00531128 00539FB8  93 BE 00 00 */	stw r29, 0(r30)
/* 0053112C 00539FBC  7C 85 02 78 */	xor r5, r4, r0
/* 00531130 00539FC0  7C 60 02 78 */	xor r0, r3, r0
/* 00531134 00539FC4  90 9E 00 04 */	stw r4, 4(r30)
/* 00531138 00539FC8  7C A0 03 79 */	or. r0, r5, r0
/* 0053113C 00539FCC  41 82 00 40 */	beq lbl_0053117C
/* 00531140 00539FD0  48 05 7B 71 */	bl func_00588CB0
/* 00531144 00539FD4  C8 1F 00 00 */	lfd f0, 0(r31)
/* 00531148 00539FD8  80 61 00 48 */	lwz r3, 0x48(r1)
/* 0053114C 00539FDC  FF C0 00 72 */	fmul f30, f0, f1
/* 00531150 00539FE0  80 81 00 4C */	lwz r4, 0x4c(r1)
/* 00531154 00539FE4  48 05 7B 5D */	bl func_00588CB0
/* 00531158 00539FE8  FF E0 08 90 */	fmr f31, f1
/* 0053115C 00539FEC  38 7D 00 00 */	addi r3, r29, 0
/* 00531160 00539FF0  38 9D 00 00 */	addi r4, r29, 0
/* 00531164 00539FF4  48 05 7B 4D */	bl func_00588CB0
/* 00531168 00539FF8  FC 01 07 F2 */	fmul f0, f1, f31
/* 0053116C 00539FFC  FC 20 F0 24 */	fdiv f1, f0, f30
/* 00531170 0053A000  48 05 77 21 */	bl func_00588890
/* 00531174 0053A004  90 7E 00 0C */	stw r3, 0xc(r30)
/* 00531178 0053A008  90 7E 00 08 */	stw r3, 8(r30)
lbl_0053117C:
/* 0053117C 0053A00C  3B 7B 00 01 */	addi r27, r27, 1
/* 00531180 0053A010  3B DE 00 10 */	addi r30, r30, 0x10
/* 00531184 0053A014  2C 1B 00 03 */	cmpwi r27, 3
/* 00531188 0053A018  41 80 FE 84 */	blt lbl_0053100C
/* 0053118C 0053A01C  38 00 00 00 */	li r0, 0
/* 00531190 0053A020  38 61 00 68 */	addi r3, r1, 0x68
/* 00531194 0053A024  98 01 00 40 */	stb r0, 0x40(r1)
/* 00531198 0053A028  38 81 00 98 */	addi r4, r1, 0x98
/* 0053119C 0053A02C  80 A1 00 40 */	lwz r5, 0x40(r1)
/* 005311A0 0053A030  48 00 01 91 */	bl ".sort<P9FREQ_INFO,Q224@unnamed@RZCPUSpeed_cpp@12FreqSortPred>__3stdFP9FREQ_INFOP9FREQ_INFOQ224@unnamed@RZCPUSpeed_cpp@12FreqSortPred_v"
lbl_005311A4:
/* 005311A4 0053A034  C8 21 00 78 */	lfd f1, 0x78(r1)
/* 005311A8 0053A038  C8 01 00 80 */	lfd f0, 0x80(r1)
/* 005311AC 0053A03C  D8 3A 00 00 */	stfd f1, 0(r26)
/* 005311B0 0053A040  D8 1A 00 08 */	stfd f0, 8(r26)
/* 005311B4 0053A044  80 01 00 E8 */	lwz r0, 0xe8(r1)
/* 005311B8 0053A048  38 21 00 E0 */	addi r1, r1, 0xe0
/* 005311BC 0053A04C  7C 08 03 A6 */	mtlr r0
/* 005311C0 0053A050  CB E1 FF F8 */	lfd f31, -8(r1)
/* 005311C4 0053A054  CB C1 FF F0 */	lfd f30, -0x10(r1)
/* 005311C8 0053A058  BA E1 FF CC */	lmw r23, -0x34(r1)
/* 005311CC 0053A05C  4E 80 00 20 */	blr 

.global ".cpuspeed"
".cpuspeed":
/* 00531200 0053A090  BF 21 FF E4 */	stmw r25, -0x1c(r1)
/* 00531204 0053A094  7C 08 02 A6 */	mflr r0
/* 00531208 0053A098  3B 23 00 00 */	addi r25, r3, 0
/* 0053120C 0053A09C  3B 44 00 00 */	addi r26, r4, 0
/* 00531210 0053A0A0  90 01 00 08 */	stw r0, 8(r1)
/* 00531214 0053A0A4  94 21 FF 70 */	stwu r1, -0x90(r1)
/* 00531218 0053A0A8  90 21 00 64 */	stw r1, 0x64(r1)
/* 0053121C 0053A0AC  7C 3F 0B 78 */	mr r31, r1
/* 00531220 0053A0B0  4B FF FB 81 */	bl ".wincpuid"
/* 00531224 0053A0B4  7C 7D 1B 78 */	mr r29, r3
/* 00531228 0053A0B8  4B FF F9 89 */	bl ".wincpufeatures"
/* 0053122C 0053A0BC  57 BB 04 7E */	clrlwi r27, r29, 0x11
/* 00531230 0053A0C0  3B C3 00 00 */	addi r30, r3, 0
/* 00531234 0053A0C4  28 1B 00 0C */	cmplwi r27, 0xc
/* 00531238 0053A0C8  57 BC 8F FE */	rlwinm r28, r29, 0x11, 0x1f, 0x1f
/* 0053123C 0053A0CC  3B A0 00 00 */	li r29, 0
/* 00531240 0053A0D0  41 80 00 08 */	blt lbl_00531248
/* 00531244 0053A0D4  3B 60 00 0B */	li r27, 0xb
lbl_00531248:
/* 00531248 0053A0D8  38 7F 00 40 */	addi r3, r31, 0x40
/* 0053124C 0053A0DC  38 80 00 00 */	li r4, 0
/* 00531250 0053A0E0  38 A0 00 10 */	li r5, 0x10
/* 00531254 0053A0E4  48 05 CC 8D */	bl func_0058DEE0
/* 00531258 0053A0E8  2C 1A 00 00 */	cmpwi r26, 0
/* 0053125C 0053A0EC  41 81 00 18 */	bgt lbl_00531274
/* 00531260 0053A0F0  80 62 BC C4 */	lwz r3, lbl_005BD124-_R2_BASE_(r2)
/* 00531264 0053A0F4  57 60 13 BA */	rlwinm r0, r27, 2, 0xe, 0x1d
/* 00531268 0053A0F8  7C 03 00 2E */	lwzx r0, r3, r0
/* 0053126C 0053A0FC  1C 80 0F A0 */	mulli r4, r0, 0xfa0
/* 00531270 0053A100  48 00 00 18 */	b lbl_00531288
lbl_00531274:
/* 00531274 0053A104  2C 1A 00 96 */	cmpwi r26, 0x96
/* 00531278 0053A108  40 81 00 08 */	ble lbl_00531280
/* 0053127C 0053A10C  3B 40 00 96 */	li r26, 0x96
lbl_00531280:
/* 00531280 0053A110  1C 9A 0F A0 */	mulli r4, r26, 0xfa0
/* 00531284 0053A114  3B A0 00 01 */	li r29, 1
lbl_00531288:
/* 00531288 0053A118  57 C0 06 F7 */	rlwinm. r0, r30, 0, 0x1b, 0x1b
/* 0053128C 0053A11C  41 82 00 18 */	beq lbl_005312A4
/* 00531290 0053A120  57 A0 06 3F */	clrlwi. r0, r29, 0x18
/* 00531294 0053A124  40 82 00 10 */	bne lbl_005312A4
/* 00531298 0053A128  7F 23 CB 78 */	mr r3, r25
/* 0053129C 0053A12C  4B FF FD 05 */	bl ".GetRDTSCCpuSpeed__Fv"
/* 005312A0 0053A130  48 00 00 54 */	b lbl_005312F4
lbl_005312A4:
/* 005312A4 0053A134  57 60 04 3E */	clrlwi r0, r27, 0x10
/* 005312A8 0053A138  28 00 00 03 */	cmplwi r0, 3
/* 005312AC 0053A13C  40 80 00 0C */	bge lbl_005312B8
/* 005312B0 0053A140  57 80 06 3F */	clrlwi. r0, r28, 0x18
/* 005312B4 0053A144  41 82 00 30 */	beq lbl_005312E4
lbl_005312B8:
/* 005312B8 0053A148  7F 23 CB 78 */	mr r3, r25
/* 005312BC 0053A14C  4B FF FB 95 */	bl ".GetBSFCpuSpeed__FUl"
/* 005312C0 0053A150  48 00 00 34 */	b lbl_005312F4
/* 005312C4 0053A154  4B AF 7D 4D */	bl ".GetCurrentThread_Win32"
/* 005312C8 0053A158  38 80 00 00 */	li r4, 0
/* 005312CC 0053A15C  4B AF 7D 15 */	bl ".SetThreadPriority"
/* 005312D0 0053A160  38 7F 00 50 */	addi r3, r31, 0x50
/* 005312D4 0053A164  48 05 68 6D */	bl func_00587B40
/* 005312D8 0053A168  80 01 00 00 */	lwz r0, 0(r1)
/* 005312DC 0053A16C  80 3F 00 64 */	lwz r1, 0x64(r31)
/* 005312E0 0053A170  90 01 00 00 */	stw r0, 0(r1)
lbl_005312E4:
/* 005312E4 0053A174  C8 3F 00 40 */	lfd f1, 0x40(r31)
/* 005312E8 0053A178  C8 1F 00 48 */	lfd f0, 0x48(r31)
/* 005312EC 0053A17C  D8 39 00 00 */	stfd f1, 0(r25)
/* 005312F0 0053A180  D8 19 00 08 */	stfd f0, 8(r25)
lbl_005312F4:
/* 005312F4 0053A184  80 1F 00 98 */	lwz r0, 0x98(r31)
/* 005312F8 0053A188  80 21 00 00 */	lwz r1, 0(r1)
/* 005312FC 0053A18C  7C 08 03 A6 */	mtlr r0
/* 00531300 0053A190  BB 21 FF E4 */	lmw r25, -0x1c(r1)
/* 00531304 0053A194  4E 80 00 20 */	blr 

.global ".sort<P9FREQ_INFO,Q224@unnamed@RZCPUSpeed_cpp@12FreqSortPred>__3stdFP9FREQ_INFOP9FREQ_INFOQ224@unnamed@RZCPUSpeed_cpp@12FreqSortPred_v"
".sort<P9FREQ_INFO,Q224@unnamed@RZCPUSpeed_cpp@12FreqSortPred>__3stdFP9FREQ_INFOP9FREQ_INFOQ224@unnamed@RZCPUSpeed_cpp@12FreqSortPred_v":
/* 00531330 0053A1C0  BF 21 FF E4 */	stmw r25, -0x1c(r1)
/* 00531334 0053A1C4  7C 08 02 A6 */	mflr r0
/* 00531338 0053A1C8  3C C0 66 66 */	lis r6, 0x66666667@ha
/* 0053133C 0053A1CC  83 C2 9F 5C */	lwz r30, lbl_005BB3BC-_R2_BASE_(r2)
/* 00531340 0053A1D0  3B 63 00 00 */	addi r27, r3, 0
/* 00531344 0053A1D4  3B 84 00 00 */	addi r28, r4, 0
/* 00531348 0053A1D8  3B E6 66 67 */	addi r31, r6, 0x66666667@l
/* 0053134C 0053A1DC  90 01 00 08 */	stw r0, 8(r1)
/* 00531350 0053A1E0  94 21 FF A0 */	stwu r1, -0x60(r1)
/* 00531354 0053A1E4  90 A1 00 80 */	stw r5, 0x80(r1)
lbl_00531358:
/* 00531358 0053A1E8  7C 1B E0 50 */	subf r0, r27, r28
/* 0053135C 0053A1EC  7C 00 26 70 */	srawi r0, r0, 4
/* 00531360 0053A1F0  7C C0 01 94 */	addze r6, r0
/* 00531364 0053A1F4  2C 06 00 01 */	cmpwi r6, 1
/* 00531368 0053A1F8  40 81 02 64 */	ble lbl_005315CC
/* 0053136C 0053A1FC  2C 06 00 14 */	cmpwi r6, 0x14
/* 00531370 0053A200  41 81 00 18 */	bgt lbl_00531388
/* 00531374 0053A204  80 A1 00 80 */	lwz r5, 0x80(r1)
/* 00531378 0053A208  38 7B 00 00 */	addi r3, r27, 0
/* 0053137C 0053A20C  38 9C 00 00 */	addi r4, r28, 0
/* 00531380 0053A210  48 00 05 31 */	bl ".__selection_sort<P9FREQ_INFO,Q224@unnamed@RZCPUSpeed_cpp@12FreqSortPred>__3stdFP9FREQ_INFOP9FREQ_INFOQ224@unnamed@RZCPUSpeed_cpp@12FreqSortPred_v"
/* 00531384 0053A214  48 00 02 48 */	b lbl_005315CC
lbl_00531388:
/* 00531388 0053A218  80 9E 00 00 */	lwz r4, 0(r30)
/* 0053138C 0053A21C  7C C0 16 70 */	srawi r0, r6, 2
/* 00531390 0053A220  7C A0 01 94 */	addze r5, r0
/* 00531394 0053A224  7C 7F 20 96 */	mulhw r3, r31, r4
/* 00531398 0053A228  38 04 00 01 */	addi r0, r4, 1
/* 0053139C 0053A22C  2C 00 00 05 */	cmpwi r0, 5
/* 005313A0 0053A230  90 1E 00 00 */	stw r0, 0(r30)
/* 005313A4 0053A234  7C 60 0E 70 */	srawi r0, r3, 1
/* 005313A8 0053A238  54 03 0F FE */	srwi r3, r0, 0x1f
/* 005313AC 0053A23C  7C 00 1A 14 */	add r0, r0, r3
/* 005313B0 0053A240  1C 00 00 05 */	mulli r0, r0, 5
/* 005313B4 0053A244  7C 00 20 50 */	subf r0, r0, r4
/* 005313B8 0053A248  7C 05 02 14 */	add r0, r5, r0
/* 005313BC 0053A24C  54 00 20 36 */	slwi r0, r0, 4
/* 005313C0 0053A250  7C 7B 02 14 */	add r3, r27, r0
/* 005313C4 0053A254  41 80 00 0C */	blt lbl_005313D0
/* 005313C8 0053A258  38 00 FF FC */	li r0, -4
/* 005313CC 0053A25C  90 1E 00 00 */	stw r0, 0(r30)
lbl_005313D0:
/* 005313D0 0053A260  80 BE 00 00 */	lwz r5, 0(r30)
/* 005313D4 0053A264  1C C6 00 03 */	mulli r6, r6, 3
/* 005313D8 0053A268  38 05 00 01 */	addi r0, r5, 1
/* 005313DC 0053A26C  7C 9F 28 96 */	mulhw r4, r31, r5
/* 005313E0 0053A270  2C 00 00 05 */	cmpwi r0, 5
/* 005313E4 0053A274  90 1E 00 00 */	stw r0, 0(r30)
/* 005313E8 0053A278  7C C0 16 70 */	srawi r0, r6, 2
/* 005313EC 0053A27C  7C C0 01 94 */	addze r6, r0
/* 005313F0 0053A280  7C 80 0E 70 */	srawi r0, r4, 1
/* 005313F4 0053A284  54 04 0F FE */	srwi r4, r0, 0x1f
/* 005313F8 0053A288  7C 00 22 14 */	add r0, r0, r4
/* 005313FC 0053A28C  1C 00 00 05 */	mulli r0, r0, 5
/* 00531400 0053A290  7C 00 28 50 */	subf r0, r0, r5
/* 00531404 0053A294  7C 06 02 14 */	add r0, r6, r0
/* 00531408 0053A298  54 00 20 36 */	slwi r0, r0, 4
/* 0053140C 0053A29C  7C 9B 02 14 */	add r4, r27, r0
/* 00531410 0053A2A0  41 80 00 0C */	blt lbl_0053141C
/* 00531414 0053A2A4  38 00 FF FC */	li r0, -4
/* 00531418 0053A2A8  90 1E 00 00 */	stw r0, 0(r30)
lbl_0053141C:
/* 0053141C 0053A2AC  3B 3C FF F0 */	addi r25, r28, -16
/* 00531420 0053A2B0  80 C1 00 80 */	lwz r6, 0x80(r1)
/* 00531424 0053A2B4  7F 25 CB 78 */	mr r5, r25
/* 00531428 0053A2B8  48 00 02 F9 */	bl ".__sort132<P9FREQ_INFO,Q224@unnamed@RZCPUSpeed_cpp@12FreqSortPred>__3stdFP9FREQ_INFOP9FREQ_INFOP9FREQ_INFOQ224@unnamed@RZCPUSpeed_cpp@12FreqSortPred_v"
/* 0053142C 0053A2BC  80 79 00 0C */	lwz r3, 0xc(r25)
/* 00531430 0053A2C0  3B BB 00 00 */	addi r29, r27, 0
/* 00531434 0053A2C4  3B 59 00 00 */	addi r26, r25, 0
/* 00531438 0053A2C8  48 00 00 0C */	b lbl_00531444
/* 0053143C 0053A2CC  60 00 00 00 */	nop 
lbl_00531440:
/* 00531440 0053A2D0  3B BD 00 10 */	addi r29, r29, 0x10
lbl_00531444:
/* 00531444 0053A2D4  80 1D 00 0C */	lwz r0, 0xc(r29)
/* 00531448 0053A2D8  7C 00 18 40 */	cmplw r0, r3
/* 0053144C 0053A2DC  41 80 FF F4 */	blt lbl_00531440
lbl_00531450:
/* 00531450 0053A2E0  3B 5A FF F0 */	addi r26, r26, -16
/* 00531454 0053A2E4  7C 1D D0 40 */	cmplw r29, r26
/* 00531458 0053A2E8  41 82 00 10 */	beq lbl_00531468
/* 0053145C 0053A2EC  80 1A 00 0C */	lwz r0, 0xc(r26)
/* 00531460 0053A2F0  7C 00 18 40 */	cmplw r0, r3
/* 00531464 0053A2F4  40 80 FF EC */	bge lbl_00531450
lbl_00531468:
/* 00531468 0053A2F8  7C 1D D0 40 */	cmplw r29, r26
/* 0053146C 0053A2FC  40 80 00 58 */	bge lbl_005314C4
/* 00531470 0053A300  38 7D 00 00 */	addi r3, r29, 0
/* 00531474 0053A304  38 9A 00 00 */	addi r4, r26, 0
/* 00531478 0053A308  48 00 02 09 */	bl ".swap<9FREQ_INFO>__3stdFR9FREQ_INFOR9FREQ_INFO_v"
/* 0053147C 0053A30C  3B BD 00 10 */	addi r29, r29, 0x10
/* 00531480 0053A310  48 00 00 08 */	b lbl_00531488
lbl_00531484:
/* 00531484 0053A314  3B BD 00 10 */	addi r29, r29, 0x10
lbl_00531488:
/* 00531488 0053A318  80 79 00 0C */	lwz r3, 0xc(r25)
/* 0053148C 0053A31C  80 1D 00 0C */	lwz r0, 0xc(r29)
/* 00531490 0053A320  7C 00 18 40 */	cmplw r0, r3
/* 00531494 0053A324  41 80 FF F0 */	blt lbl_00531484
lbl_00531498:
/* 00531498 0053A328  80 1A FF FC */	lwz r0, -4(r26)
/* 0053149C 0053A32C  3B 5A FF F0 */	addi r26, r26, -16
/* 005314A0 0053A330  7C 00 18 40 */	cmplw r0, r3
/* 005314A4 0053A334  40 80 FF F4 */	bge lbl_00531498
/* 005314A8 0053A338  7C 1D D0 40 */	cmplw r29, r26
/* 005314AC 0053A33C  40 80 00 18 */	bge lbl_005314C4
/* 005314B0 0053A340  38 7D 00 00 */	addi r3, r29, 0
/* 005314B4 0053A344  38 9A 00 00 */	addi r4, r26, 0
/* 005314B8 0053A348  48 00 01 C9 */	bl ".swap<9FREQ_INFO>__3stdFR9FREQ_INFOR9FREQ_INFO_v"
/* 005314BC 0053A34C  3B BD 00 10 */	addi r29, r29, 0x10
/* 005314C0 0053A350  4B FF FF C8 */	b lbl_00531488
lbl_005314C4:
/* 005314C4 0053A354  7C 1D D8 40 */	cmplw r29, r27
/* 005314C8 0053A358  40 82 00 B4 */	bne lbl_0053157C
/* 005314CC 0053A35C  38 7D 00 00 */	addi r3, r29, 0
/* 005314D0 0053A360  38 99 00 00 */	addi r4, r25, 0
/* 005314D4 0053A364  48 00 01 AD */	bl ".swap<9FREQ_INFO>__3stdFR9FREQ_INFOR9FREQ_INFO_v"
/* 005314D8 0053A368  80 7B 00 0C */	lwz r3, 0xc(r27)
/* 005314DC 0053A36C  3B 5C FF F0 */	addi r26, r28, -16
/* 005314E0 0053A370  80 1C FF FC */	lwz r0, -4(r28)
/* 005314E4 0053A374  3B BD 00 10 */	addi r29, r29, 0x10
/* 005314E8 0053A378  7C 03 00 40 */	cmplw r3, r0
/* 005314EC 0053A37C  41 80 00 38 */	blt lbl_00531524
/* 005314F0 0053A380  48 00 00 0C */	b lbl_005314FC
/* 005314F4 0053A384  60 00 00 00 */	nop 
lbl_005314F8:
/* 005314F8 0053A388  3B BD 00 10 */	addi r29, r29, 0x10
lbl_005314FC:
/* 005314FC 0053A38C  7C 1D E0 40 */	cmplw r29, r28
/* 00531500 0053A390  41 82 00 10 */	beq lbl_00531510
/* 00531504 0053A394  80 1D 00 0C */	lwz r0, 0xc(r29)
/* 00531508 0053A398  7C 03 00 40 */	cmplw r3, r0
/* 0053150C 0053A39C  40 80 FF EC */	bge lbl_005314F8
lbl_00531510:
/* 00531510 0053A3A0  7C 1D D0 40 */	cmplw r29, r26
/* 00531514 0053A3A4  40 80 00 10 */	bge lbl_00531524
/* 00531518 0053A3A8  38 7D 00 00 */	addi r3, r29, 0
/* 0053151C 0053A3AC  38 9A 00 00 */	addi r4, r26, 0
/* 00531520 0053A3B0  48 00 01 61 */	bl ".swap<9FREQ_INFO>__3stdFR9FREQ_INFOR9FREQ_INFO_v"
lbl_00531524:
/* 00531524 0053A3B4  7C 1D D0 40 */	cmplw r29, r26
/* 00531528 0053A3B8  40 80 00 4C */	bge lbl_00531574
/* 0053152C 0053A3BC  48 00 00 08 */	b lbl_00531534
lbl_00531530:
/* 00531530 0053A3C0  3B BD 00 10 */	addi r29, r29, 0x10
lbl_00531534:
/* 00531534 0053A3C4  80 7B 00 0C */	lwz r3, 0xc(r27)
/* 00531538 0053A3C8  80 1D 00 0C */	lwz r0, 0xc(r29)
/* 0053153C 0053A3CC  7C 03 00 40 */	cmplw r3, r0
/* 00531540 0053A3D0  40 80 FF F0 */	bge lbl_00531530
/* 00531544 0053A3D4  60 00 00 00 */	nop 
lbl_00531548:
/* 00531548 0053A3D8  80 1A FF FC */	lwz r0, -4(r26)
/* 0053154C 0053A3DC  3B 5A FF F0 */	addi r26, r26, -16
/* 00531550 0053A3E0  7C 03 00 40 */	cmplw r3, r0
/* 00531554 0053A3E4  41 80 FF F4 */	blt lbl_00531548
/* 00531558 0053A3E8  7C 1D D0 40 */	cmplw r29, r26
/* 0053155C 0053A3EC  40 80 00 18 */	bge lbl_00531574
/* 00531560 0053A3F0  38 7D 00 00 */	addi r3, r29, 0
/* 00531564 0053A3F4  38 9A 00 00 */	addi r4, r26, 0
/* 00531568 0053A3F8  48 00 01 19 */	bl ".swap<9FREQ_INFO>__3stdFR9FREQ_INFOR9FREQ_INFO_v"
/* 0053156C 0053A3FC  3B BD 00 10 */	addi r29, r29, 0x10
/* 00531570 0053A400  4B FF FF C4 */	b lbl_00531534
lbl_00531574:
/* 00531574 0053A404  7F BB EB 78 */	mr r27, r29
/* 00531578 0053A408  4B FF FD E0 */	b lbl_00531358
lbl_0053157C:
/* 0053157C 0053A40C  7C 1B E8 50 */	subf r0, r27, r29
/* 00531580 0053A410  7C 00 26 70 */	srawi r0, r0, 4
/* 00531584 0053A414  7C 60 01 94 */	addze r3, r0
/* 00531588 0053A418  7C 1D E0 50 */	subf r0, r29, r28
/* 0053158C 0053A41C  7C 00 26 70 */	srawi r0, r0, 4
/* 00531590 0053A420  7C 00 01 94 */	addze r0, r0
/* 00531594 0053A424  7C 03 00 00 */	cmpw r3, r0
/* 00531598 0053A428  40 80 00 1C */	bge lbl_005315B4
/* 0053159C 0053A42C  80 A1 00 80 */	lwz r5, 0x80(r1)
/* 005315A0 0053A430  38 7B 00 00 */	addi r3, r27, 0
/* 005315A4 0053A434  38 9D 00 00 */	addi r4, r29, 0
/* 005315A8 0053A438  4B FF FD 89 */	bl ".sort<P9FREQ_INFO,Q224@unnamed@RZCPUSpeed_cpp@12FreqSortPred>__3stdFP9FREQ_INFOP9FREQ_INFOQ224@unnamed@RZCPUSpeed_cpp@12FreqSortPred_v"
/* 005315AC 0053A43C  7F BB EB 78 */	mr r27, r29
/* 005315B0 0053A440  4B FF FD A8 */	b lbl_00531358
lbl_005315B4:
/* 005315B4 0053A444  80 A1 00 80 */	lwz r5, 0x80(r1)
/* 005315B8 0053A448  38 7D 00 00 */	addi r3, r29, 0
/* 005315BC 0053A44C  38 9C 00 00 */	addi r4, r28, 0
/* 005315C0 0053A450  4B FF FD 71 */	bl ".sort<P9FREQ_INFO,Q224@unnamed@RZCPUSpeed_cpp@12FreqSortPred>__3stdFP9FREQ_INFOP9FREQ_INFOQ224@unnamed@RZCPUSpeed_cpp@12FreqSortPred_v"
/* 005315C4 0053A454  7F BC EB 78 */	mr r28, r29
/* 005315C8 0053A458  4B FF FD 90 */	b lbl_00531358
lbl_005315CC:
/* 005315CC 0053A45C  80 01 00 68 */	lwz r0, 0x68(r1)
/* 005315D0 0053A460  38 21 00 60 */	addi r1, r1, 0x60
/* 005315D4 0053A464  BB 21 FF E4 */	lmw r25, -0x1c(r1)
/* 005315D8 0053A468  7C 08 03 A6 */	mtlr r0
/* 005315DC 0053A46C  4E 80 00 20 */	blr 

.global ".swap<9FREQ_INFO>__3stdFR9FREQ_INFOR9FREQ_INFO_v"
".swap<9FREQ_INFO>__3stdFR9FREQ_INFOR9FREQ_INFO_v":
/* 00531680 0053A510  C8 23 00 00 */	lfd f1, 0(r3)
/* 00531684 0053A514  C8 03 00 08 */	lfd f0, 8(r3)
/* 00531688 0053A518  80 04 00 00 */	lwz r0, 0(r4)
/* 0053168C 0053A51C  D8 21 FF F0 */	stfd f1, -0x10(r1)
/* 00531690 0053A520  90 03 00 00 */	stw r0, 0(r3)
/* 00531694 0053A524  80 E1 FF F0 */	lwz r7, -0x10(r1)
/* 00531698 0053A528  80 04 00 04 */	lwz r0, 4(r4)
/* 0053169C 0053A52C  D8 01 FF F8 */	stfd f0, -8(r1)
/* 005316A0 0053A530  80 C1 FF F4 */	lwz r6, -0xc(r1)
/* 005316A4 0053A534  90 03 00 04 */	stw r0, 4(r3)
/* 005316A8 0053A538  80 A1 FF F8 */	lwz r5, -8(r1)
/* 005316AC 0053A53C  81 04 00 08 */	lwz r8, 8(r4)
/* 005316B0 0053A540  80 01 FF FC */	lwz r0, -4(r1)
/* 005316B4 0053A544  91 03 00 08 */	stw r8, 8(r3)
/* 005316B8 0053A548  81 04 00 0C */	lwz r8, 0xc(r4)
/* 005316BC 0053A54C  91 03 00 0C */	stw r8, 0xc(r3)
/* 005316C0 0053A550  90 E4 00 00 */	stw r7, 0(r4)
/* 005316C4 0053A554  90 C4 00 04 */	stw r6, 4(r4)
/* 005316C8 0053A558  90 A4 00 08 */	stw r5, 8(r4)
/* 005316CC 0053A55C  90 04 00 0C */	stw r0, 0xc(r4)
/* 005316D0 0053A560  4E 80 00 20 */	blr 

.global ".__sort132<P9FREQ_INFO,Q224@unnamed@RZCPUSpeed_cpp@12FreqSortPred>__3stdFP9FREQ_INFOP9FREQ_INFOP9FREQ_INFOQ224@unnamed@RZCPUSpeed_cpp@12FreqSortPred_v"
".__sort132<P9FREQ_INFO,Q224@unnamed@RZCPUSpeed_cpp@12FreqSortPred>__3stdFP9FREQ_INFOP9FREQ_INFOP9FREQ_INFOQ224@unnamed@RZCPUSpeed_cpp@12FreqSortPred_v":
/* 00531720 0053A5B0  93 E1 FF FC */	stw r31, -4(r1)
/* 00531724 0053A5B4  7C 08 02 A6 */	mflr r0
/* 00531728 0053A5B8  93 C1 FF F8 */	stw r30, -8(r1)
/* 0053172C 0053A5BC  3B C5 00 00 */	addi r30, r5, 0
/* 00531730 0053A5C0  93 A1 FF F4 */	stw r29, -0xc(r1)
/* 00531734 0053A5C4  7C 9D 23 78 */	mr r29, r4
/* 00531738 0053A5C8  93 81 FF F0 */	stw r28, -0x10(r1)
/* 0053173C 0053A5CC  3B 83 00 00 */	addi r28, r3, 0
/* 00531740 0053A5D0  90 01 00 08 */	stw r0, 8(r1)
/* 00531744 0053A5D4  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 00531748 0053A5D8  80 A3 00 0C */	lwz r5, 0xc(r3)
/* 0053174C 0053A5DC  80 DE 00 0C */	lwz r6, 0xc(r30)
/* 00531750 0053A5E0  80 84 00 0C */	lwz r4, 0xc(r4)
/* 00531754 0053A5E4  7C 05 30 50 */	subf r0, r5, r6
/* 00531758 0053A5E8  7C C3 2B 38 */	orc r3, r6, r5
/* 0053175C 0053A5EC  54 00 F8 7E */	srwi r0, r0, 1
/* 00531760 0053A5F0  7C 00 18 50 */	subf r0, r0, r3
/* 00531764 0053A5F4  54 1F 0F FF */	rlwinm. r31, r0, 1, 0x1f, 0x1f
/* 00531768 0053A5F8  7C 06 20 50 */	subf r0, r6, r4
/* 0053176C 0053A5FC  7C 83 33 38 */	orc r3, r4, r6
/* 00531770 0053A600  54 00 F8 7E */	srwi r0, r0, 1
/* 00531774 0053A604  7C 00 18 50 */	subf r0, r0, r3
/* 00531778 0053A608  54 00 0F FE */	srwi r0, r0, 0x1f
/* 0053177C 0053A60C  41 82 00 0C */	beq lbl_00531788
/* 00531780 0053A610  28 00 00 00 */	cmplwi r0, 0
/* 00531784 0053A614  40 82 00 5C */	bne lbl_005317E0
lbl_00531788:
/* 00531788 0053A618  28 1F 00 00 */	cmplwi r31, 0
/* 0053178C 0053A61C  40 82 00 1C */	bne lbl_005317A8
/* 00531790 0053A620  28 00 00 00 */	cmplwi r0, 0
/* 00531794 0053A624  40 82 00 14 */	bne lbl_005317A8
/* 00531798 0053A628  38 7C 00 00 */	addi r3, r28, 0
/* 0053179C 0053A62C  38 9D 00 00 */	addi r4, r29, 0
/* 005317A0 0053A630  4B FF FE E1 */	bl ".swap<9FREQ_INFO>__3stdFR9FREQ_INFOR9FREQ_INFO_v"
/* 005317A4 0053A634  48 00 00 3C */	b lbl_005317E0
lbl_005317A8:
/* 005317A8 0053A638  7C 04 28 40 */	cmplw r4, r5
/* 005317AC 0053A63C  40 80 00 10 */	bge lbl_005317BC
/* 005317B0 0053A640  38 7C 00 00 */	addi r3, r28, 0
/* 005317B4 0053A644  38 9D 00 00 */	addi r4, r29, 0
/* 005317B8 0053A648  4B FF FE C9 */	bl ".swap<9FREQ_INFO>__3stdFR9FREQ_INFOR9FREQ_INFO_v"
lbl_005317BC:
/* 005317BC 0053A64C  28 1F 00 00 */	cmplwi r31, 0
/* 005317C0 0053A650  41 82 00 14 */	beq lbl_005317D4
/* 005317C4 0053A654  38 7D 00 00 */	addi r3, r29, 0
/* 005317C8 0053A658  38 9E 00 00 */	addi r4, r30, 0
/* 005317CC 0053A65C  4B FF FE B5 */	bl ".swap<9FREQ_INFO>__3stdFR9FREQ_INFOR9FREQ_INFO_v"
/* 005317D0 0053A660  48 00 00 10 */	b lbl_005317E0
lbl_005317D4:
/* 005317D4 0053A664  38 7C 00 00 */	addi r3, r28, 0
/* 005317D8 0053A668  38 9E 00 00 */	addi r4, r30, 0
/* 005317DC 0053A66C  4B FF FE A5 */	bl ".swap<9FREQ_INFO>__3stdFR9FREQ_INFOR9FREQ_INFO_v"
lbl_005317E0:
/* 005317E0 0053A670  80 01 00 58 */	lwz r0, 0x58(r1)
/* 005317E4 0053A674  38 21 00 50 */	addi r1, r1, 0x50
/* 005317E8 0053A678  83 E1 FF FC */	lwz r31, -4(r1)
/* 005317EC 0053A67C  83 C1 FF F8 */	lwz r30, -8(r1)
/* 005317F0 0053A680  7C 08 03 A6 */	mtlr r0
/* 005317F4 0053A684  83 A1 FF F4 */	lwz r29, -0xc(r1)
/* 005317F8 0053A688  83 81 FF F0 */	lwz r28, -0x10(r1)
/* 005317FC 0053A68C  4E 80 00 20 */	blr 

.global ".__selection_sort<P9FREQ_INFO,Q224@unnamed@RZCPUSpeed_cpp@12FreqSortPred>__3stdFP9FREQ_INFOP9FREQ_INFOQ224@unnamed@RZCPUSpeed_cpp@12FreqSortPred_v"
".__selection_sort<P9FREQ_INFO,Q224@unnamed@RZCPUSpeed_cpp@12FreqSortPred>__3stdFP9FREQ_INFOP9FREQ_INFOQ224@unnamed@RZCPUSpeed_cpp@12FreqSortPred_v":
/* 005318B0 0053A740  93 E1 FF FC */	stw r31, -4(r1)
/* 005318B4 0053A744  7C 08 02 A6 */	mflr r0
/* 005318B8 0053A748  93 C1 FF F8 */	stw r30, -8(r1)
/* 005318BC 0053A74C  3B C4 00 00 */	addi r30, r4, 0
/* 005318C0 0053A750  93 A1 FF F4 */	stw r29, -0xc(r1)
/* 005318C4 0053A754  3B A3 00 00 */	addi r29, r3, 0
/* 005318C8 0053A758  7C 1D F0 40 */	cmplw r29, r30
/* 005318CC 0053A75C  90 01 00 08 */	stw r0, 8(r1)
/* 005318D0 0053A760  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 005318D4 0053A764  41 82 00 60 */	beq lbl_00531934
/* 005318D8 0053A768  3B FE FF F0 */	addi r31, r30, -16
/* 005318DC 0053A76C  48 00 00 50 */	b lbl_0053192C
lbl_005318E0:
/* 005318E0 0053A770  7C 1D F0 40 */	cmplw r29, r30
/* 005318E4 0053A774  38 7D 00 00 */	addi r3, r29, 0
/* 005318E8 0053A778  41 82 00 30 */	beq lbl_00531918
/* 005318EC 0053A77C  38 BD 00 10 */	addi r5, r29, 0x10
/* 005318F0 0053A780  48 00 00 20 */	b lbl_00531910
/* 005318F4 0053A784  60 00 00 00 */	nop 
lbl_005318F8:
/* 005318F8 0053A788  80 85 00 0C */	lwz r4, 0xc(r5)
/* 005318FC 0053A78C  80 03 00 0C */	lwz r0, 0xc(r3)
/* 00531900 0053A790  7C 04 00 40 */	cmplw r4, r0
/* 00531904 0053A794  40 80 00 08 */	bge lbl_0053190C
/* 00531908 0053A798  7C A3 2B 78 */	mr r3, r5
lbl_0053190C:
/* 0053190C 0053A79C  38 A5 00 10 */	addi r5, r5, 0x10
lbl_00531910:
/* 00531910 0053A7A0  7C 05 F0 40 */	cmplw r5, r30
/* 00531914 0053A7A4  40 82 FF E4 */	bne lbl_005318F8
lbl_00531918:
/* 00531918 0053A7A8  7C 03 E8 40 */	cmplw r3, r29
/* 0053191C 0053A7AC  41 82 00 0C */	beq lbl_00531928
/* 00531920 0053A7B0  7F A4 EB 78 */	mr r4, r29
/* 00531924 0053A7B4  4B FF FD 5D */	bl ".swap<9FREQ_INFO>__3stdFR9FREQ_INFOR9FREQ_INFO_v"
lbl_00531928:
/* 00531928 0053A7B8  3B BD 00 10 */	addi r29, r29, 0x10
lbl_0053192C:
/* 0053192C 0053A7BC  7C 1D F8 40 */	cmplw r29, r31
/* 00531930 0053A7C0  41 80 FF B0 */	blt lbl_005318E0
lbl_00531934:
/* 00531934 0053A7C4  80 01 00 58 */	lwz r0, 0x58(r1)
/* 00531938 0053A7C8  38 21 00 50 */	addi r1, r1, 0x50
/* 0053193C 0053A7CC  83 E1 FF FC */	lwz r31, -4(r1)
/* 00531940 0053A7D0  83 C1 FF F8 */	lwz r30, -8(r1)
/* 00531944 0053A7D4  7C 08 03 A6 */	mtlr r0
/* 00531948 0053A7D8  83 A1 FF F4 */	lwz r29, -0xc(r1)
/* 0053194C 0053A7DC  4E 80 00 20 */	blr 

.global ".__sinit_:RZCPUSpeed_cpp"
".__sinit_:RZCPUSpeed_cpp":
/* 00531A00 0053A890  80 82 88 58 */	lwz r4, lbl_005B9CB8-_R2_BASE_(r2)
/* 00531A04 0053A894  80 62 88 60 */	lwz r3, lbl_005B9CC0-_R2_BASE_(r2)
/* 00531A08 0053A898  C8 44 00 00 */	lfd f2, 0(r4)
/* 00531A0C 0053A89C  C0 A3 00 00 */	lfs f5, 0(r3)
/* 00531A10 0053A8A0  80 82 88 5C */	lwz r4, lbl_005B9CBC-_R2_BASE_(r2)
/* 00531A14 0053A8A4  FC 20 10 50 */	fneg f1, f2
/* 00531A18 0053A8A8  80 62 88 54 */	lwz r3, lbl_005B9CB4-_R2_BASE_(r2)
/* 00531A1C 0053A8AC  FC 80 28 50 */	fneg f4, f5
/* 00531A20 0053A8B0  C0 64 00 00 */	lfs f3, 0(r4)
/* 00531A24 0053A8B4  C8 03 00 00 */	lfd f0, 0(r3)
/* 00531A28 0053A8B8  D0 82 2C 10 */	stfs f4, lbl_005C4070-_R2_BASE_(r2)
/* 00531A2C 0053A8BC  D0 A2 2C 14 */	stfs f5, lbl_005C4074-_R2_BASE_(r2)
/* 00531A30 0053A8C0  D0 62 2C 18 */	stfs f3, lbl_005C4078-_R2_BASE_(r2)
/* 00531A34 0053A8C4  D0 A2 2C 1C */	stfs f5, lbl_005C407C-_R2_BASE_(r2)
/* 00531A38 0053A8C8  D8 22 2C 20 */	stfd f1, lbl_005C4080-_R2_BASE_(r2)
/* 00531A3C 0053A8CC  D8 42 2C 28 */	stfd f2, lbl_005C4088-_R2_BASE_(r2)
/* 00531A40 0053A8D0  D8 02 2C 30 */	stfd f0, lbl_005C4090-_R2_BASE_(r2)
/* 00531A44 0053A8D4  D8 42 2C 38 */	stfd f2, lbl_005C4098-_R2_BASE_(r2)
/* 00531A48 0053A8D8  4E 80 00 20 */	blr 
