00:07:44 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\temp_xsdb_launch_script.tcl
00:07:46 INFO  : XSCT server has started successfully.
00:07:46 INFO  : plnx-install-location is set to ''
00:07:46 INFO  : Successfully done setting XSCT server connection channel  
00:07:46 INFO  : Successfully done setting workspace for the tool. 
00:08:05 INFO  : Registering command handlers for Vitis TCF services
00:08:05 INFO  : Platform repository initialization has completed.
00:08:05 INFO  : Successfully done query RDI_DATADIR 
00:52:00 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\temp_xsdb_launch_script.tcl
00:52:03 INFO  : XSCT server has started successfully.
00:52:03 INFO  : Successfully done setting XSCT server connection channel  
00:52:03 INFO  : plnx-install-location is set to ''
00:52:03 INFO  : Successfully done setting workspace for the tool. 
00:52:22 INFO  : Registering command handlers for Vitis TCF services
00:52:22 INFO  : Platform repository initialization has completed.
00:52:23 INFO  : Successfully done query RDI_DATADIR 
00:56:47 INFO  : Result from executing command 'getProjects': All_Sensors_wrapper
00:56:47 INFO  : Result from executing command 'getPlatforms': 
00:56:47 WARN  : An unexpected exception occurred in the module 'platform project logging'
00:56:47 INFO  : Platform 'All_Sensors_wrapper' is added to custom repositories.
00:57:00 INFO  : Platform 'All_Sensors_wrapper' is added to custom repositories.
00:57:41 INFO  : Result from executing command 'getProjects': All_Sensors_wrapper
00:57:41 INFO  : Result from executing command 'getPlatforms': All_Sensors_wrapper|C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/All_Sensors_wrapper.xpfm
00:57:41 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
00:58:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:58:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
00:58:04 INFO  : 'jtag frequency' command is executed.
00:58:04 INFO  : Context for 'APU' is selected.
00:58:04 INFO  : System reset is completed.
00:58:07 INFO  : 'after 3000' command is executed.
00:58:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
00:58:10 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
00:58:10 INFO  : Context for 'APU' is selected.
00:58:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
00:58:10 INFO  : 'configparams force-mem-access 1' command is executed.
00:58:10 INFO  : Context for 'APU' is selected.
00:58:10 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
00:58:11 INFO  : 'ps7_init' command is executed.
00:58:11 INFO  : 'ps7_post_config' command is executed.
00:58:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:58:11 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:58:11 INFO  : 'configparams force-mem-access 0' command is executed.
00:58:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

00:58:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:58:11 INFO  : 'con' command is executed.
00:58:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:58:11 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
00:58:30 INFO  : Disconnected from the channel tcfchan#3.
00:58:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:58:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
00:58:32 INFO  : 'jtag frequency' command is executed.
00:58:32 INFO  : Context for 'APU' is selected.
00:58:32 INFO  : System reset is completed.
00:58:35 INFO  : 'after 3000' command is executed.
00:58:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
00:58:38 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
00:58:38 INFO  : Context for 'APU' is selected.
00:58:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
00:58:38 INFO  : 'configparams force-mem-access 1' command is executed.
00:58:38 INFO  : Context for 'APU' is selected.
00:58:38 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
00:58:39 INFO  : 'ps7_init' command is executed.
00:58:39 INFO  : 'ps7_post_config' command is executed.
00:58:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:58:39 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:58:39 INFO  : 'configparams force-mem-access 0' command is executed.
00:58:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

00:58:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:58:39 INFO  : 'con' command is executed.
00:58:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:58:39 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
00:58:56 INFO  : Disconnected from the channel tcfchan#4.
00:58:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:58:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
00:58:57 INFO  : 'jtag frequency' command is executed.
00:58:57 INFO  : Context for 'APU' is selected.
00:58:57 INFO  : System reset is completed.
00:59:00 INFO  : 'after 3000' command is executed.
00:59:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
00:59:03 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
00:59:03 INFO  : Context for 'APU' is selected.
00:59:03 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
00:59:03 INFO  : 'configparams force-mem-access 1' command is executed.
00:59:03 INFO  : Context for 'APU' is selected.
00:59:03 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
00:59:03 INFO  : 'ps7_init' command is executed.
00:59:03 INFO  : 'ps7_post_config' command is executed.
00:59:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:59:04 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:59:04 INFO  : 'configparams force-mem-access 0' command is executed.
00:59:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

00:59:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:59:04 INFO  : 'con' command is executed.
00:59:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:59:04 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
00:59:29 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
00:59:43 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
00:59:53 INFO  : Disconnected from the channel tcfchan#5.
00:59:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:59:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
00:59:54 INFO  : 'jtag frequency' command is executed.
00:59:56 INFO  : Context for 'APU' is selected.
00:59:56 INFO  : System reset is completed.
00:59:59 INFO  : 'after 3000' command is executed.
00:59:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
01:00:02 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
01:00:02 INFO  : Context for 'APU' is selected.
01:00:02 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
01:00:02 INFO  : 'configparams force-mem-access 1' command is executed.
01:00:02 INFO  : Context for 'APU' is selected.
01:00:02 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
01:00:02 INFO  : 'ps7_init' command is executed.
01:00:02 INFO  : 'ps7_post_config' command is executed.
01:00:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:00:03 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:00:03 INFO  : 'configparams force-mem-access 0' command is executed.
01:00:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

01:00:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:00:03 INFO  : 'con' command is executed.
01:00:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:00:03 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
01:02:10 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
01:02:23 INFO  : Disconnected from the channel tcfchan#8.
01:02:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:02:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
01:02:24 INFO  : 'jtag frequency' command is executed.
01:02:24 INFO  : Context for 'APU' is selected.
01:02:24 INFO  : System reset is completed.
01:02:27 INFO  : 'after 3000' command is executed.
01:02:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
01:02:30 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
01:02:30 INFO  : Context for 'APU' is selected.
01:02:30 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
01:02:30 INFO  : 'configparams force-mem-access 1' command is executed.
01:02:30 INFO  : Context for 'APU' is selected.
01:02:30 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
01:02:30 INFO  : 'ps7_init' command is executed.
01:02:30 INFO  : 'ps7_post_config' command is executed.
01:02:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:02:31 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:02:31 INFO  : 'configparams force-mem-access 0' command is executed.
01:02:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

01:02:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:02:31 INFO  : 'con' command is executed.
01:02:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:02:31 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
01:06:47 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
01:07:14 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
01:08:22 INFO  : Disconnected from the channel tcfchan#10.
01:08:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:08:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
01:08:23 INFO  : 'jtag frequency' command is executed.
01:08:24 INFO  : Context for 'APU' is selected.
01:08:24 INFO  : System reset is completed.
01:08:27 INFO  : 'after 3000' command is executed.
01:08:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
01:08:29 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
01:08:29 INFO  : Context for 'APU' is selected.
01:08:29 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
01:08:29 INFO  : 'configparams force-mem-access 1' command is executed.
01:08:29 INFO  : Context for 'APU' is selected.
01:08:29 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
01:08:30 INFO  : 'ps7_init' command is executed.
01:08:30 INFO  : 'ps7_post_config' command is executed.
01:08:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:08:30 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:08:30 INFO  : 'configparams force-mem-access 0' command is executed.
01:08:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

01:08:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:08:30 INFO  : 'con' command is executed.
01:08:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:08:30 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
01:24:16 INFO  : Disconnected from the channel tcfchan#13.
20:25:37 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\temp_xsdb_launch_script.tcl
20:25:41 INFO  : XSCT server has started successfully.
20:25:41 INFO  : Successfully done setting XSCT server connection channel  
20:25:41 INFO  : plnx-install-location is set to ''
20:25:41 INFO  : Successfully done setting workspace for the tool. 
20:26:02 INFO  : Platform repository initialization has completed.
20:26:02 INFO  : Registering command handlers for Vitis TCF services
20:26:06 INFO  : Successfully done query RDI_DATADIR 
21:12:16 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
21:12:39 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
21:12:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa is already opened

21:12:49 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
21:12:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa is already opened

21:13:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:13:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
21:13:04 INFO  : 'jtag frequency' command is executed.
21:13:04 INFO  : Context for 'APU' is selected.
21:13:04 INFO  : System reset is completed.
21:13:07 INFO  : 'after 3000' command is executed.
21:13:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
21:13:09 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
21:13:09 INFO  : Context for 'APU' is selected.
21:13:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
21:13:09 INFO  : 'configparams force-mem-access 1' command is executed.
21:13:09 INFO  : Context for 'APU' is selected.
21:13:09 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
21:13:11 INFO  : 'ps7_init' command is executed.
21:13:11 INFO  : 'ps7_post_config' command is executed.
21:13:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:11 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:13:11 INFO  : 'configparams force-mem-access 0' command is executed.
21:13:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

21:13:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:11 INFO  : 'con' command is executed.
21:13:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:13:11 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
21:13:25 INFO  : Disconnected from the channel tcfchan#3.
21:13:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:13:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
21:13:26 INFO  : 'jtag frequency' command is executed.
21:13:26 INFO  : Context for 'APU' is selected.
21:13:26 INFO  : System reset is completed.
21:13:29 INFO  : 'after 3000' command is executed.
21:13:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
21:13:31 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
21:13:32 INFO  : Context for 'APU' is selected.
21:13:34 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
21:13:34 INFO  : 'configparams force-mem-access 1' command is executed.
21:13:34 INFO  : Context for 'APU' is selected.
21:13:34 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
21:13:35 INFO  : 'ps7_init' command is executed.
21:13:35 INFO  : 'ps7_post_config' command is executed.
21:13:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:36 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:13:36 INFO  : 'configparams force-mem-access 0' command is executed.
21:13:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

21:13:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:36 INFO  : 'con' command is executed.
21:13:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:13:36 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
21:13:50 INFO  : Disconnected from the channel tcfchan#4.
21:13:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:13:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
21:13:51 INFO  : 'jtag frequency' command is executed.
21:13:53 INFO  : Context for 'APU' is selected.
21:13:53 INFO  : System reset is completed.
21:13:56 INFO  : 'after 3000' command is executed.
21:13:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
21:13:59 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
21:13:59 INFO  : Context for 'APU' is selected.
21:14:01 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
21:14:01 INFO  : 'configparams force-mem-access 1' command is executed.
21:14:01 INFO  : Context for 'APU' is selected.
21:14:01 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
21:14:03 INFO  : 'ps7_init' command is executed.
21:14:03 INFO  : 'ps7_post_config' command is executed.
21:14:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:03 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:14:03 INFO  : 'configparams force-mem-access 0' command is executed.
21:14:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

21:14:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:03 INFO  : 'con' command is executed.
21:14:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:14:03 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
21:16:33 INFO  : Disconnected from the channel tcfchan#5.
21:16:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:16:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
21:16:34 INFO  : 'jtag frequency' command is executed.
21:16:34 INFO  : Context for 'APU' is selected.
21:16:34 INFO  : System reset is completed.
21:16:37 INFO  : 'after 3000' command is executed.
21:16:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
21:16:40 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
21:16:40 INFO  : Context for 'APU' is selected.
21:16:43 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
21:16:43 INFO  : 'configparams force-mem-access 1' command is executed.
21:16:43 INFO  : Context for 'APU' is selected.
21:16:43 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
21:16:44 INFO  : 'ps7_init' command is executed.
21:16:44 INFO  : 'ps7_post_config' command is executed.
21:16:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:16:44 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:16:45 INFO  : 'configparams force-mem-access 0' command is executed.
21:16:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

21:16:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:16:45 INFO  : 'con' command is executed.
21:16:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:16:45 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
21:17:18 INFO  : Disconnected from the channel tcfchan#6.
21:17:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:17:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
21:17:19 INFO  : 'jtag frequency' command is executed.
21:17:19 INFO  : Context for 'APU' is selected.
21:17:19 INFO  : System reset is completed.
21:17:22 INFO  : 'after 3000' command is executed.
21:17:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
21:17:24 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
21:17:24 INFO  : Context for 'APU' is selected.
21:17:27 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
21:17:27 INFO  : 'configparams force-mem-access 1' command is executed.
21:17:27 INFO  : Context for 'APU' is selected.
21:17:27 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
21:17:28 INFO  : 'ps7_init' command is executed.
21:17:28 INFO  : 'ps7_post_config' command is executed.
21:17:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:17:29 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:17:29 INFO  : 'configparams force-mem-access 0' command is executed.
21:17:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

21:17:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:17:29 INFO  : 'con' command is executed.
21:17:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:17:29 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
21:22:01 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
21:22:29 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
21:22:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa is already opened

21:22:40 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
21:22:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa is already opened

21:22:58 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
21:23:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa is already opened

21:23:11 INFO  : Disconnected from the channel tcfchan#7.
21:23:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:23:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
21:23:12 ERROR : port closed
21:23:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:23:12 ERROR : port closed
21:23:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:23:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
21:23:18 INFO  : 'jtag frequency' command is executed.
21:23:18 INFO  : Context for 'APU' is selected.
21:23:18 INFO  : System reset is completed.
21:23:21 INFO  : 'after 3000' command is executed.
21:23:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
21:23:23 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
21:23:23 INFO  : Context for 'APU' is selected.
21:23:26 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
21:23:26 INFO  : 'configparams force-mem-access 1' command is executed.
21:23:26 INFO  : Context for 'APU' is selected.
21:23:26 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
21:23:27 INFO  : 'ps7_init' command is executed.
21:23:27 INFO  : 'ps7_post_config' command is executed.
21:23:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:23:28 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:23:28 INFO  : 'configparams force-mem-access 0' command is executed.
21:23:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

21:23:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:23:28 INFO  : 'con' command is executed.
21:23:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:23:28 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
21:24:40 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
21:24:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa is already opened

21:24:50 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
21:24:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa is already opened

21:25:03 INFO  : Disconnected from the channel tcfchan#11.
21:25:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:25:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
21:25:05 INFO  : 'jtag frequency' command is executed.
21:25:05 INFO  : Context for 'APU' is selected.
21:25:05 INFO  : System reset is completed.
21:25:08 INFO  : 'after 3000' command is executed.
21:25:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
21:25:10 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
21:25:10 INFO  : Context for 'APU' is selected.
21:25:13 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
21:25:13 INFO  : 'configparams force-mem-access 1' command is executed.
21:25:13 INFO  : Context for 'APU' is selected.
21:25:13 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
21:25:14 INFO  : 'ps7_init' command is executed.
21:25:14 INFO  : 'ps7_post_config' command is executed.
21:25:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:15 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:25:15 INFO  : 'configparams force-mem-access 0' command is executed.
21:25:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

21:25:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:15 INFO  : 'con' command is executed.
21:25:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:25:15 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
21:25:47 INFO  : Disconnected from the channel tcfchan#14.
21:25:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:25:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
21:25:49 INFO  : 'jtag frequency' command is executed.
21:25:50 INFO  : Context for 'APU' is selected.
21:25:51 INFO  : System reset is completed.
21:25:54 INFO  : 'after 3000' command is executed.
21:25:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
21:25:56 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
21:25:56 INFO  : Context for 'APU' is selected.
21:25:59 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
21:25:59 INFO  : 'configparams force-mem-access 1' command is executed.
21:25:59 INFO  : Context for 'APU' is selected.
21:25:59 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
21:26:00 INFO  : 'ps7_init' command is executed.
21:26:00 INFO  : 'ps7_post_config' command is executed.
21:26:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:01 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:26:01 INFO  : 'configparams force-mem-access 0' command is executed.
21:26:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

21:26:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:01 INFO  : 'con' command is executed.
21:26:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:26:01 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
21:27:22 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
21:27:41 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
21:27:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa is already opened

21:27:51 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
21:27:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa is already opened

21:28:17 INFO  : Disconnected from the channel tcfchan#15.
21:28:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:28:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
21:28:18 INFO  : 'jtag frequency' command is executed.
21:28:18 INFO  : Context for 'APU' is selected.
21:28:18 INFO  : System reset is completed.
21:28:22 INFO  : 'after 3000' command is executed.
21:28:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
21:28:24 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
21:28:24 INFO  : Context for 'APU' is selected.
21:28:27 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
21:28:27 INFO  : 'configparams force-mem-access 1' command is executed.
21:28:27 INFO  : Context for 'APU' is selected.
21:28:27 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
21:28:28 INFO  : 'ps7_init' command is executed.
21:28:28 INFO  : 'ps7_post_config' command is executed.
21:28:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:29 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:28:29 INFO  : 'configparams force-mem-access 0' command is executed.
21:28:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

21:28:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:29 INFO  : 'con' command is executed.
21:28:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:28:29 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
21:31:53 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
21:31:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa is already opened

21:32:03 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
21:32:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa is already opened

21:32:17 INFO  : Disconnected from the channel tcfchan#18.
21:32:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:32:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
21:32:18 INFO  : 'jtag frequency' command is executed.
21:32:18 INFO  : Context for 'APU' is selected.
21:32:18 INFO  : System reset is completed.
21:32:21 INFO  : 'after 3000' command is executed.
21:32:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
21:32:23 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
21:32:23 INFO  : Context for 'APU' is selected.
21:32:26 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
21:32:26 INFO  : 'configparams force-mem-access 1' command is executed.
21:32:26 INFO  : Context for 'APU' is selected.
21:32:26 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
21:32:28 INFO  : 'ps7_init' command is executed.
21:32:28 INFO  : 'ps7_post_config' command is executed.
21:32:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:32:28 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:32:28 INFO  : 'configparams force-mem-access 0' command is executed.
21:32:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

21:32:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:32:28 INFO  : 'con' command is executed.
21:32:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:32:28 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
21:32:52 INFO  : Disconnected from the channel tcfchan#21.
21:32:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:32:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
21:32:53 INFO  : 'jtag frequency' command is executed.
21:32:55 INFO  : Context for 'APU' is selected.
21:32:55 INFO  : System reset is completed.
21:32:58 INFO  : 'after 3000' command is executed.
21:32:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
21:33:01 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
21:33:01 INFO  : Context for 'APU' is selected.
21:33:04 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
21:33:04 INFO  : 'configparams force-mem-access 1' command is executed.
21:33:04 INFO  : Context for 'APU' is selected.
21:33:04 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
21:33:05 INFO  : 'ps7_init' command is executed.
21:33:05 INFO  : 'ps7_post_config' command is executed.
21:33:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:05 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:33:05 INFO  : 'configparams force-mem-access 0' command is executed.
21:33:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

21:33:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:06 INFO  : 'con' command is executed.
21:33:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:33:06 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
21:35:20 INFO  : Disconnected from the channel tcfchan#22.
21:35:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
21:35:21 INFO  : 'jtag frequency' command is executed.
21:35:21 INFO  : Context for 'APU' is selected.
21:35:21 INFO  : System reset is completed.
21:35:24 INFO  : 'after 3000' command is executed.
21:35:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
21:35:26 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
21:35:26 INFO  : Context for 'APU' is selected.
21:35:29 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
21:35:29 INFO  : 'configparams force-mem-access 1' command is executed.
21:35:29 INFO  : Context for 'APU' is selected.
21:35:29 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
21:35:30 INFO  : 'ps7_init' command is executed.
21:35:30 INFO  : 'ps7_post_config' command is executed.
21:35:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:30 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:35:31 INFO  : 'configparams force-mem-access 0' command is executed.
21:35:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

21:35:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:31 INFO  : 'con' command is executed.
21:35:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:35:31 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
21:39:55 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
21:39:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa is already opened

21:40:14 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
21:40:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa is already opened

21:40:26 INFO  : Disconnected from the channel tcfchan#23.
21:40:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:40:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
21:40:27 ERROR : port closed
21:40:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:40:27 ERROR : port closed
21:40:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:40:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
21:40:33 INFO  : 'jtag frequency' command is executed.
21:40:33 INFO  : Context for 'APU' is selected.
21:40:33 INFO  : System reset is completed.
21:40:36 INFO  : 'after 3000' command is executed.
21:40:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
21:40:39 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
21:40:39 INFO  : Context for 'APU' is selected.
21:40:42 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
21:40:42 INFO  : 'configparams force-mem-access 1' command is executed.
21:40:42 INFO  : Context for 'APU' is selected.
21:40:42 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
21:40:43 INFO  : 'ps7_init' command is executed.
21:40:43 INFO  : 'ps7_post_config' command is executed.
21:40:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:43 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:40:43 INFO  : 'configparams force-mem-access 0' command is executed.
21:40:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

21:40:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:43 INFO  : 'con' command is executed.
21:40:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:40:43 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
21:43:43 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
21:43:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa is already opened

21:43:59 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
21:44:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa is already opened

21:44:19 INFO  : Disconnected from the channel tcfchan#26.
21:44:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:44:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
21:44:20 INFO  : 'jtag frequency' command is executed.
21:44:22 INFO  : Context for 'APU' is selected.
21:44:22 INFO  : System reset is completed.
21:44:25 INFO  : 'after 3000' command is executed.
21:44:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
21:44:27 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
21:44:27 INFO  : Context for 'APU' is selected.
21:44:30 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
21:44:30 INFO  : 'configparams force-mem-access 1' command is executed.
21:44:30 INFO  : Context for 'APU' is selected.
21:44:30 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
21:44:31 INFO  : 'ps7_init' command is executed.
21:44:31 INFO  : 'ps7_post_config' command is executed.
21:44:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:31 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:44:32 INFO  : 'configparams force-mem-access 0' command is executed.
21:44:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

21:44:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:44:32 INFO  : 'con' command is executed.
21:44:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:44:32 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
21:51:56 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
21:51:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa is already opened

21:52:10 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
21:52:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa is already opened

21:52:22 INFO  : Disconnected from the channel tcfchan#29.
21:52:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:52:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
21:52:23 INFO  : 'jtag frequency' command is executed.
21:52:23 INFO  : Context for 'APU' is selected.
21:52:24 INFO  : System reset is completed.
21:52:27 INFO  : 'after 3000' command is executed.
21:52:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
21:52:29 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
21:52:29 INFO  : Context for 'APU' is selected.
21:52:32 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
21:52:32 INFO  : 'configparams force-mem-access 1' command is executed.
21:52:32 INFO  : Context for 'APU' is selected.
21:52:32 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
21:52:33 INFO  : 'ps7_init' command is executed.
21:52:33 INFO  : 'ps7_post_config' command is executed.
21:52:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:33 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:52:33 INFO  : 'configparams force-mem-access 0' command is executed.
21:52:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

21:52:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:34 INFO  : 'con' command is executed.
21:52:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:52:34 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
21:52:46 INFO  : Disconnected from the channel tcfchan#32.
21:52:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:52:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
21:52:47 INFO  : 'jtag frequency' command is executed.
21:52:47 INFO  : Context for 'APU' is selected.
21:52:47 INFO  : System reset is completed.
21:52:50 INFO  : 'after 3000' command is executed.
21:52:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
21:52:53 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
21:52:53 INFO  : Context for 'APU' is selected.
21:52:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
21:52:55 INFO  : 'configparams force-mem-access 1' command is executed.
21:52:55 INFO  : Context for 'APU' is selected.
21:52:55 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
21:52:57 INFO  : 'ps7_init' command is executed.
21:52:57 INFO  : 'ps7_post_config' command is executed.
21:52:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:57 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:52:57 INFO  : 'configparams force-mem-access 0' command is executed.
21:52:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

21:52:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:57 INFO  : 'con' command is executed.
21:52:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:52:57 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
21:54:22 INFO  : Disconnected from the channel tcfchan#33.
21:54:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
21:54:23 INFO  : 'jtag frequency' command is executed.
21:54:23 INFO  : Context for 'APU' is selected.
21:54:24 INFO  : System reset is completed.
21:54:27 INFO  : 'after 3000' command is executed.
21:54:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
21:54:29 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
21:54:29 INFO  : Context for 'APU' is selected.
21:54:32 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
21:54:32 INFO  : 'configparams force-mem-access 1' command is executed.
21:54:32 INFO  : Context for 'APU' is selected.
21:54:32 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
21:54:33 INFO  : 'ps7_init' command is executed.
21:54:33 INFO  : 'ps7_post_config' command is executed.
21:54:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:33 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:54:33 INFO  : 'configparams force-mem-access 0' command is executed.
21:54:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

21:54:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:34 INFO  : 'con' command is executed.
21:54:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:54:34 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
22:01:27 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
22:01:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa is already opened

22:01:50 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
22:01:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa is already opened

22:02:16 INFO  : Disconnected from the channel tcfchan#34.
22:02:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:02:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
22:02:18 INFO  : 'jtag frequency' command is executed.
22:02:20 INFO  : Context for 'APU' is selected.
22:02:20 INFO  : System reset is completed.
22:02:23 INFO  : 'after 3000' command is executed.
22:02:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
22:02:25 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
22:02:25 INFO  : Context for 'APU' is selected.
22:02:28 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
22:02:28 INFO  : 'configparams force-mem-access 1' command is executed.
22:02:28 INFO  : Context for 'APU' is selected.
22:02:28 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
22:02:29 INFO  : 'ps7_init' command is executed.
22:02:29 INFO  : 'ps7_post_config' command is executed.
22:02:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:02:30 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:02:30 INFO  : 'configparams force-mem-access 0' command is executed.
22:02:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

22:02:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:02:30 INFO  : 'con' command is executed.
22:02:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:02:30 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
22:15:08 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
22:15:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa is already opened

22:15:24 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
22:15:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa is already opened

22:15:47 INFO  : Disconnected from the channel tcfchan#37.
22:15:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:15:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
22:15:48 INFO  : 'jtag frequency' command is executed.
22:15:48 INFO  : Context for 'APU' is selected.
22:15:48 INFO  : System reset is completed.
22:15:51 INFO  : 'after 3000' command is executed.
22:15:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
22:15:54 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
22:15:54 INFO  : Context for 'APU' is selected.
22:15:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
22:15:57 INFO  : 'configparams force-mem-access 1' command is executed.
22:15:57 INFO  : Context for 'APU' is selected.
22:15:57 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
22:15:58 INFO  : 'ps7_init' command is executed.
22:15:58 INFO  : 'ps7_post_config' command is executed.
22:15:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:58 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:15:58 INFO  : 'configparams force-mem-access 0' command is executed.
22:15:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

22:15:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:58 INFO  : 'con' command is executed.
22:15:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:15:58 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
22:16:40 INFO  : Disconnected from the channel tcfchan#40.
22:16:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:16:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
22:16:41 INFO  : 'jtag frequency' command is executed.
22:16:41 INFO  : Context for 'APU' is selected.
22:16:41 INFO  : System reset is completed.
22:16:44 INFO  : 'after 3000' command is executed.
22:16:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
22:16:46 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
22:16:46 INFO  : Context for 'APU' is selected.
22:16:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
22:16:50 INFO  : 'configparams force-mem-access 1' command is executed.
22:16:50 INFO  : Context for 'APU' is selected.
22:16:50 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
22:16:51 INFO  : 'ps7_init' command is executed.
22:16:51 INFO  : 'ps7_post_config' command is executed.
22:16:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:51 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:16:51 INFO  : 'configparams force-mem-access 0' command is executed.
22:16:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

22:16:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:52 INFO  : 'con' command is executed.
22:16:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:16:52 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
22:17:04 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
22:17:16 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
22:17:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa is already opened

22:17:26 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
22:17:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa is already opened

22:17:38 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
22:17:50 INFO  : Disconnected from the channel tcfchan#41.
22:17:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:17:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
22:17:51 INFO  : 'jtag frequency' command is executed.
22:17:53 INFO  : Context for 'APU' is selected.
22:17:53 INFO  : System reset is completed.
22:17:56 INFO  : 'after 3000' command is executed.
22:17:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
22:17:59 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
22:17:59 INFO  : Context for 'APU' is selected.
22:18:01 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
22:18:01 INFO  : 'configparams force-mem-access 1' command is executed.
22:18:01 INFO  : Context for 'APU' is selected.
22:18:01 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
22:18:03 INFO  : 'ps7_init' command is executed.
22:18:03 INFO  : 'ps7_post_config' command is executed.
22:18:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:03 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:18:03 INFO  : 'configparams force-mem-access 0' command is executed.
22:18:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

22:18:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:03 INFO  : 'con' command is executed.
22:18:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:18:03 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
22:24:18 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
22:24:36 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
22:25:12 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
22:27:17 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
22:27:28 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
22:27:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa is already opened

22:27:36 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
22:27:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa is already opened

22:27:50 INFO  : Disconnected from the channel tcfchan#44.
22:27:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:28:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:28:00 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:28:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:28:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
22:28:07 INFO  : 'jtag frequency' command is executed.
22:28:07 INFO  : Context for 'APU' is selected.
22:28:07 INFO  : System reset is completed.
22:28:10 INFO  : 'after 3000' command is executed.
22:28:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
22:28:12 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
22:28:12 INFO  : Context for 'APU' is selected.
22:28:15 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
22:28:15 INFO  : 'configparams force-mem-access 1' command is executed.
22:28:15 INFO  : Context for 'APU' is selected.
22:28:15 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
22:28:16 INFO  : 'ps7_init' command is executed.
22:28:16 INFO  : 'ps7_post_config' command is executed.
22:28:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:17 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:28:17 INFO  : 'configparams force-mem-access 0' command is executed.
22:28:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

22:28:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:17 INFO  : 'con' command is executed.
22:28:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:28:17 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
22:28:32 INFO  : Disconnected from the channel tcfchan#47.
22:28:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:28:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
22:28:33 INFO  : 'jtag frequency' command is executed.
22:28:33 INFO  : Context for 'APU' is selected.
22:28:33 INFO  : System reset is completed.
22:28:36 INFO  : 'after 3000' command is executed.
22:28:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
22:28:39 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
22:28:39 INFO  : Context for 'APU' is selected.
22:28:42 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
22:28:42 INFO  : 'configparams force-mem-access 1' command is executed.
22:28:42 INFO  : Context for 'APU' is selected.
22:28:42 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
22:28:43 INFO  : 'ps7_init' command is executed.
22:28:43 INFO  : 'ps7_post_config' command is executed.
22:28:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:44 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:28:44 INFO  : 'configparams force-mem-access 0' command is executed.
22:28:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

22:28:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:44 INFO  : 'con' command is executed.
22:28:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:28:44 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
22:29:41 INFO  : Disconnected from the channel tcfchan#48.
22:29:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:29:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
22:29:42 INFO  : 'jtag frequency' command is executed.
22:29:44 INFO  : Context for 'APU' is selected.
22:29:44 INFO  : System reset is completed.
22:29:47 INFO  : 'after 3000' command is executed.
22:29:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
22:29:50 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
22:29:50 INFO  : Context for 'APU' is selected.
22:29:53 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
22:29:53 INFO  : 'configparams force-mem-access 1' command is executed.
22:29:53 INFO  : Context for 'APU' is selected.
22:29:53 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
22:29:54 INFO  : 'ps7_init' command is executed.
22:29:54 INFO  : 'ps7_post_config' command is executed.
22:29:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:54 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:29:54 INFO  : 'configparams force-mem-access 0' command is executed.
22:29:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

22:29:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:55 INFO  : 'con' command is executed.
22:29:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:29:55 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
22:30:19 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
22:30:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa is already opened

22:30:26 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
22:30:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa is already opened

22:30:36 INFO  : Disconnected from the channel tcfchan#49.
22:30:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:30:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
22:30:38 INFO  : 'jtag frequency' command is executed.
22:30:40 INFO  : Context for 'APU' is selected.
22:30:40 INFO  : System reset is completed.
22:30:43 INFO  : 'after 3000' command is executed.
22:30:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
22:30:45 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
22:30:45 INFO  : Context for 'APU' is selected.
22:30:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
22:30:48 INFO  : 'configparams force-mem-access 1' command is executed.
22:30:48 INFO  : Context for 'APU' is selected.
22:30:48 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
22:30:49 INFO  : 'ps7_init' command is executed.
22:30:49 INFO  : 'ps7_post_config' command is executed.
22:30:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:50 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:30:50 INFO  : 'configparams force-mem-access 0' command is executed.
22:30:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

22:30:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:50 INFO  : 'con' command is executed.
22:30:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:30:50 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
22:31:52 INFO  : Result from executing command 'removePlatformRepo': 
22:32:28 INFO  : Result from executing command 'getProjects': All_Sensors_wrapper
22:32:28 INFO  : Result from executing command 'getPlatforms': 
22:32:28 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
22:32:42 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
22:33:05 INFO  : Disconnected from the channel tcfchan#52.
22:33:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:33:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
22:33:06 INFO  : 'jtag frequency' command is executed.
22:33:08 INFO  : Context for 'APU' is selected.
22:33:08 INFO  : System reset is completed.
22:33:11 INFO  : 'after 3000' command is executed.
22:33:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
22:33:14 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
22:33:14 INFO  : Context for 'APU' is selected.
22:33:17 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
22:33:17 INFO  : 'configparams force-mem-access 1' command is executed.
22:33:17 INFO  : Context for 'APU' is selected.
22:33:17 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
22:33:18 INFO  : 'ps7_init' command is executed.
22:33:18 INFO  : 'ps7_post_config' command is executed.
22:33:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:33:19 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:33:19 INFO  : 'configparams force-mem-access 0' command is executed.
22:33:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

22:33:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:33:19 INFO  : 'con' command is executed.
22:33:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:33:19 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
22:40:19 INFO  : Disconnected from the channel tcfchan#57.
22:40:26 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
22:40:35 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
22:40:50 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
22:41:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:41:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
22:41:03 INFO  : 'jtag frequency' command is executed.
22:41:03 INFO  : Context for 'APU' is selected.
22:41:03 INFO  : System reset is completed.
22:41:06 INFO  : 'after 3000' command is executed.
22:41:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
22:41:08 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
22:41:08 INFO  : Context for 'APU' is selected.
22:41:08 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
22:41:08 INFO  : 'configparams force-mem-access 1' command is executed.
22:41:08 INFO  : Context for 'APU' is selected.
22:41:08 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
22:41:09 INFO  : 'ps7_init' command is executed.
22:41:09 INFO  : 'ps7_post_config' command is executed.
22:41:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:10 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:41:10 INFO  : 'configparams force-mem-access 0' command is executed.
22:41:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

22:41:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:10 INFO  : 'con' command is executed.
22:41:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:41:10 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
22:41:43 INFO  : Disconnected from the channel tcfchan#61.
22:41:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:41:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
22:41:44 INFO  : 'jtag frequency' command is executed.
22:41:44 INFO  : Context for 'APU' is selected.
22:41:44 INFO  : System reset is completed.
22:41:47 INFO  : 'after 3000' command is executed.
22:41:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
22:41:49 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
22:41:49 INFO  : Context for 'APU' is selected.
22:41:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
22:41:49 INFO  : 'configparams force-mem-access 1' command is executed.
22:41:49 INFO  : Context for 'APU' is selected.
22:41:49 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
22:41:50 INFO  : 'ps7_init' command is executed.
22:41:50 INFO  : 'ps7_post_config' command is executed.
22:41:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:51 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:41:51 INFO  : 'configparams force-mem-access 0' command is executed.
22:41:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

22:41:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:51 INFO  : 'con' command is executed.
22:41:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:41:51 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
22:42:24 INFO  : Disconnected from the channel tcfchan#62.
22:42:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:42:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
22:42:26 INFO  : 'jtag frequency' command is executed.
22:42:26 INFO  : Context for 'APU' is selected.
22:42:26 INFO  : System reset is completed.
22:42:29 INFO  : 'after 3000' command is executed.
22:42:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
22:42:31 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
22:42:31 INFO  : Context for 'APU' is selected.
22:42:32 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
22:42:32 INFO  : 'configparams force-mem-access 1' command is executed.
22:42:32 INFO  : Context for 'APU' is selected.
22:42:32 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
22:42:33 INFO  : 'ps7_init' command is executed.
22:42:33 INFO  : 'ps7_post_config' command is executed.
22:42:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:42:33 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:42:33 INFO  : 'configparams force-mem-access 0' command is executed.
22:42:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

22:42:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:42:33 INFO  : 'con' command is executed.
22:42:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:42:33 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
22:43:25 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
22:43:51 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
22:44:00 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
22:44:12 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
22:44:30 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
22:44:40 INFO  : Disconnected from the channel tcfchan#63.
22:44:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:44:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
22:44:42 INFO  : 'jtag frequency' command is executed.
22:44:43 INFO  : Context for 'APU' is selected.
22:44:44 INFO  : System reset is completed.
22:44:47 INFO  : 'after 3000' command is executed.
22:44:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
22:44:49 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
22:44:49 INFO  : Context for 'APU' is selected.
22:44:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
22:44:49 INFO  : 'configparams force-mem-access 1' command is executed.
22:44:49 INFO  : Context for 'APU' is selected.
22:44:49 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
22:44:50 INFO  : 'ps7_init' command is executed.
22:44:50 INFO  : 'ps7_post_config' command is executed.
22:44:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:44:51 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:44:51 INFO  : 'configparams force-mem-access 0' command is executed.
22:44:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

22:44:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:44:51 INFO  : 'con' command is executed.
22:44:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:44:51 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
22:45:56 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
22:46:06 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
22:46:19 INFO  : Disconnected from the channel tcfchan#69.
22:46:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:46:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
22:46:21 INFO  : 'jtag frequency' command is executed.
22:46:22 INFO  : Context for 'APU' is selected.
22:46:23 INFO  : System reset is completed.
22:46:26 INFO  : 'after 3000' command is executed.
22:46:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
22:46:28 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
22:46:28 INFO  : Context for 'APU' is selected.
22:46:28 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
22:46:28 INFO  : 'configparams force-mem-access 1' command is executed.
22:46:28 INFO  : Context for 'APU' is selected.
22:46:28 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
22:46:29 INFO  : 'ps7_init' command is executed.
22:46:29 INFO  : 'ps7_post_config' command is executed.
22:46:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:46:29 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:46:29 INFO  : 'configparams force-mem-access 0' command is executed.
22:46:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

22:46:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:46:29 INFO  : 'con' command is executed.
22:46:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:46:29 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
22:47:05 INFO  : Disconnected from the channel tcfchan#72.
22:47:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:47:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
22:47:06 INFO  : 'jtag frequency' command is executed.
22:47:08 INFO  : Context for 'APU' is selected.
22:47:08 INFO  : System reset is completed.
22:47:11 INFO  : 'after 3000' command is executed.
22:47:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
22:47:13 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
22:47:13 INFO  : Context for 'APU' is selected.
22:47:13 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
22:47:13 INFO  : 'configparams force-mem-access 1' command is executed.
22:47:13 INFO  : Context for 'APU' is selected.
22:47:13 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
22:47:14 INFO  : 'ps7_init' command is executed.
22:47:14 INFO  : 'ps7_post_config' command is executed.
22:47:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:47:15 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:47:15 INFO  : 'configparams force-mem-access 0' command is executed.
22:47:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

22:47:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:47:15 INFO  : 'con' command is executed.
22:47:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:47:15 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
22:48:05 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
22:48:23 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
22:48:39 INFO  : Disconnected from the channel tcfchan#73.
22:48:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:48:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
22:48:40 INFO  : 'jtag frequency' command is executed.
22:48:40 INFO  : Context for 'APU' is selected.
22:48:40 INFO  : System reset is completed.
22:48:43 INFO  : 'after 3000' command is executed.
22:48:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
22:48:46 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
22:48:46 INFO  : Context for 'APU' is selected.
22:48:46 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
22:48:46 INFO  : 'configparams force-mem-access 1' command is executed.
22:48:46 INFO  : Context for 'APU' is selected.
22:48:46 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
22:48:46 INFO  : 'ps7_init' command is executed.
22:48:46 INFO  : 'ps7_post_config' command is executed.
22:48:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:47 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:48:47 INFO  : 'configparams force-mem-access 0' command is executed.
22:48:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

22:48:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:47 INFO  : 'con' command is executed.
22:48:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:48:47 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
22:49:29 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
22:49:49 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
22:50:06 INFO  : Disconnected from the channel tcfchan#76.
22:50:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:50:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
22:50:08 INFO  : 'jtag frequency' command is executed.
22:50:10 INFO  : Context for 'APU' is selected.
22:50:10 INFO  : System reset is completed.
22:50:13 INFO  : 'after 3000' command is executed.
22:50:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
22:50:15 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
22:50:15 INFO  : Context for 'APU' is selected.
22:50:15 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
22:50:15 INFO  : 'configparams force-mem-access 1' command is executed.
22:50:15 INFO  : Context for 'APU' is selected.
22:50:15 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
22:50:16 INFO  : 'ps7_init' command is executed.
22:50:16 INFO  : 'ps7_post_config' command is executed.
22:50:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:50:16 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:50:16 INFO  : 'configparams force-mem-access 0' command is executed.
22:50:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

22:50:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:50:17 INFO  : 'con' command is executed.
22:50:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:50:17 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
22:52:07 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
22:52:23 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
22:52:37 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
22:52:50 INFO  : Disconnected from the channel tcfchan#79.
22:52:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:52:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
22:52:51 INFO  : 'jtag frequency' command is executed.
22:52:52 INFO  : Context for 'APU' is selected.
22:52:52 INFO  : System reset is completed.
22:52:55 INFO  : 'after 3000' command is executed.
22:52:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
22:52:57 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
22:52:57 INFO  : Context for 'APU' is selected.
22:52:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
22:52:57 INFO  : 'configparams force-mem-access 1' command is executed.
22:52:57 INFO  : Context for 'APU' is selected.
22:52:57 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
22:52:58 INFO  : 'ps7_init' command is executed.
22:52:59 INFO  : 'ps7_post_config' command is executed.
22:52:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:52:59 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:52:59 INFO  : 'configparams force-mem-access 0' command is executed.
22:52:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

22:52:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:52:59 INFO  : 'con' command is executed.
22:52:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:52:59 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
22:53:31 INFO  : Disconnected from the channel tcfchan#82.
22:53:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:53:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:53:41 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:53:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:53:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
22:53:49 INFO  : 'jtag frequency' command is executed.
22:53:49 INFO  : Context for 'APU' is selected.
22:53:49 INFO  : System reset is completed.
22:53:52 INFO  : 'after 3000' command is executed.
22:53:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
22:53:54 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
22:53:54 INFO  : Context for 'APU' is selected.
22:53:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
22:53:54 INFO  : 'configparams force-mem-access 1' command is executed.
22:53:54 INFO  : Context for 'APU' is selected.
22:53:54 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
22:53:55 INFO  : 'ps7_init' command is executed.
22:53:55 INFO  : 'ps7_post_config' command is executed.
22:53:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:56 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:53:56 INFO  : 'configparams force-mem-access 0' command is executed.
22:53:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

22:53:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:56 INFO  : 'con' command is executed.
22:53:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:53:56 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
22:54:27 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
22:54:41 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
22:54:58 INFO  : Disconnected from the channel tcfchan#83.
22:54:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:54:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
22:55:00 ERROR : port closed
22:55:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:55:00 ERROR : port closed
22:55:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:55:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
22:55:05 INFO  : 'jtag frequency' command is executed.
22:55:05 INFO  : Context for 'APU' is selected.
22:55:05 INFO  : System reset is completed.
22:55:08 INFO  : 'after 3000' command is executed.
22:55:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
22:55:11 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
22:55:11 INFO  : Context for 'APU' is selected.
22:55:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
22:55:11 INFO  : 'configparams force-mem-access 1' command is executed.
22:55:11 INFO  : Context for 'APU' is selected.
22:55:11 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
22:55:12 INFO  : 'ps7_init' command is executed.
22:55:12 INFO  : 'ps7_post_config' command is executed.
22:55:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:55:12 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:55:12 INFO  : 'configparams force-mem-access 0' command is executed.
22:55:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

22:55:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:55:12 INFO  : 'con' command is executed.
22:55:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:55:12 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
22:56:09 INFO  : Disconnected from the channel tcfchan#86.
22:56:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:56:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
22:56:11 INFO  : 'jtag frequency' command is executed.
22:56:11 INFO  : Context for 'APU' is selected.
22:56:11 INFO  : System reset is completed.
22:56:14 INFO  : 'after 3000' command is executed.
22:56:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
22:56:16 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
22:56:16 INFO  : Context for 'APU' is selected.
22:56:16 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
22:56:16 INFO  : 'configparams force-mem-access 1' command is executed.
22:56:16 INFO  : Context for 'APU' is selected.
22:56:16 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
22:56:17 INFO  : 'ps7_init' command is executed.
22:56:17 INFO  : 'ps7_post_config' command is executed.
22:56:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:56:17 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:56:17 INFO  : 'configparams force-mem-access 0' command is executed.
22:56:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

22:56:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:56:18 INFO  : 'con' command is executed.
22:56:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:56:18 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
22:57:03 INFO  : Disconnected from the channel tcfchan#87.
22:57:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:57:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
22:57:04 INFO  : 'jtag frequency' command is executed.
22:57:06 INFO  : Context for 'APU' is selected.
22:57:06 INFO  : System reset is completed.
22:57:09 INFO  : 'after 3000' command is executed.
22:57:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
22:57:12 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
22:57:12 INFO  : Context for 'APU' is selected.
22:57:12 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
22:57:12 INFO  : 'configparams force-mem-access 1' command is executed.
22:57:12 INFO  : Context for 'APU' is selected.
22:57:12 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
22:57:13 INFO  : 'ps7_init' command is executed.
22:57:13 INFO  : 'ps7_post_config' command is executed.
22:57:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:57:13 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:57:13 INFO  : 'configparams force-mem-access 0' command is executed.
22:57:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

22:57:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:57:13 INFO  : 'con' command is executed.
22:57:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:57:13 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
22:57:22 INFO  : Disconnected from the channel tcfchan#88.
22:57:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:57:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
22:57:23 INFO  : 'jtag frequency' command is executed.
22:57:25 INFO  : Context for 'APU' is selected.
22:57:25 INFO  : System reset is completed.
22:57:28 INFO  : 'after 3000' command is executed.
22:57:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
22:57:30 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
22:57:30 INFO  : Context for 'APU' is selected.
22:57:30 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
22:57:30 INFO  : 'configparams force-mem-access 1' command is executed.
22:57:30 INFO  : Context for 'APU' is selected.
22:57:30 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
22:57:31 INFO  : 'ps7_init' command is executed.
22:57:31 INFO  : 'ps7_post_config' command is executed.
22:57:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:57:32 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:57:32 INFO  : 'configparams force-mem-access 0' command is executed.
22:57:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

22:57:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:57:32 INFO  : 'con' command is executed.
22:57:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:57:32 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
22:57:39 INFO  : Disconnected from the channel tcfchan#89.
22:57:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:57:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
22:57:40 ERROR : port closed
22:57:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:57:40 ERROR : port closed
22:57:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:57:44 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
22:57:44 INFO  : 'jtag frequency' command is executed.
22:57:44 INFO  : Context for 'APU' is selected.
22:57:44 INFO  : System reset is completed.
22:57:47 INFO  : 'after 3000' command is executed.
22:57:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
22:57:49 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
22:57:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:57:49 INFO  : Context for 'APU' is selected.
22:57:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
22:57:50 INFO  : 'configparams force-mem-access 1' command is executed.
22:57:50 INFO  : Context for 'APU' is selected.
22:57:50 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
22:57:50 INFO  : 'ps7_init' command is executed.
22:57:50 INFO  : 'ps7_post_config' command is executed.
22:57:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:57:51 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:57:51 INFO  : 'configparams force-mem-access 0' command is executed.
22:57:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

22:57:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
22:57:51 INFO  : 'jtag frequency' command is executed.
22:57:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:57:51 INFO  : Context for 'APU' is selected.
22:57:51 INFO  : 'con' command is executed.
22:57:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:57:51 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
22:57:51 INFO  : System reset is completed.
22:57:54 INFO  : 'after 3000' command is executed.
22:57:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
22:57:57 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
22:57:57 INFO  : Context for 'APU' is selected.
22:57:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
22:57:57 INFO  : 'configparams force-mem-access 1' command is executed.
22:57:57 INFO  : Context for 'APU' is selected.
22:57:57 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
22:57:58 INFO  : 'ps7_init' command is executed.
22:57:58 INFO  : 'ps7_post_config' command is executed.
22:57:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:57:58 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:57:58 INFO  : 'configparams force-mem-access 0' command is executed.
22:57:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

22:57:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:57:58 INFO  : 'con' command is executed.
22:57:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:57:58 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
23:01:45 INFO  : Disconnected from the channel tcfchan#90.
23:01:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:01:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
23:01:46 INFO  : 'jtag frequency' command is executed.
23:01:46 INFO  : Context for 'APU' is selected.
23:01:46 INFO  : System reset is completed.
23:01:50 INFO  : 'after 3000' command is executed.
23:01:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
23:01:52 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
23:01:52 INFO  : Context for 'APU' is selected.
23:01:52 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
23:01:52 INFO  : 'configparams force-mem-access 1' command is executed.
23:01:52 INFO  : Context for 'APU' is selected.
23:01:52 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
23:01:53 INFO  : 'ps7_init' command is executed.
23:01:53 INFO  : 'ps7_post_config' command is executed.
23:01:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:01:53 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:01:54 INFO  : 'configparams force-mem-access 0' command is executed.
23:01:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

23:01:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:01:54 INFO  : 'con' command is executed.
23:01:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:01:54 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
23:02:10 INFO  : Disconnected from the channel tcfchan#91.
23:02:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:02:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
23:02:12 INFO  : 'jtag frequency' command is executed.
23:02:12 INFO  : Context for 'APU' is selected.
23:02:12 INFO  : System reset is completed.
23:02:15 INFO  : 'after 3000' command is executed.
23:02:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
23:02:17 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
23:02:17 INFO  : Context for 'APU' is selected.
23:02:17 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
23:02:17 INFO  : 'configparams force-mem-access 1' command is executed.
23:02:17 INFO  : Context for 'APU' is selected.
23:02:17 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
23:02:18 INFO  : 'ps7_init' command is executed.
23:02:18 INFO  : 'ps7_post_config' command is executed.
23:02:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:02:19 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:02:19 INFO  : 'configparams force-mem-access 0' command is executed.
23:02:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

23:02:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:02:19 INFO  : 'con' command is executed.
23:02:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:02:19 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
23:02:57 INFO  : Disconnected from the channel tcfchan#92.
23:02:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:02:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
23:02:58 INFO  : 'jtag frequency' command is executed.
23:02:58 INFO  : Context for 'APU' is selected.
23:02:58 INFO  : System reset is completed.
23:03:01 INFO  : 'after 3000' command is executed.
23:03:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
23:03:04 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
23:03:04 INFO  : Context for 'APU' is selected.
23:03:04 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
23:03:04 INFO  : 'configparams force-mem-access 1' command is executed.
23:03:04 INFO  : Context for 'APU' is selected.
23:03:04 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
23:03:05 INFO  : 'ps7_init' command is executed.
23:03:05 INFO  : 'ps7_post_config' command is executed.
23:03:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:05 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:03:05 INFO  : 'configparams force-mem-access 0' command is executed.
23:03:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

23:03:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:05 INFO  : 'con' command is executed.
23:03:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:03:05 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
23:03:11 INFO  : Disconnected from the channel tcfchan#93.
23:03:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:03:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
23:03:12 INFO  : 'jtag frequency' command is executed.
23:03:12 INFO  : Context for 'APU' is selected.
23:03:12 INFO  : System reset is completed.
23:03:15 INFO  : 'after 3000' command is executed.
23:03:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
23:03:18 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
23:03:18 INFO  : Context for 'APU' is selected.
23:03:18 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
23:03:18 INFO  : 'configparams force-mem-access 1' command is executed.
23:03:18 INFO  : Context for 'APU' is selected.
23:03:18 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
23:03:18 INFO  : 'ps7_init' command is executed.
23:03:18 INFO  : 'ps7_post_config' command is executed.
23:03:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:19 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:03:19 INFO  : 'configparams force-mem-access 0' command is executed.
23:03:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

23:03:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:19 INFO  : 'con' command is executed.
23:03:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:03:19 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
23:03:33 INFO  : Disconnected from the channel tcfchan#94.
23:03:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:03:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
23:03:34 INFO  : 'jtag frequency' command is executed.
23:03:34 INFO  : Context for 'APU' is selected.
23:03:34 INFO  : System reset is completed.
23:03:37 INFO  : 'after 3000' command is executed.
23:03:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
23:03:40 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
23:03:40 INFO  : Context for 'APU' is selected.
23:03:40 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
23:03:40 INFO  : 'configparams force-mem-access 1' command is executed.
23:03:40 INFO  : Context for 'APU' is selected.
23:03:40 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
23:03:40 INFO  : 'ps7_init' command is executed.
23:03:41 INFO  : 'ps7_post_config' command is executed.
23:03:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:41 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:03:41 INFO  : 'configparams force-mem-access 0' command is executed.
23:03:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

23:03:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:41 INFO  : 'con' command is executed.
23:03:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:03:41 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
23:04:28 INFO  : Disconnected from the channel tcfchan#95.
23:04:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:04:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
23:04:29 INFO  : 'jtag frequency' command is executed.
23:04:29 INFO  : Context for 'APU' is selected.
23:04:29 INFO  : System reset is completed.
23:04:32 INFO  : 'after 3000' command is executed.
23:04:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
23:04:34 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
23:04:34 INFO  : Context for 'APU' is selected.
23:04:34 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
23:04:34 INFO  : 'configparams force-mem-access 1' command is executed.
23:04:34 INFO  : Context for 'APU' is selected.
23:04:34 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
23:04:35 INFO  : 'ps7_init' command is executed.
23:04:35 INFO  : 'ps7_post_config' command is executed.
23:04:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:04:35 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:04:35 INFO  : 'configparams force-mem-access 0' command is executed.
23:04:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

23:04:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:04:36 INFO  : 'con' command is executed.
23:04:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:04:36 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
23:09:02 INFO  : Disconnected from the channel tcfchan#96.
23:09:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:09:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
23:09:03 INFO  : 'jtag frequency' command is executed.
23:09:04 INFO  : Context for 'APU' is selected.
23:09:04 INFO  : System reset is completed.
23:09:07 INFO  : 'after 3000' command is executed.
23:09:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
23:09:09 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
23:09:09 INFO  : Context for 'APU' is selected.
23:09:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
23:09:09 INFO  : 'configparams force-mem-access 1' command is executed.
23:09:09 INFO  : Context for 'APU' is selected.
23:09:09 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
23:09:10 INFO  : 'ps7_init' command is executed.
23:09:10 INFO  : 'ps7_post_config' command is executed.
23:09:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:09:11 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:09:11 INFO  : 'configparams force-mem-access 0' command is executed.
23:09:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

23:09:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:09:11 INFO  : 'con' command is executed.
23:09:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:09:11 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
23:09:22 INFO  : Disconnected from the channel tcfchan#97.
23:09:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:09:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
23:09:24 INFO  : 'jtag frequency' command is executed.
23:09:24 INFO  : Context for 'APU' is selected.
23:09:24 INFO  : System reset is completed.
23:09:27 INFO  : 'after 3000' command is executed.
23:09:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
23:09:29 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
23:09:29 INFO  : Context for 'APU' is selected.
23:09:29 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
23:09:29 INFO  : 'configparams force-mem-access 1' command is executed.
23:09:29 INFO  : Context for 'APU' is selected.
23:09:29 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
23:09:30 INFO  : 'ps7_init' command is executed.
23:09:30 INFO  : 'ps7_post_config' command is executed.
23:09:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:09:30 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:09:31 INFO  : 'configparams force-mem-access 0' command is executed.
23:09:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

23:09:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:09:31 INFO  : 'con' command is executed.
23:09:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:09:31 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
23:09:44 INFO  : Disconnected from the channel tcfchan#98.
23:09:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:09:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
23:09:45 INFO  : 'jtag frequency' command is executed.
23:09:45 INFO  : Context for 'APU' is selected.
23:09:45 INFO  : System reset is completed.
23:09:48 INFO  : 'after 3000' command is executed.
23:09:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
23:09:51 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
23:09:51 INFO  : Context for 'APU' is selected.
23:09:51 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
23:09:51 INFO  : 'configparams force-mem-access 1' command is executed.
23:09:51 INFO  : Context for 'APU' is selected.
23:09:51 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
23:09:52 INFO  : 'ps7_init' command is executed.
23:09:52 INFO  : 'ps7_post_config' command is executed.
23:09:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:09:52 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:09:52 INFO  : 'configparams force-mem-access 0' command is executed.
23:09:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

23:09:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:09:52 INFO  : 'con' command is executed.
23:09:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:09:52 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
23:43:05 INFO  : Disconnected from the channel tcfchan#99.
23:43:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:43:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
23:43:06 INFO  : 'jtag frequency' command is executed.
23:43:06 INFO  : Context for 'APU' is selected.
23:43:06 INFO  : System reset is completed.
23:43:09 INFO  : 'after 3000' command is executed.
23:43:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
23:43:11 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
23:43:12 INFO  : Context for 'APU' is selected.
23:43:12 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
23:43:12 INFO  : 'configparams force-mem-access 1' command is executed.
23:43:12 INFO  : Context for 'APU' is selected.
23:43:12 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
23:43:12 INFO  : 'ps7_init' command is executed.
23:43:12 INFO  : 'ps7_post_config' command is executed.
23:43:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:43:12 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:43:13 INFO  : 'configparams force-mem-access 0' command is executed.
23:43:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

23:43:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:43:13 INFO  : 'con' command is executed.
23:43:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:43:13 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
23:49:05 INFO  : Disconnected from the channel tcfchan#100.
13:07:58 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\temp_xsdb_launch_script.tcl
13:08:01 INFO  : Registering command handlers for Vitis TCF services
13:08:01 INFO  : Platform repository initialization has completed.
13:08:03 INFO  : XSCT server has started successfully.
13:08:03 INFO  : Successfully done setting XSCT server connection channel  
13:08:03 INFO  : plnx-install-location is set to ''
13:08:06 INFO  : Successfully done setting workspace for the tool. 
13:08:06 INFO  : Successfully done query RDI_DATADIR 
16:22:02 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\temp_xsdb_launch_script.tcl
16:22:07 INFO  : XSCT server has started successfully.
16:22:07 INFO  : Successfully done setting XSCT server connection channel  
16:22:07 INFO  : plnx-install-location is set to ''
16:22:07 INFO  : Successfully done setting workspace for the tool. 
16:22:27 INFO  : Registering command handlers for Vitis TCF services
16:22:27 INFO  : Platform repository initialization has completed.
16:22:31 INFO  : Successfully done query RDI_DATADIR 
16:23:37 INFO  : Result from executing command 'getProjects': All_Sensors_wrapper
16:23:37 INFO  : Result from executing command 'getPlatforms': All_Sensors_wrapper|C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/All_Sensors_wrapper.xpfm
16:23:38 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
16:24:10 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
16:24:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
16:24:52 INFO  : 'jtag frequency' command is executed.
16:24:52 INFO  : Context for 'APU' is selected.
16:24:52 INFO  : System reset is completed.
16:24:55 INFO  : 'after 3000' command is executed.
16:24:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
16:24:58 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
16:24:58 INFO  : Context for 'APU' is selected.
16:24:58 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
16:24:58 INFO  : 'configparams force-mem-access 1' command is executed.
16:24:58 INFO  : Context for 'APU' is selected.
16:24:58 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
16:24:59 INFO  : 'ps7_init' command is executed.
16:24:59 INFO  : 'ps7_post_config' command is executed.
16:24:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:59 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:24:59 INFO  : 'configparams force-mem-access 0' command is executed.
16:24:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

16:24:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:59 INFO  : 'con' command is executed.
16:24:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:24:59 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
16:40:08 INFO  : Disconnected from the channel tcfchan#4.
16:40:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:40:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
16:40:09 INFO  : 'jtag frequency' command is executed.
16:40:09 INFO  : Context for 'APU' is selected.
16:40:09 INFO  : System reset is completed.
16:40:12 INFO  : 'after 3000' command is executed.
16:40:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
16:40:14 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
16:40:14 INFO  : Context for 'APU' is selected.
16:40:14 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
16:40:14 INFO  : 'configparams force-mem-access 1' command is executed.
16:40:14 INFO  : Context for 'APU' is selected.
16:40:14 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
16:40:15 INFO  : 'ps7_init' command is executed.
16:40:15 INFO  : 'ps7_post_config' command is executed.
16:40:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:16 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:40:16 INFO  : 'configparams force-mem-access 0' command is executed.
16:40:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

16:40:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:16 INFO  : 'con' command is executed.
16:40:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:40:16 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
16:41:22 INFO  : Hardware specification for platform project 'All_Sensors_wrapper' is updated.
16:41:33 INFO  : Result from executing command 'getProjects': All_Sensors_wrapper
16:41:33 INFO  : Result from executing command 'getPlatforms': All_Sensors_wrapper|C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/All_Sensors_wrapper.xpfm
16:41:34 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
16:41:37 INFO  : The hardware specification used by project 'application_project_all_sensors' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
16:41:37 INFO  : The file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors\_ide\bitstream\All_Sensors_wrapper.bit' stored in project is removed.
16:41:37 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors\_ide\bitstream' in project 'application_project_all_sensors'.
16:41:37 INFO  : The file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors\_ide\psinit\ps7_init.tcl' stored in project is removed.
16:41:45 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors\_ide\psinit' in project 'application_project_all_sensors'.
16:42:00 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
16:42:17 INFO  : Disconnected from the channel tcfchan#5.
16:42:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:42:27 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:42:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
16:42:35 INFO  : 'jtag frequency' command is executed.
16:42:35 INFO  : Context for 'APU' is selected.
16:42:35 INFO  : System reset is completed.
16:42:38 INFO  : 'after 3000' command is executed.
16:42:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
16:42:40 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
16:42:40 INFO  : Context for 'APU' is selected.
16:42:40 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
16:42:40 INFO  : 'configparams force-mem-access 1' command is executed.
16:42:41 INFO  : Context for 'APU' is selected.
16:42:41 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
16:42:41 INFO  : 'ps7_init' command is executed.
16:42:41 INFO  : 'ps7_post_config' command is executed.
16:42:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:41 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:42:42 INFO  : 'configparams force-mem-access 0' command is executed.
16:42:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

16:42:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:42 INFO  : 'con' command is executed.
16:42:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:42:42 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
16:42:56 INFO  : Disconnected from the channel tcfchan#9.
16:42:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
16:42:57 INFO  : 'jtag frequency' command is executed.
16:42:59 INFO  : Context for 'APU' is selected.
16:42:59 INFO  : System reset is completed.
16:43:02 INFO  : 'after 3000' command is executed.
16:43:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
16:43:05 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
16:43:05 INFO  : Context for 'APU' is selected.
16:43:05 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
16:43:05 INFO  : 'configparams force-mem-access 1' command is executed.
16:43:05 INFO  : Context for 'APU' is selected.
16:43:05 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
16:43:05 INFO  : 'ps7_init' command is executed.
16:43:05 INFO  : 'ps7_post_config' command is executed.
16:43:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:06 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:43:06 INFO  : 'configparams force-mem-access 0' command is executed.
16:43:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

16:43:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:06 INFO  : 'con' command is executed.
16:43:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:43:06 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
16:54:18 INFO  : Disconnected from the channel tcfchan#10.
23:33:57 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\temp_xsdb_launch_script.tcl
23:34:01 INFO  : XSCT server has started successfully.
23:34:01 INFO  : plnx-install-location is set to ''
23:34:01 INFO  : Successfully done setting XSCT server connection channel  
23:34:01 INFO  : Successfully done setting workspace for the tool. 
23:34:21 INFO  : Platform repository initialization has completed.
23:34:24 INFO  : Registering command handlers for Vitis TCF services
23:34:29 INFO  : Successfully done query RDI_DATADIR 
23:46:44 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
23:50:22 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
23:50:59 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
23:51:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa is already opened

23:51:16 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
23:51:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa is already opened

23:51:48 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
23:51:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa is already opened

23:52:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:52:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
23:52:18 INFO  : 'jtag frequency' command is executed.
23:52:18 INFO  : Context for 'APU' is selected.
23:52:18 INFO  : System reset is completed.
23:52:21 INFO  : 'after 3000' command is executed.
23:52:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
23:52:24 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
23:52:24 INFO  : Context for 'APU' is selected.
23:52:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
23:52:24 INFO  : 'configparams force-mem-access 1' command is executed.
23:52:24 INFO  : Context for 'APU' is selected.
23:52:24 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
23:52:25 INFO  : 'ps7_init' command is executed.
23:52:25 INFO  : 'ps7_post_config' command is executed.
23:52:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:52:26 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:52:26 INFO  : 'configparams force-mem-access 0' command is executed.
23:52:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

23:52:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:52:26 INFO  : 'con' command is executed.
23:52:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:52:26 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
00:14:14 INFO  : Disconnected from the channel tcfchan#4.
00:14:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:14:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
00:14:15 INFO  : 'jtag frequency' command is executed.
00:14:15 INFO  : Context for 'APU' is selected.
00:14:15 INFO  : System reset is completed.
00:14:18 INFO  : 'after 3000' command is executed.
00:14:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
00:14:20 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
00:14:20 INFO  : Context for 'APU' is selected.
00:14:23 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
00:14:23 INFO  : 'configparams force-mem-access 1' command is executed.
00:14:23 INFO  : Context for 'APU' is selected.
00:14:23 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
00:14:24 INFO  : 'ps7_init' command is executed.
00:14:24 INFO  : 'ps7_post_config' command is executed.
00:14:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:14:25 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:14:25 INFO  : 'configparams force-mem-access 0' command is executed.
00:14:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

00:14:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:14:25 INFO  : 'con' command is executed.
00:14:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:14:25 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
00:16:36 INFO  : Disconnected from the channel tcfchan#5.
00:36:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:36:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
00:36:42 INFO  : 'jtag frequency' command is executed.
00:36:42 INFO  : Context for 'APU' is selected.
00:36:42 INFO  : System reset is completed.
00:36:45 INFO  : 'after 3000' command is executed.
00:36:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
00:36:47 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
00:36:47 INFO  : Context for 'APU' is selected.
00:36:50 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
00:36:50 INFO  : 'configparams force-mem-access 1' command is executed.
00:36:51 INFO  : Context for 'APU' is selected.
00:36:51 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
00:36:51 INFO  : 'ps7_init' command is executed.
00:36:51 INFO  : 'ps7_post_config' command is executed.
00:36:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:52 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:36:52 INFO  : 'configparams force-mem-access 0' command is executed.
00:36:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

00:36:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:52 INFO  : 'con' command is executed.
00:36:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:36:52 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
00:42:00 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
00:42:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa is already opened

00:42:12 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
00:42:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa is already opened

00:42:30 INFO  : Disconnected from the channel tcfchan#6.
00:42:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:42:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
00:42:31 INFO  : 'jtag frequency' command is executed.
00:42:31 INFO  : Context for 'APU' is selected.
00:42:31 INFO  : System reset is completed.
00:42:34 INFO  : 'after 3000' command is executed.
00:42:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
00:42:36 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit"
00:42:36 INFO  : Context for 'APU' is selected.
00:42:39 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa'.
00:42:39 INFO  : 'configparams force-mem-access 1' command is executed.
00:42:39 INFO  : Context for 'APU' is selected.
00:42:39 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl' is done.
00:42:40 INFO  : 'ps7_init' command is executed.
00:42:40 INFO  : 'ps7_post_config' command is executed.
00:42:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:41 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:42:41 INFO  : 'configparams force-mem-access 0' command is executed.
00:42:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/bitstream/All_Sensors_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/All_Sensors_wrapper/export/All_Sensors_wrapper/hw/All_Sensors_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/All_Sensors/application_project_all_sensors/Debug/application_project_all_sensors.elf
configparams force-mem-access 0
----------------End of Script----------------

00:42:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:41 INFO  : 'con' command is executed.
00:42:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:42:41 INFO  : Launch script is exported to file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\All_Sensors\application_project_all_sensors_system\_ide\scripts\debugger_application_project_all_sensors-default.tcl'
00:45:27 INFO  : Disconnected from the channel tcfchan#9.
19:24:19 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Github Graduate Project\FPGA-Code\Sensors\Vitis\All_Sensors\temp_xsdb_launch_script.tcl
19:24:24 ERROR : Workspace location C:\Users\luisr\Desktop\Github Graduate Project\FPGA-Code\Sensors\Vitis\All_Sensors contains spaces. Please switch to a workspace without spaces in its path.
19:24:26 INFO  : Registering command handlers for Vitis TCF services
19:24:26 ERROR : Error encountered while initializing user repository paths
Reason: No Platforms Found.


19:24:26 INFO  : Platform repository initialization has completed.
19:24:28 ERROR : (XSDB Server)couldn't read file "C:\Users\luisr\Desktop\Github": no such file or directory

19:27:58 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Github Graduate Project\FPGA-Code\Sensors\Vitis\All_Sensors\temp_xsdb_launch_script.tcl
19:28:01 ERROR : Workspace location C:\Users\luisr\Desktop\Github Graduate Project\FPGA-Code\Sensors\Vitis\All_Sensors contains spaces. Please switch to a workspace without spaces in its path.
19:28:01 ERROR : (XSDB Server)couldn't read file "C:\Users\luisr\Desktop\Github": no such file or directory
19:28:01 ERROR : (XSDB Server)

19:28:02 INFO  : Registering command handlers for Vitis TCF services
19:28:02 INFO  : Platform repository initialization has completed.
19:28:32 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
19:31:54 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Github Graduate Project\FPGA-Code\Sensors\Vitis\All_Sensors\temp_xsdb_launch_script.tcl
19:31:57 ERROR : Workspace location C:\Users\luisr\Desktop\Github Graduate Project\FPGA-Code\Sensors\Vitis\All_Sensors contains spaces. Please switch to a workspace without spaces in its path.
19:31:58 INFO  : Registering command handlers for Vitis TCF services
19:31:58 INFO  : Platform repository initialization has completed.
19:31:58 ERROR : (XSDB Server)couldn't read file "C:\Users\luisr\Desktop\Github": no such file or directory

19:32:14 INFO  : Checking for BSP changes to sync application flags for project 'application_project_all_sensors'...
