// Seed: 2094600810
module module_0 (
    input wire id_0,
    input wire id_1,
    input supply1 id_2,
    input tri1 id_3,
    input tri1 id_4
);
  supply1 id_6 = 1;
  assign id_7 = id_4;
  assign id_6 = 1;
  wire id_8;
  bit  id_9;
  bit  id_10;
  id_11 :
  assert property (@(id_10 or posedge id_9) -1'd0) id_10 <= 1;
  wire id_12;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    input supply0 id_2,
    input supply1 id_3,
    input wand id_4,
    input tri1 id_5,
    output wire id_6
);
  supply0 id_8 = 'h0;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_0,
      id_3
  );
  assign modCall_1.id_9 = 0;
endmodule
