{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650919575363 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650919575364 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 25 15:46:15 2022 " "Processing started: Mon Apr 25 15:46:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650919575364 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1650919575364 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hw12 -c hw12 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off hw12 -c hw12 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1650919575364 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1650919576021 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1650919576021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_inferred_16g_x32_hw12.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ram_inferred_16g_x32_hw12.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_inferred_16g_x32_hw12-behavioral " "Found design unit 1: ram_inferred_16g_x32_hw12-behavioral" {  } { { "ram_inferred_16g_x32_hw12.vhdl" "" { Text "C:/ce1911/homework/hwC/ram_inferred_16g_x32_hw12.vhdl" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650919589507 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_inferred_16g_x32_hw12 " "Found entity 1: ram_inferred_16g_x32_hw12" {  } { { "ram_inferred_16g_x32_hw12.vhdl" "" { Text "C:/ce1911/homework/hwC/ram_inferred_16g_x32_hw12.vhdl" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650919589507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1650919589507 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ram_inferred_16g_x32_hw12 " "Elaborating entity \"ram_inferred_16g_x32_hw12\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1650919589557 ""}
