<h1 style="text-decoration: none;text-align: left;margin-left: 0.0px;" id="DMIv3.0Testplan-History"><style>[data-colorid=qkpxu283u4]{color:#333333} html[data-color-mode=dark] [data-colorid=qkpxu283u4]{color:#cccccc}[data-colorid=z6qgfaubts]{color:#333333} html[data-color-mode=dark] [data-colorid=z6qgfaubts]{color:#cccccc}[data-colorid=bxgp5qw0bk]{color:#002000} html[data-color-mode=dark] [data-colorid=bxgp5qw0bk]{color:#dfffdf}[data-colorid=cincdlkzdp]{color:#333333} html[data-color-mode=dark] [data-colorid=cincdlkzdp]{color:#cccccc}[data-colorid=d0s8rinrpc]{color:#333333} html[data-color-mode=dark] [data-colorid=d0s8rinrpc]{color:#cccccc}[data-colorid=zxlq3o3rv9]{color:#333333} html[data-color-mode=dark] [data-colorid=zxlq3o3rv9]{color:#cccccc}[data-colorid=ttpizguxv0]{color:#333333} html[data-color-mode=dark] [data-colorid=ttpizguxv0]{color:#cccccc}[data-colorid=y418qzkadi]{color:#333333} html[data-color-mode=dark] [data-colorid=y418qzkadi]{color:#cccccc}[data-colorid=lm3245flhj]{color:#333333} html[data-color-mode=dark] [data-colorid=lm3245flhj]{color:#cccccc}[data-colorid=mcoosoulpq]{color:#333333} html[data-color-mode=dark] [data-colorid=mcoosoulpq]{color:#cccccc}[data-colorid=snep6u3sza]{color:#001002} html[data-color-mode=dark] [data-colorid=snep6u3sza]{color:#effff1}[data-colorid=t3lfozhxqj]{color:#333333} html[data-color-mode=dark] [data-colorid=t3lfozhxqj]{color:#cccccc}[data-colorid=av80gn6wy2]{color:#333333} html[data-color-mode=dark] [data-colorid=av80gn6wy2]{color:#cccccc}[data-colorid=v28uyjby2b]{color:#333333} html[data-color-mode=dark] [data-colorid=v28uyjby2b]{color:#cccccc}[data-colorid=p44z4ga945]{color:#333333} html[data-color-mode=dark] [data-colorid=p44z4ga945]{color:#cccccc}[data-colorid=y64nqgtvlt]{color:#333333} html[data-color-mode=dark] [data-colorid=y64nqgtvlt]{color:#cccccc}[data-colorid=vyiejl6fya]{color:#333333} html[data-color-mode=dark] [data-colorid=vyiejl6fya]{color:#cccccc}[data-colorid=gb4qohugrh]{color:#333333} html[data-color-mode=dark] [data-colorid=gb4qohugrh]{color:#cccccc}[data-colorid=zgjtyohzca]{color:#333333} html[data-color-mode=dark] [data-colorid=zgjtyohzca]{color:#cccccc}[data-colorid=inkbggs1r6]{color:#333333} html[data-color-mode=dark] [data-colorid=inkbggs1r6]{color:#cccccc}[data-colorid=zwecbhzih7]{color:#333333} html[data-color-mode=dark] [data-colorid=zwecbhzih7]{color:#cccccc}[data-colorid=ejoub1agsr]{color:#333333} html[data-color-mode=dark] [data-colorid=ejoub1agsr]{color:#cccccc}[data-colorid=t4hfdt7nxy]{color:#333333} html[data-color-mode=dark] [data-colorid=t4hfdt7nxy]{color:#cccccc}[data-colorid=lilff79xjj]{color:#0b0117} html[data-color-mode=dark] [data-colorid=lilff79xjj]{color:#f2e8fe}[data-colorid=yk4yf055lq]{color:#333333} html[data-color-mode=dark] [data-colorid=yk4yf055lq]{color:#cccccc}[data-colorid=je7qh3eov5]{color:#333333} html[data-color-mode=dark] [data-colorid=je7qh3eov5]{color:#cccccc}[data-colorid=binn90ymtn]{color:#333333} html[data-color-mode=dark] [data-colorid=binn90ymtn]{color:#cccccc}[data-colorid=po3mcxgscv]{color:#333333} html[data-color-mode=dark] [data-colorid=po3mcxgscv]{color:#cccccc}[data-colorid=zfw0rae6zd]{color:#333333} html[data-color-mode=dark] [data-colorid=zfw0rae6zd]{color:#cccccc}[data-colorid=qf9ckgjprc]{color:#333333} html[data-color-mode=dark] [data-colorid=qf9ckgjprc]{color:#cccccc}[data-colorid=n90kp5mmyb]{color:#333333} html[data-color-mode=dark] [data-colorid=n90kp5mmyb]{color:#cccccc}[data-colorid=q1s5r4sxa4]{color:#333333} html[data-color-mode=dark] [data-colorid=q1s5r4sxa4]{color:#cccccc}[data-colorid=hkdp56e52n]{color:#333333} html[data-color-mode=dark] [data-colorid=hkdp56e52n]{color:#cccccc}[data-colorid=uzl2tabk42]{color:#333333} html[data-color-mode=dark] [data-colorid=uzl2tabk42]{color:#cccccc}[data-colorid=usqajlsmz0]{color:#333333} html[data-color-mode=dark] [data-colorid=usqajlsmz0]{color:#cccccc}[data-colorid=g8x2hfbzn4]{color:#333333} html[data-color-mode=dark] [data-colorid=g8x2hfbzn4]{color:#cccccc}[data-colorid=uegyodcsgk]{color:#333333} html[data-color-mode=dark] [data-colorid=uegyodcsgk]{color:#cccccc}[data-colorid=igh9s5z5dd]{color:#333333} html[data-color-mode=dark] [data-colorid=igh9s5z5dd]{color:#cccccc}[data-colorid=orx2zdjnpr]{color:#333333} html[data-color-mode=dark] [data-colorid=orx2zdjnpr]{color:#cccccc}[data-colorid=o9nbdfycnr]{color:#0b0117} html[data-color-mode=dark] [data-colorid=o9nbdfycnr]{color:#f2e8fe}[data-colorid=p7tnshbqkt]{color:#333333} html[data-color-mode=dark] [data-colorid=p7tnshbqkt]{color:#cccccc}[data-colorid=c34pvzlgl1]{color:#333333} html[data-color-mode=dark] [data-colorid=c34pvzlgl1]{color:#cccccc}[data-colorid=mfyuxv3h1z]{color:#333333} html[data-color-mode=dark] [data-colorid=mfyuxv3h1z]{color:#cccccc}[data-colorid=je58yky0lu]{color:#333333} html[data-color-mode=dark] [data-colorid=je58yky0lu]{color:#cccccc}[data-colorid=pmhwwkidbw]{color:#333333} html[data-color-mode=dark] [data-colorid=pmhwwkidbw]{color:#cccccc}[data-colorid=p3gqfhsbyo]{color:#333333} html[data-color-mode=dark] [data-colorid=p3gqfhsbyo]{color:#cccccc}[data-colorid=e21xgi8k0r]{color:#333333} html[data-color-mode=dark] [data-colorid=e21xgi8k0r]{color:#cccccc}[data-colorid=kfo8off4kx]{color:#333333} html[data-color-mode=dark] [data-colorid=kfo8off4kx]{color:#cccccc}[data-colorid=ctlc0szv9i]{color:#333333} html[data-color-mode=dark] [data-colorid=ctlc0szv9i]{color:#cccccc}[data-colorid=yq106wq12p]{color:#333333} html[data-color-mode=dark] [data-colorid=yq106wq12p]{color:#cccccc}[data-colorid=twf8e6icpq]{color:#333333} html[data-color-mode=dark] [data-colorid=twf8e6icpq]{color:#cccccc}[data-colorid=po97u4tsio]{color:#333333} html[data-color-mode=dark] [data-colorid=po97u4tsio]{color:#cccccc}[data-colorid=a6hq1hxe0p]{color:#333333} html[data-color-mode=dark] [data-colorid=a6hq1hxe0p]{color:#cccccc}[data-colorid=pwf134cdiy]{color:#333333} html[data-color-mode=dark] [data-colorid=pwf134cdiy]{color:#cccccc}[data-colorid=w19vpdj8h3]{color:#333333} html[data-color-mode=dark] [data-colorid=w19vpdj8h3]{color:#cccccc}[data-colorid=m9wgsulbxj]{color:#333333} html[data-color-mode=dark] [data-colorid=m9wgsulbxj]{color:#cccccc}[data-colorid=pgqe0g0rei]{color:#333333} html[data-color-mode=dark] [data-colorid=pgqe0g0rei]{color:#cccccc}[data-colorid=dy684yo38a]{color:#333333} html[data-color-mode=dark] [data-colorid=dy684yo38a]{color:#cccccc}[data-colorid=u3xmqhmk68]{color:#333333} html[data-color-mode=dark] [data-colorid=u3xmqhmk68]{color:#cccccc}[data-colorid=hfobkcfe2v]{color:#333333} html[data-color-mode=dark] [data-colorid=hfobkcfe2v]{color:#cccccc}[data-colorid=s9owsh8o6i]{color:#333333} html[data-color-mode=dark] [data-colorid=s9owsh8o6i]{color:#cccccc}[data-colorid=avo1b60bje]{color:#333333} html[data-color-mode=dark] [data-colorid=avo1b60bje]{color:#cccccc}[data-colorid=tafkb50ydr]{color:#333333} html[data-color-mode=dark] [data-colorid=tafkb50ydr]{color:#cccccc}[data-colorid=x4pb53dg8f]{color:#333333} html[data-color-mode=dark] [data-colorid=x4pb53dg8f]{color:#cccccc}[data-colorid=tejdg6fjaa]{color:#333333} html[data-color-mode=dark] [data-colorid=tejdg6fjaa]{color:#cccccc}[data-colorid=uvp9ukv523]{color:#333333} html[data-color-mode=dark] [data-colorid=uvp9ukv523]{color:#cccccc}[data-colorid=i9mmm2dhjt]{color:#333333} html[data-color-mode=dark] [data-colorid=i9mmm2dhjt]{color:#cccccc}[data-colorid=e2jb9vthrd]{color:#333333} html[data-color-mode=dark] [data-colorid=e2jb9vthrd]{color:#cccccc}[data-colorid=bk6cswuo0g]{color:#333333} html[data-color-mode=dark] [data-colorid=bk6cswuo0g]{color:#cccccc}[data-colorid=i2d84qeifx]{color:#333333} html[data-color-mode=dark] [data-colorid=i2d84qeifx]{color:#cccccc}[data-colorid=f0btuz55td]{color:#333333} html[data-color-mode=dark] [data-colorid=f0btuz55td]{color:#cccccc}[data-colorid=ppw0yxjrf8]{color:#333333} html[data-color-mode=dark] [data-colorid=ppw0yxjrf8]{color:#cccccc}[data-colorid=ty0koxlu5v]{color:#333333} html[data-color-mode=dark] [data-colorid=ty0koxlu5v]{color:#cccccc}[data-colorid=l6dfr4eqjd]{color:#333333} html[data-color-mode=dark] [data-colorid=l6dfr4eqjd]{color:#cccccc}[data-colorid=u1nhhaktnk]{color:#333333} html[data-color-mode=dark] [data-colorid=u1nhhaktnk]{color:#cccccc}[data-colorid=dx10e82adh]{color:#333333} html[data-color-mode=dark] [data-colorid=dx10e82adh]{color:#cccccc}[data-colorid=tmr385xafc]{color:#707070} html[data-color-mode=dark] [data-colorid=tmr385xafc]{color:#8f8f8f}[data-colorid=iyjt1akrdr]{color:#333333} html[data-color-mode=dark] [data-colorid=iyjt1akrdr]{color:#cccccc}[data-colorid=aqhg4z67xa]{color:#333333} html[data-color-mode=dark] [data-colorid=aqhg4z67xa]{color:#cccccc}[data-colorid=gtqqr0yp8x]{color:#333333} html[data-color-mode=dark] [data-colorid=gtqqr0yp8x]{color:#cccccc}[data-colorid=epmk438t3r]{color:#333333} html[data-color-mode=dark] [data-colorid=epmk438t3r]{color:#cccccc}[data-colorid=leazfr782w]{color:#707070} html[data-color-mode=dark] [data-colorid=leazfr782w]{color:#8f8f8f}[data-colorid=ff0l9qgv4u]{color:#333333} html[data-color-mode=dark] [data-colorid=ff0l9qgv4u]{color:#cccccc}[data-colorid=ib9wd46gj6]{color:#333333} html[data-color-mode=dark] [data-colorid=ib9wd46gj6]{color:#cccccc}[data-colorid=w56g4hmcfx]{color:#333333} html[data-color-mode=dark] [data-colorid=w56g4hmcfx]{color:#cccccc}[data-colorid=tbty3gx4h2]{color:#333333} html[data-color-mode=dark] [data-colorid=tbty3gx4h2]{color:#cccccc}[data-colorid=n2qfbjtd73]{color:#333333} html[data-color-mode=dark] [data-colorid=n2qfbjtd73]{color:#cccccc}[data-colorid=ctq6lbrlpy]{color:#333333} html[data-color-mode=dark] [data-colorid=ctq6lbrlpy]{color:#cccccc}[data-colorid=n4gxj9gjs9]{color:#333333} html[data-color-mode=dark] [data-colorid=n4gxj9gjs9]{color:#cccccc}[data-colorid=bvv0htbyqq]{color:#333333} html[data-color-mode=dark] [data-colorid=bvv0htbyqq]{color:#cccccc}[data-colorid=ha5frx30xz]{color:#707070} html[data-color-mode=dark] [data-colorid=ha5frx30xz]{color:#8f8f8f}[data-colorid=giq7q4rpk5]{color:#333333} html[data-color-mode=dark] [data-colorid=giq7q4rpk5]{color:#cccccc}[data-colorid=ef9h0v5a5g]{color:#333333} html[data-color-mode=dark] [data-colorid=ef9h0v5a5g]{color:#cccccc}[data-colorid=f6grep28mu]{color:#333333} html[data-color-mode=dark] [data-colorid=f6grep28mu]{color:#cccccc}[data-colorid=qw3dzuuljw]{color:#333333} html[data-color-mode=dark] [data-colorid=qw3dzuuljw]{color:#cccccc}[data-colorid=e9lzq8zgbe]{color:#333333} html[data-color-mode=dark] [data-colorid=e9lzq8zgbe]{color:#cccccc}[data-colorid=s0qybrkpv6]{color:#333333} html[data-color-mode=dark] [data-colorid=s0qybrkpv6]{color:#cccccc}[data-colorid=xgqutijkug]{color:#333333} html[data-color-mode=dark] [data-colorid=xgqutijkug]{color:#cccccc}[data-colorid=d877v6esha]{color:#333333} html[data-color-mode=dark] [data-colorid=d877v6esha]{color:#cccccc}[data-colorid=z25x79b09m]{color:#333333} html[data-color-mode=dark] [data-colorid=z25x79b09m]{color:#cccccc}[data-colorid=e72epkp9zq]{color:#333333} html[data-color-mode=dark] [data-colorid=e72epkp9zq]{color:#cccccc}[data-colorid=diow64rg43]{color:#333333} html[data-color-mode=dark] [data-colorid=diow64rg43]{color:#cccccc}[data-colorid=ktm2rdrnrz]{color:#333333} html[data-color-mode=dark] [data-colorid=ktm2rdrnrz]{color:#cccccc}[data-colorid=iow8zcv5zq]{color:#333333} html[data-color-mode=dark] [data-colorid=iow8zcv5zq]{color:#cccccc}[data-colorid=w4q4bsr3pf]{color:#333333} html[data-color-mode=dark] [data-colorid=w4q4bsr3pf]{color:#cccccc}[data-colorid=h36fmd7t7q]{color:#333333} html[data-color-mode=dark] [data-colorid=h36fmd7t7q]{color:#cccccc}[data-colorid=m9dz1ol944]{color:#333333} html[data-color-mode=dark] [data-colorid=m9dz1ol944]{color:#cccccc}[data-colorid=wbkaaf81vf]{color:#333333} html[data-color-mode=dark] [data-colorid=wbkaaf81vf]{color:#cccccc}[data-colorid=rn781k0l41]{color:#333333} html[data-color-mode=dark] [data-colorid=rn781k0l41]{color:#cccccc}[data-colorid=ek2wvb1ohd]{color:#333333} html[data-color-mode=dark] [data-colorid=ek2wvb1ohd]{color:#cccccc}[data-colorid=oj3f9sjazn]{color:#333333} html[data-color-mode=dark] [data-colorid=oj3f9sjazn]{color:#cccccc}[data-colorid=zrfq3lc7ad]{color:#333333} html[data-color-mode=dark] [data-colorid=zrfq3lc7ad]{color:#cccccc}[data-colorid=a34usf9jus]{color:#333333} html[data-color-mode=dark] [data-colorid=a34usf9jus]{color:#cccccc}[data-colorid=siihztplkw]{color:#333333} html[data-color-mode=dark] [data-colorid=siihztplkw]{color:#cccccc}[data-colorid=u2hvbxxgo7]{color:#333333} html[data-color-mode=dark] [data-colorid=u2hvbxxgo7]{color:#cccccc}[data-colorid=fe8frlzai4]{color:#333333} html[data-color-mode=dark] [data-colorid=fe8frlzai4]{color:#cccccc}[data-colorid=wrka5vjhf0]{color:#333333} html[data-color-mode=dark] [data-colorid=wrka5vjhf0]{color:#cccccc}[data-colorid=xye0k6t6pn]{color:#333333} html[data-color-mode=dark] [data-colorid=xye0k6t6pn]{color:#cccccc}[data-colorid=ddfb5cx7qa]{color:#333333} html[data-color-mode=dark] [data-colorid=ddfb5cx7qa]{color:#cccccc}[data-colorid=z8mups1h4p]{color:#333333} html[data-color-mode=dark] [data-colorid=z8mups1h4p]{color:#cccccc}[data-colorid=k1tjrala8w]{color:#333333} html[data-color-mode=dark] [data-colorid=k1tjrala8w]{color:#cccccc}[data-colorid=rclmefj8gf]{color:#333333} html[data-color-mode=dark] [data-colorid=rclmefj8gf]{color:#cccccc}[data-colorid=g62ja1ibsc]{color:#333333} html[data-color-mode=dark] [data-colorid=g62ja1ibsc]{color:#cccccc}[data-colorid=yz3t2pk1y4]{color:#333333} html[data-color-mode=dark] [data-colorid=yz3t2pk1y4]{color:#cccccc}[data-colorid=ybrcuc87mk]{color:#333333} html[data-color-mode=dark] [data-colorid=ybrcuc87mk]{color:#cccccc}[data-colorid=k39nbokaza]{color:#333333} html[data-color-mode=dark] [data-colorid=k39nbokaza]{color:#cccccc}[data-colorid=rn7umeomtk]{color:#333333} html[data-color-mode=dark] [data-colorid=rn7umeomtk]{color:#cccccc}[data-colorid=v0o8wcq4ja]{color:#333333} html[data-color-mode=dark] [data-colorid=v0o8wcq4ja]{color:#cccccc}[data-colorid=wrpl8wxly8]{color:#333333} html[data-color-mode=dark] [data-colorid=wrpl8wxly8]{color:#cccccc}[data-colorid=utjpa82l1f]{color:#333333} html[data-color-mode=dark] [data-colorid=utjpa82l1f]{color:#cccccc}[data-colorid=vniocn46yz]{color:#333333} html[data-color-mode=dark] [data-colorid=vniocn46yz]{color:#cccccc}[data-colorid=wimh9d6kfe]{color:#333333} html[data-color-mode=dark] [data-colorid=wimh9d6kfe]{color:#cccccc}[data-colorid=lzn6qztg4o]{color:#333333} html[data-color-mode=dark] [data-colorid=lzn6qztg4o]{color:#cccccc}[data-colorid=gjx0d4do8k]{color:#333333} html[data-color-mode=dark] [data-colorid=gjx0d4do8k]{color:#cccccc}[data-colorid=jjmhss3bfn]{color:#333333} html[data-color-mode=dark] [data-colorid=jjmhss3bfn]{color:#cccccc}[data-colorid=uhoufzwo3c]{color:#333333} html[data-color-mode=dark] [data-colorid=uhoufzwo3c]{color:#cccccc}[data-colorid=te8fdx6zq0]{color:#333333} html[data-color-mode=dark] [data-colorid=te8fdx6zq0]{color:#cccccc}[data-colorid=lls4n8jkk6]{color:#333333} html[data-color-mode=dark] [data-colorid=lls4n8jkk6]{color:#cccccc}[data-colorid=pneklaihyy]{color:#707070} html[data-color-mode=dark] [data-colorid=pneklaihyy]{color:#8f8f8f}[data-colorid=d2x18ckg4b]{color:#333333} html[data-color-mode=dark] [data-colorid=d2x18ckg4b]{color:#cccccc}[data-colorid=r5xd6073tk]{color:#333333} html[data-color-mode=dark] [data-colorid=r5xd6073tk]{color:#cccccc}[data-colorid=m5cihcgqn9]{color:#333333} html[data-color-mode=dark] [data-colorid=m5cihcgqn9]{color:#cccccc}[data-colorid=uimcj11pc3]{color:#333333} html[data-color-mode=dark] [data-colorid=uimcj11pc3]{color:#cccccc}[data-colorid=q0m7m3dtor]{color:#333333} html[data-color-mode=dark] [data-colorid=q0m7m3dtor]{color:#cccccc}[data-colorid=mfpivqzo67]{color:#333333} html[data-color-mode=dark] [data-colorid=mfpivqzo67]{color:#cccccc}[data-colorid=klic032c7k]{color:#333333} html[data-color-mode=dark] [data-colorid=klic032c7k]{color:#cccccc}[data-colorid=fcand0f77u]{color:#333333} html[data-color-mode=dark] [data-colorid=fcand0f77u]{color:#cccccc}[data-colorid=h2b173qorf]{color:#333333} html[data-color-mode=dark] [data-colorid=h2b173qorf]{color:#cccccc}[data-colorid=ul3wwtnars]{color:#333333} html[data-color-mode=dark] [data-colorid=ul3wwtnars]{color:#cccccc}[data-colorid=ppw9hw7tjh]{color:#333333} html[data-color-mode=dark] [data-colorid=ppw9hw7tjh]{color:#cccccc}[data-colorid=a24gsv80rb]{color:#333333} html[data-color-mode=dark] [data-colorid=a24gsv80rb]{color:#cccccc}[data-colorid=gesbcc5w7w]{color:#333333} html[data-color-mode=dark] [data-colorid=gesbcc5w7w]{color:#cccccc}[data-colorid=meb265agn1]{color:#333333} html[data-color-mode=dark] [data-colorid=meb265agn1]{color:#cccccc}[data-colorid=n9sbyeui69]{color:#333333} html[data-color-mode=dark] [data-colorid=n9sbyeui69]{color:#cccccc}[data-colorid=mw1lgkwofc]{color:#333333} html[data-color-mode=dark] [data-colorid=mw1lgkwofc]{color:#cccccc}[data-colorid=ng3tervz6k]{color:#333333} html[data-color-mode=dark] [data-colorid=ng3tervz6k]{color:#cccccc}[data-colorid=mxnrf2ufqg]{color:#333333} html[data-color-mode=dark] [data-colorid=mxnrf2ufqg]{color:#cccccc}[data-colorid=gmqqhthj2a]{color:#333333} html[data-color-mode=dark] [data-colorid=gmqqhthj2a]{color:#cccccc}[data-colorid=go5j553n6b]{color:#333333} html[data-color-mode=dark] [data-colorid=go5j553n6b]{color:#cccccc}[data-colorid=h3sf3rk1lm]{color:#333333} html[data-color-mode=dark] [data-colorid=h3sf3rk1lm]{color:#cccccc}[data-colorid=p2nyh9osr7]{color:#001003} html[data-color-mode=dark] [data-colorid=p2nyh9osr7]{color:#effff2}[data-colorid=x0anttu3p4]{color:#333333} html[data-color-mode=dark] [data-colorid=x0anttu3p4]{color:#cccccc}[data-colorid=fkzh1r68ev]{color:#333333} html[data-color-mode=dark] [data-colorid=fkzh1r68ev]{color:#cccccc}[data-colorid=so518qbpdp]{color:#333333} html[data-color-mode=dark] [data-colorid=so518qbpdp]{color:#cccccc}[data-colorid=a1i1v71i85]{color:#333333} html[data-color-mode=dark] [data-colorid=a1i1v71i85]{color:#cccccc}[data-colorid=gekyo3gr4l]{color:#333333} html[data-color-mode=dark] [data-colorid=gekyo3gr4l]{color:#cccccc}[data-colorid=l4cmhtqdux]{color:#333333} html[data-color-mode=dark] [data-colorid=l4cmhtqdux]{color:#cccccc}[data-colorid=qie357fvpl]{color:#333333} html[data-color-mode=dark] [data-colorid=qie357fvpl]{color:#cccccc}[data-colorid=m8we7uawks]{color:#333333} html[data-color-mode=dark] [data-colorid=m8we7uawks]{color:#cccccc}[data-colorid=wbnzxm1aia]{color:#333333} html[data-color-mode=dark] [data-colorid=wbnzxm1aia]{color:#cccccc}[data-colorid=s931zp5qeh]{color:#333333} html[data-color-mode=dark] [data-colorid=s931zp5qeh]{color:#cccccc}[data-colorid=tbdrx63uss]{color:#333333} html[data-color-mode=dark] [data-colorid=tbdrx63uss]{color:#cccccc}[data-colorid=mbkwcq9x5j]{color:#333333} html[data-color-mode=dark] [data-colorid=mbkwcq9x5j]{color:#cccccc}[data-colorid=igy5wuswj1]{color:#333333} html[data-color-mode=dark] [data-colorid=igy5wuswj1]{color:#cccccc}[data-colorid=hkzwt76z74]{color:#0b0117} html[data-color-mode=dark] [data-colorid=hkzwt76z74]{color:#f2e8fe}[data-colorid=l6wbftekee]{color:#333333} html[data-color-mode=dark] [data-colorid=l6wbftekee]{color:#cccccc}[data-colorid=uveb2si97u]{color:#333333} html[data-color-mode=dark] [data-colorid=uveb2si97u]{color:#cccccc}[data-colorid=m6nl0jka1h]{color:#333333} html[data-color-mode=dark] [data-colorid=m6nl0jka1h]{color:#cccccc}[data-colorid=g41s0dkx1u]{color:#333333} html[data-color-mode=dark] [data-colorid=g41s0dkx1u]{color:#cccccc}[data-colorid=dqeaayf713]{color:#333333} html[data-color-mode=dark] [data-colorid=dqeaayf713]{color:#cccccc}[data-colorid=twujt9oz9e]{color:#333333} html[data-color-mode=dark] [data-colorid=twujt9oz9e]{color:#cccccc}[data-colorid=jufwz89tce]{color:#333333} html[data-color-mode=dark] [data-colorid=jufwz89tce]{color:#cccccc}[data-colorid=dagvl1wkf8]{color:#333333} html[data-color-mode=dark] [data-colorid=dagvl1wkf8]{color:#cccccc}[data-colorid=cx9np577nx]{color:#333333} html[data-color-mode=dark] [data-colorid=cx9np577nx]{color:#cccccc}[data-colorid=csdkwj31oc]{color:#333333} html[data-color-mode=dark] [data-colorid=csdkwj31oc]{color:#cccccc}[data-colorid=shq9kuf6nx]{color:#333333} html[data-color-mode=dark] [data-colorid=shq9kuf6nx]{color:#cccccc}[data-colorid=ka07ocrxm8]{color:#333333} html[data-color-mode=dark] [data-colorid=ka07ocrxm8]{color:#cccccc}[data-colorid=k036ef5u9v]{color:#333333} html[data-color-mode=dark] [data-colorid=k036ef5u9v]{color:#cccccc}[data-colorid=lo9tan3w8q]{color:#333333} html[data-color-mode=dark] [data-colorid=lo9tan3w8q]{color:#cccccc}[data-colorid=f462rsfhsn]{color:#333333} html[data-color-mode=dark] [data-colorid=f462rsfhsn]{color:#cccccc}[data-colorid=ceca23a90a]{color:#333333} html[data-color-mode=dark] [data-colorid=ceca23a90a]{color:#cccccc}[data-colorid=r69te4uzme]{color:#333333} html[data-color-mode=dark] [data-colorid=r69te4uzme]{color:#cccccc}[data-colorid=fjg298dsth]{color:#333333} html[data-color-mode=dark] [data-colorid=fjg298dsth]{color:#cccccc}[data-colorid=sqjccbeazy]{color:#333333} html[data-color-mode=dark] [data-colorid=sqjccbeazy]{color:#cccccc}[data-colorid=w9bqu4knsr]{color:#333333} html[data-color-mode=dark] [data-colorid=w9bqu4knsr]{color:#cccccc}[data-colorid=xobyzqag9c]{color:#333333} html[data-color-mode=dark] [data-colorid=xobyzqag9c]{color:#cccccc}[data-colorid=v8qjhc2fzg]{color:#333333} html[data-color-mode=dark] [data-colorid=v8qjhc2fzg]{color:#cccccc}[data-colorid=wbt4efeb9h]{color:#333333} html[data-color-mode=dark] [data-colorid=wbt4efeb9h]{color:#cccccc}[data-colorid=drcraizn55]{color:#333333} html[data-color-mode=dark] [data-colorid=drcraizn55]{color:#cccccc}[data-colorid=f3jgt0rh76]{color:#333333} html[data-color-mode=dark] [data-colorid=f3jgt0rh76]{color:#cccccc}[data-colorid=ejprpvt7nz]{color:#333333} html[data-color-mode=dark] [data-colorid=ejprpvt7nz]{color:#cccccc}[data-colorid=jbw9r48b0g]{color:#333333} html[data-color-mode=dark] [data-colorid=jbw9r48b0g]{color:#cccccc}[data-colorid=rs7voh57dl]{color:#333333} html[data-color-mode=dark] [data-colorid=rs7voh57dl]{color:#cccccc}[data-colorid=sy3oewyk0p]{color:#333333} html[data-color-mode=dark] [data-colorid=sy3oewyk0p]{color:#cccccc}[data-colorid=o7b7abxpvg]{color:#333333} html[data-color-mode=dark] [data-colorid=o7b7abxpvg]{color:#cccccc}[data-colorid=ia4k4zr7dr]{color:#333333} html[data-color-mode=dark] [data-colorid=ia4k4zr7dr]{color:#cccccc}[data-colorid=jh4i5biact]{color:#333333} html[data-color-mode=dark] [data-colorid=jh4i5biact]{color:#cccccc}[data-colorid=a9vtqt4a7x]{color:#333333} html[data-color-mode=dark] [data-colorid=a9vtqt4a7x]{color:#cccccc}[data-colorid=esg0yz4udv]{color:#707070} html[data-color-mode=dark] [data-colorid=esg0yz4udv]{color:#8f8f8f}[data-colorid=m3e0pol5d7]{color:#333333} html[data-color-mode=dark] [data-colorid=m3e0pol5d7]{color:#cccccc}[data-colorid=iilzwpnaew]{color:#333333} html[data-color-mode=dark] [data-colorid=iilzwpnaew]{color:#cccccc}[data-colorid=gx9a2jygzf]{color:#333333} html[data-color-mode=dark] [data-colorid=gx9a2jygzf]{color:#cccccc}[data-colorid=te69hcqqgg]{color:#333333} html[data-color-mode=dark] [data-colorid=te69hcqqgg]{color:#cccccc}[data-colorid=k2s61n1sbf]{color:#333333} html[data-color-mode=dark] [data-colorid=k2s61n1sbf]{color:#cccccc}[data-colorid=dddddurtzn]{color:#333333} html[data-color-mode=dark] [data-colorid=dddddurtzn]{color:#cccccc}[data-colorid=dnqh4mcw26]{color:#333333} html[data-color-mode=dark] [data-colorid=dnqh4mcw26]{color:#cccccc}[data-colorid=u2sgx1k0q3]{color:#333333} html[data-color-mode=dark] [data-colorid=u2sgx1k0q3]{color:#cccccc}[data-colorid=wx1ax4793r]{color:#707070} html[data-color-mode=dark] [data-colorid=wx1ax4793r]{color:#8f8f8f}[data-colorid=ujdkrohcw7]{color:#333333} html[data-color-mode=dark] [data-colorid=ujdkrohcw7]{color:#cccccc}[data-colorid=egqt4bgtsf]{color:#333333} html[data-color-mode=dark] [data-colorid=egqt4bgtsf]{color:#cccccc}[data-colorid=xl5y8umgi1]{color:#333333} html[data-color-mode=dark] [data-colorid=xl5y8umgi1]{color:#cccccc}[data-colorid=hqcobvhd57]{color:#333333} html[data-color-mode=dark] [data-colorid=hqcobvhd57]{color:#cccccc}[data-colorid=tnz1us7g62]{color:#333333} html[data-color-mode=dark] [data-colorid=tnz1us7g62]{color:#cccccc}[data-colorid=dnrtye066y]{color:#333333} html[data-color-mode=dark] [data-colorid=dnrtye066y]{color:#cccccc}[data-colorid=yc2tumqqsr]{color:#333333} html[data-color-mode=dark] [data-colorid=yc2tumqqsr]{color:#cccccc}[data-colorid=ubp0oqnkvq]{color:#333333} html[data-color-mode=dark] [data-colorid=ubp0oqnkvq]{color:#cccccc}[data-colorid=u2uiurv541]{color:#333333} html[data-color-mode=dark] [data-colorid=u2uiurv541]{color:#cccccc}[data-colorid=jxrxanh6p0]{color:#333333} html[data-color-mode=dark] [data-colorid=jxrxanh6p0]{color:#cccccc}[data-colorid=choxzu7elg]{color:#333333} html[data-color-mode=dark] [data-colorid=choxzu7elg]{color:#cccccc}[data-colorid=gncsvrijij]{color:#707070} html[data-color-mode=dark] [data-colorid=gncsvrijij]{color:#8f8f8f}[data-colorid=w9codgiyyp]{color:#333333} html[data-color-mode=dark] [data-colorid=w9codgiyyp]{color:#cccccc}[data-colorid=go4lyavgrr]{color:#333333} html[data-color-mode=dark] [data-colorid=go4lyavgrr]{color:#cccccc}[data-colorid=hka7wm94a1]{color:#333333} html[data-color-mode=dark] [data-colorid=hka7wm94a1]{color:#cccccc}[data-colorid=rpzjnfudn3]{color:#333333} html[data-color-mode=dark] [data-colorid=rpzjnfudn3]{color:#cccccc}[data-colorid=m11frqcjup]{color:#333333} html[data-color-mode=dark] [data-colorid=m11frqcjup]{color:#cccccc}[data-colorid=gl925xc7i1]{color:#333333} html[data-color-mode=dark] [data-colorid=gl925xc7i1]{color:#cccccc}[data-colorid=md2i4f1wdb]{color:#0b0117} html[data-color-mode=dark] [data-colorid=md2i4f1wdb]{color:#f2e8fe}[data-colorid=txgaj9okzv]{color:#333333} html[data-color-mode=dark] [data-colorid=txgaj9okzv]{color:#cccccc}[data-colorid=tu0ehimjuh]{color:#333333} html[data-color-mode=dark] [data-colorid=tu0ehimjuh]{color:#cccccc}[data-colorid=cxgljzvw96]{color:#333333} html[data-color-mode=dark] [data-colorid=cxgljzvw96]{color:#cccccc}[data-colorid=j48cb6vay1]{color:#333333} html[data-color-mode=dark] [data-colorid=j48cb6vay1]{color:#cccccc}[data-colorid=g2f7xx6vcv]{color:#333333} html[data-color-mode=dark] [data-colorid=g2f7xx6vcv]{color:#cccccc}[data-colorid=sbo5juenel]{color:#333333} html[data-color-mode=dark] [data-colorid=sbo5juenel]{color:#cccccc}[data-colorid=wsd3y3eq2r]{color:#333333} html[data-color-mode=dark] [data-colorid=wsd3y3eq2r]{color:#cccccc}[data-colorid=hunxcqd2u3]{color:#707070} html[data-color-mode=dark] [data-colorid=hunxcqd2u3]{color:#8f8f8f}[data-colorid=vxu1k5f4jg]{color:#333333} html[data-color-mode=dark] [data-colorid=vxu1k5f4jg]{color:#cccccc}[data-colorid=uhexbp45vx]{color:#333333} html[data-color-mode=dark] [data-colorid=uhexbp45vx]{color:#cccccc}[data-colorid=az3rkkv920]{color:#333333} html[data-color-mode=dark] [data-colorid=az3rkkv920]{color:#cccccc}[data-colorid=q7owjgvntn]{color:#333333} html[data-color-mode=dark] [data-colorid=q7owjgvntn]{color:#cccccc}[data-colorid=la413i39ax]{color:#333333} html[data-color-mode=dark] [data-colorid=la413i39ax]{color:#cccccc}[data-colorid=aa69pslem3]{color:#333333} html[data-color-mode=dark] [data-colorid=aa69pslem3]{color:#cccccc}[data-colorid=v7itdftk57]{color:#333333} html[data-color-mode=dark] [data-colorid=v7itdftk57]{color:#cccccc}[data-colorid=g79gomcoif]{color:#333333} html[data-color-mode=dark] [data-colorid=g79gomcoif]{color:#cccccc}[data-colorid=kf42iepgkh]{color:#333333} html[data-color-mode=dark] [data-colorid=kf42iepgkh]{color:#cccccc}[data-colorid=ri9yxod7eq]{color:#333333} html[data-color-mode=dark] [data-colorid=ri9yxod7eq]{color:#cccccc}[data-colorid=j5nbsaxy44]{color:#333333} html[data-color-mode=dark] [data-colorid=j5nbsaxy44]{color:#cccccc}[data-colorid=nxt6s5eovl]{color:#333333} html[data-color-mode=dark] [data-colorid=nxt6s5eovl]{color:#cccccc}[data-colorid=b6xjfl29xz]{color:#333333} html[data-color-mode=dark] [data-colorid=b6xjfl29xz]{color:#cccccc}[data-colorid=xfbkyo3s9e]{color:#333333} html[data-color-mode=dark] [data-colorid=xfbkyo3s9e]{color:#cccccc}[data-colorid=j4qszlmsxu]{color:#333333} html[data-color-mode=dark] [data-colorid=j4qszlmsxu]{color:#cccccc}[data-colorid=aw5480dtsx]{color:#333333} html[data-color-mode=dark] [data-colorid=aw5480dtsx]{color:#cccccc}[data-colorid=pmzxvxqo2z]{color:#333333} html[data-color-mode=dark] [data-colorid=pmzxvxqo2z]{color:#cccccc}[data-colorid=q5x8wn7gvn]{color:#333333} html[data-color-mode=dark] [data-colorid=q5x8wn7gvn]{color:#cccccc}[data-colorid=dg5ivi15w2]{color:#333333} html[data-color-mode=dark] [data-colorid=dg5ivi15w2]{color:#cccccc}[data-colorid=kip6zall21]{color:#333333} html[data-color-mode=dark] [data-colorid=kip6zall21]{color:#cccccc}[data-colorid=dnzmkawtic]{color:#333333} html[data-color-mode=dark] [data-colorid=dnzmkawtic]{color:#cccccc}[data-colorid=u11b16o7e7]{color:#333333} html[data-color-mode=dark] [data-colorid=u11b16o7e7]{color:#cccccc}[data-colorid=vowlvjwvkw]{color:#333333} html[data-color-mode=dark] [data-colorid=vowlvjwvkw]{color:#cccccc}[data-colorid=eigqe5u2sf]{color:#333333} html[data-color-mode=dark] [data-colorid=eigqe5u2sf]{color:#cccccc}[data-colorid=c5jde4cbwg]{color:#333333} html[data-color-mode=dark] [data-colorid=c5jde4cbwg]{color:#cccccc}[data-colorid=cgxyo5zpe6]{color:#333333} html[data-color-mode=dark] [data-colorid=cgxyo5zpe6]{color:#cccccc}[data-colorid=knfbqbwba8]{color:#333333} html[data-color-mode=dark] [data-colorid=knfbqbwba8]{color:#cccccc}[data-colorid=ta3smwhfed]{color:#333333} html[data-color-mode=dark] [data-colorid=ta3smwhfed]{color:#cccccc}[data-colorid=x16q4re29o]{color:#0b0117} html[data-color-mode=dark] [data-colorid=x16q4re29o]{color:#f2e8fe}[data-colorid=cdmwv2sonb]{color:#333333} html[data-color-mode=dark] [data-colorid=cdmwv2sonb]{color:#cccccc}[data-colorid=p63clf6qi7]{color:#333333} html[data-color-mode=dark] [data-colorid=p63clf6qi7]{color:#cccccc}[data-colorid=l2dtg3wlp2]{color:#333333} html[data-color-mode=dark] [data-colorid=l2dtg3wlp2]{color:#cccccc}[data-colorid=gd5b83c1n8]{color:#333333} html[data-color-mode=dark] [data-colorid=gd5b83c1n8]{color:#cccccc}[data-colorid=xxf93h050c]{color:#333333} html[data-color-mode=dark] [data-colorid=xxf93h050c]{color:#cccccc}[data-colorid=q2einoeptd]{color:#707070} html[data-color-mode=dark] [data-colorid=q2einoeptd]{color:#8f8f8f}[data-colorid=js8x2cbvfy]{color:#333333} html[data-color-mode=dark] [data-colorid=js8x2cbvfy]{color:#cccccc}[data-colorid=mdu0192yac]{color:#333333} html[data-color-mode=dark] [data-colorid=mdu0192yac]{color:#cccccc}[data-colorid=upk6tcdhi8]{color:#333333} html[data-color-mode=dark] [data-colorid=upk6tcdhi8]{color:#cccccc}[data-colorid=twjvcpazz0]{color:#333333} html[data-color-mode=dark] [data-colorid=twjvcpazz0]{color:#cccccc}[data-colorid=iqhovdqfur]{color:#333333} html[data-color-mode=dark] [data-colorid=iqhovdqfur]{color:#cccccc}[data-colorid=kggc3ia4ug]{color:#707070} html[data-color-mode=dark] [data-colorid=kggc3ia4ug]{color:#8f8f8f}[data-colorid=klhi7dljah]{color:#333333} html[data-color-mode=dark] [data-colorid=klhi7dljah]{color:#cccccc}[data-colorid=wqha9cuncb]{color:#333333} html[data-color-mode=dark] [data-colorid=wqha9cuncb]{color:#cccccc}[data-colorid=aulcvskyvz]{color:#0b0117} html[data-color-mode=dark] [data-colorid=aulcvskyvz]{color:#f2e8fe}[data-colorid=euz75qsg0n]{color:#333333} html[data-color-mode=dark] [data-colorid=euz75qsg0n]{color:#cccccc}[data-colorid=xuz6vug19s]{color:#333333} html[data-color-mode=dark] [data-colorid=xuz6vug19s]{color:#cccccc}[data-colorid=sz1yb04q02]{color:#333333} html[data-color-mode=dark] [data-colorid=sz1yb04q02]{color:#cccccc}[data-colorid=dc9u8dajdq]{color:#333333} html[data-color-mode=dark] [data-colorid=dc9u8dajdq]{color:#cccccc}[data-colorid=ye6nlro8l7]{color:#333333} html[data-color-mode=dark] [data-colorid=ye6nlro8l7]{color:#cccccc}[data-colorid=o2vy3gj2tr]{color:#333333} html[data-color-mode=dark] [data-colorid=o2vy3gj2tr]{color:#cccccc}[data-colorid=xn5645juqo]{color:#333333} html[data-color-mode=dark] [data-colorid=xn5645juqo]{color:#cccccc}[data-colorid=w5bhlgkijn]{color:#333333} html[data-color-mode=dark] [data-colorid=w5bhlgkijn]{color:#cccccc}[data-colorid=mshewmq4os]{color:#333333} html[data-color-mode=dark] [data-colorid=mshewmq4os]{color:#cccccc}[data-colorid=lzparvyx89]{color:#333333} html[data-color-mode=dark] [data-colorid=lzparvyx89]{color:#cccccc}[data-colorid=cqmjuq5uw6]{color:#333333} html[data-color-mode=dark] [data-colorid=cqmjuq5uw6]{color:#cccccc}[data-colorid=o518kx5lc8]{color:#333333} html[data-color-mode=dark] [data-colorid=o518kx5lc8]{color:#cccccc}[data-colorid=cdcjeq28sa]{color:#333333} html[data-color-mode=dark] [data-colorid=cdcjeq28sa]{color:#cccccc}[data-colorid=sr3nlkp1iv]{color:#333333} html[data-color-mode=dark] [data-colorid=sr3nlkp1iv]{color:#cccccc}[data-colorid=iudh05f4ty]{color:#333333} html[data-color-mode=dark] [data-colorid=iudh05f4ty]{color:#cccccc}[data-colorid=u7inc0itxe]{color:#333333} html[data-color-mode=dark] [data-colorid=u7inc0itxe]{color:#cccccc}[data-colorid=mr7aq4rmw9]{color:#333333} html[data-color-mode=dark] [data-colorid=mr7aq4rmw9]{color:#cccccc}[data-colorid=y3a67w1wx2]{color:#333333} html[data-color-mode=dark] [data-colorid=y3a67w1wx2]{color:#cccccc}[data-colorid=skqrl0xmpo]{color:#333333} html[data-color-mode=dark] [data-colorid=skqrl0xmpo]{color:#cccccc}[data-colorid=qy54kvuq3x]{color:#333333} html[data-color-mode=dark] [data-colorid=qy54kvuq3x]{color:#cccccc}[data-colorid=hrhxmrn0gz]{color:#333333} html[data-color-mode=dark] [data-colorid=hrhxmrn0gz]{color:#cccccc}[data-colorid=r3o4zr6bl5]{color:#333333} html[data-color-mode=dark] [data-colorid=r3o4zr6bl5]{color:#cccccc}[data-colorid=y2woqorw8z]{color:#333333} html[data-color-mode=dark] [data-colorid=y2woqorw8z]{color:#cccccc}[data-colorid=ipalky6dva]{color:#333333} html[data-color-mode=dark] [data-colorid=ipalky6dva]{color:#cccccc}[data-colorid=rt8kldbagv]{color:#333333} html[data-color-mode=dark] [data-colorid=rt8kldbagv]{color:#cccccc}[data-colorid=c6p0nkks6z]{color:#333333} html[data-color-mode=dark] [data-colorid=c6p0nkks6z]{color:#cccccc}[data-colorid=rn3tna17o6]{color:#333333} html[data-color-mode=dark] [data-colorid=rn3tna17o6]{color:#cccccc}[data-colorid=wj3qn1zchi]{color:#333333} html[data-color-mode=dark] [data-colorid=wj3qn1zchi]{color:#cccccc}[data-colorid=hsmrnxqr0r]{color:#333333} html[data-color-mode=dark] [data-colorid=hsmrnxqr0r]{color:#cccccc}[data-colorid=h8cflxkuri]{color:#333333} html[data-color-mode=dark] [data-colorid=h8cflxkuri]{color:#cccccc}[data-colorid=be7b33us0e]{color:#333333} html[data-color-mode=dark] [data-colorid=be7b33us0e]{color:#cccccc}[data-colorid=e6u8yoslt3]{color:#333333} html[data-color-mode=dark] [data-colorid=e6u8yoslt3]{color:#cccccc}[data-colorid=rg6ixam6yg]{color:#333333} html[data-color-mode=dark] [data-colorid=rg6ixam6yg]{color:#cccccc}[data-colorid=q4klegkhd9]{color:#333333} html[data-color-mode=dark] [data-colorid=q4klegkhd9]{color:#cccccc}[data-colorid=zlj3ejr84h]{color:#333333} html[data-color-mode=dark] [data-colorid=zlj3ejr84h]{color:#cccccc}[data-colorid=fbi63hq3oi]{color:#333333} html[data-color-mode=dark] [data-colorid=fbi63hq3oi]{color:#cccccc}[data-colorid=p9vdue23d9]{color:#333333} html[data-color-mode=dark] [data-colorid=p9vdue23d9]{color:#cccccc}[data-colorid=nnmpc0xdef]{color:#333333} html[data-color-mode=dark] [data-colorid=nnmpc0xdef]{color:#cccccc}[data-colorid=xuwqpeinwe]{color:#333333} html[data-color-mode=dark] [data-colorid=xuwqpeinwe]{color:#cccccc}[data-colorid=sk6xn38a0e]{color:#333333} html[data-color-mode=dark] [data-colorid=sk6xn38a0e]{color:#cccccc}[data-colorid=uf0l8uax8y]{color:#333333} html[data-color-mode=dark] [data-colorid=uf0l8uax8y]{color:#cccccc}[data-colorid=vhn10ephaa]{color:#333333} html[data-color-mode=dark] [data-colorid=vhn10ephaa]{color:#cccccc}[data-colorid=yx3shde9xk]{color:#333333} html[data-color-mode=dark] [data-colorid=yx3shde9xk]{color:#cccccc}[data-colorid=c3cfhzkkxx]{color:#333333} html[data-color-mode=dark] [data-colorid=c3cfhzkkxx]{color:#cccccc}[data-colorid=he6mcu25ng]{color:#333333} html[data-color-mode=dark] [data-colorid=he6mcu25ng]{color:#cccccc}[data-colorid=dc2zqhiwb9]{color:#333333} html[data-color-mode=dark] [data-colorid=dc2zqhiwb9]{color:#cccccc}[data-colorid=kfqvuesfou]{color:#333333} html[data-color-mode=dark] [data-colorid=kfqvuesfou]{color:#cccccc}[data-colorid=hotaa30lo9]{color:#333333} html[data-color-mode=dark] [data-colorid=hotaa30lo9]{color:#cccccc}[data-colorid=wrdvydxqtp]{color:#333333} html[data-color-mode=dark] [data-colorid=wrdvydxqtp]{color:#cccccc}[data-colorid=kn0trdujoo]{color:#333333} html[data-color-mode=dark] [data-colorid=kn0trdujoo]{color:#cccccc}[data-colorid=th4rto17u3]{color:#333333} html[data-color-mode=dark] [data-colorid=th4rto17u3]{color:#cccccc}[data-colorid=ehfcb9cdu0]{color:#333333} html[data-color-mode=dark] [data-colorid=ehfcb9cdu0]{color:#cccccc}[data-colorid=l856xwblkk]{color:#333333} html[data-color-mode=dark] [data-colorid=l856xwblkk]{color:#cccccc}[data-colorid=api18milfp]{color:#333333} html[data-color-mode=dark] [data-colorid=api18milfp]{color:#cccccc}[data-colorid=qewrl5lm2s]{color:#333333} html[data-color-mode=dark] [data-colorid=qewrl5lm2s]{color:#cccccc}[data-colorid=xyo3wcwgrm]{color:#333333} html[data-color-mode=dark] [data-colorid=xyo3wcwgrm]{color:#cccccc}[data-colorid=uz6yzwu1z6]{color:#333333} html[data-color-mode=dark] [data-colorid=uz6yzwu1z6]{color:#cccccc}[data-colorid=ntf4is204w]{color:#333333} html[data-color-mode=dark] [data-colorid=ntf4is204w]{color:#cccccc}[data-colorid=o8pnqco5qs]{color:#333333} html[data-color-mode=dark] [data-colorid=o8pnqco5qs]{color:#cccccc}[data-colorid=isicuegli3]{color:#333333} html[data-color-mode=dark] [data-colorid=isicuegli3]{color:#cccccc}[data-colorid=cq9gakcslz]{color:#333333} html[data-color-mode=dark] [data-colorid=cq9gakcslz]{color:#cccccc}[data-colorid=whxszm713a]{color:#333333} html[data-color-mode=dark] [data-colorid=whxszm713a]{color:#cccccc}[data-colorid=u9rhjb8lkm]{color:#707070} html[data-color-mode=dark] [data-colorid=u9rhjb8lkm]{color:#8f8f8f}[data-colorid=x39gumkl2y]{color:#333333} html[data-color-mode=dark] [data-colorid=x39gumkl2y]{color:#cccccc}[data-colorid=klpf6fy7l1]{color:#333333} html[data-color-mode=dark] [data-colorid=klpf6fy7l1]{color:#cccccc}[data-colorid=zcxq2axv2l]{color:#333333} html[data-color-mode=dark] [data-colorid=zcxq2axv2l]{color:#cccccc}[data-colorid=r744jus3pl]{color:#333333} html[data-color-mode=dark] [data-colorid=r744jus3pl]{color:#cccccc}[data-colorid=dpce7awrkg]{color:#333333} html[data-color-mode=dark] [data-colorid=dpce7awrkg]{color:#cccccc}[data-colorid=cad4xinzdm]{color:#333333} html[data-color-mode=dark] [data-colorid=cad4xinzdm]{color:#cccccc}[data-colorid=b9gdnu2fzd]{color:#333333} html[data-color-mode=dark] [data-colorid=b9gdnu2fzd]{color:#cccccc}[data-colorid=d8qgz3hapn]{color:#333333} html[data-color-mode=dark] [data-colorid=d8qgz3hapn]{color:#cccccc}[data-colorid=ftkh1lf428]{color:#333333} html[data-color-mode=dark] [data-colorid=ftkh1lf428]{color:#cccccc}[data-colorid=bmwvtov00m]{color:#333333} html[data-color-mode=dark] [data-colorid=bmwvtov00m]{color:#cccccc}[data-colorid=gcixyyod9u]{color:#333333} html[data-color-mode=dark] [data-colorid=gcixyyod9u]{color:#cccccc}[data-colorid=gis7e8180l]{color:#333333} html[data-color-mode=dark] [data-colorid=gis7e8180l]{color:#cccccc}[data-colorid=g3lz9uxppa]{color:#333333} html[data-color-mode=dark] [data-colorid=g3lz9uxppa]{color:#cccccc}[data-colorid=dtt455mqxf]{color:#333333} html[data-color-mode=dark] [data-colorid=dtt455mqxf]{color:#cccccc}[data-colorid=wj1rfm6ob1]{color:#333333} html[data-color-mode=dark] [data-colorid=wj1rfm6ob1]{color:#cccccc}[data-colorid=kr1szs0o03]{color:#333333} html[data-color-mode=dark] [data-colorid=kr1szs0o03]{color:#cccccc}[data-colorid=f0waadoh6k]{color:#333333} html[data-color-mode=dark] [data-colorid=f0waadoh6k]{color:#cccccc}[data-colorid=utr5qe39sz]{color:#333333} html[data-color-mode=dark] [data-colorid=utr5qe39sz]{color:#cccccc}[data-colorid=kw55t4gbv6]{color:#333333} html[data-color-mode=dark] [data-colorid=kw55t4gbv6]{color:#cccccc}[data-colorid=s7y55fwnno]{color:#333333} html[data-color-mode=dark] [data-colorid=s7y55fwnno]{color:#cccccc}[data-colorid=ywnutxqlj0]{color:#333333} html[data-color-mode=dark] [data-colorid=ywnutxqlj0]{color:#cccccc}[data-colorid=vpk43e5itw]{color:#333333} html[data-color-mode=dark] [data-colorid=vpk43e5itw]{color:#cccccc}[data-colorid=sly8ymw52u]{color:#333333} html[data-color-mode=dark] [data-colorid=sly8ymw52u]{color:#cccccc}[data-colorid=j7btb66t1n]{color:#333333} html[data-color-mode=dark] [data-colorid=j7btb66t1n]{color:#cccccc}[data-colorid=wbj318cqm1]{color:#333333} html[data-color-mode=dark] [data-colorid=wbj318cqm1]{color:#cccccc}[data-colorid=bhqanh8p07]{color:#333333} html[data-color-mode=dark] [data-colorid=bhqanh8p07]{color:#cccccc}[data-colorid=fh104ike2s]{color:#333333} html[data-color-mode=dark] [data-colorid=fh104ike2s]{color:#cccccc}[data-colorid=e45h80de4k]{color:#333333} html[data-color-mode=dark] [data-colorid=e45h80de4k]{color:#cccccc}[data-colorid=ibjue1j096]{color:#333333} html[data-color-mode=dark] [data-colorid=ibjue1j096]{color:#cccccc}[data-colorid=nby1co3rw4]{color:#333333} html[data-color-mode=dark] [data-colorid=nby1co3rw4]{color:#cccccc}[data-colorid=z95fb6fk5a]{color:#333333} html[data-color-mode=dark] [data-colorid=z95fb6fk5a]{color:#cccccc}[data-colorid=fo2np7sm7g]{color:#333333} html[data-color-mode=dark] [data-colorid=fo2np7sm7g]{color:#cccccc}[data-colorid=l5pgwz6gz7]{color:#333333} html[data-color-mode=dark] [data-colorid=l5pgwz6gz7]{color:#cccccc}[data-colorid=hloyfju0vz]{color:#333333} html[data-color-mode=dark] [data-colorid=hloyfju0vz]{color:#cccccc}[data-colorid=yjhv8pvt4x]{color:#001002} html[data-color-mode=dark] [data-colorid=yjhv8pvt4x]{color:#effff1}[data-colorid=e6zunh7pkf]{color:#333333} html[data-color-mode=dark] [data-colorid=e6zunh7pkf]{color:#cccccc}[data-colorid=y50yo1aga0]{color:#333333} html[data-color-mode=dark] [data-colorid=y50yo1aga0]{color:#cccccc}[data-colorid=rs8fjk1qg4]{color:#333333} html[data-color-mode=dark] [data-colorid=rs8fjk1qg4]{color:#cccccc}[data-colorid=nn7let2382]{color:#333333} html[data-color-mode=dark] [data-colorid=nn7let2382]{color:#cccccc}[data-colorid=hfvegg6nvt]{color:#333333} html[data-color-mode=dark] [data-colorid=hfvegg6nvt]{color:#cccccc}[data-colorid=qcg88jx8e3]{color:#333333} html[data-color-mode=dark] [data-colorid=qcg88jx8e3]{color:#cccccc}[data-colorid=y6ncxz5p9o]{color:#333333} html[data-color-mode=dark] [data-colorid=y6ncxz5p9o]{color:#cccccc}[data-colorid=xwbu8oiv0b]{color:#333333} html[data-color-mode=dark] [data-colorid=xwbu8oiv0b]{color:#cccccc}[data-colorid=ruw2nfb03x]{color:#333333} html[data-color-mode=dark] [data-colorid=ruw2nfb03x]{color:#cccccc}[data-colorid=qpv6nevp4p]{color:#333333} html[data-color-mode=dark] [data-colorid=qpv6nevp4p]{color:#cccccc}[data-colorid=xza6b1lcxk]{color:#333333} html[data-color-mode=dark] [data-colorid=xza6b1lcxk]{color:#cccccc}[data-colorid=cc73f2hr26]{color:#0b0117} html[data-color-mode=dark] [data-colorid=cc73f2hr26]{color:#f2e8fe}[data-colorid=uzhee7ukrb]{color:#333333} html[data-color-mode=dark] [data-colorid=uzhee7ukrb]{color:#cccccc}[data-colorid=p7rrx045vs]{color:#333333} html[data-color-mode=dark] [data-colorid=p7rrx045vs]{color:#cccccc}[data-colorid=tlqd95pmff]{color:#333333} html[data-color-mode=dark] [data-colorid=tlqd95pmff]{color:#cccccc}[data-colorid=y76suj6h0s]{color:#333333} html[data-color-mode=dark] [data-colorid=y76suj6h0s]{color:#cccccc}[data-colorid=nohoea8njv]{color:#333333} html[data-color-mode=dark] [data-colorid=nohoea8njv]{color:#cccccc}[data-colorid=zciq4xlj6j]{color:#333333} html[data-color-mode=dark] [data-colorid=zciq4xlj6j]{color:#cccccc}[data-colorid=vrvdj014rj]{color:#333333} html[data-color-mode=dark] [data-colorid=vrvdj014rj]{color:#cccccc}[data-colorid=hiup0iemti]{color:#333333} html[data-color-mode=dark] [data-colorid=hiup0iemti]{color:#cccccc}[data-colorid=x5d5iq33hi]{color:#333333} html[data-color-mode=dark] [data-colorid=x5d5iq33hi]{color:#cccccc}[data-colorid=o6y0l8naie]{color:#333333} html[data-color-mode=dark] [data-colorid=o6y0l8naie]{color:#cccccc}[data-colorid=mcoo8zla8f]{color:#333333} html[data-color-mode=dark] [data-colorid=mcoo8zla8f]{color:#cccccc}[data-colorid=hfdp3633b4]{color:#333333} html[data-color-mode=dark] [data-colorid=hfdp3633b4]{color:#cccccc}[data-colorid=u4lpmrqolg]{color:#333333} html[data-color-mode=dark] [data-colorid=u4lpmrqolg]{color:#cccccc}[data-colorid=s0csn52o2g]{color:#333333} html[data-color-mode=dark] [data-colorid=s0csn52o2g]{color:#cccccc}[data-colorid=fdmgxzj0h1]{color:#333333} html[data-color-mode=dark] [data-colorid=fdmgxzj0h1]{color:#cccccc}[data-colorid=cnqjz5wy09]{color:#333333} html[data-color-mode=dark] [data-colorid=cnqjz5wy09]{color:#cccccc}[data-colorid=qotrt0indr]{color:#333333} html[data-color-mode=dark] [data-colorid=qotrt0indr]{color:#cccccc}[data-colorid=yflnw39tvy]{color:#333333} html[data-color-mode=dark] [data-colorid=yflnw39tvy]{color:#cccccc}[data-colorid=j778njk6y4]{color:#333333} html[data-color-mode=dark] [data-colorid=j778njk6y4]{color:#cccccc}[data-colorid=lw7ozp4lhj]{color:#333333} html[data-color-mode=dark] [data-colorid=lw7ozp4lhj]{color:#cccccc}[data-colorid=yx8b9wfmm6]{color:#333333} html[data-color-mode=dark] [data-colorid=yx8b9wfmm6]{color:#cccccc}[data-colorid=se5j8dyn7h]{color:#333333} html[data-color-mode=dark] [data-colorid=se5j8dyn7h]{color:#cccccc}[data-colorid=ed4f9tp19f]{color:#333333} html[data-color-mode=dark] [data-colorid=ed4f9tp19f]{color:#cccccc}[data-colorid=jdmur3ke42]{color:#333333} html[data-color-mode=dark] [data-colorid=jdmur3ke42]{color:#cccccc}[data-colorid=mvmymwxr2t]{color:#333333} html[data-color-mode=dark] [data-colorid=mvmymwxr2t]{color:#cccccc}[data-colorid=fmvbmsmqrt]{color:#333333} html[data-color-mode=dark] [data-colorid=fmvbmsmqrt]{color:#cccccc}[data-colorid=rt45vees43]{color:#333333} html[data-color-mode=dark] [data-colorid=rt45vees43]{color:#cccccc}[data-colorid=kb67in52j0]{color:#333333} html[data-color-mode=dark] [data-colorid=kb67in52j0]{color:#cccccc}[data-colorid=y8kybv0lg0]{color:#333333} html[data-color-mode=dark] [data-colorid=y8kybv0lg0]{color:#cccccc}[data-colorid=rl6n8lo36t]{color:#333333} html[data-color-mode=dark] [data-colorid=rl6n8lo36t]{color:#cccccc}[data-colorid=rhsky8y0m2]{color:#333333} html[data-color-mode=dark] [data-colorid=rhsky8y0m2]{color:#cccccc}[data-colorid=tr2g6h39hg]{color:#333333} html[data-color-mode=dark] [data-colorid=tr2g6h39hg]{color:#cccccc}[data-colorid=wwh9qzthro]{color:#333333} html[data-color-mode=dark] [data-colorid=wwh9qzthro]{color:#cccccc}[data-colorid=ajgu7itl0z]{color:#333333} html[data-color-mode=dark] [data-colorid=ajgu7itl0z]{color:#cccccc}[data-colorid=uqrwbgorq1]{color:#333333} html[data-color-mode=dark] [data-colorid=uqrwbgorq1]{color:#cccccc}[data-colorid=zwrlcxlp20]{color:#333333} html[data-color-mode=dark] [data-colorid=zwrlcxlp20]{color:#cccccc}[data-colorid=x99umnmbli]{color:#333333} html[data-color-mode=dark] [data-colorid=x99umnmbli]{color:#cccccc}[data-colorid=vqragnvq2x]{color:#333333} html[data-color-mode=dark] [data-colorid=vqragnvq2x]{color:#cccccc}[data-colorid=vcjh3rj1mq]{color:#333333} html[data-color-mode=dark] [data-colorid=vcjh3rj1mq]{color:#cccccc}[data-colorid=x1dqr1jfxp]{color:#333333} html[data-color-mode=dark] [data-colorid=x1dqr1jfxp]{color:#cccccc}[data-colorid=j1avchfzl4]{color:#333333} html[data-color-mode=dark] [data-colorid=j1avchfzl4]{color:#cccccc}[data-colorid=aicmu0aup1]{color:#707070} html[data-color-mode=dark] [data-colorid=aicmu0aup1]{color:#8f8f8f}[data-colorid=x5u7unplkz]{color:#333333} html[data-color-mode=dark] [data-colorid=x5u7unplkz]{color:#cccccc}[data-colorid=qvmce52c07]{color:#333333} html[data-color-mode=dark] [data-colorid=qvmce52c07]{color:#cccccc}[data-colorid=xmke338cht]{color:#333333} html[data-color-mode=dark] [data-colorid=xmke338cht]{color:#cccccc}[data-colorid=kfaljq1jef]{color:#333333} html[data-color-mode=dark] [data-colorid=kfaljq1jef]{color:#cccccc}[data-colorid=fai49mpcni]{color:#333333} html[data-color-mode=dark] [data-colorid=fai49mpcni]{color:#cccccc}[data-colorid=uwh8j60y26]{color:#333333} html[data-color-mode=dark] [data-colorid=uwh8j60y26]{color:#cccccc}[data-colorid=lqesrvn0zm]{color:#333333} html[data-color-mode=dark] [data-colorid=lqesrvn0zm]{color:#cccccc}[data-colorid=a4nfpso4if]{color:#333333} html[data-color-mode=dark] [data-colorid=a4nfpso4if]{color:#cccccc}[data-colorid=q69ibnnoyi]{color:#333333} html[data-color-mode=dark] [data-colorid=q69ibnnoyi]{color:#cccccc}[data-colorid=xe425v05uv]{color:#333333} html[data-color-mode=dark] [data-colorid=xe425v05uv]{color:#cccccc}[data-colorid=owgbsf3ho9]{color:#333333} html[data-color-mode=dark] [data-colorid=owgbsf3ho9]{color:#cccccc}[data-colorid=jin98rxtka]{color:#333333} html[data-color-mode=dark] [data-colorid=jin98rxtka]{color:#cccccc}[data-colorid=vddqzn5n3i]{color:#333333} html[data-color-mode=dark] [data-colorid=vddqzn5n3i]{color:#cccccc}[data-colorid=w7zf17n0yg]{color:#333333} html[data-color-mode=dark] [data-colorid=w7zf17n0yg]{color:#cccccc}[data-colorid=ge1tdpbvs5]{color:#333333} html[data-color-mode=dark] [data-colorid=ge1tdpbvs5]{color:#cccccc}[data-colorid=wjsdzay696]{color:#333333} html[data-color-mode=dark] [data-colorid=wjsdzay696]{color:#cccccc}[data-colorid=m0si0tzgwt]{color:#333333} html[data-color-mode=dark] [data-colorid=m0si0tzgwt]{color:#cccccc}[data-colorid=zw1yorovx7]{color:#333333} html[data-color-mode=dark] [data-colorid=zw1yorovx7]{color:#cccccc}[data-colorid=tuuyj1ov61]{color:#333333} html[data-color-mode=dark] [data-colorid=tuuyj1ov61]{color:#cccccc}[data-colorid=hrzbfli8oy]{color:#333333} html[data-color-mode=dark] [data-colorid=hrzbfli8oy]{color:#cccccc}[data-colorid=bfzyvatzpn]{color:#333333} html[data-color-mode=dark] [data-colorid=bfzyvatzpn]{color:#cccccc}[data-colorid=p9osuwz9ps]{color:#333333} html[data-color-mode=dark] [data-colorid=p9osuwz9ps]{color:#cccccc}[data-colorid=ny5jne0r8t]{color:#333333} html[data-color-mode=dark] [data-colorid=ny5jne0r8t]{color:#cccccc}[data-colorid=pbckkzyxwe]{color:#0066cc} html[data-color-mode=dark] [data-colorid=pbckkzyxwe]{color:#3399ff}[data-colorid=vcg7jn59g8]{color:#333333} html[data-color-mode=dark] [data-colorid=vcg7jn59g8]{color:#cccccc}[data-colorid=fo23lp7l4k]{color:#333333} html[data-color-mode=dark] [data-colorid=fo23lp7l4k]{color:#cccccc}[data-colorid=fuujpubukj]{color:#333333} html[data-color-mode=dark] [data-colorid=fuujpubukj]{color:#cccccc}[data-colorid=gkl45159xf]{color:#333333} html[data-color-mode=dark] [data-colorid=gkl45159xf]{color:#cccccc}[data-colorid=fep2bumt17]{color:#333333} html[data-color-mode=dark] [data-colorid=fep2bumt17]{color:#cccccc}[data-colorid=qnuciypdfy]{color:#333333} html[data-color-mode=dark] [data-colorid=qnuciypdfy]{color:#cccccc}[data-colorid=d0hns6hthn]{color:#333333} html[data-color-mode=dark] [data-colorid=d0hns6hthn]{color:#cccccc}[data-colorid=pp2g8nr4nh]{color:#333333} html[data-color-mode=dark] [data-colorid=pp2g8nr4nh]{color:#cccccc}[data-colorid=x1buh6o15b]{color:#333333} html[data-color-mode=dark] [data-colorid=x1buh6o15b]{color:#cccccc}[data-colorid=lufhbhusmh]{color:#333333} html[data-color-mode=dark] [data-colorid=lufhbhusmh]{color:#cccccc}[data-colorid=wvc36dta13]{color:#333333} html[data-color-mode=dark] [data-colorid=wvc36dta13]{color:#cccccc}[data-colorid=qgeqg35fvd]{color:#333333} html[data-color-mode=dark] [data-colorid=qgeqg35fvd]{color:#cccccc}[data-colorid=wa3ifudc24]{color:#333333} html[data-color-mode=dark] [data-colorid=wa3ifudc24]{color:#cccccc}[data-colorid=kgcj31cux7]{color:#333333} html[data-color-mode=dark] [data-colorid=kgcj31cux7]{color:#cccccc}[data-colorid=b6o8fjymxw]{color:#333333} html[data-color-mode=dark] [data-colorid=b6o8fjymxw]{color:#cccccc}[data-colorid=lrc2p5ld03]{color:#333333} html[data-color-mode=dark] [data-colorid=lrc2p5ld03]{color:#cccccc}[data-colorid=mpu4sh2jg0]{color:#333333} html[data-color-mode=dark] [data-colorid=mpu4sh2jg0]{color:#cccccc}[data-colorid=mf1m8x5nco]{color:#333333} html[data-color-mode=dark] [data-colorid=mf1m8x5nco]{color:#cccccc}[data-colorid=y71c7gy7da]{color:#333333} html[data-color-mode=dark] [data-colorid=y71c7gy7da]{color:#cccccc}[data-colorid=te0w6fvlz8]{color:#333333} html[data-color-mode=dark] [data-colorid=te0w6fvlz8]{color:#cccccc}[data-colorid=h6rbddvekz]{color:#333333} html[data-color-mode=dark] [data-colorid=h6rbddvekz]{color:#cccccc}[data-colorid=ihrz112wqd]{color:#333333} html[data-color-mode=dark] [data-colorid=ihrz112wqd]{color:#cccccc}[data-colorid=jc7pgyrnp1]{color:#333333} html[data-color-mode=dark] [data-colorid=jc7pgyrnp1]{color:#cccccc}[data-colorid=xsgngojghf]{color:#333333} html[data-color-mode=dark] [data-colorid=xsgngojghf]{color:#cccccc}[data-colorid=bhqyy3xnj2]{color:#333333} html[data-color-mode=dark] [data-colorid=bhqyy3xnj2]{color:#cccccc}[data-colorid=t5u8yjlgqi]{color:#333333} html[data-color-mode=dark] [data-colorid=t5u8yjlgqi]{color:#cccccc}[data-colorid=mh3syrpnrl]{color:#333333} html[data-color-mode=dark] [data-colorid=mh3syrpnrl]{color:#cccccc}[data-colorid=gcxs60iq3g]{color:#333333} html[data-color-mode=dark] [data-colorid=gcxs60iq3g]{color:#cccccc}[data-colorid=f177x9jf1w]{color:#333333} html[data-color-mode=dark] [data-colorid=f177x9jf1w]{color:#cccccc}[data-colorid=t11ql8zewr]{color:#333333} html[data-color-mode=dark] [data-colorid=t11ql8zewr]{color:#cccccc}[data-colorid=ely9nri3mi]{color:#333333} html[data-color-mode=dark] [data-colorid=ely9nri3mi]{color:#cccccc}[data-colorid=bv0nbk1hx8]{color:#333333} html[data-color-mode=dark] [data-colorid=bv0nbk1hx8]{color:#cccccc}[data-colorid=rs1zzn5ls3]{color:#333333} html[data-color-mode=dark] [data-colorid=rs1zzn5ls3]{color:#cccccc}[data-colorid=vphy0isg53]{color:#333333} html[data-color-mode=dark] [data-colorid=vphy0isg53]{color:#cccccc}[data-colorid=up2q7f1cu2]{color:#333333} html[data-color-mode=dark] [data-colorid=up2q7f1cu2]{color:#cccccc}[data-colorid=fc5ra9mawl]{color:#333333} html[data-color-mode=dark] [data-colorid=fc5ra9mawl]{color:#cccccc}[data-colorid=pn22jdir3r]{color:#333333} html[data-color-mode=dark] [data-colorid=pn22jdir3r]{color:#cccccc}[data-colorid=f3dqjg7f94]{color:#333333} html[data-color-mode=dark] [data-colorid=f3dqjg7f94]{color:#cccccc}[data-colorid=jjezb7yemz]{color:#333333} html[data-color-mode=dark] [data-colorid=jjezb7yemz]{color:#cccccc}[data-colorid=ghlwx8ptlc]{color:#333333} html[data-color-mode=dark] [data-colorid=ghlwx8ptlc]{color:#cccccc}[data-colorid=a09pk5sjii]{color:#333333} html[data-color-mode=dark] [data-colorid=a09pk5sjii]{color:#cccccc}[data-colorid=g84f12k0nn]{color:#333333} html[data-color-mode=dark] [data-colorid=g84f12k0nn]{color:#cccccc}[data-colorid=v9aix7rlk0]{color:#333333} html[data-color-mode=dark] [data-colorid=v9aix7rlk0]{color:#cccccc}[data-colorid=yzz65h8w2m]{color:#333333} html[data-color-mode=dark] [data-colorid=yzz65h8w2m]{color:#cccccc}[data-colorid=o5e91v3spy]{color:#333333} html[data-color-mode=dark] [data-colorid=o5e91v3spy]{color:#cccccc}[data-colorid=etwengvb3x]{color:#333333} html[data-color-mode=dark] [data-colorid=etwengvb3x]{color:#cccccc}[data-colorid=wfb7czvy7g]{color:#333333} html[data-color-mode=dark] [data-colorid=wfb7czvy7g]{color:#cccccc}[data-colorid=u9uepcr8jk]{color:#333333} html[data-color-mode=dark] [data-colorid=u9uepcr8jk]{color:#cccccc}[data-colorid=s4nqnrxlao]{color:#333333} html[data-color-mode=dark] [data-colorid=s4nqnrxlao]{color:#cccccc}[data-colorid=p0ch9t3aim]{color:#333333} html[data-color-mode=dark] [data-colorid=p0ch9t3aim]{color:#cccccc}[data-colorid=h54668vlze]{color:#333333} html[data-color-mode=dark] [data-colorid=h54668vlze]{color:#cccccc}[data-colorid=qdqjfiou3r]{color:#333333} html[data-color-mode=dark] [data-colorid=qdqjfiou3r]{color:#cccccc}[data-colorid=r6hltgia2t]{color:#333333} html[data-color-mode=dark] [data-colorid=r6hltgia2t]{color:#cccccc}[data-colorid=z426l63h2l]{color:#333333} html[data-color-mode=dark] [data-colorid=z426l63h2l]{color:#cccccc}[data-colorid=c8j9xf3nfs]{color:#333333} html[data-color-mode=dark] [data-colorid=c8j9xf3nfs]{color:#cccccc}[data-colorid=iht4dkft0w]{color:#333333} html[data-color-mode=dark] [data-colorid=iht4dkft0w]{color:#cccccc}[data-colorid=kdfxchhtio]{color:#333333} html[data-color-mode=dark] [data-colorid=kdfxchhtio]{color:#cccccc}[data-colorid=mv11bh4ct9]{color:#333333} html[data-color-mode=dark] [data-colorid=mv11bh4ct9]{color:#cccccc}[data-colorid=wi7f8rblhf]{color:#333333} html[data-color-mode=dark] [data-colorid=wi7f8rblhf]{color:#cccccc}[data-colorid=s53fqsne2n]{color:#333333} html[data-color-mode=dark] [data-colorid=s53fqsne2n]{color:#cccccc}[data-colorid=xxafihn1r7]{color:#333333} html[data-color-mode=dark] [data-colorid=xxafihn1r7]{color:#cccccc}[data-colorid=ko0i9wpuiu]{color:#333333} html[data-color-mode=dark] [data-colorid=ko0i9wpuiu]{color:#cccccc}[data-colorid=qm8b8rt7f0]{color:#333333} html[data-color-mode=dark] [data-colorid=qm8b8rt7f0]{color:#cccccc}[data-colorid=s2lmaqwc2h]{color:#333333} html[data-color-mode=dark] [data-colorid=s2lmaqwc2h]{color:#cccccc}[data-colorid=ehua1pq534]{color:#333333} html[data-color-mode=dark] [data-colorid=ehua1pq534]{color:#cccccc}[data-colorid=c3j59ja1um]{color:#333333} html[data-color-mode=dark] [data-colorid=c3j59ja1um]{color:#cccccc}[data-colorid=u6f2r7ux65]{color:#333333} html[data-color-mode=dark] [data-colorid=u6f2r7ux65]{color:#cccccc}[data-colorid=pxd5shgxz1]{color:#333333} html[data-color-mode=dark] [data-colorid=pxd5shgxz1]{color:#cccccc}[data-colorid=k2q23qljfx]{color:#333333} html[data-color-mode=dark] [data-colorid=k2q23qljfx]{color:#cccccc}[data-colorid=hmd4ttywio]{color:#333333} html[data-color-mode=dark] [data-colorid=hmd4ttywio]{color:#cccccc}[data-colorid=qwbpxhbvab]{color:#333333} html[data-color-mode=dark] [data-colorid=qwbpxhbvab]{color:#cccccc}[data-colorid=ifkxyu8ij0]{color:#333333} html[data-color-mode=dark] [data-colorid=ifkxyu8ij0]{color:#cccccc}[data-colorid=hx1u7z4reo]{color:#333333} html[data-color-mode=dark] [data-colorid=hx1u7z4reo]{color:#cccccc}[data-colorid=pdbh4ri2w7]{color:#333333} html[data-color-mode=dark] [data-colorid=pdbh4ri2w7]{color:#cccccc}[data-colorid=v5stq9gu4b]{color:#333333} html[data-color-mode=dark] [data-colorid=v5stq9gu4b]{color:#cccccc}[data-colorid=wj4zrjo5vd]{color:#333333} html[data-color-mode=dark] [data-colorid=wj4zrjo5vd]{color:#cccccc}[data-colorid=u0c6vgy6we]{color:#333333} html[data-color-mode=dark] [data-colorid=u0c6vgy6we]{color:#cccccc}[data-colorid=y7caxqaiwg]{color:#333333} html[data-color-mode=dark] [data-colorid=y7caxqaiwg]{color:#cccccc}[data-colorid=bo10y2upcq]{color:#333333} html[data-color-mode=dark] [data-colorid=bo10y2upcq]{color:#cccccc}[data-colorid=xjubu7vwdp]{color:#333333} html[data-color-mode=dark] [data-colorid=xjubu7vwdp]{color:#cccccc}[data-colorid=qfrgzeybxj]{color:#333333} html[data-color-mode=dark] [data-colorid=qfrgzeybxj]{color:#cccccc}[data-colorid=uko2lcwvei]{color:#333333} html[data-color-mode=dark] [data-colorid=uko2lcwvei]{color:#cccccc}[data-colorid=nmu4japcgr]{color:#333333} html[data-color-mode=dark] [data-colorid=nmu4japcgr]{color:#cccccc}[data-colorid=fefqhv6wjl]{color:#333333} html[data-color-mode=dark] [data-colorid=fefqhv6wjl]{color:#cccccc}[data-colorid=i9aiipi8c3]{color:#333333} html[data-color-mode=dark] [data-colorid=i9aiipi8c3]{color:#cccccc}[data-colorid=dyv9xap7ax]{color:#333333} html[data-color-mode=dark] [data-colorid=dyv9xap7ax]{color:#cccccc}[data-colorid=mlo186mil0]{color:#333333} html[data-color-mode=dark] [data-colorid=mlo186mil0]{color:#cccccc}[data-colorid=zthln46hjs]{color:#333333} html[data-color-mode=dark] [data-colorid=zthln46hjs]{color:#cccccc}[data-colorid=s2pyyms623]{color:#333333} html[data-color-mode=dark] [data-colorid=s2pyyms623]{color:#cccccc}[data-colorid=lr87npgrg8]{color:#333333} html[data-color-mode=dark] [data-colorid=lr87npgrg8]{color:#cccccc}[data-colorid=j3egw4jh10]{color:#333333} html[data-color-mode=dark] [data-colorid=j3egw4jh10]{color:#cccccc}[data-colorid=t68lhp0oiq]{color:#333333} html[data-color-mode=dark] [data-colorid=t68lhp0oiq]{color:#cccccc}[data-colorid=inkggqmfps]{color:#333333} html[data-color-mode=dark] [data-colorid=inkggqmfps]{color:#cccccc}[data-colorid=pdy3kvzpuk]{color:#333333} html[data-color-mode=dark] [data-colorid=pdy3kvzpuk]{color:#cccccc}[data-colorid=m5s3coaf8m]{color:#333333} html[data-color-mode=dark] [data-colorid=m5s3coaf8m]{color:#cccccc}[data-colorid=vsfwdz51we]{color:#333333} html[data-color-mode=dark] [data-colorid=vsfwdz51we]{color:#cccccc}[data-colorid=bfqm7gukmz]{color:#333333} html[data-color-mode=dark] [data-colorid=bfqm7gukmz]{color:#cccccc}[data-colorid=ii92ntxbn9]{color:#333333} html[data-color-mode=dark] [data-colorid=ii92ntxbn9]{color:#cccccc}[data-colorid=new1ragnnz]{color:#333333} html[data-color-mode=dark] [data-colorid=new1ragnnz]{color:#cccccc}[data-colorid=jcft52nmb8]{color:#333333} html[data-color-mode=dark] [data-colorid=jcft52nmb8]{color:#cccccc}[data-colorid=faiw7nvyqh]{color:#333333} html[data-color-mode=dark] [data-colorid=faiw7nvyqh]{color:#cccccc}[data-colorid=j0c43fpq2b]{color:#333333} html[data-color-mode=dark] [data-colorid=j0c43fpq2b]{color:#cccccc}[data-colorid=j3twi6uisg]{color:#333333} html[data-color-mode=dark] [data-colorid=j3twi6uisg]{color:#cccccc}[data-colorid=v8eo8x1s7l]{color:#333333} html[data-color-mode=dark] [data-colorid=v8eo8x1s7l]{color:#cccccc}[data-colorid=joyvhiv3rx]{color:#333333} html[data-color-mode=dark] [data-colorid=joyvhiv3rx]{color:#cccccc}[data-colorid=xtpl76hj9f]{color:#333333} html[data-color-mode=dark] [data-colorid=xtpl76hj9f]{color:#cccccc}[data-colorid=ubbpaldu9j]{color:#333333} html[data-color-mode=dark] [data-colorid=ubbpaldu9j]{color:#cccccc}[data-colorid=a4oz35qawp]{color:#333333} html[data-color-mode=dark] [data-colorid=a4oz35qawp]{color:#cccccc}[data-colorid=h88qjz3na7]{color:#333333} html[data-color-mode=dark] [data-colorid=h88qjz3na7]{color:#cccccc}[data-colorid=zgyqm7oyf4]{color:#333333} html[data-color-mode=dark] [data-colorid=zgyqm7oyf4]{color:#cccccc}[data-colorid=q9tt8nkl5g]{color:#333333} html[data-color-mode=dark] [data-colorid=q9tt8nkl5g]{color:#cccccc}[data-colorid=q3600zd5fb]{color:#333333} html[data-color-mode=dark] [data-colorid=q3600zd5fb]{color:#cccccc}[data-colorid=lbz2ixbuej]{color:#333333} html[data-color-mode=dark] [data-colorid=lbz2ixbuej]{color:#cccccc}[data-colorid=ugvcfqoplv]{color:#333333} html[data-color-mode=dark] [data-colorid=ugvcfqoplv]{color:#cccccc}[data-colorid=pr6ovk7waf]{color:#333333} html[data-color-mode=dark] [data-colorid=pr6ovk7waf]{color:#cccccc}[data-colorid=pw9uaw8b8p]{color:#333333} html[data-color-mode=dark] [data-colorid=pw9uaw8b8p]{color:#cccccc}[data-colorid=h7akzpb3kg]{color:#333333} html[data-color-mode=dark] [data-colorid=h7akzpb3kg]{color:#cccccc}[data-colorid=e3seamrh1l]{color:#333333} html[data-color-mode=dark] [data-colorid=e3seamrh1l]{color:#cccccc}[data-colorid=kpmrcyr07v]{color:#333333} html[data-color-mode=dark] [data-colorid=kpmrcyr07v]{color:#cccccc}[data-colorid=rmjlhguavn]{color:#333333} html[data-color-mode=dark] [data-colorid=rmjlhguavn]{color:#cccccc}[data-colorid=mhhn259jg3]{color:#333333} html[data-color-mode=dark] [data-colorid=mhhn259jg3]{color:#cccccc}[data-colorid=gmyo5l51sh]{color:#333333} html[data-color-mode=dark] [data-colorid=gmyo5l51sh]{color:#cccccc}[data-colorid=mayotvi5eq]{color:#333333} html[data-color-mode=dark] [data-colorid=mayotvi5eq]{color:#cccccc}[data-colorid=xzb3t9jm9d]{color:#333333} html[data-color-mode=dark] [data-colorid=xzb3t9jm9d]{color:#cccccc}[data-colorid=t29srvawc6]{color:#333333} html[data-color-mode=dark] [data-colorid=t29srvawc6]{color:#cccccc}[data-colorid=o5fgck0h3r]{color:#333333} html[data-color-mode=dark] [data-colorid=o5fgck0h3r]{color:#cccccc}[data-colorid=p9upcya4ie]{color:#333333} html[data-color-mode=dark] [data-colorid=p9upcya4ie]{color:#cccccc}[data-colorid=a0leqy9hco]{color:#333333} html[data-color-mode=dark] [data-colorid=a0leqy9hco]{color:#cccccc}[data-colorid=j3qlvtna4o]{color:#333333} html[data-color-mode=dark] [data-colorid=j3qlvtna4o]{color:#cccccc}[data-colorid=dl5eabitc3]{color:#333333} html[data-color-mode=dark] [data-colorid=dl5eabitc3]{color:#cccccc}[data-colorid=kz5ac9cgy9]{color:#333333} html[data-color-mode=dark] [data-colorid=kz5ac9cgy9]{color:#cccccc}[data-colorid=zoxebtgak9]{color:#333333} html[data-color-mode=dark] [data-colorid=zoxebtgak9]{color:#cccccc}[data-colorid=n494g6a5vq]{color:#333333} html[data-color-mode=dark] [data-colorid=n494g6a5vq]{color:#cccccc}[data-colorid=mft6pghcsf]{color:#333333} html[data-color-mode=dark] [data-colorid=mft6pghcsf]{color:#cccccc}[data-colorid=knrr99v6pn]{color:#333333} html[data-color-mode=dark] [data-colorid=knrr99v6pn]{color:#cccccc}[data-colorid=ylxpgcomw4]{color:#333333} html[data-color-mode=dark] [data-colorid=ylxpgcomw4]{color:#cccccc}[data-colorid=czt4al7u89]{color:#333333} html[data-color-mode=dark] [data-colorid=czt4al7u89]{color:#cccccc}[data-colorid=ec0bu16oup]{color:#333333} html[data-color-mode=dark] [data-colorid=ec0bu16oup]{color:#cccccc}[data-colorid=zq68vl9zja]{color:#333333} html[data-color-mode=dark] [data-colorid=zq68vl9zja]{color:#cccccc}[data-colorid=txf8dj0916]{color:#333333} html[data-color-mode=dark] [data-colorid=txf8dj0916]{color:#cccccc}[data-colorid=ulnpqqpxir]{color:#333333} html[data-color-mode=dark] [data-colorid=ulnpqqpxir]{color:#cccccc}[data-colorid=znhsqk0nth]{color:#333333} html[data-color-mode=dark] [data-colorid=znhsqk0nth]{color:#cccccc}[data-colorid=fmlaadrkyn]{color:#333333} html[data-color-mode=dark] [data-colorid=fmlaadrkyn]{color:#cccccc}[data-colorid=fe3j70olst]{color:#333333} html[data-color-mode=dark] [data-colorid=fe3j70olst]{color:#cccccc}[data-colorid=xvg0x2eopr]{color:#333333} html[data-color-mode=dark] [data-colorid=xvg0x2eopr]{color:#cccccc}[data-colorid=stqug0x22a]{color:#333333} html[data-color-mode=dark] [data-colorid=stqug0x22a]{color:#cccccc}[data-colorid=ebtwteo9vt]{color:#333333} html[data-color-mode=dark] [data-colorid=ebtwteo9vt]{color:#cccccc}[data-colorid=cc267skj2m]{color:#333333} html[data-color-mode=dark] [data-colorid=cc267skj2m]{color:#cccccc}[data-colorid=swzb5u8zg4]{color:#333333} html[data-color-mode=dark] [data-colorid=swzb5u8zg4]{color:#cccccc}[data-colorid=ellselt3cq]{color:#333333} html[data-color-mode=dark] [data-colorid=ellselt3cq]{color:#cccccc}[data-colorid=yluhyusaey]{color:#0b0117} html[data-color-mode=dark] [data-colorid=yluhyusaey]{color:#f2e8fe}[data-colorid=k7eu2ykm6u]{color:#333333} html[data-color-mode=dark] [data-colorid=k7eu2ykm6u]{color:#cccccc}[data-colorid=mh3ba1j956]{color:#333333} html[data-color-mode=dark] [data-colorid=mh3ba1j956]{color:#cccccc}[data-colorid=c3zs02p5o2]{color:#333333} html[data-color-mode=dark] [data-colorid=c3zs02p5o2]{color:#cccccc}[data-colorid=sr1bt166bl]{color:#333333} html[data-color-mode=dark] [data-colorid=sr1bt166bl]{color:#cccccc}[data-colorid=bu2e5xfqfq]{color:#333333} html[data-color-mode=dark] [data-colorid=bu2e5xfqfq]{color:#cccccc}[data-colorid=x7uupm244x]{color:#333333} html[data-color-mode=dark] [data-colorid=x7uupm244x]{color:#cccccc}[data-colorid=ihjdnxnvok]{color:#333333} html[data-color-mode=dark] [data-colorid=ihjdnxnvok]{color:#cccccc}[data-colorid=lbp1zxc9ad]{color:#333333} html[data-color-mode=dark] [data-colorid=lbp1zxc9ad]{color:#cccccc}[data-colorid=y7qs03lzz8]{color:#333333} html[data-color-mode=dark] [data-colorid=y7qs03lzz8]{color:#cccccc}[data-colorid=crzvpkd1o1]{color:#333333} html[data-color-mode=dark] [data-colorid=crzvpkd1o1]{color:#cccccc}[data-colorid=s5ucrrqsuy]{color:#333333} html[data-color-mode=dark] [data-colorid=s5ucrrqsuy]{color:#cccccc}[data-colorid=ej5h94v7jn]{color:#333333} html[data-color-mode=dark] [data-colorid=ej5h94v7jn]{color:#cccccc}[data-colorid=wqwdyl0zb7]{color:#333333} html[data-color-mode=dark] [data-colorid=wqwdyl0zb7]{color:#cccccc}[data-colorid=c2d57wx1qr]{color:#333333} html[data-color-mode=dark] [data-colorid=c2d57wx1qr]{color:#cccccc}[data-colorid=vt96tb69cq]{color:#333333} html[data-color-mode=dark] [data-colorid=vt96tb69cq]{color:#cccccc}[data-colorid=po3cj46rk2]{color:#333333} html[data-color-mode=dark] [data-colorid=po3cj46rk2]{color:#cccccc}[data-colorid=bl2et1ba58]{color:#333333} html[data-color-mode=dark] [data-colorid=bl2et1ba58]{color:#cccccc}[data-colorid=nt5xgwmrq1]{color:#333333} html[data-color-mode=dark] [data-colorid=nt5xgwmrq1]{color:#cccccc}[data-colorid=acsl2zsmlm]{color:#333333} html[data-color-mode=dark] [data-colorid=acsl2zsmlm]{color:#cccccc}[data-colorid=tzb4yqf9jg]{color:#333333} html[data-color-mode=dark] [data-colorid=tzb4yqf9jg]{color:#cccccc}[data-colorid=o5cqgr4edu]{color:#333333} html[data-color-mode=dark] [data-colorid=o5cqgr4edu]{color:#cccccc}[data-colorid=id000ztvx3]{color:#333333} html[data-color-mode=dark] [data-colorid=id000ztvx3]{color:#cccccc}[data-colorid=f1ttoxk7j1]{color:#333333} html[data-color-mode=dark] [data-colorid=f1ttoxk7j1]{color:#cccccc}[data-colorid=vewuqfsiwg]{color:#333333} html[data-color-mode=dark] [data-colorid=vewuqfsiwg]{color:#cccccc}[data-colorid=zctx9m6scp]{color:#333333} html[data-color-mode=dark] [data-colorid=zctx9m6scp]{color:#cccccc}[data-colorid=moottqwx0x]{color:#333333} html[data-color-mode=dark] [data-colorid=moottqwx0x]{color:#cccccc}[data-colorid=m1upl4hlt7]{color:#333333} html[data-color-mode=dark] [data-colorid=m1upl4hlt7]{color:#cccccc}[data-colorid=nnwchvmrd4]{color:#333333} html[data-color-mode=dark] [data-colorid=nnwchvmrd4]{color:#cccccc}[data-colorid=idpj2tokcc]{color:#333333} html[data-color-mode=dark] [data-colorid=idpj2tokcc]{color:#cccccc}[data-colorid=mnce4kdf2k]{color:#333333} html[data-color-mode=dark] [data-colorid=mnce4kdf2k]{color:#cccccc}[data-colorid=fp6fyvie14]{color:#333333} html[data-color-mode=dark] [data-colorid=fp6fyvie14]{color:#cccccc}[data-colorid=omgeszd11x]{color:#333333} html[data-color-mode=dark] [data-colorid=omgeszd11x]{color:#cccccc}[data-colorid=pygwe4vm93]{color:#333333} html[data-color-mode=dark] [data-colorid=pygwe4vm93]{color:#cccccc}[data-colorid=akqlz9n9yc]{color:#333333} html[data-color-mode=dark] [data-colorid=akqlz9n9yc]{color:#cccccc}[data-colorid=yi5gz3i51d]{color:#333333} html[data-color-mode=dark] [data-colorid=yi5gz3i51d]{color:#cccccc}[data-colorid=vuf87o6nnh]{color:#333333} html[data-color-mode=dark] [data-colorid=vuf87o6nnh]{color:#cccccc}[data-colorid=unrow6q1bl]{color:#707070} html[data-color-mode=dark] [data-colorid=unrow6q1bl]{color:#8f8f8f}[data-colorid=z58iv6vldh]{color:#001002} html[data-color-mode=dark] [data-colorid=z58iv6vldh]{color:#effff1}[data-colorid=rc27bm6vm3]{color:#333333} html[data-color-mode=dark] [data-colorid=rc27bm6vm3]{color:#cccccc}[data-colorid=ii9o9fqbau]{color:#333333} html[data-color-mode=dark] [data-colorid=ii9o9fqbau]{color:#cccccc}[data-colorid=mamseajxaf]{color:#333333} html[data-color-mode=dark] [data-colorid=mamseajxaf]{color:#cccccc}[data-colorid=ug1qw7p0xr]{color:#333333} html[data-color-mode=dark] [data-colorid=ug1qw7p0xr]{color:#cccccc}[data-colorid=jqkrzuhu6r]{color:#333333} html[data-color-mode=dark] [data-colorid=jqkrzuhu6r]{color:#cccccc}[data-colorid=f78x348pm8]{color:#333333} html[data-color-mode=dark] [data-colorid=f78x348pm8]{color:#cccccc}[data-colorid=v58clgh8ll]{color:#333333} html[data-color-mode=dark] [data-colorid=v58clgh8ll]{color:#cccccc}[data-colorid=bk8e4mxsxc]{color:#333333} html[data-color-mode=dark] [data-colorid=bk8e4mxsxc]{color:#cccccc}[data-colorid=cxucjv0jbo]{color:#333333} html[data-color-mode=dark] [data-colorid=cxucjv0jbo]{color:#cccccc}[data-colorid=gjv7kaxxln]{color:#707070} html[data-color-mode=dark] [data-colorid=gjv7kaxxln]{color:#8f8f8f}[data-colorid=cupc3d7yn5]{color:#333333} html[data-color-mode=dark] [data-colorid=cupc3d7yn5]{color:#cccccc}[data-colorid=g2l9g8uotq]{color:#333333} html[data-color-mode=dark] [data-colorid=g2l9g8uotq]{color:#cccccc}[data-colorid=o7pinnr17x]{color:#333333} html[data-color-mode=dark] [data-colorid=o7pinnr17x]{color:#cccccc}[data-colorid=r7gwn1t02a]{color:#333333} html[data-color-mode=dark] [data-colorid=r7gwn1t02a]{color:#cccccc}[data-colorid=qedg4rbqpr]{color:#333333} html[data-color-mode=dark] [data-colorid=qedg4rbqpr]{color:#cccccc}[data-colorid=ggtcdrags9]{color:#333333} html[data-color-mode=dark] [data-colorid=ggtcdrags9]{color:#cccccc}[data-colorid=bzwixlkh8g]{color:#333333} html[data-color-mode=dark] [data-colorid=bzwixlkh8g]{color:#cccccc}[data-colorid=z5gwz35y35]{color:#333333} html[data-color-mode=dark] [data-colorid=z5gwz35y35]{color:#cccccc}[data-colorid=zzxi5yd1ls]{color:#333333} html[data-color-mode=dark] [data-colorid=zzxi5yd1ls]{color:#cccccc}[data-colorid=zx26ku9ivg]{color:#333333} html[data-color-mode=dark] [data-colorid=zx26ku9ivg]{color:#cccccc}[data-colorid=y6y8i4fsv0]{color:#333333} html[data-color-mode=dark] [data-colorid=y6y8i4fsv0]{color:#cccccc}[data-colorid=inflvdppsj]{color:#333333} html[data-color-mode=dark] [data-colorid=inflvdppsj]{color:#cccccc}[data-colorid=x8rxyks7rk]{color:#707070} html[data-color-mode=dark] [data-colorid=x8rxyks7rk]{color:#8f8f8f}[data-colorid=ce6vzg7zj4]{color:#333333} html[data-color-mode=dark] [data-colorid=ce6vzg7zj4]{color:#cccccc}[data-colorid=h5ysiyilu8]{color:#333333} html[data-color-mode=dark] [data-colorid=h5ysiyilu8]{color:#cccccc}[data-colorid=ah294fak0c]{color:#333333} html[data-color-mode=dark] [data-colorid=ah294fak0c]{color:#cccccc}[data-colorid=r2rb4nwkoq]{color:#333333} html[data-color-mode=dark] [data-colorid=r2rb4nwkoq]{color:#cccccc}[data-colorid=e4ml190f4k]{color:#707070} html[data-color-mode=dark] [data-colorid=e4ml190f4k]{color:#8f8f8f}[data-colorid=ca8lrw810e]{color:#333333} html[data-color-mode=dark] [data-colorid=ca8lrw810e]{color:#cccccc}[data-colorid=qmon5gs62i]{color:#333333} html[data-color-mode=dark] [data-colorid=qmon5gs62i]{color:#cccccc}[data-colorid=l7vzi7zt9j]{color:#333333} html[data-color-mode=dark] [data-colorid=l7vzi7zt9j]{color:#cccccc}[data-colorid=kb0sagedh2]{color:#333333} html[data-color-mode=dark] [data-colorid=kb0sagedh2]{color:#cccccc}[data-colorid=bo7zc3fwrj]{color:#333333} html[data-color-mode=dark] [data-colorid=bo7zc3fwrj]{color:#cccccc}[data-colorid=qo2na9i1du]{color:#333333} html[data-color-mode=dark] [data-colorid=qo2na9i1du]{color:#cccccc}[data-colorid=va66rqa3a0]{color:#333333} html[data-color-mode=dark] [data-colorid=va66rqa3a0]{color:#cccccc}[data-colorid=z1obqxg2j9]{color:#333333} html[data-color-mode=dark] [data-colorid=z1obqxg2j9]{color:#cccccc}[data-colorid=a0u3aae3a4]{color:#333333} html[data-color-mode=dark] [data-colorid=a0u3aae3a4]{color:#cccccc}[data-colorid=b5griza7ak]{color:#333333} html[data-color-mode=dark] [data-colorid=b5griza7ak]{color:#cccccc}[data-colorid=t5qtaokr3j]{color:#333333} html[data-color-mode=dark] [data-colorid=t5qtaokr3j]{color:#cccccc}[data-colorid=qyij2cby2p]{color:#333333} html[data-color-mode=dark] [data-colorid=qyij2cby2p]{color:#cccccc}[data-colorid=mi4dx1incn]{color:#707070} html[data-color-mode=dark] [data-colorid=mi4dx1incn]{color:#8f8f8f}[data-colorid=h4ic0cpi38]{color:#333333} html[data-color-mode=dark] [data-colorid=h4ic0cpi38]{color:#cccccc}[data-colorid=u0f21wwmb9]{color:#333333} html[data-color-mode=dark] [data-colorid=u0f21wwmb9]{color:#cccccc}[data-colorid=m5qt7hf5g9]{color:#333333} html[data-color-mode=dark] [data-colorid=m5qt7hf5g9]{color:#cccccc}[data-colorid=j1t3nnw41l]{color:#333333} html[data-color-mode=dark] [data-colorid=j1t3nnw41l]{color:#cccccc}[data-colorid=uxmeqrf193]{color:#333333} html[data-color-mode=dark] [data-colorid=uxmeqrf193]{color:#cccccc}[data-colorid=sayr0pmam6]{color:#333333} html[data-color-mode=dark] [data-colorid=sayr0pmam6]{color:#cccccc}[data-colorid=cg4hnyse5e]{color:#333333} html[data-color-mode=dark] [data-colorid=cg4hnyse5e]{color:#cccccc}[data-colorid=mamyzd1hn4]{color:#333333} html[data-color-mode=dark] [data-colorid=mamyzd1hn4]{color:#cccccc}[data-colorid=wp6ss25s1h]{color:#333333} html[data-color-mode=dark] [data-colorid=wp6ss25s1h]{color:#cccccc}[data-colorid=ahnd7z00g2]{color:#333333} html[data-color-mode=dark] [data-colorid=ahnd7z00g2]{color:#cccccc}[data-colorid=a90t3y85h6]{color:#333333} html[data-color-mode=dark] [data-colorid=a90t3y85h6]{color:#cccccc}[data-colorid=ibe568f27n]{color:#333333} html[data-color-mode=dark] [data-colorid=ibe568f27n]{color:#cccccc}[data-colorid=hclmqfrtke]{color:#333333} html[data-color-mode=dark] [data-colorid=hclmqfrtke]{color:#cccccc}[data-colorid=wkj0bfcj7e]{color:#333333} html[data-color-mode=dark] [data-colorid=wkj0bfcj7e]{color:#cccccc}[data-colorid=oakrenjp3a]{color:#333333} html[data-color-mode=dark] [data-colorid=oakrenjp3a]{color:#cccccc}[data-colorid=rb6q7ps192]{color:#333333} html[data-color-mode=dark] [data-colorid=rb6q7ps192]{color:#cccccc}[data-colorid=u02xyda43q]{color:#333333} html[data-color-mode=dark] [data-colorid=u02xyda43q]{color:#cccccc}[data-colorid=qzffs9znro]{color:#333333} html[data-color-mode=dark] [data-colorid=qzffs9znro]{color:#cccccc}[data-colorid=zv8784un81]{color:#333333} html[data-color-mode=dark] [data-colorid=zv8784un81]{color:#cccccc}[data-colorid=pg1pq072ic]{color:#333333} html[data-color-mode=dark] [data-colorid=pg1pq072ic]{color:#cccccc}[data-colorid=hch2vu2ztq]{color:#333333} html[data-color-mode=dark] [data-colorid=hch2vu2ztq]{color:#cccccc}[data-colorid=t1q4jrxnoz]{color:#0b0117} html[data-color-mode=dark] [data-colorid=t1q4jrxnoz]{color:#f2e8fe}[data-colorid=msid9k18nb]{color:#333333} html[data-color-mode=dark] [data-colorid=msid9k18nb]{color:#cccccc}[data-colorid=e95l0miz9r]{color:#333333} html[data-color-mode=dark] [data-colorid=e95l0miz9r]{color:#cccccc}[data-colorid=s2tfwcrxdv]{color:#333333} html[data-color-mode=dark] [data-colorid=s2tfwcrxdv]{color:#cccccc}[data-colorid=wpgor2d3ek]{color:#333333} html[data-color-mode=dark] [data-colorid=wpgor2d3ek]{color:#cccccc}[data-colorid=cj3jqe8l2a]{color:#333333} html[data-color-mode=dark] [data-colorid=cj3jqe8l2a]{color:#cccccc}[data-colorid=o3rf7x1p4v]{color:#333333} html[data-color-mode=dark] [data-colorid=o3rf7x1p4v]{color:#cccccc}[data-colorid=cngoeqhd3s]{color:#333333} html[data-color-mode=dark] [data-colorid=cngoeqhd3s]{color:#cccccc}[data-colorid=hsh0sdiflh]{color:#333333} html[data-color-mode=dark] [data-colorid=hsh0sdiflh]{color:#cccccc}[data-colorid=ga1rg6iezq]{color:#333333} html[data-color-mode=dark] [data-colorid=ga1rg6iezq]{color:#cccccc}[data-colorid=p4v3pf76m4]{color:#333333} html[data-color-mode=dark] [data-colorid=p4v3pf76m4]{color:#cccccc}[data-colorid=kohog38kw0]{color:#333333} html[data-color-mode=dark] [data-colorid=kohog38kw0]{color:#cccccc}[data-colorid=mfbsvovsdm]{color:#333333} html[data-color-mode=dark] [data-colorid=mfbsvovsdm]{color:#cccccc}[data-colorid=qhr0qv5kea]{color:#333333} html[data-color-mode=dark] [data-colorid=qhr0qv5kea]{color:#cccccc}[data-colorid=ouddc8ow7b]{color:#333333} html[data-color-mode=dark] [data-colorid=ouddc8ow7b]{color:#cccccc}[data-colorid=cjf27jsmbp]{color:#333333} html[data-color-mode=dark] [data-colorid=cjf27jsmbp]{color:#cccccc}[data-colorid=r1bkopdomi]{color:#333333} html[data-color-mode=dark] [data-colorid=r1bkopdomi]{color:#cccccc}[data-colorid=s8r7ma335h]{color:#333333} html[data-color-mode=dark] [data-colorid=s8r7ma335h]{color:#cccccc}[data-colorid=aq5ld5ptla]{color:#333333} html[data-color-mode=dark] [data-colorid=aq5ld5ptla]{color:#cccccc}[data-colorid=mv6t0txjkc]{color:#333333} html[data-color-mode=dark] [data-colorid=mv6t0txjkc]{color:#cccccc}[data-colorid=hixqpe6rlx]{color:#333333} html[data-color-mode=dark] [data-colorid=hixqpe6rlx]{color:#cccccc}[data-colorid=yaltoxxe9j]{color:#333333} html[data-color-mode=dark] [data-colorid=yaltoxxe9j]{color:#cccccc}[data-colorid=a7e2wyuy9i]{color:#333333} html[data-color-mode=dark] [data-colorid=a7e2wyuy9i]{color:#cccccc}[data-colorid=gapaf94oru]{color:#333333} html[data-color-mode=dark] [data-colorid=gapaf94oru]{color:#cccccc}[data-colorid=fgcgzterfw]{color:#333333} html[data-color-mode=dark] [data-colorid=fgcgzterfw]{color:#cccccc}[data-colorid=cadrbnqvvw]{color:#333333} html[data-color-mode=dark] [data-colorid=cadrbnqvvw]{color:#cccccc}[data-colorid=ok0cwt44wh]{color:#333333} html[data-color-mode=dark] [data-colorid=ok0cwt44wh]{color:#cccccc}[data-colorid=inwwlcrq1s]{color:#333333} html[data-color-mode=dark] [data-colorid=inwwlcrq1s]{color:#cccccc}[data-colorid=zq67zz1e74]{color:#333333} html[data-color-mode=dark] [data-colorid=zq67zz1e74]{color:#cccccc}[data-colorid=aihlp9oan4]{color:#333333} html[data-color-mode=dark] [data-colorid=aihlp9oan4]{color:#cccccc}[data-colorid=r0c4acrty3]{color:#333333} html[data-color-mode=dark] [data-colorid=r0c4acrty3]{color:#cccccc}[data-colorid=bh5ovzzr1f]{color:#333333} html[data-color-mode=dark] [data-colorid=bh5ovzzr1f]{color:#cccccc}[data-colorid=gfglts1e93]{color:#333333} html[data-color-mode=dark] [data-colorid=gfglts1e93]{color:#cccccc}[data-colorid=tjtut7ni0s]{color:#333333} html[data-color-mode=dark] [data-colorid=tjtut7ni0s]{color:#cccccc}[data-colorid=s3ainrhda2]{color:#333333} html[data-color-mode=dark] [data-colorid=s3ainrhda2]{color:#cccccc}[data-colorid=yypd3mtfw2]{color:#333333} html[data-color-mode=dark] [data-colorid=yypd3mtfw2]{color:#cccccc}[data-colorid=fyk7vp9cfb]{color:#333333} html[data-color-mode=dark] [data-colorid=fyk7vp9cfb]{color:#cccccc}[data-colorid=f5ouywj2ch]{color:#333333} html[data-color-mode=dark] [data-colorid=f5ouywj2ch]{color:#cccccc}[data-colorid=b88z3ib742]{color:#333333} html[data-color-mode=dark] [data-colorid=b88z3ib742]{color:#cccccc}[data-colorid=zq5v2ccdie]{color:#333333} html[data-color-mode=dark] [data-colorid=zq5v2ccdie]{color:#cccccc}[data-colorid=bvit7wxuk6]{color:#333333} html[data-color-mode=dark] [data-colorid=bvit7wxuk6]{color:#cccccc}[data-colorid=g75qxdc7jg]{color:#333333} html[data-color-mode=dark] [data-colorid=g75qxdc7jg]{color:#cccccc}[data-colorid=kcsbs05yxz]{color:#0b0117} html[data-color-mode=dark] [data-colorid=kcsbs05yxz]{color:#f2e8fe}[data-colorid=bvrhm2p2zt]{color:#333333} html[data-color-mode=dark] [data-colorid=bvrhm2p2zt]{color:#cccccc}[data-colorid=gtybo0uv3h]{color:#333333} html[data-color-mode=dark] [data-colorid=gtybo0uv3h]{color:#cccccc}[data-colorid=bid67gf391]{color:#333333} html[data-color-mode=dark] [data-colorid=bid67gf391]{color:#cccccc}[data-colorid=o4chyl95bx]{color:#333333} html[data-color-mode=dark] [data-colorid=o4chyl95bx]{color:#cccccc}[data-colorid=o1wpkivztf]{color:#333333} html[data-color-mode=dark] [data-colorid=o1wpkivztf]{color:#cccccc}[data-colorid=fqfxsneesl]{color:#707070} html[data-color-mode=dark] [data-colorid=fqfxsneesl]{color:#8f8f8f}[data-colorid=yrzdy4gb2k]{color:#333333} html[data-color-mode=dark] [data-colorid=yrzdy4gb2k]{color:#cccccc}[data-colorid=auk2brekt6]{color:#333333} html[data-color-mode=dark] [data-colorid=auk2brekt6]{color:#cccccc}[data-colorid=koparplezb]{color:#333333} html[data-color-mode=dark] [data-colorid=koparplezb]{color:#cccccc}[data-colorid=ly3wtn1rbi]{color:#333333} html[data-color-mode=dark] [data-colorid=ly3wtn1rbi]{color:#cccccc}[data-colorid=ck7b329kvh]{color:#333333} html[data-color-mode=dark] [data-colorid=ck7b329kvh]{color:#cccccc}[data-colorid=xvhfdedibt]{color:#333333} html[data-color-mode=dark] [data-colorid=xvhfdedibt]{color:#cccccc}[data-colorid=tnah42kxmn]{color:#333333} html[data-color-mode=dark] [data-colorid=tnah42kxmn]{color:#cccccc}[data-colorid=oc5poqfdzd]{color:#333333} html[data-color-mode=dark] [data-colorid=oc5poqfdzd]{color:#cccccc}[data-colorid=air531wqlw]{color:#333333} html[data-color-mode=dark] [data-colorid=air531wqlw]{color:#cccccc}[data-colorid=lgoan0n30m]{color:#333333} html[data-color-mode=dark] [data-colorid=lgoan0n30m]{color:#cccccc}[data-colorid=ikza9wqpho]{color:#333333} html[data-color-mode=dark] [data-colorid=ikza9wqpho]{color:#cccccc}[data-colorid=cahhvvjn1m]{color:#333333} html[data-color-mode=dark] [data-colorid=cahhvvjn1m]{color:#cccccc}[data-colorid=h1ab4v588h]{color:#333333} html[data-color-mode=dark] [data-colorid=h1ab4v588h]{color:#cccccc}[data-colorid=pisehd23v0]{color:#333333} html[data-color-mode=dark] [data-colorid=pisehd23v0]{color:#cccccc}[data-colorid=sd2fsucx2z]{color:#333333} html[data-color-mode=dark] [data-colorid=sd2fsucx2z]{color:#cccccc}[data-colorid=uw6dpa8l2c]{color:#333333} html[data-color-mode=dark] [data-colorid=uw6dpa8l2c]{color:#cccccc}[data-colorid=v6ray4x4qr]{color:#333333} html[data-color-mode=dark] [data-colorid=v6ray4x4qr]{color:#cccccc}[data-colorid=fd1vn155tw]{color:#333333} html[data-color-mode=dark] [data-colorid=fd1vn155tw]{color:#cccccc}[data-colorid=ou7ilfpw3j]{color:#333333} html[data-color-mode=dark] [data-colorid=ou7ilfpw3j]{color:#cccccc}[data-colorid=snwglfl5u9]{color:#333333} html[data-color-mode=dark] [data-colorid=snwglfl5u9]{color:#cccccc}[data-colorid=yzcq4mjbd7]{color:#333333} html[data-color-mode=dark] [data-colorid=yzcq4mjbd7]{color:#cccccc}[data-colorid=fcyfev83yx]{color:#333333} html[data-color-mode=dark] [data-colorid=fcyfev83yx]{color:#cccccc}[data-colorid=vc4zo9b5t9]{color:#333333} html[data-color-mode=dark] [data-colorid=vc4zo9b5t9]{color:#cccccc}[data-colorid=mh1ytasiuh]{color:#333333} html[data-color-mode=dark] [data-colorid=mh1ytasiuh]{color:#cccccc}[data-colorid=qams7ux93x]{color:#333333} html[data-color-mode=dark] [data-colorid=qams7ux93x]{color:#cccccc}[data-colorid=dvpjth2sx2]{color:#333333} html[data-color-mode=dark] [data-colorid=dvpjth2sx2]{color:#cccccc}[data-colorid=ozxjn4925s]{color:#333333} html[data-color-mode=dark] [data-colorid=ozxjn4925s]{color:#cccccc}[data-colorid=nsj4si6lp0]{color:#333333} html[data-color-mode=dark] [data-colorid=nsj4si6lp0]{color:#cccccc}[data-colorid=iy8h8ncp1l]{color:#333333} html[data-color-mode=dark] [data-colorid=iy8h8ncp1l]{color:#cccccc}[data-colorid=m2e1s1app4]{color:#333333} html[data-color-mode=dark] [data-colorid=m2e1s1app4]{color:#cccccc}[data-colorid=qkyca2ce8d]{color:#333333} html[data-color-mode=dark] [data-colorid=qkyca2ce8d]{color:#cccccc}[data-colorid=wu23q5de6y]{color:#333333} html[data-color-mode=dark] [data-colorid=wu23q5de6y]{color:#cccccc}[data-colorid=eqj909gks3]{color:#001003} html[data-color-mode=dark] [data-colorid=eqj909gks3]{color:#effff2}[data-colorid=xoydqf8yfx]{color:#333333} html[data-color-mode=dark] [data-colorid=xoydqf8yfx]{color:#cccccc}[data-colorid=w0ieo0rl0l]{color:#333333} html[data-color-mode=dark] [data-colorid=w0ieo0rl0l]{color:#cccccc}[data-colorid=qfnlu7hgv1]{color:#333333} html[data-color-mode=dark] [data-colorid=qfnlu7hgv1]{color:#cccccc}[data-colorid=pswal8emh7]{color:#333333} html[data-color-mode=dark] [data-colorid=pswal8emh7]{color:#cccccc}[data-colorid=p83s03qvhi]{color:#333333} html[data-color-mode=dark] [data-colorid=p83s03qvhi]{color:#cccccc}[data-colorid=acx1ux9bf4]{color:#333333} html[data-color-mode=dark] [data-colorid=acx1ux9bf4]{color:#cccccc}[data-colorid=g6ikczs7l6]{color:#333333} html[data-color-mode=dark] [data-colorid=g6ikczs7l6]{color:#cccccc}[data-colorid=mlq57xqlle]{color:#333333} html[data-color-mode=dark] [data-colorid=mlq57xqlle]{color:#cccccc}[data-colorid=nt7oxfca8h]{color:#333333} html[data-color-mode=dark] [data-colorid=nt7oxfca8h]{color:#cccccc}[data-colorid=t247lvf0nt]{color:#333333} html[data-color-mode=dark] [data-colorid=t247lvf0nt]{color:#cccccc}[data-colorid=xrrstchela]{color:#333333} html[data-color-mode=dark] [data-colorid=xrrstchela]{color:#cccccc}[data-colorid=vifdfnksnn]{color:#333333} html[data-color-mode=dark] [data-colorid=vifdfnksnn]{color:#cccccc}[data-colorid=a44tg7cwan]{color:#333333} html[data-color-mode=dark] [data-colorid=a44tg7cwan]{color:#cccccc}[data-colorid=t3cy7bjbbn]{color:#707070} html[data-color-mode=dark] [data-colorid=t3cy7bjbbn]{color:#8f8f8f}[data-colorid=qmzrhnvxny]{color:#333333} html[data-color-mode=dark] [data-colorid=qmzrhnvxny]{color:#cccccc}[data-colorid=a20w9rh3iu]{color:#333333} html[data-color-mode=dark] [data-colorid=a20w9rh3iu]{color:#cccccc}[data-colorid=w9q6mge4x0]{color:#333333} html[data-color-mode=dark] [data-colorid=w9q6mge4x0]{color:#cccccc}[data-colorid=aa23e6kd78]{color:#333333} html[data-color-mode=dark] [data-colorid=aa23e6kd78]{color:#cccccc}[data-colorid=qxqy1d2ym3]{color:#333333} html[data-color-mode=dark] [data-colorid=qxqy1d2ym3]{color:#cccccc}[data-colorid=m3j05qqfe8]{color:#333333} html[data-color-mode=dark] [data-colorid=m3j05qqfe8]{color:#cccccc}[data-colorid=b3fqbqqbxm]{color:#333333} html[data-color-mode=dark] [data-colorid=b3fqbqqbxm]{color:#cccccc}[data-colorid=e4ad5gpg3k]{color:#333333} html[data-color-mode=dark] [data-colorid=e4ad5gpg3k]{color:#cccccc}[data-colorid=p2ky10lc3d]{color:#333333} html[data-color-mode=dark] [data-colorid=p2ky10lc3d]{color:#cccccc}[data-colorid=mrj530lfxh]{color:#333333} html[data-color-mode=dark] [data-colorid=mrj530lfxh]{color:#cccccc}[data-colorid=y8tyxl8frd]{color:#333333} html[data-color-mode=dark] [data-colorid=y8tyxl8frd]{color:#cccccc}[data-colorid=hsro9q4r41]{color:#333333} html[data-color-mode=dark] [data-colorid=hsro9q4r41]{color:#cccccc}[data-colorid=ys424cyrw4]{color:#333333} html[data-color-mode=dark] [data-colorid=ys424cyrw4]{color:#cccccc}[data-colorid=lzcvw4vctg]{color:#333333} html[data-color-mode=dark] [data-colorid=lzcvw4vctg]{color:#cccccc}[data-colorid=prbxeza2zy]{color:#333333} html[data-color-mode=dark] [data-colorid=prbxeza2zy]{color:#cccccc}[data-colorid=ezg7g08rme]{color:#333333} html[data-color-mode=dark] [data-colorid=ezg7g08rme]{color:#cccccc}[data-colorid=whrs153s1z]{color:#333333} html[data-color-mode=dark] [data-colorid=whrs153s1z]{color:#cccccc}[data-colorid=ylw8anr0nu]{color:#333333} html[data-color-mode=dark] [data-colorid=ylw8anr0nu]{color:#cccccc}[data-colorid=bdllxfkkpj]{color:#333333} html[data-color-mode=dark] [data-colorid=bdllxfkkpj]{color:#cccccc}[data-colorid=wjv0rcoz2t]{color:#333333} html[data-color-mode=dark] [data-colorid=wjv0rcoz2t]{color:#cccccc}[data-colorid=mg84w7zeal]{color:#333333} html[data-color-mode=dark] [data-colorid=mg84w7zeal]{color:#cccccc}[data-colorid=xawljh0nri]{color:#333333} html[data-color-mode=dark] [data-colorid=xawljh0nri]{color:#cccccc}[data-colorid=bxr1rj42m4]{color:#333333} html[data-color-mode=dark] [data-colorid=bxr1rj42m4]{color:#cccccc}[data-colorid=jig9436pgo]{color:#333333} html[data-color-mode=dark] [data-colorid=jig9436pgo]{color:#cccccc}[data-colorid=aul1mkvei5]{color:#333333} html[data-color-mode=dark] [data-colorid=aul1mkvei5]{color:#cccccc}[data-colorid=g6s76d0ezz]{color:#0b0117} html[data-color-mode=dark] [data-colorid=g6s76d0ezz]{color:#f2e8fe}[data-colorid=tw0v9534cu]{color:#333333} html[data-color-mode=dark] [data-colorid=tw0v9534cu]{color:#cccccc}[data-colorid=ggfldxu2il]{color:#333333} html[data-color-mode=dark] [data-colorid=ggfldxu2il]{color:#cccccc}[data-colorid=f1bjqjfjfp]{color:#333333} html[data-color-mode=dark] [data-colorid=f1bjqjfjfp]{color:#cccccc}[data-colorid=s9e8pp1v75]{color:#333333} html[data-color-mode=dark] [data-colorid=s9e8pp1v75]{color:#cccccc}[data-colorid=dj0nguhqfh]{color:#333333} html[data-color-mode=dark] [data-colorid=dj0nguhqfh]{color:#cccccc}[data-colorid=bd49p7c00r]{color:#333333} html[data-color-mode=dark] [data-colorid=bd49p7c00r]{color:#cccccc}[data-colorid=h0fxjrg3e3]{color:#333333} html[data-color-mode=dark] [data-colorid=h0fxjrg3e3]{color:#cccccc}[data-colorid=y54r673822]{color:#333333} html[data-color-mode=dark] [data-colorid=y54r673822]{color:#cccccc}[data-colorid=fgloquw53m]{color:#333333} html[data-color-mode=dark] [data-colorid=fgloquw53m]{color:#cccccc}[data-colorid=zr50opm8mo]{color:#333333} html[data-color-mode=dark] [data-colorid=zr50opm8mo]{color:#cccccc}[data-colorid=gyjujhhbam]{color:#001003} html[data-color-mode=dark] [data-colorid=gyjujhhbam]{color:#effff2}[data-colorid=nlr3t5rvyy]{color:#333333} html[data-color-mode=dark] [data-colorid=nlr3t5rvyy]{color:#cccccc}[data-colorid=h9jm3y2i4h]{color:#333333} html[data-color-mode=dark] [data-colorid=h9jm3y2i4h]{color:#cccccc}[data-colorid=mnzl2lzut0]{color:#333333} html[data-color-mode=dark] [data-colorid=mnzl2lzut0]{color:#cccccc}[data-colorid=aglf3klgwb]{color:#333333} html[data-color-mode=dark] [data-colorid=aglf3klgwb]{color:#cccccc}[data-colorid=kk75atv9d8]{color:#333333} html[data-color-mode=dark] [data-colorid=kk75atv9d8]{color:#cccccc}[data-colorid=fps0sty4zb]{color:#333333} html[data-color-mode=dark] [data-colorid=fps0sty4zb]{color:#cccccc}[data-colorid=gk73uwmcrg]{color:#333333} html[data-color-mode=dark] [data-colorid=gk73uwmcrg]{color:#cccccc}[data-colorid=n5uc28skx4]{color:#333333} html[data-color-mode=dark] [data-colorid=n5uc28skx4]{color:#cccccc}[data-colorid=owoq46k163]{color:#333333} html[data-color-mode=dark] [data-colorid=owoq46k163]{color:#cccccc}[data-colorid=twlymp9m8b]{color:#333333} html[data-color-mode=dark] [data-colorid=twlymp9m8b]{color:#cccccc}[data-colorid=bt1zdal3dv]{color:#333333} html[data-color-mode=dark] [data-colorid=bt1zdal3dv]{color:#cccccc}[data-colorid=jj9dfvswzl]{color:#333333} html[data-color-mode=dark] [data-colorid=jj9dfvswzl]{color:#cccccc}[data-colorid=d93o5b1y8d]{color:#333333} html[data-color-mode=dark] [data-colorid=d93o5b1y8d]{color:#cccccc}[data-colorid=y9b1846ast]{color:#333333} html[data-color-mode=dark] [data-colorid=y9b1846ast]{color:#cccccc}[data-colorid=tisi5u68i7]{color:#333333} html[data-color-mode=dark] [data-colorid=tisi5u68i7]{color:#cccccc}[data-colorid=qnoc9iavkq]{color:#333333} html[data-color-mode=dark] [data-colorid=qnoc9iavkq]{color:#cccccc}[data-colorid=kkd54k4pys]{color:#333333} html[data-color-mode=dark] [data-colorid=kkd54k4pys]{color:#cccccc}[data-colorid=gei0hb648z]{color:#333333} html[data-color-mode=dark] [data-colorid=gei0hb648z]{color:#cccccc}[data-colorid=frwvo4c1rv]{color:#333333} html[data-color-mode=dark] [data-colorid=frwvo4c1rv]{color:#cccccc}[data-colorid=onodus8i8w]{color:#333333} html[data-color-mode=dark] [data-colorid=onodus8i8w]{color:#cccccc}[data-colorid=nbt48560sl]{color:#333333} html[data-color-mode=dark] [data-colorid=nbt48560sl]{color:#cccccc}[data-colorid=mi7ar1on9z]{color:#333333} html[data-color-mode=dark] [data-colorid=mi7ar1on9z]{color:#cccccc}[data-colorid=n6tize4e7b]{color:#333333} html[data-color-mode=dark] [data-colorid=n6tize4e7b]{color:#cccccc}[data-colorid=vf5nd9lhfs]{color:#333333} html[data-color-mode=dark] [data-colorid=vf5nd9lhfs]{color:#cccccc}[data-colorid=ent3zzut15]{color:#333333} html[data-color-mode=dark] [data-colorid=ent3zzut15]{color:#cccccc}[data-colorid=nulj38szge]{color:#333333} html[data-color-mode=dark] [data-colorid=nulj38szge]{color:#cccccc}[data-colorid=c9v39my08m]{color:#333333} html[data-color-mode=dark] [data-colorid=c9v39my08m]{color:#cccccc}[data-colorid=vk6dcpu1p7]{color:#333333} html[data-color-mode=dark] [data-colorid=vk6dcpu1p7]{color:#cccccc}[data-colorid=i9eegl1prs]{color:#333333} html[data-color-mode=dark] [data-colorid=i9eegl1prs]{color:#cccccc}[data-colorid=mubq4wh2eu]{color:#333333} html[data-color-mode=dark] [data-colorid=mubq4wh2eu]{color:#cccccc}[data-colorid=m8e3eq190z]{color:#333333} html[data-color-mode=dark] [data-colorid=m8e3eq190z]{color:#cccccc}</style>History</h1><h4 style="text-decoration: none;text-align: left;margin-left: 0.0px;" id="DMIv3.0Testplan-Version0.42,06/22/2021.">Version 0.42, 06/22/2021.</h4><ul style="text-decoration: none;text-align: left;margin-left: 0.0px;"><li style="list-style-type: disc;">Draft for v3.2</li></ul><h1 style="text-decoration: none;text-align: left;margin-left: 0.0px;" id="DMIv3.0Testplan-ReviewHistory">Review History</h1><p style="margin-left: 0.0px;text-align: left;">&nbsp; &nbsp;<strong style="margin-left: 0.0px;">&nbsp;</strong></p><div class="table-wrap"><table class="wrapped confluenceTable" style="text-decoration: none;text-align: left;margin-left: 0.0px;"><colgroup><col /><col /></colgroup><tbody style="margin-left: 0.0px;"><tr style="margin-left: 0.0px;"><td style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;text-align: center;"><strong style="text-align: left;">Review Date</strong></p></td><td style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;"><strong style="text-align: left;">Attendees</strong></p></td></tr><tr style="margin-left: 0.0px;"><td style="text-align: left;" class="confluenceTd">1/10/2019 v0.5</td><td style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td style="text-align: left;" class="confluenceTd">1/30/2019 v0.8</td><td class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;"><strong style="text-align: left;"><br style="text-align: left;" /></strong></p></td><td style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;"><strong style="text-align: left;"><br style="text-align: left;" /></strong></p></td></tr><tr style="margin-left: 0.0px;"><td style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;"><strong style="text-align: left;"><br style="text-align: left;" /></strong></p></td><td style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;"><strong style="text-align: left;"><br style="text-align: left;" /></strong></p></td></tr><tr style="margin-left: 0.0px;"><td style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;"><strong style="text-align: left;">&nbsp;</strong></p></td><td style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;"><strong style="text-align: left;">&nbsp;</strong></p></td></tr></tbody></table></div><p style="margin-left: 0.0px;text-align: left;">&nbsp; &nbsp;<strong style="margin-left: 0.0px;">&nbsp;<style type="text/css">/*<![CDATA[*/
div.rbtoc1759724717875 {padding: 0px;}
div.rbtoc1759724717875 ul {list-style: disc;margin-left: 0px;}
div.rbtoc1759724717875 li {margin-left: 0px;padding-left: 0px;}

/*]]>*/</style></strong></p><div class="toc-macro rbtoc1759724717875">
<ul class="toc-indentation">
<li><a href="#DMIv3.0Testplan-History">History</a>
<ul class="toc-indentation">
<li><a href="#DMIv3.0Testplan-Version0.42,06/22/2021.">Version 0.42, 06/22/2021.</a></li>
</ul>
</li>
<li><a href="#DMIv3.0Testplan-ReviewHistory">Review History</a></li>
<li><a href="#DMIv3.0Testplan-1Introduction">1 Introduction</a></li>
<li><a href="#DMIv3.0Testplan-2Testbenchdescription">2 Testbench description</a>
<ul class="toc-indentation">
<li><a href="#DMIv3.0Testplan-2.1TBdiagram">2.1 TB diagram</a></li>
<li><a href="#DMIv3.0Testplan-2.2ListanddescriptionofTBcomponents">2.2 List and description of TB components</a>
<ul class="toc-indentation">
<li><a href="#DMIv3.0Testplan-2.2.1Monitors">2.2.1 Monitors</a></li>
<li><a href="#DMIv3.0Testplan-2.2.2BFMs">2.2.2 BFMs</a></li>
<li><a href="#DMIv3.0Testplan-2.2.3ScoreboardandAssertion.">2.2.3 Scoreboard and Assertion .</a></li>
</ul>
</li>
<li><a href="#DMIv3.0Testplan-2.4Injectors">2.4 Injectors</a></li>
</ul>
</li>
<li><a href="#DMIv3.0Testplan-3ConfigurationSpace">3 Configuration Space</a></li>
<li><a href="#DMIv3.0Testplan-4Features">4 Features</a>
<ul class="toc-indentation">
<li><a href="#DMIv3.0Testplan-4.1ArchitecturalFeatures">4.1 Architectural Features</a>
<ul class="toc-indentation">
<li><a href="#DMIv3.0Testplan-4.1.1CoherentRead(MRDs)">4.1.1 Coherent Read (MRDs)</a>
<ul class="toc-indentation">
<li><a href="#DMIv3.0Testplan-4.1.1.1MRDMessage">4.1.1.1 MRD Message</a>
<ul class="toc-indentation">
<li><a href="#DMIv3.0Testplan-4.1.1.1.2StimulusSystemLevelconstraint">4.1.1.1.2 Stimulus System Level constraint</a></li>
<li><a href="#DMIv3.0Testplan-4.1.1.1.3functionalcheck,Coverage">4.1.1.1.3 functional check, Coverage</a></li>
<li><a href="#DMIv3.0Testplan-4.1.1.1.4functionalcheck,Coverage(withCMC)">4.1.1.1.4 functional check, Coverage (with CMC)</a></li>
</ul>
</li>
<li><a href="#DMIv3.0Testplan-4.1.1.2MrdRsp">4.1.1.2 MrdRsp</a>
<ul class="toc-indentation">
<li><a href="#DMIv3.0Testplan-4.1.1.2.1MRDrspBody">4.1.1.2.1 MRDrsp Body</a></li>
<li><a href="#DMIv3.0Testplan-4.1.1.2.2functionalcheck,Coverage">4.1.1.2.2 functional check, Coverage</a></li>
</ul>
</li>
<li><a href="#DMIv3.0Testplan-4.1.1.3DTRReq">4.1.1.3 DTRReq</a>
<ul class="toc-indentation">
<li><a href="#DMIv3.0Testplan-4.1.1.3.1functionalcheck,Coverage">4.1.1.3.1 functional check, Coverage</a></li>
</ul>
</li>
<li><a href="#DMIv3.0Testplan-4.1.1.3DTRRsp">4.1.1.3 DTRRsp</a>
<ul class="toc-indentation">
<li><a href="#DMIv3.0Testplan-4.1.1.3.1DTRrspBody">4.1.1.3.1 DTRrsp Body</a></li>
<li><a href="#DMIv3.0Testplan-4.1.1.3.2functionalcheck,Coverage">4.1.1.3.2 functional check, Coverage</a></li>
</ul>
</li>
</ul>
</li>
<li><a href="#DMIv3.0Testplan-4.1.2CoherentWrite">4.1.2 Coherent Write</a>
<ul class="toc-indentation">
<li><a href="#DMIv3.0Testplan-4.1.2.1RBMessage">4.1.2.1 RB Message</a></li>
<li><a href="#DMIv3.0Testplan-4.1.2.2RBRrsp">4.1.2.2 RBRrsp</a>
<ul class="toc-indentation">
<li><a href="#DMIv3.0Testplan-4.1.2.2.1RBRrspBody">4.1.2.2.1 RBRrsp Body</a></li>
<li><a href="#DMIv3.0Testplan-4.1.2.2.2functionalcheck,Coverage">4.1.2.2.2 functional check, Coverage</a></li>
</ul>
</li>
<li><a href="#DMIv3.0Testplan-4.1.2.3DTWMessage">4.1.2.3 DTW Message</a></li>
<li><a href="#DMIv3.0Testplan-" /></li>
<li><a href="#DMIv3.0Testplan-4.1.2.4DTWrsp">4.1.2.4 DTWrsp</a></li>
<li><a href="#DMIv3.0Testplan-.1" />
<ul class="toc-indentation">
<li><a href="#DMIv3.0Testplan-4.1.2.4.1DTWrspBody">4.1.2.4.1 DTWrsp Body</a></li>
</ul>
</li>
<li><a href="#DMIv3.0Testplan-.2" /></li>
<li><a href="#DMIv3.0Testplan-.3" /></li>
<li><a href="#DMIv3.0Testplan-.4" /></li>
<li><a href="#DMIv3.0Testplan-4.1.2.5RBUreqmessage">4.1.2.5 RBUreq message</a></li>
<li><a href="#DMIv3.0Testplan-.5" /></li>
<li><a href="#DMIv3.0Testplan-.6" /></li>
<li><a href="#DMIv3.0Testplan-.7" /></li>
<li><a href="#DMIv3.0Testplan-4.1.2.6RBUrspmessage">4.1.2.6 RBUrsp message</a></li>
<li><a href="#DMIv3.0Testplan-4.1.2.7StimulusSystemLevelconstraint">4.1.2.7 Stimulus System Level constraint</a></li>
<li><a href="#DMIv3.0Testplan-4.1.2.8functionalcheck,Coverage">4.1.2.8 functional check, Coverage</a></li>
</ul>
</li>
<li><a href="#DMIv3.0Testplan-4.1.3Non-CoherentRead/Write/CMOs">4.1.3 Non-Coherent Read/Write/CMOs</a>
<ul class="toc-indentation">
<li><a href="#DMIv3.0Testplan-4.1.3.1CMDReq">4.1.3.1 CMDReq</a></li>
<li><a href="#DMIv3.0Testplan-4.1.3.2StimulusSystemLevelconstraint">4.1.3.2 Stimulus System Level constraint</a></li>
<li><a href="#DMIv3.0Testplan-4.1.3.3DTWMessage">4.1.3.3 DTW Message</a></li>
<li><a href="#DMIv3.0Testplan-4.1.3.4functionalcheck,Coverage">4.1.3.4 functional check, Coverage</a></li>
<li><a href="#DMIv3.0Testplan-4.1.3.5functionalcheck,Coverage(withCMC)">4.1.3.5 functional check, Coverage (with CMC)</a></li>
<li><a href="#DMIv3.0Testplan-4.1.3.6CMDRsp">4.1.3.6 CMDRsp</a>
<ul class="toc-indentation">
<li><a href="#DMIv3.0Testplan-4.1.3.6.1CMDrspBody">4.1.3.6.1 CMDrsp Body</a></li>
<li><a href="#DMIv3.0Testplan-4.1.3.6.2functionalcheck,Coverage">4.1.3.6.2 functional check, Coverage</a></li>
</ul>
</li>
<li><a href="#DMIv3.0Testplan-.8" /></li>
<li><a href="#DMIv3.0Testplan-4.1.3.7STRreq">4.1.3.7 STRreq</a></li>
<li><a href="#DMIv3.0Testplan-.9" />
<ul class="toc-indentation">
<li><a href="#DMIv3.0Testplan-4.1.3.7.1STRreqBody">4.1.3.7.1 STRreq Body</a></li>
<li><a href="#DMIv3.0Testplan-4.1.3.7.2functionalcheck,Coverage">4.1.3.7.2 functional check, Coverage</a></li>
</ul>
</li>
<li><a href="#DMIv3.0Testplan-.10" /></li>
<li><a href="#DMIv3.0Testplan-4.1.3.8STRrspmessage">4.1.3.8 STRrsp message</a></li>
</ul>
</li>
<li><a href="#DMIv3.0Testplan-4.1.4Atomictransaction">4.1.4 Atomic transaction</a>
<ul class="toc-indentation">
<li><a href="#DMIv3.0Testplan-4.1.4.1functionalcheck,Coverage">4.1.4.1 functional check, Coverage</a></li>
</ul>
</li>
<li><a href="#DMIv3.0Testplan-4.1.5Scratchpadmemory">4.1.5 Scratchpad memory</a>
<ul class="toc-indentation">
<li><a href="#DMIv3.0Testplan-4.1.5.1Functionalchecks">4.1.5.1 Functional checks</a></li>
</ul>
</li>
<li><a href="#DMIv3.0Testplan-4.1.6WayPartition">4.1.6 Way Partition</a>
<ul class="toc-indentation">
<li><a href="#DMIv3.0Testplan-4.1.6.1Functionalchecksandcoverage">4.1.6.1 Functional checks and coverage</a></li>
</ul>
</li>
<li><a href="#DMIv3.0Testplan-4.1.7AddressTranslation">4.1.7 Address Translation</a>
<ul class="toc-indentation">
<li><a href="#DMIv3.0Testplan-4.1.7.1Functionalchecksandcoverage">4.1.7.1 Functional checks and coverage</a></li>
</ul>
</li>
<li><a href="#DMIv3.0Testplan-4.1.8SmcPolicy">4.1.8 Smc Policy</a>
<ul class="toc-indentation">
<li><a href="#DMIv3.0Testplan-4.1.8.1Functionalchecksandcoverage">4.1.8.1 Functional checks and coverage</a></li>
</ul>
</li>
<li><a href="#DMIv3.0Testplan-4.1.9AXIbus.">4.1.9 AXI bus .</a>
<ul class="toc-indentation">
<li><a href="#DMIv3.0Testplan-4.1.9.1functionalcheckandcoverage">4.1.9.1 functional check and coverage</a></li>
</ul>
</li>
<li><a href="#DMIv3.0Testplan-4.1.10DATAAdeptCheck">4.1.10 DATA Adept Check</a>
<ul class="toc-indentation">
<li><a href="#DMIv3.0Testplan-4.1.10.1Functionalchecksandcoverage">4.1.10.1 Functional checks and coverage</a></li>
</ul>
</li>
<li><a href="#DMIv3.0Testplan-4.1.10PMAVerification">4.1.10 PMA Verification</a></li>
<li><a href="#DMIv3.0Testplan-4.1.11ResiliencyVerification">4.1.11 Resiliency Verification</a></li>
<li><a href="#DMIv3.0Testplan-4.2Micro-ArchitecturalFeatures">4.2 Micro-Architectural Features</a>
<ul class="toc-indentation">
<li><a href="#DMIv3.0Testplan-4.2.1FeatureA">4.2.1 Feature A</a></li>
<li><a href="#DMIv3.0Testplan-4.2.2FeatureB">4.2.2 Feature B</a></li>
</ul>
</li>
</ul>
</li>
<li><a href="#DMIv3.0Testplan-5AdvancedCoverage(Crossofmulti-features,Timingsensitivescenariostohit,etc)">5 Advanced Coverage (Cross of multi-features, Timing sensitive scenarios to hit, etc)</a></li>
<li><a href="#DMIv3.0Testplan-6Clock/Reset">6 Clock/Reset</a></li>
<li><a href="#DMIv3.0Testplan-7Performance(LatencyandBandwidth)">7 Performance (Latency and Bandwidth)</a></li>
<li><a href="#DMIv3.0Testplan-8Errors">8 Errors</a></li>
<li><a href="#DMIv3.0Testplan-9PowerManagement">9 Power Management</a></li>
<li><a href="#DMIv3.0Testplan-10CSR">10 CSR</a></li>
<li><a href="#DMIv3.0Testplan-11EndofSimchecks(fifoempty,creditsatresetvalue,etc)">11 End of Sim checks (fifo empty, credits at reset value, etc)</a></li>
<li><a href="#DMIv3.0Testplan-12Actionitemsfromreviewmeetings">12 Action items from review meetings</a></li>
</ul>
</li>
</ul>
</div><p /><p><br /></p><p><br /></p><h1 id="DMIv3.0Testplan-1Introduction">1 Introduction</h1><p>1.1&nbsp; References</p><p>Arch Doc.</p><p><a class="external-link" href="https://svn.arteris.com/engdocs/trunk/Sonata%20Project/Concerto%20Rev%20C%20-%20Working/Ncore3SysArch.pdf?view=log" rel="nofollow"><u>https://svn.arteris.com/engdocs/trunk/Sonata%20Project/Concerto%20Rev%20C%20-%20Working/Ncore3SysArch.pdf?view=log</u></a></p><p><a class="external-link" href="https://svn.arteris.com/engdocs/trunk/Sonata%20Project/Concerto%20Rev%20C%20-%20Working/ConcertoCProtocolArch.pdf?view=log" rel="nofollow" style="text-decoration: underline;">https://svn.arteris.com/engdocs/trunk/Sonata%20Project/Concerto%20Rev%20C%20-%20Working/ConcertoCProtocolArch.pdf?view=log</a></p><p style="margin-left: 0.0px;text-align: left;"><a class="external-link" href="https://svn.arteris.com/engdocs/trunk/Sonata%20Project/Concerto%20Rev%20C%20-%20Working/CSymLayers.xlsx?view=log" rel="nofollow" style="text-decoration: none;">https://svn.arteris.com/engdocs/trunk/Sonata%20Project/Concerto%20Rev%20C%20-%20Working/CSymLayers.xlsx?view=log</a></p><p style="margin-left: 0.0px;text-align: left;"><a class="external-link" href="https://svn.arteris.com/engdocs/trunk/Sonata%20Project/Concerto%20Rev%20C%20-%20Working/Transaction%20Flows.pptx?view=log" rel="nofollow" style="text-decoration: none;">https://svn.arteris.com/engdocs/trunk/Sonata%20Project/Concerto%20Rev%20C%20-%20Working/Transaction%20Flows.pptx?view=log</a></p><p style="margin-left: 0.0px;text-align: left;"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16166830/Ncore+3.0+System+Specification#Ncore3.0SystemSpecification-_Toc34148135" data-linked-resource-id="16166830" data-linked-resource-version="7" data-linked-resource-type="page">Ncore 3.0 System Specification#_Toc34148135</a></p><p style="margin-left: 0.0px;text-align: left;"><br /></p><p style="margin-left: 0.0px;text-align: left;">DMI MircoArch</p><p style="margin-left: 0.0px;text-align: left;"><span data-colorid="x16q4re29o">&nbsp;</span><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16168795/Ncore+3.0+DMI+Micro+Architecture+Specification" data-linked-resource-id="16168795" data-linked-resource-version="21" data-linked-resource-type="page">Ncore 3.0 DMI Micro Architecture Specification</a></p><p style="margin-left: 0.0px;text-align: left;">ARM</p><p style="margin-left: 0.0px;text-align: left;"><a class="external-link" href="https://svn.arteris.com/engdocs/trunk/3rd_party/ARM/IHI0022E_amba_axi_and_ace_protocol_spec.pdf?view=log" rel="nofollow" style="text-decoration: underline;">https://svn.arteris.com/engdocs/trunk/3rd_party/ARM/IHI0022E_amba_axi_and_ace_protocol_spec.pdf?view=log</a></p><p style="margin-left: 0.0px;text-align: left;"><a class="external-link" href="https://confluence.arteris.com/download/attachments/5570709/amba_5_chi_architecture_specification_IHI0050B.pdf?api=v2" rel="nofollow" style="text-decoration: none;">https://confluence.arteris.com/download/attachments/5570709/amba_5_chi_architecture_specification_IHI0050B.pdf?api=v2</a></p><p style="margin-left: 0.0px;text-align: left;"><span data-colorid="pbckkzyxwe">&nbsp;</span></p><h1 id="DMIv3.0Testplan-2Testbenchdescription">2 Testbench description</h1><h2 id="DMIv3.0Testplan-2.1TBdiagram">2.1 TB diagram</h2><p>&nbsp; DMI location within Ncore</p><p>&nbsp;&nbsp;<span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16777566/Ncore3_System_Diagram.png?api=v2" /></span></p><p>DMI unit DV TB</p><p><a href="/wiki/spaces/ENGR/pages/16777566/DMI+v3.0+Testplan?preview=%2F16777566%2F16789010%2FNcore3_DMI_DV_Process_Diagram.pptx"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-presentation.png'); width: 333px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">Ncore3_DMI_DV_Process_Di&hellip;</span></a></p><h2 id="DMIv3.0Testplan-2.2ListanddescriptionofTBcomponents">2.2 List and description of TB components</h2><h3 id="DMIv3.0Testplan-2.2.1Monitors">2.2.1 Monitors</h3><p>&nbsp; &nbsp; &nbsp; &nbsp; SMI system if , Axi if and CCP if monitor are integrated &nbsp;</p><h3 id="DMIv3.0Testplan-2.2.2BFMs">2.2.2 BFMs</h3><p>&nbsp; &nbsp; &nbsp; &nbsp; Master&nbsp; bfm is dmi system bfm which create&nbsp; system level&nbsp; stimulus for DMI, axi is slave agent which is used for system memory,</p><p>&nbsp; &nbsp; &nbsp;&nbsp; which react&nbsp; any Rd/Wr request. Any inter pkt transport delay is simulated by inserting random delay, which can also be controlled by parameter. &nbsp;&nbsp;</p><h3 id="DMIv3.0Testplan-2.2.3ScoreboardandAssertion.">2.2.3 Scoreboard and Assertion .</h3><p>&nbsp; &nbsp; &nbsp;&nbsp; DMI scoreboard check the&nbsp; functionalities of DUT, To check the functionalities CCP scoreboard is enabled, if config has smc.</p><p>&nbsp; &nbsp; &nbsp;&nbsp; SMI&nbsp; interface has assertion to check unexpected single state&nbsp; .</p><p>&nbsp; &nbsp; &nbsp;&nbsp; To check AXI protocol , ARM assertion is used.</p><p>&nbsp; &nbsp; &nbsp;</p><h2 id="DMIv3.0Testplan-2.4Injectors">2.4 Injectors</h2><h1 id="DMIv3.0Testplan-3ConfigurationSpace">3 Configuration Space</h1><div class="table-wrap"><table class="wrapped confluenceTable" style="text-decoration: none;text-align: left;margin-left: 0.0px;"><colgroup><col style="width: 194.0px;" /><col style="width: 67.0px;" /><col style="width: 67.0px;" /><col style="width: 77.0px;" /><col style="width: 77.0px;" /><col style="width: 143.0px;" /><col style="width: 168.0px;" /><col style="width: 82.0px;" /><col style="width: 127.0px;" /></colgroup><tbody style="margin-left: 0.0px;"><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd"><br /></td><td colspan="8" style="text-align: center;" class="confluenceTd">Static Config</td></tr><tr style="margin-left: 0.0px;"><td data-highlight-colour="grey" style="text-align: left;" class="highlight-grey confluenceTd"><p style="margin-left: 0.0px;"><strong style="text-align: left;">Parameter</strong></p></td><td class="highlight-grey confluenceTd" colspan="1" data-highlight-colour="grey"><p>config1</p><p><br /></p></td><td class="highlight-grey confluenceTd" colspan="1" data-highlight-colour="grey">config2</td><td class="highlight-grey confluenceTd" colspan="1" data-highlight-colour="grey"><p>Config3</p><p>Resilency</p></td><td class="highlight-grey confluenceTd" colspan="1" data-highlight-colour="grey"><p style="margin-left: 0.0px;text-align: left;">Config4</p><p style="margin-left: 0.0px;text-align: left;">Resilency</p></td><td class="highlight-grey confluenceTd" colspan="1" data-highlight-colour="grey"><p>config5</p><p>with Smc+Resilency</p></td><td class="highlight-grey confluenceTd" colspan="1" data-highlight-colour="grey"><p>Config6</p><p><span data-colorid="va66rqa3a0" style="text-decoration: none;">with Smc+SP+Resilency</span></p></td><td class="highlight-grey confluenceTd" colspan="1" data-highlight-colour="grey"><p>config7</p><p>with WP</p></td><td class="highlight-grey confluenceTd" colspan="1" data-highlight-colour="grey"><p>config8</p><p>with Smc SP+WP</p></td></tr><tr style="margin-left: 0.0px;"><td style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;">nAius</p></td><td colspan="1" class="confluenceTd">3</td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">3</td><td colspan="1" class="confluenceTd">8</td><td colspan="1" class="confluenceTd">3</td><td colspan="1" class="confluenceTd">8</td><td colspan="1" class="confluenceTd">8</td><td colspan="1" class="confluenceTd">3</td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">nDce</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">8</td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">8</td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">8</td></tr><tr><td class="confluenceTd">wAddr</td><td class="confluenceTd">44</td><td class="confluenceTd">48</td><td class="confluenceTd">52</td><td class="confluenceTd">50</td><td class="confluenceTd">44</td><td class="confluenceTd">46</td><td class="confluenceTd">50</td><td class="confluenceTd">52</td></tr><tr><td class="confluenceTd">wData</td><td class="confluenceTd">128</td><td class="confluenceTd">256</td><td class="confluenceTd">128</td><td class="confluenceTd">256</td><td class="confluenceTd">128</td><td class="confluenceTd">256</td><td class="confluenceTd">128</td><td class="confluenceTd">256</td></tr><tr style="margin-left: 0.0px;"><td style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;">wArID</p></td><td colspan="1" class="confluenceTd">5</td><td colspan="1" class="confluenceTd">10</td><td colspan="1" class="confluenceTd">3</td><td colspan="1" class="confluenceTd">2</td><td colspan="1" class="confluenceTd">5</td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">2</td><td colspan="1" class="confluenceTd">10</td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd"><span data-colorid="ng3tervz6k" style="text-decoration: none;">wAwID</span></td><td colspan="1" class="confluenceTd">5</td><td colspan="1" class="confluenceTd">10</td><td colspan="1" class="confluenceTd">6</td><td colspan="1" class="confluenceTd">2</td><td colspan="1" class="confluenceTd">5</td><td colspan="1" class="confluenceTd">5</td><td colspan="1" class="confluenceTd">2</td><td colspan="1" class="confluenceTd">10</td></tr><tr style="margin-left: 0.0px;"><td style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;">wAwUser</p></td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">4</td></tr><tr style="margin-left: 0.0px;"><td style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;">wArUser</p></td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">0</td></tr><tr style="margin-left: 0.0px;"><td colspan="1" style="text-align: left;" class="confluenceTd">nMrdInFlight</td><td colspan="1" class="confluenceTd">8</td><td colspan="1" class="confluenceTd">32</td><td colspan="1" class="confluenceTd">64</td><td colspan="1" class="confluenceTd">16</td><td colspan="1" class="confluenceTd">7</td><td colspan="1" class="confluenceTd">32</td><td colspan="1" class="confluenceTd">32</td><td colspan="1" class="confluenceTd">64</td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">nNcCmdInFlightToDmi</td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">64</td><td colspan="1" class="confluenceTd">24</td><td colspan="1" class="confluenceTd">32</td><td colspan="1" class="confluenceTd">16</td><td colspan="1" class="confluenceTd">32</td><td colspan="1" class="confluenceTd">24</td><td colspan="1" class="confluenceTd">64</td></tr><tr style="margin-left: 0.0px;"><td style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;">nRttCtrlEntries</p></td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">64</td><td colspan="1" class="confluenceTd">32</td><td colspan="1" class="confluenceTd">64</td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">64</td><td colspan="1" class="confluenceTd">64</td><td colspan="1" class="confluenceTd">4</td></tr><tr><td style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;">nWttCtrlEntries</p></td><td class="confluenceTd">4</td><td class="confluenceTd">64</td><td class="confluenceTd">&nbsp;4</td><td class="confluenceTd">16</td><td class="confluenceTd">64</td><td class="confluenceTd">&nbsp;64</td><td class="confluenceTd">32</td><td class="confluenceTd">4</td></tr><tr><td colspan="1" class="confluenceTd">nDceRbEntries&nbsp;</td><td colspan="1" class="confluenceTd">10</td><td colspan="1" class="confluenceTd">80</td><td colspan="1" class="confluenceTd">16</td><td colspan="1" class="confluenceTd">48</td><td colspan="1" class="confluenceTd">2</td><td colspan="1" class="confluenceTd">80</td><td colspan="1" class="confluenceTd">48</td><td colspan="1" class="confluenceTd">80</td></tr><tr><td style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;">nDmiRbEntries</p></td><td class="confluenceTd">2</td><td class="confluenceTd">24</td><td class="confluenceTd">&nbsp;8</td><td class="confluenceTd">8</td><td class="confluenceTd">16</td><td class="confluenceTd">&nbsp;24</td><td class="confluenceTd">8</td><td class="confluenceTd">1</td></tr><tr><td colspan="1" class="confluenceTd">fnErrDetectCorrect</td><td colspan="1" class="confluenceTd">NONE</td><td colspan="1" class="confluenceTd">PARITY</td><td colspan="1" class="confluenceTd">PARITY</td><td colspan="1" class="confluenceTd">SECDED</td><td colspan="1" class="confluenceTd">PARITY</td><td colspan="1" class="confluenceTd">PARITY</td><td colspan="1" class="confluenceTd">NONE</td><td colspan="1" class="confluenceTd">SECDED</td></tr><tr><td class="confluenceTd">useCmc</td><td class="confluenceTd">0</td><td class="confluenceTd">0</td><td class="confluenceTd">&nbsp;0</td><td class="confluenceTd">&nbsp;0</td><td class="confluenceTd">1</td><td class="confluenceTd">&nbsp;1</td><td class="confluenceTd">1</td><td class="confluenceTd">1</td></tr><tr><td class="confluenceTd">useScratchPad</td><td class="confluenceTd">NA</td><td class="confluenceTd">NA</td><td class="confluenceTd">&nbsp;NA</td><td class="confluenceTd">&nbsp;NA</td><td class="confluenceTd">0</td><td class="confluenceTd">&nbsp;1</td><td class="confluenceTd">0</td><td class="confluenceTd">1</td></tr><tr><td colspan="1" class="confluenceTd">useAtomic</td><td colspan="1" class="confluenceTd">NA</td><td colspan="1" class="confluenceTd">NA</td><td colspan="1" class="confluenceTd">NA</td><td colspan="1" class="confluenceTd">NA</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">1</td></tr><tr><td colspan="1" class="confluenceTd">nAddrTransRegisters</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">2</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">3</td><td colspan="1" class="confluenceTd">4</td></tr><tr><td colspan="1" class="confluenceTd">nWayPartitioningRegisters</td><td colspan="1" class="confluenceTd">NA</td><td colspan="1" class="confluenceTd">NA</td><td colspan="1" class="confluenceTd">NA</td><td colspan="1" class="confluenceTd"><span data-colorid="rclmefj8gf" style="text-decoration: none;">NA</span></td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">16</td><td colspan="1" class="confluenceTd">8</td></tr><tr><td class="confluenceTd">useWayPartitioning</td><td class="confluenceTd"><span data-colorid="txf8dj0916" style="text-decoration: none;">NA</span></td><td class="confluenceTd">&nbsp;NA</td><td class="confluenceTd">&nbsp;NA</td><td class="confluenceTd">&nbsp;NA</td><td class="confluenceTd">&nbsp;0</td><td class="confluenceTd">&nbsp;0</td><td class="confluenceTd">1</td><td class="confluenceTd">&nbsp;1</td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">nTagBanks</td><td colspan="1" class="confluenceTd"><span style="background-color: rgb(237,245,255);">&nbsp;<span data-colorid="l6wbftekee" style="text-decoration: none;">NA</span></span></td><td colspan="1" class="confluenceTd"><span data-colorid="zlj3ejr84h" style="text-decoration: none;">NA</span></td><td colspan="1" class="confluenceTd"><span data-colorid="lzparvyx89" style="text-decoration: none;">NA</span></td><td colspan="1" class="confluenceTd"><span data-colorid="y3a67w1wx2" style="text-decoration: none;">NA</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">2</td><td colspan="1" class="confluenceTd">2</td><td colspan="1" class="confluenceTd">2</td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">nDatBanks</td><td colspan="1" class="confluenceTd"><span data-colorid="o8pnqco5qs" style="text-decoration: none;">NA</span></td><td colspan="1" class="confluenceTd"><span data-colorid="uko2lcwvei" style="text-decoration: none;">NA</span></td><td colspan="1" class="confluenceTd"><span data-colorid="y71c7gy7da" style="text-decoration: none;">NA</span></td><td colspan="1" class="confluenceTd"><span data-colorid="so518qbpdp" style="text-decoration: none;">NA</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">2</td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">nSets</td><td colspan="1" class="confluenceTd"><span data-colorid="q1s5r4sxa4" style="text-decoration: none;">NA</span></td><td colspan="1" class="confluenceTd"><span data-colorid="hka7wm94a1" style="text-decoration: none;">NA</span></td><td colspan="1" class="confluenceTd"><span data-colorid="ddfb5cx7qa" style="text-decoration: none;">NA</span></td><td colspan="1" class="confluenceTd"><span data-colorid="giq7q4rpk5" style="text-decoration: none;">NA</span></td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">512</td><td colspan="1" class="confluenceTd">8196</td><td colspan="1" class="confluenceTd">2048</td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">nWays</td><td colspan="1" class="confluenceTd"><span data-colorid="hrhxmrn0gz" style="text-decoration: none;">NA</span></td><td colspan="1" class="confluenceTd"><span data-colorid="ppw0yxjrf8" style="text-decoration: none;">NA</span></td><td colspan="1" class="confluenceTd"><span data-colorid="y6ncxz5p9o" style="text-decoration: none;">NA</span></td><td colspan="1" class="confluenceTd"><span data-colorid="kb67in52j0" style="text-decoration: none;">NA</span></td><td colspan="1" class="confluenceTd">2</td><td colspan="1" class="confluenceTd">16</td><td colspan="1" class="confluenceTd">16</td><td colspan="1" class="confluenceTd">16</td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">fnReplPolType</td><td colspan="1" class="confluenceTd"><span data-colorid="ppw9hw7tjh" style="text-decoration: none;">NA</span></td><td colspan="1" class="confluenceTd"><span data-colorid="d93o5b1y8d" style="text-decoration: none;">NA</span></td><td colspan="1" class="confluenceTd"><span data-colorid="x5d5iq33hi" style="text-decoration: none;">NA</span></td><td colspan="1" class="confluenceTd"><span data-colorid="tnz1us7g62" style="text-decoration: none;">NA</span></td><td colspan="1" class="confluenceTd">NRU</td><td colspan="1" class="confluenceTd">RANDOM</td><td colspan="1" class="confluenceTd">RANDOM</td><td colspan="1" class="confluenceTd">NRU</td></tr><tr style="margin-left: 0.0px;"><td style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;">useResiliency</p></td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">0</td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">enableUnitDuplication</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">0</td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">enableNativeIntfProtection</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">0</td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd"><span class="inline-comment-marker" data-ref="27751689-7df7-4a28-bbbb-51016964c33d">nReslencyDelay</span></td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">2</td><td colspan="1" class="confluenceTd">3</td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">0</td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">fnResiliencyProtocationType</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">SECDED</td><td colspan="1" class="confluenceTd">PARITY</td><td colspan="1" class="confluenceTd">SECDED</td><td colspan="1" class="confluenceTd">NONE</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">0</td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">usePma</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">1</td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">fnEnableQos</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">0</td></tr></tbody></table></div><h1 id="DMIv3.0Testplan-4Features">4 Features</h1><h2 id="DMIv3.0Testplan-4.1ArchitecturalFeatures">4.1 Architectural Features</h2><h3 id="DMIv3.0Testplan-4.1.1CoherentRead(MRDs)">4.1.1 Coherent Read (MRDs)</h3><p>An MRDreq message is sent by the DCE to a DMI to have a Read operation performed in system memory in response to a Read operation from a native agent.</p><p>After retrieving the data from memory, the DMI transmits the data to the requesting AIU via a DTRreq message. For CMO Dmi will only send MrdRsp&nbsp;</p><h4 id="DMIv3.0Testplan-4.1.1.1MRDMessage">4.1.1.1&nbsp; MRD Message</h4><div class="table-wrap"><table class="wrapped confluenceTable" style="text-decoration: none;text-align: left;margin-left: 0.0px;"><colgroup><col /><col /><col /><col /><col /><col /><col /><col /><col /><col /><col /></colgroup><thead style="margin-left: 0.0px;"><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">RunCmd</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><th style="text-align: left;" class="confluenceTh"><div class="tablesorter-header-inner">Name of Field</div></th><th style="text-align: left;" class="confluenceTh"><div class="tablesorter-header-inner">Description</div></th><th style="text-align: left;" class="confluenceTh"><div class="tablesorter-header-inner">constraint</div></th><th colspan="1" class="confluenceTh">Hash tag</th><th colspan="1" class="confluenceTh">where</th><th colspan="1" class="confluenceTh">done ?</th><th colspan="1" class="confluenceTh">Status</th><th colspan="1" class="confluenceTh">Priority</th><th colspan="1" class="confluenceTh">Ref Doc</th><th colspan="1" class="confluenceTh">Remarks</th><th colspan="1" class="confluenceTh"><p>Run</p><p>Cmd</p></th></tr></thead><tbody style="margin-left: 0.0px;"><tr style="margin-left: 0.0px;"><td colspan="11" style="text-align: left;" class="confluenceTd"><strong>MRDreq Header</strong></td></tr><tr style="margin-left: 0.0px;"><td class="confluenceTd">&nbsp;Target Id</td><td style="text-align: left;" class="confluenceTd">&nbsp;Network identifier of the intended receiver</td><td style="text-align: left;" class="confluenceTd">= FUID of DMI</td><td colspan="1" class="confluenceTd">#Check.DMI.Concerto.v3.0.MrdReqDmiunitId</td><td colspan="1" class="confluenceTd"><p>dmi_seq.svh</p><p>dmi_scoreboard.svh</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p>ConcertoCProtocolArch.pdf Sect.4.3</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td class="confluenceTd">&nbsp;Initiator Id</td><td style="text-align: left;" class="confluenceTd">&nbsp;Network identifier of the sender</td><td style="text-align: left;" class="confluenceTd"><p>= All FUID of DCE attached with DMI</p><p><br /></p></td><td colspan="1" class="confluenceTd">#Cover.DMI.Concerto.v3.0.MrdReqDceunitId</td><td colspan="1" class="confluenceTd"><p>dmi_seq.svh</p><p>dmi_coverage.svh</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;"><span class="legacy-color-text-default">&nbsp;</span><span data-colorid="l5pgwz6gz7" style="text-decoration: none;">ConcertoCProtocolArch.pdf </span><span data-colorid="i9aiipi8c3" style="text-decoration: none;">Sect.4.3</span></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">CMType</td><td colspan="1" class="confluenceTd">Type of Concerto C Message</td><td colspan="1" class="confluenceTd"><p>= All MRD Types</p><p>(MrdRdWSCln,MrdRdWUCln,MrdRdWU,MrdRdWInv,MrdCln,MrdInv,MrdFlush)</p></td><td colspan="1" class="confluenceTd">#Cover.DMI.Concerto.v3.0.MrdMsgType</td><td colspan="1" class="confluenceTd"><p>dmi_seq.svh</p><p>dmi_coverage.svh</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;"><span data-colorid="y54r673822" style="text-decoration: none;">ConcertoCProtocolArch.pdf </span><span data-colorid="hrzbfli8oy" style="text-decoration: none;">Sect.4.3</span></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">Message Id</td><td colspan="1" class="confluenceTd">Unique Message Identifier at sender</td><td colspan="1" class="confluenceTd">= (0 to 2**wMsgId)</td><td colspan="1" class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.MrdmsgId</p></td><td colspan="1" class="confluenceTd"><p>dmi_seq.svh</p><p>dmi_coverage.svh</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;">ConcertoCProtocolArch.pdf Sect 4.3,</p><p style="margin-left: 0.0px;text-align: left;">Ncore 3.0 System Params.xlsx</p><p style="margin-left: 0.0px;text-align: left;">Page: SystemCredits</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">HProtection</td><td colspan="1" class="confluenceTd">Protection of the above 4 fields</td><td colspan="1" class="confluenceTd"><p>HProtection field calculating as per fnResiliencyProtectionType = ECC/Parity</p><p>= 0 for nonResiliency</p><p><br /></p></td><td colspan="1" class="confluenceTd"><span data-colorid="cq9gakcslz" style="text-decoration: none;">#Cover.DMI.Concerto.v3.0.MrdReqHProt</span></td><td colspan="1" class="confluenceTd">smi_seq_item.svh</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.3</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="11" class="confluenceTd"><strong>MRDreq Body</strong></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">CMStatus</td><td colspan="1" class="confluenceTd">Used to deliver Transport encountered error to the target Unit</td><td colspan="1" class="confluenceTd">= random (Ncore3.0 don't support CmStatus in Any incomping txn to Dmi)&nbsp;</td><td colspan="1" class="confluenceTd">#Cover.DMI.Concerto.v3.0.RxTxncmStatus</td><td colspan="1" class="confluenceTd"><a class="external-link" href="http://dmi_seq.sv" rel="nofollow">dmi_seq.sv</a></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><p><span data-colorid="xsgngojghf" style="text-decoration: none;">Ncore3.0 SysArch(confluence)</span></p><p><span data-colorid="t3lfozhxqj" style="text-decoration: none;">Sect 5.6</span></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">Addr</td><td colspan="1" class="confluenceTd">Address</td><td colspan="1" class="confluenceTd">random address, width of address = wAddr , cover all value of addr[5:0], <span data-colorid="kfo8off4kx" style="text-decoration: none;">addr generated using a utility ADDR Manager , which has the intelligence to generate valid addr, which lies in Coh/Non-Coh region, it also has the ability to track&nbsp; hit/miss state&nbsp; inside cache</span></td><td colspan="1" class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.MrdReqAddrMinMidMax</p><p>#Cover.DMI.Concerto.v3.0.MrdReqAddrOffset</p></td><td rowspan="6" class="confluenceTd"><p>dmi_seq.svh</p><p><span data-colorid="nsj4si6lp0" style="text-decoration: none;">dmi_coverage.svh</span></p><br /><br /><br /><br /><br /></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span data-colorid="wa3ifudc24" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.4.3.2</span></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd"><s>VZ</s></td><td colspan="1" class="confluenceTd"><s>Visibility ( coherent/System)</s></td><td colspan="1" class="confluenceTd"><p><s>for CMOs (<span data-colorid="qfnlu7hgv1" style="text-decoration: none;">1 = System Viz) </span> for others</s></p><p><s>random (0 = Coherent Viz, 1 = System Viz)</s></p><p><br /></p></td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd">Y</td><td class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td rowspan="5" class="confluenceTd"><br /><span data-colorid="qy54kvuq3x" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.4.3.3</span><br /><br /><br /><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">AC</td><td colspan="1" class="confluenceTd">Allocate Hint</td><td colspan="1" class="confluenceTd">if(Mrd_pref) ac =1 else random (0 = No-allocate, 1 = Allocate),</td><td colspan="1" class="confluenceTd">#Cover.DMI.Concerto.v3.0.MrdReqallocate</td><td class="confluenceTd">Y</td><td class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">NS</td><td colspan="1" class="confluenceTd">Non-secure Access</td><td colspan="1" class="confluenceTd">random (0 = Secure Access,1 = Non-secure Access)</td><td colspan="1" class="confluenceTd">#Cover.DMI.Concerto.v3.0.MrdSecurityAttribute&nbsp;</td><td class="confluenceTd">Y</td><td class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">PR</td><td colspan="1" class="confluenceTd">Privileged Access</td><td colspan="1" class="confluenceTd">random (0 = Privileged access, 1 = privileged access)</td><td colspan="1" class="confluenceTd">#Cover.DMI.Concerto.v3.0.MrdReqprivilege</td><td class="confluenceTd">Y</td><td class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd"><s>LK</s></td><td colspan="1" class="confluenceTd"><s>Lock</s></td><td colspan="1" class="confluenceTd"><s>random (00:No-op,01:Lock,10:Unlock:11:Reserved)</s></td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd">Y</td><td class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">RL</td><td colspan="1" class="confluenceTd">Response Level</td><td colspan="1" class="confluenceTd"><p>= 'b10 (Protocol Level completion) for CMOs</p><p>= 'b01 (Transport Level Acknowledgement) for others, MrdCln due to stash may have 'b11</p></td><td colspan="1" class="confluenceTd">#Check.DMI.Concerto.v3.0.MrdReqRL</td><td colspan="1" class="confluenceTd"><span data-colorid="pmhwwkidbw" style="text-decoration: none;">dmi_scoreboard.svh</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span data-colorid="cadrbnqvvw" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.9.4.3.2</span></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">TM</td><td colspan="1" class="confluenceTd">Trace Me</td><td colspan="1" class="confluenceTd">random (0: No-op, 1:Trace this access)</td><td colspan="1" class="confluenceTd"><span data-colorid="g62ja1ibsc" style="text-decoration: none;">#Cover.DMI.Concerto.v3.0.MrdRqTM</span></td><td colspan="1" class="confluenceTd"><span data-colorid="gkl45159xf" style="text-decoration: none;">dmi_seq.svh</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span data-colorid="v0o8wcq4ja" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.9.4.3.4</span></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">MPF1</td><td colspan="1" class="confluenceTd">Used to carry DTR Target Id</td><td colspan="1" class="confluenceTd">random( All FUID of AIUs attached to DMI)</td><td colspan="1" class="confluenceTd">#Cover.DMI.Concerto.v.3.MrdReqAiUIds</td><td rowspan="3" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;">dmi_seq.svh</p><p style="margin-left: 0.0px;text-align: left;"><span data-colorid="bvit7wxuk6" style="text-decoration: none;">dmi_coverage.svh</span></p><br /><br /></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span data-colorid="pdy3kvzpuk" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.9.4.4</span></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">MPF2</td><td colspan="1" class="confluenceTd">Used to carry DTR Message Id</td><td colspan="1" class="confluenceTd">random( width DTR_MSG_ID)</td><td colspan="1" class="confluenceTd">#Cover.DMI.Concerto.v3.3.MaxDtrInFlightperAius</td><td class="confluenceTd">Y</td><td class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span data-colorid="vt96tb69cq" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.9.4.5</span></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">Size</td><td colspan="1" class="confluenceTd">Access size in Bytes</td><td colspan="1" class="confluenceTd">random (3'b000,3'b001,3'b010,3'b011,3'b100,3'b101,3'110)</td><td colspan="1" class="confluenceTd"><span data-colorid="nbt48560sl" style="text-decoration: none;">#Cover.DMI.Concerto.v3.0.MrdReq</span>size</td><td class="confluenceTd"><span data-colorid="mnzl2lzut0" style="text-decoration: none;">&nbsp;Y</span></td><td class="confluenceTd"><span data-colorid="po97u4tsio" style="text-decoration: none;">pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span data-colorid="xuwqpeinwe" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.9.4.7</span></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">IntfSize</td><td colspan="1" class="confluenceTd">Interface size in DW at the receiver of data</td><td colspan="1" class="confluenceTd">wdata size of requesting aiu (target Id = MPF1)</td><td colspan="1" class="confluenceTd"><span data-colorid="z25x79b09m" style="text-decoration: none;">#Check.DMI.Concerto.v3.0.MrdReq</span>IntfSize</td><td colspan="1" class="confluenceTd"><span data-colorid="l856xwblkk" style="text-decoration: none;">dmi_scoreboard.svh</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span data-colorid="mnce4kdf2k" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.9.4.8</span></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">Qos</td><td colspan="1" class="confluenceTd"><span class="inline-comment-marker" data-ref="78bde56c-19d6-42fb-b3c4-45c2f05d91b6">Qos label</span></td><td colspan="1" class="confluenceTd"><span class="inline-comment-marker" data-ref="2c3d2b44-092e-47f1-832a-48139c049adc">random</span></td><td colspan="1" class="confluenceTd"><span data-colorid="drcraizn55" style="text-decoration: none;">#Cover.DMI.Concerto.v3.0.MrdReqQos</span></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><p><span data-colorid="bh5ovzzr1f" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.9.4.9</span></p><p><span data-colorid="ny5jne0r8t" style="text-decoration: none;"><span data-colorid="qedg4rbqpr" style="text-decoration: none;">Ncore3.1 system specs sect 7</span></span></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">AUX</td><td colspan="1" class="confluenceTd">Auxiliary bits</td><td colspan="1" class="confluenceTd">random</td><td colspan="1" class="confluenceTd"><br /></td><td rowspan="2" class="confluenceTd"><span data-colorid="aihlp9oan4" style="text-decoration: none;">dmi_seq.svh</span></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span data-colorid="rn781k0l41" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.9.4.10</span></td><td rowspan="2" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">MPROT</td><td colspan="1" class="confluenceTd">Message Protection</td><td colspan="1" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;">MProtection field calculating as per fnResiliencyProtectionType = ECC/Parity</p><p style="margin-left: 0.0px;text-align: left;">= 0 for nonResiliency</p></td><td colspan="1" class="confluenceTd"><span data-colorid="cupc3d7yn5" style="text-decoration: none;">#Check.DMI.Concerto.v3.0.MrdReqMProt</span></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span data-colorid="y6y8i4fsv0" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.9.4.11</span></td><td class="confluenceTd"><span data-colorid="xoydqf8yfx" style="text-decoration: none;">&nbsp;</span></td></tr></tbody></table></div><h5 id="DMIv3.0Testplan-4.1.1.1.2StimulusSystemLevelconstraint">4.1.1.1.2&nbsp; <strong>Stimulus System Level constraint&nbsp;</strong></h5><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /><col /></colgroup><thead><tr><th class="confluenceTh"><div class="tablesorter-header-inner">Scenario</div></th><th class="confluenceTh"><div class="tablesorter-header-inner">Hash Tag</div></th><th colspan="1" class="confluenceTh">where</th><th colspan="1" class="confluenceTh">Done</th><th colspan="1" class="confluenceTh">Status</th><th colspan="1" class="confluenceTh">Priority</th><th colspan="1" class="confluenceTh">Ref Doc</th><th colspan="1" class="confluenceTh">Remarks</th></tr></thead><tbody><tr><td class="confluenceTd">bfm should not send the MRD to the same address for which Dtr not received.</td><td class="confluenceTd"><span data-colorid="sayr0pmam6" style="text-decoration: none;">#Check.DMI.Concerto.v3.0.Mrdinflight</span></td><td class="confluenceTd"><p><span data-colorid="j48cb6vay1" style="text-decoration: none;">dmi_scoreboard.svh</span></p><p><span data-colorid="ejoub1agsr" style="text-decoration: none;">&nbsp;</span>dmi_seq.svh<br /><br /></p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">?</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">bfm should not send MRD to same addr for which Dtwrsp is outstanding</td><td colspan="1" class="confluenceTd"><span data-colorid="u7inc0itxe" style="text-decoration: none;">#Check.DMI.Concerto.v3.0.MrdCollidewithDtwreq</span></td><td colspan="1" class="confluenceTd">dmi_seq.svh</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">CONC-6448</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">bfm should not reuse smi_msg_id in flight for which Mrdrsp not received.</td><td class="confluenceTd"><span data-colorid="ek2wvb1ohd" style="text-decoration: none;">#Check.DMI.Concerto.v3.0.MrdReqSmiMsgIdInFlight</span></td><td class="confluenceTd"><span data-colorid="v8eo8x1s7l" style="text-decoration: none;">&nbsp;dmi_seq.svh</span></td><td class="confluenceTd"><span data-colorid="cahhvvjn1m" style="text-decoration: none;">Y</span></td><td class="confluenceTd"><span data-colorid="la413i39ax" style="text-decoration: none;">Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">?</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">bfm should not reuse dtr_msg_id in flight for which Dtr not received.</td><td class="confluenceTd"><span data-colorid="rc27bm6vm3" style="text-decoration: none;">#Check.DMI.Concerto.v3.0.DtrMsgInFlight</span></td><td class="confluenceTd"><span data-colorid="fmlaadrkyn" style="text-decoration: none;">&nbsp;dmi_seq.svh</span></td><td class="confluenceTd"><span data-colorid="kpmrcyr07v" style="text-decoration: none;">Y</span></td><td class="confluenceTd"><span data-colorid="skqrl0xmpo" style="text-decoration: none;">Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">?</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><span class="inline-comment-marker" data-ref="f804198d-f4a0-4521-a924-f4c57887d6c5">Coh and NonCoh Address region should not overlap</span></td><td colspan="1" class="confluenceTd">#<span data-colorid="zthln46hjs" style="text-decoration: none;">Check.DMI.Concerto.v3.0.AddrRegionCohNonCoh</span></td><td class="confluenceTd">dmi_seq.svh</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">Generate same Addr for Coh and NonCoh to check non hang processing capability of Dmi</td><td colspan="1" class="confluenceTd"><span data-colorid="fdmgxzj0h1" style="text-decoration: none;">#</span><span data-colorid="h3sf3rk1lm" style="text-decoration: none;">Cover.DMI.Concerto.v3.0.CohNonCohAddrCollision</span></td><td colspan="1" class="confluenceTd">dmi_coverage.svh</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><h5 style="margin-left: 0.0px;text-align: left;" id="DMIv3.0Testplan-4.1.1.1.3functionalcheck,Coverage">4.1.1.1.3&nbsp;<strong> <span class="inline-comment-marker" data-ref="f1e57c68-f4d7-41fb-b86c-d36e0fd8f35f">functional check, Coverage</span>&nbsp;</strong></h5><div class="table-wrap"><table class="wrapped confluenceTable" style="margin-left: 0.0px;"><colgroup><col /><col /><col /><col /><col /><col /><col /><col /><col /></colgroup><thead style="margin-left: 0.0px;"><tr style="margin-left: 0.0px;"><th style="text-align: left;" class="confluenceTh"><div style="margin-left: 0.0px;" class="tablesorter-header-inner"><div style="margin-left: 0.0px;" class="tablesorter-header-inner">Scenario</div></div></th><th style="text-align: left;" class="confluenceTh"><div style="margin-left: 0.0px;" class="tablesorter-header-inner"><div style="margin-left: 0.0px;" class="tablesorter-header-inner">Hash Tag</div></div></th><th colspan="1" style="text-align: left;" class="confluenceTh"><div style="margin-left: 0.0px;" class="tablesorter-header-inner">where</div></th><th colspan="1" class="confluenceTh">Done</th><th colspan="1" class="confluenceTh">Status</th><th colspan="1" class="confluenceTh">Priority</th><th colspan="1" style="text-align: left;" class="confluenceTh"><div style="margin-left: 0.0px;" class="tablesorter-header-inner">Ref Doc</div></th><th colspan="1" style="text-align: left;" class="confluenceTh"><div style="margin-left: 0.0px;" class="tablesorter-header-inner">Remarks</div></th><th colspan="1" class="confluenceTh">Run Cmd</th></tr></thead><tbody style="margin-left: 0.0px;"><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">Check, if DMI will receive msg with wrong FunitId , it will drop the txn</td><td colspan="1" class="confluenceTd"><span data-colorid="mxnrf2ufqg" style="text-decoration: none;">#Check.DMI.Concerto.v3.0.MrdReqWrongDmiunitId</span></td><td rowspan="8" class="confluenceTd"><span data-colorid="yrzdy4gb2k" style="text-decoration: none;">dmi_scoreboard.svh</span><br /><br /><span data-colorid="m2e1s1app4" style="text-decoration: none;">&nbsp;</span><span data-colorid="zw1yorovx7" style="text-decoration: none;">&nbsp;</span><span data-colorid="zciq4xlj6j" style="text-decoration: none;">&nbsp;</span><span data-colorid="y76suj6h0s" style="text-decoration: none;">&nbsp;</span><span data-colorid="ybrcuc87mk" style="text-decoration: none;">&nbsp;</span><span data-colorid="mdu0192yac" style="text-decoration: none;">&nbsp;</span><span data-colorid="wj3qn1zchi" style="text-decoration: none;">&nbsp;</span><span data-colorid="mcoo8zla8f" style="text-decoration: none;">&nbsp;</span><span data-colorid="cg4hnyse5e" style="text-decoration: none;">&nbsp;</span><span data-colorid="yi5gz3i51d" style="text-decoration: none;">&nbsp;</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span data-colorid="e45h80de4k" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect.4.3</span></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd"><s>Check, MrdReq Vz == 1 for CMOs (<span data-colorid="rhsky8y0m2" style="text-decoration: none;">MrdCln,MrdInv,MrdFlush)</span></s></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><s>Y</s></td><td colspan="1" class="confluenceTd"><s>Pass</s></td><td colspan="1" class="confluenceTd"><s>1</s></td><td colspan="1" class="confluenceTd"><span data-colorid="fd1vn155tw" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.9.4.3.1</span></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">Check, MrdReq RL == 'b10 for <span data-colorid="cdcjeq28sa" style="text-decoration: none;">CMOs (</span><span data-colorid="ehfcb9cdu0" style="text-decoration: none;">MrdCln,MrdInv,MrdFlush) for others RL == 'b01,'b11</span></td><td colspan="1" class="confluenceTd"><span data-colorid="mv11bh4ct9" style="text-decoration: none;">#Check.DMI.Concerto.v3.0.MrdReqRL</span></td><td class="confluenceTd"><span data-colorid="y50yo1aga0" style="text-decoration: none;">Y</span></td><td class="confluenceTd"><span data-colorid="c2d57wx1qr" style="text-decoration: none;">Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span data-colorid="zr50opm8mo" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.9.4.3.2</span></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td style="text-align: left;" class="confluenceTd">Check, <span class="inline-comment-marker" data-ref="d6dbf294-fed9-4a8f-97e4-2b836668fb4b">If MrdReq collide with WTT outstanding, Dmi should block the axi read till dtw complete</span></td><td style="text-align: left;" class="confluenceTd"><span data-colorid="gk73uwmcrg" style="text-decoration: none;">#Check.DMI.Concerto.v3.0.MrdCollideWTT</span></td><td style="text-align: left;" class="confluenceTd"><span data-colorid="n494g6a5vq" style="text-decoration: none;">Y</span></td><td style="text-align: left;" class="confluenceTd"><span data-colorid="gis7e8180l" style="text-decoration: none;">Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td style="text-align: left;" class="confluenceTd"><p>Check , if Mrdflush, MrdCln collide with WTT outstanding, MRDrsp should not be sent before all write complete, will wait for brsp of all WTTs in flight ,</p></td><td style="text-align: left;" class="confluenceTd"><span data-colorid="sk6xn38a0e" style="text-decoration: none;">#Check.DMI.Concerto.v3.0.MrdFlushMrdClnCollideWTT</span></td><td style="text-align: left;" class="confluenceTd"><span data-colorid="kdfxchhtio" style="text-decoration: none;">Y</span></td><td style="text-align: left;" class="confluenceTd"><span data-colorid="twf8e6icpq" style="text-decoration: none;">Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd"><p>Check no DTR for MRD_FLUSH ,MRD_INV,MRD_CLN,MRD_PREF</p></td><td colspan="1" class="confluenceTd"><span data-colorid="vddqzn5n3i" style="text-decoration: none;">#Check.DMI.Concerto.v3.0.NoDTRforCMOandMrdPref</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">Check That MRD_Req(nonCmo) with smi_rl =='b11, MrdRsp sent after receiving DTR_rsp</td><td colspan="1" class="confluenceTd"><span data-colorid="tlqd95pmff" style="text-decoration: none;">#Check.DMI.Concerto.v3.0.MrdRspforMrdReqRL11</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">CONC-5883</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">Check that dmi does not hang if Coh/NoCoh Addr collide in DMI</td><td colspan="1" class="confluenceTd"><span data-colorid="ce6vzg7zj4" style="text-decoration: none;">#Cover.DMI.Concerto.v3.0.CohNoCohAddrCollision</span></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><h5 style="margin-left: 0.0px;text-align: left;" id="DMIv3.0Testplan-4.1.1.1.4functionalcheck,Coverage(withCMC)">4.1.1.1.4&nbsp;<strong style="margin-left: 0.0px;"> functional check, Coverage&nbsp; (with CMC)</strong></h5><div class="table-wrap"><table class="wrapped confluenceTable" style="text-decoration: none;text-align: left;margin-left: 0.0px;"><colgroup><col /><col /><col /><col /><col /><col /><col /><col /><col /></colgroup><thead style="margin-left: 0.0px;"><tr style="margin-left: 0.0px;"><th style="text-align: left;" class="confluenceTh"><div style="margin-left: 0.0px;" class="tablesorter-header-inner"><div style="margin-left: 0.0px;" class="tablesorter-header-inner">Scenario</div></div></th><th style="text-align: left;" class="confluenceTh"><div style="margin-left: 0.0px;" class="tablesorter-header-inner"><div style="margin-left: 0.0px;" class="tablesorter-header-inner">Hash Tag</div></div></th><th colspan="1" style="text-align: left;" class="confluenceTh"><div style="margin-left: 0.0px;" class="tablesorter-header-inner">where</div></th><th colspan="1" class="confluenceTh">Done</th><th colspan="1" class="confluenceTh">Status</th><th colspan="1" class="confluenceTh">Priority</th><th colspan="1" style="text-align: left;" class="confluenceTh"><div style="margin-left: 0.0px;" class="tablesorter-header-inner">Ref Doc</div></th><th colspan="1" style="text-align: left;" class="confluenceTh"><div style="margin-left: 0.0px;" class="tablesorter-header-inner">Remarks</div></th><th colspan="1" class="confluenceTh">Run Cmd</th></tr></thead><tbody style="margin-left: 0.0px;"><tr style="margin-left: 0.0px;"><td style="text-align: left;" class="confluenceTd">Check, that CCP IF signal toggle as per table 5 and table 7</td><td style="text-align: left;" class="confluenceTd">#<span data-colorid="y7qs03lzz8" style="text-decoration: none;">Check.DMI.Concerto.v3.0.MrdTable5and7</span></td><td rowspan="6" style="text-align: left;" class="confluenceTd"><span data-colorid="xzb3t9jm9d" style="text-decoration: none;">dmi_scoreboard.svh</span><br /><br /><span data-colorid="l6dfr4eqjd" style="text-decoration: none;">&nbsp;</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">1</td><td rowspan="2" style="text-align: left;" class="confluenceTd">DMI MicroArch Sect. 6.2.3.5.2, 6.2.3.5.4</td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd"><span data-colorid="w4q4bsr3pf" style="text-decoration: none;">Check that for MrdFlush and MrdInv guarantees at its completion that no valid cacheline copy remains in SMC </span></td><td colspan="1" class="confluenceTd"><span data-colorid="v6ray4x4qr" style="text-decoration: none;">#Check.</span><span data-colorid="b9gdnu2fzd" style="text-decoration: none;">DMI.Concerto.v3.0.MrdFlushMrdInv</span></td><td class="confluenceTd"><span data-colorid="u0c6vgy6we" style="text-decoration: none;">Y </span></td><td class="confluenceTd"><span data-colorid="kip6zall21" style="text-decoration: none;">Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><h4 id="DMIv3.0Testplan-4.1.1.2MrdRsp">4.1.1.2<strong> MrdRsp</strong></h4><p style="margin-left: 0.0px;text-align: left;"><strong>&nbsp; &nbsp;</strong>After receiving the MRDreq message, The DMI issue an MRDrsp message back to the DCE to acknowledge the receipt of the former message. It returns a credit to the DCE to send another MRDreq.</p><h5 style="margin-left: 0.0px;text-align: left;" id="DMIv3.0Testplan-4.1.1.2.1MRDrspBody">4.1.1.2.1 <strong>MRDrsp Body</strong></h5><p style="margin-left: 0.0px;text-align: left;"><strong>&nbsp;&nbsp;</strong>refer Table 4-46 of CCMP for MRDrsp message field</p><h5 id="DMIv3.0Testplan-4.1.1.2.2functionalcheck,Coverage"><span data-colorid="f78x348pm8" style="text-decoration: none;">4.1.1.2.2&nbsp;</span><strong style="text-decoration: none;text-align: left;margin-left: 0.0px;"> functional check, Coverage&nbsp;</strong></h5><div class="table-wrap"><table class="wrapped confluenceTable" style="text-decoration: none;text-align: left;margin-left: 0.0px;"><colgroup><col /><col /><col /><col /><col /><col /><col /><col /><col /></colgroup><thead style="margin-left: 0.0px;"><tr style="margin-left: 0.0px;"><th style="text-align: left;" class="confluenceTh"><div class="tablesorter-header-inner">Scenario</div></th><th style="text-align: left;" class="confluenceTh"><div class="tablesorter-header-inner">Hash Tag</div></th><th colspan="1" style="text-align: left;" class="confluenceTh">where</th><th colspan="1" class="confluenceTh">Done</th><th colspan="1" class="confluenceTh">Status</th><th colspan="1" class="confluenceTh">Prinrity</th><th colspan="1" style="text-align: left;" class="confluenceTh">Ref Doc</th><th colspan="1" style="text-align: left;" class="confluenceTh">Remarks</th><th colspan="1" class="confluenceTh"><p>Run</p><p>Cmd</p></th></tr></thead><tbody style="margin-left: 0.0px;"><tr style="margin-left: 0.0px;"><td style="text-align: left;" class="confluenceTd">Check, RMessageId and Tgt_id is matching MessageId and src_id of any Mrd In flight</td><td style="text-align: left;" class="confluenceTd"><span data-colorid="po3cj46rk2" style="text-decoration: none;">#</span><span data-colorid="pp2g8nr4nh" style="text-decoration: none;">Check.DMI.Concerto.v3.0.MrdRspRMessageId</span></td><td rowspan="7" style="text-align: left;" class="confluenceTd"><span data-colorid="pxd5shgxz1" style="text-decoration: none;">dmi_scoreboard.svh</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="te0w6fvlz8" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.9.6</span></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">Check that MrdFlush and MrdCln operation are performed all the way to memory device before MRDrsp generated</td><td colspan="1" class="confluenceTd"><span data-colorid="ezg7g08rme" style="text-decoration: none;">#</span><span data-colorid="s9owsh8o6i" style="text-decoration: none;">Check.DMI.Concerto.v3.0.MrdRsp</span>Timing_0</td><td class="confluenceTd"><span data-colorid="ulnpqqpxir" style="text-decoration: none;">Y</span></td><td class="confluenceTd"><span data-colorid="mrj530lfxh" style="text-decoration: none;">Pass</span></td><td colspan="1" class="confluenceTd">1</td><td class="confluenceTd"><span data-colorid="qm8b8rt7f0" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp;</span>4.9.4.3.2</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd"><p>Check that MrdInv require that the cacheline is invalidated from the SMC before MRDrsp is generated</p><p>for Non CMOs there is no ordering requirement</p></td><td colspan="1" class="confluenceTd"><span data-colorid="gjx0d4do8k" style="text-decoration: none;">#</span><span data-colorid="ifkxyu8ij0" style="text-decoration: none;">Check.DMI.Concerto.v3.0.MrdRsp</span><span data-colorid="c8j9xf3nfs" style="text-decoration: none;">Timing</span>_1</td><td class="confluenceTd"><span data-colorid="rn7umeomtk" style="text-decoration: none;">Y</span></td><td class="confluenceTd"><span data-colorid="ntf4is204w" style="text-decoration: none;">Pass</span></td><td colspan="1" class="confluenceTd">1</td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd"><p>Check CMStatus for Protocol error (CMS[7:5] = 'b100 &amp;&amp; CMS[2:0]= 'b010,'b100,'b101,'b110)</p></td><td colspan="1" class="confluenceTd"><span data-colorid="o5e91v3spy" style="text-decoration: none;">#</span><span data-colorid="s2lmaqwc2h" style="text-decoration: none;">Cover.DMI.Concerto.v3.0.MrdRspCMStatus</span></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><span data-colorid="zcxq2axv2l" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp;</span><span data-colorid="vqragnvq2x" style="text-decoration: none;">4.5.3.1</span></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">check HProt/MProt = Parity/ECC(Resiliency testing) , = 0 (nonResilency )</td><td colspan="1" class="confluenceTd"><p><span data-colorid="mshewmq4os" style="text-decoration: none;">#</span><span data-colorid="qvmce52c07" style="text-decoration: none;">Check.DMI.Concerto.v3.0.MrdRspHProt</span></p><p><span data-colorid="r7gwn1t02a" style="text-decoration: none;"><span data-colorid="sr1bt166bl" style="text-decoration: none;">#</span><span data-colorid="xye0k6t6pn" style="text-decoration: none;">Check.DMI.Concerto.v3.0.MrdRspMProt</span></span></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><h4 style="text-decoration: none;text-align: left;margin-left: 0.0px;" id="DMIv3.0Testplan-4.1.1.3DTRReq">4.1.1.3<strong style="margin-left: 0.0px;"> DTRReq</strong></h4><p style="margin-left: 0.0px;text-align: left;">&nbsp;&nbsp; DTRreq messages are used to respond to Read request(Coh/NonCoh) made by AIU with data</p><h5 style="text-decoration: none;text-align: left;margin-left: 0.0px;" id="DMIv3.0Testplan-4.1.1.3.1functionalcheck,Coverage"><span data-colorid="ec0bu16oup" style="text-decoration: none;">4.1.1.3.1 f</span><strong style="text-decoration: none;text-align: left;margin-left: 0.0px;">unctional check, Coverage&nbsp;</strong></h5><div class="table-wrap"><table class="wrapped confluenceTable" style="text-decoration: none;text-align: left;margin-left: 0.0px;"><colgroup><col /><col /><col /><col /><col /><col /><col /><col /><col /></colgroup><thead style="margin-left: 0.0px;"><tr style="margin-left: 0.0px;"><th style="text-align: left;" class="confluenceTh"><div class="tablesorter-header-inner">Scenario</div></th><th style="text-align: left;" class="confluenceTh"><div class="tablesorter-header-inner">Hash Tag</div></th><th colspan="1" style="text-align: left;" class="confluenceTh">where</th><th colspan="1" class="confluenceTh">Done</th><th colspan="1" class="confluenceTh">Status</th><th colspan="1" class="confluenceTh">Priority</th><th colspan="1" style="text-align: left;" class="confluenceTh">Ref Doc</th><th colspan="1" style="text-align: left;" class="confluenceTh">Remarks</th><th colspan="1" class="confluenceTh"><p>Run</p><p>Cmd</p></th></tr></thead><tbody style="margin-left: 0.0px;"><tr style="margin-left: 0.0px;"><td style="text-align: left;" class="confluenceTd">Check DTR type as per Table 4-37 and 4-38</td><td style="text-align: left;" class="confluenceTd"><span data-colorid="aa23e6kd78" style="text-decoration: none;">#</span><span data-colorid="iilzwpnaew" style="text-decoration: none;">Check.DMI.Concerto.v3.0.DTRType</span></td><td rowspan="14" style="text-align: left;" class="confluenceTd"><span data-colorid="e9lzq8zgbe" style="text-decoration: none;">dmi_scoreboard.svh</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="hkdp56e52n" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.7</span></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd"><span data-colorid="uhexbp45vx" style="text-decoration: none;">Check DTR req is matching any of the pending Rd comparing target aiu id and smi_rmsg_id </span></td><td colspan="1" class="confluenceTd"><span data-colorid="uvp9ukv523" style="text-decoration: none;">#</span><span data-colorid="pygwe4vm93" style="text-decoration: none;">Check.DMI.Concerto.v3.0.DtrReq</span><span data-colorid="rs1zzn5ls3" style="text-decoration: none;">ReadInflight</span></td><td class="confluenceTd"><span data-colorid="ca8lrw810e" style="text-decoration: none;">Y</span></td><td class="confluenceTd"><span data-colorid="a44tg7cwan" style="text-decoration: none;">Pass</span></td><td colspan="1" class="confluenceTd">1</td><td rowspan="11" class="confluenceTd"><span data-colorid="hmd4ttywio" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.7.5</span><span data-colorid="g3lz9uxppa" style="text-decoration: none;">&nbsp;</span><span data-colorid="s931zp5qeh" style="text-decoration: none;">&nbsp;</span><span data-colorid="d8qgz3hapn" style="text-decoration: none;">&nbsp;</span></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">Check DTR is not received for cacheops</td><td colspan="1" class="confluenceTd">#Check.<span data-colorid="tw0v9534cu" style="text-decoration: none;">DMI.Concerto.v3.0.DtrReqCacheOps</span></td><td class="confluenceTd">Y</td><td class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">Check and Cover Cmstatus (Addr Err:'b10000100,Tgt Err: 'b10000101,Data Err:'b10000011)</td><td colspan="1" class="confluenceTd">#<span data-colorid="mw1lgkwofc" style="text-decoration: none;">Check.</span><span data-colorid="koparplezb" style="text-decoration: none;">DMI.Concerto.v3.0.</span><span data-colorid="ef9h0v5a5g" style="text-decoration: none;">DTRCmStatus</span></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd"><p><span class="inline-comment-marker" data-ref="5af1c1db-794c-493a-a820-a68bc4d2bec0">Check DTR RL = 'b01</span> Transport level acknowledge, = dtwMrgMrd.RL</p><p>= 'b11 if MrdReq.smi_rl = 'b11</p></td><td colspan="1" class="confluenceTd"><span data-colorid="wimh9d6kfe" style="text-decoration: none;">#Check.</span><span data-colorid="w9codgiyyp" style="text-decoration: none;">DMI.Concerto.v3.0.</span><span data-colorid="p3gqfhsbyo" style="text-decoration: none;">DtrReqRL</span></td><td class="confluenceTd"><span data-colorid="tu0ehimjuh" style="text-decoration: none;">Y</span></td><td class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd"><p>;w</p><p>1</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">Check DTR TM, if MrdReq (TM= MrdReq.TM), if CmdReq(TM = CMDReq.TM)</td><td colspan="1" class="confluenceTd"><span data-colorid="yzcq4mjbd7" style="text-decoration: none;">#Check.</span><span data-colorid="wu23q5de6y" style="text-decoration: none;">DMI.Concerto.v3.0.</span><span data-colorid="uhoufzwo3c" style="text-decoration: none;">DtrReqTM</span></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd"><s>Check DTR byte enable = 'b1</s></td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><span style="background-color: rgb(237,245,255);">&nbsp;</span></td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">No check for DTR Non-data payload (MPF1,AUX) ,</td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">Check Data payload ,Dwid and Dbad</td><td colspan="1" class="confluenceTd"><span data-colorid="shq9kuf6nx" style="text-decoration: none;">#Check.</span><span data-colorid="p83s03qvhi" style="text-decoration: none;">DMI.Concerto.v3.0.DtrReq</span><span data-colorid="klpf6fy7l1" style="text-decoration: none;">DataIntegrity </span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd"><span data-colorid="orx2zdjnpr" style="text-decoration: none;">No check for data payload (AUX)</span></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">HProt /MProt = Parity/ECC (checking in Resiliency Testing), = 0(nonResiliency)</td><td colspan="1" class="confluenceTd"><p><span data-colorid="fkzh1r68ev" style="text-decoration: none;">#Check.</span><span data-colorid="f0btuz55td" style="text-decoration: none;">DMI.Concerto.v3.0.DtrReqHProt</span></p><p><span data-colorid="xobyzqag9c" style="text-decoration: none;"><span data-colorid="xfbkyo3s9e" style="text-decoration: none;">#Check.</span><span data-colorid="ejprpvt7nz" style="text-decoration: none;">DMI.Concerto.v3.0.DtrReqMProt</span></span></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><h4 style="text-decoration: none;text-align: left;margin-left: 0.0px;" id="DMIv3.0Testplan-4.1.1.3DTRRsp">4.1.1.3<strong style="margin-left: 0.0px;"> <span class="inline-comment-marker" data-ref="839ef16c-bece-4640-a7d0-560854d7d946">DTRRsp</span></strong></h4><p style="margin-left: 0.0px;text-align: left;"><strong style="margin-left: 0.0px;">&nbsp; &nbsp;</strong>After receiving the DTRreq message, The AIU issue an DTRrsp message back to the DMI&nbsp; to acknowledge the receipt of the former message.&nbsp;</p><h5 style="text-decoration: none;text-align: left;margin-left: 0.0px;" id="DMIv3.0Testplan-4.1.1.3.1DTRrspBody">4.1.1.3.1 DTR<strong style="margin-left: 0.0px;">rsp Body</strong></h5><p style="margin-left: 0.0px;text-align: left;"><strong style="margin-left: 0.0px;">&nbsp;&nbsp;</strong>refer Table 4-37 of CCMP for DTRrsp message field</p><h5 style="text-decoration: none;text-align: left;margin-left: 0.0px;" id="DMIv3.0Testplan-4.1.1.3.2functionalcheck,Coverage"><span data-colorid="q7owjgvntn" style="text-decoration: none;">4.1.1.3.2&nbsp;</span><strong style="text-decoration: none;text-align: left;margin-left: 0.0px;"> functional check, Coverage&nbsp;</strong></h5><div class="table-wrap"><table class="wrapped confluenceTable" style="text-decoration: none;text-align: left;margin-left: 0.0px;"><colgroup><col /><col /><col /><col /><col /><col /><col /><col /><col /></colgroup><thead style="margin-left: 0.0px;"><tr style="margin-left: 0.0px;"><th style="text-align: left;" class="confluenceTh"><div class="tablesorter-header-inner">Scenario</div></th><th style="text-align: left;" class="confluenceTh"><div class="tablesorter-header-inner">Hash Tag</div></th><th colspan="1" style="text-align: left;" class="confluenceTh">where</th><th colspan="1" class="confluenceTh">done</th><th colspan="1" class="confluenceTh">Status</th><th colspan="1" class="confluenceTh">Priority</th><th colspan="1" style="text-align: left;" class="confluenceTh">Ref Doc</th><th colspan="1" style="text-align: left;" class="confluenceTh">Remarks</th><th colspan="1" class="confluenceTh"><p>Run</p><p>Cmd</p></th></tr></thead><tbody style="margin-left: 0.0px;"><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd"><span data-colorid="jin98rxtka" style="text-decoration: none;">Check, if DMI will receive msg with wrong FunitId , it will drop the txn</span></td><td colspan="1" class="confluenceTd"><span data-colorid="lm3245flhj" style="text-decoration: none;">#Check.DMI.Concerto.v3.0.DtrRspDmiunitId</span></td><td rowspan="8" class="confluenceTd"><span data-colorid="bt1zdal3dv" style="text-decoration: none;">dmi_scoreboard.svh</span><p style="margin-left: 0.0px;text-align: left;"><span data-colorid="stqug0x22a" style="text-decoration: none;">&nbsp;</span></p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span data-colorid="uimcj11pc3" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect.4.3</span></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td style="text-align: left;" class="confluenceTd">Check, RMessageId is matching MessageId of any Dtr In flight</td><td style="text-align: left;" class="confluenceTd"><span data-colorid="rpzjnfudn3" style="text-decoration: none;">#</span><span data-colorid="h7akzpb3kg" style="text-decoration: none;">Check.DMI.Concerto.v3.0.DtrRspRMessageId</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="ouddc8ow7b" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.8.5</span></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">Check for CMStatus , all possible values,</td><td colspan="1" class="confluenceTd">#<span data-colorid="ty0koxlu5v" style="text-decoration: none;">&nbsp;</span><span data-colorid="nnwchvmrd4" style="text-decoration: none;">Check.DMI.Concerto.v3.0.DtrRspCMStatus</span></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span data-colorid="bvv0htbyqq" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp;</span><span data-colorid="e95l0miz9r" style="text-decoration: none;">4.5.3.1</span></td><td colspan="1" class="confluenceTd">CmStatus for DtrRsp Don't care for DMI&nbsp;</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd"><span data-colorid="rn3tna17o6" style="text-decoration: none;">HProt/MProt = Parity/Ecc (checking in Resiliency Testing ),= 0 (nonResilency)</span></td><td colspan="1" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;"><span data-colorid="xxafihn1r7" style="text-decoration: none;">#Check.</span><span data-colorid="qw3dzuuljw" style="text-decoration: none;">DMI.Concerto.v3.0.DtrRspHProt</span></p><p style="margin-left: 0.0px;text-align: left;"><span data-colorid="u02xyda43q" style="text-decoration: none;"><span data-colorid="iht4dkft0w" style="text-decoration: none;">#Check.</span><span data-colorid="u0f21wwmb9" style="text-decoration: none;">DMI.Concerto.v3.0.DtrRspMProt</span></span></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><p><br /></p><h3 id="DMIv3.0Testplan-4.1.2CoherentWrite">4.1.2 Coherent Write&nbsp;</h3><p>&nbsp; For Coherent Wr, DCE sent the RBRreq to DMI to inform a DTW may come with Rbid sent in RBRreq with reserve. RBreq with release sent by DCE if&nbsp; DTW is not sent by any AIU,</p><p>&nbsp;&nbsp; there are two category or DTW</p><p>&nbsp; &nbsp;&nbsp; 1.Those that are purely Writes to system memory locations. (DTWs)</p><p>&nbsp; &nbsp;&nbsp; 2.&nbsp;Those that are Writes to system memory but in addtion also cause data to be delivered to a<br />&nbsp; &nbsp; &nbsp; &nbsp;&nbsp; Read requester. (DTWMrgMRD)</p><h4 id="DMIv3.0Testplan-4.1.2.1RBMessage">4.1.2.1 RB Message</h4><div class="table-wrap"><table class="wrapped confluenceTable" style="text-decoration: none;text-align: left;margin-left: 0.0px;"><colgroup><col /><col /><col /><col /><col /><col /><col /><col /><col /><col /></colgroup><thead style="margin-left: 0.0px;"><tr style="margin-left: 0.0px;"><th style="text-align: left;" class="confluenceTh"><div class="tablesorter-header-inner">Name of Field</div></th><th style="text-align: left;" class="confluenceTh"><div class="tablesorter-header-inner">Description</div></th><th style="text-align: left;" class="confluenceTh"><div class="tablesorter-header-inner">constraint</div></th><th colspan="1" class="confluenceTh">Hash tag</th><th colspan="1" class="confluenceTh">where</th><th colspan="1" class="confluenceTh">done</th><th colspan="1" class="confluenceTh">status</th><th colspan="1" class="confluenceTh">Priority</th><th colspan="1" class="confluenceTh">Ref Doc</th><th colspan="1" class="confluenceTh">Remarks</th></tr></thead><tbody style="margin-left: 0.0px;"><tr style="margin-left: 0.0px;"><td colspan="10" style="text-align: left;" class="confluenceTd"><strong>RBreq Header</strong></td></tr><tr style="margin-left: 0.0px;"><td class="confluenceTd">&nbsp;Target Id</td><td style="text-align: left;" class="confluenceTd">&nbsp;Network identifier of the intended receiver</td><td style="text-align: left;" class="confluenceTd">= FUID of DMI</td><td colspan="1" class="confluenceTd">#Check.DMI.Concerto.v3.0.RbReqDmiunitId</td><td colspan="1" class="confluenceTd"><p>dmi_seq.svh</p><p>dmi_scoreboard.svh</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p>ConcertoCProtocolArch.pdf Sect.4.3</p></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td class="confluenceTd">&nbsp;Initiator Id</td><td style="text-align: left;" class="confluenceTd">&nbsp;Network identifier of the sender</td><td style="text-align: left;" class="confluenceTd"><p>= All FUID of DCE attached with DMI</p><p><br /></p></td><td colspan="1" class="confluenceTd">#Cover.DMI.Concerto.v3.0.RbReqDceunitId</td><td colspan="1" class="confluenceTd"><p>dmi_seq.svh</p><p>dmi_coverage.svh</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;"><span class="legacy-color-text-default">&nbsp;</span><span data-colorid="wwh9qzthro" style="text-decoration: none;">ConcertoCProtocolArch.pdf </span><span data-colorid="mamseajxaf" style="text-decoration: none;">Sect.4.3</span></p></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">CMType</td><td colspan="1" class="confluenceTd">Type of Concerto C Message</td><td colspan="1" class="confluenceTd"><p>RB_REQ</p></td><td colspan="1" class="confluenceTd">#Check.DMI.Concerto.v3.0.RbReqType</td><td colspan="1" class="confluenceTd"><p>dmi_seq.svh</p><p>dmi_coverage.svh</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;"><span data-colorid="m0si0tzgwt" style="text-decoration: none;">ConcertoCProtocolArch.pdf </span><span data-colorid="ed4f9tp19f" style="text-decoration: none;">Sect.4.3</span></p></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">Message Id</td><td colspan="1" class="confluenceTd">Unique Message Identifier at sender</td><td colspan="1" class="confluenceTd">NmaxRBsPerDMI*nDce</td><td colspan="1" class="confluenceTd">#Cover.DMI.Concerto.v3.0.RbReqInflight</td><td colspan="1" class="confluenceTd"><p>dmi_seq.svh</p><p>dmi_coverage.svh</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;">ConcertoCProtocolArch.pdf Sect 4.3,</p><p style="margin-left: 0.0px;text-align: left;">Ncore 3.0 System Paramspec.xlsx</p><p style="margin-left: 0.0px;text-align: left;">Page: System Credit</p></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">HProtection</td><td colspan="1" class="confluenceTd">Protection of the above 4 fields</td><td colspan="1" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;">HProtection field calculating as per fnResiliencyProtectionType = ECC/Parity</p><p style="margin-left: 0.0px;text-align: left;">= 0 for nonResiliency</p></td><td colspan="1" class="confluenceTd"><span data-colorid="gl925xc7i1" style="text-decoration: none;">#Check.DMI.Concerto.v3.0.RbReqHProt</span></td><td colspan="1" class="confluenceTd">dmi_seq.svh</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.3</p></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="10" class="confluenceTd"><strong>RBreq Body</strong></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">RBID</td><td colspan="1" class="confluenceTd">Request buffer Identifier</td><td colspan="1" class="confluenceTd">random[0:nRBsPerDMI*nDce-1]</td><td colspan="1" class="confluenceTd"><span data-colorid="y8kybv0lg0" style="text-decoration: none;">#Cover.DMI.Concerto.v3.0.RbReq_RbId</span></td><td colspan="1" class="confluenceTd"><p>dmi_seq.svh</p><p><span data-colorid="n4gxj9gjs9" style="text-decoration: none;">dmi_coverage.svh</span></p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;"><span data-colorid="ellselt3cq" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.12.4.1</span></p><p style="margin-left: 0.0px;text-align: left;">Ncore 3.0 System Paramspec.xlsx</p><p style="margin-left: 0.0px;text-align: left;">Page: System Credit</p></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">CMStatus</td><td colspan="1" class="confluenceTd">Used to deliver Transport encountered error to the target Unit</td><td colspan="1" class="confluenceTd">= 0 , (have to sent non-zero for error testing)</td><td colspan="1" class="confluenceTd"><span data-colorid="b3fqbqqbxm" style="text-decoration: none;">#Cover.DMI.Concerto.v3.0.RbReqCmstatus</span></td><td colspan="1" class="confluenceTd">dmi_seq.svh</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span data-colorid="xjubu7vwdp" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.5.3.1</span></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">Rtype</td><td colspan="1" class="confluenceTd">Request type</td><td colspan="1" class="confluenceTd"><p>1 = Reserve</p><p>0 = Release</p></td><td colspan="1" class="confluenceTd"><span data-colorid="ipalky6dva" style="text-decoration: none;">#Cover.DMI.Concerto.v3.0.RbReqRType</span></td><td colspan="1" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;">dmi_seq.svh</p><p style="margin-left: 0.0px;text-align: left;"><span data-colorid="gapaf94oru" style="text-decoration: none;">dmi_coverage.svh</span></p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span data-colorid="ul3wwtnars" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.12.4.3</span></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">Addr</td><td colspan="1" class="confluenceTd">Address</td><td colspan="1" class="confluenceTd">random address, width of address = wAddr , cover all value of addr[5:0], addr generated using a utility ADDR Manager , which has the intelligence to generate valid addr, which lies in Coh/Non-Coh region, it also has the ability to track hit/miss state inside cache</td><td colspan="1" class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.RbReqAddrMinMidMax</p><p>#Cover.DMI.Concerto.v3.0.RbReqAddrOffset</p></td><td rowspan="10" class="confluenceTd"><p>dmi_seq.svh</p><p><span data-colorid="w5bhlgkijn" style="text-decoration: none;">dmi_coverage.svh</span></p><br /><br /><br /><br /><br /></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span data-colorid="pgqe0g0rei" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.5.3.2</span></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">Size</td><td colspan="1" class="confluenceTd"><span data-colorid="kkd54k4pys" style="text-decoration: none;">Access size in Bytes</span></td><td colspan="1" class="confluenceTd"><p>if (DTW_DATA_PTL,DTWMrgMrd)</p><p>size = <span data-colorid="z95fb6fk5a" style="text-decoration: none;">random (3'b000,3'b001,3'b010,3'b011,3'b100,3'b101,3'110)</span></p><p><span data-colorid="m1upl4hlt7" style="text-decoration: none;">else </span></p><p><span data-colorid="tnah42kxmn" style="text-decoration: none;"> size = <span data-colorid="vowlvjwvkw" style="text-decoration: none;">3'110</span></span></p><p><br /></p></td><td colspan="1" class="confluenceTd"><span data-colorid="pw9uaw8b8p" style="text-decoration: none;">#Cover.DMI.Concerto.v3.0.RbReq</span>size</td><td class="confluenceTd"><span data-colorid="qnuciypdfy" style="text-decoration: none;">Y</span></td><td class="confluenceTd">Pass</td><td class="confluenceTd"><span data-colorid="yypd3mtfw2" style="text-decoration: none;">1</span></td><td colspan="1" class="confluenceTd"><span data-colorid="d877v6esha" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.7.1</span></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd"><s><span data-colorid="fc5ra9mawl" style="text-decoration: none;">IntfSize</span></s></td><td colspan="1" class="confluenceTd"><s><span data-colorid="zrfq3lc7ad" style="text-decoration: none;">Interface size in DW at the receiver of data</span></s></td><td colspan="1" class="confluenceTd"><s>= 0(1DW),1(2DW),2(4DW)</s></td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><s><span data-colorid="mpu4sh2jg0" style="text-decoration: none;">Y</span></s></td><td class="confluenceTd"><s><span data-colorid="k2s61n1sbf" style="text-decoration: none;">WIP</span></s></td><td class="confluenceTd"><s><span data-colorid="wj1rfm6ob1" style="text-decoration: none;">1</span></s></td><td colspan="1" class="confluenceTd"><s><span data-colorid="j0c43fpq2b" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.4.3.7</span></s></td><td colspan="1" class="confluenceTd"><p><br /></p></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">VZ</td><td colspan="1" class="confluenceTd">Visibility ( coherent/System)</td><td colspan="1" class="confluenceTd"><p>random (0 = Coherent Viz, 1 = System Viz)</p><p><br /></p></td><td colspan="1" class="confluenceTd">#Cover.DMI.Concerto.v3.0.RbReqvisibility</td><td class="confluenceTd">Y</td><td class="confluenceTd">Pass</td><td class="confluenceTd">1</td><td rowspan="6" class="confluenceTd"><br /><span data-colorid="z426l63h2l" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.5.3.3</span><br /><br /><br /><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">CA</td><td colspan="1" class="confluenceTd">Cacheable</td><td colspan="1" class="confluenceTd">=AC</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">AC</td><td colspan="1" class="confluenceTd">Allocate Hint</td><td colspan="1" class="confluenceTd">random (0 = No-allocate, 1 = Allocate),</td><td colspan="1" class="confluenceTd">#Cover.DMI.Concerto.v3.0.RbReqallocate</td><td class="confluenceTd">Y</td><td class="confluenceTd">Pass</td><td class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">NS</td><td colspan="1" class="confluenceTd">Non-secure Access</td><td colspan="1" class="confluenceTd">random (0 = Secure Access,1 = Non-secure Access)</td><td colspan="1" class="confluenceTd">#Cover.DMI.Concerto.v3.0.RbReqsecurity</td><td class="confluenceTd">Y</td><td class="confluenceTd">Pass</td><td class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">PR</td><td colspan="1" class="confluenceTd">Privileged Access</td><td colspan="1" class="confluenceTd">random (0 = Privileged access, 1 = privileged access)</td><td colspan="1" class="confluenceTd">#Cover.DMI.Concerto.v3.0.RbReqprivilege</td><td class="confluenceTd">Y</td><td class="confluenceTd">Pass</td><td class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd"><s>LK</s></td><td colspan="1" class="confluenceTd"><s>Lock</s></td><td colspan="1" class="confluenceTd"><s>random (00:No-op,01:Lock,10:Unlock:11:Reserved)</s></td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><s>Y</s></td><td class="confluenceTd"><s>Pass</s></td><td class="confluenceTd"><s>1</s></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">MW</td><td colspan="1" class="confluenceTd">Merging write</td><td colspan="1" class="confluenceTd">random (1= Merging write NOT indicated,0 = Merging write indicated)</td><td colspan="1" class="confluenceTd"><span data-colorid="utjpa82l1f" style="text-decoration: none;">#Cover.DMI.Concerto.v3.0.Rbreq</span>MW</td><td class="confluenceTd"><span data-colorid="x7uupm244x" style="text-decoration: none;">Y</span></td><td class="confluenceTd">Pass</td><td class="confluenceTd"><span data-colorid="dnzmkawtic" style="text-decoration: none;">1</span></td><td class="confluenceTd"><span data-colorid="f3jgt0rh76" style="text-decoration: none;"><span data-colorid="s2pyyms623" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.12.4.5.1</span></span></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">RL</td><td colspan="1" class="confluenceTd">Response Level</td><td colspan="1" class="confluenceTd"><p>= 'b10 for reserving RB</p><p>= 'b10 for releasing RB</p></td><td colspan="1" class="confluenceTd">#Check.DMI.Concerto.v3.0.RbReqRL</td><td class="confluenceTd"><span data-colorid="ga1rg6iezq" style="text-decoration: none;">dmi_scoreboard.svh</span><span style="background-color: rgb(237,245,255);">&nbsp;</span><br /><br /><span data-colorid="choxzu7elg" style="text-decoration: none;">&nbsp;</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span data-colorid="t68lhp0oiq" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.12.4.5.2</span></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">mpf1</td><td colspan="1" class="confluenceTd">Multi-purpose field</td><td colspan="1" class="confluenceTd">random</td><td colspan="1" class="confluenceTd"><span data-colorid="vcg7jn59g8" style="text-decoration: none;">#Cover.DMI.Concerto.v3.0.RbReqMpf1</span></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd"><s>TM</s></td><td colspan="1" class="confluenceTd"><s>Trace Me</s></td><td colspan="1" class="confluenceTd"><s>random (0: No-op, 1:Trace this access)</s></td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><span data-colorid="ka07ocrxm8" style="text-decoration: none;">&nbsp;</span></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><s><span data-colorid="mi7ar1on9z" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.8.4.3.2</span></s></td><td rowspan="5" class="confluenceTd"><br /><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">TOF</td><td colspan="1" class="confluenceTd">Transfer Ordering framework</td><td colspan="1" class="confluenceTd">random</td><td colspan="1" class="confluenceTd"><span data-colorid="hch2vu2ztq" style="text-decoration: none;">#Cover.DMI.Concerto.v3.0.RbReqTof</span></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span data-colorid="v8qjhc2fzg" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.5.3.9</span></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">Qos</td><td colspan="1" class="confluenceTd">Qos Label</td><td colspan="1" class="confluenceTd">random</td><td colspan="1" class="confluenceTd"><span data-colorid="qhr0qv5kea" style="text-decoration: none;">#Cover.DMI.Concerto.v3.0.RbReqQos</span></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><p><span data-colorid="jcft52nmb8" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.5.3.10</span></p><p><span data-colorid="jdmur3ke42" style="text-decoration: none;">Ncore3.1 system specs sect 7</span></p></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">AUX</td><td colspan="1" class="confluenceTd">Auxiliary bits</td><td colspan="1" class="confluenceTd">random</td><td colspan="1" class="confluenceTd"><span data-colorid="isicuegli3" style="text-decoration: none;">#Cover.DMI.Concerto.v3.0.RbReqAux</span></td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span data-colorid="bhqyy3xnj2" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.5.3.11</span></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">MPROT</td><td colspan="1" class="confluenceTd">Message Protection Bit</td><td colspan="1" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;">MProtection field calculating as per fnResiliencyProtectionType = ECC/Parity</p><p style="margin-left: 0.0px;text-align: left;">= 0 for nonResiliency</p></td><td colspan="1" class="confluenceTd"><span data-colorid="dc9u8dajdq" style="text-decoration: none;">#Check.DMI.Concerto.v3.0.RbReqMProt</span></td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span data-colorid="bzwixlkh8g" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.5.3.12</span></td></tr></tbody></table></div><h4 style="text-decoration: none;text-align: left;margin-left: 0.0px;" id="DMIv3.0Testplan-4.1.2.2RBRrsp">4.1.2.2<strong> RBRrsp</strong></h4><p style="margin-left: 0.0px;text-align: left;"><strong>&nbsp; &nbsp;</strong><span class="inline-comment-marker" data-ref="9874650d-cace-4b80-ad04-76cb6f399f31">After receiving the RBRreq message, the DMI issue RBRrsp message back to the DCE to acknowledge the receipt of the former message</span></p><h5 style="text-decoration: none;text-align: left;margin-left: 0.0px;" id="DMIv3.0Testplan-4.1.2.2.1RBRrspBody">4.1.2.2.1 RBR<strong>rsp Body</strong></h5><p style="margin-left: 0.0px;text-align: left;"><strong>&nbsp;&nbsp;</strong>refer Table 4-57 of CCMP for RBRrsp message field</p><h5 style="text-decoration: none;text-align: left;margin-left: 0.0px;" id="DMIv3.0Testplan-4.1.2.2.2functionalcheck,Coverage"><span data-colorid="owoq46k163" style="text-decoration: none;">4.1.2.2.2&nbsp;</span><strong style="text-decoration: none;text-align: left;margin-left: 0.0px;"> functional check, Coverage&nbsp;</strong></h5><div class="table-wrap"><table class="wrapped confluenceTable" style="text-decoration: none;text-align: left;margin-left: 0.0px;"><colgroup><col /><col /><col /><col /><col /><col /><col /><col /><col /></colgroup><thead style="margin-left: 0.0px;"><tr style="margin-left: 0.0px;"><th style="text-align: left;" class="confluenceTh"><div class="tablesorter-header-inner">Scenario</div></th><th style="text-align: left;" class="confluenceTh"><div class="tablesorter-header-inner">Hash Tag</div></th><th colspan="1" style="text-align: left;" class="confluenceTh">where</th><th colspan="1" style="text-align: left;" class="confluenceTh">Done</th><th colspan="1" style="text-align: left;" class="confluenceTh">Status</th><th colspan="1" style="text-align: left;" class="confluenceTh">Prinrity</th><th colspan="1" style="text-align: left;" class="confluenceTh">Ref Doc</th><th colspan="1" style="text-align: left;" class="confluenceTh">Remarks</th><th colspan="1" style="text-align: left;" class="confluenceTh"><p style="margin-left: 0.0px;">Run</p><p style="margin-left: 0.0px;">Cmd</p></th></tr></thead><tbody style="margin-left: 0.0px;"><tr style="margin-left: 0.0px;"><td style="text-align: left;" class="confluenceTd">Check, RMessageId and Tgt_id is matching MessageId and src_id of any RBR In flight</td><td style="text-align: left;" class="confluenceTd"><span data-colorid="y7caxqaiwg" style="text-decoration: none;">#</span><span data-colorid="frwvo4c1rv" style="text-decoration: none;">Check.DMI.Concerto.v3.0.RbRspRMessageId</span></td><td rowspan="7" style="text-align: left;" class="confluenceTd"><span data-colorid="u1nhhaktnk" style="text-decoration: none;">dmi_scoreboard.svh</span></td><td colspan="1" style="text-align: left;" class="confluenceTd">Y</td><td colspan="1" style="text-align: left;" class="confluenceTd">Pass</td><td colspan="1" style="text-align: left;" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="h9jm3y2i4h" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.12.6</span></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">Check Cmstatus for error</td><td colspan="1" class="confluenceTd"><span data-colorid="aqhg4z67xa" style="text-decoration: none;">#</span><span data-colorid="fjg298dsth" style="text-decoration: none;">Cover.DMI.Concerto.v3.0.RbRsp</span>Cmstatus</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span data-colorid="bd49p7c00r" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.5.3.1</span></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd"><span data-colorid="faiw7nvyqh" style="text-decoration: none;">check HProt/MProt = Parity/ECC(Resiliency testing) , = 0 (nonResilency )</span></td><td colspan="1" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;"><span data-colorid="gb4qohugrh" style="text-decoration: none;">#</span><span data-colorid="gfglts1e93" style="text-decoration: none;">Check.DMI.Concerto.v3.0.RbRspHProt</span></p><p style="margin-left: 0.0px;text-align: left;"><span data-colorid="h6rbddvekz" style="text-decoration: none;"><span data-colorid="jj9dfvswzl" style="text-decoration: none;">#</span><span data-colorid="mcoosoulpq" style="text-decoration: none;">Check.DMI.Concerto.v3.0.RbRspMProt</span></span></p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span data-colorid="f3dqjg7f94" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.5.3.12</span></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><h4 style="text-decoration: none;text-align: left;margin-left: 0.0px;" id="DMIv3.0Testplan-4.1.2.3DTWMessage">4.1.2.3 DTW Message</h4><p>&nbsp;&nbsp; This message are associated with delivering data to the system storage for Write , it carry Data payload in addition to non-data information.</p><p><br /></p><div class="table-wrap"><table class="wrapped confluenceTable" style="text-decoration: none;text-align: left;margin-left: 0.0px;"><colgroup><col /><col /><col /><col /><col /><col /><col /><col /><col /><col /></colgroup><thead style="margin-left: 0.0px;"><tr style="margin-left: 0.0px;"><th style="text-align: left;" class="confluenceTh"><div class="tablesorter-header-inner">Name of Field</div></th><th style="text-align: left;" class="confluenceTh"><div class="tablesorter-header-inner">Description</div></th><th style="text-align: left;" class="confluenceTh"><div class="tablesorter-header-inner">constraint</div></th><th colspan="1" style="text-align: left;" class="confluenceTh">Hash tag</th><th colspan="1" style="text-align: left;" class="confluenceTh">where</th><th colspan="1" class="confluenceTh">Done</th><th colspan="1" class="confluenceTh">Status</th><th colspan="1" class="confluenceTh">Priority</th><th colspan="1" style="text-align: left;" class="confluenceTh">Ref Doc</th><th colspan="1" style="text-align: left;" class="confluenceTh">Remarks</th></tr></thead><tbody style="margin-left: 0.0px;"><tr style="margin-left: 0.0px;"><td colspan="10" style="text-align: left;" class="confluenceTd"><strong>DTWreq Header</strong></td></tr><tr style="margin-left: 0.0px;"><td style="text-align: left;" class="confluenceTd">&nbsp;Target Id</td><td style="text-align: left;" class="confluenceTd">&nbsp;Network identifier of the intended receiver</td><td style="text-align: left;" class="confluenceTd">= FUID of DMI</td><td colspan="1" style="text-align: left;" class="confluenceTd">#Check.DMI.Concerto.v3.0.DtwReqDmiunitId</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;">dmi_seq.svh</p><p style="margin-left: 0.0px;">dmi_scoreboard.svh</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;">ConcertoCProtocolArch.pdf Sect.4.3</p></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td style="text-align: left;" class="confluenceTd">&nbsp;Initiator Id</td><td style="text-align: left;" class="confluenceTd">&nbsp;Network identifier of the sender</td><td style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;">= All FUID of AIUs</p><p style="margin-left: 0.0px;"><br /></p></td><td colspan="1" style="text-align: left;" class="confluenceTd">#Cover.DMI.Concerto.v3.0.DtwReqAiuUnitId</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;">dmi_seq.svh</p><p style="margin-left: 0.0px;">dmi_coverage.svh</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;"><span class="legacy-color-text-default">&nbsp;</span><span data-colorid="oakrenjp3a" style="text-decoration: none;">ConcertoCProtocolArch.pdf </span><span data-colorid="bk6cswuo0g" style="text-decoration: none;">Sect.4.3</span></p></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" style="text-align: left;" class="confluenceTd">CMType</td><td colspan="1" style="text-align: left;" class="confluenceTd">Type of Concerto C Message</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;">(DTW_NO_DATA,DTW_DATA_CLN,DTW_DATA_DTY,DTW_DATA_PTL,</p><p style="margin-left: 0.0px;">DTW_MRG_MRD_UCLN,DTW_MRG_MRD_UDTY,DTW_MRG_MRD_INV)</p></td><td colspan="1" style="text-align: left;" class="confluenceTd">#Cover.DMI.Concerto.v3.0.DtwReqType</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;">dmi_seq.svh</p><p style="margin-left: 0.0px;">dmi_coverage.svh</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;"><span data-colorid="qo2na9i1du" style="text-decoration: none;">ConcertoCProtocolArch.pdf </span><span data-colorid="gd5b83c1n8" style="text-decoration: none;">Sect.4.3</span></p></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" style="text-align: left;" class="confluenceTd">Message Id</td><td colspan="1" style="text-align: left;" class="confluenceTd">Unique Message Identifier at sender</td><td colspan="1" style="text-align: left;" class="confluenceTd">random</td><td colspan="1" style="text-align: left;" class="confluenceTd">#Cover.DMI.Concerto.v3.0.DtwReqMessageId</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;">dmi_seq.svh</p><p style="margin-left: 0.0px;">dmi_coverage.svh</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;">ConcertoCProtocolArch.pdf Sect 4.3,</p><p style="margin-left: 0.0px;text-align: left;"><br /></p></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" style="text-align: left;" class="confluenceTd">HProtection</td><td colspan="1" style="text-align: left;" class="confluenceTd">Protection of the above 4 field</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;">HProtection field calculating as per fnResiliencyProtectionType = ECC/Parity</p><p style="margin-left: 0.0px;text-align: left;">= 0 for nonResiliency</p></td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="egqt4bgtsf" style="text-decoration: none;">#Check.DMI.Concerto.v3.0.DtwReqHProt</span></td><td colspan="1" style="text-align: left;" class="confluenceTd">dmi_seq.svh</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.3</p></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="10" style="text-align: left;" class="confluenceTd"><strong>DTWreq Non-data payload</strong></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" style="text-align: left;" class="confluenceTd">RBID</td><td colspan="1" style="text-align: left;" class="confluenceTd">Request buffer Identifier</td><td colspan="1" style="text-align: left;" class="confluenceTd">RBid reserved by DCE in Rb req, this value repeated per each Data Payload beat</td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="dx10e82adh" style="text-decoration: none;">#Cover.DMI.Concerto.v3.0.DtwReqRb</span>Id</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;">dmi_seq.svh</p><p style="margin-left: 0.0px;"><span data-colorid="j7btb66t1n" style="text-decoration: none;">dmi_coverage.svh</span></p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;"><span data-colorid="cc267skj2m" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.11.3.1</span></p></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" style="text-align: left;" class="confluenceTd">CMStatus</td><td colspan="1" style="text-align: left;" class="confluenceTd">Used to deliver Transport encountered error to the target Unit</td><td colspan="1" style="text-align: left;" class="confluenceTd">= 0 , (have to sent non-zero for error testing)</td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td><td colspan="1" style="text-align: left;" class="confluenceTd">dmi_seq.svh</td><td colspan="1" class="confluenceTd">No</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="dg5ivi15w2" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.5.3.1</span></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" style="text-align: left;" class="confluenceTd"><span class="inline-comment-marker" data-ref="d02503f6-42f1-47af-891c-78356443c41f">RL</span></td><td colspan="1" style="text-align: left;" class="confluenceTd">Response Level</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;">= 'b11/'b01 for DtwMrgMrd else = 'b10</p><p style="margin-left: 0.0px;"><br /></p></td><td colspan="1" style="text-align: left;" class="confluenceTd"><p>#Check.DMI.Concerto.v3.0.DtwReqRL</p><p><br /></p></td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="cj3jqe8l2a" style="text-decoration: none;">dmi_scoreboard.svh</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="e6zunh7pkf" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.5.3.3.8 Table 4-15</span></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">TM</td><td colspan="1" class="confluenceTd">Trance me</td><td colspan="1" class="confluenceTd">random for Coh, ( = cmd_req.TM for NcCmd)</td><td colspan="1" class="confluenceTd"><span data-colorid="wpgor2d3ek" style="text-decoration: none;">#Check.DMI.Concerto.v3.0.DtwReqTM</span></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" style="text-align: left;" class="confluenceTd">Primary</td><td colspan="1" style="text-align: left;" class="confluenceTd">Primary data</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p>0: secondary Data, 1:primary Data, as per DTW_DATA type</p><p>if (Rbreq.MW =0) size of data for secondary will be full cacheline</p><p>else</p><p>size of data for secondary will be equal or smaller than a coherency</p></td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="j3qlvtna4o" style="text-decoration: none;">#Cover.DMI.Concerto.v3.0.DtwReqPrim</span></td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="jxrxanh6p0" style="text-decoration: none;">dmi_seq.svh</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="lbz2ixbuej" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.8.4.2.2.2</span></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" style="text-align: left;" class="confluenceTd">MPF1</td><td colspan="1" style="text-align: left;" class="confluenceTd">Multi-purpose field #1</td><td colspan="1" style="text-align: left;" class="confluenceTd">Target Id for DTWMrgMRD, random for others</td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="o7pinnr17x" style="text-decoration: none;">#Cover.DMI.Concerto.v3.0.DtwReqMpf1</span></td><td style="text-align: left;" class="confluenceTd"><span data-colorid="cnqjz5wy09" style="text-decoration: none;">dmi_seq.svh</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="lls4n8jkk6" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.8.4.2.3</span></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">MPF2</td><td colspan="1" class="confluenceTd"><span data-colorid="kk75atv9d8" style="text-decoration: none;">Multi-purpose field #2</span></td><td colspan="1" class="confluenceTd">RMessageId for DTWMrgMRD, random for others</td><td colspan="1" class="confluenceTd"><span data-colorid="rg6ixam6yg" style="text-decoration: none;">#Cover.DMI.Concerto.v3.0.DtwReqMpf2</span></td><td colspan="1" class="confluenceTd"><p>dmi_seq.svh</p><p><span data-colorid="uzl2tabk42" style="text-decoration: none;">dmi_coverage.svh</span></p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span data-colorid="dvpjth2sx2" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.8.4.2.4</span></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">IntfSize</td><td colspan="1" class="confluenceTd">Interface size</td><td colspan="1" class="confluenceTd"><span class="inline-comment-marker" data-ref="d656ab7e-fc73-474c-b8ac-8eb1d62cb0dd">used for DtwMrgMrdReq (0,1,2)</span></td><td colspan="1" class="confluenceTd"><span data-colorid="i2d84qeifx" style="text-decoration: none;">#Cover.DMI.Concerto.v3.0.DtwReqIntfSize</span></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span data-colorid="qf9ckgjprc" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.8.4.3</span></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">AUX</td><td colspan="1" class="confluenceTd"><span data-colorid="lzcvw4vctg" style="text-decoration: none;">Auxiliary data</span></td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span data-colorid="z6qgfaubts" style="text-decoration: none;">dmi_seq.svh</span></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span data-colorid="ttpizguxv0" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.8.4.4.1</span></td><td rowspan="2" class="confluenceTd"><br /><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">MPROT</td><td colspan="1" class="confluenceTd">Protection bits for DTWReq Message Non-data paylad</td><td colspan="1" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;">MProtection field calculating as per fnResiliencyProtectionType = ECC/Parity</p><p style="margin-left: 0.0px;text-align: left;">= 0 for nonResiliency</p></td><td colspan="1" class="confluenceTd"><span data-colorid="r5xd6073tk" style="text-decoration: none;">#Check.DMI.Concerto.v3.0.DtwReqMProt</span></td><td colspan="1" class="confluenceTd"><span data-colorid="p63clf6qi7" style="text-decoration: none;">dmi_seq.svh</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span data-colorid="a1i1v71i85" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.8.4.4.2</span></td></tr><tr style="margin-left: 0.0px;"><td colspan="10" class="confluenceTd"><strong>Data Payload - Per Beat Contents</strong></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">Data</td><td colspan="1" class="confluenceTd">Data payload</td><td colspan="1" class="confluenceTd">Random data according to DTW_DATA type</td><td colspan="1" class="confluenceTd"><span data-colorid="wvc36dta13" style="text-decoration: none;">#Check.DMI.Concerto.v3.0.DtwReqDataIntegrity</span></td><td colspan="1" class="confluenceTd"><p><span data-colorid="igh9s5z5dd" style="text-decoration: none;">dmi_seq.svh</span></p><p><span data-colorid="jc7pgyrnp1" style="text-decoration: none;">dmi_scoreboard.svh</span></p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span data-colorid="mr7aq4rmw9" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.8.4.5.1</span></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">BE</td><td colspan="1" class="confluenceTd">Byte Enable</td><td colspan="1" class="confluenceTd"><p>BE as per DTW_DATA type,</p><p>for DTW_DATA_PTL ,DTW_MRG_MRD , BE will be high only for valid bytes.</p><p>for DTW_NO_DATA, all BE should be 0.</p><p>for DTW_DATA_CLN, DTW_DATA_DTY all BE should be 1</p><p><br /></p></td><td colspan="1" class="confluenceTd"><p><span data-colorid="s2tfwcrxdv" style="text-decoration: none;">#Check.DMI.Concerto.v3.0.DtwReqDataIntegrity</span></p><p><span data-colorid="h54668vlze" style="text-decoration: none;">#Cover.DMI.Concerto.v3.0.DtwReqBEtoggle</span></p></td><td colspan="1" class="confluenceTd"><p><span data-colorid="dtt455mqxf" style="text-decoration: none;">dmi_seq.svh</span></p><p><span data-colorid="qxqy1d2ym3" style="text-decoration: none;">dmi_coverage.svh</span></p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span data-colorid="m9wgsulbxj" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.8.4.5.2</span></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">Data Protection</td><td colspan="1" class="confluenceTd">per DW, Parity or ECC</td><td colspan="1" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;">calculating as per fnResiliencyProtectionType = ECC/Parity</p><p style="margin-left: 0.0px;text-align: left;">= 0 for nonResiliency</p></td><td colspan="1" class="confluenceTd"><span data-colorid="wkj0bfcj7e" style="text-decoration: none;">#Check.DMI.Concerto.v3.0.DtwReqDataProt</span></td><td rowspan="4" class="confluenceTd"><span data-colorid="xn5645juqo" style="text-decoration: none;">dmi_seq.svh</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span data-colorid="lrc2p5ld03" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.8.4.5.3</span></td><td rowspan="4" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">DWId</td><td colspan="1" class="confluenceTd">DW Identifier</td><td colspan="1" class="confluenceTd">= depend of critical dwid and data size</td><td colspan="1" class="confluenceTd"><span data-colorid="u2uiurv541" style="text-decoration: none;">#Check.DMI.Concerto.v3.0.DtwReqDwid</span></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span data-colorid="bu2e5xfqfq" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.8.4.5.4</span></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">DBad</td><td colspan="1" class="confluenceTd">Bad data indicator</td><td colspan="1" class="confluenceTd">= 1 for errored data else = 0</td><td colspan="1" class="confluenceTd"><span data-colorid="b6xjfl29xz" style="text-decoration: none;">#Cover.DMI.Concerto.v3.0.DtwReqDbadset</span></td><td class="confluenceTd">Y</td><td class="confluenceTd">WIP</td><td class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span data-colorid="go4lyavgrr" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.8.4.5.5</span></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">AUX</td><td colspan="1" class="confluenceTd">Auxiliary data, can carry USER bits</td><td colspan="1" class="confluenceTd">random , can be used to carry USER bits</td><td colspan="1" class="confluenceTd"><span data-colorid="h5ysiyilu8" style="text-decoration: none;">#Cover.DMI.Concerto.v3.0.DtwReqAux</span></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span data-colorid="q69ibnnoyi" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.8.4.5.6</span></td></tr></tbody></table></div><h4 id="DMIv3.0Testplan-"><span data-colorid="wx1ax4793r" style="text-decoration: none;">&nbsp;</span></h4><h4 style="text-decoration: none;text-align: left;margin-left: 0.0px;" id="DMIv3.0Testplan-4.1.2.4DTWrsp">4.1.2.4<strong> DTWrsp</strong></h4><h4 id="DMIv3.0Testplan-.1"><span data-colorid="leazfr782w" style="text-decoration: none;">&nbsp;</span></h4><p style="margin-left: 0.0px;text-align: left;"><strong>&nbsp; &nbsp;</strong>After receiving the DTWreq message, the DMI issue DTWrsp message back to the src of Dtw_req to acknowledge the receipt of the former message</p><h5 id="DMIv3.0Testplan-4.1.2.4.1DTWrspBody">4.1.2.4.1 DTW<strong>rsp Body</strong></h5><p style="margin-left: 0.0px;text-align: left;"><strong>&nbsp;&nbsp;</strong>refer Table 4-47 of CCMP&nbsp; and&nbsp; Dtwrsp cpr for DTWrsp message field</p><h4 id="DMIv3.0Testplan-.2"><span data-colorid="q2einoeptd" style="text-decoration: none;">&nbsp;</span></h4><p><span data-colorid="hsro9q4r41" style="text-decoration: none;">4.1.2.4.2&nbsp;</span><strong style="text-decoration: none;text-align: left;margin-left: 0.0px;"> functional check, Coverage&nbsp;</strong></p><h4 id="DMIv3.0Testplan-.3"><span data-colorid="aicmu0aup1" style="text-decoration: none;">&nbsp;</span></h4><div class="table-wrap"><table class="wrapped confluenceTable" style="text-decoration: none;text-align: left;margin-left: 0.0px;"><colgroup><col /><col /><col /><col /><col /><col /><col /><col /><col /></colgroup><thead style="margin-left: 0.0px;"><tr style="margin-left: 0.0px;"><th style="text-align: left;" class="confluenceTh"><div class="tablesorter-header-inner">Scenario</div></th><th style="text-align: left;" class="confluenceTh"><div class="tablesorter-header-inner">Hash Tag</div></th><th colspan="1" style="text-align: left;" class="confluenceTh">where</th><th colspan="1" style="text-align: left;" class="confluenceTh">Done</th><th colspan="1" style="text-align: left;" class="confluenceTh">Status</th><th colspan="1" style="text-align: left;" class="confluenceTh">Prinrity</th><th colspan="1" style="text-align: left;" class="confluenceTh">Ref Doc</th><th colspan="1" style="text-align: left;" class="confluenceTh">Remarks</th><th colspan="1" style="text-align: left;" class="confluenceTh"><p style="margin-left: 0.0px;">Run</p><p style="margin-left: 0.0px;">Cmd</p></th></tr></thead><tbody style="margin-left: 0.0px;"><tr style="margin-left: 0.0px;"><td style="text-align: left;" class="confluenceTd">Check, RMessageId and Tgt_id is matching MessageId and src_id of any DTWreq In flight</td><td style="text-align: left;" class="confluenceTd"><span data-colorid="ujdkrohcw7" style="text-decoration: none;">#</span><span data-colorid="gmyo5l51sh" style="text-decoration: none;">Check.DMI.Concerto.v3.0.DtwRspRMessageId</span></td><td rowspan="9" style="text-align: left;" class="confluenceTd"><span data-colorid="x4pb53dg8f" style="text-decoration: none;">dmi_scoreboard.svh</span></td><td colspan="1" style="text-align: left;" class="confluenceTd">Y</td><td colspan="1" style="text-align: left;" class="confluenceTd">Pass</td><td colspan="1" style="text-align: left;" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="u2hvbxxgo7" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.8.6.1</span></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" style="text-align: left;" class="confluenceTd">Check Cmstatus for error</td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="a24gsv80rb" style="text-decoration: none;">#</span><span data-colorid="y8tyxl8frd" style="text-decoration: none;">Cover.DMI.Concerto.v3.0.DtwrRspsp</span>Cmstatus</td><td colspan="1" style="text-align: left;" class="confluenceTd">Y</td><td colspan="1" style="text-align: left;" class="confluenceTd">WIP</td><td colspan="1" style="text-align: left;" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="yx3shde9xk" style="text-decoration: none;"><span class="inline-comment-marker" data-ref="ac69be7c-842f-4e48-bb96-99fb165b397d">ConcertoCProtocolArch.pdf Sect&nbsp; 4.8.6.2</span></span></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">Check expected RL</td><td colspan="1" class="confluenceTd"><span data-colorid="znhsqk0nth" style="text-decoration: none;">#</span><span data-colorid="gei0hb648z" style="text-decoration: none;">Cover.DMI.Concerto.v3.0.DtwRspRL</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="x99umnmbli" style="text-decoration: none;">check HProt/MProt = Parity/ECC(Resiliency testing) , = 0 (nonResilency )</span></td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;"><span data-colorid="zq67zz1e74" style="text-decoration: none;">#</span><span data-colorid="p9vdue23d9" style="text-decoration: none;">Check.DMI.Concerto.v3.0.DtwRspHProt</span></p><p style="margin-left: 0.0px;text-align: left;"><span data-colorid="pdbh4ri2w7" style="text-decoration: none;"><span data-colorid="a0leqy9hco" style="text-decoration: none;">#</span><span data-colorid="av80gn6wy2" style="text-decoration: none;">Check.DMI.Concerto.v3.0.DtwRspMProt</span></span></p></td><td colspan="1" style="text-align: left;" class="confluenceTd">Y</td><td colspan="1" style="text-align: left;" class="confluenceTd">WIP</td><td colspan="1" style="text-align: left;" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="g6ikczs7l6" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.8.6.4</span></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">check for Dtw_Mrg_Mrd with smi_rl = 'b11, Dtw_rsp should send after receiving Dtr_rsp</td><td colspan="1" class="confluenceTd"><span data-colorid="bl2et1ba58" style="text-decoration: none;">#</span><span data-colorid="bk8e4mxsxc" style="text-decoration: none;">Check.DMI.Concerto.v3.0.DtwRspAfterDtrRsp</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><h4 id="DMIv3.0Testplan-.4"><span data-colorid="fqfxsneesl" style="text-decoration: none;">&nbsp;</span></h4><h4 id="DMIv3.0Testplan-4.1.2.5RBUreqmessage"><span data-colorid="tmr385xafc" style="text-decoration: none;">4.1.2.5 <strong>RBUreq</strong> message</span></h4><h4 id="DMIv3.0Testplan-.5"><span data-colorid="e4ml190f4k" style="text-decoration: none;">&nbsp;</span></h4><p><span data-colorid="t3cy7bjbbn" style="text-decoration: none;">&nbsp;This message is sent by the DMI to DCE after a reserved RB allocate to DCE has been utilized to handle all DTWs generated by AIUs for a CMDreq , after sending&nbsp; the message , the DMI changes the RB to unreserved state. after receiving the RBUreq , the DCE marks the RB as unreserved in its own data structures so it can be reused for another CMDreq</span></p><h4 id="DMIv3.0Testplan-.6"><span data-colorid="mi4dx1incn" style="text-decoration: none;">&nbsp;</span></h4><div class="table-wrap"><table class="wrapped confluenceTable" style="text-decoration: none;text-align: left;margin-left: 0.0px;"><colgroup><col /><col /><col /><col /><col /><col /><col /><col /><col /><col /></colgroup><thead style="margin-left: 0.0px;"><tr style="margin-left: 0.0px;"><th style="text-align: left;" class="confluenceTh"><div class="tablesorter-header-inner">Name of Field</div></th><th style="text-align: left;" class="confluenceTh"><div class="tablesorter-header-inner">Description</div></th><th style="text-align: left;" class="confluenceTh"><div class="tablesorter-header-inner">constraint</div></th><th colspan="1" style="text-align: left;" class="confluenceTh">Hash tag</th><th colspan="1" style="text-align: left;" class="confluenceTh">where</th><th colspan="1" class="confluenceTh">Done</th><th colspan="1" class="confluenceTh">Status</th><th colspan="1" class="confluenceTh">Priority</th><th colspan="1" style="text-align: left;" class="confluenceTh">Ref Doc</th><th colspan="1" style="text-align: left;" class="confluenceTh">Remarks</th></tr></thead><tbody style="margin-left: 0.0px;"><tr style="margin-left: 0.0px;"><td colspan="10" style="text-align: left;" class="confluenceTd"><strong>RBUreq Header</strong></td></tr><tr style="margin-left: 0.0px;"><td style="text-align: left;" class="confluenceTd">Target Id</td><td style="text-align: left;" class="confluenceTd">&nbsp;Network identifier of the intended receiver</td><td style="text-align: left;" class="confluenceTd">= RBreq.InitiatorId</td><td colspan="1" style="text-align: left;" class="confluenceTd">#Check.DMI.Concerto.v3.0.DceunitId</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;">dmi_scoreboard.svh</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;">ConcertoCProtocolArch.pdf Sect.4.12.5</p></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td style="text-align: left;" class="confluenceTd">Initiator Id</td><td style="text-align: left;" class="confluenceTd">&nbsp;Network identifier of the sender</td><td style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;">= All FUID of DCE attached with DMI</p><p style="margin-left: 0.0px;"><br /></p></td><td colspan="1" style="text-align: left;" class="confluenceTd">#Cover.DMI.Concerto.v3.0.DmiunitId</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;">dmi_coverage.svh</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;"><span class="legacy-color-text-default">&nbsp;</span></p></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" style="text-align: left;" class="confluenceTd">CMType</td><td colspan="1" style="text-align: left;" class="confluenceTd">Type of Concerto C Message</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;">= RBUreq</p></td><td colspan="1" style="text-align: left;" class="confluenceTd">#Cover.DMI.Concerto.v3.0.RBUrspType</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;">dmi_coverage.svh</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;"><br /></p></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" style="text-align: left;" class="confluenceTd">Message Id</td><td colspan="1" style="text-align: left;" class="confluenceTd">Unique Message Identifier at sender</td><td colspan="1" style="text-align: left;" class="confluenceTd">random</td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="nt7oxfca8h" style="text-decoration: none;">#Cover.DMI.Concerto.v3.0.RBUreqMsgId</span></td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;">dmi_coverage.svh</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;">ConcertoCProtocolArch.pdf Sect 4.12,</p><p style="margin-left: 0.0px;text-align: left;">Ncore 3.0 System Params.xlsx</p><p style="margin-left: 0.0px;text-align: left;">Page: SystemCredits</p></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" style="text-align: left;" class="confluenceTd">HProtection</td><td colspan="1" style="text-align: left;" class="confluenceTd">Protection of the above 4 field</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;">HProtection field calculating as per fnResiliencyProtectionType = ECC/Parity</p><p style="margin-left: 0.0px;text-align: left;">= 0 for nonResiliency</p></td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="j1t3nnw41l" style="text-decoration: none;">#Check.DMI.Concerto.v3.0.RbuReqHProt</span></td><td colspan="1" style="text-align: left;" class="confluenceTd">dmi_seq_item.svh</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.3</p></td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="n5uc28skx4" style="text-decoration: none;">I</span></td></tr><tr style="margin-left: 0.0px;"><td colspan="10" style="text-align: left;" class="confluenceTd"><strong>RBUreq Body</strong></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">Rbid</td><td colspan="1" class="confluenceTd"><span data-colorid="nnmpc0xdef" style="text-decoration: none;">Request buffer Identifier</span></td><td colspan="1" class="confluenceTd">= RBRreq.Rbid</td><td colspan="1" class="confluenceTd"><span data-colorid="cjf27jsmbp" style="text-decoration: none;">#Check.DMI.Concerto.v3.0.RBUreqRbid</span></td><td colspan="1" class="confluenceTd"><span data-colorid="ia4k4zr7dr" style="text-decoration: none;">dmi_scoreboard.svh</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span data-colorid="hkzwt76z74" style="text-decoration: none;">&nbsp;</span><span data-colorid="bid67gf391" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.13.3.1</span></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" style="text-align: left;" class="confluenceTd">CMStatus</td><td colspan="1" style="text-align: left;" class="confluenceTd">Used to deliver response and error report to DMI</td><td colspan="1" style="text-align: left;" class="confluenceTd">= 0 , (have to sent non-zero for error testing)</td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="h8cflxkuri" style="text-decoration: none;">#Cover.DMI.Concerto.v3.0.RBUreqCmStatus</span></td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="snep6u3sza">&nbsp;</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="fmvbmsmqrt" style="text-decoration: none;"><span data-colorid="cc73f2hr26">&nbsp;</span>ConcertoCProtocolArch.pdf Sect&nbsp; 4.13.3.2</span></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" style="text-align: left;" class="confluenceTd">RL</td><td colspan="1" style="text-align: left;" class="confluenceTd">Response level</td><td colspan="1" style="text-align: left;" class="confluenceTd">= 'b01</td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="o2vy3gj2tr" style="text-decoration: none;">#Check.DMI.Concerto.v3.0.RBUreqRL</span></td><td rowspan="2" style="text-align: left;" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="wrka5vjhf0" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.13.3.4</span></td><td rowspan="2" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" style="text-align: left;" class="confluenceTd">MPROT</td><td colspan="1" style="text-align: left;" class="confluenceTd">Parity/ECC</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;">HProtection field calculating as per fnResiliencyProtectionType = ECC/Parity</p><p style="margin-left: 0.0px;text-align: left;">= 0 for nonResiliency</p></td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="p0ch9t3aim" style="text-decoration: none;">#Check.DMI.Concerto.v3.0.RbuReqMProt</span></td><td style="text-align: left;" class="confluenceTd">Y</td><td style="text-align: left;" class="confluenceTd">WIP</td><td style="text-align: left;" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="s53fqsne2n" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.13.3.5</span></td></tr></tbody></table></div><h4 id="DMIv3.0Testplan-.7"><span data-colorid="bxgp5qw0bk">&nbsp;</span><span data-colorid="u9rhjb8lkm" style="text-decoration: none;"><br /></span></h4><h4 id="DMIv3.0Testplan-4.1.2.6RBUrspmessage"><strong><span data-colorid="kggc3ia4ug" style="text-decoration: none;">4.1.2.6 RBUrsp message</span></strong></h4><p><span data-colorid="unrow6q1bl" style="text-decoration: none;">&nbsp;After receiving the RBUreq message, The BFM issues an RBUrsp message back to the DMI to acknowledge the receipt of the RBUreq message.</span></p><p><span data-colorid="gncsvrijij" style="text-decoration: none;">&nbsp;</span></p><div class="table-wrap"><table class="wrapped confluenceTable" style="text-decoration: none;text-align: left;margin-left: 0.0px;"><colgroup><col /><col /><col /><col /><col /><col /><col /><col /><col /><col /></colgroup><thead style="margin-left: 0.0px;"><tr style="margin-left: 0.0px;"><th style="text-align: left;" class="confluenceTh"><div class="tablesorter-header-inner">Name of Field</div></th><th style="text-align: left;" class="confluenceTh"><div class="tablesorter-header-inner">Description</div></th><th style="text-align: left;" class="confluenceTh"><div class="tablesorter-header-inner">constraint</div></th><th colspan="1" style="text-align: left;" class="confluenceTh">Hash tag</th><th colspan="1" style="text-align: left;" class="confluenceTh">where</th><th colspan="1" class="confluenceTh">Done</th><th colspan="1" class="confluenceTh">Status</th><th colspan="1" class="confluenceTh">Priority</th><th colspan="1" style="text-align: left;" class="confluenceTh">Ref Doc</th><th colspan="1" style="text-align: left;" class="confluenceTh">Remarks</th></tr></thead><tbody style="margin-left: 0.0px;"><tr style="margin-left: 0.0px;"><td colspan="10" style="text-align: left;" class="confluenceTd"><strong>RBUrsp Header</strong></td></tr><tr style="margin-left: 0.0px;"><td style="text-align: left;" class="confluenceTd">Target Id</td><td style="text-align: left;" class="confluenceTd">&nbsp;Network identifier of the intended receiver</td><td style="text-align: left;" class="confluenceTd">= RBUreq.InitiatorId</td><td colspan="1" style="text-align: left;" class="confluenceTd">#Check.DMI.Concerto.v3.0.DmiunitId</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;">dmi_seq.svh</p><p style="margin-left: 0.0px;">dmi_scoreboard.svh</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;">ConcertoCProtocolArch.pdf Sect.4.12.5</p></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td style="text-align: left;" class="confluenceTd">Initiator Id</td><td style="text-align: left;" class="confluenceTd">&nbsp;Network identifier of the sender</td><td style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;">= All FUID of DCE attached with DMI</p><p style="margin-left: 0.0px;"><br /></p></td><td colspan="1" style="text-align: left;" class="confluenceTd">#Cover.DMI.Concerto.v3.0.DceunitId</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;">dmi_seq.svh</p><p style="margin-left: 0.0px;">dmi_coverage.svh</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;"><span class="legacy-color-text-default">&nbsp;</span></p></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" style="text-align: left;" class="confluenceTd">CMType</td><td colspan="1" style="text-align: left;" class="confluenceTd">Type of Concerto C Message</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;">= RBUrsp</p></td><td colspan="1" style="text-align: left;" class="confluenceTd">#Cover.DMI.Concerto.v3.0.RBUrspType</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;">dmi_seq.svh</p><p style="margin-left: 0.0px;">dmi_coverage.svh</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;"><span style="background-color: rgb(237,245,255);">&nbsp;</span></p></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" style="text-align: left;" class="confluenceTd">Message Id</td><td colspan="1" style="text-align: left;" class="confluenceTd">Unique Message Identifier at sender</td><td colspan="1" style="text-align: left;" class="confluenceTd">random</td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="a6hq1hxe0p" style="text-decoration: none;">#Cover.DMI.Concerto.v3.0.RBUrspMsgId</span></td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;">dmi_seq.svh</p><p style="margin-left: 0.0px;">dmi_coverage.svh</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;">ConcertoCProtocolArch.pdf Sect 4.12,</p><p style="margin-left: 0.0px;text-align: left;">Ncore 3.0 System Params.xlsx</p><p style="margin-left: 0.0px;text-align: left;">Page: SystemCredits</p></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" style="text-align: left;" class="confluenceTd">HProtection</td><td colspan="1" style="text-align: left;" class="confluenceTd">Protection of the above 4 field</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;">HProtection field calculating as per fnResiliencyProtectionType = ECC/Parity</p><p style="margin-left: 0.0px;text-align: left;">= 0 for nonResiliency</p></td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="lbp1zxc9ad" style="text-decoration: none;">#Check.DMI.Concerto.v3.0.RbuRspHProt</span></td><td colspan="1" style="text-align: left;" class="confluenceTd">dmi_seq.svh</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.3</p></td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="r2rb4nwkoq" style="text-decoration: none;">I</span></td></tr><tr style="margin-left: 0.0px;"><td colspan="10" style="text-align: left;" class="confluenceTd"><strong>RBUrsp Body</strong></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">RMessageId</td><td colspan="1" class="confluenceTd">Reference Message Id</td><td colspan="1" class="confluenceTd">= RBUreq.MessgaeId</td><td colspan="1" class="confluenceTd"><span data-colorid="vpk43e5itw" style="text-decoration: none;">#Check.DMI.Concerto.v3.0.Rburspmessageid</span></td><td colspan="1" class="confluenceTd"><span data-colorid="zgjtyohzca" style="text-decoration: none;">dmi_scoreboard.svh</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span data-colorid="fefqhv6wjl" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.13.6.1</span></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" style="text-align: left;" class="confluenceTd">CMStatus</td><td colspan="1" style="text-align: left;" class="confluenceTd">Used to deliver response and error report to DMI</td><td colspan="1" style="text-align: left;" class="confluenceTd">= 0 , (have to sent non-zero for error testing)</td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="i9eegl1prs" style="text-decoration: none;">#Cover.DMI.Concerto.v3.0.RBUrspCmStatus</span></td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="o9nbdfycnr">dmi_seq.svh</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="mlq57xqlle" style="text-decoration: none;"><span data-colorid="yluhyusaey">&nbsp;</span>ConcertoCProtocolArch.pdf Sect&nbsp; 4.13.6.2</span></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" style="text-align: left;" class="confluenceTd">MPROT</td><td colspan="1" style="text-align: left;" class="confluenceTd">Parity/ECC</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;">MProtection field calculating as per fnResiliencyProtectionType = ECC/Parity</p><p style="margin-left: 0.0px;text-align: left;">= 0 for nonResiliency</p></td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="xl5y8umgi1" style="text-decoration: none;">#Check.DMI.Concerto.v3.0.RbuRspMProt</span></td><td style="text-align: left;" class="confluenceTd"><span data-colorid="gx9a2jygzf" style="text-decoration: none;">dmi_seq.svh</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="nby1co3rw4" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.13.6.4</span></td><td style="text-align: left;" class="confluenceTd"><br /></td></tr></tbody></table></div><p><span data-colorid="ha5frx30xz" style="text-decoration: none;"><br /></span></p><h4 id="DMIv3.0Testplan-4.1.2.7StimulusSystemLevelconstraint">4.1.2.7&nbsp; <strong>Stimulus System Level constraint&nbsp;</strong></h4><div class="table-wrap"><table class="wrapped confluenceTable"><thead><tr><th class="confluenceTh"><div class="tablesorter-header-inner">Scenario</div></th><th class="confluenceTh"><div class="tablesorter-header-inner">Hash Tag</div></th><th colspan="1" class="confluenceTh">where</th><th colspan="1" class="confluenceTh">Done</th><th colspan="1" class="confluenceTh">Status</th><th colspan="1" class="confluenceTh">Priority</th><th colspan="1" class="confluenceTh">Ref Doc</th><th colspan="1" class="confluenceTh">Remarks</th></tr></thead><tbody><tr><td class="confluenceTd"><span class="inline-comment-marker" data-ref="3d001464-58ef-46ce-bf40-248aa54c39c3">bfm should not send the DTW to the same address for which MrdInflight including CMOs</span></td><td class="confluenceTd"><span data-colorid="mbkwcq9x5j" style="text-decoration: none;">#Check.DMI.Concerto.v3.0.DtwMrdMrdinflight</span></td><td class="confluenceTd"><span data-colorid="tafkb50ydr" style="text-decoration: none;">dmi_scoreboard.svh</span><br /><br /></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">CONC-6448</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><p>there is no ordering requirement between RBreq and DTW, bfm sending these concurrently, with random</p><p>transport delay inserted independently.</p></td><td colspan="1" class="confluenceTd"><span data-colorid="tzb4yqf9jg" style="text-decoration: none;">#Cover.DMI.Concerto.v3.0.RBreqDtwReqOrder</span></td><td colspan="1" class="confluenceTd"><span data-colorid="x0anttu3p4" style="text-decoration: none;">dmi_seq.svh</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><p>If RbReq.Mw= 1 then if two Dtw, Dtw with primary =0 followed by Dtw with primary =1 , if One Dtw, only Dtw</p><p>with primary = 1</p></td><td colspan="1" class="confluenceTd"><span data-colorid="n90kp5mmyb" style="text-decoration: none;">#Cover.DMI.</span><span data-colorid="w56g4hmcfx" style="text-decoration: none;">Concerto.v3.0.MWwithDtw</span></td><td colspan="1" class="confluenceTd"><span data-colorid="ceca23a90a" style="text-decoration: none;">dmi_scoreboard.svh</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><h4 style="text-align: left;margin-left: 0.0px;" id="DMIv3.0Testplan-4.1.2.8functionalcheck,Coverage">4.1.2.8&nbsp;<strong> <span class="inline-comment-marker" data-ref="6c64b0d2-1836-4b37-9130-023c94734269">functional check, Coverage</span>&nbsp;</strong></h4><div class="table-wrap"><table class="wrapped confluenceTable" style="margin-left: 0.0px;"><colgroup><col /><col /><col /><col /><col /><col /><col /><col /></colgroup><thead style="margin-left: 0.0px;"><tr style="margin-left: 0.0px;"><th style="text-align: left;" class="confluenceTh"><div style="margin-left: 0.0px;" class="tablesorter-header-inner"><div style="margin-left: 0.0px;" class="tablesorter-header-inner">Scenario</div></div></th><th style="text-align: left;" class="confluenceTh"><div style="margin-left: 0.0px;" class="tablesorter-header-inner"><div style="margin-left: 0.0px;" class="tablesorter-header-inner">Hash Tag</div></div></th><th colspan="1" style="text-align: left;" class="confluenceTh"><div style="margin-left: 0.0px;" class="tablesorter-header-inner">where</div></th><th colspan="1" class="confluenceTh">Done</th><th colspan="1" class="confluenceTh">Status</th><th colspan="1" class="confluenceTh">Priority</th><th colspan="1" style="text-align: left;" class="confluenceTh"><div style="margin-left: 0.0px;" class="tablesorter-header-inner">Ref Doc</div></th><th colspan="1" style="text-align: left;" class="confluenceTh"><div style="margin-left: 0.0px;" class="tablesorter-header-inner">Remarks</div></th></tr></thead><tbody style="margin-left: 0.0px;"><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">Check that Rbreq not colliding any MRD inflight</td><td colspan="1" class="confluenceTd"><span data-colorid="zx26ku9ivg" style="text-decoration: none;">#Check.DMI.Concerto.v3.0.DtwMrdMrdinflight</span></td><td rowspan="26" class="confluenceTd"><span data-colorid="p9upcya4ie" style="text-decoration: none;">dmi_scoreboard.svh</span><span style="background-color: rgb(237,245,255);">&nbsp;</span><br /><br /><br /><br /></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">Check that RB Id should not be reused ,till DMI send the RBUreq</td><td colspan="1" class="confluenceTd">#Check.DMI.<span data-colorid="a7e2wyuy9i" style="text-decoration: none;">Concerto.v3.0.UniqueRBid</span></td><td class="confluenceTd">Y</td><td class="confluenceTd">pass</td><td class="confluenceTd">1</td><td colspan="1" class="confluenceTd">&nbsp;<span data-colorid="c6p0nkks6z" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.12.3.1</span></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td style="text-align: left;" class="confluenceTd"><p>Check that if RbReq MW = 1, then DMI may or may not receive two Dtw with same RBID</p><p>if two Dtw then DTW with primary bit =0 followed by Dtw with primary bit =1,if one Dtw the only Dtw with primary bit =1</p></td><td style="text-align: left;" class="confluenceTd"><p><span data-colorid="lgoan0n30m" style="text-decoration: none;">#Check.DMI.</span><span data-colorid="zxlq3o3rv9" style="text-decoration: none;">Concerto.v3.0.MWdtwOrdering</span></p><p><br /></p></td><td style="text-align: left;" class="confluenceTd"><p><span data-colorid="ubbpaldu9j" style="text-decoration: none;">Y</span></p></td><td style="text-align: left;" class="confluenceTd"><p><span data-colorid="q5x8wn7gvn" style="text-decoration: none;">pass</span></p></td><td style="text-align: left;" class="confluenceTd"><p><span data-colorid="mf1m8x5nco" style="text-decoration: none;">1</span></p></td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="h4ic0cpi38" style="text-decoration: none;">&nbsp;</span><span data-colorid="ktm2rdrnrz" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.12.3.5.1</span></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd"><p><span data-colorid="mayotvi5eq" style="text-decoration: none;">Check that if RbReq MW = 0, and primary bit = 0 ,then size of Dtw data will be coherency granule</span></p><p><span data-colorid="hfobkcfe2v" style="text-decoration: none;">or cacheline</span></p></td><td colspan="1" class="confluenceTd"><span data-colorid="siihztplkw" style="text-decoration: none;">#Check.DMI.</span><span data-colorid="swzb5u8zg4" style="text-decoration: none;">Concerto.v3.0.MWdtwSecondarySize</span></td><td class="confluenceTd">Y</td><td class="confluenceTd">pass</td><td class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span data-colorid="r6hltgia2t" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.8.4.2.2.2</span></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td style="text-align: left;" class="confluenceTd">Check that RBUreq sent by DMI after receiving DTWreq</td><td style="text-align: left;" class="confluenceTd"><span data-colorid="vuf87o6nnh" style="text-decoration: none;">#Check.DMI.</span><span data-colorid="hsmrnxqr0r" style="text-decoration: none;">Concerto.v3.0.RbUreqTiming</span></td><td style="text-align: left;" class="confluenceTd"><span data-colorid="a4nfpso4if" style="text-decoration: none;">Y</span></td><td style="text-align: left;" class="confluenceTd"><span data-colorid="zwecbhzih7" style="text-decoration: none;">pass</span></td><td style="text-align: left;" class="confluenceTd"><span data-colorid="fcand0f77u" style="text-decoration: none;">1</span></td><td style="text-align: left;" class="confluenceTd"><p><span data-colorid="rmjlhguavn" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.12.1,4.12.2</span></p></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd"><span data-colorid="p4v3pf76m4" style="text-decoration: none;">Check that if RbReq MW = 1,<span data-colorid="cgxyo5zpe6" style="text-decoration: none;">&nbsp;RBUreq sent by DMI after receiving primary DTW</span></span></td><td colspan="1" class="confluenceTd"><span data-colorid="gmqqhthj2a" style="text-decoration: none;">#Check.DMI.</span><span data-colorid="w9q6mge4x0" style="text-decoration: none;">Concerto.v3.0.RbUreqTiming</span>_1</td><td class="confluenceTd"><span data-colorid="epmk438t3r" style="text-decoration: none;">Y</span></td><td class="confluenceTd"><span data-colorid="mvmymwxr2t" style="text-decoration: none;">pass</span></td><td class="confluenceTd"><span data-colorid="uwh8j60y26" style="text-decoration: none;">1</span></td><td class="confluenceTd"><span data-colorid="y2woqorw8z" style="text-decoration: none;"><span data-colorid="ii9o9fqbau" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.12.4</span><span data-colorid="s8r7ma335h" style="text-decoration: none;">,5.2</span></span></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd"><span data-colorid="sly8ymw52u" style="text-decoration: none;">check that CCP IF signal toggle as per table 6 of DMI Mirco arch</span></td><td colspan="1" class="confluenceTd"><span data-colorid="gesbcc5w7w" style="text-decoration: none;">#Check.DMI.</span><span data-colorid="moottqwx0x" style="text-decoration: none;">Concerto.v3.0.Dtwtable6</span></td><td class="confluenceTd"><span data-colorid="xyo3wcwgrm" style="text-decoration: none;">Y</span></td><td class="confluenceTd"><span data-colorid="ikza9wqpho" style="text-decoration: none;">pass</span></td><td class="confluenceTd"><span data-colorid="ftkh1lf428" style="text-decoration: none;">1</span></td><td colspan="1" class="confluenceTd"><span data-colorid="knrr99v6pn" style="text-decoration: none;">DMI MicroArch sect 6.2.3.5.3</span></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">check that Dmi behavior as per table for Dtw on page DMI operation of CH-ConcertoC Mapping.xlsx</td><td colspan="1" class="confluenceTd"><span data-colorid="oj3f9sjazn" style="text-decoration: none;">#Check.DMI.</span><span data-colorid="zv8784un81" style="text-decoration: none;">Concerto.v3.0.DMIoperationforDtw</span></td><td class="confluenceTd"><span data-colorid="ggtcdrags9" style="text-decoration: none;">Y</span></td><td class="confluenceTd"><span data-colorid="o1wpkivztf" style="text-decoration: none;">pass</span></td><td class="confluenceTd"><span data-colorid="uzhee7ukrb" style="text-decoration: none;">1</span></td><td class="confluenceTd"><span data-colorid="j3egw4jh10" style="text-decoration: none;">CHI-ConcertoCMapping.xlsx</span></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd"><p><span class="inline-comment-marker" data-ref="1d092a9d-b6e1-4db0-9290-3701640cc8a2">Check that DTR type sent for DTW_MRG_MRD</span></p><p>DTW_MRG_MRD_INV -&gt; DTR_DATA_INV,</p><p>DTW_MRG_MRD_UCLN -&gt; DTR_DATA_UNQ_CLN</p><p>DTW_MRG_MRD_UDTY -&gt; DTR_DATA_UNQ_DTY</p></td><td colspan="1" class="confluenceTd"><span data-colorid="g8x2hfbzn4" style="text-decoration: none;">#Check.DMI.</span><span data-colorid="cqmjuq5uw6" style="text-decoration: none;">Concerto.v3.0.DTRTypeVsDtwMrgMrd</span></td><td class="confluenceTd"><span data-colorid="vhn10ephaa" style="text-decoration: none;">Y</span></td><td class="confluenceTd"><span data-colorid="jqkrzuhu6r" style="text-decoration: none;">pass</span></td><td class="confluenceTd"><span data-colorid="ugvcfqoplv" style="text-decoration: none;">1</span></td><td colspan="1" class="confluenceTd"><span data-colorid="m9dz1ol944" style="text-decoration: none;">&nbsp;</span><span data-colorid="uegyodcsgk" style="text-decoration: none;">ConcertoCProtocolArch.pdf Table 4-43 sect 4.8.1.2</span></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd"><p>Check that if DTW_MRG_MRD with primary bit = 0 , then size of the data transferred is that of coherency</p><p>granule or cacheline, if primary bit =1 , then size of data transferred may be equal or smaller than a coherency</p><p>granule.</p></td><td colspan="1" class="confluenceTd"><span data-colorid="fe3j70olst" style="text-decoration: none;">#Check.DMI.</span><span data-colorid="hotaa30lo9" style="text-decoration: none;">Concerto.v3.0.DtwMrgMrdDataSize</span></td><td class="confluenceTd"><span data-colorid="tisi5u68i7" style="text-decoration: none;">Y</span></td><td class="confluenceTd"><span data-colorid="inwwlcrq1s" style="text-decoration: none;">pass</span></td><td class="confluenceTd"><span data-colorid="p7rrx045vs" style="text-decoration: none;">1</span></td><td colspan="1" class="confluenceTd"><span data-colorid="dagvl1wkf8" style="text-decoration: none;">&nbsp;</span><span data-colorid="mg84w7zeal" style="text-decoration: none;">ConcertoCProtocolArch.pdf Table 4-43 </span> note</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">Check that DTRreq sent <span data-colorid="sd2fsucx2z" style="text-decoration: none;">with correct source id, target id and message id.</span></td><td colspan="1" class="confluenceTd"><span data-colorid="tbdrx63uss" style="text-decoration: none;">#Check.DMI.</span><span data-colorid="jh4i5biact" style="text-decoration: none;">Concerto.v3.0.</span>DTRfields</td><td class="confluenceTd"><span data-colorid="whxszm713a" style="text-decoration: none;">Y</span></td><td class="confluenceTd"><span data-colorid="sqjccbeazy" style="text-decoration: none;">pass</span></td><td class="confluenceTd"><span data-colorid="pg1pq072ic" style="text-decoration: none;">1</span></td><td colspan="1" class="confluenceTd"><span data-colorid="e4ad5gpg3k" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.8.3.2.4</span></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd"><p>Check that if there is Cache miss/NonSmc/(AC=1 and all way busy) for DTW_MRG_MRD , then AXI RD and AXI Wr sent independently ,AXI read data merged with DTW_MRG_MRD data, merged data sent in DTR</p></td><td colspan="1" class="confluenceTd"><p><span data-colorid="u3xmqhmk68" style="text-decoration: none;">#Check.DMI.</span><span data-colorid="owgbsf3ho9" style="text-decoration: none;">Concerto.v3.0.</span><span data-colorid="bhqanh8p07" style="text-decoration: none;">DTWMrgMrdNoAlloc</span></p><p><span data-colorid="yx8b9wfmm6" style="text-decoration: none;"><span data-colorid="fcyfev83yx" style="text-decoration: none;">#Cover.DMI.</span><span data-colorid="wj4zrjo5vd" style="text-decoration: none;">Concerto.v3.0.</span><span data-colorid="iy8h8ncp1l" style="text-decoration: none;">DTWMrgMrdNoAlloc</span></span></p></td><td class="confluenceTd"><p><span data-colorid="az3rkkv920" style="text-decoration: none;">Y</span></p></td><td class="confluenceTd"><p><span data-colorid="d0hns6hthn" style="text-decoration: none;">pass</span></p></td><td class="confluenceTd"><p><span data-colorid="x1buh6o15b" style="text-decoration: none;">1</span></p></td><td rowspan="3" class="confluenceTd"><span data-colorid="up2q7f1cu2" style="text-decoration: none;">DMI MicroArch sect 6.2.4.1.4.6</span><br /><p style="margin-left: 0.0px;text-align: left;"><span data-colorid="s9e8pp1v75" style="text-decoration: none;">&nbsp;</span></p><p style="margin-left: 0.0px;text-align: left;"><span data-colorid="o5cqgr4edu" style="text-decoration: none;">&nbsp;</span></p></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">Check that DTW_MRG_MRD miss with AC=1, only AXI read will be sent, DMI will send merge data to DTR and Fill Path</td><td colspan="1" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;"><span data-colorid="ozxjn4925s" style="text-decoration: none;">#Check.DMI.</span><span data-colorid="k036ef5u9v" style="text-decoration: none;">Concerto.v3.0.</span><span data-colorid="k2q23qljfx" style="text-decoration: none;">DTWMrgMrdmisswithAlloc</span></p><p style="margin-left: 0.0px;text-align: left;"><span data-colorid="fai49mpcni" style="text-decoration: none;"><span data-colorid="csdkwj31oc" style="text-decoration: none;">#Cover.DMI.</span><span data-colorid="f462rsfhsn" style="text-decoration: none;">Concerto.v3.0.</span><span data-colorid="w0ieo0rl0l" style="text-decoration: none;">DTWMrgMrdmisswithAlloc</span></span></p></td><td class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;"><span data-colorid="xwbu8oiv0b" style="text-decoration: none;">Y</span></p></td><td class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;"><span data-colorid="kf42iepgkh" style="text-decoration: none;">pass</span></p></td><td class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;"><span data-colorid="m3j05qqfe8" style="text-decoration: none;">1</span></p></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd"><span data-colorid="cad4xinzdm" style="text-decoration: none;">Check that DTW_MRG_MRD&nbsp; Hit, then DMI will do the Write bypass, read data from Smc will send to DTR </span></td><td colspan="1" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;"><span data-colorid="n6tize4e7b" style="text-decoration: none;">#Check.DMI.</span><span data-colorid="uqrwbgorq1" style="text-decoration: none;">Concerto.v3.0.</span><span data-colorid="jjmhss3bfn" style="text-decoration: none;">DTWMrgMrdHit</span></p><p style="margin-left: 0.0px;text-align: left;"><span data-colorid="kn0trdujoo" style="text-decoration: none;"><span data-colorid="f5ouywj2ch" style="text-decoration: none;">#Cover.DMI.</span><span data-colorid="knfbqbwba8" style="text-decoration: none;">Concerto.v3.0.</span><span data-colorid="y9b1846ast" style="text-decoration: none;">DTWMrgMrdHit</span></span></p></td><td class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;"><span data-colorid="aul1mkvei5" style="text-decoration: none;">Y</span></p></td><td class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;"><span data-colorid="kw55t4gbv6" style="text-decoration: none;">pass</span></p></td><td class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;"><span data-colorid="t5qtaokr3j" style="text-decoration: none;">1</span></p></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">Check protocol flow for Dtw (RBreq,RBresp,DTWreq,DTWrsp,RBusedreq,RBusedRsp), RBreq and DtWreq can come in any order</td><td colspan="1" class="confluenceTd"><p><span data-colorid="pr6ovk7waf" style="text-decoration: none;">#Check.DMI.</span><span data-colorid="hiup0iemti" style="text-decoration: none;">Concerto.v3.0.</span><span data-colorid="onodus8i8w" style="text-decoration: none;">DTWProtocolFlow</span></p><p><span data-colorid="m8e3eq190z" style="text-decoration: none;"><span data-colorid="r3o4zr6bl5" style="text-decoration: none;">#Cover.DMI.</span><span data-colorid="x5u7unplkz" style="text-decoration: none;">Concerto.v3.0.</span><span data-colorid="zgyqm7oyf4" style="text-decoration: none;">DTWProtocolFlow</span></span></p></td><td class="confluenceTd"><p><span data-colorid="c3zs02p5o2" style="text-decoration: none;">Y</span></p></td><td class="confluenceTd"><p><span data-colorid="s0csn52o2g" style="text-decoration: none;">pass</span></p></td><td class="confluenceTd"><p><span data-colorid="r1bkopdomi" style="text-decoration: none;">1</span></p></td><td class="confluenceTd"><p><span data-colorid="txgaj9okzv" style="text-decoration: none;">&nbsp;</span></p></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd"><span data-colorid="n2qfbjtd73" style="text-decoration: none;">Check protocol flow for&nbsp; DtwMrgMrd (RBreq,RBresp,DTWreq,DTRreq,DTRrsp,DTWrsp,RBusedreq,RBusedRsp,), RBreq and DTWMrgMrdreq can come in any order.</span></td><td colspan="1" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;"><span data-colorid="uz6yzwu1z6" style="text-decoration: none;">#Check.DMI.</span><span data-colorid="czt4al7u89" style="text-decoration: none;">Concerto.v3.0.</span><span data-colorid="u9uepcr8jk" style="text-decoration: none;">DTWMrgMrdProtocolFlow</span></p><p style="margin-left: 0.0px;text-align: left;"><span data-colorid="lo9tan3w8q" style="text-decoration: none;"><span data-colorid="js8x2cbvfy" style="text-decoration: none;">#Cover.DMI.</span><span data-colorid="wbj318cqm1" style="text-decoration: none;">Concerto.v3.0.</span><span data-colorid="yaltoxxe9j" style="text-decoration: none;">DTWMrgMrdProtocolFlow</span></span></p></td><td class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;"><span data-colorid="mfbsvovsdm" style="text-decoration: none;">Y</span></p></td><td class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;"><span data-colorid="pn22jdir3r" style="text-decoration: none;">pass</span></p></td><td class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;"><span data-colorid="jig9436pgo" style="text-decoration: none;">1</span></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd"><p>Cover Rb(reserver) and Rb(release) sent before Rbrsp of Reserve,</p></td><td colspan="1" class="confluenceTd"><span data-colorid="acsl2zsmlm" style="text-decoration: none;">#Cover.DMI.</span><span data-colorid="ly3wtn1rbi" style="text-decoration: none;">Concerto.v3.0.RbResRelOrder</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd"><span data-colorid="hixqpe6rlx" style="text-decoration: none;">Cover Rb(reserver) and Rb(release)</span> use same/different Rbid</td><td colspan="1" class="confluenceTd"><span data-colorid="yzz65h8w2m" style="text-decoration: none;">#Cover.DMI.</span><span data-colorid="nn7let2382" style="text-decoration: none;">Concerto.v3.0.RbR</span>esRelRbid</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">Toggle coverage for Data, BE, DP, Dbad, Aux</td><td colspan="1" class="confluenceTd">#Cover.DMI.Concerto.v3.0.DpToggleCov</td><td colspan="1" class="confluenceTd">N</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><p><br /></p><h3 id="DMIv3.0Testplan-4.1.3Non-CoherentRead/Write/CMOs">4.1.3 Non-Coherent Read/Write/CMOs</h3><p>&nbsp;&nbsp; Non-Coherent read/write is initiated by&nbsp; AIUs using CMDReq Messages, DMI will send Data using DTRreq for NcRd, for CMOs no DTRreq sent.</p><h4 style="text-decoration: none;text-align: left;margin-left: 0.0px;" id="DMIv3.0Testplan-4.1.3.1CMDReq">4.1.3.1&nbsp; CMDReq</h4><div class="table-wrap"><table class="wrapped confluenceTable" style="text-decoration: none;text-align: left;margin-left: 0.0px;"><colgroup><col /><col /><col /><col /><col /><col /><col /><col /><col /><col /></colgroup><thead style="margin-left: 0.0px;"><tr style="margin-left: 0.0px;"><th style="text-align: left;" class="confluenceTh"><div class="tablesorter-header-inner">Name of Field</div></th><th style="text-align: left;" class="confluenceTh"><div class="tablesorter-header-inner">Description</div></th><th style="text-align: left;" class="confluenceTh"><div class="tablesorter-header-inner">constraint</div></th><th colspan="1" style="text-align: left;" class="confluenceTh">Hash tag</th><th colspan="1" style="text-align: left;" class="confluenceTh">where</th><th colspan="1" class="confluenceTh">Done</th><th colspan="1" class="confluenceTh">Status</th><th colspan="1" class="confluenceTh">Priority</th><th colspan="1" style="text-align: left;" class="confluenceTh">Ref Doc</th><th colspan="1" style="text-align: left;" class="confluenceTh">Remarks</th></tr></thead><tbody style="margin-left: 0.0px;"><tr style="margin-left: 0.0px;"><td colspan="10" style="text-align: left;" class="confluenceTd"><strong>CMDreq Header</strong></td></tr><tr style="margin-left: 0.0px;"><td style="text-align: left;" class="confluenceTd">&nbsp;Target Id</td><td style="text-align: left;" class="confluenceTd">&nbsp;Network identifier of the intended receiver</td><td style="text-align: left;" class="confluenceTd">= FUID of DMI</td><td colspan="1" style="text-align: left;" class="confluenceTd">#Check.DMI.Concerto.v3.0.DmiunitId</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;">dmi_seq.svh</p><p style="margin-left: 0.0px;">dmi_scoreboard.svh</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;">ConcertoCProtocolArch.pdf Sect.4.4</p></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td style="text-align: left;" class="confluenceTd">&nbsp;Initiator Id</td><td style="text-align: left;" class="confluenceTd">&nbsp;Network identifier of the sender</td><td style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;">= All FUID of AIU</p><p style="margin-left: 0.0px;"><br /></p></td><td colspan="1" style="text-align: left;" class="confluenceTd">#Cover.DMI.Concerto.v3.0.AiuUnitId</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;">dmi_seq.svh</p><p style="margin-left: 0.0px;">dmi_coverage.svh</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;"><span class="legacy-color-text-default">&nbsp;</span><span data-colorid="snwglfl5u9" style="text-decoration: none;">ConcertoCProtocolArch.pdf </span><span data-colorid="cdmwv2sonb" style="text-decoration: none;">Sect.4.4</span></p></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" style="text-align: left;" class="confluenceTd">CMType</td><td colspan="1" style="text-align: left;" class="confluenceTd">Type of Concerto C Message</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;">= All Nc Cmd Types</p><p style="margin-left: 0.0px;">(CMD_RD_NC,CMD_WR_NC_PTL,CMD_WR_NC_FULL,CMD_PREF,CMD_CLN_INV</p><p style="margin-left: 0.0px;">CMD_CLN_VLD,CMD_CLN_SH_PER,CMD_MK_INV)</p></td><td colspan="1" style="text-align: left;" class="confluenceTd">#Cover.DMI.Concerto.v3.0.CmdReqType</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;">dmi_seq.svh</p><p style="margin-left: 0.0px;">dmi_coverage.svh</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;"><span data-colorid="bv0nbk1hx8" style="text-decoration: none;">ConcertoCProtocolArch.pdf </span><span data-colorid="vrvdj014rj" style="text-decoration: none;">Sect.4.4</span></p></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" style="text-align: left;" class="confluenceTd">Message Id</td><td colspan="1" style="text-align: left;" class="confluenceTd">Unique Message Identifier at sender</td><td colspan="1" style="text-align: left;" class="confluenceTd">&lt; nNcCmdInFlight * nAius</td><td colspan="1" style="text-align: left;" class="confluenceTd">#Cover.DMI.Concerto.v3.0.maxNcCmdInflight</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;">dmi_seq.svh</p><p style="margin-left: 0.0px;">dmi_coverage.svh</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;">ConcertoCProtocolArch.pdf Sect 4.4,</p><p style="margin-left: 0.0px;text-align: left;"><br /></p></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" style="text-align: left;" class="confluenceTd">HProtection</td><td colspan="1" style="text-align: left;" class="confluenceTd">Protection of the above 4 fields</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;">HProtection field calculating as per fnResiliencyProtectionType = ECC/Parity</p><p style="margin-left: 0.0px;text-align: left;">= 0 for nonResiliency</p></td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="prbxeza2zy" style="text-decoration: none;">#Check.DMI.Concerto.v3.0.CmdReqHProt</span></td><td colspan="1" style="text-align: left;" class="confluenceTd">dmi_seq.svh</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.4</p></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="10" style="text-align: left;" class="confluenceTd"><strong>CMDreq Body</strong></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" style="text-align: left;" class="confluenceTd">CMStatus</td><td colspan="1" style="text-align: left;" class="confluenceTd">Used to deliver Transport encountered error to the target Unit</td><td colspan="1" style="text-align: left;" class="confluenceTd">= 0 , (have to sent non-zero for error testing)</td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="uveb2si97u" style="text-decoration: none;">Cover.DMI.Concerto.v3.0.CmdReqCmStatus</span></td><td colspan="1" style="text-align: left;" class="confluenceTd">dmi_seq.svh</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="fbi63hq3oi" style="text-decoration: none;"><span data-colorid="g6s76d0ezz">&nbsp;</span>ConcertoCProtocolArch.pdf Sect&nbsp; 4.4.3.1</span></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" style="text-align: left;" class="confluenceTd">Addr</td><td colspan="1" style="text-align: left;" class="confluenceTd">Address</td><td colspan="1" style="text-align: left;" class="confluenceTd">size aligned random address, width of address = wAddr , cover all value of addr[5:0]</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;">#Cover.DMI.Concerto.v3.0.CmdReqAddrMinMidMax</p><p style="margin-left: 0.0px;">#Cover.DMI.Concerto.v3.0.CmdReqAddrOffset</p></td><td rowspan="12" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;">dmi_seq.svh</p><p style="margin-left: 0.0px;"><span data-colorid="uf0l8uax8y" style="text-decoration: none;">dmi_coverage.svh</span></p><br style="text-align: left;" /><br style="text-align: left;" /><br style="text-align: left;" /><br style="text-align: left;" /><br style="text-align: left;" /></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="qmon5gs62i" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.5.3.2</span></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" style="text-align: left;" class="confluenceTd">VZ</td><td colspan="1" style="text-align: left;" class="confluenceTd">Visibility ( coherent/System)</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;">random (0 = Coherent Viz, 1 = System Viz)</p><p style="margin-left: 0.0px;"><br /></p></td><td colspan="1" style="text-align: left;" class="confluenceTd">#Cover.DMI.Concerto.v3.0.CmdReqvisibility</td><td style="text-align: left;" class="confluenceTd">Y</td><td style="text-align: left;" class="confluenceTd">WIP</td><td style="text-align: left;" class="confluenceTd">1</td><td rowspan="5" style="text-align: left;" class="confluenceTd"><br style="text-align: left;" /><span data-colorid="ta3smwhfed" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.5.3.3</span><br style="text-align: left;" /><br style="text-align: left;" /><br style="text-align: left;" /><br style="text-align: left;" /><span data-colorid="qcg88jx8e3" style="text-decoration: none;">&nbsp;</span><p><br /></p><span data-colorid="y64nqgtvlt" style="text-decoration: none;">&nbsp;</span><span data-colorid="v28uyjby2b" style="text-decoration: none;">&nbsp;</span></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">CA</td><td colspan="1" class="confluenceTd">Cacheable</td><td colspan="1" class="confluenceTd"><p>random(0 = Non-cacheable, 1=Cacheable)</p><p>= 1 for CMD_PREF</p></td><td colspan="1" class="confluenceTd"><span data-colorid="n9sbyeui69" style="text-decoration: none;">#Cover.DMI.Concerto.v3.0.CmdReqCacheable</span></td><td class="confluenceTd"><span data-colorid="inflvdppsj" style="text-decoration: none;">&nbsp;Y</span></td><td class="confluenceTd"><span data-colorid="a4oz35qawp" style="text-decoration: none;">&nbsp;WIP</span></td><td class="confluenceTd"><span data-colorid="tbty3gx4h2" style="text-decoration: none;">&nbsp;1</span></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" style="text-align: left;" class="confluenceTd">AC</td><td colspan="1" style="text-align: left;" class="confluenceTd">Allocate Hint</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p>random (0 = No-allocate, 1 = Allocate), if(Ca=1 -&gt;Ac=1)</p><p>= 1 for CMD_PREF</p></td><td colspan="1" style="text-align: left;" class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.CmdReqallocate</p><p style="margin-left: 0.0px;text-align: left;">#Cover.DMI.Concerto.v3.0.CmdReqAc_Ca1</p></td><td style="text-align: left;" class="confluenceTd">Y</td><td style="text-align: left;" class="confluenceTd">WIP</td><td style="text-align: left;" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">CH</td><td colspan="1" class="confluenceTd">Coherent Access</td><td colspan="1" class="confluenceTd">= 0 (Non-Coherent) (this field is dont care in ncore3.1)</td><td colspan="1" class="confluenceTd"><span data-colorid="utr5qe39sz" style="text-decoration: none;">#Check.DMI.Concerto.v3.0.CmdReqCoherentAccess</span></td><td class="confluenceTd"><span data-colorid="fep2bumt17" style="text-decoration: none;">&nbsp;Y</span></td><td class="confluenceTd"><span data-colorid="h2b173qorf" style="text-decoration: none;">&nbsp;WIP</span></td><td class="confluenceTd"><span data-colorid="inkbggs1r6" style="text-decoration: none;">&nbsp;1</span></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd"><span class="inline-comment-marker" data-ref="cb013e09-67cb-4dee-91d4-e7f88a0a214b">ST</span></td><td colspan="1" class="confluenceTd">Storage Type</td><td colspan="1" class="confluenceTd">random(0 : System memory, 1: Peripheral storage)</td><td colspan="1" class="confluenceTd"><span data-colorid="rt45vees43" style="text-decoration: none;">#Cover.DMI.Concerto.v3.0.CmdReqStoragetype</span></td><td class="confluenceTd"><span data-colorid="ff0l9qgv4u" style="text-decoration: none;">&nbsp;Y</span></td><td class="confluenceTd"><span data-colorid="klhi7dljah" style="text-decoration: none;">&nbsp;WIP</span></td><td class="confluenceTd"><span data-colorid="xawljh0nri" style="text-decoration: none;">&nbsp;1</span></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">EN</td><td colspan="1" class="confluenceTd">Endianess</td><td colspan="1" class="confluenceTd">random (0 = LittleEndian, 1= BigEndian) Dmi always do little Endian, ignore this attribute</td><td colspan="1" class="confluenceTd"><span data-colorid="etwengvb3x" style="text-decoration: none;">#Cover.DMI.Concerto.v3.0.CmdReqEndianess</span></td><td class="confluenceTd"><span data-colorid="jbw9r48b0g" style="text-decoration: none;">&nbsp;Y</span></td><td class="confluenceTd"><span data-colorid="z5gwz35y35" style="text-decoration: none;">&nbsp;WIP</span></td><td class="confluenceTd"><span data-colorid="rb6q7ps192" style="text-decoration: none;">&nbsp;1</span></td><td class="confluenceTd"><p><span data-colorid="u2sgx1k0q3" style="text-decoration: none;"><span data-colorid="r744jus3pl" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.5.3.3</span><span data-colorid="qdqjfiou3r" style="text-decoration: none;">.3</span></span></p><p><span data-colorid="f1bjqjfjfp" style="text-decoration: none;">Micro Arch Sect 5.2.2.1</span></p></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd"><span class="inline-comment-marker" data-ref="7c653e20-a174-4beb-8f3b-041d8bb7c55c">ES</span></td><td colspan="1" class="confluenceTd">Exclusive/Self-snoop</td><td colspan="1" class="confluenceTd">random (0 = not Exclusive access, 1 = Exclusive access)</td><td colspan="1" class="confluenceTd"><span data-colorid="kfqvuesfou" style="text-decoration: none;">#Cover.DMI.Concerto.v3.0.CmdReqEndianess</span></td><td class="confluenceTd"><span data-colorid="lr87npgrg8" style="text-decoration: none;">&nbsp;Y</span></td><td class="confluenceTd"><span data-colorid="zctx9m6scp" style="text-decoration: none;">&nbsp;WIP</span></td><td class="confluenceTd"><span data-colorid="qotrt0indr" style="text-decoration: none;">&nbsp;1</span></td><td class="confluenceTd"><span data-colorid="dqeaayf713" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.5.3.3</span><span data-colorid="cincdlkzdp" style="text-decoration: none;">.4</span></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" style="text-align: left;" class="confluenceTd">NS</td><td colspan="1" style="text-align: left;" class="confluenceTd">Non-secure Access</td><td colspan="1" style="text-align: left;" class="confluenceTd">random (0 = Secure Access,1 = Non-secure Access)</td><td colspan="1" style="text-align: left;" class="confluenceTd">#Cover.DMI.Concerto.v3.0.CmdReqsecurity</td><td style="text-align: left;" class="confluenceTd">Y</td><td style="text-align: left;" class="confluenceTd">WIP</td><td style="text-align: left;" class="confluenceTd">1</td><td style="text-align: left;" class="confluenceTd"><span data-colorid="th4rto17u3" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.5.3.3</span><span data-colorid="pmzxvxqo2z" style="text-decoration: none;">.5</span></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" style="text-align: left;" class="confluenceTd">PR</td><td colspan="1" style="text-align: left;" class="confluenceTd">Privileged Access</td><td colspan="1" style="text-align: left;" class="confluenceTd">random (0 = Privileged access, 1 = privileged access)</td><td colspan="1" style="text-align: left;" class="confluenceTd">#Cover.DMI.Concerto.v3.0.CmdReqprivilege</td><td style="text-align: left;" class="confluenceTd">Y</td><td style="text-align: left;" class="confluenceTd">WIP</td><td style="text-align: left;" class="confluenceTd">1</td><td style="text-align: left;" class="confluenceTd"><br /></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">OR</td><td colspan="1" class="confluenceTd">Order[1:0]</td><td colspan="1" class="confluenceTd">random (00,01,10,11)</td><td colspan="1" class="confluenceTd"><span data-colorid="new1ragnnz" style="text-decoration: none;">#Cover.DMI.Concerto.v3.0.CmdReqOR</span></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><span data-colorid="mh1ytasiuh" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.5.3.3</span>.4</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" style="text-align: left;" class="confluenceTd"><span class="inline-comment-marker" data-ref="aea3cc56-d5b7-48a2-836e-e4ce6ade208a">LK</span></td><td colspan="1" style="text-align: left;" class="confluenceTd">Lock</td><td colspan="1" style="text-align: left;" class="confluenceTd">random (00:No-op,01:Lock,10:Unlock:11:Reserved)</td><td colspan="1" style="text-align: left;" class="confluenceTd">#Cover.DMI.Concerto.v3.0.CmdReqlock</td><td style="text-align: left;" class="confluenceTd">Y</td><td style="text-align: left;" class="confluenceTd">WIP</td><td style="text-align: left;" class="confluenceTd">1</td><td style="text-align: left;" class="confluenceTd"><br /></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" style="text-align: left;" class="confluenceTd">RL</td><td colspan="1" style="text-align: left;" class="confluenceTd">Response Level</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;">= 'b10 (Protocol Level completion) for CMOs</p><p style="margin-left: 0.0px;">= 'b01 (Transport Level Acknowledgement) for others</p></td><td colspan="1" style="text-align: left;" class="confluenceTd">#Check.DMI.Concerto.v3.0.CmdReqRL01</td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="uw6dpa8l2c" style="text-decoration: none;">dmi_scoreboard.svh</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="vyiejl6fya" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.5.3.3.8, 4.5.3.3.8.1</span></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" style="text-align: left;" class="confluenceTd">TM</td><td colspan="1" style="text-align: left;" class="confluenceTd">Trace Me</td><td colspan="1" style="text-align: left;" class="confluenceTd">random (0: No-op, 1:Trace this access)</td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="wbkaaf81vf" style="text-decoration: none;">#Cover.DMI.Concerto.v3.0.CmdReqTM</span></td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="bmwvtov00m" style="text-decoration: none;">dmi_seq.svh</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="fyk7vp9cfb" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.5.3.3.7</span></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" style="text-align: left;" class="confluenceTd">MPF1</td><td rowspan="2" style="text-align: left;" class="confluenceTd"><p>this field not used</p><p>by Dmi for NcRd/NcWr</p></td><td rowspan="2" style="text-align: left;" class="confluenceTd">random</td><td rowspan="2" style="text-align: left;" class="confluenceTd"><br /><br /></td><td rowspan="2" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;"><br /></p><br style="text-align: left;" /><br style="text-align: left;" /><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td rowspan="2" style="text-align: left;" class="confluenceTd"><span style="background-color: rgb(237,245,255);">&nbsp;</span><br /><span data-colorid="ok0cwt44wh" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.5.3.4, 4.5.3.5</span></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" style="text-align: left;" class="confluenceTd">MPF2</td><td style="text-align: left;" class="confluenceTd"><br /></td><td style="text-align: left;" class="confluenceTd"><br /></td><td style="text-align: left;" class="confluenceTd"><br /></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" style="text-align: left;" class="confluenceTd">Size</td><td colspan="1" style="text-align: left;" class="confluenceTd">Access size in Bytes</td><td colspan="1" style="text-align: left;" class="confluenceTd">random (3'b000,3'b001,3'b010,3'b011,3'b100,3'b101,3'110)</td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="joyvhiv3rx" style="text-decoration: none;">#Cover.DMI.Concerto.v3.0.CmdReq</span>size</td><td style="text-align: left;" class="confluenceTd"><span data-colorid="fgcgzterfw" style="text-decoration: none;"><span data-colorid="ys424cyrw4" style="text-decoration: none;">&nbsp;</span></span><p style="margin-left: 0.0px;text-align: left;">dmi_seq.svh</p><span data-colorid="dj0nguhqfh" style="text-decoration: none;"><span data-colorid="wi7f8rblhf" style="text-decoration: none;">&nbsp;</span></span><p style="margin-left: 0.0px;text-align: left;"><span data-colorid="lufhbhusmh" style="text-decoration: none;">dmi_coverage.svh</span></p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="ely9nri3mi" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.5.4.6</span></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" style="text-align: left;" class="confluenceTd">IntfSize</td><td colspan="1" style="text-align: left;" class="confluenceTd">Interface size in DW at the receiver of data</td><td colspan="1" style="text-align: left;" class="confluenceTd">random</td><td colspan="1" style="text-align: left;" class="confluenceTd"><span style="background-color: rgb(237,245,255);">&nbsp;<span data-colorid="aq5ld5ptla" style="text-decoration: none;">#Cover.DMI.Concerto.v3.0.CmdReqIntfSize</span></span></td><td rowspan="6" style="text-align: left;" class="confluenceTd"><br /><br /><br /><br /><span data-colorid="aglf3klgwb" style="text-decoration: none;">dmi_seq.svh</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="rt8kldbagv" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.5.3.7</span></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">DId</td><td colspan="1" class="confluenceTd">Destination Id</td><td colspan="1" class="confluenceTd">= random</td><td colspan="1" class="confluenceTd"><span data-colorid="j4qszlmsxu" style="text-decoration: none;">#Cover.DMI.Concerto.v3.0.CmdReqDid_6</span></td><td class="confluenceTd"><span data-colorid="sz1yb04q02" style="text-decoration: none;">&nbsp;Y</span></td><td class="confluenceTd"><span data-colorid="rl6n8lo36t" style="text-decoration: none;">&nbsp;pass</span></td><td class="confluenceTd"><span data-colorid="wqwdyl0zb7" style="text-decoration: none;">&nbsp;1</span></td><td colspan="1" class="confluenceTd"><span data-colorid="ri9yxod7eq" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.5.3.8</span></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd"><span class="inline-comment-marker" data-ref="c5400de5-bc54-4e1c-b256-7c34bea36494">TOF</span></td><td colspan="1" class="confluenceTd">Transaction Ordering Framework</td><td colspan="1" class="confluenceTd">TOF[1:0] = random (Ncore support only this value)</td><td colspan="1" class="confluenceTd"><span data-colorid="vk6dcpu1p7" style="text-decoration: none;">#Cover.DMI.Concerto.v3.0.CmdReqTOF</span></td><td class="confluenceTd"><span data-colorid="g41s0dkx1u" style="text-decoration: none;">&nbsp;</span></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><span data-colorid="yq106wq12p" style="text-decoration: none;">&nbsp;</span></td><td colspan="1" class="confluenceTd"><span data-colorid="cxucjv0jbo" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.5.3.9</span></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">QoS</td><td colspan="1" class="confluenceTd">Quality of Service Label</td><td colspan="1" class="confluenceTd">random</td><td colspan="1" class="confluenceTd"><span data-colorid="acx1ux9bf4" style="text-decoration: none;">#Cover.DMI.Concerto.v3.0.CmdReqQos</span></td><td class="confluenceTd"><span data-colorid="c5jde4cbwg" style="text-decoration: none;">&nbsp;</span></td><td class="confluenceTd"><span data-colorid="jufwz89tce" style="text-decoration: none;">&nbsp;</span></td><td class="confluenceTd"><span data-colorid="qzffs9znro" style="text-decoration: none;">&nbsp;</span></td><td colspan="1" class="confluenceTd"><span data-colorid="p7tnshbqkt" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.5.3.10</span></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" style="text-align: left;" class="confluenceTd">AUX</td><td colspan="1" style="text-align: left;" class="confluenceTd">Auxiliary bits</td><td colspan="1" style="text-align: left;" class="confluenceTd">random</td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="uxmeqrf193" style="text-decoration: none;">#Cover.DMI.Concerto.v3.0.CmdReqAux</span></td><td style="text-align: left;" class="confluenceTd"><br /></td><td style="text-align: left;" class="confluenceTd"><br /></td><td style="text-align: left;" class="confluenceTd"><br /></td><td colspan="1" style="text-align: left;" class="confluenceTd"><span style="background-color: rgb(237,245,255);"><span data-colorid="ck7b329kvh" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.8.4.8</span>&nbsp;</span></td><td rowspan="2" style="text-align: left;" class="confluenceTd"><span data-colorid="binn90ymtn" style="text-decoration: none;">Not specified Any functionality for DMI v3.0</span><br /><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" style="text-align: left;" class="confluenceTd">MPROT</td><td colspan="1" style="text-align: left;" class="confluenceTd">Parity/ECC</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;">MProtection field calculating as per fnResiliencyProtectionType = ECC/Parity</p><p style="margin-left: 0.0px;text-align: left;">= 0 for nonResiliency</p></td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="t247lvf0nt" style="text-decoration: none;">#Check.DMI.Concerto.v3.0.CmdReqMProt</span></td><td style="text-align: left;" class="confluenceTd"><br /></td><td style="text-align: left;" class="confluenceTd"><br /></td><td style="text-align: left;" class="confluenceTd"><br /></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr></tbody></table></div><p><span data-colorid="a20w9rh3iu" style="text-decoration: none;">&nbsp;</span></p><h4 style="margin-left: 0.0px;text-align: left;" id="DMIv3.0Testplan-4.1.3.2StimulusSystemLevelconstraint">4.1.3.2&nbsp; <strong style="margin-left: 0.0px;">Stimulus System Level constraint&nbsp;</strong></h4><p><span data-colorid="wbnzxm1aia" style="text-decoration: none;">&nbsp;</span></p><div class="table-wrap"><table class="wrapped confluenceTable" style="text-decoration: none;text-align: left;margin-left: 0.0px;"><colgroup><col /><col /><col /><col /><col /><col /><col /><col /></colgroup><thead style="margin-left: 0.0px;"><tr style="margin-left: 0.0px;"><th style="text-align: left;" class="confluenceTh"><div class="tablesorter-header-inner">Scenario</div></th><th style="text-align: left;" class="confluenceTh"><div class="tablesorter-header-inner">Hash Tag</div></th><th colspan="1" style="text-align: left;" class="confluenceTh">where</th><th colspan="1" class="confluenceTh">Done</th><th colspan="1" class="confluenceTh">Status</th><th colspan="1" class="confluenceTh">Priority</th><th colspan="1" class="confluenceTh">Ref Doc</th><th colspan="1" class="confluenceTh">Remarks</th></tr></thead><tbody style="margin-left: 0.0px;"><tr style="margin-left: 0.0px;"><td style="text-align: left;" class="confluenceTd">bfm can send NcRd/NcWr in any order, bfm will not wait for completion of any prior txn before sending the NcCmd to same addr.</td><td style="text-align: left;" class="confluenceTd"><span data-colorid="v9aix7rlk0" style="text-decoration: none;">#Cover.DMI.Concerto.v3.0.NcCmdInflight</span></td><td rowspan="3" style="text-align: left;" class="confluenceTd"><span data-colorid="o6y0l8naie" style="text-decoration: none;">dmi_scoreboard.svh</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><p><span data-colorid="he6mcu25ng" style="text-decoration: none;">&nbsp;</span></p><h4 style="text-decoration: none;text-align: left;margin-left: 0.0px;" id="DMIv3.0Testplan-4.1.3.3DTWMessage">4.1.3.3 DTW Message</h4><p><span data-colorid="d0s8rinrpc" style="text-decoration: none;">&nbsp;</span></p><p style="margin-left: 0.0px;text-align: left;">&nbsp;&nbsp; This message are associated with delivering data to the system storage for Write , it carry Data payload in addition to non-data information. the filed will be same as&nbsp; Coh DTWReq except following constraint&nbsp;</p><p><span data-colorid="m5qt7hf5g9" style="text-decoration: none;">&nbsp;</span></p><div class="table-wrap"><table class="wrapped confluenceTable" style="text-decoration: none;text-align: left;margin-left: 0.0px;"><colgroup><col /><col /><col /><col /><col /><col /><col /><col /><col /><col /></colgroup><thead style="margin-left: 0.0px;"><tr style="margin-left: 0.0px;"><th style="text-align: left;" class="confluenceTh"><div class="tablesorter-header-inner">Name of Field</div></th><th style="text-align: left;" class="confluenceTh"><div class="tablesorter-header-inner">Description</div></th><th style="text-align: left;" class="confluenceTh"><div class="tablesorter-header-inner">constraint</div></th><th colspan="1" style="text-align: left;" class="confluenceTh">Hash tag</th><th colspan="1" style="text-align: left;" class="confluenceTh">where</th><th colspan="1" class="confluenceTh">Done</th><th colspan="1" class="confluenceTh">Status</th><th colspan="1" class="confluenceTh">Priority</th><th colspan="1" style="text-align: left;" class="confluenceTh">Ref Doc</th><th colspan="1" style="text-align: left;" class="confluenceTh">Remarks</th></tr></thead><tbody style="margin-left: 0.0px;"><tr style="margin-left: 0.0px;"><td colspan="10" style="text-align: left;" class="confluenceTd"><strong style="text-align: left;">DTWreq Header</strong></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" style="text-align: left;" class="confluenceTd">CMType</td><td colspan="1" style="text-align: left;" class="confluenceTd">Type of Concerto C Message</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;">= DTW_DATA_CLN,DTW_DATA_DTY if CMD_WR_NC_FULL</p><p style="margin-left: 0.0px;">= DTW_NO_DATA,DTW_DATA_PTL if CMD_WR_NC_PTL</p><p><br /></p></td><td colspan="1" style="text-align: left;" class="confluenceTd">#Cover.DMI.Concerto.v3.0.DtwMsgType</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;">dmi_seq.svh</p><p style="margin-left: 0.0px;">dmi_coverage.svh</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;"><span data-colorid="j5nbsaxy44" style="text-decoration: none;">ConcertoCProtocolArch.pdf </span><span data-colorid="qmzrhnvxny" style="text-decoration: none;">Sect.4.3</span></p></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="10" style="text-align: left;" class="confluenceTd"><strong style="text-align: left;">DTWreq Non-data payload</strong></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" style="text-align: left;" class="confluenceTd">RBID</td><td colspan="1" style="text-align: left;" class="confluenceTd">Request buffer Identifier</td><td colspan="1" style="text-align: left;" class="confluenceTd">RBid reserved by DMI sent in STR req, this value repeated per each Data Payload beat</td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="wjsdzay696" style="text-decoration: none;">#Cover.DMI.Concerto.v3.0.DtwRb</span>Id</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;">dmi_seq.svh</p><p style="margin-left: 0.0px;"><span data-colorid="ctq6lbrlpy" style="text-decoration: none;">dmi_coverage.svh</span></p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;"><span data-colorid="crzvpkd1o1" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.11.3.1</span></p></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">primary</td><td colspan="1" class="confluenceTd">Primary data</td><td colspan="1" class="confluenceTd">= 1</td><td colspan="1" class="confluenceTd"><span data-colorid="s0qybrkpv6" style="text-decoration: none;">#Cover.DMI.Concerto.v3.0.DtwPrim</span></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><p><span data-colorid="sr3nlkp1iv" style="text-decoration: none;"><br /></span></p><h4 id="DMIv3.0Testplan-4.1.3.4functionalcheck,Coverage"><span data-colorid="ibjue1j096" style="text-decoration: none;">4.1.3.4&nbsp;</span><strong style="text-decoration: none;text-align: left;margin-left: 0.0px;"> <span class="inline-comment-marker" data-ref="391eb86b-6289-4d68-ae94-237ce580397b">functional check, Coverage</span></strong></h4><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /><col /></colgroup><thead><tr><th class="confluenceTh"><div class="tablesorter-header-inner">Scenario</div></th><th class="confluenceTh"><div class="tablesorter-header-inner">Hash Tag</div></th><th class="confluenceTh"><div class="tablesorter-header-inner">where</div></th><th colspan="1" class="confluenceTh">Done</th><th colspan="1" class="confluenceTh">Status</th><th colspan="1" class="confluenceTh">Priority</th><th colspan="1" class="confluenceTh"><p>Ref</p><p>Doc</p></th><th colspan="1" class="confluenceTh">Remarks</th></tr></thead><tbody><tr><td class="confluenceTd"><s>Check, <span class="inline-comment-marker" data-ref="de6e3c27-d55e-4adf-b27d-82ecff10a656">if NcRd collide with NcWr in flight</span>, Dmi will wait completion of write before issuing a read req. <span class="inline-comment-marker" data-ref="a4f25190-0a53-4277-984d-aee4a1673311">there is no dependency if NcRd collide CohWr/CohRd in flight</span></s></td><td class="confluenceTd"><s><span data-colorid="ebtwteo9vt" style="text-decoration: none;">#Check.DMI.Concerto.v3.0.NcRdCollideNcWr</span></s></td><td class="confluenceTd"><span data-colorid="c9v39my08m" style="text-decoration: none;">dmi_scoreboard.svh</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">Check, Dtr msg type = DTR_DATA_INV for NC Rd</td><td class="confluenceTd"><span data-colorid="qfrgzeybxj" style="text-decoration: none;">#Check.DMI.Concerto.v3.0.NcDtrMsgType</span></td><td class="confluenceTd"><span data-colorid="ko0i9wpuiu" style="text-decoration: none;">dmi_scoreboard.svh</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><s>Check, for same address NcWr should complete in the order, it receive at smi cmd interface</s></td><td colspan="1" class="confluenceTd"><s><span data-colorid="gtybo0uv3h" style="text-decoration: none;">#Check.DMI.Concerto.v3.0.NcWrOrder</span></s></td><td colspan="1" class="confluenceTd"><p><span data-colorid="fp6fyvie14" style="text-decoration: none;">dmi_scoreboard.svh</span></p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">Cover, For NcWr recieved, DtwReq coming at DMI DP interface in different order &amp; In order</td><td colspan="1" class="confluenceTd"><span data-colorid="ehua1pq534" style="text-decoration: none;">#Cover.DMI.Concerto.v3.0.NcWrDtwOrder</span></td><td colspan="1" class="confluenceTd"><span data-colorid="aa69pslem3" style="text-decoration: none;">dmi_coverage.svh</span></td><td colspan="1" class="confluenceTd">No</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">Cover back to back to Rd/Wr to same adder from same agent and different agent</td><td colspan="1" class="confluenceTd"><p>#Cover.DMI.Concerto.v3.0.BacktoBckRdWr</p></td><td colspan="1" class="confluenceTd"><span data-colorid="o4chyl95bx" style="text-decoration: none;">dmi_coverage.svh</span></td><td colspan="1" class="confluenceTd">No</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><p style="margin-left: 0.0px;text-align: left;"><span data-colorid="gekyo3gr4l" style="text-decoration: none;"><br /></span></p><h4 style="margin-left: 0.0px;text-align: left;" id="DMIv3.0Testplan-4.1.3.5functionalcheck,Coverage(withCMC)"><span data-colorid="fo2np7sm7g" style="text-decoration: none;">4.1.3.5&nbsp;</span><strong style="text-decoration: none;text-align: left;margin-left: 0.0px;"> functional check, Coverage (with <span class="inline-comment-marker" data-ref="a6899412-d2c5-45ad-9fd7-4771fc888a93">CMC</span>)</strong></h4><div class="table-wrap"><table class="wrapped confluenceTable" style="text-decoration: none;text-align: left;margin-left: 0.0px;"><colgroup><col /><col /><col /><col /><col /><col /><col /><col /></colgroup><thead style="margin-left: 0.0px;"><tr style="margin-left: 0.0px;"><th style="text-align: left;" class="confluenceTh"><div class="tablesorter-header-inner">Scenario</div></th><th style="text-align: left;" class="confluenceTh"><div class="tablesorter-header-inner">Hash Tag</div></th><th style="text-align: left;" class="confluenceTh"><div class="tablesorter-header-inner">where</div></th><th colspan="1" class="confluenceTh">Done</th><th colspan="1" class="confluenceTh">Status</th><th colspan="1" class="confluenceTh">Priority</th><th colspan="1" class="confluenceTh"><p>Ref</p><p>Doc</p></th><th colspan="1" class="confluenceTh">Remarks</th></tr></thead><tbody style="margin-left: 0.0px;"><tr style="margin-left: 0.0px;"><td style="text-align: left;" class="confluenceTd">Check, NcRd/NcWr will be allocated in cache as per AC bit, there is no difference between Nc/Coh txn</td><td style="text-align: left;" class="confluenceTd"><span data-colorid="xtpl76hj9f" style="text-decoration: none;">#Check.DMI.Concerto.v3.0.NcAllocate</span></td><td style="text-align: left;" class="confluenceTd"><span data-colorid="pisehd23v0" style="text-decoration: none;">dmi_scoreboard.svh</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td style="text-align: left;" class="confluenceTd"><span style="background-color: rgb(237,245,255);">&nbsp;</span></td><td style="text-align: left;" class="confluenceTd"><br /></td><td style="text-align: left;" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><h4 id="DMIv3.0Testplan-4.1.3.6CMDRsp">4.1.3.6<strong style="margin-left: 0.0px;"> CMDRsp</strong></h4><p style="margin-left: 0.0px;text-align: left;"><strong style="margin-left: 0.0px;">&nbsp; &nbsp;</strong>After receiving the CMDreq message, The DMI issue an CMDrsp message back to the AIU to acknowledge the receipt of the former message.&nbsp;</p><h5 style="text-decoration: none;text-align: left;margin-left: 0.0px;" id="DMIv3.0Testplan-4.1.3.6.1CMDrspBody">4.1.3.6.1 CM<strong style="margin-left: 0.0px;">Drsp Body</strong></h5><p style="margin-left: 0.0px;text-align: left;"><strong style="margin-left: 0.0px;">&nbsp;&nbsp;</strong>refer Table 4.20 of CCMP for CMDrsp message field</p><h5 style="text-decoration: none;text-align: left;margin-left: 0.0px;" id="DMIv3.0Testplan-4.1.3.6.2functionalcheck,Coverage"><span data-colorid="igy5wuswj1" style="text-decoration: none;">4.1.3.6.2&nbsp;</span><strong style="text-decoration: none;text-align: left;margin-left: 0.0px;"> functional check, Coverage&nbsp;</strong></h5><div class="table-wrap"><table class="wrapped confluenceTable" style="text-decoration: none;text-align: left;margin-left: 0.0px;"><colgroup><col /><col /><col /><col /><col /><col /><col /><col /></colgroup><thead style="margin-left: 0.0px;"><tr style="margin-left: 0.0px;"><th style="text-align: left;" class="confluenceTh"><div class="tablesorter-header-inner">Scenario</div></th><th style="text-align: left;" class="confluenceTh"><div class="tablesorter-header-inner">Hash Tag</div></th><th colspan="1" style="text-align: left;" class="confluenceTh">where</th><th colspan="1" class="confluenceTh">Done</th><th colspan="1" class="confluenceTh">Status</th><th colspan="1" class="confluenceTh">Priority</th><th colspan="1" style="text-align: left;" class="confluenceTh">Ref Doc</th><th colspan="1" style="text-align: left;" class="confluenceTh">Remarks</th></tr></thead><tbody style="margin-left: 0.0px;"><tr style="margin-left: 0.0px;"><td style="text-align: left;" class="confluenceTd">Check, RMessageId and target id is matching MessageId ad Initiator Id of any CMD req In flight</td><td style="text-align: left;" class="confluenceTd"><span data-colorid="rs8fjk1qg4" style="text-decoration: none;">#</span><span data-colorid="g79gomcoif" style="text-decoration: none;">Check.DMI.Concerto.v3.0.CMDRspRMessageIdAiuId</span></td><td rowspan="5" style="text-align: left;" class="confluenceTd"><span data-colorid="qewrl5lm2s" style="text-decoration: none;">dmi_scoreboard.svh</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="s5ucrrqsuy" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.5.7</span></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td style="text-align: left;" class="confluenceTd">Check, CMStatus field for expected value</td><td style="text-align: left;" class="confluenceTd"><span data-colorid="whrs153s1z" style="text-decoration: none;">#</span><span data-colorid="qnoc9iavkq" style="text-decoration: none;">Cover.DMI.Concerto.v3.0.CMDRspCMStatus</span></td><td style="text-align: left;" class="confluenceTd">Y</td><td style="text-align: left;" class="confluenceTd"><span data-colorid="je58yky0lu" style="text-decoration: none;">&nbsp;WIP</span></td><td style="text-align: left;" class="confluenceTd"><span data-colorid="f1ttoxk7j1" style="text-decoration: none;">1</span></td><td colspan="1" style="text-align: left;" class="confluenceTd"><span class="legacy-color-text-default">&nbsp;</span></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" style="text-align: left;" class="confluenceTd">Check, MPROT for expected value</td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="wbt4efeb9h" style="text-decoration: none;">#</span><span data-colorid="jjezb7yemz" style="text-decoration: none;">Check.DMI.Concerto.v3.0.CMDRspMprot</span></td><td style="text-align: left;" class="confluenceTd">Y</td><td style="text-align: left;" class="confluenceTd"><span data-colorid="wfb7czvy7g" style="text-decoration: none;">&nbsp;WIP</span></td><td style="text-align: left;" class="confluenceTd"><span data-colorid="c34pvzlgl1" style="text-decoration: none;">1</span></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr></tbody></table></div><h4 style="text-decoration: none;text-align: left;margin-left: 0.0px;" id="DMIv3.0Testplan-.8"><span data-colorid="gjv7kaxxln" style="text-decoration: none;">&nbsp;</span></h4><h4 id="DMIv3.0Testplan-4.1.3.7STRreq">4.1.3.7<strong style="margin-left: 0.0px;"> STRreq</strong></h4><h4 style="text-decoration: none;text-align: left;margin-left: 0.0px;" id="DMIv3.0Testplan-.9"><strong> &nbsp; &nbsp;</strong></h4><p>After receiving the CMDreq , the DMI issue an STRreq for both Rd/Wr messages back to requesting AIU to send the RBid for NcWr and NcRd protocol completion. for NcWr it wiil carry the Rbid , which will be used by DtwReq.</p><p>for NcRd it is used for&nbsp; completion of protocol.</p><h5 style="text-decoration: none;text-align: left;margin-left: 0.0px;" id="DMIv3.0Testplan-4.1.3.7.1STRreqBody">4.1.3.7.1 STRreq<strong style="margin-left: 0.0px;"> Body</strong></h5><p>refer Table 4-50 of CCMP for&nbsp; STRreq message field.</p><h5 style="text-decoration: none;text-align: left;margin-left: 0.0px;" id="DMIv3.0Testplan-4.1.3.7.2functionalcheck,Coverage"><span data-colorid="kohog38kw0" style="text-decoration: none;">4.1.3.7.2&nbsp;</span><strong style="text-decoration: none;text-align: left;margin-left: 0.0px;"> functional check, Coverage&nbsp;</strong></h5><div class="table-wrap"><table class="wrapped confluenceTable" style="text-decoration: none;text-align: left;margin-left: 0.0px;"><colgroup><col /><col /><col /><col /><col /><col /><col /><col /></colgroup><thead style="margin-left: 0.0px;"><tr style="margin-left: 0.0px;"><th style="text-align: left;" class="confluenceTh"><div class="tablesorter-header-inner">Scenario</div></th><th style="text-align: left;" class="confluenceTh"><div class="tablesorter-header-inner">Hash Tag</div></th><th colspan="1" style="text-align: left;" class="confluenceTh">where</th><th colspan="1" class="confluenceTh">Done</th><th colspan="1" class="confluenceTh">Status</th><th colspan="1" class="confluenceTh">Priority</th><th colspan="1" style="text-align: left;" class="confluenceTh">Ref Doc</th><th colspan="1" style="text-align: left;" class="confluenceTh">Remarks</th></tr></thead><tbody style="margin-left: 0.0px;"><tr style="margin-left: 0.0px;"><td style="text-align: left;" class="confluenceTd">Check, RMessageId and target Id matching MessageId and Initiator Id of any CMD req In flight</td><td style="text-align: left;" class="confluenceTd"><span data-colorid="bxr1rj42m4" style="text-decoration: none;">#</span><span data-colorid="zfw0rae6zd" style="text-decoration: none;">Check.DMI.Concerto.v3.0.STRreqMessageIdAiuId</span></td><td rowspan="6" style="text-align: left;" class="confluenceTd"><span data-colorid="dnrtye066y" style="text-decoration: none;">dmi_scoreboard.svh</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="a90t3y85h6" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.10.3</span></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td style="text-align: left;" class="confluenceTd">Check, CMStatus field for expected value</td><td style="text-align: left;" class="confluenceTd"><span data-colorid="nlr3t5rvyy" style="text-decoration: none;">#</span><span data-colorid="hfvegg6nvt" style="text-decoration: none;">Check.DMI.Concerto.v3.0.STRreqCMStatus</span></td><td style="text-align: left;" class="confluenceTd">Y</td><td style="text-align: left;" class="confluenceTd"><span data-colorid="xrrstchela" style="text-decoration: none;">&nbsp;WIP</span></td><td style="text-align: left;" class="confluenceTd"><span data-colorid="wjv0rcoz2t" style="text-decoration: none;">1</span></td><td colspan="1" style="text-align: left;" class="confluenceTd"><span class="legacy-color-text-default">&nbsp;</span></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" style="text-align: left;" class="confluenceTd">Check, MPROT for expected value</td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="b6o8fjymxw" style="text-decoration: none;">#</span><span data-colorid="o5fgck0h3r" style="text-decoration: none;">Check.DMI.Concerto.v3.0.STRreqMPROT</span></td><td style="text-align: left;" class="confluenceTd">Y</td><td style="text-align: left;" class="confluenceTd"><span data-colorid="te69hcqqgg" style="text-decoration: none;">&nbsp;WIP</span></td><td style="text-align: left;" class="confluenceTd"><span data-colorid="vniocn46yz" style="text-decoration: none;">1</span></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">Check that NcRd/NcWr will process as per order of str_req</td><td colspan="1" class="confluenceTd"><span data-colorid="auk2brekt6" style="text-decoration: none;">#</span><span data-colorid="g84f12k0nn" style="text-decoration: none;">Check.DMI.Concerto.v3.0.STRreqProcessOrder</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><h4 style="text-decoration: none;text-align: left;margin-left: 0.0px;" id="DMIv3.0Testplan-.10"><span data-colorid="hunxcqd2u3" style="text-decoration: none;"><br /></span></h4><h4 style="text-decoration: none;text-align: left;margin-left: 0.0px;" id="DMIv3.0Testplan-4.1.3.8STRrspmessage"><span data-colorid="pneklaihyy" style="text-decoration: none;">4.1.3.8 STR<strong>rsp</strong> message</span></h4><p style="margin-left: 0.0px;text-align: left;"><span data-colorid="esg0yz4udv" style="text-decoration: none;">&nbsp;After receiving the STRreq message, BFM issues an STRrsp message back to the&nbsp; DMI to acknowledge the receipt of the STRreq.</span></p><p style="margin-left: 0.0px;text-align: left;"><span data-colorid="x8rxyks7rk" style="text-decoration: none;">&nbsp;</span></p><div class="table-wrap"><table class="wrapped confluenceTable" style="text-decoration: none;text-align: left;margin-left: 0.0px;"><colgroup><col /><col /><col /><col /><col /><col /><col /><col /><col /><col /></colgroup><thead style="margin-left: 0.0px;"><tr style="margin-left: 0.0px;"><th style="text-align: left;" class="confluenceTh"><div class="tablesorter-header-inner">Name of Field</div></th><th style="text-align: left;" class="confluenceTh"><div class="tablesorter-header-inner">Description</div></th><th style="text-align: left;" class="confluenceTh"><div class="tablesorter-header-inner">constraint</div></th><th colspan="1" style="text-align: left;" class="confluenceTh">Hash tag</th><th colspan="1" style="text-align: left;" class="confluenceTh">where</th><th colspan="1" class="confluenceTh">Done</th><th colspan="1" class="confluenceTh">Status</th><th colspan="1" class="confluenceTh">Priority</th><th colspan="1" style="text-align: left;" class="confluenceTh">Ref Doc</th><th colspan="1" style="text-align: left;" class="confluenceTh">Remarks</th></tr></thead><tbody style="margin-left: 0.0px;"><tr style="margin-left: 0.0px;"><td colspan="10" style="text-align: left;" class="confluenceTd"><strong>STRrsp Header</strong></td></tr><tr style="margin-left: 0.0px;"><td style="text-align: left;" class="confluenceTd">Target Id</td><td style="text-align: left;" class="confluenceTd">&nbsp;Network identifier of the intended receiver</td><td style="text-align: left;" class="confluenceTd">= STRreq.InitiatorId</td><td colspan="1" style="text-align: left;" class="confluenceTd">#Check.DMI.Concerto.v3.0.DmiunitId</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;">dmi_seq.svh</p><p style="margin-left: 0.0px;">dmi_scoreboard.svh</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;">ConcertoCProtocolArch.pdf Sect.4.10.4</p></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td style="text-align: left;" class="confluenceTd">Initiator Id</td><td style="text-align: left;" class="confluenceTd">&nbsp;Network identifier of the sender</td><td style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;">= All FUID of AIU attached with DMI</p><p style="margin-left: 0.0px;"><br /></p></td><td colspan="1" style="text-align: left;" class="confluenceTd">#Cover.DMI.Concerto.v3.0.AiuUnitId</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;">dmi_seq.svh</p><p style="margin-left: 0.0px;">dmi_coverage.svh</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;"><span class="legacy-color-text-default">&nbsp;</span></p></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" style="text-align: left;" class="confluenceTd">CMType</td><td colspan="1" style="text-align: left;" class="confluenceTd">Type of Concerto C Message</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;">= STRrsp</p></td><td colspan="1" style="text-align: left;" class="confluenceTd">#Cover.DMI.Concerto.v3.0.STRrspType</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;">dmi_seq.svh</p><p style="margin-left: 0.0px;">dmi_coverage.svh</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;"><span class="legacy-color-text-default">&nbsp;</span></p></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" style="text-align: left;" class="confluenceTd">Message Id</td><td colspan="1" style="text-align: left;" class="confluenceTd">Unique Message Identifier at sender</td><td colspan="1" style="text-align: left;" class="confluenceTd">random</td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="ubp0oqnkvq" style="text-decoration: none;">#Cover.DMI.Concerto.v3.0.STRrspMessageid</span></td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;">dmi_seq.svh</p><p style="margin-left: 0.0px;">dmi_coverage.svh</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;">ConcertoCProtocolArch.pdf Sect 4.12,</p><p style="margin-left: 0.0px;text-align: left;">Ncore 3.0 System Params.xlsx</p><p style="margin-left: 0.0px;text-align: left;">Page: SystemCredits</p></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" style="text-align: left;" class="confluenceTd">HProtection</td><td colspan="1" style="text-align: left;" class="confluenceTd">Protection of the above 4 fields</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;">HProtection field calculating as per fnResiliencyProtectionType = ECC/Parity</p><p style="margin-left: 0.0px;text-align: left;">= 0 for nonResiliency</p></td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="m3e0pol5d7" style="text-decoration: none;">&nbsp;</span><span data-colorid="ye6nlro8l7" style="text-decoration: none;">Check.DMI.Concerto.v3.0.STRRspHPROT</span></td><td colspan="1" style="text-align: left;" class="confluenceTd">dmi_seq.svh</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.3</p></td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="sy3oewyk0p" style="text-decoration: none;">Not specified Any functionality for DMI</span></td></tr><tr style="margin-left: 0.0px;"><td colspan="10" style="text-align: left;" class="confluenceTd"><strong>STRrsp Body</strong></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" style="text-align: left;" class="confluenceTd">RMessageId</td><td colspan="1" style="text-align: left;" class="confluenceTd">Reference Message Id</td><td colspan="1" style="text-align: left;" class="confluenceTd">= STRreq.MessgaeId</td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="kgcj31cux7" style="text-decoration: none;">#Check.DMI.Concerto.v3.0.STRRspRmessageId</span></td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="h0fxjrg3e3" style="text-decoration: none;">dmi_scoreboard.svh</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd">&nbsp;<span data-colorid="lilff79xjj" style="text-decoration: none;">&nbsp;</span><span data-colorid="k7eu2ykm6u" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.11.5.1</span></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" style="text-align: left;" class="confluenceTd">CMStatus</td><td colspan="1" style="text-align: left;" class="confluenceTd">Used to deliver response and error report to DMI</td><td colspan="1" style="text-align: left;" class="confluenceTd">= 0 , (have to sent non-zero for error testing)</td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="qgeqg35fvd" style="text-decoration: none;">&nbsp;</span><span data-colorid="twujt9oz9e" style="text-decoration: none;">Check.DMI.Concerto.v3.0.STRRspCmStatus</span></td><td colspan="1" style="text-align: left;" class="confluenceTd">dmi_seq.svh</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="eigqe5u2sf" style="text-decoration: none;"><span data-colorid="md2i4f1wdb">&nbsp;</span>ConcertoCProtocolArch.pdf Sect&nbsp; 4.11.5.2</span></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" style="text-align: left;" class="confluenceTd">AUX</td><td colspan="1" style="text-align: left;" class="confluenceTd">Auxiliary bits</td><td colspan="1" style="text-align: left;" class="confluenceTd">random</td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td><td rowspan="2" style="text-align: left;" class="confluenceTd"><span data-colorid="mfpivqzo67" style="text-decoration: none;">dmi_seq.svh</span></td><td colspan="1" class="confluenceTd">No</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td><td rowspan="2" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" style="text-align: left;" class="confluenceTd">MPROT</td><td colspan="1" style="text-align: left;" class="confluenceTd">Parity</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;">MProtection field calculating as per fnResiliencyProtectionType = ECC/Parity</p><p style="margin-left: 0.0px;text-align: left;">= 0 for nonResiliency</p></td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="qkpxu283u4" style="text-decoration: none;">&nbsp;</span><span data-colorid="se5j8dyn7h" style="text-decoration: none;">Check.DMI.Concerto.v3.0.STRRspMROT</span></td><td style="text-align: left;" class="confluenceTd">Y</td><td style="text-align: left;" class="confluenceTd">WIP</td><td style="text-align: left;" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="euz75qsg0n" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.11.5.3</span></td></tr></tbody></table></div><p style="margin-left: 0.0px;text-align: left;"><br /></p><h3 style="text-decoration: none;text-align: left;margin-left: 0.0px;" id="DMIv3.0Testplan-4.1.4Atomictransaction">4.1.4<strong style="margin-left: 0.0px;"> <span class="inline-comment-marker" data-ref="34ec5dbe-1cb5-4e0f-9ee5-8e2f02c590c8">Atomic transaction</span>&nbsp;</strong></h3><p style="margin-left: 0.0px;text-align: left;">&nbsp;&nbsp; Atomic transaction allow for a requester to send to the interconnect a transaction with memory address and an operation to be performed on that location. DMI will receive this req same as NcWR, message type and opcode determine, which operation has to perform on the address received in CMDreq. Dmi will not handle atomic for NonSmc. DMI will send updated data using DTRreq except atomic write.</p><div class="table-wrap"><table class="wrapped confluenceTable" style="text-decoration: none;text-align: left;margin-left: 0.0px;"><colgroup><col /><col /><col /><col /><col /><col /><col /><col /><col /><col /></colgroup><thead style="margin-left: 0.0px;"><tr style="margin-left: 0.0px;"><th style="text-align: left;" class="confluenceTh"><div class="tablesorter-header-inner">Name of Field</div></th><th style="text-align: left;" class="confluenceTh"><div class="tablesorter-header-inner">Description</div></th><th style="text-align: left;" class="confluenceTh"><div class="tablesorter-header-inner">constraint</div></th><th colspan="1" class="confluenceTh">Hash tag</th><th colspan="1" class="confluenceTh">where</th><th colspan="1" class="confluenceTh">Done</th><th colspan="1" class="confluenceTh">Status</th><th colspan="1" class="confluenceTh">Priority</th><th colspan="1" class="confluenceTh">Ref Doc</th><th colspan="1" class="confluenceTh"><span data-colorid="v5stq9gu4b" style="text-decoration: none;">Remarks</span></th></tr></thead><tbody style="margin-left: 0.0px;"><tr style="margin-left: 0.0px;"><td colspan="10" style="text-align: left;" class="confluenceTd"><strong>CMDreq Header, </strong> header will be same as NcWr except CMtype</td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">CMType</td><td colspan="1" class="confluenceTd">Type of Concerto C Message</td><td colspan="1" class="confluenceTd"><p>random</p><p>(msg_type inside {CMD_RD_ATM,CMD_WR_ATM,CMD_SW_ATM,CMD_CMP_ATM} )</p></td><td colspan="1" class="confluenceTd">#Cover.DMI.Concerto.v3.0.AtomicType</td><td colspan="1" class="confluenceTd"><p>dmi_seq.svh</p><p>dmi_coverage.svh</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;"><span data-colorid="f6grep28mu" style="text-decoration: none;">ConcertoCProtocolArch.pdf </span><span data-colorid="wp6ss25s1h" style="text-decoration: none;">Sect.4.4</span></p></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="10" class="confluenceTd"><strong>CMDreq Body, </strong>Body will be same as NcWr except as below</td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd"><span data-colorid="twlymp9m8b" style="text-decoration: none;">Addr</span><p><br /></p></td><td colspan="1" class="confluenceTd">Address</td><td colspan="1" class="confluenceTd"><p>size aligned random address,</p><ul><li>CMD_RD_ATM,CMD_WR_ATM,CMD_SWP_ATM byte address aligned in the Data pkt to the outbound data size.</li><li>CMD_CMP_ATM the byte address must be aligned in the Data packet to the inbound data size, which is equivalent to half the outbound data size . The Compare and Swap data values are concatenated and the resulting data payload is aligned in the Data packet to the outbound data size.<br />The Compare data is always at the addressed byte location.The Swap data is always in the remaining half of the valid data,</li><li>For any given Compare data address, the Swap data address can be determined by inverting bit[n] in the Compare<br />data address where:<br />&bull; n = log2(Compare data size in bytes)</li></ul><p><br /></p></td><td colspan="1" class="confluenceTd"><p><span data-colorid="iow8zcv5zq" style="text-decoration: none;">#Cover.DMI.Concerto.v3.0.AtomicAddrMinMidMax</span></p><p><span data-colorid="vewuqfsiwg" style="text-decoration: none;"><span data-colorid="i9mmm2dhjt" style="text-decoration: none;">#Cover.DMI.Concerto.v3.0.AtomicAddrOffset</span></span></p><p><span data-colorid="y418qzkadi" style="text-decoration: none;"><span data-colorid="zzxi5yd1ls" style="text-decoration: none;">&nbsp;</span></span><span data-colorid="bdllxfkkpj" style="text-decoration: none;"><span data-colorid="u6f2r7ux65" style="text-decoration: none;">#Check.DMI.Concerto.v3.0.AtomicAddrDataAlignment</span></span></p></td><td colspan="1" class="confluenceTd"><p><span data-colorid="vc4zo9b5t9" style="text-decoration: none;">dmi_seq.svh</span></p><p><span data-colorid="nmu4japcgr" style="text-decoration: none;">dmi_coverage.svh</span></p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">CHI specs Sect 2.10.5</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd"><span data-colorid="e21xgi8k0r" style="text-decoration: none;">VZ</span></td><td colspan="1" class="confluenceTd"><span data-colorid="w9bqu4knsr" style="text-decoration: none;">Visibility ( coherent/System)</span></td><td colspan="1" class="confluenceTd"><span data-colorid="a9vtqt4a7x">=0</span></td><td colspan="1" class="confluenceTd"><span data-colorid="m11frqcjup" style="text-decoration: none;">#Cover.DMI.Concerto.v3.0.Atomicvisibility</span></td><td rowspan="2" class="confluenceTd"><p>dmi_seq.svh</p><p>dmi_coverage.svh</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td rowspan="2" class="confluenceTd"><span data-colorid="dy684yo38a" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.5.3.3.9</span></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">ST</td><td colspan="1" class="confluenceTd">storage type</td><td colspan="1" class="confluenceTd">=0</td><td colspan="1" class="confluenceTd"><span data-colorid="usqajlsmz0" style="text-decoration: none;">#Cover.DMI.Concerto.v3.0.AtomicST</span></td><td class="confluenceTd">Y</td><td class="confluenceTd">pass</td><td class="confluenceTd"><span data-colorid="r0c4acrty3" style="text-decoration: none;">1</span></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">MPF1</td><td colspan="1" class="confluenceTd">Used to carry ARGV for atomic opcode</td><td colspan="1" class="confluenceTd">random( ArgV[5:0] inside {0,1,2,3,4,5,6,7} )</td><td colspan="1" class="confluenceTd">#Cover.DMI.Concerto.v3.0.AtomicArgV</td><td rowspan="3" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;">dmi_seq.svh</p><p style="margin-left: 0.0px;text-align: left;"><span data-colorid="zq5v2ccdie" style="text-decoration: none;">dmi_coverage.svh</span></p><br /><br /></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span data-colorid="cngoeqhd3s" style="text-decoration: none;">ConcertoCProtocolArch.pdf Sect&nbsp; 4.5.3.4</span></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">Size</td><td colspan="1" class="confluenceTd">Access size in Bytes</td><td colspan="1" class="confluenceTd"><p>if(CMD_ATM_CMP) size = {2,4,8,16,32} bytes</p><p>else size = {1,2,4,8} bytes</p></td><td colspan="1" class="confluenceTd"><span data-colorid="bfqm7gukmz" style="text-decoration: none;">#Cover.DMI.Concerto.v3.0.Atomic_size</span></td><td class="confluenceTd"><span data-colorid="ihjdnxnvok" style="text-decoration: none;">Y</span></td><td class="confluenceTd">pass</td><td class="confluenceTd"><span data-colorid="omgeszd11x" style="text-decoration: none;">1</span></td><td colspan="1" class="confluenceTd"><span data-colorid="aw5480dtsx" style="text-decoration: none;">CHI specs Sect 2.10.5</span></td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><p style="margin-left: 0.0px;text-align: left;">&nbsp;&nbsp;</p><h5 style="text-decoration: none;text-align: left;margin-left: 0.0px;" id="DMIv3.0Testplan-4.1.4.1functionalcheck,Coverage"><span data-colorid="ylxpgcomw4" style="text-decoration: none;">4.1.4.1&nbsp;</span><strong style="text-decoration: none;text-align: left;margin-left: 0.0px;"> functional check, Coverage&nbsp;</strong></h5><div class="table-wrap"><table class="wrapped confluenceTable" style="text-decoration: none;text-align: left;margin-left: 0.0px;"><colgroup><col /><col /><col /><col /><col /><col /><col /><col /></colgroup><thead style="margin-left: 0.0px;"><tr style="margin-left: 0.0px;"><th style="text-align: left;" class="confluenceTh"><div class="tablesorter-header-inner">Scenario</div></th><th style="text-align: left;" class="confluenceTh"><div class="tablesorter-header-inner">Hash Tag</div></th><th colspan="1" style="text-align: left;" class="confluenceTh">where</th><th colspan="1" style="text-align: left;" class="confluenceTh">Done</th><th colspan="1" style="text-align: left;" class="confluenceTh">Status</th><th colspan="1" style="text-align: left;" class="confluenceTh">Priority</th><th colspan="1" style="text-align: left;" class="confluenceTh">Ref Doc</th><th colspan="1" style="text-align: left;" class="confluenceTh">Remarks</th></tr></thead><tbody style="margin-left: 0.0px;"><tr style="margin-left: 0.0px;"><td style="text-align: left;" class="confluenceTd">Atomic engine implemented to process the atomic operation</td><td style="text-align: left;" class="confluenceTd"><span data-colorid="dyv9xap7ax" style="text-decoration: none;">#Check.DMI.Concerto.v3.0.AtomicEngine</span></td><td rowspan="9" style="text-align: left;" class="confluenceTd"><span data-colorid="yc2tumqqsr" style="text-decoration: none;">dmi_scoreboard.svh</span></td><td colspan="1" style="text-align: left;" class="confluenceTd">Y</td><td colspan="1" style="text-align: left;" class="confluenceTd">pass</td><td colspan="1" style="text-align: left;" class="confluenceTd">1</td><td rowspan="7" style="text-align: left;" class="confluenceTd"><p><span data-colorid="dpce7awrkg" style="text-decoration: none;">CHI specs Sect 2.10.5</span>, 4.2.4</p><p>Micro Arch sect. 6.2.4.1.4.4<span class="legacy-color-text-default">&nbsp;</span>,&nbsp;&nbsp;</p></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td style="text-align: left;" class="confluenceTd">check if addr miss in Smc, then full cacheline read from AXI , processed and fill full cacheline</td><td style="text-align: left;" class="confluenceTd"><span data-colorid="lqesrvn0zm" style="text-decoration: none;">#Check.DMI.Concerto.v3.0.</span>AtomcMiss</td><td style="text-align: left;" class="confluenceTd">&nbsp;Y</td><td style="text-align: left;" class="confluenceTd"><span data-colorid="q4klegkhd9" style="text-decoration: none;">&nbsp;Pass</span></td><td style="text-align: left;" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" style="text-align: left;" class="confluenceTd"><p>check if addr hit in cache then it read the partial data, process and fill the partial data, if processed data is</p><p>different then cache Rd data</p></td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="g2l9g8uotq" style="text-decoration: none;">#Check.DMI.Concerto.v3.0.</span><span data-colorid="fuujpubukj" style="text-decoration: none;">AtomcHit</span></td><td style="text-align: left;" class="confluenceTd">Y</td><td style="text-align: left;" class="confluenceTd">Pass</td><td style="text-align: left;" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" style="text-align: left;" class="confluenceTd">Check that there is not DTR for atomic store</td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="vcjh3rj1mq" style="text-decoration: none;">#Check.DMI.Concerto.v3.0.NoDtrAtomicStore</span></td><td colspan="1" style="text-align: left;" class="confluenceTd">Y</td><td colspan="1" style="text-align: left;" class="confluenceTd">Pass</td><td colspan="1" style="text-align: left;" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">Check that original data from the addressed location sent in DTR to requestor for atomic load, atomic cmp, atomic swp</td><td colspan="1" class="confluenceTd"><span data-colorid="ibe568f27n" style="text-decoration: none;">#Check.DMI.Concerto.v3.0.DtrDataAtomicLdCmpSwp</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">Check that byte size of DTR for Atomic Cmp = (number of bytes of atomic cmd )/2</td><td colspan="1" class="confluenceTd"><span data-colorid="fh104ike2s" style="text-decoration: none;">#Check.DMI.Concerto.v3.0.DtrByteSizeAtomicCmp</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr style="margin-left: 0.0px;"><td colspan="1" class="confluenceTd">Cover all combination of atomic store and atomic load with Argv</td><td colspan="1" class="confluenceTd"><p><span data-colorid="l4cmhtqdux" style="text-decoration: none;">#Cover.DMI.Concerto.v3.0.AtomicStoreLoadArv</span></p><p><br /></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><p style="margin-left: 0.0px;text-align: left;">&nbsp; &nbsp;</p><h3 style="text-decoration: none;text-align: left;margin-left: 0.0px;" id="DMIv3.0Testplan-4.1.5Scratchpadmemory"><strong style="margin-left: 0.0px;">4.1.5 Scratchpad memory</strong></h3><p>DMI can be configured with or without cache at compile time.&nbsp; The cache inside the DMI can be configured to have N ways given to Scratchpad memory and rest to the cache memory (where N is greater than 0 and less than the number of ways in a set).</p><p>Scratchpad memory behaves same as a normal memory that has N addresses (where N = number of sets * number of scratchpad ways) on which write and read operations can happen. These addresses will be different than those of cache addresses and by using the address, it can be determined if it is scratchpad or cache address.</p><p>All the command types that can come to cache memory (described in the above sections 4.1.1 to 4.1.5) can come to the scratchpad memory as well.</p><h4 id="DMIv3.0Testplan-4.1.5.1Functionalchecks">4.1.5.1 Functional checks</h4><p>Note: The hashtags corresponding to some checks are at two plaecs.</p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><th class="confluenceTh">Checks</th><th class="confluenceTh">Hash Tag</th><th class="confluenceTh">Location</th><th colspan="1" class="confluenceTh">Done</th><th colspan="1" class="confluenceTh">Status</th><th colspan="1" class="confluenceTh">Priority</th><th class="confluenceTh">Ref Doc</th><th class="confluenceTh">Remarks</th></tr><tr><td colspan="1" class="confluenceTd"><p>Transactions with only Scratchpad address should go to SP control channel and not to Cache control channel</p></td><td colspan="1" class="confluenceTd">#Check.DMI.Concerto.v3.0.OnlySPTxnsOnSPCtrlChnl</td><td colspan="1" class="confluenceTd"><p>dmi_scoreboard.svh</p><p>and dmi_scb_txn.svh</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">DTW_NO_DATA and DTW_DATA_CLN to Scratchpad are always dropped</td><td colspan="1" class="confluenceTd">#Check.DMI.Concerto.v3.0.DropDtwNoDataAndDtwCln</td><td colspan="1" class="confluenceTd">dmi_scoreboard.svh</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span data-colorid="ctlc0szv9i" style="text-decoration: none;">CONC-4437</span></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">Coherent read/write (Dtw/Mrd) for same address should be ordered w.r.t. each other and non-coherent read/write for same address should be ordered w.r.t. each other.</td><td class="confluenceTd">#Check.DMI.Concerto.v3.0.OrderingCheckOnSPCtrlChnl</td><td class="confluenceTd">dmi_scoreboard.svh</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td class="confluenceTd"><span data-colorid="nt5xgwmrq1" style="text-decoration: none;">CONC-4597</span></td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>If an atomic req is pending for a Scratchpadline, then no other req can come with same Scratchpadline address until atomic write finishes(atomic write will happen through the fill data port, no fill control packet, if applicable)</p><p>If the atomic write is not required, then at the time read data comes out of the SP output channel, other transactions can come at SP control channel)</p></td><td class="confluenceTd">#Check.DMI.Concerto.v3.0.NoTxnWhenAtomicPending</td><td class="confluenceTd">dmi_scoreboard.svh</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td class="confluenceTd"><span data-colorid="be7b33us0e" style="text-decoration: none;">CONC-4437</span></td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">If a DtwMergeMrd transaction is received on SP control interface, then both sp_op_wr_data and sp_op_rd_data signals should be high</td><td class="confluenceTd">#Check.DMI.Concerto.v3.0.BothRdWrHighForDtwMrgMrd</td><td class="confluenceTd">dmi_scoreboard.svh</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><p>Checks on burst type and burst length signals of SP control interface (should match with the expected values)</p><p>Little tricky In case of DtwMrgMrd with weird wrap: burst length is full cacheline, more details on CONC-4511</p></td><td colspan="1" class="confluenceTd">#Check.DMI.Concerto.v3.0.SPCtrlBurstTypeAndLength</td><td colspan="1" class="confluenceTd">dmi_scoreboard.svh</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span data-colorid="ou7ilfpw3j" style="text-decoration: none;">CONC-4511</span></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><p>Checks on remaining SP control interface signals (beat, index, way, and data bank) that they should match with the matched transaction's corresponding attributes (calculated by testbench)</p></td><td colspan="1" class="confluenceTd">#Check.DMI.Concerto.v3.0.SPCtrlInterfaceSignals</td><td colspan="1" class="confluenceTd">dmi_scoreboard.svh</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><p>Checks on all SP write data interface signals (poison, byte enable, beat number and data) that they should match with the corresponding transaction's DTW (poison signal should be 0)</p><p>Little tricky In case of DtwMrgMrd with weird wrap, full cacheline needs to be written in Scratchpad, the beats which did not come in DTW, testbench creates those beats with byte enable set to 0, more details on CONC-4511</p></td><td colspan="1" class="confluenceTd">#Check.DMI.Concerto.v3.0.SPWrInterfaceSignals</td><td colspan="1" class="confluenceTd">dmi_scoreboard.svh</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><p>Checks on all SP output data interface signals (data, byte enable, poison) that they should match with the data (read from testbench's local scratchpad memory model)</p><p>For DtwMrgMrd, read data is always full cacheline</p></td><td colspan="1" class="confluenceTd">#Check.DMI.Concerto.v3.0.SPRdInterfaceSignals</td><td colspan="1" class="confluenceTd">dmi_scoreboard.svh</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span data-colorid="z1obqxg2j9" style="text-decoration: none;">CONC-4511</span></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">Checks on DTR interface signals (smi_dp_dbad, smi_data and smi_dp_be) that they should match with the data received at the SP output interface</td><td colspan="1" class="confluenceTd">#Check.DMI.Concerto.v3.0.DTRDataByteEnPoison</td><td colspan="1" class="confluenceTd">dmi_scoreboard.svh</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">Check that when all way are reserved for SP , atomic should not send to non-SP address</td><td colspan="1" class="confluenceTd"><span data-colorid="fe8frlzai4" style="text-decoration: none;">#Check</span><span data-colorid="gtqqr0yp8x" style="text-decoration: none;">.DMI.Concerto.v3.0.AtomicNonSPAllwayResSP</span></td><td colspan="1" class="confluenceTd"><span data-colorid="diow64rg43" style="text-decoration: none;">dmi_scoreboard.svh</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span data-colorid="kcsbs05yxz" style="text-decoration: none;">CONC-4790</span></td><td colspan="1" class="confluenceTd"><p style="list-style-type: none;"><span data-colorid="z58iv6vldh">&nbsp;</span></p></td></tr><tr><td colspan="1" class="confluenceTd">Access to cache and scrachpad consecutively</td><td colspan="1" class="confluenceTd">#Cover.DMI.Concerto.v3.0.spcacheaccess</td><td colspan="1" class="confluenceTd">dmi_scoreboard.svh</td><td colspan="1" class="confluenceTd">N</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">Access scratchpad edges</td><td colspan="1" class="confluenceTd">#Cover.DMI.Concerto.v3.0.spedges</td><td colspan="1" class="confluenceTd">dmi_scoreboard.svh</td><td colspan="1" class="confluenceTd">N</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><p><span data-colorid="t1q4jrxnoz">&nbsp;</span></p><h3 style="text-decoration: none;text-align: left;margin-left: 0.0px;" id="DMIv3.0Testplan-4.1.6WayPartition"><strong style="margin-left: 0.0px;">4.1.6 Way Partition</strong></h3><p><span data-colorid="aulcvskyvz">&nbsp;</span></p><p style="margin-left: 0.0px;text-align: left;">DMI can be configured with Smc and if nWayPartitioningRegisters&gt;0, then way can be reserved for AIU by configuring&nbsp; registers.it restrict the initiator <span data-colorid="hsh0sdiflh" style="text-decoration: none;">only to allocate to certain ways of the cache.</span></p><p style="margin-left: 0.0px;text-align: left;"><span data-colorid="fps0sty4zb" style="text-decoration: none;"><br /></span></p><h4 id="DMIv3.0Testplan-4.1.6.1Functionalchecksandcoverage">4.1.6.1 Functional checks and coverage&nbsp;</h4><p><span data-colorid="eqj909gks3">&nbsp;</span></p><div class="table-wrap"><table class="wrapped confluenceTable" style="text-decoration: none;text-align: left;margin-left: 0.0px;"><colgroup><col /><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><th style="text-align: left;" class="confluenceTh">Checks</th><th style="text-align: left;" class="confluenceTh">Hash Tag</th><th style="text-align: left;" class="confluenceTh">Location</th><th colspan="1" style="text-align: left;" class="confluenceTh">Done</th><th colspan="1" style="text-align: left;" class="confluenceTh">Status</th><th colspan="1" style="text-align: left;" class="confluenceTh">Priority</th><th style="text-align: left;" class="confluenceTh">Ref Doc</th><th style="text-align: left;" class="confluenceTh">Remarks</th></tr><tr><td colspan="1" class="confluenceTd">Configure reserved way randomly , none of two aiu should share same way</td><td colspan="1" class="confluenceTd">#<span data-colorid="cxgljzvw96" style="text-decoration: none;">Check</span><span data-colorid="mamyzd1hn4" style="text-decoration: none;">.DMI.Concerto.v3.0.AiuWayCollison</span></td><td rowspan="4" class="confluenceTd"><span data-colorid="bvrhm2p2zt" style="text-decoration: none;">dmi_scoreboard.svh</span><br /><br /><br /></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td rowspan="4" class="confluenceTd">Dmi MicroArch sect. 6.2.3.8</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">if none of the configured CSR match to incoming AIU then unreserved way will be used for it</td><td colspan="1" class="confluenceTd"><span data-colorid="z8mups1h4p" style="text-decoration: none;">#</span><span data-colorid="inkggqmfps" style="text-decoration: none;">Check</span><span data-colorid="d2x18ckg4b" style="text-decoration: none;">.DMI.Concerto.v3.0.NoWayResrve </span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><p>Check that for DTWreq Requester aiu = DtwReq.initiator_id, for DTW_MRG_MRD</p><p>aiu = dtw_req.mpf1.initiator_id</p></td><td colspan="1" class="confluenceTd"><p><span data-colorid="xmke338cht" style="text-decoration: none;">#</span><span data-colorid="f0waadoh6k" style="text-decoration: none;">Check</span><span data-colorid="v58clgh8ll" style="text-decoration: none;">.DMI.Concerto.v3.0.AiuIdDtwReq</span></p><p><span data-colorid="m8we7uawks" style="text-decoration: none;">#</span><span data-colorid="g2f7xx6vcv" style="text-decoration: none;">Check</span><span data-colorid="qie357fvpl" style="text-decoration: none;">.DMI.Concerto.v3.0.AiuIdDtwMrgMrd</span></p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;">check if aiu match any of the configured register then waybusy_vec == <span class="inline-comment-marker" data-ref="e6690fab-50f6-499e-aaea-6d2df60fa368">~configured_way</span></p></td><td colspan="1" style="text-align: left;" class="confluenceTd">#<span data-colorid="b88z3ib742" style="text-decoration: none;">Check</span><span data-colorid="q9tt8nkl5g" style="text-decoration: none;">.DMI.Concerto.v3.0.WayPartionWayBusyvec</span></td><td colspan="1" style="text-align: left;" class="confluenceTd">Y</td><td colspan="1" style="text-align: left;" class="confluenceTd">pass</td><td colspan="1" style="text-align: left;" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr></tbody></table></div><h3 style="text-decoration: none;text-align: left;margin-left: 0.0px;" id="DMIv3.0Testplan-4.1.7AddressTranslation"><strong style="margin-left: 0.0px;">4.1.7 Address Translation&nbsp;</strong></h3><p style="margin-left: 0.0px;text-align: left;">DMI&nbsp; Read/Write Address are relocated to physical address before sending out on the AXI bus</p><h4 style="margin-left: 0.0px;text-align: left;" id="DMIv3.0Testplan-4.1.7.1Functionalchecksandcoverage">4.1.7.1 Functional checks and coverage&nbsp;</h4><p style="margin-left: 0.0px;text-align: left;"><span data-colorid="gyjujhhbam">&nbsp;</span></p><div class="table-wrap"><table class="wrapped confluenceTable" style="text-decoration: none;text-align: left;margin-left: 0.0px;"><colgroup><col /><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><th style="text-align: left;" class="confluenceTh">Checks</th><th style="text-align: left;" class="confluenceTh">Hash Tag</th><th style="text-align: left;" class="confluenceTh">Location</th><th colspan="1" style="text-align: left;" class="confluenceTh">Done</th><th colspan="1" style="text-align: left;" class="confluenceTh">Status</th><th colspan="1" style="text-align: left;" class="confluenceTh">Priority</th><th style="text-align: left;" class="confluenceTh">Ref Doc</th><th style="text-align: left;" class="confluenceTh">Remarks</th></tr><tr><td colspan="1" style="text-align: left;" class="confluenceTd">Match AXI address is translating correctly as per configured register</td><td colspan="1" style="text-align: left;" class="confluenceTd">#<span data-colorid="fo23lp7l4k" style="text-decoration: none;">Check</span><span data-colorid="xza6b1lcxk" style="text-decoration: none;">.DMI.Concerto.v3.0.AddressTranlation</span></td><td rowspan="3" style="text-align: left;" class="confluenceTd"><span data-colorid="hfdp3633b4" style="text-decoration: none;">dmi_scoreboard.svh</span></td><td colspan="1" style="text-align: left;" class="confluenceTd">Y</td><td colspan="1" style="text-align: left;" class="confluenceTd">WIP</td><td colspan="1" style="text-align: left;" class="confluenceTd">1</td><td rowspan="3" style="text-align: left;" class="confluenceTd">Dmi MicroArch sect. 6.2.4.1.7</td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr><td colspan="1" style="text-align: left;" class="confluenceTd">Cover that all value of mask configured (0-15) <span data-colorid="xuz6vug19s" style="text-decoration: none;">DMIUATER</span></td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="vxu1k5f4jg" style="text-decoration: none;">#</span><span data-colorid="w7zf17n0yg" style="text-decoration: none;">Cover</span><span data-colorid="ib9wd46gj6" style="text-decoration: none;">.DMI.Concerto.v3.0.AddressTranlation</span>Maskbit</td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;">Cover all <span data-colorid="a09pk5sjii" style="text-decoration: none;">DMIURFAR</span> value match</p></td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="ge1tdpbvs5" style="text-decoration: none;">#</span><span data-colorid="id000ztvx3" style="text-decoration: none;">Cover</span><span data-colorid="zoxebtgak9" style="text-decoration: none;">.DMI.Concerto.v3.0.AddressTranlationFAR</span></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr></tbody></table></div><h3 style="text-decoration: none;text-align: left;margin-left: 0.0px;" id="DMIv3.0Testplan-4.1.8SmcPolicy"><strong style="margin-left: 0.0px;">4.1.8 Smc Policy&nbsp;</strong></h3><p style="margin-left: 0.0px;text-align: left;">DMI&nbsp; with Smc alloc policy &nbsp; can be controlled by CSR &nbsp;<span data-colorid="ent3zzut15" style="text-decoration: none;">SMCAPR if&nbsp;<span data-colorid="ahnd7z00g2" style="text-decoration: none;">DMIUSMCTCR</span>.AllocEn = 1,&nbsp;</span></p><p style="margin-left: 0.0px;text-align: left;"><span data-colorid="bo7zc3fwrj" style="text-decoration: none;"><br /></span></p><h4 style="margin-left: 0.0px;text-align: left;" id="DMIv3.0Testplan-4.1.8.1Functionalchecksandcoverage">4.1.8.1 Functional checks and coverage&nbsp;</h4><p style="margin-left: 0.0px;text-align: left;"><span data-colorid="p2nyh9osr7">&nbsp;</span></p><div class="table-wrap"><table class="wrapped confluenceTable" style="text-decoration: none;text-align: left;margin-left: 0.0px;"><colgroup><col /><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><th style="text-align: left;" class="confluenceTh">Checks</th><th style="text-align: left;" class="confluenceTh">Hash Tag</th><th style="text-align: left;" class="confluenceTh">Location</th><th colspan="1" style="text-align: left;" class="confluenceTh">Done</th><th colspan="1" style="text-align: left;" class="confluenceTh">Status</th><th colspan="1" style="text-align: left;" class="confluenceTh">Priority</th><th style="text-align: left;" class="confluenceTh">Ref Doc</th><th style="text-align: left;" class="confluenceTh">Remarks</th></tr><tr><td colspan="1" class="confluenceTd">Check if <span data-colorid="idpj2tokcc" style="text-decoration: none;">DMIUSMCTCR</span>.AllocEn = 0, none will allocate to Smc</td><td colspan="1" class="confluenceTd"><span data-colorid="mh3ba1j956" style="text-decoration: none;">#</span><span data-colorid="t4hfdt7nxy" style="text-decoration: none;">Check</span><span data-colorid="t5u8yjlgqi" style="text-decoration: none;">.DMI.Concerto.v3.0.</span>AllocDisbale</td><td rowspan="7" class="confluenceTd"><span data-colorid="j1avchfzl4" style="text-decoration: none;">dmi_scoreboard.svh</span><span data-colorid="lzn6qztg4o" style="text-decoration: none;">&nbsp;</span><span data-colorid="qkyca2ce8d" style="text-decoration: none;">&nbsp;</span><span data-colorid="e2jb9vthrd" style="text-decoration: none;">&nbsp;</span><span data-colorid="k39nbokaza" style="text-decoration: none;">&nbsp;</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td rowspan="7" class="confluenceTd">Dmi MicroArch sect. 6.2.3.9</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" style="text-align: left;" class="confluenceTd">Check if <span data-colorid="ruw2nfb03x" style="text-decoration: none;">SMCAPR</span><span data-colorid="yjhv8pvt4x">.TOFAllocDisable = 1 then cache allocation for writeUnique from CHI/ACE disabled </span></td><td colspan="1" style="text-align: left;" class="confluenceTd">Not supported in current version</td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="p9osuwz9ps" style="text-decoration: none;">Check&nbsp; if </span><span data-colorid="b5griza7ak" style="text-decoration: none;">SMCAPR</span><span data-colorid="m5s3coaf8m" style="text-decoration: none;">&nbsp;</span>.ClnWrAllocDisable = 1, this bit disable cache allocation for clean write , write clean dropped</td><td colspan="1" style="text-align: left;" class="confluenceTd"><span style="background-color: rgb(237,245,255);">&nbsp;</span><span data-colorid="k1tjrala8w" style="text-decoration: none;">#</span><span data-colorid="o518kx5lc8" style="text-decoration: none;">Check</span><span data-colorid="hx1u7z4reo" style="text-decoration: none;">.DMI.Concerto.v3.0.</span>WriteClnAllocDisable</td><td colspan="1" style="text-align: left;" class="confluenceTd">&nbsp;Y</td><td colspan="1" style="text-align: left;" class="confluenceTd">pass&nbsp;</td><td colspan="1" style="text-align: left;" class="confluenceTd">&nbsp;1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;"><span data-colorid="f177x9jf1w" style="text-decoration: none;">Check&nbsp; if </span><span data-colorid="avo1b60bje" style="text-decoration: none;">SMCAPR</span><span data-colorid="zwrlcxlp20" style="text-decoration: none;">&nbsp;</span><span data-colorid="x39gumkl2y" style="text-decoration: none;">.DtyWrAllocDisable = 1, this bit disable cache allocation for dty write , dty data written to system memory </span></p></td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="dddddurtzn" style="text-decoration: none;">#</span><span data-colorid="meb265agn1" style="text-decoration: none;">Check</span><span data-colorid="pswal8emh7" style="text-decoration: none;">.DMI.Concerto.v3.0.</span><span data-colorid="hqcobvhd57" style="text-decoration: none;">WriteDtyAllocDisable </span></td><td colspan="1" style="text-align: left;" class="confluenceTd">&nbsp;Y</td><td colspan="1" style="text-align: left;" class="confluenceTd">pass&nbsp;</td><td colspan="1" style="text-align: left;" class="confluenceTd">&nbsp;1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">Check <span data-colorid="p2ky10lc3d" style="text-decoration: none;">&nbsp;if </span><span data-colorid="te8fdx6zq0" style="text-decoration: none;">SMCAPR</span><span data-colorid="qwbpxhbvab" style="text-decoration: none;">&nbsp;</span><span data-colorid="o7b7abxpvg" style="text-decoration: none;">.RdAllocDisbale = 1, this bit disable all Rd allocation , </span></td><td colspan="1" class="confluenceTd"><span data-colorid="s4nqnrxlao" style="text-decoration: none;">#</span><span data-colorid="w19vpdj8h3" style="text-decoration: none;">Check</span><span data-colorid="wsd3y3eq2r" style="text-decoration: none;">.DMI.Concerto.v3.0.</span>RdAllocationDisable</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><span data-colorid="m5cihcgqn9" style="text-decoration: none;">Check </span><span data-colorid="h88qjz3na7" style="text-decoration: none;">&nbsp;if </span><span data-colorid="bfzyvatzpn" style="text-decoration: none;">SMCAPR</span><span data-colorid="t11ql8zewr" style="text-decoration: none;">&nbsp;</span><span data-colorid="h36fmd7t7q" style="text-decoration: none;">.WrAllocDisbale = 1, this bit disable all Wr allocation, cln will be dropped , Dty and Ptl will be written to system memory </span></td><td colspan="1" class="confluenceTd"><span data-colorid="u4lpmrqolg" style="text-decoration: none;">#</span><span data-colorid="o3rf7x1p4v" style="text-decoration: none;">Check</span><span data-colorid="mlo186mil0" style="text-decoration: none;">.DMI.Concerto.v3.0.</span>WrAllocationDisbale</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">cover all bit of <span data-colorid="klic032c7k" style="text-decoration: none;">&nbsp;</span><span data-colorid="vphy0isg53" style="text-decoration: none;">SMCAPR</span><span data-colorid="qpv6nevp4p" style="text-decoration: none;">&nbsp;</span> toggle with <span data-colorid="rs7voh57dl" style="text-decoration: none;">&nbsp;</span><span data-colorid="twjvcpazz0" style="text-decoration: none;">DMIUSMCTCR</span><span data-colorid="po3mcxgscv" style="text-decoration: none;">.AllocEn = 1</span></td><td colspan="1" class="confluenceTd">#Cover.<span data-colorid="ghlwx8ptlc" style="text-decoration: none;">DMI.Concerto.v3.0.</span>CmcPolicyToggle</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><h3 id="DMIv3.0Testplan-4.1.9AXIbus."><span data-colorid="kb0sagedh2" style="text-decoration: none;">4.1.9&nbsp; <span class="inline-comment-marker" data-ref="14babc74-bbdc-49aa-ba6f-443e2c0a49f0">AXI bus</span>&nbsp; .</span></h3><p><span data-colorid="ajgu7itl0z" style="text-decoration: none;">&nbsp; &nbsp; &nbsp; &nbsp; ARM protocol assertion integrated at AXI interface for ARM protocol&nbsp; AXI4 compliance,&nbsp; implementation specific check as below.</span></p><h4 id="DMIv3.0Testplan-4.1.9.1functionalcheckandcoverage">4.1.9.1 functional check and coverage</h4><p><span data-colorid="mft6pghcsf" style="text-decoration: none;">&nbsp;</span></p><div class="table-wrap"><table class="wrapped confluenceTable" style="text-decoration: none;text-align: left;margin-left: 0.0px;"><colgroup><col /><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><th style="text-align: left;" class="confluenceTh">Checks</th><th style="text-align: left;" class="confluenceTh">Hash Tag</th><th style="text-align: left;" class="confluenceTh">Location</th><th colspan="1" style="text-align: left;" class="confluenceTh">Done</th><th colspan="1" style="text-align: left;" class="confluenceTh">Status</th><th colspan="1" style="text-align: left;" class="confluenceTh">Priority</th><th style="text-align: left;" class="confluenceTh">Ref Doc</th><th style="text-align: left;" class="confluenceTh">Remarks</th></tr><tr><td colspan="1" class="confluenceTd"><strong>AXI Read</strong></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td style="text-align: left;" class="confluenceTd">Check that araddr is sent to read matching any of the Read Expected</td><td style="text-align: left;" class="confluenceTd"><span data-colorid="xvhfdedibt" style="text-decoration: none;">#Check.DMI.Concerto.v3.0.Araddr</span></td><td style="text-align: left;" class="confluenceTd"><span data-colorid="tuuyj1ov61" style="text-decoration: none;">Y</span></td><td style="text-align: left;" class="confluenceTd"><span data-colorid="h1ab4v588h" style="text-decoration: none;">Pass</span></td><td class="confluenceTd">1</td><td style="text-align: left;" class="confluenceTd"><span data-colorid="xe425v05uv" style="text-decoration: none;">DMI MicroArch Sect.</span>5.2.6</td><td style="text-align: left;" class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">Check that smi_ns bit sent in arprot[1] bit</td><td class="confluenceTd">#<span data-colorid="l7vzi7zt9j" style="text-decoration: none;">Check.DMI.Concerto.v3.0.arsecurity</span></td><td class="confluenceTd">Y</td><td class="confluenceTd">Pass</td><td class="confluenceTd">1</td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">Check that smi_pr bit sent in arport[0] bit</td><td class="confluenceTd"><span data-colorid="hclmqfrtke" style="text-decoration: none;">#</span><span data-colorid="tejdg6fjaa" style="text-decoration: none;">Check.DMI.Concerto.v3.0.arprivilege</span></td><td class="confluenceTd">Y</td><td class="confluenceTd">Pass</td><td class="confluenceTd">1</td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">check that arlen as per smi_size received in MrdReq = 0 or (2**smi_size)/wData-1</td><td class="confluenceTd"><span data-colorid="gcixyyod9u" style="text-decoration: none;">#</span><span data-colorid="a34usf9jus" style="text-decoration: none;">Check.DMI.Concerto.v3.0.arlen</span></td><td class="confluenceTd"><span data-colorid="vifdfnksnn" style="text-decoration: none;">Y</span></td><td class="confluenceTd"><span data-colorid="nohoea8njv" style="text-decoration: none;">Pass</span></td><td class="confluenceTd">1</td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">Check that arsize = $clog(wdata/8)</td><td class="confluenceTd"><span data-colorid="e3seamrh1l" style="text-decoration: none;">#</span><span data-colorid="gcxs60iq3g" style="text-decoration: none;">Check.DMI.Concerto.v3.0.arsize</span></td><td class="confluenceTd"><span data-colorid="nxt6s5eovl" style="text-decoration: none;">Y</span></td><td class="confluenceTd"><span data-colorid="iudh05f4ty" style="text-decoration: none;">Pass</span></td><td class="confluenceTd">1</td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">check that arburst WRAP for arlen &gt;0 else INCR</td><td class="confluenceTd"><span data-colorid="x1dqr1jfxp" style="text-decoration: none;">#</span><span data-colorid="e6u8yoslt3" style="text-decoration: none;">Check.DMI.Concerto.v3.0.arburst</span></td><td class="confluenceTd"><span data-colorid="ug1qw7p0xr" style="text-decoration: none;">Y</span></td><td class="confluenceTd"><span data-colorid="kfaljq1jef" style="text-decoration: none;">Pass</span></td><td class="confluenceTd">1</td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">check that arcache = 'b0010</td><td class="confluenceTd"><span data-colorid="ej5h94v7jn" style="text-decoration: none;">#</span><span data-colorid="hloyfju0vz" style="text-decoration: none;">Check.DMI.Concerto.v3.0.arcache</span></td><td class="confluenceTd">Y</td><td class="confluenceTd">Pass</td><td class="confluenceTd">1</td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">check arqos = smi_qos if enabled</td><td class="confluenceTd"><span data-colorid="nulj38szge" style="text-decoration: none;">#</span><span data-colorid="q0m7m3dtor" style="text-decoration: none;">Check.DMI.Concerto.v3.0.arqos</span></td><td class="confluenceTd"><br /></td><td class="confluenceTd">WIP</td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">Check aruser = Ndp smi_user if wuser&gt;0</td><td colspan="1" class="confluenceTd"><span data-colorid="ah294fak0c" style="text-decoration: none;">#</span><span data-colorid="vsfwdz51we" style="text-decoration: none;">Check.DMI.Concerto.v3.0.aruser</span></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;">Check if <span class="inline-comment-marker" data-ref="942aa4d0-c0f9-40a3-8343-34d211cd077b">arrsp=</span> 'b10,'b11 then it will propagate as poison bit in cache or dbad in DTR</p></td><td colspan="1" style="text-align: left;" class="confluenceTd"><span data-colorid="a0u3aae3a4" style="text-decoration: none;">#</span><span data-colorid="xxf93h050c" style="text-decoration: none;">Check.DMI.Concerto.v3.0.RrespErr</span></td><td colspan="1" style="text-align: left;" class="confluenceTd"><p style="margin-left: 0.0px;">Y</p></td><td colspan="1" style="text-align: left;" class="confluenceTd">Pass</td><td colspan="1" style="text-align: left;" class="confluenceTd">1</td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><strong><span class="inline-comment-marker" data-ref="5a059b9b-4c4c-4bc5-a841-4727ce2d31c3">AXI Write</span></strong></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">Check that awaddr is sent to read matching any of the write Expected</td><td colspan="1" class="confluenceTd"><span data-colorid="pwf134cdiy" style="text-decoration: none;">#Check.DMI.Concerto.v3.0.Awaddr</span></td><td colspan="1" class="confluenceTd"><span data-colorid="j778njk6y4" style="text-decoration: none;">Y</span></td><td colspan="1" class="confluenceTd"><span data-colorid="mfyuxv3h1z" style="text-decoration: none;">Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">Check that smi_ns bit sent in awprot[1] bit</td><td class="confluenceTd">#<span data-colorid="t29srvawc6" style="text-decoration: none;">Check.DMI.Concerto.v3.0.awsecurity</span></td><td class="confluenceTd">Y</td><td class="confluenceTd">Pass</td><td class="confluenceTd">1</td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">Check that smi_pr bit sent in awport[0] bit</td><td class="confluenceTd"><span data-colorid="iyjt1akrdr" style="text-decoration: none;">#</span><span data-colorid="c3j59ja1um" style="text-decoration: none;">Check.DMI.Concerto.v3.0.awprivilege</span></td><td class="confluenceTd">Y</td><td class="confluenceTd">Pass</td><td class="confluenceTd">1</td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">check that awlen as per smi_size received in Wr Req = 0 or (2**smi_size)/wData-1</td><td class="confluenceTd"><span data-colorid="ihrz112wqd" style="text-decoration: none;">#</span><span data-colorid="mh3syrpnrl" style="text-decoration: none;">Check.DMI.Concerto.v3.0.awlen</span></td><td class="confluenceTd"><span data-colorid="r69te4uzme" style="text-decoration: none;">Y</span></td><td class="confluenceTd"><span data-colorid="iqhovdqfur" style="text-decoration: none;">Pass</span></td><td class="confluenceTd">1</td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">Check that awsize = $clog(wdata/8)</td><td class="confluenceTd"><span data-colorid="wqha9cuncb" style="text-decoration: none;">#</span><span data-colorid="msid9k18nb" style="text-decoration: none;">Check.DMI.Concerto.v3.0.awsize</span></td><td class="confluenceTd"><span data-colorid="fgloquw53m" style="text-decoration: none;">Y</span></td><td class="confluenceTd"><span data-colorid="vf5nd9lhfs" style="text-decoration: none;">Pass</span></td><td class="confluenceTd">1</td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">check that awburst WRAP for awlen &gt;0 else INCR</td><td class="confluenceTd"><span data-colorid="qyij2cby2p" style="text-decoration: none;">#</span><span data-colorid="tr2g6h39hg" style="text-decoration: none;">Check.DMI.Concerto.v3.0.awburst</span></td><td class="confluenceTd"><span data-colorid="ylw8anr0nu" style="text-decoration: none;">Y</span></td><td class="confluenceTd"><span data-colorid="oc5poqfdzd" style="text-decoration: none;">Pass</span></td><td class="confluenceTd">1</td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">Check awlock =0</td><td colspan="1" class="confluenceTd"><span data-colorid="dl5eabitc3" style="text-decoration: none;">#</span><span data-colorid="go5j553n6b" style="text-decoration: none;">Check.DMI.Concerto.v3.0.awlock</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">check that awcache = 'b0010</td><td class="confluenceTd"><span data-colorid="xvg0x2eopr" style="text-decoration: none;">#</span><span data-colorid="cx9np577nx" style="text-decoration: none;">Check.DMI.Concerto.v3.0.awcache</span></td><td class="confluenceTd">Y</td><td class="confluenceTd">Pass</td><td class="confluenceTd">1</td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">check awqos = smi_qos if enabled</td><td class="confluenceTd"><span data-colorid="xgqutijkug" style="text-decoration: none;">#</span><span data-colorid="mubq4wh2eu" style="text-decoration: none;">Check.DMI.Concerto.v3.0.awqos</span></td><td class="confluenceTd">Y</td><td class="confluenceTd">Pass</td><td class="confluenceTd">1</td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">check awregion = 0</td><td colspan="1" class="confluenceTd"><span data-colorid="wrpl8wxly8" style="text-decoration: none;">#</span><span data-colorid="yflnw39tvy" style="text-decoration: none;">Check.DMI.Concerto.v3.0.awregion</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">Check awuser = Ndp smi_user&nbsp; if wuser&gt;0</td><td colspan="1" class="confluenceTd"><span data-colorid="api18milfp" style="text-decoration: none;">#</span><span data-colorid="s7y55fwnno" style="text-decoration: none;">Check.DMI.Concerto.v3.0.awuser</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">Check data integrity check for wdata</td><td colspan="1" class="confluenceTd">#<span data-colorid="j3twi6uisg" style="text-decoration: none;">&nbsp;</span><span data-colorid="e72epkp9zq" style="text-decoration: none;">Check.DMI.Concerto.v3.0.wdata</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">Check if(isEvict)wuser = 0 else = dtw_req.smi_ndp_aux</td><td colspan="1" class="confluenceTd"><span data-colorid="ywnutxqlj0" style="text-decoration: none;">#</span><span data-colorid="je7qh3eov5" style="text-decoration: none;">&nbsp;</span><span data-colorid="akqlz9n9yc" style="text-decoration: none;">Check.DMI.Concerto.v3.0.wuser</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">check if bresp = 'b10,'b11 then it will log as uncorrectable error with addr</td><td colspan="1" class="confluenceTd"><span data-colorid="zq68vl9zja" style="text-decoration: none;">#</span><span data-colorid="wrdvydxqtp" style="text-decoration: none;">Check.DMI.Concerto.v3.0.brespErr</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><p><span data-colorid="yk4yf055lq" style="text-decoration: none;">&nbsp;</span></p><h3 style="text-decoration: none;text-align: left;margin-left: 0.0px;" id="DMIv3.0Testplan-4.1.10DATAAdeptCheck"><strong style="margin-left: 0.0px;">4.1.10&nbsp; DATA Adept Check&nbsp;</strong></h3><p>DMI&nbsp; implement Data Adept as per sys arch section 6.2</p><h4 style="margin-left: 0.0px;text-align: left;" id="DMIv3.0Testplan-4.1.10.1Functionalchecksandcoverage">4.1.10.1 Functional checks and coverage&nbsp;</h4><p><span data-colorid="p44z4ga945" style="text-decoration: none;">&nbsp;</span></p><div class="table-wrap"><table class="wrapped confluenceTable" style="text-decoration: none;text-align: left;margin-left: 0.0px;"><colgroup><col /><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><th style="text-align: left;" class="confluenceTh">Checks</th><th style="text-align: left;" class="confluenceTh">Hash Tag</th><th style="text-align: left;" class="confluenceTh">Location</th><th colspan="1" style="text-align: left;" class="confluenceTh">Done</th><th colspan="1" style="text-align: left;" class="confluenceTh">Status</th><th colspan="1" style="text-align: left;" class="confluenceTh">Priority</th><th style="text-align: left;" class="confluenceTh">Ref Doc</th><th style="text-align: left;" class="confluenceTh">Remarks</th></tr><tr><td colspan="1" class="confluenceTd"><p>Cover all combination of Initiator of AIU and DMI for all RD/Wr cmd (NonCMOs)</p><p>128bit DMI x(AIU = 64bit,128bit, 256bit) x Datasize(1,2,4,8,16,32,64)x(all possible beat aligned)</p><p>256bit DMI x(AIU = 64 bit,128bit,256bit) x Datasize(1,2,4,8,16,32,64)x(all possible beat aligned)</p></td><td colspan="1" class="confluenceTd"><p><span data-colorid="upk6tcdhi8" style="text-decoration: none;">#</span><span data-colorid="kr1szs0o03" style="text-decoration: none;">Check.DMI.Concerto.v3.0.DataAdept</span></p><p><span data-colorid="g75qxdc7jg" style="text-decoration: none;"><span data-colorid="qams7ux93x" style="text-decoration: none;">#</span><span data-colorid="tjtut7ni0s" style="text-decoration: none;">Cover.DMI.Concerto.v3.0.DataAdept</span></span></p></td><td colspan="1" class="confluenceTd">dmi_coverage.svh</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">Sys Arch 6.2</td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><h3 id="DMIv3.0Testplan-4.1.10PMAVerification"><span data-colorid="ggfldxu2il" style="text-decoration: none;">&nbsp;<span data-colorid="ii92ntxbn9" style="text-decoration: none;">4.1.10&nbsp; PMA&nbsp; Verification&nbsp;</span></span></h3><p><span data-colorid="kz5ac9cgy9" style="text-decoration: none;"><span data-colorid="lw7ozp4lhj" style="text-decoration: none;">&nbsp; <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16777417/Q+Channel+v3.0+Testplan" data-linked-resource-id="16777417" data-linked-resource-version="69" data-linked-resource-type="page">Q Channel v3.0 Testplan</a></span></span></p><h3 id="DMIv3.0Testplan-4.1.11ResiliencyVerification"><span data-colorid="l2dtg3wlp2" style="text-decoration: none;"><span data-colorid="mhhn259jg3" style="text-decoration: none;"><span data-colorid="v7itdftk57" style="text-decoration: none;">&nbsp;4.1.11&nbsp; Resiliency&nbsp; Verification</span></span></span></h3><p><span data-colorid="mv6t0txjkc" style="text-decoration: none;"><span data-colorid="bo10y2upcq" style="text-decoration: none;"><span data-colorid="sbo5juenel" style="text-decoration: none;">&nbsp; <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16777284/Ncore+v3.0+Resilience+Testplan" data-linked-resource-id="16777284" data-linked-resource-version="34" data-linked-resource-type="page">Ncore v3.0 Resilience Testplan</a></span></span></span></p><p><span data-colorid="u11b16o7e7" style="text-decoration: none;"><span data-colorid="c3cfhzkkxx" style="text-decoration: none;"><span data-colorid="q3600zd5fb" style="text-decoration: none;"><br /></span></span></span></p><h3 id="DMIv3.0Testplan-4.2Micro-ArchitecturalFeatures">4.2 Micro-Architectural Features</h3><h4 id="DMIv3.0Testplan-4.2.1FeatureA">4.2.1 Feature A</h4><div class="table-wrap"><table class="wrapped confluenceTable"><thead><tr><th class="confluenceTh"><div class="tablesorter-header-inner">Scenario</div></th><th class="confluenceTh"><div class="tablesorter-header-inner">Hash Tag</div></th><th class="confluenceTh"><div class="tablesorter-header-inner">Implemented?</div></th></tr></thead><tbody><tr><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr></tbody></table></div><h4 id="DMIv3.0Testplan-4.2.2FeatureB">4.2.2 Feature B</h4><div class="table-wrap"><table class="wrapped confluenceTable"><thead><tr><th class="confluenceTh"><div class="tablesorter-header-inner">Scenario</div></th><th class="confluenceTh"><div class="tablesorter-header-inner">Hash Tag</div></th><th class="confluenceTh"><div class="tablesorter-header-inner">Implemented?</div></th></tr></thead><tbody><tr><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><h2 id="DMIv3.0Testplan-5AdvancedCoverage(Crossofmulti-features,Timingsensitivescenariostohit,etc)">5 Advanced Coverage (Cross of multi-features, Timing sensitive scenarios to hit, etc)</h2><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /></colgroup><thead><tr><th class="confluenceTh"><div class="tablesorter-header-inner">Scenario</div></th><th class="confluenceTh"><div class="tablesorter-header-inner">Hash Tag</div></th><th colspan="1" class="confluenceTh">Done</th><th colspan="1" class="confluenceTh">Status</th><th colspan="1" class="confluenceTh">Priority</th><th class="confluenceTh"><div class="tablesorter-header-inner">Implemented?</div></th></tr></thead><tbody><tr><td class="confluenceTd">Cover addr collision for all type of Txn</td><td class="confluenceTd"><span data-colorid="dc2zqhiwb9" style="text-decoration: none;">#cover</span><span data-colorid="air531wqlw" style="text-decoration: none;">.DMI.Concerto.v3.0.AddrCollisionAllTxn</span></td><td colspan="1" class="confluenceTd">No</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">1</td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><h2 id="DMIv3.0Testplan-6Clock/Reset">6 Clock/Reset</h2><p><br /></p><div class="table-wrap"><table class="wrapped confluenceTable"><thead><tr><th class="confluenceTh"><div class="tablesorter-header-inner">Scenario</div></th><th class="confluenceTh"><div class="tablesorter-header-inner">Hash Tag</div></th><th class="confluenceTh"><div class="tablesorter-header-inner">Implemented?</div></th></tr></thead><tbody><tr><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><h2 id="DMIv3.0Testplan-7Performance(LatencyandBandwidth)">7 Performance (Latency and Bandwidth)</h2><div class="table-wrap"><table class="wrapped confluenceTable"><thead><tr><th class="confluenceTh"><div class="tablesorter-header-inner">Scenario</div></th><th class="confluenceTh"><div class="tablesorter-header-inner">Hash Tag</div></th><th class="confluenceTh"><div class="tablesorter-header-inner">Final performance number</div></th><th class="confluenceTh"><div class="tablesorter-header-inner">Implemented</div></th></tr></thead><tbody><tr><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><p><br /></p><h2 id="DMIv3.0Testplan-8Errors">8 Errors</h2><p><br /></p><div class="table-wrap"><table class="wrapped confluenceTable"><thead><tr><th class="confluenceTh"><div class="tablesorter-header-inner">Scenario</div></th><th class="confluenceTh"><div class="tablesorter-header-inner">Hash Tag</div></th><th class="confluenceTh"><div class="tablesorter-header-inner">Implemented?</div></th></tr></thead><tbody><tr><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><h2 id="DMIv3.0Testplan-9PowerManagement">9 Power Management</h2><p><br /></p><div class="table-wrap"><table class="wrapped confluenceTable"><thead><tr><th class="confluenceTh"><div class="tablesorter-header-inner">Scenario</div></th><th class="confluenceTh"><div class="tablesorter-header-inner">Hash Tag</div></th><th class="confluenceTh"><div class="tablesorter-header-inner">Implemented?</div></th></tr></thead><tbody><tr><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><h2 id="DMIv3.0Testplan-10CSR">10 CSR&nbsp;</h2><p><br /></p><div class="table-wrap"><table class="wrapped confluenceTable"><tbody><tr><th class="confluenceTh">Register</th><th class="confluenceTh"><p>Register Description</p></th><th colspan="1" class="confluenceTh">Register fields</th><th colspan="1" class="confluenceTh">Corresponding tests</th><th colspan="1" class="confluenceTh">Done</th><th colspan="1" class="confluenceTh">status</th><th colspan="1" class="confluenceTh">Priority</th></tr><tr><td class="confluenceTd">IDR0</td><td class="confluenceTd">DMIUIdentification Register&nbsp;</td><td colspan="1" class="confluenceTd"><p>RPN</p><p>NRRI</p><p>NUnitId</p><p>Valid</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">1</td></tr><tr><td class="confluenceTd">FUIDR0</td><td class="confluenceTd">DMIUFabric Unit Identification Register</td><td colspan="1" class="confluenceTd">FUnitId</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">1</td></tr><tr><td class="confluenceTd">TAR0</td><td class="confluenceTd">DMIUTransaction Activity Register</td><td colspan="1" class="confluenceTd">TransActv</td><td colspan="1" class="confluenceTd">&nbsp;dmi_trans_actv_test</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td></tr><tr><td class="confluenceTd">SMCTCR0</td><td class="confluenceTd">DMIUSystem Memory Cache Control Register</td><td colspan="1" class="confluenceTd"><p>LookupEn</p><p>AllocEn</p></td><td colspan="1" class="confluenceTd">dmi_lookup_alloc_en_test</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td></tr><tr><td class="confluenceTd">SMCTAR0</td><td class="confluenceTd">DMIUSystem Memory Cache Transaction Activity Register</td><td colspan="1" class="confluenceTd"><p>EvictActive</p><p>AllocActive</p></td><td colspan="1" class="confluenceTd"><span data-colorid="m6nl0jka1h" style="text-decoration: none;">dmi_trans_actv_test</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td></tr><tr><td colspan="1" class="confluenceTd">SMCAPR0</td><td colspan="1" class="confluenceTd">DMIU System Memory Cache Allocation Policy Register</td><td colspan="1" class="confluenceTd"><p>TOFAllocDisable</p><p>ClnWrAllocDisable</p><p>DtyWrAllocDisable</p><p>RdAllocDisable</p><p>WrAllocDisable</p></td><td colspan="1" class="confluenceTd">it is randomly configured</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">1</td></tr><tr><td class="confluenceTd">SMCMCR0</td><td class="confluenceTd">DMIUSystem Memory Cache Maintenance Control Register</td><td colspan="1" class="confluenceTd"><p>MntOp</p><p>ArrayId</p><p>SecAttr</p></td><td rowspan="5" class="confluenceTd"><p><span data-colorid="s3ainrhda2" style="text-decoration: none;">dmi_csr_flush_per_index_way_test</span><br /><br /><span data-colorid="yz3t2pk1y4" style="text-decoration: none;">dmi_csr_rand_all_type_flush_test</span><br /><br /></p><p><br /></p></td><td rowspan="5" class="confluenceTd">Y<br /><br /><br /><br /><br /></td><td rowspan="5" class="confluenceTd">WIP<br /><br /><br /><br /><br /></td><td colspan="1" class="confluenceTd">1</td></tr><tr><td class="confluenceTd">SMCMAR0</td><td class="confluenceTd">DMIUSystem Memory Cache Maintenance Activity Register</td><td colspan="1" class="confluenceTd">MntOpActv</td><td colspan="1" class="confluenceTd">1</td></tr><tr><td class="confluenceTd">SMCMLR0</td><td class="confluenceTd">DMIUSystem Memory Cache Maintenance Location Register 0</td><td colspan="1" class="confluenceTd"><p>MntSet</p><p>MntWay</p><p>MntWord</p></td><td colspan="1" class="confluenceTd">1</td></tr><tr><td class="confluenceTd">CMCMLR1</td><td class="confluenceTd">DMIUSystem Memory Cache Maintenance Location Register 1</td><td colspan="1" class="confluenceTd"><p>MntAddr</p><p>MntRange</p></td><td colspan="1" class="confluenceTd">1</td></tr><tr><td class="confluenceTd">SMCMDR</td><td class="confluenceTd">DMIUSystem Memory Cache Maintenance Data Register</td><td colspan="1" class="confluenceTd">MntData</td><td colspan="1" class="confluenceTd">1</td></tr><tr><td class="confluenceTd">SMCSPBR0</td><td class="confluenceTd">DMIUSystem Memory Cache Scratchpad Base Address Register 0</td><td colspan="1" class="confluenceTd">ScPadBaseAddr</td><td rowspan="4" class="confluenceTd">dmi_csr_init_seq<br /><br /><br /></td><td rowspan="4" class="confluenceTd"><br /><br />Y<br /><br /></td><td rowspan="4" class="confluenceTd"><br /><br />WIP<br /><br /></td><td colspan="1" class="confluenceTd">1</td></tr><tr><td class="confluenceTd">SMCSPBR1</td><td class="confluenceTd">DMIUSystem Memory Cache Scratchpad Base Address Register 2</td><td colspan="1" class="confluenceTd">ScPadBaseAddrHi</td><td colspan="1" class="confluenceTd">1</td></tr><tr><td class="confluenceTd">CMCSPCR0</td><td class="confluenceTd">DMIUSystem Memory Cache Scratchpad Configuration Register 0</td><td colspan="1" class="confluenceTd"><p>ScPadEn</p><p>NumScPadWays</p></td><td colspan="1" class="confluenceTd">1</td></tr><tr><td class="confluenceTd">CMCSPCR1</td><td class="confluenceTd">DMIUSystem Memory Cache Scratchpad Configuration Register 1</td><td colspan="1" class="confluenceTd">ScPadSize</td><td colspan="1" class="confluenceTd">1</td></tr><tr><td class="confluenceTd">CECR</td><td class="confluenceTd">DMIUCorrectable Error Control Register</td><td colspan="1" class="confluenceTd"><p>ErrDetEn</p><p>ErrIntEn</p><p>ErrThreshold</p></td><td colspan="1" class="confluenceTd"><p>dmi_csr_dmicecr_errDetEn_seq</p><p>dmi_csr_dmicecr_errInt_seq</p><p>dmi_csr_dmicecr_errThd_seq</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td></tr><tr><td class="confluenceTd">CESR</td><td class="confluenceTd">DMIU Correctable Error Status Register</td><td colspan="1" class="confluenceTd"><p>ErrVld</p><p>ErrType</p><p>ErrInfo</p></td><td colspan="1" class="confluenceTd"><p>dmi_csr_dmicesr_rstNoVld_seq1</p><p>dmi_csr_dmicesr_rstNoVld_seq2</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td></tr><tr><td class="confluenceTd">CELR0</td><td class="confluenceTd">DMIUCorrectable Error Location Registers 0</td><td colspan="1" class="confluenceTd"><p>ErrEntry</p><p>ErrWay</p><p>ErrWord</p></td><td colspan="1" class="confluenceTd"><p>dmi_csr_elr_seq</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td></tr><tr><td class="confluenceTd">CELR1</td><td class="confluenceTd">DMIU Correctable Error Location Registers 1</td><td colspan="1" class="confluenceTd">ErrAddr</td><td colspan="1" class="confluenceTd">dmi_csr_elr_seq</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td></tr><tr><td class="confluenceTd">CESAR</td><td class="confluenceTd">DMIU Correctable Error Status Alias Register</td><td colspan="1" class="confluenceTd"><p>ErrVld</p><p>ErrType</p><p>ErrInfo</p></td><td colspan="1" class="confluenceTd"><p>dmi_csr_dmicesar_seq</p><p><br /></p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td></tr><tr><td rowspan="3" class="confluenceTd">UEDR</td><td rowspan="3" class="confluenceTd">DMIU Uncorrectable Error Control Register</td><td colspan="1" class="confluenceTd"><p>ProtErrDetEn</p></td><td colspan="1" class="confluenceTd">dmi_csr_dmiuecr_sw_write_seq</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td></tr><tr><td colspan="1" class="confluenceTd">MemErrDetEn</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">TransErrDetEn</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td rowspan="3" class="confluenceTd">UEIR<br /><br /></td><td rowspan="3" class="confluenceTd">DMIU Uncorrectable Error Interrupt Register<br /><br /></td><td colspan="1" class="confluenceTd">ProtErrIntEn</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">1</td></tr><tr><td colspan="1" class="confluenceTd">MemErrIntEn</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">1</td></tr><tr><td colspan="1" class="confluenceTd">TransErrIntEn</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">1</td></tr><tr><td colspan="1" class="confluenceTd">UESR</td><td colspan="1" class="confluenceTd">DMIU Uncorrectable Error status Register</td><td colspan="1" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;">ErrVld</p><p style="margin-left: 0.0px;text-align: left;">ErrType</p><p style="margin-left: 0.0px;text-align: left;">ErrInfo</p></td><td colspan="1" class="confluenceTd"><span data-colorid="dnqh4mcw26" style="text-decoration: none;">dmi_csr_dmiuedr_MemErrDetEn_seq</span></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td></tr><tr><td class="confluenceTd">UELR0</td><td class="confluenceTd">DMIUUncorrectable Error Location Registers 0</td><td colspan="1" class="confluenceTd"><p>ErrEntry</p><p>ErrWay</p><p>ErrWord</p></td><td colspan="1" class="confluenceTd"><p>dmi_csr_elr_seq</p></td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td></tr><tr><td class="confluenceTd">UELR1</td><td class="confluenceTd">DMIU Uncorrectable Error Location Registers 1</td><td colspan="1" class="confluenceTd">ErrAddr</td><td colspan="1" class="confluenceTd">dmi_csr_elr_seq</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td></tr><tr><td class="confluenceTd">UESAR</td><td class="confluenceTd">DMIU Uncorrectable Error Status Alias Register</td><td colspan="1" class="confluenceTd"><p>ErrVld</p><p>ErrType</p><p>ErrInfo</p></td><td colspan="1" class="confluenceTd">dmi_csr_dmiuesar_seq</td><td colspan="1" class="confluenceTd">Y</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td></tr><tr><td class="confluenceTd">EVIDR</td><td class="confluenceTd">DMIU Engineering Version Id Register</td><td colspan="1" class="confluenceTd">EngVerId</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">1</td></tr><tr><td class="confluenceTd">SMCIFR0</td><td class="confluenceTd">DMIUSystem Memory Cache Information Register</td><td colspan="1" class="confluenceTd"><p>NumSet</p><p>NumWay</p><p>CacheType</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">1</td></tr><tr><td class="confluenceTd">INFOR</td><td class="confluenceTd">DMIU Information Register</td><td colspan="1" class="confluenceTd"><p>ImplVer</p><p>UT</p><p>AE</p><p>SMC</p><p>Valid</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">1</td></tr></tbody></table></div><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /></colgroup><tbody><tr><th class="confluenceTh">Testcase</th><th class="confluenceTh"><p>Testcase Description</p></th><th class="confluenceTh">Comments</th></tr><tr><td class="confluenceTd"><p>dmi_csr_all_reg_rd_reset_val_test</p><p>including csr_id_reset_seq</p></td><td class="confluenceTd"><p>This test checks reads the values of all the register fields and</p><p>matches them with the register model reset values (barring IDR0 and FUIDR0 registers)</p><p>as the values of these two registers come from Json rather than the register model)</p><p>For these two registers, implemented csr_id_reset seq which matches the values from the Json</p><p><br /></p></td><td class="confluenceTd"><p>Test is passing.</p></td></tr><tr><td class="confluenceTd">dmi_csr_bit_bash_test</td><td class="confluenceTd">This test reads and writes each bit of every register to check accessibility (RO/WO/RW) (barring IDR0 and FUIDR0 registers for the above-mentioned reasons)</td><td class="confluenceTd">Test is passing.</td></tr><tr><td class="confluenceTd">dmi_trans_actv_test</td><td class="confluenceTd"><p>In this test, RTL internal signal TransActv is checked every cycle and</p><p>at the end of the test, TransActv, AllocActv and EvictActv register fields are read and should be 0</p></td><td class="confluenceTd">CONC-4703 is open for this test</td></tr><tr><td class="confluenceTd">dmi_lookup_alloc_en_test</td><td class="confluenceTd"><p>LookupEn and AllocEn are set randomly before starting test_seq and these values are passed to scoreboard as well.</p><p>Then, the test_seq starts, and RTL should behave according to LookupEn and AllocEN values.</p></td><td class="confluenceTd">CONC-4710 is open for this test</td></tr><tr><td class="confluenceTd">dmi_alloc_evict_actv_test</td><td class="confluenceTd"><p>Checks AllocActv and EvictActv register fields<br />AllocActv should be 1 only if there are allocations pending in DMI<br />EvictActv should be 1 only if there are Evictions pending in DMI</p></td><td class="confluenceTd">CONC-4730 is open for this test</td></tr><tr><td class="confluenceTd">dmi_csr_flush_per_index_way_test</td><td class="confluenceTd"><p>Flushes a cacheline using Index/Way using MntOps</p></td><td class="confluenceTd">CONC-4753 is open for this test</td></tr><tr><td class="confluenceTd">dmi_csr_rand_all_type_flush_test</td><td class="confluenceTd">Flushes cache lines using different types of flushes (selected randomly from index-way, index-way range, address, address range, flush all)</td><td class="confluenceTd">CONC-4753 is open for this test</td></tr><tr><td class="confluenceTd">init_seq in base_test</td><td class="confluenceTd">This sequence initializes the Scratchpad related registers (SMCSPBR0, SMCSPBR1, CMCSPCR0 and CMCSPCR1) and the same information is passed on to Scoreboard so these registers are automatically tested when test_seq is run.</td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">dmi_ccp_single_double_bit_data_error_intr_info_test</td><td class="confluenceTd"><p>This test reads the data of a particular set and way via Debug Read and then injects single bit errors in the read data. Then, writes it back using Debug write, then flushes that cacheline using MntOps to log the error. This is done for error threshold number of cache lines.</p><p>After this, checks ErrType, Info, Entry, Way, Word and Interrupt.</p><p>Then, does the same to inject double bit errors, except here error injection is necessary for only one cacheline not error threshold cache lines.</p></td><td class="confluenceTd"><p>CONC-4692 is open for this test</p><p>In this test, allocation in Cache is necessary with UD state to detect the injected errors</p></td></tr><tr><td class="confluenceTd">dmi_ccp_single_double_bit_tag_error_intr_info_test</td><td class="confluenceTd"><p>This test reads the tag of a particular set and way via Debug Read and then injects single bit errors in the read tag. Then, writes it back using Debug write, then flushes that cacheline using MntOps to log the error. This is done for error threshold number of cache lines.</p><p>After this, checks ErrType, Info, Entry, Way, Word and Interrupt.</p><p>Then, does the same to inject double bit errors, except here error injection is necessary for only one cacheline not error threshold cache lines.</p></td><td class="confluenceTd"><p>CONC-4692 is open for this test</p><p>In this test, allocation in Cache is necessary to detect the injected errors</p></td></tr><tr><td class="confluenceTd">dmi_data_mem_single_bit_err_inj_chk_intrpt_test</td><td class="confluenceTd"><p>Single bit errors are injected in CCP data mem using the inject_errors function of the data memory and then waits for the interrupt signal to go high. And after that, checks ErrInfo and ErrType</p></td><td class="confluenceTd"><p>CONC-4693 is open for this test,</p><p>Tso-Wei has resolved this, haven't rerun after the fix</p></td></tr><tr><td class="confluenceTd">dmi_data_mem_double_bit_err_inj_chk_intrpt_test</td><td class="confluenceTd"><p>Double bit errors are injected in CCP data mem using the inject_errors function of the data memory and then waits for the interrupt signal to go high. And after that, checks ErrInfo and ErrType</p></td><td class="confluenceTd"><p>''</p></td></tr><tr><td class="confluenceTd">dmi_tag_mem_single_bit_err_inj_chk_intrpt_test</td><td class="confluenceTd"><p>Single bit errors are injected in CCP tag mem using the inject_errors function of the tag memory and then waits for the interrupt signal to go high. And after that, checks ErrInfo and ErrType</p></td><td class="confluenceTd"><p>''</p></td></tr><tr><td class="confluenceTd">dmi_tag_mem_double_bit_err_inj_chk_intrpt_test</td><td class="confluenceTd"><p>Double bit errors are injected in CCP tag mem using the inject_errors function of the tag memory and then waits for the interrupt signal to go high. And after that, checks ErrInfo and ErrType</p></td><td class="confluenceTd"><p>''</p></td></tr></tbody></table></div><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /></colgroup><thead><tr><th class="confluenceTh"><div class="tablesorter-header-inner">Scenario/Corner cases</div></th><th class="confluenceTh"><div class="tablesorter-header-inner">Hash Tag</div></th><th class="confluenceTh"><div class="tablesorter-header-inner">Implemented?</div></th></tr></thead><tbody><tr><td class="confluenceTd">Double bit error injection in the middle of injecting single bit errors using CSRs (when single bit error count has not reached the Threshold)</td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><h2 id="DMIv3.0Testplan-11EndofSimchecks(fifoempty,creditsatresetvalue,etc)">11 End of Sim checks (fifo empty, credits at reset value, etc)</h2><p><br /></p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /></colgroup><thead><tr><th class="confluenceTh"><div class="tablesorter-header-inner">Scenario</div></th><th class="confluenceTh"><div class="tablesorter-header-inner">Hash Tag</div></th><th class="confluenceTh"><div class="tablesorter-header-inner">Implemented?</div></th></tr></thead><tbody><tr><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><p><br /></p><p><span style="white-space: pre-wrap;">(barring IDR0 and FUIDR0 registers</span></p><p><span style="white-space: pre-wrap;">CMCSPCR1</span></p><h2 id="DMIv3.0Testplan-12Actionitemsfromreviewmeetings">12 Action items from review meetings&nbsp;</h2><ol><li><a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-9050" rel="nofollow" style="text-decoration: none;">CONC-9050</a></li></ol>