Printing architecture... 

*************************************************
Layout: 'auto' Type: auto Aspect_Ratio: 1.000000
*************************************************

*************************************************
Device Info:
	Sizing: R_minW_nmos 2.800310e+03 R_minW_pmos 7.077010e+03
	Area: grid_logic_tile_area 2.292210e+03
	Channel Width Distribution:
		x: type uniform peak 1.000000e+00
		y: type uniform peak 1.000000e+00
	Switch Block: type wilton fs 3
	Input Connect Block Switch Name: ipin_cblock
*************************************************

*************************************************
Switch List:
	Switch[1]: name 0 type mux
				R 0.000000e+00 Cin 0.000000e+00 Cout 0.000000e+00
				#Tdel values 1 buf_size 1.191060e+01 mux_trans_size 1.214940e+00
				power_buffer_size auto
	Switch[2]: name ipin_cblock type mux
				R 7.000775e+02 Cin 0.000000e+00 Cout 0.000000e+00
				#Tdel values 1 buf_size 0.000000e+00 mux_trans_size 1.221260e+00
				power_buffer_size auto
*************************************************

*************************************************
Segment List:
	Segment[1]: frequency 8000 length 4 R_metal 0.000000e+00 C_metal 0.000000e+00
				type unidir mux_name 0
				cb 1 1 1 1 
				sb 1 1 1 1 1 
*************************************************

*************************************************
Direct List:
	Direct[1]: name adder_carry from_pin clb.cout to_pin clb.cin
				 x_offset 0 y_offset -1 z_offset 0
*************************************************

*************************************************
Power:
*************************************************

*************************************************
Clock:
*************************************************

*************************************************
Printing user models 
Model: "adder"
	Input Ports: "cin" "1" min_size="0"
	Input Ports: "b" "1" min_size="0"
	Input Ports: "a" "1" min_size="0"
	Output Ports: "sumout" "1" min_size="0"
	Output Ports: "cout" "1" min_size="0"
	pb_type 0: "adder"
Printing library models 
Model: ".input"
	Output Ports: "inpad" "1" min_size="1"
	pb_type 0: "inpad"
Model: ".output"
	Input Ports: "outpad" "1" min_size="1"
	pb_type 0: "outpad"
Model: ".latch"
	Input Ports: "D" "1" min_size="1"
	Input Ports: "clk" "1" min_size="1"
	Output Ports: "Q" "1" min_size="1"
	pb_type 0: "ff"
Model: ".names"
	Input Ports: "in" "4" min_size="1"
	Output Ports: "out" "1" min_size="1"
	pb_type 0: "lut"
	pb_type 1: "lut"
*************************************************

*************************************************
Type: "EMPTY"
	capacity: 0
	width: 1
	height: 1
	num_drivers: 0
	num_receivers: 0
	index: 0

Type: "io"
	capacity: 3
	width: 1
	height: 1
fc_value_type: FRACTIONAL fc_value: 1.000000 segment: unnamed_segment_0 pins: 0
fc_value_type: FRACTIONAL fc_value: 0.250000 segment: unnamed_segment_0 pins: 1
fc_value_type: FRACTIONAL fc_value: 1.000000 segment: unnamed_segment_0 pins: 2
fc_value_type: FRACTIONAL fc_value: 1.000000 segment: unnamed_segment_0 pins: 3
fc_value_type: FRACTIONAL fc_value: 0.250000 segment: unnamed_segment_0 pins: 4
fc_value_type: FRACTIONAL fc_value: 1.000000 segment: unnamed_segment_0 pins: 5
fc_value_type: FRACTIONAL fc_value: 1.000000 segment: unnamed_segment_0 pins: 6
fc_value_type: FRACTIONAL fc_value: 0.250000 segment: unnamed_segment_0 pins: 7
fc_value_type: FRACTIONAL fc_value: 1.000000 segment: unnamed_segment_0 pins: 8
	num_drivers: 3
	num_receivers: 3
	index: 1

Equivalent Site: io

Type: "clb"
	capacity: 1
	width: 1
	height: 1
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: unnamed_segment_0 pins: 0 1 2 3 4 5 6 7 8 9
fc_value_type: FRACTIONAL fc_value: 0.000000 segment: unnamed_segment_0 pins: 10
fc_value_type: FRACTIONAL fc_value: 0.250000 segment: unnamed_segment_0 pins: 11 12 13 14
fc_value_type: FRACTIONAL fc_value: 0.000000 segment: unnamed_segment_0 pins: 15
fc_value_type: FRACTIONAL fc_value: 0.150000 segment: unnamed_segment_0 pins: 16
	num_drivers: 5
	num_receivers: 11
	index: 2

Equivalent Site: clb

*************************************************

*************************************************

		pb_type name: io
			blif_model: (null)
			class_type: 0
			num_modes: 2
			num_ports: 3
			port outpad type 0 num_pins 1
			port inpad type 1 num_pins 1
			port clock type 0 num_pins 1
			mode inpad:
				pb_type name: inpad
					blif_model: .input
					class_type: 0
					num_modes: 0
					num_ports: 1
					port inpad type 1 num_pins 1
				interconnect 2 inpad.inpad io.inpad
					annotation inpad.inpad io.inpad 1: 9.762000e-11
			mode outpad:
				pb_type name: outpad
					blif_model: .output
					class_type: 0
					num_modes: 0
					num_ports: 1
					port outpad type 0 num_pins 1
				interconnect 2 io.outpad outpad.outpad
					annotation io.outpad outpad.outpad 1: 2.700000e-11
			power method: auto-size

		pb_type name: clb
			blif_model: (null)
			class_type: 0
			num_modes: 1
			num_ports: 5
			port I type 0 num_pins 10
			port cin type 0 num_pins 1
			port O type 1 num_pins 4
			port cout type 1 num_pins 1
			port clk type 0 num_pins 1
			mode logic:
				pb_type name: ble
					blif_model: (null)
					class_type: 0
					num_modes: 1
					num_ports: 5
					port in type 0 num_pins 4
					port cin type 0 num_pins 1
					port out type 1 num_pins 1
					port cout type 1 num_pins 1
					port clk type 0 num_pins 1
					mode default:
						pb_type name: soft_logic
							blif_model: (null)
							class_type: 0
							num_modes: 2
							num_ports: 4
							port in type 0 num_pins 4
							port cin type 0 num_pins 1
							port cout type 1 num_pins 1
							port out type 1 num_pins 1
							mode n1_lut4:
								pb_type name: lut4
									blif_model: (null)
									class_type: 1
									num_modes: 2
									num_ports: 2
									port in type 0 num_pins 4
									port out type 1 num_pins 1
									mode wire:
										interconnect 1 lut4.in lut4.out
											annotation lut4.in lut4.out 0: 
                    2.581000e-10
                    2.581000e-10
                    2.581000e-10
                    2.581000e-10
                  
									mode lut4:
										pb_type name: lut
											blif_model: .names
											class_type: 1
											num_modes: 0
											num_ports: 2
											port in type 0 num_pins 4
											port out type 1 num_pins 1
										interconnect 2 lut4.in lut.in
										interconnect 2 lut.out lut4.out
								interconnect 2 soft_logic.in[3:0] lut4[0:0].in[3:0]
								interconnect 2 lut4[0:0].out soft_logic.out[0:0]
									annotation lut4[0:0].out soft_logic.out[0:0] 1: ble
							mode arithmetic:
								pb_type name: arithmetic
									blif_model: (null)
									class_type: 0
									num_modes: 1
									num_ports: 4
									port in type 0 num_pins 3
									port cin type 0 num_pins 1
									port out type 1 num_pins 1
									port cout type 1 num_pins 1
									mode default:
										pb_type name: lut3
											blif_model: (null)
											class_type: 1
											num_modes: 2
											num_ports: 2
											port in type 0 num_pins 3
											port out type 1 num_pins 1
											mode wire:
												interconnect 1 lut3.in lut3.out
													annotation lut3.in lut3.out 0: 
                        2.581000e-10
                        2.581000e-10
                        2.581000e-10
                      
											mode lut3:
												pb_type name: lut
													blif_model: .names
													class_type: 1
													num_modes: 0
													num_ports: 2
													port in type 0 num_pins 3
													port out type 1 num_pins 1
												interconnect 2 lut3.in lut.in
												interconnect 2 lut.out lut3.out
										pb_type name: adder
											blif_model: .subckt adder
											class_type: 0
											num_modes: 0
											num_ports: 5
											port a type 0 num_pins 1
											port b type 0 num_pins 1
											port cin type 0 num_pins 1
											port cout type 1 num_pins 1
											port sumout type 1 num_pins 1
													annotation (null) adder.a adder.sumout 1: 1.35e-9
													annotation (null) adder.b adder.sumout 1: 1.35e-9
													annotation (null) adder.cin adder.sumout 1: 1.35e-9
													annotation (null) adder.a adder.cout 1: 1.35e-9
													annotation (null) adder.b adder.cout 1: 1.35e-9
													annotation (null) adder.cin adder.cout 1: 0.045e-9
										interconnect 2 arithmetic.in[2:0] lut3[0:0].in[2:0]
										interconnect 2 arithmetic.in[2:0] lut3[1:1].in[2:0]
										interconnect 2 lut3[0:0].out adder.a
										interconnect 2 lut3[1:1].out adder.b
										interconnect 2 adder.sumout arithmetic.out
											annotation adder.sumout arithmetic.out 1: chain
										interconnect 2 arithmetic.cin adder.cin
											annotation arithmetic.cin adder.cin 1: chain
										interconnect 2 adder.cout arithmetic.cout
											annotation adder.cout arithmetic.cout 1: chain
								interconnect 2 soft_logic.in[2:0] arithmetic.in
								interconnect 2 soft_logic.cin arithmetic.cin
									annotation soft_logic.cin arithmetic.cin 1: chain
								interconnect 2 arithmetic.cout soft_logic.cout
									annotation arithmetic.cout soft_logic.cout 1: chain
								interconnect 2 arithmetic.out soft_logic.out
									annotation arithmetic.out soft_logic.out 1: chain
						pb_type name: ff
							blif_model: .latch
							class_type: 2
							num_modes: 0
							num_ports: 3
							port D type 0 num_pins 1
							port Q type 1 num_pins 1
							port clk type 0 num_pins 1
									annotation clk ff.D (null) 1: 2.359000e-10
									annotation clk ff.Q (null) 1: 1.508000e-10
						interconnect 2 soft_logic.out[0:0] ff.D
							annotation soft_logic.out[0:0] ff.D 1: ble
							annotation soft_logic.out[0:0] ff.D 1: chain
						interconnect 2 ble.in soft_logic.in
						interconnect 2 ble.clk ff.clk
						interconnect 2 ble.cin soft_logic.cin
							annotation ble.cin soft_logic.cin 1: chain
						interconnect 2 soft_logic.cout ble.cout
							annotation soft_logic.cout ble.cout 1: chain
						interconnect 3 ff.Q soft_logic.out[0:0] ble.out[0:0]
				interconnect 1 clb.I ble[3:0].out ble[3:0].in
					annotation clb.I ble[3:0].in 1: 7.586000e-11
					annotation ble[3:0].out ble[3:0].in 1: 7.260000e-11
				interconnect 1 clb.clk ble[3:0].clk
				interconnect 2 ble[3:0].out clb.O
				interconnect 2 ble[2:0].cout ble[3:1].cin
					annotation ble[2:0].cout ble[3:1].cin 1: chain
				interconnect 2 clb.cin ble[0:0].cin
					annotation clb.cin ble[0:0].cin 1: 0.72e-9
					annotation clb.cin ble[0:0].cin 1: chain
				interconnect 2 ble[3:3].cout clb.cout
					annotation ble[3:3].cout clb.cout 1: chain
			power method: auto-size

