//==================================================================================//
// Author: GWX Technology
// Attribution: Plain Text
// Birthday: Tue Oct 10 16:02:57 CST 2023
// Organization: GWX Technology
// Copyright: GWX Technology Â©2023 GWX Technology Inc. All rights reserved.
//----------------------------------------------------------------------------------//
// Description:
// All the data in the file was generated by GWX Technology. This information was
// prepared only for EDA tools training. GWX Technology does not guarantee the
// accuracy or completeness of the information contained herein. GWX Technology
// shall not be liable for any loss or damage of any kind arising from the use of
// this document or the information contained herein.
//----------------------------------------------------------------------------------//
// Version: 0.9.0.0 Alpha
//==================================================================================//


library ( spsram_16384x32m16s_tt1v25c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2023/06/12, 18:10:04" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 1.000000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 25.000000 ;
    nom_voltage : 1.000000 ;
    operating_conditions ( "tt1v25c" ) {
        process : 1 ;
        temperature : 25 ;
        voltage : 1.000000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : tt1v25c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
         index_2 ( "0.0020000, 0.0249000, 0.0527000, 0.1084000, 0.2197000" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
        index_2 ( "0.0020000, 0.0249000, 0.0527000, 0.1084000, 0.2197000" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.0020000, 0.0249000, 0.0527000, 0.1084000, 0.2197000");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
        index_2 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.0020000, 0.0249000, 0.0527000, 0.1084000, 0.2197000");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.0110000, 0.0520000, 0.1070000, 0.2170000, 0.4370000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.0000000, 0.0008938, 0.0029677, 0.0047095, 0.0064662, 0.0080774, 0.0103905, 0.0126575, 0.0129633, 0.0132070, 0.0133945, 0.0135339, 0.0136874, 0.0137500",\
              "0.0000000, 0.0042250, 0.0140293, 0.0222631, 0.0305677, 0.0381841, 0.0491186, 0.0598356, 0.0612810, 0.0624329, 0.0633195, 0.0639785, 0.0647042, 0.0650000",\
              "0.0000000, 0.0086938, 0.0288679, 0.0458107, 0.0628989, 0.0785710, 0.1010710, 0.1231232, 0.1260974, 0.1284677, 0.1302920, 0.1316480, 0.1331413, 0.1337500",\
              "0.0000000, 0.0176313, 0.0585452, 0.0929058, 0.1275613, 0.1593450, 0.2049758, 0.2496984, 0.2557302, 0.2605373, 0.2642371, 0.2669870, 0.2700155, 0.2712500",\
              "0.0000000, 0.0355063, 0.1178999, 0.1870961, 0.2568861, 0.3208929, 0.4127853, 0.5028488, 0.5149958, 0.5246764, 0.5321273, 0.5376651, 0.5437640, 0.5462500"\
               );
    }
    type ( A_bus_13_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 14 ;
        bit_from : 13 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_31_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from : 31 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( spsram_16384x32m16s ) {
    memory () {
        type : ram ;
        address_width : 14 ;
        word_width : 32 ;
    }
    functional_peak_current : 256527.000000;
    area : 60398.412192 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001624 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.5188136, 0.5188244, 0.5188352, 0.5425000, 1.0925000" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.5188136, 0.5188244, 0.5188352, 0.5425000, 1.0925000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.4669323, 0.4669420, 0.4669517, 0.4882500, 0.9832500" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.4669323, 0.4669420, 0.4669517, 0.4882500, 0.9832500" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.011614" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.015952" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001624 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.5188136, 0.5188244, 0.5188352, 0.5425000, 1.0925000" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.5188136, 0.5188244, 0.5188352, 0.5425000, 1.0925000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.4669323, 0.4669420, 0.4669517, 0.4882500, 0.9832500" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.4669323, 0.4669420, 0.4669517, 0.4882500, 0.9832500" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.011614" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.015952" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_31_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[31:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.0140734, 0.0140734, 0.0140734, 0.0140734, 0.0140734" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.0140734, 0.0140734, 0.0140734, 0.0140734, 0.0140734" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.3120750, 0.3210002, 0.3303552, 0.3488713, 0.3858995",\
              "0.3155436, 0.3244688, 0.3338238, 0.3523399, 0.3893681",\
              "0.3175754, 0.3265006, 0.3358556, 0.3543717, 0.3913999",\
              "0.3188497, 0.3277749, 0.3371299, 0.3556460, 0.3926742",\
              "0.3182167, 0.3271419, 0.3364969, 0.3550130, 0.3920412"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.3120750, 0.3210002, 0.3303552, 0.3488713, 0.3858995",\
              "0.3155436, 0.3244688, 0.3338238, 0.3523399, 0.3893681",\
              "0.3175754, 0.3265006, 0.3358556, 0.3543717, 0.3913999",\
              "0.3188497, 0.3277749, 0.3371299, 0.3556460, 0.3926742",\
              "0.3182167, 0.3271419, 0.3364969, 0.3550130, 0.3920412"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.0090280, 0.0252310, 0.0476340, 0.0940360, 0.1878940",\
              "0.0090280, 0.0252310, 0.0476340, 0.0940360, 0.1878940",\
              "0.0090280, 0.0252310, 0.0476340, 0.0940360, 0.1878940",\
              "0.0090280, 0.0252310, 0.0476340, 0.0940360, 0.1878940",\
              "0.0090280, 0.0252310, 0.0476340, 0.0940360, 0.1878940"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.0090280, 0.0252310, 0.0476340, 0.0940360, 0.1878940",\
              "0.0090280, 0.0252310, 0.0476340, 0.0940360, 0.1878940",\
              "0.0090280, 0.0252310, 0.0476340, 0.0940360, 0.1878940",\
              "0.0090280, 0.0252310, 0.0476340, 0.0940360, 0.1878940",\
              "0.0090280, 0.0252310, 0.0476340, 0.0940360, 0.1878940"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.4299617, 0.4424336, 0.4561067, 0.4830907, 0.5366774",\
              "0.4329195, 0.4453915, 0.4590646, 0.4860485, 0.5396353",\
              "0.4351876, 0.4476595, 0.4613326, 0.4883165, 0.5419033",\
              "0.4363615, 0.4488334, 0.4625065, 0.4894904, 0.5430772",\
              "0.4363720, 0.4488439, 0.4625170, 0.4895009, 0.5430877"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.0105450, 0.0385990, 0.0740510, 0.1454090, 0.2898150",\
              "0.0105450, 0.0385990, 0.0740510, 0.1454090, 0.2898150",\
              "0.0105450, 0.0385990, 0.0740510, 0.1454090, 0.2898150",\
              "0.0105450, 0.0385990, 0.0740510, 0.1454090, 0.2898150",\
              "0.0105450, 0.0385990, 0.0740510, 0.1454090, 0.2898150"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.4299617, 0.4424336, 0.4561067, 0.4830907, 0.5366774",\
              "0.4329195, 0.4453915, 0.4590646, 0.4860485, 0.5396353",\
              "0.4351876, 0.4476595, 0.4613326, 0.4883165, 0.5419033",\
              "0.4363615, 0.4488334, 0.4625065, 0.4894904, 0.5430772",\
              "0.4363720, 0.4488439, 0.4625170, 0.4895009, 0.5430877"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.0105450, 0.0385990, 0.0740510, 0.1454090, 0.2898150",\
              "0.0105450, 0.0385990, 0.0740510, 0.1454090, 0.2898150",\
              "0.0105450, 0.0385990, 0.0740510, 0.1454090, 0.2898150",\
              "0.0105450, 0.0385990, 0.0740510, 0.1454090, 0.2898150",\
              "0.0105450, 0.0385990, 0.0740510, 0.1454090, 0.2898150"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.030361 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "0.0262949, 0.0350499, 0.0437119, 0.0558319, 0.0728309" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "0.0262949, 0.0350499, 0.0437119, 0.0558319, 0.0728309" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "0.0262949, 0.0350499, 0.0437119, 0.0558319, 0.0728309" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "0.0262949, 0.0350499, 0.0437119, 0.0558319, 0.0728309" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.0797402, 0.0874039, 0.1337500, 0.2712500, 0.5462500" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.1235118, 0.1262842, 0.1337500, 0.2712500, 0.5462500" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.5188136, 0.5188244, 0.5188352, 0.5425000, 1.0925000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.5188136, 0.5188244, 0.5188352, 0.5425000, 1.0925000" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "18.022900" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.425181" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "17.989700" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.427894" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "14.246300" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.427228" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "16.118000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.427561" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.063155" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001375 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.265209" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.348031" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.1193685, 0.1277824, 0.1348818, 0.1465363, 0.1640450",\
              "0.1117191, 0.1201330, 0.1272324, 0.1388869, 0.1563956",\
              "0.1051763, 0.1135902, 0.1206896, 0.1323441, 0.1498528",\
              "0.1003154, 0.1087293, 0.1158287, 0.1274832, 0.1449919",\
              "0.1015881, 0.1100020, 0.1171014, 0.1287559, 0.1462646"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.1193685, 0.1277824, 0.1348818, 0.1465363, 0.1640450",\
              "0.1117191, 0.1201330, 0.1272324, 0.1388869, 0.1563956",\
              "0.1051763, 0.1135902, 0.1206896, 0.1323441, 0.1498528",\
              "0.1003154, 0.1087293, 0.1158287, 0.1274832, 0.1449919",\
              "0.1015881, 0.1100020, 0.1171014, 0.1287559, 0.1462646"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0532828, 0.0505042, 0.0508507, 0.0502743, 0.0544939",\
              "0.0639154, 0.0611368, 0.0614833, 0.0609069, 0.0651265",\
              "0.0755919, 0.0728133, 0.0731598, 0.0725834, 0.0768030",\
              "0.0919346, 0.0891560, 0.0895025, 0.0889261, 0.0931457",\
              "0.1147299, 0.1119513, 0.1122978, 0.1117214, 0.1159410"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0532828, 0.0505042, 0.0508507, 0.0502743, 0.0544939",\
              "0.0639154, 0.0611368, 0.0614833, 0.0609069, 0.0651265",\
              "0.0755919, 0.0728133, 0.0731598, 0.0725834, 0.0768030",\
              "0.0919346, 0.0891560, 0.0895025, 0.0889261, 0.0931457",\
              "0.1147299, 0.1119513, 0.1122978, 0.1117214, 0.1159410"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001624 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.011614" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.015952" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0625814, 0.0691088, 0.0754899, 0.0847530, 0.0988121",\
              "0.0625792, 0.0691066, 0.0754877, 0.0847508, 0.0988099",\
              "0.0625770, 0.0691044, 0.0754855, 0.0847486, 0.0988077",\
              "0.0625748, 0.0691022, 0.0754833, 0.0847464, 0.0988055",\
              "0.0625726, 0.0691000, 0.0754811, 0.0847442, 0.0988033"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0625814, 0.0691088, 0.0754899, 0.0847530, 0.0988121",\
              "0.0625792, 0.0691066, 0.0754877, 0.0847508, 0.0988099",\
              "0.0625770, 0.0691044, 0.0754855, 0.0847486, 0.0988077",\
              "0.0625748, 0.0691022, 0.0754833, 0.0847464, 0.0988055",\
              "0.0625726, 0.0691000, 0.0754811, 0.0847442, 0.0988033"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0480768, 0.0467447, 0.0479448, 0.0488985, 0.0546130",\
              "0.0586709, 0.0573388, 0.0585389, 0.0594926, 0.0652071",\
              "0.0691517, 0.0678196, 0.0690197, 0.0699734, 0.0756879",\
              "0.0838169, 0.0824848, 0.0836849, 0.0846386, 0.0903531",\
              "0.1043869, 0.1030548, 0.1042549, 0.1052086, 0.1109231"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0480768, 0.0467447, 0.0479448, 0.0488985, 0.0546130",\
              "0.0586709, 0.0573388, 0.0585389, 0.0594926, 0.0652071",\
              "0.0691517, 0.0678196, 0.0690197, 0.0699734, 0.0756879",\
              "0.0838169, 0.0824848, 0.0836849, 0.0846386, 0.0903531",\
              "0.1043869, 0.1030548, 0.1042549, 0.1052086, 0.1109231"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_13_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001381 ;
        pin (A[13:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.058638" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.046112" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.1102187, 0.1171234, 0.1238928, 0.1336575, 0.1494128",\
              "0.1102209, 0.1171256, 0.1238950, 0.1336597, 0.1494150",\
              "0.1102132, 0.1171179, 0.1238873, 0.1336520, 0.1494073",\
              "0.1102176, 0.1171223, 0.1238917, 0.1336564, 0.1494117",\
              "0.1102132, 0.1171179, 0.1238873, 0.1336520, 0.1494073"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.1102187, 0.1171234, 0.1238928, 0.1336575, 0.1494128",\
              "0.1102209, 0.1171256, 0.1238950, 0.1336597, 0.1494150",\
              "0.1102132, 0.1171179, 0.1238873, 0.1336520, 0.1494073",\
              "0.1102176, 0.1171223, 0.1238917, 0.1336564, 0.1494117",\
              "0.1102132, 0.1171179, 0.1238873, 0.1336520, 0.1494073"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0564632, 0.0553214, 0.0557174, 0.0582694, 0.0656295",\
              "0.0670958, 0.0659540, 0.0663500, 0.0689020, 0.0762621",\
              "0.0787723, 0.0776305, 0.0780265, 0.0805785, 0.0879386",\
              "0.0951150, 0.0939732, 0.0943692, 0.0969212, 0.1042813",\
              "0.1179103, 0.1167685, 0.1171645, 0.1197165, 0.1270766"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0564632, 0.0553214, 0.0557174, 0.0582694, 0.0656295",\
              "0.0670958, 0.0659540, 0.0663500, 0.0689020, 0.0762621",\
              "0.0787723, 0.0776305, 0.0780265, 0.0805785, 0.0879386",\
              "0.0951150, 0.0939732, 0.0943692, 0.0969212, 0.1042813",\
              "0.1179103, 0.1167685, 0.1171645, 0.1197165, 0.1270766"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.001077 ;
        pin ( BWEB[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.012144" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.016228" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0634621, 0.0719072, 0.0788362, 0.0894963, 0.1052522",\
              "0.0557774, 0.0642225, 0.0711514, 0.0818116, 0.0975675",\
              "0.0487333, 0.0571784, 0.0641074, 0.0747675, 0.0905234",\
              "0.0430345, 0.0514796, 0.0584085, 0.0690686, 0.0848246",\
              "0.0433981, 0.0518432, 0.0587722, 0.0694323, 0.0851882"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0634621, 0.0719072, 0.0788362, 0.0894963, 0.1052522",\
              "0.0557774, 0.0642225, 0.0711514, 0.0818116, 0.0975675",\
              "0.0487333, 0.0571784, 0.0641074, 0.0747675, 0.0905234",\
              "0.0430345, 0.0514796, 0.0584085, 0.0690686, 0.0848246",\
              "0.0433981, 0.0518432, 0.0587722, 0.0694323, 0.0851882"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.0754659, 0.0694753, 0.0652623, 0.0595005, 0.0523362",\
              "0.0839623, 0.0779717, 0.0737587, 0.0679969, 0.0608326",\
              "0.0915127, 0.0855221, 0.0813091, 0.0755473, 0.0683830",\
              "0.0973218, 0.0913312, 0.0871182, 0.0813564, 0.0741921",\
              "0.0963406, 0.0903500, 0.0861370, 0.0803752, 0.0732109"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0754659, 0.0694753, 0.0652623, 0.0595005, 0.0523362",\
              "0.0839623, 0.0779717, 0.0737587, 0.0679969, 0.0608326",\
              "0.0915127, 0.0855221, 0.0813091, 0.0755473, 0.0683830",\
              "0.0973218, 0.0913312, 0.0871182, 0.0813564, 0.0741921",\
              "0.0963406, 0.0903500, 0.0861370, 0.0803752, 0.0732109"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.001071 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.012895" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.014720" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0559844, 0.0641741, 0.0709400, 0.0814428, 0.0984767",\
              "0.0482973, 0.0564871, 0.0632530, 0.0737558, 0.0907897",\
              "0.0412510, 0.0494407, 0.0562066, 0.0667095, 0.0837433",\
              "0.0355533, 0.0437430, 0.0505089, 0.0610117, 0.0780456",\
              "0.0359169, 0.0441067, 0.0508726, 0.0613754, 0.0784093"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0559844, 0.0641741, 0.0709400, 0.0814428, 0.0984767",\
              "0.0482973, 0.0564871, 0.0632530, 0.0737558, 0.0907897",\
              "0.0412510, 0.0494407, 0.0562066, 0.0667095, 0.0837433",\
              "0.0355533, 0.0437430, 0.0505089, 0.0610117, 0.0780456",\
              "0.0359169, 0.0441067, 0.0508726, 0.0613754, 0.0784093"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.0735172, 0.0675915, 0.0634665, 0.0578158, 0.0509276",\
              "0.0820180, 0.0760923, 0.0719673, 0.0663166, 0.0594284",\
              "0.0895629, 0.0836372, 0.0795122, 0.0738615, 0.0669733",\
              "0.0953731, 0.0894474, 0.0853224, 0.0796717, 0.0727835",\
              "0.0943842, 0.0884585, 0.0843335, 0.0786828, 0.0717946"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.0735172, 0.0675915, 0.0634665, 0.0578158, 0.0509276",\
              "0.0820180, 0.0760923, 0.0719673, 0.0663166, 0.0594284",\
              "0.0895629, 0.0836372, 0.0795122, 0.0738615, 0.0669733",\
              "0.0953731, 0.0894474, 0.0853224, 0.0796717, 0.0727835",\
              "0.0943842, 0.0884585, 0.0843335, 0.0786828, 0.0717946"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 116.762000 ;
    }
}
}
