
External Interrupt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000027fc  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08002984  08002984  00012984  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080029b4  080029b4  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080029b4  080029b4  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080029b4  080029b4  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080029b4  080029b4  000129b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080029b8  080029b8  000129b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080029bc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003c4  2000000c  080029c8  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003d0  080029c8  000203d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d3d3  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001be0  00000000  00000000  0002d40f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000b20  00000000  00000000  0002eff0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000a38  00000000  00000000  0002fb10  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001caa1  00000000  00000000  00030548  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000a392  00000000  00000000  0004cfe9  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000aafa6  00000000  00000000  0005737b  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00102321  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002dfc  00000000  00000000  0010239c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800296c 	.word	0x0800296c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	0800296c 	.word	0x0800296c

080001c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001cc:	f000 faf6 	bl	80007bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001d0:	f000 f80a 	bl	80001e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001d4:	f000 f90a 	bl	80003ec <MX_GPIO_Init>
  MX_I2C1_Init();
 80001d8:	f000 f868 	bl	80002ac <MX_I2C1_Init>
  MX_SPI1_Init();
 80001dc:	f000 f8a6 	bl	800032c <MX_SPI1_Init>
  MX_USB_PCD_Init();
 80001e0:	f000 f8e2 	bl	80003a8 <MX_USB_PCD_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80001e4:	e7fe      	b.n	80001e4 <main+0x1c>
	...

080001e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001e8:	b580      	push	{r7, lr}
 80001ea:	b09e      	sub	sp, #120	; 0x78
 80001ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001ee:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80001f2:	2228      	movs	r2, #40	; 0x28
 80001f4:	2100      	movs	r1, #0
 80001f6:	4618      	mov	r0, r3
 80001f8:	f002 fbb0 	bl	800295c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001fc:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000200:	2200      	movs	r2, #0
 8000202:	601a      	str	r2, [r3, #0]
 8000204:	605a      	str	r2, [r3, #4]
 8000206:	609a      	str	r2, [r3, #8]
 8000208:	60da      	str	r2, [r3, #12]
 800020a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800020c:	463b      	mov	r3, r7
 800020e:	223c      	movs	r2, #60	; 0x3c
 8000210:	2100      	movs	r1, #0
 8000212:	4618      	mov	r0, r3
 8000214:	f002 fba2 	bl	800295c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8000218:	2303      	movs	r3, #3
 800021a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800021c:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000220:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000222:	2300      	movs	r3, #0
 8000224:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000226:	2301      	movs	r3, #1
 8000228:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800022a:	2310      	movs	r3, #16
 800022c:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800022e:	2302      	movs	r3, #2
 8000230:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000232:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000236:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000238:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800023c:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800023e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000242:	4618      	mov	r0, r3
 8000244:	f000 ffe0 	bl	8001208 <HAL_RCC_OscConfig>
 8000248:	4603      	mov	r3, r0
 800024a:	2b00      	cmp	r3, #0
 800024c:	d001      	beq.n	8000252 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 800024e:	f000 f955 	bl	80004fc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000252:	230f      	movs	r3, #15
 8000254:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000256:	2302      	movs	r3, #2
 8000258:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800025a:	2300      	movs	r3, #0
 800025c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800025e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000262:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000264:	2300      	movs	r3, #0
 8000266:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000268:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800026c:	2101      	movs	r1, #1
 800026e:	4618      	mov	r0, r3
 8000270:	f001 fed2 	bl	8002018 <HAL_RCC_ClockConfig>
 8000274:	4603      	mov	r3, r0
 8000276:	2b00      	cmp	r3, #0
 8000278:	d001      	beq.n	800027e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800027a:	f000 f93f 	bl	80004fc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_I2C1;
 800027e:	4b0a      	ldr	r3, [pc, #40]	; (80002a8 <SystemClock_Config+0xc0>)
 8000280:	603b      	str	r3, [r7, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000282:	2300      	movs	r3, #0
 8000284:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL;
 8000286:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800028a:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800028c:	463b      	mov	r3, r7
 800028e:	4618      	mov	r0, r3
 8000290:	f002 f8a8 	bl	80023e4 <HAL_RCCEx_PeriphCLKConfig>
 8000294:	4603      	mov	r3, r0
 8000296:	2b00      	cmp	r3, #0
 8000298:	d001      	beq.n	800029e <SystemClock_Config+0xb6>
  {
    Error_Handler();
 800029a:	f000 f92f 	bl	80004fc <Error_Handler>
  }
}
 800029e:	bf00      	nop
 80002a0:	3778      	adds	r7, #120	; 0x78
 80002a2:	46bd      	mov	sp, r7
 80002a4:	bd80      	pop	{r7, pc}
 80002a6:	bf00      	nop
 80002a8:	00020020 	.word	0x00020020

080002ac <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80002ac:	b580      	push	{r7, lr}
 80002ae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80002b0:	4b1b      	ldr	r3, [pc, #108]	; (8000320 <MX_I2C1_Init+0x74>)
 80002b2:	4a1c      	ldr	r2, [pc, #112]	; (8000324 <MX_I2C1_Init+0x78>)
 80002b4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 80002b6:	4b1a      	ldr	r3, [pc, #104]	; (8000320 <MX_I2C1_Init+0x74>)
 80002b8:	4a1b      	ldr	r2, [pc, #108]	; (8000328 <MX_I2C1_Init+0x7c>)
 80002ba:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80002bc:	4b18      	ldr	r3, [pc, #96]	; (8000320 <MX_I2C1_Init+0x74>)
 80002be:	2200      	movs	r2, #0
 80002c0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80002c2:	4b17      	ldr	r3, [pc, #92]	; (8000320 <MX_I2C1_Init+0x74>)
 80002c4:	2201      	movs	r2, #1
 80002c6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80002c8:	4b15      	ldr	r3, [pc, #84]	; (8000320 <MX_I2C1_Init+0x74>)
 80002ca:	2200      	movs	r2, #0
 80002cc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80002ce:	4b14      	ldr	r3, [pc, #80]	; (8000320 <MX_I2C1_Init+0x74>)
 80002d0:	2200      	movs	r2, #0
 80002d2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80002d4:	4b12      	ldr	r3, [pc, #72]	; (8000320 <MX_I2C1_Init+0x74>)
 80002d6:	2200      	movs	r2, #0
 80002d8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80002da:	4b11      	ldr	r3, [pc, #68]	; (8000320 <MX_I2C1_Init+0x74>)
 80002dc:	2200      	movs	r2, #0
 80002de:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80002e0:	4b0f      	ldr	r3, [pc, #60]	; (8000320 <MX_I2C1_Init+0x74>)
 80002e2:	2200      	movs	r2, #0
 80002e4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80002e6:	480e      	ldr	r0, [pc, #56]	; (8000320 <MX_I2C1_Init+0x74>)
 80002e8:	f000 fd95 	bl	8000e16 <HAL_I2C_Init>
 80002ec:	4603      	mov	r3, r0
 80002ee:	2b00      	cmp	r3, #0
 80002f0:	d001      	beq.n	80002f6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80002f2:	f000 f903 	bl	80004fc <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80002f6:	2100      	movs	r1, #0
 80002f8:	4809      	ldr	r0, [pc, #36]	; (8000320 <MX_I2C1_Init+0x74>)
 80002fa:	f000 fe1b 	bl	8000f34 <HAL_I2CEx_ConfigAnalogFilter>
 80002fe:	4603      	mov	r3, r0
 8000300:	2b00      	cmp	r3, #0
 8000302:	d001      	beq.n	8000308 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000304:	f000 f8fa 	bl	80004fc <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000308:	2100      	movs	r1, #0
 800030a:	4805      	ldr	r0, [pc, #20]	; (8000320 <MX_I2C1_Init+0x74>)
 800030c:	f000 fe5d 	bl	8000fca <HAL_I2CEx_ConfigDigitalFilter>
 8000310:	4603      	mov	r3, r0
 8000312:	2b00      	cmp	r3, #0
 8000314:	d001      	beq.n	800031a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000316:	f000 f8f1 	bl	80004fc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800031a:	bf00      	nop
 800031c:	bd80      	pop	{r7, pc}
 800031e:	bf00      	nop
 8000320:	20000028 	.word	0x20000028
 8000324:	40005400 	.word	0x40005400
 8000328:	2000090e 	.word	0x2000090e

0800032c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800032c:	b580      	push	{r7, lr}
 800032e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000330:	4b1b      	ldr	r3, [pc, #108]	; (80003a0 <MX_SPI1_Init+0x74>)
 8000332:	4a1c      	ldr	r2, [pc, #112]	; (80003a4 <MX_SPI1_Init+0x78>)
 8000334:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000336:	4b1a      	ldr	r3, [pc, #104]	; (80003a0 <MX_SPI1_Init+0x74>)
 8000338:	f44f 7282 	mov.w	r2, #260	; 0x104
 800033c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800033e:	4b18      	ldr	r3, [pc, #96]	; (80003a0 <MX_SPI1_Init+0x74>)
 8000340:	2200      	movs	r2, #0
 8000342:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8000344:	4b16      	ldr	r3, [pc, #88]	; (80003a0 <MX_SPI1_Init+0x74>)
 8000346:	f44f 7240 	mov.w	r2, #768	; 0x300
 800034a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800034c:	4b14      	ldr	r3, [pc, #80]	; (80003a0 <MX_SPI1_Init+0x74>)
 800034e:	2200      	movs	r2, #0
 8000350:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000352:	4b13      	ldr	r3, [pc, #76]	; (80003a0 <MX_SPI1_Init+0x74>)
 8000354:	2200      	movs	r2, #0
 8000356:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000358:	4b11      	ldr	r3, [pc, #68]	; (80003a0 <MX_SPI1_Init+0x74>)
 800035a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800035e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000360:	4b0f      	ldr	r3, [pc, #60]	; (80003a0 <MX_SPI1_Init+0x74>)
 8000362:	2208      	movs	r2, #8
 8000364:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000366:	4b0e      	ldr	r3, [pc, #56]	; (80003a0 <MX_SPI1_Init+0x74>)
 8000368:	2200      	movs	r2, #0
 800036a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800036c:	4b0c      	ldr	r3, [pc, #48]	; (80003a0 <MX_SPI1_Init+0x74>)
 800036e:	2200      	movs	r2, #0
 8000370:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000372:	4b0b      	ldr	r3, [pc, #44]	; (80003a0 <MX_SPI1_Init+0x74>)
 8000374:	2200      	movs	r2, #0
 8000376:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000378:	4b09      	ldr	r3, [pc, #36]	; (80003a0 <MX_SPI1_Init+0x74>)
 800037a:	2207      	movs	r2, #7
 800037c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800037e:	4b08      	ldr	r3, [pc, #32]	; (80003a0 <MX_SPI1_Init+0x74>)
 8000380:	2200      	movs	r2, #0
 8000382:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000384:	4b06      	ldr	r3, [pc, #24]	; (80003a0 <MX_SPI1_Init+0x74>)
 8000386:	2208      	movs	r2, #8
 8000388:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800038a:	4805      	ldr	r0, [pc, #20]	; (80003a0 <MX_SPI1_Init+0x74>)
 800038c:	f002 f9da 	bl	8002744 <HAL_SPI_Init>
 8000390:	4603      	mov	r3, r0
 8000392:	2b00      	cmp	r3, #0
 8000394:	d001      	beq.n	800039a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000396:	f000 f8b1 	bl	80004fc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800039a:	bf00      	nop
 800039c:	bd80      	pop	{r7, pc}
 800039e:	bf00      	nop
 80003a0:	2000007c 	.word	0x2000007c
 80003a4:	40013000 	.word	0x40013000

080003a8 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 80003a8:	b580      	push	{r7, lr}
 80003aa:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 80003ac:	4b0d      	ldr	r3, [pc, #52]	; (80003e4 <MX_USB_PCD_Init+0x3c>)
 80003ae:	4a0e      	ldr	r2, [pc, #56]	; (80003e8 <MX_USB_PCD_Init+0x40>)
 80003b0:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80003b2:	4b0c      	ldr	r3, [pc, #48]	; (80003e4 <MX_USB_PCD_Init+0x3c>)
 80003b4:	2208      	movs	r2, #8
 80003b6:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80003b8:	4b0a      	ldr	r3, [pc, #40]	; (80003e4 <MX_USB_PCD_Init+0x3c>)
 80003ba:	2202      	movs	r2, #2
 80003bc:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80003be:	4b09      	ldr	r3, [pc, #36]	; (80003e4 <MX_USB_PCD_Init+0x3c>)
 80003c0:	2202      	movs	r2, #2
 80003c2:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80003c4:	4b07      	ldr	r3, [pc, #28]	; (80003e4 <MX_USB_PCD_Init+0x3c>)
 80003c6:	2200      	movs	r2, #0
 80003c8:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80003ca:	4b06      	ldr	r3, [pc, #24]	; (80003e4 <MX_USB_PCD_Init+0x3c>)
 80003cc:	2200      	movs	r2, #0
 80003ce:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80003d0:	4804      	ldr	r0, [pc, #16]	; (80003e4 <MX_USB_PCD_Init+0x3c>)
 80003d2:	f000 fe46 	bl	8001062 <HAL_PCD_Init>
 80003d6:	4603      	mov	r3, r0
 80003d8:	2b00      	cmp	r3, #0
 80003da:	d001      	beq.n	80003e0 <MX_USB_PCD_Init+0x38>
  {
    Error_Handler();
 80003dc:	f000 f88e 	bl	80004fc <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 80003e0:	bf00      	nop
 80003e2:	bd80      	pop	{r7, pc}
 80003e4:	200000e0 	.word	0x200000e0
 80003e8:	40005c00 	.word	0x40005c00

080003ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003ec:	b580      	push	{r7, lr}
 80003ee:	b08a      	sub	sp, #40	; 0x28
 80003f0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003f2:	f107 0314 	add.w	r3, r7, #20
 80003f6:	2200      	movs	r2, #0
 80003f8:	601a      	str	r2, [r3, #0]
 80003fa:	605a      	str	r2, [r3, #4]
 80003fc:	609a      	str	r2, [r3, #8]
 80003fe:	60da      	str	r2, [r3, #12]
 8000400:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000402:	4b3c      	ldr	r3, [pc, #240]	; (80004f4 <MX_GPIO_Init+0x108>)
 8000404:	695b      	ldr	r3, [r3, #20]
 8000406:	4a3b      	ldr	r2, [pc, #236]	; (80004f4 <MX_GPIO_Init+0x108>)
 8000408:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800040c:	6153      	str	r3, [r2, #20]
 800040e:	4b39      	ldr	r3, [pc, #228]	; (80004f4 <MX_GPIO_Init+0x108>)
 8000410:	695b      	ldr	r3, [r3, #20]
 8000412:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000416:	613b      	str	r3, [r7, #16]
 8000418:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800041a:	4b36      	ldr	r3, [pc, #216]	; (80004f4 <MX_GPIO_Init+0x108>)
 800041c:	695b      	ldr	r3, [r3, #20]
 800041e:	4a35      	ldr	r2, [pc, #212]	; (80004f4 <MX_GPIO_Init+0x108>)
 8000420:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000424:	6153      	str	r3, [r2, #20]
 8000426:	4b33      	ldr	r3, [pc, #204]	; (80004f4 <MX_GPIO_Init+0x108>)
 8000428:	695b      	ldr	r3, [r3, #20]
 800042a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800042e:	60fb      	str	r3, [r7, #12]
 8000430:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000432:	4b30      	ldr	r3, [pc, #192]	; (80004f4 <MX_GPIO_Init+0x108>)
 8000434:	695b      	ldr	r3, [r3, #20]
 8000436:	4a2f      	ldr	r2, [pc, #188]	; (80004f4 <MX_GPIO_Init+0x108>)
 8000438:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800043c:	6153      	str	r3, [r2, #20]
 800043e:	4b2d      	ldr	r3, [pc, #180]	; (80004f4 <MX_GPIO_Init+0x108>)
 8000440:	695b      	ldr	r3, [r3, #20]
 8000442:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000446:	60bb      	str	r3, [r7, #8]
 8000448:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800044a:	4b2a      	ldr	r3, [pc, #168]	; (80004f4 <MX_GPIO_Init+0x108>)
 800044c:	695b      	ldr	r3, [r3, #20]
 800044e:	4a29      	ldr	r2, [pc, #164]	; (80004f4 <MX_GPIO_Init+0x108>)
 8000450:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000454:	6153      	str	r3, [r2, #20]
 8000456:	4b27      	ldr	r3, [pc, #156]	; (80004f4 <MX_GPIO_Init+0x108>)
 8000458:	695b      	ldr	r3, [r3, #20]
 800045a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800045e:	607b      	str	r3, [r7, #4]
 8000460:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000462:	4b24      	ldr	r3, [pc, #144]	; (80004f4 <MX_GPIO_Init+0x108>)
 8000464:	695b      	ldr	r3, [r3, #20]
 8000466:	4a23      	ldr	r2, [pc, #140]	; (80004f4 <MX_GPIO_Init+0x108>)
 8000468:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800046c:	6153      	str	r3, [r2, #20]
 800046e:	4b21      	ldr	r3, [pc, #132]	; (80004f4 <MX_GPIO_Init+0x108>)
 8000470:	695b      	ldr	r3, [r3, #20]
 8000472:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000476:	603b      	str	r3, [r7, #0]
 8000478:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 800047a:	2200      	movs	r2, #0
 800047c:	f64f 7108 	movw	r1, #65288	; 0xff08
 8000480:	481d      	ldr	r0, [pc, #116]	; (80004f8 <MX_GPIO_Init+0x10c>)
 8000482:	f000 fc8d 	bl	8000da0 <HAL_GPIO_WritePin>
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : DRDY_Pin MEMS_INT3_Pin MEMS_INT4_Pin MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = DRDY_Pin|MEMS_INT3_Pin|MEMS_INT4_Pin|MEMS_INT2_Pin;
 8000486:	2336      	movs	r3, #54	; 0x36
 8000488:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800048a:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 800048e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000490:	2300      	movs	r3, #0
 8000492:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000494:	f107 0314 	add.w	r3, r7, #20
 8000498:	4619      	mov	r1, r3
 800049a:	4817      	ldr	r0, [pc, #92]	; (80004f8 <MX_GPIO_Init+0x10c>)
 800049c:	f000 fb06 	bl	8000aac <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_I2C_SPI_Pin LD4_Pin LD3_Pin LD5_Pin
                           LD7_Pin LD9_Pin LD10_Pin LD8_Pin
                           LD6_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 80004a0:	f64f 7308 	movw	r3, #65288	; 0xff08
 80004a4:	617b      	str	r3, [r7, #20]
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004a6:	2301      	movs	r3, #1
 80004a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004aa:	2300      	movs	r3, #0
 80004ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004ae:	2300      	movs	r3, #0
 80004b0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80004b2:	f107 0314 	add.w	r3, r7, #20
 80004b6:	4619      	mov	r1, r3
 80004b8:	480f      	ldr	r0, [pc, #60]	; (80004f8 <MX_GPIO_Init+0x10c>)
 80004ba:	f000 faf7 	bl	8000aac <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80004be:	2301      	movs	r3, #1
 80004c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80004c2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80004c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004c8:	2300      	movs	r3, #0
 80004ca:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004cc:	f107 0314 	add.w	r3, r7, #20
 80004d0:	4619      	mov	r1, r3
 80004d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80004d6:	f000 fae9 	bl	8000aac <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80004da:	2200      	movs	r2, #0
 80004dc:	2100      	movs	r1, #0
 80004de:	2006      	movs	r0, #6
 80004e0:	f000 faad 	bl	8000a3e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80004e4:	2006      	movs	r0, #6
 80004e6:	f000 fac6 	bl	8000a76 <HAL_NVIC_EnableIRQ>

}
 80004ea:	bf00      	nop
 80004ec:	3728      	adds	r7, #40	; 0x28
 80004ee:	46bd      	mov	sp, r7
 80004f0:	bd80      	pop	{r7, pc}
 80004f2:	bf00      	nop
 80004f4:	40021000 	.word	0x40021000
 80004f8:	48001000 	.word	0x48001000

080004fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004fc:	b480      	push	{r7}
 80004fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000500:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000502:	e7fe      	b.n	8000502 <Error_Handler+0x6>

08000504 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000504:	b580      	push	{r7, lr}
 8000506:	b082      	sub	sp, #8
 8000508:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800050a:	4b0f      	ldr	r3, [pc, #60]	; (8000548 <HAL_MspInit+0x44>)
 800050c:	699b      	ldr	r3, [r3, #24]
 800050e:	4a0e      	ldr	r2, [pc, #56]	; (8000548 <HAL_MspInit+0x44>)
 8000510:	f043 0301 	orr.w	r3, r3, #1
 8000514:	6193      	str	r3, [r2, #24]
 8000516:	4b0c      	ldr	r3, [pc, #48]	; (8000548 <HAL_MspInit+0x44>)
 8000518:	699b      	ldr	r3, [r3, #24]
 800051a:	f003 0301 	and.w	r3, r3, #1
 800051e:	607b      	str	r3, [r7, #4]
 8000520:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000522:	4b09      	ldr	r3, [pc, #36]	; (8000548 <HAL_MspInit+0x44>)
 8000524:	69db      	ldr	r3, [r3, #28]
 8000526:	4a08      	ldr	r2, [pc, #32]	; (8000548 <HAL_MspInit+0x44>)
 8000528:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800052c:	61d3      	str	r3, [r2, #28]
 800052e:	4b06      	ldr	r3, [pc, #24]	; (8000548 <HAL_MspInit+0x44>)
 8000530:	69db      	ldr	r3, [r3, #28]
 8000532:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000536:	603b      	str	r3, [r7, #0]
 8000538:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800053a:	2007      	movs	r0, #7
 800053c:	f000 fa74 	bl	8000a28 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000540:	bf00      	nop
 8000542:	3708      	adds	r7, #8
 8000544:	46bd      	mov	sp, r7
 8000546:	bd80      	pop	{r7, pc}
 8000548:	40021000 	.word	0x40021000

0800054c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800054c:	b580      	push	{r7, lr}
 800054e:	b08a      	sub	sp, #40	; 0x28
 8000550:	af00      	add	r7, sp, #0
 8000552:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000554:	f107 0314 	add.w	r3, r7, #20
 8000558:	2200      	movs	r2, #0
 800055a:	601a      	str	r2, [r3, #0]
 800055c:	605a      	str	r2, [r3, #4]
 800055e:	609a      	str	r2, [r3, #8]
 8000560:	60da      	str	r2, [r3, #12]
 8000562:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	681b      	ldr	r3, [r3, #0]
 8000568:	4a17      	ldr	r2, [pc, #92]	; (80005c8 <HAL_I2C_MspInit+0x7c>)
 800056a:	4293      	cmp	r3, r2
 800056c:	d127      	bne.n	80005be <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800056e:	4b17      	ldr	r3, [pc, #92]	; (80005cc <HAL_I2C_MspInit+0x80>)
 8000570:	695b      	ldr	r3, [r3, #20]
 8000572:	4a16      	ldr	r2, [pc, #88]	; (80005cc <HAL_I2C_MspInit+0x80>)
 8000574:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000578:	6153      	str	r3, [r2, #20]
 800057a:	4b14      	ldr	r3, [pc, #80]	; (80005cc <HAL_I2C_MspInit+0x80>)
 800057c:	695b      	ldr	r3, [r3, #20]
 800057e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000582:	613b      	str	r3, [r7, #16]
 8000584:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 8000586:	23c0      	movs	r3, #192	; 0xc0
 8000588:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800058a:	2312      	movs	r3, #18
 800058c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800058e:	2301      	movs	r3, #1
 8000590:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000592:	2303      	movs	r3, #3
 8000594:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000596:	2304      	movs	r3, #4
 8000598:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800059a:	f107 0314 	add.w	r3, r7, #20
 800059e:	4619      	mov	r1, r3
 80005a0:	480b      	ldr	r0, [pc, #44]	; (80005d0 <HAL_I2C_MspInit+0x84>)
 80005a2:	f000 fa83 	bl	8000aac <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80005a6:	4b09      	ldr	r3, [pc, #36]	; (80005cc <HAL_I2C_MspInit+0x80>)
 80005a8:	69db      	ldr	r3, [r3, #28]
 80005aa:	4a08      	ldr	r2, [pc, #32]	; (80005cc <HAL_I2C_MspInit+0x80>)
 80005ac:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80005b0:	61d3      	str	r3, [r2, #28]
 80005b2:	4b06      	ldr	r3, [pc, #24]	; (80005cc <HAL_I2C_MspInit+0x80>)
 80005b4:	69db      	ldr	r3, [r3, #28]
 80005b6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80005ba:	60fb      	str	r3, [r7, #12]
 80005bc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80005be:	bf00      	nop
 80005c0:	3728      	adds	r7, #40	; 0x28
 80005c2:	46bd      	mov	sp, r7
 80005c4:	bd80      	pop	{r7, pc}
 80005c6:	bf00      	nop
 80005c8:	40005400 	.word	0x40005400
 80005cc:	40021000 	.word	0x40021000
 80005d0:	48000400 	.word	0x48000400

080005d4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b08a      	sub	sp, #40	; 0x28
 80005d8:	af00      	add	r7, sp, #0
 80005da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005dc:	f107 0314 	add.w	r3, r7, #20
 80005e0:	2200      	movs	r2, #0
 80005e2:	601a      	str	r2, [r3, #0]
 80005e4:	605a      	str	r2, [r3, #4]
 80005e6:	609a      	str	r2, [r3, #8]
 80005e8:	60da      	str	r2, [r3, #12]
 80005ea:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	4a17      	ldr	r2, [pc, #92]	; (8000650 <HAL_SPI_MspInit+0x7c>)
 80005f2:	4293      	cmp	r3, r2
 80005f4:	d128      	bne.n	8000648 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80005f6:	4b17      	ldr	r3, [pc, #92]	; (8000654 <HAL_SPI_MspInit+0x80>)
 80005f8:	699b      	ldr	r3, [r3, #24]
 80005fa:	4a16      	ldr	r2, [pc, #88]	; (8000654 <HAL_SPI_MspInit+0x80>)
 80005fc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000600:	6193      	str	r3, [r2, #24]
 8000602:	4b14      	ldr	r3, [pc, #80]	; (8000654 <HAL_SPI_MspInit+0x80>)
 8000604:	699b      	ldr	r3, [r3, #24]
 8000606:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800060a:	613b      	str	r3, [r7, #16]
 800060c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800060e:	4b11      	ldr	r3, [pc, #68]	; (8000654 <HAL_SPI_MspInit+0x80>)
 8000610:	695b      	ldr	r3, [r3, #20]
 8000612:	4a10      	ldr	r2, [pc, #64]	; (8000654 <HAL_SPI_MspInit+0x80>)
 8000614:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000618:	6153      	str	r3, [r2, #20]
 800061a:	4b0e      	ldr	r3, [pc, #56]	; (8000654 <HAL_SPI_MspInit+0x80>)
 800061c:	695b      	ldr	r3, [r3, #20]
 800061e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000622:	60fb      	str	r3, [r7, #12]
 8000624:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MISOA7_Pin;
 8000626:	23e0      	movs	r3, #224	; 0xe0
 8000628:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800062a:	2302      	movs	r3, #2
 800062c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800062e:	2300      	movs	r3, #0
 8000630:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000632:	2303      	movs	r3, #3
 8000634:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000636:	2305      	movs	r3, #5
 8000638:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800063a:	f107 0314 	add.w	r3, r7, #20
 800063e:	4619      	mov	r1, r3
 8000640:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000644:	f000 fa32 	bl	8000aac <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000648:	bf00      	nop
 800064a:	3728      	adds	r7, #40	; 0x28
 800064c:	46bd      	mov	sp, r7
 800064e:	bd80      	pop	{r7, pc}
 8000650:	40013000 	.word	0x40013000
 8000654:	40021000 	.word	0x40021000

08000658 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b08a      	sub	sp, #40	; 0x28
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000660:	f107 0314 	add.w	r3, r7, #20
 8000664:	2200      	movs	r2, #0
 8000666:	601a      	str	r2, [r3, #0]
 8000668:	605a      	str	r2, [r3, #4]
 800066a:	609a      	str	r2, [r3, #8]
 800066c:	60da      	str	r2, [r3, #12]
 800066e:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB)
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	4a18      	ldr	r2, [pc, #96]	; (80006d8 <HAL_PCD_MspInit+0x80>)
 8000676:	4293      	cmp	r3, r2
 8000678:	d129      	bne.n	80006ce <HAL_PCD_MspInit+0x76>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800067a:	4b18      	ldr	r3, [pc, #96]	; (80006dc <HAL_PCD_MspInit+0x84>)
 800067c:	695b      	ldr	r3, [r3, #20]
 800067e:	4a17      	ldr	r2, [pc, #92]	; (80006dc <HAL_PCD_MspInit+0x84>)
 8000680:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000684:	6153      	str	r3, [r2, #20]
 8000686:	4b15      	ldr	r3, [pc, #84]	; (80006dc <HAL_PCD_MspInit+0x84>)
 8000688:	695b      	ldr	r3, [r3, #20]
 800068a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800068e:	613b      	str	r3, [r7, #16]
 8000690:	693b      	ldr	r3, [r7, #16]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = DM_Pin|DP_Pin;
 8000692:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000696:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000698:	2302      	movs	r3, #2
 800069a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800069c:	2300      	movs	r3, #0
 800069e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006a0:	2303      	movs	r3, #3
 80006a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 80006a4:	230e      	movs	r3, #14
 80006a6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006a8:	f107 0314 	add.w	r3, r7, #20
 80006ac:	4619      	mov	r1, r3
 80006ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006b2:	f000 f9fb 	bl	8000aac <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80006b6:	4b09      	ldr	r3, [pc, #36]	; (80006dc <HAL_PCD_MspInit+0x84>)
 80006b8:	69db      	ldr	r3, [r3, #28]
 80006ba:	4a08      	ldr	r2, [pc, #32]	; (80006dc <HAL_PCD_MspInit+0x84>)
 80006bc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80006c0:	61d3      	str	r3, [r2, #28]
 80006c2:	4b06      	ldr	r3, [pc, #24]	; (80006dc <HAL_PCD_MspInit+0x84>)
 80006c4:	69db      	ldr	r3, [r3, #28]
 80006c6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80006ca:	60fb      	str	r3, [r7, #12]
 80006cc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 80006ce:	bf00      	nop
 80006d0:	3728      	adds	r7, #40	; 0x28
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bd80      	pop	{r7, pc}
 80006d6:	bf00      	nop
 80006d8:	40005c00 	.word	0x40005c00
 80006dc:	40021000 	.word	0x40021000

080006e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006e0:	b480      	push	{r7}
 80006e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80006e4:	e7fe      	b.n	80006e4 <NMI_Handler+0x4>

080006e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006e6:	b480      	push	{r7}
 80006e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006ea:	e7fe      	b.n	80006ea <HardFault_Handler+0x4>

080006ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80006ec:	b480      	push	{r7}
 80006ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80006f0:	e7fe      	b.n	80006f0 <MemManage_Handler+0x4>

080006f2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80006f2:	b480      	push	{r7}
 80006f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80006f6:	e7fe      	b.n	80006f6 <BusFault_Handler+0x4>

080006f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80006f8:	b480      	push	{r7}
 80006fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80006fc:	e7fe      	b.n	80006fc <UsageFault_Handler+0x4>

080006fe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80006fe:	b480      	push	{r7}
 8000700:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000702:	bf00      	nop
 8000704:	46bd      	mov	sp, r7
 8000706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800070a:	4770      	bx	lr

0800070c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800070c:	b480      	push	{r7}
 800070e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000710:	bf00      	nop
 8000712:	46bd      	mov	sp, r7
 8000714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000718:	4770      	bx	lr

0800071a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800071a:	b480      	push	{r7}
 800071c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800071e:	bf00      	nop
 8000720:	46bd      	mov	sp, r7
 8000722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000726:	4770      	bx	lr

08000728 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800072c:	f000 f88c 	bl	8000848 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000730:	bf00      	nop
 8000732:	bd80      	pop	{r7, pc}

08000734 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8000738:	2001      	movs	r0, #1
 800073a:	f000 fb49 	bl	8000dd0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800073e:	bf00      	nop
 8000740:	bd80      	pop	{r7, pc}
	...

08000744 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000744:	b480      	push	{r7}
 8000746:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000748:	4b06      	ldr	r3, [pc, #24]	; (8000764 <SystemInit+0x20>)
 800074a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800074e:	4a05      	ldr	r2, [pc, #20]	; (8000764 <SystemInit+0x20>)
 8000750:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000754:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000758:	bf00      	nop
 800075a:	46bd      	mov	sp, r7
 800075c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000760:	4770      	bx	lr
 8000762:	bf00      	nop
 8000764:	e000ed00 	.word	0xe000ed00

08000768 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000768:	f8df d034 	ldr.w	sp, [pc, #52]	; 80007a0 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 800076c:	f7ff ffea 	bl	8000744 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000770:	480c      	ldr	r0, [pc, #48]	; (80007a4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000772:	490d      	ldr	r1, [pc, #52]	; (80007a8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000774:	4a0d      	ldr	r2, [pc, #52]	; (80007ac <LoopForever+0xe>)
  movs r3, #0
 8000776:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000778:	e002      	b.n	8000780 <LoopCopyDataInit>

0800077a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800077a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800077c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800077e:	3304      	adds	r3, #4

08000780 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000780:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000782:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000784:	d3f9      	bcc.n	800077a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000786:	4a0a      	ldr	r2, [pc, #40]	; (80007b0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000788:	4c0a      	ldr	r4, [pc, #40]	; (80007b4 <LoopForever+0x16>)
  movs r3, #0
 800078a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800078c:	e001      	b.n	8000792 <LoopFillZerobss>

0800078e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800078e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000790:	3204      	adds	r2, #4

08000792 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000792:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000794:	d3fb      	bcc.n	800078e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000796:	f002 f8bd 	bl	8002914 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800079a:	f7ff fd15 	bl	80001c8 <main>

0800079e <LoopForever>:

LoopForever:
    b LoopForever
 800079e:	e7fe      	b.n	800079e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80007a0:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 80007a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007a8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80007ac:	080029bc 	.word	0x080029bc
  ldr r2, =_sbss
 80007b0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80007b4:	200003d0 	.word	0x200003d0

080007b8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80007b8:	e7fe      	b.n	80007b8 <ADC1_2_IRQHandler>
	...

080007bc <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007c0:	4b08      	ldr	r3, [pc, #32]	; (80007e4 <HAL_Init+0x28>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	4a07      	ldr	r2, [pc, #28]	; (80007e4 <HAL_Init+0x28>)
 80007c6:	f043 0310 	orr.w	r3, r3, #16
 80007ca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007cc:	2003      	movs	r0, #3
 80007ce:	f000 f92b 	bl	8000a28 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80007d2:	2000      	movs	r0, #0
 80007d4:	f000 f808 	bl	80007e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80007d8:	f7ff fe94 	bl	8000504 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80007dc:	2300      	movs	r3, #0
}
 80007de:	4618      	mov	r0, r3
 80007e0:	bd80      	pop	{r7, pc}
 80007e2:	bf00      	nop
 80007e4:	40022000 	.word	0x40022000

080007e8 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b082      	sub	sp, #8
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80007f0:	4b12      	ldr	r3, [pc, #72]	; (800083c <HAL_InitTick+0x54>)
 80007f2:	681a      	ldr	r2, [r3, #0]
 80007f4:	4b12      	ldr	r3, [pc, #72]	; (8000840 <HAL_InitTick+0x58>)
 80007f6:	781b      	ldrb	r3, [r3, #0]
 80007f8:	4619      	mov	r1, r3
 80007fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8000802:	fbb2 f3f3 	udiv	r3, r2, r3
 8000806:	4618      	mov	r0, r3
 8000808:	f000 f943 	bl	8000a92 <HAL_SYSTICK_Config>
 800080c:	4603      	mov	r3, r0
 800080e:	2b00      	cmp	r3, #0
 8000810:	d001      	beq.n	8000816 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000812:	2301      	movs	r3, #1
 8000814:	e00e      	b.n	8000834 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	2b0f      	cmp	r3, #15
 800081a:	d80a      	bhi.n	8000832 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800081c:	2200      	movs	r2, #0
 800081e:	6879      	ldr	r1, [r7, #4]
 8000820:	f04f 30ff 	mov.w	r0, #4294967295
 8000824:	f000 f90b 	bl	8000a3e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000828:	4a06      	ldr	r2, [pc, #24]	; (8000844 <HAL_InitTick+0x5c>)
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800082e:	2300      	movs	r3, #0
 8000830:	e000      	b.n	8000834 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000832:	2301      	movs	r3, #1
}
 8000834:	4618      	mov	r0, r3
 8000836:	3708      	adds	r7, #8
 8000838:	46bd      	mov	sp, r7
 800083a:	bd80      	pop	{r7, pc}
 800083c:	20000000 	.word	0x20000000
 8000840:	20000008 	.word	0x20000008
 8000844:	20000004 	.word	0x20000004

08000848 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000848:	b480      	push	{r7}
 800084a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800084c:	4b06      	ldr	r3, [pc, #24]	; (8000868 <HAL_IncTick+0x20>)
 800084e:	781b      	ldrb	r3, [r3, #0]
 8000850:	461a      	mov	r2, r3
 8000852:	4b06      	ldr	r3, [pc, #24]	; (800086c <HAL_IncTick+0x24>)
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	4413      	add	r3, r2
 8000858:	4a04      	ldr	r2, [pc, #16]	; (800086c <HAL_IncTick+0x24>)
 800085a:	6013      	str	r3, [r2, #0]
}
 800085c:	bf00      	nop
 800085e:	46bd      	mov	sp, r7
 8000860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000864:	4770      	bx	lr
 8000866:	bf00      	nop
 8000868:	20000008 	.word	0x20000008
 800086c:	200003cc 	.word	0x200003cc

08000870 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000870:	b480      	push	{r7}
 8000872:	af00      	add	r7, sp, #0
  return uwTick;  
 8000874:	4b03      	ldr	r3, [pc, #12]	; (8000884 <HAL_GetTick+0x14>)
 8000876:	681b      	ldr	r3, [r3, #0]
}
 8000878:	4618      	mov	r0, r3
 800087a:	46bd      	mov	sp, r7
 800087c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000880:	4770      	bx	lr
 8000882:	bf00      	nop
 8000884:	200003cc 	.word	0x200003cc

08000888 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000888:	b480      	push	{r7}
 800088a:	b085      	sub	sp, #20
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	f003 0307 	and.w	r3, r3, #7
 8000896:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000898:	4b0c      	ldr	r3, [pc, #48]	; (80008cc <__NVIC_SetPriorityGrouping+0x44>)
 800089a:	68db      	ldr	r3, [r3, #12]
 800089c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800089e:	68ba      	ldr	r2, [r7, #8]
 80008a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80008a4:	4013      	ands	r3, r2
 80008a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80008a8:	68fb      	ldr	r3, [r7, #12]
 80008aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80008ac:	68bb      	ldr	r3, [r7, #8]
 80008ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80008b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80008b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80008ba:	4a04      	ldr	r2, [pc, #16]	; (80008cc <__NVIC_SetPriorityGrouping+0x44>)
 80008bc:	68bb      	ldr	r3, [r7, #8]
 80008be:	60d3      	str	r3, [r2, #12]
}
 80008c0:	bf00      	nop
 80008c2:	3714      	adds	r7, #20
 80008c4:	46bd      	mov	sp, r7
 80008c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ca:	4770      	bx	lr
 80008cc:	e000ed00 	.word	0xe000ed00

080008d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80008d0:	b480      	push	{r7}
 80008d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80008d4:	4b04      	ldr	r3, [pc, #16]	; (80008e8 <__NVIC_GetPriorityGrouping+0x18>)
 80008d6:	68db      	ldr	r3, [r3, #12]
 80008d8:	0a1b      	lsrs	r3, r3, #8
 80008da:	f003 0307 	and.w	r3, r3, #7
}
 80008de:	4618      	mov	r0, r3
 80008e0:	46bd      	mov	sp, r7
 80008e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e6:	4770      	bx	lr
 80008e8:	e000ed00 	.word	0xe000ed00

080008ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008ec:	b480      	push	{r7}
 80008ee:	b083      	sub	sp, #12
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	4603      	mov	r3, r0
 80008f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	db0b      	blt.n	8000916 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80008fe:	79fb      	ldrb	r3, [r7, #7]
 8000900:	f003 021f 	and.w	r2, r3, #31
 8000904:	4907      	ldr	r1, [pc, #28]	; (8000924 <__NVIC_EnableIRQ+0x38>)
 8000906:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800090a:	095b      	lsrs	r3, r3, #5
 800090c:	2001      	movs	r0, #1
 800090e:	fa00 f202 	lsl.w	r2, r0, r2
 8000912:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000916:	bf00      	nop
 8000918:	370c      	adds	r7, #12
 800091a:	46bd      	mov	sp, r7
 800091c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000920:	4770      	bx	lr
 8000922:	bf00      	nop
 8000924:	e000e100 	.word	0xe000e100

08000928 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000928:	b480      	push	{r7}
 800092a:	b083      	sub	sp, #12
 800092c:	af00      	add	r7, sp, #0
 800092e:	4603      	mov	r3, r0
 8000930:	6039      	str	r1, [r7, #0]
 8000932:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000934:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000938:	2b00      	cmp	r3, #0
 800093a:	db0a      	blt.n	8000952 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800093c:	683b      	ldr	r3, [r7, #0]
 800093e:	b2da      	uxtb	r2, r3
 8000940:	490c      	ldr	r1, [pc, #48]	; (8000974 <__NVIC_SetPriority+0x4c>)
 8000942:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000946:	0112      	lsls	r2, r2, #4
 8000948:	b2d2      	uxtb	r2, r2
 800094a:	440b      	add	r3, r1
 800094c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000950:	e00a      	b.n	8000968 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000952:	683b      	ldr	r3, [r7, #0]
 8000954:	b2da      	uxtb	r2, r3
 8000956:	4908      	ldr	r1, [pc, #32]	; (8000978 <__NVIC_SetPriority+0x50>)
 8000958:	79fb      	ldrb	r3, [r7, #7]
 800095a:	f003 030f 	and.w	r3, r3, #15
 800095e:	3b04      	subs	r3, #4
 8000960:	0112      	lsls	r2, r2, #4
 8000962:	b2d2      	uxtb	r2, r2
 8000964:	440b      	add	r3, r1
 8000966:	761a      	strb	r2, [r3, #24]
}
 8000968:	bf00      	nop
 800096a:	370c      	adds	r7, #12
 800096c:	46bd      	mov	sp, r7
 800096e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000972:	4770      	bx	lr
 8000974:	e000e100 	.word	0xe000e100
 8000978:	e000ed00 	.word	0xe000ed00

0800097c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800097c:	b480      	push	{r7}
 800097e:	b089      	sub	sp, #36	; 0x24
 8000980:	af00      	add	r7, sp, #0
 8000982:	60f8      	str	r0, [r7, #12]
 8000984:	60b9      	str	r1, [r7, #8]
 8000986:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000988:	68fb      	ldr	r3, [r7, #12]
 800098a:	f003 0307 	and.w	r3, r3, #7
 800098e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000990:	69fb      	ldr	r3, [r7, #28]
 8000992:	f1c3 0307 	rsb	r3, r3, #7
 8000996:	2b04      	cmp	r3, #4
 8000998:	bf28      	it	cs
 800099a:	2304      	movcs	r3, #4
 800099c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800099e:	69fb      	ldr	r3, [r7, #28]
 80009a0:	3304      	adds	r3, #4
 80009a2:	2b06      	cmp	r3, #6
 80009a4:	d902      	bls.n	80009ac <NVIC_EncodePriority+0x30>
 80009a6:	69fb      	ldr	r3, [r7, #28]
 80009a8:	3b03      	subs	r3, #3
 80009aa:	e000      	b.n	80009ae <NVIC_EncodePriority+0x32>
 80009ac:	2300      	movs	r3, #0
 80009ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009b0:	f04f 32ff 	mov.w	r2, #4294967295
 80009b4:	69bb      	ldr	r3, [r7, #24]
 80009b6:	fa02 f303 	lsl.w	r3, r2, r3
 80009ba:	43da      	mvns	r2, r3
 80009bc:	68bb      	ldr	r3, [r7, #8]
 80009be:	401a      	ands	r2, r3
 80009c0:	697b      	ldr	r3, [r7, #20]
 80009c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80009c4:	f04f 31ff 	mov.w	r1, #4294967295
 80009c8:	697b      	ldr	r3, [r7, #20]
 80009ca:	fa01 f303 	lsl.w	r3, r1, r3
 80009ce:	43d9      	mvns	r1, r3
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009d4:	4313      	orrs	r3, r2
         );
}
 80009d6:	4618      	mov	r0, r3
 80009d8:	3724      	adds	r7, #36	; 0x24
 80009da:	46bd      	mov	sp, r7
 80009dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e0:	4770      	bx	lr
	...

080009e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b082      	sub	sp, #8
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	3b01      	subs	r3, #1
 80009f0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80009f4:	d301      	bcc.n	80009fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009f6:	2301      	movs	r3, #1
 80009f8:	e00f      	b.n	8000a1a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009fa:	4a0a      	ldr	r2, [pc, #40]	; (8000a24 <SysTick_Config+0x40>)
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	3b01      	subs	r3, #1
 8000a00:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a02:	210f      	movs	r1, #15
 8000a04:	f04f 30ff 	mov.w	r0, #4294967295
 8000a08:	f7ff ff8e 	bl	8000928 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a0c:	4b05      	ldr	r3, [pc, #20]	; (8000a24 <SysTick_Config+0x40>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a12:	4b04      	ldr	r3, [pc, #16]	; (8000a24 <SysTick_Config+0x40>)
 8000a14:	2207      	movs	r2, #7
 8000a16:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a18:	2300      	movs	r3, #0
}
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	3708      	adds	r7, #8
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bd80      	pop	{r7, pc}
 8000a22:	bf00      	nop
 8000a24:	e000e010 	.word	0xe000e010

08000a28 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b082      	sub	sp, #8
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a30:	6878      	ldr	r0, [r7, #4]
 8000a32:	f7ff ff29 	bl	8000888 <__NVIC_SetPriorityGrouping>
}
 8000a36:	bf00      	nop
 8000a38:	3708      	adds	r7, #8
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	bd80      	pop	{r7, pc}

08000a3e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a3e:	b580      	push	{r7, lr}
 8000a40:	b086      	sub	sp, #24
 8000a42:	af00      	add	r7, sp, #0
 8000a44:	4603      	mov	r3, r0
 8000a46:	60b9      	str	r1, [r7, #8]
 8000a48:	607a      	str	r2, [r7, #4]
 8000a4a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000a50:	f7ff ff3e 	bl	80008d0 <__NVIC_GetPriorityGrouping>
 8000a54:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a56:	687a      	ldr	r2, [r7, #4]
 8000a58:	68b9      	ldr	r1, [r7, #8]
 8000a5a:	6978      	ldr	r0, [r7, #20]
 8000a5c:	f7ff ff8e 	bl	800097c <NVIC_EncodePriority>
 8000a60:	4602      	mov	r2, r0
 8000a62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a66:	4611      	mov	r1, r2
 8000a68:	4618      	mov	r0, r3
 8000a6a:	f7ff ff5d 	bl	8000928 <__NVIC_SetPriority>
}
 8000a6e:	bf00      	nop
 8000a70:	3718      	adds	r7, #24
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bd80      	pop	{r7, pc}

08000a76 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a76:	b580      	push	{r7, lr}
 8000a78:	b082      	sub	sp, #8
 8000a7a:	af00      	add	r7, sp, #0
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a84:	4618      	mov	r0, r3
 8000a86:	f7ff ff31 	bl	80008ec <__NVIC_EnableIRQ>
}
 8000a8a:	bf00      	nop
 8000a8c:	3708      	adds	r7, #8
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	bd80      	pop	{r7, pc}

08000a92 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a92:	b580      	push	{r7, lr}
 8000a94:	b082      	sub	sp, #8
 8000a96:	af00      	add	r7, sp, #0
 8000a98:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a9a:	6878      	ldr	r0, [r7, #4]
 8000a9c:	f7ff ffa2 	bl	80009e4 <SysTick_Config>
 8000aa0:	4603      	mov	r3, r0
}
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	3708      	adds	r7, #8
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bd80      	pop	{r7, pc}
	...

08000aac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000aac:	b480      	push	{r7}
 8000aae:	b087      	sub	sp, #28
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]
 8000ab4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000aba:	e154      	b.n	8000d66 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000abc:	683b      	ldr	r3, [r7, #0]
 8000abe:	681a      	ldr	r2, [r3, #0]
 8000ac0:	2101      	movs	r1, #1
 8000ac2:	697b      	ldr	r3, [r7, #20]
 8000ac4:	fa01 f303 	lsl.w	r3, r1, r3
 8000ac8:	4013      	ands	r3, r2
 8000aca:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000acc:	68fb      	ldr	r3, [r7, #12]
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	f000 8146 	beq.w	8000d60 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000ad4:	683b      	ldr	r3, [r7, #0]
 8000ad6:	685b      	ldr	r3, [r3, #4]
 8000ad8:	f003 0303 	and.w	r3, r3, #3
 8000adc:	2b01      	cmp	r3, #1
 8000ade:	d005      	beq.n	8000aec <HAL_GPIO_Init+0x40>
 8000ae0:	683b      	ldr	r3, [r7, #0]
 8000ae2:	685b      	ldr	r3, [r3, #4]
 8000ae4:	f003 0303 	and.w	r3, r3, #3
 8000ae8:	2b02      	cmp	r3, #2
 8000aea:	d130      	bne.n	8000b4e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	689b      	ldr	r3, [r3, #8]
 8000af0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000af2:	697b      	ldr	r3, [r7, #20]
 8000af4:	005b      	lsls	r3, r3, #1
 8000af6:	2203      	movs	r2, #3
 8000af8:	fa02 f303 	lsl.w	r3, r2, r3
 8000afc:	43db      	mvns	r3, r3
 8000afe:	693a      	ldr	r2, [r7, #16]
 8000b00:	4013      	ands	r3, r2
 8000b02:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000b04:	683b      	ldr	r3, [r7, #0]
 8000b06:	68da      	ldr	r2, [r3, #12]
 8000b08:	697b      	ldr	r3, [r7, #20]
 8000b0a:	005b      	lsls	r3, r3, #1
 8000b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b10:	693a      	ldr	r2, [r7, #16]
 8000b12:	4313      	orrs	r3, r2
 8000b14:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	693a      	ldr	r2, [r7, #16]
 8000b1a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	685b      	ldr	r3, [r3, #4]
 8000b20:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000b22:	2201      	movs	r2, #1
 8000b24:	697b      	ldr	r3, [r7, #20]
 8000b26:	fa02 f303 	lsl.w	r3, r2, r3
 8000b2a:	43db      	mvns	r3, r3
 8000b2c:	693a      	ldr	r2, [r7, #16]
 8000b2e:	4013      	ands	r3, r2
 8000b30:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000b32:	683b      	ldr	r3, [r7, #0]
 8000b34:	685b      	ldr	r3, [r3, #4]
 8000b36:	091b      	lsrs	r3, r3, #4
 8000b38:	f003 0201 	and.w	r2, r3, #1
 8000b3c:	697b      	ldr	r3, [r7, #20]
 8000b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b42:	693a      	ldr	r2, [r7, #16]
 8000b44:	4313      	orrs	r3, r2
 8000b46:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	693a      	ldr	r2, [r7, #16]
 8000b4c:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000b4e:	683b      	ldr	r3, [r7, #0]
 8000b50:	685b      	ldr	r3, [r3, #4]
 8000b52:	f003 0303 	and.w	r3, r3, #3
 8000b56:	2b03      	cmp	r3, #3
 8000b58:	d017      	beq.n	8000b8a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	68db      	ldr	r3, [r3, #12]
 8000b5e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000b60:	697b      	ldr	r3, [r7, #20]
 8000b62:	005b      	lsls	r3, r3, #1
 8000b64:	2203      	movs	r2, #3
 8000b66:	fa02 f303 	lsl.w	r3, r2, r3
 8000b6a:	43db      	mvns	r3, r3
 8000b6c:	693a      	ldr	r2, [r7, #16]
 8000b6e:	4013      	ands	r3, r2
 8000b70:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000b72:	683b      	ldr	r3, [r7, #0]
 8000b74:	689a      	ldr	r2, [r3, #8]
 8000b76:	697b      	ldr	r3, [r7, #20]
 8000b78:	005b      	lsls	r3, r3, #1
 8000b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b7e:	693a      	ldr	r2, [r7, #16]
 8000b80:	4313      	orrs	r3, r2
 8000b82:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	693a      	ldr	r2, [r7, #16]
 8000b88:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000b8a:	683b      	ldr	r3, [r7, #0]
 8000b8c:	685b      	ldr	r3, [r3, #4]
 8000b8e:	f003 0303 	and.w	r3, r3, #3
 8000b92:	2b02      	cmp	r3, #2
 8000b94:	d123      	bne.n	8000bde <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000b96:	697b      	ldr	r3, [r7, #20]
 8000b98:	08da      	lsrs	r2, r3, #3
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	3208      	adds	r2, #8
 8000b9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ba2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000ba4:	697b      	ldr	r3, [r7, #20]
 8000ba6:	f003 0307 	and.w	r3, r3, #7
 8000baa:	009b      	lsls	r3, r3, #2
 8000bac:	220f      	movs	r2, #15
 8000bae:	fa02 f303 	lsl.w	r3, r2, r3
 8000bb2:	43db      	mvns	r3, r3
 8000bb4:	693a      	ldr	r2, [r7, #16]
 8000bb6:	4013      	ands	r3, r2
 8000bb8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000bba:	683b      	ldr	r3, [r7, #0]
 8000bbc:	691a      	ldr	r2, [r3, #16]
 8000bbe:	697b      	ldr	r3, [r7, #20]
 8000bc0:	f003 0307 	and.w	r3, r3, #7
 8000bc4:	009b      	lsls	r3, r3, #2
 8000bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8000bca:	693a      	ldr	r2, [r7, #16]
 8000bcc:	4313      	orrs	r3, r2
 8000bce:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000bd0:	697b      	ldr	r3, [r7, #20]
 8000bd2:	08da      	lsrs	r2, r3, #3
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	3208      	adds	r2, #8
 8000bd8:	6939      	ldr	r1, [r7, #16]
 8000bda:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000be4:	697b      	ldr	r3, [r7, #20]
 8000be6:	005b      	lsls	r3, r3, #1
 8000be8:	2203      	movs	r2, #3
 8000bea:	fa02 f303 	lsl.w	r3, r2, r3
 8000bee:	43db      	mvns	r3, r3
 8000bf0:	693a      	ldr	r2, [r7, #16]
 8000bf2:	4013      	ands	r3, r2
 8000bf4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000bf6:	683b      	ldr	r3, [r7, #0]
 8000bf8:	685b      	ldr	r3, [r3, #4]
 8000bfa:	f003 0203 	and.w	r2, r3, #3
 8000bfe:	697b      	ldr	r3, [r7, #20]
 8000c00:	005b      	lsls	r3, r3, #1
 8000c02:	fa02 f303 	lsl.w	r3, r2, r3
 8000c06:	693a      	ldr	r2, [r7, #16]
 8000c08:	4313      	orrs	r3, r2
 8000c0a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	693a      	ldr	r2, [r7, #16]
 8000c10:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000c12:	683b      	ldr	r3, [r7, #0]
 8000c14:	685b      	ldr	r3, [r3, #4]
 8000c16:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	f000 80a0 	beq.w	8000d60 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c20:	4b58      	ldr	r3, [pc, #352]	; (8000d84 <HAL_GPIO_Init+0x2d8>)
 8000c22:	699b      	ldr	r3, [r3, #24]
 8000c24:	4a57      	ldr	r2, [pc, #348]	; (8000d84 <HAL_GPIO_Init+0x2d8>)
 8000c26:	f043 0301 	orr.w	r3, r3, #1
 8000c2a:	6193      	str	r3, [r2, #24]
 8000c2c:	4b55      	ldr	r3, [pc, #340]	; (8000d84 <HAL_GPIO_Init+0x2d8>)
 8000c2e:	699b      	ldr	r3, [r3, #24]
 8000c30:	f003 0301 	and.w	r3, r3, #1
 8000c34:	60bb      	str	r3, [r7, #8]
 8000c36:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000c38:	4a53      	ldr	r2, [pc, #332]	; (8000d88 <HAL_GPIO_Init+0x2dc>)
 8000c3a:	697b      	ldr	r3, [r7, #20]
 8000c3c:	089b      	lsrs	r3, r3, #2
 8000c3e:	3302      	adds	r3, #2
 8000c40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c44:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000c46:	697b      	ldr	r3, [r7, #20]
 8000c48:	f003 0303 	and.w	r3, r3, #3
 8000c4c:	009b      	lsls	r3, r3, #2
 8000c4e:	220f      	movs	r2, #15
 8000c50:	fa02 f303 	lsl.w	r3, r2, r3
 8000c54:	43db      	mvns	r3, r3
 8000c56:	693a      	ldr	r2, [r7, #16]
 8000c58:	4013      	ands	r3, r2
 8000c5a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000c62:	d019      	beq.n	8000c98 <HAL_GPIO_Init+0x1ec>
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	4a49      	ldr	r2, [pc, #292]	; (8000d8c <HAL_GPIO_Init+0x2e0>)
 8000c68:	4293      	cmp	r3, r2
 8000c6a:	d013      	beq.n	8000c94 <HAL_GPIO_Init+0x1e8>
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	4a48      	ldr	r2, [pc, #288]	; (8000d90 <HAL_GPIO_Init+0x2e4>)
 8000c70:	4293      	cmp	r3, r2
 8000c72:	d00d      	beq.n	8000c90 <HAL_GPIO_Init+0x1e4>
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	4a47      	ldr	r2, [pc, #284]	; (8000d94 <HAL_GPIO_Init+0x2e8>)
 8000c78:	4293      	cmp	r3, r2
 8000c7a:	d007      	beq.n	8000c8c <HAL_GPIO_Init+0x1e0>
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	4a46      	ldr	r2, [pc, #280]	; (8000d98 <HAL_GPIO_Init+0x2ec>)
 8000c80:	4293      	cmp	r3, r2
 8000c82:	d101      	bne.n	8000c88 <HAL_GPIO_Init+0x1dc>
 8000c84:	2304      	movs	r3, #4
 8000c86:	e008      	b.n	8000c9a <HAL_GPIO_Init+0x1ee>
 8000c88:	2305      	movs	r3, #5
 8000c8a:	e006      	b.n	8000c9a <HAL_GPIO_Init+0x1ee>
 8000c8c:	2303      	movs	r3, #3
 8000c8e:	e004      	b.n	8000c9a <HAL_GPIO_Init+0x1ee>
 8000c90:	2302      	movs	r3, #2
 8000c92:	e002      	b.n	8000c9a <HAL_GPIO_Init+0x1ee>
 8000c94:	2301      	movs	r3, #1
 8000c96:	e000      	b.n	8000c9a <HAL_GPIO_Init+0x1ee>
 8000c98:	2300      	movs	r3, #0
 8000c9a:	697a      	ldr	r2, [r7, #20]
 8000c9c:	f002 0203 	and.w	r2, r2, #3
 8000ca0:	0092      	lsls	r2, r2, #2
 8000ca2:	4093      	lsls	r3, r2
 8000ca4:	693a      	ldr	r2, [r7, #16]
 8000ca6:	4313      	orrs	r3, r2
 8000ca8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000caa:	4937      	ldr	r1, [pc, #220]	; (8000d88 <HAL_GPIO_Init+0x2dc>)
 8000cac:	697b      	ldr	r3, [r7, #20]
 8000cae:	089b      	lsrs	r3, r3, #2
 8000cb0:	3302      	adds	r3, #2
 8000cb2:	693a      	ldr	r2, [r7, #16]
 8000cb4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000cb8:	4b38      	ldr	r3, [pc, #224]	; (8000d9c <HAL_GPIO_Init+0x2f0>)
 8000cba:	689b      	ldr	r3, [r3, #8]
 8000cbc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000cbe:	68fb      	ldr	r3, [r7, #12]
 8000cc0:	43db      	mvns	r3, r3
 8000cc2:	693a      	ldr	r2, [r7, #16]
 8000cc4:	4013      	ands	r3, r2
 8000cc6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000cc8:	683b      	ldr	r3, [r7, #0]
 8000cca:	685b      	ldr	r3, [r3, #4]
 8000ccc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d003      	beq.n	8000cdc <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8000cd4:	693a      	ldr	r2, [r7, #16]
 8000cd6:	68fb      	ldr	r3, [r7, #12]
 8000cd8:	4313      	orrs	r3, r2
 8000cda:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000cdc:	4a2f      	ldr	r2, [pc, #188]	; (8000d9c <HAL_GPIO_Init+0x2f0>)
 8000cde:	693b      	ldr	r3, [r7, #16]
 8000ce0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000ce2:	4b2e      	ldr	r3, [pc, #184]	; (8000d9c <HAL_GPIO_Init+0x2f0>)
 8000ce4:	68db      	ldr	r3, [r3, #12]
 8000ce6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	43db      	mvns	r3, r3
 8000cec:	693a      	ldr	r2, [r7, #16]
 8000cee:	4013      	ands	r3, r2
 8000cf0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000cf2:	683b      	ldr	r3, [r7, #0]
 8000cf4:	685b      	ldr	r3, [r3, #4]
 8000cf6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d003      	beq.n	8000d06 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8000cfe:	693a      	ldr	r2, [r7, #16]
 8000d00:	68fb      	ldr	r3, [r7, #12]
 8000d02:	4313      	orrs	r3, r2
 8000d04:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000d06:	4a25      	ldr	r2, [pc, #148]	; (8000d9c <HAL_GPIO_Init+0x2f0>)
 8000d08:	693b      	ldr	r3, [r7, #16]
 8000d0a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000d0c:	4b23      	ldr	r3, [pc, #140]	; (8000d9c <HAL_GPIO_Init+0x2f0>)
 8000d0e:	685b      	ldr	r3, [r3, #4]
 8000d10:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d12:	68fb      	ldr	r3, [r7, #12]
 8000d14:	43db      	mvns	r3, r3
 8000d16:	693a      	ldr	r2, [r7, #16]
 8000d18:	4013      	ands	r3, r2
 8000d1a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000d1c:	683b      	ldr	r3, [r7, #0]
 8000d1e:	685b      	ldr	r3, [r3, #4]
 8000d20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d003      	beq.n	8000d30 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8000d28:	693a      	ldr	r2, [r7, #16]
 8000d2a:	68fb      	ldr	r3, [r7, #12]
 8000d2c:	4313      	orrs	r3, r2
 8000d2e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000d30:	4a1a      	ldr	r2, [pc, #104]	; (8000d9c <HAL_GPIO_Init+0x2f0>)
 8000d32:	693b      	ldr	r3, [r7, #16]
 8000d34:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000d36:	4b19      	ldr	r3, [pc, #100]	; (8000d9c <HAL_GPIO_Init+0x2f0>)
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d3c:	68fb      	ldr	r3, [r7, #12]
 8000d3e:	43db      	mvns	r3, r3
 8000d40:	693a      	ldr	r2, [r7, #16]
 8000d42:	4013      	ands	r3, r2
 8000d44:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000d46:	683b      	ldr	r3, [r7, #0]
 8000d48:	685b      	ldr	r3, [r3, #4]
 8000d4a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d003      	beq.n	8000d5a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8000d52:	693a      	ldr	r2, [r7, #16]
 8000d54:	68fb      	ldr	r3, [r7, #12]
 8000d56:	4313      	orrs	r3, r2
 8000d58:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000d5a:	4a10      	ldr	r2, [pc, #64]	; (8000d9c <HAL_GPIO_Init+0x2f0>)
 8000d5c:	693b      	ldr	r3, [r7, #16]
 8000d5e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000d60:	697b      	ldr	r3, [r7, #20]
 8000d62:	3301      	adds	r3, #1
 8000d64:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d66:	683b      	ldr	r3, [r7, #0]
 8000d68:	681a      	ldr	r2, [r3, #0]
 8000d6a:	697b      	ldr	r3, [r7, #20]
 8000d6c:	fa22 f303 	lsr.w	r3, r2, r3
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	f47f aea3 	bne.w	8000abc <HAL_GPIO_Init+0x10>
  }
}
 8000d76:	bf00      	nop
 8000d78:	371c      	adds	r7, #28
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d80:	4770      	bx	lr
 8000d82:	bf00      	nop
 8000d84:	40021000 	.word	0x40021000
 8000d88:	40010000 	.word	0x40010000
 8000d8c:	48000400 	.word	0x48000400
 8000d90:	48000800 	.word	0x48000800
 8000d94:	48000c00 	.word	0x48000c00
 8000d98:	48001000 	.word	0x48001000
 8000d9c:	40010400 	.word	0x40010400

08000da0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000da0:	b480      	push	{r7}
 8000da2:	b083      	sub	sp, #12
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
 8000da8:	460b      	mov	r3, r1
 8000daa:	807b      	strh	r3, [r7, #2]
 8000dac:	4613      	mov	r3, r2
 8000dae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000db0:	787b      	ldrb	r3, [r7, #1]
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d003      	beq.n	8000dbe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000db6:	887a      	ldrh	r2, [r7, #2]
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000dbc:	e002      	b.n	8000dc4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000dbe:	887a      	ldrh	r2, [r7, #2]
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000dc4:	bf00      	nop
 8000dc6:	370c      	adds	r7, #12
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dce:	4770      	bx	lr

08000dd0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b082      	sub	sp, #8
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000dda:	4b08      	ldr	r3, [pc, #32]	; (8000dfc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000ddc:	695a      	ldr	r2, [r3, #20]
 8000dde:	88fb      	ldrh	r3, [r7, #6]
 8000de0:	4013      	ands	r3, r2
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d006      	beq.n	8000df4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000de6:	4a05      	ldr	r2, [pc, #20]	; (8000dfc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000de8:	88fb      	ldrh	r3, [r7, #6]
 8000dea:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000dec:	88fb      	ldrh	r3, [r7, #6]
 8000dee:	4618      	mov	r0, r3
 8000df0:	f000 f806 	bl	8000e00 <HAL_GPIO_EXTI_Callback>
  }
}
 8000df4:	bf00      	nop
 8000df6:	3708      	adds	r7, #8
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	bd80      	pop	{r7, pc}
 8000dfc:	40010400 	.word	0x40010400

08000e00 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000e00:	b480      	push	{r7}
 8000e02:	b083      	sub	sp, #12
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	4603      	mov	r3, r0
 8000e08:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8000e0a:	bf00      	nop
 8000e0c:	370c      	adds	r7, #12
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e14:	4770      	bx	lr

08000e16 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000e16:	b580      	push	{r7, lr}
 8000e18:	b082      	sub	sp, #8
 8000e1a:	af00      	add	r7, sp, #0
 8000e1c:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d101      	bne.n	8000e28 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000e24:	2301      	movs	r3, #1
 8000e26:	e081      	b.n	8000f2c <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000e2e:	b2db      	uxtb	r3, r3
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d106      	bne.n	8000e42 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	2200      	movs	r2, #0
 8000e38:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8000e3c:	6878      	ldr	r0, [r7, #4]
 8000e3e:	f7ff fb85 	bl	800054c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	2224      	movs	r2, #36	; 0x24
 8000e46:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	681a      	ldr	r2, [r3, #0]
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	f022 0201 	bic.w	r2, r2, #1
 8000e58:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	685a      	ldr	r2, [r3, #4]
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8000e66:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	689a      	ldr	r2, [r3, #8]
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000e76:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	68db      	ldr	r3, [r3, #12]
 8000e7c:	2b01      	cmp	r3, #1
 8000e7e:	d107      	bne.n	8000e90 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	689a      	ldr	r2, [r3, #8]
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000e8c:	609a      	str	r2, [r3, #8]
 8000e8e:	e006      	b.n	8000e9e <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	689a      	ldr	r2, [r3, #8]
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8000e9c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	68db      	ldr	r3, [r3, #12]
 8000ea2:	2b02      	cmp	r3, #2
 8000ea4:	d104      	bne.n	8000eb0 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000eae:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	685b      	ldr	r3, [r3, #4]
 8000eb6:	687a      	ldr	r2, [r7, #4]
 8000eb8:	6812      	ldr	r2, [r2, #0]
 8000eba:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000ebe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000ec2:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	68da      	ldr	r2, [r3, #12]
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000ed2:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	691a      	ldr	r2, [r3, #16]
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	695b      	ldr	r3, [r3, #20]
 8000edc:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	699b      	ldr	r3, [r3, #24]
 8000ee4:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	430a      	orrs	r2, r1
 8000eec:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	69d9      	ldr	r1, [r3, #28]
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	6a1a      	ldr	r2, [r3, #32]
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	430a      	orrs	r2, r1
 8000efc:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	681a      	ldr	r2, [r3, #0]
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	f042 0201 	orr.w	r2, r2, #1
 8000f0c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	2200      	movs	r2, #0
 8000f12:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	2220      	movs	r2, #32
 8000f18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	2200      	movs	r2, #0
 8000f20:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	2200      	movs	r2, #0
 8000f26:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8000f2a:	2300      	movs	r3, #0
}
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	3708      	adds	r7, #8
 8000f30:	46bd      	mov	sp, r7
 8000f32:	bd80      	pop	{r7, pc}

08000f34 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8000f34:	b480      	push	{r7}
 8000f36:	b083      	sub	sp, #12
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
 8000f3c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000f44:	b2db      	uxtb	r3, r3
 8000f46:	2b20      	cmp	r3, #32
 8000f48:	d138      	bne.n	8000fbc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000f50:	2b01      	cmp	r3, #1
 8000f52:	d101      	bne.n	8000f58 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8000f54:	2302      	movs	r3, #2
 8000f56:	e032      	b.n	8000fbe <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	2224      	movs	r2, #36	; 0x24
 8000f64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	681a      	ldr	r2, [r3, #0]
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	f022 0201 	bic.w	r2, r2, #1
 8000f76:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	681a      	ldr	r2, [r3, #0]
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8000f86:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	6819      	ldr	r1, [r3, #0]
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	683a      	ldr	r2, [r7, #0]
 8000f94:	430a      	orrs	r2, r1
 8000f96:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	681a      	ldr	r2, [r3, #0]
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	f042 0201 	orr.w	r2, r2, #1
 8000fa6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	2220      	movs	r2, #32
 8000fac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	e000      	b.n	8000fbe <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8000fbc:	2302      	movs	r3, #2
  }
}
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	370c      	adds	r7, #12
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc8:	4770      	bx	lr

08000fca <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8000fca:	b480      	push	{r7}
 8000fcc:	b085      	sub	sp, #20
 8000fce:	af00      	add	r7, sp, #0
 8000fd0:	6078      	str	r0, [r7, #4]
 8000fd2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000fda:	b2db      	uxtb	r3, r3
 8000fdc:	2b20      	cmp	r3, #32
 8000fde:	d139      	bne.n	8001054 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000fe6:	2b01      	cmp	r3, #1
 8000fe8:	d101      	bne.n	8000fee <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8000fea:	2302      	movs	r3, #2
 8000fec:	e033      	b.n	8001056 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	2201      	movs	r2, #1
 8000ff2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	2224      	movs	r2, #36	; 0x24
 8000ffa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	681a      	ldr	r2, [r3, #0]
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	f022 0201 	bic.w	r2, r2, #1
 800100c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800101c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800101e:	683b      	ldr	r3, [r7, #0]
 8001020:	021b      	lsls	r3, r3, #8
 8001022:	68fa      	ldr	r2, [r7, #12]
 8001024:	4313      	orrs	r3, r2
 8001026:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	68fa      	ldr	r2, [r7, #12]
 800102e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	681a      	ldr	r2, [r3, #0]
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	f042 0201 	orr.w	r2, r2, #1
 800103e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	2220      	movs	r2, #32
 8001044:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	2200      	movs	r2, #0
 800104c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001050:	2300      	movs	r3, #0
 8001052:	e000      	b.n	8001056 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001054:	2302      	movs	r3, #2
  }
}
 8001056:	4618      	mov	r0, r3
 8001058:	3714      	adds	r7, #20
 800105a:	46bd      	mov	sp, r7
 800105c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001060:	4770      	bx	lr

08001062 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001062:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001064:	b08b      	sub	sp, #44	; 0x2c
 8001066:	af06      	add	r7, sp, #24
 8001068:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	2b00      	cmp	r3, #0
 800106e:	d101      	bne.n	8001074 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001070:	2301      	movs	r3, #1
 8001072:	e0c4      	b.n	80011fe <HAL_PCD_Init+0x19c>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 800107a:	b2db      	uxtb	r3, r3
 800107c:	2b00      	cmp	r3, #0
 800107e:	d106      	bne.n	800108e <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	2200      	movs	r2, #0
 8001084:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001088:	6878      	ldr	r0, [r7, #4]
 800108a:	f7ff fae5 	bl	8000658 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	2203      	movs	r2, #3
 8001092:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	4618      	mov	r0, r3
 800109c:	f001 fbfd 	bl	800289a <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80010a0:	2300      	movs	r3, #0
 80010a2:	73fb      	strb	r3, [r7, #15]
 80010a4:	e040      	b.n	8001128 <HAL_PCD_Init+0xc6>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80010a6:	7bfb      	ldrb	r3, [r7, #15]
 80010a8:	6879      	ldr	r1, [r7, #4]
 80010aa:	1c5a      	adds	r2, r3, #1
 80010ac:	4613      	mov	r3, r2
 80010ae:	009b      	lsls	r3, r3, #2
 80010b0:	4413      	add	r3, r2
 80010b2:	00db      	lsls	r3, r3, #3
 80010b4:	440b      	add	r3, r1
 80010b6:	3301      	adds	r3, #1
 80010b8:	2201      	movs	r2, #1
 80010ba:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80010bc:	7bfb      	ldrb	r3, [r7, #15]
 80010be:	6879      	ldr	r1, [r7, #4]
 80010c0:	1c5a      	adds	r2, r3, #1
 80010c2:	4613      	mov	r3, r2
 80010c4:	009b      	lsls	r3, r3, #2
 80010c6:	4413      	add	r3, r2
 80010c8:	00db      	lsls	r3, r3, #3
 80010ca:	440b      	add	r3, r1
 80010cc:	7bfa      	ldrb	r2, [r7, #15]
 80010ce:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80010d0:	7bfb      	ldrb	r3, [r7, #15]
 80010d2:	6879      	ldr	r1, [r7, #4]
 80010d4:	1c5a      	adds	r2, r3, #1
 80010d6:	4613      	mov	r3, r2
 80010d8:	009b      	lsls	r3, r3, #2
 80010da:	4413      	add	r3, r2
 80010dc:	00db      	lsls	r3, r3, #3
 80010de:	440b      	add	r3, r1
 80010e0:	3303      	adds	r3, #3
 80010e2:	2200      	movs	r2, #0
 80010e4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80010e6:	7bfa      	ldrb	r2, [r7, #15]
 80010e8:	6879      	ldr	r1, [r7, #4]
 80010ea:	4613      	mov	r3, r2
 80010ec:	009b      	lsls	r3, r3, #2
 80010ee:	4413      	add	r3, r2
 80010f0:	00db      	lsls	r3, r3, #3
 80010f2:	440b      	add	r3, r1
 80010f4:	3338      	adds	r3, #56	; 0x38
 80010f6:	2200      	movs	r2, #0
 80010f8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80010fa:	7bfa      	ldrb	r2, [r7, #15]
 80010fc:	6879      	ldr	r1, [r7, #4]
 80010fe:	4613      	mov	r3, r2
 8001100:	009b      	lsls	r3, r3, #2
 8001102:	4413      	add	r3, r2
 8001104:	00db      	lsls	r3, r3, #3
 8001106:	440b      	add	r3, r1
 8001108:	333c      	adds	r3, #60	; 0x3c
 800110a:	2200      	movs	r2, #0
 800110c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800110e:	7bfa      	ldrb	r2, [r7, #15]
 8001110:	6879      	ldr	r1, [r7, #4]
 8001112:	4613      	mov	r3, r2
 8001114:	009b      	lsls	r3, r3, #2
 8001116:	4413      	add	r3, r2
 8001118:	00db      	lsls	r3, r3, #3
 800111a:	440b      	add	r3, r1
 800111c:	3340      	adds	r3, #64	; 0x40
 800111e:	2200      	movs	r2, #0
 8001120:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001122:	7bfb      	ldrb	r3, [r7, #15]
 8001124:	3301      	adds	r3, #1
 8001126:	73fb      	strb	r3, [r7, #15]
 8001128:	7bfa      	ldrb	r2, [r7, #15]
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	685b      	ldr	r3, [r3, #4]
 800112e:	429a      	cmp	r2, r3
 8001130:	d3b9      	bcc.n	80010a6 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001132:	2300      	movs	r3, #0
 8001134:	73fb      	strb	r3, [r7, #15]
 8001136:	e044      	b.n	80011c2 <HAL_PCD_Init+0x160>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001138:	7bfa      	ldrb	r2, [r7, #15]
 800113a:	6879      	ldr	r1, [r7, #4]
 800113c:	4613      	mov	r3, r2
 800113e:	009b      	lsls	r3, r3, #2
 8001140:	4413      	add	r3, r2
 8001142:	00db      	lsls	r3, r3, #3
 8001144:	440b      	add	r3, r1
 8001146:	f203 1369 	addw	r3, r3, #361	; 0x169
 800114a:	2200      	movs	r2, #0
 800114c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800114e:	7bfa      	ldrb	r2, [r7, #15]
 8001150:	6879      	ldr	r1, [r7, #4]
 8001152:	4613      	mov	r3, r2
 8001154:	009b      	lsls	r3, r3, #2
 8001156:	4413      	add	r3, r2
 8001158:	00db      	lsls	r3, r3, #3
 800115a:	440b      	add	r3, r1
 800115c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001160:	7bfa      	ldrb	r2, [r7, #15]
 8001162:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001164:	7bfa      	ldrb	r2, [r7, #15]
 8001166:	6879      	ldr	r1, [r7, #4]
 8001168:	4613      	mov	r3, r2
 800116a:	009b      	lsls	r3, r3, #2
 800116c:	4413      	add	r3, r2
 800116e:	00db      	lsls	r3, r3, #3
 8001170:	440b      	add	r3, r1
 8001172:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8001176:	2200      	movs	r2, #0
 8001178:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800117a:	7bfa      	ldrb	r2, [r7, #15]
 800117c:	6879      	ldr	r1, [r7, #4]
 800117e:	4613      	mov	r3, r2
 8001180:	009b      	lsls	r3, r3, #2
 8001182:	4413      	add	r3, r2
 8001184:	00db      	lsls	r3, r3, #3
 8001186:	440b      	add	r3, r1
 8001188:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 800118c:	2200      	movs	r2, #0
 800118e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001190:	7bfa      	ldrb	r2, [r7, #15]
 8001192:	6879      	ldr	r1, [r7, #4]
 8001194:	4613      	mov	r3, r2
 8001196:	009b      	lsls	r3, r3, #2
 8001198:	4413      	add	r3, r2
 800119a:	00db      	lsls	r3, r3, #3
 800119c:	440b      	add	r3, r1
 800119e:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 80011a2:	2200      	movs	r2, #0
 80011a4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80011a6:	7bfa      	ldrb	r2, [r7, #15]
 80011a8:	6879      	ldr	r1, [r7, #4]
 80011aa:	4613      	mov	r3, r2
 80011ac:	009b      	lsls	r3, r3, #2
 80011ae:	4413      	add	r3, r2
 80011b0:	00db      	lsls	r3, r3, #3
 80011b2:	440b      	add	r3, r1
 80011b4:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80011b8:	2200      	movs	r2, #0
 80011ba:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80011bc:	7bfb      	ldrb	r3, [r7, #15]
 80011be:	3301      	adds	r3, #1
 80011c0:	73fb      	strb	r3, [r7, #15]
 80011c2:	7bfa      	ldrb	r2, [r7, #15]
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	685b      	ldr	r3, [r3, #4]
 80011c8:	429a      	cmp	r2, r3
 80011ca:	d3b5      	bcc.n	8001138 <HAL_PCD_Init+0xd6>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	603b      	str	r3, [r7, #0]
 80011d2:	687e      	ldr	r6, [r7, #4]
 80011d4:	466d      	mov	r5, sp
 80011d6:	f106 0410 	add.w	r4, r6, #16
 80011da:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80011dc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80011de:	6823      	ldr	r3, [r4, #0]
 80011e0:	602b      	str	r3, [r5, #0]
 80011e2:	1d33      	adds	r3, r6, #4
 80011e4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80011e6:	6838      	ldr	r0, [r7, #0]
 80011e8:	f001 fb72 	bl	80028d0 <USB_DevInit>

  hpcd->USB_Address = 0U;
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	2200      	movs	r2, #0
 80011f0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	2201      	movs	r2, #1
 80011f8:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  return HAL_OK;
 80011fc:	2300      	movs	r3, #0
}
 80011fe:	4618      	mov	r0, r3
 8001200:	3714      	adds	r7, #20
 8001202:	46bd      	mov	sp, r7
 8001204:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08001208 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 800120e:	af00      	add	r7, sp, #0
 8001210:	1d3b      	adds	r3, r7, #4
 8001212:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001214:	1d3b      	adds	r3, r7, #4
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	2b00      	cmp	r3, #0
 800121a:	d102      	bne.n	8001222 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 800121c:	2301      	movs	r3, #1
 800121e:	f000 bef4 	b.w	800200a <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001222:	1d3b      	adds	r3, r7, #4
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	f003 0301 	and.w	r3, r3, #1
 800122c:	2b00      	cmp	r3, #0
 800122e:	f000 816a 	beq.w	8001506 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001232:	4bb3      	ldr	r3, [pc, #716]	; (8001500 <HAL_RCC_OscConfig+0x2f8>)
 8001234:	685b      	ldr	r3, [r3, #4]
 8001236:	f003 030c 	and.w	r3, r3, #12
 800123a:	2b04      	cmp	r3, #4
 800123c:	d00c      	beq.n	8001258 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800123e:	4bb0      	ldr	r3, [pc, #704]	; (8001500 <HAL_RCC_OscConfig+0x2f8>)
 8001240:	685b      	ldr	r3, [r3, #4]
 8001242:	f003 030c 	and.w	r3, r3, #12
 8001246:	2b08      	cmp	r3, #8
 8001248:	d159      	bne.n	80012fe <HAL_RCC_OscConfig+0xf6>
 800124a:	4bad      	ldr	r3, [pc, #692]	; (8001500 <HAL_RCC_OscConfig+0x2f8>)
 800124c:	685b      	ldr	r3, [r3, #4]
 800124e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001252:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001256:	d152      	bne.n	80012fe <HAL_RCC_OscConfig+0xf6>
 8001258:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800125c:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001260:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8001264:	fa93 f3a3 	rbit	r3, r3
 8001268:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800126c:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001270:	fab3 f383 	clz	r3, r3
 8001274:	b2db      	uxtb	r3, r3
 8001276:	095b      	lsrs	r3, r3, #5
 8001278:	b2db      	uxtb	r3, r3
 800127a:	f043 0301 	orr.w	r3, r3, #1
 800127e:	b2db      	uxtb	r3, r3
 8001280:	2b01      	cmp	r3, #1
 8001282:	d102      	bne.n	800128a <HAL_RCC_OscConfig+0x82>
 8001284:	4b9e      	ldr	r3, [pc, #632]	; (8001500 <HAL_RCC_OscConfig+0x2f8>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	e015      	b.n	80012b6 <HAL_RCC_OscConfig+0xae>
 800128a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800128e:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001292:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8001296:	fa93 f3a3 	rbit	r3, r3
 800129a:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 800129e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80012a2:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80012a6:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 80012aa:	fa93 f3a3 	rbit	r3, r3
 80012ae:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 80012b2:	4b93      	ldr	r3, [pc, #588]	; (8001500 <HAL_RCC_OscConfig+0x2f8>)
 80012b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012b6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80012ba:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 80012be:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80012c2:	fa92 f2a2 	rbit	r2, r2
 80012c6:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 80012ca:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 80012ce:	fab2 f282 	clz	r2, r2
 80012d2:	b2d2      	uxtb	r2, r2
 80012d4:	f042 0220 	orr.w	r2, r2, #32
 80012d8:	b2d2      	uxtb	r2, r2
 80012da:	f002 021f 	and.w	r2, r2, #31
 80012de:	2101      	movs	r1, #1
 80012e0:	fa01 f202 	lsl.w	r2, r1, r2
 80012e4:	4013      	ands	r3, r2
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	f000 810c 	beq.w	8001504 <HAL_RCC_OscConfig+0x2fc>
 80012ec:	1d3b      	adds	r3, r7, #4
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	685b      	ldr	r3, [r3, #4]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	f040 8106 	bne.w	8001504 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 80012f8:	2301      	movs	r3, #1
 80012fa:	f000 be86 	b.w	800200a <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012fe:	1d3b      	adds	r3, r7, #4
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	685b      	ldr	r3, [r3, #4]
 8001304:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001308:	d106      	bne.n	8001318 <HAL_RCC_OscConfig+0x110>
 800130a:	4b7d      	ldr	r3, [pc, #500]	; (8001500 <HAL_RCC_OscConfig+0x2f8>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	4a7c      	ldr	r2, [pc, #496]	; (8001500 <HAL_RCC_OscConfig+0x2f8>)
 8001310:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001314:	6013      	str	r3, [r2, #0]
 8001316:	e030      	b.n	800137a <HAL_RCC_OscConfig+0x172>
 8001318:	1d3b      	adds	r3, r7, #4
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	685b      	ldr	r3, [r3, #4]
 800131e:	2b00      	cmp	r3, #0
 8001320:	d10c      	bne.n	800133c <HAL_RCC_OscConfig+0x134>
 8001322:	4b77      	ldr	r3, [pc, #476]	; (8001500 <HAL_RCC_OscConfig+0x2f8>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	4a76      	ldr	r2, [pc, #472]	; (8001500 <HAL_RCC_OscConfig+0x2f8>)
 8001328:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800132c:	6013      	str	r3, [r2, #0]
 800132e:	4b74      	ldr	r3, [pc, #464]	; (8001500 <HAL_RCC_OscConfig+0x2f8>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	4a73      	ldr	r2, [pc, #460]	; (8001500 <HAL_RCC_OscConfig+0x2f8>)
 8001334:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001338:	6013      	str	r3, [r2, #0]
 800133a:	e01e      	b.n	800137a <HAL_RCC_OscConfig+0x172>
 800133c:	1d3b      	adds	r3, r7, #4
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	685b      	ldr	r3, [r3, #4]
 8001342:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001346:	d10c      	bne.n	8001362 <HAL_RCC_OscConfig+0x15a>
 8001348:	4b6d      	ldr	r3, [pc, #436]	; (8001500 <HAL_RCC_OscConfig+0x2f8>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	4a6c      	ldr	r2, [pc, #432]	; (8001500 <HAL_RCC_OscConfig+0x2f8>)
 800134e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001352:	6013      	str	r3, [r2, #0]
 8001354:	4b6a      	ldr	r3, [pc, #424]	; (8001500 <HAL_RCC_OscConfig+0x2f8>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	4a69      	ldr	r2, [pc, #420]	; (8001500 <HAL_RCC_OscConfig+0x2f8>)
 800135a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800135e:	6013      	str	r3, [r2, #0]
 8001360:	e00b      	b.n	800137a <HAL_RCC_OscConfig+0x172>
 8001362:	4b67      	ldr	r3, [pc, #412]	; (8001500 <HAL_RCC_OscConfig+0x2f8>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	4a66      	ldr	r2, [pc, #408]	; (8001500 <HAL_RCC_OscConfig+0x2f8>)
 8001368:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800136c:	6013      	str	r3, [r2, #0]
 800136e:	4b64      	ldr	r3, [pc, #400]	; (8001500 <HAL_RCC_OscConfig+0x2f8>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	4a63      	ldr	r2, [pc, #396]	; (8001500 <HAL_RCC_OscConfig+0x2f8>)
 8001374:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001378:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800137a:	4b61      	ldr	r3, [pc, #388]	; (8001500 <HAL_RCC_OscConfig+0x2f8>)
 800137c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800137e:	f023 020f 	bic.w	r2, r3, #15
 8001382:	1d3b      	adds	r3, r7, #4
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	689b      	ldr	r3, [r3, #8]
 8001388:	495d      	ldr	r1, [pc, #372]	; (8001500 <HAL_RCC_OscConfig+0x2f8>)
 800138a:	4313      	orrs	r3, r2
 800138c:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800138e:	1d3b      	adds	r3, r7, #4
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	685b      	ldr	r3, [r3, #4]
 8001394:	2b00      	cmp	r3, #0
 8001396:	d059      	beq.n	800144c <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001398:	f7ff fa6a 	bl	8000870 <HAL_GetTick>
 800139c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013a0:	e00a      	b.n	80013b8 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80013a2:	f7ff fa65 	bl	8000870 <HAL_GetTick>
 80013a6:	4602      	mov	r2, r0
 80013a8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80013ac:	1ad3      	subs	r3, r2, r3
 80013ae:	2b64      	cmp	r3, #100	; 0x64
 80013b0:	d902      	bls.n	80013b8 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 80013b2:	2303      	movs	r3, #3
 80013b4:	f000 be29 	b.w	800200a <HAL_RCC_OscConfig+0xe02>
 80013b8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80013bc:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013c0:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 80013c4:	fa93 f3a3 	rbit	r3, r3
 80013c8:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 80013cc:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013d0:	fab3 f383 	clz	r3, r3
 80013d4:	b2db      	uxtb	r3, r3
 80013d6:	095b      	lsrs	r3, r3, #5
 80013d8:	b2db      	uxtb	r3, r3
 80013da:	f043 0301 	orr.w	r3, r3, #1
 80013de:	b2db      	uxtb	r3, r3
 80013e0:	2b01      	cmp	r3, #1
 80013e2:	d102      	bne.n	80013ea <HAL_RCC_OscConfig+0x1e2>
 80013e4:	4b46      	ldr	r3, [pc, #280]	; (8001500 <HAL_RCC_OscConfig+0x2f8>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	e015      	b.n	8001416 <HAL_RCC_OscConfig+0x20e>
 80013ea:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80013ee:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013f2:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 80013f6:	fa93 f3a3 	rbit	r3, r3
 80013fa:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80013fe:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001402:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8001406:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 800140a:	fa93 f3a3 	rbit	r3, r3
 800140e:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8001412:	4b3b      	ldr	r3, [pc, #236]	; (8001500 <HAL_RCC_OscConfig+0x2f8>)
 8001414:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001416:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800141a:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 800141e:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8001422:	fa92 f2a2 	rbit	r2, r2
 8001426:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 800142a:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 800142e:	fab2 f282 	clz	r2, r2
 8001432:	b2d2      	uxtb	r2, r2
 8001434:	f042 0220 	orr.w	r2, r2, #32
 8001438:	b2d2      	uxtb	r2, r2
 800143a:	f002 021f 	and.w	r2, r2, #31
 800143e:	2101      	movs	r1, #1
 8001440:	fa01 f202 	lsl.w	r2, r1, r2
 8001444:	4013      	ands	r3, r2
 8001446:	2b00      	cmp	r3, #0
 8001448:	d0ab      	beq.n	80013a2 <HAL_RCC_OscConfig+0x19a>
 800144a:	e05c      	b.n	8001506 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800144c:	f7ff fa10 	bl	8000870 <HAL_GetTick>
 8001450:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001454:	e00a      	b.n	800146c <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001456:	f7ff fa0b 	bl	8000870 <HAL_GetTick>
 800145a:	4602      	mov	r2, r0
 800145c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001460:	1ad3      	subs	r3, r2, r3
 8001462:	2b64      	cmp	r3, #100	; 0x64
 8001464:	d902      	bls.n	800146c <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 8001466:	2303      	movs	r3, #3
 8001468:	f000 bdcf 	b.w	800200a <HAL_RCC_OscConfig+0xe02>
 800146c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001470:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001474:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8001478:	fa93 f3a3 	rbit	r3, r3
 800147c:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8001480:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001484:	fab3 f383 	clz	r3, r3
 8001488:	b2db      	uxtb	r3, r3
 800148a:	095b      	lsrs	r3, r3, #5
 800148c:	b2db      	uxtb	r3, r3
 800148e:	f043 0301 	orr.w	r3, r3, #1
 8001492:	b2db      	uxtb	r3, r3
 8001494:	2b01      	cmp	r3, #1
 8001496:	d102      	bne.n	800149e <HAL_RCC_OscConfig+0x296>
 8001498:	4b19      	ldr	r3, [pc, #100]	; (8001500 <HAL_RCC_OscConfig+0x2f8>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	e015      	b.n	80014ca <HAL_RCC_OscConfig+0x2c2>
 800149e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80014a2:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014a6:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 80014aa:	fa93 f3a3 	rbit	r3, r3
 80014ae:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80014b2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80014b6:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80014ba:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 80014be:	fa93 f3a3 	rbit	r3, r3
 80014c2:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 80014c6:	4b0e      	ldr	r3, [pc, #56]	; (8001500 <HAL_RCC_OscConfig+0x2f8>)
 80014c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014ca:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80014ce:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 80014d2:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80014d6:	fa92 f2a2 	rbit	r2, r2
 80014da:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 80014de:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 80014e2:	fab2 f282 	clz	r2, r2
 80014e6:	b2d2      	uxtb	r2, r2
 80014e8:	f042 0220 	orr.w	r2, r2, #32
 80014ec:	b2d2      	uxtb	r2, r2
 80014ee:	f002 021f 	and.w	r2, r2, #31
 80014f2:	2101      	movs	r1, #1
 80014f4:	fa01 f202 	lsl.w	r2, r1, r2
 80014f8:	4013      	ands	r3, r2
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d1ab      	bne.n	8001456 <HAL_RCC_OscConfig+0x24e>
 80014fe:	e002      	b.n	8001506 <HAL_RCC_OscConfig+0x2fe>
 8001500:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001504:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001506:	1d3b      	adds	r3, r7, #4
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	f003 0302 	and.w	r3, r3, #2
 8001510:	2b00      	cmp	r3, #0
 8001512:	f000 816f 	beq.w	80017f4 <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001516:	4bd0      	ldr	r3, [pc, #832]	; (8001858 <HAL_RCC_OscConfig+0x650>)
 8001518:	685b      	ldr	r3, [r3, #4]
 800151a:	f003 030c 	and.w	r3, r3, #12
 800151e:	2b00      	cmp	r3, #0
 8001520:	d00b      	beq.n	800153a <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001522:	4bcd      	ldr	r3, [pc, #820]	; (8001858 <HAL_RCC_OscConfig+0x650>)
 8001524:	685b      	ldr	r3, [r3, #4]
 8001526:	f003 030c 	and.w	r3, r3, #12
 800152a:	2b08      	cmp	r3, #8
 800152c:	d16c      	bne.n	8001608 <HAL_RCC_OscConfig+0x400>
 800152e:	4bca      	ldr	r3, [pc, #808]	; (8001858 <HAL_RCC_OscConfig+0x650>)
 8001530:	685b      	ldr	r3, [r3, #4]
 8001532:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001536:	2b00      	cmp	r3, #0
 8001538:	d166      	bne.n	8001608 <HAL_RCC_OscConfig+0x400>
 800153a:	2302      	movs	r3, #2
 800153c:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001540:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8001544:	fa93 f3a3 	rbit	r3, r3
 8001548:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 800154c:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001550:	fab3 f383 	clz	r3, r3
 8001554:	b2db      	uxtb	r3, r3
 8001556:	095b      	lsrs	r3, r3, #5
 8001558:	b2db      	uxtb	r3, r3
 800155a:	f043 0301 	orr.w	r3, r3, #1
 800155e:	b2db      	uxtb	r3, r3
 8001560:	2b01      	cmp	r3, #1
 8001562:	d102      	bne.n	800156a <HAL_RCC_OscConfig+0x362>
 8001564:	4bbc      	ldr	r3, [pc, #752]	; (8001858 <HAL_RCC_OscConfig+0x650>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	e013      	b.n	8001592 <HAL_RCC_OscConfig+0x38a>
 800156a:	2302      	movs	r3, #2
 800156c:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001570:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8001574:	fa93 f3a3 	rbit	r3, r3
 8001578:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 800157c:	2302      	movs	r3, #2
 800157e:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8001582:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8001586:	fa93 f3a3 	rbit	r3, r3
 800158a:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 800158e:	4bb2      	ldr	r3, [pc, #712]	; (8001858 <HAL_RCC_OscConfig+0x650>)
 8001590:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001592:	2202      	movs	r2, #2
 8001594:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8001598:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 800159c:	fa92 f2a2 	rbit	r2, r2
 80015a0:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 80015a4:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 80015a8:	fab2 f282 	clz	r2, r2
 80015ac:	b2d2      	uxtb	r2, r2
 80015ae:	f042 0220 	orr.w	r2, r2, #32
 80015b2:	b2d2      	uxtb	r2, r2
 80015b4:	f002 021f 	and.w	r2, r2, #31
 80015b8:	2101      	movs	r1, #1
 80015ba:	fa01 f202 	lsl.w	r2, r1, r2
 80015be:	4013      	ands	r3, r2
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d007      	beq.n	80015d4 <HAL_RCC_OscConfig+0x3cc>
 80015c4:	1d3b      	adds	r3, r7, #4
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	691b      	ldr	r3, [r3, #16]
 80015ca:	2b01      	cmp	r3, #1
 80015cc:	d002      	beq.n	80015d4 <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 80015ce:	2301      	movs	r3, #1
 80015d0:	f000 bd1b 	b.w	800200a <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015d4:	4ba0      	ldr	r3, [pc, #640]	; (8001858 <HAL_RCC_OscConfig+0x650>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80015dc:	1d3b      	adds	r3, r7, #4
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	695b      	ldr	r3, [r3, #20]
 80015e2:	21f8      	movs	r1, #248	; 0xf8
 80015e4:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015e8:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80015ec:	fa91 f1a1 	rbit	r1, r1
 80015f0:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 80015f4:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 80015f8:	fab1 f181 	clz	r1, r1
 80015fc:	b2c9      	uxtb	r1, r1
 80015fe:	408b      	lsls	r3, r1
 8001600:	4995      	ldr	r1, [pc, #596]	; (8001858 <HAL_RCC_OscConfig+0x650>)
 8001602:	4313      	orrs	r3, r2
 8001604:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001606:	e0f5      	b.n	80017f4 <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001608:	1d3b      	adds	r3, r7, #4
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	691b      	ldr	r3, [r3, #16]
 800160e:	2b00      	cmp	r3, #0
 8001610:	f000 8085 	beq.w	800171e <HAL_RCC_OscConfig+0x516>
 8001614:	2301      	movs	r3, #1
 8001616:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800161a:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 800161e:	fa93 f3a3 	rbit	r3, r3
 8001622:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8001626:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800162a:	fab3 f383 	clz	r3, r3
 800162e:	b2db      	uxtb	r3, r3
 8001630:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001634:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001638:	009b      	lsls	r3, r3, #2
 800163a:	461a      	mov	r2, r3
 800163c:	2301      	movs	r3, #1
 800163e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001640:	f7ff f916 	bl	8000870 <HAL_GetTick>
 8001644:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001648:	e00a      	b.n	8001660 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800164a:	f7ff f911 	bl	8000870 <HAL_GetTick>
 800164e:	4602      	mov	r2, r0
 8001650:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001654:	1ad3      	subs	r3, r2, r3
 8001656:	2b02      	cmp	r3, #2
 8001658:	d902      	bls.n	8001660 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 800165a:	2303      	movs	r3, #3
 800165c:	f000 bcd5 	b.w	800200a <HAL_RCC_OscConfig+0xe02>
 8001660:	2302      	movs	r3, #2
 8001662:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001666:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 800166a:	fa93 f3a3 	rbit	r3, r3
 800166e:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8001672:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001676:	fab3 f383 	clz	r3, r3
 800167a:	b2db      	uxtb	r3, r3
 800167c:	095b      	lsrs	r3, r3, #5
 800167e:	b2db      	uxtb	r3, r3
 8001680:	f043 0301 	orr.w	r3, r3, #1
 8001684:	b2db      	uxtb	r3, r3
 8001686:	2b01      	cmp	r3, #1
 8001688:	d102      	bne.n	8001690 <HAL_RCC_OscConfig+0x488>
 800168a:	4b73      	ldr	r3, [pc, #460]	; (8001858 <HAL_RCC_OscConfig+0x650>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	e013      	b.n	80016b8 <HAL_RCC_OscConfig+0x4b0>
 8001690:	2302      	movs	r3, #2
 8001692:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001696:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 800169a:	fa93 f3a3 	rbit	r3, r3
 800169e:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80016a2:	2302      	movs	r3, #2
 80016a4:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80016a8:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80016ac:	fa93 f3a3 	rbit	r3, r3
 80016b0:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 80016b4:	4b68      	ldr	r3, [pc, #416]	; (8001858 <HAL_RCC_OscConfig+0x650>)
 80016b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016b8:	2202      	movs	r2, #2
 80016ba:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 80016be:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80016c2:	fa92 f2a2 	rbit	r2, r2
 80016c6:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 80016ca:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 80016ce:	fab2 f282 	clz	r2, r2
 80016d2:	b2d2      	uxtb	r2, r2
 80016d4:	f042 0220 	orr.w	r2, r2, #32
 80016d8:	b2d2      	uxtb	r2, r2
 80016da:	f002 021f 	and.w	r2, r2, #31
 80016de:	2101      	movs	r1, #1
 80016e0:	fa01 f202 	lsl.w	r2, r1, r2
 80016e4:	4013      	ands	r3, r2
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d0af      	beq.n	800164a <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016ea:	4b5b      	ldr	r3, [pc, #364]	; (8001858 <HAL_RCC_OscConfig+0x650>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80016f2:	1d3b      	adds	r3, r7, #4
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	695b      	ldr	r3, [r3, #20]
 80016f8:	21f8      	movs	r1, #248	; 0xf8
 80016fa:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016fe:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8001702:	fa91 f1a1 	rbit	r1, r1
 8001706:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 800170a:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 800170e:	fab1 f181 	clz	r1, r1
 8001712:	b2c9      	uxtb	r1, r1
 8001714:	408b      	lsls	r3, r1
 8001716:	4950      	ldr	r1, [pc, #320]	; (8001858 <HAL_RCC_OscConfig+0x650>)
 8001718:	4313      	orrs	r3, r2
 800171a:	600b      	str	r3, [r1, #0]
 800171c:	e06a      	b.n	80017f4 <HAL_RCC_OscConfig+0x5ec>
 800171e:	2301      	movs	r3, #1
 8001720:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001724:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8001728:	fa93 f3a3 	rbit	r3, r3
 800172c:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8001730:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001734:	fab3 f383 	clz	r3, r3
 8001738:	b2db      	uxtb	r3, r3
 800173a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800173e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001742:	009b      	lsls	r3, r3, #2
 8001744:	461a      	mov	r2, r3
 8001746:	2300      	movs	r3, #0
 8001748:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800174a:	f7ff f891 	bl	8000870 <HAL_GetTick>
 800174e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001752:	e00a      	b.n	800176a <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001754:	f7ff f88c 	bl	8000870 <HAL_GetTick>
 8001758:	4602      	mov	r2, r0
 800175a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800175e:	1ad3      	subs	r3, r2, r3
 8001760:	2b02      	cmp	r3, #2
 8001762:	d902      	bls.n	800176a <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 8001764:	2303      	movs	r3, #3
 8001766:	f000 bc50 	b.w	800200a <HAL_RCC_OscConfig+0xe02>
 800176a:	2302      	movs	r3, #2
 800176c:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001770:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8001774:	fa93 f3a3 	rbit	r3, r3
 8001778:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 800177c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001780:	fab3 f383 	clz	r3, r3
 8001784:	b2db      	uxtb	r3, r3
 8001786:	095b      	lsrs	r3, r3, #5
 8001788:	b2db      	uxtb	r3, r3
 800178a:	f043 0301 	orr.w	r3, r3, #1
 800178e:	b2db      	uxtb	r3, r3
 8001790:	2b01      	cmp	r3, #1
 8001792:	d102      	bne.n	800179a <HAL_RCC_OscConfig+0x592>
 8001794:	4b30      	ldr	r3, [pc, #192]	; (8001858 <HAL_RCC_OscConfig+0x650>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	e013      	b.n	80017c2 <HAL_RCC_OscConfig+0x5ba>
 800179a:	2302      	movs	r3, #2
 800179c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017a0:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80017a4:	fa93 f3a3 	rbit	r3, r3
 80017a8:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80017ac:	2302      	movs	r3, #2
 80017ae:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80017b2:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80017b6:	fa93 f3a3 	rbit	r3, r3
 80017ba:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80017be:	4b26      	ldr	r3, [pc, #152]	; (8001858 <HAL_RCC_OscConfig+0x650>)
 80017c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017c2:	2202      	movs	r2, #2
 80017c4:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 80017c8:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80017cc:	fa92 f2a2 	rbit	r2, r2
 80017d0:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 80017d4:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80017d8:	fab2 f282 	clz	r2, r2
 80017dc:	b2d2      	uxtb	r2, r2
 80017de:	f042 0220 	orr.w	r2, r2, #32
 80017e2:	b2d2      	uxtb	r2, r2
 80017e4:	f002 021f 	and.w	r2, r2, #31
 80017e8:	2101      	movs	r1, #1
 80017ea:	fa01 f202 	lsl.w	r2, r1, r2
 80017ee:	4013      	ands	r3, r2
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d1af      	bne.n	8001754 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017f4:	1d3b      	adds	r3, r7, #4
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f003 0308 	and.w	r3, r3, #8
 80017fe:	2b00      	cmp	r3, #0
 8001800:	f000 80da 	beq.w	80019b8 <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001804:	1d3b      	adds	r3, r7, #4
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	699b      	ldr	r3, [r3, #24]
 800180a:	2b00      	cmp	r3, #0
 800180c:	d069      	beq.n	80018e2 <HAL_RCC_OscConfig+0x6da>
 800180e:	2301      	movs	r3, #1
 8001810:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001814:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8001818:	fa93 f3a3 	rbit	r3, r3
 800181c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8001820:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001824:	fab3 f383 	clz	r3, r3
 8001828:	b2db      	uxtb	r3, r3
 800182a:	461a      	mov	r2, r3
 800182c:	4b0b      	ldr	r3, [pc, #44]	; (800185c <HAL_RCC_OscConfig+0x654>)
 800182e:	4413      	add	r3, r2
 8001830:	009b      	lsls	r3, r3, #2
 8001832:	461a      	mov	r2, r3
 8001834:	2301      	movs	r3, #1
 8001836:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001838:	f7ff f81a 	bl	8000870 <HAL_GetTick>
 800183c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001840:	e00e      	b.n	8001860 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001842:	f7ff f815 	bl	8000870 <HAL_GetTick>
 8001846:	4602      	mov	r2, r0
 8001848:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800184c:	1ad3      	subs	r3, r2, r3
 800184e:	2b02      	cmp	r3, #2
 8001850:	d906      	bls.n	8001860 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 8001852:	2303      	movs	r3, #3
 8001854:	e3d9      	b.n	800200a <HAL_RCC_OscConfig+0xe02>
 8001856:	bf00      	nop
 8001858:	40021000 	.word	0x40021000
 800185c:	10908120 	.word	0x10908120
 8001860:	2302      	movs	r3, #2
 8001862:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001866:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800186a:	fa93 f3a3 	rbit	r3, r3
 800186e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8001872:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001876:	2202      	movs	r2, #2
 8001878:	601a      	str	r2, [r3, #0]
 800187a:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	fa93 f2a3 	rbit	r2, r3
 8001884:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001888:	601a      	str	r2, [r3, #0]
 800188a:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800188e:	2202      	movs	r2, #2
 8001890:	601a      	str	r2, [r3, #0]
 8001892:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	fa93 f2a3 	rbit	r2, r3
 800189c:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 80018a0:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018a2:	4ba5      	ldr	r3, [pc, #660]	; (8001b38 <HAL_RCC_OscConfig+0x930>)
 80018a4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80018a6:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80018aa:	2102      	movs	r1, #2
 80018ac:	6019      	str	r1, [r3, #0]
 80018ae:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	fa93 f1a3 	rbit	r1, r3
 80018b8:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80018bc:	6019      	str	r1, [r3, #0]
  return result;
 80018be:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	fab3 f383 	clz	r3, r3
 80018c8:	b2db      	uxtb	r3, r3
 80018ca:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80018ce:	b2db      	uxtb	r3, r3
 80018d0:	f003 031f 	and.w	r3, r3, #31
 80018d4:	2101      	movs	r1, #1
 80018d6:	fa01 f303 	lsl.w	r3, r1, r3
 80018da:	4013      	ands	r3, r2
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d0b0      	beq.n	8001842 <HAL_RCC_OscConfig+0x63a>
 80018e0:	e06a      	b.n	80019b8 <HAL_RCC_OscConfig+0x7b0>
 80018e2:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80018e6:	2201      	movs	r2, #1
 80018e8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018ea:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	fa93 f2a3 	rbit	r2, r3
 80018f4:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80018f8:	601a      	str	r2, [r3, #0]
  return result;
 80018fa:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80018fe:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001900:	fab3 f383 	clz	r3, r3
 8001904:	b2db      	uxtb	r3, r3
 8001906:	461a      	mov	r2, r3
 8001908:	4b8c      	ldr	r3, [pc, #560]	; (8001b3c <HAL_RCC_OscConfig+0x934>)
 800190a:	4413      	add	r3, r2
 800190c:	009b      	lsls	r3, r3, #2
 800190e:	461a      	mov	r2, r3
 8001910:	2300      	movs	r3, #0
 8001912:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001914:	f7fe ffac 	bl	8000870 <HAL_GetTick>
 8001918:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800191c:	e009      	b.n	8001932 <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800191e:	f7fe ffa7 	bl	8000870 <HAL_GetTick>
 8001922:	4602      	mov	r2, r0
 8001924:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001928:	1ad3      	subs	r3, r2, r3
 800192a:	2b02      	cmp	r3, #2
 800192c:	d901      	bls.n	8001932 <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 800192e:	2303      	movs	r3, #3
 8001930:	e36b      	b.n	800200a <HAL_RCC_OscConfig+0xe02>
 8001932:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8001936:	2202      	movs	r2, #2
 8001938:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800193a:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	fa93 f2a3 	rbit	r2, r3
 8001944:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001948:	601a      	str	r2, [r3, #0]
 800194a:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 800194e:	2202      	movs	r2, #2
 8001950:	601a      	str	r2, [r3, #0]
 8001952:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	fa93 f2a3 	rbit	r2, r3
 800195c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001960:	601a      	str	r2, [r3, #0]
 8001962:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8001966:	2202      	movs	r2, #2
 8001968:	601a      	str	r2, [r3, #0]
 800196a:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	fa93 f2a3 	rbit	r2, r3
 8001974:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001978:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800197a:	4b6f      	ldr	r3, [pc, #444]	; (8001b38 <HAL_RCC_OscConfig+0x930>)
 800197c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800197e:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001982:	2102      	movs	r1, #2
 8001984:	6019      	str	r1, [r3, #0]
 8001986:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	fa93 f1a3 	rbit	r1, r3
 8001990:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001994:	6019      	str	r1, [r3, #0]
  return result;
 8001996:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	fab3 f383 	clz	r3, r3
 80019a0:	b2db      	uxtb	r3, r3
 80019a2:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80019a6:	b2db      	uxtb	r3, r3
 80019a8:	f003 031f 	and.w	r3, r3, #31
 80019ac:	2101      	movs	r1, #1
 80019ae:	fa01 f303 	lsl.w	r3, r1, r3
 80019b2:	4013      	ands	r3, r2
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d1b2      	bne.n	800191e <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019b8:	1d3b      	adds	r3, r7, #4
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f003 0304 	and.w	r3, r3, #4
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	f000 8158 	beq.w	8001c78 <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 80019c8:	2300      	movs	r3, #0
 80019ca:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019ce:	4b5a      	ldr	r3, [pc, #360]	; (8001b38 <HAL_RCC_OscConfig+0x930>)
 80019d0:	69db      	ldr	r3, [r3, #28]
 80019d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d112      	bne.n	8001a00 <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019da:	4b57      	ldr	r3, [pc, #348]	; (8001b38 <HAL_RCC_OscConfig+0x930>)
 80019dc:	69db      	ldr	r3, [r3, #28]
 80019de:	4a56      	ldr	r2, [pc, #344]	; (8001b38 <HAL_RCC_OscConfig+0x930>)
 80019e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019e4:	61d3      	str	r3, [r2, #28]
 80019e6:	4b54      	ldr	r3, [pc, #336]	; (8001b38 <HAL_RCC_OscConfig+0x930>)
 80019e8:	69db      	ldr	r3, [r3, #28]
 80019ea:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80019ee:	f107 0308 	add.w	r3, r7, #8
 80019f2:	601a      	str	r2, [r3, #0]
 80019f4:	f107 0308 	add.w	r3, r7, #8
 80019f8:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80019fa:	2301      	movs	r3, #1
 80019fc:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a00:	4b4f      	ldr	r3, [pc, #316]	; (8001b40 <HAL_RCC_OscConfig+0x938>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d11a      	bne.n	8001a42 <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a0c:	4b4c      	ldr	r3, [pc, #304]	; (8001b40 <HAL_RCC_OscConfig+0x938>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	4a4b      	ldr	r2, [pc, #300]	; (8001b40 <HAL_RCC_OscConfig+0x938>)
 8001a12:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a16:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a18:	f7fe ff2a 	bl	8000870 <HAL_GetTick>
 8001a1c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a20:	e009      	b.n	8001a36 <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a22:	f7fe ff25 	bl	8000870 <HAL_GetTick>
 8001a26:	4602      	mov	r2, r0
 8001a28:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001a2c:	1ad3      	subs	r3, r2, r3
 8001a2e:	2b64      	cmp	r3, #100	; 0x64
 8001a30:	d901      	bls.n	8001a36 <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 8001a32:	2303      	movs	r3, #3
 8001a34:	e2e9      	b.n	800200a <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a36:	4b42      	ldr	r3, [pc, #264]	; (8001b40 <HAL_RCC_OscConfig+0x938>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d0ef      	beq.n	8001a22 <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a42:	1d3b      	adds	r3, r7, #4
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	68db      	ldr	r3, [r3, #12]
 8001a48:	2b01      	cmp	r3, #1
 8001a4a:	d106      	bne.n	8001a5a <HAL_RCC_OscConfig+0x852>
 8001a4c:	4b3a      	ldr	r3, [pc, #232]	; (8001b38 <HAL_RCC_OscConfig+0x930>)
 8001a4e:	6a1b      	ldr	r3, [r3, #32]
 8001a50:	4a39      	ldr	r2, [pc, #228]	; (8001b38 <HAL_RCC_OscConfig+0x930>)
 8001a52:	f043 0301 	orr.w	r3, r3, #1
 8001a56:	6213      	str	r3, [r2, #32]
 8001a58:	e02f      	b.n	8001aba <HAL_RCC_OscConfig+0x8b2>
 8001a5a:	1d3b      	adds	r3, r7, #4
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	68db      	ldr	r3, [r3, #12]
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d10c      	bne.n	8001a7e <HAL_RCC_OscConfig+0x876>
 8001a64:	4b34      	ldr	r3, [pc, #208]	; (8001b38 <HAL_RCC_OscConfig+0x930>)
 8001a66:	6a1b      	ldr	r3, [r3, #32]
 8001a68:	4a33      	ldr	r2, [pc, #204]	; (8001b38 <HAL_RCC_OscConfig+0x930>)
 8001a6a:	f023 0301 	bic.w	r3, r3, #1
 8001a6e:	6213      	str	r3, [r2, #32]
 8001a70:	4b31      	ldr	r3, [pc, #196]	; (8001b38 <HAL_RCC_OscConfig+0x930>)
 8001a72:	6a1b      	ldr	r3, [r3, #32]
 8001a74:	4a30      	ldr	r2, [pc, #192]	; (8001b38 <HAL_RCC_OscConfig+0x930>)
 8001a76:	f023 0304 	bic.w	r3, r3, #4
 8001a7a:	6213      	str	r3, [r2, #32]
 8001a7c:	e01d      	b.n	8001aba <HAL_RCC_OscConfig+0x8b2>
 8001a7e:	1d3b      	adds	r3, r7, #4
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	68db      	ldr	r3, [r3, #12]
 8001a84:	2b05      	cmp	r3, #5
 8001a86:	d10c      	bne.n	8001aa2 <HAL_RCC_OscConfig+0x89a>
 8001a88:	4b2b      	ldr	r3, [pc, #172]	; (8001b38 <HAL_RCC_OscConfig+0x930>)
 8001a8a:	6a1b      	ldr	r3, [r3, #32]
 8001a8c:	4a2a      	ldr	r2, [pc, #168]	; (8001b38 <HAL_RCC_OscConfig+0x930>)
 8001a8e:	f043 0304 	orr.w	r3, r3, #4
 8001a92:	6213      	str	r3, [r2, #32]
 8001a94:	4b28      	ldr	r3, [pc, #160]	; (8001b38 <HAL_RCC_OscConfig+0x930>)
 8001a96:	6a1b      	ldr	r3, [r3, #32]
 8001a98:	4a27      	ldr	r2, [pc, #156]	; (8001b38 <HAL_RCC_OscConfig+0x930>)
 8001a9a:	f043 0301 	orr.w	r3, r3, #1
 8001a9e:	6213      	str	r3, [r2, #32]
 8001aa0:	e00b      	b.n	8001aba <HAL_RCC_OscConfig+0x8b2>
 8001aa2:	4b25      	ldr	r3, [pc, #148]	; (8001b38 <HAL_RCC_OscConfig+0x930>)
 8001aa4:	6a1b      	ldr	r3, [r3, #32]
 8001aa6:	4a24      	ldr	r2, [pc, #144]	; (8001b38 <HAL_RCC_OscConfig+0x930>)
 8001aa8:	f023 0301 	bic.w	r3, r3, #1
 8001aac:	6213      	str	r3, [r2, #32]
 8001aae:	4b22      	ldr	r3, [pc, #136]	; (8001b38 <HAL_RCC_OscConfig+0x930>)
 8001ab0:	6a1b      	ldr	r3, [r3, #32]
 8001ab2:	4a21      	ldr	r2, [pc, #132]	; (8001b38 <HAL_RCC_OscConfig+0x930>)
 8001ab4:	f023 0304 	bic.w	r3, r3, #4
 8001ab8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001aba:	1d3b      	adds	r3, r7, #4
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	68db      	ldr	r3, [r3, #12]
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d06b      	beq.n	8001b9c <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ac4:	f7fe fed4 	bl	8000870 <HAL_GetTick>
 8001ac8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001acc:	e00b      	b.n	8001ae6 <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ace:	f7fe fecf 	bl	8000870 <HAL_GetTick>
 8001ad2:	4602      	mov	r2, r0
 8001ad4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001ad8:	1ad3      	subs	r3, r2, r3
 8001ada:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ade:	4293      	cmp	r3, r2
 8001ae0:	d901      	bls.n	8001ae6 <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 8001ae2:	2303      	movs	r3, #3
 8001ae4:	e291      	b.n	800200a <HAL_RCC_OscConfig+0xe02>
 8001ae6:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001aea:	2202      	movs	r2, #2
 8001aec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aee:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	fa93 f2a3 	rbit	r2, r3
 8001af8:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001afc:	601a      	str	r2, [r3, #0]
 8001afe:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001b02:	2202      	movs	r2, #2
 8001b04:	601a      	str	r2, [r3, #0]
 8001b06:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	fa93 f2a3 	rbit	r2, r3
 8001b10:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001b14:	601a      	str	r2, [r3, #0]
  return result;
 8001b16:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001b1a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b1c:	fab3 f383 	clz	r3, r3
 8001b20:	b2db      	uxtb	r3, r3
 8001b22:	095b      	lsrs	r3, r3, #5
 8001b24:	b2db      	uxtb	r3, r3
 8001b26:	f043 0302 	orr.w	r3, r3, #2
 8001b2a:	b2db      	uxtb	r3, r3
 8001b2c:	2b02      	cmp	r3, #2
 8001b2e:	d109      	bne.n	8001b44 <HAL_RCC_OscConfig+0x93c>
 8001b30:	4b01      	ldr	r3, [pc, #4]	; (8001b38 <HAL_RCC_OscConfig+0x930>)
 8001b32:	6a1b      	ldr	r3, [r3, #32]
 8001b34:	e014      	b.n	8001b60 <HAL_RCC_OscConfig+0x958>
 8001b36:	bf00      	nop
 8001b38:	40021000 	.word	0x40021000
 8001b3c:	10908120 	.word	0x10908120
 8001b40:	40007000 	.word	0x40007000
 8001b44:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8001b48:	2202      	movs	r2, #2
 8001b4a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b4c:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	fa93 f2a3 	rbit	r2, r3
 8001b56:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001b5a:	601a      	str	r2, [r3, #0]
 8001b5c:	4bbb      	ldr	r3, [pc, #748]	; (8001e4c <HAL_RCC_OscConfig+0xc44>)
 8001b5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b60:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001b64:	2102      	movs	r1, #2
 8001b66:	6011      	str	r1, [r2, #0]
 8001b68:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001b6c:	6812      	ldr	r2, [r2, #0]
 8001b6e:	fa92 f1a2 	rbit	r1, r2
 8001b72:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8001b76:	6011      	str	r1, [r2, #0]
  return result;
 8001b78:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8001b7c:	6812      	ldr	r2, [r2, #0]
 8001b7e:	fab2 f282 	clz	r2, r2
 8001b82:	b2d2      	uxtb	r2, r2
 8001b84:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001b88:	b2d2      	uxtb	r2, r2
 8001b8a:	f002 021f 	and.w	r2, r2, #31
 8001b8e:	2101      	movs	r1, #1
 8001b90:	fa01 f202 	lsl.w	r2, r1, r2
 8001b94:	4013      	ands	r3, r2
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d099      	beq.n	8001ace <HAL_RCC_OscConfig+0x8c6>
 8001b9a:	e063      	b.n	8001c64 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b9c:	f7fe fe68 	bl	8000870 <HAL_GetTick>
 8001ba0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ba4:	e00b      	b.n	8001bbe <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ba6:	f7fe fe63 	bl	8000870 <HAL_GetTick>
 8001baa:	4602      	mov	r2, r0
 8001bac:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001bb0:	1ad3      	subs	r3, r2, r3
 8001bb2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bb6:	4293      	cmp	r3, r2
 8001bb8:	d901      	bls.n	8001bbe <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 8001bba:	2303      	movs	r3, #3
 8001bbc:	e225      	b.n	800200a <HAL_RCC_OscConfig+0xe02>
 8001bbe:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001bc2:	2202      	movs	r2, #2
 8001bc4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bc6:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	fa93 f2a3 	rbit	r2, r3
 8001bd0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001bd4:	601a      	str	r2, [r3, #0]
 8001bd6:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001bda:	2202      	movs	r2, #2
 8001bdc:	601a      	str	r2, [r3, #0]
 8001bde:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	fa93 f2a3 	rbit	r2, r3
 8001be8:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001bec:	601a      	str	r2, [r3, #0]
  return result;
 8001bee:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001bf2:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bf4:	fab3 f383 	clz	r3, r3
 8001bf8:	b2db      	uxtb	r3, r3
 8001bfa:	095b      	lsrs	r3, r3, #5
 8001bfc:	b2db      	uxtb	r3, r3
 8001bfe:	f043 0302 	orr.w	r3, r3, #2
 8001c02:	b2db      	uxtb	r3, r3
 8001c04:	2b02      	cmp	r3, #2
 8001c06:	d102      	bne.n	8001c0e <HAL_RCC_OscConfig+0xa06>
 8001c08:	4b90      	ldr	r3, [pc, #576]	; (8001e4c <HAL_RCC_OscConfig+0xc44>)
 8001c0a:	6a1b      	ldr	r3, [r3, #32]
 8001c0c:	e00d      	b.n	8001c2a <HAL_RCC_OscConfig+0xa22>
 8001c0e:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001c12:	2202      	movs	r2, #2
 8001c14:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c16:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	fa93 f2a3 	rbit	r2, r3
 8001c20:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8001c24:	601a      	str	r2, [r3, #0]
 8001c26:	4b89      	ldr	r3, [pc, #548]	; (8001e4c <HAL_RCC_OscConfig+0xc44>)
 8001c28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c2a:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001c2e:	2102      	movs	r1, #2
 8001c30:	6011      	str	r1, [r2, #0]
 8001c32:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001c36:	6812      	ldr	r2, [r2, #0]
 8001c38:	fa92 f1a2 	rbit	r1, r2
 8001c3c:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8001c40:	6011      	str	r1, [r2, #0]
  return result;
 8001c42:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8001c46:	6812      	ldr	r2, [r2, #0]
 8001c48:	fab2 f282 	clz	r2, r2
 8001c4c:	b2d2      	uxtb	r2, r2
 8001c4e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001c52:	b2d2      	uxtb	r2, r2
 8001c54:	f002 021f 	and.w	r2, r2, #31
 8001c58:	2101      	movs	r1, #1
 8001c5a:	fa01 f202 	lsl.w	r2, r1, r2
 8001c5e:	4013      	ands	r3, r2
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d1a0      	bne.n	8001ba6 <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001c64:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8001c68:	2b01      	cmp	r3, #1
 8001c6a:	d105      	bne.n	8001c78 <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c6c:	4b77      	ldr	r3, [pc, #476]	; (8001e4c <HAL_RCC_OscConfig+0xc44>)
 8001c6e:	69db      	ldr	r3, [r3, #28]
 8001c70:	4a76      	ldr	r2, [pc, #472]	; (8001e4c <HAL_RCC_OscConfig+0xc44>)
 8001c72:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001c76:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c78:	1d3b      	adds	r3, r7, #4
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	69db      	ldr	r3, [r3, #28]
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	f000 81c2 	beq.w	8002008 <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c84:	4b71      	ldr	r3, [pc, #452]	; (8001e4c <HAL_RCC_OscConfig+0xc44>)
 8001c86:	685b      	ldr	r3, [r3, #4]
 8001c88:	f003 030c 	and.w	r3, r3, #12
 8001c8c:	2b08      	cmp	r3, #8
 8001c8e:	f000 819c 	beq.w	8001fca <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c92:	1d3b      	adds	r3, r7, #4
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	69db      	ldr	r3, [r3, #28]
 8001c98:	2b02      	cmp	r3, #2
 8001c9a:	f040 8114 	bne.w	8001ec6 <HAL_RCC_OscConfig+0xcbe>
 8001c9e:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001ca2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001ca6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ca8:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	fa93 f2a3 	rbit	r2, r3
 8001cb2:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001cb6:	601a      	str	r2, [r3, #0]
  return result;
 8001cb8:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001cbc:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cbe:	fab3 f383 	clz	r3, r3
 8001cc2:	b2db      	uxtb	r3, r3
 8001cc4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001cc8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001ccc:	009b      	lsls	r3, r3, #2
 8001cce:	461a      	mov	r2, r3
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cd4:	f7fe fdcc 	bl	8000870 <HAL_GetTick>
 8001cd8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001cdc:	e009      	b.n	8001cf2 <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001cde:	f7fe fdc7 	bl	8000870 <HAL_GetTick>
 8001ce2:	4602      	mov	r2, r0
 8001ce4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001ce8:	1ad3      	subs	r3, r2, r3
 8001cea:	2b02      	cmp	r3, #2
 8001cec:	d901      	bls.n	8001cf2 <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 8001cee:	2303      	movs	r3, #3
 8001cf0:	e18b      	b.n	800200a <HAL_RCC_OscConfig+0xe02>
 8001cf2:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001cf6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001cfa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cfc:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	fa93 f2a3 	rbit	r2, r3
 8001d06:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001d0a:	601a      	str	r2, [r3, #0]
  return result;
 8001d0c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001d10:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d12:	fab3 f383 	clz	r3, r3
 8001d16:	b2db      	uxtb	r3, r3
 8001d18:	095b      	lsrs	r3, r3, #5
 8001d1a:	b2db      	uxtb	r3, r3
 8001d1c:	f043 0301 	orr.w	r3, r3, #1
 8001d20:	b2db      	uxtb	r3, r3
 8001d22:	2b01      	cmp	r3, #1
 8001d24:	d102      	bne.n	8001d2c <HAL_RCC_OscConfig+0xb24>
 8001d26:	4b49      	ldr	r3, [pc, #292]	; (8001e4c <HAL_RCC_OscConfig+0xc44>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	e01b      	b.n	8001d64 <HAL_RCC_OscConfig+0xb5c>
 8001d2c:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001d30:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001d34:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d36:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	fa93 f2a3 	rbit	r2, r3
 8001d40:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001d44:	601a      	str	r2, [r3, #0]
 8001d46:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001d4a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001d4e:	601a      	str	r2, [r3, #0]
 8001d50:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	fa93 f2a3 	rbit	r2, r3
 8001d5a:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001d5e:	601a      	str	r2, [r3, #0]
 8001d60:	4b3a      	ldr	r3, [pc, #232]	; (8001e4c <HAL_RCC_OscConfig+0xc44>)
 8001d62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d64:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001d68:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001d6c:	6011      	str	r1, [r2, #0]
 8001d6e:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001d72:	6812      	ldr	r2, [r2, #0]
 8001d74:	fa92 f1a2 	rbit	r1, r2
 8001d78:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8001d7c:	6011      	str	r1, [r2, #0]
  return result;
 8001d7e:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8001d82:	6812      	ldr	r2, [r2, #0]
 8001d84:	fab2 f282 	clz	r2, r2
 8001d88:	b2d2      	uxtb	r2, r2
 8001d8a:	f042 0220 	orr.w	r2, r2, #32
 8001d8e:	b2d2      	uxtb	r2, r2
 8001d90:	f002 021f 	and.w	r2, r2, #31
 8001d94:	2101      	movs	r1, #1
 8001d96:	fa01 f202 	lsl.w	r2, r1, r2
 8001d9a:	4013      	ands	r3, r2
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d19e      	bne.n	8001cde <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001da0:	4b2a      	ldr	r3, [pc, #168]	; (8001e4c <HAL_RCC_OscConfig+0xc44>)
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001da8:	1d3b      	adds	r3, r7, #4
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001dae:	1d3b      	adds	r3, r7, #4
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	6a1b      	ldr	r3, [r3, #32]
 8001db4:	430b      	orrs	r3, r1
 8001db6:	4925      	ldr	r1, [pc, #148]	; (8001e4c <HAL_RCC_OscConfig+0xc44>)
 8001db8:	4313      	orrs	r3, r2
 8001dba:	604b      	str	r3, [r1, #4]
 8001dbc:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001dc0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001dc4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dc6:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	fa93 f2a3 	rbit	r2, r3
 8001dd0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001dd4:	601a      	str	r2, [r3, #0]
  return result;
 8001dd6:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001dda:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ddc:	fab3 f383 	clz	r3, r3
 8001de0:	b2db      	uxtb	r3, r3
 8001de2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001de6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001dea:	009b      	lsls	r3, r3, #2
 8001dec:	461a      	mov	r2, r3
 8001dee:	2301      	movs	r3, #1
 8001df0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001df2:	f7fe fd3d 	bl	8000870 <HAL_GetTick>
 8001df6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001dfa:	e009      	b.n	8001e10 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001dfc:	f7fe fd38 	bl	8000870 <HAL_GetTick>
 8001e00:	4602      	mov	r2, r0
 8001e02:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001e06:	1ad3      	subs	r3, r2, r3
 8001e08:	2b02      	cmp	r3, #2
 8001e0a:	d901      	bls.n	8001e10 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8001e0c:	2303      	movs	r3, #3
 8001e0e:	e0fc      	b.n	800200a <HAL_RCC_OscConfig+0xe02>
 8001e10:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001e14:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001e18:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e1a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	fa93 f2a3 	rbit	r2, r3
 8001e24:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001e28:	601a      	str	r2, [r3, #0]
  return result;
 8001e2a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001e2e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e30:	fab3 f383 	clz	r3, r3
 8001e34:	b2db      	uxtb	r3, r3
 8001e36:	095b      	lsrs	r3, r3, #5
 8001e38:	b2db      	uxtb	r3, r3
 8001e3a:	f043 0301 	orr.w	r3, r3, #1
 8001e3e:	b2db      	uxtb	r3, r3
 8001e40:	2b01      	cmp	r3, #1
 8001e42:	d105      	bne.n	8001e50 <HAL_RCC_OscConfig+0xc48>
 8001e44:	4b01      	ldr	r3, [pc, #4]	; (8001e4c <HAL_RCC_OscConfig+0xc44>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	e01e      	b.n	8001e88 <HAL_RCC_OscConfig+0xc80>
 8001e4a:	bf00      	nop
 8001e4c:	40021000 	.word	0x40021000
 8001e50:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001e54:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001e58:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e5a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	fa93 f2a3 	rbit	r2, r3
 8001e64:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001e68:	601a      	str	r2, [r3, #0]
 8001e6a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001e6e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001e72:	601a      	str	r2, [r3, #0]
 8001e74:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	fa93 f2a3 	rbit	r2, r3
 8001e7e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001e82:	601a      	str	r2, [r3, #0]
 8001e84:	4b63      	ldr	r3, [pc, #396]	; (8002014 <HAL_RCC_OscConfig+0xe0c>)
 8001e86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e88:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001e8c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001e90:	6011      	str	r1, [r2, #0]
 8001e92:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001e96:	6812      	ldr	r2, [r2, #0]
 8001e98:	fa92 f1a2 	rbit	r1, r2
 8001e9c:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8001ea0:	6011      	str	r1, [r2, #0]
  return result;
 8001ea2:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8001ea6:	6812      	ldr	r2, [r2, #0]
 8001ea8:	fab2 f282 	clz	r2, r2
 8001eac:	b2d2      	uxtb	r2, r2
 8001eae:	f042 0220 	orr.w	r2, r2, #32
 8001eb2:	b2d2      	uxtb	r2, r2
 8001eb4:	f002 021f 	and.w	r2, r2, #31
 8001eb8:	2101      	movs	r1, #1
 8001eba:	fa01 f202 	lsl.w	r2, r1, r2
 8001ebe:	4013      	ands	r3, r2
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d09b      	beq.n	8001dfc <HAL_RCC_OscConfig+0xbf4>
 8001ec4:	e0a0      	b.n	8002008 <HAL_RCC_OscConfig+0xe00>
 8001ec6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001eca:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001ece:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ed0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	fa93 f2a3 	rbit	r2, r3
 8001eda:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ede:	601a      	str	r2, [r3, #0]
  return result;
 8001ee0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ee4:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ee6:	fab3 f383 	clz	r3, r3
 8001eea:	b2db      	uxtb	r3, r3
 8001eec:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001ef0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001ef4:	009b      	lsls	r3, r3, #2
 8001ef6:	461a      	mov	r2, r3
 8001ef8:	2300      	movs	r3, #0
 8001efa:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001efc:	f7fe fcb8 	bl	8000870 <HAL_GetTick>
 8001f00:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f04:	e009      	b.n	8001f1a <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f06:	f7fe fcb3 	bl	8000870 <HAL_GetTick>
 8001f0a:	4602      	mov	r2, r0
 8001f0c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001f10:	1ad3      	subs	r3, r2, r3
 8001f12:	2b02      	cmp	r3, #2
 8001f14:	d901      	bls.n	8001f1a <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8001f16:	2303      	movs	r3, #3
 8001f18:	e077      	b.n	800200a <HAL_RCC_OscConfig+0xe02>
 8001f1a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001f1e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001f22:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f24:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	fa93 f2a3 	rbit	r2, r3
 8001f2e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f32:	601a      	str	r2, [r3, #0]
  return result;
 8001f34:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f38:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f3a:	fab3 f383 	clz	r3, r3
 8001f3e:	b2db      	uxtb	r3, r3
 8001f40:	095b      	lsrs	r3, r3, #5
 8001f42:	b2db      	uxtb	r3, r3
 8001f44:	f043 0301 	orr.w	r3, r3, #1
 8001f48:	b2db      	uxtb	r3, r3
 8001f4a:	2b01      	cmp	r3, #1
 8001f4c:	d102      	bne.n	8001f54 <HAL_RCC_OscConfig+0xd4c>
 8001f4e:	4b31      	ldr	r3, [pc, #196]	; (8002014 <HAL_RCC_OscConfig+0xe0c>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	e01b      	b.n	8001f8c <HAL_RCC_OscConfig+0xd84>
 8001f54:	f107 0320 	add.w	r3, r7, #32
 8001f58:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001f5c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f5e:	f107 0320 	add.w	r3, r7, #32
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	fa93 f2a3 	rbit	r2, r3
 8001f68:	f107 031c 	add.w	r3, r7, #28
 8001f6c:	601a      	str	r2, [r3, #0]
 8001f6e:	f107 0318 	add.w	r3, r7, #24
 8001f72:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001f76:	601a      	str	r2, [r3, #0]
 8001f78:	f107 0318 	add.w	r3, r7, #24
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	fa93 f2a3 	rbit	r2, r3
 8001f82:	f107 0314 	add.w	r3, r7, #20
 8001f86:	601a      	str	r2, [r3, #0]
 8001f88:	4b22      	ldr	r3, [pc, #136]	; (8002014 <HAL_RCC_OscConfig+0xe0c>)
 8001f8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f8c:	f107 0210 	add.w	r2, r7, #16
 8001f90:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001f94:	6011      	str	r1, [r2, #0]
 8001f96:	f107 0210 	add.w	r2, r7, #16
 8001f9a:	6812      	ldr	r2, [r2, #0]
 8001f9c:	fa92 f1a2 	rbit	r1, r2
 8001fa0:	f107 020c 	add.w	r2, r7, #12
 8001fa4:	6011      	str	r1, [r2, #0]
  return result;
 8001fa6:	f107 020c 	add.w	r2, r7, #12
 8001faa:	6812      	ldr	r2, [r2, #0]
 8001fac:	fab2 f282 	clz	r2, r2
 8001fb0:	b2d2      	uxtb	r2, r2
 8001fb2:	f042 0220 	orr.w	r2, r2, #32
 8001fb6:	b2d2      	uxtb	r2, r2
 8001fb8:	f002 021f 	and.w	r2, r2, #31
 8001fbc:	2101      	movs	r1, #1
 8001fbe:	fa01 f202 	lsl.w	r2, r1, r2
 8001fc2:	4013      	ands	r3, r2
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d19e      	bne.n	8001f06 <HAL_RCC_OscConfig+0xcfe>
 8001fc8:	e01e      	b.n	8002008 <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001fca:	1d3b      	adds	r3, r7, #4
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	69db      	ldr	r3, [r3, #28]
 8001fd0:	2b01      	cmp	r3, #1
 8001fd2:	d101      	bne.n	8001fd8 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8001fd4:	2301      	movs	r3, #1
 8001fd6:	e018      	b.n	800200a <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001fd8:	4b0e      	ldr	r3, [pc, #56]	; (8002014 <HAL_RCC_OscConfig+0xe0c>)
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001fe0:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001fe4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001fe8:	1d3b      	adds	r3, r7, #4
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	6a1b      	ldr	r3, [r3, #32]
 8001fee:	429a      	cmp	r2, r3
 8001ff0:	d108      	bne.n	8002004 <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8001ff2:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001ff6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001ffa:	1d3b      	adds	r3, r7, #4
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002000:	429a      	cmp	r2, r3
 8002002:	d001      	beq.n	8002008 <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 8002004:	2301      	movs	r3, #1
 8002006:	e000      	b.n	800200a <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 8002008:	2300      	movs	r3, #0
}
 800200a:	4618      	mov	r0, r3
 800200c:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}
 8002014:	40021000 	.word	0x40021000

08002018 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b09e      	sub	sp, #120	; 0x78
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
 8002020:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002022:	2300      	movs	r3, #0
 8002024:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	2b00      	cmp	r3, #0
 800202a:	d101      	bne.n	8002030 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800202c:	2301      	movs	r3, #1
 800202e:	e162      	b.n	80022f6 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002030:	4b90      	ldr	r3, [pc, #576]	; (8002274 <HAL_RCC_ClockConfig+0x25c>)
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f003 0307 	and.w	r3, r3, #7
 8002038:	683a      	ldr	r2, [r7, #0]
 800203a:	429a      	cmp	r2, r3
 800203c:	d910      	bls.n	8002060 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800203e:	4b8d      	ldr	r3, [pc, #564]	; (8002274 <HAL_RCC_ClockConfig+0x25c>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f023 0207 	bic.w	r2, r3, #7
 8002046:	498b      	ldr	r1, [pc, #556]	; (8002274 <HAL_RCC_ClockConfig+0x25c>)
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	4313      	orrs	r3, r2
 800204c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800204e:	4b89      	ldr	r3, [pc, #548]	; (8002274 <HAL_RCC_ClockConfig+0x25c>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f003 0307 	and.w	r3, r3, #7
 8002056:	683a      	ldr	r2, [r7, #0]
 8002058:	429a      	cmp	r2, r3
 800205a:	d001      	beq.n	8002060 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800205c:	2301      	movs	r3, #1
 800205e:	e14a      	b.n	80022f6 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f003 0302 	and.w	r3, r3, #2
 8002068:	2b00      	cmp	r3, #0
 800206a:	d008      	beq.n	800207e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800206c:	4b82      	ldr	r3, [pc, #520]	; (8002278 <HAL_RCC_ClockConfig+0x260>)
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	689b      	ldr	r3, [r3, #8]
 8002078:	497f      	ldr	r1, [pc, #508]	; (8002278 <HAL_RCC_ClockConfig+0x260>)
 800207a:	4313      	orrs	r3, r2
 800207c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f003 0301 	and.w	r3, r3, #1
 8002086:	2b00      	cmp	r3, #0
 8002088:	f000 80dc 	beq.w	8002244 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	2b01      	cmp	r3, #1
 8002092:	d13c      	bne.n	800210e <HAL_RCC_ClockConfig+0xf6>
 8002094:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002098:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800209a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800209c:	fa93 f3a3 	rbit	r3, r3
 80020a0:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80020a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020a4:	fab3 f383 	clz	r3, r3
 80020a8:	b2db      	uxtb	r3, r3
 80020aa:	095b      	lsrs	r3, r3, #5
 80020ac:	b2db      	uxtb	r3, r3
 80020ae:	f043 0301 	orr.w	r3, r3, #1
 80020b2:	b2db      	uxtb	r3, r3
 80020b4:	2b01      	cmp	r3, #1
 80020b6:	d102      	bne.n	80020be <HAL_RCC_ClockConfig+0xa6>
 80020b8:	4b6f      	ldr	r3, [pc, #444]	; (8002278 <HAL_RCC_ClockConfig+0x260>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	e00f      	b.n	80020de <HAL_RCC_ClockConfig+0xc6>
 80020be:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80020c2:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020c4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80020c6:	fa93 f3a3 	rbit	r3, r3
 80020ca:	667b      	str	r3, [r7, #100]	; 0x64
 80020cc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80020d0:	663b      	str	r3, [r7, #96]	; 0x60
 80020d2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80020d4:	fa93 f3a3 	rbit	r3, r3
 80020d8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80020da:	4b67      	ldr	r3, [pc, #412]	; (8002278 <HAL_RCC_ClockConfig+0x260>)
 80020dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020de:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80020e2:	65ba      	str	r2, [r7, #88]	; 0x58
 80020e4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80020e6:	fa92 f2a2 	rbit	r2, r2
 80020ea:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80020ec:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80020ee:	fab2 f282 	clz	r2, r2
 80020f2:	b2d2      	uxtb	r2, r2
 80020f4:	f042 0220 	orr.w	r2, r2, #32
 80020f8:	b2d2      	uxtb	r2, r2
 80020fa:	f002 021f 	and.w	r2, r2, #31
 80020fe:	2101      	movs	r1, #1
 8002100:	fa01 f202 	lsl.w	r2, r1, r2
 8002104:	4013      	ands	r3, r2
 8002106:	2b00      	cmp	r3, #0
 8002108:	d17b      	bne.n	8002202 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800210a:	2301      	movs	r3, #1
 800210c:	e0f3      	b.n	80022f6 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	685b      	ldr	r3, [r3, #4]
 8002112:	2b02      	cmp	r3, #2
 8002114:	d13c      	bne.n	8002190 <HAL_RCC_ClockConfig+0x178>
 8002116:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800211a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800211c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800211e:	fa93 f3a3 	rbit	r3, r3
 8002122:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002124:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002126:	fab3 f383 	clz	r3, r3
 800212a:	b2db      	uxtb	r3, r3
 800212c:	095b      	lsrs	r3, r3, #5
 800212e:	b2db      	uxtb	r3, r3
 8002130:	f043 0301 	orr.w	r3, r3, #1
 8002134:	b2db      	uxtb	r3, r3
 8002136:	2b01      	cmp	r3, #1
 8002138:	d102      	bne.n	8002140 <HAL_RCC_ClockConfig+0x128>
 800213a:	4b4f      	ldr	r3, [pc, #316]	; (8002278 <HAL_RCC_ClockConfig+0x260>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	e00f      	b.n	8002160 <HAL_RCC_ClockConfig+0x148>
 8002140:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002144:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002146:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002148:	fa93 f3a3 	rbit	r3, r3
 800214c:	647b      	str	r3, [r7, #68]	; 0x44
 800214e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002152:	643b      	str	r3, [r7, #64]	; 0x40
 8002154:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002156:	fa93 f3a3 	rbit	r3, r3
 800215a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800215c:	4b46      	ldr	r3, [pc, #280]	; (8002278 <HAL_RCC_ClockConfig+0x260>)
 800215e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002160:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002164:	63ba      	str	r2, [r7, #56]	; 0x38
 8002166:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002168:	fa92 f2a2 	rbit	r2, r2
 800216c:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 800216e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002170:	fab2 f282 	clz	r2, r2
 8002174:	b2d2      	uxtb	r2, r2
 8002176:	f042 0220 	orr.w	r2, r2, #32
 800217a:	b2d2      	uxtb	r2, r2
 800217c:	f002 021f 	and.w	r2, r2, #31
 8002180:	2101      	movs	r1, #1
 8002182:	fa01 f202 	lsl.w	r2, r1, r2
 8002186:	4013      	ands	r3, r2
 8002188:	2b00      	cmp	r3, #0
 800218a:	d13a      	bne.n	8002202 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800218c:	2301      	movs	r3, #1
 800218e:	e0b2      	b.n	80022f6 <HAL_RCC_ClockConfig+0x2de>
 8002190:	2302      	movs	r3, #2
 8002192:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002194:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002196:	fa93 f3a3 	rbit	r3, r3
 800219a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800219c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800219e:	fab3 f383 	clz	r3, r3
 80021a2:	b2db      	uxtb	r3, r3
 80021a4:	095b      	lsrs	r3, r3, #5
 80021a6:	b2db      	uxtb	r3, r3
 80021a8:	f043 0301 	orr.w	r3, r3, #1
 80021ac:	b2db      	uxtb	r3, r3
 80021ae:	2b01      	cmp	r3, #1
 80021b0:	d102      	bne.n	80021b8 <HAL_RCC_ClockConfig+0x1a0>
 80021b2:	4b31      	ldr	r3, [pc, #196]	; (8002278 <HAL_RCC_ClockConfig+0x260>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	e00d      	b.n	80021d4 <HAL_RCC_ClockConfig+0x1bc>
 80021b8:	2302      	movs	r3, #2
 80021ba:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021be:	fa93 f3a3 	rbit	r3, r3
 80021c2:	627b      	str	r3, [r7, #36]	; 0x24
 80021c4:	2302      	movs	r3, #2
 80021c6:	623b      	str	r3, [r7, #32]
 80021c8:	6a3b      	ldr	r3, [r7, #32]
 80021ca:	fa93 f3a3 	rbit	r3, r3
 80021ce:	61fb      	str	r3, [r7, #28]
 80021d0:	4b29      	ldr	r3, [pc, #164]	; (8002278 <HAL_RCC_ClockConfig+0x260>)
 80021d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021d4:	2202      	movs	r2, #2
 80021d6:	61ba      	str	r2, [r7, #24]
 80021d8:	69ba      	ldr	r2, [r7, #24]
 80021da:	fa92 f2a2 	rbit	r2, r2
 80021de:	617a      	str	r2, [r7, #20]
  return result;
 80021e0:	697a      	ldr	r2, [r7, #20]
 80021e2:	fab2 f282 	clz	r2, r2
 80021e6:	b2d2      	uxtb	r2, r2
 80021e8:	f042 0220 	orr.w	r2, r2, #32
 80021ec:	b2d2      	uxtb	r2, r2
 80021ee:	f002 021f 	and.w	r2, r2, #31
 80021f2:	2101      	movs	r1, #1
 80021f4:	fa01 f202 	lsl.w	r2, r1, r2
 80021f8:	4013      	ands	r3, r2
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d101      	bne.n	8002202 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80021fe:	2301      	movs	r3, #1
 8002200:	e079      	b.n	80022f6 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002202:	4b1d      	ldr	r3, [pc, #116]	; (8002278 <HAL_RCC_ClockConfig+0x260>)
 8002204:	685b      	ldr	r3, [r3, #4]
 8002206:	f023 0203 	bic.w	r2, r3, #3
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	685b      	ldr	r3, [r3, #4]
 800220e:	491a      	ldr	r1, [pc, #104]	; (8002278 <HAL_RCC_ClockConfig+0x260>)
 8002210:	4313      	orrs	r3, r2
 8002212:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002214:	f7fe fb2c 	bl	8000870 <HAL_GetTick>
 8002218:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800221a:	e00a      	b.n	8002232 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800221c:	f7fe fb28 	bl	8000870 <HAL_GetTick>
 8002220:	4602      	mov	r2, r0
 8002222:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002224:	1ad3      	subs	r3, r2, r3
 8002226:	f241 3288 	movw	r2, #5000	; 0x1388
 800222a:	4293      	cmp	r3, r2
 800222c:	d901      	bls.n	8002232 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 800222e:	2303      	movs	r3, #3
 8002230:	e061      	b.n	80022f6 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002232:	4b11      	ldr	r3, [pc, #68]	; (8002278 <HAL_RCC_ClockConfig+0x260>)
 8002234:	685b      	ldr	r3, [r3, #4]
 8002236:	f003 020c 	and.w	r2, r3, #12
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	685b      	ldr	r3, [r3, #4]
 800223e:	009b      	lsls	r3, r3, #2
 8002240:	429a      	cmp	r2, r3
 8002242:	d1eb      	bne.n	800221c <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002244:	4b0b      	ldr	r3, [pc, #44]	; (8002274 <HAL_RCC_ClockConfig+0x25c>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f003 0307 	and.w	r3, r3, #7
 800224c:	683a      	ldr	r2, [r7, #0]
 800224e:	429a      	cmp	r2, r3
 8002250:	d214      	bcs.n	800227c <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002252:	4b08      	ldr	r3, [pc, #32]	; (8002274 <HAL_RCC_ClockConfig+0x25c>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f023 0207 	bic.w	r2, r3, #7
 800225a:	4906      	ldr	r1, [pc, #24]	; (8002274 <HAL_RCC_ClockConfig+0x25c>)
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	4313      	orrs	r3, r2
 8002260:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002262:	4b04      	ldr	r3, [pc, #16]	; (8002274 <HAL_RCC_ClockConfig+0x25c>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f003 0307 	and.w	r3, r3, #7
 800226a:	683a      	ldr	r2, [r7, #0]
 800226c:	429a      	cmp	r2, r3
 800226e:	d005      	beq.n	800227c <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8002270:	2301      	movs	r3, #1
 8002272:	e040      	b.n	80022f6 <HAL_RCC_ClockConfig+0x2de>
 8002274:	40022000 	.word	0x40022000
 8002278:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f003 0304 	and.w	r3, r3, #4
 8002284:	2b00      	cmp	r3, #0
 8002286:	d008      	beq.n	800229a <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002288:	4b1d      	ldr	r3, [pc, #116]	; (8002300 <HAL_RCC_ClockConfig+0x2e8>)
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	68db      	ldr	r3, [r3, #12]
 8002294:	491a      	ldr	r1, [pc, #104]	; (8002300 <HAL_RCC_ClockConfig+0x2e8>)
 8002296:	4313      	orrs	r3, r2
 8002298:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f003 0308 	and.w	r3, r3, #8
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d009      	beq.n	80022ba <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80022a6:	4b16      	ldr	r3, [pc, #88]	; (8002300 <HAL_RCC_ClockConfig+0x2e8>)
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	691b      	ldr	r3, [r3, #16]
 80022b2:	00db      	lsls	r3, r3, #3
 80022b4:	4912      	ldr	r1, [pc, #72]	; (8002300 <HAL_RCC_ClockConfig+0x2e8>)
 80022b6:	4313      	orrs	r3, r2
 80022b8:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80022ba:	f000 f829 	bl	8002310 <HAL_RCC_GetSysClockFreq>
 80022be:	4601      	mov	r1, r0
 80022c0:	4b0f      	ldr	r3, [pc, #60]	; (8002300 <HAL_RCC_ClockConfig+0x2e8>)
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80022c8:	22f0      	movs	r2, #240	; 0xf0
 80022ca:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022cc:	693a      	ldr	r2, [r7, #16]
 80022ce:	fa92 f2a2 	rbit	r2, r2
 80022d2:	60fa      	str	r2, [r7, #12]
  return result;
 80022d4:	68fa      	ldr	r2, [r7, #12]
 80022d6:	fab2 f282 	clz	r2, r2
 80022da:	b2d2      	uxtb	r2, r2
 80022dc:	40d3      	lsrs	r3, r2
 80022de:	4a09      	ldr	r2, [pc, #36]	; (8002304 <HAL_RCC_ClockConfig+0x2ec>)
 80022e0:	5cd3      	ldrb	r3, [r2, r3]
 80022e2:	fa21 f303 	lsr.w	r3, r1, r3
 80022e6:	4a08      	ldr	r2, [pc, #32]	; (8002308 <HAL_RCC_ClockConfig+0x2f0>)
 80022e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80022ea:	4b08      	ldr	r3, [pc, #32]	; (800230c <HAL_RCC_ClockConfig+0x2f4>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	4618      	mov	r0, r3
 80022f0:	f7fe fa7a 	bl	80007e8 <HAL_InitTick>
  
  return HAL_OK;
 80022f4:	2300      	movs	r3, #0
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	3778      	adds	r7, #120	; 0x78
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop
 8002300:	40021000 	.word	0x40021000
 8002304:	08002984 	.word	0x08002984
 8002308:	20000000 	.word	0x20000000
 800230c:	20000004 	.word	0x20000004

08002310 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002310:	b480      	push	{r7}
 8002312:	b08b      	sub	sp, #44	; 0x2c
 8002314:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002316:	2300      	movs	r3, #0
 8002318:	61fb      	str	r3, [r7, #28]
 800231a:	2300      	movs	r3, #0
 800231c:	61bb      	str	r3, [r7, #24]
 800231e:	2300      	movs	r3, #0
 8002320:	627b      	str	r3, [r7, #36]	; 0x24
 8002322:	2300      	movs	r3, #0
 8002324:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002326:	2300      	movs	r3, #0
 8002328:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800232a:	4b29      	ldr	r3, [pc, #164]	; (80023d0 <HAL_RCC_GetSysClockFreq+0xc0>)
 800232c:	685b      	ldr	r3, [r3, #4]
 800232e:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002330:	69fb      	ldr	r3, [r7, #28]
 8002332:	f003 030c 	and.w	r3, r3, #12
 8002336:	2b04      	cmp	r3, #4
 8002338:	d002      	beq.n	8002340 <HAL_RCC_GetSysClockFreq+0x30>
 800233a:	2b08      	cmp	r3, #8
 800233c:	d003      	beq.n	8002346 <HAL_RCC_GetSysClockFreq+0x36>
 800233e:	e03c      	b.n	80023ba <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002340:	4b24      	ldr	r3, [pc, #144]	; (80023d4 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002342:	623b      	str	r3, [r7, #32]
      break;
 8002344:	e03c      	b.n	80023c0 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8002346:	69fb      	ldr	r3, [r7, #28]
 8002348:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800234c:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8002350:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002352:	68ba      	ldr	r2, [r7, #8]
 8002354:	fa92 f2a2 	rbit	r2, r2
 8002358:	607a      	str	r2, [r7, #4]
  return result;
 800235a:	687a      	ldr	r2, [r7, #4]
 800235c:	fab2 f282 	clz	r2, r2
 8002360:	b2d2      	uxtb	r2, r2
 8002362:	40d3      	lsrs	r3, r2
 8002364:	4a1c      	ldr	r2, [pc, #112]	; (80023d8 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002366:	5cd3      	ldrb	r3, [r2, r3]
 8002368:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800236a:	4b19      	ldr	r3, [pc, #100]	; (80023d0 <HAL_RCC_GetSysClockFreq+0xc0>)
 800236c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800236e:	f003 030f 	and.w	r3, r3, #15
 8002372:	220f      	movs	r2, #15
 8002374:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002376:	693a      	ldr	r2, [r7, #16]
 8002378:	fa92 f2a2 	rbit	r2, r2
 800237c:	60fa      	str	r2, [r7, #12]
  return result;
 800237e:	68fa      	ldr	r2, [r7, #12]
 8002380:	fab2 f282 	clz	r2, r2
 8002384:	b2d2      	uxtb	r2, r2
 8002386:	40d3      	lsrs	r3, r2
 8002388:	4a14      	ldr	r2, [pc, #80]	; (80023dc <HAL_RCC_GetSysClockFreq+0xcc>)
 800238a:	5cd3      	ldrb	r3, [r2, r3]
 800238c:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800238e:	69fb      	ldr	r3, [r7, #28]
 8002390:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002394:	2b00      	cmp	r3, #0
 8002396:	d008      	beq.n	80023aa <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002398:	4a0e      	ldr	r2, [pc, #56]	; (80023d4 <HAL_RCC_GetSysClockFreq+0xc4>)
 800239a:	69bb      	ldr	r3, [r7, #24]
 800239c:	fbb2 f2f3 	udiv	r2, r2, r3
 80023a0:	697b      	ldr	r3, [r7, #20]
 80023a2:	fb02 f303 	mul.w	r3, r2, r3
 80023a6:	627b      	str	r3, [r7, #36]	; 0x24
 80023a8:	e004      	b.n	80023b4 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80023aa:	697b      	ldr	r3, [r7, #20]
 80023ac:	4a0c      	ldr	r2, [pc, #48]	; (80023e0 <HAL_RCC_GetSysClockFreq+0xd0>)
 80023ae:	fb02 f303 	mul.w	r3, r2, r3
 80023b2:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80023b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023b6:	623b      	str	r3, [r7, #32]
      break;
 80023b8:	e002      	b.n	80023c0 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80023ba:	4b06      	ldr	r3, [pc, #24]	; (80023d4 <HAL_RCC_GetSysClockFreq+0xc4>)
 80023bc:	623b      	str	r3, [r7, #32]
      break;
 80023be:	bf00      	nop
    }
  }
  return sysclockfreq;
 80023c0:	6a3b      	ldr	r3, [r7, #32]
}
 80023c2:	4618      	mov	r0, r3
 80023c4:	372c      	adds	r7, #44	; 0x2c
 80023c6:	46bd      	mov	sp, r7
 80023c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023cc:	4770      	bx	lr
 80023ce:	bf00      	nop
 80023d0:	40021000 	.word	0x40021000
 80023d4:	007a1200 	.word	0x007a1200
 80023d8:	08002994 	.word	0x08002994
 80023dc:	080029a4 	.word	0x080029a4
 80023e0:	003d0900 	.word	0x003d0900

080023e4 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b092      	sub	sp, #72	; 0x48
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80023ec:	2300      	movs	r3, #0
 80023ee:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 80023f0:	2300      	movs	r3, #0
 80023f2:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80023f4:	2300      	movs	r3, #0
 80023f6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002402:	2b00      	cmp	r3, #0
 8002404:	f000 80d4 	beq.w	80025b0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002408:	4b4e      	ldr	r3, [pc, #312]	; (8002544 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800240a:	69db      	ldr	r3, [r3, #28]
 800240c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002410:	2b00      	cmp	r3, #0
 8002412:	d10e      	bne.n	8002432 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002414:	4b4b      	ldr	r3, [pc, #300]	; (8002544 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002416:	69db      	ldr	r3, [r3, #28]
 8002418:	4a4a      	ldr	r2, [pc, #296]	; (8002544 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800241a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800241e:	61d3      	str	r3, [r2, #28]
 8002420:	4b48      	ldr	r3, [pc, #288]	; (8002544 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002422:	69db      	ldr	r3, [r3, #28]
 8002424:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002428:	60bb      	str	r3, [r7, #8]
 800242a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800242c:	2301      	movs	r3, #1
 800242e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002432:	4b45      	ldr	r3, [pc, #276]	; (8002548 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800243a:	2b00      	cmp	r3, #0
 800243c:	d118      	bne.n	8002470 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800243e:	4b42      	ldr	r3, [pc, #264]	; (8002548 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	4a41      	ldr	r2, [pc, #260]	; (8002548 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002444:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002448:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800244a:	f7fe fa11 	bl	8000870 <HAL_GetTick>
 800244e:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002450:	e008      	b.n	8002464 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002452:	f7fe fa0d 	bl	8000870 <HAL_GetTick>
 8002456:	4602      	mov	r2, r0
 8002458:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800245a:	1ad3      	subs	r3, r2, r3
 800245c:	2b64      	cmp	r3, #100	; 0x64
 800245e:	d901      	bls.n	8002464 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002460:	2303      	movs	r3, #3
 8002462:	e169      	b.n	8002738 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002464:	4b38      	ldr	r3, [pc, #224]	; (8002548 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800246c:	2b00      	cmp	r3, #0
 800246e:	d0f0      	beq.n	8002452 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002470:	4b34      	ldr	r3, [pc, #208]	; (8002544 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002472:	6a1b      	ldr	r3, [r3, #32]
 8002474:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002478:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800247a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800247c:	2b00      	cmp	r3, #0
 800247e:	f000 8084 	beq.w	800258a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800248a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800248c:	429a      	cmp	r2, r3
 800248e:	d07c      	beq.n	800258a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002490:	4b2c      	ldr	r3, [pc, #176]	; (8002544 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002492:	6a1b      	ldr	r3, [r3, #32]
 8002494:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002498:	63fb      	str	r3, [r7, #60]	; 0x3c
 800249a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800249e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024a2:	fa93 f3a3 	rbit	r3, r3
 80024a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80024a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80024aa:	fab3 f383 	clz	r3, r3
 80024ae:	b2db      	uxtb	r3, r3
 80024b0:	461a      	mov	r2, r3
 80024b2:	4b26      	ldr	r3, [pc, #152]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80024b4:	4413      	add	r3, r2
 80024b6:	009b      	lsls	r3, r3, #2
 80024b8:	461a      	mov	r2, r3
 80024ba:	2301      	movs	r3, #1
 80024bc:	6013      	str	r3, [r2, #0]
 80024be:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80024c2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80024c6:	fa93 f3a3 	rbit	r3, r3
 80024ca:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80024cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80024ce:	fab3 f383 	clz	r3, r3
 80024d2:	b2db      	uxtb	r3, r3
 80024d4:	461a      	mov	r2, r3
 80024d6:	4b1d      	ldr	r3, [pc, #116]	; (800254c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80024d8:	4413      	add	r3, r2
 80024da:	009b      	lsls	r3, r3, #2
 80024dc:	461a      	mov	r2, r3
 80024de:	2300      	movs	r3, #0
 80024e0:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80024e2:	4a18      	ldr	r2, [pc, #96]	; (8002544 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80024e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80024e6:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80024e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80024ea:	f003 0301 	and.w	r3, r3, #1
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d04b      	beq.n	800258a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024f2:	f7fe f9bd 	bl	8000870 <HAL_GetTick>
 80024f6:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024f8:	e00a      	b.n	8002510 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024fa:	f7fe f9b9 	bl	8000870 <HAL_GetTick>
 80024fe:	4602      	mov	r2, r0
 8002500:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002502:	1ad3      	subs	r3, r2, r3
 8002504:	f241 3288 	movw	r2, #5000	; 0x1388
 8002508:	4293      	cmp	r3, r2
 800250a:	d901      	bls.n	8002510 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800250c:	2303      	movs	r3, #3
 800250e:	e113      	b.n	8002738 <HAL_RCCEx_PeriphCLKConfig+0x354>
 8002510:	2302      	movs	r3, #2
 8002512:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002514:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002516:	fa93 f3a3 	rbit	r3, r3
 800251a:	627b      	str	r3, [r7, #36]	; 0x24
 800251c:	2302      	movs	r3, #2
 800251e:	623b      	str	r3, [r7, #32]
 8002520:	6a3b      	ldr	r3, [r7, #32]
 8002522:	fa93 f3a3 	rbit	r3, r3
 8002526:	61fb      	str	r3, [r7, #28]
  return result;
 8002528:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800252a:	fab3 f383 	clz	r3, r3
 800252e:	b2db      	uxtb	r3, r3
 8002530:	095b      	lsrs	r3, r3, #5
 8002532:	b2db      	uxtb	r3, r3
 8002534:	f043 0302 	orr.w	r3, r3, #2
 8002538:	b2db      	uxtb	r3, r3
 800253a:	2b02      	cmp	r3, #2
 800253c:	d108      	bne.n	8002550 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800253e:	4b01      	ldr	r3, [pc, #4]	; (8002544 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002540:	6a1b      	ldr	r3, [r3, #32]
 8002542:	e00d      	b.n	8002560 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8002544:	40021000 	.word	0x40021000
 8002548:	40007000 	.word	0x40007000
 800254c:	10908100 	.word	0x10908100
 8002550:	2302      	movs	r3, #2
 8002552:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002554:	69bb      	ldr	r3, [r7, #24]
 8002556:	fa93 f3a3 	rbit	r3, r3
 800255a:	617b      	str	r3, [r7, #20]
 800255c:	4b78      	ldr	r3, [pc, #480]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800255e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002560:	2202      	movs	r2, #2
 8002562:	613a      	str	r2, [r7, #16]
 8002564:	693a      	ldr	r2, [r7, #16]
 8002566:	fa92 f2a2 	rbit	r2, r2
 800256a:	60fa      	str	r2, [r7, #12]
  return result;
 800256c:	68fa      	ldr	r2, [r7, #12]
 800256e:	fab2 f282 	clz	r2, r2
 8002572:	b2d2      	uxtb	r2, r2
 8002574:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002578:	b2d2      	uxtb	r2, r2
 800257a:	f002 021f 	and.w	r2, r2, #31
 800257e:	2101      	movs	r1, #1
 8002580:	fa01 f202 	lsl.w	r2, r1, r2
 8002584:	4013      	ands	r3, r2
 8002586:	2b00      	cmp	r3, #0
 8002588:	d0b7      	beq.n	80024fa <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800258a:	4b6d      	ldr	r3, [pc, #436]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800258c:	6a1b      	ldr	r3, [r3, #32]
 800258e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	496a      	ldr	r1, [pc, #424]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002598:	4313      	orrs	r3, r2
 800259a:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800259c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80025a0:	2b01      	cmp	r3, #1
 80025a2:	d105      	bne.n	80025b0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025a4:	4b66      	ldr	r3, [pc, #408]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80025a6:	69db      	ldr	r3, [r3, #28]
 80025a8:	4a65      	ldr	r2, [pc, #404]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80025aa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80025ae:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f003 0301 	and.w	r3, r3, #1
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d008      	beq.n	80025ce <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80025bc:	4b60      	ldr	r3, [pc, #384]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80025be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025c0:	f023 0203 	bic.w	r2, r3, #3
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	689b      	ldr	r3, [r3, #8]
 80025c8:	495d      	ldr	r1, [pc, #372]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80025ca:	4313      	orrs	r3, r2
 80025cc:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f003 0302 	and.w	r3, r3, #2
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d008      	beq.n	80025ec <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80025da:	4b59      	ldr	r3, [pc, #356]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80025dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025de:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	68db      	ldr	r3, [r3, #12]
 80025e6:	4956      	ldr	r1, [pc, #344]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80025e8:	4313      	orrs	r3, r2
 80025ea:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f003 0304 	and.w	r3, r3, #4
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d008      	beq.n	800260a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80025f8:	4b51      	ldr	r3, [pc, #324]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80025fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025fc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	691b      	ldr	r3, [r3, #16]
 8002604:	494e      	ldr	r1, [pc, #312]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002606:	4313      	orrs	r3, r2
 8002608:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f003 0320 	and.w	r3, r3, #32
 8002612:	2b00      	cmp	r3, #0
 8002614:	d008      	beq.n	8002628 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002616:	4b4a      	ldr	r3, [pc, #296]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800261a:	f023 0210 	bic.w	r2, r3, #16
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	69db      	ldr	r3, [r3, #28]
 8002622:	4947      	ldr	r1, [pc, #284]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002624:	4313      	orrs	r3, r2
 8002626:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002630:	2b00      	cmp	r3, #0
 8002632:	d008      	beq.n	8002646 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8002634:	4b42      	ldr	r3, [pc, #264]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002640:	493f      	ldr	r1, [pc, #252]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002642:	4313      	orrs	r3, r2
 8002644:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800264e:	2b00      	cmp	r3, #0
 8002650:	d008      	beq.n	8002664 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002652:	4b3b      	ldr	r3, [pc, #236]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002656:	f023 0220 	bic.w	r2, r3, #32
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	6a1b      	ldr	r3, [r3, #32]
 800265e:	4938      	ldr	r1, [pc, #224]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002660:	4313      	orrs	r3, r2
 8002662:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f003 0308 	and.w	r3, r3, #8
 800266c:	2b00      	cmp	r3, #0
 800266e:	d008      	beq.n	8002682 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002670:	4b33      	ldr	r3, [pc, #204]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002672:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002674:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	695b      	ldr	r3, [r3, #20]
 800267c:	4930      	ldr	r1, [pc, #192]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800267e:	4313      	orrs	r3, r2
 8002680:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f003 0310 	and.w	r3, r3, #16
 800268a:	2b00      	cmp	r3, #0
 800268c:	d008      	beq.n	80026a0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800268e:	4b2c      	ldr	r3, [pc, #176]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002692:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	699b      	ldr	r3, [r3, #24]
 800269a:	4929      	ldr	r1, [pc, #164]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800269c:	4313      	orrs	r3, r2
 800269e:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d008      	beq.n	80026be <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80026ac:	4b24      	ldr	r3, [pc, #144]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80026ae:	685b      	ldr	r3, [r3, #4]
 80026b0:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026b8:	4921      	ldr	r1, [pc, #132]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80026ba:	4313      	orrs	r3, r2
 80026bc:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d008      	beq.n	80026dc <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80026ca:	4b1d      	ldr	r3, [pc, #116]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80026cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026ce:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026d6:	491a      	ldr	r1, [pc, #104]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80026d8:	4313      	orrs	r3, r2
 80026da:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d008      	beq.n	80026fa <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80026e8:	4b15      	ldr	r3, [pc, #84]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80026ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026ec:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026f4:	4912      	ldr	r1, [pc, #72]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80026f6:	4313      	orrs	r3, r2
 80026f8:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002702:	2b00      	cmp	r3, #0
 8002704:	d008      	beq.n	8002718 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002706:	4b0e      	ldr	r3, [pc, #56]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800270a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002712:	490b      	ldr	r1, [pc, #44]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002714:	4313      	orrs	r3, r2
 8002716:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002720:	2b00      	cmp	r3, #0
 8002722:	d008      	beq.n	8002736 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8002724:	4b06      	ldr	r3, [pc, #24]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002726:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002728:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002730:	4903      	ldr	r1, [pc, #12]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002732:	4313      	orrs	r3, r2
 8002734:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002736:	2300      	movs	r3, #0
}
 8002738:	4618      	mov	r0, r3
 800273a:	3748      	adds	r7, #72	; 0x48
 800273c:	46bd      	mov	sp, r7
 800273e:	bd80      	pop	{r7, pc}
 8002740:	40021000 	.word	0x40021000

08002744 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b084      	sub	sp, #16
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2b00      	cmp	r3, #0
 8002750:	d101      	bne.n	8002756 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002752:	2301      	movs	r3, #1
 8002754:	e09d      	b.n	8002892 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800275a:	2b00      	cmp	r3, #0
 800275c:	d108      	bne.n	8002770 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	685b      	ldr	r3, [r3, #4]
 8002762:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002766:	d009      	beq.n	800277c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2200      	movs	r2, #0
 800276c:	61da      	str	r2, [r3, #28]
 800276e:	e005      	b.n	800277c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	2200      	movs	r2, #0
 8002774:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	2200      	movs	r2, #0
 800277a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2200      	movs	r2, #0
 8002780:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002788:	b2db      	uxtb	r3, r3
 800278a:	2b00      	cmp	r3, #0
 800278c:	d106      	bne.n	800279c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	2200      	movs	r2, #0
 8002792:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002796:	6878      	ldr	r0, [r7, #4]
 8002798:	f7fd ff1c 	bl	80005d4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2202      	movs	r2, #2
 80027a0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	681a      	ldr	r2, [r3, #0]
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80027b2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	68db      	ldr	r3, [r3, #12]
 80027b8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80027bc:	d902      	bls.n	80027c4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80027be:	2300      	movs	r3, #0
 80027c0:	60fb      	str	r3, [r7, #12]
 80027c2:	e002      	b.n	80027ca <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80027c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80027c8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	68db      	ldr	r3, [r3, #12]
 80027ce:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80027d2:	d007      	beq.n	80027e4 <HAL_SPI_Init+0xa0>
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	68db      	ldr	r3, [r3, #12]
 80027d8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80027dc:	d002      	beq.n	80027e4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	2200      	movs	r2, #0
 80027e2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	685b      	ldr	r3, [r3, #4]
 80027e8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	689b      	ldr	r3, [r3, #8]
 80027f0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80027f4:	431a      	orrs	r2, r3
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	691b      	ldr	r3, [r3, #16]
 80027fa:	f003 0302 	and.w	r3, r3, #2
 80027fe:	431a      	orrs	r2, r3
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	695b      	ldr	r3, [r3, #20]
 8002804:	f003 0301 	and.w	r3, r3, #1
 8002808:	431a      	orrs	r2, r3
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	699b      	ldr	r3, [r3, #24]
 800280e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002812:	431a      	orrs	r2, r3
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	69db      	ldr	r3, [r3, #28]
 8002818:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800281c:	431a      	orrs	r2, r3
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6a1b      	ldr	r3, [r3, #32]
 8002822:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002826:	ea42 0103 	orr.w	r1, r2, r3
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800282e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	430a      	orrs	r2, r1
 8002838:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	699b      	ldr	r3, [r3, #24]
 800283e:	0c1b      	lsrs	r3, r3, #16
 8002840:	f003 0204 	and.w	r2, r3, #4
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002848:	f003 0310 	and.w	r3, r3, #16
 800284c:	431a      	orrs	r2, r3
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002852:	f003 0308 	and.w	r3, r3, #8
 8002856:	431a      	orrs	r2, r3
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	68db      	ldr	r3, [r3, #12]
 800285c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8002860:	ea42 0103 	orr.w	r1, r2, r3
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	430a      	orrs	r2, r1
 8002870:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	69da      	ldr	r2, [r3, #28]
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002880:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	2200      	movs	r2, #0
 8002886:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2201      	movs	r2, #1
 800288c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8002890:	2300      	movs	r3, #0
}
 8002892:	4618      	mov	r0, r3
 8002894:	3710      	adds	r7, #16
 8002896:	46bd      	mov	sp, r7
 8002898:	bd80      	pop	{r7, pc}

0800289a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800289a:	b480      	push	{r7}
 800289c:	b085      	sub	sp, #20
 800289e:	af00      	add	r7, sp, #0
 80028a0:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80028a2:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 80028a6:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80028ae:	b29a      	uxth	r2, r3
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	b29b      	uxth	r3, r3
 80028b4:	43db      	mvns	r3, r3
 80028b6:	b29b      	uxth	r3, r3
 80028b8:	4013      	ands	r3, r2
 80028ba:	b29a      	uxth	r2, r3
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80028c2:	2300      	movs	r3, #0
}
 80028c4:	4618      	mov	r0, r3
 80028c6:	3714      	adds	r7, #20
 80028c8:	46bd      	mov	sp, r7
 80028ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ce:	4770      	bx	lr

080028d0 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80028d0:	b084      	sub	sp, #16
 80028d2:	b480      	push	{r7}
 80028d4:	b083      	sub	sp, #12
 80028d6:	af00      	add	r7, sp, #0
 80028d8:	6078      	str	r0, [r7, #4]
 80028da:	f107 0014 	add.w	r0, r7, #20
 80028de:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	2201      	movs	r2, #1
 80028e6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2200      	movs	r2, #0
 80028ee:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2200      	movs	r2, #0
 80028f6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2200      	movs	r2, #0
 80028fe:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8002902:	2300      	movs	r3, #0
}
 8002904:	4618      	mov	r0, r3
 8002906:	370c      	adds	r7, #12
 8002908:	46bd      	mov	sp, r7
 800290a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290e:	b004      	add	sp, #16
 8002910:	4770      	bx	lr
	...

08002914 <__libc_init_array>:
 8002914:	b570      	push	{r4, r5, r6, lr}
 8002916:	4e0d      	ldr	r6, [pc, #52]	; (800294c <__libc_init_array+0x38>)
 8002918:	4c0d      	ldr	r4, [pc, #52]	; (8002950 <__libc_init_array+0x3c>)
 800291a:	1ba4      	subs	r4, r4, r6
 800291c:	10a4      	asrs	r4, r4, #2
 800291e:	2500      	movs	r5, #0
 8002920:	42a5      	cmp	r5, r4
 8002922:	d109      	bne.n	8002938 <__libc_init_array+0x24>
 8002924:	4e0b      	ldr	r6, [pc, #44]	; (8002954 <__libc_init_array+0x40>)
 8002926:	4c0c      	ldr	r4, [pc, #48]	; (8002958 <__libc_init_array+0x44>)
 8002928:	f000 f820 	bl	800296c <_init>
 800292c:	1ba4      	subs	r4, r4, r6
 800292e:	10a4      	asrs	r4, r4, #2
 8002930:	2500      	movs	r5, #0
 8002932:	42a5      	cmp	r5, r4
 8002934:	d105      	bne.n	8002942 <__libc_init_array+0x2e>
 8002936:	bd70      	pop	{r4, r5, r6, pc}
 8002938:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800293c:	4798      	blx	r3
 800293e:	3501      	adds	r5, #1
 8002940:	e7ee      	b.n	8002920 <__libc_init_array+0xc>
 8002942:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002946:	4798      	blx	r3
 8002948:	3501      	adds	r5, #1
 800294a:	e7f2      	b.n	8002932 <__libc_init_array+0x1e>
 800294c:	080029b4 	.word	0x080029b4
 8002950:	080029b4 	.word	0x080029b4
 8002954:	080029b4 	.word	0x080029b4
 8002958:	080029b8 	.word	0x080029b8

0800295c <memset>:
 800295c:	4402      	add	r2, r0
 800295e:	4603      	mov	r3, r0
 8002960:	4293      	cmp	r3, r2
 8002962:	d100      	bne.n	8002966 <memset+0xa>
 8002964:	4770      	bx	lr
 8002966:	f803 1b01 	strb.w	r1, [r3], #1
 800296a:	e7f9      	b.n	8002960 <memset+0x4>

0800296c <_init>:
 800296c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800296e:	bf00      	nop
 8002970:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002972:	bc08      	pop	{r3}
 8002974:	469e      	mov	lr, r3
 8002976:	4770      	bx	lr

08002978 <_fini>:
 8002978:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800297a:	bf00      	nop
 800297c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800297e:	bc08      	pop	{r3}
 8002980:	469e      	mov	lr, r3
 8002982:	4770      	bx	lr
