;redcode
;assert 1
	SPL 0, <336
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	ADD 12, @10
	SUB -7, <-20
	ADD -17, <-20
	SUB @127, @106
	JMZ 271, 64
	SUB -207, <-120
	CMP @127, @106
	SUB 121, 0
	SLT 271, 64
	CMP 210, 310
	CMP @127, @106
	CMP #-0, @0
	DJN <-127, 100
	SUB 12, @10
	DJN -1, @-20
	CMP #12, @900
	DJN 1, <2
	SLT 220, <212
	CMP #12, @0
	SUB 1, <-1
	SUB 1, <-1
	SUB -7, <-20
	SUB #12, @900
	SUB @-127, 100
	CMP 1, <-1
	MOV <-30, 9
	SUB @-127, 100
	CMP -12, @10
	SUB @127, @106
	CMP -12, @10
	SUB 0, -0
	SUB @-127, 100
	MOV -1, <-20
	CMP -207, <-120
	SUB 210, 310
	MOV -1, <-20
	MOV -1, <-20
	SPL 0, <336
	DJN 210, 310
	SUB 0, -0
	MOV -1, <-20
	SUB <1, <-1
	SUB @-127, 100
	CMP #12, @900
	ADD 271, 60
