vhdtdtfi -lib work /home/ise/cpu1/ADD4.v -lang verilog -prj cpu1 -o ADD.spl -module ADD -template /opt/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family aspartan6 ADD.spl /home/ise/cpu1/ADD.sym 
