{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1614848512011 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614848512012 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar  4 12:01:51 2021 " "Processing started: Thu Mar  4 12:01:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614848512012 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1614848512012 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off pll_test -c pll_test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off pll_test -c pll_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1614848512013 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pll_test_8_1200mv_85c_slow.vo /home/nvv/fpga_prg/c4/Project03_Test_PLL/simulation/modelsim/ simulation " "Generated file pll_test_8_1200mv_85c_slow.vo in folder \"/home/nvv/fpga_prg/c4/Project03_Test_PLL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1614848513224 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pll_test_8_1200mv_0c_slow.vo /home/nvv/fpga_prg/c4/Project03_Test_PLL/simulation/modelsim/ simulation " "Generated file pll_test_8_1200mv_0c_slow.vo in folder \"/home/nvv/fpga_prg/c4/Project03_Test_PLL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1614848513321 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pll_test_min_1200mv_0c_fast.vo /home/nvv/fpga_prg/c4/Project03_Test_PLL/simulation/modelsim/ simulation " "Generated file pll_test_min_1200mv_0c_fast.vo in folder \"/home/nvv/fpga_prg/c4/Project03_Test_PLL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1614848513419 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pll_test.vo /home/nvv/fpga_prg/c4/Project03_Test_PLL/simulation/modelsim/ simulation " "Generated file pll_test.vo in folder \"/home/nvv/fpga_prg/c4/Project03_Test_PLL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1614848513518 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pll_test_8_1200mv_85c_v_slow.sdo /home/nvv/fpga_prg/c4/Project03_Test_PLL/simulation/modelsim/ simulation " "Generated file pll_test_8_1200mv_85c_v_slow.sdo in folder \"/home/nvv/fpga_prg/c4/Project03_Test_PLL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1614848513616 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pll_test_8_1200mv_0c_v_slow.sdo /home/nvv/fpga_prg/c4/Project03_Test_PLL/simulation/modelsim/ simulation " "Generated file pll_test_8_1200mv_0c_v_slow.sdo in folder \"/home/nvv/fpga_prg/c4/Project03_Test_PLL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1614848513709 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pll_test_min_1200mv_0c_v_fast.sdo /home/nvv/fpga_prg/c4/Project03_Test_PLL/simulation/modelsim/ simulation " "Generated file pll_test_min_1200mv_0c_v_fast.sdo in folder \"/home/nvv/fpga_prg/c4/Project03_Test_PLL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1614848513802 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pll_test_v.sdo /home/nvv/fpga_prg/c4/Project03_Test_PLL/simulation/modelsim/ simulation " "Generated file pll_test_v.sdo in folder \"/home/nvv/fpga_prg/c4/Project03_Test_PLL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1614848513896 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "817 " "Peak virtual memory: 817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614848513992 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar  4 12:01:53 2021 " "Processing ended: Thu Mar  4 12:01:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614848513992 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614848513992 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614848513992 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1614848513992 ""}
