
---------- Begin Simulation Statistics ----------
final_tick                                24356375000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 511361                       # Simulator instruction rate (inst/s)
host_mem_usage                                 800332                       # Number of bytes of host memory used
host_op_rate                                  1015296                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.87                       # Real time elapsed on the host
host_tick_rate                             4151530770                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3000000                       # Number of instructions simulated
sim_ops                                       5956558                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.024356                       # Number of seconds simulated
sim_ticks                                 24356375000                       # Number of ticks simulated
system.cpu.Branches                            650439                       # Number of branches fetched
system.cpu.committedInsts                     3000000                       # Number of instructions committed
system.cpu.committedOps                       5956558                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                      702536                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           813                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      500448                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           492                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     3917603                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           290                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                         24356375                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                   24356375                       # Number of busy cycles
system.cpu.num_cc_register_reads              3567681                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             1867905                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       469880                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 216526                       # Number of float alu accesses
system.cpu.num_fp_insts                        216526                       # number of float instructions
system.cpu.num_fp_register_reads               325454                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              135655                       # number of times the floating registers were written
system.cpu.num_func_calls                      120023                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses               5803275                       # Number of integer alu accesses
system.cpu.num_int_insts                      5803275                       # number of integer instructions
system.cpu.num_int_register_reads            11405766                       # number of times the integer registers were read
system.cpu.num_int_register_writes            4700350                       # number of times the integer registers were written
system.cpu.num_load_insts                      701341                       # Number of load instructions
system.cpu.num_mem_refs                       1201754                       # number of memory refs
system.cpu.num_store_insts                     500413                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 41173      0.69%      0.69% # Class of executed instruction
system.cpu.op_class::IntAlu                   4553407     76.44%     77.13% # Class of executed instruction
system.cpu.op_class::IntMult                    15990      0.27%     77.40% # Class of executed instruction
system.cpu.op_class::IntDiv                     16979      0.29%     77.69% # Class of executed instruction
system.cpu.op_class::FloatAdd                    2482      0.04%     77.73% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     77.73% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     77.73% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     77.73% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     77.73% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     77.73% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     77.73% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     77.73% # Class of executed instruction
system.cpu.op_class::SimdAdd                     5110      0.09%     77.81% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     77.81% # Class of executed instruction
system.cpu.op_class::SimdAlu                    56400      0.95%     78.76% # Class of executed instruction
system.cpu.op_class::SimdCmp                       74      0.00%     78.76% # Class of executed instruction
system.cpu.op_class::SimdCvt                    25728      0.43%     79.19% # Class of executed instruction
system.cpu.op_class::SimdMisc                   36867      0.62%     79.81% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     79.81% # Class of executed instruction
system.cpu.op_class::SimdShift                    774      0.01%     79.82% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     79.82% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     79.82% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     79.82% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   4      0.00%     79.82% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     79.82% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   2      0.00%     79.82% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  21      0.00%     79.83% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   1      0.00%     79.83% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     79.83% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                 12      0.00%     79.83% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     79.83% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     79.83% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     79.83% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     79.83% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     79.83% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     79.83% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     79.83% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     79.83% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     79.83% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     79.83% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     79.83% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     79.83% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     79.83% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     79.83% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     79.83% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     79.83% # Class of executed instruction
system.cpu.op_class::MemRead                   676188     11.35%     91.18% # Class of executed instruction
system.cpu.op_class::MemWrite                  439669      7.38%     98.56% # Class of executed instruction
system.cpu.op_class::FloatMemRead               25153      0.42%     98.98% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              60744      1.02%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    5956778                       # Class of executed instruction
system.cpu.workload.numSyscalls                    34                       # Number of system calls
system.l2bar.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_single_requests        50813                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.hit_single_snoops        35716                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.tot_requests         102148                       # Total number of requests made to the snoop filter.
system.l2bar.snoop_filter.tot_snoops            35716                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9308                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         26098                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               6690                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4433                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4875                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10100                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10100                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6690                       # Transaction distribution
system.membus.pkt_count_system.DynamicCache.mem_side::system.mem_delay-slave        42888                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.DynamicCache.mem_side::total        42888                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  42888                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::system.mem_delay-slave      1358272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::total      1358272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1358272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             16790                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   16790    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               16790                       # Request fanout histogram
system.membus.reqLayer0.occupancy            43830000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy           90481500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  24356375000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst          3897085                       # number of demand (read+write) hits
system.icache.demand_hits::total              3897085                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst         3897085                       # number of overall hits
system.icache.overall_hits::total             3897085                       # number of overall hits
system.icache.demand_misses::.cpu.inst          20518                       # number of demand (read+write) misses
system.icache.demand_misses::total              20518                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         20518                       # number of overall misses
system.icache.overall_misses::total             20518                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst   4393231000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total   4393231000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst   4393231000                       # number of overall miss cycles
system.icache.overall_miss_latency::total   4393231000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst      3917603                       # number of demand (read+write) accesses
system.icache.demand_accesses::total          3917603                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst      3917603                       # number of overall (read+write) accesses
system.icache.overall_accesses::total         3917603                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.005237                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.005237                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.005237                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.005237                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 214115.946973                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 214115.946973                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 214115.946973                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 214115.946973                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        20518                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         20518                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        20518                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        20518                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst   4352195000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total   4352195000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst   4352195000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total   4352195000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.005237                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.005237                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.005237                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.005237                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 212115.946973                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 212115.946973                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 212115.946973                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 212115.946973                       # average overall mshr miss latency
system.icache.replacements                      20006                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst         3897085                       # number of ReadReq hits
system.icache.ReadReq_hits::total             3897085                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         20518                       # number of ReadReq misses
system.icache.ReadReq_misses::total             20518                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst   4393231000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total   4393231000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst      3917603                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total         3917603                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.005237                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.005237                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 214115.946973                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 214115.946973                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        20518                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        20518                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst   4352195000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total   4352195000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005237                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.005237                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 212115.946973                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 212115.946973                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED  24356375000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               466.934809                       # Cycle average of tags in use
system.icache.tags.total_refs                 3917603                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 20518                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                190.934935                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                729000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   466.934809                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.911982                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.911982                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3          439                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses               3938121                       # Number of tag accesses
system.icache.tags.data_accesses              3938121                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24356375000                       # Cumulative time (in ticks) in various power states
system.mem_delay.power_state.pwrStateResidencyTicks::UNDEFINED  24356375000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          289216                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          785344                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             1074560                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       289216                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         289216                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks       283712                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total           283712                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             4519                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            12271                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                16790                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          4433                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                4433                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           11874345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           32243879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               44118224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      11874345                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          11874345                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        11648367                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              11648367                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        11648367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          11874345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          32243879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              55766591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples      4433.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      4519.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     12267.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.005875024500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds           245                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds           245                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                44236                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                4165                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        16790                       # Number of read requests accepted
system.mem_ctrl.writeReqs                        4433                       # Number of write requests accepted
system.mem_ctrl.readBursts                      16790                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                      4433                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       4                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               1885                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                730                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                789                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               1130                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1113                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                996                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                899                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                892                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                883                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                958                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              1030                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               930                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               864                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              1093                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              1461                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              1133                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                345                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                124                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                122                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                281                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                354                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                258                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                310                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                259                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                171                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                258                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10               237                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11               138                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12               210                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13               394                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14               500                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15               447                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       21.49                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     251235500                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    83930000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                565973000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      14966.97                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 33716.97                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                      8158                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                     3101                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  48.60                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 69.95                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  16790                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                  4433                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    16756                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                       29                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                     244                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                     245                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                     246                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                     246                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                     246                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                     246                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                     246                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                     246                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                     246                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                     246                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                     245                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                     245                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                     245                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                     245                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                     246                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                     245                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                     245                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                     245                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         9935                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     136.529039                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    101.601888                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    141.055997                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          6134     61.74%     61.74% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         2264     22.79%     84.53% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          870      8.76%     93.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          201      2.02%     95.31% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          142      1.43%     96.74% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767          253      2.55%     99.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           35      0.35%     99.64% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           17      0.17%     99.81% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           19      0.19%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          9935                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples          245                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       68.461224                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      43.672851                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     211.808672                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-127            230     93.88%     93.88% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::128-255            9      3.67%     97.55% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            3      1.22%     98.78% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::384-511            1      0.41%     99.18% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::768-895            1      0.41%     99.59% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3072-3199            1      0.41%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total            245                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples          245                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.991837                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.990640                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.202279                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 2      0.82%      0.82% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18               241     98.37%     99.18% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                 2      0.82%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total            245                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                 1074304                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                      256                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                   282112                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  1074560                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                283712                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         44.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                         11.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      44.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      11.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.44                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.34                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.09                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    24355503000                       # Total gap between requests
system.mem_ctrl.avgGap                     1147599.44                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       289216                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       785088                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks       282112                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 11874345.012342764065                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 32233368.060723323375                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 11582675.993451407179                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         4519                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        12271                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks         4433                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst    152779500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    413193500                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 507409735250                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     33808.25                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     33672.36                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 114461929.90                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     53.06                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              33636540                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy              17878245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             59633280                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy            12293100                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      1922593920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        6114990210                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy        4203382560                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         12364407855                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         507.645651                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  10869964500                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF    813280000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT  12673130500                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              37299360                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy              19825080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             60218760                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy            10716660                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      1922593920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        6140779290                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        4181665440                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         12373098510                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         508.002464                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  10810654000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF    813280000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT  12732441000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  24356375000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            6933                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           13933                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               20866                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           6933                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          13933                       # number of overall hits
system.l2cache.overall_hits::total              20866                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst         13585                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         16884                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             30469                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst        13585                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        16884                       # number of overall misses
system.l2cache.overall_misses::total            30469                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst   4144713000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data   9456454000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  13601167000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst   4144713000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data   9456454000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  13601167000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        20518                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        30817                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           51335                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        20518                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        30817                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          51335                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.662102                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.547879                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.593533                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.662102                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.547879                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.593533                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 305094.810453                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 560083.747927                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 446393.613181                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 305094.810453                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 560083.747927                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 446393.613181                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks          12764                       # number of writebacks
system.l2cache.writebacks::total                12764                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst        13585                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        16884                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        30469                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst        13585                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        16884                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        30469                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst   3873013000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data   9118774000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  12991787000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst   3873013000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data   9118774000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  12991787000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.662102                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.547879                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.593533                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.662102                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.547879                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.593533                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 285094.810453                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 540083.747927                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 426393.613181                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 285094.810453                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 540083.747927                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 426393.613181                       # average overall mshr miss latency
system.l2cache.replacements                     40955                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        24348                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        24348                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        24348                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        24348                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks        15841                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total        15841                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data          237                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total             237                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_misses::.cpu.data          265                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total           265                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_miss_latency::.cpu.data      8435000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total      8435000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_accesses::.cpu.data          502                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total          502                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_miss_rate::.cpu.data     0.527888                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.527888                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_miss_latency::.cpu.data 31830.188679                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 31830.188679                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_mshr_misses::.cpu.data          265                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total          265                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu.data     21441000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total     21441000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu.data     0.527888                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.527888                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu.data 80909.433962                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 80909.433962                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data         2311                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             2311                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data        10260                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          10260                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data   7361284000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   7361284000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data        12571                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        12571                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.816164                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.816164                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 717474.074074                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 717474.074074                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data        10260                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        10260                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data   7156084000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   7156084000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.816164                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.816164                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 697474.074074                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 697474.074074                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         6933                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        11622                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        18555                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst        13585                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6624                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        20209                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst   4144713000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data   2095170000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   6239883000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        20518                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        18246                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        38764                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.662102                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.363038                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.521334                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 305094.810453                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 316299.818841                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 308767.529319                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst        13585                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6624                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        20209                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst   3873013000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data   1962690000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   5835703000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.662102                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.363038                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.521334                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 285094.810453                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 296299.818841                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 288767.529319                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  24356375000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              996.747380                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  86113                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                41979                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.051335                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               708000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks   284.628424                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   164.815275                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   547.303681                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.277957                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.160952                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.534476                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.973386                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          528                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          396                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               144126                       # Number of tag accesses
system.l2cache.tags.data_accesses              144126                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24356375000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l3Dram.demand_hits::.cpu.inst             8932                       # number of demand (read+write) hits
system.l3Dram.demand_hits::.cpu.data             4014                       # number of demand (read+write) hits
system.l3Dram.demand_hits::total                12946                       # number of demand (read+write) hits
system.l3Dram.overall_hits::.cpu.inst            8932                       # number of overall hits
system.l3Dram.overall_hits::.cpu.data            4014                       # number of overall hits
system.l3Dram.overall_hits::total               12946                       # number of overall hits
system.l3Dram.demand_misses::.cpu.inst           4653                       # number of demand (read+write) misses
system.l3Dram.demand_misses::.cpu.data          12869                       # number of demand (read+write) misses
system.l3Dram.demand_misses::total              17522                       # number of demand (read+write) misses
system.l3Dram.overall_misses::.cpu.inst          4653                       # number of overall misses
system.l3Dram.overall_misses::.cpu.data         12869                       # number of overall misses
system.l3Dram.overall_misses::total             17522                       # number of overall misses
system.l3Dram.demand_miss_latency::.cpu.inst   3132196000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::.cpu.data   8557718000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::total  11689914000                       # number of demand (read+write) miss cycles
system.l3Dram.overall_miss_latency::.cpu.inst   3132196000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::.cpu.data   8557718000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::total  11689914000                       # number of overall miss cycles
system.l3Dram.demand_accesses::.cpu.inst        13585                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::.cpu.data        16883                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::total            30468                       # number of demand (read+write) accesses
system.l3Dram.overall_accesses::.cpu.inst        13585                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::.cpu.data        16883                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::total           30468                       # number of overall (read+write) accesses
system.l3Dram.demand_miss_rate::.cpu.inst     0.342510                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::.cpu.data     0.762246                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::total        0.575095                       # miss rate for demand accesses
system.l3Dram.overall_miss_rate::.cpu.inst     0.342510                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::.cpu.data     0.762246                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::total       0.575095                       # miss rate for overall accesses
system.l3Dram.demand_avg_miss_latency::.cpu.inst 673156.243284                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::.cpu.data 664987.023079                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::total 667156.374843                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.inst 673156.243284                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.data 664987.023079                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::total 667156.374843                       # average overall miss latency
system.l3Dram.blocked_cycles::no_mshrs             12                       # number of cycles access was blocked
system.l3Dram.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3Dram.blocked::no_mshrs                     1                       # number of cycles access was blocked
system.l3Dram.blocked::no_targets                   0                       # number of cycles access was blocked
system.l3Dram.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.l3Dram.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3Dram.writebacks::.writebacks            7830                       # number of writebacks
system.l3Dram.writebacks::total                  7830                       # number of writebacks
system.l3Dram.demand_mshr_misses::.cpu.inst         4653                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::.cpu.data        12869                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::total         17522                       # number of demand (read+write) MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.inst         4653                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.data        12869                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::total        17522                       # number of overall MSHR misses
system.l3Dram.demand_mshr_miss_latency::.cpu.inst   2894893000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::.cpu.data   7901399000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::total  10796292000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.inst   2894893000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.data   7901399000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::total  10796292000                       # number of overall MSHR miss cycles
system.l3Dram.demand_mshr_miss_rate::.cpu.inst     0.342510                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::.cpu.data     0.762246                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::total     0.575095                       # mshr miss rate for demand accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.inst     0.342510                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.data     0.762246                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::total     0.575095                       # mshr miss rate for overall accesses
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.inst 622156.243284                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.data 613987.023079                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::total 616156.374843                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.inst 622156.243284                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.data 613987.023079                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::total 616156.374843                       # average overall mshr miss latency
system.l3Dram.replacements                      16370                       # number of replacements
system.l3Dram.WritebackDirty_hits::.writebacks        12764                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_hits::total        12764                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_accesses::.writebacks        12764                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.WritebackDirty_accesses::total        12764                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.CleanEvict_mshr_misses::.writebacks         3375                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_misses::total         3375                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.UpgradeReq_hits::.cpu.data          252                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_hits::total              252                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_misses::.cpu.data           14                       # number of UpgradeReq misses
system.l3Dram.UpgradeReq_misses::total             14                       # number of UpgradeReq misses
system.l3Dram.UpgradeReq_accesses::.cpu.data          266                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_accesses::total          266                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_miss_rate::.cpu.data     0.052632                       # miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_miss_rate::total     0.052632                       # miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_mshr_misses::.cpu.data           14                       # number of UpgradeReq MSHR misses
system.l3Dram.UpgradeReq_mshr_misses::total           14                       # number of UpgradeReq MSHR misses
system.l3Dram.UpgradeReq_mshr_miss_latency::.cpu.data      2535000                       # number of UpgradeReq MSHR miss cycles
system.l3Dram.UpgradeReq_mshr_miss_latency::total      2535000                       # number of UpgradeReq MSHR miss cycles
system.l3Dram.UpgradeReq_mshr_miss_rate::.cpu.data     0.052632                       # mshr miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_mshr_miss_rate::total     0.052632                       # mshr miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_avg_mshr_miss_latency::.cpu.data 181071.428571                       # average UpgradeReq mshr miss latency
system.l3Dram.UpgradeReq_avg_mshr_miss_latency::total 181071.428571                       # average UpgradeReq mshr miss latency
system.l3Dram.ReadExReq_hits::.cpu.data           129                       # number of ReadExReq hits
system.l3Dram.ReadExReq_hits::total               129                       # number of ReadExReq hits
system.l3Dram.ReadExReq_misses::.cpu.data        10130                       # number of ReadExReq misses
system.l3Dram.ReadExReq_misses::total           10130                       # number of ReadExReq misses
system.l3Dram.ReadExReq_miss_latency::.cpu.data   6933681000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_miss_latency::total   6933681000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_accesses::.cpu.data        10259                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_accesses::total         10259                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_miss_rate::.cpu.data     0.987426                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_miss_rate::total     0.987426                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_miss_latency::.cpu.data 684469.990128                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_avg_miss_latency::total 684469.990128                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_mshr_misses::.cpu.data        10130                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_misses::total        10130                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_miss_latency::.cpu.data   6417051000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_latency::total   6417051000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_rate::.cpu.data     0.987426                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_mshr_miss_rate::total     0.987426                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_mshr_miss_latency::.cpu.data 633469.990128                       # average ReadExReq mshr miss latency
system.l3Dram.ReadExReq_avg_mshr_miss_latency::total 633469.990128                       # average ReadExReq mshr miss latency
system.l3Dram.ReadSharedReq_hits::.cpu.inst         8932                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::.cpu.data         3885                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::total         12817                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_misses::.cpu.inst         4653                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::.cpu.data         2739                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::total         7392                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_miss_latency::.cpu.inst   3132196000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::.cpu.data   1624037000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::total   4756233000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_accesses::.cpu.inst        13585                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::.cpu.data         6624                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::total        20209                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_miss_rate::.cpu.inst     0.342510                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::.cpu.data     0.413496                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::total     0.365778                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.inst 673156.243284                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.data 592930.631617                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::total 643429.788961                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.inst         4653                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.data         2739                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::total         7392                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.inst   2894893000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.data   1484348000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::total   4379241000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.342510                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.data     0.413496                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::total     0.365778                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 622156.243284                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 541930.631617                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::total 592429.788961                       # average ReadSharedReq mshr miss latency
system.l3Dram.power_state.pwrStateResidencyTicks::UNDEFINED  24356375000                       # Cumulative time (in ticks) in various power states
system.l3Dram.tags.tagsinuse              3387.569201                       # Cycle average of tags in use
system.l3Dram.tags.total_refs                   57994                       # Total number of references to valid blocks.
system.l3Dram.tags.sampled_refs                 20451                       # Sample count of references to valid blocks.
system.l3Dram.tags.avg_refs                  2.835754                       # Average number of references to valid blocks.
system.l3Dram.tags.warmup_cycle                657000                       # Cycle when the warmup percentage was hit.
system.l3Dram.tags.occ_blocks::.writebacks   404.923966                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.inst   593.132464                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.data  2389.512771                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_percent::.writebacks     0.098858                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.inst     0.144808                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.data     0.583377                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::total        0.827043                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_task_id_blocks::1024         4081                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::1           69                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::2          604                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::3         3315                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::4           80                       # Occupied blocks per task id
system.l3Dram.tags.occ_task_id_percent::1024     0.996338                       # Percentage of cache occupancy per task id
system.l3Dram.tags.tag_accesses                 81842                       # Number of tag accesses
system.l3Dram.tags.data_accesses                81842                       # Number of data accesses
system.l3Dram.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24356375000                       # Cumulative time (in ticks) in various power states
system.dcache.demand_hits::.cpu.data          1170682                       # number of demand (read+write) hits
system.dcache.demand_hits::total              1170682                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         1171342                       # number of overall hits
system.dcache.overall_hits::total             1171342                       # number of overall hits
system.dcache.demand_misses::.cpu.data          30941                       # number of demand (read+write) misses
system.dcache.demand_misses::total              30941                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data         31422                       # number of overall misses
system.dcache.overall_misses::total             31422                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data   9840058000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total   9840058000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data   9840058000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total   9840058000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      1201623                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          1201623                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      1202764                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         1202764                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.025749                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.025749                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.026125                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.026125                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 318026.502052                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 318026.502052                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 313158.233085                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 313158.233085                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs            107                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     1                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          107                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           24348                       # number of writebacks
system.dcache.writebacks::total                 24348                       # number of writebacks
system.dcache.demand_mshr_hits::.cpu.data            6                       # number of demand (read+write) MSHR hits
system.dcache.demand_mshr_hits::total               6                       # number of demand (read+write) MSHR hits
system.dcache.overall_mshr_hits::.cpu.data            6                       # number of overall MSHR hits
system.dcache.overall_mshr_hits::total              6                       # number of overall MSHR hits
system.dcache.demand_mshr_misses::.cpu.data        30935                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total         30935                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data        31319                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total        31319                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data   9775266000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total   9775266000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data   9881673000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total   9881673000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.025744                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.025744                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.026039                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.026039                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 315993.728786                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 315993.728786                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 315516.874741                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 315516.874741                       # average overall mshr miss latency
system.dcache.replacements                      30305                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data          683497                       # number of ReadReq hits
system.dcache.ReadReq_hits::total              683497                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data         17867                       # number of ReadReq misses
system.dcache.ReadReq_misses::total             17867                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   2330075000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   2330075000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data       701364                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total          701364                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.025475                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.025475                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 130412.212459                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 130412.212459                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.dcache.ReadReq_mshr_hits::total              5                       # number of ReadReq MSHR hits
system.dcache.ReadReq_mshr_misses::.cpu.data        17862                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total        17862                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data   2291814000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total   2291814000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.025468                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.025468                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 128306.684582                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 128306.684582                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data         487185                       # number of WriteReq hits
system.dcache.WriteReq_hits::total             487185                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data        13074                       # number of WriteReq misses
system.dcache.WriteReq_misses::total            13074                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data   7509983000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total   7509983000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data       500259                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total         500259                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.026134                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.026134                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 574421.217684                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 574421.217684                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.dcache.WriteReq_mshr_hits::total             1                       # number of WriteReq MSHR hits
system.dcache.WriteReq_mshr_misses::.cpu.data        13073                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total        13073                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data   7483452000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total   7483452000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026132                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.026132                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 572435.707183                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 572435.707183                       # average WriteReq mshr miss latency
system.dcache.SoftPFReq_hits::.cpu.data           660                       # number of SoftPFReq hits
system.dcache.SoftPFReq_hits::total               660                       # number of SoftPFReq hits
system.dcache.SoftPFReq_misses::.cpu.data          481                       # number of SoftPFReq misses
system.dcache.SoftPFReq_misses::total             481                       # number of SoftPFReq misses
system.dcache.SoftPFReq_accesses::.cpu.data         1141                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_accesses::total          1141                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_miss_rate::.cpu.data     0.421560                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_miss_rate::total     0.421560                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_misses::.cpu.data          384                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_misses::total          384                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    106407000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_latency::total    106407000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.336547                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_miss_rate::total     0.336547                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 277101.562500                       # average SoftPFReq mshr miss latency
system.dcache.SoftPFReq_avg_mshr_miss_latency::total 277101.562500                       # average SoftPFReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  24356375000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               501.052080                       # Cycle average of tags in use
system.dcache.tags.total_refs                 1202661                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                 30817                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 39.025895                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle               1464000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   501.052080                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.978617                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.978617                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          371                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3           70                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               1233581                       # Number of tag accesses
system.dcache.tags.data_accesses              1233581                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24356375000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.demand_hits::.cpu.inst          134                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::.cpu.data          598                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::total            732                       # number of demand (read+write) hits
system.DynamicCache.overall_hits::.cpu.inst          134                       # number of overall hits
system.DynamicCache.overall_hits::.cpu.data          598                       # number of overall hits
system.DynamicCache.overall_hits::total           732                       # number of overall hits
system.DynamicCache.demand_misses::.cpu.inst         4519                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::.cpu.data        12271                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::total        16790                       # number of demand (read+write) misses
system.DynamicCache.overall_misses::.cpu.inst         4519                       # number of overall misses
system.DynamicCache.overall_misses::.cpu.data        12271                       # number of overall misses
system.DynamicCache.overall_misses::total        16790                       # number of overall misses
system.DynamicCache.demand_miss_latency::.cpu.inst   2640170000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::.cpu.data   7166809000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::total   9806979000                       # number of demand (read+write) miss cycles
system.DynamicCache.overall_miss_latency::.cpu.inst   2640170000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::.cpu.data   7166809000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::total   9806979000                       # number of overall miss cycles
system.DynamicCache.demand_accesses::.cpu.inst         4653                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::.cpu.data        12869                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::total        17522                       # number of demand (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.inst         4653                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.data        12869                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::total        17522                       # number of overall (read+write) accesses
system.DynamicCache.demand_miss_rate::.cpu.inst     0.971201                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::.cpu.data     0.953532                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::total     0.958224                       # miss rate for demand accesses
system.DynamicCache.overall_miss_rate::.cpu.inst     0.971201                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::.cpu.data     0.953532                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::total     0.958224                       # miss rate for overall accesses
system.DynamicCache.demand_avg_miss_latency::.cpu.inst 584237.663200                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::.cpu.data 584044.413658                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::total 584096.426444                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.inst 584237.663200                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.data 584044.413658                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::total 584096.426444                       # average overall miss latency
system.DynamicCache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.DynamicCache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_targets             0                       # number of cycles access was blocked
system.DynamicCache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.DynamicCache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.DynamicCache.writebacks::.writebacks         4433                       # number of writebacks
system.DynamicCache.writebacks::total            4433                       # number of writebacks
system.DynamicCache.demand_mshr_misses::.cpu.inst         4519                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::.cpu.data        12271                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::total        16790                       # number of demand (read+write) MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.inst         4519                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.data        12271                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::total        16790                       # number of overall MSHR misses
system.DynamicCache.demand_mshr_miss_latency::.cpu.inst   2052700000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::.cpu.data   5571579000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::total   7624279000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.inst   2052700000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.data   5571579000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::total   7624279000                       # number of overall MSHR miss cycles
system.DynamicCache.demand_mshr_miss_rate::.cpu.inst     0.971201                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::.cpu.data     0.953532                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::total     0.958224                       # mshr miss rate for demand accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.inst     0.971201                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.data     0.953532                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::total     0.958224                       # mshr miss rate for overall accesses
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.inst 454237.663200                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.data 454044.413658                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::total 454096.426444                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.inst 454237.663200                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.data 454044.413658                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::total 454096.426444                       # average overall mshr miss latency
system.DynamicCache.replacements                20423                       # number of replacements
system.DynamicCache.WritebackDirty_hits::.writebacks         7830                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_hits::total         7830                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_accesses::.writebacks         7830                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.WritebackDirty_accesses::total         7830                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.CleanEvict_mshr_misses::.writebacks         4493                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_misses::total         4493                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.UpgradeReq_hits::.cpu.data           14                       # number of UpgradeReq hits
system.DynamicCache.UpgradeReq_hits::total           14                       # number of UpgradeReq hits
system.DynamicCache.UpgradeReq_accesses::.cpu.data           14                       # number of UpgradeReq accesses(hits+misses)
system.DynamicCache.UpgradeReq_accesses::total           14                       # number of UpgradeReq accesses(hits+misses)
system.DynamicCache.ReadExReq_hits::.cpu.data           30                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_hits::total           30                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_misses::.cpu.data        10100                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_misses::total        10100                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_miss_latency::.cpu.data   5896382000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_miss_latency::total   5896382000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_accesses::.cpu.data        10130                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_accesses::total        10130                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_miss_rate::.cpu.data     0.997038                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_miss_rate::total     0.997038                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_miss_latency::.cpu.data 583800.198020                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_avg_miss_latency::total 583800.198020                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_mshr_misses::.cpu.data        10100                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_misses::total        10100                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_miss_latency::.cpu.data   4583382000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_latency::total   4583382000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_rate::.cpu.data     0.997038                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_mshr_miss_rate::total     0.997038                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::.cpu.data 453800.198020                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::total 453800.198020                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadSharedReq_hits::.cpu.inst          134                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::.cpu.data          568                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::total          702                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_misses::.cpu.inst         4519                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::.cpu.data         2171                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::total         6690                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.inst   2640170000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.data   1270427000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::total   3910597000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_accesses::.cpu.inst         4653                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::.cpu.data         2739                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::total         7392                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.inst     0.971201                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.data     0.792625                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::total     0.905032                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.inst 584237.663200                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.data 585180.561953                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::total 584543.647235                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.inst         4519                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.data         2171                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::total         6690                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.inst   2052700000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.data    988197000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::total   3040897000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.971201                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.792625                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::total     0.905032                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 454237.663200                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 455180.561953                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::total 454543.647235                       # average ReadSharedReq mshr miss latency
system.DynamicCache.power_state.pwrStateResidencyTicks::UNDEFINED  24356375000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.tags.tagsinuse        3387.590983                       # Cycle average of tags in use
system.DynamicCache.tags.total_refs             26290                       # Total number of references to valid blocks.
system.DynamicCache.tags.sampled_refs           24504                       # Sample count of references to valid blocks.
system.DynamicCache.tags.avg_refs            1.072886                       # Average number of references to valid blocks.
system.DynamicCache.tags.warmup_cycle          527000                       # Cycle when the warmup percentage was hit.
system.DynamicCache.tags.occ_blocks::.writebacks  1394.530660                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.inst   444.355379                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.data  1548.704944                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_percent::.writebacks     0.340462                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.inst     0.108485                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.data     0.378102                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::total     0.827049                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_task_id_blocks::1024         4081                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::1           66                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::2          590                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::3         3335                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::4           81                       # Occupied blocks per task id
system.DynamicCache.tags.occ_task_id_percent::1024     0.996338                       # Percentage of cache occupancy per task id
system.DynamicCache.tags.tag_accesses           55287                       # Number of tag accesses
system.DynamicCache.tags.data_accesses          55287                       # Number of data accesses
system.DynamicCache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  24356375000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp               38764                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         49375                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             71769                       # Transaction distribution
system.l2bar.trans_dist::UpgradeReq               502                       # Transaction distribution
system.l2bar.trans_dist::UpgradeResp              502                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq              12571                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp             12571                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq          38764                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side        92943                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        61042                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  153985                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side      3530560                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      1313152                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                  4843712                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.snoops                             70833                       # Total snoops (count)
system.l2bar.snoopTraffic                     1601728                       # Total snoop traffic (bytes)
system.l2bar.snoop_fanout::samples             122670                       # Request fanout histogram
system.l2bar.snoop_fanout::mean              0.291163                       # Request fanout histogram
system.l2bar.snoop_fanout::stdev             0.454300                       # Request fanout histogram
system.l2bar.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bar.snoop_fanout::0                    86953     70.88%     70.88% # Request fanout histogram
system.l2bar.snoop_fanout::1                    35717     29.12%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bar.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bar.snoop_fanout::total               122670                       # Request fanout histogram
system.l2bar.reqLayer0.occupancy            150844000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.6                       # Layer utilization (%)
system.l2bar.respLayer1.occupancy            61554000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.3                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy            92953000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.4                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED  24356375000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24356375000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  24356375000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  24356375000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
