Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 830517b277264a7c80fdfde3e5dde9a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_testbench_behav xil_defaultlib.ALU_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'Result' [C:/Users/8200390/Desktop/Arcitechture/ALU/ALU.srcs/sim_1/new/ALU_testbench.sv:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.ALUOps
Compiling module xil_defaultlib.alu_riscv(N=16)
Compiling module xil_defaultlib.ALU_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_testbench_behav
