\section{Appendix A}

\begin{figure}[ht!]
    \begin{center}
    \includegraphics[width=\textwidth]{assets/top_level_rtl.pdf}
    \caption{Top level RTL schematic. Outgoing lines are connected to external memory}
    \label{fig:top_level_rtl}
    \end{center}
\end{figure}

\begin{figure}[ht!]
    \begin{center}
    \includegraphics[width=\textwidth]{assets/isim/branch_completion_cycle.png}
    \caption{Branch Completion Cycle}
    \label{fig:branch_completion_cycle}
    \end{center}
\end{figure}

\begin{figure}[ht!]
    \begin{center}
    \includegraphics[width=\textwidth]{assets/isim/load_upper_cycle.png}
    \caption{Load Upper Cycle}
    \label{fig:load_upper_cycle}
    \end{center}
\end{figure}

\begin{figure}[ht!]
    \begin{center}
    \includegraphics[width=\textwidth]{assets/isim/memory_read_cycle.png}
    \caption{Memory Read Cycle}
    \label{fig:memory_read_cycle}
    \end{center}
\end{figure}

\begin{figure}[ht!]
    \begin{center}
    \includegraphics[width=\textwidth]{assets/isim/r_type_cycle.png}
    \caption{R-type Cycle}
    \label{fig:r_type_cycle}
    \end{center}
\end{figure}
