;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT -7, -20
	MOV -307, <-20
	MOV -7, <-20
	DJN -31, @-10
	CMP 0, -2
	MOV -7, <-20
	ADD 10, 0
	ADD 270, 60
	SUB @0, @2
	SUB @0, @2
	CMP #121, 103
	JMP @72, #200
	SUB @13, 20
	SUB @127, 106
	CMP -7, <-20
	SUB @13, 20
	JMP @72, #201
	JMP -7, @-20
	SUB @121, 106
	JMP @72, #201
	JMP @72, #201
	JMP -7, @-20
	SUB @-527, 100
	JMP @72, #201
	JMP -7, @-20
	ADD 10, 0
	SPL <127, 106
	ADD 210, 60
	SLT 12, @10
	CMP @127, 106
	MOV -7, <-20
	MOV -1, <-20
	MOV -1, <-20
	CMP -7, <-20
	MOV -1, <-20
	MOV -47, <-29
	MOV -7, <-20
	MOV -1, <-20
	MOV -47, <-29
	MOV -47, <-29
	SPL 0, <-22
	CMP -207, <-120
	SPL 0, <-22
	CMP -207, <-120
	MOV -47, <-29
