vendor_name = ModelSim
source_file = 1, C:/Users/x62865/Documents/EE375/Datapath/triStateBuffer.vhd
source_file = 1, C:/Users/x62865/Documents/EE375/Datapath/subtracter.vhd
source_file = 1, C:/Users/x62865/Documents/EE375/Datapath/regFile.vhd
source_file = 1, C:/Users/x62865/Documents/EE375/Datapath/reg16.vhd
source_file = 1, C:/Users/x62865/Documents/EE375/Datapath/OneBit.vhd
source_file = 1, C:/Users/x62865/Documents/EE375/Datapath/mux8_1.vhd
source_file = 1, C:/Users/x62865/Documents/EE375/Datapath/mux2_1.vhd
source_file = 1, C:/Users/x62865/Documents/EE375/Datapath/decoder3_8.vhd
source_file = 1, C:/Users/x62865/Documents/EE375/Datapath/datapath.vhdl
source_file = 1, C:/Users/x62865/Documents/EE375/Datapath/complimenter.vhd
source_file = 1, C:/Users/x62865/Documents/EE375/Datapath/ALU.vhd
source_file = 1, C:/Users/x62865/Documents/EE375/Datapath/adder.vhd
source_file = 1, C:/Users/x62865/Documents/EE375/Cu1c/cu1c.vhd
source_file = 1, C:/Users/x62865/Documents/EE375/Cpu_chip/CPU_chip.vhd
source_file = 1, C:/Users/x62865/Documents/EE375/Cpu_chip/LCDdisplay.vhd
source_file = 1, C:/Users/x62865/Documents/EE375/Cpu_chip/refreshcounter.vhd
source_file = 1, C:/Users/x62865/Documents/EE375/Cpu_chip/systemRAM.vhd
source_file = 1, C:/Users/x62865/Documents/EE375/Cpu_chip/systemROM.qip
source_file = 1, C:/Users/x62865/Documents/EE375/Cpu_chip/systemROM.vhd
source_file = 1, C:/Users/x62865/Documents/EE375/Cpu_chip/db/CPU_chip.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/x62865/Documents/EE375/Cpu_chip/db/altsyncram_r4f1.tdf
source_file = 1, C:/Users/x62865/Documents/EE375/Cpu_chip/db/decode_msa.tdf
source_file = 1, C:/Users/x62865/Documents/EE375/Cpu_chip/db/decode_f8a.tdf
source_file = 1, C:/Users/x62865/Documents/EE375/Cpu_chip/db/mux_lob.tdf
source_file = 1, C:/Users/x62865/Documents/EE375/Cpu_chip/db/altsyncram_dea1.tdf
source_file = 1, C:/Users/x62865/Documents/EE375/Cpu_chip/p4_weidman.mif
source_file = 1, C:/Users/x62865/Documents/EE375/Cpu_chip/cpu.vhd
design_name = CPU_chip
instance = comp, \lcd_out|CLK_COUNT_400HZ[8]\, lcd_out|CLK_COUNT_400HZ[8], CPU_chip, 1
instance = comp, \lcd_out|CLK_COUNT_400HZ[9]\, lcd_out|CLK_COUNT_400HZ[9], CPU_chip, 1
instance = comp, \lcd_out|CLK_COUNT_400HZ[15]\, lcd_out|CLK_COUNT_400HZ[15], CPU_chip, 1
instance = comp, \lcd_out|CLK_COUNT_400HZ[0]\, lcd_out|CLK_COUNT_400HZ[0], CPU_chip, 1
instance = comp, \lcd_out|CLK_COUNT_400HZ[0]~20\, lcd_out|CLK_COUNT_400HZ[0]~20, CPU_chip, 1
instance = comp, \lcd_out|CLK_COUNT_400HZ[8]~37\, lcd_out|CLK_COUNT_400HZ[8]~37, CPU_chip, 1
instance = comp, \lcd_out|CLK_COUNT_400HZ[9]~39\, lcd_out|CLK_COUNT_400HZ[9]~39, CPU_chip, 1
instance = comp, \lcd_out|CLK_COUNT_400HZ[15]~51\, lcd_out|CLK_COUNT_400HZ[15]~51, CPU_chip, 1
instance = comp, \ROM1|altsyncram_component|auto_generated|ram_block1a4\, ROM1|altsyncram_component|auto_generated|ram_block1a4, CPU_chip, 1
instance = comp, \CPU1|CU|CurrSP[15]\, CPU1|CU|CurrSP[15], CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a21\, RAM1|altsyncram_component|auto_generated|ram_block1a21, CPU_chip, 1
instance = comp, \ROM1|altsyncram_component|auto_generated|ram_block1a6\, ROM1|altsyncram_component|auto_generated|ram_block1a6, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a54\, RAM1|altsyncram_component|auto_generated|ram_block1a54, CPU_chip, 1
instance = comp, \ROM1|altsyncram_component|auto_generated|ram_block1a0\, ROM1|altsyncram_component|auto_generated|ram_block1a0, CPU_chip, 1
instance = comp, \ROM1|altsyncram_component|auto_generated|ram_block1a2\, ROM1|altsyncram_component|auto_generated|ram_block1a2, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a50\, RAM1|altsyncram_component|auto_generated|ram_block1a50, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a51\, RAM1|altsyncram_component|auto_generated|ram_block1a51, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a40\, RAM1|altsyncram_component|auto_generated|ram_block1a40, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a24\, RAM1|altsyncram_component|auto_generated|ram_block1a24, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a8\, RAM1|altsyncram_component|auto_generated|ram_block1a8, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a56\, RAM1|altsyncram_component|auto_generated|ram_block1a56, CPU_chip, 1
instance = comp, \ROM1|altsyncram_component|auto_generated|ram_block1a10\, ROM1|altsyncram_component|auto_generated|ram_block1a10, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a26\, RAM1|altsyncram_component|auto_generated|ram_block1a26, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a58\, RAM1|altsyncram_component|auto_generated|ram_block1a58, CPU_chip, 1
instance = comp, \ROM1|altsyncram_component|auto_generated|ram_block1a12\, ROM1|altsyncram_component|auto_generated|ram_block1a12, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a44\, RAM1|altsyncram_component|auto_generated|ram_block1a44, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a45\, RAM1|altsyncram_component|auto_generated|ram_block1a45, CPU_chip, 1
instance = comp, \ROM1|altsyncram_component|auto_generated|ram_block1a14\, ROM1|altsyncram_component|auto_generated|ram_block1a14, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a30\, RAM1|altsyncram_component|auto_generated|ram_block1a30, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a62\, RAM1|altsyncram_component|auto_generated|ram_block1a62, CPU_chip, 1
instance = comp, \CPU1|CU|CurrSP[5]\, CPU1|CU|CurrSP[5], CPU_chip, 1
instance = comp, \CPU1|CU|Add0~2\, CPU1|CU|Add0~2, CPU_chip, 1
instance = comp, \CPU1|CU|Add0~6\, CPU1|CU|Add0~6, CPU_chip, 1
instance = comp, \CPU1|CU|Add0~14\, CPU1|CU|Add0~14, CPU_chip, 1
instance = comp, \CPU1|CU|Add0~16\, CPU1|CU|Add0~16, CPU_chip, 1
instance = comp, \CPU1|CU|Add0~28\, CPU1|CU|Add0~28, CPU_chip, 1
instance = comp, \CPU1|CU|Add3~2\, CPU1|CU|Add3~2, CPU_chip, 1
instance = comp, \CPU1|CU|Add3~6\, CPU1|CU|Add3~6, CPU_chip, 1
instance = comp, \CPU1|CU|Add3~14\, CPU1|CU|Add3~14, CPU_chip, 1
instance = comp, \CPU1|CU|Add3~18\, CPU1|CU|Add3~18, CPU_chip, 1
instance = comp, \CPU1|CU|Add3~20\, CPU1|CU|Add3~20, CPU_chip, 1
instance = comp, \CPU1|CU|Add3~28\, CPU1|CU|Add3~28, CPU_chip, 1
instance = comp, \CPU1|CU|CurrSP[5]~28\, CPU1|CU|CurrSP[5]~28, CPU_chip, 1
instance = comp, \CPU1|CU|CurrSP[14]~46\, CPU1|CU|CurrSP[14]~46, CPU_chip, 1
instance = comp, \CPU1|CU|Add1~10\, CPU1|CU|Add1~10, CPU_chip, 1
instance = comp, \CPU1|CU|Add1~28\, CPU1|CU|Add1~28, CPU_chip, 1
instance = comp, \CPU1|CU|Add3~30\, CPU1|CU|Add3~30, CPU_chip, 1
instance = comp, \CPU1|CU|Add0~30\, CPU1|CU|Add0~30, CPU_chip, 1
instance = comp, \CPU1|CU|CurrSP[15]~50\, CPU1|CU|CurrSP[15]~50, CPU_chip, 1
instance = comp, \CPU1|CU|Add1~33\, CPU1|CU|Add1~33, CPU_chip, 1
instance = comp, \lcd_out|LessThan0~1\, lcd_out|LessThan0~1, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R0|data[7]\, CPU1|DPath|regF|R0|data[7], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R6|data[2]\, CPU1|DPath|regF|R6|data[2], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R6|data[3]\, CPU1|DPath|regF|R6|data[3], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R5|data[8]\, CPU1|DPath|regF|R5|data[8], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R0|data[9]\, CPU1|DPath|regF|R0|data[9], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R6|data[10]\, CPU1|DPath|regF|R6|data[10], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R2|data[11]\, CPU1|DPath|regF|R2|data[11], CPU_chip, 1
instance = comp, \lcd_out|Selector25~3\, lcd_out|Selector25~3, CPU_chip, 1
instance = comp, \lcd_out|state.DISPLAY_ON\, lcd_out|state.DISPLAY_ON, CPU_chip, 1
instance = comp, \lcd_out|Selector20~0\, lcd_out|Selector20~0, CPU_chip, 1
instance = comp, \lcd_out|Selector20~4\, lcd_out|Selector20~4, CPU_chip, 1
instance = comp, \lcd_out|state.FUNC_SET\, lcd_out|state.FUNC_SET, CPU_chip, 1
instance = comp, \lcd_out|Selector18~1\, lcd_out|Selector18~1, CPU_chip, 1
instance = comp, \lcd_out|Selector17~4\, lcd_out|Selector17~4, CPU_chip, 1
instance = comp, \CPU1|CU|Mem_rd~6\, CPU1|CU|Mem_rd~6, CPU_chip, 1
instance = comp, \CPU1|CU|Selector66~2\, CPU1|CU|Selector66~2, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux2~2\, CPU1|DPath|regF|muxA|Mux2~2, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux2~3\, CPU1|DPath|regF|muxA|Mux2~3, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux3~2\, CPU1|DPath|regF|muxA|Mux3~2, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux3~3\, CPU1|DPath|regF|muxA|Mux3~3, CPU_chip, 1
instance = comp, \CPU1|address[12]~3\, CPU1|address[12]~3, CPU_chip, 1
instance = comp, \CPU1|CU|CurrPC[15]\, CPU1|CU|CurrPC[15], CPU_chip, 1
instance = comp, \CPU1|address[15]~4\, CPU1|address[15]~4, CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector13~4\, CPU1|DPath|MB|Selector13~4, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|subt|add2|two|vOut~1\, CPU1|DPath|ALU1|subt|add2|two|vOut~1, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|subt|add2|five|y\, CPU1|DPath|ALU1|subt|add2|five|y, CPU_chip, 1
instance = comp, \CPU1|CU|Selector78~1\, CPU1|CU|Selector78~1, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux10~2\, CPU1|DPath|regF|muxA|Mux10~2, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux10~3\, CPU1|DPath|regF|muxA|Mux10~3, CPU_chip, 1
instance = comp, \CPU1|CU|Selector70~0\, CPU1|CU|Selector70~0, CPU_chip, 1
instance = comp, \CPU1|CU|Selector72~0\, CPU1|CU|Selector72~0, CPU_chip, 1
instance = comp, \CPU1|CU|Selector68~1\, CPU1|CU|Selector68~1, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxB|Mux8~2\, CPU1|DPath|regF|muxB|Mux8~2, CPU_chip, 1
instance = comp, \Data_bus[7]~13\, Data_bus[7]~13, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux0~2\, CPU1|DPath|ALU1|Mux0~2, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux0~3\, CPU1|DPath|ALU1|Mux0~3, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux0~4\, CPU1|DPath|ALU1|Mux0~4, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux0~5\, CPU1|DPath|ALU1|Mux0~5, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux0~6\, CPU1|DPath|ALU1|Mux0~6, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|subt|add2|two|y~0\, CPU1|DPath|ALU1|subt|add2|two|y~0, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux1~4\, CPU1|DPath|ALU1|Mux1~4, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux3~5\, CPU1|DPath|ALU1|Mux3~5, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux3~6\, CPU1|DPath|ALU1|Mux3~6, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux3~7\, CPU1|DPath|ALU1|Mux3~7, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux3~8\, CPU1|DPath|ALU1|Mux3~8, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux3~9\, CPU1|DPath|ALU1|Mux3~9, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|mux2|result_node[8]~16\, RAM1|altsyncram_component|auto_generated|mux2|result_node[8]~16, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|mux2|result_node[8]~17\, RAM1|altsyncram_component|auto_generated|mux2|result_node[8]~17, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxB|Mux7~0\, CPU1|DPath|regF|muxB|Mux7~0, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxB|Mux7~1\, CPU1|DPath|regF|muxB|Mux7~1, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxB|Mux7~2\, CPU1|DPath|regF|muxB|Mux7~2, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxB|Mux7~3\, CPU1|DPath|regF|muxB|Mux7~3, CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector7~0\, CPU1|DPath|MB|Selector7~0, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux6~2\, CPU1|DPath|regF|muxA|Mux6~2, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxB|Mux6~0\, CPU1|DPath|regF|muxB|Mux6~0, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxB|Mux6~1\, CPU1|DPath|regF|muxB|Mux6~1, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxB|Mux6~2\, CPU1|DPath|regF|muxB|Mux6~2, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxB|Mux6~3\, CPU1|DPath|regF|muxB|Mux6~3, CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector6~0\, CPU1|DPath|MB|Selector6~0, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux5~0\, CPU1|DPath|regF|muxA|Mux5~0, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux5~1\, CPU1|DPath|regF|muxA|Mux5~1, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxB|Mux5~0\, CPU1|DPath|regF|muxB|Mux5~0, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxB|Mux5~2\, CPU1|DPath|regF|muxB|Mux5~2, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxB|Mux5~3\, CPU1|DPath|regF|muxB|Mux5~3, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux4~0\, CPU1|DPath|regF|muxA|Mux4~0, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux4~2\, CPU1|DPath|regF|muxA|Mux4~2, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux4~3\, CPU1|DPath|regF|muxA|Mux4~3, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxB|Mux4~0\, CPU1|DPath|regF|muxB|Mux4~0, CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector4~1\, CPU1|DPath|MB|Selector4~1, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxB|Mux3~2\, CPU1|DPath|regF|muxB|Mux3~2, CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector3~1\, CPU1|DPath|MB|Selector3~1, CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector2~1\, CPU1|DPath|MB|Selector2~1, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxB|Mux1~0\, CPU1|DPath|regF|muxB|Mux1~0, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxB|Mux1~1\, CPU1|DPath|regF|muxB|Mux1~1, CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector1~1\, CPU1|DPath|MB|Selector1~1, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxB|Mux0~0\, CPU1|DPath|regF|muxB|Mux0~0, CPU_chip, 1
instance = comp, \CPU1|DPath|MD|Selector0~0\, CPU1|DPath|MD|Selector0~0, CPU_chip, 1
instance = comp, \lcd_out|next_command.DISPLAY_ON\, lcd_out|next_command.DISPLAY_ON, CPU_chip, 1
instance = comp, \lcd_out|state~45\, lcd_out|state~45, CPU_chip, 1
instance = comp, \lcd_out|next_command.FUNC_SET\, lcd_out|next_command.FUNC_SET, CPU_chip, 1
instance = comp, \lcd_out|state~47\, lcd_out|state~47, CPU_chip, 1
instance = comp, \CPU1|address[1]~7\, CPU1|address[1]~7, CPU_chip, 1
instance = comp, \CPU1|address[5]~15\, CPU1|address[5]~15, CPU_chip, 1
instance = comp, \CPU1|address[10]~25\, CPU1|address[10]~25, CPU_chip, 1
instance = comp, \CPU1|address[11]~27\, CPU1|address[11]~27, CPU_chip, 1
instance = comp, \CPU1|CU|CurrOp.call\, CPU1|CU|CurrOp.call, CPU_chip, 1
instance = comp, \CPU1|CU|Selector67~0\, CPU1|CU|Selector67~0, CPU_chip, 1
instance = comp, \CPU1|CU|Selector67~1\, CPU1|CU|Selector67~1, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|decode3|w_anode444w[2]\, RAM1|altsyncram_component|auto_generated|decode3|w_anode444w[2], CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|decode3|w_anode436w[2]\, RAM1|altsyncram_component|auto_generated|decode3|w_anode436w[2], CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|decode3|w_anode423w[2]\, RAM1|altsyncram_component|auto_generated|decode3|w_anode423w[2], CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|decode3|w_anode452w[2]\, RAM1|altsyncram_component|auto_generated|decode3|w_anode452w[2], CPU_chip, 1
instance = comp, \CPU1|CU|CurrStatus[1]\, CPU1|CU|CurrStatus[1], CPU_chip, 1
instance = comp, \CPU1|CU|CurrPC[14]~6\, CPU1|CU|CurrPC[14]~6, CPU_chip, 1
instance = comp, \CPU1|CU|CurrOffset[10]\, CPU1|CU|CurrOffset[10], CPU_chip, 1
instance = comp, \CPU1|CU|CurrOffset[7]\, CPU1|CU|CurrOffset[7], CPU_chip, 1
instance = comp, \CPU1|CU|CurrOffset[4]\, CPU1|CU|CurrOffset[4], CPU_chip, 1
instance = comp, \CPU1|CU|CurrOffset[3]\, CPU1|CU|CurrOffset[3], CPU_chip, 1
instance = comp, \CPU1|CU|CurrOffset[2]\, CPU1|CU|CurrOffset[2], CPU_chip, 1
instance = comp, \CPU1|CU|CurrOffset[1]\, CPU1|CU|CurrOffset[1], CPU_chip, 1
instance = comp, \CPU1|CU|Selector0~1\, CPU1|CU|Selector0~1, CPU_chip, 1
instance = comp, \CPU1|CU|NextPC~2\, CPU1|CU|NextPC~2, CPU_chip, 1
instance = comp, \CPU1|CU|NextPC~3\, CPU1|CU|NextPC~3, CPU_chip, 1
instance = comp, \CPU1|CU|Selector0~2\, CPU1|CU|Selector0~2, CPU_chip, 1
instance = comp, \CPU1|CU|Selector0~3\, CPU1|CU|Selector0~3, CPU_chip, 1
instance = comp, \CPU1|CU|Selector0~4\, CPU1|CU|Selector0~4, CPU_chip, 1
instance = comp, \CPU1|CU|Selector0~5\, CPU1|CU|Selector0~5, CPU_chip, 1
instance = comp, \CPU1|CU|Selector0~6\, CPU1|CU|Selector0~6, CPU_chip, 1
instance = comp, \CPU1|CU|Selector0~7\, CPU1|CU|Selector0~7, CPU_chip, 1
instance = comp, \CPU1|CU|Add1~35\, CPU1|CU|Add1~35, CPU_chip, 1
instance = comp, \CPU1|CU|Selector12~0\, CPU1|CU|Selector12~0, CPU_chip, 1
instance = comp, \CPU1|CU|Selector12~1\, CPU1|CU|Selector12~1, CPU_chip, 1
instance = comp, \lcd_out|Selector3~0\, lcd_out|Selector3~0, CPU_chip, 1
instance = comp, \lcd_out|Selector2~0\, lcd_out|Selector2~0, CPU_chip, 1
instance = comp, \CPU1|CU|Add1~41\, CPU1|CU|Add1~41, CPU_chip, 1
instance = comp, \CPU1|CU|Selector64~0\, CPU1|CU|Selector64~0, CPU_chip, 1
instance = comp, \CPU1|CU|Selector64~1\, CPU1|CU|Selector64~1, CPU_chip, 1
instance = comp, \CPU1|CU|Selector65~0\, CPU1|CU|Selector65~0, CPU_chip, 1
instance = comp, \CPU1|CU|Selector65~1\, CPU1|CU|Selector65~1, CPU_chip, 1
instance = comp, \CPU1|CU|Selector56~2\, CPU1|CU|Selector56~2, CPU_chip, 1
instance = comp, \CPU1|CU|Selector56~3\, CPU1|CU|Selector56~3, CPU_chip, 1
instance = comp, \CPU1|CU|Selector53~0\, CPU1|CU|Selector53~0, CPU_chip, 1
instance = comp, \CPU1|CU|Selector53~1\, CPU1|CU|Selector53~1, CPU_chip, 1
instance = comp, \CPU1|CU|Selector56~4\, CPU1|CU|Selector56~4, CPU_chip, 1
instance = comp, \CPU1|CU|Selector59~0\, CPU1|CU|Selector59~0, CPU_chip, 1
instance = comp, \CPU1|CU|Selector60~0\, CPU1|CU|Selector60~0, CPU_chip, 1
instance = comp, \CPU1|CU|Selector61~0\, CPU1|CU|Selector61~0, CPU_chip, 1
instance = comp, \CPU1|CU|Selector62~0\, CPU1|CU|Selector62~0, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux0~7\, CPU1|DPath|ALU1|Mux0~7, CPU_chip, 1
instance = comp, \lcd_data[0]~output\, lcd_data[0]~output, CPU_chip, 1
instance = comp, \lcd_data[1]~output\, lcd_data[1]~output, CPU_chip, 1
instance = comp, \lcd_data[2]~output\, lcd_data[2]~output, CPU_chip, 1
instance = comp, \lcd_data[3]~output\, lcd_data[3]~output, CPU_chip, 1
instance = comp, \lcd_data[4]~output\, lcd_data[4]~output, CPU_chip, 1
instance = comp, \lcd_data[5]~output\, lcd_data[5]~output, CPU_chip, 1
instance = comp, \lcd_data[6]~output\, lcd_data[6]~output, CPU_chip, 1
instance = comp, \lcd_data[7]~output\, lcd_data[7]~output, CPU_chip, 1
instance = comp, \LCD_RS~output\, LCD_RS~output, CPU_chip, 1
instance = comp, \LCD_E~output\, LCD_E~output, CPU_chip, 1
instance = comp, \LCD_ON~output\, LCD_ON~output, CPU_chip, 1
instance = comp, \LCD_RW~output\, LCD_RW~output, CPU_chip, 1
instance = comp, \rstLED~output\, rstLED~output, CPU_chip, 1
instance = comp, \prgmLED~output\, prgmLED~output, CPU_chip, 1
instance = comp, \lcd_out|CLK_COUNT_400HZ[1]~22\, lcd_out|CLK_COUNT_400HZ[1]~22, CPU_chip, 1
instance = comp, \reset~input\, reset~input, CPU_chip, 1
instance = comp, \lcd_out|CLK_COUNT_400HZ[10]~41\, lcd_out|CLK_COUNT_400HZ[10]~41, CPU_chip, 1
instance = comp, \lcd_out|CLK_COUNT_400HZ[11]~43\, lcd_out|CLK_COUNT_400HZ[11]~43, CPU_chip, 1
instance = comp, \lcd_out|CLK_COUNT_400HZ[11]\, lcd_out|CLK_COUNT_400HZ[11], CPU_chip, 1
instance = comp, \lcd_out|CLK_COUNT_400HZ[12]~45\, lcd_out|CLK_COUNT_400HZ[12]~45, CPU_chip, 1
instance = comp, \lcd_out|CLK_COUNT_400HZ[12]\, lcd_out|CLK_COUNT_400HZ[12], CPU_chip, 1
instance = comp, \lcd_out|CLK_COUNT_400HZ[13]~47\, lcd_out|CLK_COUNT_400HZ[13]~47, CPU_chip, 1
instance = comp, \lcd_out|CLK_COUNT_400HZ[13]\, lcd_out|CLK_COUNT_400HZ[13], CPU_chip, 1
instance = comp, \lcd_out|CLK_COUNT_400HZ[14]~49\, lcd_out|CLK_COUNT_400HZ[14]~49, CPU_chip, 1
instance = comp, \lcd_out|CLK_COUNT_400HZ[16]~53\, lcd_out|CLK_COUNT_400HZ[16]~53, CPU_chip, 1
instance = comp, \lcd_out|CLK_COUNT_400HZ[16]\, lcd_out|CLK_COUNT_400HZ[16], CPU_chip, 1
instance = comp, \lcd_out|CLK_COUNT_400HZ[17]~55\, lcd_out|CLK_COUNT_400HZ[17]~55, CPU_chip, 1
instance = comp, \lcd_out|CLK_COUNT_400HZ[18]~57\, lcd_out|CLK_COUNT_400HZ[18]~57, CPU_chip, 1
instance = comp, \lcd_out|CLK_COUNT_400HZ[18]\, lcd_out|CLK_COUNT_400HZ[18], CPU_chip, 1
instance = comp, \lcd_out|CLK_COUNT_400HZ[17]\, lcd_out|CLK_COUNT_400HZ[17], CPU_chip, 1
instance = comp, \lcd_out|CLK_COUNT_400HZ[19]~59\, lcd_out|CLK_COUNT_400HZ[19]~59, CPU_chip, 1
instance = comp, \lcd_out|CLK_COUNT_400HZ[19]\, lcd_out|CLK_COUNT_400HZ[19], CPU_chip, 1
instance = comp, \lcd_out|LessThan0~4\, lcd_out|LessThan0~4, CPU_chip, 1
instance = comp, \lcd_out|CLK_COUNT_400HZ[10]~26\, lcd_out|CLK_COUNT_400HZ[10]~26, CPU_chip, 1
instance = comp, \lcd_out|CLK_COUNT_400HZ[1]\, lcd_out|CLK_COUNT_400HZ[1], CPU_chip, 1
instance = comp, \lcd_out|CLK_COUNT_400HZ[2]~24\, lcd_out|CLK_COUNT_400HZ[2]~24, CPU_chip, 1
instance = comp, \lcd_out|CLK_COUNT_400HZ[2]\, lcd_out|CLK_COUNT_400HZ[2], CPU_chip, 1
instance = comp, \lcd_out|CLK_COUNT_400HZ[3]~27\, lcd_out|CLK_COUNT_400HZ[3]~27, CPU_chip, 1
instance = comp, \lcd_out|CLK_COUNT_400HZ[3]\, lcd_out|CLK_COUNT_400HZ[3], CPU_chip, 1
instance = comp, \lcd_out|CLK_COUNT_400HZ[4]~29\, lcd_out|CLK_COUNT_400HZ[4]~29, CPU_chip, 1
instance = comp, \lcd_out|CLK_COUNT_400HZ[4]\, lcd_out|CLK_COUNT_400HZ[4], CPU_chip, 1
instance = comp, \lcd_out|CLK_COUNT_400HZ[5]~31\, lcd_out|CLK_COUNT_400HZ[5]~31, CPU_chip, 1
instance = comp, \lcd_out|CLK_COUNT_400HZ[6]~33\, lcd_out|CLK_COUNT_400HZ[6]~33, CPU_chip, 1
instance = comp, \lcd_out|CLK_COUNT_400HZ[6]\, lcd_out|CLK_COUNT_400HZ[6], CPU_chip, 1
instance = comp, \lcd_out|CLK_COUNT_400HZ[7]~35\, lcd_out|CLK_COUNT_400HZ[7]~35, CPU_chip, 1
instance = comp, \lcd_out|CLK_COUNT_400HZ[7]\, lcd_out|CLK_COUNT_400HZ[7], CPU_chip, 1
instance = comp, \lcd_out|CLK_COUNT_400HZ[10]\, lcd_out|CLK_COUNT_400HZ[10], CPU_chip, 1
instance = comp, \lcd_out|CLK_COUNT_400HZ[5]\, lcd_out|CLK_COUNT_400HZ[5], CPU_chip, 1
instance = comp, \lcd_out|LessThan0~0\, lcd_out|LessThan0~0, CPU_chip, 1
instance = comp, \lcd_out|LessThan0~2\, lcd_out|LessThan0~2, CPU_chip, 1
instance = comp, \lcd_out|CLK_COUNT_400HZ[14]\, lcd_out|CLK_COUNT_400HZ[14], CPU_chip, 1
instance = comp, \lcd_out|LessThan0~3\, lcd_out|LessThan0~3, CPU_chip, 1
instance = comp, \lcd_out|CLK_400HZ~0\, lcd_out|CLK_400HZ~0, CPU_chip, 1
instance = comp, \lcd_out|CLK_400HZ\, lcd_out|CLK_400HZ, CPU_chip, 1
instance = comp, \lcd_out|CLK_400HZ~clkctrl\, lcd_out|CLK_400HZ~clkctrl, CPU_chip, 1
instance = comp, \lcd_out|WideOr26~0\, lcd_out|WideOr26~0, CPU_chip, 1
instance = comp, \lcd_out|state.TOGGLE_E\, lcd_out|state.TOGGLE_E, CPU_chip, 1
instance = comp, \lcd_out|state.HOLD\, lcd_out|state.HOLD, CPU_chip, 1
instance = comp, \lcd_out|Selector14~0\, lcd_out|Selector14~0, CPU_chip, 1
instance = comp, \lcd_out|next_command.DISPLAY_OFF\, lcd_out|next_command.DISPLAY_OFF, CPU_chip, 1
instance = comp, \lcd_out|state~46\, lcd_out|state~46, CPU_chip, 1
instance = comp, \lcd_out|state.DISPLAY_OFF\, lcd_out|state.DISPLAY_OFF, CPU_chip, 1
instance = comp, \lcd_out|Selector15~0\, lcd_out|Selector15~0, CPU_chip, 1
instance = comp, \lcd_out|next_command.DISPLAY_CLEAR\, lcd_out|next_command.DISPLAY_CLEAR, CPU_chip, 1
instance = comp, \lcd_out|state~44\, lcd_out|state~44, CPU_chip, 1
instance = comp, \lcd_out|state.DISPLAY_CLEAR\, lcd_out|state.DISPLAY_CLEAR, CPU_chip, 1
instance = comp, \lcd_out|Selector23~1\, lcd_out|Selector23~1, CPU_chip, 1
instance = comp, \lcd_out|Selector11~0\, lcd_out|Selector11~0, CPU_chip, 1
instance = comp, \lcd_out|next_command.RETURN_HOME\, lcd_out|next_command.RETURN_HOME, CPU_chip, 1
instance = comp, \lcd_out|state~42\, lcd_out|state~42, CPU_chip, 1
instance = comp, \lcd_out|state.RETURN_HOME\, lcd_out|state.RETURN_HOME, CPU_chip, 1
instance = comp, \lcd_out|Selector4~0\, lcd_out|Selector4~0, CPU_chip, 1
instance = comp, \lcd_out|next_command.MODE_SET\, lcd_out|next_command.MODE_SET, CPU_chip, 1
instance = comp, \lcd_out|state~43\, lcd_out|state~43, CPU_chip, 1
instance = comp, \lcd_out|state.MODE_SET\, lcd_out|state.MODE_SET, CPU_chip, 1
instance = comp, \lcd_out|Selector5~0\, lcd_out|Selector5~0, CPU_chip, 1
instance = comp, \lcd_out|next_command.WRITE_CHAR1\, lcd_out|next_command.WRITE_CHAR1, CPU_chip, 1
instance = comp, \lcd_out|state~39\, lcd_out|state~39, CPU_chip, 1
instance = comp, \lcd_out|state.WRITE_CHAR1\, lcd_out|state.WRITE_CHAR1, CPU_chip, 1
instance = comp, \lcd_out|Selector6~0\, lcd_out|Selector6~0, CPU_chip, 1
instance = comp, \lcd_out|next_command.WRITE_CHAR2\, lcd_out|next_command.WRITE_CHAR2, CPU_chip, 1
instance = comp, \lcd_out|state~41\, lcd_out|state~41, CPU_chip, 1
instance = comp, \lcd_out|state.WRITE_CHAR2\, lcd_out|state.WRITE_CHAR2, CPU_chip, 1
instance = comp, \lcd_out|Selector7~0\, lcd_out|Selector7~0, CPU_chip, 1
instance = comp, \lcd_out|next_command.WRITE_CHAR3\, lcd_out|next_command.WRITE_CHAR3, CPU_chip, 1
instance = comp, \lcd_out|state~36\, lcd_out|state~36, CPU_chip, 1
instance = comp, \lcd_out|state.WRITE_CHAR3\, lcd_out|state.WRITE_CHAR3, CPU_chip, 1
instance = comp, \lcd_out|Selector8~0\, lcd_out|Selector8~0, CPU_chip, 1
instance = comp, \lcd_out|next_command.WRITE_CHAR4\, lcd_out|next_command.WRITE_CHAR4, CPU_chip, 1
instance = comp, \lcd_out|state~40\, lcd_out|state~40, CPU_chip, 1
instance = comp, \lcd_out|state.WRITE_CHAR4\, lcd_out|state.WRITE_CHAR4, CPU_chip, 1
instance = comp, \lcd_out|Selector9~0\, lcd_out|Selector9~0, CPU_chip, 1
instance = comp, \lcd_out|next_command.WRITE_CHAR5\, lcd_out|next_command.WRITE_CHAR5, CPU_chip, 1
instance = comp, \lcd_out|state~38\, lcd_out|state~38, CPU_chip, 1
instance = comp, \lcd_out|state.WRITE_CHAR5\, lcd_out|state.WRITE_CHAR5, CPU_chip, 1
instance = comp, \lcd_out|Selector10~0\, lcd_out|Selector10~0, CPU_chip, 1
instance = comp, \lcd_out|next_command.WRITE_CHAR6\, lcd_out|next_command.WRITE_CHAR6, CPU_chip, 1
instance = comp, \lcd_out|state~37\, lcd_out|state~37, CPU_chip, 1
instance = comp, \lcd_out|state.WRITE_CHAR6\, lcd_out|state.WRITE_CHAR6, CPU_chip, 1
instance = comp, \reg_select[2]~input\, reg_select[2]~input, CPU_chip, 1
instance = comp, \CPU1|CU|NextState.Execute~0\, CPU1|CU|NextState.Execute~0, CPU_chip, 1
instance = comp, \CPU1|CU|CurrState.Execute\, CPU1|CU|CurrState.Execute, CPU_chip, 1
instance = comp, \CPU1|CU|PCd_EN~0\, CPU1|CU|PCd_EN~0, CPU_chip, 1
instance = comp, \CPU1|CU|Selector78~0\, CPU1|CU|Selector78~0, CPU_chip, 1
instance = comp, \CPU1|CU|CurrSP[0]~18\, CPU1|CU|CurrSP[0]~18, CPU_chip, 1
instance = comp, \CPU1|CU|Add1~0\, CPU1|CU|Add1~0, CPU_chip, 1
instance = comp, \CPU1|CU|Add1~36\, CPU1|CU|Add1~36, CPU_chip, 1
instance = comp, \CPU1|CU|CurrOp.ld\, CPU1|CU|CurrOp.ld, CPU_chip, 1
instance = comp, \CPU1|CU|CurrPC[14]~3\, CPU1|CU|CurrPC[14]~3, CPU_chip, 1
instance = comp, \CPU1|CU|CurrPC[14]~4\, CPU1|CU|CurrPC[14]~4, CPU_chip, 1
instance = comp, \CPU1|CU|CurrPC[14]~8\, CPU1|CU|CurrPC[14]~8, CPU_chip, 1
instance = comp, \clk~input\, clk~input, CPU_chip, 1
instance = comp, \clk~inputclkctrl\, clk~inputclkctrl, CPU_chip, 1
instance = comp, \run~input\, run~input, CPU_chip, 1
instance = comp, \CPU1|CU|Selector102~0\, CPU1|CU|Selector102~0, CPU_chip, 1
instance = comp, \CPU1|CU|CurrState.Reset\, CPU1|CU|CurrState.Reset, CPU_chip, 1
instance = comp, \CPU1|CU|Add0~0\, CPU1|CU|Add0~0, CPU_chip, 1
instance = comp, \CPU1|CU|CurrOp.ret\, CPU1|CU|CurrOp.ret, CPU_chip, 1
instance = comp, \CPU1|CU|Mux16~0\, CPU1|CU|Mux16~0, CPU_chip, 1
instance = comp, \CPU1|CU|Mux16~1\, CPU1|CU|Mux16~1, CPU_chip, 1
instance = comp, \CPU1|CU|NextSP~0\, CPU1|CU|NextSP~0, CPU_chip, 1
instance = comp, \CPU1|CU|Selector76~1\, CPU1|CU|Selector76~1, CPU_chip, 1
instance = comp, \CPU1|CU|Selector76~2\, CPU1|CU|Selector76~2, CPU_chip, 1
instance = comp, \CPU1|CU|Selector77~0\, CPU1|CU|Selector77~0, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux15~2\, CPU1|DPath|ALU1|Mux15~2, CPU_chip, 1
instance = comp, \CPU1|CU|ctl_wd~0\, CPU1|CU|ctl_wd~0, CPU_chip, 1
instance = comp, \CPU1|CU|CurrOp.sethi\, CPU1|CU|CurrOp.sethi, CPU_chip, 1
instance = comp, \CPU1|CU|Selector78~2\, CPU1|CU|Selector78~2, CPU_chip, 1
instance = comp, \CPU1|CU|Selector78~3\, CPU1|CU|Selector78~3, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R2|data[1]~feeder\, CPU1|DPath|regF|R2|data[1]~feeder, CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector7~3\, CPU1|DPath|MB|Selector7~3, CPU_chip, 1
instance = comp, \CPU1|CU|NextOp~5\, CPU1|CU|NextOp~5, CPU_chip, 1
instance = comp, \CPU1|CU|CurrOp.addi\, CPU1|CU|CurrOp.addi, CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector7~2\, CPU1|DPath|MB|Selector7~2, CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector4~2\, CPU1|DPath|MB|Selector4~2, CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector2~2\, CPU1|DPath|MB|Selector2~2, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R2|data[13]\, CPU1|DPath|regF|R2|data[13], CPU_chip, 1
instance = comp, \CPU1|CU|Selector68~0\, CPU1|CU|Selector68~0, CPU_chip, 1
instance = comp, \CPU1|CU|R_we~1\, CPU1|CU|R_we~1, CPU_chip, 1
instance = comp, \CPU1|CU|const_out~0\, CPU1|CU|const_out~0, CPU_chip, 1
instance = comp, \CPU1|CU|R_we~2\, CPU1|CU|R_we~2, CPU_chip, 1
instance = comp, \CPU1|CU|Selector68~2\, CPU1|CU|Selector68~2, CPU_chip, 1
instance = comp, \CPU1|CU|Mem_rd~5\, CPU1|CU|Mem_rd~5, CPU_chip, 1
instance = comp, \CPU1|CU|Selector74~5\, CPU1|CU|Selector74~5, CPU_chip, 1
instance = comp, \CPU1|CU|Selector73~0\, CPU1|CU|Selector73~0, CPU_chip, 1
instance = comp, \CPU1|CU|Selector74~4\, CPU1|CU|Selector74~4, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|WrDec|Equal7~1\, CPU1|DPath|regF|WrDec|Equal7~1, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R3|data[13]\, CPU1|DPath|regF|R3|data[13], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|WrDec|Equal7~6\, CPU1|DPath|regF|WrDec|Equal7~6, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R0|data[13]\, CPU1|DPath|regF|R0|data[13], CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector13~6\, CPU1|DPath|MB|Selector13~6, CPU_chip, 1
instance = comp, \CPU1|CU|Equal11~0\, CPU1|CU|Equal11~0, CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector14~2\, CPU1|DPath|MB|Selector14~2, CPU_chip, 1
instance = comp, \CPU1|CU|WideOr3\, CPU1|CU|WideOr3, CPU_chip, 1
instance = comp, \CPU1|address[2]~9\, CPU1|address[2]~9, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|WrDec|Equal7~3\, CPU1|DPath|regF|WrDec|Equal7~3, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R7|data[2]\, CPU1|DPath|regF|R7|data[2], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|WrDec|Equal7~5\, CPU1|DPath|regF|WrDec|Equal7~5, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R4|data[2]\, CPU1|DPath|regF|R4|data[2], CPU_chip, 1
instance = comp, \CPU1|CU|Selector80~0\, CPU1|CU|Selector80~0, CPU_chip, 1
instance = comp, \CPU1|CU|Selector81~0\, CPU1|CU|Selector81~0, CPU_chip, 1
instance = comp, \CPU1|CU|Selector81~1\, CPU1|CU|Selector81~1, CPU_chip, 1
instance = comp, \CPU1|CU|Selector56~5\, CPU1|CU|Selector56~5, CPU_chip, 1
instance = comp, \CPU1|CU|Selector58~0\, CPU1|CU|Selector58~0, CPU_chip, 1
instance = comp, \CPU1|CU|CurrOffset[5]\, CPU1|CU|CurrOffset[5], CPU_chip, 1
instance = comp, \CPU1|CU|Selector12~2\, CPU1|CU|Selector12~2, CPU_chip, 1
instance = comp, \CPU1|CU|CurrPC[3]\, CPU1|CU|CurrPC[3], CPU_chip, 1
instance = comp, \CPU1|CU|Selector14~0\, CPU1|CU|Selector14~0, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|decode3|w_anode444w[2]~4\, RAM1|altsyncram_component|auto_generated|decode3|w_anode444w[2]~4, CPU_chip, 1
instance = comp, \CPU1|CU|Selector84~0\, CPU1|CU|Selector84~0, CPU_chip, 1
instance = comp, \CPU1|CU|Selector84~1\, CPU1|CU|Selector84~1, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|WrDec|Equal7~0\, CPU1|DPath|regF|WrDec|Equal7~0, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R5|data[3]\, CPU1|DPath|regF|R5|data[3], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R4|data[3]\, CPU1|DPath|regF|R4|data[3], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxB|Mux12~0\, CPU1|DPath|regF|muxB|Mux12~0, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxB|Mux12~1\, CPU1|DPath|regF|muxB|Mux12~1, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R3|data[3]\, CPU1|DPath|regF|R3|data[3], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|WrDec|Equal7~2\, CPU1|DPath|regF|WrDec|Equal7~2, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R1|data[3]\, CPU1|DPath|regF|R1|data[3], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxB|Mux12~2\, CPU1|DPath|regF|muxB|Mux12~2, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxB|Mux12~3\, CPU1|DPath|regF|muxB|Mux12~3, CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector12~0\, CPU1|DPath|MB|Selector12~0, CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector12~1\, CPU1|DPath|MB|Selector12~1, CPU_chip, 1
instance = comp, \Data_bus[3]~25\, Data_bus[3]~25, CPU_chip, 1
instance = comp, \Data_bus[3]~26\, Data_bus[3]~26, CPU_chip, 1
instance = comp, \CPU1|DPath|MD|Selector12~0\, CPU1|DPath|MD|Selector12~0, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R7|data[3]\, CPU1|DPath|regF|R7|data[3], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux12~0\, CPU1|DPath|regF|muxA|Mux12~0, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux12~1\, CPU1|DPath|regF|muxA|Mux12~1, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R2|data[3]\, CPU1|DPath|regF|R2|data[3], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux12~2\, CPU1|DPath|regF|muxA|Mux12~2, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux12~3\, CPU1|DPath|regF|muxA|Mux12~3, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux12~4\, CPU1|DPath|regF|muxA|Mux12~4, CPU_chip, 1
instance = comp, \CPU1|CU|CurrSP[3]~24\, CPU1|CU|CurrSP[3]~24, CPU_chip, 1
instance = comp, \CPU1|CU|Add1~2\, CPU1|CU|Add1~2, CPU_chip, 1
instance = comp, \CPU1|CU|Add1~4\, CPU1|CU|Add1~4, CPU_chip, 1
instance = comp, \CPU1|CU|Add1~6\, CPU1|CU|Add1~6, CPU_chip, 1
instance = comp, \CPU1|CU|Add1~39\, CPU1|CU|Add1~39, CPU_chip, 1
instance = comp, \CPU1|CU|CurrSP[3]\, CPU1|CU|CurrSP[3], CPU_chip, 1
instance = comp, \CPU1|address[3]~11\, CPU1|address[3]~11, CPU_chip, 1
instance = comp, \CPU1|address[3]~12\, CPU1|address[3]~12, CPU_chip, 1
instance = comp, \CPU1|address[4]~13\, CPU1|address[4]~13, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux3~2\, CPU1|DPath|ALU1|Mux3~2, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux3~3\, CPU1|DPath|ALU1|Mux3~3, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux6~6\, CPU1|DPath|ALU1|Mux6~6, CPU_chip, 1
instance = comp, \CPU1|CU|Add0~8\, CPU1|CU|Add0~8, CPU_chip, 1
instance = comp, \CPU1|CU|Add0~10\, CPU1|CU|Add0~10, CPU_chip, 1
instance = comp, \CPU1|CU|Add0~12\, CPU1|CU|Add0~12, CPU_chip, 1
instance = comp, \CPU1|CU|Selector57~0\, CPU1|CU|Selector57~0, CPU_chip, 1
instance = comp, \CPU1|CU|CurrOffset[6]\, CPU1|CU|CurrOffset[6], CPU_chip, 1
instance = comp, \CPU1|CU|Add3~10\, CPU1|CU|Add3~10, CPU_chip, 1
instance = comp, \CPU1|CU|Add3~12\, CPU1|CU|Add3~12, CPU_chip, 1
instance = comp, \CPU1|CU|Selector9~0\, CPU1|CU|Selector9~0, CPU_chip, 1
instance = comp, \CPU1|CU|Selector9~1\, CPU1|CU|Selector9~1, CPU_chip, 1
instance = comp, \CPU1|CU|Selector9~2\, CPU1|CU|Selector9~2, CPU_chip, 1
instance = comp, \CPU1|CU|CurrPC[6]\, CPU1|CU|CurrPC[6], CPU_chip, 1
instance = comp, \Data_bus[6]~10\, Data_bus[6]~10, CPU_chip, 1
instance = comp, \Data_bus[6]~11\, Data_bus[6]~11, CPU_chip, 1
instance = comp, \CPU1|address[7]~19\, CPU1|address[7]~19, CPU_chip, 1
instance = comp, \CPU1|address[8]~21\, CPU1|address[8]~21, CPU_chip, 1
instance = comp, \CPU1|address[8]~22\, CPU1|address[8]~22, CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector6~2\, CPU1|DPath|MB|Selector6~2, CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector6~1\, CPU1|DPath|MB|Selector6~1, CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector6~3\, CPU1|DPath|MB|Selector6~3, CPU_chip, 1
instance = comp, \Data_bus[9]~31\, Data_bus[9]~31, CPU_chip, 1
instance = comp, \Data_bus[9]~32\, Data_bus[9]~32, CPU_chip, 1
instance = comp, \CPU1|CU|Add0~18\, CPU1|CU|Add0~18, CPU_chip, 1
instance = comp, \CPU1|CU|Selector6~0\, CPU1|CU|Selector6~0, CPU_chip, 1
instance = comp, \CPU1|CU|Selector6~1\, CPU1|CU|Selector6~1, CPU_chip, 1
instance = comp, \CPU1|CU|Selector6~2\, CPU1|CU|Selector6~2, CPU_chip, 1
instance = comp, \CPU1|CU|CurrPC[9]\, CPU1|CU|CurrPC[9], CPU_chip, 1
instance = comp, \CPU1|address[9]~23\, CPU1|address[9]~23, CPU_chip, 1
instance = comp, \CPU1|address[10]~26\, CPU1|address[10]~26, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R7|data[11]\, CPU1|DPath|regF|R7|data[11], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux4~1\, CPU1|DPath|regF|muxA|Mux4~1, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux4~4\, CPU1|DPath|regF|muxA|Mux4~4, CPU_chip, 1
instance = comp, \CPU1|address[11]~28\, CPU1|address[11]~28, CPU_chip, 1
instance = comp, \CPU1|CU|Selector75~0\, CPU1|CU|Selector75~0, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R5|data[4]\, CPU1|DPath|regF|R5|data[4], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R7|data[4]\, CPU1|DPath|regF|R7|data[4], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R4|data[4]\, CPU1|DPath|regF|R4|data[4], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxB|Mux11~0\, CPU1|DPath|regF|muxB|Mux11~0, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxB|Mux11~1\, CPU1|DPath|regF|muxB|Mux11~1, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R1|data[4]\, CPU1|DPath|regF|R1|data[4], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxB|Mux11~2\, CPU1|DPath|regF|muxB|Mux11~2, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxB|Mux11~3\, CPU1|DPath|regF|muxB|Mux11~3, CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector11~0\, CPU1|DPath|MB|Selector11~0, CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector11~1\, CPU1|DPath|MB|Selector11~1, CPU_chip, 1
instance = comp, \Data_bus[4]~3\, Data_bus[4]~3, CPU_chip, 1
instance = comp, \CPU1|CU|Selector43~0\, CPU1|CU|Selector43~0, CPU_chip, 1
instance = comp, \CPU1|CU|Selector32~1\, CPU1|CU|Selector32~1, CPU_chip, 1
instance = comp, \CPU1|CU|CurrIR[4]\, CPU1|CU|CurrIR[4], CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector3~2\, CPU1|DPath|MB|Selector3~2, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R2|data[12]\, CPU1|DPath|regF|R2|data[12], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R3|data[12]\, CPU1|DPath|regF|R3|data[12], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxB|Mux3~3\, CPU1|DPath|regF|muxB|Mux3~3, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R7|data[12]\, CPU1|DPath|regF|R7|data[12], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R4|data[12]~feeder\, CPU1|DPath|regF|R4|data[12]~feeder, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R4|data[12]\, CPU1|DPath|regF|R4|data[12], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxB|Mux3~0\, CPU1|DPath|regF|muxB|Mux3~0, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxB|Mux3~1\, CPU1|DPath|regF|muxB|Mux3~1, CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector3~0\, CPU1|DPath|MB|Selector3~0, CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector3~3\, CPU1|DPath|MB|Selector3~3, CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector5~1\, CPU1|DPath|MB|Selector5~1, CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector5~2\, CPU1|DPath|MB|Selector5~2, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R5|data[10]\, CPU1|DPath|regF|R5|data[10], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R7|data[10]\, CPU1|DPath|regF|R7|data[10], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxB|Mux5~1\, CPU1|DPath|regF|muxB|Mux5~1, CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector5~0\, CPU1|DPath|MB|Selector5~0, CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector5~3\, CPU1|DPath|MB|Selector5~3, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|addr|eleven|vOut~1\, CPU1|DPath|ALU1|addr|eleven|vOut~1, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|addr|eleven|vOut~0\, CPU1|DPath|ALU1|addr|eleven|vOut~0, CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector7~4\, CPU1|DPath|MB|Selector7~4, CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector7~1\, CPU1|DPath|MB|Selector7~1, CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector7~5\, CPU1|DPath|MB|Selector7~5, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R2|data[6]\, CPU1|DPath|regF|R2|data[6], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R1|data[6]\, CPU1|DPath|regF|R1|data[6], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxB|Mux9~2\, CPU1|DPath|regF|muxB|Mux9~2, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxB|Mux9~3\, CPU1|DPath|regF|muxB|Mux9~3, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R5|data[6]~feeder\, CPU1|DPath|regF|R5|data[6]~feeder, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R5|data[6]\, CPU1|DPath|regF|R5|data[6], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R4|data[6]\, CPU1|DPath|regF|R4|data[6], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|WrDec|Equal7~7\, CPU1|DPath|regF|WrDec|Equal7~7, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R6|data[6]\, CPU1|DPath|regF|R6|data[6], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxB|Mux9~0\, CPU1|DPath|regF|muxB|Mux9~0, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxB|Mux9~1\, CPU1|DPath|regF|muxB|Mux9~1, CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector9~0\, CPU1|DPath|MB|Selector9~0, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|addr|seven|vOut~1\, CPU1|DPath|ALU1|addr|seven|vOut~1, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R6|data[7]\, CPU1|DPath|regF|R6|data[7], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxB|Mux8~0\, CPU1|DPath|regF|muxB|Mux8~0, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R7|data[7]\, CPU1|DPath|regF|R7|data[7], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxB|Mux8~1\, CPU1|DPath|regF|muxB|Mux8~1, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R3|data[7]~feeder\, CPU1|DPath|regF|R3|data[7]~feeder, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R3|data[7]\, CPU1|DPath|regF|R3|data[7], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R2|data[7]\, CPU1|DPath|regF|R2|data[7], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxB|Mux8~3\, CPU1|DPath|regF|muxB|Mux8~3, CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector8~0\, CPU1|DPath|MB|Selector8~0, CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector8~1\, CPU1|DPath|MB|Selector8~1, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|addr|seven|vOut~0\, CPU1|DPath|ALU1|addr|seven|vOut~0, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R5|data[5]\, CPU1|DPath|regF|R5|data[5], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R4|data[5]\, CPU1|DPath|regF|R4|data[5], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxB|Mux10~0\, CPU1|DPath|regF|muxB|Mux10~0, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxB|Mux10~1\, CPU1|DPath|regF|muxB|Mux10~1, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R2|data[5]~feeder\, CPU1|DPath|regF|R2|data[5]~feeder, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R2|data[5]\, CPU1|DPath|regF|R2|data[5], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R1|data[5]~feeder\, CPU1|DPath|regF|R1|data[5]~feeder, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R1|data[5]\, CPU1|DPath|regF|R1|data[5], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R0|data[5]~feeder\, CPU1|DPath|regF|R0|data[5]~feeder, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R0|data[5]\, CPU1|DPath|regF|R0|data[5], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxB|Mux10~2\, CPU1|DPath|regF|muxB|Mux10~2, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxB|Mux10~3\, CPU1|DPath|regF|muxB|Mux10~3, CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector10~0\, CPU1|DPath|MB|Selector10~0, CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector10~1\, CPU1|DPath|MB|Selector10~1, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|addr|four|vOut~0\, CPU1|DPath|ALU1|addr|four|vOut~0, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|addr|four|vOut~1\, CPU1|DPath|ALU1|addr|four|vOut~1, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R6|data[0]\, CPU1|DPath|regF|R6|data[0], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R4|data[0]\, CPU1|DPath|regF|R4|data[0], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux15~0\, CPU1|DPath|regF|muxA|Mux15~0, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux15~1\, CPU1|DPath|regF|muxA|Mux15~1, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R2|data[0]\, CPU1|DPath|regF|R2|data[0], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R3|data[0]~feeder\, CPU1|DPath|regF|R3|data[0]~feeder, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R3|data[0]\, CPU1|DPath|regF|R3|data[0], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R1|data[0]\, CPU1|DPath|regF|R1|data[0], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux15~2\, CPU1|DPath|regF|muxA|Mux15~2, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux15~3\, CPU1|DPath|regF|muxA|Mux15~3, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux15~4\, CPU1|DPath|regF|muxA|Mux15~4, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|addr|two|vOut~0\, CPU1|DPath|ALU1|addr|two|vOut~0, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|addr|four|vOut~2\, CPU1|DPath|ALU1|addr|four|vOut~2, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|addr|five|vOut~0\, CPU1|DPath|ALU1|addr|five|vOut~0, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|addr|seven|vOut~2\, CPU1|DPath|ALU1|addr|seven|vOut~2, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|addr|eight|vOut~0\, CPU1|DPath|ALU1|addr|eight|vOut~0, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|addr|nine|vOut~0\, CPU1|DPath|ALU1|addr|nine|vOut~0, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|addr|eleven|vOut~2\, CPU1|DPath|ALU1|addr|eleven|vOut~2, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|addr|twelve|vOut~0\, CPU1|DPath|ALU1|addr|twelve|vOut~0, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux12~1\, CPU1|DPath|ALU1|Mux12~1, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux12~2\, CPU1|DPath|ALU1|Mux12~2, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux12~3\, CPU1|DPath|ALU1|Mux12~3, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux12~4\, CPU1|DPath|ALU1|Mux12~4, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|subt|add1|four|vOut~0\, CPU1|DPath|ALU1|subt|add1|four|vOut~0, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|subt|add1|seven|vOut~0\, CPU1|DPath|ALU1|subt|add1|seven|vOut~0, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|subt|add1|ten|vOut~0\, CPU1|DPath|ALU1|subt|add1|ten|vOut~0, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|subt|add1|eleven|vOut~0\, CPU1|DPath|ALU1|subt|add1|eleven|vOut~0, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|subt|add1|nine|vOut~0\, CPU1|DPath|ALU1|subt|add1|nine|vOut~0, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|subt|add1|eight|vOut~2\, CPU1|DPath|ALU1|subt|add1|eight|vOut~2, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|subt|add1|six|vOut~0\, CPU1|DPath|ALU1|subt|add1|six|vOut~0, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|subt|add1|three|vOut~0\, CPU1|DPath|ALU1|subt|add1|three|vOut~0, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|subt|add1|three|y\, CPU1|DPath|ALU1|subt|add1|three|y, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|subt|add2|two|vOut~2\, CPU1|DPath|ALU1|subt|add2|two|vOut~2, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|subt|add2|two|vOut~0\, CPU1|DPath|ALU1|subt|add2|two|vOut~0, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|subt|add2|three|vOut~0\, CPU1|DPath|ALU1|subt|add2|three|vOut~0, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|subt|add2|four|vOut~0\, CPU1|DPath|ALU1|subt|add2|four|vOut~0, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|subt|add2|five|vOut~0\, CPU1|DPath|ALU1|subt|add2|five|vOut~0, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|subt|add1|five|vOut~2\, CPU1|DPath|ALU1|subt|add1|five|vOut~2, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|subt|add2|six|vOut~0\, CPU1|DPath|ALU1|subt|add2|six|vOut~0, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|subt|add2|seven|vOut~0\, CPU1|DPath|ALU1|subt|add2|seven|vOut~0, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|subt|add2|eight|vOut~0\, CPU1|DPath|ALU1|subt|add2|eight|vOut~0, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|subt|add2|nine|vOut~0\, CPU1|DPath|ALU1|subt|add2|nine|vOut~0, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|subt|add2|ten|vOut~0\, CPU1|DPath|ALU1|subt|add2|ten|vOut~0, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|subt|add2|eleven|vOut~0\, CPU1|DPath|ALU1|subt|add2|eleven|vOut~0, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|subt|add2|twelve|vOut~0\, CPU1|DPath|ALU1|subt|add2|twelve|vOut~0, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|subt|add2|thirteen|y\, CPU1|DPath|ALU1|subt|add2|thirteen|y, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux12~0\, CPU1|DPath|ALU1|Mux12~0, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux12~5\, CPU1|DPath|ALU1|Mux12~5, CPU_chip, 1
instance = comp, \CPU1|DPath|MD|Selector3~0\, CPU1|DPath|MD|Selector3~0, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R5|data[12]~feeder\, CPU1|DPath|regF|R5|data[12]~feeder, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R5|data[12]\, CPU1|DPath|regF|R5|data[12], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R6|data[12]\, CPU1|DPath|regF|R6|data[12], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux3~0\, CPU1|DPath|regF|muxA|Mux3~0, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux3~1\, CPU1|DPath|regF|muxA|Mux3~1, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux3~4\, CPU1|DPath|regF|muxA|Mux3~4, CPU_chip, 1
instance = comp, \CPU1|address[12]~30\, CPU1|address[12]~30, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a42\, RAM1|altsyncram_component|auto_generated|ram_block1a42, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|address_reg_a[0]~feeder\, RAM1|altsyncram_component|auto_generated|address_reg_a[0]~feeder, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|address_reg_a[0]\, RAM1|altsyncram_component|auto_generated|address_reg_a[0], CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a10\, RAM1|altsyncram_component|auto_generated|ram_block1a10, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|mux2|result_node[10]~20\, RAM1|altsyncram_component|auto_generated|mux2|result_node[10]~20, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|mux2|result_node[10]~21\, RAM1|altsyncram_component|auto_generated|mux2|result_node[10]~21, CPU_chip, 1
instance = comp, \Data_bus[10]~33\, Data_bus[10]~33, CPU_chip, 1
instance = comp, \Data_bus[10]~35\, Data_bus[10]~35, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux10~6\, CPU1|DPath|ALU1|Mux10~6, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux10~3\, CPU1|DPath|ALU1|Mux10~3, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux10~4\, CPU1|DPath|ALU1|Mux10~4, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux10~5\, CPU1|DPath|ALU1|Mux10~5, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux10~7\, CPU1|DPath|ALU1|Mux10~7, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|subt|add2|eleven|y\, CPU1|DPath|ALU1|subt|add2|eleven|y, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux10~2\, CPU1|DPath|ALU1|Mux10~2, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux10~8\, CPU1|DPath|ALU1|Mux10~8, CPU_chip, 1
instance = comp, \CPU1|DPath|MD|Selector5~0\, CPU1|DPath|MD|Selector5~0, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R2|data[10]\, CPU1|DPath|regF|R2|data[10], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R1|data[10]\, CPU1|DPath|regF|R1|data[10], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux5~2\, CPU1|DPath|regF|muxA|Mux5~2, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux5~3\, CPU1|DPath|regF|muxA|Mux5~3, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux5~4\, CPU1|DPath|regF|muxA|Mux5~4, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux9~1\, CPU1|DPath|ALU1|Mux9~1, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux9~2\, CPU1|DPath|ALU1|Mux9~2, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux9~3\, CPU1|DPath|ALU1|Mux9~3, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux9~4\, CPU1|DPath|ALU1|Mux9~4, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|subt|add2|ten|y\, CPU1|DPath|ALU1|subt|add2|ten|y, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux9~0\, CPU1|DPath|ALU1|Mux9~0, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux9~5\, CPU1|DPath|ALU1|Mux9~5, CPU_chip, 1
instance = comp, \CPU1|DPath|MD|Selector6~0\, CPU1|DPath|MD|Selector6~0, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R3|data[9]\, CPU1|DPath|regF|R3|data[9], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R2|data[9]\, CPU1|DPath|regF|R2|data[9], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux6~3\, CPU1|DPath|regF|muxA|Mux6~3, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R5|data[9]~feeder\, CPU1|DPath|regF|R5|data[9]~feeder, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R5|data[9]\, CPU1|DPath|regF|R5|data[9], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R4|data[9]~feeder\, CPU1|DPath|regF|R4|data[9]~feeder, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R4|data[9]\, CPU1|DPath|regF|R4|data[9], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R6|data[9]\, CPU1|DPath|regF|R6|data[9], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux6~0\, CPU1|DPath|regF|muxA|Mux6~0, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux6~1\, CPU1|DPath|regF|muxA|Mux6~1, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux6~4\, CPU1|DPath|regF|muxA|Mux6~4, CPU_chip, 1
instance = comp, \CPU1|address[9]~24\, CPU1|address[9]~24, CPU_chip, 1
instance = comp, \ROM1|altsyncram_component|auto_generated|ram_block1a8\, ROM1|altsyncram_component|auto_generated|ram_block1a8, CPU_chip, 1
instance = comp, \Data_bus[8]~27\, Data_bus[8]~27, CPU_chip, 1
instance = comp, \Data_bus[8]~28\, Data_bus[8]~28, CPU_chip, 1
instance = comp, \Data_bus[8]~29\, Data_bus[8]~29, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux8~3\, CPU1|DPath|ALU1|Mux8~3, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux8~1\, CPU1|DPath|ALU1|Mux8~1, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux8~2\, CPU1|DPath|ALU1|Mux8~2, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux8~4\, CPU1|DPath|ALU1|Mux8~4, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|subt|add2|nine|y\, CPU1|DPath|ALU1|subt|add2|nine|y, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux8~0\, CPU1|DPath|ALU1|Mux8~0, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux8~5\, CPU1|DPath|ALU1|Mux8~5, CPU_chip, 1
instance = comp, \CPU1|DPath|MD|Selector7~0\, CPU1|DPath|MD|Selector7~0, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R2|data[8]~feeder\, CPU1|DPath|regF|R2|data[8]~feeder, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R2|data[8]\, CPU1|DPath|regF|R2|data[8], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R0|data[8]\, CPU1|DPath|regF|R0|data[8], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R1|data[8]\, CPU1|DPath|regF|R1|data[8], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux7~2\, CPU1|DPath|regF|muxA|Mux7~2, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux7~3\, CPU1|DPath|regF|muxA|Mux7~3, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R7|data[8]\, CPU1|DPath|regF|R7|data[8], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R4|data[8]\, CPU1|DPath|regF|R4|data[8], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux7~0\, CPU1|DPath|regF|muxA|Mux7~0, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux7~1\, CPU1|DPath|regF|muxA|Mux7~1, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux7~4\, CPU1|DPath|regF|muxA|Mux7~4, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux7~1\, CPU1|DPath|ALU1|Mux7~1, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux7~2\, CPU1|DPath|ALU1|Mux7~2, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux7~3\, CPU1|DPath|ALU1|Mux7~3, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux7~4\, CPU1|DPath|ALU1|Mux7~4, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|subt|add2|eight|y\, CPU1|DPath|ALU1|subt|add2|eight|y, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux7~0\, CPU1|DPath|ALU1|Mux7~0, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux7~5\, CPU1|DPath|ALU1|Mux7~5, CPU_chip, 1
instance = comp, \CPU1|DPath|MD|Selector8~0\, CPU1|DPath|MD|Selector8~0, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R5|data[7]~feeder\, CPU1|DPath|regF|R5|data[7]~feeder, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R5|data[7]\, CPU1|DPath|regF|R5|data[7], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R4|data[7]~feeder\, CPU1|DPath|regF|R4|data[7]~feeder, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R4|data[7]\, CPU1|DPath|regF|R4|data[7], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux8~0\, CPU1|DPath|regF|muxA|Mux8~0, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux8~1\, CPU1|DPath|regF|muxA|Mux8~1, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R1|data[7]\, CPU1|DPath|regF|R1|data[7], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux8~2\, CPU1|DPath|regF|muxA|Mux8~2, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux8~3\, CPU1|DPath|regF|muxA|Mux8~3, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux8~4\, CPU1|DPath|regF|muxA|Mux8~4, CPU_chip, 1
instance = comp, \CPU1|address[7]~20\, CPU1|address[7]~20, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a38\, RAM1|altsyncram_component|auto_generated|ram_block1a38, CPU_chip, 1
instance = comp, \CPU1|CU|Add3~24\, CPU1|CU|Add3~24, CPU_chip, 1
instance = comp, \CPU1|CU|Add3~26\, CPU1|CU|Add3~26, CPU_chip, 1
instance = comp, \CPU1|CU|Add0~20\, CPU1|CU|Add0~20, CPU_chip, 1
instance = comp, \CPU1|CU|Add0~22\, CPU1|CU|Add0~22, CPU_chip, 1
instance = comp, \CPU1|CU|Add0~24\, CPU1|CU|Add0~24, CPU_chip, 1
instance = comp, \CPU1|CU|Add0~26\, CPU1|CU|Add0~26, CPU_chip, 1
instance = comp, \CPU1|CU|Selector2~0\, CPU1|CU|Selector2~0, CPU_chip, 1
instance = comp, \CPU1|CU|Selector2~1\, CPU1|CU|Selector2~1, CPU_chip, 1
instance = comp, \CPU1|CU|Selector2~2\, CPU1|CU|Selector2~2, CPU_chip, 1
instance = comp, \CPU1|CU|CurrPC[13]\, CPU1|CU|CurrPC[13], CPU_chip, 1
instance = comp, \CPU1|address[13]~1\, CPU1|address[13]~1, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|decode3|w_anode436w[2]~4\, RAM1|altsyncram_component|auto_generated|decode3|w_anode436w[2]~4, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a22\, RAM1|altsyncram_component|auto_generated|ram_block1a22, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a6\, RAM1|altsyncram_component|auto_generated|ram_block1a6, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|mux2|result_node[6]~4\, RAM1|altsyncram_component|auto_generated|mux2|result_node[6]~4, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|mux2|result_node[6]~5\, RAM1|altsyncram_component|auto_generated|mux2|result_node[6]~5, CPU_chip, 1
instance = comp, \Data_bus[6]~9\, Data_bus[6]~9, CPU_chip, 1
instance = comp, \CPU1|CU|Selector41~0\, CPU1|CU|Selector41~0, CPU_chip, 1
instance = comp, \CPU1|CU|CurrIR[6]\, CPU1|CU|CurrIR[6], CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector9~1\, CPU1|DPath|MB|Selector9~1, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux6~3\, CPU1|DPath|ALU1|Mux6~3, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux6~4\, CPU1|DPath|ALU1|Mux6~4, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux6~5\, CPU1|DPath|ALU1|Mux6~5, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux6~7\, CPU1|DPath|ALU1|Mux6~7, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|subt|add2|seven|y\, CPU1|DPath|ALU1|subt|add2|seven|y, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux6~2\, CPU1|DPath|ALU1|Mux6~2, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux6~8\, CPU1|DPath|ALU1|Mux6~8, CPU_chip, 1
instance = comp, \CPU1|DPath|MD|Selector9~0\, CPU1|DPath|MD|Selector9~0, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R7|data[6]\, CPU1|DPath|regF|R7|data[6], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux9~0\, CPU1|DPath|regF|muxA|Mux9~0, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux9~1\, CPU1|DPath|regF|muxA|Mux9~1, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R3|data[6]~feeder\, CPU1|DPath|regF|R3|data[6]~feeder, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R3|data[6]\, CPU1|DPath|regF|R3|data[6], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux9~2\, CPU1|DPath|regF|muxA|Mux9~2, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux9~3\, CPU1|DPath|regF|muxA|Mux9~3, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux9~4\, CPU1|DPath|regF|muxA|Mux9~4, CPU_chip, 1
instance = comp, \CPU1|CU|CurrSP[6]~30\, CPU1|CU|CurrSP[6]~30, CPU_chip, 1
instance = comp, \CPU1|CU|Add1~8\, CPU1|CU|Add1~8, CPU_chip, 1
instance = comp, \CPU1|CU|Add1~12\, CPU1|CU|Add1~12, CPU_chip, 1
instance = comp, \CPU1|CU|Add1~42\, CPU1|CU|Add1~42, CPU_chip, 1
instance = comp, \CPU1|CU|CurrSP[6]\, CPU1|CU|CurrSP[6], CPU_chip, 1
instance = comp, \CPU1|address[6]~17\, CPU1|address[6]~17, CPU_chip, 1
instance = comp, \CPU1|address[6]~18\, CPU1|address[6]~18, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a5\, RAM1|altsyncram_component|auto_generated|ram_block1a5, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a37\, RAM1|altsyncram_component|auto_generated|ram_block1a37, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|mux2|result_node[5]~2\, RAM1|altsyncram_component|auto_generated|mux2|result_node[5]~2, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a53\, RAM1|altsyncram_component|auto_generated|ram_block1a53, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|mux2|result_node[5]~3\, RAM1|altsyncram_component|auto_generated|mux2|result_node[5]~3, CPU_chip, 1
instance = comp, \Data_bus[5]~6\, Data_bus[5]~6, CPU_chip, 1
instance = comp, \Data_bus[5]~8\, Data_bus[5]~8, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux5~1\, CPU1|DPath|ALU1|Mux5~1, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux5~2\, CPU1|DPath|ALU1|Mux5~2, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux5~3\, CPU1|DPath|ALU1|Mux5~3, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux5~4\, CPU1|DPath|ALU1|Mux5~4, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|subt|add2|six|y\, CPU1|DPath|ALU1|subt|add2|six|y, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux5~0\, CPU1|DPath|ALU1|Mux5~0, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux5~5\, CPU1|DPath|ALU1|Mux5~5, CPU_chip, 1
instance = comp, \CPU1|DPath|MD|Selector10~0\, CPU1|DPath|MD|Selector10~0, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R7|data[5]~feeder\, CPU1|DPath|regF|R7|data[5]~feeder, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R7|data[5]\, CPU1|DPath|regF|R7|data[5], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R6|data[5]~feeder\, CPU1|DPath|regF|R6|data[5]~feeder, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R6|data[5]\, CPU1|DPath|regF|R6|data[5], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux10~0\, CPU1|DPath|regF|muxA|Mux10~0, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux10~1\, CPU1|DPath|regF|muxA|Mux10~1, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux10~4\, CPU1|DPath|regF|muxA|Mux10~4, CPU_chip, 1
instance = comp, \CPU1|address[5]~16\, CPU1|address[5]~16, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a36\, RAM1|altsyncram_component|auto_generated|ram_block1a36, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a52\, RAM1|altsyncram_component|auto_generated|ram_block1a52, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a20\, RAM1|altsyncram_component|auto_generated|ram_block1a20, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a4\, RAM1|altsyncram_component|auto_generated|ram_block1a4, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|mux2|result_node[4]~0\, RAM1|altsyncram_component|auto_generated|mux2|result_node[4]~0, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|mux2|result_node[4]~1\, RAM1|altsyncram_component|auto_generated|mux2|result_node[4]~1, CPU_chip, 1
instance = comp, \Data_bus[4]~2\, Data_bus[4]~2, CPU_chip, 1
instance = comp, \Data_bus[4]~5\, Data_bus[4]~5, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux4~0\, CPU1|DPath|ALU1|Mux4~0, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux4~1\, CPU1|DPath|ALU1|Mux4~1, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux4~2\, CPU1|DPath|ALU1|Mux4~2, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux4~3\, CPU1|DPath|ALU1|Mux4~3, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux4~4\, CPU1|DPath|ALU1|Mux4~4, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux4~5\, CPU1|DPath|ALU1|Mux4~5, CPU_chip, 1
instance = comp, \CPU1|DPath|MD|Selector11~0\, CPU1|DPath|MD|Selector11~0, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R2|data[4]\, CPU1|DPath|regF|R2|data[4], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R3|data[4]\, CPU1|DPath|regF|R3|data[4], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux11~2\, CPU1|DPath|regF|muxA|Mux11~2, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux11~3\, CPU1|DPath|regF|muxA|Mux11~3, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R6|data[4]~feeder\, CPU1|DPath|regF|R6|data[4]~feeder, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R6|data[4]\, CPU1|DPath|regF|R6|data[4], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux11~0\, CPU1|DPath|regF|muxA|Mux11~0, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux11~1\, CPU1|DPath|regF|muxA|Mux11~1, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux11~4\, CPU1|DPath|regF|muxA|Mux11~4, CPU_chip, 1
instance = comp, \CPU1|address[4]~14\, CPU1|address[4]~14, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a33\, RAM1|altsyncram_component|auto_generated|ram_block1a33, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a1\, RAM1|altsyncram_component|auto_generated|ram_block1a1, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|mux2|result_node[1]~10\, RAM1|altsyncram_component|auto_generated|mux2|result_node[1]~10, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a17\, RAM1|altsyncram_component|auto_generated|ram_block1a17, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a49\, RAM1|altsyncram_component|auto_generated|ram_block1a49, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|mux2|result_node[1]~11\, RAM1|altsyncram_component|auto_generated|mux2|result_node[1]~11, CPU_chip, 1
instance = comp, \Data_bus[1]~18\, Data_bus[1]~18, CPU_chip, 1
instance = comp, \Data_bus[1]~20\, Data_bus[1]~20, CPU_chip, 1
instance = comp, \CPU1|CU|Selector14~1\, CPU1|CU|Selector14~1, CPU_chip, 1
instance = comp, \CPU1|CU|Selector14~2\, CPU1|CU|Selector14~2, CPU_chip, 1
instance = comp, \CPU1|CU|CurrPC[1]\, CPU1|CU|CurrPC[1], CPU_chip, 1
instance = comp, \CPU1|CU|Add3~0\, CPU1|CU|Add3~0, CPU_chip, 1
instance = comp, \CPU1|CU|Add3~4\, CPU1|CU|Add3~4, CPU_chip, 1
instance = comp, \CPU1|CU|Add0~4\, CPU1|CU|Add0~4, CPU_chip, 1
instance = comp, \CPU1|CU|Selector13~0\, CPU1|CU|Selector13~0, CPU_chip, 1
instance = comp, \CPU1|CU|Selector13~1\, CPU1|CU|Selector13~1, CPU_chip, 1
instance = comp, \CPU1|CU|Selector13~2\, CPU1|CU|Selector13~2, CPU_chip, 1
instance = comp, \CPU1|CU|CurrPC[2]\, CPU1|CU|CurrPC[2], CPU_chip, 1
instance = comp, \CPU1|CU|Add3~8\, CPU1|CU|Add3~8, CPU_chip, 1
instance = comp, \CPU1|CU|Selector11~0\, CPU1|CU|Selector11~0, CPU_chip, 1
instance = comp, \CPU1|CU|Selector11~1\, CPU1|CU|Selector11~1, CPU_chip, 1
instance = comp, \CPU1|CU|Selector11~2\, CPU1|CU|Selector11~2, CPU_chip, 1
instance = comp, \CPU1|CU|CurrPC[4]\, CPU1|CU|CurrPC[4], CPU_chip, 1
instance = comp, \CPU1|CU|Selector10~0\, CPU1|CU|Selector10~0, CPU_chip, 1
instance = comp, \CPU1|CU|Selector10~1\, CPU1|CU|Selector10~1, CPU_chip, 1
instance = comp, \CPU1|CU|Selector10~2\, CPU1|CU|Selector10~2, CPU_chip, 1
instance = comp, \CPU1|CU|CurrPC[5]\, CPU1|CU|CurrPC[5], CPU_chip, 1
instance = comp, \Data_bus[5]~7\, Data_bus[5]~7, CPU_chip, 1
instance = comp, \CPU1|CU|Selector42~0\, CPU1|CU|Selector42~0, CPU_chip, 1
instance = comp, \CPU1|CU|CurrIR[5]\, CPU1|CU|CurrIR[5], CPU_chip, 1
instance = comp, \CPU1|CU|Selector80~1\, CPU1|CU|Selector80~1, CPU_chip, 1
instance = comp, \CPU1|CU|Selector80~2\, CPU1|CU|Selector80~2, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux13~0\, CPU1|DPath|regF|muxA|Mux13~0, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux13~1\, CPU1|DPath|regF|muxA|Mux13~1, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R3|data[2]~feeder\, CPU1|DPath|regF|R3|data[2]~feeder, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R3|data[2]\, CPU1|DPath|regF|R3|data[2], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R1|data[2]\, CPU1|DPath|regF|R1|data[2], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux13~2\, CPU1|DPath|regF|muxA|Mux13~2, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux13~3\, CPU1|DPath|regF|muxA|Mux13~3, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux13~4\, CPU1|DPath|regF|muxA|Mux13~4, CPU_chip, 1
instance = comp, \CPU1|address[2]~10\, CPU1|address[2]~10, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a61\, RAM1|altsyncram_component|auto_generated|ram_block1a61, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a29\, RAM1|altsyncram_component|auto_generated|ram_block1a29, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a13\, RAM1|altsyncram_component|auto_generated|ram_block1a13, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|mux2|result_node[13]~26\, RAM1|altsyncram_component|auto_generated|mux2|result_node[13]~26, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|mux2|result_node[13]~27\, RAM1|altsyncram_component|auto_generated|mux2|result_node[13]~27, CPU_chip, 1
instance = comp, \Data_bus[13]~42\, Data_bus[13]~42, CPU_chip, 1
instance = comp, \CPU1|CU|Selector34~0\, CPU1|CU|Selector34~0, CPU_chip, 1
instance = comp, \CPU1|CU|CurrIR[13]\, CPU1|CU|CurrIR[13], CPU_chip, 1
instance = comp, \CPU1|CU|Selector79~0\, CPU1|CU|Selector79~0, CPU_chip, 1
instance = comp, \CPU1|CU|Selector79~1\, CPU1|CU|Selector79~1, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R5|data[14]\, CPU1|DPath|regF|R5|data[14], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R6|data[14]\, CPU1|DPath|regF|R6|data[14], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux1~0\, CPU1|DPath|regF|muxA|Mux1~0, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R7|data[14]\, CPU1|DPath|regF|R7|data[14], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux1~1\, CPU1|DPath|regF|muxA|Mux1~1, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux1~4\, CPU1|DPath|regF|muxA|Mux1~4, CPU_chip, 1
instance = comp, \CPU1|address[14]~29\, CPU1|address[14]~29, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|address_reg_a[1]~feeder\, RAM1|altsyncram_component|auto_generated|address_reg_a[1]~feeder, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|address_reg_a[1]\, RAM1|altsyncram_component|auto_generated|address_reg_a[1], CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a34\, RAM1|altsyncram_component|auto_generated|ram_block1a34, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a18\, RAM1|altsyncram_component|auto_generated|ram_block1a18, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a2\, RAM1|altsyncram_component|auto_generated|ram_block1a2, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|mux2|result_node[2]~12\, RAM1|altsyncram_component|auto_generated|mux2|result_node[2]~12, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|mux2|result_node[2]~13\, RAM1|altsyncram_component|auto_generated|mux2|result_node[2]~13, CPU_chip, 1
instance = comp, \Data_bus[2]~21\, Data_bus[2]~21, CPU_chip, 1
instance = comp, \Data_bus[2]~23\, Data_bus[2]~23, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|subt|add2|three|y\, CPU1|DPath|ALU1|subt|add2|three|y, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux2~0\, CPU1|DPath|ALU1|Mux2~0, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux2~1\, CPU1|DPath|ALU1|Mux2~1, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux2~2\, CPU1|DPath|ALU1|Mux2~2, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux2~3\, CPU1|DPath|ALU1|Mux2~3, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux2~4\, CPU1|DPath|ALU1|Mux2~4, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux2~5\, CPU1|DPath|ALU1|Mux2~5, CPU_chip, 1
instance = comp, \CPU1|DPath|MD|Selector13~0\, CPU1|DPath|MD|Selector13~0, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R5|data[2]\, CPU1|DPath|regF|R5|data[2], CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector13~3\, CPU1|DPath|MB|Selector13~3, CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector13~5\, CPU1|DPath|MB|Selector13~5, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R0|data[2]\, CPU1|DPath|regF|R0|data[2], CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector13~0\, CPU1|DPath|MB|Selector13~0, CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector13~1\, CPU1|DPath|MB|Selector13~1, CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector13~2\, CPU1|DPath|MB|Selector13~2, CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector13~7\, CPU1|DPath|MB|Selector13~7, CPU_chip, 1
instance = comp, \Data_bus[2]~22\, Data_bus[2]~22, CPU_chip, 1
instance = comp, \CPU1|CU|Selector45~0\, CPU1|CU|Selector45~0, CPU_chip, 1
instance = comp, \CPU1|CU|CurrIR[2]\, CPU1|CU|CurrIR[2], CPU_chip, 1
instance = comp, \CPU1|CU|Selector83~0\, CPU1|CU|Selector83~0, CPU_chip, 1
instance = comp, \CPU1|CU|Selector83~1\, CPU1|CU|Selector83~1, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxB|Mux2~2\, CPU1|DPath|regF|muxB|Mux2~2, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxB|Mux2~3\, CPU1|DPath|regF|muxB|Mux2~3, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R4|data[13]~feeder\, CPU1|DPath|regF|R4|data[13]~feeder, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R4|data[13]\, CPU1|DPath|regF|R4|data[13], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxB|Mux2~0\, CPU1|DPath|regF|muxB|Mux2~0, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxB|Mux2~1\, CPU1|DPath|regF|muxB|Mux2~1, CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector2~0\, CPU1|DPath|MB|Selector2~0, CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector2~3\, CPU1|DPath|MB|Selector2~3, CPU_chip, 1
instance = comp, \Data_bus[13]~43\, Data_bus[13]~43, CPU_chip, 1
instance = comp, \Data_bus[13]~44\, Data_bus[13]~44, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux13~6\, CPU1|DPath|ALU1|Mux13~6, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux13~3\, CPU1|DPath|ALU1|Mux13~3, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux13~4\, CPU1|DPath|ALU1|Mux13~4, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux13~5\, CPU1|DPath|ALU1|Mux13~5, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux13~7\, CPU1|DPath|ALU1|Mux13~7, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|addr|fourteen|vOut~0\, CPU1|DPath|ALU1|addr|fourteen|vOut~0, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|subt|add1|twelve|vOut~0\, CPU1|DPath|ALU1|subt|add1|twelve|vOut~0, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|subt|add2|thirteen|vOut~0\, CPU1|DPath|ALU1|subt|add2|thirteen|vOut~0, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|subt|add2|fourteen|y\, CPU1|DPath|ALU1|subt|add2|fourteen|y, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux13~2\, CPU1|DPath|ALU1|Mux13~2, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux13~8\, CPU1|DPath|ALU1|Mux13~8, CPU_chip, 1
instance = comp, \CPU1|DPath|MD|Selector2~0\, CPU1|DPath|MD|Selector2~0, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R5|data[13]~feeder\, CPU1|DPath|regF|R5|data[13]~feeder, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R5|data[13]\, CPU1|DPath|regF|R5|data[13], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R6|data[13]\, CPU1|DPath|regF|R6|data[13], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux2~0\, CPU1|DPath|regF|muxA|Mux2~0, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux2~1\, CPU1|DPath|regF|muxA|Mux2~1, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux2~4\, CPU1|DPath|regF|muxA|Mux2~4, CPU_chip, 1
instance = comp, \CPU1|address[13]~2\, CPU1|address[13]~2, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|decode3|w_anode452w[2]~0\, RAM1|altsyncram_component|auto_generated|decode3|w_anode452w[2]~0, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a59\, RAM1|altsyncram_component|auto_generated|ram_block1a59, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a27\, RAM1|altsyncram_component|auto_generated|ram_block1a27, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a43\, RAM1|altsyncram_component|auto_generated|ram_block1a43, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a11\, RAM1|altsyncram_component|auto_generated|ram_block1a11, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|mux2|result_node[11]~22\, RAM1|altsyncram_component|auto_generated|mux2|result_node[11]~22, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|mux2|result_node[11]~23\, RAM1|altsyncram_component|auto_generated|mux2|result_node[11]~23, CPU_chip, 1
instance = comp, \Data_bus[11]~36\, Data_bus[11]~36, CPU_chip, 1
instance = comp, \Data_bus[11]~38\, Data_bus[11]~38, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|subt|add2|twelve|y\, CPU1|DPath|ALU1|subt|add2|twelve|y, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux11~0\, CPU1|DPath|ALU1|Mux11~0, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux11~1\, CPU1|DPath|ALU1|Mux11~1, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux11~2\, CPU1|DPath|ALU1|Mux11~2, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux11~3\, CPU1|DPath|ALU1|Mux11~3, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux11~4\, CPU1|DPath|ALU1|Mux11~4, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux11~5\, CPU1|DPath|ALU1|Mux11~5, CPU_chip, 1
instance = comp, \CPU1|DPath|MD|Selector4~0\, CPU1|DPath|MD|Selector4~0, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R5|data[11]\, CPU1|DPath|regF|R5|data[11], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxB|Mux4~1\, CPU1|DPath|regF|muxB|Mux4~1, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R3|data[11]\, CPU1|DPath|regF|R3|data[11], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R0|data[11]\, CPU1|DPath|regF|R0|data[11], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxB|Mux4~2\, CPU1|DPath|regF|muxB|Mux4~2, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxB|Mux4~3\, CPU1|DPath|regF|muxB|Mux4~3, CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector4~0\, CPU1|DPath|MB|Selector4~0, CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector4~3\, CPU1|DPath|MB|Selector4~3, CPU_chip, 1
instance = comp, \Data_bus[11]~37\, Data_bus[11]~37, CPU_chip, 1
instance = comp, \CPU1|CU|Selector36~0\, CPU1|CU|Selector36~0, CPU_chip, 1
instance = comp, \CPU1|CU|CurrIR[11]\, CPU1|CU|CurrIR[11], CPU_chip, 1
instance = comp, \CPU1|CU|Selector4~0\, CPU1|CU|Selector4~0, CPU_chip, 1
instance = comp, \CPU1|CU|Add3~16\, CPU1|CU|Add3~16, CPU_chip, 1
instance = comp, \CPU1|CU|Add3~22\, CPU1|CU|Add3~22, CPU_chip, 1
instance = comp, \CPU1|CU|Selector4~1\, CPU1|CU|Selector4~1, CPU_chip, 1
instance = comp, \CPU1|CU|Selector4~2\, CPU1|CU|Selector4~2, CPU_chip, 1
instance = comp, \CPU1|CU|CurrPC[11]\, CPU1|CU|CurrPC[11], CPU_chip, 1
instance = comp, \CPU1|CU|Selector3~0\, CPU1|CU|Selector3~0, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a60\, RAM1|altsyncram_component|auto_generated|ram_block1a60, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a28\, RAM1|altsyncram_component|auto_generated|ram_block1a28, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a12\, RAM1|altsyncram_component|auto_generated|ram_block1a12, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|mux2|result_node[12]~24\, RAM1|altsyncram_component|auto_generated|mux2|result_node[12]~24, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|mux2|result_node[12]~25\, RAM1|altsyncram_component|auto_generated|mux2|result_node[12]~25, CPU_chip, 1
instance = comp, \Data_bus[12]~39\, Data_bus[12]~39, CPU_chip, 1
instance = comp, \Data_bus[12]~41\, Data_bus[12]~41, CPU_chip, 1
instance = comp, \CPU1|CU|Selector3~1\, CPU1|CU|Selector3~1, CPU_chip, 1
instance = comp, \CPU1|CU|Selector3~2\, CPU1|CU|Selector3~2, CPU_chip, 1
instance = comp, \CPU1|CU|CurrPC[12]\, CPU1|CU|CurrPC[12], CPU_chip, 1
instance = comp, \Data_bus[12]~40\, Data_bus[12]~40, CPU_chip, 1
instance = comp, \CPU1|CU|Selector35~0\, CPU1|CU|Selector35~0, CPU_chip, 1
instance = comp, \CPU1|CU|CurrIR[12]\, CPU1|CU|CurrIR[12], CPU_chip, 1
instance = comp, \CPU1|CU|Selector73~1\, CPU1|CU|Selector73~1, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|WrDec|Equal7~4\, CPU1|DPath|regF|WrDec|Equal7~4, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R2|data[1]\, CPU1|DPath|regF|R2|data[1], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R1|data[1]\, CPU1|DPath|regF|R1|data[1], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxB|Mux14~2\, CPU1|DPath|regF|muxB|Mux14~2, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxB|Mux14~3\, CPU1|DPath|regF|muxB|Mux14~3, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R7|data[1]\, CPU1|DPath|regF|R7|data[1], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R4|data[1]\, CPU1|DPath|regF|R4|data[1], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxB|Mux14~0\, CPU1|DPath|regF|muxB|Mux14~0, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxB|Mux14~1\, CPU1|DPath|regF|muxB|Mux14~1, CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector14~3\, CPU1|DPath|MB|Selector14~3, CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector14~4\, CPU1|DPath|MB|Selector14~4, CPU_chip, 1
instance = comp, \Data_bus[1]~19\, Data_bus[1]~19, CPU_chip, 1
instance = comp, \CPU1|CU|Selector46~0\, CPU1|CU|Selector46~0, CPU_chip, 1
instance = comp, \CPU1|CU|CurrIR[1]\, CPU1|CU|CurrIR[1], CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux1~0\, CPU1|DPath|ALU1|Mux1~0, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux1~1\, CPU1|DPath|ALU1|Mux1~1, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux1~2\, CPU1|DPath|ALU1|Mux1~2, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux1~3\, CPU1|DPath|ALU1|Mux1~3, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux1~5\, CPU1|DPath|ALU1|Mux1~5, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux1~6\, CPU1|DPath|ALU1|Mux1~6, CPU_chip, 1
instance = comp, \CPU1|DPath|MD|Selector14~0\, CPU1|DPath|MD|Selector14~0, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R5|data[1]\, CPU1|DPath|regF|R5|data[1], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux14~0\, CPU1|DPath|regF|muxA|Mux14~0, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux14~1\, CPU1|DPath|regF|muxA|Mux14~1, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R3|data[1]\, CPU1|DPath|regF|R3|data[1], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux14~2\, CPU1|DPath|regF|muxA|Mux14~2, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux14~3\, CPU1|DPath|regF|muxA|Mux14~3, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux14~4\, CPU1|DPath|regF|muxA|Mux14~4, CPU_chip, 1
instance = comp, \CPU1|address[1]~8\, CPU1|address[1]~8, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a25\, RAM1|altsyncram_component|auto_generated|ram_block1a25, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a57\, RAM1|altsyncram_component|auto_generated|ram_block1a57, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a41\, RAM1|altsyncram_component|auto_generated|ram_block1a41, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a9\, RAM1|altsyncram_component|auto_generated|ram_block1a9, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|mux2|result_node[9]~18\, RAM1|altsyncram_component|auto_generated|mux2|result_node[9]~18, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|mux2|result_node[9]~19\, RAM1|altsyncram_component|auto_generated|mux2|result_node[9]~19, CPU_chip, 1
instance = comp, \Data_bus[9]~30\, Data_bus[9]~30, CPU_chip, 1
instance = comp, \CPU1|CU|Selector38~0\, CPU1|CU|Selector38~0, CPU_chip, 1
instance = comp, \CPU1|CU|CurrIR[9]\, CPU1|CU|CurrIR[9], CPU_chip, 1
instance = comp, \CPU1|CU|Selector76~0\, CPU1|CU|Selector76~0, CPU_chip, 1
instance = comp, \CPU1|CU|Selector71~0\, CPU1|CU|Selector71~0, CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector14~5\, CPU1|DPath|MB|Selector14~5, CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector15~6\, CPU1|DPath|MB|Selector15~6, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R5|data[0]~feeder\, CPU1|DPath|regF|R5|data[0]~feeder, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R5|data[0]\, CPU1|DPath|regF|R5|data[0], CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector15~3\, CPU1|DPath|MB|Selector15~3, CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector15~4\, CPU1|DPath|MB|Selector15~4, CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector15~5\, CPU1|DPath|MB|Selector15~5, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R0|data[0]\, CPU1|DPath|regF|R0|data[0], CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector15~0\, CPU1|DPath|MB|Selector15~0, CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector15~1\, CPU1|DPath|MB|Selector15~1, CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector15~2\, CPU1|DPath|MB|Selector15~2, CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector15~7\, CPU1|DPath|MB|Selector15~7, CPU_chip, 1
instance = comp, \Data_bus[0]~16\, Data_bus[0]~16, CPU_chip, 1
instance = comp, \CPU1|CU|Selector47~0\, CPU1|CU|Selector47~0, CPU_chip, 1
instance = comp, \CPU1|CU|CurrIR[0]\, CPU1|CU|CurrIR[0], CPU_chip, 1
instance = comp, \CPU1|CU|Selector63~0\, CPU1|CU|Selector63~0, CPU_chip, 1
instance = comp, \CPU1|CU|CurrOffset[0]\, CPU1|CU|CurrOffset[0], CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a32\, RAM1|altsyncram_component|auto_generated|ram_block1a32, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a0\, RAM1|altsyncram_component|auto_generated|ram_block1a0, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a16\, RAM1|altsyncram_component|auto_generated|ram_block1a16, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|mux2|result_node[0]~8\, RAM1|altsyncram_component|auto_generated|mux2|result_node[0]~8, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a48\, RAM1|altsyncram_component|auto_generated|ram_block1a48, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|mux2|result_node[0]~9\, RAM1|altsyncram_component|auto_generated|mux2|result_node[0]~9, CPU_chip, 1
instance = comp, \Data_bus[0]~15\, Data_bus[0]~15, CPU_chip, 1
instance = comp, \Data_bus[0]~17\, Data_bus[0]~17, CPU_chip, 1
instance = comp, \CPU1|CU|Selector15~0\, CPU1|CU|Selector15~0, CPU_chip, 1
instance = comp, \CPU1|CU|Selector15~1\, CPU1|CU|Selector15~1, CPU_chip, 1
instance = comp, \CPU1|CU|Selector15~2\, CPU1|CU|Selector15~2, CPU_chip, 1
instance = comp, \CPU1|CU|CurrPC[0]\, CPU1|CU|CurrPC[0], CPU_chip, 1
instance = comp, \CPU1|address[0]~5\, CPU1|address[0]~5, CPU_chip, 1
instance = comp, \CPU1|address[0]~6\, CPU1|address[0]~6, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a46\, RAM1|altsyncram_component|auto_generated|ram_block1a46, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a14\, RAM1|altsyncram_component|auto_generated|ram_block1a14, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|mux2|result_node[14]~28\, RAM1|altsyncram_component|auto_generated|mux2|result_node[14]~28, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|mux2|result_node[14]~29\, RAM1|altsyncram_component|auto_generated|mux2|result_node[14]~29, CPU_chip, 1
instance = comp, \Data_bus[14]~45\, Data_bus[14]~45, CPU_chip, 1
instance = comp, \Data_bus[14]~47\, Data_bus[14]~47, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|subt|add1|thirteen|vOut~0\, CPU1|DPath|ALU1|subt|add1|thirteen|vOut~0, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|subt|add1|fourteen|vOut~0\, CPU1|DPath|ALU1|subt|add1|fourteen|vOut~0, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux14~6\, CPU1|DPath|ALU1|Mux14~6, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux14~7\, CPU1|DPath|ALU1|Mux14~7, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|subt|add2|fourteen|vOut~0\, CPU1|DPath|ALU1|subt|add2|fourteen|vOut~0, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux14~8\, CPU1|DPath|ALU1|Mux14~8, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux15~3\, CPU1|DPath|ALU1|Mux15~3, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R5|data[15]\, CPU1|DPath|regF|R5|data[15], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R6|data[15]\, CPU1|DPath|regF|R6|data[15], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R4|data[15]\, CPU1|DPath|regF|R4|data[15], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux0~0\, CPU1|DPath|regF|muxA|Mux0~0, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux0~1\, CPU1|DPath|regF|muxA|Mux0~1, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux15~6\, CPU1|DPath|ALU1|Mux15~6, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R2|data[14]\, CPU1|DPath|regF|R2|data[14], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux1~2\, CPU1|DPath|regF|muxA|Mux1~2, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux1~3\, CPU1|DPath|regF|muxA|Mux1~3, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux15~5\, CPU1|DPath|ALU1|Mux15~5, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux15~7\, CPU1|DPath|ALU1|Mux15~7, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|addr|fourteen|vOut~1\, CPU1|DPath|ALU1|addr|fourteen|vOut~1, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|addr|fourteen|vOut~2\, CPU1|DPath|ALU1|addr|fourteen|vOut~2, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|addr|fifteen|vOut~0\, CPU1|DPath|ALU1|addr|fifteen|vOut~0, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux15~8\, CPU1|DPath|ALU1|Mux15~8, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux15~4\, CPU1|DPath|ALU1|Mux15~4, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux15~9\, CPU1|DPath|ALU1|Mux15~9, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux15~11\, CPU1|DPath|ALU1|Mux15~11, CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector0~1\, CPU1|DPath|MB|Selector0~1, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|subt|add2|sixteen|y~0\, CPU1|DPath|ALU1|subt|add2|sixteen|y~0, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|subt|add2|fifteen|vOut~0\, CPU1|DPath|ALU1|subt|add2|fifteen|vOut~0, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|subt|add2|sixteen|y\, CPU1|DPath|ALU1|subt|add2|sixteen|y, CPU_chip, 1
instance = comp, \CPU1|DPath|MD|Selector0~1\, CPU1|DPath|MD|Selector0~1, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R2|data[15]\, CPU1|DPath|regF|R2|data[15], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R0|data[15]~feeder\, CPU1|DPath|regF|R0|data[15]~feeder, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R0|data[15]\, CPU1|DPath|regF|R0|data[15], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux0~2\, CPU1|DPath|regF|muxA|Mux0~2, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux0~3\, CPU1|DPath|regF|muxA|Mux0~3, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxA|Mux0~4\, CPU1|DPath|regF|muxA|Mux0~4, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux14~2\, CPU1|DPath|ALU1|Mux14~2, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux14~3\, CPU1|DPath|ALU1|Mux14~3, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux14~4\, CPU1|DPath|ALU1|Mux14~4, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux14~5\, CPU1|DPath|ALU1|Mux14~5, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux14~9\, CPU1|DPath|ALU1|Mux14~9, CPU_chip, 1
instance = comp, \CPU1|DPath|MD|Selector1~0\, CPU1|DPath|MD|Selector1~0, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R0|data[14]\, CPU1|DPath|regF|R0|data[14], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxB|Mux1~2\, CPU1|DPath|regF|muxB|Mux1~2, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R3|data[14]\, CPU1|DPath|regF|R3|data[14], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxB|Mux1~3\, CPU1|DPath|regF|muxB|Mux1~3, CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector1~0\, CPU1|DPath|MB|Selector1~0, CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector1~2\, CPU1|DPath|MB|Selector1~2, CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector1~3\, CPU1|DPath|MB|Selector1~3, CPU_chip, 1
instance = comp, \CPU1|CU|Selector1~0\, CPU1|CU|Selector1~0, CPU_chip, 1
instance = comp, \CPU1|CU|Selector1~1\, CPU1|CU|Selector1~1, CPU_chip, 1
instance = comp, \CPU1|CU|Selector1~2\, CPU1|CU|Selector1~2, CPU_chip, 1
instance = comp, \CPU1|CU|CurrPC[14]\, CPU1|CU|CurrPC[14], CPU_chip, 1
instance = comp, \Data_bus[14]~46\, Data_bus[14]~46, CPU_chip, 1
instance = comp, \CPU1|CU|Selector33~0\, CPU1|CU|Selector33~0, CPU_chip, 1
instance = comp, \CPU1|CU|CurrIR[14]\, CPU1|CU|CurrIR[14], CPU_chip, 1
instance = comp, \CPU1|CU|NextOp~7\, CPU1|CU|NextOp~7, CPU_chip, 1
instance = comp, \CPU1|CU|CurrOp.bn\, CPU1|CU|CurrOp.bn, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux15~10\, CPU1|DPath|ALU1|Mux15~10, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|subt|add2|four|y\, CPU1|DPath|ALU1|subt|add2|four|y, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux3~4\, CPU1|DPath|ALU1|Mux3~4, CPU_chip, 1
instance = comp, \CPU1|DPath|ALU1|Mux3~10\, CPU1|DPath|ALU1|Mux3~10, CPU_chip, 1
instance = comp, \CPU1|CU|Selector65~2\, CPU1|CU|Selector65~2, CPU_chip, 1
instance = comp, \CPU1|CU|Selector65~3\, CPU1|CU|Selector65~3, CPU_chip, 1
instance = comp, \CPU1|CU|Selector65~4\, CPU1|CU|Selector65~4, CPU_chip, 1
instance = comp, \CPU1|CU|Selector65~5\, CPU1|CU|Selector65~5, CPU_chip, 1
instance = comp, \CPU1|CU|Selector65~6\, CPU1|CU|Selector65~6, CPU_chip, 1
instance = comp, \CPU1|CU|Selector65~7\, CPU1|CU|Selector65~7, CPU_chip, 1
instance = comp, \CPU1|CU|CurrStatus[0]\, CPU1|CU|CurrStatus[0], CPU_chip, 1
instance = comp, \CPU1|CU|NextOp~6\, CPU1|CU|NextOp~6, CPU_chip, 1
instance = comp, \CPU1|CU|CurrOp.bz\, CPU1|CU|CurrOp.bz, CPU_chip, 1
instance = comp, \CPU1|CU|CurrPC[14]~2\, CPU1|CU|CurrPC[14]~2, CPU_chip, 1
instance = comp, \CPU1|CU|NextOp~10\, CPU1|CU|NextOp~10, CPU_chip, 1
instance = comp, \CPU1|CU|CurrOp.ba\, CPU1|CU|CurrOp.ba, CPU_chip, 1
instance = comp, \CPU1|CU|CurrPC[14]~9\, CPU1|CU|CurrPC[14]~9, CPU_chip, 1
instance = comp, \CPU1|CU|CurrPC[14]~5\, CPU1|CU|CurrPC[14]~5, CPU_chip, 1
instance = comp, \CPU1|CU|Selector0~0\, CPU1|CU|Selector0~0, CPU_chip, 1
instance = comp, \CPU1|CU|CurrPC[14]~7\, CPU1|CU|CurrPC[14]~7, CPU_chip, 1
instance = comp, \CPU1|CU|Selector8~0\, CPU1|CU|Selector8~0, CPU_chip, 1
instance = comp, \Data_bus[7]~14\, Data_bus[7]~14, CPU_chip, 1
instance = comp, \CPU1|CU|Selector8~1\, CPU1|CU|Selector8~1, CPU_chip, 1
instance = comp, \CPU1|CU|Selector8~2\, CPU1|CU|Selector8~2, CPU_chip, 1
instance = comp, \CPU1|CU|CurrPC[7]\, CPU1|CU|CurrPC[7], CPU_chip, 1
instance = comp, \CPU1|CU|Selector7~0\, CPU1|CU|Selector7~0, CPU_chip, 1
instance = comp, \CPU1|CU|Selector7~1\, CPU1|CU|Selector7~1, CPU_chip, 1
instance = comp, \CPU1|CU|Selector7~2\, CPU1|CU|Selector7~2, CPU_chip, 1
instance = comp, \CPU1|CU|CurrPC[8]\, CPU1|CU|CurrPC[8], CPU_chip, 1
instance = comp, \CPU1|CU|Selector5~0\, CPU1|CU|Selector5~0, CPU_chip, 1
instance = comp, \CPU1|CU|Selector5~1\, CPU1|CU|Selector5~1, CPU_chip, 1
instance = comp, \CPU1|CU|Selector5~2\, CPU1|CU|Selector5~2, CPU_chip, 1
instance = comp, \CPU1|CU|CurrPC[10]\, CPU1|CU|CurrPC[10], CPU_chip, 1
instance = comp, \Data_bus[10]~34\, Data_bus[10]~34, CPU_chip, 1
instance = comp, \CPU1|CU|Selector37~0\, CPU1|CU|Selector37~0, CPU_chip, 1
instance = comp, \CPU1|CU|CurrIR[10]\, CPU1|CU|CurrIR[10], CPU_chip, 1
instance = comp, \CPU1|CU|CurrSP[3]~17\, CPU1|CU|CurrSP[3]~17, CPU_chip, 1
instance = comp, \CPU1|CU|CurrSP[3]~48\, CPU1|CU|CurrSP[3]~48, CPU_chip, 1
instance = comp, \CPU1|CU|CurrSP[3]~49\, CPU1|CU|CurrSP[3]~49, CPU_chip, 1
instance = comp, \CPU1|CU|CurrSP[0]\, CPU1|CU|CurrSP[0], CPU_chip, 1
instance = comp, \CPU1|CU|CurrSP[1]~20\, CPU1|CU|CurrSP[1]~20, CPU_chip, 1
instance = comp, \CPU1|CU|Add1~37\, CPU1|CU|Add1~37, CPU_chip, 1
instance = comp, \CPU1|CU|CurrSP[1]\, CPU1|CU|CurrSP[1], CPU_chip, 1
instance = comp, \CPU1|CU|CurrSP[2]~22\, CPU1|CU|CurrSP[2]~22, CPU_chip, 1
instance = comp, \CPU1|CU|Add1~38\, CPU1|CU|Add1~38, CPU_chip, 1
instance = comp, \CPU1|CU|CurrSP[2]\, CPU1|CU|CurrSP[2], CPU_chip, 1
instance = comp, \CPU1|CU|CurrSP[4]~26\, CPU1|CU|CurrSP[4]~26, CPU_chip, 1
instance = comp, \CPU1|CU|Add1~40\, CPU1|CU|Add1~40, CPU_chip, 1
instance = comp, \CPU1|CU|CurrSP[4]\, CPU1|CU|CurrSP[4], CPU_chip, 1
instance = comp, \CPU1|CU|CurrSP[7]~32\, CPU1|CU|CurrSP[7]~32, CPU_chip, 1
instance = comp, \CPU1|CU|Add1~14\, CPU1|CU|Add1~14, CPU_chip, 1
instance = comp, \CPU1|CU|Add1~43\, CPU1|CU|Add1~43, CPU_chip, 1
instance = comp, \CPU1|CU|CurrSP[7]\, CPU1|CU|CurrSP[7], CPU_chip, 1
instance = comp, \CPU1|CU|CurrSP[8]~34\, CPU1|CU|CurrSP[8]~34, CPU_chip, 1
instance = comp, \CPU1|CU|Add1~16\, CPU1|CU|Add1~16, CPU_chip, 1
instance = comp, \CPU1|CU|Add1~44\, CPU1|CU|Add1~44, CPU_chip, 1
instance = comp, \CPU1|CU|CurrSP[8]\, CPU1|CU|CurrSP[8], CPU_chip, 1
instance = comp, \CPU1|CU|CurrSP[9]~36\, CPU1|CU|CurrSP[9]~36, CPU_chip, 1
instance = comp, \CPU1|CU|Add1~18\, CPU1|CU|Add1~18, CPU_chip, 1
instance = comp, \CPU1|CU|Add1~45\, CPU1|CU|Add1~45, CPU_chip, 1
instance = comp, \CPU1|CU|CurrSP[9]\, CPU1|CU|CurrSP[9], CPU_chip, 1
instance = comp, \CPU1|CU|CurrSP[10]~38\, CPU1|CU|CurrSP[10]~38, CPU_chip, 1
instance = comp, \CPU1|CU|Add1~20\, CPU1|CU|Add1~20, CPU_chip, 1
instance = comp, \CPU1|CU|Add1~46\, CPU1|CU|Add1~46, CPU_chip, 1
instance = comp, \CPU1|CU|CurrSP[10]\, CPU1|CU|CurrSP[10], CPU_chip, 1
instance = comp, \CPU1|CU|CurrSP[11]~40\, CPU1|CU|CurrSP[11]~40, CPU_chip, 1
instance = comp, \CPU1|CU|CurrSP[12]~42\, CPU1|CU|CurrSP[12]~42, CPU_chip, 1
instance = comp, \CPU1|CU|Add1~22\, CPU1|CU|Add1~22, CPU_chip, 1
instance = comp, \CPU1|CU|Add1~47\, CPU1|CU|Add1~47, CPU_chip, 1
instance = comp, \CPU1|CU|CurrSP[11]\, CPU1|CU|CurrSP[11], CPU_chip, 1
instance = comp, \CPU1|CU|Add1~24\, CPU1|CU|Add1~24, CPU_chip, 1
instance = comp, \CPU1|CU|Add1~32\, CPU1|CU|Add1~32, CPU_chip, 1
instance = comp, \CPU1|CU|CurrSP[12]\, CPU1|CU|CurrSP[12], CPU_chip, 1
instance = comp, \CPU1|CU|CurrSP[13]~44\, CPU1|CU|CurrSP[13]~44, CPU_chip, 1
instance = comp, \CPU1|CU|Add1~26\, CPU1|CU|Add1~26, CPU_chip, 1
instance = comp, \CPU1|CU|Add1~31\, CPU1|CU|Add1~31, CPU_chip, 1
instance = comp, \CPU1|CU|CurrSP[13]\, CPU1|CU|CurrSP[13], CPU_chip, 1
instance = comp, \CPU1|CU|Add1~30\, CPU1|CU|Add1~30, CPU_chip, 1
instance = comp, \CPU1|CU|CurrSP[14]\, CPU1|CU|CurrSP[14], CPU_chip, 1
instance = comp, \CPU1|address[14]~0\, CPU1|address[14]~0, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|decode3|w_anode423w[2]~0\, RAM1|altsyncram_component|auto_generated|decode3|w_anode423w[2]~0, CPU_chip, 1
instance = comp, \Data_bus~0\, Data_bus~0, CPU_chip, 1
instance = comp, \Data_bus~1\, Data_bus~1, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a39\, RAM1|altsyncram_component|auto_generated|ram_block1a39, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a7\, RAM1|altsyncram_component|auto_generated|ram_block1a7, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|mux2|result_node[7]~6\, RAM1|altsyncram_component|auto_generated|mux2|result_node[7]~6, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a23\, RAM1|altsyncram_component|auto_generated|ram_block1a23, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a55\, RAM1|altsyncram_component|auto_generated|ram_block1a55, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|mux2|result_node[7]~7\, RAM1|altsyncram_component|auto_generated|mux2|result_node[7]~7, CPU_chip, 1
instance = comp, \Data_bus[7]~12\, Data_bus[7]~12, CPU_chip, 1
instance = comp, \CPU1|CU|Selector40~0\, CPU1|CU|Selector40~0, CPU_chip, 1
instance = comp, \CPU1|CU|CurrIR[7]\, CPU1|CU|CurrIR[7], CPU_chip, 1
instance = comp, \CPU1|CU|NextOp~4\, CPU1|CU|NextOp~4, CPU_chip, 1
instance = comp, \CPU1|CU|Mem_rd~7\, CPU1|CU|Mem_rd~7, CPU_chip, 1
instance = comp, \CPU1|CU|Selector66~0\, CPU1|CU|Selector66~0, CPU_chip, 1
instance = comp, \CPU1|CU|Selector66~1\, CPU1|CU|Selector66~1, CPU_chip, 1
instance = comp, \CPU1|CU|Selector66~3\, CPU1|CU|Selector66~3, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a19\, RAM1|altsyncram_component|auto_generated|ram_block1a19, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a35\, RAM1|altsyncram_component|auto_generated|ram_block1a35, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a3\, RAM1|altsyncram_component|auto_generated|ram_block1a3, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|mux2|result_node[3]~14\, RAM1|altsyncram_component|auto_generated|mux2|result_node[3]~14, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|mux2|result_node[3]~15\, RAM1|altsyncram_component|auto_generated|mux2|result_node[3]~15, CPU_chip, 1
instance = comp, \Data_bus[3]~24\, Data_bus[3]~24, CPU_chip, 1
instance = comp, \CPU1|CU|Selector44~0\, CPU1|CU|Selector44~0, CPU_chip, 1
instance = comp, \CPU1|CU|CurrIR[3]\, CPU1|CU|CurrIR[3], CPU_chip, 1
instance = comp, \CPU1|CU|Selector82~0\, CPU1|CU|Selector82~0, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R3|data[15]\, CPU1|DPath|regF|R3|data[15], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R1|data[15]\, CPU1|DPath|regF|R1|data[15], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxB|Mux0~2\, CPU1|DPath|regF|muxB|Mux0~2, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxB|Mux0~3\, CPU1|DPath|regF|muxB|Mux0~3, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R7|data[15]\, CPU1|DPath|regF|R7|data[15], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|muxB|Mux0~1\, CPU1|DPath|regF|muxB|Mux0~1, CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector0~0\, CPU1|DPath|MB|Selector0~0, CPU_chip, 1
instance = comp, \CPU1|DPath|MB|Selector0~2\, CPU1|DPath|MB|Selector0~2, CPU_chip, 1
instance = comp, \Data_bus[15]~49\, Data_bus[15]~49, CPU_chip, 1
instance = comp, \Data_bus[15]~50\, Data_bus[15]~50, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a63\, RAM1|altsyncram_component|auto_generated|ram_block1a63, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a31\, RAM1|altsyncram_component|auto_generated|ram_block1a31, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a15\, RAM1|altsyncram_component|auto_generated|ram_block1a15, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|ram_block1a47\, RAM1|altsyncram_component|auto_generated|ram_block1a47, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|mux2|result_node[15]~30\, RAM1|altsyncram_component|auto_generated|mux2|result_node[15]~30, CPU_chip, 1
instance = comp, \RAM1|altsyncram_component|auto_generated|mux2|result_node[15]~31\, RAM1|altsyncram_component|auto_generated|mux2|result_node[15]~31, CPU_chip, 1
instance = comp, \Data_bus[15]~48\, Data_bus[15]~48, CPU_chip, 1
instance = comp, \CPU1|CU|Selector32~0\, CPU1|CU|Selector32~0, CPU_chip, 1
instance = comp, \CPU1|CU|CurrIR[15]\, CPU1|CU|CurrIR[15], CPU_chip, 1
instance = comp, \CPU1|CU|Equal0~0\, CPU1|CU|Equal0~0, CPU_chip, 1
instance = comp, \CPU1|CU|NextOp~8\, CPU1|CU|NextOp~8, CPU_chip, 1
instance = comp, \CPU1|CU|CurrOp.st\, CPU1|CU|CurrOp.st, CPU_chip, 1
instance = comp, \CPU1|CU|NextOp.jmp~0\, CPU1|CU|NextOp.jmp~0, CPU_chip, 1
instance = comp, \CPU1|CU|CurrOp.jmp\, CPU1|CU|CurrOp.jmp, CPU_chip, 1
instance = comp, \CPU1|CU|CurrSP[3]~16\, CPU1|CU|CurrSP[3]~16, CPU_chip, 1
instance = comp, \CPU1|CU|st_op~3\, CPU1|CU|st_op~3, CPU_chip, 1
instance = comp, \Data_bus[0]~4\, Data_bus[0]~4, CPU_chip, 1
instance = comp, \CPU1|CU|Selector39~0\, CPU1|CU|Selector39~0, CPU_chip, 1
instance = comp, \CPU1|CU|CurrIR[8]\, CPU1|CU|CurrIR[8], CPU_chip, 1
instance = comp, \CPU1|CU|NextOp~9\, CPU1|CU|NextOp~9, CPU_chip, 1
instance = comp, \CPU1|CU|CurrOp.hlt\, CPU1|CU|CurrOp.hlt, CPU_chip, 1
instance = comp, \CPU1|CU|NextState.Memory~0\, CPU1|CU|NextState.Memory~0, CPU_chip, 1
instance = comp, \CPU1|CU|CurrState.Memory\, CPU1|CU|CurrState.Memory, CPU_chip, 1
instance = comp, \CPU1|CU|NextState.WriteBack~0\, CPU1|CU|NextState.WriteBack~0, CPU_chip, 1
instance = comp, \CPU1|CU|CurrState.WriteBack\, CPU1|CU|CurrState.WriteBack, CPU_chip, 1
instance = comp, \CPU1|CU|Selector103~0\, CPU1|CU|Selector103~0, CPU_chip, 1
instance = comp, \CPU1|CU|CurrState.Fetch\, CPU1|CU|CurrState.Fetch, CPU_chip, 1
instance = comp, \CPU1|CU|CurrState.Decode\, CPU1|CU|CurrState.Decode, CPU_chip, 1
instance = comp, \CPU1|CU|Selector70~1\, CPU1|CU|Selector70~1, CPU_chip, 1
instance = comp, \CPU1|DPath|MD|Selector15~0\, CPU1|DPath|MD|Selector15~0, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R7|data[0]\, CPU1|DPath|regF|R7|data[0], CPU_chip, 1
instance = comp, \DisplayReg[0]~20\, DisplayReg[0]~20, CPU_chip, 1
instance = comp, \DisplayReg[0]~21\, DisplayReg[0]~21, CPU_chip, 1
instance = comp, \DisplayReg[0]~22\, DisplayReg[0]~22, CPU_chip, 1
instance = comp, \DisplayReg[0]~23\, DisplayReg[0]~23, CPU_chip, 1
instance = comp, \DisplayReg[0]~24\, DisplayReg[0]~24, CPU_chip, 1
instance = comp, \reg_select[0]~input\, reg_select[0]~input, CPU_chip, 1
instance = comp, \reg_select[1]~input\, reg_select[1]~input, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R2|data[2]\, CPU1|DPath|regF|R2|data[2], CPU_chip, 1
instance = comp, \DisplayReg[2]~32\, DisplayReg[2]~32, CPU_chip, 1
instance = comp, \DisplayReg[2]~33\, DisplayReg[2]~33, CPU_chip, 1
instance = comp, \DisplayReg[2]~30\, DisplayReg[2]~30, CPU_chip, 1
instance = comp, \DisplayReg[2]~31\, DisplayReg[2]~31, CPU_chip, 1
instance = comp, \DisplayReg[2]~34\, DisplayReg[2]~34, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R6|data[1]~feeder\, CPU1|DPath|regF|R6|data[1]~feeder, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R6|data[1]\, CPU1|DPath|regF|R6|data[1], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R0|data[1]~feeder\, CPU1|DPath|regF|R0|data[1]~feeder, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R0|data[1]\, CPU1|DPath|regF|R0|data[1], CPU_chip, 1
instance = comp, \DisplayReg[1]~27\, DisplayReg[1]~27, CPU_chip, 1
instance = comp, \DisplayReg[1]~28\, DisplayReg[1]~28, CPU_chip, 1
instance = comp, \DisplayReg[1]~25\, DisplayReg[1]~25, CPU_chip, 1
instance = comp, \DisplayReg[1]~26\, DisplayReg[1]~26, CPU_chip, 1
instance = comp, \DisplayReg[1]~29\, DisplayReg[1]~29, CPU_chip, 1
instance = comp, \lcd_out|Mux27~0\, lcd_out|Mux27~0, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R0|data[4]\, CPU1|DPath|regF|R0|data[4], CPU_chip, 1
instance = comp, \DisplayReg[4]~2\, DisplayReg[4]~2, CPU_chip, 1
instance = comp, \DisplayReg[4]~3\, DisplayReg[4]~3, CPU_chip, 1
instance = comp, \DisplayReg[4]~0\, DisplayReg[4]~0, CPU_chip, 1
instance = comp, \DisplayReg[4]~1\, DisplayReg[4]~1, CPU_chip, 1
instance = comp, \DisplayReg[4]~4\, DisplayReg[4]~4, CPU_chip, 1
instance = comp, \DisplayReg[7]~15\, DisplayReg[7]~15, CPU_chip, 1
instance = comp, \DisplayReg[7]~16\, DisplayReg[7]~16, CPU_chip, 1
instance = comp, \DisplayReg[7]~17\, DisplayReg[7]~17, CPU_chip, 1
instance = comp, \DisplayReg[7]~18\, DisplayReg[7]~18, CPU_chip, 1
instance = comp, \DisplayReg[7]~19\, DisplayReg[7]~19, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R0|data[6]\, CPU1|DPath|regF|R0|data[6], CPU_chip, 1
instance = comp, \DisplayReg[6]~12\, DisplayReg[6]~12, CPU_chip, 1
instance = comp, \DisplayReg[6]~13\, DisplayReg[6]~13, CPU_chip, 1
instance = comp, \DisplayReg[6]~10\, DisplayReg[6]~10, CPU_chip, 1
instance = comp, \DisplayReg[6]~11\, DisplayReg[6]~11, CPU_chip, 1
instance = comp, \DisplayReg[6]~14\, DisplayReg[6]~14, CPU_chip, 1
instance = comp, \lcd_out|Mux20~0\, lcd_out|Mux20~0, CPU_chip, 1
instance = comp, \lcd_out|Selector23~0\, lcd_out|Selector23~0, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R7|data[13]\, CPU1|DPath|regF|R7|data[13], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R1|data[13]\, CPU1|DPath|regF|R1|data[13], CPU_chip, 1
instance = comp, \DisplayReg[13]~65\, DisplayReg[13]~65, CPU_chip, 1
instance = comp, \DisplayReg[13]~66\, DisplayReg[13]~66, CPU_chip, 1
instance = comp, \DisplayReg[13]~67\, DisplayReg[13]~67, CPU_chip, 1
instance = comp, \DisplayReg[13]~68\, DisplayReg[13]~68, CPU_chip, 1
instance = comp, \DisplayReg[13]~69\, DisplayReg[13]~69, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R0|data[12]~feeder\, CPU1|DPath|regF|R0|data[12]~feeder, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R0|data[12]\, CPU1|DPath|regF|R0|data[12], CPU_chip, 1
instance = comp, \DisplayReg[12]~62\, DisplayReg[12]~62, CPU_chip, 1
instance = comp, \DisplayReg[12]~63\, DisplayReg[12]~63, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R1|data[12]\, CPU1|DPath|regF|R1|data[12], CPU_chip, 1
instance = comp, \DisplayReg[12]~60\, DisplayReg[12]~60, CPU_chip, 1
instance = comp, \DisplayReg[12]~61\, DisplayReg[12]~61, CPU_chip, 1
instance = comp, \DisplayReg[12]~64\, DisplayReg[12]~64, CPU_chip, 1
instance = comp, \DisplayReg[15]~77\, DisplayReg[15]~77, CPU_chip, 1
instance = comp, \DisplayReg[15]~78\, DisplayReg[15]~78, CPU_chip, 1
instance = comp, \DisplayReg[15]~75\, DisplayReg[15]~75, CPU_chip, 1
instance = comp, \DisplayReg[15]~76\, DisplayReg[15]~76, CPU_chip, 1
instance = comp, \DisplayReg[15]~79\, DisplayReg[15]~79, CPU_chip, 1
instance = comp, \lcd_out|Mux6~0\, lcd_out|Mux6~0, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R1|data[11]\, CPU1|DPath|regF|R1|data[11], CPU_chip, 1
instance = comp, \DisplayReg[11]~55\, DisplayReg[11]~55, CPU_chip, 1
instance = comp, \DisplayReg[11]~56\, DisplayReg[11]~56, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R6|data[11]\, CPU1|DPath|regF|R6|data[11], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R4|data[11]~feeder\, CPU1|DPath|regF|R4|data[11]~feeder, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R4|data[11]\, CPU1|DPath|regF|R4|data[11], CPU_chip, 1
instance = comp, \DisplayReg[11]~57\, DisplayReg[11]~57, CPU_chip, 1
instance = comp, \DisplayReg[11]~58\, DisplayReg[11]~58, CPU_chip, 1
instance = comp, \DisplayReg[11]~59\, DisplayReg[11]~59, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R6|data[8]\, CPU1|DPath|regF|R6|data[8], CPU_chip, 1
instance = comp, \DisplayReg[8]~42\, DisplayReg[8]~42, CPU_chip, 1
instance = comp, \DisplayReg[8]~43\, DisplayReg[8]~43, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R3|data[8]~feeder\, CPU1|DPath|regF|R3|data[8]~feeder, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R3|data[8]\, CPU1|DPath|regF|R3|data[8], CPU_chip, 1
instance = comp, \DisplayReg[8]~40\, DisplayReg[8]~40, CPU_chip, 1
instance = comp, \DisplayReg[8]~41\, DisplayReg[8]~41, CPU_chip, 1
instance = comp, \DisplayReg[8]~44\, DisplayReg[8]~44, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R0|data[10]\, CPU1|DPath|regF|R0|data[10], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R4|data[10]~feeder\, CPU1|DPath|regF|R4|data[10]~feeder, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R4|data[10]\, CPU1|DPath|regF|R4|data[10], CPU_chip, 1
instance = comp, \DisplayReg[10]~52\, DisplayReg[10]~52, CPU_chip, 1
instance = comp, \DisplayReg[10]~53\, DisplayReg[10]~53, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R3|data[10]~feeder\, CPU1|DPath|regF|R3|data[10]~feeder, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R3|data[10]\, CPU1|DPath|regF|R3|data[10], CPU_chip, 1
instance = comp, \DisplayReg[10]~50\, DisplayReg[10]~50, CPU_chip, 1
instance = comp, \DisplayReg[10]~51\, DisplayReg[10]~51, CPU_chip, 1
instance = comp, \DisplayReg[10]~54\, DisplayReg[10]~54, CPU_chip, 1
instance = comp, \lcd_out|Mux13~0\, lcd_out|Mux13~0, CPU_chip, 1
instance = comp, \lcd_out|Selector23~2\, lcd_out|Selector23~2, CPU_chip, 1
instance = comp, \lcd_out|Selector23~3\, lcd_out|Selector23~3, CPU_chip, 1
instance = comp, \lcd_out|DATA_BUS_VALUE[0]\, lcd_out|DATA_BUS_VALUE[0], CPU_chip, 1
instance = comp, \lcd_out|Selector22~2\, lcd_out|Selector22~2, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R0|data[3]\, CPU1|DPath|regF|R0|data[3], CPU_chip, 1
instance = comp, \DisplayReg[3]~37\, DisplayReg[3]~37, CPU_chip, 1
instance = comp, \DisplayReg[3]~38\, DisplayReg[3]~38, CPU_chip, 1
instance = comp, \DisplayReg[3]~35\, DisplayReg[3]~35, CPU_chip, 1
instance = comp, \DisplayReg[3]~36\, DisplayReg[3]~36, CPU_chip, 1
instance = comp, \DisplayReg[3]~39\, DisplayReg[3]~39, CPU_chip, 1
instance = comp, \lcd_out|Mux26~0\, lcd_out|Mux26~0, CPU_chip, 1
instance = comp, \lcd_out|Mux19~0\, lcd_out|Mux19~0, CPU_chip, 1
instance = comp, \lcd_out|Selector22~0\, lcd_out|Selector22~0, CPU_chip, 1
instance = comp, \lcd_out|Mux5~0\, lcd_out|Mux5~0, CPU_chip, 1
instance = comp, \lcd_out|Mux12~0\, lcd_out|Mux12~0, CPU_chip, 1
instance = comp, \lcd_out|Selector22~1\, lcd_out|Selector22~1, CPU_chip, 1
instance = comp, \lcd_out|Selector22~3\, lcd_out|Selector22~3, CPU_chip, 1
instance = comp, \lcd_out|DATA_BUS_VALUE[1]\, lcd_out|DATA_BUS_VALUE[1], CPU_chip, 1
instance = comp, \lcd_out|Selector21~2\, lcd_out|Selector21~2, CPU_chip, 1
instance = comp, \lcd_out|Mux18~0\, lcd_out|Mux18~0, CPU_chip, 1
instance = comp, \lcd_out|Mux25~0\, lcd_out|Mux25~0, CPU_chip, 1
instance = comp, \lcd_out|Selector21~0\, lcd_out|Selector21~0, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R1|data[14]\, CPU1|DPath|regF|R1|data[14], CPU_chip, 1
instance = comp, \DisplayReg[14]~70\, DisplayReg[14]~70, CPU_chip, 1
instance = comp, \DisplayReg[14]~71\, DisplayReg[14]~71, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R4|data[14]\, CPU1|DPath|regF|R4|data[14], CPU_chip, 1
instance = comp, \DisplayReg[14]~72\, DisplayReg[14]~72, CPU_chip, 1
instance = comp, \DisplayReg[14]~73\, DisplayReg[14]~73, CPU_chip, 1
instance = comp, \DisplayReg[14]~74\, DisplayReg[14]~74, CPU_chip, 1
instance = comp, \lcd_out|Mux4~0\, lcd_out|Mux4~0, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R7|data[9]\, CPU1|DPath|regF|R7|data[9], CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R1|data[9]\, CPU1|DPath|regF|R1|data[9], CPU_chip, 1
instance = comp, \DisplayReg[9]~45\, DisplayReg[9]~45, CPU_chip, 1
instance = comp, \DisplayReg[9]~46\, DisplayReg[9]~46, CPU_chip, 1
instance = comp, \DisplayReg[9]~47\, DisplayReg[9]~47, CPU_chip, 1
instance = comp, \DisplayReg[9]~48\, DisplayReg[9]~48, CPU_chip, 1
instance = comp, \DisplayReg[9]~49\, DisplayReg[9]~49, CPU_chip, 1
instance = comp, \lcd_out|Mux11~0\, lcd_out|Mux11~0, CPU_chip, 1
instance = comp, \lcd_out|Selector21~1\, lcd_out|Selector21~1, CPU_chip, 1
instance = comp, \lcd_out|Selector21~3\, lcd_out|Selector21~3, CPU_chip, 1
instance = comp, \lcd_out|DATA_BUS_VALUE[2]\, lcd_out|DATA_BUS_VALUE[2], CPU_chip, 1
instance = comp, \lcd_out|Selector20~5\, lcd_out|Selector20~5, CPU_chip, 1
instance = comp, \lcd_out|state.RESET1~feeder\, lcd_out|state.RESET1~feeder, CPU_chip, 1
instance = comp, \lcd_out|state.RESET1\, lcd_out|state.RESET1, CPU_chip, 1
instance = comp, \lcd_out|Selector12~0\, lcd_out|Selector12~0, CPU_chip, 1
instance = comp, \lcd_out|next_command.RESET2\, lcd_out|next_command.RESET2, CPU_chip, 1
instance = comp, \lcd_out|state~48\, lcd_out|state~48, CPU_chip, 1
instance = comp, \lcd_out|state.RESET2\, lcd_out|state.RESET2, CPU_chip, 1
instance = comp, \lcd_out|Selector20~6\, lcd_out|Selector20~6, CPU_chip, 1
instance = comp, \lcd_out|Selector20~7\, lcd_out|Selector20~7, CPU_chip, 1
instance = comp, \CPU1|DPath|regF|R3|data[5]\, CPU1|DPath|regF|R3|data[5], CPU_chip, 1
instance = comp, \DisplayReg[5]~5\, DisplayReg[5]~5, CPU_chip, 1
instance = comp, \DisplayReg[5]~6\, DisplayReg[5]~6, CPU_chip, 1
instance = comp, \DisplayReg[5]~7\, DisplayReg[5]~7, CPU_chip, 1
instance = comp, \DisplayReg[5]~8\, DisplayReg[5]~8, CPU_chip, 1
instance = comp, \DisplayReg[5]~9\, DisplayReg[5]~9, CPU_chip, 1
instance = comp, \lcd_out|Selector20~2\, lcd_out|Selector20~2, CPU_chip, 1
instance = comp, \lcd_out|Selector20~1\, lcd_out|Selector20~1, CPU_chip, 1
instance = comp, \lcd_out|Selector20~3\, lcd_out|Selector20~3, CPU_chip, 1
instance = comp, \lcd_out|Selector20~8\, lcd_out|Selector20~8, CPU_chip, 1
instance = comp, \lcd_out|DATA_BUS_VALUE[3]\, lcd_out|DATA_BUS_VALUE[3], CPU_chip, 1
instance = comp, \lcd_out|Selector13~0\, lcd_out|Selector13~0, CPU_chip, 1
instance = comp, \lcd_out|next_command.RESET3\, lcd_out|next_command.RESET3, CPU_chip, 1
instance = comp, \lcd_out|state~49\, lcd_out|state~49, CPU_chip, 1
instance = comp, \lcd_out|state.RESET3\, lcd_out|state.RESET3, CPU_chip, 1
instance = comp, \lcd_out|Selector19~2\, lcd_out|Selector19~2, CPU_chip, 1
instance = comp, \lcd_out|Selector18~3\, lcd_out|Selector18~3, CPU_chip, 1
instance = comp, \lcd_out|Selector18~0\, lcd_out|Selector18~0, CPU_chip, 1
instance = comp, \lcd_out|Selector18~2\, lcd_out|Selector18~2, CPU_chip, 1
instance = comp, \lcd_out|Selector18~4\, lcd_out|Selector18~4, CPU_chip, 1
instance = comp, \lcd_out|Selector19~3\, lcd_out|Selector19~3, CPU_chip, 1
instance = comp, \lcd_out|DATA_BUS_VALUE[4]\, lcd_out|DATA_BUS_VALUE[4], CPU_chip, 1
instance = comp, \lcd_out|Selector18~5\, lcd_out|Selector18~5, CPU_chip, 1
instance = comp, \lcd_out|DATA_BUS_VALUE[5]\, lcd_out|DATA_BUS_VALUE[5], CPU_chip, 1
instance = comp, \lcd_out|Selector17~3\, lcd_out|Selector17~3, CPU_chip, 1
instance = comp, \lcd_out|Selector17~0\, lcd_out|Selector17~0, CPU_chip, 1
instance = comp, \lcd_out|Selector17~1\, lcd_out|Selector17~1, CPU_chip, 1
instance = comp, \lcd_out|Selector17~2\, lcd_out|Selector17~2, CPU_chip, 1
instance = comp, \lcd_out|Selector17~5\, lcd_out|Selector17~5, CPU_chip, 1
instance = comp, \lcd_out|DATA_BUS_VALUE[6]\, lcd_out|DATA_BUS_VALUE[6], CPU_chip, 1
instance = comp, \lcd_out|Selector16~0\, lcd_out|Selector16~0, CPU_chip, 1
instance = comp, \lcd_out|DATA_BUS_VALUE[7]\, lcd_out|DATA_BUS_VALUE[7], CPU_chip, 1
instance = comp, \lcd_out|Selector25~0\, lcd_out|Selector25~0, CPU_chip, 1
instance = comp, \lcd_out|Selector25~1\, lcd_out|Selector25~1, CPU_chip, 1
instance = comp, \lcd_out|Selector25~2\, lcd_out|Selector25~2, CPU_chip, 1
instance = comp, \lcd_out|LCD_RS\, lcd_out|LCD_RS, CPU_chip, 1
instance = comp, \lcd_out|LCD_E~0\, lcd_out|LCD_E~0, CPU_chip, 1
instance = comp, \lcd_out|LCD_E\, lcd_out|LCD_E, CPU_chip, 1
instance = comp, \lcd_data[0]~input\, lcd_data[0]~input, CPU_chip, 1
instance = comp, \lcd_data[1]~input\, lcd_data[1]~input, CPU_chip, 1
instance = comp, \lcd_data[2]~input\, lcd_data[2]~input, CPU_chip, 1
instance = comp, \lcd_data[3]~input\, lcd_data[3]~input, CPU_chip, 1
instance = comp, \lcd_data[4]~input\, lcd_data[4]~input, CPU_chip, 1
instance = comp, \lcd_data[5]~input\, lcd_data[5]~input, CPU_chip, 1
instance = comp, \lcd_data[6]~input\, lcd_data[6]~input, CPU_chip, 1
instance = comp, \lcd_data[7]~input\, lcd_data[7]~input, CPU_chip, 1
