/// Auto-generated register definitions for SYSCFG
/// Family: stm32f0
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>

namespace alloy::hal::st::stm32f0::syscfg {

// ============================================================================
// SYSCFG - System configuration controller
// Base Address: 0x40010000
// ============================================================================

/// SYSCFG Register Structure
struct SYSCFG_Registers {
    /// configuration register 1
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CFGR1;
    uint8_t RESERVED_0004[4];  ///< Reserved

    /// external interrupt configuration register 1
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t EXTICR1;

    /// external interrupt configuration register 2
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t EXTICR2;

    /// external interrupt configuration register 3
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t EXTICR3;

    /// external interrupt configuration register 4
    /// Offset: 0x0014
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t EXTICR4;

    /// configuration register 2
    /// Offset: 0x0018
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CFGR2;
};

static_assert(sizeof(SYSCFG_Registers) >= 28, "SYSCFG_Registers size mismatch");

/// SYSCFG peripheral instance
inline SYSCFG_Registers* SYSCFG() {
    return reinterpret_cast<SYSCFG_Registers*>(0x40010000);
}

}  // namespace alloy::hal::st::stm32f0::syscfg
