
OLED_ssd1309.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007db8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c34  08007f48  08007f48  00017f48  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008b7c  08008b7c  000201f4  2**0
                  CONTENTS
  4 .ARM          00000008  08008b7c  08008b7c  00018b7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008b84  08008b84  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008b84  08008b84  00018b84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008b88  08008b88  00018b88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  08008b8c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201f4  2**0
                  CONTENTS
 10 .bss          00000508  200001f4  200001f4  000201f4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200006fc  200006fc  000201f4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 13 .debug_info   000108a6  00000000  00000000  00020224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002471  00000000  00000000  00030aca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e28  00000000  00000000  00032f40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000d10  00000000  00000000  00033d68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021f6b  00000000  00000000  00034a78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000fa62  00000000  00000000  000569e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d1b4a  00000000  00000000  00066445  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00137f8f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005074  00000000  00000000  00137fe4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f4 	.word	0x200001f4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007f30 	.word	0x08007f30

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f8 	.word	0x200001f8
 80001cc:	08007f30 	.word	0x08007f30

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a4 	b.w	8000fe8 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468c      	mov	ip, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	f040 8083 	bne.w	8000e3a <__udivmoddi4+0x116>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d947      	bls.n	8000dca <__udivmoddi4+0xa6>
 8000d3a:	fab2 f282 	clz	r2, r2
 8000d3e:	b142      	cbz	r2, 8000d52 <__udivmoddi4+0x2e>
 8000d40:	f1c2 0020 	rsb	r0, r2, #32
 8000d44:	fa24 f000 	lsr.w	r0, r4, r0
 8000d48:	4091      	lsls	r1, r2
 8000d4a:	4097      	lsls	r7, r2
 8000d4c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d50:	4094      	lsls	r4, r2
 8000d52:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d56:	0c23      	lsrs	r3, r4, #16
 8000d58:	fbbc f6f8 	udiv	r6, ip, r8
 8000d5c:	fa1f fe87 	uxth.w	lr, r7
 8000d60:	fb08 c116 	mls	r1, r8, r6, ip
 8000d64:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d68:	fb06 f10e 	mul.w	r1, r6, lr
 8000d6c:	4299      	cmp	r1, r3
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x60>
 8000d70:	18fb      	adds	r3, r7, r3
 8000d72:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d76:	f080 8119 	bcs.w	8000fac <__udivmoddi4+0x288>
 8000d7a:	4299      	cmp	r1, r3
 8000d7c:	f240 8116 	bls.w	8000fac <__udivmoddi4+0x288>
 8000d80:	3e02      	subs	r6, #2
 8000d82:	443b      	add	r3, r7
 8000d84:	1a5b      	subs	r3, r3, r1
 8000d86:	b2a4      	uxth	r4, r4
 8000d88:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d8c:	fb08 3310 	mls	r3, r8, r0, r3
 8000d90:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d94:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d98:	45a6      	cmp	lr, r4
 8000d9a:	d909      	bls.n	8000db0 <__udivmoddi4+0x8c>
 8000d9c:	193c      	adds	r4, r7, r4
 8000d9e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da2:	f080 8105 	bcs.w	8000fb0 <__udivmoddi4+0x28c>
 8000da6:	45a6      	cmp	lr, r4
 8000da8:	f240 8102 	bls.w	8000fb0 <__udivmoddi4+0x28c>
 8000dac:	3802      	subs	r0, #2
 8000dae:	443c      	add	r4, r7
 8000db0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000db4:	eba4 040e 	sub.w	r4, r4, lr
 8000db8:	2600      	movs	r6, #0
 8000dba:	b11d      	cbz	r5, 8000dc4 <__udivmoddi4+0xa0>
 8000dbc:	40d4      	lsrs	r4, r2
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc4:	4631      	mov	r1, r6
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	b902      	cbnz	r2, 8000dce <__udivmoddi4+0xaa>
 8000dcc:	deff      	udf	#255	; 0xff
 8000dce:	fab2 f282 	clz	r2, r2
 8000dd2:	2a00      	cmp	r2, #0
 8000dd4:	d150      	bne.n	8000e78 <__udivmoddi4+0x154>
 8000dd6:	1bcb      	subs	r3, r1, r7
 8000dd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ddc:	fa1f f887 	uxth.w	r8, r7
 8000de0:	2601      	movs	r6, #1
 8000de2:	fbb3 fcfe 	udiv	ip, r3, lr
 8000de6:	0c21      	lsrs	r1, r4, #16
 8000de8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000dec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000df0:	fb08 f30c 	mul.w	r3, r8, ip
 8000df4:	428b      	cmp	r3, r1
 8000df6:	d907      	bls.n	8000e08 <__udivmoddi4+0xe4>
 8000df8:	1879      	adds	r1, r7, r1
 8000dfa:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dfe:	d202      	bcs.n	8000e06 <__udivmoddi4+0xe2>
 8000e00:	428b      	cmp	r3, r1
 8000e02:	f200 80e9 	bhi.w	8000fd8 <__udivmoddi4+0x2b4>
 8000e06:	4684      	mov	ip, r0
 8000e08:	1ac9      	subs	r1, r1, r3
 8000e0a:	b2a3      	uxth	r3, r4
 8000e0c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e10:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e14:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e18:	fb08 f800 	mul.w	r8, r8, r0
 8000e1c:	45a0      	cmp	r8, r4
 8000e1e:	d907      	bls.n	8000e30 <__udivmoddi4+0x10c>
 8000e20:	193c      	adds	r4, r7, r4
 8000e22:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e26:	d202      	bcs.n	8000e2e <__udivmoddi4+0x10a>
 8000e28:	45a0      	cmp	r8, r4
 8000e2a:	f200 80d9 	bhi.w	8000fe0 <__udivmoddi4+0x2bc>
 8000e2e:	4618      	mov	r0, r3
 8000e30:	eba4 0408 	sub.w	r4, r4, r8
 8000e34:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e38:	e7bf      	b.n	8000dba <__udivmoddi4+0x96>
 8000e3a:	428b      	cmp	r3, r1
 8000e3c:	d909      	bls.n	8000e52 <__udivmoddi4+0x12e>
 8000e3e:	2d00      	cmp	r5, #0
 8000e40:	f000 80b1 	beq.w	8000fa6 <__udivmoddi4+0x282>
 8000e44:	2600      	movs	r6, #0
 8000e46:	e9c5 0100 	strd	r0, r1, [r5]
 8000e4a:	4630      	mov	r0, r6
 8000e4c:	4631      	mov	r1, r6
 8000e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e52:	fab3 f683 	clz	r6, r3
 8000e56:	2e00      	cmp	r6, #0
 8000e58:	d14a      	bne.n	8000ef0 <__udivmoddi4+0x1cc>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d302      	bcc.n	8000e64 <__udivmoddi4+0x140>
 8000e5e:	4282      	cmp	r2, r0
 8000e60:	f200 80b8 	bhi.w	8000fd4 <__udivmoddi4+0x2b0>
 8000e64:	1a84      	subs	r4, r0, r2
 8000e66:	eb61 0103 	sbc.w	r1, r1, r3
 8000e6a:	2001      	movs	r0, #1
 8000e6c:	468c      	mov	ip, r1
 8000e6e:	2d00      	cmp	r5, #0
 8000e70:	d0a8      	beq.n	8000dc4 <__udivmoddi4+0xa0>
 8000e72:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e76:	e7a5      	b.n	8000dc4 <__udivmoddi4+0xa0>
 8000e78:	f1c2 0320 	rsb	r3, r2, #32
 8000e7c:	fa20 f603 	lsr.w	r6, r0, r3
 8000e80:	4097      	lsls	r7, r2
 8000e82:	fa01 f002 	lsl.w	r0, r1, r2
 8000e86:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e8a:	40d9      	lsrs	r1, r3
 8000e8c:	4330      	orrs	r0, r6
 8000e8e:	0c03      	lsrs	r3, r0, #16
 8000e90:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e94:	fa1f f887 	uxth.w	r8, r7
 8000e98:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e9c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ea0:	fb06 f108 	mul.w	r1, r6, r8
 8000ea4:	4299      	cmp	r1, r3
 8000ea6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eaa:	d909      	bls.n	8000ec0 <__udivmoddi4+0x19c>
 8000eac:	18fb      	adds	r3, r7, r3
 8000eae:	f106 3cff 	add.w	ip, r6, #4294967295
 8000eb2:	f080 808d 	bcs.w	8000fd0 <__udivmoddi4+0x2ac>
 8000eb6:	4299      	cmp	r1, r3
 8000eb8:	f240 808a 	bls.w	8000fd0 <__udivmoddi4+0x2ac>
 8000ebc:	3e02      	subs	r6, #2
 8000ebe:	443b      	add	r3, r7
 8000ec0:	1a5b      	subs	r3, r3, r1
 8000ec2:	b281      	uxth	r1, r0
 8000ec4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ec8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ecc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed0:	fb00 f308 	mul.w	r3, r0, r8
 8000ed4:	428b      	cmp	r3, r1
 8000ed6:	d907      	bls.n	8000ee8 <__udivmoddi4+0x1c4>
 8000ed8:	1879      	adds	r1, r7, r1
 8000eda:	f100 3cff 	add.w	ip, r0, #4294967295
 8000ede:	d273      	bcs.n	8000fc8 <__udivmoddi4+0x2a4>
 8000ee0:	428b      	cmp	r3, r1
 8000ee2:	d971      	bls.n	8000fc8 <__udivmoddi4+0x2a4>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	4439      	add	r1, r7
 8000ee8:	1acb      	subs	r3, r1, r3
 8000eea:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000eee:	e778      	b.n	8000de2 <__udivmoddi4+0xbe>
 8000ef0:	f1c6 0c20 	rsb	ip, r6, #32
 8000ef4:	fa03 f406 	lsl.w	r4, r3, r6
 8000ef8:	fa22 f30c 	lsr.w	r3, r2, ip
 8000efc:	431c      	orrs	r4, r3
 8000efe:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f02:	fa01 f306 	lsl.w	r3, r1, r6
 8000f06:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f0a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f0e:	431f      	orrs	r7, r3
 8000f10:	0c3b      	lsrs	r3, r7, #16
 8000f12:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f16:	fa1f f884 	uxth.w	r8, r4
 8000f1a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f1e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f22:	fb09 fa08 	mul.w	sl, r9, r8
 8000f26:	458a      	cmp	sl, r1
 8000f28:	fa02 f206 	lsl.w	r2, r2, r6
 8000f2c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f30:	d908      	bls.n	8000f44 <__udivmoddi4+0x220>
 8000f32:	1861      	adds	r1, r4, r1
 8000f34:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f38:	d248      	bcs.n	8000fcc <__udivmoddi4+0x2a8>
 8000f3a:	458a      	cmp	sl, r1
 8000f3c:	d946      	bls.n	8000fcc <__udivmoddi4+0x2a8>
 8000f3e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f42:	4421      	add	r1, r4
 8000f44:	eba1 010a 	sub.w	r1, r1, sl
 8000f48:	b2bf      	uxth	r7, r7
 8000f4a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f4e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f52:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f56:	fb00 f808 	mul.w	r8, r0, r8
 8000f5a:	45b8      	cmp	r8, r7
 8000f5c:	d907      	bls.n	8000f6e <__udivmoddi4+0x24a>
 8000f5e:	19e7      	adds	r7, r4, r7
 8000f60:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f64:	d22e      	bcs.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f66:	45b8      	cmp	r8, r7
 8000f68:	d92c      	bls.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f6a:	3802      	subs	r0, #2
 8000f6c:	4427      	add	r7, r4
 8000f6e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f72:	eba7 0708 	sub.w	r7, r7, r8
 8000f76:	fba0 8902 	umull	r8, r9, r0, r2
 8000f7a:	454f      	cmp	r7, r9
 8000f7c:	46c6      	mov	lr, r8
 8000f7e:	4649      	mov	r1, r9
 8000f80:	d31a      	bcc.n	8000fb8 <__udivmoddi4+0x294>
 8000f82:	d017      	beq.n	8000fb4 <__udivmoddi4+0x290>
 8000f84:	b15d      	cbz	r5, 8000f9e <__udivmoddi4+0x27a>
 8000f86:	ebb3 020e 	subs.w	r2, r3, lr
 8000f8a:	eb67 0701 	sbc.w	r7, r7, r1
 8000f8e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f92:	40f2      	lsrs	r2, r6
 8000f94:	ea4c 0202 	orr.w	r2, ip, r2
 8000f98:	40f7      	lsrs	r7, r6
 8000f9a:	e9c5 2700 	strd	r2, r7, [r5]
 8000f9e:	2600      	movs	r6, #0
 8000fa0:	4631      	mov	r1, r6
 8000fa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fa6:	462e      	mov	r6, r5
 8000fa8:	4628      	mov	r0, r5
 8000faa:	e70b      	b.n	8000dc4 <__udivmoddi4+0xa0>
 8000fac:	4606      	mov	r6, r0
 8000fae:	e6e9      	b.n	8000d84 <__udivmoddi4+0x60>
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	e6fd      	b.n	8000db0 <__udivmoddi4+0x8c>
 8000fb4:	4543      	cmp	r3, r8
 8000fb6:	d2e5      	bcs.n	8000f84 <__udivmoddi4+0x260>
 8000fb8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fbc:	eb69 0104 	sbc.w	r1, r9, r4
 8000fc0:	3801      	subs	r0, #1
 8000fc2:	e7df      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fc4:	4608      	mov	r0, r1
 8000fc6:	e7d2      	b.n	8000f6e <__udivmoddi4+0x24a>
 8000fc8:	4660      	mov	r0, ip
 8000fca:	e78d      	b.n	8000ee8 <__udivmoddi4+0x1c4>
 8000fcc:	4681      	mov	r9, r0
 8000fce:	e7b9      	b.n	8000f44 <__udivmoddi4+0x220>
 8000fd0:	4666      	mov	r6, ip
 8000fd2:	e775      	b.n	8000ec0 <__udivmoddi4+0x19c>
 8000fd4:	4630      	mov	r0, r6
 8000fd6:	e74a      	b.n	8000e6e <__udivmoddi4+0x14a>
 8000fd8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fdc:	4439      	add	r1, r7
 8000fde:	e713      	b.n	8000e08 <__udivmoddi4+0xe4>
 8000fe0:	3802      	subs	r0, #2
 8000fe2:	443c      	add	r4, r7
 8000fe4:	e724      	b.n	8000e30 <__udivmoddi4+0x10c>
 8000fe6:	bf00      	nop

08000fe8 <__aeabi_idiv0>:
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop

08000fec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b082      	sub	sp, #8
 8000ff0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ff2:	f000 fe97 	bl	8001d24 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ff6:	f000 f81f 	bl	8001038 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ffa:	f000 f94f 	bl	800129c <MX_GPIO_Init>
  MX_RTC_Init();
 8000ffe:	f000 f887 	bl	8001110 <MX_RTC_Init>
  MX_TIM6_Init();
 8001002:	f000 f915 	bl	8001230 <MX_TIM6_Init>
  MX_SPI1_Init();
 8001006:	f000 f8dd 	bl	80011c4 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  SSD1309_init();
 800100a:	f000 fa37 	bl	800147c <SSD1309_init>
 // HAL_Delay(100);
  Clear_Screen();
 800100e:	f000 fad9 	bl	80015c4 <Clear_Screen>

  /*uint8_t flag_key1_press = 1;
  uint8_t flag_wait = 1;
  uint32_t time_key1_press = 0;
  uint8_t flag_str = 0;*/
  SSD1306_WriteString(1, 1, "H", &Font_7x10, SSD1306_WHITE, SSD1306_OVERRIDE);
 8001012:	2300      	movs	r3, #0
 8001014:	9301      	str	r3, [sp, #4]
 8001016:	2301      	movs	r3, #1
 8001018:	9300      	str	r3, [sp, #0]
 800101a:	4b05      	ldr	r3, [pc, #20]	; (8001030 <main+0x44>)
 800101c:	4a05      	ldr	r2, [pc, #20]	; (8001034 <main+0x48>)
 800101e:	2101      	movs	r1, #1
 8001020:	2001      	movs	r0, #1
 8001022:	f000 fbf5 	bl	8001810 <SSD1306_WriteString>
  HAL_Delay(100);
 8001026:	2064      	movs	r0, #100	; 0x64
 8001028:	f000 feee 	bl	8001e08 <HAL_Delay>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800102c:	e7fe      	b.n	800102c <main+0x40>
 800102e:	bf00      	nop
 8001030:	20000000 	.word	0x20000000
 8001034:	08007f48 	.word	0x08007f48

08001038 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b094      	sub	sp, #80	; 0x50
 800103c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800103e:	f107 0320 	add.w	r3, r7, #32
 8001042:	2230      	movs	r2, #48	; 0x30
 8001044:	2100      	movs	r1, #0
 8001046:	4618      	mov	r0, r3
 8001048:	f002 fb46 	bl	80036d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800104c:	f107 030c 	add.w	r3, r7, #12
 8001050:	2200      	movs	r2, #0
 8001052:	601a      	str	r2, [r3, #0]
 8001054:	605a      	str	r2, [r3, #4]
 8001056:	609a      	str	r2, [r3, #8]
 8001058:	60da      	str	r2, [r3, #12]
 800105a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800105c:	2300      	movs	r3, #0
 800105e:	60bb      	str	r3, [r7, #8]
 8001060:	4b29      	ldr	r3, [pc, #164]	; (8001108 <SystemClock_Config+0xd0>)
 8001062:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001064:	4a28      	ldr	r2, [pc, #160]	; (8001108 <SystemClock_Config+0xd0>)
 8001066:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800106a:	6413      	str	r3, [r2, #64]	; 0x40
 800106c:	4b26      	ldr	r3, [pc, #152]	; (8001108 <SystemClock_Config+0xd0>)
 800106e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001070:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001074:	60bb      	str	r3, [r7, #8]
 8001076:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001078:	2300      	movs	r3, #0
 800107a:	607b      	str	r3, [r7, #4]
 800107c:	4b23      	ldr	r3, [pc, #140]	; (800110c <SystemClock_Config+0xd4>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	4a22      	ldr	r2, [pc, #136]	; (800110c <SystemClock_Config+0xd4>)
 8001082:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001086:	6013      	str	r3, [r2, #0]
 8001088:	4b20      	ldr	r3, [pc, #128]	; (800110c <SystemClock_Config+0xd4>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001090:	607b      	str	r3, [r7, #4]
 8001092:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8001094:	230a      	movs	r3, #10
 8001096:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001098:	2301      	movs	r3, #1
 800109a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800109c:	2310      	movs	r3, #16
 800109e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80010a0:	2301      	movs	r3, #1
 80010a2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010a4:	2302      	movs	r3, #2
 80010a6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80010a8:	2300      	movs	r3, #0
 80010aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80010ac:	2308      	movs	r3, #8
 80010ae:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80010b0:	23a8      	movs	r3, #168	; 0xa8
 80010b2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80010b4:	2302      	movs	r3, #2
 80010b6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80010b8:	2304      	movs	r3, #4
 80010ba:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010bc:	f107 0320 	add.w	r3, r7, #32
 80010c0:	4618      	mov	r0, r3
 80010c2:	f001 f961 	bl	8002388 <HAL_RCC_OscConfig>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d001      	beq.n	80010d0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80010cc:	f000 f9d0 	bl	8001470 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010d0:	230f      	movs	r3, #15
 80010d2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010d4:	2302      	movs	r3, #2
 80010d6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010d8:	2300      	movs	r3, #0
 80010da:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80010dc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80010e0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80010e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010e6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80010e8:	f107 030c 	add.w	r3, r7, #12
 80010ec:	2105      	movs	r1, #5
 80010ee:	4618      	mov	r0, r3
 80010f0:	f001 fbc2 	bl	8002878 <HAL_RCC_ClockConfig>
 80010f4:	4603      	mov	r3, r0
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d001      	beq.n	80010fe <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80010fa:	f000 f9b9 	bl	8001470 <Error_Handler>
  }
}
 80010fe:	bf00      	nop
 8001100:	3750      	adds	r7, #80	; 0x50
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}
 8001106:	bf00      	nop
 8001108:	40023800 	.word	0x40023800
 800110c:	40007000 	.word	0x40007000

08001110 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b086      	sub	sp, #24
 8001114:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001116:	1d3b      	adds	r3, r7, #4
 8001118:	2200      	movs	r2, #0
 800111a:	601a      	str	r2, [r3, #0]
 800111c:	605a      	str	r2, [r3, #4]
 800111e:	609a      	str	r2, [r3, #8]
 8001120:	60da      	str	r2, [r3, #12]
 8001122:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001124:	2300      	movs	r3, #0
 8001126:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001128:	4b24      	ldr	r3, [pc, #144]	; (80011bc <MX_RTC_Init+0xac>)
 800112a:	4a25      	ldr	r2, [pc, #148]	; (80011c0 <MX_RTC_Init+0xb0>)
 800112c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800112e:	4b23      	ldr	r3, [pc, #140]	; (80011bc <MX_RTC_Init+0xac>)
 8001130:	2200      	movs	r2, #0
 8001132:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001134:	4b21      	ldr	r3, [pc, #132]	; (80011bc <MX_RTC_Init+0xac>)
 8001136:	227f      	movs	r2, #127	; 0x7f
 8001138:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800113a:	4b20      	ldr	r3, [pc, #128]	; (80011bc <MX_RTC_Init+0xac>)
 800113c:	22ff      	movs	r2, #255	; 0xff
 800113e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001140:	4b1e      	ldr	r3, [pc, #120]	; (80011bc <MX_RTC_Init+0xac>)
 8001142:	2200      	movs	r2, #0
 8001144:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001146:	4b1d      	ldr	r3, [pc, #116]	; (80011bc <MX_RTC_Init+0xac>)
 8001148:	2200      	movs	r2, #0
 800114a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800114c:	4b1b      	ldr	r3, [pc, #108]	; (80011bc <MX_RTC_Init+0xac>)
 800114e:	2200      	movs	r2, #0
 8001150:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001152:	481a      	ldr	r0, [pc, #104]	; (80011bc <MX_RTC_Init+0xac>)
 8001154:	f001 fe3a 	bl	8002dcc <HAL_RTC_Init>
 8001158:	4603      	mov	r3, r0
 800115a:	2b00      	cmp	r3, #0
 800115c:	d001      	beq.n	8001162 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 800115e:	f000 f987 	bl	8001470 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8001162:	2300      	movs	r3, #0
 8001164:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8001166:	2300      	movs	r3, #0
 8001168:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 800116a:	2300      	movs	r3, #0
 800116c:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800116e:	2300      	movs	r3, #0
 8001170:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001172:	2300      	movs	r3, #0
 8001174:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001176:	1d3b      	adds	r3, r7, #4
 8001178:	2201      	movs	r2, #1
 800117a:	4619      	mov	r1, r3
 800117c:	480f      	ldr	r0, [pc, #60]	; (80011bc <MX_RTC_Init+0xac>)
 800117e:	f001 feb6 	bl	8002eee <HAL_RTC_SetTime>
 8001182:	4603      	mov	r3, r0
 8001184:	2b00      	cmp	r3, #0
 8001186:	d001      	beq.n	800118c <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8001188:	f000 f972 	bl	8001470 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800118c:	2301      	movs	r3, #1
 800118e:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8001190:	2301      	movs	r3, #1
 8001192:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8001194:	2301      	movs	r3, #1
 8001196:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 8001198:	2300      	movs	r3, #0
 800119a:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800119c:	463b      	mov	r3, r7
 800119e:	2201      	movs	r2, #1
 80011a0:	4619      	mov	r1, r3
 80011a2:	4806      	ldr	r0, [pc, #24]	; (80011bc <MX_RTC_Init+0xac>)
 80011a4:	f001 ff60 	bl	8003068 <HAL_RTC_SetDate>
 80011a8:	4603      	mov	r3, r0
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d001      	beq.n	80011b2 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 80011ae:	f000 f95f 	bl	8001470 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80011b2:	bf00      	nop
 80011b4:	3718      	adds	r7, #24
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	20000620 	.word	0x20000620
 80011c0:	40002800 	.word	0x40002800

080011c4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80011c8:	4b17      	ldr	r3, [pc, #92]	; (8001228 <MX_SPI1_Init+0x64>)
 80011ca:	4a18      	ldr	r2, [pc, #96]	; (800122c <MX_SPI1_Init+0x68>)
 80011cc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80011ce:	4b16      	ldr	r3, [pc, #88]	; (8001228 <MX_SPI1_Init+0x64>)
 80011d0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80011d4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80011d6:	4b14      	ldr	r3, [pc, #80]	; (8001228 <MX_SPI1_Init+0x64>)
 80011d8:	2200      	movs	r2, #0
 80011da:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80011dc:	4b12      	ldr	r3, [pc, #72]	; (8001228 <MX_SPI1_Init+0x64>)
 80011de:	2200      	movs	r2, #0
 80011e0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80011e2:	4b11      	ldr	r3, [pc, #68]	; (8001228 <MX_SPI1_Init+0x64>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80011e8:	4b0f      	ldr	r3, [pc, #60]	; (8001228 <MX_SPI1_Init+0x64>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80011ee:	4b0e      	ldr	r3, [pc, #56]	; (8001228 <MX_SPI1_Init+0x64>)
 80011f0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80011f4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80011f6:	4b0c      	ldr	r3, [pc, #48]	; (8001228 <MX_SPI1_Init+0x64>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80011fc:	4b0a      	ldr	r3, [pc, #40]	; (8001228 <MX_SPI1_Init+0x64>)
 80011fe:	2200      	movs	r2, #0
 8001200:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001202:	4b09      	ldr	r3, [pc, #36]	; (8001228 <MX_SPI1_Init+0x64>)
 8001204:	2200      	movs	r2, #0
 8001206:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001208:	4b07      	ldr	r3, [pc, #28]	; (8001228 <MX_SPI1_Init+0x64>)
 800120a:	2200      	movs	r2, #0
 800120c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800120e:	4b06      	ldr	r3, [pc, #24]	; (8001228 <MX_SPI1_Init+0x64>)
 8001210:	220a      	movs	r2, #10
 8001212:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001214:	4804      	ldr	r0, [pc, #16]	; (8001228 <MX_SPI1_Init+0x64>)
 8001216:	f002 f840 	bl	800329a <HAL_SPI_Init>
 800121a:	4603      	mov	r3, r0
 800121c:	2b00      	cmp	r3, #0
 800121e:	d001      	beq.n	8001224 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001220:	f000 f926 	bl	8001470 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001224:	bf00      	nop
 8001226:	bd80      	pop	{r7, pc}
 8001228:	20000690 	.word	0x20000690
 800122c:	40013000 	.word	0x40013000

08001230 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b082      	sub	sp, #8
 8001234:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001236:	463b      	mov	r3, r7
 8001238:	2200      	movs	r2, #0
 800123a:	601a      	str	r2, [r3, #0]
 800123c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800123e:	4b15      	ldr	r3, [pc, #84]	; (8001294 <MX_TIM6_Init+0x64>)
 8001240:	4a15      	ldr	r2, [pc, #84]	; (8001298 <MX_TIM6_Init+0x68>)
 8001242:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 8400;
 8001244:	4b13      	ldr	r3, [pc, #76]	; (8001294 <MX_TIM6_Init+0x64>)
 8001246:	f242 02d0 	movw	r2, #8400	; 0x20d0
 800124a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800124c:	4b11      	ldr	r3, [pc, #68]	; (8001294 <MX_TIM6_Init+0x64>)
 800124e:	2200      	movs	r2, #0
 8001250:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 30000;
 8001252:	4b10      	ldr	r3, [pc, #64]	; (8001294 <MX_TIM6_Init+0x64>)
 8001254:	f247 5230 	movw	r2, #30000	; 0x7530
 8001258:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800125a:	4b0e      	ldr	r3, [pc, #56]	; (8001294 <MX_TIM6_Init+0x64>)
 800125c:	2200      	movs	r2, #0
 800125e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001260:	480c      	ldr	r0, [pc, #48]	; (8001294 <MX_TIM6_Init+0x64>)
 8001262:	f002 f8a3 	bl	80033ac <HAL_TIM_Base_Init>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 800126c:	f000 f900 	bl	8001470 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001270:	2300      	movs	r3, #0
 8001272:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001274:	2300      	movs	r3, #0
 8001276:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001278:	463b      	mov	r3, r7
 800127a:	4619      	mov	r1, r3
 800127c:	4805      	ldr	r0, [pc, #20]	; (8001294 <MX_TIM6_Init+0x64>)
 800127e:	f002 f985 	bl	800358c <HAL_TIMEx_MasterConfigSynchronization>
 8001282:	4603      	mov	r3, r0
 8001284:	2b00      	cmp	r3, #0
 8001286:	d001      	beq.n	800128c <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8001288:	f000 f8f2 	bl	8001470 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800128c:	bf00      	nop
 800128e:	3708      	adds	r7, #8
 8001290:	46bd      	mov	sp, r7
 8001292:	bd80      	pop	{r7, pc}
 8001294:	20000640 	.word	0x20000640
 8001298:	40001000 	.word	0x40001000

0800129c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b08c      	sub	sp, #48	; 0x30
 80012a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012a2:	f107 031c 	add.w	r3, r7, #28
 80012a6:	2200      	movs	r2, #0
 80012a8:	601a      	str	r2, [r3, #0]
 80012aa:	605a      	str	r2, [r3, #4]
 80012ac:	609a      	str	r2, [r3, #8]
 80012ae:	60da      	str	r2, [r3, #12]
 80012b0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80012b2:	2300      	movs	r3, #0
 80012b4:	61bb      	str	r3, [r7, #24]
 80012b6:	4b68      	ldr	r3, [pc, #416]	; (8001458 <MX_GPIO_Init+0x1bc>)
 80012b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ba:	4a67      	ldr	r2, [pc, #412]	; (8001458 <MX_GPIO_Init+0x1bc>)
 80012bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80012c0:	6313      	str	r3, [r2, #48]	; 0x30
 80012c2:	4b65      	ldr	r3, [pc, #404]	; (8001458 <MX_GPIO_Init+0x1bc>)
 80012c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80012ca:	61bb      	str	r3, [r7, #24]
 80012cc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012ce:	2300      	movs	r3, #0
 80012d0:	617b      	str	r3, [r7, #20]
 80012d2:	4b61      	ldr	r3, [pc, #388]	; (8001458 <MX_GPIO_Init+0x1bc>)
 80012d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012d6:	4a60      	ldr	r2, [pc, #384]	; (8001458 <MX_GPIO_Init+0x1bc>)
 80012d8:	f043 0304 	orr.w	r3, r3, #4
 80012dc:	6313      	str	r3, [r2, #48]	; 0x30
 80012de:	4b5e      	ldr	r3, [pc, #376]	; (8001458 <MX_GPIO_Init+0x1bc>)
 80012e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012e2:	f003 0304 	and.w	r3, r3, #4
 80012e6:	617b      	str	r3, [r7, #20]
 80012e8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012ea:	2300      	movs	r3, #0
 80012ec:	613b      	str	r3, [r7, #16]
 80012ee:	4b5a      	ldr	r3, [pc, #360]	; (8001458 <MX_GPIO_Init+0x1bc>)
 80012f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012f2:	4a59      	ldr	r2, [pc, #356]	; (8001458 <MX_GPIO_Init+0x1bc>)
 80012f4:	f043 0301 	orr.w	r3, r3, #1
 80012f8:	6313      	str	r3, [r2, #48]	; 0x30
 80012fa:	4b57      	ldr	r3, [pc, #348]	; (8001458 <MX_GPIO_Init+0x1bc>)
 80012fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012fe:	f003 0301 	and.w	r3, r3, #1
 8001302:	613b      	str	r3, [r7, #16]
 8001304:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001306:	2300      	movs	r3, #0
 8001308:	60fb      	str	r3, [r7, #12]
 800130a:	4b53      	ldr	r3, [pc, #332]	; (8001458 <MX_GPIO_Init+0x1bc>)
 800130c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800130e:	4a52      	ldr	r2, [pc, #328]	; (8001458 <MX_GPIO_Init+0x1bc>)
 8001310:	f043 0310 	orr.w	r3, r3, #16
 8001314:	6313      	str	r3, [r2, #48]	; 0x30
 8001316:	4b50      	ldr	r3, [pc, #320]	; (8001458 <MX_GPIO_Init+0x1bc>)
 8001318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800131a:	f003 0310 	and.w	r3, r3, #16
 800131e:	60fb      	str	r3, [r7, #12]
 8001320:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001322:	2300      	movs	r3, #0
 8001324:	60bb      	str	r3, [r7, #8]
 8001326:	4b4c      	ldr	r3, [pc, #304]	; (8001458 <MX_GPIO_Init+0x1bc>)
 8001328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800132a:	4a4b      	ldr	r2, [pc, #300]	; (8001458 <MX_GPIO_Init+0x1bc>)
 800132c:	f043 0308 	orr.w	r3, r3, #8
 8001330:	6313      	str	r3, [r2, #48]	; 0x30
 8001332:	4b49      	ldr	r3, [pc, #292]	; (8001458 <MX_GPIO_Init+0x1bc>)
 8001334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001336:	f003 0308 	and.w	r3, r3, #8
 800133a:	60bb      	str	r3, [r7, #8]
 800133c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800133e:	2300      	movs	r3, #0
 8001340:	607b      	str	r3, [r7, #4]
 8001342:	4b45      	ldr	r3, [pc, #276]	; (8001458 <MX_GPIO_Init+0x1bc>)
 8001344:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001346:	4a44      	ldr	r2, [pc, #272]	; (8001458 <MX_GPIO_Init+0x1bc>)
 8001348:	f043 0302 	orr.w	r3, r3, #2
 800134c:	6313      	str	r3, [r2, #48]	; 0x30
 800134e:	4b42      	ldr	r3, [pc, #264]	; (8001458 <MX_GPIO_Init+0x1bc>)
 8001350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001352:	f003 0302 	and.w	r3, r3, #2
 8001356:	607b      	str	r3, [r7, #4]
 8001358:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 800135a:	2200      	movs	r2, #0
 800135c:	2108      	movs	r1, #8
 800135e:	483f      	ldr	r0, [pc, #252]	; (800145c <MX_GPIO_Init+0x1c0>)
 8001360:	f000 fff8 	bl	8002354 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_3, GPIO_PIN_RESET);
 8001364:	2200      	movs	r2, #0
 8001366:	210a      	movs	r1, #10
 8001368:	483d      	ldr	r0, [pc, #244]	; (8001460 <MX_GPIO_Init+0x1c4>)
 800136a:	f000 fff3 	bl	8002354 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 800136e:	2200      	movs	r2, #0
 8001370:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001374:	483b      	ldr	r0, [pc, #236]	; (8001464 <MX_GPIO_Init+0x1c8>)
 8001376:	f000 ffed 	bl	8002354 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, D0_Pin|D1_Pin|D2_Pin|D3_Pin
 800137a:	2201      	movs	r2, #1
 800137c:	21ff      	movs	r1, #255	; 0xff
 800137e:	4839      	ldr	r0, [pc, #228]	; (8001464 <MX_GPIO_Init+0x1c8>)
 8001380:	f000 ffe8 	bl	8002354 <HAL_GPIO_WritePin>
                          |D4_Pin|D5_Pin|D6_Pin|D7_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RD_E_Pin|WR_Pin|CS_Pin|D_C_Pin
 8001384:	2201      	movs	r2, #1
 8001386:	21f8      	movs	r1, #248	; 0xf8
 8001388:	4837      	ldr	r0, [pc, #220]	; (8001468 <MX_GPIO_Init+0x1cc>)
 800138a:	f000 ffe3 	bl	8002354 <HAL_GPIO_WritePin>
                          |RES_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin : PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800138e:	2308      	movs	r3, #8
 8001390:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001392:	2301      	movs	r3, #1
 8001394:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001396:	2300      	movs	r3, #0
 8001398:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800139a:	2300      	movs	r3, #0
 800139c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800139e:	f107 031c 	add.w	r3, r7, #28
 80013a2:	4619      	mov	r1, r3
 80013a4:	482d      	ldr	r0, [pc, #180]	; (800145c <MX_GPIO_Init+0x1c0>)
 80013a6:	f000 fe39 	bl	800201c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80013aa:	2301      	movs	r3, #1
 80013ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013ae:	2300      	movs	r3, #0
 80013b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80013b2:	2302      	movs	r3, #2
 80013b4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013b6:	f107 031c 	add.w	r3, r7, #28
 80013ba:	4619      	mov	r1, r3
 80013bc:	4828      	ldr	r0, [pc, #160]	; (8001460 <MX_GPIO_Init+0x1c4>)
 80013be:	f000 fe2d 	bl	800201c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 80013c2:	230a      	movs	r3, #10
 80013c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013c6:	2301      	movs	r3, #1
 80013c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ca:	2300      	movs	r3, #0
 80013cc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ce:	2300      	movs	r3, #0
 80013d0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013d2:	f107 031c 	add.w	r3, r7, #28
 80013d6:	4619      	mov	r1, r3
 80013d8:	4821      	ldr	r0, [pc, #132]	; (8001460 <MX_GPIO_Init+0x1c4>)
 80013da:	f000 fe1f 	bl	800201c <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE9 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 80013de:	f44f 7360 	mov.w	r3, #896	; 0x380
 80013e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013e4:	2300      	movs	r3, #0
 80013e6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013e8:	2301      	movs	r3, #1
 80013ea:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80013ec:	f107 031c 	add.w	r3, r7, #28
 80013f0:	4619      	mov	r1, r3
 80013f2:	481e      	ldr	r0, [pc, #120]	; (800146c <MX_GPIO_Init+0x1d0>)
 80013f4:	f000 fe12 	bl	800201c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80013f8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80013fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013fe:	2301      	movs	r3, #1
 8001400:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001402:	2300      	movs	r3, #0
 8001404:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001406:	2300      	movs	r3, #0
 8001408:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800140a:	f107 031c 	add.w	r3, r7, #28
 800140e:	4619      	mov	r1, r3
 8001410:	4814      	ldr	r0, [pc, #80]	; (8001464 <MX_GPIO_Init+0x1c8>)
 8001412:	f000 fe03 	bl	800201c <HAL_GPIO_Init>

  /*Configure GPIO pins : D0_Pin D1_Pin D2_Pin D3_Pin
                           D4_Pin D5_Pin D6_Pin D7_Pin */
  GPIO_InitStruct.Pin = D0_Pin|D1_Pin|D2_Pin|D3_Pin
 8001416:	23ff      	movs	r3, #255	; 0xff
 8001418:	61fb      	str	r3, [r7, #28]
                          |D4_Pin|D5_Pin|D6_Pin|D7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800141a:	2301      	movs	r3, #1
 800141c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800141e:	2300      	movs	r3, #0
 8001420:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001422:	2303      	movs	r3, #3
 8001424:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001426:	f107 031c 	add.w	r3, r7, #28
 800142a:	4619      	mov	r1, r3
 800142c:	480d      	ldr	r0, [pc, #52]	; (8001464 <MX_GPIO_Init+0x1c8>)
 800142e:	f000 fdf5 	bl	800201c <HAL_GPIO_Init>

  /*Configure GPIO pins : RD_E_Pin WR_Pin CS_Pin D_C_Pin
                           RES_Pin */
  GPIO_InitStruct.Pin = RD_E_Pin|WR_Pin|CS_Pin|D_C_Pin
 8001432:	23f8      	movs	r3, #248	; 0xf8
 8001434:	61fb      	str	r3, [r7, #28]
                          |RES_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001436:	2301      	movs	r3, #1
 8001438:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800143a:	2300      	movs	r3, #0
 800143c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800143e:	2303      	movs	r3, #3
 8001440:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001442:	f107 031c 	add.w	r3, r7, #28
 8001446:	4619      	mov	r1, r3
 8001448:	4807      	ldr	r0, [pc, #28]	; (8001468 <MX_GPIO_Init+0x1cc>)
 800144a:	f000 fde7 	bl	800201c <HAL_GPIO_Init>

}
 800144e:	bf00      	nop
 8001450:	3730      	adds	r7, #48	; 0x30
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	40023800 	.word	0x40023800
 800145c:	40020800 	.word	0x40020800
 8001460:	40020000 	.word	0x40020000
 8001464:	40020c00 	.word	0x40020c00
 8001468:	40020400 	.word	0x40020400
 800146c:	40021000 	.word	0x40021000

08001470 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001470:	b480      	push	{r7}
 8001472:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001474:	b672      	cpsid	i
}
 8001476:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001478:	e7fe      	b.n	8001478 <Error_Handler+0x8>
	...

0800147c <SSD1309_init>:
 *
 * on return:		-
------------------------------------------------------------------------------------*/

 void SSD1309_init(void)
 {
 800147c:	b580      	push	{r7, lr}
 800147e:	af00      	add	r7, sp, #0
    Reset_ssd1309();
 8001480:	f000 f846 	bl	8001510 <Reset_ssd1309>
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);  // CS = 0
 8001484:	2200      	movs	r2, #0
 8001486:	2120      	movs	r1, #32
 8001488:	4819      	ldr	r0, [pc, #100]	; (80014f0 <SSD1309_init+0x74>)
 800148a:	f000 ff63 	bl	8002354 <HAL_GPIO_WritePin>
	SendCommand(0xAE);	// display off
 800148e:	20ae      	movs	r0, #174	; 0xae
 8001490:	f000 f854 	bl	800153c <SendCommand>
	Clear_Screen();
 8001494:	f000 f896 	bl	80015c4 <Clear_Screen>
	SendCommand(0xA6);
	SendCommand(0xAF);*/

	//SendCommand(0xB0);
   // SendCommand(0x81);
	SendCommand(0xB0);
 8001498:	20b0      	movs	r0, #176	; 0xb0
 800149a:	f000 f84f 	bl	800153c <SendCommand>
	SendCommand(0x81);
 800149e:	2081      	movs	r0, #129	; 0x81
 80014a0:	f000 f84c 	bl	800153c <SendCommand>
	SendCommand(0x7F);			//  ;
 80014a4:	207f      	movs	r0, #127	; 0x7f
 80014a6:	f000 f849 	bl	800153c <SendCommand>
	SendCommand(0xAF);
 80014aa:	20af      	movs	r0, #175	; 0xaf
 80014ac:	f000 f846 	bl	800153c <SendCommand>
	HAL_Delay(100);
 80014b0:	2064      	movs	r0, #100	; 0x64
 80014b2:	f000 fca9 	bl	8001e08 <HAL_Delay>

	SendCommand(0x20);
 80014b6:	2020      	movs	r0, #32
 80014b8:	f000 f840 	bl	800153c <SendCommand>
	SendCommand(0x01);			//  Vertical Addressing Mode;
 80014bc:	2001      	movs	r0, #1
 80014be:	f000 f83d 	bl	800153c <SendCommand>
	SendCommand(0x21);			//    -  0  127 ;
 80014c2:	2021      	movs	r0, #33	; 0x21
 80014c4:	f000 f83a 	bl	800153c <SendCommand>
	SendCommand(0x00);
 80014c8:	2000      	movs	r0, #0
 80014ca:	f000 f837 	bl	800153c <SendCommand>
	SendCommand(0x7F);
 80014ce:	207f      	movs	r0, #127	; 0x7f
 80014d0:	f000 f834 	bl	800153c <SendCommand>
	SendCommand(0x22);			//    -     ;
 80014d4:	2022      	movs	r0, #34	; 0x22
 80014d6:	f000 f831 	bl	800153c <SendCommand>
	SendCommand(0x00);
 80014da:	2000      	movs	r0, #0
 80014dc:	f000 f82e 	bl	800153c <SendCommand>
	SendCommand(0x07);
 80014e0:	2007      	movs	r0, #7
 80014e2:	f000 f82b 	bl	800153c <SendCommand>
	//SendCommand(0xDA); //
   // SendCommand(0x12); //
	SendCommand(0xA1);
 80014e6:	20a1      	movs	r0, #161	; 0xa1
 80014e8:	f000 f828 	bl	800153c <SendCommand>

	// Set default values for screen object
	  /* SSD1306.CurrentX = 0;
	    SSD1306.CurrentY = 0;*/

 }
 80014ec:	bf00      	nop
 80014ee:	bd80      	pop	{r7, pc}
 80014f0:	40020400 	.word	0x40020400

080014f4 <LL_GPIO_WriteOutputPort>:
    * @param  GPIOx GPIO Port
    * @param  PortValue Level value for each pin of the port
    * @retval None
    */
   void LL_GPIO_WriteOutputPort(GPIO_TypeDef *GPIOx, uint32_t PortValue)
  {
 80014f4:	b480      	push	{r7}
 80014f6:	b083      	sub	sp, #12
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
 80014fc:	6039      	str	r1, [r7, #0]
    WRITE_REG(GPIOx->ODR, PortValue);
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	683a      	ldr	r2, [r7, #0]
 8001502:	615a      	str	r2, [r3, #20]
  }
 8001504:	bf00      	nop
 8001506:	370c      	adds	r7, #12
 8001508:	46bd      	mov	sp, r7
 800150a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150e:	4770      	bx	lr

08001510 <Reset_ssd1309>:
 * parameters:		-
 *
 * on return:		-
 ------------------------------------------------------------------------------------*/
 void Reset_ssd1309(void)
 {
 8001510:	b580      	push	{r7, lr}
 8001512:	af00      	add	r7, sp, #0
 	HAL_GPIO_WritePin(RES_GPIO_Port, RES_Pin, GPIO_PIN_SET);
 8001514:	2201      	movs	r2, #1
 8001516:	2180      	movs	r1, #128	; 0x80
 8001518:	4807      	ldr	r0, [pc, #28]	; (8001538 <Reset_ssd1309+0x28>)
 800151a:	f000 ff1b 	bl	8002354 <HAL_GPIO_WritePin>
 	HAL_GPIO_WritePin(RES_GPIO_Port, RES_Pin, GPIO_PIN_RESET);
 800151e:	2200      	movs	r2, #0
 8001520:	2180      	movs	r1, #128	; 0x80
 8001522:	4805      	ldr	r0, [pc, #20]	; (8001538 <Reset_ssd1309+0x28>)
 8001524:	f000 ff16 	bl	8002354 <HAL_GPIO_WritePin>
 	HAL_GPIO_WritePin(RES_GPIO_Port, RES_Pin, GPIO_PIN_SET);
 8001528:	2201      	movs	r2, #1
 800152a:	2180      	movs	r1, #128	; 0x80
 800152c:	4802      	ldr	r0, [pc, #8]	; (8001538 <Reset_ssd1309+0x28>)
 800152e:	f000 ff11 	bl	8002354 <HAL_GPIO_WritePin>
 }
 8001532:	bf00      	nop
 8001534:	bd80      	pop	{r7, pc}
 8001536:	bf00      	nop
 8001538:	40020400 	.word	0x40020400

0800153c <SendCommand>:
  * parameters:		-uint8_t Command
  *
  * on return:		-
  ------------------------------------------------------------------------------------*/
 void SendCommand(uint8_t Command)
 {
 800153c:	b580      	push	{r7, lr}
 800153e:	b082      	sub	sp, #8
 8001540:	af00      	add	r7, sp, #0
 8001542:	4603      	mov	r3, r0
 8001544:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(D_C_GPIO_Port, D_C_Pin, GPIO_PIN_RESET);
 8001546:	2200      	movs	r2, #0
 8001548:	2140      	movs	r1, #64	; 0x40
 800154a:	480b      	ldr	r0, [pc, #44]	; (8001578 <SendCommand+0x3c>)
 800154c:	f000 ff02 	bl	8002354 <HAL_GPIO_WritePin>
 	HAL_GPIO_WritePin(WR_GPIO_Port, WR_Pin, GPIO_PIN_RESET);
 8001550:	2200      	movs	r2, #0
 8001552:	2110      	movs	r1, #16
 8001554:	4808      	ldr	r0, [pc, #32]	; (8001578 <SendCommand+0x3c>)
 8001556:	f000 fefd 	bl	8002354 <HAL_GPIO_WritePin>
 	LL_GPIO_WriteOutputPort(GPIOD, Command);
 800155a:	79fb      	ldrb	r3, [r7, #7]
 800155c:	4619      	mov	r1, r3
 800155e:	4807      	ldr	r0, [pc, #28]	; (800157c <SendCommand+0x40>)
 8001560:	f7ff ffc8 	bl	80014f4 <LL_GPIO_WriteOutputPort>
 	HAL_GPIO_WritePin(WR_GPIO_Port, WR_Pin, GPIO_PIN_SET);
 8001564:	2201      	movs	r2, #1
 8001566:	2110      	movs	r1, #16
 8001568:	4803      	ldr	r0, [pc, #12]	; (8001578 <SendCommand+0x3c>)
 800156a:	f000 fef3 	bl	8002354 <HAL_GPIO_WritePin>
 }
 800156e:	bf00      	nop
 8001570:	3708      	adds	r7, #8
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}
 8001576:	bf00      	nop
 8001578:	40020400 	.word	0x40020400
 800157c:	40020c00 	.word	0x40020c00

08001580 <SendData>:
   * parameters:	-uint8_t Data
   *
   * on return:		-
   ------------------------------------------------------------------------------------*/
 void SendData (uint8_t Data)
 {
 8001580:	b580      	push	{r7, lr}
 8001582:	b082      	sub	sp, #8
 8001584:	af00      	add	r7, sp, #0
 8001586:	4603      	mov	r3, r0
 8001588:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(D_C_GPIO_Port, D_C_Pin, GPIO_PIN_SET);
 800158a:	2201      	movs	r2, #1
 800158c:	2140      	movs	r1, #64	; 0x40
 800158e:	480b      	ldr	r0, [pc, #44]	; (80015bc <SendData+0x3c>)
 8001590:	f000 fee0 	bl	8002354 <HAL_GPIO_WritePin>
 	HAL_GPIO_WritePin(WR_GPIO_Port, WR_Pin, GPIO_PIN_RESET);
 8001594:	2200      	movs	r2, #0
 8001596:	2110      	movs	r1, #16
 8001598:	4808      	ldr	r0, [pc, #32]	; (80015bc <SendData+0x3c>)
 800159a:	f000 fedb 	bl	8002354 <HAL_GPIO_WritePin>
 	LL_GPIO_WriteOutputPort(GPIOD, Data);
 800159e:	79fb      	ldrb	r3, [r7, #7]
 80015a0:	4619      	mov	r1, r3
 80015a2:	4807      	ldr	r0, [pc, #28]	; (80015c0 <SendData+0x40>)
 80015a4:	f7ff ffa6 	bl	80014f4 <LL_GPIO_WriteOutputPort>
 	HAL_GPIO_WritePin(WR_GPIO_Port, WR_Pin, GPIO_PIN_SET);
 80015a8:	2201      	movs	r2, #1
 80015aa:	2110      	movs	r1, #16
 80015ac:	4803      	ldr	r0, [pc, #12]	; (80015bc <SendData+0x3c>)
 80015ae:	f000 fed1 	bl	8002354 <HAL_GPIO_WritePin>
 }
 80015b2:	bf00      	nop
 80015b4:	3708      	adds	r7, #8
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	bf00      	nop
 80015bc:	40020400 	.word	0x40020400
 80015c0:	40020c00 	.word	0x40020c00

080015c4 <Clear_Screen>:
   * parameters:	-
   *
   * on return:		-
   ------------------------------------------------------------------------------------*/
 void Clear_Screen(void)
 {
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b082      	sub	sp, #8
 80015c8:	af00      	add	r7, sp, #0
	  uint8_t i = 0;
 80015ca:	2300      	movs	r3, #0
 80015cc:	717b      	strb	r3, [r7, #5]
	 for(uint8_t j =0; j < 128; j++)
 80015ce:	2300      	movs	r3, #0
 80015d0:	71fb      	strb	r3, [r7, #7]
 80015d2:	e014      	b.n	80015fe <Clear_Screen+0x3a>
	     {
	 	  SendCommand(0xB0+i);
 80015d4:	797b      	ldrb	r3, [r7, #5]
 80015d6:	3b50      	subs	r3, #80	; 0x50
 80015d8:	b2db      	uxtb	r3, r3
 80015da:	4618      	mov	r0, r3
 80015dc:	f7ff ffae 	bl	800153c <SendCommand>
	 	  for (uint8_t i = 0; i < 8; i++)
 80015e0:	2300      	movs	r3, #0
 80015e2:	71bb      	strb	r3, [r7, #6]
 80015e4:	e005      	b.n	80015f2 <Clear_Screen+0x2e>
	 	  	{
	 		  SendData(0x00);
 80015e6:	2000      	movs	r0, #0
 80015e8:	f7ff ffca 	bl	8001580 <SendData>
	 	  for (uint8_t i = 0; i < 8; i++)
 80015ec:	79bb      	ldrb	r3, [r7, #6]
 80015ee:	3301      	adds	r3, #1
 80015f0:	71bb      	strb	r3, [r7, #6]
 80015f2:	79bb      	ldrb	r3, [r7, #6]
 80015f4:	2b07      	cmp	r3, #7
 80015f6:	d9f6      	bls.n	80015e6 <Clear_Screen+0x22>
	 for(uint8_t j =0; j < 128; j++)
 80015f8:	79fb      	ldrb	r3, [r7, #7]
 80015fa:	3301      	adds	r3, #1
 80015fc:	71fb      	strb	r3, [r7, #7]
 80015fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001602:	2b00      	cmp	r3, #0
 8001604:	dae6      	bge.n	80015d4 <Clear_Screen+0x10>
	 	  	}
	     }
 }
 8001606:	bf00      	nop
 8001608:	bf00      	nop
 800160a:	3708      	adds	r7, #8
 800160c:	46bd      	mov	sp, r7
 800160e:	bd80      	pop	{r7, pc}

08001610 <SSD1306_WriteChar>:
      // Everything ok
      return *str;
  }*/

  void SSD1306_WriteChar(int16_t x, int16_t y, char ch, FontDef_t* Font,  SSD1306_COLOR_t color, SSD1306_DRAW_t mode)
  {
 8001610:	b580      	push	{r7, lr}
 8001612:	b086      	sub	sp, #24
 8001614:	af00      	add	r7, sp, #0
 8001616:	607b      	str	r3, [r7, #4]
 8001618:	4603      	mov	r3, r0
 800161a:	81fb      	strh	r3, [r7, #14]
 800161c:	460b      	mov	r3, r1
 800161e:	81bb      	strh	r3, [r7, #12]
 8001620:	4613      	mov	r3, r2
 8001622:	72fb      	strb	r3, [r7, #11]
      int16_t x0, y0, b;
      // Translate font to screen buffer
      for (y0 = 0; y0 < Font->height; y0++)
 8001624:	2300      	movs	r3, #0
 8001626:	82bb      	strh	r3, [r7, #20]
 8001628:	e055      	b.n	80016d6 <SSD1306_WriteChar+0xc6>
      {
          b = Font->data[(ch - 32) * Font->height + y0];
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	685a      	ldr	r2, [r3, #4]
 800162e:	7afb      	ldrb	r3, [r7, #11]
 8001630:	3b20      	subs	r3, #32
 8001632:	6879      	ldr	r1, [r7, #4]
 8001634:	7849      	ldrb	r1, [r1, #1]
 8001636:	fb01 f103 	mul.w	r1, r1, r3
 800163a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800163e:	440b      	add	r3, r1
 8001640:	005b      	lsls	r3, r3, #1
 8001642:	4413      	add	r3, r2
 8001644:	881b      	ldrh	r3, [r3, #0]
 8001646:	827b      	strh	r3, [r7, #18]
          for (x0 = 0; x0 < Font->width; x0++)
 8001648:	2300      	movs	r3, #0
 800164a:	82fb      	strh	r3, [r7, #22]
 800164c:	e037      	b.n	80016be <SSD1306_WriteChar+0xae>
          {
               if ((b << x0) & 0x8000)
 800164e:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8001652:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001656:	fa02 f303 	lsl.w	r3, r2, r3
 800165a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800165e:	2b00      	cmp	r3, #0
 8001660:	d00f      	beq.n	8001682 <SSD1306_WriteChar+0x72>
              {
            	 SSD1306_DrawPixel(x + x0, y + y0, (SSD1306_COLOR_t) color);
 8001662:	89fa      	ldrh	r2, [r7, #14]
 8001664:	8afb      	ldrh	r3, [r7, #22]
 8001666:	4413      	add	r3, r2
 8001668:	b29b      	uxth	r3, r3
 800166a:	b218      	sxth	r0, r3
 800166c:	89ba      	ldrh	r2, [r7, #12]
 800166e:	8abb      	ldrh	r3, [r7, #20]
 8001670:	4413      	add	r3, r2
 8001672:	b29b      	uxth	r3, r3
 8001674:	b21b      	sxth	r3, r3
 8001676:	f897 2020 	ldrb.w	r2, [r7, #32]
 800167a:	4619      	mov	r1, r3
 800167c:	f000 f836 	bl	80016ec <SSD1306_DrawPixel>
 8001680:	e017      	b.n	80016b2 <SSD1306_WriteChar+0xa2>
              }
             else if (mode == SSD1306_OVERRIDE)
 8001682:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001686:	2b00      	cmp	r3, #0
 8001688:	d113      	bne.n	80016b2 <SSD1306_WriteChar+0xa2>
              {
                SSD1306_DrawPixel(x + x0, y + y0, (SSD1306_COLOR_t) !color);
 800168a:	89fa      	ldrh	r2, [r7, #14]
 800168c:	8afb      	ldrh	r3, [r7, #22]
 800168e:	4413      	add	r3, r2
 8001690:	b29b      	uxth	r3, r3
 8001692:	b218      	sxth	r0, r3
 8001694:	89ba      	ldrh	r2, [r7, #12]
 8001696:	8abb      	ldrh	r3, [r7, #20]
 8001698:	4413      	add	r3, r2
 800169a:	b29b      	uxth	r3, r3
 800169c:	b219      	sxth	r1, r3
 800169e:	f897 3020 	ldrb.w	r3, [r7, #32]
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	bf0c      	ite	eq
 80016a6:	2301      	moveq	r3, #1
 80016a8:	2300      	movne	r3, #0
 80016aa:	b2db      	uxtb	r3, r3
 80016ac:	461a      	mov	r2, r3
 80016ae:	f000 f81d 	bl	80016ec <SSD1306_DrawPixel>
          for (x0 = 0; x0 < Font->width; x0++)
 80016b2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80016b6:	b29b      	uxth	r3, r3
 80016b8:	3301      	adds	r3, #1
 80016ba:	b29b      	uxth	r3, r3
 80016bc:	82fb      	strh	r3, [r7, #22]
 80016be:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80016c2:	687a      	ldr	r2, [r7, #4]
 80016c4:	7812      	ldrb	r2, [r2, #0]
 80016c6:	4293      	cmp	r3, r2
 80016c8:	dbc1      	blt.n	800164e <SSD1306_WriteChar+0x3e>
      for (y0 = 0; y0 < Font->height; y0++)
 80016ca:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80016ce:	b29b      	uxth	r3, r3
 80016d0:	3301      	adds	r3, #1
 80016d2:	b29b      	uxth	r3, r3
 80016d4:	82bb      	strh	r3, [r7, #20]
 80016d6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80016da:	687a      	ldr	r2, [r7, #4]
 80016dc:	7852      	ldrb	r2, [r2, #1]
 80016de:	4293      	cmp	r3, r2
 80016e0:	dba3      	blt.n	800162a <SSD1306_WriteChar+0x1a>
              }
          }
      }
  }
 80016e2:	bf00      	nop
 80016e4:	bf00      	nop
 80016e6:	3718      	adds	r7, #24
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bd80      	pop	{r7, pc}

080016ec <SSD1306_DrawPixel>:

  void SSD1306_DrawPixel(int16_t x, int16_t y, SSD1306_COLOR_t color) {
 80016ec:	b480      	push	{r7}
 80016ee:	b083      	sub	sp, #12
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	4603      	mov	r3, r0
 80016f4:	80fb      	strh	r3, [r7, #6]
 80016f6:	460b      	mov	r3, r1
 80016f8:	80bb      	strh	r3, [r7, #4]
 80016fa:	4613      	mov	r3, r2
 80016fc:	70fb      	strb	r3, [r7, #3]
    if (x < SSD1306.MaskX1 ||
 80016fe:	4b42      	ldr	r3, [pc, #264]	; (8001808 <SSD1306_DrawPixel+0x11c>)
 8001700:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001704:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001708:	429a      	cmp	r2, r3
 800170a:	db76      	blt.n	80017fa <SSD1306_DrawPixel+0x10e>
        y < SSD1306.MaskY1 ||
 800170c:	4b3e      	ldr	r3, [pc, #248]	; (8001808 <SSD1306_DrawPixel+0x11c>)
 800170e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
    if (x < SSD1306.MaskX1 ||
 8001712:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001716:	429a      	cmp	r2, r3
 8001718:	db6f      	blt.n	80017fa <SSD1306_DrawPixel+0x10e>
        x >= SSD1306.MaskX2 ||
 800171a:	4b3b      	ldr	r3, [pc, #236]	; (8001808 <SSD1306_DrawPixel+0x11c>)
 800171c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
        y < SSD1306.MaskY1 ||
 8001720:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001724:	429a      	cmp	r2, r3
 8001726:	da68      	bge.n	80017fa <SSD1306_DrawPixel+0x10e>
        y >= SSD1306.MaskY2) {
 8001728:	4b37      	ldr	r3, [pc, #220]	; (8001808 <SSD1306_DrawPixel+0x11c>)
 800172a:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
        x >= SSD1306.MaskX2 ||
 800172e:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001732:	429a      	cmp	r2, r3
 8001734:	da61      	bge.n	80017fa <SSD1306_DrawPixel+0x10e>
      /* Error */
      return;
    }

    if (SSD1306.Inverted) {
 8001736:	4b34      	ldr	r3, [pc, #208]	; (8001808 <SSD1306_DrawPixel+0x11c>)
 8001738:	7a1b      	ldrb	r3, [r3, #8]
 800173a:	2b00      	cmp	r3, #0
 800173c:	d006      	beq.n	800174c <SSD1306_DrawPixel+0x60>
      color = (SSD1306_COLOR_t)!color;
 800173e:	78fb      	ldrb	r3, [r7, #3]
 8001740:	2b00      	cmp	r3, #0
 8001742:	bf0c      	ite	eq
 8001744:	2301      	moveq	r3, #1
 8001746:	2300      	movne	r3, #0
 8001748:	b2db      	uxtb	r3, r3
 800174a:	70fb      	strb	r3, [r7, #3]
    }

    if(color == SSD1306_WHITE) {
 800174c:	78fb      	ldrb	r3, [r7, #3]
 800174e:	2b01      	cmp	r3, #1
 8001750:	d128      	bne.n	80017a4 <SSD1306_DrawPixel+0xb8>
    	pixelBuffer[1+ x + (y >> 3) * SSD1309_WIDTH] |= (1 << (y % 8));
 8001752:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001756:	1c5a      	adds	r2, r3, #1
 8001758:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800175c:	10db      	asrs	r3, r3, #3
 800175e:	b21b      	sxth	r3, r3
 8001760:	01db      	lsls	r3, r3, #7
 8001762:	4413      	add	r3, r2
 8001764:	4a29      	ldr	r2, [pc, #164]	; (800180c <SSD1306_DrawPixel+0x120>)
 8001766:	5cd3      	ldrb	r3, [r2, r3]
 8001768:	b25a      	sxtb	r2, r3
 800176a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800176e:	4259      	negs	r1, r3
 8001770:	f003 0307 	and.w	r3, r3, #7
 8001774:	f001 0107 	and.w	r1, r1, #7
 8001778:	bf58      	it	pl
 800177a:	424b      	negpl	r3, r1
 800177c:	b21b      	sxth	r3, r3
 800177e:	4619      	mov	r1, r3
 8001780:	2301      	movs	r3, #1
 8001782:	408b      	lsls	r3, r1
 8001784:	b25b      	sxtb	r3, r3
 8001786:	4313      	orrs	r3, r2
 8001788:	b259      	sxtb	r1, r3
 800178a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800178e:	1c5a      	adds	r2, r3, #1
 8001790:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001794:	10db      	asrs	r3, r3, #3
 8001796:	b21b      	sxth	r3, r3
 8001798:	01db      	lsls	r3, r3, #7
 800179a:	4413      	add	r3, r2
 800179c:	b2c9      	uxtb	r1, r1
 800179e:	4a1b      	ldr	r2, [pc, #108]	; (800180c <SSD1306_DrawPixel+0x120>)
 80017a0:	54d1      	strb	r1, [r2, r3]
 80017a2:	e02b      	b.n	80017fc <SSD1306_DrawPixel+0x110>
    } else {
    	pixelBuffer[1+ x + (y >> 3) * SSD1309_WIDTH] &= ~(1 << (y % 8));
 80017a4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80017a8:	1c5a      	adds	r2, r3, #1
 80017aa:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80017ae:	10db      	asrs	r3, r3, #3
 80017b0:	b21b      	sxth	r3, r3
 80017b2:	01db      	lsls	r3, r3, #7
 80017b4:	4413      	add	r3, r2
 80017b6:	4a15      	ldr	r2, [pc, #84]	; (800180c <SSD1306_DrawPixel+0x120>)
 80017b8:	5cd3      	ldrb	r3, [r2, r3]
 80017ba:	b25a      	sxtb	r2, r3
 80017bc:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80017c0:	4259      	negs	r1, r3
 80017c2:	f003 0307 	and.w	r3, r3, #7
 80017c6:	f001 0107 	and.w	r1, r1, #7
 80017ca:	bf58      	it	pl
 80017cc:	424b      	negpl	r3, r1
 80017ce:	b21b      	sxth	r3, r3
 80017d0:	4619      	mov	r1, r3
 80017d2:	2301      	movs	r3, #1
 80017d4:	408b      	lsls	r3, r1
 80017d6:	b25b      	sxtb	r3, r3
 80017d8:	43db      	mvns	r3, r3
 80017da:	b25b      	sxtb	r3, r3
 80017dc:	4013      	ands	r3, r2
 80017de:	b259      	sxtb	r1, r3
 80017e0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80017e4:	1c5a      	adds	r2, r3, #1
 80017e6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80017ea:	10db      	asrs	r3, r3, #3
 80017ec:	b21b      	sxth	r3, r3
 80017ee:	01db      	lsls	r3, r3, #7
 80017f0:	4413      	add	r3, r2
 80017f2:	b2c9      	uxtb	r1, r1
 80017f4:	4a05      	ldr	r2, [pc, #20]	; (800180c <SSD1306_DrawPixel+0x120>)
 80017f6:	54d1      	strb	r1, [r2, r3]
 80017f8:	e000      	b.n	80017fc <SSD1306_DrawPixel+0x110>
      return;
 80017fa:	bf00      	nop
    }

  //  SSD1306.Dirty = 1;
  }
 80017fc:	370c      	adds	r7, #12
 80017fe:	46bd      	mov	sp, r7
 8001800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001804:	4770      	bx	lr
 8001806:	bf00      	nop
 8001808:	20000008 	.word	0x20000008
 800180c:	20000210 	.word	0x20000210

08001810 <SSD1306_WriteString>:

  void SSD1306_WriteString(int16_t x, int16_t y, char* str, FontDef_t* Font, SSD1306_COLOR_t color, SSD1306_DRAW_t mode)
  {
 8001810:	b580      	push	{r7, lr}
 8001812:	b08a      	sub	sp, #40	; 0x28
 8001814:	af02      	add	r7, sp, #8
 8001816:	60ba      	str	r2, [r7, #8]
 8001818:	607b      	str	r3, [r7, #4]
 800181a:	4603      	mov	r3, r0
 800181c:	81fb      	strh	r3, [r7, #14]
 800181e:	460b      	mov	r3, r1
 8001820:	81bb      	strh	r3, [r7, #12]
      int16_t l = strlen(str);
 8001822:	68b8      	ldr	r0, [r7, #8]
 8001824:	f7fe fcd4 	bl	80001d0 <strlen>
 8001828:	4603      	mov	r3, r0
 800182a:	833b      	strh	r3, [r7, #24]
      if (
          (x + l*Font->width < SSD1306.MaskX1) ||
 800182c:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001830:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001834:	6879      	ldr	r1, [r7, #4]
 8001836:	7809      	ldrb	r1, [r1, #0]
 8001838:	fb01 f303 	mul.w	r3, r1, r3
 800183c:	4413      	add	r3, r2
 800183e:	4a44      	ldr	r2, [pc, #272]	; (8001950 <SSD1306_WriteString+0x140>)
 8001840:	f9b2 2000 	ldrsh.w	r2, [r2]
      if (
 8001844:	4293      	cmp	r3, r2
 8001846:	db7e      	blt.n	8001946 <SSD1306_WriteString+0x136>
          (SSD1306.MaskX2 < x) ||
 8001848:	4b41      	ldr	r3, [pc, #260]	; (8001950 <SSD1306_WriteString+0x140>)
 800184a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
          (x + l*Font->width < SSD1306.MaskX1) ||
 800184e:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001852:	429a      	cmp	r2, r3
 8001854:	dc77      	bgt.n	8001946 <SSD1306_WriteString+0x136>
          (y + Font->height < SSD1306.MaskY1) ||
 8001856:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800185a:	687a      	ldr	r2, [r7, #4]
 800185c:	7852      	ldrb	r2, [r2, #1]
 800185e:	4413      	add	r3, r2
 8001860:	4a3b      	ldr	r2, [pc, #236]	; (8001950 <SSD1306_WriteString+0x140>)
 8001862:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
          (SSD1306.MaskX2 < x) ||
 8001866:	4293      	cmp	r3, r2
 8001868:	db6d      	blt.n	8001946 <SSD1306_WriteString+0x136>
          (SSD1306.MaskY2 < y)
 800186a:	4b39      	ldr	r3, [pc, #228]	; (8001950 <SSD1306_WriteString+0x140>)
 800186c:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
          (y + Font->height < SSD1306.MaskY1) ||
 8001870:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001874:	429a      	cmp	r2, r3
 8001876:	dc66      	bgt.n	8001946 <SSD1306_WriteString+0x136>
      ){
        return;
      }

      int16_t fx = (SSD1306.MaskX1 - x) / Font->width;
 8001878:	4b35      	ldr	r3, [pc, #212]	; (8001950 <SSD1306_WriteString+0x140>)
 800187a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800187e:	461a      	mov	r2, r3
 8001880:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001884:	1ad3      	subs	r3, r2, r3
 8001886:	687a      	ldr	r2, [r7, #4]
 8001888:	7812      	ldrb	r2, [r2, #0]
 800188a:	fb93 f3f2 	sdiv	r3, r3, r2
 800188e:	82fb      	strh	r3, [r7, #22]
      int16_t rx = (x - SSD1306.MaskX2) / Font->width;
 8001890:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001894:	4a2e      	ldr	r2, [pc, #184]	; (8001950 <SSD1306_WriteString+0x140>)
 8001896:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 800189a:	1a9b      	subs	r3, r3, r2
 800189c:	687a      	ldr	r2, [r7, #4]
 800189e:	7812      	ldrb	r2, [r2, #0]
 80018a0:	fb93 f3f2 	sdiv	r3, r3, r2
 80018a4:	82bb      	strh	r3, [r7, #20]
      char* estr = str + l;
 80018a6:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80018aa:	68ba      	ldr	r2, [r7, #8]
 80018ac:	4413      	add	r3, r2
 80018ae:	61fb      	str	r3, [r7, #28]
      int16_t n = 0;
 80018b0:	2300      	movs	r3, #0
 80018b2:	837b      	strh	r3, [r7, #26]


      // cut off characters which are out of masking box
      if (fx > 0) {
 80018b4:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	dd0f      	ble.n	80018dc <SSD1306_WriteString+0xcc>
          str += fx;
 80018bc:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80018c0:	68ba      	ldr	r2, [r7, #8]
 80018c2:	4413      	add	r3, r2
 80018c4:	60bb      	str	r3, [r7, #8]
          x += fx*Font->width;
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	781b      	ldrb	r3, [r3, #0]
 80018ca:	b29a      	uxth	r2, r3
 80018cc:	8afb      	ldrh	r3, [r7, #22]
 80018ce:	fb12 f303 	smulbb	r3, r2, r3
 80018d2:	b29a      	uxth	r2, r3
 80018d4:	89fb      	ldrh	r3, [r7, #14]
 80018d6:	4413      	add	r3, r2
 80018d8:	b29b      	uxth	r3, r3
 80018da:	81fb      	strh	r3, [r7, #14]
      }

      if (rx > 0) {
 80018dc:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	dd27      	ble.n	8001934 <SSD1306_WriteString+0x124>
        estr -= rx;
 80018e4:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80018e8:	425b      	negs	r3, r3
 80018ea:	69fa      	ldr	r2, [r7, #28]
 80018ec:	4413      	add	r3, r2
 80018ee:	61fb      	str	r3, [r7, #28]
      }

      // Write until null-byte or the first cutoff char
      while (*str && str < estr)
 80018f0:	e020      	b.n	8001934 <SSD1306_WriteString+0x124>
      {
          SSD1306_WriteChar(x + n*Font->width, y, *str, Font, color, mode);
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	781b      	ldrb	r3, [r3, #0]
 80018f6:	b29a      	uxth	r2, r3
 80018f8:	8b7b      	ldrh	r3, [r7, #26]
 80018fa:	fb12 f303 	smulbb	r3, r2, r3
 80018fe:	b29a      	uxth	r2, r3
 8001900:	89fb      	ldrh	r3, [r7, #14]
 8001902:	4413      	add	r3, r2
 8001904:	b29b      	uxth	r3, r3
 8001906:	b218      	sxth	r0, r3
 8001908:	68bb      	ldr	r3, [r7, #8]
 800190a:	781a      	ldrb	r2, [r3, #0]
 800190c:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8001910:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001914:	9301      	str	r3, [sp, #4]
 8001916:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800191a:	9300      	str	r3, [sp, #0]
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	f7ff fe77 	bl	8001610 <SSD1306_WriteChar>
          n++;
 8001922:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001926:	b29b      	uxth	r3, r3
 8001928:	3301      	adds	r3, #1
 800192a:	b29b      	uxth	r3, r3
 800192c:	837b      	strh	r3, [r7, #26]
          str++;
 800192e:	68bb      	ldr	r3, [r7, #8]
 8001930:	3301      	adds	r3, #1
 8001932:	60bb      	str	r3, [r7, #8]
      while (*str && str < estr)
 8001934:	68bb      	ldr	r3, [r7, #8]
 8001936:	781b      	ldrb	r3, [r3, #0]
 8001938:	2b00      	cmp	r3, #0
 800193a:	d005      	beq.n	8001948 <SSD1306_WriteString+0x138>
 800193c:	68ba      	ldr	r2, [r7, #8]
 800193e:	69fb      	ldr	r3, [r7, #28]
 8001940:	429a      	cmp	r2, r3
 8001942:	d3d6      	bcc.n	80018f2 <SSD1306_WriteString+0xe2>
 8001944:	e000      	b.n	8001948 <SSD1306_WriteString+0x138>
        return;
 8001946:	bf00      	nop
      }
  }
 8001948:	3720      	adds	r7, #32
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	20000008 	.word	0x20000008

08001954 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001954:	b480      	push	{r7}
 8001956:	b083      	sub	sp, #12
 8001958:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800195a:	2300      	movs	r3, #0
 800195c:	607b      	str	r3, [r7, #4]
 800195e:	4b10      	ldr	r3, [pc, #64]	; (80019a0 <HAL_MspInit+0x4c>)
 8001960:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001962:	4a0f      	ldr	r2, [pc, #60]	; (80019a0 <HAL_MspInit+0x4c>)
 8001964:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001968:	6453      	str	r3, [r2, #68]	; 0x44
 800196a:	4b0d      	ldr	r3, [pc, #52]	; (80019a0 <HAL_MspInit+0x4c>)
 800196c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800196e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001972:	607b      	str	r3, [r7, #4]
 8001974:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001976:	2300      	movs	r3, #0
 8001978:	603b      	str	r3, [r7, #0]
 800197a:	4b09      	ldr	r3, [pc, #36]	; (80019a0 <HAL_MspInit+0x4c>)
 800197c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800197e:	4a08      	ldr	r2, [pc, #32]	; (80019a0 <HAL_MspInit+0x4c>)
 8001980:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001984:	6413      	str	r3, [r2, #64]	; 0x40
 8001986:	4b06      	ldr	r3, [pc, #24]	; (80019a0 <HAL_MspInit+0x4c>)
 8001988:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800198a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800198e:	603b      	str	r3, [r7, #0]
 8001990:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001992:	bf00      	nop
 8001994:	370c      	adds	r7, #12
 8001996:	46bd      	mov	sp, r7
 8001998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199c:	4770      	bx	lr
 800199e:	bf00      	nop
 80019a0:	40023800 	.word	0x40023800

080019a4 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b086      	sub	sp, #24
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80019ac:	f107 0308 	add.w	r3, r7, #8
 80019b0:	2200      	movs	r2, #0
 80019b2:	601a      	str	r2, [r3, #0]
 80019b4:	605a      	str	r2, [r3, #4]
 80019b6:	609a      	str	r2, [r3, #8]
 80019b8:	60da      	str	r2, [r3, #12]
  if(hrtc->Instance==RTC)
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	4a0c      	ldr	r2, [pc, #48]	; (80019f0 <HAL_RTC_MspInit+0x4c>)
 80019c0:	4293      	cmp	r3, r2
 80019c2:	d111      	bne.n	80019e8 <HAL_RTC_MspInit+0x44>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80019c4:	2302      	movs	r3, #2
 80019c6:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80019c8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80019cc:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80019ce:	f107 0308 	add.w	r3, r7, #8
 80019d2:	4618      	mov	r0, r3
 80019d4:	f001 f918 	bl	8002c08 <HAL_RCCEx_PeriphCLKConfig>
 80019d8:	4603      	mov	r3, r0
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d001      	beq.n	80019e2 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 80019de:	f7ff fd47 	bl	8001470 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80019e2:	4b04      	ldr	r3, [pc, #16]	; (80019f4 <HAL_RTC_MspInit+0x50>)
 80019e4:	2201      	movs	r2, #1
 80019e6:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80019e8:	bf00      	nop
 80019ea:	3718      	adds	r7, #24
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}
 80019f0:	40002800 	.word	0x40002800
 80019f4:	42470e3c 	.word	0x42470e3c

080019f8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b08a      	sub	sp, #40	; 0x28
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a00:	f107 0314 	add.w	r3, r7, #20
 8001a04:	2200      	movs	r2, #0
 8001a06:	601a      	str	r2, [r3, #0]
 8001a08:	605a      	str	r2, [r3, #4]
 8001a0a:	609a      	str	r2, [r3, #8]
 8001a0c:	60da      	str	r2, [r3, #12]
 8001a0e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	4a19      	ldr	r2, [pc, #100]	; (8001a7c <HAL_SPI_MspInit+0x84>)
 8001a16:	4293      	cmp	r3, r2
 8001a18:	d12b      	bne.n	8001a72 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	613b      	str	r3, [r7, #16]
 8001a1e:	4b18      	ldr	r3, [pc, #96]	; (8001a80 <HAL_SPI_MspInit+0x88>)
 8001a20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a22:	4a17      	ldr	r2, [pc, #92]	; (8001a80 <HAL_SPI_MspInit+0x88>)
 8001a24:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001a28:	6453      	str	r3, [r2, #68]	; 0x44
 8001a2a:	4b15      	ldr	r3, [pc, #84]	; (8001a80 <HAL_SPI_MspInit+0x88>)
 8001a2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a2e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001a32:	613b      	str	r3, [r7, #16]
 8001a34:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a36:	2300      	movs	r3, #0
 8001a38:	60fb      	str	r3, [r7, #12]
 8001a3a:	4b11      	ldr	r3, [pc, #68]	; (8001a80 <HAL_SPI_MspInit+0x88>)
 8001a3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a3e:	4a10      	ldr	r2, [pc, #64]	; (8001a80 <HAL_SPI_MspInit+0x88>)
 8001a40:	f043 0301 	orr.w	r3, r3, #1
 8001a44:	6313      	str	r3, [r2, #48]	; 0x30
 8001a46:	4b0e      	ldr	r3, [pc, #56]	; (8001a80 <HAL_SPI_MspInit+0x88>)
 8001a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a4a:	f003 0301 	and.w	r3, r3, #1
 8001a4e:	60fb      	str	r3, [r7, #12]
 8001a50:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001a52:	23e0      	movs	r3, #224	; 0xe0
 8001a54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a56:	2302      	movs	r3, #2
 8001a58:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a5e:	2303      	movs	r3, #3
 8001a60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001a62:	2305      	movs	r3, #5
 8001a64:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a66:	f107 0314 	add.w	r3, r7, #20
 8001a6a:	4619      	mov	r1, r3
 8001a6c:	4805      	ldr	r0, [pc, #20]	; (8001a84 <HAL_SPI_MspInit+0x8c>)
 8001a6e:	f000 fad5 	bl	800201c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001a72:	bf00      	nop
 8001a74:	3728      	adds	r7, #40	; 0x28
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	40013000 	.word	0x40013000
 8001a80:	40023800 	.word	0x40023800
 8001a84:	40020000 	.word	0x40020000

08001a88 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	b085      	sub	sp, #20
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4a0b      	ldr	r2, [pc, #44]	; (8001ac4 <HAL_TIM_Base_MspInit+0x3c>)
 8001a96:	4293      	cmp	r3, r2
 8001a98:	d10d      	bne.n	8001ab6 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	60fb      	str	r3, [r7, #12]
 8001a9e:	4b0a      	ldr	r3, [pc, #40]	; (8001ac8 <HAL_TIM_Base_MspInit+0x40>)
 8001aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aa2:	4a09      	ldr	r2, [pc, #36]	; (8001ac8 <HAL_TIM_Base_MspInit+0x40>)
 8001aa4:	f043 0310 	orr.w	r3, r3, #16
 8001aa8:	6413      	str	r3, [r2, #64]	; 0x40
 8001aaa:	4b07      	ldr	r3, [pc, #28]	; (8001ac8 <HAL_TIM_Base_MspInit+0x40>)
 8001aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aae:	f003 0310 	and.w	r3, r3, #16
 8001ab2:	60fb      	str	r3, [r7, #12]
 8001ab4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8001ab6:	bf00      	nop
 8001ab8:	3714      	adds	r7, #20
 8001aba:	46bd      	mov	sp, r7
 8001abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac0:	4770      	bx	lr
 8001ac2:	bf00      	nop
 8001ac4:	40001000 	.word	0x40001000
 8001ac8:	40023800 	.word	0x40023800

08001acc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001acc:	b480      	push	{r7}
 8001ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ad0:	e7fe      	b.n	8001ad0 <NMI_Handler+0x4>

08001ad2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ad2:	b480      	push	{r7}
 8001ad4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ad6:	e7fe      	b.n	8001ad6 <HardFault_Handler+0x4>

08001ad8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001adc:	e7fe      	b.n	8001adc <MemManage_Handler+0x4>

08001ade <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ade:	b480      	push	{r7}
 8001ae0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ae2:	e7fe      	b.n	8001ae2 <BusFault_Handler+0x4>

08001ae4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ae8:	e7fe      	b.n	8001ae8 <UsageFault_Handler+0x4>

08001aea <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001aea:	b480      	push	{r7}
 8001aec:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001aee:	bf00      	nop
 8001af0:	46bd      	mov	sp, r7
 8001af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af6:	4770      	bx	lr

08001af8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001af8:	b480      	push	{r7}
 8001afa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001afc:	bf00      	nop
 8001afe:	46bd      	mov	sp, r7
 8001b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b04:	4770      	bx	lr

08001b06 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b06:	b480      	push	{r7}
 8001b08:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b0a:	bf00      	nop
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b12:	4770      	bx	lr

08001b14 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b18:	f000 f956 	bl	8001dc8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b1c:	bf00      	nop
 8001b1e:	bd80      	pop	{r7, pc}

08001b20 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b20:	b480      	push	{r7}
 8001b22:	af00      	add	r7, sp, #0
	return 1;
 8001b24:	2301      	movs	r3, #1
}
 8001b26:	4618      	mov	r0, r3
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2e:	4770      	bx	lr

08001b30 <_kill>:

int _kill(int pid, int sig)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b082      	sub	sp, #8
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
 8001b38:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001b3a:	f001 fda3 	bl	8003684 <__errno>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	2216      	movs	r2, #22
 8001b42:	601a      	str	r2, [r3, #0]
	return -1;
 8001b44:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b48:	4618      	mov	r0, r3
 8001b4a:	3708      	adds	r7, #8
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bd80      	pop	{r7, pc}

08001b50 <_exit>:

void _exit (int status)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b082      	sub	sp, #8
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001b58:	f04f 31ff 	mov.w	r1, #4294967295
 8001b5c:	6878      	ldr	r0, [r7, #4]
 8001b5e:	f7ff ffe7 	bl	8001b30 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001b62:	e7fe      	b.n	8001b62 <_exit+0x12>

08001b64 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b086      	sub	sp, #24
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	60f8      	str	r0, [r7, #12]
 8001b6c:	60b9      	str	r1, [r7, #8]
 8001b6e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b70:	2300      	movs	r3, #0
 8001b72:	617b      	str	r3, [r7, #20]
 8001b74:	e00a      	b.n	8001b8c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001b76:	f3af 8000 	nop.w
 8001b7a:	4601      	mov	r1, r0
 8001b7c:	68bb      	ldr	r3, [r7, #8]
 8001b7e:	1c5a      	adds	r2, r3, #1
 8001b80:	60ba      	str	r2, [r7, #8]
 8001b82:	b2ca      	uxtb	r2, r1
 8001b84:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b86:	697b      	ldr	r3, [r7, #20]
 8001b88:	3301      	adds	r3, #1
 8001b8a:	617b      	str	r3, [r7, #20]
 8001b8c:	697a      	ldr	r2, [r7, #20]
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	429a      	cmp	r2, r3
 8001b92:	dbf0      	blt.n	8001b76 <_read+0x12>
	}

return len;
 8001b94:	687b      	ldr	r3, [r7, #4]
}
 8001b96:	4618      	mov	r0, r3
 8001b98:	3718      	adds	r7, #24
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}

08001b9e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b9e:	b580      	push	{r7, lr}
 8001ba0:	b086      	sub	sp, #24
 8001ba2:	af00      	add	r7, sp, #0
 8001ba4:	60f8      	str	r0, [r7, #12]
 8001ba6:	60b9      	str	r1, [r7, #8]
 8001ba8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001baa:	2300      	movs	r3, #0
 8001bac:	617b      	str	r3, [r7, #20]
 8001bae:	e009      	b.n	8001bc4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001bb0:	68bb      	ldr	r3, [r7, #8]
 8001bb2:	1c5a      	adds	r2, r3, #1
 8001bb4:	60ba      	str	r2, [r7, #8]
 8001bb6:	781b      	ldrb	r3, [r3, #0]
 8001bb8:	4618      	mov	r0, r3
 8001bba:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bbe:	697b      	ldr	r3, [r7, #20]
 8001bc0:	3301      	adds	r3, #1
 8001bc2:	617b      	str	r3, [r7, #20]
 8001bc4:	697a      	ldr	r2, [r7, #20]
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	429a      	cmp	r2, r3
 8001bca:	dbf1      	blt.n	8001bb0 <_write+0x12>
	}
	return len;
 8001bcc:	687b      	ldr	r3, [r7, #4]
}
 8001bce:	4618      	mov	r0, r3
 8001bd0:	3718      	adds	r7, #24
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}

08001bd6 <_close>:

int _close(int file)
{
 8001bd6:	b480      	push	{r7}
 8001bd8:	b083      	sub	sp, #12
 8001bda:	af00      	add	r7, sp, #0
 8001bdc:	6078      	str	r0, [r7, #4]
	return -1;
 8001bde:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001be2:	4618      	mov	r0, r3
 8001be4:	370c      	adds	r7, #12
 8001be6:	46bd      	mov	sp, r7
 8001be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bec:	4770      	bx	lr

08001bee <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001bee:	b480      	push	{r7}
 8001bf0:	b083      	sub	sp, #12
 8001bf2:	af00      	add	r7, sp, #0
 8001bf4:	6078      	str	r0, [r7, #4]
 8001bf6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001bfe:	605a      	str	r2, [r3, #4]
	return 0;
 8001c00:	2300      	movs	r3, #0
}
 8001c02:	4618      	mov	r0, r3
 8001c04:	370c      	adds	r7, #12
 8001c06:	46bd      	mov	sp, r7
 8001c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0c:	4770      	bx	lr

08001c0e <_isatty>:

int _isatty(int file)
{
 8001c0e:	b480      	push	{r7}
 8001c10:	b083      	sub	sp, #12
 8001c12:	af00      	add	r7, sp, #0
 8001c14:	6078      	str	r0, [r7, #4]
	return 1;
 8001c16:	2301      	movs	r3, #1
}
 8001c18:	4618      	mov	r0, r3
 8001c1a:	370c      	adds	r7, #12
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c22:	4770      	bx	lr

08001c24 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b085      	sub	sp, #20
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	60f8      	str	r0, [r7, #12]
 8001c2c:	60b9      	str	r1, [r7, #8]
 8001c2e:	607a      	str	r2, [r7, #4]
	return 0;
 8001c30:	2300      	movs	r3, #0
}
 8001c32:	4618      	mov	r0, r3
 8001c34:	3714      	adds	r7, #20
 8001c36:	46bd      	mov	sp, r7
 8001c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3c:	4770      	bx	lr
	...

08001c40 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b086      	sub	sp, #24
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c48:	4a14      	ldr	r2, [pc, #80]	; (8001c9c <_sbrk+0x5c>)
 8001c4a:	4b15      	ldr	r3, [pc, #84]	; (8001ca0 <_sbrk+0x60>)
 8001c4c:	1ad3      	subs	r3, r2, r3
 8001c4e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c50:	697b      	ldr	r3, [r7, #20]
 8001c52:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c54:	4b13      	ldr	r3, [pc, #76]	; (8001ca4 <_sbrk+0x64>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d102      	bne.n	8001c62 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c5c:	4b11      	ldr	r3, [pc, #68]	; (8001ca4 <_sbrk+0x64>)
 8001c5e:	4a12      	ldr	r2, [pc, #72]	; (8001ca8 <_sbrk+0x68>)
 8001c60:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c62:	4b10      	ldr	r3, [pc, #64]	; (8001ca4 <_sbrk+0x64>)
 8001c64:	681a      	ldr	r2, [r3, #0]
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	4413      	add	r3, r2
 8001c6a:	693a      	ldr	r2, [r7, #16]
 8001c6c:	429a      	cmp	r2, r3
 8001c6e:	d207      	bcs.n	8001c80 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c70:	f001 fd08 	bl	8003684 <__errno>
 8001c74:	4603      	mov	r3, r0
 8001c76:	220c      	movs	r2, #12
 8001c78:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c7a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c7e:	e009      	b.n	8001c94 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c80:	4b08      	ldr	r3, [pc, #32]	; (8001ca4 <_sbrk+0x64>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c86:	4b07      	ldr	r3, [pc, #28]	; (8001ca4 <_sbrk+0x64>)
 8001c88:	681a      	ldr	r2, [r3, #0]
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	4413      	add	r3, r2
 8001c8e:	4a05      	ldr	r2, [pc, #20]	; (8001ca4 <_sbrk+0x64>)
 8001c90:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c92:	68fb      	ldr	r3, [r7, #12]
}
 8001c94:	4618      	mov	r0, r3
 8001c96:	3718      	adds	r7, #24
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bd80      	pop	{r7, pc}
 8001c9c:	20020000 	.word	0x20020000
 8001ca0:	00000400 	.word	0x00000400
 8001ca4:	20000610 	.word	0x20000610
 8001ca8:	20000700 	.word	0x20000700

08001cac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001cac:	b480      	push	{r7}
 8001cae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001cb0:	4b06      	ldr	r3, [pc, #24]	; (8001ccc <SystemInit+0x20>)
 8001cb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001cb6:	4a05      	ldr	r2, [pc, #20]	; (8001ccc <SystemInit+0x20>)
 8001cb8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001cbc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001cc0:	bf00      	nop
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc8:	4770      	bx	lr
 8001cca:	bf00      	nop
 8001ccc:	e000ed00 	.word	0xe000ed00

08001cd0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001cd0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001d08 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001cd4:	480d      	ldr	r0, [pc, #52]	; (8001d0c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001cd6:	490e      	ldr	r1, [pc, #56]	; (8001d10 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001cd8:	4a0e      	ldr	r2, [pc, #56]	; (8001d14 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001cda:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001cdc:	e002      	b.n	8001ce4 <LoopCopyDataInit>

08001cde <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cde:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ce0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ce2:	3304      	adds	r3, #4

08001ce4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ce4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ce6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ce8:	d3f9      	bcc.n	8001cde <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cea:	4a0b      	ldr	r2, [pc, #44]	; (8001d18 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001cec:	4c0b      	ldr	r4, [pc, #44]	; (8001d1c <LoopFillZerobss+0x26>)
  movs r3, #0
 8001cee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001cf0:	e001      	b.n	8001cf6 <LoopFillZerobss>

08001cf2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001cf2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001cf4:	3204      	adds	r2, #4

08001cf6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001cf6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001cf8:	d3fb      	bcc.n	8001cf2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001cfa:	f7ff ffd7 	bl	8001cac <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001cfe:	f001 fcc7 	bl	8003690 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d02:	f7ff f973 	bl	8000fec <main>
  bx  lr    
 8001d06:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001d08:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001d0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d10:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 8001d14:	08008b8c 	.word	0x08008b8c
  ldr r2, =_sbss
 8001d18:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 8001d1c:	200006fc 	.word	0x200006fc

08001d20 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d20:	e7fe      	b.n	8001d20 <ADC_IRQHandler>
	...

08001d24 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001d28:	4b0e      	ldr	r3, [pc, #56]	; (8001d64 <HAL_Init+0x40>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	4a0d      	ldr	r2, [pc, #52]	; (8001d64 <HAL_Init+0x40>)
 8001d2e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001d32:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001d34:	4b0b      	ldr	r3, [pc, #44]	; (8001d64 <HAL_Init+0x40>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	4a0a      	ldr	r2, [pc, #40]	; (8001d64 <HAL_Init+0x40>)
 8001d3a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001d3e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d40:	4b08      	ldr	r3, [pc, #32]	; (8001d64 <HAL_Init+0x40>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4a07      	ldr	r2, [pc, #28]	; (8001d64 <HAL_Init+0x40>)
 8001d46:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d4a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d4c:	2003      	movs	r0, #3
 8001d4e:	f000 f931 	bl	8001fb4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d52:	200f      	movs	r0, #15
 8001d54:	f000 f808 	bl	8001d68 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d58:	f7ff fdfc 	bl	8001954 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d5c:	2300      	movs	r3, #0
}
 8001d5e:	4618      	mov	r0, r3
 8001d60:	bd80      	pop	{r7, pc}
 8001d62:	bf00      	nop
 8001d64:	40023c00 	.word	0x40023c00

08001d68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b082      	sub	sp, #8
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d70:	4b12      	ldr	r3, [pc, #72]	; (8001dbc <HAL_InitTick+0x54>)
 8001d72:	681a      	ldr	r2, [r3, #0]
 8001d74:	4b12      	ldr	r3, [pc, #72]	; (8001dc0 <HAL_InitTick+0x58>)
 8001d76:	781b      	ldrb	r3, [r3, #0]
 8001d78:	4619      	mov	r1, r3
 8001d7a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d7e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d82:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d86:	4618      	mov	r0, r3
 8001d88:	f000 f93b 	bl	8002002 <HAL_SYSTICK_Config>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d001      	beq.n	8001d96 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d92:	2301      	movs	r3, #1
 8001d94:	e00e      	b.n	8001db4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	2b0f      	cmp	r3, #15
 8001d9a:	d80a      	bhi.n	8001db2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	6879      	ldr	r1, [r7, #4]
 8001da0:	f04f 30ff 	mov.w	r0, #4294967295
 8001da4:	f000 f911 	bl	8001fca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001da8:	4a06      	ldr	r2, [pc, #24]	; (8001dc4 <HAL_InitTick+0x5c>)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001dae:	2300      	movs	r3, #0
 8001db0:	e000      	b.n	8001db4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001db2:	2301      	movs	r3, #1
}
 8001db4:	4618      	mov	r0, r3
 8001db6:	3708      	adds	r7, #8
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd80      	pop	{r7, pc}
 8001dbc:	20000014 	.word	0x20000014
 8001dc0:	2000001c 	.word	0x2000001c
 8001dc4:	20000018 	.word	0x20000018

08001dc8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001dcc:	4b06      	ldr	r3, [pc, #24]	; (8001de8 <HAL_IncTick+0x20>)
 8001dce:	781b      	ldrb	r3, [r3, #0]
 8001dd0:	461a      	mov	r2, r3
 8001dd2:	4b06      	ldr	r3, [pc, #24]	; (8001dec <HAL_IncTick+0x24>)
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	4413      	add	r3, r2
 8001dd8:	4a04      	ldr	r2, [pc, #16]	; (8001dec <HAL_IncTick+0x24>)
 8001dda:	6013      	str	r3, [r2, #0]
}
 8001ddc:	bf00      	nop
 8001dde:	46bd      	mov	sp, r7
 8001de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de4:	4770      	bx	lr
 8001de6:	bf00      	nop
 8001de8:	2000001c 	.word	0x2000001c
 8001dec:	200006e8 	.word	0x200006e8

08001df0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001df0:	b480      	push	{r7}
 8001df2:	af00      	add	r7, sp, #0
  return uwTick;
 8001df4:	4b03      	ldr	r3, [pc, #12]	; (8001e04 <HAL_GetTick+0x14>)
 8001df6:	681b      	ldr	r3, [r3, #0]
}
 8001df8:	4618      	mov	r0, r3
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e00:	4770      	bx	lr
 8001e02:	bf00      	nop
 8001e04:	200006e8 	.word	0x200006e8

08001e08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b084      	sub	sp, #16
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e10:	f7ff ffee 	bl	8001df0 <HAL_GetTick>
 8001e14:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e20:	d005      	beq.n	8001e2e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e22:	4b0a      	ldr	r3, [pc, #40]	; (8001e4c <HAL_Delay+0x44>)
 8001e24:	781b      	ldrb	r3, [r3, #0]
 8001e26:	461a      	mov	r2, r3
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	4413      	add	r3, r2
 8001e2c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001e2e:	bf00      	nop
 8001e30:	f7ff ffde 	bl	8001df0 <HAL_GetTick>
 8001e34:	4602      	mov	r2, r0
 8001e36:	68bb      	ldr	r3, [r7, #8]
 8001e38:	1ad3      	subs	r3, r2, r3
 8001e3a:	68fa      	ldr	r2, [r7, #12]
 8001e3c:	429a      	cmp	r2, r3
 8001e3e:	d8f7      	bhi.n	8001e30 <HAL_Delay+0x28>
  {
  }
}
 8001e40:	bf00      	nop
 8001e42:	bf00      	nop
 8001e44:	3710      	adds	r7, #16
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd80      	pop	{r7, pc}
 8001e4a:	bf00      	nop
 8001e4c:	2000001c 	.word	0x2000001c

08001e50 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e50:	b480      	push	{r7}
 8001e52:	b085      	sub	sp, #20
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	f003 0307 	and.w	r3, r3, #7
 8001e5e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e60:	4b0c      	ldr	r3, [pc, #48]	; (8001e94 <__NVIC_SetPriorityGrouping+0x44>)
 8001e62:	68db      	ldr	r3, [r3, #12]
 8001e64:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e66:	68ba      	ldr	r2, [r7, #8]
 8001e68:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e6c:	4013      	ands	r3, r2
 8001e6e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e74:	68bb      	ldr	r3, [r7, #8]
 8001e76:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e78:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001e7c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e80:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e82:	4a04      	ldr	r2, [pc, #16]	; (8001e94 <__NVIC_SetPriorityGrouping+0x44>)
 8001e84:	68bb      	ldr	r3, [r7, #8]
 8001e86:	60d3      	str	r3, [r2, #12]
}
 8001e88:	bf00      	nop
 8001e8a:	3714      	adds	r7, #20
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e92:	4770      	bx	lr
 8001e94:	e000ed00 	.word	0xe000ed00

08001e98 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e9c:	4b04      	ldr	r3, [pc, #16]	; (8001eb0 <__NVIC_GetPriorityGrouping+0x18>)
 8001e9e:	68db      	ldr	r3, [r3, #12]
 8001ea0:	0a1b      	lsrs	r3, r3, #8
 8001ea2:	f003 0307 	and.w	r3, r3, #7
}
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eae:	4770      	bx	lr
 8001eb0:	e000ed00 	.word	0xe000ed00

08001eb4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	b083      	sub	sp, #12
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	4603      	mov	r3, r0
 8001ebc:	6039      	str	r1, [r7, #0]
 8001ebe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ec0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	db0a      	blt.n	8001ede <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	b2da      	uxtb	r2, r3
 8001ecc:	490c      	ldr	r1, [pc, #48]	; (8001f00 <__NVIC_SetPriority+0x4c>)
 8001ece:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ed2:	0112      	lsls	r2, r2, #4
 8001ed4:	b2d2      	uxtb	r2, r2
 8001ed6:	440b      	add	r3, r1
 8001ed8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001edc:	e00a      	b.n	8001ef4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	b2da      	uxtb	r2, r3
 8001ee2:	4908      	ldr	r1, [pc, #32]	; (8001f04 <__NVIC_SetPriority+0x50>)
 8001ee4:	79fb      	ldrb	r3, [r7, #7]
 8001ee6:	f003 030f 	and.w	r3, r3, #15
 8001eea:	3b04      	subs	r3, #4
 8001eec:	0112      	lsls	r2, r2, #4
 8001eee:	b2d2      	uxtb	r2, r2
 8001ef0:	440b      	add	r3, r1
 8001ef2:	761a      	strb	r2, [r3, #24]
}
 8001ef4:	bf00      	nop
 8001ef6:	370c      	adds	r7, #12
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efe:	4770      	bx	lr
 8001f00:	e000e100 	.word	0xe000e100
 8001f04:	e000ed00 	.word	0xe000ed00

08001f08 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	b089      	sub	sp, #36	; 0x24
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	60f8      	str	r0, [r7, #12]
 8001f10:	60b9      	str	r1, [r7, #8]
 8001f12:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	f003 0307 	and.w	r3, r3, #7
 8001f1a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f1c:	69fb      	ldr	r3, [r7, #28]
 8001f1e:	f1c3 0307 	rsb	r3, r3, #7
 8001f22:	2b04      	cmp	r3, #4
 8001f24:	bf28      	it	cs
 8001f26:	2304      	movcs	r3, #4
 8001f28:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f2a:	69fb      	ldr	r3, [r7, #28]
 8001f2c:	3304      	adds	r3, #4
 8001f2e:	2b06      	cmp	r3, #6
 8001f30:	d902      	bls.n	8001f38 <NVIC_EncodePriority+0x30>
 8001f32:	69fb      	ldr	r3, [r7, #28]
 8001f34:	3b03      	subs	r3, #3
 8001f36:	e000      	b.n	8001f3a <NVIC_EncodePriority+0x32>
 8001f38:	2300      	movs	r3, #0
 8001f3a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f3c:	f04f 32ff 	mov.w	r2, #4294967295
 8001f40:	69bb      	ldr	r3, [r7, #24]
 8001f42:	fa02 f303 	lsl.w	r3, r2, r3
 8001f46:	43da      	mvns	r2, r3
 8001f48:	68bb      	ldr	r3, [r7, #8]
 8001f4a:	401a      	ands	r2, r3
 8001f4c:	697b      	ldr	r3, [r7, #20]
 8001f4e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f50:	f04f 31ff 	mov.w	r1, #4294967295
 8001f54:	697b      	ldr	r3, [r7, #20]
 8001f56:	fa01 f303 	lsl.w	r3, r1, r3
 8001f5a:	43d9      	mvns	r1, r3
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f60:	4313      	orrs	r3, r2
         );
}
 8001f62:	4618      	mov	r0, r3
 8001f64:	3724      	adds	r7, #36	; 0x24
 8001f66:	46bd      	mov	sp, r7
 8001f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6c:	4770      	bx	lr
	...

08001f70 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b082      	sub	sp, #8
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	3b01      	subs	r3, #1
 8001f7c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001f80:	d301      	bcc.n	8001f86 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f82:	2301      	movs	r3, #1
 8001f84:	e00f      	b.n	8001fa6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f86:	4a0a      	ldr	r2, [pc, #40]	; (8001fb0 <SysTick_Config+0x40>)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	3b01      	subs	r3, #1
 8001f8c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f8e:	210f      	movs	r1, #15
 8001f90:	f04f 30ff 	mov.w	r0, #4294967295
 8001f94:	f7ff ff8e 	bl	8001eb4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f98:	4b05      	ldr	r3, [pc, #20]	; (8001fb0 <SysTick_Config+0x40>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f9e:	4b04      	ldr	r3, [pc, #16]	; (8001fb0 <SysTick_Config+0x40>)
 8001fa0:	2207      	movs	r2, #7
 8001fa2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001fa4:	2300      	movs	r3, #0
}
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	3708      	adds	r7, #8
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bd80      	pop	{r7, pc}
 8001fae:	bf00      	nop
 8001fb0:	e000e010 	.word	0xe000e010

08001fb4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b082      	sub	sp, #8
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001fbc:	6878      	ldr	r0, [r7, #4]
 8001fbe:	f7ff ff47 	bl	8001e50 <__NVIC_SetPriorityGrouping>
}
 8001fc2:	bf00      	nop
 8001fc4:	3708      	adds	r7, #8
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}

08001fca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001fca:	b580      	push	{r7, lr}
 8001fcc:	b086      	sub	sp, #24
 8001fce:	af00      	add	r7, sp, #0
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	60b9      	str	r1, [r7, #8]
 8001fd4:	607a      	str	r2, [r7, #4]
 8001fd6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001fdc:	f7ff ff5c 	bl	8001e98 <__NVIC_GetPriorityGrouping>
 8001fe0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001fe2:	687a      	ldr	r2, [r7, #4]
 8001fe4:	68b9      	ldr	r1, [r7, #8]
 8001fe6:	6978      	ldr	r0, [r7, #20]
 8001fe8:	f7ff ff8e 	bl	8001f08 <NVIC_EncodePriority>
 8001fec:	4602      	mov	r2, r0
 8001fee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ff2:	4611      	mov	r1, r2
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	f7ff ff5d 	bl	8001eb4 <__NVIC_SetPriority>
}
 8001ffa:	bf00      	nop
 8001ffc:	3718      	adds	r7, #24
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}

08002002 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002002:	b580      	push	{r7, lr}
 8002004:	b082      	sub	sp, #8
 8002006:	af00      	add	r7, sp, #0
 8002008:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800200a:	6878      	ldr	r0, [r7, #4]
 800200c:	f7ff ffb0 	bl	8001f70 <SysTick_Config>
 8002010:	4603      	mov	r3, r0
}
 8002012:	4618      	mov	r0, r3
 8002014:	3708      	adds	r7, #8
 8002016:	46bd      	mov	sp, r7
 8002018:	bd80      	pop	{r7, pc}
	...

0800201c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800201c:	b480      	push	{r7}
 800201e:	b089      	sub	sp, #36	; 0x24
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
 8002024:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002026:	2300      	movs	r3, #0
 8002028:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800202a:	2300      	movs	r3, #0
 800202c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800202e:	2300      	movs	r3, #0
 8002030:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002032:	2300      	movs	r3, #0
 8002034:	61fb      	str	r3, [r7, #28]
 8002036:	e16b      	b.n	8002310 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002038:	2201      	movs	r2, #1
 800203a:	69fb      	ldr	r3, [r7, #28]
 800203c:	fa02 f303 	lsl.w	r3, r2, r3
 8002040:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	697a      	ldr	r2, [r7, #20]
 8002048:	4013      	ands	r3, r2
 800204a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800204c:	693a      	ldr	r2, [r7, #16]
 800204e:	697b      	ldr	r3, [r7, #20]
 8002050:	429a      	cmp	r2, r3
 8002052:	f040 815a 	bne.w	800230a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	685b      	ldr	r3, [r3, #4]
 800205a:	f003 0303 	and.w	r3, r3, #3
 800205e:	2b01      	cmp	r3, #1
 8002060:	d005      	beq.n	800206e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002062:	683b      	ldr	r3, [r7, #0]
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800206a:	2b02      	cmp	r3, #2
 800206c:	d130      	bne.n	80020d0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	689b      	ldr	r3, [r3, #8]
 8002072:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002074:	69fb      	ldr	r3, [r7, #28]
 8002076:	005b      	lsls	r3, r3, #1
 8002078:	2203      	movs	r2, #3
 800207a:	fa02 f303 	lsl.w	r3, r2, r3
 800207e:	43db      	mvns	r3, r3
 8002080:	69ba      	ldr	r2, [r7, #24]
 8002082:	4013      	ands	r3, r2
 8002084:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	68da      	ldr	r2, [r3, #12]
 800208a:	69fb      	ldr	r3, [r7, #28]
 800208c:	005b      	lsls	r3, r3, #1
 800208e:	fa02 f303 	lsl.w	r3, r2, r3
 8002092:	69ba      	ldr	r2, [r7, #24]
 8002094:	4313      	orrs	r3, r2
 8002096:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	69ba      	ldr	r2, [r7, #24]
 800209c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	685b      	ldr	r3, [r3, #4]
 80020a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80020a4:	2201      	movs	r2, #1
 80020a6:	69fb      	ldr	r3, [r7, #28]
 80020a8:	fa02 f303 	lsl.w	r3, r2, r3
 80020ac:	43db      	mvns	r3, r3
 80020ae:	69ba      	ldr	r2, [r7, #24]
 80020b0:	4013      	ands	r3, r2
 80020b2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	685b      	ldr	r3, [r3, #4]
 80020b8:	091b      	lsrs	r3, r3, #4
 80020ba:	f003 0201 	and.w	r2, r3, #1
 80020be:	69fb      	ldr	r3, [r7, #28]
 80020c0:	fa02 f303 	lsl.w	r3, r2, r3
 80020c4:	69ba      	ldr	r2, [r7, #24]
 80020c6:	4313      	orrs	r3, r2
 80020c8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	69ba      	ldr	r2, [r7, #24]
 80020ce:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	685b      	ldr	r3, [r3, #4]
 80020d4:	f003 0303 	and.w	r3, r3, #3
 80020d8:	2b03      	cmp	r3, #3
 80020da:	d017      	beq.n	800210c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	68db      	ldr	r3, [r3, #12]
 80020e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80020e2:	69fb      	ldr	r3, [r7, #28]
 80020e4:	005b      	lsls	r3, r3, #1
 80020e6:	2203      	movs	r2, #3
 80020e8:	fa02 f303 	lsl.w	r3, r2, r3
 80020ec:	43db      	mvns	r3, r3
 80020ee:	69ba      	ldr	r2, [r7, #24]
 80020f0:	4013      	ands	r3, r2
 80020f2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	689a      	ldr	r2, [r3, #8]
 80020f8:	69fb      	ldr	r3, [r7, #28]
 80020fa:	005b      	lsls	r3, r3, #1
 80020fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002100:	69ba      	ldr	r2, [r7, #24]
 8002102:	4313      	orrs	r3, r2
 8002104:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	69ba      	ldr	r2, [r7, #24]
 800210a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800210c:	683b      	ldr	r3, [r7, #0]
 800210e:	685b      	ldr	r3, [r3, #4]
 8002110:	f003 0303 	and.w	r3, r3, #3
 8002114:	2b02      	cmp	r3, #2
 8002116:	d123      	bne.n	8002160 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002118:	69fb      	ldr	r3, [r7, #28]
 800211a:	08da      	lsrs	r2, r3, #3
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	3208      	adds	r2, #8
 8002120:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002124:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002126:	69fb      	ldr	r3, [r7, #28]
 8002128:	f003 0307 	and.w	r3, r3, #7
 800212c:	009b      	lsls	r3, r3, #2
 800212e:	220f      	movs	r2, #15
 8002130:	fa02 f303 	lsl.w	r3, r2, r3
 8002134:	43db      	mvns	r3, r3
 8002136:	69ba      	ldr	r2, [r7, #24]
 8002138:	4013      	ands	r3, r2
 800213a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	691a      	ldr	r2, [r3, #16]
 8002140:	69fb      	ldr	r3, [r7, #28]
 8002142:	f003 0307 	and.w	r3, r3, #7
 8002146:	009b      	lsls	r3, r3, #2
 8002148:	fa02 f303 	lsl.w	r3, r2, r3
 800214c:	69ba      	ldr	r2, [r7, #24]
 800214e:	4313      	orrs	r3, r2
 8002150:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002152:	69fb      	ldr	r3, [r7, #28]
 8002154:	08da      	lsrs	r2, r3, #3
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	3208      	adds	r2, #8
 800215a:	69b9      	ldr	r1, [r7, #24]
 800215c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002166:	69fb      	ldr	r3, [r7, #28]
 8002168:	005b      	lsls	r3, r3, #1
 800216a:	2203      	movs	r2, #3
 800216c:	fa02 f303 	lsl.w	r3, r2, r3
 8002170:	43db      	mvns	r3, r3
 8002172:	69ba      	ldr	r2, [r7, #24]
 8002174:	4013      	ands	r3, r2
 8002176:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	f003 0203 	and.w	r2, r3, #3
 8002180:	69fb      	ldr	r3, [r7, #28]
 8002182:	005b      	lsls	r3, r3, #1
 8002184:	fa02 f303 	lsl.w	r3, r2, r3
 8002188:	69ba      	ldr	r2, [r7, #24]
 800218a:	4313      	orrs	r3, r2
 800218c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	69ba      	ldr	r2, [r7, #24]
 8002192:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800219c:	2b00      	cmp	r3, #0
 800219e:	f000 80b4 	beq.w	800230a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021a2:	2300      	movs	r3, #0
 80021a4:	60fb      	str	r3, [r7, #12]
 80021a6:	4b60      	ldr	r3, [pc, #384]	; (8002328 <HAL_GPIO_Init+0x30c>)
 80021a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021aa:	4a5f      	ldr	r2, [pc, #380]	; (8002328 <HAL_GPIO_Init+0x30c>)
 80021ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80021b0:	6453      	str	r3, [r2, #68]	; 0x44
 80021b2:	4b5d      	ldr	r3, [pc, #372]	; (8002328 <HAL_GPIO_Init+0x30c>)
 80021b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80021ba:	60fb      	str	r3, [r7, #12]
 80021bc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80021be:	4a5b      	ldr	r2, [pc, #364]	; (800232c <HAL_GPIO_Init+0x310>)
 80021c0:	69fb      	ldr	r3, [r7, #28]
 80021c2:	089b      	lsrs	r3, r3, #2
 80021c4:	3302      	adds	r3, #2
 80021c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80021cc:	69fb      	ldr	r3, [r7, #28]
 80021ce:	f003 0303 	and.w	r3, r3, #3
 80021d2:	009b      	lsls	r3, r3, #2
 80021d4:	220f      	movs	r2, #15
 80021d6:	fa02 f303 	lsl.w	r3, r2, r3
 80021da:	43db      	mvns	r3, r3
 80021dc:	69ba      	ldr	r2, [r7, #24]
 80021de:	4013      	ands	r3, r2
 80021e0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	4a52      	ldr	r2, [pc, #328]	; (8002330 <HAL_GPIO_Init+0x314>)
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d02b      	beq.n	8002242 <HAL_GPIO_Init+0x226>
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	4a51      	ldr	r2, [pc, #324]	; (8002334 <HAL_GPIO_Init+0x318>)
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d025      	beq.n	800223e <HAL_GPIO_Init+0x222>
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	4a50      	ldr	r2, [pc, #320]	; (8002338 <HAL_GPIO_Init+0x31c>)
 80021f6:	4293      	cmp	r3, r2
 80021f8:	d01f      	beq.n	800223a <HAL_GPIO_Init+0x21e>
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	4a4f      	ldr	r2, [pc, #316]	; (800233c <HAL_GPIO_Init+0x320>)
 80021fe:	4293      	cmp	r3, r2
 8002200:	d019      	beq.n	8002236 <HAL_GPIO_Init+0x21a>
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	4a4e      	ldr	r2, [pc, #312]	; (8002340 <HAL_GPIO_Init+0x324>)
 8002206:	4293      	cmp	r3, r2
 8002208:	d013      	beq.n	8002232 <HAL_GPIO_Init+0x216>
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	4a4d      	ldr	r2, [pc, #308]	; (8002344 <HAL_GPIO_Init+0x328>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d00d      	beq.n	800222e <HAL_GPIO_Init+0x212>
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	4a4c      	ldr	r2, [pc, #304]	; (8002348 <HAL_GPIO_Init+0x32c>)
 8002216:	4293      	cmp	r3, r2
 8002218:	d007      	beq.n	800222a <HAL_GPIO_Init+0x20e>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	4a4b      	ldr	r2, [pc, #300]	; (800234c <HAL_GPIO_Init+0x330>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d101      	bne.n	8002226 <HAL_GPIO_Init+0x20a>
 8002222:	2307      	movs	r3, #7
 8002224:	e00e      	b.n	8002244 <HAL_GPIO_Init+0x228>
 8002226:	2308      	movs	r3, #8
 8002228:	e00c      	b.n	8002244 <HAL_GPIO_Init+0x228>
 800222a:	2306      	movs	r3, #6
 800222c:	e00a      	b.n	8002244 <HAL_GPIO_Init+0x228>
 800222e:	2305      	movs	r3, #5
 8002230:	e008      	b.n	8002244 <HAL_GPIO_Init+0x228>
 8002232:	2304      	movs	r3, #4
 8002234:	e006      	b.n	8002244 <HAL_GPIO_Init+0x228>
 8002236:	2303      	movs	r3, #3
 8002238:	e004      	b.n	8002244 <HAL_GPIO_Init+0x228>
 800223a:	2302      	movs	r3, #2
 800223c:	e002      	b.n	8002244 <HAL_GPIO_Init+0x228>
 800223e:	2301      	movs	r3, #1
 8002240:	e000      	b.n	8002244 <HAL_GPIO_Init+0x228>
 8002242:	2300      	movs	r3, #0
 8002244:	69fa      	ldr	r2, [r7, #28]
 8002246:	f002 0203 	and.w	r2, r2, #3
 800224a:	0092      	lsls	r2, r2, #2
 800224c:	4093      	lsls	r3, r2
 800224e:	69ba      	ldr	r2, [r7, #24]
 8002250:	4313      	orrs	r3, r2
 8002252:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002254:	4935      	ldr	r1, [pc, #212]	; (800232c <HAL_GPIO_Init+0x310>)
 8002256:	69fb      	ldr	r3, [r7, #28]
 8002258:	089b      	lsrs	r3, r3, #2
 800225a:	3302      	adds	r3, #2
 800225c:	69ba      	ldr	r2, [r7, #24]
 800225e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002262:	4b3b      	ldr	r3, [pc, #236]	; (8002350 <HAL_GPIO_Init+0x334>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002268:	693b      	ldr	r3, [r7, #16]
 800226a:	43db      	mvns	r3, r3
 800226c:	69ba      	ldr	r2, [r7, #24]
 800226e:	4013      	ands	r3, r2
 8002270:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800227a:	2b00      	cmp	r3, #0
 800227c:	d003      	beq.n	8002286 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800227e:	69ba      	ldr	r2, [r7, #24]
 8002280:	693b      	ldr	r3, [r7, #16]
 8002282:	4313      	orrs	r3, r2
 8002284:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002286:	4a32      	ldr	r2, [pc, #200]	; (8002350 <HAL_GPIO_Init+0x334>)
 8002288:	69bb      	ldr	r3, [r7, #24]
 800228a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800228c:	4b30      	ldr	r3, [pc, #192]	; (8002350 <HAL_GPIO_Init+0x334>)
 800228e:	685b      	ldr	r3, [r3, #4]
 8002290:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002292:	693b      	ldr	r3, [r7, #16]
 8002294:	43db      	mvns	r3, r3
 8002296:	69ba      	ldr	r2, [r7, #24]
 8002298:	4013      	ands	r3, r2
 800229a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800229c:	683b      	ldr	r3, [r7, #0]
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d003      	beq.n	80022b0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80022a8:	69ba      	ldr	r2, [r7, #24]
 80022aa:	693b      	ldr	r3, [r7, #16]
 80022ac:	4313      	orrs	r3, r2
 80022ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80022b0:	4a27      	ldr	r2, [pc, #156]	; (8002350 <HAL_GPIO_Init+0x334>)
 80022b2:	69bb      	ldr	r3, [r7, #24]
 80022b4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80022b6:	4b26      	ldr	r3, [pc, #152]	; (8002350 <HAL_GPIO_Init+0x334>)
 80022b8:	689b      	ldr	r3, [r3, #8]
 80022ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022bc:	693b      	ldr	r3, [r7, #16]
 80022be:	43db      	mvns	r3, r3
 80022c0:	69ba      	ldr	r2, [r7, #24]
 80022c2:	4013      	ands	r3, r2
 80022c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	685b      	ldr	r3, [r3, #4]
 80022ca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d003      	beq.n	80022da <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80022d2:	69ba      	ldr	r2, [r7, #24]
 80022d4:	693b      	ldr	r3, [r7, #16]
 80022d6:	4313      	orrs	r3, r2
 80022d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80022da:	4a1d      	ldr	r2, [pc, #116]	; (8002350 <HAL_GPIO_Init+0x334>)
 80022dc:	69bb      	ldr	r3, [r7, #24]
 80022de:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80022e0:	4b1b      	ldr	r3, [pc, #108]	; (8002350 <HAL_GPIO_Init+0x334>)
 80022e2:	68db      	ldr	r3, [r3, #12]
 80022e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022e6:	693b      	ldr	r3, [r7, #16]
 80022e8:	43db      	mvns	r3, r3
 80022ea:	69ba      	ldr	r2, [r7, #24]
 80022ec:	4013      	ands	r3, r2
 80022ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80022f0:	683b      	ldr	r3, [r7, #0]
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d003      	beq.n	8002304 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80022fc:	69ba      	ldr	r2, [r7, #24]
 80022fe:	693b      	ldr	r3, [r7, #16]
 8002300:	4313      	orrs	r3, r2
 8002302:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002304:	4a12      	ldr	r2, [pc, #72]	; (8002350 <HAL_GPIO_Init+0x334>)
 8002306:	69bb      	ldr	r3, [r7, #24]
 8002308:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800230a:	69fb      	ldr	r3, [r7, #28]
 800230c:	3301      	adds	r3, #1
 800230e:	61fb      	str	r3, [r7, #28]
 8002310:	69fb      	ldr	r3, [r7, #28]
 8002312:	2b0f      	cmp	r3, #15
 8002314:	f67f ae90 	bls.w	8002038 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002318:	bf00      	nop
 800231a:	bf00      	nop
 800231c:	3724      	adds	r7, #36	; 0x24
 800231e:	46bd      	mov	sp, r7
 8002320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002324:	4770      	bx	lr
 8002326:	bf00      	nop
 8002328:	40023800 	.word	0x40023800
 800232c:	40013800 	.word	0x40013800
 8002330:	40020000 	.word	0x40020000
 8002334:	40020400 	.word	0x40020400
 8002338:	40020800 	.word	0x40020800
 800233c:	40020c00 	.word	0x40020c00
 8002340:	40021000 	.word	0x40021000
 8002344:	40021400 	.word	0x40021400
 8002348:	40021800 	.word	0x40021800
 800234c:	40021c00 	.word	0x40021c00
 8002350:	40013c00 	.word	0x40013c00

08002354 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002354:	b480      	push	{r7}
 8002356:	b083      	sub	sp, #12
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
 800235c:	460b      	mov	r3, r1
 800235e:	807b      	strh	r3, [r7, #2]
 8002360:	4613      	mov	r3, r2
 8002362:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002364:	787b      	ldrb	r3, [r7, #1]
 8002366:	2b00      	cmp	r3, #0
 8002368:	d003      	beq.n	8002372 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800236a:	887a      	ldrh	r2, [r7, #2]
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002370:	e003      	b.n	800237a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002372:	887b      	ldrh	r3, [r7, #2]
 8002374:	041a      	lsls	r2, r3, #16
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	619a      	str	r2, [r3, #24]
}
 800237a:	bf00      	nop
 800237c:	370c      	adds	r7, #12
 800237e:	46bd      	mov	sp, r7
 8002380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002384:	4770      	bx	lr
	...

08002388 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b086      	sub	sp, #24
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2b00      	cmp	r3, #0
 8002394:	d101      	bne.n	800239a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002396:	2301      	movs	r3, #1
 8002398:	e264      	b.n	8002864 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f003 0301 	and.w	r3, r3, #1
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d075      	beq.n	8002492 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80023a6:	4ba3      	ldr	r3, [pc, #652]	; (8002634 <HAL_RCC_OscConfig+0x2ac>)
 80023a8:	689b      	ldr	r3, [r3, #8]
 80023aa:	f003 030c 	and.w	r3, r3, #12
 80023ae:	2b04      	cmp	r3, #4
 80023b0:	d00c      	beq.n	80023cc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80023b2:	4ba0      	ldr	r3, [pc, #640]	; (8002634 <HAL_RCC_OscConfig+0x2ac>)
 80023b4:	689b      	ldr	r3, [r3, #8]
 80023b6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80023ba:	2b08      	cmp	r3, #8
 80023bc:	d112      	bne.n	80023e4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80023be:	4b9d      	ldr	r3, [pc, #628]	; (8002634 <HAL_RCC_OscConfig+0x2ac>)
 80023c0:	685b      	ldr	r3, [r3, #4]
 80023c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80023c6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80023ca:	d10b      	bne.n	80023e4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023cc:	4b99      	ldr	r3, [pc, #612]	; (8002634 <HAL_RCC_OscConfig+0x2ac>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d05b      	beq.n	8002490 <HAL_RCC_OscConfig+0x108>
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d157      	bne.n	8002490 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80023e0:	2301      	movs	r3, #1
 80023e2:	e23f      	b.n	8002864 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	685b      	ldr	r3, [r3, #4]
 80023e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80023ec:	d106      	bne.n	80023fc <HAL_RCC_OscConfig+0x74>
 80023ee:	4b91      	ldr	r3, [pc, #580]	; (8002634 <HAL_RCC_OscConfig+0x2ac>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	4a90      	ldr	r2, [pc, #576]	; (8002634 <HAL_RCC_OscConfig+0x2ac>)
 80023f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023f8:	6013      	str	r3, [r2, #0]
 80023fa:	e01d      	b.n	8002438 <HAL_RCC_OscConfig+0xb0>
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002404:	d10c      	bne.n	8002420 <HAL_RCC_OscConfig+0x98>
 8002406:	4b8b      	ldr	r3, [pc, #556]	; (8002634 <HAL_RCC_OscConfig+0x2ac>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	4a8a      	ldr	r2, [pc, #552]	; (8002634 <HAL_RCC_OscConfig+0x2ac>)
 800240c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002410:	6013      	str	r3, [r2, #0]
 8002412:	4b88      	ldr	r3, [pc, #544]	; (8002634 <HAL_RCC_OscConfig+0x2ac>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	4a87      	ldr	r2, [pc, #540]	; (8002634 <HAL_RCC_OscConfig+0x2ac>)
 8002418:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800241c:	6013      	str	r3, [r2, #0]
 800241e:	e00b      	b.n	8002438 <HAL_RCC_OscConfig+0xb0>
 8002420:	4b84      	ldr	r3, [pc, #528]	; (8002634 <HAL_RCC_OscConfig+0x2ac>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	4a83      	ldr	r2, [pc, #524]	; (8002634 <HAL_RCC_OscConfig+0x2ac>)
 8002426:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800242a:	6013      	str	r3, [r2, #0]
 800242c:	4b81      	ldr	r3, [pc, #516]	; (8002634 <HAL_RCC_OscConfig+0x2ac>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4a80      	ldr	r2, [pc, #512]	; (8002634 <HAL_RCC_OscConfig+0x2ac>)
 8002432:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002436:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	2b00      	cmp	r3, #0
 800243e:	d013      	beq.n	8002468 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002440:	f7ff fcd6 	bl	8001df0 <HAL_GetTick>
 8002444:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002446:	e008      	b.n	800245a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002448:	f7ff fcd2 	bl	8001df0 <HAL_GetTick>
 800244c:	4602      	mov	r2, r0
 800244e:	693b      	ldr	r3, [r7, #16]
 8002450:	1ad3      	subs	r3, r2, r3
 8002452:	2b64      	cmp	r3, #100	; 0x64
 8002454:	d901      	bls.n	800245a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002456:	2303      	movs	r3, #3
 8002458:	e204      	b.n	8002864 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800245a:	4b76      	ldr	r3, [pc, #472]	; (8002634 <HAL_RCC_OscConfig+0x2ac>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002462:	2b00      	cmp	r3, #0
 8002464:	d0f0      	beq.n	8002448 <HAL_RCC_OscConfig+0xc0>
 8002466:	e014      	b.n	8002492 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002468:	f7ff fcc2 	bl	8001df0 <HAL_GetTick>
 800246c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800246e:	e008      	b.n	8002482 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002470:	f7ff fcbe 	bl	8001df0 <HAL_GetTick>
 8002474:	4602      	mov	r2, r0
 8002476:	693b      	ldr	r3, [r7, #16]
 8002478:	1ad3      	subs	r3, r2, r3
 800247a:	2b64      	cmp	r3, #100	; 0x64
 800247c:	d901      	bls.n	8002482 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800247e:	2303      	movs	r3, #3
 8002480:	e1f0      	b.n	8002864 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002482:	4b6c      	ldr	r3, [pc, #432]	; (8002634 <HAL_RCC_OscConfig+0x2ac>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800248a:	2b00      	cmp	r3, #0
 800248c:	d1f0      	bne.n	8002470 <HAL_RCC_OscConfig+0xe8>
 800248e:	e000      	b.n	8002492 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002490:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f003 0302 	and.w	r3, r3, #2
 800249a:	2b00      	cmp	r3, #0
 800249c:	d063      	beq.n	8002566 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800249e:	4b65      	ldr	r3, [pc, #404]	; (8002634 <HAL_RCC_OscConfig+0x2ac>)
 80024a0:	689b      	ldr	r3, [r3, #8]
 80024a2:	f003 030c 	and.w	r3, r3, #12
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d00b      	beq.n	80024c2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80024aa:	4b62      	ldr	r3, [pc, #392]	; (8002634 <HAL_RCC_OscConfig+0x2ac>)
 80024ac:	689b      	ldr	r3, [r3, #8]
 80024ae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80024b2:	2b08      	cmp	r3, #8
 80024b4:	d11c      	bne.n	80024f0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80024b6:	4b5f      	ldr	r3, [pc, #380]	; (8002634 <HAL_RCC_OscConfig+0x2ac>)
 80024b8:	685b      	ldr	r3, [r3, #4]
 80024ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d116      	bne.n	80024f0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80024c2:	4b5c      	ldr	r3, [pc, #368]	; (8002634 <HAL_RCC_OscConfig+0x2ac>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f003 0302 	and.w	r3, r3, #2
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d005      	beq.n	80024da <HAL_RCC_OscConfig+0x152>
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	68db      	ldr	r3, [r3, #12]
 80024d2:	2b01      	cmp	r3, #1
 80024d4:	d001      	beq.n	80024da <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80024d6:	2301      	movs	r3, #1
 80024d8:	e1c4      	b.n	8002864 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024da:	4b56      	ldr	r3, [pc, #344]	; (8002634 <HAL_RCC_OscConfig+0x2ac>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	691b      	ldr	r3, [r3, #16]
 80024e6:	00db      	lsls	r3, r3, #3
 80024e8:	4952      	ldr	r1, [pc, #328]	; (8002634 <HAL_RCC_OscConfig+0x2ac>)
 80024ea:	4313      	orrs	r3, r2
 80024ec:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80024ee:	e03a      	b.n	8002566 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	68db      	ldr	r3, [r3, #12]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d020      	beq.n	800253a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80024f8:	4b4f      	ldr	r3, [pc, #316]	; (8002638 <HAL_RCC_OscConfig+0x2b0>)
 80024fa:	2201      	movs	r2, #1
 80024fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024fe:	f7ff fc77 	bl	8001df0 <HAL_GetTick>
 8002502:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002504:	e008      	b.n	8002518 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002506:	f7ff fc73 	bl	8001df0 <HAL_GetTick>
 800250a:	4602      	mov	r2, r0
 800250c:	693b      	ldr	r3, [r7, #16]
 800250e:	1ad3      	subs	r3, r2, r3
 8002510:	2b02      	cmp	r3, #2
 8002512:	d901      	bls.n	8002518 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002514:	2303      	movs	r3, #3
 8002516:	e1a5      	b.n	8002864 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002518:	4b46      	ldr	r3, [pc, #280]	; (8002634 <HAL_RCC_OscConfig+0x2ac>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f003 0302 	and.w	r3, r3, #2
 8002520:	2b00      	cmp	r3, #0
 8002522:	d0f0      	beq.n	8002506 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002524:	4b43      	ldr	r3, [pc, #268]	; (8002634 <HAL_RCC_OscConfig+0x2ac>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	691b      	ldr	r3, [r3, #16]
 8002530:	00db      	lsls	r3, r3, #3
 8002532:	4940      	ldr	r1, [pc, #256]	; (8002634 <HAL_RCC_OscConfig+0x2ac>)
 8002534:	4313      	orrs	r3, r2
 8002536:	600b      	str	r3, [r1, #0]
 8002538:	e015      	b.n	8002566 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800253a:	4b3f      	ldr	r3, [pc, #252]	; (8002638 <HAL_RCC_OscConfig+0x2b0>)
 800253c:	2200      	movs	r2, #0
 800253e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002540:	f7ff fc56 	bl	8001df0 <HAL_GetTick>
 8002544:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002546:	e008      	b.n	800255a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002548:	f7ff fc52 	bl	8001df0 <HAL_GetTick>
 800254c:	4602      	mov	r2, r0
 800254e:	693b      	ldr	r3, [r7, #16]
 8002550:	1ad3      	subs	r3, r2, r3
 8002552:	2b02      	cmp	r3, #2
 8002554:	d901      	bls.n	800255a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002556:	2303      	movs	r3, #3
 8002558:	e184      	b.n	8002864 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800255a:	4b36      	ldr	r3, [pc, #216]	; (8002634 <HAL_RCC_OscConfig+0x2ac>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f003 0302 	and.w	r3, r3, #2
 8002562:	2b00      	cmp	r3, #0
 8002564:	d1f0      	bne.n	8002548 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f003 0308 	and.w	r3, r3, #8
 800256e:	2b00      	cmp	r3, #0
 8002570:	d030      	beq.n	80025d4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	695b      	ldr	r3, [r3, #20]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d016      	beq.n	80025a8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800257a:	4b30      	ldr	r3, [pc, #192]	; (800263c <HAL_RCC_OscConfig+0x2b4>)
 800257c:	2201      	movs	r2, #1
 800257e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002580:	f7ff fc36 	bl	8001df0 <HAL_GetTick>
 8002584:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002586:	e008      	b.n	800259a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002588:	f7ff fc32 	bl	8001df0 <HAL_GetTick>
 800258c:	4602      	mov	r2, r0
 800258e:	693b      	ldr	r3, [r7, #16]
 8002590:	1ad3      	subs	r3, r2, r3
 8002592:	2b02      	cmp	r3, #2
 8002594:	d901      	bls.n	800259a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002596:	2303      	movs	r3, #3
 8002598:	e164      	b.n	8002864 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800259a:	4b26      	ldr	r3, [pc, #152]	; (8002634 <HAL_RCC_OscConfig+0x2ac>)
 800259c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800259e:	f003 0302 	and.w	r3, r3, #2
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d0f0      	beq.n	8002588 <HAL_RCC_OscConfig+0x200>
 80025a6:	e015      	b.n	80025d4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80025a8:	4b24      	ldr	r3, [pc, #144]	; (800263c <HAL_RCC_OscConfig+0x2b4>)
 80025aa:	2200      	movs	r2, #0
 80025ac:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025ae:	f7ff fc1f 	bl	8001df0 <HAL_GetTick>
 80025b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025b4:	e008      	b.n	80025c8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80025b6:	f7ff fc1b 	bl	8001df0 <HAL_GetTick>
 80025ba:	4602      	mov	r2, r0
 80025bc:	693b      	ldr	r3, [r7, #16]
 80025be:	1ad3      	subs	r3, r2, r3
 80025c0:	2b02      	cmp	r3, #2
 80025c2:	d901      	bls.n	80025c8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80025c4:	2303      	movs	r3, #3
 80025c6:	e14d      	b.n	8002864 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025c8:	4b1a      	ldr	r3, [pc, #104]	; (8002634 <HAL_RCC_OscConfig+0x2ac>)
 80025ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80025cc:	f003 0302 	and.w	r3, r3, #2
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d1f0      	bne.n	80025b6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f003 0304 	and.w	r3, r3, #4
 80025dc:	2b00      	cmp	r3, #0
 80025de:	f000 80a0 	beq.w	8002722 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80025e2:	2300      	movs	r3, #0
 80025e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80025e6:	4b13      	ldr	r3, [pc, #76]	; (8002634 <HAL_RCC_OscConfig+0x2ac>)
 80025e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d10f      	bne.n	8002612 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80025f2:	2300      	movs	r3, #0
 80025f4:	60bb      	str	r3, [r7, #8]
 80025f6:	4b0f      	ldr	r3, [pc, #60]	; (8002634 <HAL_RCC_OscConfig+0x2ac>)
 80025f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025fa:	4a0e      	ldr	r2, [pc, #56]	; (8002634 <HAL_RCC_OscConfig+0x2ac>)
 80025fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002600:	6413      	str	r3, [r2, #64]	; 0x40
 8002602:	4b0c      	ldr	r3, [pc, #48]	; (8002634 <HAL_RCC_OscConfig+0x2ac>)
 8002604:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002606:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800260a:	60bb      	str	r3, [r7, #8]
 800260c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800260e:	2301      	movs	r3, #1
 8002610:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002612:	4b0b      	ldr	r3, [pc, #44]	; (8002640 <HAL_RCC_OscConfig+0x2b8>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800261a:	2b00      	cmp	r3, #0
 800261c:	d121      	bne.n	8002662 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800261e:	4b08      	ldr	r3, [pc, #32]	; (8002640 <HAL_RCC_OscConfig+0x2b8>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	4a07      	ldr	r2, [pc, #28]	; (8002640 <HAL_RCC_OscConfig+0x2b8>)
 8002624:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002628:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800262a:	f7ff fbe1 	bl	8001df0 <HAL_GetTick>
 800262e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002630:	e011      	b.n	8002656 <HAL_RCC_OscConfig+0x2ce>
 8002632:	bf00      	nop
 8002634:	40023800 	.word	0x40023800
 8002638:	42470000 	.word	0x42470000
 800263c:	42470e80 	.word	0x42470e80
 8002640:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002644:	f7ff fbd4 	bl	8001df0 <HAL_GetTick>
 8002648:	4602      	mov	r2, r0
 800264a:	693b      	ldr	r3, [r7, #16]
 800264c:	1ad3      	subs	r3, r2, r3
 800264e:	2b02      	cmp	r3, #2
 8002650:	d901      	bls.n	8002656 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8002652:	2303      	movs	r3, #3
 8002654:	e106      	b.n	8002864 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002656:	4b85      	ldr	r3, [pc, #532]	; (800286c <HAL_RCC_OscConfig+0x4e4>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800265e:	2b00      	cmp	r3, #0
 8002660:	d0f0      	beq.n	8002644 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	689b      	ldr	r3, [r3, #8]
 8002666:	2b01      	cmp	r3, #1
 8002668:	d106      	bne.n	8002678 <HAL_RCC_OscConfig+0x2f0>
 800266a:	4b81      	ldr	r3, [pc, #516]	; (8002870 <HAL_RCC_OscConfig+0x4e8>)
 800266c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800266e:	4a80      	ldr	r2, [pc, #512]	; (8002870 <HAL_RCC_OscConfig+0x4e8>)
 8002670:	f043 0301 	orr.w	r3, r3, #1
 8002674:	6713      	str	r3, [r2, #112]	; 0x70
 8002676:	e01c      	b.n	80026b2 <HAL_RCC_OscConfig+0x32a>
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	689b      	ldr	r3, [r3, #8]
 800267c:	2b05      	cmp	r3, #5
 800267e:	d10c      	bne.n	800269a <HAL_RCC_OscConfig+0x312>
 8002680:	4b7b      	ldr	r3, [pc, #492]	; (8002870 <HAL_RCC_OscConfig+0x4e8>)
 8002682:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002684:	4a7a      	ldr	r2, [pc, #488]	; (8002870 <HAL_RCC_OscConfig+0x4e8>)
 8002686:	f043 0304 	orr.w	r3, r3, #4
 800268a:	6713      	str	r3, [r2, #112]	; 0x70
 800268c:	4b78      	ldr	r3, [pc, #480]	; (8002870 <HAL_RCC_OscConfig+0x4e8>)
 800268e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002690:	4a77      	ldr	r2, [pc, #476]	; (8002870 <HAL_RCC_OscConfig+0x4e8>)
 8002692:	f043 0301 	orr.w	r3, r3, #1
 8002696:	6713      	str	r3, [r2, #112]	; 0x70
 8002698:	e00b      	b.n	80026b2 <HAL_RCC_OscConfig+0x32a>
 800269a:	4b75      	ldr	r3, [pc, #468]	; (8002870 <HAL_RCC_OscConfig+0x4e8>)
 800269c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800269e:	4a74      	ldr	r2, [pc, #464]	; (8002870 <HAL_RCC_OscConfig+0x4e8>)
 80026a0:	f023 0301 	bic.w	r3, r3, #1
 80026a4:	6713      	str	r3, [r2, #112]	; 0x70
 80026a6:	4b72      	ldr	r3, [pc, #456]	; (8002870 <HAL_RCC_OscConfig+0x4e8>)
 80026a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026aa:	4a71      	ldr	r2, [pc, #452]	; (8002870 <HAL_RCC_OscConfig+0x4e8>)
 80026ac:	f023 0304 	bic.w	r3, r3, #4
 80026b0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	689b      	ldr	r3, [r3, #8]
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d015      	beq.n	80026e6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026ba:	f7ff fb99 	bl	8001df0 <HAL_GetTick>
 80026be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026c0:	e00a      	b.n	80026d8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80026c2:	f7ff fb95 	bl	8001df0 <HAL_GetTick>
 80026c6:	4602      	mov	r2, r0
 80026c8:	693b      	ldr	r3, [r7, #16]
 80026ca:	1ad3      	subs	r3, r2, r3
 80026cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80026d0:	4293      	cmp	r3, r2
 80026d2:	d901      	bls.n	80026d8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80026d4:	2303      	movs	r3, #3
 80026d6:	e0c5      	b.n	8002864 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026d8:	4b65      	ldr	r3, [pc, #404]	; (8002870 <HAL_RCC_OscConfig+0x4e8>)
 80026da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026dc:	f003 0302 	and.w	r3, r3, #2
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d0ee      	beq.n	80026c2 <HAL_RCC_OscConfig+0x33a>
 80026e4:	e014      	b.n	8002710 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026e6:	f7ff fb83 	bl	8001df0 <HAL_GetTick>
 80026ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026ec:	e00a      	b.n	8002704 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80026ee:	f7ff fb7f 	bl	8001df0 <HAL_GetTick>
 80026f2:	4602      	mov	r2, r0
 80026f4:	693b      	ldr	r3, [r7, #16]
 80026f6:	1ad3      	subs	r3, r2, r3
 80026f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80026fc:	4293      	cmp	r3, r2
 80026fe:	d901      	bls.n	8002704 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8002700:	2303      	movs	r3, #3
 8002702:	e0af      	b.n	8002864 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002704:	4b5a      	ldr	r3, [pc, #360]	; (8002870 <HAL_RCC_OscConfig+0x4e8>)
 8002706:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002708:	f003 0302 	and.w	r3, r3, #2
 800270c:	2b00      	cmp	r3, #0
 800270e:	d1ee      	bne.n	80026ee <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002710:	7dfb      	ldrb	r3, [r7, #23]
 8002712:	2b01      	cmp	r3, #1
 8002714:	d105      	bne.n	8002722 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002716:	4b56      	ldr	r3, [pc, #344]	; (8002870 <HAL_RCC_OscConfig+0x4e8>)
 8002718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800271a:	4a55      	ldr	r2, [pc, #340]	; (8002870 <HAL_RCC_OscConfig+0x4e8>)
 800271c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002720:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	699b      	ldr	r3, [r3, #24]
 8002726:	2b00      	cmp	r3, #0
 8002728:	f000 809b 	beq.w	8002862 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800272c:	4b50      	ldr	r3, [pc, #320]	; (8002870 <HAL_RCC_OscConfig+0x4e8>)
 800272e:	689b      	ldr	r3, [r3, #8]
 8002730:	f003 030c 	and.w	r3, r3, #12
 8002734:	2b08      	cmp	r3, #8
 8002736:	d05c      	beq.n	80027f2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	699b      	ldr	r3, [r3, #24]
 800273c:	2b02      	cmp	r3, #2
 800273e:	d141      	bne.n	80027c4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002740:	4b4c      	ldr	r3, [pc, #304]	; (8002874 <HAL_RCC_OscConfig+0x4ec>)
 8002742:	2200      	movs	r2, #0
 8002744:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002746:	f7ff fb53 	bl	8001df0 <HAL_GetTick>
 800274a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800274c:	e008      	b.n	8002760 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800274e:	f7ff fb4f 	bl	8001df0 <HAL_GetTick>
 8002752:	4602      	mov	r2, r0
 8002754:	693b      	ldr	r3, [r7, #16]
 8002756:	1ad3      	subs	r3, r2, r3
 8002758:	2b02      	cmp	r3, #2
 800275a:	d901      	bls.n	8002760 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800275c:	2303      	movs	r3, #3
 800275e:	e081      	b.n	8002864 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002760:	4b43      	ldr	r3, [pc, #268]	; (8002870 <HAL_RCC_OscConfig+0x4e8>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002768:	2b00      	cmp	r3, #0
 800276a:	d1f0      	bne.n	800274e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	69da      	ldr	r2, [r3, #28]
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6a1b      	ldr	r3, [r3, #32]
 8002774:	431a      	orrs	r2, r3
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800277a:	019b      	lsls	r3, r3, #6
 800277c:	431a      	orrs	r2, r3
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002782:	085b      	lsrs	r3, r3, #1
 8002784:	3b01      	subs	r3, #1
 8002786:	041b      	lsls	r3, r3, #16
 8002788:	431a      	orrs	r2, r3
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800278e:	061b      	lsls	r3, r3, #24
 8002790:	4937      	ldr	r1, [pc, #220]	; (8002870 <HAL_RCC_OscConfig+0x4e8>)
 8002792:	4313      	orrs	r3, r2
 8002794:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002796:	4b37      	ldr	r3, [pc, #220]	; (8002874 <HAL_RCC_OscConfig+0x4ec>)
 8002798:	2201      	movs	r2, #1
 800279a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800279c:	f7ff fb28 	bl	8001df0 <HAL_GetTick>
 80027a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027a2:	e008      	b.n	80027b6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80027a4:	f7ff fb24 	bl	8001df0 <HAL_GetTick>
 80027a8:	4602      	mov	r2, r0
 80027aa:	693b      	ldr	r3, [r7, #16]
 80027ac:	1ad3      	subs	r3, r2, r3
 80027ae:	2b02      	cmp	r3, #2
 80027b0:	d901      	bls.n	80027b6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80027b2:	2303      	movs	r3, #3
 80027b4:	e056      	b.n	8002864 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027b6:	4b2e      	ldr	r3, [pc, #184]	; (8002870 <HAL_RCC_OscConfig+0x4e8>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d0f0      	beq.n	80027a4 <HAL_RCC_OscConfig+0x41c>
 80027c2:	e04e      	b.n	8002862 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027c4:	4b2b      	ldr	r3, [pc, #172]	; (8002874 <HAL_RCC_OscConfig+0x4ec>)
 80027c6:	2200      	movs	r2, #0
 80027c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027ca:	f7ff fb11 	bl	8001df0 <HAL_GetTick>
 80027ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027d0:	e008      	b.n	80027e4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80027d2:	f7ff fb0d 	bl	8001df0 <HAL_GetTick>
 80027d6:	4602      	mov	r2, r0
 80027d8:	693b      	ldr	r3, [r7, #16]
 80027da:	1ad3      	subs	r3, r2, r3
 80027dc:	2b02      	cmp	r3, #2
 80027de:	d901      	bls.n	80027e4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80027e0:	2303      	movs	r3, #3
 80027e2:	e03f      	b.n	8002864 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027e4:	4b22      	ldr	r3, [pc, #136]	; (8002870 <HAL_RCC_OscConfig+0x4e8>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d1f0      	bne.n	80027d2 <HAL_RCC_OscConfig+0x44a>
 80027f0:	e037      	b.n	8002862 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	699b      	ldr	r3, [r3, #24]
 80027f6:	2b01      	cmp	r3, #1
 80027f8:	d101      	bne.n	80027fe <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80027fa:	2301      	movs	r3, #1
 80027fc:	e032      	b.n	8002864 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80027fe:	4b1c      	ldr	r3, [pc, #112]	; (8002870 <HAL_RCC_OscConfig+0x4e8>)
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	699b      	ldr	r3, [r3, #24]
 8002808:	2b01      	cmp	r3, #1
 800280a:	d028      	beq.n	800285e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002816:	429a      	cmp	r2, r3
 8002818:	d121      	bne.n	800285e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002824:	429a      	cmp	r2, r3
 8002826:	d11a      	bne.n	800285e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002828:	68fa      	ldr	r2, [r7, #12]
 800282a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800282e:	4013      	ands	r3, r2
 8002830:	687a      	ldr	r2, [r7, #4]
 8002832:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002834:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002836:	4293      	cmp	r3, r2
 8002838:	d111      	bne.n	800285e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002844:	085b      	lsrs	r3, r3, #1
 8002846:	3b01      	subs	r3, #1
 8002848:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800284a:	429a      	cmp	r2, r3
 800284c:	d107      	bne.n	800285e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002858:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800285a:	429a      	cmp	r2, r3
 800285c:	d001      	beq.n	8002862 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800285e:	2301      	movs	r3, #1
 8002860:	e000      	b.n	8002864 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8002862:	2300      	movs	r3, #0
}
 8002864:	4618      	mov	r0, r3
 8002866:	3718      	adds	r7, #24
 8002868:	46bd      	mov	sp, r7
 800286a:	bd80      	pop	{r7, pc}
 800286c:	40007000 	.word	0x40007000
 8002870:	40023800 	.word	0x40023800
 8002874:	42470060 	.word	0x42470060

08002878 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b084      	sub	sp, #16
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
 8002880:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	2b00      	cmp	r3, #0
 8002886:	d101      	bne.n	800288c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002888:	2301      	movs	r3, #1
 800288a:	e0cc      	b.n	8002a26 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800288c:	4b68      	ldr	r3, [pc, #416]	; (8002a30 <HAL_RCC_ClockConfig+0x1b8>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f003 0307 	and.w	r3, r3, #7
 8002894:	683a      	ldr	r2, [r7, #0]
 8002896:	429a      	cmp	r2, r3
 8002898:	d90c      	bls.n	80028b4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800289a:	4b65      	ldr	r3, [pc, #404]	; (8002a30 <HAL_RCC_ClockConfig+0x1b8>)
 800289c:	683a      	ldr	r2, [r7, #0]
 800289e:	b2d2      	uxtb	r2, r2
 80028a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80028a2:	4b63      	ldr	r3, [pc, #396]	; (8002a30 <HAL_RCC_ClockConfig+0x1b8>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f003 0307 	and.w	r3, r3, #7
 80028aa:	683a      	ldr	r2, [r7, #0]
 80028ac:	429a      	cmp	r2, r3
 80028ae:	d001      	beq.n	80028b4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80028b0:	2301      	movs	r3, #1
 80028b2:	e0b8      	b.n	8002a26 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f003 0302 	and.w	r3, r3, #2
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d020      	beq.n	8002902 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f003 0304 	and.w	r3, r3, #4
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d005      	beq.n	80028d8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80028cc:	4b59      	ldr	r3, [pc, #356]	; (8002a34 <HAL_RCC_ClockConfig+0x1bc>)
 80028ce:	689b      	ldr	r3, [r3, #8]
 80028d0:	4a58      	ldr	r2, [pc, #352]	; (8002a34 <HAL_RCC_ClockConfig+0x1bc>)
 80028d2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80028d6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f003 0308 	and.w	r3, r3, #8
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d005      	beq.n	80028f0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80028e4:	4b53      	ldr	r3, [pc, #332]	; (8002a34 <HAL_RCC_ClockConfig+0x1bc>)
 80028e6:	689b      	ldr	r3, [r3, #8]
 80028e8:	4a52      	ldr	r2, [pc, #328]	; (8002a34 <HAL_RCC_ClockConfig+0x1bc>)
 80028ea:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80028ee:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028f0:	4b50      	ldr	r3, [pc, #320]	; (8002a34 <HAL_RCC_ClockConfig+0x1bc>)
 80028f2:	689b      	ldr	r3, [r3, #8]
 80028f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	689b      	ldr	r3, [r3, #8]
 80028fc:	494d      	ldr	r1, [pc, #308]	; (8002a34 <HAL_RCC_ClockConfig+0x1bc>)
 80028fe:	4313      	orrs	r3, r2
 8002900:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f003 0301 	and.w	r3, r3, #1
 800290a:	2b00      	cmp	r3, #0
 800290c:	d044      	beq.n	8002998 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	685b      	ldr	r3, [r3, #4]
 8002912:	2b01      	cmp	r3, #1
 8002914:	d107      	bne.n	8002926 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002916:	4b47      	ldr	r3, [pc, #284]	; (8002a34 <HAL_RCC_ClockConfig+0x1bc>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800291e:	2b00      	cmp	r3, #0
 8002920:	d119      	bne.n	8002956 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002922:	2301      	movs	r3, #1
 8002924:	e07f      	b.n	8002a26 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	685b      	ldr	r3, [r3, #4]
 800292a:	2b02      	cmp	r3, #2
 800292c:	d003      	beq.n	8002936 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002932:	2b03      	cmp	r3, #3
 8002934:	d107      	bne.n	8002946 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002936:	4b3f      	ldr	r3, [pc, #252]	; (8002a34 <HAL_RCC_ClockConfig+0x1bc>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800293e:	2b00      	cmp	r3, #0
 8002940:	d109      	bne.n	8002956 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002942:	2301      	movs	r3, #1
 8002944:	e06f      	b.n	8002a26 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002946:	4b3b      	ldr	r3, [pc, #236]	; (8002a34 <HAL_RCC_ClockConfig+0x1bc>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f003 0302 	and.w	r3, r3, #2
 800294e:	2b00      	cmp	r3, #0
 8002950:	d101      	bne.n	8002956 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002952:	2301      	movs	r3, #1
 8002954:	e067      	b.n	8002a26 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002956:	4b37      	ldr	r3, [pc, #220]	; (8002a34 <HAL_RCC_ClockConfig+0x1bc>)
 8002958:	689b      	ldr	r3, [r3, #8]
 800295a:	f023 0203 	bic.w	r2, r3, #3
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	4934      	ldr	r1, [pc, #208]	; (8002a34 <HAL_RCC_ClockConfig+0x1bc>)
 8002964:	4313      	orrs	r3, r2
 8002966:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002968:	f7ff fa42 	bl	8001df0 <HAL_GetTick>
 800296c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800296e:	e00a      	b.n	8002986 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002970:	f7ff fa3e 	bl	8001df0 <HAL_GetTick>
 8002974:	4602      	mov	r2, r0
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	1ad3      	subs	r3, r2, r3
 800297a:	f241 3288 	movw	r2, #5000	; 0x1388
 800297e:	4293      	cmp	r3, r2
 8002980:	d901      	bls.n	8002986 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002982:	2303      	movs	r3, #3
 8002984:	e04f      	b.n	8002a26 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002986:	4b2b      	ldr	r3, [pc, #172]	; (8002a34 <HAL_RCC_ClockConfig+0x1bc>)
 8002988:	689b      	ldr	r3, [r3, #8]
 800298a:	f003 020c 	and.w	r2, r3, #12
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	685b      	ldr	r3, [r3, #4]
 8002992:	009b      	lsls	r3, r3, #2
 8002994:	429a      	cmp	r2, r3
 8002996:	d1eb      	bne.n	8002970 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002998:	4b25      	ldr	r3, [pc, #148]	; (8002a30 <HAL_RCC_ClockConfig+0x1b8>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f003 0307 	and.w	r3, r3, #7
 80029a0:	683a      	ldr	r2, [r7, #0]
 80029a2:	429a      	cmp	r2, r3
 80029a4:	d20c      	bcs.n	80029c0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029a6:	4b22      	ldr	r3, [pc, #136]	; (8002a30 <HAL_RCC_ClockConfig+0x1b8>)
 80029a8:	683a      	ldr	r2, [r7, #0]
 80029aa:	b2d2      	uxtb	r2, r2
 80029ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80029ae:	4b20      	ldr	r3, [pc, #128]	; (8002a30 <HAL_RCC_ClockConfig+0x1b8>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f003 0307 	and.w	r3, r3, #7
 80029b6:	683a      	ldr	r2, [r7, #0]
 80029b8:	429a      	cmp	r2, r3
 80029ba:	d001      	beq.n	80029c0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80029bc:	2301      	movs	r3, #1
 80029be:	e032      	b.n	8002a26 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f003 0304 	and.w	r3, r3, #4
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d008      	beq.n	80029de <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80029cc:	4b19      	ldr	r3, [pc, #100]	; (8002a34 <HAL_RCC_ClockConfig+0x1bc>)
 80029ce:	689b      	ldr	r3, [r3, #8]
 80029d0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	68db      	ldr	r3, [r3, #12]
 80029d8:	4916      	ldr	r1, [pc, #88]	; (8002a34 <HAL_RCC_ClockConfig+0x1bc>)
 80029da:	4313      	orrs	r3, r2
 80029dc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f003 0308 	and.w	r3, r3, #8
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d009      	beq.n	80029fe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80029ea:	4b12      	ldr	r3, [pc, #72]	; (8002a34 <HAL_RCC_ClockConfig+0x1bc>)
 80029ec:	689b      	ldr	r3, [r3, #8]
 80029ee:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	691b      	ldr	r3, [r3, #16]
 80029f6:	00db      	lsls	r3, r3, #3
 80029f8:	490e      	ldr	r1, [pc, #56]	; (8002a34 <HAL_RCC_ClockConfig+0x1bc>)
 80029fa:	4313      	orrs	r3, r2
 80029fc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80029fe:	f000 f821 	bl	8002a44 <HAL_RCC_GetSysClockFreq>
 8002a02:	4602      	mov	r2, r0
 8002a04:	4b0b      	ldr	r3, [pc, #44]	; (8002a34 <HAL_RCC_ClockConfig+0x1bc>)
 8002a06:	689b      	ldr	r3, [r3, #8]
 8002a08:	091b      	lsrs	r3, r3, #4
 8002a0a:	f003 030f 	and.w	r3, r3, #15
 8002a0e:	490a      	ldr	r1, [pc, #40]	; (8002a38 <HAL_RCC_ClockConfig+0x1c0>)
 8002a10:	5ccb      	ldrb	r3, [r1, r3]
 8002a12:	fa22 f303 	lsr.w	r3, r2, r3
 8002a16:	4a09      	ldr	r2, [pc, #36]	; (8002a3c <HAL_RCC_ClockConfig+0x1c4>)
 8002a18:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002a1a:	4b09      	ldr	r3, [pc, #36]	; (8002a40 <HAL_RCC_ClockConfig+0x1c8>)
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	4618      	mov	r0, r3
 8002a20:	f7ff f9a2 	bl	8001d68 <HAL_InitTick>

  return HAL_OK;
 8002a24:	2300      	movs	r3, #0
}
 8002a26:	4618      	mov	r0, r3
 8002a28:	3710      	adds	r7, #16
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bd80      	pop	{r7, pc}
 8002a2e:	bf00      	nop
 8002a30:	40023c00 	.word	0x40023c00
 8002a34:	40023800 	.word	0x40023800
 8002a38:	080086b8 	.word	0x080086b8
 8002a3c:	20000014 	.word	0x20000014
 8002a40:	20000018 	.word	0x20000018

08002a44 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a44:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002a48:	b084      	sub	sp, #16
 8002a4a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	607b      	str	r3, [r7, #4]
 8002a50:	2300      	movs	r3, #0
 8002a52:	60fb      	str	r3, [r7, #12]
 8002a54:	2300      	movs	r3, #0
 8002a56:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8002a58:	2300      	movs	r3, #0
 8002a5a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002a5c:	4b67      	ldr	r3, [pc, #412]	; (8002bfc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002a5e:	689b      	ldr	r3, [r3, #8]
 8002a60:	f003 030c 	and.w	r3, r3, #12
 8002a64:	2b08      	cmp	r3, #8
 8002a66:	d00d      	beq.n	8002a84 <HAL_RCC_GetSysClockFreq+0x40>
 8002a68:	2b08      	cmp	r3, #8
 8002a6a:	f200 80bd 	bhi.w	8002be8 <HAL_RCC_GetSysClockFreq+0x1a4>
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d002      	beq.n	8002a78 <HAL_RCC_GetSysClockFreq+0x34>
 8002a72:	2b04      	cmp	r3, #4
 8002a74:	d003      	beq.n	8002a7e <HAL_RCC_GetSysClockFreq+0x3a>
 8002a76:	e0b7      	b.n	8002be8 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002a78:	4b61      	ldr	r3, [pc, #388]	; (8002c00 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8002a7a:	60bb      	str	r3, [r7, #8]
       break;
 8002a7c:	e0b7      	b.n	8002bee <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002a7e:	4b61      	ldr	r3, [pc, #388]	; (8002c04 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8002a80:	60bb      	str	r3, [r7, #8]
      break;
 8002a82:	e0b4      	b.n	8002bee <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002a84:	4b5d      	ldr	r3, [pc, #372]	; (8002bfc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002a8c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002a8e:	4b5b      	ldr	r3, [pc, #364]	; (8002bfc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002a90:	685b      	ldr	r3, [r3, #4]
 8002a92:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d04d      	beq.n	8002b36 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a9a:	4b58      	ldr	r3, [pc, #352]	; (8002bfc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002a9c:	685b      	ldr	r3, [r3, #4]
 8002a9e:	099b      	lsrs	r3, r3, #6
 8002aa0:	461a      	mov	r2, r3
 8002aa2:	f04f 0300 	mov.w	r3, #0
 8002aa6:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002aaa:	f04f 0100 	mov.w	r1, #0
 8002aae:	ea02 0800 	and.w	r8, r2, r0
 8002ab2:	ea03 0901 	and.w	r9, r3, r1
 8002ab6:	4640      	mov	r0, r8
 8002ab8:	4649      	mov	r1, r9
 8002aba:	f04f 0200 	mov.w	r2, #0
 8002abe:	f04f 0300 	mov.w	r3, #0
 8002ac2:	014b      	lsls	r3, r1, #5
 8002ac4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002ac8:	0142      	lsls	r2, r0, #5
 8002aca:	4610      	mov	r0, r2
 8002acc:	4619      	mov	r1, r3
 8002ace:	ebb0 0008 	subs.w	r0, r0, r8
 8002ad2:	eb61 0109 	sbc.w	r1, r1, r9
 8002ad6:	f04f 0200 	mov.w	r2, #0
 8002ada:	f04f 0300 	mov.w	r3, #0
 8002ade:	018b      	lsls	r3, r1, #6
 8002ae0:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002ae4:	0182      	lsls	r2, r0, #6
 8002ae6:	1a12      	subs	r2, r2, r0
 8002ae8:	eb63 0301 	sbc.w	r3, r3, r1
 8002aec:	f04f 0000 	mov.w	r0, #0
 8002af0:	f04f 0100 	mov.w	r1, #0
 8002af4:	00d9      	lsls	r1, r3, #3
 8002af6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002afa:	00d0      	lsls	r0, r2, #3
 8002afc:	4602      	mov	r2, r0
 8002afe:	460b      	mov	r3, r1
 8002b00:	eb12 0208 	adds.w	r2, r2, r8
 8002b04:	eb43 0309 	adc.w	r3, r3, r9
 8002b08:	f04f 0000 	mov.w	r0, #0
 8002b0c:	f04f 0100 	mov.w	r1, #0
 8002b10:	0259      	lsls	r1, r3, #9
 8002b12:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8002b16:	0250      	lsls	r0, r2, #9
 8002b18:	4602      	mov	r2, r0
 8002b1a:	460b      	mov	r3, r1
 8002b1c:	4610      	mov	r0, r2
 8002b1e:	4619      	mov	r1, r3
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	461a      	mov	r2, r3
 8002b24:	f04f 0300 	mov.w	r3, #0
 8002b28:	f7fe f8ae 	bl	8000c88 <__aeabi_uldivmod>
 8002b2c:	4602      	mov	r2, r0
 8002b2e:	460b      	mov	r3, r1
 8002b30:	4613      	mov	r3, r2
 8002b32:	60fb      	str	r3, [r7, #12]
 8002b34:	e04a      	b.n	8002bcc <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b36:	4b31      	ldr	r3, [pc, #196]	; (8002bfc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002b38:	685b      	ldr	r3, [r3, #4]
 8002b3a:	099b      	lsrs	r3, r3, #6
 8002b3c:	461a      	mov	r2, r3
 8002b3e:	f04f 0300 	mov.w	r3, #0
 8002b42:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002b46:	f04f 0100 	mov.w	r1, #0
 8002b4a:	ea02 0400 	and.w	r4, r2, r0
 8002b4e:	ea03 0501 	and.w	r5, r3, r1
 8002b52:	4620      	mov	r0, r4
 8002b54:	4629      	mov	r1, r5
 8002b56:	f04f 0200 	mov.w	r2, #0
 8002b5a:	f04f 0300 	mov.w	r3, #0
 8002b5e:	014b      	lsls	r3, r1, #5
 8002b60:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002b64:	0142      	lsls	r2, r0, #5
 8002b66:	4610      	mov	r0, r2
 8002b68:	4619      	mov	r1, r3
 8002b6a:	1b00      	subs	r0, r0, r4
 8002b6c:	eb61 0105 	sbc.w	r1, r1, r5
 8002b70:	f04f 0200 	mov.w	r2, #0
 8002b74:	f04f 0300 	mov.w	r3, #0
 8002b78:	018b      	lsls	r3, r1, #6
 8002b7a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002b7e:	0182      	lsls	r2, r0, #6
 8002b80:	1a12      	subs	r2, r2, r0
 8002b82:	eb63 0301 	sbc.w	r3, r3, r1
 8002b86:	f04f 0000 	mov.w	r0, #0
 8002b8a:	f04f 0100 	mov.w	r1, #0
 8002b8e:	00d9      	lsls	r1, r3, #3
 8002b90:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002b94:	00d0      	lsls	r0, r2, #3
 8002b96:	4602      	mov	r2, r0
 8002b98:	460b      	mov	r3, r1
 8002b9a:	1912      	adds	r2, r2, r4
 8002b9c:	eb45 0303 	adc.w	r3, r5, r3
 8002ba0:	f04f 0000 	mov.w	r0, #0
 8002ba4:	f04f 0100 	mov.w	r1, #0
 8002ba8:	0299      	lsls	r1, r3, #10
 8002baa:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8002bae:	0290      	lsls	r0, r2, #10
 8002bb0:	4602      	mov	r2, r0
 8002bb2:	460b      	mov	r3, r1
 8002bb4:	4610      	mov	r0, r2
 8002bb6:	4619      	mov	r1, r3
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	461a      	mov	r2, r3
 8002bbc:	f04f 0300 	mov.w	r3, #0
 8002bc0:	f7fe f862 	bl	8000c88 <__aeabi_uldivmod>
 8002bc4:	4602      	mov	r2, r0
 8002bc6:	460b      	mov	r3, r1
 8002bc8:	4613      	mov	r3, r2
 8002bca:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002bcc:	4b0b      	ldr	r3, [pc, #44]	; (8002bfc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8002bce:	685b      	ldr	r3, [r3, #4]
 8002bd0:	0c1b      	lsrs	r3, r3, #16
 8002bd2:	f003 0303 	and.w	r3, r3, #3
 8002bd6:	3301      	adds	r3, #1
 8002bd8:	005b      	lsls	r3, r3, #1
 8002bda:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002bdc:	68fa      	ldr	r2, [r7, #12]
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002be4:	60bb      	str	r3, [r7, #8]
      break;
 8002be6:	e002      	b.n	8002bee <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002be8:	4b05      	ldr	r3, [pc, #20]	; (8002c00 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8002bea:	60bb      	str	r3, [r7, #8]
      break;
 8002bec:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002bee:	68bb      	ldr	r3, [r7, #8]
}
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	3710      	adds	r7, #16
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002bfa:	bf00      	nop
 8002bfc:	40023800 	.word	0x40023800
 8002c00:	00f42400 	.word	0x00f42400
 8002c04:	007a1200 	.word	0x007a1200

08002c08 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b086      	sub	sp, #24
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002c10:	2300      	movs	r3, #0
 8002c12:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8002c14:	2300      	movs	r3, #0
 8002c16:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f003 0301 	and.w	r3, r3, #1
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d105      	bne.n	8002c30 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d035      	beq.n	8002c9c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002c30:	4b62      	ldr	r3, [pc, #392]	; (8002dbc <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8002c32:	2200      	movs	r2, #0
 8002c34:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002c36:	f7ff f8db 	bl	8001df0 <HAL_GetTick>
 8002c3a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002c3c:	e008      	b.n	8002c50 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8002c3e:	f7ff f8d7 	bl	8001df0 <HAL_GetTick>
 8002c42:	4602      	mov	r2, r0
 8002c44:	697b      	ldr	r3, [r7, #20]
 8002c46:	1ad3      	subs	r3, r2, r3
 8002c48:	2b02      	cmp	r3, #2
 8002c4a:	d901      	bls.n	8002c50 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002c4c:	2303      	movs	r3, #3
 8002c4e:	e0b0      	b.n	8002db2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002c50:	4b5b      	ldr	r3, [pc, #364]	; (8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d1f0      	bne.n	8002c3e <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	685b      	ldr	r3, [r3, #4]
 8002c60:	019a      	lsls	r2, r3, #6
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	689b      	ldr	r3, [r3, #8]
 8002c66:	071b      	lsls	r3, r3, #28
 8002c68:	4955      	ldr	r1, [pc, #340]	; (8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002c6a:	4313      	orrs	r3, r2
 8002c6c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002c70:	4b52      	ldr	r3, [pc, #328]	; (8002dbc <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8002c72:	2201      	movs	r2, #1
 8002c74:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002c76:	f7ff f8bb 	bl	8001df0 <HAL_GetTick>
 8002c7a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002c7c:	e008      	b.n	8002c90 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8002c7e:	f7ff f8b7 	bl	8001df0 <HAL_GetTick>
 8002c82:	4602      	mov	r2, r0
 8002c84:	697b      	ldr	r3, [r7, #20]
 8002c86:	1ad3      	subs	r3, r2, r3
 8002c88:	2b02      	cmp	r3, #2
 8002c8a:	d901      	bls.n	8002c90 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002c8c:	2303      	movs	r3, #3
 8002c8e:	e090      	b.n	8002db2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002c90:	4b4b      	ldr	r3, [pc, #300]	; (8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d0f0      	beq.n	8002c7e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f003 0302 	and.w	r3, r3, #2
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	f000 8083 	beq.w	8002db0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002caa:	2300      	movs	r3, #0
 8002cac:	60fb      	str	r3, [r7, #12]
 8002cae:	4b44      	ldr	r3, [pc, #272]	; (8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002cb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cb2:	4a43      	ldr	r2, [pc, #268]	; (8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002cb4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002cb8:	6413      	str	r3, [r2, #64]	; 0x40
 8002cba:	4b41      	ldr	r3, [pc, #260]	; (8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cc2:	60fb      	str	r3, [r7, #12]
 8002cc4:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8002cc6:	4b3f      	ldr	r3, [pc, #252]	; (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	4a3e      	ldr	r2, [pc, #248]	; (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002ccc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002cd0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002cd2:	f7ff f88d 	bl	8001df0 <HAL_GetTick>
 8002cd6:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8002cd8:	e008      	b.n	8002cec <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8002cda:	f7ff f889 	bl	8001df0 <HAL_GetTick>
 8002cde:	4602      	mov	r2, r0
 8002ce0:	697b      	ldr	r3, [r7, #20]
 8002ce2:	1ad3      	subs	r3, r2, r3
 8002ce4:	2b02      	cmp	r3, #2
 8002ce6:	d901      	bls.n	8002cec <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8002ce8:	2303      	movs	r3, #3
 8002cea:	e062      	b.n	8002db2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8002cec:	4b35      	ldr	r3, [pc, #212]	; (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d0f0      	beq.n	8002cda <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002cf8:	4b31      	ldr	r3, [pc, #196]	; (8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002cfa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cfc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d00:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002d02:	693b      	ldr	r3, [r7, #16]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d02f      	beq.n	8002d68 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	68db      	ldr	r3, [r3, #12]
 8002d0c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d10:	693a      	ldr	r2, [r7, #16]
 8002d12:	429a      	cmp	r2, r3
 8002d14:	d028      	beq.n	8002d68 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002d16:	4b2a      	ldr	r3, [pc, #168]	; (8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002d18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d1a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d1e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002d20:	4b29      	ldr	r3, [pc, #164]	; (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002d22:	2201      	movs	r2, #1
 8002d24:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002d26:	4b28      	ldr	r3, [pc, #160]	; (8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002d28:	2200      	movs	r2, #0
 8002d2a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8002d2c:	4a24      	ldr	r2, [pc, #144]	; (8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002d2e:	693b      	ldr	r3, [r7, #16]
 8002d30:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002d32:	4b23      	ldr	r3, [pc, #140]	; (8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002d34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d36:	f003 0301 	and.w	r3, r3, #1
 8002d3a:	2b01      	cmp	r3, #1
 8002d3c:	d114      	bne.n	8002d68 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8002d3e:	f7ff f857 	bl	8001df0 <HAL_GetTick>
 8002d42:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d44:	e00a      	b.n	8002d5c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d46:	f7ff f853 	bl	8001df0 <HAL_GetTick>
 8002d4a:	4602      	mov	r2, r0
 8002d4c:	697b      	ldr	r3, [r7, #20]
 8002d4e:	1ad3      	subs	r3, r2, r3
 8002d50:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d54:	4293      	cmp	r3, r2
 8002d56:	d901      	bls.n	8002d5c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8002d58:	2303      	movs	r3, #3
 8002d5a:	e02a      	b.n	8002db2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d5c:	4b18      	ldr	r3, [pc, #96]	; (8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002d5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d60:	f003 0302 	and.w	r3, r3, #2
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d0ee      	beq.n	8002d46 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	68db      	ldr	r3, [r3, #12]
 8002d6c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d70:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002d74:	d10d      	bne.n	8002d92 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8002d76:	4b12      	ldr	r3, [pc, #72]	; (8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002d78:	689b      	ldr	r3, [r3, #8]
 8002d7a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	68db      	ldr	r3, [r3, #12]
 8002d82:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8002d86:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d8a:	490d      	ldr	r1, [pc, #52]	; (8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002d8c:	4313      	orrs	r3, r2
 8002d8e:	608b      	str	r3, [r1, #8]
 8002d90:	e005      	b.n	8002d9e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8002d92:	4b0b      	ldr	r3, [pc, #44]	; (8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002d94:	689b      	ldr	r3, [r3, #8]
 8002d96:	4a0a      	ldr	r2, [pc, #40]	; (8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002d98:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8002d9c:	6093      	str	r3, [r2, #8]
 8002d9e:	4b08      	ldr	r3, [pc, #32]	; (8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002da0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	68db      	ldr	r3, [r3, #12]
 8002da6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002daa:	4905      	ldr	r1, [pc, #20]	; (8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002dac:	4313      	orrs	r3, r2
 8002dae:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8002db0:	2300      	movs	r3, #0
}
 8002db2:	4618      	mov	r0, r3
 8002db4:	3718      	adds	r7, #24
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bd80      	pop	{r7, pc}
 8002dba:	bf00      	nop
 8002dbc:	42470068 	.word	0x42470068
 8002dc0:	40023800 	.word	0x40023800
 8002dc4:	40007000 	.word	0x40007000
 8002dc8:	42470e40 	.word	0x42470e40

08002dcc <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b082      	sub	sp, #8
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d101      	bne.n	8002dde <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	e083      	b.n	8002ee6 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	7f5b      	ldrb	r3, [r3, #29]
 8002de2:	b2db      	uxtb	r3, r3
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d105      	bne.n	8002df4 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2200      	movs	r2, #0
 8002dec:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8002dee:	6878      	ldr	r0, [r7, #4]
 8002df0:	f7fe fdd8 	bl	80019a4 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2202      	movs	r2, #2
 8002df8:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	22ca      	movs	r2, #202	; 0xca
 8002e00:	625a      	str	r2, [r3, #36]	; 0x24
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	2253      	movs	r2, #83	; 0x53
 8002e08:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8002e0a:	6878      	ldr	r0, [r7, #4]
 8002e0c:	f000 f9fb 	bl	8003206 <RTC_EnterInitMode>
 8002e10:	4603      	mov	r3, r0
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d008      	beq.n	8002e28 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	22ff      	movs	r2, #255	; 0xff
 8002e1c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2204      	movs	r2, #4
 8002e22:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8002e24:	2301      	movs	r3, #1
 8002e26:	e05e      	b.n	8002ee6 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	689b      	ldr	r3, [r3, #8]
 8002e2e:	687a      	ldr	r2, [r7, #4]
 8002e30:	6812      	ldr	r2, [r2, #0]
 8002e32:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8002e36:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002e3a:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	6899      	ldr	r1, [r3, #8]
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	685a      	ldr	r2, [r3, #4]
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	691b      	ldr	r3, [r3, #16]
 8002e4a:	431a      	orrs	r2, r3
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	695b      	ldr	r3, [r3, #20]
 8002e50:	431a      	orrs	r2, r3
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	430a      	orrs	r2, r1
 8002e58:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	687a      	ldr	r2, [r7, #4]
 8002e60:	68d2      	ldr	r2, [r2, #12]
 8002e62:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	6919      	ldr	r1, [r3, #16]
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	689b      	ldr	r3, [r3, #8]
 8002e6e:	041a      	lsls	r2, r3, #16
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	430a      	orrs	r2, r1
 8002e76:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	68da      	ldr	r2, [r3, #12]
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002e86:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	689b      	ldr	r3, [r3, #8]
 8002e8e:	f003 0320 	and.w	r3, r3, #32
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d10e      	bne.n	8002eb4 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002e96:	6878      	ldr	r0, [r7, #4]
 8002e98:	f000 f98d 	bl	80031b6 <HAL_RTC_WaitForSynchro>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d008      	beq.n	8002eb4 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	22ff      	movs	r2, #255	; 0xff
 8002ea8:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	2204      	movs	r2, #4
 8002eae:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	e018      	b.n	8002ee6 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002ec2:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	699a      	ldr	r2, [r3, #24]
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	430a      	orrs	r2, r1
 8002ed4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	22ff      	movs	r2, #255	; 0xff
 8002edc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2201      	movs	r2, #1
 8002ee2:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8002ee4:	2300      	movs	r3, #0
  }
}
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	3708      	adds	r7, #8
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bd80      	pop	{r7, pc}

08002eee <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002eee:	b590      	push	{r4, r7, lr}
 8002ef0:	b087      	sub	sp, #28
 8002ef2:	af00      	add	r7, sp, #0
 8002ef4:	60f8      	str	r0, [r7, #12]
 8002ef6:	60b9      	str	r1, [r7, #8]
 8002ef8:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8002efa:	2300      	movs	r3, #0
 8002efc:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	7f1b      	ldrb	r3, [r3, #28]
 8002f02:	2b01      	cmp	r3, #1
 8002f04:	d101      	bne.n	8002f0a <HAL_RTC_SetTime+0x1c>
 8002f06:	2302      	movs	r3, #2
 8002f08:	e0aa      	b.n	8003060 <HAL_RTC_SetTime+0x172>
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	2201      	movs	r2, #1
 8002f0e:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	2202      	movs	r2, #2
 8002f14:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d126      	bne.n	8002f6a <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	689b      	ldr	r3, [r3, #8]
 8002f22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d102      	bne.n	8002f30 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8002f2a:	68bb      	ldr	r3, [r7, #8]
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8002f30:	68bb      	ldr	r3, [r7, #8]
 8002f32:	781b      	ldrb	r3, [r3, #0]
 8002f34:	4618      	mov	r0, r3
 8002f36:	f000 f992 	bl	800325e <RTC_ByteToBcd2>
 8002f3a:	4603      	mov	r3, r0
 8002f3c:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8002f3e:	68bb      	ldr	r3, [r7, #8]
 8002f40:	785b      	ldrb	r3, [r3, #1]
 8002f42:	4618      	mov	r0, r3
 8002f44:	f000 f98b 	bl	800325e <RTC_ByteToBcd2>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8002f4c:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8002f4e:	68bb      	ldr	r3, [r7, #8]
 8002f50:	789b      	ldrb	r3, [r3, #2]
 8002f52:	4618      	mov	r0, r3
 8002f54:	f000 f983 	bl	800325e <RTC_ByteToBcd2>
 8002f58:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8002f5a:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8002f5e:	68bb      	ldr	r3, [r7, #8]
 8002f60:	78db      	ldrb	r3, [r3, #3]
 8002f62:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8002f64:	4313      	orrs	r3, r2
 8002f66:	617b      	str	r3, [r7, #20]
 8002f68:	e018      	b.n	8002f9c <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	689b      	ldr	r3, [r3, #8]
 8002f70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d102      	bne.n	8002f7e <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8002f78:	68bb      	ldr	r3, [r7, #8]
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8002f7e:	68bb      	ldr	r3, [r7, #8]
 8002f80:	781b      	ldrb	r3, [r3, #0]
 8002f82:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8002f84:	68bb      	ldr	r3, [r7, #8]
 8002f86:	785b      	ldrb	r3, [r3, #1]
 8002f88:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8002f8a:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8002f8c:	68ba      	ldr	r2, [r7, #8]
 8002f8e:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8002f90:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8002f92:	68bb      	ldr	r3, [r7, #8]
 8002f94:	78db      	ldrb	r3, [r3, #3]
 8002f96:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8002f98:	4313      	orrs	r3, r2
 8002f9a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	22ca      	movs	r2, #202	; 0xca
 8002fa2:	625a      	str	r2, [r3, #36]	; 0x24
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	2253      	movs	r2, #83	; 0x53
 8002faa:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8002fac:	68f8      	ldr	r0, [r7, #12]
 8002fae:	f000 f92a 	bl	8003206 <RTC_EnterInitMode>
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d00b      	beq.n	8002fd0 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	22ff      	movs	r2, #255	; 0xff
 8002fbe:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	2204      	movs	r2, #4
 8002fc4:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	2200      	movs	r2, #0
 8002fca:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8002fcc:	2301      	movs	r3, #1
 8002fce:	e047      	b.n	8003060 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	681a      	ldr	r2, [r3, #0]
 8002fd4:	697b      	ldr	r3, [r7, #20]
 8002fd6:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8002fda:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8002fde:	6013      	str	r3, [r2, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	689a      	ldr	r2, [r3, #8]
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002fee:	609a      	str	r2, [r3, #8]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	6899      	ldr	r1, [r3, #8]
 8002ff6:	68bb      	ldr	r3, [r7, #8]
 8002ff8:	68da      	ldr	r2, [r3, #12]
 8002ffa:	68bb      	ldr	r3, [r7, #8]
 8002ffc:	691b      	ldr	r3, [r3, #16]
 8002ffe:	431a      	orrs	r2, r3
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	430a      	orrs	r2, r1
 8003006:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	68da      	ldr	r2, [r3, #12]
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003016:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	689b      	ldr	r3, [r3, #8]
 800301e:	f003 0320 	and.w	r3, r3, #32
 8003022:	2b00      	cmp	r3, #0
 8003024:	d111      	bne.n	800304a <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003026:	68f8      	ldr	r0, [r7, #12]
 8003028:	f000 f8c5 	bl	80031b6 <HAL_RTC_WaitForSynchro>
 800302c:	4603      	mov	r3, r0
 800302e:	2b00      	cmp	r3, #0
 8003030:	d00b      	beq.n	800304a <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	22ff      	movs	r2, #255	; 0xff
 8003038:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	2204      	movs	r2, #4
 800303e:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	2200      	movs	r2, #0
 8003044:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8003046:	2301      	movs	r3, #1
 8003048:	e00a      	b.n	8003060 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	22ff      	movs	r2, #255	; 0xff
 8003050:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	2201      	movs	r2, #1
 8003056:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	2200      	movs	r2, #0
 800305c:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 800305e:	2300      	movs	r3, #0
  }
}
 8003060:	4618      	mov	r0, r3
 8003062:	371c      	adds	r7, #28
 8003064:	46bd      	mov	sp, r7
 8003066:	bd90      	pop	{r4, r7, pc}

08003068 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003068:	b590      	push	{r4, r7, lr}
 800306a:	b087      	sub	sp, #28
 800306c:	af00      	add	r7, sp, #0
 800306e:	60f8      	str	r0, [r7, #12]
 8003070:	60b9      	str	r1, [r7, #8]
 8003072:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8003074:	2300      	movs	r3, #0
 8003076:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	7f1b      	ldrb	r3, [r3, #28]
 800307c:	2b01      	cmp	r3, #1
 800307e:	d101      	bne.n	8003084 <HAL_RTC_SetDate+0x1c>
 8003080:	2302      	movs	r3, #2
 8003082:	e094      	b.n	80031ae <HAL_RTC_SetDate+0x146>
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	2201      	movs	r2, #1
 8003088:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	2202      	movs	r2, #2
 800308e:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d10e      	bne.n	80030b4 <HAL_RTC_SetDate+0x4c>
 8003096:	68bb      	ldr	r3, [r7, #8]
 8003098:	785b      	ldrb	r3, [r3, #1]
 800309a:	f003 0310 	and.w	r3, r3, #16
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d008      	beq.n	80030b4 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80030a2:	68bb      	ldr	r3, [r7, #8]
 80030a4:	785b      	ldrb	r3, [r3, #1]
 80030a6:	f023 0310 	bic.w	r3, r3, #16
 80030aa:	b2db      	uxtb	r3, r3
 80030ac:	330a      	adds	r3, #10
 80030ae:	b2da      	uxtb	r2, r3
 80030b0:	68bb      	ldr	r3, [r7, #8]
 80030b2:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d11c      	bne.n	80030f4 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80030ba:	68bb      	ldr	r3, [r7, #8]
 80030bc:	78db      	ldrb	r3, [r3, #3]
 80030be:	4618      	mov	r0, r3
 80030c0:	f000 f8cd 	bl	800325e <RTC_ByteToBcd2>
 80030c4:	4603      	mov	r3, r0
 80030c6:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80030c8:	68bb      	ldr	r3, [r7, #8]
 80030ca:	785b      	ldrb	r3, [r3, #1]
 80030cc:	4618      	mov	r0, r3
 80030ce:	f000 f8c6 	bl	800325e <RTC_ByteToBcd2>
 80030d2:	4603      	mov	r3, r0
 80030d4:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80030d6:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 80030d8:	68bb      	ldr	r3, [r7, #8]
 80030da:	789b      	ldrb	r3, [r3, #2]
 80030dc:	4618      	mov	r0, r3
 80030de:	f000 f8be 	bl	800325e <RTC_ByteToBcd2>
 80030e2:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80030e4:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 80030e8:	68bb      	ldr	r3, [r7, #8]
 80030ea:	781b      	ldrb	r3, [r3, #0]
 80030ec:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80030ee:	4313      	orrs	r3, r2
 80030f0:	617b      	str	r3, [r7, #20]
 80030f2:	e00e      	b.n	8003112 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80030f4:	68bb      	ldr	r3, [r7, #8]
 80030f6:	78db      	ldrb	r3, [r3, #3]
 80030f8:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 80030fa:	68bb      	ldr	r3, [r7, #8]
 80030fc:	785b      	ldrb	r3, [r3, #1]
 80030fe:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8003100:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8003102:	68ba      	ldr	r2, [r7, #8]
 8003104:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8003106:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8003108:	68bb      	ldr	r3, [r7, #8]
 800310a:	781b      	ldrb	r3, [r3, #0]
 800310c:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800310e:	4313      	orrs	r3, r2
 8003110:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	22ca      	movs	r2, #202	; 0xca
 8003118:	625a      	str	r2, [r3, #36]	; 0x24
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	2253      	movs	r2, #83	; 0x53
 8003120:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8003122:	68f8      	ldr	r0, [r7, #12]
 8003124:	f000 f86f 	bl	8003206 <RTC_EnterInitMode>
 8003128:	4603      	mov	r3, r0
 800312a:	2b00      	cmp	r3, #0
 800312c:	d00b      	beq.n	8003146 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	22ff      	movs	r2, #255	; 0xff
 8003134:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	2204      	movs	r2, #4
 800313a:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	2200      	movs	r2, #0
 8003140:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8003142:	2301      	movs	r3, #1
 8003144:	e033      	b.n	80031ae <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681a      	ldr	r2, [r3, #0]
 800314a:	697b      	ldr	r3, [r7, #20]
 800314c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003150:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003154:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	68da      	ldr	r2, [r3, #12]
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003164:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	689b      	ldr	r3, [r3, #8]
 800316c:	f003 0320 	and.w	r3, r3, #32
 8003170:	2b00      	cmp	r3, #0
 8003172:	d111      	bne.n	8003198 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003174:	68f8      	ldr	r0, [r7, #12]
 8003176:	f000 f81e 	bl	80031b6 <HAL_RTC_WaitForSynchro>
 800317a:	4603      	mov	r3, r0
 800317c:	2b00      	cmp	r3, #0
 800317e:	d00b      	beq.n	8003198 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	22ff      	movs	r2, #255	; 0xff
 8003186:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	2204      	movs	r2, #4
 800318c:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	2200      	movs	r2, #0
 8003192:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8003194:	2301      	movs	r3, #1
 8003196:	e00a      	b.n	80031ae <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	22ff      	movs	r2, #255	; 0xff
 800319e:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	2201      	movs	r2, #1
 80031a4:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	2200      	movs	r2, #0
 80031aa:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 80031ac:	2300      	movs	r3, #0
  }
}
 80031ae:	4618      	mov	r0, r3
 80031b0:	371c      	adds	r7, #28
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bd90      	pop	{r4, r7, pc}

080031b6 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 80031b6:	b580      	push	{r7, lr}
 80031b8:	b084      	sub	sp, #16
 80031ba:	af00      	add	r7, sp, #0
 80031bc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80031be:	2300      	movs	r3, #0
 80031c0:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	68da      	ldr	r2, [r3, #12]
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80031d0:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80031d2:	f7fe fe0d 	bl	8001df0 <HAL_GetTick>
 80031d6:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80031d8:	e009      	b.n	80031ee <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80031da:	f7fe fe09 	bl	8001df0 <HAL_GetTick>
 80031de:	4602      	mov	r2, r0
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	1ad3      	subs	r3, r2, r3
 80031e4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80031e8:	d901      	bls.n	80031ee <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80031ea:	2303      	movs	r3, #3
 80031ec:	e007      	b.n	80031fe <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	68db      	ldr	r3, [r3, #12]
 80031f4:	f003 0320 	and.w	r3, r3, #32
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d0ee      	beq.n	80031da <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 80031fc:	2300      	movs	r3, #0
}
 80031fe:	4618      	mov	r0, r3
 8003200:	3710      	adds	r7, #16
 8003202:	46bd      	mov	sp, r7
 8003204:	bd80      	pop	{r7, pc}

08003206 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8003206:	b580      	push	{r7, lr}
 8003208:	b084      	sub	sp, #16
 800320a:	af00      	add	r7, sp, #0
 800320c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800320e:	2300      	movs	r3, #0
 8003210:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	68db      	ldr	r3, [r3, #12]
 8003218:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800321c:	2b00      	cmp	r3, #0
 800321e:	d119      	bne.n	8003254 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f04f 32ff 	mov.w	r2, #4294967295
 8003228:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800322a:	f7fe fde1 	bl	8001df0 <HAL_GetTick>
 800322e:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003230:	e009      	b.n	8003246 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003232:	f7fe fddd 	bl	8001df0 <HAL_GetTick>
 8003236:	4602      	mov	r2, r0
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	1ad3      	subs	r3, r2, r3
 800323c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003240:	d901      	bls.n	8003246 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8003242:	2303      	movs	r3, #3
 8003244:	e007      	b.n	8003256 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	68db      	ldr	r3, [r3, #12]
 800324c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003250:	2b00      	cmp	r3, #0
 8003252:	d0ee      	beq.n	8003232 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8003254:	2300      	movs	r3, #0
}
 8003256:	4618      	mov	r0, r3
 8003258:	3710      	adds	r7, #16
 800325a:	46bd      	mov	sp, r7
 800325c:	bd80      	pop	{r7, pc}

0800325e <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800325e:	b480      	push	{r7}
 8003260:	b085      	sub	sp, #20
 8003262:	af00      	add	r7, sp, #0
 8003264:	4603      	mov	r3, r0
 8003266:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8003268:	2300      	movs	r3, #0
 800326a:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 800326c:	e005      	b.n	800327a <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	3301      	adds	r3, #1
 8003272:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8003274:	79fb      	ldrb	r3, [r7, #7]
 8003276:	3b0a      	subs	r3, #10
 8003278:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 800327a:	79fb      	ldrb	r3, [r7, #7]
 800327c:	2b09      	cmp	r3, #9
 800327e:	d8f6      	bhi.n	800326e <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	b2db      	uxtb	r3, r3
 8003284:	011b      	lsls	r3, r3, #4
 8003286:	b2da      	uxtb	r2, r3
 8003288:	79fb      	ldrb	r3, [r7, #7]
 800328a:	4313      	orrs	r3, r2
 800328c:	b2db      	uxtb	r3, r3
}
 800328e:	4618      	mov	r0, r3
 8003290:	3714      	adds	r7, #20
 8003292:	46bd      	mov	sp, r7
 8003294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003298:	4770      	bx	lr

0800329a <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800329a:	b580      	push	{r7, lr}
 800329c:	b082      	sub	sp, #8
 800329e:	af00      	add	r7, sp, #0
 80032a0:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d101      	bne.n	80032ac <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80032a8:	2301      	movs	r3, #1
 80032aa:	e07b      	b.n	80033a4 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d108      	bne.n	80032c6 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	685b      	ldr	r3, [r3, #4]
 80032b8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80032bc:	d009      	beq.n	80032d2 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2200      	movs	r2, #0
 80032c2:	61da      	str	r2, [r3, #28]
 80032c4:	e005      	b.n	80032d2 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2200      	movs	r2, #0
 80032ca:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2200      	movs	r2, #0
 80032d0:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	2200      	movs	r2, #0
 80032d6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80032de:	b2db      	uxtb	r3, r3
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d106      	bne.n	80032f2 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2200      	movs	r2, #0
 80032e8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80032ec:	6878      	ldr	r0, [r7, #4]
 80032ee:	f7fe fb83 	bl	80019f8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	2202      	movs	r2, #2
 80032f6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	681a      	ldr	r2, [r3, #0]
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003308:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	685b      	ldr	r3, [r3, #4]
 800330e:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	689b      	ldr	r3, [r3, #8]
 8003316:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800331a:	431a      	orrs	r2, r3
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	68db      	ldr	r3, [r3, #12]
 8003320:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003324:	431a      	orrs	r2, r3
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	691b      	ldr	r3, [r3, #16]
 800332a:	f003 0302 	and.w	r3, r3, #2
 800332e:	431a      	orrs	r2, r3
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	695b      	ldr	r3, [r3, #20]
 8003334:	f003 0301 	and.w	r3, r3, #1
 8003338:	431a      	orrs	r2, r3
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	699b      	ldr	r3, [r3, #24]
 800333e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003342:	431a      	orrs	r2, r3
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	69db      	ldr	r3, [r3, #28]
 8003348:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800334c:	431a      	orrs	r2, r3
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6a1b      	ldr	r3, [r3, #32]
 8003352:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003356:	ea42 0103 	orr.w	r1, r2, r3
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800335e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	430a      	orrs	r2, r1
 8003368:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	699b      	ldr	r3, [r3, #24]
 800336e:	0c1b      	lsrs	r3, r3, #16
 8003370:	f003 0104 	and.w	r1, r3, #4
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003378:	f003 0210 	and.w	r2, r3, #16
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	430a      	orrs	r2, r1
 8003382:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	69da      	ldr	r2, [r3, #28]
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003392:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2200      	movs	r2, #0
 8003398:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2201      	movs	r2, #1
 800339e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80033a2:	2300      	movs	r3, #0
}
 80033a4:	4618      	mov	r0, r3
 80033a6:	3708      	adds	r7, #8
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bd80      	pop	{r7, pc}

080033ac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b082      	sub	sp, #8
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d101      	bne.n	80033be <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80033ba:	2301      	movs	r3, #1
 80033bc:	e041      	b.n	8003442 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033c4:	b2db      	uxtb	r3, r3
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d106      	bne.n	80033d8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2200      	movs	r2, #0
 80033ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80033d2:	6878      	ldr	r0, [r7, #4]
 80033d4:	f7fe fb58 	bl	8001a88 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	2202      	movs	r2, #2
 80033dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681a      	ldr	r2, [r3, #0]
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	3304      	adds	r3, #4
 80033e8:	4619      	mov	r1, r3
 80033ea:	4610      	mov	r0, r2
 80033ec:	f000 f82e 	bl	800344c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2201      	movs	r2, #1
 80033f4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2201      	movs	r2, #1
 80033fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2201      	movs	r2, #1
 8003404:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2201      	movs	r2, #1
 800340c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2201      	movs	r2, #1
 8003414:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2201      	movs	r2, #1
 800341c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2201      	movs	r2, #1
 8003424:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2201      	movs	r2, #1
 800342c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2201      	movs	r2, #1
 8003434:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2201      	movs	r2, #1
 800343c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003440:	2300      	movs	r3, #0
}
 8003442:	4618      	mov	r0, r3
 8003444:	3708      	adds	r7, #8
 8003446:	46bd      	mov	sp, r7
 8003448:	bd80      	pop	{r7, pc}
	...

0800344c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800344c:	b480      	push	{r7}
 800344e:	b085      	sub	sp, #20
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
 8003454:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	4a40      	ldr	r2, [pc, #256]	; (8003560 <TIM_Base_SetConfig+0x114>)
 8003460:	4293      	cmp	r3, r2
 8003462:	d013      	beq.n	800348c <TIM_Base_SetConfig+0x40>
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800346a:	d00f      	beq.n	800348c <TIM_Base_SetConfig+0x40>
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	4a3d      	ldr	r2, [pc, #244]	; (8003564 <TIM_Base_SetConfig+0x118>)
 8003470:	4293      	cmp	r3, r2
 8003472:	d00b      	beq.n	800348c <TIM_Base_SetConfig+0x40>
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	4a3c      	ldr	r2, [pc, #240]	; (8003568 <TIM_Base_SetConfig+0x11c>)
 8003478:	4293      	cmp	r3, r2
 800347a:	d007      	beq.n	800348c <TIM_Base_SetConfig+0x40>
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	4a3b      	ldr	r2, [pc, #236]	; (800356c <TIM_Base_SetConfig+0x120>)
 8003480:	4293      	cmp	r3, r2
 8003482:	d003      	beq.n	800348c <TIM_Base_SetConfig+0x40>
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	4a3a      	ldr	r2, [pc, #232]	; (8003570 <TIM_Base_SetConfig+0x124>)
 8003488:	4293      	cmp	r3, r2
 800348a:	d108      	bne.n	800349e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003492:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	68fa      	ldr	r2, [r7, #12]
 800349a:	4313      	orrs	r3, r2
 800349c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	4a2f      	ldr	r2, [pc, #188]	; (8003560 <TIM_Base_SetConfig+0x114>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d02b      	beq.n	80034fe <TIM_Base_SetConfig+0xb2>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034ac:	d027      	beq.n	80034fe <TIM_Base_SetConfig+0xb2>
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	4a2c      	ldr	r2, [pc, #176]	; (8003564 <TIM_Base_SetConfig+0x118>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d023      	beq.n	80034fe <TIM_Base_SetConfig+0xb2>
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	4a2b      	ldr	r2, [pc, #172]	; (8003568 <TIM_Base_SetConfig+0x11c>)
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d01f      	beq.n	80034fe <TIM_Base_SetConfig+0xb2>
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	4a2a      	ldr	r2, [pc, #168]	; (800356c <TIM_Base_SetConfig+0x120>)
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d01b      	beq.n	80034fe <TIM_Base_SetConfig+0xb2>
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	4a29      	ldr	r2, [pc, #164]	; (8003570 <TIM_Base_SetConfig+0x124>)
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d017      	beq.n	80034fe <TIM_Base_SetConfig+0xb2>
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	4a28      	ldr	r2, [pc, #160]	; (8003574 <TIM_Base_SetConfig+0x128>)
 80034d2:	4293      	cmp	r3, r2
 80034d4:	d013      	beq.n	80034fe <TIM_Base_SetConfig+0xb2>
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	4a27      	ldr	r2, [pc, #156]	; (8003578 <TIM_Base_SetConfig+0x12c>)
 80034da:	4293      	cmp	r3, r2
 80034dc:	d00f      	beq.n	80034fe <TIM_Base_SetConfig+0xb2>
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	4a26      	ldr	r2, [pc, #152]	; (800357c <TIM_Base_SetConfig+0x130>)
 80034e2:	4293      	cmp	r3, r2
 80034e4:	d00b      	beq.n	80034fe <TIM_Base_SetConfig+0xb2>
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	4a25      	ldr	r2, [pc, #148]	; (8003580 <TIM_Base_SetConfig+0x134>)
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d007      	beq.n	80034fe <TIM_Base_SetConfig+0xb2>
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	4a24      	ldr	r2, [pc, #144]	; (8003584 <TIM_Base_SetConfig+0x138>)
 80034f2:	4293      	cmp	r3, r2
 80034f4:	d003      	beq.n	80034fe <TIM_Base_SetConfig+0xb2>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	4a23      	ldr	r2, [pc, #140]	; (8003588 <TIM_Base_SetConfig+0x13c>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d108      	bne.n	8003510 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003504:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003506:	683b      	ldr	r3, [r7, #0]
 8003508:	68db      	ldr	r3, [r3, #12]
 800350a:	68fa      	ldr	r2, [r7, #12]
 800350c:	4313      	orrs	r3, r2
 800350e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003516:	683b      	ldr	r3, [r7, #0]
 8003518:	695b      	ldr	r3, [r3, #20]
 800351a:	4313      	orrs	r3, r2
 800351c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	68fa      	ldr	r2, [r7, #12]
 8003522:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	689a      	ldr	r2, [r3, #8]
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	681a      	ldr	r2, [r3, #0]
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	4a0a      	ldr	r2, [pc, #40]	; (8003560 <TIM_Base_SetConfig+0x114>)
 8003538:	4293      	cmp	r3, r2
 800353a:	d003      	beq.n	8003544 <TIM_Base_SetConfig+0xf8>
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	4a0c      	ldr	r2, [pc, #48]	; (8003570 <TIM_Base_SetConfig+0x124>)
 8003540:	4293      	cmp	r3, r2
 8003542:	d103      	bne.n	800354c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003544:	683b      	ldr	r3, [r7, #0]
 8003546:	691a      	ldr	r2, [r3, #16]
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2201      	movs	r2, #1
 8003550:	615a      	str	r2, [r3, #20]
}
 8003552:	bf00      	nop
 8003554:	3714      	adds	r7, #20
 8003556:	46bd      	mov	sp, r7
 8003558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355c:	4770      	bx	lr
 800355e:	bf00      	nop
 8003560:	40010000 	.word	0x40010000
 8003564:	40000400 	.word	0x40000400
 8003568:	40000800 	.word	0x40000800
 800356c:	40000c00 	.word	0x40000c00
 8003570:	40010400 	.word	0x40010400
 8003574:	40014000 	.word	0x40014000
 8003578:	40014400 	.word	0x40014400
 800357c:	40014800 	.word	0x40014800
 8003580:	40001800 	.word	0x40001800
 8003584:	40001c00 	.word	0x40001c00
 8003588:	40002000 	.word	0x40002000

0800358c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800358c:	b480      	push	{r7}
 800358e:	b085      	sub	sp, #20
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
 8003594:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800359c:	2b01      	cmp	r3, #1
 800359e:	d101      	bne.n	80035a4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80035a0:	2302      	movs	r3, #2
 80035a2:	e05a      	b.n	800365a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2201      	movs	r2, #1
 80035a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2202      	movs	r2, #2
 80035b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	689b      	ldr	r3, [r3, #8]
 80035c2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80035ca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	68fa      	ldr	r2, [r7, #12]
 80035d2:	4313      	orrs	r3, r2
 80035d4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	68fa      	ldr	r2, [r7, #12]
 80035dc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	4a21      	ldr	r2, [pc, #132]	; (8003668 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80035e4:	4293      	cmp	r3, r2
 80035e6:	d022      	beq.n	800362e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035f0:	d01d      	beq.n	800362e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	4a1d      	ldr	r2, [pc, #116]	; (800366c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80035f8:	4293      	cmp	r3, r2
 80035fa:	d018      	beq.n	800362e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4a1b      	ldr	r2, [pc, #108]	; (8003670 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d013      	beq.n	800362e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	4a1a      	ldr	r2, [pc, #104]	; (8003674 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800360c:	4293      	cmp	r3, r2
 800360e:	d00e      	beq.n	800362e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4a18      	ldr	r2, [pc, #96]	; (8003678 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003616:	4293      	cmp	r3, r2
 8003618:	d009      	beq.n	800362e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	4a17      	ldr	r2, [pc, #92]	; (800367c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003620:	4293      	cmp	r3, r2
 8003622:	d004      	beq.n	800362e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	4a15      	ldr	r2, [pc, #84]	; (8003680 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800362a:	4293      	cmp	r3, r2
 800362c:	d10c      	bne.n	8003648 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800362e:	68bb      	ldr	r3, [r7, #8]
 8003630:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003634:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	685b      	ldr	r3, [r3, #4]
 800363a:	68ba      	ldr	r2, [r7, #8]
 800363c:	4313      	orrs	r3, r2
 800363e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	68ba      	ldr	r2, [r7, #8]
 8003646:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2201      	movs	r2, #1
 800364c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2200      	movs	r2, #0
 8003654:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003658:	2300      	movs	r3, #0
}
 800365a:	4618      	mov	r0, r3
 800365c:	3714      	adds	r7, #20
 800365e:	46bd      	mov	sp, r7
 8003660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003664:	4770      	bx	lr
 8003666:	bf00      	nop
 8003668:	40010000 	.word	0x40010000
 800366c:	40000400 	.word	0x40000400
 8003670:	40000800 	.word	0x40000800
 8003674:	40000c00 	.word	0x40000c00
 8003678:	40010400 	.word	0x40010400
 800367c:	40014000 	.word	0x40014000
 8003680:	40001800 	.word	0x40001800

08003684 <__errno>:
 8003684:	4b01      	ldr	r3, [pc, #4]	; (800368c <__errno+0x8>)
 8003686:	6818      	ldr	r0, [r3, #0]
 8003688:	4770      	bx	lr
 800368a:	bf00      	nop
 800368c:	20000020 	.word	0x20000020

08003690 <__libc_init_array>:
 8003690:	b570      	push	{r4, r5, r6, lr}
 8003692:	4d0d      	ldr	r5, [pc, #52]	; (80036c8 <__libc_init_array+0x38>)
 8003694:	4c0d      	ldr	r4, [pc, #52]	; (80036cc <__libc_init_array+0x3c>)
 8003696:	1b64      	subs	r4, r4, r5
 8003698:	10a4      	asrs	r4, r4, #2
 800369a:	2600      	movs	r6, #0
 800369c:	42a6      	cmp	r6, r4
 800369e:	d109      	bne.n	80036b4 <__libc_init_array+0x24>
 80036a0:	4d0b      	ldr	r5, [pc, #44]	; (80036d0 <__libc_init_array+0x40>)
 80036a2:	4c0c      	ldr	r4, [pc, #48]	; (80036d4 <__libc_init_array+0x44>)
 80036a4:	f004 fc44 	bl	8007f30 <_init>
 80036a8:	1b64      	subs	r4, r4, r5
 80036aa:	10a4      	asrs	r4, r4, #2
 80036ac:	2600      	movs	r6, #0
 80036ae:	42a6      	cmp	r6, r4
 80036b0:	d105      	bne.n	80036be <__libc_init_array+0x2e>
 80036b2:	bd70      	pop	{r4, r5, r6, pc}
 80036b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80036b8:	4798      	blx	r3
 80036ba:	3601      	adds	r6, #1
 80036bc:	e7ee      	b.n	800369c <__libc_init_array+0xc>
 80036be:	f855 3b04 	ldr.w	r3, [r5], #4
 80036c2:	4798      	blx	r3
 80036c4:	3601      	adds	r6, #1
 80036c6:	e7f2      	b.n	80036ae <__libc_init_array+0x1e>
 80036c8:	08008b84 	.word	0x08008b84
 80036cc:	08008b84 	.word	0x08008b84
 80036d0:	08008b84 	.word	0x08008b84
 80036d4:	08008b88 	.word	0x08008b88

080036d8 <memset>:
 80036d8:	4402      	add	r2, r0
 80036da:	4603      	mov	r3, r0
 80036dc:	4293      	cmp	r3, r2
 80036de:	d100      	bne.n	80036e2 <memset+0xa>
 80036e0:	4770      	bx	lr
 80036e2:	f803 1b01 	strb.w	r1, [r3], #1
 80036e6:	e7f9      	b.n	80036dc <memset+0x4>

080036e8 <__cvt>:
 80036e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80036ec:	ec55 4b10 	vmov	r4, r5, d0
 80036f0:	2d00      	cmp	r5, #0
 80036f2:	460e      	mov	r6, r1
 80036f4:	4619      	mov	r1, r3
 80036f6:	462b      	mov	r3, r5
 80036f8:	bfbb      	ittet	lt
 80036fa:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80036fe:	461d      	movlt	r5, r3
 8003700:	2300      	movge	r3, #0
 8003702:	232d      	movlt	r3, #45	; 0x2d
 8003704:	700b      	strb	r3, [r1, #0]
 8003706:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003708:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800370c:	4691      	mov	r9, r2
 800370e:	f023 0820 	bic.w	r8, r3, #32
 8003712:	bfbc      	itt	lt
 8003714:	4622      	movlt	r2, r4
 8003716:	4614      	movlt	r4, r2
 8003718:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800371c:	d005      	beq.n	800372a <__cvt+0x42>
 800371e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8003722:	d100      	bne.n	8003726 <__cvt+0x3e>
 8003724:	3601      	adds	r6, #1
 8003726:	2102      	movs	r1, #2
 8003728:	e000      	b.n	800372c <__cvt+0x44>
 800372a:	2103      	movs	r1, #3
 800372c:	ab03      	add	r3, sp, #12
 800372e:	9301      	str	r3, [sp, #4]
 8003730:	ab02      	add	r3, sp, #8
 8003732:	9300      	str	r3, [sp, #0]
 8003734:	ec45 4b10 	vmov	d0, r4, r5
 8003738:	4653      	mov	r3, sl
 800373a:	4632      	mov	r2, r6
 800373c:	f001 fdb4 	bl	80052a8 <_dtoa_r>
 8003740:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003744:	4607      	mov	r7, r0
 8003746:	d102      	bne.n	800374e <__cvt+0x66>
 8003748:	f019 0f01 	tst.w	r9, #1
 800374c:	d022      	beq.n	8003794 <__cvt+0xac>
 800374e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003752:	eb07 0906 	add.w	r9, r7, r6
 8003756:	d110      	bne.n	800377a <__cvt+0x92>
 8003758:	783b      	ldrb	r3, [r7, #0]
 800375a:	2b30      	cmp	r3, #48	; 0x30
 800375c:	d10a      	bne.n	8003774 <__cvt+0x8c>
 800375e:	2200      	movs	r2, #0
 8003760:	2300      	movs	r3, #0
 8003762:	4620      	mov	r0, r4
 8003764:	4629      	mov	r1, r5
 8003766:	f7fd f9af 	bl	8000ac8 <__aeabi_dcmpeq>
 800376a:	b918      	cbnz	r0, 8003774 <__cvt+0x8c>
 800376c:	f1c6 0601 	rsb	r6, r6, #1
 8003770:	f8ca 6000 	str.w	r6, [sl]
 8003774:	f8da 3000 	ldr.w	r3, [sl]
 8003778:	4499      	add	r9, r3
 800377a:	2200      	movs	r2, #0
 800377c:	2300      	movs	r3, #0
 800377e:	4620      	mov	r0, r4
 8003780:	4629      	mov	r1, r5
 8003782:	f7fd f9a1 	bl	8000ac8 <__aeabi_dcmpeq>
 8003786:	b108      	cbz	r0, 800378c <__cvt+0xa4>
 8003788:	f8cd 900c 	str.w	r9, [sp, #12]
 800378c:	2230      	movs	r2, #48	; 0x30
 800378e:	9b03      	ldr	r3, [sp, #12]
 8003790:	454b      	cmp	r3, r9
 8003792:	d307      	bcc.n	80037a4 <__cvt+0xbc>
 8003794:	9b03      	ldr	r3, [sp, #12]
 8003796:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003798:	1bdb      	subs	r3, r3, r7
 800379a:	4638      	mov	r0, r7
 800379c:	6013      	str	r3, [r2, #0]
 800379e:	b004      	add	sp, #16
 80037a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80037a4:	1c59      	adds	r1, r3, #1
 80037a6:	9103      	str	r1, [sp, #12]
 80037a8:	701a      	strb	r2, [r3, #0]
 80037aa:	e7f0      	b.n	800378e <__cvt+0xa6>

080037ac <__exponent>:
 80037ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80037ae:	4603      	mov	r3, r0
 80037b0:	2900      	cmp	r1, #0
 80037b2:	bfb8      	it	lt
 80037b4:	4249      	neglt	r1, r1
 80037b6:	f803 2b02 	strb.w	r2, [r3], #2
 80037ba:	bfb4      	ite	lt
 80037bc:	222d      	movlt	r2, #45	; 0x2d
 80037be:	222b      	movge	r2, #43	; 0x2b
 80037c0:	2909      	cmp	r1, #9
 80037c2:	7042      	strb	r2, [r0, #1]
 80037c4:	dd2a      	ble.n	800381c <__exponent+0x70>
 80037c6:	f10d 0407 	add.w	r4, sp, #7
 80037ca:	46a4      	mov	ip, r4
 80037cc:	270a      	movs	r7, #10
 80037ce:	46a6      	mov	lr, r4
 80037d0:	460a      	mov	r2, r1
 80037d2:	fb91 f6f7 	sdiv	r6, r1, r7
 80037d6:	fb07 1516 	mls	r5, r7, r6, r1
 80037da:	3530      	adds	r5, #48	; 0x30
 80037dc:	2a63      	cmp	r2, #99	; 0x63
 80037de:	f104 34ff 	add.w	r4, r4, #4294967295
 80037e2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80037e6:	4631      	mov	r1, r6
 80037e8:	dcf1      	bgt.n	80037ce <__exponent+0x22>
 80037ea:	3130      	adds	r1, #48	; 0x30
 80037ec:	f1ae 0502 	sub.w	r5, lr, #2
 80037f0:	f804 1c01 	strb.w	r1, [r4, #-1]
 80037f4:	1c44      	adds	r4, r0, #1
 80037f6:	4629      	mov	r1, r5
 80037f8:	4561      	cmp	r1, ip
 80037fa:	d30a      	bcc.n	8003812 <__exponent+0x66>
 80037fc:	f10d 0209 	add.w	r2, sp, #9
 8003800:	eba2 020e 	sub.w	r2, r2, lr
 8003804:	4565      	cmp	r5, ip
 8003806:	bf88      	it	hi
 8003808:	2200      	movhi	r2, #0
 800380a:	4413      	add	r3, r2
 800380c:	1a18      	subs	r0, r3, r0
 800380e:	b003      	add	sp, #12
 8003810:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003812:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003816:	f804 2f01 	strb.w	r2, [r4, #1]!
 800381a:	e7ed      	b.n	80037f8 <__exponent+0x4c>
 800381c:	2330      	movs	r3, #48	; 0x30
 800381e:	3130      	adds	r1, #48	; 0x30
 8003820:	7083      	strb	r3, [r0, #2]
 8003822:	70c1      	strb	r1, [r0, #3]
 8003824:	1d03      	adds	r3, r0, #4
 8003826:	e7f1      	b.n	800380c <__exponent+0x60>

08003828 <_printf_float>:
 8003828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800382c:	ed2d 8b02 	vpush	{d8}
 8003830:	b08d      	sub	sp, #52	; 0x34
 8003832:	460c      	mov	r4, r1
 8003834:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8003838:	4616      	mov	r6, r2
 800383a:	461f      	mov	r7, r3
 800383c:	4605      	mov	r5, r0
 800383e:	f002 fe8f 	bl	8006560 <_localeconv_r>
 8003842:	f8d0 a000 	ldr.w	sl, [r0]
 8003846:	4650      	mov	r0, sl
 8003848:	f7fc fcc2 	bl	80001d0 <strlen>
 800384c:	2300      	movs	r3, #0
 800384e:	930a      	str	r3, [sp, #40]	; 0x28
 8003850:	6823      	ldr	r3, [r4, #0]
 8003852:	9305      	str	r3, [sp, #20]
 8003854:	f8d8 3000 	ldr.w	r3, [r8]
 8003858:	f894 b018 	ldrb.w	fp, [r4, #24]
 800385c:	3307      	adds	r3, #7
 800385e:	f023 0307 	bic.w	r3, r3, #7
 8003862:	f103 0208 	add.w	r2, r3, #8
 8003866:	f8c8 2000 	str.w	r2, [r8]
 800386a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800386e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003872:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8003876:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800387a:	9307      	str	r3, [sp, #28]
 800387c:	f8cd 8018 	str.w	r8, [sp, #24]
 8003880:	ee08 0a10 	vmov	s16, r0
 8003884:	4b9f      	ldr	r3, [pc, #636]	; (8003b04 <_printf_float+0x2dc>)
 8003886:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800388a:	f04f 32ff 	mov.w	r2, #4294967295
 800388e:	f7fd f94d 	bl	8000b2c <__aeabi_dcmpun>
 8003892:	bb88      	cbnz	r0, 80038f8 <_printf_float+0xd0>
 8003894:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003898:	4b9a      	ldr	r3, [pc, #616]	; (8003b04 <_printf_float+0x2dc>)
 800389a:	f04f 32ff 	mov.w	r2, #4294967295
 800389e:	f7fd f927 	bl	8000af0 <__aeabi_dcmple>
 80038a2:	bb48      	cbnz	r0, 80038f8 <_printf_float+0xd0>
 80038a4:	2200      	movs	r2, #0
 80038a6:	2300      	movs	r3, #0
 80038a8:	4640      	mov	r0, r8
 80038aa:	4649      	mov	r1, r9
 80038ac:	f7fd f916 	bl	8000adc <__aeabi_dcmplt>
 80038b0:	b110      	cbz	r0, 80038b8 <_printf_float+0x90>
 80038b2:	232d      	movs	r3, #45	; 0x2d
 80038b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80038b8:	4b93      	ldr	r3, [pc, #588]	; (8003b08 <_printf_float+0x2e0>)
 80038ba:	4894      	ldr	r0, [pc, #592]	; (8003b0c <_printf_float+0x2e4>)
 80038bc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80038c0:	bf94      	ite	ls
 80038c2:	4698      	movls	r8, r3
 80038c4:	4680      	movhi	r8, r0
 80038c6:	2303      	movs	r3, #3
 80038c8:	6123      	str	r3, [r4, #16]
 80038ca:	9b05      	ldr	r3, [sp, #20]
 80038cc:	f023 0204 	bic.w	r2, r3, #4
 80038d0:	6022      	str	r2, [r4, #0]
 80038d2:	f04f 0900 	mov.w	r9, #0
 80038d6:	9700      	str	r7, [sp, #0]
 80038d8:	4633      	mov	r3, r6
 80038da:	aa0b      	add	r2, sp, #44	; 0x2c
 80038dc:	4621      	mov	r1, r4
 80038de:	4628      	mov	r0, r5
 80038e0:	f000 f9d8 	bl	8003c94 <_printf_common>
 80038e4:	3001      	adds	r0, #1
 80038e6:	f040 8090 	bne.w	8003a0a <_printf_float+0x1e2>
 80038ea:	f04f 30ff 	mov.w	r0, #4294967295
 80038ee:	b00d      	add	sp, #52	; 0x34
 80038f0:	ecbd 8b02 	vpop	{d8}
 80038f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80038f8:	4642      	mov	r2, r8
 80038fa:	464b      	mov	r3, r9
 80038fc:	4640      	mov	r0, r8
 80038fe:	4649      	mov	r1, r9
 8003900:	f7fd f914 	bl	8000b2c <__aeabi_dcmpun>
 8003904:	b140      	cbz	r0, 8003918 <_printf_float+0xf0>
 8003906:	464b      	mov	r3, r9
 8003908:	2b00      	cmp	r3, #0
 800390a:	bfbc      	itt	lt
 800390c:	232d      	movlt	r3, #45	; 0x2d
 800390e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8003912:	487f      	ldr	r0, [pc, #508]	; (8003b10 <_printf_float+0x2e8>)
 8003914:	4b7f      	ldr	r3, [pc, #508]	; (8003b14 <_printf_float+0x2ec>)
 8003916:	e7d1      	b.n	80038bc <_printf_float+0x94>
 8003918:	6863      	ldr	r3, [r4, #4]
 800391a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800391e:	9206      	str	r2, [sp, #24]
 8003920:	1c5a      	adds	r2, r3, #1
 8003922:	d13f      	bne.n	80039a4 <_printf_float+0x17c>
 8003924:	2306      	movs	r3, #6
 8003926:	6063      	str	r3, [r4, #4]
 8003928:	9b05      	ldr	r3, [sp, #20]
 800392a:	6861      	ldr	r1, [r4, #4]
 800392c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8003930:	2300      	movs	r3, #0
 8003932:	9303      	str	r3, [sp, #12]
 8003934:	ab0a      	add	r3, sp, #40	; 0x28
 8003936:	e9cd b301 	strd	fp, r3, [sp, #4]
 800393a:	ab09      	add	r3, sp, #36	; 0x24
 800393c:	ec49 8b10 	vmov	d0, r8, r9
 8003940:	9300      	str	r3, [sp, #0]
 8003942:	6022      	str	r2, [r4, #0]
 8003944:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8003948:	4628      	mov	r0, r5
 800394a:	f7ff fecd 	bl	80036e8 <__cvt>
 800394e:	9b06      	ldr	r3, [sp, #24]
 8003950:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003952:	2b47      	cmp	r3, #71	; 0x47
 8003954:	4680      	mov	r8, r0
 8003956:	d108      	bne.n	800396a <_printf_float+0x142>
 8003958:	1cc8      	adds	r0, r1, #3
 800395a:	db02      	blt.n	8003962 <_printf_float+0x13a>
 800395c:	6863      	ldr	r3, [r4, #4]
 800395e:	4299      	cmp	r1, r3
 8003960:	dd41      	ble.n	80039e6 <_printf_float+0x1be>
 8003962:	f1ab 0b02 	sub.w	fp, fp, #2
 8003966:	fa5f fb8b 	uxtb.w	fp, fp
 800396a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800396e:	d820      	bhi.n	80039b2 <_printf_float+0x18a>
 8003970:	3901      	subs	r1, #1
 8003972:	465a      	mov	r2, fp
 8003974:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003978:	9109      	str	r1, [sp, #36]	; 0x24
 800397a:	f7ff ff17 	bl	80037ac <__exponent>
 800397e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003980:	1813      	adds	r3, r2, r0
 8003982:	2a01      	cmp	r2, #1
 8003984:	4681      	mov	r9, r0
 8003986:	6123      	str	r3, [r4, #16]
 8003988:	dc02      	bgt.n	8003990 <_printf_float+0x168>
 800398a:	6822      	ldr	r2, [r4, #0]
 800398c:	07d2      	lsls	r2, r2, #31
 800398e:	d501      	bpl.n	8003994 <_printf_float+0x16c>
 8003990:	3301      	adds	r3, #1
 8003992:	6123      	str	r3, [r4, #16]
 8003994:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8003998:	2b00      	cmp	r3, #0
 800399a:	d09c      	beq.n	80038d6 <_printf_float+0xae>
 800399c:	232d      	movs	r3, #45	; 0x2d
 800399e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80039a2:	e798      	b.n	80038d6 <_printf_float+0xae>
 80039a4:	9a06      	ldr	r2, [sp, #24]
 80039a6:	2a47      	cmp	r2, #71	; 0x47
 80039a8:	d1be      	bne.n	8003928 <_printf_float+0x100>
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d1bc      	bne.n	8003928 <_printf_float+0x100>
 80039ae:	2301      	movs	r3, #1
 80039b0:	e7b9      	b.n	8003926 <_printf_float+0xfe>
 80039b2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80039b6:	d118      	bne.n	80039ea <_printf_float+0x1c2>
 80039b8:	2900      	cmp	r1, #0
 80039ba:	6863      	ldr	r3, [r4, #4]
 80039bc:	dd0b      	ble.n	80039d6 <_printf_float+0x1ae>
 80039be:	6121      	str	r1, [r4, #16]
 80039c0:	b913      	cbnz	r3, 80039c8 <_printf_float+0x1a0>
 80039c2:	6822      	ldr	r2, [r4, #0]
 80039c4:	07d0      	lsls	r0, r2, #31
 80039c6:	d502      	bpl.n	80039ce <_printf_float+0x1a6>
 80039c8:	3301      	adds	r3, #1
 80039ca:	440b      	add	r3, r1
 80039cc:	6123      	str	r3, [r4, #16]
 80039ce:	65a1      	str	r1, [r4, #88]	; 0x58
 80039d0:	f04f 0900 	mov.w	r9, #0
 80039d4:	e7de      	b.n	8003994 <_printf_float+0x16c>
 80039d6:	b913      	cbnz	r3, 80039de <_printf_float+0x1b6>
 80039d8:	6822      	ldr	r2, [r4, #0]
 80039da:	07d2      	lsls	r2, r2, #31
 80039dc:	d501      	bpl.n	80039e2 <_printf_float+0x1ba>
 80039de:	3302      	adds	r3, #2
 80039e0:	e7f4      	b.n	80039cc <_printf_float+0x1a4>
 80039e2:	2301      	movs	r3, #1
 80039e4:	e7f2      	b.n	80039cc <_printf_float+0x1a4>
 80039e6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80039ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80039ec:	4299      	cmp	r1, r3
 80039ee:	db05      	blt.n	80039fc <_printf_float+0x1d4>
 80039f0:	6823      	ldr	r3, [r4, #0]
 80039f2:	6121      	str	r1, [r4, #16]
 80039f4:	07d8      	lsls	r0, r3, #31
 80039f6:	d5ea      	bpl.n	80039ce <_printf_float+0x1a6>
 80039f8:	1c4b      	adds	r3, r1, #1
 80039fa:	e7e7      	b.n	80039cc <_printf_float+0x1a4>
 80039fc:	2900      	cmp	r1, #0
 80039fe:	bfd4      	ite	le
 8003a00:	f1c1 0202 	rsble	r2, r1, #2
 8003a04:	2201      	movgt	r2, #1
 8003a06:	4413      	add	r3, r2
 8003a08:	e7e0      	b.n	80039cc <_printf_float+0x1a4>
 8003a0a:	6823      	ldr	r3, [r4, #0]
 8003a0c:	055a      	lsls	r2, r3, #21
 8003a0e:	d407      	bmi.n	8003a20 <_printf_float+0x1f8>
 8003a10:	6923      	ldr	r3, [r4, #16]
 8003a12:	4642      	mov	r2, r8
 8003a14:	4631      	mov	r1, r6
 8003a16:	4628      	mov	r0, r5
 8003a18:	47b8      	blx	r7
 8003a1a:	3001      	adds	r0, #1
 8003a1c:	d12c      	bne.n	8003a78 <_printf_float+0x250>
 8003a1e:	e764      	b.n	80038ea <_printf_float+0xc2>
 8003a20:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8003a24:	f240 80e0 	bls.w	8003be8 <_printf_float+0x3c0>
 8003a28:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	2300      	movs	r3, #0
 8003a30:	f7fd f84a 	bl	8000ac8 <__aeabi_dcmpeq>
 8003a34:	2800      	cmp	r0, #0
 8003a36:	d034      	beq.n	8003aa2 <_printf_float+0x27a>
 8003a38:	4a37      	ldr	r2, [pc, #220]	; (8003b18 <_printf_float+0x2f0>)
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	4631      	mov	r1, r6
 8003a3e:	4628      	mov	r0, r5
 8003a40:	47b8      	blx	r7
 8003a42:	3001      	adds	r0, #1
 8003a44:	f43f af51 	beq.w	80038ea <_printf_float+0xc2>
 8003a48:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003a4c:	429a      	cmp	r2, r3
 8003a4e:	db02      	blt.n	8003a56 <_printf_float+0x22e>
 8003a50:	6823      	ldr	r3, [r4, #0]
 8003a52:	07d8      	lsls	r0, r3, #31
 8003a54:	d510      	bpl.n	8003a78 <_printf_float+0x250>
 8003a56:	ee18 3a10 	vmov	r3, s16
 8003a5a:	4652      	mov	r2, sl
 8003a5c:	4631      	mov	r1, r6
 8003a5e:	4628      	mov	r0, r5
 8003a60:	47b8      	blx	r7
 8003a62:	3001      	adds	r0, #1
 8003a64:	f43f af41 	beq.w	80038ea <_printf_float+0xc2>
 8003a68:	f04f 0800 	mov.w	r8, #0
 8003a6c:	f104 091a 	add.w	r9, r4, #26
 8003a70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003a72:	3b01      	subs	r3, #1
 8003a74:	4543      	cmp	r3, r8
 8003a76:	dc09      	bgt.n	8003a8c <_printf_float+0x264>
 8003a78:	6823      	ldr	r3, [r4, #0]
 8003a7a:	079b      	lsls	r3, r3, #30
 8003a7c:	f100 8105 	bmi.w	8003c8a <_printf_float+0x462>
 8003a80:	68e0      	ldr	r0, [r4, #12]
 8003a82:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003a84:	4298      	cmp	r0, r3
 8003a86:	bfb8      	it	lt
 8003a88:	4618      	movlt	r0, r3
 8003a8a:	e730      	b.n	80038ee <_printf_float+0xc6>
 8003a8c:	2301      	movs	r3, #1
 8003a8e:	464a      	mov	r2, r9
 8003a90:	4631      	mov	r1, r6
 8003a92:	4628      	mov	r0, r5
 8003a94:	47b8      	blx	r7
 8003a96:	3001      	adds	r0, #1
 8003a98:	f43f af27 	beq.w	80038ea <_printf_float+0xc2>
 8003a9c:	f108 0801 	add.w	r8, r8, #1
 8003aa0:	e7e6      	b.n	8003a70 <_printf_float+0x248>
 8003aa2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	dc39      	bgt.n	8003b1c <_printf_float+0x2f4>
 8003aa8:	4a1b      	ldr	r2, [pc, #108]	; (8003b18 <_printf_float+0x2f0>)
 8003aaa:	2301      	movs	r3, #1
 8003aac:	4631      	mov	r1, r6
 8003aae:	4628      	mov	r0, r5
 8003ab0:	47b8      	blx	r7
 8003ab2:	3001      	adds	r0, #1
 8003ab4:	f43f af19 	beq.w	80038ea <_printf_float+0xc2>
 8003ab8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003abc:	4313      	orrs	r3, r2
 8003abe:	d102      	bne.n	8003ac6 <_printf_float+0x29e>
 8003ac0:	6823      	ldr	r3, [r4, #0]
 8003ac2:	07d9      	lsls	r1, r3, #31
 8003ac4:	d5d8      	bpl.n	8003a78 <_printf_float+0x250>
 8003ac6:	ee18 3a10 	vmov	r3, s16
 8003aca:	4652      	mov	r2, sl
 8003acc:	4631      	mov	r1, r6
 8003ace:	4628      	mov	r0, r5
 8003ad0:	47b8      	blx	r7
 8003ad2:	3001      	adds	r0, #1
 8003ad4:	f43f af09 	beq.w	80038ea <_printf_float+0xc2>
 8003ad8:	f04f 0900 	mov.w	r9, #0
 8003adc:	f104 0a1a 	add.w	sl, r4, #26
 8003ae0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003ae2:	425b      	negs	r3, r3
 8003ae4:	454b      	cmp	r3, r9
 8003ae6:	dc01      	bgt.n	8003aec <_printf_float+0x2c4>
 8003ae8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003aea:	e792      	b.n	8003a12 <_printf_float+0x1ea>
 8003aec:	2301      	movs	r3, #1
 8003aee:	4652      	mov	r2, sl
 8003af0:	4631      	mov	r1, r6
 8003af2:	4628      	mov	r0, r5
 8003af4:	47b8      	blx	r7
 8003af6:	3001      	adds	r0, #1
 8003af8:	f43f aef7 	beq.w	80038ea <_printf_float+0xc2>
 8003afc:	f109 0901 	add.w	r9, r9, #1
 8003b00:	e7ee      	b.n	8003ae0 <_printf_float+0x2b8>
 8003b02:	bf00      	nop
 8003b04:	7fefffff 	.word	0x7fefffff
 8003b08:	080086cc 	.word	0x080086cc
 8003b0c:	080086d0 	.word	0x080086d0
 8003b10:	080086d8 	.word	0x080086d8
 8003b14:	080086d4 	.word	0x080086d4
 8003b18:	080086dc 	.word	0x080086dc
 8003b1c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003b1e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003b20:	429a      	cmp	r2, r3
 8003b22:	bfa8      	it	ge
 8003b24:	461a      	movge	r2, r3
 8003b26:	2a00      	cmp	r2, #0
 8003b28:	4691      	mov	r9, r2
 8003b2a:	dc37      	bgt.n	8003b9c <_printf_float+0x374>
 8003b2c:	f04f 0b00 	mov.w	fp, #0
 8003b30:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003b34:	f104 021a 	add.w	r2, r4, #26
 8003b38:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003b3a:	9305      	str	r3, [sp, #20]
 8003b3c:	eba3 0309 	sub.w	r3, r3, r9
 8003b40:	455b      	cmp	r3, fp
 8003b42:	dc33      	bgt.n	8003bac <_printf_float+0x384>
 8003b44:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003b48:	429a      	cmp	r2, r3
 8003b4a:	db3b      	blt.n	8003bc4 <_printf_float+0x39c>
 8003b4c:	6823      	ldr	r3, [r4, #0]
 8003b4e:	07da      	lsls	r2, r3, #31
 8003b50:	d438      	bmi.n	8003bc4 <_printf_float+0x39c>
 8003b52:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003b54:	9b05      	ldr	r3, [sp, #20]
 8003b56:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003b58:	1ad3      	subs	r3, r2, r3
 8003b5a:	eba2 0901 	sub.w	r9, r2, r1
 8003b5e:	4599      	cmp	r9, r3
 8003b60:	bfa8      	it	ge
 8003b62:	4699      	movge	r9, r3
 8003b64:	f1b9 0f00 	cmp.w	r9, #0
 8003b68:	dc35      	bgt.n	8003bd6 <_printf_float+0x3ae>
 8003b6a:	f04f 0800 	mov.w	r8, #0
 8003b6e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003b72:	f104 0a1a 	add.w	sl, r4, #26
 8003b76:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003b7a:	1a9b      	subs	r3, r3, r2
 8003b7c:	eba3 0309 	sub.w	r3, r3, r9
 8003b80:	4543      	cmp	r3, r8
 8003b82:	f77f af79 	ble.w	8003a78 <_printf_float+0x250>
 8003b86:	2301      	movs	r3, #1
 8003b88:	4652      	mov	r2, sl
 8003b8a:	4631      	mov	r1, r6
 8003b8c:	4628      	mov	r0, r5
 8003b8e:	47b8      	blx	r7
 8003b90:	3001      	adds	r0, #1
 8003b92:	f43f aeaa 	beq.w	80038ea <_printf_float+0xc2>
 8003b96:	f108 0801 	add.w	r8, r8, #1
 8003b9a:	e7ec      	b.n	8003b76 <_printf_float+0x34e>
 8003b9c:	4613      	mov	r3, r2
 8003b9e:	4631      	mov	r1, r6
 8003ba0:	4642      	mov	r2, r8
 8003ba2:	4628      	mov	r0, r5
 8003ba4:	47b8      	blx	r7
 8003ba6:	3001      	adds	r0, #1
 8003ba8:	d1c0      	bne.n	8003b2c <_printf_float+0x304>
 8003baa:	e69e      	b.n	80038ea <_printf_float+0xc2>
 8003bac:	2301      	movs	r3, #1
 8003bae:	4631      	mov	r1, r6
 8003bb0:	4628      	mov	r0, r5
 8003bb2:	9205      	str	r2, [sp, #20]
 8003bb4:	47b8      	blx	r7
 8003bb6:	3001      	adds	r0, #1
 8003bb8:	f43f ae97 	beq.w	80038ea <_printf_float+0xc2>
 8003bbc:	9a05      	ldr	r2, [sp, #20]
 8003bbe:	f10b 0b01 	add.w	fp, fp, #1
 8003bc2:	e7b9      	b.n	8003b38 <_printf_float+0x310>
 8003bc4:	ee18 3a10 	vmov	r3, s16
 8003bc8:	4652      	mov	r2, sl
 8003bca:	4631      	mov	r1, r6
 8003bcc:	4628      	mov	r0, r5
 8003bce:	47b8      	blx	r7
 8003bd0:	3001      	adds	r0, #1
 8003bd2:	d1be      	bne.n	8003b52 <_printf_float+0x32a>
 8003bd4:	e689      	b.n	80038ea <_printf_float+0xc2>
 8003bd6:	9a05      	ldr	r2, [sp, #20]
 8003bd8:	464b      	mov	r3, r9
 8003bda:	4442      	add	r2, r8
 8003bdc:	4631      	mov	r1, r6
 8003bde:	4628      	mov	r0, r5
 8003be0:	47b8      	blx	r7
 8003be2:	3001      	adds	r0, #1
 8003be4:	d1c1      	bne.n	8003b6a <_printf_float+0x342>
 8003be6:	e680      	b.n	80038ea <_printf_float+0xc2>
 8003be8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003bea:	2a01      	cmp	r2, #1
 8003bec:	dc01      	bgt.n	8003bf2 <_printf_float+0x3ca>
 8003bee:	07db      	lsls	r3, r3, #31
 8003bf0:	d538      	bpl.n	8003c64 <_printf_float+0x43c>
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	4642      	mov	r2, r8
 8003bf6:	4631      	mov	r1, r6
 8003bf8:	4628      	mov	r0, r5
 8003bfa:	47b8      	blx	r7
 8003bfc:	3001      	adds	r0, #1
 8003bfe:	f43f ae74 	beq.w	80038ea <_printf_float+0xc2>
 8003c02:	ee18 3a10 	vmov	r3, s16
 8003c06:	4652      	mov	r2, sl
 8003c08:	4631      	mov	r1, r6
 8003c0a:	4628      	mov	r0, r5
 8003c0c:	47b8      	blx	r7
 8003c0e:	3001      	adds	r0, #1
 8003c10:	f43f ae6b 	beq.w	80038ea <_printf_float+0xc2>
 8003c14:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003c18:	2200      	movs	r2, #0
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	f7fc ff54 	bl	8000ac8 <__aeabi_dcmpeq>
 8003c20:	b9d8      	cbnz	r0, 8003c5a <_printf_float+0x432>
 8003c22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003c24:	f108 0201 	add.w	r2, r8, #1
 8003c28:	3b01      	subs	r3, #1
 8003c2a:	4631      	mov	r1, r6
 8003c2c:	4628      	mov	r0, r5
 8003c2e:	47b8      	blx	r7
 8003c30:	3001      	adds	r0, #1
 8003c32:	d10e      	bne.n	8003c52 <_printf_float+0x42a>
 8003c34:	e659      	b.n	80038ea <_printf_float+0xc2>
 8003c36:	2301      	movs	r3, #1
 8003c38:	4652      	mov	r2, sl
 8003c3a:	4631      	mov	r1, r6
 8003c3c:	4628      	mov	r0, r5
 8003c3e:	47b8      	blx	r7
 8003c40:	3001      	adds	r0, #1
 8003c42:	f43f ae52 	beq.w	80038ea <_printf_float+0xc2>
 8003c46:	f108 0801 	add.w	r8, r8, #1
 8003c4a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003c4c:	3b01      	subs	r3, #1
 8003c4e:	4543      	cmp	r3, r8
 8003c50:	dcf1      	bgt.n	8003c36 <_printf_float+0x40e>
 8003c52:	464b      	mov	r3, r9
 8003c54:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003c58:	e6dc      	b.n	8003a14 <_printf_float+0x1ec>
 8003c5a:	f04f 0800 	mov.w	r8, #0
 8003c5e:	f104 0a1a 	add.w	sl, r4, #26
 8003c62:	e7f2      	b.n	8003c4a <_printf_float+0x422>
 8003c64:	2301      	movs	r3, #1
 8003c66:	4642      	mov	r2, r8
 8003c68:	e7df      	b.n	8003c2a <_printf_float+0x402>
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	464a      	mov	r2, r9
 8003c6e:	4631      	mov	r1, r6
 8003c70:	4628      	mov	r0, r5
 8003c72:	47b8      	blx	r7
 8003c74:	3001      	adds	r0, #1
 8003c76:	f43f ae38 	beq.w	80038ea <_printf_float+0xc2>
 8003c7a:	f108 0801 	add.w	r8, r8, #1
 8003c7e:	68e3      	ldr	r3, [r4, #12]
 8003c80:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003c82:	1a5b      	subs	r3, r3, r1
 8003c84:	4543      	cmp	r3, r8
 8003c86:	dcf0      	bgt.n	8003c6a <_printf_float+0x442>
 8003c88:	e6fa      	b.n	8003a80 <_printf_float+0x258>
 8003c8a:	f04f 0800 	mov.w	r8, #0
 8003c8e:	f104 0919 	add.w	r9, r4, #25
 8003c92:	e7f4      	b.n	8003c7e <_printf_float+0x456>

08003c94 <_printf_common>:
 8003c94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003c98:	4616      	mov	r6, r2
 8003c9a:	4699      	mov	r9, r3
 8003c9c:	688a      	ldr	r2, [r1, #8]
 8003c9e:	690b      	ldr	r3, [r1, #16]
 8003ca0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003ca4:	4293      	cmp	r3, r2
 8003ca6:	bfb8      	it	lt
 8003ca8:	4613      	movlt	r3, r2
 8003caa:	6033      	str	r3, [r6, #0]
 8003cac:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003cb0:	4607      	mov	r7, r0
 8003cb2:	460c      	mov	r4, r1
 8003cb4:	b10a      	cbz	r2, 8003cba <_printf_common+0x26>
 8003cb6:	3301      	adds	r3, #1
 8003cb8:	6033      	str	r3, [r6, #0]
 8003cba:	6823      	ldr	r3, [r4, #0]
 8003cbc:	0699      	lsls	r1, r3, #26
 8003cbe:	bf42      	ittt	mi
 8003cc0:	6833      	ldrmi	r3, [r6, #0]
 8003cc2:	3302      	addmi	r3, #2
 8003cc4:	6033      	strmi	r3, [r6, #0]
 8003cc6:	6825      	ldr	r5, [r4, #0]
 8003cc8:	f015 0506 	ands.w	r5, r5, #6
 8003ccc:	d106      	bne.n	8003cdc <_printf_common+0x48>
 8003cce:	f104 0a19 	add.w	sl, r4, #25
 8003cd2:	68e3      	ldr	r3, [r4, #12]
 8003cd4:	6832      	ldr	r2, [r6, #0]
 8003cd6:	1a9b      	subs	r3, r3, r2
 8003cd8:	42ab      	cmp	r3, r5
 8003cda:	dc26      	bgt.n	8003d2a <_printf_common+0x96>
 8003cdc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003ce0:	1e13      	subs	r3, r2, #0
 8003ce2:	6822      	ldr	r2, [r4, #0]
 8003ce4:	bf18      	it	ne
 8003ce6:	2301      	movne	r3, #1
 8003ce8:	0692      	lsls	r2, r2, #26
 8003cea:	d42b      	bmi.n	8003d44 <_printf_common+0xb0>
 8003cec:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003cf0:	4649      	mov	r1, r9
 8003cf2:	4638      	mov	r0, r7
 8003cf4:	47c0      	blx	r8
 8003cf6:	3001      	adds	r0, #1
 8003cf8:	d01e      	beq.n	8003d38 <_printf_common+0xa4>
 8003cfa:	6823      	ldr	r3, [r4, #0]
 8003cfc:	68e5      	ldr	r5, [r4, #12]
 8003cfe:	6832      	ldr	r2, [r6, #0]
 8003d00:	f003 0306 	and.w	r3, r3, #6
 8003d04:	2b04      	cmp	r3, #4
 8003d06:	bf08      	it	eq
 8003d08:	1aad      	subeq	r5, r5, r2
 8003d0a:	68a3      	ldr	r3, [r4, #8]
 8003d0c:	6922      	ldr	r2, [r4, #16]
 8003d0e:	bf0c      	ite	eq
 8003d10:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003d14:	2500      	movne	r5, #0
 8003d16:	4293      	cmp	r3, r2
 8003d18:	bfc4      	itt	gt
 8003d1a:	1a9b      	subgt	r3, r3, r2
 8003d1c:	18ed      	addgt	r5, r5, r3
 8003d1e:	2600      	movs	r6, #0
 8003d20:	341a      	adds	r4, #26
 8003d22:	42b5      	cmp	r5, r6
 8003d24:	d11a      	bne.n	8003d5c <_printf_common+0xc8>
 8003d26:	2000      	movs	r0, #0
 8003d28:	e008      	b.n	8003d3c <_printf_common+0xa8>
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	4652      	mov	r2, sl
 8003d2e:	4649      	mov	r1, r9
 8003d30:	4638      	mov	r0, r7
 8003d32:	47c0      	blx	r8
 8003d34:	3001      	adds	r0, #1
 8003d36:	d103      	bne.n	8003d40 <_printf_common+0xac>
 8003d38:	f04f 30ff 	mov.w	r0, #4294967295
 8003d3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d40:	3501      	adds	r5, #1
 8003d42:	e7c6      	b.n	8003cd2 <_printf_common+0x3e>
 8003d44:	18e1      	adds	r1, r4, r3
 8003d46:	1c5a      	adds	r2, r3, #1
 8003d48:	2030      	movs	r0, #48	; 0x30
 8003d4a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003d4e:	4422      	add	r2, r4
 8003d50:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003d54:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003d58:	3302      	adds	r3, #2
 8003d5a:	e7c7      	b.n	8003cec <_printf_common+0x58>
 8003d5c:	2301      	movs	r3, #1
 8003d5e:	4622      	mov	r2, r4
 8003d60:	4649      	mov	r1, r9
 8003d62:	4638      	mov	r0, r7
 8003d64:	47c0      	blx	r8
 8003d66:	3001      	adds	r0, #1
 8003d68:	d0e6      	beq.n	8003d38 <_printf_common+0xa4>
 8003d6a:	3601      	adds	r6, #1
 8003d6c:	e7d9      	b.n	8003d22 <_printf_common+0x8e>
	...

08003d70 <_printf_i>:
 8003d70:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003d74:	460c      	mov	r4, r1
 8003d76:	4691      	mov	r9, r2
 8003d78:	7e27      	ldrb	r7, [r4, #24]
 8003d7a:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003d7c:	2f78      	cmp	r7, #120	; 0x78
 8003d7e:	4680      	mov	r8, r0
 8003d80:	469a      	mov	sl, r3
 8003d82:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003d86:	d807      	bhi.n	8003d98 <_printf_i+0x28>
 8003d88:	2f62      	cmp	r7, #98	; 0x62
 8003d8a:	d80a      	bhi.n	8003da2 <_printf_i+0x32>
 8003d8c:	2f00      	cmp	r7, #0
 8003d8e:	f000 80d8 	beq.w	8003f42 <_printf_i+0x1d2>
 8003d92:	2f58      	cmp	r7, #88	; 0x58
 8003d94:	f000 80a3 	beq.w	8003ede <_printf_i+0x16e>
 8003d98:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003d9c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003da0:	e03a      	b.n	8003e18 <_printf_i+0xa8>
 8003da2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003da6:	2b15      	cmp	r3, #21
 8003da8:	d8f6      	bhi.n	8003d98 <_printf_i+0x28>
 8003daa:	a001      	add	r0, pc, #4	; (adr r0, 8003db0 <_printf_i+0x40>)
 8003dac:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8003db0:	08003e09 	.word	0x08003e09
 8003db4:	08003e1d 	.word	0x08003e1d
 8003db8:	08003d99 	.word	0x08003d99
 8003dbc:	08003d99 	.word	0x08003d99
 8003dc0:	08003d99 	.word	0x08003d99
 8003dc4:	08003d99 	.word	0x08003d99
 8003dc8:	08003e1d 	.word	0x08003e1d
 8003dcc:	08003d99 	.word	0x08003d99
 8003dd0:	08003d99 	.word	0x08003d99
 8003dd4:	08003d99 	.word	0x08003d99
 8003dd8:	08003d99 	.word	0x08003d99
 8003ddc:	08003f29 	.word	0x08003f29
 8003de0:	08003e4d 	.word	0x08003e4d
 8003de4:	08003f0b 	.word	0x08003f0b
 8003de8:	08003d99 	.word	0x08003d99
 8003dec:	08003d99 	.word	0x08003d99
 8003df0:	08003f4b 	.word	0x08003f4b
 8003df4:	08003d99 	.word	0x08003d99
 8003df8:	08003e4d 	.word	0x08003e4d
 8003dfc:	08003d99 	.word	0x08003d99
 8003e00:	08003d99 	.word	0x08003d99
 8003e04:	08003f13 	.word	0x08003f13
 8003e08:	680b      	ldr	r3, [r1, #0]
 8003e0a:	1d1a      	adds	r2, r3, #4
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	600a      	str	r2, [r1, #0]
 8003e10:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003e14:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003e18:	2301      	movs	r3, #1
 8003e1a:	e0a3      	b.n	8003f64 <_printf_i+0x1f4>
 8003e1c:	6825      	ldr	r5, [r4, #0]
 8003e1e:	6808      	ldr	r0, [r1, #0]
 8003e20:	062e      	lsls	r6, r5, #24
 8003e22:	f100 0304 	add.w	r3, r0, #4
 8003e26:	d50a      	bpl.n	8003e3e <_printf_i+0xce>
 8003e28:	6805      	ldr	r5, [r0, #0]
 8003e2a:	600b      	str	r3, [r1, #0]
 8003e2c:	2d00      	cmp	r5, #0
 8003e2e:	da03      	bge.n	8003e38 <_printf_i+0xc8>
 8003e30:	232d      	movs	r3, #45	; 0x2d
 8003e32:	426d      	negs	r5, r5
 8003e34:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003e38:	485e      	ldr	r0, [pc, #376]	; (8003fb4 <_printf_i+0x244>)
 8003e3a:	230a      	movs	r3, #10
 8003e3c:	e019      	b.n	8003e72 <_printf_i+0x102>
 8003e3e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003e42:	6805      	ldr	r5, [r0, #0]
 8003e44:	600b      	str	r3, [r1, #0]
 8003e46:	bf18      	it	ne
 8003e48:	b22d      	sxthne	r5, r5
 8003e4a:	e7ef      	b.n	8003e2c <_printf_i+0xbc>
 8003e4c:	680b      	ldr	r3, [r1, #0]
 8003e4e:	6825      	ldr	r5, [r4, #0]
 8003e50:	1d18      	adds	r0, r3, #4
 8003e52:	6008      	str	r0, [r1, #0]
 8003e54:	0628      	lsls	r0, r5, #24
 8003e56:	d501      	bpl.n	8003e5c <_printf_i+0xec>
 8003e58:	681d      	ldr	r5, [r3, #0]
 8003e5a:	e002      	b.n	8003e62 <_printf_i+0xf2>
 8003e5c:	0669      	lsls	r1, r5, #25
 8003e5e:	d5fb      	bpl.n	8003e58 <_printf_i+0xe8>
 8003e60:	881d      	ldrh	r5, [r3, #0]
 8003e62:	4854      	ldr	r0, [pc, #336]	; (8003fb4 <_printf_i+0x244>)
 8003e64:	2f6f      	cmp	r7, #111	; 0x6f
 8003e66:	bf0c      	ite	eq
 8003e68:	2308      	moveq	r3, #8
 8003e6a:	230a      	movne	r3, #10
 8003e6c:	2100      	movs	r1, #0
 8003e6e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003e72:	6866      	ldr	r6, [r4, #4]
 8003e74:	60a6      	str	r6, [r4, #8]
 8003e76:	2e00      	cmp	r6, #0
 8003e78:	bfa2      	ittt	ge
 8003e7a:	6821      	ldrge	r1, [r4, #0]
 8003e7c:	f021 0104 	bicge.w	r1, r1, #4
 8003e80:	6021      	strge	r1, [r4, #0]
 8003e82:	b90d      	cbnz	r5, 8003e88 <_printf_i+0x118>
 8003e84:	2e00      	cmp	r6, #0
 8003e86:	d04d      	beq.n	8003f24 <_printf_i+0x1b4>
 8003e88:	4616      	mov	r6, r2
 8003e8a:	fbb5 f1f3 	udiv	r1, r5, r3
 8003e8e:	fb03 5711 	mls	r7, r3, r1, r5
 8003e92:	5dc7      	ldrb	r7, [r0, r7]
 8003e94:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003e98:	462f      	mov	r7, r5
 8003e9a:	42bb      	cmp	r3, r7
 8003e9c:	460d      	mov	r5, r1
 8003e9e:	d9f4      	bls.n	8003e8a <_printf_i+0x11a>
 8003ea0:	2b08      	cmp	r3, #8
 8003ea2:	d10b      	bne.n	8003ebc <_printf_i+0x14c>
 8003ea4:	6823      	ldr	r3, [r4, #0]
 8003ea6:	07df      	lsls	r7, r3, #31
 8003ea8:	d508      	bpl.n	8003ebc <_printf_i+0x14c>
 8003eaa:	6923      	ldr	r3, [r4, #16]
 8003eac:	6861      	ldr	r1, [r4, #4]
 8003eae:	4299      	cmp	r1, r3
 8003eb0:	bfde      	ittt	le
 8003eb2:	2330      	movle	r3, #48	; 0x30
 8003eb4:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003eb8:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003ebc:	1b92      	subs	r2, r2, r6
 8003ebe:	6122      	str	r2, [r4, #16]
 8003ec0:	f8cd a000 	str.w	sl, [sp]
 8003ec4:	464b      	mov	r3, r9
 8003ec6:	aa03      	add	r2, sp, #12
 8003ec8:	4621      	mov	r1, r4
 8003eca:	4640      	mov	r0, r8
 8003ecc:	f7ff fee2 	bl	8003c94 <_printf_common>
 8003ed0:	3001      	adds	r0, #1
 8003ed2:	d14c      	bne.n	8003f6e <_printf_i+0x1fe>
 8003ed4:	f04f 30ff 	mov.w	r0, #4294967295
 8003ed8:	b004      	add	sp, #16
 8003eda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ede:	4835      	ldr	r0, [pc, #212]	; (8003fb4 <_printf_i+0x244>)
 8003ee0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003ee4:	6823      	ldr	r3, [r4, #0]
 8003ee6:	680e      	ldr	r6, [r1, #0]
 8003ee8:	061f      	lsls	r7, r3, #24
 8003eea:	f856 5b04 	ldr.w	r5, [r6], #4
 8003eee:	600e      	str	r6, [r1, #0]
 8003ef0:	d514      	bpl.n	8003f1c <_printf_i+0x1ac>
 8003ef2:	07d9      	lsls	r1, r3, #31
 8003ef4:	bf44      	itt	mi
 8003ef6:	f043 0320 	orrmi.w	r3, r3, #32
 8003efa:	6023      	strmi	r3, [r4, #0]
 8003efc:	b91d      	cbnz	r5, 8003f06 <_printf_i+0x196>
 8003efe:	6823      	ldr	r3, [r4, #0]
 8003f00:	f023 0320 	bic.w	r3, r3, #32
 8003f04:	6023      	str	r3, [r4, #0]
 8003f06:	2310      	movs	r3, #16
 8003f08:	e7b0      	b.n	8003e6c <_printf_i+0xfc>
 8003f0a:	6823      	ldr	r3, [r4, #0]
 8003f0c:	f043 0320 	orr.w	r3, r3, #32
 8003f10:	6023      	str	r3, [r4, #0]
 8003f12:	2378      	movs	r3, #120	; 0x78
 8003f14:	4828      	ldr	r0, [pc, #160]	; (8003fb8 <_printf_i+0x248>)
 8003f16:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003f1a:	e7e3      	b.n	8003ee4 <_printf_i+0x174>
 8003f1c:	065e      	lsls	r6, r3, #25
 8003f1e:	bf48      	it	mi
 8003f20:	b2ad      	uxthmi	r5, r5
 8003f22:	e7e6      	b.n	8003ef2 <_printf_i+0x182>
 8003f24:	4616      	mov	r6, r2
 8003f26:	e7bb      	b.n	8003ea0 <_printf_i+0x130>
 8003f28:	680b      	ldr	r3, [r1, #0]
 8003f2a:	6826      	ldr	r6, [r4, #0]
 8003f2c:	6960      	ldr	r0, [r4, #20]
 8003f2e:	1d1d      	adds	r5, r3, #4
 8003f30:	600d      	str	r5, [r1, #0]
 8003f32:	0635      	lsls	r5, r6, #24
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	d501      	bpl.n	8003f3c <_printf_i+0x1cc>
 8003f38:	6018      	str	r0, [r3, #0]
 8003f3a:	e002      	b.n	8003f42 <_printf_i+0x1d2>
 8003f3c:	0671      	lsls	r1, r6, #25
 8003f3e:	d5fb      	bpl.n	8003f38 <_printf_i+0x1c8>
 8003f40:	8018      	strh	r0, [r3, #0]
 8003f42:	2300      	movs	r3, #0
 8003f44:	6123      	str	r3, [r4, #16]
 8003f46:	4616      	mov	r6, r2
 8003f48:	e7ba      	b.n	8003ec0 <_printf_i+0x150>
 8003f4a:	680b      	ldr	r3, [r1, #0]
 8003f4c:	1d1a      	adds	r2, r3, #4
 8003f4e:	600a      	str	r2, [r1, #0]
 8003f50:	681e      	ldr	r6, [r3, #0]
 8003f52:	6862      	ldr	r2, [r4, #4]
 8003f54:	2100      	movs	r1, #0
 8003f56:	4630      	mov	r0, r6
 8003f58:	f7fc f942 	bl	80001e0 <memchr>
 8003f5c:	b108      	cbz	r0, 8003f62 <_printf_i+0x1f2>
 8003f5e:	1b80      	subs	r0, r0, r6
 8003f60:	6060      	str	r0, [r4, #4]
 8003f62:	6863      	ldr	r3, [r4, #4]
 8003f64:	6123      	str	r3, [r4, #16]
 8003f66:	2300      	movs	r3, #0
 8003f68:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003f6c:	e7a8      	b.n	8003ec0 <_printf_i+0x150>
 8003f6e:	6923      	ldr	r3, [r4, #16]
 8003f70:	4632      	mov	r2, r6
 8003f72:	4649      	mov	r1, r9
 8003f74:	4640      	mov	r0, r8
 8003f76:	47d0      	blx	sl
 8003f78:	3001      	adds	r0, #1
 8003f7a:	d0ab      	beq.n	8003ed4 <_printf_i+0x164>
 8003f7c:	6823      	ldr	r3, [r4, #0]
 8003f7e:	079b      	lsls	r3, r3, #30
 8003f80:	d413      	bmi.n	8003faa <_printf_i+0x23a>
 8003f82:	68e0      	ldr	r0, [r4, #12]
 8003f84:	9b03      	ldr	r3, [sp, #12]
 8003f86:	4298      	cmp	r0, r3
 8003f88:	bfb8      	it	lt
 8003f8a:	4618      	movlt	r0, r3
 8003f8c:	e7a4      	b.n	8003ed8 <_printf_i+0x168>
 8003f8e:	2301      	movs	r3, #1
 8003f90:	4632      	mov	r2, r6
 8003f92:	4649      	mov	r1, r9
 8003f94:	4640      	mov	r0, r8
 8003f96:	47d0      	blx	sl
 8003f98:	3001      	adds	r0, #1
 8003f9a:	d09b      	beq.n	8003ed4 <_printf_i+0x164>
 8003f9c:	3501      	adds	r5, #1
 8003f9e:	68e3      	ldr	r3, [r4, #12]
 8003fa0:	9903      	ldr	r1, [sp, #12]
 8003fa2:	1a5b      	subs	r3, r3, r1
 8003fa4:	42ab      	cmp	r3, r5
 8003fa6:	dcf2      	bgt.n	8003f8e <_printf_i+0x21e>
 8003fa8:	e7eb      	b.n	8003f82 <_printf_i+0x212>
 8003faa:	2500      	movs	r5, #0
 8003fac:	f104 0619 	add.w	r6, r4, #25
 8003fb0:	e7f5      	b.n	8003f9e <_printf_i+0x22e>
 8003fb2:	bf00      	nop
 8003fb4:	080086de 	.word	0x080086de
 8003fb8:	080086ef 	.word	0x080086ef

08003fbc <_scanf_float>:
 8003fbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003fc0:	b087      	sub	sp, #28
 8003fc2:	4617      	mov	r7, r2
 8003fc4:	9303      	str	r3, [sp, #12]
 8003fc6:	688b      	ldr	r3, [r1, #8]
 8003fc8:	1e5a      	subs	r2, r3, #1
 8003fca:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8003fce:	bf83      	ittte	hi
 8003fd0:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8003fd4:	195b      	addhi	r3, r3, r5
 8003fd6:	9302      	strhi	r3, [sp, #8]
 8003fd8:	2300      	movls	r3, #0
 8003fda:	bf86      	itte	hi
 8003fdc:	f240 135d 	movwhi	r3, #349	; 0x15d
 8003fe0:	608b      	strhi	r3, [r1, #8]
 8003fe2:	9302      	strls	r3, [sp, #8]
 8003fe4:	680b      	ldr	r3, [r1, #0]
 8003fe6:	468b      	mov	fp, r1
 8003fe8:	2500      	movs	r5, #0
 8003fea:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8003fee:	f84b 3b1c 	str.w	r3, [fp], #28
 8003ff2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8003ff6:	4680      	mov	r8, r0
 8003ff8:	460c      	mov	r4, r1
 8003ffa:	465e      	mov	r6, fp
 8003ffc:	46aa      	mov	sl, r5
 8003ffe:	46a9      	mov	r9, r5
 8004000:	9501      	str	r5, [sp, #4]
 8004002:	68a2      	ldr	r2, [r4, #8]
 8004004:	b152      	cbz	r2, 800401c <_scanf_float+0x60>
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	781b      	ldrb	r3, [r3, #0]
 800400a:	2b4e      	cmp	r3, #78	; 0x4e
 800400c:	d864      	bhi.n	80040d8 <_scanf_float+0x11c>
 800400e:	2b40      	cmp	r3, #64	; 0x40
 8004010:	d83c      	bhi.n	800408c <_scanf_float+0xd0>
 8004012:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8004016:	b2c8      	uxtb	r0, r1
 8004018:	280e      	cmp	r0, #14
 800401a:	d93a      	bls.n	8004092 <_scanf_float+0xd6>
 800401c:	f1b9 0f00 	cmp.w	r9, #0
 8004020:	d003      	beq.n	800402a <_scanf_float+0x6e>
 8004022:	6823      	ldr	r3, [r4, #0]
 8004024:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004028:	6023      	str	r3, [r4, #0]
 800402a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800402e:	f1ba 0f01 	cmp.w	sl, #1
 8004032:	f200 8113 	bhi.w	800425c <_scanf_float+0x2a0>
 8004036:	455e      	cmp	r6, fp
 8004038:	f200 8105 	bhi.w	8004246 <_scanf_float+0x28a>
 800403c:	2501      	movs	r5, #1
 800403e:	4628      	mov	r0, r5
 8004040:	b007      	add	sp, #28
 8004042:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004046:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800404a:	2a0d      	cmp	r2, #13
 800404c:	d8e6      	bhi.n	800401c <_scanf_float+0x60>
 800404e:	a101      	add	r1, pc, #4	; (adr r1, 8004054 <_scanf_float+0x98>)
 8004050:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004054:	08004193 	.word	0x08004193
 8004058:	0800401d 	.word	0x0800401d
 800405c:	0800401d 	.word	0x0800401d
 8004060:	0800401d 	.word	0x0800401d
 8004064:	080041f3 	.word	0x080041f3
 8004068:	080041cb 	.word	0x080041cb
 800406c:	0800401d 	.word	0x0800401d
 8004070:	0800401d 	.word	0x0800401d
 8004074:	080041a1 	.word	0x080041a1
 8004078:	0800401d 	.word	0x0800401d
 800407c:	0800401d 	.word	0x0800401d
 8004080:	0800401d 	.word	0x0800401d
 8004084:	0800401d 	.word	0x0800401d
 8004088:	08004159 	.word	0x08004159
 800408c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8004090:	e7db      	b.n	800404a <_scanf_float+0x8e>
 8004092:	290e      	cmp	r1, #14
 8004094:	d8c2      	bhi.n	800401c <_scanf_float+0x60>
 8004096:	a001      	add	r0, pc, #4	; (adr r0, 800409c <_scanf_float+0xe0>)
 8004098:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800409c:	0800414b 	.word	0x0800414b
 80040a0:	0800401d 	.word	0x0800401d
 80040a4:	0800414b 	.word	0x0800414b
 80040a8:	080041df 	.word	0x080041df
 80040ac:	0800401d 	.word	0x0800401d
 80040b0:	080040f9 	.word	0x080040f9
 80040b4:	08004135 	.word	0x08004135
 80040b8:	08004135 	.word	0x08004135
 80040bc:	08004135 	.word	0x08004135
 80040c0:	08004135 	.word	0x08004135
 80040c4:	08004135 	.word	0x08004135
 80040c8:	08004135 	.word	0x08004135
 80040cc:	08004135 	.word	0x08004135
 80040d0:	08004135 	.word	0x08004135
 80040d4:	08004135 	.word	0x08004135
 80040d8:	2b6e      	cmp	r3, #110	; 0x6e
 80040da:	d809      	bhi.n	80040f0 <_scanf_float+0x134>
 80040dc:	2b60      	cmp	r3, #96	; 0x60
 80040de:	d8b2      	bhi.n	8004046 <_scanf_float+0x8a>
 80040e0:	2b54      	cmp	r3, #84	; 0x54
 80040e2:	d077      	beq.n	80041d4 <_scanf_float+0x218>
 80040e4:	2b59      	cmp	r3, #89	; 0x59
 80040e6:	d199      	bne.n	800401c <_scanf_float+0x60>
 80040e8:	2d07      	cmp	r5, #7
 80040ea:	d197      	bne.n	800401c <_scanf_float+0x60>
 80040ec:	2508      	movs	r5, #8
 80040ee:	e029      	b.n	8004144 <_scanf_float+0x188>
 80040f0:	2b74      	cmp	r3, #116	; 0x74
 80040f2:	d06f      	beq.n	80041d4 <_scanf_float+0x218>
 80040f4:	2b79      	cmp	r3, #121	; 0x79
 80040f6:	e7f6      	b.n	80040e6 <_scanf_float+0x12a>
 80040f8:	6821      	ldr	r1, [r4, #0]
 80040fa:	05c8      	lsls	r0, r1, #23
 80040fc:	d51a      	bpl.n	8004134 <_scanf_float+0x178>
 80040fe:	9b02      	ldr	r3, [sp, #8]
 8004100:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8004104:	6021      	str	r1, [r4, #0]
 8004106:	f109 0901 	add.w	r9, r9, #1
 800410a:	b11b      	cbz	r3, 8004114 <_scanf_float+0x158>
 800410c:	3b01      	subs	r3, #1
 800410e:	3201      	adds	r2, #1
 8004110:	9302      	str	r3, [sp, #8]
 8004112:	60a2      	str	r2, [r4, #8]
 8004114:	68a3      	ldr	r3, [r4, #8]
 8004116:	3b01      	subs	r3, #1
 8004118:	60a3      	str	r3, [r4, #8]
 800411a:	6923      	ldr	r3, [r4, #16]
 800411c:	3301      	adds	r3, #1
 800411e:	6123      	str	r3, [r4, #16]
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	3b01      	subs	r3, #1
 8004124:	2b00      	cmp	r3, #0
 8004126:	607b      	str	r3, [r7, #4]
 8004128:	f340 8084 	ble.w	8004234 <_scanf_float+0x278>
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	3301      	adds	r3, #1
 8004130:	603b      	str	r3, [r7, #0]
 8004132:	e766      	b.n	8004002 <_scanf_float+0x46>
 8004134:	eb1a 0f05 	cmn.w	sl, r5
 8004138:	f47f af70 	bne.w	800401c <_scanf_float+0x60>
 800413c:	6822      	ldr	r2, [r4, #0]
 800413e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8004142:	6022      	str	r2, [r4, #0]
 8004144:	f806 3b01 	strb.w	r3, [r6], #1
 8004148:	e7e4      	b.n	8004114 <_scanf_float+0x158>
 800414a:	6822      	ldr	r2, [r4, #0]
 800414c:	0610      	lsls	r0, r2, #24
 800414e:	f57f af65 	bpl.w	800401c <_scanf_float+0x60>
 8004152:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004156:	e7f4      	b.n	8004142 <_scanf_float+0x186>
 8004158:	f1ba 0f00 	cmp.w	sl, #0
 800415c:	d10e      	bne.n	800417c <_scanf_float+0x1c0>
 800415e:	f1b9 0f00 	cmp.w	r9, #0
 8004162:	d10e      	bne.n	8004182 <_scanf_float+0x1c6>
 8004164:	6822      	ldr	r2, [r4, #0]
 8004166:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800416a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800416e:	d108      	bne.n	8004182 <_scanf_float+0x1c6>
 8004170:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004174:	6022      	str	r2, [r4, #0]
 8004176:	f04f 0a01 	mov.w	sl, #1
 800417a:	e7e3      	b.n	8004144 <_scanf_float+0x188>
 800417c:	f1ba 0f02 	cmp.w	sl, #2
 8004180:	d055      	beq.n	800422e <_scanf_float+0x272>
 8004182:	2d01      	cmp	r5, #1
 8004184:	d002      	beq.n	800418c <_scanf_float+0x1d0>
 8004186:	2d04      	cmp	r5, #4
 8004188:	f47f af48 	bne.w	800401c <_scanf_float+0x60>
 800418c:	3501      	adds	r5, #1
 800418e:	b2ed      	uxtb	r5, r5
 8004190:	e7d8      	b.n	8004144 <_scanf_float+0x188>
 8004192:	f1ba 0f01 	cmp.w	sl, #1
 8004196:	f47f af41 	bne.w	800401c <_scanf_float+0x60>
 800419a:	f04f 0a02 	mov.w	sl, #2
 800419e:	e7d1      	b.n	8004144 <_scanf_float+0x188>
 80041a0:	b97d      	cbnz	r5, 80041c2 <_scanf_float+0x206>
 80041a2:	f1b9 0f00 	cmp.w	r9, #0
 80041a6:	f47f af3c 	bne.w	8004022 <_scanf_float+0x66>
 80041aa:	6822      	ldr	r2, [r4, #0]
 80041ac:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80041b0:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80041b4:	f47f af39 	bne.w	800402a <_scanf_float+0x6e>
 80041b8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80041bc:	6022      	str	r2, [r4, #0]
 80041be:	2501      	movs	r5, #1
 80041c0:	e7c0      	b.n	8004144 <_scanf_float+0x188>
 80041c2:	2d03      	cmp	r5, #3
 80041c4:	d0e2      	beq.n	800418c <_scanf_float+0x1d0>
 80041c6:	2d05      	cmp	r5, #5
 80041c8:	e7de      	b.n	8004188 <_scanf_float+0x1cc>
 80041ca:	2d02      	cmp	r5, #2
 80041cc:	f47f af26 	bne.w	800401c <_scanf_float+0x60>
 80041d0:	2503      	movs	r5, #3
 80041d2:	e7b7      	b.n	8004144 <_scanf_float+0x188>
 80041d4:	2d06      	cmp	r5, #6
 80041d6:	f47f af21 	bne.w	800401c <_scanf_float+0x60>
 80041da:	2507      	movs	r5, #7
 80041dc:	e7b2      	b.n	8004144 <_scanf_float+0x188>
 80041de:	6822      	ldr	r2, [r4, #0]
 80041e0:	0591      	lsls	r1, r2, #22
 80041e2:	f57f af1b 	bpl.w	800401c <_scanf_float+0x60>
 80041e6:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80041ea:	6022      	str	r2, [r4, #0]
 80041ec:	f8cd 9004 	str.w	r9, [sp, #4]
 80041f0:	e7a8      	b.n	8004144 <_scanf_float+0x188>
 80041f2:	6822      	ldr	r2, [r4, #0]
 80041f4:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80041f8:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80041fc:	d006      	beq.n	800420c <_scanf_float+0x250>
 80041fe:	0550      	lsls	r0, r2, #21
 8004200:	f57f af0c 	bpl.w	800401c <_scanf_float+0x60>
 8004204:	f1b9 0f00 	cmp.w	r9, #0
 8004208:	f43f af0f 	beq.w	800402a <_scanf_float+0x6e>
 800420c:	0591      	lsls	r1, r2, #22
 800420e:	bf58      	it	pl
 8004210:	9901      	ldrpl	r1, [sp, #4]
 8004212:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004216:	bf58      	it	pl
 8004218:	eba9 0101 	subpl.w	r1, r9, r1
 800421c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8004220:	bf58      	it	pl
 8004222:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8004226:	6022      	str	r2, [r4, #0]
 8004228:	f04f 0900 	mov.w	r9, #0
 800422c:	e78a      	b.n	8004144 <_scanf_float+0x188>
 800422e:	f04f 0a03 	mov.w	sl, #3
 8004232:	e787      	b.n	8004144 <_scanf_float+0x188>
 8004234:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8004238:	4639      	mov	r1, r7
 800423a:	4640      	mov	r0, r8
 800423c:	4798      	blx	r3
 800423e:	2800      	cmp	r0, #0
 8004240:	f43f aedf 	beq.w	8004002 <_scanf_float+0x46>
 8004244:	e6ea      	b.n	800401c <_scanf_float+0x60>
 8004246:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800424a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800424e:	463a      	mov	r2, r7
 8004250:	4640      	mov	r0, r8
 8004252:	4798      	blx	r3
 8004254:	6923      	ldr	r3, [r4, #16]
 8004256:	3b01      	subs	r3, #1
 8004258:	6123      	str	r3, [r4, #16]
 800425a:	e6ec      	b.n	8004036 <_scanf_float+0x7a>
 800425c:	1e6b      	subs	r3, r5, #1
 800425e:	2b06      	cmp	r3, #6
 8004260:	d825      	bhi.n	80042ae <_scanf_float+0x2f2>
 8004262:	2d02      	cmp	r5, #2
 8004264:	d836      	bhi.n	80042d4 <_scanf_float+0x318>
 8004266:	455e      	cmp	r6, fp
 8004268:	f67f aee8 	bls.w	800403c <_scanf_float+0x80>
 800426c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004270:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004274:	463a      	mov	r2, r7
 8004276:	4640      	mov	r0, r8
 8004278:	4798      	blx	r3
 800427a:	6923      	ldr	r3, [r4, #16]
 800427c:	3b01      	subs	r3, #1
 800427e:	6123      	str	r3, [r4, #16]
 8004280:	e7f1      	b.n	8004266 <_scanf_float+0x2aa>
 8004282:	9802      	ldr	r0, [sp, #8]
 8004284:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004288:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800428c:	9002      	str	r0, [sp, #8]
 800428e:	463a      	mov	r2, r7
 8004290:	4640      	mov	r0, r8
 8004292:	4798      	blx	r3
 8004294:	6923      	ldr	r3, [r4, #16]
 8004296:	3b01      	subs	r3, #1
 8004298:	6123      	str	r3, [r4, #16]
 800429a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800429e:	fa5f fa8a 	uxtb.w	sl, sl
 80042a2:	f1ba 0f02 	cmp.w	sl, #2
 80042a6:	d1ec      	bne.n	8004282 <_scanf_float+0x2c6>
 80042a8:	3d03      	subs	r5, #3
 80042aa:	b2ed      	uxtb	r5, r5
 80042ac:	1b76      	subs	r6, r6, r5
 80042ae:	6823      	ldr	r3, [r4, #0]
 80042b0:	05da      	lsls	r2, r3, #23
 80042b2:	d52f      	bpl.n	8004314 <_scanf_float+0x358>
 80042b4:	055b      	lsls	r3, r3, #21
 80042b6:	d510      	bpl.n	80042da <_scanf_float+0x31e>
 80042b8:	455e      	cmp	r6, fp
 80042ba:	f67f aebf 	bls.w	800403c <_scanf_float+0x80>
 80042be:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80042c2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80042c6:	463a      	mov	r2, r7
 80042c8:	4640      	mov	r0, r8
 80042ca:	4798      	blx	r3
 80042cc:	6923      	ldr	r3, [r4, #16]
 80042ce:	3b01      	subs	r3, #1
 80042d0:	6123      	str	r3, [r4, #16]
 80042d2:	e7f1      	b.n	80042b8 <_scanf_float+0x2fc>
 80042d4:	46aa      	mov	sl, r5
 80042d6:	9602      	str	r6, [sp, #8]
 80042d8:	e7df      	b.n	800429a <_scanf_float+0x2de>
 80042da:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80042de:	6923      	ldr	r3, [r4, #16]
 80042e0:	2965      	cmp	r1, #101	; 0x65
 80042e2:	f103 33ff 	add.w	r3, r3, #4294967295
 80042e6:	f106 35ff 	add.w	r5, r6, #4294967295
 80042ea:	6123      	str	r3, [r4, #16]
 80042ec:	d00c      	beq.n	8004308 <_scanf_float+0x34c>
 80042ee:	2945      	cmp	r1, #69	; 0x45
 80042f0:	d00a      	beq.n	8004308 <_scanf_float+0x34c>
 80042f2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80042f6:	463a      	mov	r2, r7
 80042f8:	4640      	mov	r0, r8
 80042fa:	4798      	blx	r3
 80042fc:	6923      	ldr	r3, [r4, #16]
 80042fe:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8004302:	3b01      	subs	r3, #1
 8004304:	1eb5      	subs	r5, r6, #2
 8004306:	6123      	str	r3, [r4, #16]
 8004308:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800430c:	463a      	mov	r2, r7
 800430e:	4640      	mov	r0, r8
 8004310:	4798      	blx	r3
 8004312:	462e      	mov	r6, r5
 8004314:	6825      	ldr	r5, [r4, #0]
 8004316:	f015 0510 	ands.w	r5, r5, #16
 800431a:	d158      	bne.n	80043ce <_scanf_float+0x412>
 800431c:	7035      	strb	r5, [r6, #0]
 800431e:	6823      	ldr	r3, [r4, #0]
 8004320:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004324:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004328:	d11c      	bne.n	8004364 <_scanf_float+0x3a8>
 800432a:	9b01      	ldr	r3, [sp, #4]
 800432c:	454b      	cmp	r3, r9
 800432e:	eba3 0209 	sub.w	r2, r3, r9
 8004332:	d124      	bne.n	800437e <_scanf_float+0x3c2>
 8004334:	2200      	movs	r2, #0
 8004336:	4659      	mov	r1, fp
 8004338:	4640      	mov	r0, r8
 800433a:	f000 fe9b 	bl	8005074 <_strtod_r>
 800433e:	9b03      	ldr	r3, [sp, #12]
 8004340:	6821      	ldr	r1, [r4, #0]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f011 0f02 	tst.w	r1, #2
 8004348:	ec57 6b10 	vmov	r6, r7, d0
 800434c:	f103 0204 	add.w	r2, r3, #4
 8004350:	d020      	beq.n	8004394 <_scanf_float+0x3d8>
 8004352:	9903      	ldr	r1, [sp, #12]
 8004354:	600a      	str	r2, [r1, #0]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	e9c3 6700 	strd	r6, r7, [r3]
 800435c:	68e3      	ldr	r3, [r4, #12]
 800435e:	3301      	adds	r3, #1
 8004360:	60e3      	str	r3, [r4, #12]
 8004362:	e66c      	b.n	800403e <_scanf_float+0x82>
 8004364:	9b04      	ldr	r3, [sp, #16]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d0e4      	beq.n	8004334 <_scanf_float+0x378>
 800436a:	9905      	ldr	r1, [sp, #20]
 800436c:	230a      	movs	r3, #10
 800436e:	462a      	mov	r2, r5
 8004370:	3101      	adds	r1, #1
 8004372:	4640      	mov	r0, r8
 8004374:	f000 ff08 	bl	8005188 <_strtol_r>
 8004378:	9b04      	ldr	r3, [sp, #16]
 800437a:	9e05      	ldr	r6, [sp, #20]
 800437c:	1ac2      	subs	r2, r0, r3
 800437e:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8004382:	429e      	cmp	r6, r3
 8004384:	bf28      	it	cs
 8004386:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800438a:	4912      	ldr	r1, [pc, #72]	; (80043d4 <_scanf_float+0x418>)
 800438c:	4630      	mov	r0, r6
 800438e:	f000 f82b 	bl	80043e8 <siprintf>
 8004392:	e7cf      	b.n	8004334 <_scanf_float+0x378>
 8004394:	f011 0f04 	tst.w	r1, #4
 8004398:	9903      	ldr	r1, [sp, #12]
 800439a:	600a      	str	r2, [r1, #0]
 800439c:	d1db      	bne.n	8004356 <_scanf_float+0x39a>
 800439e:	f8d3 8000 	ldr.w	r8, [r3]
 80043a2:	ee10 2a10 	vmov	r2, s0
 80043a6:	ee10 0a10 	vmov	r0, s0
 80043aa:	463b      	mov	r3, r7
 80043ac:	4639      	mov	r1, r7
 80043ae:	f7fc fbbd 	bl	8000b2c <__aeabi_dcmpun>
 80043b2:	b128      	cbz	r0, 80043c0 <_scanf_float+0x404>
 80043b4:	4808      	ldr	r0, [pc, #32]	; (80043d8 <_scanf_float+0x41c>)
 80043b6:	f000 f811 	bl	80043dc <nanf>
 80043ba:	ed88 0a00 	vstr	s0, [r8]
 80043be:	e7cd      	b.n	800435c <_scanf_float+0x3a0>
 80043c0:	4630      	mov	r0, r6
 80043c2:	4639      	mov	r1, r7
 80043c4:	f7fc fc10 	bl	8000be8 <__aeabi_d2f>
 80043c8:	f8c8 0000 	str.w	r0, [r8]
 80043cc:	e7c6      	b.n	800435c <_scanf_float+0x3a0>
 80043ce:	2500      	movs	r5, #0
 80043d0:	e635      	b.n	800403e <_scanf_float+0x82>
 80043d2:	bf00      	nop
 80043d4:	08008700 	.word	0x08008700
 80043d8:	08008b18 	.word	0x08008b18

080043dc <nanf>:
 80043dc:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80043e4 <nanf+0x8>
 80043e0:	4770      	bx	lr
 80043e2:	bf00      	nop
 80043e4:	7fc00000 	.word	0x7fc00000

080043e8 <siprintf>:
 80043e8:	b40e      	push	{r1, r2, r3}
 80043ea:	b500      	push	{lr}
 80043ec:	b09c      	sub	sp, #112	; 0x70
 80043ee:	ab1d      	add	r3, sp, #116	; 0x74
 80043f0:	9002      	str	r0, [sp, #8]
 80043f2:	9006      	str	r0, [sp, #24]
 80043f4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80043f8:	4809      	ldr	r0, [pc, #36]	; (8004420 <siprintf+0x38>)
 80043fa:	9107      	str	r1, [sp, #28]
 80043fc:	9104      	str	r1, [sp, #16]
 80043fe:	4909      	ldr	r1, [pc, #36]	; (8004424 <siprintf+0x3c>)
 8004400:	f853 2b04 	ldr.w	r2, [r3], #4
 8004404:	9105      	str	r1, [sp, #20]
 8004406:	6800      	ldr	r0, [r0, #0]
 8004408:	9301      	str	r3, [sp, #4]
 800440a:	a902      	add	r1, sp, #8
 800440c:	f002 fea4 	bl	8007158 <_svfiprintf_r>
 8004410:	9b02      	ldr	r3, [sp, #8]
 8004412:	2200      	movs	r2, #0
 8004414:	701a      	strb	r2, [r3, #0]
 8004416:	b01c      	add	sp, #112	; 0x70
 8004418:	f85d eb04 	ldr.w	lr, [sp], #4
 800441c:	b003      	add	sp, #12
 800441e:	4770      	bx	lr
 8004420:	20000020 	.word	0x20000020
 8004424:	ffff0208 	.word	0xffff0208

08004428 <sulp>:
 8004428:	b570      	push	{r4, r5, r6, lr}
 800442a:	4604      	mov	r4, r0
 800442c:	460d      	mov	r5, r1
 800442e:	ec45 4b10 	vmov	d0, r4, r5
 8004432:	4616      	mov	r6, r2
 8004434:	f002 fc2c 	bl	8006c90 <__ulp>
 8004438:	ec51 0b10 	vmov	r0, r1, d0
 800443c:	b17e      	cbz	r6, 800445e <sulp+0x36>
 800443e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8004442:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8004446:	2b00      	cmp	r3, #0
 8004448:	dd09      	ble.n	800445e <sulp+0x36>
 800444a:	051b      	lsls	r3, r3, #20
 800444c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8004450:	2400      	movs	r4, #0
 8004452:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8004456:	4622      	mov	r2, r4
 8004458:	462b      	mov	r3, r5
 800445a:	f7fc f8cd 	bl	80005f8 <__aeabi_dmul>
 800445e:	bd70      	pop	{r4, r5, r6, pc}

08004460 <_strtod_l>:
 8004460:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004464:	b0a3      	sub	sp, #140	; 0x8c
 8004466:	461f      	mov	r7, r3
 8004468:	2300      	movs	r3, #0
 800446a:	931e      	str	r3, [sp, #120]	; 0x78
 800446c:	4ba4      	ldr	r3, [pc, #656]	; (8004700 <_strtod_l+0x2a0>)
 800446e:	9219      	str	r2, [sp, #100]	; 0x64
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	9307      	str	r3, [sp, #28]
 8004474:	4604      	mov	r4, r0
 8004476:	4618      	mov	r0, r3
 8004478:	4688      	mov	r8, r1
 800447a:	f7fb fea9 	bl	80001d0 <strlen>
 800447e:	f04f 0a00 	mov.w	sl, #0
 8004482:	4605      	mov	r5, r0
 8004484:	f04f 0b00 	mov.w	fp, #0
 8004488:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800448c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800448e:	781a      	ldrb	r2, [r3, #0]
 8004490:	2a2b      	cmp	r2, #43	; 0x2b
 8004492:	d04c      	beq.n	800452e <_strtod_l+0xce>
 8004494:	d839      	bhi.n	800450a <_strtod_l+0xaa>
 8004496:	2a0d      	cmp	r2, #13
 8004498:	d832      	bhi.n	8004500 <_strtod_l+0xa0>
 800449a:	2a08      	cmp	r2, #8
 800449c:	d832      	bhi.n	8004504 <_strtod_l+0xa4>
 800449e:	2a00      	cmp	r2, #0
 80044a0:	d03c      	beq.n	800451c <_strtod_l+0xbc>
 80044a2:	2300      	movs	r3, #0
 80044a4:	930e      	str	r3, [sp, #56]	; 0x38
 80044a6:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 80044a8:	7833      	ldrb	r3, [r6, #0]
 80044aa:	2b30      	cmp	r3, #48	; 0x30
 80044ac:	f040 80b4 	bne.w	8004618 <_strtod_l+0x1b8>
 80044b0:	7873      	ldrb	r3, [r6, #1]
 80044b2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80044b6:	2b58      	cmp	r3, #88	; 0x58
 80044b8:	d16c      	bne.n	8004594 <_strtod_l+0x134>
 80044ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80044bc:	9301      	str	r3, [sp, #4]
 80044be:	ab1e      	add	r3, sp, #120	; 0x78
 80044c0:	9702      	str	r7, [sp, #8]
 80044c2:	9300      	str	r3, [sp, #0]
 80044c4:	4a8f      	ldr	r2, [pc, #572]	; (8004704 <_strtod_l+0x2a4>)
 80044c6:	ab1f      	add	r3, sp, #124	; 0x7c
 80044c8:	a91d      	add	r1, sp, #116	; 0x74
 80044ca:	4620      	mov	r0, r4
 80044cc:	f001 fd40 	bl	8005f50 <__gethex>
 80044d0:	f010 0707 	ands.w	r7, r0, #7
 80044d4:	4605      	mov	r5, r0
 80044d6:	d005      	beq.n	80044e4 <_strtod_l+0x84>
 80044d8:	2f06      	cmp	r7, #6
 80044da:	d12a      	bne.n	8004532 <_strtod_l+0xd2>
 80044dc:	3601      	adds	r6, #1
 80044de:	2300      	movs	r3, #0
 80044e0:	961d      	str	r6, [sp, #116]	; 0x74
 80044e2:	930e      	str	r3, [sp, #56]	; 0x38
 80044e4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	f040 8596 	bne.w	8005018 <_strtod_l+0xbb8>
 80044ec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80044ee:	b1db      	cbz	r3, 8004528 <_strtod_l+0xc8>
 80044f0:	4652      	mov	r2, sl
 80044f2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80044f6:	ec43 2b10 	vmov	d0, r2, r3
 80044fa:	b023      	add	sp, #140	; 0x8c
 80044fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004500:	2a20      	cmp	r2, #32
 8004502:	d1ce      	bne.n	80044a2 <_strtod_l+0x42>
 8004504:	3301      	adds	r3, #1
 8004506:	931d      	str	r3, [sp, #116]	; 0x74
 8004508:	e7c0      	b.n	800448c <_strtod_l+0x2c>
 800450a:	2a2d      	cmp	r2, #45	; 0x2d
 800450c:	d1c9      	bne.n	80044a2 <_strtod_l+0x42>
 800450e:	2201      	movs	r2, #1
 8004510:	920e      	str	r2, [sp, #56]	; 0x38
 8004512:	1c5a      	adds	r2, r3, #1
 8004514:	921d      	str	r2, [sp, #116]	; 0x74
 8004516:	785b      	ldrb	r3, [r3, #1]
 8004518:	2b00      	cmp	r3, #0
 800451a:	d1c4      	bne.n	80044a6 <_strtod_l+0x46>
 800451c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800451e:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8004522:	2b00      	cmp	r3, #0
 8004524:	f040 8576 	bne.w	8005014 <_strtod_l+0xbb4>
 8004528:	4652      	mov	r2, sl
 800452a:	465b      	mov	r3, fp
 800452c:	e7e3      	b.n	80044f6 <_strtod_l+0x96>
 800452e:	2200      	movs	r2, #0
 8004530:	e7ee      	b.n	8004510 <_strtod_l+0xb0>
 8004532:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8004534:	b13a      	cbz	r2, 8004546 <_strtod_l+0xe6>
 8004536:	2135      	movs	r1, #53	; 0x35
 8004538:	a820      	add	r0, sp, #128	; 0x80
 800453a:	f002 fcb4 	bl	8006ea6 <__copybits>
 800453e:	991e      	ldr	r1, [sp, #120]	; 0x78
 8004540:	4620      	mov	r0, r4
 8004542:	f002 f879 	bl	8006638 <_Bfree>
 8004546:	3f01      	subs	r7, #1
 8004548:	2f05      	cmp	r7, #5
 800454a:	d807      	bhi.n	800455c <_strtod_l+0xfc>
 800454c:	e8df f007 	tbb	[pc, r7]
 8004550:	1d180b0e 	.word	0x1d180b0e
 8004554:	030e      	.short	0x030e
 8004556:	f04f 0b00 	mov.w	fp, #0
 800455a:	46da      	mov	sl, fp
 800455c:	0728      	lsls	r0, r5, #28
 800455e:	d5c1      	bpl.n	80044e4 <_strtod_l+0x84>
 8004560:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8004564:	e7be      	b.n	80044e4 <_strtod_l+0x84>
 8004566:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 800456a:	e7f7      	b.n	800455c <_strtod_l+0xfc>
 800456c:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 8004570:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8004572:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8004576:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800457a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800457e:	e7ed      	b.n	800455c <_strtod_l+0xfc>
 8004580:	f8df b184 	ldr.w	fp, [pc, #388]	; 8004708 <_strtod_l+0x2a8>
 8004584:	f04f 0a00 	mov.w	sl, #0
 8004588:	e7e8      	b.n	800455c <_strtod_l+0xfc>
 800458a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800458e:	f04f 3aff 	mov.w	sl, #4294967295
 8004592:	e7e3      	b.n	800455c <_strtod_l+0xfc>
 8004594:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004596:	1c5a      	adds	r2, r3, #1
 8004598:	921d      	str	r2, [sp, #116]	; 0x74
 800459a:	785b      	ldrb	r3, [r3, #1]
 800459c:	2b30      	cmp	r3, #48	; 0x30
 800459e:	d0f9      	beq.n	8004594 <_strtod_l+0x134>
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d09f      	beq.n	80044e4 <_strtod_l+0x84>
 80045a4:	2301      	movs	r3, #1
 80045a6:	f04f 0900 	mov.w	r9, #0
 80045aa:	9304      	str	r3, [sp, #16]
 80045ac:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80045ae:	930a      	str	r3, [sp, #40]	; 0x28
 80045b0:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80045b4:	464f      	mov	r7, r9
 80045b6:	220a      	movs	r2, #10
 80045b8:	981d      	ldr	r0, [sp, #116]	; 0x74
 80045ba:	7806      	ldrb	r6, [r0, #0]
 80045bc:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80045c0:	b2d9      	uxtb	r1, r3
 80045c2:	2909      	cmp	r1, #9
 80045c4:	d92a      	bls.n	800461c <_strtod_l+0x1bc>
 80045c6:	9907      	ldr	r1, [sp, #28]
 80045c8:	462a      	mov	r2, r5
 80045ca:	f002 fedd 	bl	8007388 <strncmp>
 80045ce:	b398      	cbz	r0, 8004638 <_strtod_l+0x1d8>
 80045d0:	2000      	movs	r0, #0
 80045d2:	4633      	mov	r3, r6
 80045d4:	463d      	mov	r5, r7
 80045d6:	9007      	str	r0, [sp, #28]
 80045d8:	4602      	mov	r2, r0
 80045da:	2b65      	cmp	r3, #101	; 0x65
 80045dc:	d001      	beq.n	80045e2 <_strtod_l+0x182>
 80045de:	2b45      	cmp	r3, #69	; 0x45
 80045e0:	d118      	bne.n	8004614 <_strtod_l+0x1b4>
 80045e2:	b91d      	cbnz	r5, 80045ec <_strtod_l+0x18c>
 80045e4:	9b04      	ldr	r3, [sp, #16]
 80045e6:	4303      	orrs	r3, r0
 80045e8:	d098      	beq.n	800451c <_strtod_l+0xbc>
 80045ea:	2500      	movs	r5, #0
 80045ec:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 80045f0:	f108 0301 	add.w	r3, r8, #1
 80045f4:	931d      	str	r3, [sp, #116]	; 0x74
 80045f6:	f898 3001 	ldrb.w	r3, [r8, #1]
 80045fa:	2b2b      	cmp	r3, #43	; 0x2b
 80045fc:	d075      	beq.n	80046ea <_strtod_l+0x28a>
 80045fe:	2b2d      	cmp	r3, #45	; 0x2d
 8004600:	d07b      	beq.n	80046fa <_strtod_l+0x29a>
 8004602:	f04f 0c00 	mov.w	ip, #0
 8004606:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800460a:	2909      	cmp	r1, #9
 800460c:	f240 8082 	bls.w	8004714 <_strtod_l+0x2b4>
 8004610:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8004614:	2600      	movs	r6, #0
 8004616:	e09d      	b.n	8004754 <_strtod_l+0x2f4>
 8004618:	2300      	movs	r3, #0
 800461a:	e7c4      	b.n	80045a6 <_strtod_l+0x146>
 800461c:	2f08      	cmp	r7, #8
 800461e:	bfd8      	it	le
 8004620:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8004622:	f100 0001 	add.w	r0, r0, #1
 8004626:	bfda      	itte	le
 8004628:	fb02 3301 	mlale	r3, r2, r1, r3
 800462c:	9309      	strle	r3, [sp, #36]	; 0x24
 800462e:	fb02 3909 	mlagt	r9, r2, r9, r3
 8004632:	3701      	adds	r7, #1
 8004634:	901d      	str	r0, [sp, #116]	; 0x74
 8004636:	e7bf      	b.n	80045b8 <_strtod_l+0x158>
 8004638:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800463a:	195a      	adds	r2, r3, r5
 800463c:	921d      	str	r2, [sp, #116]	; 0x74
 800463e:	5d5b      	ldrb	r3, [r3, r5]
 8004640:	2f00      	cmp	r7, #0
 8004642:	d037      	beq.n	80046b4 <_strtod_l+0x254>
 8004644:	9007      	str	r0, [sp, #28]
 8004646:	463d      	mov	r5, r7
 8004648:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800464c:	2a09      	cmp	r2, #9
 800464e:	d912      	bls.n	8004676 <_strtod_l+0x216>
 8004650:	2201      	movs	r2, #1
 8004652:	e7c2      	b.n	80045da <_strtod_l+0x17a>
 8004654:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004656:	1c5a      	adds	r2, r3, #1
 8004658:	921d      	str	r2, [sp, #116]	; 0x74
 800465a:	785b      	ldrb	r3, [r3, #1]
 800465c:	3001      	adds	r0, #1
 800465e:	2b30      	cmp	r3, #48	; 0x30
 8004660:	d0f8      	beq.n	8004654 <_strtod_l+0x1f4>
 8004662:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8004666:	2a08      	cmp	r2, #8
 8004668:	f200 84db 	bhi.w	8005022 <_strtod_l+0xbc2>
 800466c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800466e:	9007      	str	r0, [sp, #28]
 8004670:	2000      	movs	r0, #0
 8004672:	920a      	str	r2, [sp, #40]	; 0x28
 8004674:	4605      	mov	r5, r0
 8004676:	3b30      	subs	r3, #48	; 0x30
 8004678:	f100 0201 	add.w	r2, r0, #1
 800467c:	d014      	beq.n	80046a8 <_strtod_l+0x248>
 800467e:	9907      	ldr	r1, [sp, #28]
 8004680:	4411      	add	r1, r2
 8004682:	9107      	str	r1, [sp, #28]
 8004684:	462a      	mov	r2, r5
 8004686:	eb00 0e05 	add.w	lr, r0, r5
 800468a:	210a      	movs	r1, #10
 800468c:	4572      	cmp	r2, lr
 800468e:	d113      	bne.n	80046b8 <_strtod_l+0x258>
 8004690:	182a      	adds	r2, r5, r0
 8004692:	2a08      	cmp	r2, #8
 8004694:	f105 0501 	add.w	r5, r5, #1
 8004698:	4405      	add	r5, r0
 800469a:	dc1c      	bgt.n	80046d6 <_strtod_l+0x276>
 800469c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800469e:	220a      	movs	r2, #10
 80046a0:	fb02 3301 	mla	r3, r2, r1, r3
 80046a4:	9309      	str	r3, [sp, #36]	; 0x24
 80046a6:	2200      	movs	r2, #0
 80046a8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80046aa:	1c59      	adds	r1, r3, #1
 80046ac:	911d      	str	r1, [sp, #116]	; 0x74
 80046ae:	785b      	ldrb	r3, [r3, #1]
 80046b0:	4610      	mov	r0, r2
 80046b2:	e7c9      	b.n	8004648 <_strtod_l+0x1e8>
 80046b4:	4638      	mov	r0, r7
 80046b6:	e7d2      	b.n	800465e <_strtod_l+0x1fe>
 80046b8:	2a08      	cmp	r2, #8
 80046ba:	dc04      	bgt.n	80046c6 <_strtod_l+0x266>
 80046bc:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80046be:	434e      	muls	r6, r1
 80046c0:	9609      	str	r6, [sp, #36]	; 0x24
 80046c2:	3201      	adds	r2, #1
 80046c4:	e7e2      	b.n	800468c <_strtod_l+0x22c>
 80046c6:	f102 0c01 	add.w	ip, r2, #1
 80046ca:	f1bc 0f10 	cmp.w	ip, #16
 80046ce:	bfd8      	it	le
 80046d0:	fb01 f909 	mulle.w	r9, r1, r9
 80046d4:	e7f5      	b.n	80046c2 <_strtod_l+0x262>
 80046d6:	2d10      	cmp	r5, #16
 80046d8:	bfdc      	itt	le
 80046da:	220a      	movle	r2, #10
 80046dc:	fb02 3909 	mlale	r9, r2, r9, r3
 80046e0:	e7e1      	b.n	80046a6 <_strtod_l+0x246>
 80046e2:	2300      	movs	r3, #0
 80046e4:	9307      	str	r3, [sp, #28]
 80046e6:	2201      	movs	r2, #1
 80046e8:	e77c      	b.n	80045e4 <_strtod_l+0x184>
 80046ea:	f04f 0c00 	mov.w	ip, #0
 80046ee:	f108 0302 	add.w	r3, r8, #2
 80046f2:	931d      	str	r3, [sp, #116]	; 0x74
 80046f4:	f898 3002 	ldrb.w	r3, [r8, #2]
 80046f8:	e785      	b.n	8004606 <_strtod_l+0x1a6>
 80046fa:	f04f 0c01 	mov.w	ip, #1
 80046fe:	e7f6      	b.n	80046ee <_strtod_l+0x28e>
 8004700:	08008958 	.word	0x08008958
 8004704:	08008708 	.word	0x08008708
 8004708:	7ff00000 	.word	0x7ff00000
 800470c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800470e:	1c59      	adds	r1, r3, #1
 8004710:	911d      	str	r1, [sp, #116]	; 0x74
 8004712:	785b      	ldrb	r3, [r3, #1]
 8004714:	2b30      	cmp	r3, #48	; 0x30
 8004716:	d0f9      	beq.n	800470c <_strtod_l+0x2ac>
 8004718:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 800471c:	2908      	cmp	r1, #8
 800471e:	f63f af79 	bhi.w	8004614 <_strtod_l+0x1b4>
 8004722:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8004726:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004728:	9308      	str	r3, [sp, #32]
 800472a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800472c:	1c59      	adds	r1, r3, #1
 800472e:	911d      	str	r1, [sp, #116]	; 0x74
 8004730:	785b      	ldrb	r3, [r3, #1]
 8004732:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 8004736:	2e09      	cmp	r6, #9
 8004738:	d937      	bls.n	80047aa <_strtod_l+0x34a>
 800473a:	9e08      	ldr	r6, [sp, #32]
 800473c:	1b89      	subs	r1, r1, r6
 800473e:	2908      	cmp	r1, #8
 8004740:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8004744:	dc02      	bgt.n	800474c <_strtod_l+0x2ec>
 8004746:	4576      	cmp	r6, lr
 8004748:	bfa8      	it	ge
 800474a:	4676      	movge	r6, lr
 800474c:	f1bc 0f00 	cmp.w	ip, #0
 8004750:	d000      	beq.n	8004754 <_strtod_l+0x2f4>
 8004752:	4276      	negs	r6, r6
 8004754:	2d00      	cmp	r5, #0
 8004756:	d14f      	bne.n	80047f8 <_strtod_l+0x398>
 8004758:	9904      	ldr	r1, [sp, #16]
 800475a:	4301      	orrs	r1, r0
 800475c:	f47f aec2 	bne.w	80044e4 <_strtod_l+0x84>
 8004760:	2a00      	cmp	r2, #0
 8004762:	f47f aedb 	bne.w	800451c <_strtod_l+0xbc>
 8004766:	2b69      	cmp	r3, #105	; 0x69
 8004768:	d027      	beq.n	80047ba <_strtod_l+0x35a>
 800476a:	dc24      	bgt.n	80047b6 <_strtod_l+0x356>
 800476c:	2b49      	cmp	r3, #73	; 0x49
 800476e:	d024      	beq.n	80047ba <_strtod_l+0x35a>
 8004770:	2b4e      	cmp	r3, #78	; 0x4e
 8004772:	f47f aed3 	bne.w	800451c <_strtod_l+0xbc>
 8004776:	499e      	ldr	r1, [pc, #632]	; (80049f0 <_strtod_l+0x590>)
 8004778:	a81d      	add	r0, sp, #116	; 0x74
 800477a:	f001 fe41 	bl	8006400 <__match>
 800477e:	2800      	cmp	r0, #0
 8004780:	f43f aecc 	beq.w	800451c <_strtod_l+0xbc>
 8004784:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004786:	781b      	ldrb	r3, [r3, #0]
 8004788:	2b28      	cmp	r3, #40	; 0x28
 800478a:	d12d      	bne.n	80047e8 <_strtod_l+0x388>
 800478c:	4999      	ldr	r1, [pc, #612]	; (80049f4 <_strtod_l+0x594>)
 800478e:	aa20      	add	r2, sp, #128	; 0x80
 8004790:	a81d      	add	r0, sp, #116	; 0x74
 8004792:	f001 fe49 	bl	8006428 <__hexnan>
 8004796:	2805      	cmp	r0, #5
 8004798:	d126      	bne.n	80047e8 <_strtod_l+0x388>
 800479a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800479c:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 80047a0:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 80047a4:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 80047a8:	e69c      	b.n	80044e4 <_strtod_l+0x84>
 80047aa:	210a      	movs	r1, #10
 80047ac:	fb01 3e0e 	mla	lr, r1, lr, r3
 80047b0:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80047b4:	e7b9      	b.n	800472a <_strtod_l+0x2ca>
 80047b6:	2b6e      	cmp	r3, #110	; 0x6e
 80047b8:	e7db      	b.n	8004772 <_strtod_l+0x312>
 80047ba:	498f      	ldr	r1, [pc, #572]	; (80049f8 <_strtod_l+0x598>)
 80047bc:	a81d      	add	r0, sp, #116	; 0x74
 80047be:	f001 fe1f 	bl	8006400 <__match>
 80047c2:	2800      	cmp	r0, #0
 80047c4:	f43f aeaa 	beq.w	800451c <_strtod_l+0xbc>
 80047c8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80047ca:	498c      	ldr	r1, [pc, #560]	; (80049fc <_strtod_l+0x59c>)
 80047cc:	3b01      	subs	r3, #1
 80047ce:	a81d      	add	r0, sp, #116	; 0x74
 80047d0:	931d      	str	r3, [sp, #116]	; 0x74
 80047d2:	f001 fe15 	bl	8006400 <__match>
 80047d6:	b910      	cbnz	r0, 80047de <_strtod_l+0x37e>
 80047d8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80047da:	3301      	adds	r3, #1
 80047dc:	931d      	str	r3, [sp, #116]	; 0x74
 80047de:	f8df b22c 	ldr.w	fp, [pc, #556]	; 8004a0c <_strtod_l+0x5ac>
 80047e2:	f04f 0a00 	mov.w	sl, #0
 80047e6:	e67d      	b.n	80044e4 <_strtod_l+0x84>
 80047e8:	4885      	ldr	r0, [pc, #532]	; (8004a00 <_strtod_l+0x5a0>)
 80047ea:	f002 fdb5 	bl	8007358 <nan>
 80047ee:	ed8d 0b04 	vstr	d0, [sp, #16]
 80047f2:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 80047f6:	e675      	b.n	80044e4 <_strtod_l+0x84>
 80047f8:	9b07      	ldr	r3, [sp, #28]
 80047fa:	9809      	ldr	r0, [sp, #36]	; 0x24
 80047fc:	1af3      	subs	r3, r6, r3
 80047fe:	2f00      	cmp	r7, #0
 8004800:	bf08      	it	eq
 8004802:	462f      	moveq	r7, r5
 8004804:	2d10      	cmp	r5, #16
 8004806:	9308      	str	r3, [sp, #32]
 8004808:	46a8      	mov	r8, r5
 800480a:	bfa8      	it	ge
 800480c:	f04f 0810 	movge.w	r8, #16
 8004810:	f7fb fe78 	bl	8000504 <__aeabi_ui2d>
 8004814:	2d09      	cmp	r5, #9
 8004816:	4682      	mov	sl, r0
 8004818:	468b      	mov	fp, r1
 800481a:	dd13      	ble.n	8004844 <_strtod_l+0x3e4>
 800481c:	4b79      	ldr	r3, [pc, #484]	; (8004a04 <_strtod_l+0x5a4>)
 800481e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8004822:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8004826:	f7fb fee7 	bl	80005f8 <__aeabi_dmul>
 800482a:	4682      	mov	sl, r0
 800482c:	4648      	mov	r0, r9
 800482e:	468b      	mov	fp, r1
 8004830:	f7fb fe68 	bl	8000504 <__aeabi_ui2d>
 8004834:	4602      	mov	r2, r0
 8004836:	460b      	mov	r3, r1
 8004838:	4650      	mov	r0, sl
 800483a:	4659      	mov	r1, fp
 800483c:	f7fb fd26 	bl	800028c <__adddf3>
 8004840:	4682      	mov	sl, r0
 8004842:	468b      	mov	fp, r1
 8004844:	2d0f      	cmp	r5, #15
 8004846:	dc38      	bgt.n	80048ba <_strtod_l+0x45a>
 8004848:	9b08      	ldr	r3, [sp, #32]
 800484a:	2b00      	cmp	r3, #0
 800484c:	f43f ae4a 	beq.w	80044e4 <_strtod_l+0x84>
 8004850:	dd24      	ble.n	800489c <_strtod_l+0x43c>
 8004852:	2b16      	cmp	r3, #22
 8004854:	dc0b      	bgt.n	800486e <_strtod_l+0x40e>
 8004856:	4d6b      	ldr	r5, [pc, #428]	; (8004a04 <_strtod_l+0x5a4>)
 8004858:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 800485c:	e9d5 0100 	ldrd	r0, r1, [r5]
 8004860:	4652      	mov	r2, sl
 8004862:	465b      	mov	r3, fp
 8004864:	f7fb fec8 	bl	80005f8 <__aeabi_dmul>
 8004868:	4682      	mov	sl, r0
 800486a:	468b      	mov	fp, r1
 800486c:	e63a      	b.n	80044e4 <_strtod_l+0x84>
 800486e:	9a08      	ldr	r2, [sp, #32]
 8004870:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8004874:	4293      	cmp	r3, r2
 8004876:	db20      	blt.n	80048ba <_strtod_l+0x45a>
 8004878:	4c62      	ldr	r4, [pc, #392]	; (8004a04 <_strtod_l+0x5a4>)
 800487a:	f1c5 050f 	rsb	r5, r5, #15
 800487e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8004882:	4652      	mov	r2, sl
 8004884:	465b      	mov	r3, fp
 8004886:	e9d1 0100 	ldrd	r0, r1, [r1]
 800488a:	f7fb feb5 	bl	80005f8 <__aeabi_dmul>
 800488e:	9b08      	ldr	r3, [sp, #32]
 8004890:	1b5d      	subs	r5, r3, r5
 8004892:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8004896:	e9d4 2300 	ldrd	r2, r3, [r4]
 800489a:	e7e3      	b.n	8004864 <_strtod_l+0x404>
 800489c:	9b08      	ldr	r3, [sp, #32]
 800489e:	3316      	adds	r3, #22
 80048a0:	db0b      	blt.n	80048ba <_strtod_l+0x45a>
 80048a2:	9b07      	ldr	r3, [sp, #28]
 80048a4:	4a57      	ldr	r2, [pc, #348]	; (8004a04 <_strtod_l+0x5a4>)
 80048a6:	1b9e      	subs	r6, r3, r6
 80048a8:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 80048ac:	e9d6 2300 	ldrd	r2, r3, [r6]
 80048b0:	4650      	mov	r0, sl
 80048b2:	4659      	mov	r1, fp
 80048b4:	f7fb ffca 	bl	800084c <__aeabi_ddiv>
 80048b8:	e7d6      	b.n	8004868 <_strtod_l+0x408>
 80048ba:	9b08      	ldr	r3, [sp, #32]
 80048bc:	eba5 0808 	sub.w	r8, r5, r8
 80048c0:	4498      	add	r8, r3
 80048c2:	f1b8 0f00 	cmp.w	r8, #0
 80048c6:	dd71      	ble.n	80049ac <_strtod_l+0x54c>
 80048c8:	f018 030f 	ands.w	r3, r8, #15
 80048cc:	d00a      	beq.n	80048e4 <_strtod_l+0x484>
 80048ce:	494d      	ldr	r1, [pc, #308]	; (8004a04 <_strtod_l+0x5a4>)
 80048d0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80048d4:	4652      	mov	r2, sl
 80048d6:	465b      	mov	r3, fp
 80048d8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80048dc:	f7fb fe8c 	bl	80005f8 <__aeabi_dmul>
 80048e0:	4682      	mov	sl, r0
 80048e2:	468b      	mov	fp, r1
 80048e4:	f038 080f 	bics.w	r8, r8, #15
 80048e8:	d04d      	beq.n	8004986 <_strtod_l+0x526>
 80048ea:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80048ee:	dd22      	ble.n	8004936 <_strtod_l+0x4d6>
 80048f0:	2500      	movs	r5, #0
 80048f2:	462e      	mov	r6, r5
 80048f4:	9509      	str	r5, [sp, #36]	; 0x24
 80048f6:	9507      	str	r5, [sp, #28]
 80048f8:	2322      	movs	r3, #34	; 0x22
 80048fa:	f8df b110 	ldr.w	fp, [pc, #272]	; 8004a0c <_strtod_l+0x5ac>
 80048fe:	6023      	str	r3, [r4, #0]
 8004900:	f04f 0a00 	mov.w	sl, #0
 8004904:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004906:	2b00      	cmp	r3, #0
 8004908:	f43f adec 	beq.w	80044e4 <_strtod_l+0x84>
 800490c:	991e      	ldr	r1, [sp, #120]	; 0x78
 800490e:	4620      	mov	r0, r4
 8004910:	f001 fe92 	bl	8006638 <_Bfree>
 8004914:	9907      	ldr	r1, [sp, #28]
 8004916:	4620      	mov	r0, r4
 8004918:	f001 fe8e 	bl	8006638 <_Bfree>
 800491c:	4631      	mov	r1, r6
 800491e:	4620      	mov	r0, r4
 8004920:	f001 fe8a 	bl	8006638 <_Bfree>
 8004924:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004926:	4620      	mov	r0, r4
 8004928:	f001 fe86 	bl	8006638 <_Bfree>
 800492c:	4629      	mov	r1, r5
 800492e:	4620      	mov	r0, r4
 8004930:	f001 fe82 	bl	8006638 <_Bfree>
 8004934:	e5d6      	b.n	80044e4 <_strtod_l+0x84>
 8004936:	2300      	movs	r3, #0
 8004938:	ea4f 1828 	mov.w	r8, r8, asr #4
 800493c:	4650      	mov	r0, sl
 800493e:	4659      	mov	r1, fp
 8004940:	4699      	mov	r9, r3
 8004942:	f1b8 0f01 	cmp.w	r8, #1
 8004946:	dc21      	bgt.n	800498c <_strtod_l+0x52c>
 8004948:	b10b      	cbz	r3, 800494e <_strtod_l+0x4ee>
 800494a:	4682      	mov	sl, r0
 800494c:	468b      	mov	fp, r1
 800494e:	4b2e      	ldr	r3, [pc, #184]	; (8004a08 <_strtod_l+0x5a8>)
 8004950:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8004954:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8004958:	4652      	mov	r2, sl
 800495a:	465b      	mov	r3, fp
 800495c:	e9d9 0100 	ldrd	r0, r1, [r9]
 8004960:	f7fb fe4a 	bl	80005f8 <__aeabi_dmul>
 8004964:	4b29      	ldr	r3, [pc, #164]	; (8004a0c <_strtod_l+0x5ac>)
 8004966:	460a      	mov	r2, r1
 8004968:	400b      	ands	r3, r1
 800496a:	4929      	ldr	r1, [pc, #164]	; (8004a10 <_strtod_l+0x5b0>)
 800496c:	428b      	cmp	r3, r1
 800496e:	4682      	mov	sl, r0
 8004970:	d8be      	bhi.n	80048f0 <_strtod_l+0x490>
 8004972:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8004976:	428b      	cmp	r3, r1
 8004978:	bf86      	itte	hi
 800497a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8004a14 <_strtod_l+0x5b4>
 800497e:	f04f 3aff 	movhi.w	sl, #4294967295
 8004982:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8004986:	2300      	movs	r3, #0
 8004988:	9304      	str	r3, [sp, #16]
 800498a:	e081      	b.n	8004a90 <_strtod_l+0x630>
 800498c:	f018 0f01 	tst.w	r8, #1
 8004990:	d007      	beq.n	80049a2 <_strtod_l+0x542>
 8004992:	4b1d      	ldr	r3, [pc, #116]	; (8004a08 <_strtod_l+0x5a8>)
 8004994:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8004998:	e9d3 2300 	ldrd	r2, r3, [r3]
 800499c:	f7fb fe2c 	bl	80005f8 <__aeabi_dmul>
 80049a0:	2301      	movs	r3, #1
 80049a2:	f109 0901 	add.w	r9, r9, #1
 80049a6:	ea4f 0868 	mov.w	r8, r8, asr #1
 80049aa:	e7ca      	b.n	8004942 <_strtod_l+0x4e2>
 80049ac:	d0eb      	beq.n	8004986 <_strtod_l+0x526>
 80049ae:	f1c8 0800 	rsb	r8, r8, #0
 80049b2:	f018 020f 	ands.w	r2, r8, #15
 80049b6:	d00a      	beq.n	80049ce <_strtod_l+0x56e>
 80049b8:	4b12      	ldr	r3, [pc, #72]	; (8004a04 <_strtod_l+0x5a4>)
 80049ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80049be:	4650      	mov	r0, sl
 80049c0:	4659      	mov	r1, fp
 80049c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049c6:	f7fb ff41 	bl	800084c <__aeabi_ddiv>
 80049ca:	4682      	mov	sl, r0
 80049cc:	468b      	mov	fp, r1
 80049ce:	ea5f 1828 	movs.w	r8, r8, asr #4
 80049d2:	d0d8      	beq.n	8004986 <_strtod_l+0x526>
 80049d4:	f1b8 0f1f 	cmp.w	r8, #31
 80049d8:	dd1e      	ble.n	8004a18 <_strtod_l+0x5b8>
 80049da:	2500      	movs	r5, #0
 80049dc:	462e      	mov	r6, r5
 80049de:	9509      	str	r5, [sp, #36]	; 0x24
 80049e0:	9507      	str	r5, [sp, #28]
 80049e2:	2322      	movs	r3, #34	; 0x22
 80049e4:	f04f 0a00 	mov.w	sl, #0
 80049e8:	f04f 0b00 	mov.w	fp, #0
 80049ec:	6023      	str	r3, [r4, #0]
 80049ee:	e789      	b.n	8004904 <_strtod_l+0x4a4>
 80049f0:	080086d9 	.word	0x080086d9
 80049f4:	0800871c 	.word	0x0800871c
 80049f8:	080086d1 	.word	0x080086d1
 80049fc:	0800885c 	.word	0x0800885c
 8004a00:	08008b18 	.word	0x08008b18
 8004a04:	080089f8 	.word	0x080089f8
 8004a08:	080089d0 	.word	0x080089d0
 8004a0c:	7ff00000 	.word	0x7ff00000
 8004a10:	7ca00000 	.word	0x7ca00000
 8004a14:	7fefffff 	.word	0x7fefffff
 8004a18:	f018 0310 	ands.w	r3, r8, #16
 8004a1c:	bf18      	it	ne
 8004a1e:	236a      	movne	r3, #106	; 0x6a
 8004a20:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 8004dd8 <_strtod_l+0x978>
 8004a24:	9304      	str	r3, [sp, #16]
 8004a26:	4650      	mov	r0, sl
 8004a28:	4659      	mov	r1, fp
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	f018 0f01 	tst.w	r8, #1
 8004a30:	d004      	beq.n	8004a3c <_strtod_l+0x5dc>
 8004a32:	e9d9 2300 	ldrd	r2, r3, [r9]
 8004a36:	f7fb fddf 	bl	80005f8 <__aeabi_dmul>
 8004a3a:	2301      	movs	r3, #1
 8004a3c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8004a40:	f109 0908 	add.w	r9, r9, #8
 8004a44:	d1f2      	bne.n	8004a2c <_strtod_l+0x5cc>
 8004a46:	b10b      	cbz	r3, 8004a4c <_strtod_l+0x5ec>
 8004a48:	4682      	mov	sl, r0
 8004a4a:	468b      	mov	fp, r1
 8004a4c:	9b04      	ldr	r3, [sp, #16]
 8004a4e:	b1bb      	cbz	r3, 8004a80 <_strtod_l+0x620>
 8004a50:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8004a54:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	4659      	mov	r1, fp
 8004a5c:	dd10      	ble.n	8004a80 <_strtod_l+0x620>
 8004a5e:	2b1f      	cmp	r3, #31
 8004a60:	f340 8128 	ble.w	8004cb4 <_strtod_l+0x854>
 8004a64:	2b34      	cmp	r3, #52	; 0x34
 8004a66:	bfde      	ittt	le
 8004a68:	3b20      	suble	r3, #32
 8004a6a:	f04f 32ff 	movle.w	r2, #4294967295
 8004a6e:	fa02 f303 	lslle.w	r3, r2, r3
 8004a72:	f04f 0a00 	mov.w	sl, #0
 8004a76:	bfcc      	ite	gt
 8004a78:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8004a7c:	ea03 0b01 	andle.w	fp, r3, r1
 8004a80:	2200      	movs	r2, #0
 8004a82:	2300      	movs	r3, #0
 8004a84:	4650      	mov	r0, sl
 8004a86:	4659      	mov	r1, fp
 8004a88:	f7fc f81e 	bl	8000ac8 <__aeabi_dcmpeq>
 8004a8c:	2800      	cmp	r0, #0
 8004a8e:	d1a4      	bne.n	80049da <_strtod_l+0x57a>
 8004a90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004a92:	9300      	str	r3, [sp, #0]
 8004a94:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004a96:	462b      	mov	r3, r5
 8004a98:	463a      	mov	r2, r7
 8004a9a:	4620      	mov	r0, r4
 8004a9c:	f001 fe38 	bl	8006710 <__s2b>
 8004aa0:	9009      	str	r0, [sp, #36]	; 0x24
 8004aa2:	2800      	cmp	r0, #0
 8004aa4:	f43f af24 	beq.w	80048f0 <_strtod_l+0x490>
 8004aa8:	9b07      	ldr	r3, [sp, #28]
 8004aaa:	1b9e      	subs	r6, r3, r6
 8004aac:	9b08      	ldr	r3, [sp, #32]
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	bfb4      	ite	lt
 8004ab2:	4633      	movlt	r3, r6
 8004ab4:	2300      	movge	r3, #0
 8004ab6:	9310      	str	r3, [sp, #64]	; 0x40
 8004ab8:	9b08      	ldr	r3, [sp, #32]
 8004aba:	2500      	movs	r5, #0
 8004abc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8004ac0:	9318      	str	r3, [sp, #96]	; 0x60
 8004ac2:	462e      	mov	r6, r5
 8004ac4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ac6:	4620      	mov	r0, r4
 8004ac8:	6859      	ldr	r1, [r3, #4]
 8004aca:	f001 fd75 	bl	80065b8 <_Balloc>
 8004ace:	9007      	str	r0, [sp, #28]
 8004ad0:	2800      	cmp	r0, #0
 8004ad2:	f43f af11 	beq.w	80048f8 <_strtod_l+0x498>
 8004ad6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ad8:	691a      	ldr	r2, [r3, #16]
 8004ada:	3202      	adds	r2, #2
 8004adc:	f103 010c 	add.w	r1, r3, #12
 8004ae0:	0092      	lsls	r2, r2, #2
 8004ae2:	300c      	adds	r0, #12
 8004ae4:	f001 fd5a 	bl	800659c <memcpy>
 8004ae8:	ec4b ab10 	vmov	d0, sl, fp
 8004aec:	aa20      	add	r2, sp, #128	; 0x80
 8004aee:	a91f      	add	r1, sp, #124	; 0x7c
 8004af0:	4620      	mov	r0, r4
 8004af2:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8004af6:	f002 f947 	bl	8006d88 <__d2b>
 8004afa:	901e      	str	r0, [sp, #120]	; 0x78
 8004afc:	2800      	cmp	r0, #0
 8004afe:	f43f aefb 	beq.w	80048f8 <_strtod_l+0x498>
 8004b02:	2101      	movs	r1, #1
 8004b04:	4620      	mov	r0, r4
 8004b06:	f001 fe9d 	bl	8006844 <__i2b>
 8004b0a:	4606      	mov	r6, r0
 8004b0c:	2800      	cmp	r0, #0
 8004b0e:	f43f aef3 	beq.w	80048f8 <_strtod_l+0x498>
 8004b12:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8004b14:	9904      	ldr	r1, [sp, #16]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	bfab      	itete	ge
 8004b1a:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 8004b1c:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 8004b1e:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 8004b20:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 8004b24:	bfac      	ite	ge
 8004b26:	eb03 0902 	addge.w	r9, r3, r2
 8004b2a:	1ad7      	sublt	r7, r2, r3
 8004b2c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004b2e:	eba3 0801 	sub.w	r8, r3, r1
 8004b32:	4490      	add	r8, r2
 8004b34:	4ba3      	ldr	r3, [pc, #652]	; (8004dc4 <_strtod_l+0x964>)
 8004b36:	f108 38ff 	add.w	r8, r8, #4294967295
 8004b3a:	4598      	cmp	r8, r3
 8004b3c:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8004b40:	f280 80cc 	bge.w	8004cdc <_strtod_l+0x87c>
 8004b44:	eba3 0308 	sub.w	r3, r3, r8
 8004b48:	2b1f      	cmp	r3, #31
 8004b4a:	eba2 0203 	sub.w	r2, r2, r3
 8004b4e:	f04f 0101 	mov.w	r1, #1
 8004b52:	f300 80b6 	bgt.w	8004cc2 <_strtod_l+0x862>
 8004b56:	fa01 f303 	lsl.w	r3, r1, r3
 8004b5a:	9311      	str	r3, [sp, #68]	; 0x44
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	930c      	str	r3, [sp, #48]	; 0x30
 8004b60:	eb09 0802 	add.w	r8, r9, r2
 8004b64:	9b04      	ldr	r3, [sp, #16]
 8004b66:	45c1      	cmp	r9, r8
 8004b68:	4417      	add	r7, r2
 8004b6a:	441f      	add	r7, r3
 8004b6c:	464b      	mov	r3, r9
 8004b6e:	bfa8      	it	ge
 8004b70:	4643      	movge	r3, r8
 8004b72:	42bb      	cmp	r3, r7
 8004b74:	bfa8      	it	ge
 8004b76:	463b      	movge	r3, r7
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	bfc2      	ittt	gt
 8004b7c:	eba8 0803 	subgt.w	r8, r8, r3
 8004b80:	1aff      	subgt	r7, r7, r3
 8004b82:	eba9 0903 	subgt.w	r9, r9, r3
 8004b86:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	dd17      	ble.n	8004bbc <_strtod_l+0x75c>
 8004b8c:	4631      	mov	r1, r6
 8004b8e:	461a      	mov	r2, r3
 8004b90:	4620      	mov	r0, r4
 8004b92:	f001 ff13 	bl	80069bc <__pow5mult>
 8004b96:	4606      	mov	r6, r0
 8004b98:	2800      	cmp	r0, #0
 8004b9a:	f43f aead 	beq.w	80048f8 <_strtod_l+0x498>
 8004b9e:	4601      	mov	r1, r0
 8004ba0:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8004ba2:	4620      	mov	r0, r4
 8004ba4:	f001 fe64 	bl	8006870 <__multiply>
 8004ba8:	900f      	str	r0, [sp, #60]	; 0x3c
 8004baa:	2800      	cmp	r0, #0
 8004bac:	f43f aea4 	beq.w	80048f8 <_strtod_l+0x498>
 8004bb0:	991e      	ldr	r1, [sp, #120]	; 0x78
 8004bb2:	4620      	mov	r0, r4
 8004bb4:	f001 fd40 	bl	8006638 <_Bfree>
 8004bb8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004bba:	931e      	str	r3, [sp, #120]	; 0x78
 8004bbc:	f1b8 0f00 	cmp.w	r8, #0
 8004bc0:	f300 8091 	bgt.w	8004ce6 <_strtod_l+0x886>
 8004bc4:	9b08      	ldr	r3, [sp, #32]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	dd08      	ble.n	8004bdc <_strtod_l+0x77c>
 8004bca:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8004bcc:	9907      	ldr	r1, [sp, #28]
 8004bce:	4620      	mov	r0, r4
 8004bd0:	f001 fef4 	bl	80069bc <__pow5mult>
 8004bd4:	9007      	str	r0, [sp, #28]
 8004bd6:	2800      	cmp	r0, #0
 8004bd8:	f43f ae8e 	beq.w	80048f8 <_strtod_l+0x498>
 8004bdc:	2f00      	cmp	r7, #0
 8004bde:	dd08      	ble.n	8004bf2 <_strtod_l+0x792>
 8004be0:	9907      	ldr	r1, [sp, #28]
 8004be2:	463a      	mov	r2, r7
 8004be4:	4620      	mov	r0, r4
 8004be6:	f001 ff43 	bl	8006a70 <__lshift>
 8004bea:	9007      	str	r0, [sp, #28]
 8004bec:	2800      	cmp	r0, #0
 8004bee:	f43f ae83 	beq.w	80048f8 <_strtod_l+0x498>
 8004bf2:	f1b9 0f00 	cmp.w	r9, #0
 8004bf6:	dd08      	ble.n	8004c0a <_strtod_l+0x7aa>
 8004bf8:	4631      	mov	r1, r6
 8004bfa:	464a      	mov	r2, r9
 8004bfc:	4620      	mov	r0, r4
 8004bfe:	f001 ff37 	bl	8006a70 <__lshift>
 8004c02:	4606      	mov	r6, r0
 8004c04:	2800      	cmp	r0, #0
 8004c06:	f43f ae77 	beq.w	80048f8 <_strtod_l+0x498>
 8004c0a:	9a07      	ldr	r2, [sp, #28]
 8004c0c:	991e      	ldr	r1, [sp, #120]	; 0x78
 8004c0e:	4620      	mov	r0, r4
 8004c10:	f001 ffb6 	bl	8006b80 <__mdiff>
 8004c14:	4605      	mov	r5, r0
 8004c16:	2800      	cmp	r0, #0
 8004c18:	f43f ae6e 	beq.w	80048f8 <_strtod_l+0x498>
 8004c1c:	68c3      	ldr	r3, [r0, #12]
 8004c1e:	930f      	str	r3, [sp, #60]	; 0x3c
 8004c20:	2300      	movs	r3, #0
 8004c22:	60c3      	str	r3, [r0, #12]
 8004c24:	4631      	mov	r1, r6
 8004c26:	f001 ff8f 	bl	8006b48 <__mcmp>
 8004c2a:	2800      	cmp	r0, #0
 8004c2c:	da65      	bge.n	8004cfa <_strtod_l+0x89a>
 8004c2e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004c30:	ea53 030a 	orrs.w	r3, r3, sl
 8004c34:	f040 8087 	bne.w	8004d46 <_strtod_l+0x8e6>
 8004c38:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	f040 8082 	bne.w	8004d46 <_strtod_l+0x8e6>
 8004c42:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8004c46:	0d1b      	lsrs	r3, r3, #20
 8004c48:	051b      	lsls	r3, r3, #20
 8004c4a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8004c4e:	d97a      	bls.n	8004d46 <_strtod_l+0x8e6>
 8004c50:	696b      	ldr	r3, [r5, #20]
 8004c52:	b913      	cbnz	r3, 8004c5a <_strtod_l+0x7fa>
 8004c54:	692b      	ldr	r3, [r5, #16]
 8004c56:	2b01      	cmp	r3, #1
 8004c58:	dd75      	ble.n	8004d46 <_strtod_l+0x8e6>
 8004c5a:	4629      	mov	r1, r5
 8004c5c:	2201      	movs	r2, #1
 8004c5e:	4620      	mov	r0, r4
 8004c60:	f001 ff06 	bl	8006a70 <__lshift>
 8004c64:	4631      	mov	r1, r6
 8004c66:	4605      	mov	r5, r0
 8004c68:	f001 ff6e 	bl	8006b48 <__mcmp>
 8004c6c:	2800      	cmp	r0, #0
 8004c6e:	dd6a      	ble.n	8004d46 <_strtod_l+0x8e6>
 8004c70:	9904      	ldr	r1, [sp, #16]
 8004c72:	4a55      	ldr	r2, [pc, #340]	; (8004dc8 <_strtod_l+0x968>)
 8004c74:	465b      	mov	r3, fp
 8004c76:	2900      	cmp	r1, #0
 8004c78:	f000 8085 	beq.w	8004d86 <_strtod_l+0x926>
 8004c7c:	ea02 010b 	and.w	r1, r2, fp
 8004c80:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8004c84:	dc7f      	bgt.n	8004d86 <_strtod_l+0x926>
 8004c86:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8004c8a:	f77f aeaa 	ble.w	80049e2 <_strtod_l+0x582>
 8004c8e:	4a4f      	ldr	r2, [pc, #316]	; (8004dcc <_strtod_l+0x96c>)
 8004c90:	2300      	movs	r3, #0
 8004c92:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 8004c96:	4650      	mov	r0, sl
 8004c98:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 8004c9c:	4659      	mov	r1, fp
 8004c9e:	f7fb fcab 	bl	80005f8 <__aeabi_dmul>
 8004ca2:	460b      	mov	r3, r1
 8004ca4:	4303      	orrs	r3, r0
 8004ca6:	bf08      	it	eq
 8004ca8:	2322      	moveq	r3, #34	; 0x22
 8004caa:	4682      	mov	sl, r0
 8004cac:	468b      	mov	fp, r1
 8004cae:	bf08      	it	eq
 8004cb0:	6023      	streq	r3, [r4, #0]
 8004cb2:	e62b      	b.n	800490c <_strtod_l+0x4ac>
 8004cb4:	f04f 32ff 	mov.w	r2, #4294967295
 8004cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8004cbc:	ea03 0a0a 	and.w	sl, r3, sl
 8004cc0:	e6de      	b.n	8004a80 <_strtod_l+0x620>
 8004cc2:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8004cc6:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8004cca:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8004cce:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8004cd2:	fa01 f308 	lsl.w	r3, r1, r8
 8004cd6:	930c      	str	r3, [sp, #48]	; 0x30
 8004cd8:	9111      	str	r1, [sp, #68]	; 0x44
 8004cda:	e741      	b.n	8004b60 <_strtod_l+0x700>
 8004cdc:	2300      	movs	r3, #0
 8004cde:	930c      	str	r3, [sp, #48]	; 0x30
 8004ce0:	2301      	movs	r3, #1
 8004ce2:	9311      	str	r3, [sp, #68]	; 0x44
 8004ce4:	e73c      	b.n	8004b60 <_strtod_l+0x700>
 8004ce6:	991e      	ldr	r1, [sp, #120]	; 0x78
 8004ce8:	4642      	mov	r2, r8
 8004cea:	4620      	mov	r0, r4
 8004cec:	f001 fec0 	bl	8006a70 <__lshift>
 8004cf0:	901e      	str	r0, [sp, #120]	; 0x78
 8004cf2:	2800      	cmp	r0, #0
 8004cf4:	f47f af66 	bne.w	8004bc4 <_strtod_l+0x764>
 8004cf8:	e5fe      	b.n	80048f8 <_strtod_l+0x498>
 8004cfa:	465f      	mov	r7, fp
 8004cfc:	d16e      	bne.n	8004ddc <_strtod_l+0x97c>
 8004cfe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004d00:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004d04:	b342      	cbz	r2, 8004d58 <_strtod_l+0x8f8>
 8004d06:	4a32      	ldr	r2, [pc, #200]	; (8004dd0 <_strtod_l+0x970>)
 8004d08:	4293      	cmp	r3, r2
 8004d0a:	d128      	bne.n	8004d5e <_strtod_l+0x8fe>
 8004d0c:	9b04      	ldr	r3, [sp, #16]
 8004d0e:	4650      	mov	r0, sl
 8004d10:	b1eb      	cbz	r3, 8004d4e <_strtod_l+0x8ee>
 8004d12:	4a2d      	ldr	r2, [pc, #180]	; (8004dc8 <_strtod_l+0x968>)
 8004d14:	403a      	ands	r2, r7
 8004d16:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8004d1a:	f04f 31ff 	mov.w	r1, #4294967295
 8004d1e:	d819      	bhi.n	8004d54 <_strtod_l+0x8f4>
 8004d20:	0d12      	lsrs	r2, r2, #20
 8004d22:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8004d26:	fa01 f303 	lsl.w	r3, r1, r3
 8004d2a:	4298      	cmp	r0, r3
 8004d2c:	d117      	bne.n	8004d5e <_strtod_l+0x8fe>
 8004d2e:	4b29      	ldr	r3, [pc, #164]	; (8004dd4 <_strtod_l+0x974>)
 8004d30:	429f      	cmp	r7, r3
 8004d32:	d102      	bne.n	8004d3a <_strtod_l+0x8da>
 8004d34:	3001      	adds	r0, #1
 8004d36:	f43f addf 	beq.w	80048f8 <_strtod_l+0x498>
 8004d3a:	4b23      	ldr	r3, [pc, #140]	; (8004dc8 <_strtod_l+0x968>)
 8004d3c:	403b      	ands	r3, r7
 8004d3e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8004d42:	f04f 0a00 	mov.w	sl, #0
 8004d46:	9b04      	ldr	r3, [sp, #16]
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d1a0      	bne.n	8004c8e <_strtod_l+0x82e>
 8004d4c:	e5de      	b.n	800490c <_strtod_l+0x4ac>
 8004d4e:	f04f 33ff 	mov.w	r3, #4294967295
 8004d52:	e7ea      	b.n	8004d2a <_strtod_l+0x8ca>
 8004d54:	460b      	mov	r3, r1
 8004d56:	e7e8      	b.n	8004d2a <_strtod_l+0x8ca>
 8004d58:	ea53 030a 	orrs.w	r3, r3, sl
 8004d5c:	d088      	beq.n	8004c70 <_strtod_l+0x810>
 8004d5e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004d60:	b1db      	cbz	r3, 8004d9a <_strtod_l+0x93a>
 8004d62:	423b      	tst	r3, r7
 8004d64:	d0ef      	beq.n	8004d46 <_strtod_l+0x8e6>
 8004d66:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004d68:	9a04      	ldr	r2, [sp, #16]
 8004d6a:	4650      	mov	r0, sl
 8004d6c:	4659      	mov	r1, fp
 8004d6e:	b1c3      	cbz	r3, 8004da2 <_strtod_l+0x942>
 8004d70:	f7ff fb5a 	bl	8004428 <sulp>
 8004d74:	4602      	mov	r2, r0
 8004d76:	460b      	mov	r3, r1
 8004d78:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004d7c:	f7fb fa86 	bl	800028c <__adddf3>
 8004d80:	4682      	mov	sl, r0
 8004d82:	468b      	mov	fp, r1
 8004d84:	e7df      	b.n	8004d46 <_strtod_l+0x8e6>
 8004d86:	4013      	ands	r3, r2
 8004d88:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8004d8c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8004d90:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8004d94:	f04f 3aff 	mov.w	sl, #4294967295
 8004d98:	e7d5      	b.n	8004d46 <_strtod_l+0x8e6>
 8004d9a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004d9c:	ea13 0f0a 	tst.w	r3, sl
 8004da0:	e7e0      	b.n	8004d64 <_strtod_l+0x904>
 8004da2:	f7ff fb41 	bl	8004428 <sulp>
 8004da6:	4602      	mov	r2, r0
 8004da8:	460b      	mov	r3, r1
 8004daa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004dae:	f7fb fa6b 	bl	8000288 <__aeabi_dsub>
 8004db2:	2200      	movs	r2, #0
 8004db4:	2300      	movs	r3, #0
 8004db6:	4682      	mov	sl, r0
 8004db8:	468b      	mov	fp, r1
 8004dba:	f7fb fe85 	bl	8000ac8 <__aeabi_dcmpeq>
 8004dbe:	2800      	cmp	r0, #0
 8004dc0:	d0c1      	beq.n	8004d46 <_strtod_l+0x8e6>
 8004dc2:	e60e      	b.n	80049e2 <_strtod_l+0x582>
 8004dc4:	fffffc02 	.word	0xfffffc02
 8004dc8:	7ff00000 	.word	0x7ff00000
 8004dcc:	39500000 	.word	0x39500000
 8004dd0:	000fffff 	.word	0x000fffff
 8004dd4:	7fefffff 	.word	0x7fefffff
 8004dd8:	08008730 	.word	0x08008730
 8004ddc:	4631      	mov	r1, r6
 8004dde:	4628      	mov	r0, r5
 8004de0:	f002 f82e 	bl	8006e40 <__ratio>
 8004de4:	ec59 8b10 	vmov	r8, r9, d0
 8004de8:	ee10 0a10 	vmov	r0, s0
 8004dec:	2200      	movs	r2, #0
 8004dee:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004df2:	4649      	mov	r1, r9
 8004df4:	f7fb fe7c 	bl	8000af0 <__aeabi_dcmple>
 8004df8:	2800      	cmp	r0, #0
 8004dfa:	d07c      	beq.n	8004ef6 <_strtod_l+0xa96>
 8004dfc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d04c      	beq.n	8004e9c <_strtod_l+0xa3c>
 8004e02:	4b95      	ldr	r3, [pc, #596]	; (8005058 <_strtod_l+0xbf8>)
 8004e04:	2200      	movs	r2, #0
 8004e06:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8004e0a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8005058 <_strtod_l+0xbf8>
 8004e0e:	f04f 0800 	mov.w	r8, #0
 8004e12:	4b92      	ldr	r3, [pc, #584]	; (800505c <_strtod_l+0xbfc>)
 8004e14:	403b      	ands	r3, r7
 8004e16:	9311      	str	r3, [sp, #68]	; 0x44
 8004e18:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8004e1a:	4b91      	ldr	r3, [pc, #580]	; (8005060 <_strtod_l+0xc00>)
 8004e1c:	429a      	cmp	r2, r3
 8004e1e:	f040 80b2 	bne.w	8004f86 <_strtod_l+0xb26>
 8004e22:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004e26:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004e2a:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8004e2e:	ec4b ab10 	vmov	d0, sl, fp
 8004e32:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 8004e36:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8004e3a:	f001 ff29 	bl	8006c90 <__ulp>
 8004e3e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004e42:	ec53 2b10 	vmov	r2, r3, d0
 8004e46:	f7fb fbd7 	bl	80005f8 <__aeabi_dmul>
 8004e4a:	4652      	mov	r2, sl
 8004e4c:	465b      	mov	r3, fp
 8004e4e:	f7fb fa1d 	bl	800028c <__adddf3>
 8004e52:	460b      	mov	r3, r1
 8004e54:	4981      	ldr	r1, [pc, #516]	; (800505c <_strtod_l+0xbfc>)
 8004e56:	4a83      	ldr	r2, [pc, #524]	; (8005064 <_strtod_l+0xc04>)
 8004e58:	4019      	ands	r1, r3
 8004e5a:	4291      	cmp	r1, r2
 8004e5c:	4682      	mov	sl, r0
 8004e5e:	d95e      	bls.n	8004f1e <_strtod_l+0xabe>
 8004e60:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004e62:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8004e66:	4293      	cmp	r3, r2
 8004e68:	d103      	bne.n	8004e72 <_strtod_l+0xa12>
 8004e6a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004e6c:	3301      	adds	r3, #1
 8004e6e:	f43f ad43 	beq.w	80048f8 <_strtod_l+0x498>
 8004e72:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 8005070 <_strtod_l+0xc10>
 8004e76:	f04f 3aff 	mov.w	sl, #4294967295
 8004e7a:	991e      	ldr	r1, [sp, #120]	; 0x78
 8004e7c:	4620      	mov	r0, r4
 8004e7e:	f001 fbdb 	bl	8006638 <_Bfree>
 8004e82:	9907      	ldr	r1, [sp, #28]
 8004e84:	4620      	mov	r0, r4
 8004e86:	f001 fbd7 	bl	8006638 <_Bfree>
 8004e8a:	4631      	mov	r1, r6
 8004e8c:	4620      	mov	r0, r4
 8004e8e:	f001 fbd3 	bl	8006638 <_Bfree>
 8004e92:	4629      	mov	r1, r5
 8004e94:	4620      	mov	r0, r4
 8004e96:	f001 fbcf 	bl	8006638 <_Bfree>
 8004e9a:	e613      	b.n	8004ac4 <_strtod_l+0x664>
 8004e9c:	f1ba 0f00 	cmp.w	sl, #0
 8004ea0:	d11b      	bne.n	8004eda <_strtod_l+0xa7a>
 8004ea2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004ea6:	b9f3      	cbnz	r3, 8004ee6 <_strtod_l+0xa86>
 8004ea8:	4b6b      	ldr	r3, [pc, #428]	; (8005058 <_strtod_l+0xbf8>)
 8004eaa:	2200      	movs	r2, #0
 8004eac:	4640      	mov	r0, r8
 8004eae:	4649      	mov	r1, r9
 8004eb0:	f7fb fe14 	bl	8000adc <__aeabi_dcmplt>
 8004eb4:	b9d0      	cbnz	r0, 8004eec <_strtod_l+0xa8c>
 8004eb6:	4640      	mov	r0, r8
 8004eb8:	4649      	mov	r1, r9
 8004eba:	4b6b      	ldr	r3, [pc, #428]	; (8005068 <_strtod_l+0xc08>)
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	f7fb fb9b 	bl	80005f8 <__aeabi_dmul>
 8004ec2:	4680      	mov	r8, r0
 8004ec4:	4689      	mov	r9, r1
 8004ec6:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8004eca:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 8004ece:	931b      	str	r3, [sp, #108]	; 0x6c
 8004ed0:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 8004ed4:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8004ed8:	e79b      	b.n	8004e12 <_strtod_l+0x9b2>
 8004eda:	f1ba 0f01 	cmp.w	sl, #1
 8004ede:	d102      	bne.n	8004ee6 <_strtod_l+0xa86>
 8004ee0:	2f00      	cmp	r7, #0
 8004ee2:	f43f ad7e 	beq.w	80049e2 <_strtod_l+0x582>
 8004ee6:	4b61      	ldr	r3, [pc, #388]	; (800506c <_strtod_l+0xc0c>)
 8004ee8:	2200      	movs	r2, #0
 8004eea:	e78c      	b.n	8004e06 <_strtod_l+0x9a6>
 8004eec:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8005068 <_strtod_l+0xc08>
 8004ef0:	f04f 0800 	mov.w	r8, #0
 8004ef4:	e7e7      	b.n	8004ec6 <_strtod_l+0xa66>
 8004ef6:	4b5c      	ldr	r3, [pc, #368]	; (8005068 <_strtod_l+0xc08>)
 8004ef8:	4640      	mov	r0, r8
 8004efa:	4649      	mov	r1, r9
 8004efc:	2200      	movs	r2, #0
 8004efe:	f7fb fb7b 	bl	80005f8 <__aeabi_dmul>
 8004f02:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004f04:	4680      	mov	r8, r0
 8004f06:	4689      	mov	r9, r1
 8004f08:	b933      	cbnz	r3, 8004f18 <_strtod_l+0xab8>
 8004f0a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004f0e:	9012      	str	r0, [sp, #72]	; 0x48
 8004f10:	9313      	str	r3, [sp, #76]	; 0x4c
 8004f12:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8004f16:	e7dd      	b.n	8004ed4 <_strtod_l+0xa74>
 8004f18:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 8004f1c:	e7f9      	b.n	8004f12 <_strtod_l+0xab2>
 8004f1e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8004f22:	9b04      	ldr	r3, [sp, #16]
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d1a8      	bne.n	8004e7a <_strtod_l+0xa1a>
 8004f28:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8004f2c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8004f2e:	0d1b      	lsrs	r3, r3, #20
 8004f30:	051b      	lsls	r3, r3, #20
 8004f32:	429a      	cmp	r2, r3
 8004f34:	d1a1      	bne.n	8004e7a <_strtod_l+0xa1a>
 8004f36:	4640      	mov	r0, r8
 8004f38:	4649      	mov	r1, r9
 8004f3a:	f7fb febd 	bl	8000cb8 <__aeabi_d2lz>
 8004f3e:	f7fb fb2d 	bl	800059c <__aeabi_l2d>
 8004f42:	4602      	mov	r2, r0
 8004f44:	460b      	mov	r3, r1
 8004f46:	4640      	mov	r0, r8
 8004f48:	4649      	mov	r1, r9
 8004f4a:	f7fb f99d 	bl	8000288 <__aeabi_dsub>
 8004f4e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004f50:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004f54:	ea43 030a 	orr.w	r3, r3, sl
 8004f58:	4313      	orrs	r3, r2
 8004f5a:	4680      	mov	r8, r0
 8004f5c:	4689      	mov	r9, r1
 8004f5e:	d053      	beq.n	8005008 <_strtod_l+0xba8>
 8004f60:	a335      	add	r3, pc, #212	; (adr r3, 8005038 <_strtod_l+0xbd8>)
 8004f62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f66:	f7fb fdb9 	bl	8000adc <__aeabi_dcmplt>
 8004f6a:	2800      	cmp	r0, #0
 8004f6c:	f47f acce 	bne.w	800490c <_strtod_l+0x4ac>
 8004f70:	a333      	add	r3, pc, #204	; (adr r3, 8005040 <_strtod_l+0xbe0>)
 8004f72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f76:	4640      	mov	r0, r8
 8004f78:	4649      	mov	r1, r9
 8004f7a:	f7fb fdcd 	bl	8000b18 <__aeabi_dcmpgt>
 8004f7e:	2800      	cmp	r0, #0
 8004f80:	f43f af7b 	beq.w	8004e7a <_strtod_l+0xa1a>
 8004f84:	e4c2      	b.n	800490c <_strtod_l+0x4ac>
 8004f86:	9b04      	ldr	r3, [sp, #16]
 8004f88:	b333      	cbz	r3, 8004fd8 <_strtod_l+0xb78>
 8004f8a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004f8c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8004f90:	d822      	bhi.n	8004fd8 <_strtod_l+0xb78>
 8004f92:	a32d      	add	r3, pc, #180	; (adr r3, 8005048 <_strtod_l+0xbe8>)
 8004f94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f98:	4640      	mov	r0, r8
 8004f9a:	4649      	mov	r1, r9
 8004f9c:	f7fb fda8 	bl	8000af0 <__aeabi_dcmple>
 8004fa0:	b1a0      	cbz	r0, 8004fcc <_strtod_l+0xb6c>
 8004fa2:	4649      	mov	r1, r9
 8004fa4:	4640      	mov	r0, r8
 8004fa6:	f7fb fdff 	bl	8000ba8 <__aeabi_d2uiz>
 8004faa:	2801      	cmp	r0, #1
 8004fac:	bf38      	it	cc
 8004fae:	2001      	movcc	r0, #1
 8004fb0:	f7fb faa8 	bl	8000504 <__aeabi_ui2d>
 8004fb4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004fb6:	4680      	mov	r8, r0
 8004fb8:	4689      	mov	r9, r1
 8004fba:	bb13      	cbnz	r3, 8005002 <_strtod_l+0xba2>
 8004fbc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004fc0:	9014      	str	r0, [sp, #80]	; 0x50
 8004fc2:	9315      	str	r3, [sp, #84]	; 0x54
 8004fc4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8004fc8:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8004fcc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004fce:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8004fd0:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8004fd4:	1a9b      	subs	r3, r3, r2
 8004fd6:	930d      	str	r3, [sp, #52]	; 0x34
 8004fd8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004fdc:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8004fe0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8004fe4:	f001 fe54 	bl	8006c90 <__ulp>
 8004fe8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004fec:	ec53 2b10 	vmov	r2, r3, d0
 8004ff0:	f7fb fb02 	bl	80005f8 <__aeabi_dmul>
 8004ff4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004ff8:	f7fb f948 	bl	800028c <__adddf3>
 8004ffc:	4682      	mov	sl, r0
 8004ffe:	468b      	mov	fp, r1
 8005000:	e78f      	b.n	8004f22 <_strtod_l+0xac2>
 8005002:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 8005006:	e7dd      	b.n	8004fc4 <_strtod_l+0xb64>
 8005008:	a311      	add	r3, pc, #68	; (adr r3, 8005050 <_strtod_l+0xbf0>)
 800500a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800500e:	f7fb fd65 	bl	8000adc <__aeabi_dcmplt>
 8005012:	e7b4      	b.n	8004f7e <_strtod_l+0xb1e>
 8005014:	2300      	movs	r3, #0
 8005016:	930e      	str	r3, [sp, #56]	; 0x38
 8005018:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800501a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800501c:	6013      	str	r3, [r2, #0]
 800501e:	f7ff ba65 	b.w	80044ec <_strtod_l+0x8c>
 8005022:	2b65      	cmp	r3, #101	; 0x65
 8005024:	f43f ab5d 	beq.w	80046e2 <_strtod_l+0x282>
 8005028:	2b45      	cmp	r3, #69	; 0x45
 800502a:	f43f ab5a 	beq.w	80046e2 <_strtod_l+0x282>
 800502e:	2201      	movs	r2, #1
 8005030:	f7ff bb92 	b.w	8004758 <_strtod_l+0x2f8>
 8005034:	f3af 8000 	nop.w
 8005038:	94a03595 	.word	0x94a03595
 800503c:	3fdfffff 	.word	0x3fdfffff
 8005040:	35afe535 	.word	0x35afe535
 8005044:	3fe00000 	.word	0x3fe00000
 8005048:	ffc00000 	.word	0xffc00000
 800504c:	41dfffff 	.word	0x41dfffff
 8005050:	94a03595 	.word	0x94a03595
 8005054:	3fcfffff 	.word	0x3fcfffff
 8005058:	3ff00000 	.word	0x3ff00000
 800505c:	7ff00000 	.word	0x7ff00000
 8005060:	7fe00000 	.word	0x7fe00000
 8005064:	7c9fffff 	.word	0x7c9fffff
 8005068:	3fe00000 	.word	0x3fe00000
 800506c:	bff00000 	.word	0xbff00000
 8005070:	7fefffff 	.word	0x7fefffff

08005074 <_strtod_r>:
 8005074:	4b01      	ldr	r3, [pc, #4]	; (800507c <_strtod_r+0x8>)
 8005076:	f7ff b9f3 	b.w	8004460 <_strtod_l>
 800507a:	bf00      	nop
 800507c:	20000088 	.word	0x20000088

08005080 <_strtol_l.isra.0>:
 8005080:	2b01      	cmp	r3, #1
 8005082:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005086:	d001      	beq.n	800508c <_strtol_l.isra.0+0xc>
 8005088:	2b24      	cmp	r3, #36	; 0x24
 800508a:	d906      	bls.n	800509a <_strtol_l.isra.0+0x1a>
 800508c:	f7fe fafa 	bl	8003684 <__errno>
 8005090:	2316      	movs	r3, #22
 8005092:	6003      	str	r3, [r0, #0]
 8005094:	2000      	movs	r0, #0
 8005096:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800509a:	4f3a      	ldr	r7, [pc, #232]	; (8005184 <_strtol_l.isra.0+0x104>)
 800509c:	468e      	mov	lr, r1
 800509e:	4676      	mov	r6, lr
 80050a0:	f81e 4b01 	ldrb.w	r4, [lr], #1
 80050a4:	5de5      	ldrb	r5, [r4, r7]
 80050a6:	f015 0508 	ands.w	r5, r5, #8
 80050aa:	d1f8      	bne.n	800509e <_strtol_l.isra.0+0x1e>
 80050ac:	2c2d      	cmp	r4, #45	; 0x2d
 80050ae:	d134      	bne.n	800511a <_strtol_l.isra.0+0x9a>
 80050b0:	f89e 4000 	ldrb.w	r4, [lr]
 80050b4:	f04f 0801 	mov.w	r8, #1
 80050b8:	f106 0e02 	add.w	lr, r6, #2
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d05c      	beq.n	800517a <_strtol_l.isra.0+0xfa>
 80050c0:	2b10      	cmp	r3, #16
 80050c2:	d10c      	bne.n	80050de <_strtol_l.isra.0+0x5e>
 80050c4:	2c30      	cmp	r4, #48	; 0x30
 80050c6:	d10a      	bne.n	80050de <_strtol_l.isra.0+0x5e>
 80050c8:	f89e 4000 	ldrb.w	r4, [lr]
 80050cc:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80050d0:	2c58      	cmp	r4, #88	; 0x58
 80050d2:	d14d      	bne.n	8005170 <_strtol_l.isra.0+0xf0>
 80050d4:	f89e 4001 	ldrb.w	r4, [lr, #1]
 80050d8:	2310      	movs	r3, #16
 80050da:	f10e 0e02 	add.w	lr, lr, #2
 80050de:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 80050e2:	f10c 3cff 	add.w	ip, ip, #4294967295
 80050e6:	2600      	movs	r6, #0
 80050e8:	fbbc f9f3 	udiv	r9, ip, r3
 80050ec:	4635      	mov	r5, r6
 80050ee:	fb03 ca19 	mls	sl, r3, r9, ip
 80050f2:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 80050f6:	2f09      	cmp	r7, #9
 80050f8:	d818      	bhi.n	800512c <_strtol_l.isra.0+0xac>
 80050fa:	463c      	mov	r4, r7
 80050fc:	42a3      	cmp	r3, r4
 80050fe:	dd24      	ble.n	800514a <_strtol_l.isra.0+0xca>
 8005100:	2e00      	cmp	r6, #0
 8005102:	db1f      	blt.n	8005144 <_strtol_l.isra.0+0xc4>
 8005104:	45a9      	cmp	r9, r5
 8005106:	d31d      	bcc.n	8005144 <_strtol_l.isra.0+0xc4>
 8005108:	d101      	bne.n	800510e <_strtol_l.isra.0+0x8e>
 800510a:	45a2      	cmp	sl, r4
 800510c:	db1a      	blt.n	8005144 <_strtol_l.isra.0+0xc4>
 800510e:	fb05 4503 	mla	r5, r5, r3, r4
 8005112:	2601      	movs	r6, #1
 8005114:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8005118:	e7eb      	b.n	80050f2 <_strtol_l.isra.0+0x72>
 800511a:	2c2b      	cmp	r4, #43	; 0x2b
 800511c:	bf08      	it	eq
 800511e:	f89e 4000 	ldrbeq.w	r4, [lr]
 8005122:	46a8      	mov	r8, r5
 8005124:	bf08      	it	eq
 8005126:	f106 0e02 	addeq.w	lr, r6, #2
 800512a:	e7c7      	b.n	80050bc <_strtol_l.isra.0+0x3c>
 800512c:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8005130:	2f19      	cmp	r7, #25
 8005132:	d801      	bhi.n	8005138 <_strtol_l.isra.0+0xb8>
 8005134:	3c37      	subs	r4, #55	; 0x37
 8005136:	e7e1      	b.n	80050fc <_strtol_l.isra.0+0x7c>
 8005138:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800513c:	2f19      	cmp	r7, #25
 800513e:	d804      	bhi.n	800514a <_strtol_l.isra.0+0xca>
 8005140:	3c57      	subs	r4, #87	; 0x57
 8005142:	e7db      	b.n	80050fc <_strtol_l.isra.0+0x7c>
 8005144:	f04f 36ff 	mov.w	r6, #4294967295
 8005148:	e7e4      	b.n	8005114 <_strtol_l.isra.0+0x94>
 800514a:	2e00      	cmp	r6, #0
 800514c:	da05      	bge.n	800515a <_strtol_l.isra.0+0xda>
 800514e:	2322      	movs	r3, #34	; 0x22
 8005150:	6003      	str	r3, [r0, #0]
 8005152:	4665      	mov	r5, ip
 8005154:	b942      	cbnz	r2, 8005168 <_strtol_l.isra.0+0xe8>
 8005156:	4628      	mov	r0, r5
 8005158:	e79d      	b.n	8005096 <_strtol_l.isra.0+0x16>
 800515a:	f1b8 0f00 	cmp.w	r8, #0
 800515e:	d000      	beq.n	8005162 <_strtol_l.isra.0+0xe2>
 8005160:	426d      	negs	r5, r5
 8005162:	2a00      	cmp	r2, #0
 8005164:	d0f7      	beq.n	8005156 <_strtol_l.isra.0+0xd6>
 8005166:	b10e      	cbz	r6, 800516c <_strtol_l.isra.0+0xec>
 8005168:	f10e 31ff 	add.w	r1, lr, #4294967295
 800516c:	6011      	str	r1, [r2, #0]
 800516e:	e7f2      	b.n	8005156 <_strtol_l.isra.0+0xd6>
 8005170:	2430      	movs	r4, #48	; 0x30
 8005172:	2b00      	cmp	r3, #0
 8005174:	d1b3      	bne.n	80050de <_strtol_l.isra.0+0x5e>
 8005176:	2308      	movs	r3, #8
 8005178:	e7b1      	b.n	80050de <_strtol_l.isra.0+0x5e>
 800517a:	2c30      	cmp	r4, #48	; 0x30
 800517c:	d0a4      	beq.n	80050c8 <_strtol_l.isra.0+0x48>
 800517e:	230a      	movs	r3, #10
 8005180:	e7ad      	b.n	80050de <_strtol_l.isra.0+0x5e>
 8005182:	bf00      	nop
 8005184:	08008759 	.word	0x08008759

08005188 <_strtol_r>:
 8005188:	f7ff bf7a 	b.w	8005080 <_strtol_l.isra.0>

0800518c <quorem>:
 800518c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005190:	6903      	ldr	r3, [r0, #16]
 8005192:	690c      	ldr	r4, [r1, #16]
 8005194:	42a3      	cmp	r3, r4
 8005196:	4607      	mov	r7, r0
 8005198:	f2c0 8081 	blt.w	800529e <quorem+0x112>
 800519c:	3c01      	subs	r4, #1
 800519e:	f101 0814 	add.w	r8, r1, #20
 80051a2:	f100 0514 	add.w	r5, r0, #20
 80051a6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80051aa:	9301      	str	r3, [sp, #4]
 80051ac:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80051b0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80051b4:	3301      	adds	r3, #1
 80051b6:	429a      	cmp	r2, r3
 80051b8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80051bc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80051c0:	fbb2 f6f3 	udiv	r6, r2, r3
 80051c4:	d331      	bcc.n	800522a <quorem+0x9e>
 80051c6:	f04f 0e00 	mov.w	lr, #0
 80051ca:	4640      	mov	r0, r8
 80051cc:	46ac      	mov	ip, r5
 80051ce:	46f2      	mov	sl, lr
 80051d0:	f850 2b04 	ldr.w	r2, [r0], #4
 80051d4:	b293      	uxth	r3, r2
 80051d6:	fb06 e303 	mla	r3, r6, r3, lr
 80051da:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80051de:	b29b      	uxth	r3, r3
 80051e0:	ebaa 0303 	sub.w	r3, sl, r3
 80051e4:	0c12      	lsrs	r2, r2, #16
 80051e6:	f8dc a000 	ldr.w	sl, [ip]
 80051ea:	fb06 e202 	mla	r2, r6, r2, lr
 80051ee:	fa13 f38a 	uxtah	r3, r3, sl
 80051f2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80051f6:	fa1f fa82 	uxth.w	sl, r2
 80051fa:	f8dc 2000 	ldr.w	r2, [ip]
 80051fe:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8005202:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005206:	b29b      	uxth	r3, r3
 8005208:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800520c:	4581      	cmp	r9, r0
 800520e:	f84c 3b04 	str.w	r3, [ip], #4
 8005212:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005216:	d2db      	bcs.n	80051d0 <quorem+0x44>
 8005218:	f855 300b 	ldr.w	r3, [r5, fp]
 800521c:	b92b      	cbnz	r3, 800522a <quorem+0x9e>
 800521e:	9b01      	ldr	r3, [sp, #4]
 8005220:	3b04      	subs	r3, #4
 8005222:	429d      	cmp	r5, r3
 8005224:	461a      	mov	r2, r3
 8005226:	d32e      	bcc.n	8005286 <quorem+0xfa>
 8005228:	613c      	str	r4, [r7, #16]
 800522a:	4638      	mov	r0, r7
 800522c:	f001 fc8c 	bl	8006b48 <__mcmp>
 8005230:	2800      	cmp	r0, #0
 8005232:	db24      	blt.n	800527e <quorem+0xf2>
 8005234:	3601      	adds	r6, #1
 8005236:	4628      	mov	r0, r5
 8005238:	f04f 0c00 	mov.w	ip, #0
 800523c:	f858 2b04 	ldr.w	r2, [r8], #4
 8005240:	f8d0 e000 	ldr.w	lr, [r0]
 8005244:	b293      	uxth	r3, r2
 8005246:	ebac 0303 	sub.w	r3, ip, r3
 800524a:	0c12      	lsrs	r2, r2, #16
 800524c:	fa13 f38e 	uxtah	r3, r3, lr
 8005250:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005254:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005258:	b29b      	uxth	r3, r3
 800525a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800525e:	45c1      	cmp	r9, r8
 8005260:	f840 3b04 	str.w	r3, [r0], #4
 8005264:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005268:	d2e8      	bcs.n	800523c <quorem+0xb0>
 800526a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800526e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005272:	b922      	cbnz	r2, 800527e <quorem+0xf2>
 8005274:	3b04      	subs	r3, #4
 8005276:	429d      	cmp	r5, r3
 8005278:	461a      	mov	r2, r3
 800527a:	d30a      	bcc.n	8005292 <quorem+0x106>
 800527c:	613c      	str	r4, [r7, #16]
 800527e:	4630      	mov	r0, r6
 8005280:	b003      	add	sp, #12
 8005282:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005286:	6812      	ldr	r2, [r2, #0]
 8005288:	3b04      	subs	r3, #4
 800528a:	2a00      	cmp	r2, #0
 800528c:	d1cc      	bne.n	8005228 <quorem+0x9c>
 800528e:	3c01      	subs	r4, #1
 8005290:	e7c7      	b.n	8005222 <quorem+0x96>
 8005292:	6812      	ldr	r2, [r2, #0]
 8005294:	3b04      	subs	r3, #4
 8005296:	2a00      	cmp	r2, #0
 8005298:	d1f0      	bne.n	800527c <quorem+0xf0>
 800529a:	3c01      	subs	r4, #1
 800529c:	e7eb      	b.n	8005276 <quorem+0xea>
 800529e:	2000      	movs	r0, #0
 80052a0:	e7ee      	b.n	8005280 <quorem+0xf4>
 80052a2:	0000      	movs	r0, r0
 80052a4:	0000      	movs	r0, r0
	...

080052a8 <_dtoa_r>:
 80052a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052ac:	ed2d 8b02 	vpush	{d8}
 80052b0:	ec57 6b10 	vmov	r6, r7, d0
 80052b4:	b095      	sub	sp, #84	; 0x54
 80052b6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80052b8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80052bc:	9105      	str	r1, [sp, #20]
 80052be:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80052c2:	4604      	mov	r4, r0
 80052c4:	9209      	str	r2, [sp, #36]	; 0x24
 80052c6:	930f      	str	r3, [sp, #60]	; 0x3c
 80052c8:	b975      	cbnz	r5, 80052e8 <_dtoa_r+0x40>
 80052ca:	2010      	movs	r0, #16
 80052cc:	f001 f94c 	bl	8006568 <malloc>
 80052d0:	4602      	mov	r2, r0
 80052d2:	6260      	str	r0, [r4, #36]	; 0x24
 80052d4:	b920      	cbnz	r0, 80052e0 <_dtoa_r+0x38>
 80052d6:	4bb2      	ldr	r3, [pc, #712]	; (80055a0 <_dtoa_r+0x2f8>)
 80052d8:	21ea      	movs	r1, #234	; 0xea
 80052da:	48b2      	ldr	r0, [pc, #712]	; (80055a4 <_dtoa_r+0x2fc>)
 80052dc:	f002 f874 	bl	80073c8 <__assert_func>
 80052e0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80052e4:	6005      	str	r5, [r0, #0]
 80052e6:	60c5      	str	r5, [r0, #12]
 80052e8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80052ea:	6819      	ldr	r1, [r3, #0]
 80052ec:	b151      	cbz	r1, 8005304 <_dtoa_r+0x5c>
 80052ee:	685a      	ldr	r2, [r3, #4]
 80052f0:	604a      	str	r2, [r1, #4]
 80052f2:	2301      	movs	r3, #1
 80052f4:	4093      	lsls	r3, r2
 80052f6:	608b      	str	r3, [r1, #8]
 80052f8:	4620      	mov	r0, r4
 80052fa:	f001 f99d 	bl	8006638 <_Bfree>
 80052fe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005300:	2200      	movs	r2, #0
 8005302:	601a      	str	r2, [r3, #0]
 8005304:	1e3b      	subs	r3, r7, #0
 8005306:	bfb9      	ittee	lt
 8005308:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800530c:	9303      	strlt	r3, [sp, #12]
 800530e:	2300      	movge	r3, #0
 8005310:	f8c8 3000 	strge.w	r3, [r8]
 8005314:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8005318:	4ba3      	ldr	r3, [pc, #652]	; (80055a8 <_dtoa_r+0x300>)
 800531a:	bfbc      	itt	lt
 800531c:	2201      	movlt	r2, #1
 800531e:	f8c8 2000 	strlt.w	r2, [r8]
 8005322:	ea33 0309 	bics.w	r3, r3, r9
 8005326:	d11b      	bne.n	8005360 <_dtoa_r+0xb8>
 8005328:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800532a:	f242 730f 	movw	r3, #9999	; 0x270f
 800532e:	6013      	str	r3, [r2, #0]
 8005330:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005334:	4333      	orrs	r3, r6
 8005336:	f000 857a 	beq.w	8005e2e <_dtoa_r+0xb86>
 800533a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800533c:	b963      	cbnz	r3, 8005358 <_dtoa_r+0xb0>
 800533e:	4b9b      	ldr	r3, [pc, #620]	; (80055ac <_dtoa_r+0x304>)
 8005340:	e024      	b.n	800538c <_dtoa_r+0xe4>
 8005342:	4b9b      	ldr	r3, [pc, #620]	; (80055b0 <_dtoa_r+0x308>)
 8005344:	9300      	str	r3, [sp, #0]
 8005346:	3308      	adds	r3, #8
 8005348:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800534a:	6013      	str	r3, [r2, #0]
 800534c:	9800      	ldr	r0, [sp, #0]
 800534e:	b015      	add	sp, #84	; 0x54
 8005350:	ecbd 8b02 	vpop	{d8}
 8005354:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005358:	4b94      	ldr	r3, [pc, #592]	; (80055ac <_dtoa_r+0x304>)
 800535a:	9300      	str	r3, [sp, #0]
 800535c:	3303      	adds	r3, #3
 800535e:	e7f3      	b.n	8005348 <_dtoa_r+0xa0>
 8005360:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005364:	2200      	movs	r2, #0
 8005366:	ec51 0b17 	vmov	r0, r1, d7
 800536a:	2300      	movs	r3, #0
 800536c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8005370:	f7fb fbaa 	bl	8000ac8 <__aeabi_dcmpeq>
 8005374:	4680      	mov	r8, r0
 8005376:	b158      	cbz	r0, 8005390 <_dtoa_r+0xe8>
 8005378:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800537a:	2301      	movs	r3, #1
 800537c:	6013      	str	r3, [r2, #0]
 800537e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005380:	2b00      	cmp	r3, #0
 8005382:	f000 8551 	beq.w	8005e28 <_dtoa_r+0xb80>
 8005386:	488b      	ldr	r0, [pc, #556]	; (80055b4 <_dtoa_r+0x30c>)
 8005388:	6018      	str	r0, [r3, #0]
 800538a:	1e43      	subs	r3, r0, #1
 800538c:	9300      	str	r3, [sp, #0]
 800538e:	e7dd      	b.n	800534c <_dtoa_r+0xa4>
 8005390:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8005394:	aa12      	add	r2, sp, #72	; 0x48
 8005396:	a913      	add	r1, sp, #76	; 0x4c
 8005398:	4620      	mov	r0, r4
 800539a:	f001 fcf5 	bl	8006d88 <__d2b>
 800539e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80053a2:	4683      	mov	fp, r0
 80053a4:	2d00      	cmp	r5, #0
 80053a6:	d07c      	beq.n	80054a2 <_dtoa_r+0x1fa>
 80053a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80053aa:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 80053ae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80053b2:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 80053b6:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80053ba:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80053be:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80053c2:	4b7d      	ldr	r3, [pc, #500]	; (80055b8 <_dtoa_r+0x310>)
 80053c4:	2200      	movs	r2, #0
 80053c6:	4630      	mov	r0, r6
 80053c8:	4639      	mov	r1, r7
 80053ca:	f7fa ff5d 	bl	8000288 <__aeabi_dsub>
 80053ce:	a36e      	add	r3, pc, #440	; (adr r3, 8005588 <_dtoa_r+0x2e0>)
 80053d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053d4:	f7fb f910 	bl	80005f8 <__aeabi_dmul>
 80053d8:	a36d      	add	r3, pc, #436	; (adr r3, 8005590 <_dtoa_r+0x2e8>)
 80053da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053de:	f7fa ff55 	bl	800028c <__adddf3>
 80053e2:	4606      	mov	r6, r0
 80053e4:	4628      	mov	r0, r5
 80053e6:	460f      	mov	r7, r1
 80053e8:	f7fb f89c 	bl	8000524 <__aeabi_i2d>
 80053ec:	a36a      	add	r3, pc, #424	; (adr r3, 8005598 <_dtoa_r+0x2f0>)
 80053ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053f2:	f7fb f901 	bl	80005f8 <__aeabi_dmul>
 80053f6:	4602      	mov	r2, r0
 80053f8:	460b      	mov	r3, r1
 80053fa:	4630      	mov	r0, r6
 80053fc:	4639      	mov	r1, r7
 80053fe:	f7fa ff45 	bl	800028c <__adddf3>
 8005402:	4606      	mov	r6, r0
 8005404:	460f      	mov	r7, r1
 8005406:	f7fb fba7 	bl	8000b58 <__aeabi_d2iz>
 800540a:	2200      	movs	r2, #0
 800540c:	4682      	mov	sl, r0
 800540e:	2300      	movs	r3, #0
 8005410:	4630      	mov	r0, r6
 8005412:	4639      	mov	r1, r7
 8005414:	f7fb fb62 	bl	8000adc <__aeabi_dcmplt>
 8005418:	b148      	cbz	r0, 800542e <_dtoa_r+0x186>
 800541a:	4650      	mov	r0, sl
 800541c:	f7fb f882 	bl	8000524 <__aeabi_i2d>
 8005420:	4632      	mov	r2, r6
 8005422:	463b      	mov	r3, r7
 8005424:	f7fb fb50 	bl	8000ac8 <__aeabi_dcmpeq>
 8005428:	b908      	cbnz	r0, 800542e <_dtoa_r+0x186>
 800542a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800542e:	f1ba 0f16 	cmp.w	sl, #22
 8005432:	d854      	bhi.n	80054de <_dtoa_r+0x236>
 8005434:	4b61      	ldr	r3, [pc, #388]	; (80055bc <_dtoa_r+0x314>)
 8005436:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800543a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800543e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005442:	f7fb fb4b 	bl	8000adc <__aeabi_dcmplt>
 8005446:	2800      	cmp	r0, #0
 8005448:	d04b      	beq.n	80054e2 <_dtoa_r+0x23a>
 800544a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800544e:	2300      	movs	r3, #0
 8005450:	930e      	str	r3, [sp, #56]	; 0x38
 8005452:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005454:	1b5d      	subs	r5, r3, r5
 8005456:	1e6b      	subs	r3, r5, #1
 8005458:	9304      	str	r3, [sp, #16]
 800545a:	bf43      	ittte	mi
 800545c:	2300      	movmi	r3, #0
 800545e:	f1c5 0801 	rsbmi	r8, r5, #1
 8005462:	9304      	strmi	r3, [sp, #16]
 8005464:	f04f 0800 	movpl.w	r8, #0
 8005468:	f1ba 0f00 	cmp.w	sl, #0
 800546c:	db3b      	blt.n	80054e6 <_dtoa_r+0x23e>
 800546e:	9b04      	ldr	r3, [sp, #16]
 8005470:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8005474:	4453      	add	r3, sl
 8005476:	9304      	str	r3, [sp, #16]
 8005478:	2300      	movs	r3, #0
 800547a:	9306      	str	r3, [sp, #24]
 800547c:	9b05      	ldr	r3, [sp, #20]
 800547e:	2b09      	cmp	r3, #9
 8005480:	d869      	bhi.n	8005556 <_dtoa_r+0x2ae>
 8005482:	2b05      	cmp	r3, #5
 8005484:	bfc4      	itt	gt
 8005486:	3b04      	subgt	r3, #4
 8005488:	9305      	strgt	r3, [sp, #20]
 800548a:	9b05      	ldr	r3, [sp, #20]
 800548c:	f1a3 0302 	sub.w	r3, r3, #2
 8005490:	bfcc      	ite	gt
 8005492:	2500      	movgt	r5, #0
 8005494:	2501      	movle	r5, #1
 8005496:	2b03      	cmp	r3, #3
 8005498:	d869      	bhi.n	800556e <_dtoa_r+0x2c6>
 800549a:	e8df f003 	tbb	[pc, r3]
 800549e:	4e2c      	.short	0x4e2c
 80054a0:	5a4c      	.short	0x5a4c
 80054a2:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 80054a6:	441d      	add	r5, r3
 80054a8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80054ac:	2b20      	cmp	r3, #32
 80054ae:	bfc1      	itttt	gt
 80054b0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80054b4:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80054b8:	fa09 f303 	lslgt.w	r3, r9, r3
 80054bc:	fa26 f000 	lsrgt.w	r0, r6, r0
 80054c0:	bfda      	itte	le
 80054c2:	f1c3 0320 	rsble	r3, r3, #32
 80054c6:	fa06 f003 	lslle.w	r0, r6, r3
 80054ca:	4318      	orrgt	r0, r3
 80054cc:	f7fb f81a 	bl	8000504 <__aeabi_ui2d>
 80054d0:	2301      	movs	r3, #1
 80054d2:	4606      	mov	r6, r0
 80054d4:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80054d8:	3d01      	subs	r5, #1
 80054da:	9310      	str	r3, [sp, #64]	; 0x40
 80054dc:	e771      	b.n	80053c2 <_dtoa_r+0x11a>
 80054de:	2301      	movs	r3, #1
 80054e0:	e7b6      	b.n	8005450 <_dtoa_r+0x1a8>
 80054e2:	900e      	str	r0, [sp, #56]	; 0x38
 80054e4:	e7b5      	b.n	8005452 <_dtoa_r+0x1aa>
 80054e6:	f1ca 0300 	rsb	r3, sl, #0
 80054ea:	9306      	str	r3, [sp, #24]
 80054ec:	2300      	movs	r3, #0
 80054ee:	eba8 080a 	sub.w	r8, r8, sl
 80054f2:	930d      	str	r3, [sp, #52]	; 0x34
 80054f4:	e7c2      	b.n	800547c <_dtoa_r+0x1d4>
 80054f6:	2300      	movs	r3, #0
 80054f8:	9308      	str	r3, [sp, #32]
 80054fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	dc39      	bgt.n	8005574 <_dtoa_r+0x2cc>
 8005500:	f04f 0901 	mov.w	r9, #1
 8005504:	f8cd 9004 	str.w	r9, [sp, #4]
 8005508:	464b      	mov	r3, r9
 800550a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800550e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005510:	2200      	movs	r2, #0
 8005512:	6042      	str	r2, [r0, #4]
 8005514:	2204      	movs	r2, #4
 8005516:	f102 0614 	add.w	r6, r2, #20
 800551a:	429e      	cmp	r6, r3
 800551c:	6841      	ldr	r1, [r0, #4]
 800551e:	d92f      	bls.n	8005580 <_dtoa_r+0x2d8>
 8005520:	4620      	mov	r0, r4
 8005522:	f001 f849 	bl	80065b8 <_Balloc>
 8005526:	9000      	str	r0, [sp, #0]
 8005528:	2800      	cmp	r0, #0
 800552a:	d14b      	bne.n	80055c4 <_dtoa_r+0x31c>
 800552c:	4b24      	ldr	r3, [pc, #144]	; (80055c0 <_dtoa_r+0x318>)
 800552e:	4602      	mov	r2, r0
 8005530:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005534:	e6d1      	b.n	80052da <_dtoa_r+0x32>
 8005536:	2301      	movs	r3, #1
 8005538:	e7de      	b.n	80054f8 <_dtoa_r+0x250>
 800553a:	2300      	movs	r3, #0
 800553c:	9308      	str	r3, [sp, #32]
 800553e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005540:	eb0a 0903 	add.w	r9, sl, r3
 8005544:	f109 0301 	add.w	r3, r9, #1
 8005548:	2b01      	cmp	r3, #1
 800554a:	9301      	str	r3, [sp, #4]
 800554c:	bfb8      	it	lt
 800554e:	2301      	movlt	r3, #1
 8005550:	e7dd      	b.n	800550e <_dtoa_r+0x266>
 8005552:	2301      	movs	r3, #1
 8005554:	e7f2      	b.n	800553c <_dtoa_r+0x294>
 8005556:	2501      	movs	r5, #1
 8005558:	2300      	movs	r3, #0
 800555a:	9305      	str	r3, [sp, #20]
 800555c:	9508      	str	r5, [sp, #32]
 800555e:	f04f 39ff 	mov.w	r9, #4294967295
 8005562:	2200      	movs	r2, #0
 8005564:	f8cd 9004 	str.w	r9, [sp, #4]
 8005568:	2312      	movs	r3, #18
 800556a:	9209      	str	r2, [sp, #36]	; 0x24
 800556c:	e7cf      	b.n	800550e <_dtoa_r+0x266>
 800556e:	2301      	movs	r3, #1
 8005570:	9308      	str	r3, [sp, #32]
 8005572:	e7f4      	b.n	800555e <_dtoa_r+0x2b6>
 8005574:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8005578:	f8cd 9004 	str.w	r9, [sp, #4]
 800557c:	464b      	mov	r3, r9
 800557e:	e7c6      	b.n	800550e <_dtoa_r+0x266>
 8005580:	3101      	adds	r1, #1
 8005582:	6041      	str	r1, [r0, #4]
 8005584:	0052      	lsls	r2, r2, #1
 8005586:	e7c6      	b.n	8005516 <_dtoa_r+0x26e>
 8005588:	636f4361 	.word	0x636f4361
 800558c:	3fd287a7 	.word	0x3fd287a7
 8005590:	8b60c8b3 	.word	0x8b60c8b3
 8005594:	3fc68a28 	.word	0x3fc68a28
 8005598:	509f79fb 	.word	0x509f79fb
 800559c:	3fd34413 	.word	0x3fd34413
 80055a0:	08008866 	.word	0x08008866
 80055a4:	0800887d 	.word	0x0800887d
 80055a8:	7ff00000 	.word	0x7ff00000
 80055ac:	08008862 	.word	0x08008862
 80055b0:	08008859 	.word	0x08008859
 80055b4:	080086dd 	.word	0x080086dd
 80055b8:	3ff80000 	.word	0x3ff80000
 80055bc:	080089f8 	.word	0x080089f8
 80055c0:	080088dc 	.word	0x080088dc
 80055c4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80055c6:	9a00      	ldr	r2, [sp, #0]
 80055c8:	601a      	str	r2, [r3, #0]
 80055ca:	9b01      	ldr	r3, [sp, #4]
 80055cc:	2b0e      	cmp	r3, #14
 80055ce:	f200 80ad 	bhi.w	800572c <_dtoa_r+0x484>
 80055d2:	2d00      	cmp	r5, #0
 80055d4:	f000 80aa 	beq.w	800572c <_dtoa_r+0x484>
 80055d8:	f1ba 0f00 	cmp.w	sl, #0
 80055dc:	dd36      	ble.n	800564c <_dtoa_r+0x3a4>
 80055de:	4ac3      	ldr	r2, [pc, #780]	; (80058ec <_dtoa_r+0x644>)
 80055e0:	f00a 030f 	and.w	r3, sl, #15
 80055e4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80055e8:	ed93 7b00 	vldr	d7, [r3]
 80055ec:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80055f0:	ea4f 172a 	mov.w	r7, sl, asr #4
 80055f4:	eeb0 8a47 	vmov.f32	s16, s14
 80055f8:	eef0 8a67 	vmov.f32	s17, s15
 80055fc:	d016      	beq.n	800562c <_dtoa_r+0x384>
 80055fe:	4bbc      	ldr	r3, [pc, #752]	; (80058f0 <_dtoa_r+0x648>)
 8005600:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005604:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005608:	f7fb f920 	bl	800084c <__aeabi_ddiv>
 800560c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005610:	f007 070f 	and.w	r7, r7, #15
 8005614:	2503      	movs	r5, #3
 8005616:	4eb6      	ldr	r6, [pc, #728]	; (80058f0 <_dtoa_r+0x648>)
 8005618:	b957      	cbnz	r7, 8005630 <_dtoa_r+0x388>
 800561a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800561e:	ec53 2b18 	vmov	r2, r3, d8
 8005622:	f7fb f913 	bl	800084c <__aeabi_ddiv>
 8005626:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800562a:	e029      	b.n	8005680 <_dtoa_r+0x3d8>
 800562c:	2502      	movs	r5, #2
 800562e:	e7f2      	b.n	8005616 <_dtoa_r+0x36e>
 8005630:	07f9      	lsls	r1, r7, #31
 8005632:	d508      	bpl.n	8005646 <_dtoa_r+0x39e>
 8005634:	ec51 0b18 	vmov	r0, r1, d8
 8005638:	e9d6 2300 	ldrd	r2, r3, [r6]
 800563c:	f7fa ffdc 	bl	80005f8 <__aeabi_dmul>
 8005640:	ec41 0b18 	vmov	d8, r0, r1
 8005644:	3501      	adds	r5, #1
 8005646:	107f      	asrs	r7, r7, #1
 8005648:	3608      	adds	r6, #8
 800564a:	e7e5      	b.n	8005618 <_dtoa_r+0x370>
 800564c:	f000 80a6 	beq.w	800579c <_dtoa_r+0x4f4>
 8005650:	f1ca 0600 	rsb	r6, sl, #0
 8005654:	4ba5      	ldr	r3, [pc, #660]	; (80058ec <_dtoa_r+0x644>)
 8005656:	4fa6      	ldr	r7, [pc, #664]	; (80058f0 <_dtoa_r+0x648>)
 8005658:	f006 020f 	and.w	r2, r6, #15
 800565c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005660:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005664:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005668:	f7fa ffc6 	bl	80005f8 <__aeabi_dmul>
 800566c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005670:	1136      	asrs	r6, r6, #4
 8005672:	2300      	movs	r3, #0
 8005674:	2502      	movs	r5, #2
 8005676:	2e00      	cmp	r6, #0
 8005678:	f040 8085 	bne.w	8005786 <_dtoa_r+0x4de>
 800567c:	2b00      	cmp	r3, #0
 800567e:	d1d2      	bne.n	8005626 <_dtoa_r+0x37e>
 8005680:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005682:	2b00      	cmp	r3, #0
 8005684:	f000 808c 	beq.w	80057a0 <_dtoa_r+0x4f8>
 8005688:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800568c:	4b99      	ldr	r3, [pc, #612]	; (80058f4 <_dtoa_r+0x64c>)
 800568e:	2200      	movs	r2, #0
 8005690:	4630      	mov	r0, r6
 8005692:	4639      	mov	r1, r7
 8005694:	f7fb fa22 	bl	8000adc <__aeabi_dcmplt>
 8005698:	2800      	cmp	r0, #0
 800569a:	f000 8081 	beq.w	80057a0 <_dtoa_r+0x4f8>
 800569e:	9b01      	ldr	r3, [sp, #4]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d07d      	beq.n	80057a0 <_dtoa_r+0x4f8>
 80056a4:	f1b9 0f00 	cmp.w	r9, #0
 80056a8:	dd3c      	ble.n	8005724 <_dtoa_r+0x47c>
 80056aa:	f10a 33ff 	add.w	r3, sl, #4294967295
 80056ae:	9307      	str	r3, [sp, #28]
 80056b0:	2200      	movs	r2, #0
 80056b2:	4b91      	ldr	r3, [pc, #580]	; (80058f8 <_dtoa_r+0x650>)
 80056b4:	4630      	mov	r0, r6
 80056b6:	4639      	mov	r1, r7
 80056b8:	f7fa ff9e 	bl	80005f8 <__aeabi_dmul>
 80056bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80056c0:	3501      	adds	r5, #1
 80056c2:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 80056c6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80056ca:	4628      	mov	r0, r5
 80056cc:	f7fa ff2a 	bl	8000524 <__aeabi_i2d>
 80056d0:	4632      	mov	r2, r6
 80056d2:	463b      	mov	r3, r7
 80056d4:	f7fa ff90 	bl	80005f8 <__aeabi_dmul>
 80056d8:	4b88      	ldr	r3, [pc, #544]	; (80058fc <_dtoa_r+0x654>)
 80056da:	2200      	movs	r2, #0
 80056dc:	f7fa fdd6 	bl	800028c <__adddf3>
 80056e0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80056e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80056e8:	9303      	str	r3, [sp, #12]
 80056ea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d15c      	bne.n	80057aa <_dtoa_r+0x502>
 80056f0:	4b83      	ldr	r3, [pc, #524]	; (8005900 <_dtoa_r+0x658>)
 80056f2:	2200      	movs	r2, #0
 80056f4:	4630      	mov	r0, r6
 80056f6:	4639      	mov	r1, r7
 80056f8:	f7fa fdc6 	bl	8000288 <__aeabi_dsub>
 80056fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005700:	4606      	mov	r6, r0
 8005702:	460f      	mov	r7, r1
 8005704:	f7fb fa08 	bl	8000b18 <__aeabi_dcmpgt>
 8005708:	2800      	cmp	r0, #0
 800570a:	f040 8296 	bne.w	8005c3a <_dtoa_r+0x992>
 800570e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8005712:	4630      	mov	r0, r6
 8005714:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005718:	4639      	mov	r1, r7
 800571a:	f7fb f9df 	bl	8000adc <__aeabi_dcmplt>
 800571e:	2800      	cmp	r0, #0
 8005720:	f040 8288 	bne.w	8005c34 <_dtoa_r+0x98c>
 8005724:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005728:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800572c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800572e:	2b00      	cmp	r3, #0
 8005730:	f2c0 8158 	blt.w	80059e4 <_dtoa_r+0x73c>
 8005734:	f1ba 0f0e 	cmp.w	sl, #14
 8005738:	f300 8154 	bgt.w	80059e4 <_dtoa_r+0x73c>
 800573c:	4b6b      	ldr	r3, [pc, #428]	; (80058ec <_dtoa_r+0x644>)
 800573e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005742:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005746:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005748:	2b00      	cmp	r3, #0
 800574a:	f280 80e3 	bge.w	8005914 <_dtoa_r+0x66c>
 800574e:	9b01      	ldr	r3, [sp, #4]
 8005750:	2b00      	cmp	r3, #0
 8005752:	f300 80df 	bgt.w	8005914 <_dtoa_r+0x66c>
 8005756:	f040 826d 	bne.w	8005c34 <_dtoa_r+0x98c>
 800575a:	4b69      	ldr	r3, [pc, #420]	; (8005900 <_dtoa_r+0x658>)
 800575c:	2200      	movs	r2, #0
 800575e:	4640      	mov	r0, r8
 8005760:	4649      	mov	r1, r9
 8005762:	f7fa ff49 	bl	80005f8 <__aeabi_dmul>
 8005766:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800576a:	f7fb f9cb 	bl	8000b04 <__aeabi_dcmpge>
 800576e:	9e01      	ldr	r6, [sp, #4]
 8005770:	4637      	mov	r7, r6
 8005772:	2800      	cmp	r0, #0
 8005774:	f040 8243 	bne.w	8005bfe <_dtoa_r+0x956>
 8005778:	9d00      	ldr	r5, [sp, #0]
 800577a:	2331      	movs	r3, #49	; 0x31
 800577c:	f805 3b01 	strb.w	r3, [r5], #1
 8005780:	f10a 0a01 	add.w	sl, sl, #1
 8005784:	e23f      	b.n	8005c06 <_dtoa_r+0x95e>
 8005786:	07f2      	lsls	r2, r6, #31
 8005788:	d505      	bpl.n	8005796 <_dtoa_r+0x4ee>
 800578a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800578e:	f7fa ff33 	bl	80005f8 <__aeabi_dmul>
 8005792:	3501      	adds	r5, #1
 8005794:	2301      	movs	r3, #1
 8005796:	1076      	asrs	r6, r6, #1
 8005798:	3708      	adds	r7, #8
 800579a:	e76c      	b.n	8005676 <_dtoa_r+0x3ce>
 800579c:	2502      	movs	r5, #2
 800579e:	e76f      	b.n	8005680 <_dtoa_r+0x3d8>
 80057a0:	9b01      	ldr	r3, [sp, #4]
 80057a2:	f8cd a01c 	str.w	sl, [sp, #28]
 80057a6:	930c      	str	r3, [sp, #48]	; 0x30
 80057a8:	e78d      	b.n	80056c6 <_dtoa_r+0x41e>
 80057aa:	9900      	ldr	r1, [sp, #0]
 80057ac:	980c      	ldr	r0, [sp, #48]	; 0x30
 80057ae:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80057b0:	4b4e      	ldr	r3, [pc, #312]	; (80058ec <_dtoa_r+0x644>)
 80057b2:	ed9d 7b02 	vldr	d7, [sp, #8]
 80057b6:	4401      	add	r1, r0
 80057b8:	9102      	str	r1, [sp, #8]
 80057ba:	9908      	ldr	r1, [sp, #32]
 80057bc:	eeb0 8a47 	vmov.f32	s16, s14
 80057c0:	eef0 8a67 	vmov.f32	s17, s15
 80057c4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80057c8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80057cc:	2900      	cmp	r1, #0
 80057ce:	d045      	beq.n	800585c <_dtoa_r+0x5b4>
 80057d0:	494c      	ldr	r1, [pc, #304]	; (8005904 <_dtoa_r+0x65c>)
 80057d2:	2000      	movs	r0, #0
 80057d4:	f7fb f83a 	bl	800084c <__aeabi_ddiv>
 80057d8:	ec53 2b18 	vmov	r2, r3, d8
 80057dc:	f7fa fd54 	bl	8000288 <__aeabi_dsub>
 80057e0:	9d00      	ldr	r5, [sp, #0]
 80057e2:	ec41 0b18 	vmov	d8, r0, r1
 80057e6:	4639      	mov	r1, r7
 80057e8:	4630      	mov	r0, r6
 80057ea:	f7fb f9b5 	bl	8000b58 <__aeabi_d2iz>
 80057ee:	900c      	str	r0, [sp, #48]	; 0x30
 80057f0:	f7fa fe98 	bl	8000524 <__aeabi_i2d>
 80057f4:	4602      	mov	r2, r0
 80057f6:	460b      	mov	r3, r1
 80057f8:	4630      	mov	r0, r6
 80057fa:	4639      	mov	r1, r7
 80057fc:	f7fa fd44 	bl	8000288 <__aeabi_dsub>
 8005800:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005802:	3330      	adds	r3, #48	; 0x30
 8005804:	f805 3b01 	strb.w	r3, [r5], #1
 8005808:	ec53 2b18 	vmov	r2, r3, d8
 800580c:	4606      	mov	r6, r0
 800580e:	460f      	mov	r7, r1
 8005810:	f7fb f964 	bl	8000adc <__aeabi_dcmplt>
 8005814:	2800      	cmp	r0, #0
 8005816:	d165      	bne.n	80058e4 <_dtoa_r+0x63c>
 8005818:	4632      	mov	r2, r6
 800581a:	463b      	mov	r3, r7
 800581c:	4935      	ldr	r1, [pc, #212]	; (80058f4 <_dtoa_r+0x64c>)
 800581e:	2000      	movs	r0, #0
 8005820:	f7fa fd32 	bl	8000288 <__aeabi_dsub>
 8005824:	ec53 2b18 	vmov	r2, r3, d8
 8005828:	f7fb f958 	bl	8000adc <__aeabi_dcmplt>
 800582c:	2800      	cmp	r0, #0
 800582e:	f040 80b9 	bne.w	80059a4 <_dtoa_r+0x6fc>
 8005832:	9b02      	ldr	r3, [sp, #8]
 8005834:	429d      	cmp	r5, r3
 8005836:	f43f af75 	beq.w	8005724 <_dtoa_r+0x47c>
 800583a:	4b2f      	ldr	r3, [pc, #188]	; (80058f8 <_dtoa_r+0x650>)
 800583c:	ec51 0b18 	vmov	r0, r1, d8
 8005840:	2200      	movs	r2, #0
 8005842:	f7fa fed9 	bl	80005f8 <__aeabi_dmul>
 8005846:	4b2c      	ldr	r3, [pc, #176]	; (80058f8 <_dtoa_r+0x650>)
 8005848:	ec41 0b18 	vmov	d8, r0, r1
 800584c:	2200      	movs	r2, #0
 800584e:	4630      	mov	r0, r6
 8005850:	4639      	mov	r1, r7
 8005852:	f7fa fed1 	bl	80005f8 <__aeabi_dmul>
 8005856:	4606      	mov	r6, r0
 8005858:	460f      	mov	r7, r1
 800585a:	e7c4      	b.n	80057e6 <_dtoa_r+0x53e>
 800585c:	ec51 0b17 	vmov	r0, r1, d7
 8005860:	f7fa feca 	bl	80005f8 <__aeabi_dmul>
 8005864:	9b02      	ldr	r3, [sp, #8]
 8005866:	9d00      	ldr	r5, [sp, #0]
 8005868:	930c      	str	r3, [sp, #48]	; 0x30
 800586a:	ec41 0b18 	vmov	d8, r0, r1
 800586e:	4639      	mov	r1, r7
 8005870:	4630      	mov	r0, r6
 8005872:	f7fb f971 	bl	8000b58 <__aeabi_d2iz>
 8005876:	9011      	str	r0, [sp, #68]	; 0x44
 8005878:	f7fa fe54 	bl	8000524 <__aeabi_i2d>
 800587c:	4602      	mov	r2, r0
 800587e:	460b      	mov	r3, r1
 8005880:	4630      	mov	r0, r6
 8005882:	4639      	mov	r1, r7
 8005884:	f7fa fd00 	bl	8000288 <__aeabi_dsub>
 8005888:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800588a:	3330      	adds	r3, #48	; 0x30
 800588c:	f805 3b01 	strb.w	r3, [r5], #1
 8005890:	9b02      	ldr	r3, [sp, #8]
 8005892:	429d      	cmp	r5, r3
 8005894:	4606      	mov	r6, r0
 8005896:	460f      	mov	r7, r1
 8005898:	f04f 0200 	mov.w	r2, #0
 800589c:	d134      	bne.n	8005908 <_dtoa_r+0x660>
 800589e:	4b19      	ldr	r3, [pc, #100]	; (8005904 <_dtoa_r+0x65c>)
 80058a0:	ec51 0b18 	vmov	r0, r1, d8
 80058a4:	f7fa fcf2 	bl	800028c <__adddf3>
 80058a8:	4602      	mov	r2, r0
 80058aa:	460b      	mov	r3, r1
 80058ac:	4630      	mov	r0, r6
 80058ae:	4639      	mov	r1, r7
 80058b0:	f7fb f932 	bl	8000b18 <__aeabi_dcmpgt>
 80058b4:	2800      	cmp	r0, #0
 80058b6:	d175      	bne.n	80059a4 <_dtoa_r+0x6fc>
 80058b8:	ec53 2b18 	vmov	r2, r3, d8
 80058bc:	4911      	ldr	r1, [pc, #68]	; (8005904 <_dtoa_r+0x65c>)
 80058be:	2000      	movs	r0, #0
 80058c0:	f7fa fce2 	bl	8000288 <__aeabi_dsub>
 80058c4:	4602      	mov	r2, r0
 80058c6:	460b      	mov	r3, r1
 80058c8:	4630      	mov	r0, r6
 80058ca:	4639      	mov	r1, r7
 80058cc:	f7fb f906 	bl	8000adc <__aeabi_dcmplt>
 80058d0:	2800      	cmp	r0, #0
 80058d2:	f43f af27 	beq.w	8005724 <_dtoa_r+0x47c>
 80058d6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80058d8:	1e6b      	subs	r3, r5, #1
 80058da:	930c      	str	r3, [sp, #48]	; 0x30
 80058dc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80058e0:	2b30      	cmp	r3, #48	; 0x30
 80058e2:	d0f8      	beq.n	80058d6 <_dtoa_r+0x62e>
 80058e4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80058e8:	e04a      	b.n	8005980 <_dtoa_r+0x6d8>
 80058ea:	bf00      	nop
 80058ec:	080089f8 	.word	0x080089f8
 80058f0:	080089d0 	.word	0x080089d0
 80058f4:	3ff00000 	.word	0x3ff00000
 80058f8:	40240000 	.word	0x40240000
 80058fc:	401c0000 	.word	0x401c0000
 8005900:	40140000 	.word	0x40140000
 8005904:	3fe00000 	.word	0x3fe00000
 8005908:	4baf      	ldr	r3, [pc, #700]	; (8005bc8 <_dtoa_r+0x920>)
 800590a:	f7fa fe75 	bl	80005f8 <__aeabi_dmul>
 800590e:	4606      	mov	r6, r0
 8005910:	460f      	mov	r7, r1
 8005912:	e7ac      	b.n	800586e <_dtoa_r+0x5c6>
 8005914:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005918:	9d00      	ldr	r5, [sp, #0]
 800591a:	4642      	mov	r2, r8
 800591c:	464b      	mov	r3, r9
 800591e:	4630      	mov	r0, r6
 8005920:	4639      	mov	r1, r7
 8005922:	f7fa ff93 	bl	800084c <__aeabi_ddiv>
 8005926:	f7fb f917 	bl	8000b58 <__aeabi_d2iz>
 800592a:	9002      	str	r0, [sp, #8]
 800592c:	f7fa fdfa 	bl	8000524 <__aeabi_i2d>
 8005930:	4642      	mov	r2, r8
 8005932:	464b      	mov	r3, r9
 8005934:	f7fa fe60 	bl	80005f8 <__aeabi_dmul>
 8005938:	4602      	mov	r2, r0
 800593a:	460b      	mov	r3, r1
 800593c:	4630      	mov	r0, r6
 800593e:	4639      	mov	r1, r7
 8005940:	f7fa fca2 	bl	8000288 <__aeabi_dsub>
 8005944:	9e02      	ldr	r6, [sp, #8]
 8005946:	9f01      	ldr	r7, [sp, #4]
 8005948:	3630      	adds	r6, #48	; 0x30
 800594a:	f805 6b01 	strb.w	r6, [r5], #1
 800594e:	9e00      	ldr	r6, [sp, #0]
 8005950:	1bae      	subs	r6, r5, r6
 8005952:	42b7      	cmp	r7, r6
 8005954:	4602      	mov	r2, r0
 8005956:	460b      	mov	r3, r1
 8005958:	d137      	bne.n	80059ca <_dtoa_r+0x722>
 800595a:	f7fa fc97 	bl	800028c <__adddf3>
 800595e:	4642      	mov	r2, r8
 8005960:	464b      	mov	r3, r9
 8005962:	4606      	mov	r6, r0
 8005964:	460f      	mov	r7, r1
 8005966:	f7fb f8d7 	bl	8000b18 <__aeabi_dcmpgt>
 800596a:	b9c8      	cbnz	r0, 80059a0 <_dtoa_r+0x6f8>
 800596c:	4642      	mov	r2, r8
 800596e:	464b      	mov	r3, r9
 8005970:	4630      	mov	r0, r6
 8005972:	4639      	mov	r1, r7
 8005974:	f7fb f8a8 	bl	8000ac8 <__aeabi_dcmpeq>
 8005978:	b110      	cbz	r0, 8005980 <_dtoa_r+0x6d8>
 800597a:	9b02      	ldr	r3, [sp, #8]
 800597c:	07d9      	lsls	r1, r3, #31
 800597e:	d40f      	bmi.n	80059a0 <_dtoa_r+0x6f8>
 8005980:	4620      	mov	r0, r4
 8005982:	4659      	mov	r1, fp
 8005984:	f000 fe58 	bl	8006638 <_Bfree>
 8005988:	2300      	movs	r3, #0
 800598a:	702b      	strb	r3, [r5, #0]
 800598c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800598e:	f10a 0001 	add.w	r0, sl, #1
 8005992:	6018      	str	r0, [r3, #0]
 8005994:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005996:	2b00      	cmp	r3, #0
 8005998:	f43f acd8 	beq.w	800534c <_dtoa_r+0xa4>
 800599c:	601d      	str	r5, [r3, #0]
 800599e:	e4d5      	b.n	800534c <_dtoa_r+0xa4>
 80059a0:	f8cd a01c 	str.w	sl, [sp, #28]
 80059a4:	462b      	mov	r3, r5
 80059a6:	461d      	mov	r5, r3
 80059a8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80059ac:	2a39      	cmp	r2, #57	; 0x39
 80059ae:	d108      	bne.n	80059c2 <_dtoa_r+0x71a>
 80059b0:	9a00      	ldr	r2, [sp, #0]
 80059b2:	429a      	cmp	r2, r3
 80059b4:	d1f7      	bne.n	80059a6 <_dtoa_r+0x6fe>
 80059b6:	9a07      	ldr	r2, [sp, #28]
 80059b8:	9900      	ldr	r1, [sp, #0]
 80059ba:	3201      	adds	r2, #1
 80059bc:	9207      	str	r2, [sp, #28]
 80059be:	2230      	movs	r2, #48	; 0x30
 80059c0:	700a      	strb	r2, [r1, #0]
 80059c2:	781a      	ldrb	r2, [r3, #0]
 80059c4:	3201      	adds	r2, #1
 80059c6:	701a      	strb	r2, [r3, #0]
 80059c8:	e78c      	b.n	80058e4 <_dtoa_r+0x63c>
 80059ca:	4b7f      	ldr	r3, [pc, #508]	; (8005bc8 <_dtoa_r+0x920>)
 80059cc:	2200      	movs	r2, #0
 80059ce:	f7fa fe13 	bl	80005f8 <__aeabi_dmul>
 80059d2:	2200      	movs	r2, #0
 80059d4:	2300      	movs	r3, #0
 80059d6:	4606      	mov	r6, r0
 80059d8:	460f      	mov	r7, r1
 80059da:	f7fb f875 	bl	8000ac8 <__aeabi_dcmpeq>
 80059de:	2800      	cmp	r0, #0
 80059e0:	d09b      	beq.n	800591a <_dtoa_r+0x672>
 80059e2:	e7cd      	b.n	8005980 <_dtoa_r+0x6d8>
 80059e4:	9a08      	ldr	r2, [sp, #32]
 80059e6:	2a00      	cmp	r2, #0
 80059e8:	f000 80c4 	beq.w	8005b74 <_dtoa_r+0x8cc>
 80059ec:	9a05      	ldr	r2, [sp, #20]
 80059ee:	2a01      	cmp	r2, #1
 80059f0:	f300 80a8 	bgt.w	8005b44 <_dtoa_r+0x89c>
 80059f4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80059f6:	2a00      	cmp	r2, #0
 80059f8:	f000 80a0 	beq.w	8005b3c <_dtoa_r+0x894>
 80059fc:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005a00:	9e06      	ldr	r6, [sp, #24]
 8005a02:	4645      	mov	r5, r8
 8005a04:	9a04      	ldr	r2, [sp, #16]
 8005a06:	2101      	movs	r1, #1
 8005a08:	441a      	add	r2, r3
 8005a0a:	4620      	mov	r0, r4
 8005a0c:	4498      	add	r8, r3
 8005a0e:	9204      	str	r2, [sp, #16]
 8005a10:	f000 ff18 	bl	8006844 <__i2b>
 8005a14:	4607      	mov	r7, r0
 8005a16:	2d00      	cmp	r5, #0
 8005a18:	dd0b      	ble.n	8005a32 <_dtoa_r+0x78a>
 8005a1a:	9b04      	ldr	r3, [sp, #16]
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	dd08      	ble.n	8005a32 <_dtoa_r+0x78a>
 8005a20:	42ab      	cmp	r3, r5
 8005a22:	9a04      	ldr	r2, [sp, #16]
 8005a24:	bfa8      	it	ge
 8005a26:	462b      	movge	r3, r5
 8005a28:	eba8 0803 	sub.w	r8, r8, r3
 8005a2c:	1aed      	subs	r5, r5, r3
 8005a2e:	1ad3      	subs	r3, r2, r3
 8005a30:	9304      	str	r3, [sp, #16]
 8005a32:	9b06      	ldr	r3, [sp, #24]
 8005a34:	b1fb      	cbz	r3, 8005a76 <_dtoa_r+0x7ce>
 8005a36:	9b08      	ldr	r3, [sp, #32]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	f000 809f 	beq.w	8005b7c <_dtoa_r+0x8d4>
 8005a3e:	2e00      	cmp	r6, #0
 8005a40:	dd11      	ble.n	8005a66 <_dtoa_r+0x7be>
 8005a42:	4639      	mov	r1, r7
 8005a44:	4632      	mov	r2, r6
 8005a46:	4620      	mov	r0, r4
 8005a48:	f000 ffb8 	bl	80069bc <__pow5mult>
 8005a4c:	465a      	mov	r2, fp
 8005a4e:	4601      	mov	r1, r0
 8005a50:	4607      	mov	r7, r0
 8005a52:	4620      	mov	r0, r4
 8005a54:	f000 ff0c 	bl	8006870 <__multiply>
 8005a58:	4659      	mov	r1, fp
 8005a5a:	9007      	str	r0, [sp, #28]
 8005a5c:	4620      	mov	r0, r4
 8005a5e:	f000 fdeb 	bl	8006638 <_Bfree>
 8005a62:	9b07      	ldr	r3, [sp, #28]
 8005a64:	469b      	mov	fp, r3
 8005a66:	9b06      	ldr	r3, [sp, #24]
 8005a68:	1b9a      	subs	r2, r3, r6
 8005a6a:	d004      	beq.n	8005a76 <_dtoa_r+0x7ce>
 8005a6c:	4659      	mov	r1, fp
 8005a6e:	4620      	mov	r0, r4
 8005a70:	f000 ffa4 	bl	80069bc <__pow5mult>
 8005a74:	4683      	mov	fp, r0
 8005a76:	2101      	movs	r1, #1
 8005a78:	4620      	mov	r0, r4
 8005a7a:	f000 fee3 	bl	8006844 <__i2b>
 8005a7e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	4606      	mov	r6, r0
 8005a84:	dd7c      	ble.n	8005b80 <_dtoa_r+0x8d8>
 8005a86:	461a      	mov	r2, r3
 8005a88:	4601      	mov	r1, r0
 8005a8a:	4620      	mov	r0, r4
 8005a8c:	f000 ff96 	bl	80069bc <__pow5mult>
 8005a90:	9b05      	ldr	r3, [sp, #20]
 8005a92:	2b01      	cmp	r3, #1
 8005a94:	4606      	mov	r6, r0
 8005a96:	dd76      	ble.n	8005b86 <_dtoa_r+0x8de>
 8005a98:	2300      	movs	r3, #0
 8005a9a:	9306      	str	r3, [sp, #24]
 8005a9c:	6933      	ldr	r3, [r6, #16]
 8005a9e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005aa2:	6918      	ldr	r0, [r3, #16]
 8005aa4:	f000 fe7e 	bl	80067a4 <__hi0bits>
 8005aa8:	f1c0 0020 	rsb	r0, r0, #32
 8005aac:	9b04      	ldr	r3, [sp, #16]
 8005aae:	4418      	add	r0, r3
 8005ab0:	f010 001f 	ands.w	r0, r0, #31
 8005ab4:	f000 8086 	beq.w	8005bc4 <_dtoa_r+0x91c>
 8005ab8:	f1c0 0320 	rsb	r3, r0, #32
 8005abc:	2b04      	cmp	r3, #4
 8005abe:	dd7f      	ble.n	8005bc0 <_dtoa_r+0x918>
 8005ac0:	f1c0 001c 	rsb	r0, r0, #28
 8005ac4:	9b04      	ldr	r3, [sp, #16]
 8005ac6:	4403      	add	r3, r0
 8005ac8:	4480      	add	r8, r0
 8005aca:	4405      	add	r5, r0
 8005acc:	9304      	str	r3, [sp, #16]
 8005ace:	f1b8 0f00 	cmp.w	r8, #0
 8005ad2:	dd05      	ble.n	8005ae0 <_dtoa_r+0x838>
 8005ad4:	4659      	mov	r1, fp
 8005ad6:	4642      	mov	r2, r8
 8005ad8:	4620      	mov	r0, r4
 8005ada:	f000 ffc9 	bl	8006a70 <__lshift>
 8005ade:	4683      	mov	fp, r0
 8005ae0:	9b04      	ldr	r3, [sp, #16]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	dd05      	ble.n	8005af2 <_dtoa_r+0x84a>
 8005ae6:	4631      	mov	r1, r6
 8005ae8:	461a      	mov	r2, r3
 8005aea:	4620      	mov	r0, r4
 8005aec:	f000 ffc0 	bl	8006a70 <__lshift>
 8005af0:	4606      	mov	r6, r0
 8005af2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d069      	beq.n	8005bcc <_dtoa_r+0x924>
 8005af8:	4631      	mov	r1, r6
 8005afa:	4658      	mov	r0, fp
 8005afc:	f001 f824 	bl	8006b48 <__mcmp>
 8005b00:	2800      	cmp	r0, #0
 8005b02:	da63      	bge.n	8005bcc <_dtoa_r+0x924>
 8005b04:	2300      	movs	r3, #0
 8005b06:	4659      	mov	r1, fp
 8005b08:	220a      	movs	r2, #10
 8005b0a:	4620      	mov	r0, r4
 8005b0c:	f000 fdb6 	bl	800667c <__multadd>
 8005b10:	9b08      	ldr	r3, [sp, #32]
 8005b12:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005b16:	4683      	mov	fp, r0
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	f000 818f 	beq.w	8005e3c <_dtoa_r+0xb94>
 8005b1e:	4639      	mov	r1, r7
 8005b20:	2300      	movs	r3, #0
 8005b22:	220a      	movs	r2, #10
 8005b24:	4620      	mov	r0, r4
 8005b26:	f000 fda9 	bl	800667c <__multadd>
 8005b2a:	f1b9 0f00 	cmp.w	r9, #0
 8005b2e:	4607      	mov	r7, r0
 8005b30:	f300 808e 	bgt.w	8005c50 <_dtoa_r+0x9a8>
 8005b34:	9b05      	ldr	r3, [sp, #20]
 8005b36:	2b02      	cmp	r3, #2
 8005b38:	dc50      	bgt.n	8005bdc <_dtoa_r+0x934>
 8005b3a:	e089      	b.n	8005c50 <_dtoa_r+0x9a8>
 8005b3c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005b3e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005b42:	e75d      	b.n	8005a00 <_dtoa_r+0x758>
 8005b44:	9b01      	ldr	r3, [sp, #4]
 8005b46:	1e5e      	subs	r6, r3, #1
 8005b48:	9b06      	ldr	r3, [sp, #24]
 8005b4a:	42b3      	cmp	r3, r6
 8005b4c:	bfbf      	itttt	lt
 8005b4e:	9b06      	ldrlt	r3, [sp, #24]
 8005b50:	9606      	strlt	r6, [sp, #24]
 8005b52:	1af2      	sublt	r2, r6, r3
 8005b54:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8005b56:	bfb6      	itet	lt
 8005b58:	189b      	addlt	r3, r3, r2
 8005b5a:	1b9e      	subge	r6, r3, r6
 8005b5c:	930d      	strlt	r3, [sp, #52]	; 0x34
 8005b5e:	9b01      	ldr	r3, [sp, #4]
 8005b60:	bfb8      	it	lt
 8005b62:	2600      	movlt	r6, #0
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	bfb5      	itete	lt
 8005b68:	eba8 0503 	sublt.w	r5, r8, r3
 8005b6c:	9b01      	ldrge	r3, [sp, #4]
 8005b6e:	2300      	movlt	r3, #0
 8005b70:	4645      	movge	r5, r8
 8005b72:	e747      	b.n	8005a04 <_dtoa_r+0x75c>
 8005b74:	9e06      	ldr	r6, [sp, #24]
 8005b76:	9f08      	ldr	r7, [sp, #32]
 8005b78:	4645      	mov	r5, r8
 8005b7a:	e74c      	b.n	8005a16 <_dtoa_r+0x76e>
 8005b7c:	9a06      	ldr	r2, [sp, #24]
 8005b7e:	e775      	b.n	8005a6c <_dtoa_r+0x7c4>
 8005b80:	9b05      	ldr	r3, [sp, #20]
 8005b82:	2b01      	cmp	r3, #1
 8005b84:	dc18      	bgt.n	8005bb8 <_dtoa_r+0x910>
 8005b86:	9b02      	ldr	r3, [sp, #8]
 8005b88:	b9b3      	cbnz	r3, 8005bb8 <_dtoa_r+0x910>
 8005b8a:	9b03      	ldr	r3, [sp, #12]
 8005b8c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005b90:	b9a3      	cbnz	r3, 8005bbc <_dtoa_r+0x914>
 8005b92:	9b03      	ldr	r3, [sp, #12]
 8005b94:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005b98:	0d1b      	lsrs	r3, r3, #20
 8005b9a:	051b      	lsls	r3, r3, #20
 8005b9c:	b12b      	cbz	r3, 8005baa <_dtoa_r+0x902>
 8005b9e:	9b04      	ldr	r3, [sp, #16]
 8005ba0:	3301      	adds	r3, #1
 8005ba2:	9304      	str	r3, [sp, #16]
 8005ba4:	f108 0801 	add.w	r8, r8, #1
 8005ba8:	2301      	movs	r3, #1
 8005baa:	9306      	str	r3, [sp, #24]
 8005bac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	f47f af74 	bne.w	8005a9c <_dtoa_r+0x7f4>
 8005bb4:	2001      	movs	r0, #1
 8005bb6:	e779      	b.n	8005aac <_dtoa_r+0x804>
 8005bb8:	2300      	movs	r3, #0
 8005bba:	e7f6      	b.n	8005baa <_dtoa_r+0x902>
 8005bbc:	9b02      	ldr	r3, [sp, #8]
 8005bbe:	e7f4      	b.n	8005baa <_dtoa_r+0x902>
 8005bc0:	d085      	beq.n	8005ace <_dtoa_r+0x826>
 8005bc2:	4618      	mov	r0, r3
 8005bc4:	301c      	adds	r0, #28
 8005bc6:	e77d      	b.n	8005ac4 <_dtoa_r+0x81c>
 8005bc8:	40240000 	.word	0x40240000
 8005bcc:	9b01      	ldr	r3, [sp, #4]
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	dc38      	bgt.n	8005c44 <_dtoa_r+0x99c>
 8005bd2:	9b05      	ldr	r3, [sp, #20]
 8005bd4:	2b02      	cmp	r3, #2
 8005bd6:	dd35      	ble.n	8005c44 <_dtoa_r+0x99c>
 8005bd8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8005bdc:	f1b9 0f00 	cmp.w	r9, #0
 8005be0:	d10d      	bne.n	8005bfe <_dtoa_r+0x956>
 8005be2:	4631      	mov	r1, r6
 8005be4:	464b      	mov	r3, r9
 8005be6:	2205      	movs	r2, #5
 8005be8:	4620      	mov	r0, r4
 8005bea:	f000 fd47 	bl	800667c <__multadd>
 8005bee:	4601      	mov	r1, r0
 8005bf0:	4606      	mov	r6, r0
 8005bf2:	4658      	mov	r0, fp
 8005bf4:	f000 ffa8 	bl	8006b48 <__mcmp>
 8005bf8:	2800      	cmp	r0, #0
 8005bfa:	f73f adbd 	bgt.w	8005778 <_dtoa_r+0x4d0>
 8005bfe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c00:	9d00      	ldr	r5, [sp, #0]
 8005c02:	ea6f 0a03 	mvn.w	sl, r3
 8005c06:	f04f 0800 	mov.w	r8, #0
 8005c0a:	4631      	mov	r1, r6
 8005c0c:	4620      	mov	r0, r4
 8005c0e:	f000 fd13 	bl	8006638 <_Bfree>
 8005c12:	2f00      	cmp	r7, #0
 8005c14:	f43f aeb4 	beq.w	8005980 <_dtoa_r+0x6d8>
 8005c18:	f1b8 0f00 	cmp.w	r8, #0
 8005c1c:	d005      	beq.n	8005c2a <_dtoa_r+0x982>
 8005c1e:	45b8      	cmp	r8, r7
 8005c20:	d003      	beq.n	8005c2a <_dtoa_r+0x982>
 8005c22:	4641      	mov	r1, r8
 8005c24:	4620      	mov	r0, r4
 8005c26:	f000 fd07 	bl	8006638 <_Bfree>
 8005c2a:	4639      	mov	r1, r7
 8005c2c:	4620      	mov	r0, r4
 8005c2e:	f000 fd03 	bl	8006638 <_Bfree>
 8005c32:	e6a5      	b.n	8005980 <_dtoa_r+0x6d8>
 8005c34:	2600      	movs	r6, #0
 8005c36:	4637      	mov	r7, r6
 8005c38:	e7e1      	b.n	8005bfe <_dtoa_r+0x956>
 8005c3a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8005c3c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8005c40:	4637      	mov	r7, r6
 8005c42:	e599      	b.n	8005778 <_dtoa_r+0x4d0>
 8005c44:	9b08      	ldr	r3, [sp, #32]
 8005c46:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	f000 80fd 	beq.w	8005e4a <_dtoa_r+0xba2>
 8005c50:	2d00      	cmp	r5, #0
 8005c52:	dd05      	ble.n	8005c60 <_dtoa_r+0x9b8>
 8005c54:	4639      	mov	r1, r7
 8005c56:	462a      	mov	r2, r5
 8005c58:	4620      	mov	r0, r4
 8005c5a:	f000 ff09 	bl	8006a70 <__lshift>
 8005c5e:	4607      	mov	r7, r0
 8005c60:	9b06      	ldr	r3, [sp, #24]
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d05c      	beq.n	8005d20 <_dtoa_r+0xa78>
 8005c66:	6879      	ldr	r1, [r7, #4]
 8005c68:	4620      	mov	r0, r4
 8005c6a:	f000 fca5 	bl	80065b8 <_Balloc>
 8005c6e:	4605      	mov	r5, r0
 8005c70:	b928      	cbnz	r0, 8005c7e <_dtoa_r+0x9d6>
 8005c72:	4b80      	ldr	r3, [pc, #512]	; (8005e74 <_dtoa_r+0xbcc>)
 8005c74:	4602      	mov	r2, r0
 8005c76:	f240 21ea 	movw	r1, #746	; 0x2ea
 8005c7a:	f7ff bb2e 	b.w	80052da <_dtoa_r+0x32>
 8005c7e:	693a      	ldr	r2, [r7, #16]
 8005c80:	3202      	adds	r2, #2
 8005c82:	0092      	lsls	r2, r2, #2
 8005c84:	f107 010c 	add.w	r1, r7, #12
 8005c88:	300c      	adds	r0, #12
 8005c8a:	f000 fc87 	bl	800659c <memcpy>
 8005c8e:	2201      	movs	r2, #1
 8005c90:	4629      	mov	r1, r5
 8005c92:	4620      	mov	r0, r4
 8005c94:	f000 feec 	bl	8006a70 <__lshift>
 8005c98:	9b00      	ldr	r3, [sp, #0]
 8005c9a:	3301      	adds	r3, #1
 8005c9c:	9301      	str	r3, [sp, #4]
 8005c9e:	9b00      	ldr	r3, [sp, #0]
 8005ca0:	444b      	add	r3, r9
 8005ca2:	9307      	str	r3, [sp, #28]
 8005ca4:	9b02      	ldr	r3, [sp, #8]
 8005ca6:	f003 0301 	and.w	r3, r3, #1
 8005caa:	46b8      	mov	r8, r7
 8005cac:	9306      	str	r3, [sp, #24]
 8005cae:	4607      	mov	r7, r0
 8005cb0:	9b01      	ldr	r3, [sp, #4]
 8005cb2:	4631      	mov	r1, r6
 8005cb4:	3b01      	subs	r3, #1
 8005cb6:	4658      	mov	r0, fp
 8005cb8:	9302      	str	r3, [sp, #8]
 8005cba:	f7ff fa67 	bl	800518c <quorem>
 8005cbe:	4603      	mov	r3, r0
 8005cc0:	3330      	adds	r3, #48	; 0x30
 8005cc2:	9004      	str	r0, [sp, #16]
 8005cc4:	4641      	mov	r1, r8
 8005cc6:	4658      	mov	r0, fp
 8005cc8:	9308      	str	r3, [sp, #32]
 8005cca:	f000 ff3d 	bl	8006b48 <__mcmp>
 8005cce:	463a      	mov	r2, r7
 8005cd0:	4681      	mov	r9, r0
 8005cd2:	4631      	mov	r1, r6
 8005cd4:	4620      	mov	r0, r4
 8005cd6:	f000 ff53 	bl	8006b80 <__mdiff>
 8005cda:	68c2      	ldr	r2, [r0, #12]
 8005cdc:	9b08      	ldr	r3, [sp, #32]
 8005cde:	4605      	mov	r5, r0
 8005ce0:	bb02      	cbnz	r2, 8005d24 <_dtoa_r+0xa7c>
 8005ce2:	4601      	mov	r1, r0
 8005ce4:	4658      	mov	r0, fp
 8005ce6:	f000 ff2f 	bl	8006b48 <__mcmp>
 8005cea:	9b08      	ldr	r3, [sp, #32]
 8005cec:	4602      	mov	r2, r0
 8005cee:	4629      	mov	r1, r5
 8005cf0:	4620      	mov	r0, r4
 8005cf2:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8005cf6:	f000 fc9f 	bl	8006638 <_Bfree>
 8005cfa:	9b05      	ldr	r3, [sp, #20]
 8005cfc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005cfe:	9d01      	ldr	r5, [sp, #4]
 8005d00:	ea43 0102 	orr.w	r1, r3, r2
 8005d04:	9b06      	ldr	r3, [sp, #24]
 8005d06:	430b      	orrs	r3, r1
 8005d08:	9b08      	ldr	r3, [sp, #32]
 8005d0a:	d10d      	bne.n	8005d28 <_dtoa_r+0xa80>
 8005d0c:	2b39      	cmp	r3, #57	; 0x39
 8005d0e:	d029      	beq.n	8005d64 <_dtoa_r+0xabc>
 8005d10:	f1b9 0f00 	cmp.w	r9, #0
 8005d14:	dd01      	ble.n	8005d1a <_dtoa_r+0xa72>
 8005d16:	9b04      	ldr	r3, [sp, #16]
 8005d18:	3331      	adds	r3, #49	; 0x31
 8005d1a:	9a02      	ldr	r2, [sp, #8]
 8005d1c:	7013      	strb	r3, [r2, #0]
 8005d1e:	e774      	b.n	8005c0a <_dtoa_r+0x962>
 8005d20:	4638      	mov	r0, r7
 8005d22:	e7b9      	b.n	8005c98 <_dtoa_r+0x9f0>
 8005d24:	2201      	movs	r2, #1
 8005d26:	e7e2      	b.n	8005cee <_dtoa_r+0xa46>
 8005d28:	f1b9 0f00 	cmp.w	r9, #0
 8005d2c:	db06      	blt.n	8005d3c <_dtoa_r+0xa94>
 8005d2e:	9905      	ldr	r1, [sp, #20]
 8005d30:	ea41 0909 	orr.w	r9, r1, r9
 8005d34:	9906      	ldr	r1, [sp, #24]
 8005d36:	ea59 0101 	orrs.w	r1, r9, r1
 8005d3a:	d120      	bne.n	8005d7e <_dtoa_r+0xad6>
 8005d3c:	2a00      	cmp	r2, #0
 8005d3e:	ddec      	ble.n	8005d1a <_dtoa_r+0xa72>
 8005d40:	4659      	mov	r1, fp
 8005d42:	2201      	movs	r2, #1
 8005d44:	4620      	mov	r0, r4
 8005d46:	9301      	str	r3, [sp, #4]
 8005d48:	f000 fe92 	bl	8006a70 <__lshift>
 8005d4c:	4631      	mov	r1, r6
 8005d4e:	4683      	mov	fp, r0
 8005d50:	f000 fefa 	bl	8006b48 <__mcmp>
 8005d54:	2800      	cmp	r0, #0
 8005d56:	9b01      	ldr	r3, [sp, #4]
 8005d58:	dc02      	bgt.n	8005d60 <_dtoa_r+0xab8>
 8005d5a:	d1de      	bne.n	8005d1a <_dtoa_r+0xa72>
 8005d5c:	07da      	lsls	r2, r3, #31
 8005d5e:	d5dc      	bpl.n	8005d1a <_dtoa_r+0xa72>
 8005d60:	2b39      	cmp	r3, #57	; 0x39
 8005d62:	d1d8      	bne.n	8005d16 <_dtoa_r+0xa6e>
 8005d64:	9a02      	ldr	r2, [sp, #8]
 8005d66:	2339      	movs	r3, #57	; 0x39
 8005d68:	7013      	strb	r3, [r2, #0]
 8005d6a:	462b      	mov	r3, r5
 8005d6c:	461d      	mov	r5, r3
 8005d6e:	3b01      	subs	r3, #1
 8005d70:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005d74:	2a39      	cmp	r2, #57	; 0x39
 8005d76:	d050      	beq.n	8005e1a <_dtoa_r+0xb72>
 8005d78:	3201      	adds	r2, #1
 8005d7a:	701a      	strb	r2, [r3, #0]
 8005d7c:	e745      	b.n	8005c0a <_dtoa_r+0x962>
 8005d7e:	2a00      	cmp	r2, #0
 8005d80:	dd03      	ble.n	8005d8a <_dtoa_r+0xae2>
 8005d82:	2b39      	cmp	r3, #57	; 0x39
 8005d84:	d0ee      	beq.n	8005d64 <_dtoa_r+0xabc>
 8005d86:	3301      	adds	r3, #1
 8005d88:	e7c7      	b.n	8005d1a <_dtoa_r+0xa72>
 8005d8a:	9a01      	ldr	r2, [sp, #4]
 8005d8c:	9907      	ldr	r1, [sp, #28]
 8005d8e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005d92:	428a      	cmp	r2, r1
 8005d94:	d02a      	beq.n	8005dec <_dtoa_r+0xb44>
 8005d96:	4659      	mov	r1, fp
 8005d98:	2300      	movs	r3, #0
 8005d9a:	220a      	movs	r2, #10
 8005d9c:	4620      	mov	r0, r4
 8005d9e:	f000 fc6d 	bl	800667c <__multadd>
 8005da2:	45b8      	cmp	r8, r7
 8005da4:	4683      	mov	fp, r0
 8005da6:	f04f 0300 	mov.w	r3, #0
 8005daa:	f04f 020a 	mov.w	r2, #10
 8005dae:	4641      	mov	r1, r8
 8005db0:	4620      	mov	r0, r4
 8005db2:	d107      	bne.n	8005dc4 <_dtoa_r+0xb1c>
 8005db4:	f000 fc62 	bl	800667c <__multadd>
 8005db8:	4680      	mov	r8, r0
 8005dba:	4607      	mov	r7, r0
 8005dbc:	9b01      	ldr	r3, [sp, #4]
 8005dbe:	3301      	adds	r3, #1
 8005dc0:	9301      	str	r3, [sp, #4]
 8005dc2:	e775      	b.n	8005cb0 <_dtoa_r+0xa08>
 8005dc4:	f000 fc5a 	bl	800667c <__multadd>
 8005dc8:	4639      	mov	r1, r7
 8005dca:	4680      	mov	r8, r0
 8005dcc:	2300      	movs	r3, #0
 8005dce:	220a      	movs	r2, #10
 8005dd0:	4620      	mov	r0, r4
 8005dd2:	f000 fc53 	bl	800667c <__multadd>
 8005dd6:	4607      	mov	r7, r0
 8005dd8:	e7f0      	b.n	8005dbc <_dtoa_r+0xb14>
 8005dda:	f1b9 0f00 	cmp.w	r9, #0
 8005dde:	9a00      	ldr	r2, [sp, #0]
 8005de0:	bfcc      	ite	gt
 8005de2:	464d      	movgt	r5, r9
 8005de4:	2501      	movle	r5, #1
 8005de6:	4415      	add	r5, r2
 8005de8:	f04f 0800 	mov.w	r8, #0
 8005dec:	4659      	mov	r1, fp
 8005dee:	2201      	movs	r2, #1
 8005df0:	4620      	mov	r0, r4
 8005df2:	9301      	str	r3, [sp, #4]
 8005df4:	f000 fe3c 	bl	8006a70 <__lshift>
 8005df8:	4631      	mov	r1, r6
 8005dfa:	4683      	mov	fp, r0
 8005dfc:	f000 fea4 	bl	8006b48 <__mcmp>
 8005e00:	2800      	cmp	r0, #0
 8005e02:	dcb2      	bgt.n	8005d6a <_dtoa_r+0xac2>
 8005e04:	d102      	bne.n	8005e0c <_dtoa_r+0xb64>
 8005e06:	9b01      	ldr	r3, [sp, #4]
 8005e08:	07db      	lsls	r3, r3, #31
 8005e0a:	d4ae      	bmi.n	8005d6a <_dtoa_r+0xac2>
 8005e0c:	462b      	mov	r3, r5
 8005e0e:	461d      	mov	r5, r3
 8005e10:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005e14:	2a30      	cmp	r2, #48	; 0x30
 8005e16:	d0fa      	beq.n	8005e0e <_dtoa_r+0xb66>
 8005e18:	e6f7      	b.n	8005c0a <_dtoa_r+0x962>
 8005e1a:	9a00      	ldr	r2, [sp, #0]
 8005e1c:	429a      	cmp	r2, r3
 8005e1e:	d1a5      	bne.n	8005d6c <_dtoa_r+0xac4>
 8005e20:	f10a 0a01 	add.w	sl, sl, #1
 8005e24:	2331      	movs	r3, #49	; 0x31
 8005e26:	e779      	b.n	8005d1c <_dtoa_r+0xa74>
 8005e28:	4b13      	ldr	r3, [pc, #76]	; (8005e78 <_dtoa_r+0xbd0>)
 8005e2a:	f7ff baaf 	b.w	800538c <_dtoa_r+0xe4>
 8005e2e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	f47f aa86 	bne.w	8005342 <_dtoa_r+0x9a>
 8005e36:	4b11      	ldr	r3, [pc, #68]	; (8005e7c <_dtoa_r+0xbd4>)
 8005e38:	f7ff baa8 	b.w	800538c <_dtoa_r+0xe4>
 8005e3c:	f1b9 0f00 	cmp.w	r9, #0
 8005e40:	dc03      	bgt.n	8005e4a <_dtoa_r+0xba2>
 8005e42:	9b05      	ldr	r3, [sp, #20]
 8005e44:	2b02      	cmp	r3, #2
 8005e46:	f73f aec9 	bgt.w	8005bdc <_dtoa_r+0x934>
 8005e4a:	9d00      	ldr	r5, [sp, #0]
 8005e4c:	4631      	mov	r1, r6
 8005e4e:	4658      	mov	r0, fp
 8005e50:	f7ff f99c 	bl	800518c <quorem>
 8005e54:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8005e58:	f805 3b01 	strb.w	r3, [r5], #1
 8005e5c:	9a00      	ldr	r2, [sp, #0]
 8005e5e:	1aaa      	subs	r2, r5, r2
 8005e60:	4591      	cmp	r9, r2
 8005e62:	ddba      	ble.n	8005dda <_dtoa_r+0xb32>
 8005e64:	4659      	mov	r1, fp
 8005e66:	2300      	movs	r3, #0
 8005e68:	220a      	movs	r2, #10
 8005e6a:	4620      	mov	r0, r4
 8005e6c:	f000 fc06 	bl	800667c <__multadd>
 8005e70:	4683      	mov	fp, r0
 8005e72:	e7eb      	b.n	8005e4c <_dtoa_r+0xba4>
 8005e74:	080088dc 	.word	0x080088dc
 8005e78:	080086dc 	.word	0x080086dc
 8005e7c:	08008859 	.word	0x08008859

08005e80 <rshift>:
 8005e80:	6903      	ldr	r3, [r0, #16]
 8005e82:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8005e86:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005e8a:	ea4f 1261 	mov.w	r2, r1, asr #5
 8005e8e:	f100 0414 	add.w	r4, r0, #20
 8005e92:	dd45      	ble.n	8005f20 <rshift+0xa0>
 8005e94:	f011 011f 	ands.w	r1, r1, #31
 8005e98:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8005e9c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8005ea0:	d10c      	bne.n	8005ebc <rshift+0x3c>
 8005ea2:	f100 0710 	add.w	r7, r0, #16
 8005ea6:	4629      	mov	r1, r5
 8005ea8:	42b1      	cmp	r1, r6
 8005eaa:	d334      	bcc.n	8005f16 <rshift+0x96>
 8005eac:	1a9b      	subs	r3, r3, r2
 8005eae:	009b      	lsls	r3, r3, #2
 8005eb0:	1eea      	subs	r2, r5, #3
 8005eb2:	4296      	cmp	r6, r2
 8005eb4:	bf38      	it	cc
 8005eb6:	2300      	movcc	r3, #0
 8005eb8:	4423      	add	r3, r4
 8005eba:	e015      	b.n	8005ee8 <rshift+0x68>
 8005ebc:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8005ec0:	f1c1 0820 	rsb	r8, r1, #32
 8005ec4:	40cf      	lsrs	r7, r1
 8005ec6:	f105 0e04 	add.w	lr, r5, #4
 8005eca:	46a1      	mov	r9, r4
 8005ecc:	4576      	cmp	r6, lr
 8005ece:	46f4      	mov	ip, lr
 8005ed0:	d815      	bhi.n	8005efe <rshift+0x7e>
 8005ed2:	1a9b      	subs	r3, r3, r2
 8005ed4:	009a      	lsls	r2, r3, #2
 8005ed6:	3a04      	subs	r2, #4
 8005ed8:	3501      	adds	r5, #1
 8005eda:	42ae      	cmp	r6, r5
 8005edc:	bf38      	it	cc
 8005ede:	2200      	movcc	r2, #0
 8005ee0:	18a3      	adds	r3, r4, r2
 8005ee2:	50a7      	str	r7, [r4, r2]
 8005ee4:	b107      	cbz	r7, 8005ee8 <rshift+0x68>
 8005ee6:	3304      	adds	r3, #4
 8005ee8:	1b1a      	subs	r2, r3, r4
 8005eea:	42a3      	cmp	r3, r4
 8005eec:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8005ef0:	bf08      	it	eq
 8005ef2:	2300      	moveq	r3, #0
 8005ef4:	6102      	str	r2, [r0, #16]
 8005ef6:	bf08      	it	eq
 8005ef8:	6143      	streq	r3, [r0, #20]
 8005efa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005efe:	f8dc c000 	ldr.w	ip, [ip]
 8005f02:	fa0c fc08 	lsl.w	ip, ip, r8
 8005f06:	ea4c 0707 	orr.w	r7, ip, r7
 8005f0a:	f849 7b04 	str.w	r7, [r9], #4
 8005f0e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8005f12:	40cf      	lsrs	r7, r1
 8005f14:	e7da      	b.n	8005ecc <rshift+0x4c>
 8005f16:	f851 cb04 	ldr.w	ip, [r1], #4
 8005f1a:	f847 cf04 	str.w	ip, [r7, #4]!
 8005f1e:	e7c3      	b.n	8005ea8 <rshift+0x28>
 8005f20:	4623      	mov	r3, r4
 8005f22:	e7e1      	b.n	8005ee8 <rshift+0x68>

08005f24 <__hexdig_fun>:
 8005f24:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8005f28:	2b09      	cmp	r3, #9
 8005f2a:	d802      	bhi.n	8005f32 <__hexdig_fun+0xe>
 8005f2c:	3820      	subs	r0, #32
 8005f2e:	b2c0      	uxtb	r0, r0
 8005f30:	4770      	bx	lr
 8005f32:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8005f36:	2b05      	cmp	r3, #5
 8005f38:	d801      	bhi.n	8005f3e <__hexdig_fun+0x1a>
 8005f3a:	3847      	subs	r0, #71	; 0x47
 8005f3c:	e7f7      	b.n	8005f2e <__hexdig_fun+0xa>
 8005f3e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8005f42:	2b05      	cmp	r3, #5
 8005f44:	d801      	bhi.n	8005f4a <__hexdig_fun+0x26>
 8005f46:	3827      	subs	r0, #39	; 0x27
 8005f48:	e7f1      	b.n	8005f2e <__hexdig_fun+0xa>
 8005f4a:	2000      	movs	r0, #0
 8005f4c:	4770      	bx	lr
	...

08005f50 <__gethex>:
 8005f50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f54:	ed2d 8b02 	vpush	{d8}
 8005f58:	b089      	sub	sp, #36	; 0x24
 8005f5a:	ee08 0a10 	vmov	s16, r0
 8005f5e:	9304      	str	r3, [sp, #16]
 8005f60:	4bbc      	ldr	r3, [pc, #752]	; (8006254 <__gethex+0x304>)
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	9301      	str	r3, [sp, #4]
 8005f66:	4618      	mov	r0, r3
 8005f68:	468b      	mov	fp, r1
 8005f6a:	4690      	mov	r8, r2
 8005f6c:	f7fa f930 	bl	80001d0 <strlen>
 8005f70:	9b01      	ldr	r3, [sp, #4]
 8005f72:	f8db 2000 	ldr.w	r2, [fp]
 8005f76:	4403      	add	r3, r0
 8005f78:	4682      	mov	sl, r0
 8005f7a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8005f7e:	9305      	str	r3, [sp, #20]
 8005f80:	1c93      	adds	r3, r2, #2
 8005f82:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8005f86:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8005f8a:	32fe      	adds	r2, #254	; 0xfe
 8005f8c:	18d1      	adds	r1, r2, r3
 8005f8e:	461f      	mov	r7, r3
 8005f90:	f813 0b01 	ldrb.w	r0, [r3], #1
 8005f94:	9100      	str	r1, [sp, #0]
 8005f96:	2830      	cmp	r0, #48	; 0x30
 8005f98:	d0f8      	beq.n	8005f8c <__gethex+0x3c>
 8005f9a:	f7ff ffc3 	bl	8005f24 <__hexdig_fun>
 8005f9e:	4604      	mov	r4, r0
 8005fa0:	2800      	cmp	r0, #0
 8005fa2:	d13a      	bne.n	800601a <__gethex+0xca>
 8005fa4:	9901      	ldr	r1, [sp, #4]
 8005fa6:	4652      	mov	r2, sl
 8005fa8:	4638      	mov	r0, r7
 8005faa:	f001 f9ed 	bl	8007388 <strncmp>
 8005fae:	4605      	mov	r5, r0
 8005fb0:	2800      	cmp	r0, #0
 8005fb2:	d168      	bne.n	8006086 <__gethex+0x136>
 8005fb4:	f817 000a 	ldrb.w	r0, [r7, sl]
 8005fb8:	eb07 060a 	add.w	r6, r7, sl
 8005fbc:	f7ff ffb2 	bl	8005f24 <__hexdig_fun>
 8005fc0:	2800      	cmp	r0, #0
 8005fc2:	d062      	beq.n	800608a <__gethex+0x13a>
 8005fc4:	4633      	mov	r3, r6
 8005fc6:	7818      	ldrb	r0, [r3, #0]
 8005fc8:	2830      	cmp	r0, #48	; 0x30
 8005fca:	461f      	mov	r7, r3
 8005fcc:	f103 0301 	add.w	r3, r3, #1
 8005fd0:	d0f9      	beq.n	8005fc6 <__gethex+0x76>
 8005fd2:	f7ff ffa7 	bl	8005f24 <__hexdig_fun>
 8005fd6:	2301      	movs	r3, #1
 8005fd8:	fab0 f480 	clz	r4, r0
 8005fdc:	0964      	lsrs	r4, r4, #5
 8005fde:	4635      	mov	r5, r6
 8005fe0:	9300      	str	r3, [sp, #0]
 8005fe2:	463a      	mov	r2, r7
 8005fe4:	4616      	mov	r6, r2
 8005fe6:	3201      	adds	r2, #1
 8005fe8:	7830      	ldrb	r0, [r6, #0]
 8005fea:	f7ff ff9b 	bl	8005f24 <__hexdig_fun>
 8005fee:	2800      	cmp	r0, #0
 8005ff0:	d1f8      	bne.n	8005fe4 <__gethex+0x94>
 8005ff2:	9901      	ldr	r1, [sp, #4]
 8005ff4:	4652      	mov	r2, sl
 8005ff6:	4630      	mov	r0, r6
 8005ff8:	f001 f9c6 	bl	8007388 <strncmp>
 8005ffc:	b980      	cbnz	r0, 8006020 <__gethex+0xd0>
 8005ffe:	b94d      	cbnz	r5, 8006014 <__gethex+0xc4>
 8006000:	eb06 050a 	add.w	r5, r6, sl
 8006004:	462a      	mov	r2, r5
 8006006:	4616      	mov	r6, r2
 8006008:	3201      	adds	r2, #1
 800600a:	7830      	ldrb	r0, [r6, #0]
 800600c:	f7ff ff8a 	bl	8005f24 <__hexdig_fun>
 8006010:	2800      	cmp	r0, #0
 8006012:	d1f8      	bne.n	8006006 <__gethex+0xb6>
 8006014:	1bad      	subs	r5, r5, r6
 8006016:	00ad      	lsls	r5, r5, #2
 8006018:	e004      	b.n	8006024 <__gethex+0xd4>
 800601a:	2400      	movs	r4, #0
 800601c:	4625      	mov	r5, r4
 800601e:	e7e0      	b.n	8005fe2 <__gethex+0x92>
 8006020:	2d00      	cmp	r5, #0
 8006022:	d1f7      	bne.n	8006014 <__gethex+0xc4>
 8006024:	7833      	ldrb	r3, [r6, #0]
 8006026:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800602a:	2b50      	cmp	r3, #80	; 0x50
 800602c:	d13b      	bne.n	80060a6 <__gethex+0x156>
 800602e:	7873      	ldrb	r3, [r6, #1]
 8006030:	2b2b      	cmp	r3, #43	; 0x2b
 8006032:	d02c      	beq.n	800608e <__gethex+0x13e>
 8006034:	2b2d      	cmp	r3, #45	; 0x2d
 8006036:	d02e      	beq.n	8006096 <__gethex+0x146>
 8006038:	1c71      	adds	r1, r6, #1
 800603a:	f04f 0900 	mov.w	r9, #0
 800603e:	7808      	ldrb	r0, [r1, #0]
 8006040:	f7ff ff70 	bl	8005f24 <__hexdig_fun>
 8006044:	1e43      	subs	r3, r0, #1
 8006046:	b2db      	uxtb	r3, r3
 8006048:	2b18      	cmp	r3, #24
 800604a:	d82c      	bhi.n	80060a6 <__gethex+0x156>
 800604c:	f1a0 0210 	sub.w	r2, r0, #16
 8006050:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8006054:	f7ff ff66 	bl	8005f24 <__hexdig_fun>
 8006058:	1e43      	subs	r3, r0, #1
 800605a:	b2db      	uxtb	r3, r3
 800605c:	2b18      	cmp	r3, #24
 800605e:	d91d      	bls.n	800609c <__gethex+0x14c>
 8006060:	f1b9 0f00 	cmp.w	r9, #0
 8006064:	d000      	beq.n	8006068 <__gethex+0x118>
 8006066:	4252      	negs	r2, r2
 8006068:	4415      	add	r5, r2
 800606a:	f8cb 1000 	str.w	r1, [fp]
 800606e:	b1e4      	cbz	r4, 80060aa <__gethex+0x15a>
 8006070:	9b00      	ldr	r3, [sp, #0]
 8006072:	2b00      	cmp	r3, #0
 8006074:	bf14      	ite	ne
 8006076:	2700      	movne	r7, #0
 8006078:	2706      	moveq	r7, #6
 800607a:	4638      	mov	r0, r7
 800607c:	b009      	add	sp, #36	; 0x24
 800607e:	ecbd 8b02 	vpop	{d8}
 8006082:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006086:	463e      	mov	r6, r7
 8006088:	4625      	mov	r5, r4
 800608a:	2401      	movs	r4, #1
 800608c:	e7ca      	b.n	8006024 <__gethex+0xd4>
 800608e:	f04f 0900 	mov.w	r9, #0
 8006092:	1cb1      	adds	r1, r6, #2
 8006094:	e7d3      	b.n	800603e <__gethex+0xee>
 8006096:	f04f 0901 	mov.w	r9, #1
 800609a:	e7fa      	b.n	8006092 <__gethex+0x142>
 800609c:	230a      	movs	r3, #10
 800609e:	fb03 0202 	mla	r2, r3, r2, r0
 80060a2:	3a10      	subs	r2, #16
 80060a4:	e7d4      	b.n	8006050 <__gethex+0x100>
 80060a6:	4631      	mov	r1, r6
 80060a8:	e7df      	b.n	800606a <__gethex+0x11a>
 80060aa:	1bf3      	subs	r3, r6, r7
 80060ac:	3b01      	subs	r3, #1
 80060ae:	4621      	mov	r1, r4
 80060b0:	2b07      	cmp	r3, #7
 80060b2:	dc0b      	bgt.n	80060cc <__gethex+0x17c>
 80060b4:	ee18 0a10 	vmov	r0, s16
 80060b8:	f000 fa7e 	bl	80065b8 <_Balloc>
 80060bc:	4604      	mov	r4, r0
 80060be:	b940      	cbnz	r0, 80060d2 <__gethex+0x182>
 80060c0:	4b65      	ldr	r3, [pc, #404]	; (8006258 <__gethex+0x308>)
 80060c2:	4602      	mov	r2, r0
 80060c4:	21de      	movs	r1, #222	; 0xde
 80060c6:	4865      	ldr	r0, [pc, #404]	; (800625c <__gethex+0x30c>)
 80060c8:	f001 f97e 	bl	80073c8 <__assert_func>
 80060cc:	3101      	adds	r1, #1
 80060ce:	105b      	asrs	r3, r3, #1
 80060d0:	e7ee      	b.n	80060b0 <__gethex+0x160>
 80060d2:	f100 0914 	add.w	r9, r0, #20
 80060d6:	f04f 0b00 	mov.w	fp, #0
 80060da:	f1ca 0301 	rsb	r3, sl, #1
 80060de:	f8cd 9008 	str.w	r9, [sp, #8]
 80060e2:	f8cd b000 	str.w	fp, [sp]
 80060e6:	9306      	str	r3, [sp, #24]
 80060e8:	42b7      	cmp	r7, r6
 80060ea:	d340      	bcc.n	800616e <__gethex+0x21e>
 80060ec:	9802      	ldr	r0, [sp, #8]
 80060ee:	9b00      	ldr	r3, [sp, #0]
 80060f0:	f840 3b04 	str.w	r3, [r0], #4
 80060f4:	eba0 0009 	sub.w	r0, r0, r9
 80060f8:	1080      	asrs	r0, r0, #2
 80060fa:	0146      	lsls	r6, r0, #5
 80060fc:	6120      	str	r0, [r4, #16]
 80060fe:	4618      	mov	r0, r3
 8006100:	f000 fb50 	bl	80067a4 <__hi0bits>
 8006104:	1a30      	subs	r0, r6, r0
 8006106:	f8d8 6000 	ldr.w	r6, [r8]
 800610a:	42b0      	cmp	r0, r6
 800610c:	dd63      	ble.n	80061d6 <__gethex+0x286>
 800610e:	1b87      	subs	r7, r0, r6
 8006110:	4639      	mov	r1, r7
 8006112:	4620      	mov	r0, r4
 8006114:	f000 feea 	bl	8006eec <__any_on>
 8006118:	4682      	mov	sl, r0
 800611a:	b1a8      	cbz	r0, 8006148 <__gethex+0x1f8>
 800611c:	1e7b      	subs	r3, r7, #1
 800611e:	1159      	asrs	r1, r3, #5
 8006120:	f003 021f 	and.w	r2, r3, #31
 8006124:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8006128:	f04f 0a01 	mov.w	sl, #1
 800612c:	fa0a f202 	lsl.w	r2, sl, r2
 8006130:	420a      	tst	r2, r1
 8006132:	d009      	beq.n	8006148 <__gethex+0x1f8>
 8006134:	4553      	cmp	r3, sl
 8006136:	dd05      	ble.n	8006144 <__gethex+0x1f4>
 8006138:	1eb9      	subs	r1, r7, #2
 800613a:	4620      	mov	r0, r4
 800613c:	f000 fed6 	bl	8006eec <__any_on>
 8006140:	2800      	cmp	r0, #0
 8006142:	d145      	bne.n	80061d0 <__gethex+0x280>
 8006144:	f04f 0a02 	mov.w	sl, #2
 8006148:	4639      	mov	r1, r7
 800614a:	4620      	mov	r0, r4
 800614c:	f7ff fe98 	bl	8005e80 <rshift>
 8006150:	443d      	add	r5, r7
 8006152:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006156:	42ab      	cmp	r3, r5
 8006158:	da4c      	bge.n	80061f4 <__gethex+0x2a4>
 800615a:	ee18 0a10 	vmov	r0, s16
 800615e:	4621      	mov	r1, r4
 8006160:	f000 fa6a 	bl	8006638 <_Bfree>
 8006164:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006166:	2300      	movs	r3, #0
 8006168:	6013      	str	r3, [r2, #0]
 800616a:	27a3      	movs	r7, #163	; 0xa3
 800616c:	e785      	b.n	800607a <__gethex+0x12a>
 800616e:	1e73      	subs	r3, r6, #1
 8006170:	9a05      	ldr	r2, [sp, #20]
 8006172:	9303      	str	r3, [sp, #12]
 8006174:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006178:	4293      	cmp	r3, r2
 800617a:	d019      	beq.n	80061b0 <__gethex+0x260>
 800617c:	f1bb 0f20 	cmp.w	fp, #32
 8006180:	d107      	bne.n	8006192 <__gethex+0x242>
 8006182:	9b02      	ldr	r3, [sp, #8]
 8006184:	9a00      	ldr	r2, [sp, #0]
 8006186:	f843 2b04 	str.w	r2, [r3], #4
 800618a:	9302      	str	r3, [sp, #8]
 800618c:	2300      	movs	r3, #0
 800618e:	9300      	str	r3, [sp, #0]
 8006190:	469b      	mov	fp, r3
 8006192:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8006196:	f7ff fec5 	bl	8005f24 <__hexdig_fun>
 800619a:	9b00      	ldr	r3, [sp, #0]
 800619c:	f000 000f 	and.w	r0, r0, #15
 80061a0:	fa00 f00b 	lsl.w	r0, r0, fp
 80061a4:	4303      	orrs	r3, r0
 80061a6:	9300      	str	r3, [sp, #0]
 80061a8:	f10b 0b04 	add.w	fp, fp, #4
 80061ac:	9b03      	ldr	r3, [sp, #12]
 80061ae:	e00d      	b.n	80061cc <__gethex+0x27c>
 80061b0:	9b03      	ldr	r3, [sp, #12]
 80061b2:	9a06      	ldr	r2, [sp, #24]
 80061b4:	4413      	add	r3, r2
 80061b6:	42bb      	cmp	r3, r7
 80061b8:	d3e0      	bcc.n	800617c <__gethex+0x22c>
 80061ba:	4618      	mov	r0, r3
 80061bc:	9901      	ldr	r1, [sp, #4]
 80061be:	9307      	str	r3, [sp, #28]
 80061c0:	4652      	mov	r2, sl
 80061c2:	f001 f8e1 	bl	8007388 <strncmp>
 80061c6:	9b07      	ldr	r3, [sp, #28]
 80061c8:	2800      	cmp	r0, #0
 80061ca:	d1d7      	bne.n	800617c <__gethex+0x22c>
 80061cc:	461e      	mov	r6, r3
 80061ce:	e78b      	b.n	80060e8 <__gethex+0x198>
 80061d0:	f04f 0a03 	mov.w	sl, #3
 80061d4:	e7b8      	b.n	8006148 <__gethex+0x1f8>
 80061d6:	da0a      	bge.n	80061ee <__gethex+0x29e>
 80061d8:	1a37      	subs	r7, r6, r0
 80061da:	4621      	mov	r1, r4
 80061dc:	ee18 0a10 	vmov	r0, s16
 80061e0:	463a      	mov	r2, r7
 80061e2:	f000 fc45 	bl	8006a70 <__lshift>
 80061e6:	1bed      	subs	r5, r5, r7
 80061e8:	4604      	mov	r4, r0
 80061ea:	f100 0914 	add.w	r9, r0, #20
 80061ee:	f04f 0a00 	mov.w	sl, #0
 80061f2:	e7ae      	b.n	8006152 <__gethex+0x202>
 80061f4:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80061f8:	42a8      	cmp	r0, r5
 80061fa:	dd72      	ble.n	80062e2 <__gethex+0x392>
 80061fc:	1b45      	subs	r5, r0, r5
 80061fe:	42ae      	cmp	r6, r5
 8006200:	dc36      	bgt.n	8006270 <__gethex+0x320>
 8006202:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006206:	2b02      	cmp	r3, #2
 8006208:	d02a      	beq.n	8006260 <__gethex+0x310>
 800620a:	2b03      	cmp	r3, #3
 800620c:	d02c      	beq.n	8006268 <__gethex+0x318>
 800620e:	2b01      	cmp	r3, #1
 8006210:	d115      	bne.n	800623e <__gethex+0x2ee>
 8006212:	42ae      	cmp	r6, r5
 8006214:	d113      	bne.n	800623e <__gethex+0x2ee>
 8006216:	2e01      	cmp	r6, #1
 8006218:	d10b      	bne.n	8006232 <__gethex+0x2e2>
 800621a:	9a04      	ldr	r2, [sp, #16]
 800621c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8006220:	6013      	str	r3, [r2, #0]
 8006222:	2301      	movs	r3, #1
 8006224:	6123      	str	r3, [r4, #16]
 8006226:	f8c9 3000 	str.w	r3, [r9]
 800622a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800622c:	2762      	movs	r7, #98	; 0x62
 800622e:	601c      	str	r4, [r3, #0]
 8006230:	e723      	b.n	800607a <__gethex+0x12a>
 8006232:	1e71      	subs	r1, r6, #1
 8006234:	4620      	mov	r0, r4
 8006236:	f000 fe59 	bl	8006eec <__any_on>
 800623a:	2800      	cmp	r0, #0
 800623c:	d1ed      	bne.n	800621a <__gethex+0x2ca>
 800623e:	ee18 0a10 	vmov	r0, s16
 8006242:	4621      	mov	r1, r4
 8006244:	f000 f9f8 	bl	8006638 <_Bfree>
 8006248:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800624a:	2300      	movs	r3, #0
 800624c:	6013      	str	r3, [r2, #0]
 800624e:	2750      	movs	r7, #80	; 0x50
 8006250:	e713      	b.n	800607a <__gethex+0x12a>
 8006252:	bf00      	nop
 8006254:	08008958 	.word	0x08008958
 8006258:	080088dc 	.word	0x080088dc
 800625c:	080088ed 	.word	0x080088ed
 8006260:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006262:	2b00      	cmp	r3, #0
 8006264:	d1eb      	bne.n	800623e <__gethex+0x2ee>
 8006266:	e7d8      	b.n	800621a <__gethex+0x2ca>
 8006268:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800626a:	2b00      	cmp	r3, #0
 800626c:	d1d5      	bne.n	800621a <__gethex+0x2ca>
 800626e:	e7e6      	b.n	800623e <__gethex+0x2ee>
 8006270:	1e6f      	subs	r7, r5, #1
 8006272:	f1ba 0f00 	cmp.w	sl, #0
 8006276:	d131      	bne.n	80062dc <__gethex+0x38c>
 8006278:	b127      	cbz	r7, 8006284 <__gethex+0x334>
 800627a:	4639      	mov	r1, r7
 800627c:	4620      	mov	r0, r4
 800627e:	f000 fe35 	bl	8006eec <__any_on>
 8006282:	4682      	mov	sl, r0
 8006284:	117b      	asrs	r3, r7, #5
 8006286:	2101      	movs	r1, #1
 8006288:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800628c:	f007 071f 	and.w	r7, r7, #31
 8006290:	fa01 f707 	lsl.w	r7, r1, r7
 8006294:	421f      	tst	r7, r3
 8006296:	4629      	mov	r1, r5
 8006298:	4620      	mov	r0, r4
 800629a:	bf18      	it	ne
 800629c:	f04a 0a02 	orrne.w	sl, sl, #2
 80062a0:	1b76      	subs	r6, r6, r5
 80062a2:	f7ff fded 	bl	8005e80 <rshift>
 80062a6:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80062aa:	2702      	movs	r7, #2
 80062ac:	f1ba 0f00 	cmp.w	sl, #0
 80062b0:	d048      	beq.n	8006344 <__gethex+0x3f4>
 80062b2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80062b6:	2b02      	cmp	r3, #2
 80062b8:	d015      	beq.n	80062e6 <__gethex+0x396>
 80062ba:	2b03      	cmp	r3, #3
 80062bc:	d017      	beq.n	80062ee <__gethex+0x39e>
 80062be:	2b01      	cmp	r3, #1
 80062c0:	d109      	bne.n	80062d6 <__gethex+0x386>
 80062c2:	f01a 0f02 	tst.w	sl, #2
 80062c6:	d006      	beq.n	80062d6 <__gethex+0x386>
 80062c8:	f8d9 0000 	ldr.w	r0, [r9]
 80062cc:	ea4a 0a00 	orr.w	sl, sl, r0
 80062d0:	f01a 0f01 	tst.w	sl, #1
 80062d4:	d10e      	bne.n	80062f4 <__gethex+0x3a4>
 80062d6:	f047 0710 	orr.w	r7, r7, #16
 80062da:	e033      	b.n	8006344 <__gethex+0x3f4>
 80062dc:	f04f 0a01 	mov.w	sl, #1
 80062e0:	e7d0      	b.n	8006284 <__gethex+0x334>
 80062e2:	2701      	movs	r7, #1
 80062e4:	e7e2      	b.n	80062ac <__gethex+0x35c>
 80062e6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80062e8:	f1c3 0301 	rsb	r3, r3, #1
 80062ec:	9315      	str	r3, [sp, #84]	; 0x54
 80062ee:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d0f0      	beq.n	80062d6 <__gethex+0x386>
 80062f4:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80062f8:	f104 0314 	add.w	r3, r4, #20
 80062fc:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8006300:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8006304:	f04f 0c00 	mov.w	ip, #0
 8006308:	4618      	mov	r0, r3
 800630a:	f853 2b04 	ldr.w	r2, [r3], #4
 800630e:	f1b2 3fff 	cmp.w	r2, #4294967295
 8006312:	d01c      	beq.n	800634e <__gethex+0x3fe>
 8006314:	3201      	adds	r2, #1
 8006316:	6002      	str	r2, [r0, #0]
 8006318:	2f02      	cmp	r7, #2
 800631a:	f104 0314 	add.w	r3, r4, #20
 800631e:	d13f      	bne.n	80063a0 <__gethex+0x450>
 8006320:	f8d8 2000 	ldr.w	r2, [r8]
 8006324:	3a01      	subs	r2, #1
 8006326:	42b2      	cmp	r2, r6
 8006328:	d10a      	bne.n	8006340 <__gethex+0x3f0>
 800632a:	1171      	asrs	r1, r6, #5
 800632c:	2201      	movs	r2, #1
 800632e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006332:	f006 061f 	and.w	r6, r6, #31
 8006336:	fa02 f606 	lsl.w	r6, r2, r6
 800633a:	421e      	tst	r6, r3
 800633c:	bf18      	it	ne
 800633e:	4617      	movne	r7, r2
 8006340:	f047 0720 	orr.w	r7, r7, #32
 8006344:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006346:	601c      	str	r4, [r3, #0]
 8006348:	9b04      	ldr	r3, [sp, #16]
 800634a:	601d      	str	r5, [r3, #0]
 800634c:	e695      	b.n	800607a <__gethex+0x12a>
 800634e:	4299      	cmp	r1, r3
 8006350:	f843 cc04 	str.w	ip, [r3, #-4]
 8006354:	d8d8      	bhi.n	8006308 <__gethex+0x3b8>
 8006356:	68a3      	ldr	r3, [r4, #8]
 8006358:	459b      	cmp	fp, r3
 800635a:	db19      	blt.n	8006390 <__gethex+0x440>
 800635c:	6861      	ldr	r1, [r4, #4]
 800635e:	ee18 0a10 	vmov	r0, s16
 8006362:	3101      	adds	r1, #1
 8006364:	f000 f928 	bl	80065b8 <_Balloc>
 8006368:	4681      	mov	r9, r0
 800636a:	b918      	cbnz	r0, 8006374 <__gethex+0x424>
 800636c:	4b1a      	ldr	r3, [pc, #104]	; (80063d8 <__gethex+0x488>)
 800636e:	4602      	mov	r2, r0
 8006370:	2184      	movs	r1, #132	; 0x84
 8006372:	e6a8      	b.n	80060c6 <__gethex+0x176>
 8006374:	6922      	ldr	r2, [r4, #16]
 8006376:	3202      	adds	r2, #2
 8006378:	f104 010c 	add.w	r1, r4, #12
 800637c:	0092      	lsls	r2, r2, #2
 800637e:	300c      	adds	r0, #12
 8006380:	f000 f90c 	bl	800659c <memcpy>
 8006384:	4621      	mov	r1, r4
 8006386:	ee18 0a10 	vmov	r0, s16
 800638a:	f000 f955 	bl	8006638 <_Bfree>
 800638e:	464c      	mov	r4, r9
 8006390:	6923      	ldr	r3, [r4, #16]
 8006392:	1c5a      	adds	r2, r3, #1
 8006394:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006398:	6122      	str	r2, [r4, #16]
 800639a:	2201      	movs	r2, #1
 800639c:	615a      	str	r2, [r3, #20]
 800639e:	e7bb      	b.n	8006318 <__gethex+0x3c8>
 80063a0:	6922      	ldr	r2, [r4, #16]
 80063a2:	455a      	cmp	r2, fp
 80063a4:	dd0b      	ble.n	80063be <__gethex+0x46e>
 80063a6:	2101      	movs	r1, #1
 80063a8:	4620      	mov	r0, r4
 80063aa:	f7ff fd69 	bl	8005e80 <rshift>
 80063ae:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80063b2:	3501      	adds	r5, #1
 80063b4:	42ab      	cmp	r3, r5
 80063b6:	f6ff aed0 	blt.w	800615a <__gethex+0x20a>
 80063ba:	2701      	movs	r7, #1
 80063bc:	e7c0      	b.n	8006340 <__gethex+0x3f0>
 80063be:	f016 061f 	ands.w	r6, r6, #31
 80063c2:	d0fa      	beq.n	80063ba <__gethex+0x46a>
 80063c4:	449a      	add	sl, r3
 80063c6:	f1c6 0620 	rsb	r6, r6, #32
 80063ca:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 80063ce:	f000 f9e9 	bl	80067a4 <__hi0bits>
 80063d2:	42b0      	cmp	r0, r6
 80063d4:	dbe7      	blt.n	80063a6 <__gethex+0x456>
 80063d6:	e7f0      	b.n	80063ba <__gethex+0x46a>
 80063d8:	080088dc 	.word	0x080088dc

080063dc <L_shift>:
 80063dc:	f1c2 0208 	rsb	r2, r2, #8
 80063e0:	0092      	lsls	r2, r2, #2
 80063e2:	b570      	push	{r4, r5, r6, lr}
 80063e4:	f1c2 0620 	rsb	r6, r2, #32
 80063e8:	6843      	ldr	r3, [r0, #4]
 80063ea:	6804      	ldr	r4, [r0, #0]
 80063ec:	fa03 f506 	lsl.w	r5, r3, r6
 80063f0:	432c      	orrs	r4, r5
 80063f2:	40d3      	lsrs	r3, r2
 80063f4:	6004      	str	r4, [r0, #0]
 80063f6:	f840 3f04 	str.w	r3, [r0, #4]!
 80063fa:	4288      	cmp	r0, r1
 80063fc:	d3f4      	bcc.n	80063e8 <L_shift+0xc>
 80063fe:	bd70      	pop	{r4, r5, r6, pc}

08006400 <__match>:
 8006400:	b530      	push	{r4, r5, lr}
 8006402:	6803      	ldr	r3, [r0, #0]
 8006404:	3301      	adds	r3, #1
 8006406:	f811 4b01 	ldrb.w	r4, [r1], #1
 800640a:	b914      	cbnz	r4, 8006412 <__match+0x12>
 800640c:	6003      	str	r3, [r0, #0]
 800640e:	2001      	movs	r0, #1
 8006410:	bd30      	pop	{r4, r5, pc}
 8006412:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006416:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800641a:	2d19      	cmp	r5, #25
 800641c:	bf98      	it	ls
 800641e:	3220      	addls	r2, #32
 8006420:	42a2      	cmp	r2, r4
 8006422:	d0f0      	beq.n	8006406 <__match+0x6>
 8006424:	2000      	movs	r0, #0
 8006426:	e7f3      	b.n	8006410 <__match+0x10>

08006428 <__hexnan>:
 8006428:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800642c:	680b      	ldr	r3, [r1, #0]
 800642e:	6801      	ldr	r1, [r0, #0]
 8006430:	115e      	asrs	r6, r3, #5
 8006432:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8006436:	f013 031f 	ands.w	r3, r3, #31
 800643a:	b087      	sub	sp, #28
 800643c:	bf18      	it	ne
 800643e:	3604      	addne	r6, #4
 8006440:	2500      	movs	r5, #0
 8006442:	1f37      	subs	r7, r6, #4
 8006444:	4682      	mov	sl, r0
 8006446:	4690      	mov	r8, r2
 8006448:	9301      	str	r3, [sp, #4]
 800644a:	f846 5c04 	str.w	r5, [r6, #-4]
 800644e:	46b9      	mov	r9, r7
 8006450:	463c      	mov	r4, r7
 8006452:	9502      	str	r5, [sp, #8]
 8006454:	46ab      	mov	fp, r5
 8006456:	784a      	ldrb	r2, [r1, #1]
 8006458:	1c4b      	adds	r3, r1, #1
 800645a:	9303      	str	r3, [sp, #12]
 800645c:	b342      	cbz	r2, 80064b0 <__hexnan+0x88>
 800645e:	4610      	mov	r0, r2
 8006460:	9105      	str	r1, [sp, #20]
 8006462:	9204      	str	r2, [sp, #16]
 8006464:	f7ff fd5e 	bl	8005f24 <__hexdig_fun>
 8006468:	2800      	cmp	r0, #0
 800646a:	d14f      	bne.n	800650c <__hexnan+0xe4>
 800646c:	9a04      	ldr	r2, [sp, #16]
 800646e:	9905      	ldr	r1, [sp, #20]
 8006470:	2a20      	cmp	r2, #32
 8006472:	d818      	bhi.n	80064a6 <__hexnan+0x7e>
 8006474:	9b02      	ldr	r3, [sp, #8]
 8006476:	459b      	cmp	fp, r3
 8006478:	dd13      	ble.n	80064a2 <__hexnan+0x7a>
 800647a:	454c      	cmp	r4, r9
 800647c:	d206      	bcs.n	800648c <__hexnan+0x64>
 800647e:	2d07      	cmp	r5, #7
 8006480:	dc04      	bgt.n	800648c <__hexnan+0x64>
 8006482:	462a      	mov	r2, r5
 8006484:	4649      	mov	r1, r9
 8006486:	4620      	mov	r0, r4
 8006488:	f7ff ffa8 	bl	80063dc <L_shift>
 800648c:	4544      	cmp	r4, r8
 800648e:	d950      	bls.n	8006532 <__hexnan+0x10a>
 8006490:	2300      	movs	r3, #0
 8006492:	f1a4 0904 	sub.w	r9, r4, #4
 8006496:	f844 3c04 	str.w	r3, [r4, #-4]
 800649a:	f8cd b008 	str.w	fp, [sp, #8]
 800649e:	464c      	mov	r4, r9
 80064a0:	461d      	mov	r5, r3
 80064a2:	9903      	ldr	r1, [sp, #12]
 80064a4:	e7d7      	b.n	8006456 <__hexnan+0x2e>
 80064a6:	2a29      	cmp	r2, #41	; 0x29
 80064a8:	d156      	bne.n	8006558 <__hexnan+0x130>
 80064aa:	3102      	adds	r1, #2
 80064ac:	f8ca 1000 	str.w	r1, [sl]
 80064b0:	f1bb 0f00 	cmp.w	fp, #0
 80064b4:	d050      	beq.n	8006558 <__hexnan+0x130>
 80064b6:	454c      	cmp	r4, r9
 80064b8:	d206      	bcs.n	80064c8 <__hexnan+0xa0>
 80064ba:	2d07      	cmp	r5, #7
 80064bc:	dc04      	bgt.n	80064c8 <__hexnan+0xa0>
 80064be:	462a      	mov	r2, r5
 80064c0:	4649      	mov	r1, r9
 80064c2:	4620      	mov	r0, r4
 80064c4:	f7ff ff8a 	bl	80063dc <L_shift>
 80064c8:	4544      	cmp	r4, r8
 80064ca:	d934      	bls.n	8006536 <__hexnan+0x10e>
 80064cc:	f1a8 0204 	sub.w	r2, r8, #4
 80064d0:	4623      	mov	r3, r4
 80064d2:	f853 1b04 	ldr.w	r1, [r3], #4
 80064d6:	f842 1f04 	str.w	r1, [r2, #4]!
 80064da:	429f      	cmp	r7, r3
 80064dc:	d2f9      	bcs.n	80064d2 <__hexnan+0xaa>
 80064de:	1b3b      	subs	r3, r7, r4
 80064e0:	f023 0303 	bic.w	r3, r3, #3
 80064e4:	3304      	adds	r3, #4
 80064e6:	3401      	adds	r4, #1
 80064e8:	3e03      	subs	r6, #3
 80064ea:	42b4      	cmp	r4, r6
 80064ec:	bf88      	it	hi
 80064ee:	2304      	movhi	r3, #4
 80064f0:	4443      	add	r3, r8
 80064f2:	2200      	movs	r2, #0
 80064f4:	f843 2b04 	str.w	r2, [r3], #4
 80064f8:	429f      	cmp	r7, r3
 80064fa:	d2fb      	bcs.n	80064f4 <__hexnan+0xcc>
 80064fc:	683b      	ldr	r3, [r7, #0]
 80064fe:	b91b      	cbnz	r3, 8006508 <__hexnan+0xe0>
 8006500:	4547      	cmp	r7, r8
 8006502:	d127      	bne.n	8006554 <__hexnan+0x12c>
 8006504:	2301      	movs	r3, #1
 8006506:	603b      	str	r3, [r7, #0]
 8006508:	2005      	movs	r0, #5
 800650a:	e026      	b.n	800655a <__hexnan+0x132>
 800650c:	3501      	adds	r5, #1
 800650e:	2d08      	cmp	r5, #8
 8006510:	f10b 0b01 	add.w	fp, fp, #1
 8006514:	dd06      	ble.n	8006524 <__hexnan+0xfc>
 8006516:	4544      	cmp	r4, r8
 8006518:	d9c3      	bls.n	80064a2 <__hexnan+0x7a>
 800651a:	2300      	movs	r3, #0
 800651c:	f844 3c04 	str.w	r3, [r4, #-4]
 8006520:	2501      	movs	r5, #1
 8006522:	3c04      	subs	r4, #4
 8006524:	6822      	ldr	r2, [r4, #0]
 8006526:	f000 000f 	and.w	r0, r0, #15
 800652a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800652e:	6022      	str	r2, [r4, #0]
 8006530:	e7b7      	b.n	80064a2 <__hexnan+0x7a>
 8006532:	2508      	movs	r5, #8
 8006534:	e7b5      	b.n	80064a2 <__hexnan+0x7a>
 8006536:	9b01      	ldr	r3, [sp, #4]
 8006538:	2b00      	cmp	r3, #0
 800653a:	d0df      	beq.n	80064fc <__hexnan+0xd4>
 800653c:	f04f 32ff 	mov.w	r2, #4294967295
 8006540:	f1c3 0320 	rsb	r3, r3, #32
 8006544:	fa22 f303 	lsr.w	r3, r2, r3
 8006548:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800654c:	401a      	ands	r2, r3
 800654e:	f846 2c04 	str.w	r2, [r6, #-4]
 8006552:	e7d3      	b.n	80064fc <__hexnan+0xd4>
 8006554:	3f04      	subs	r7, #4
 8006556:	e7d1      	b.n	80064fc <__hexnan+0xd4>
 8006558:	2004      	movs	r0, #4
 800655a:	b007      	add	sp, #28
 800655c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006560 <_localeconv_r>:
 8006560:	4800      	ldr	r0, [pc, #0]	; (8006564 <_localeconv_r+0x4>)
 8006562:	4770      	bx	lr
 8006564:	20000178 	.word	0x20000178

08006568 <malloc>:
 8006568:	4b02      	ldr	r3, [pc, #8]	; (8006574 <malloc+0xc>)
 800656a:	4601      	mov	r1, r0
 800656c:	6818      	ldr	r0, [r3, #0]
 800656e:	f000 bd3d 	b.w	8006fec <_malloc_r>
 8006572:	bf00      	nop
 8006574:	20000020 	.word	0x20000020

08006578 <__ascii_mbtowc>:
 8006578:	b082      	sub	sp, #8
 800657a:	b901      	cbnz	r1, 800657e <__ascii_mbtowc+0x6>
 800657c:	a901      	add	r1, sp, #4
 800657e:	b142      	cbz	r2, 8006592 <__ascii_mbtowc+0x1a>
 8006580:	b14b      	cbz	r3, 8006596 <__ascii_mbtowc+0x1e>
 8006582:	7813      	ldrb	r3, [r2, #0]
 8006584:	600b      	str	r3, [r1, #0]
 8006586:	7812      	ldrb	r2, [r2, #0]
 8006588:	1e10      	subs	r0, r2, #0
 800658a:	bf18      	it	ne
 800658c:	2001      	movne	r0, #1
 800658e:	b002      	add	sp, #8
 8006590:	4770      	bx	lr
 8006592:	4610      	mov	r0, r2
 8006594:	e7fb      	b.n	800658e <__ascii_mbtowc+0x16>
 8006596:	f06f 0001 	mvn.w	r0, #1
 800659a:	e7f8      	b.n	800658e <__ascii_mbtowc+0x16>

0800659c <memcpy>:
 800659c:	440a      	add	r2, r1
 800659e:	4291      	cmp	r1, r2
 80065a0:	f100 33ff 	add.w	r3, r0, #4294967295
 80065a4:	d100      	bne.n	80065a8 <memcpy+0xc>
 80065a6:	4770      	bx	lr
 80065a8:	b510      	push	{r4, lr}
 80065aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80065ae:	f803 4f01 	strb.w	r4, [r3, #1]!
 80065b2:	4291      	cmp	r1, r2
 80065b4:	d1f9      	bne.n	80065aa <memcpy+0xe>
 80065b6:	bd10      	pop	{r4, pc}

080065b8 <_Balloc>:
 80065b8:	b570      	push	{r4, r5, r6, lr}
 80065ba:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80065bc:	4604      	mov	r4, r0
 80065be:	460d      	mov	r5, r1
 80065c0:	b976      	cbnz	r6, 80065e0 <_Balloc+0x28>
 80065c2:	2010      	movs	r0, #16
 80065c4:	f7ff ffd0 	bl	8006568 <malloc>
 80065c8:	4602      	mov	r2, r0
 80065ca:	6260      	str	r0, [r4, #36]	; 0x24
 80065cc:	b920      	cbnz	r0, 80065d8 <_Balloc+0x20>
 80065ce:	4b18      	ldr	r3, [pc, #96]	; (8006630 <_Balloc+0x78>)
 80065d0:	4818      	ldr	r0, [pc, #96]	; (8006634 <_Balloc+0x7c>)
 80065d2:	2166      	movs	r1, #102	; 0x66
 80065d4:	f000 fef8 	bl	80073c8 <__assert_func>
 80065d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80065dc:	6006      	str	r6, [r0, #0]
 80065de:	60c6      	str	r6, [r0, #12]
 80065e0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80065e2:	68f3      	ldr	r3, [r6, #12]
 80065e4:	b183      	cbz	r3, 8006608 <_Balloc+0x50>
 80065e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80065e8:	68db      	ldr	r3, [r3, #12]
 80065ea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80065ee:	b9b8      	cbnz	r0, 8006620 <_Balloc+0x68>
 80065f0:	2101      	movs	r1, #1
 80065f2:	fa01 f605 	lsl.w	r6, r1, r5
 80065f6:	1d72      	adds	r2, r6, #5
 80065f8:	0092      	lsls	r2, r2, #2
 80065fa:	4620      	mov	r0, r4
 80065fc:	f000 fc97 	bl	8006f2e <_calloc_r>
 8006600:	b160      	cbz	r0, 800661c <_Balloc+0x64>
 8006602:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006606:	e00e      	b.n	8006626 <_Balloc+0x6e>
 8006608:	2221      	movs	r2, #33	; 0x21
 800660a:	2104      	movs	r1, #4
 800660c:	4620      	mov	r0, r4
 800660e:	f000 fc8e 	bl	8006f2e <_calloc_r>
 8006612:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006614:	60f0      	str	r0, [r6, #12]
 8006616:	68db      	ldr	r3, [r3, #12]
 8006618:	2b00      	cmp	r3, #0
 800661a:	d1e4      	bne.n	80065e6 <_Balloc+0x2e>
 800661c:	2000      	movs	r0, #0
 800661e:	bd70      	pop	{r4, r5, r6, pc}
 8006620:	6802      	ldr	r2, [r0, #0]
 8006622:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006626:	2300      	movs	r3, #0
 8006628:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800662c:	e7f7      	b.n	800661e <_Balloc+0x66>
 800662e:	bf00      	nop
 8006630:	08008866 	.word	0x08008866
 8006634:	0800896c 	.word	0x0800896c

08006638 <_Bfree>:
 8006638:	b570      	push	{r4, r5, r6, lr}
 800663a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800663c:	4605      	mov	r5, r0
 800663e:	460c      	mov	r4, r1
 8006640:	b976      	cbnz	r6, 8006660 <_Bfree+0x28>
 8006642:	2010      	movs	r0, #16
 8006644:	f7ff ff90 	bl	8006568 <malloc>
 8006648:	4602      	mov	r2, r0
 800664a:	6268      	str	r0, [r5, #36]	; 0x24
 800664c:	b920      	cbnz	r0, 8006658 <_Bfree+0x20>
 800664e:	4b09      	ldr	r3, [pc, #36]	; (8006674 <_Bfree+0x3c>)
 8006650:	4809      	ldr	r0, [pc, #36]	; (8006678 <_Bfree+0x40>)
 8006652:	218a      	movs	r1, #138	; 0x8a
 8006654:	f000 feb8 	bl	80073c8 <__assert_func>
 8006658:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800665c:	6006      	str	r6, [r0, #0]
 800665e:	60c6      	str	r6, [r0, #12]
 8006660:	b13c      	cbz	r4, 8006672 <_Bfree+0x3a>
 8006662:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006664:	6862      	ldr	r2, [r4, #4]
 8006666:	68db      	ldr	r3, [r3, #12]
 8006668:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800666c:	6021      	str	r1, [r4, #0]
 800666e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006672:	bd70      	pop	{r4, r5, r6, pc}
 8006674:	08008866 	.word	0x08008866
 8006678:	0800896c 	.word	0x0800896c

0800667c <__multadd>:
 800667c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006680:	690e      	ldr	r6, [r1, #16]
 8006682:	4607      	mov	r7, r0
 8006684:	4698      	mov	r8, r3
 8006686:	460c      	mov	r4, r1
 8006688:	f101 0014 	add.w	r0, r1, #20
 800668c:	2300      	movs	r3, #0
 800668e:	6805      	ldr	r5, [r0, #0]
 8006690:	b2a9      	uxth	r1, r5
 8006692:	fb02 8101 	mla	r1, r2, r1, r8
 8006696:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800669a:	0c2d      	lsrs	r5, r5, #16
 800669c:	fb02 c505 	mla	r5, r2, r5, ip
 80066a0:	b289      	uxth	r1, r1
 80066a2:	3301      	adds	r3, #1
 80066a4:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80066a8:	429e      	cmp	r6, r3
 80066aa:	f840 1b04 	str.w	r1, [r0], #4
 80066ae:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80066b2:	dcec      	bgt.n	800668e <__multadd+0x12>
 80066b4:	f1b8 0f00 	cmp.w	r8, #0
 80066b8:	d022      	beq.n	8006700 <__multadd+0x84>
 80066ba:	68a3      	ldr	r3, [r4, #8]
 80066bc:	42b3      	cmp	r3, r6
 80066be:	dc19      	bgt.n	80066f4 <__multadd+0x78>
 80066c0:	6861      	ldr	r1, [r4, #4]
 80066c2:	4638      	mov	r0, r7
 80066c4:	3101      	adds	r1, #1
 80066c6:	f7ff ff77 	bl	80065b8 <_Balloc>
 80066ca:	4605      	mov	r5, r0
 80066cc:	b928      	cbnz	r0, 80066da <__multadd+0x5e>
 80066ce:	4602      	mov	r2, r0
 80066d0:	4b0d      	ldr	r3, [pc, #52]	; (8006708 <__multadd+0x8c>)
 80066d2:	480e      	ldr	r0, [pc, #56]	; (800670c <__multadd+0x90>)
 80066d4:	21b5      	movs	r1, #181	; 0xb5
 80066d6:	f000 fe77 	bl	80073c8 <__assert_func>
 80066da:	6922      	ldr	r2, [r4, #16]
 80066dc:	3202      	adds	r2, #2
 80066de:	f104 010c 	add.w	r1, r4, #12
 80066e2:	0092      	lsls	r2, r2, #2
 80066e4:	300c      	adds	r0, #12
 80066e6:	f7ff ff59 	bl	800659c <memcpy>
 80066ea:	4621      	mov	r1, r4
 80066ec:	4638      	mov	r0, r7
 80066ee:	f7ff ffa3 	bl	8006638 <_Bfree>
 80066f2:	462c      	mov	r4, r5
 80066f4:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80066f8:	3601      	adds	r6, #1
 80066fa:	f8c3 8014 	str.w	r8, [r3, #20]
 80066fe:	6126      	str	r6, [r4, #16]
 8006700:	4620      	mov	r0, r4
 8006702:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006706:	bf00      	nop
 8006708:	080088dc 	.word	0x080088dc
 800670c:	0800896c 	.word	0x0800896c

08006710 <__s2b>:
 8006710:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006714:	460c      	mov	r4, r1
 8006716:	4615      	mov	r5, r2
 8006718:	461f      	mov	r7, r3
 800671a:	2209      	movs	r2, #9
 800671c:	3308      	adds	r3, #8
 800671e:	4606      	mov	r6, r0
 8006720:	fb93 f3f2 	sdiv	r3, r3, r2
 8006724:	2100      	movs	r1, #0
 8006726:	2201      	movs	r2, #1
 8006728:	429a      	cmp	r2, r3
 800672a:	db09      	blt.n	8006740 <__s2b+0x30>
 800672c:	4630      	mov	r0, r6
 800672e:	f7ff ff43 	bl	80065b8 <_Balloc>
 8006732:	b940      	cbnz	r0, 8006746 <__s2b+0x36>
 8006734:	4602      	mov	r2, r0
 8006736:	4b19      	ldr	r3, [pc, #100]	; (800679c <__s2b+0x8c>)
 8006738:	4819      	ldr	r0, [pc, #100]	; (80067a0 <__s2b+0x90>)
 800673a:	21ce      	movs	r1, #206	; 0xce
 800673c:	f000 fe44 	bl	80073c8 <__assert_func>
 8006740:	0052      	lsls	r2, r2, #1
 8006742:	3101      	adds	r1, #1
 8006744:	e7f0      	b.n	8006728 <__s2b+0x18>
 8006746:	9b08      	ldr	r3, [sp, #32]
 8006748:	6143      	str	r3, [r0, #20]
 800674a:	2d09      	cmp	r5, #9
 800674c:	f04f 0301 	mov.w	r3, #1
 8006750:	6103      	str	r3, [r0, #16]
 8006752:	dd16      	ble.n	8006782 <__s2b+0x72>
 8006754:	f104 0909 	add.w	r9, r4, #9
 8006758:	46c8      	mov	r8, r9
 800675a:	442c      	add	r4, r5
 800675c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006760:	4601      	mov	r1, r0
 8006762:	3b30      	subs	r3, #48	; 0x30
 8006764:	220a      	movs	r2, #10
 8006766:	4630      	mov	r0, r6
 8006768:	f7ff ff88 	bl	800667c <__multadd>
 800676c:	45a0      	cmp	r8, r4
 800676e:	d1f5      	bne.n	800675c <__s2b+0x4c>
 8006770:	f1a5 0408 	sub.w	r4, r5, #8
 8006774:	444c      	add	r4, r9
 8006776:	1b2d      	subs	r5, r5, r4
 8006778:	1963      	adds	r3, r4, r5
 800677a:	42bb      	cmp	r3, r7
 800677c:	db04      	blt.n	8006788 <__s2b+0x78>
 800677e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006782:	340a      	adds	r4, #10
 8006784:	2509      	movs	r5, #9
 8006786:	e7f6      	b.n	8006776 <__s2b+0x66>
 8006788:	f814 3b01 	ldrb.w	r3, [r4], #1
 800678c:	4601      	mov	r1, r0
 800678e:	3b30      	subs	r3, #48	; 0x30
 8006790:	220a      	movs	r2, #10
 8006792:	4630      	mov	r0, r6
 8006794:	f7ff ff72 	bl	800667c <__multadd>
 8006798:	e7ee      	b.n	8006778 <__s2b+0x68>
 800679a:	bf00      	nop
 800679c:	080088dc 	.word	0x080088dc
 80067a0:	0800896c 	.word	0x0800896c

080067a4 <__hi0bits>:
 80067a4:	0c03      	lsrs	r3, r0, #16
 80067a6:	041b      	lsls	r3, r3, #16
 80067a8:	b9d3      	cbnz	r3, 80067e0 <__hi0bits+0x3c>
 80067aa:	0400      	lsls	r0, r0, #16
 80067ac:	2310      	movs	r3, #16
 80067ae:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80067b2:	bf04      	itt	eq
 80067b4:	0200      	lsleq	r0, r0, #8
 80067b6:	3308      	addeq	r3, #8
 80067b8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80067bc:	bf04      	itt	eq
 80067be:	0100      	lsleq	r0, r0, #4
 80067c0:	3304      	addeq	r3, #4
 80067c2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80067c6:	bf04      	itt	eq
 80067c8:	0080      	lsleq	r0, r0, #2
 80067ca:	3302      	addeq	r3, #2
 80067cc:	2800      	cmp	r0, #0
 80067ce:	db05      	blt.n	80067dc <__hi0bits+0x38>
 80067d0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80067d4:	f103 0301 	add.w	r3, r3, #1
 80067d8:	bf08      	it	eq
 80067da:	2320      	moveq	r3, #32
 80067dc:	4618      	mov	r0, r3
 80067de:	4770      	bx	lr
 80067e0:	2300      	movs	r3, #0
 80067e2:	e7e4      	b.n	80067ae <__hi0bits+0xa>

080067e4 <__lo0bits>:
 80067e4:	6803      	ldr	r3, [r0, #0]
 80067e6:	f013 0207 	ands.w	r2, r3, #7
 80067ea:	4601      	mov	r1, r0
 80067ec:	d00b      	beq.n	8006806 <__lo0bits+0x22>
 80067ee:	07da      	lsls	r2, r3, #31
 80067f0:	d424      	bmi.n	800683c <__lo0bits+0x58>
 80067f2:	0798      	lsls	r0, r3, #30
 80067f4:	bf49      	itett	mi
 80067f6:	085b      	lsrmi	r3, r3, #1
 80067f8:	089b      	lsrpl	r3, r3, #2
 80067fa:	2001      	movmi	r0, #1
 80067fc:	600b      	strmi	r3, [r1, #0]
 80067fe:	bf5c      	itt	pl
 8006800:	600b      	strpl	r3, [r1, #0]
 8006802:	2002      	movpl	r0, #2
 8006804:	4770      	bx	lr
 8006806:	b298      	uxth	r0, r3
 8006808:	b9b0      	cbnz	r0, 8006838 <__lo0bits+0x54>
 800680a:	0c1b      	lsrs	r3, r3, #16
 800680c:	2010      	movs	r0, #16
 800680e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006812:	bf04      	itt	eq
 8006814:	0a1b      	lsreq	r3, r3, #8
 8006816:	3008      	addeq	r0, #8
 8006818:	071a      	lsls	r2, r3, #28
 800681a:	bf04      	itt	eq
 800681c:	091b      	lsreq	r3, r3, #4
 800681e:	3004      	addeq	r0, #4
 8006820:	079a      	lsls	r2, r3, #30
 8006822:	bf04      	itt	eq
 8006824:	089b      	lsreq	r3, r3, #2
 8006826:	3002      	addeq	r0, #2
 8006828:	07da      	lsls	r2, r3, #31
 800682a:	d403      	bmi.n	8006834 <__lo0bits+0x50>
 800682c:	085b      	lsrs	r3, r3, #1
 800682e:	f100 0001 	add.w	r0, r0, #1
 8006832:	d005      	beq.n	8006840 <__lo0bits+0x5c>
 8006834:	600b      	str	r3, [r1, #0]
 8006836:	4770      	bx	lr
 8006838:	4610      	mov	r0, r2
 800683a:	e7e8      	b.n	800680e <__lo0bits+0x2a>
 800683c:	2000      	movs	r0, #0
 800683e:	4770      	bx	lr
 8006840:	2020      	movs	r0, #32
 8006842:	4770      	bx	lr

08006844 <__i2b>:
 8006844:	b510      	push	{r4, lr}
 8006846:	460c      	mov	r4, r1
 8006848:	2101      	movs	r1, #1
 800684a:	f7ff feb5 	bl	80065b8 <_Balloc>
 800684e:	4602      	mov	r2, r0
 8006850:	b928      	cbnz	r0, 800685e <__i2b+0x1a>
 8006852:	4b05      	ldr	r3, [pc, #20]	; (8006868 <__i2b+0x24>)
 8006854:	4805      	ldr	r0, [pc, #20]	; (800686c <__i2b+0x28>)
 8006856:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800685a:	f000 fdb5 	bl	80073c8 <__assert_func>
 800685e:	2301      	movs	r3, #1
 8006860:	6144      	str	r4, [r0, #20]
 8006862:	6103      	str	r3, [r0, #16]
 8006864:	bd10      	pop	{r4, pc}
 8006866:	bf00      	nop
 8006868:	080088dc 	.word	0x080088dc
 800686c:	0800896c 	.word	0x0800896c

08006870 <__multiply>:
 8006870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006874:	4614      	mov	r4, r2
 8006876:	690a      	ldr	r2, [r1, #16]
 8006878:	6923      	ldr	r3, [r4, #16]
 800687a:	429a      	cmp	r2, r3
 800687c:	bfb8      	it	lt
 800687e:	460b      	movlt	r3, r1
 8006880:	460d      	mov	r5, r1
 8006882:	bfbc      	itt	lt
 8006884:	4625      	movlt	r5, r4
 8006886:	461c      	movlt	r4, r3
 8006888:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800688c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8006890:	68ab      	ldr	r3, [r5, #8]
 8006892:	6869      	ldr	r1, [r5, #4]
 8006894:	eb0a 0709 	add.w	r7, sl, r9
 8006898:	42bb      	cmp	r3, r7
 800689a:	b085      	sub	sp, #20
 800689c:	bfb8      	it	lt
 800689e:	3101      	addlt	r1, #1
 80068a0:	f7ff fe8a 	bl	80065b8 <_Balloc>
 80068a4:	b930      	cbnz	r0, 80068b4 <__multiply+0x44>
 80068a6:	4602      	mov	r2, r0
 80068a8:	4b42      	ldr	r3, [pc, #264]	; (80069b4 <__multiply+0x144>)
 80068aa:	4843      	ldr	r0, [pc, #268]	; (80069b8 <__multiply+0x148>)
 80068ac:	f240 115d 	movw	r1, #349	; 0x15d
 80068b0:	f000 fd8a 	bl	80073c8 <__assert_func>
 80068b4:	f100 0614 	add.w	r6, r0, #20
 80068b8:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80068bc:	4633      	mov	r3, r6
 80068be:	2200      	movs	r2, #0
 80068c0:	4543      	cmp	r3, r8
 80068c2:	d31e      	bcc.n	8006902 <__multiply+0x92>
 80068c4:	f105 0c14 	add.w	ip, r5, #20
 80068c8:	f104 0314 	add.w	r3, r4, #20
 80068cc:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80068d0:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80068d4:	9202      	str	r2, [sp, #8]
 80068d6:	ebac 0205 	sub.w	r2, ip, r5
 80068da:	3a15      	subs	r2, #21
 80068dc:	f022 0203 	bic.w	r2, r2, #3
 80068e0:	3204      	adds	r2, #4
 80068e2:	f105 0115 	add.w	r1, r5, #21
 80068e6:	458c      	cmp	ip, r1
 80068e8:	bf38      	it	cc
 80068ea:	2204      	movcc	r2, #4
 80068ec:	9201      	str	r2, [sp, #4]
 80068ee:	9a02      	ldr	r2, [sp, #8]
 80068f0:	9303      	str	r3, [sp, #12]
 80068f2:	429a      	cmp	r2, r3
 80068f4:	d808      	bhi.n	8006908 <__multiply+0x98>
 80068f6:	2f00      	cmp	r7, #0
 80068f8:	dc55      	bgt.n	80069a6 <__multiply+0x136>
 80068fa:	6107      	str	r7, [r0, #16]
 80068fc:	b005      	add	sp, #20
 80068fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006902:	f843 2b04 	str.w	r2, [r3], #4
 8006906:	e7db      	b.n	80068c0 <__multiply+0x50>
 8006908:	f8b3 a000 	ldrh.w	sl, [r3]
 800690c:	f1ba 0f00 	cmp.w	sl, #0
 8006910:	d020      	beq.n	8006954 <__multiply+0xe4>
 8006912:	f105 0e14 	add.w	lr, r5, #20
 8006916:	46b1      	mov	r9, r6
 8006918:	2200      	movs	r2, #0
 800691a:	f85e 4b04 	ldr.w	r4, [lr], #4
 800691e:	f8d9 b000 	ldr.w	fp, [r9]
 8006922:	b2a1      	uxth	r1, r4
 8006924:	fa1f fb8b 	uxth.w	fp, fp
 8006928:	fb0a b101 	mla	r1, sl, r1, fp
 800692c:	4411      	add	r1, r2
 800692e:	f8d9 2000 	ldr.w	r2, [r9]
 8006932:	0c24      	lsrs	r4, r4, #16
 8006934:	0c12      	lsrs	r2, r2, #16
 8006936:	fb0a 2404 	mla	r4, sl, r4, r2
 800693a:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800693e:	b289      	uxth	r1, r1
 8006940:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8006944:	45f4      	cmp	ip, lr
 8006946:	f849 1b04 	str.w	r1, [r9], #4
 800694a:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800694e:	d8e4      	bhi.n	800691a <__multiply+0xaa>
 8006950:	9901      	ldr	r1, [sp, #4]
 8006952:	5072      	str	r2, [r6, r1]
 8006954:	9a03      	ldr	r2, [sp, #12]
 8006956:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800695a:	3304      	adds	r3, #4
 800695c:	f1b9 0f00 	cmp.w	r9, #0
 8006960:	d01f      	beq.n	80069a2 <__multiply+0x132>
 8006962:	6834      	ldr	r4, [r6, #0]
 8006964:	f105 0114 	add.w	r1, r5, #20
 8006968:	46b6      	mov	lr, r6
 800696a:	f04f 0a00 	mov.w	sl, #0
 800696e:	880a      	ldrh	r2, [r1, #0]
 8006970:	f8be b002 	ldrh.w	fp, [lr, #2]
 8006974:	fb09 b202 	mla	r2, r9, r2, fp
 8006978:	4492      	add	sl, r2
 800697a:	b2a4      	uxth	r4, r4
 800697c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8006980:	f84e 4b04 	str.w	r4, [lr], #4
 8006984:	f851 4b04 	ldr.w	r4, [r1], #4
 8006988:	f8be 2000 	ldrh.w	r2, [lr]
 800698c:	0c24      	lsrs	r4, r4, #16
 800698e:	fb09 2404 	mla	r4, r9, r4, r2
 8006992:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8006996:	458c      	cmp	ip, r1
 8006998:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800699c:	d8e7      	bhi.n	800696e <__multiply+0xfe>
 800699e:	9a01      	ldr	r2, [sp, #4]
 80069a0:	50b4      	str	r4, [r6, r2]
 80069a2:	3604      	adds	r6, #4
 80069a4:	e7a3      	b.n	80068ee <__multiply+0x7e>
 80069a6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d1a5      	bne.n	80068fa <__multiply+0x8a>
 80069ae:	3f01      	subs	r7, #1
 80069b0:	e7a1      	b.n	80068f6 <__multiply+0x86>
 80069b2:	bf00      	nop
 80069b4:	080088dc 	.word	0x080088dc
 80069b8:	0800896c 	.word	0x0800896c

080069bc <__pow5mult>:
 80069bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80069c0:	4615      	mov	r5, r2
 80069c2:	f012 0203 	ands.w	r2, r2, #3
 80069c6:	4606      	mov	r6, r0
 80069c8:	460f      	mov	r7, r1
 80069ca:	d007      	beq.n	80069dc <__pow5mult+0x20>
 80069cc:	4c25      	ldr	r4, [pc, #148]	; (8006a64 <__pow5mult+0xa8>)
 80069ce:	3a01      	subs	r2, #1
 80069d0:	2300      	movs	r3, #0
 80069d2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80069d6:	f7ff fe51 	bl	800667c <__multadd>
 80069da:	4607      	mov	r7, r0
 80069dc:	10ad      	asrs	r5, r5, #2
 80069de:	d03d      	beq.n	8006a5c <__pow5mult+0xa0>
 80069e0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80069e2:	b97c      	cbnz	r4, 8006a04 <__pow5mult+0x48>
 80069e4:	2010      	movs	r0, #16
 80069e6:	f7ff fdbf 	bl	8006568 <malloc>
 80069ea:	4602      	mov	r2, r0
 80069ec:	6270      	str	r0, [r6, #36]	; 0x24
 80069ee:	b928      	cbnz	r0, 80069fc <__pow5mult+0x40>
 80069f0:	4b1d      	ldr	r3, [pc, #116]	; (8006a68 <__pow5mult+0xac>)
 80069f2:	481e      	ldr	r0, [pc, #120]	; (8006a6c <__pow5mult+0xb0>)
 80069f4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80069f8:	f000 fce6 	bl	80073c8 <__assert_func>
 80069fc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006a00:	6004      	str	r4, [r0, #0]
 8006a02:	60c4      	str	r4, [r0, #12]
 8006a04:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006a08:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006a0c:	b94c      	cbnz	r4, 8006a22 <__pow5mult+0x66>
 8006a0e:	f240 2171 	movw	r1, #625	; 0x271
 8006a12:	4630      	mov	r0, r6
 8006a14:	f7ff ff16 	bl	8006844 <__i2b>
 8006a18:	2300      	movs	r3, #0
 8006a1a:	f8c8 0008 	str.w	r0, [r8, #8]
 8006a1e:	4604      	mov	r4, r0
 8006a20:	6003      	str	r3, [r0, #0]
 8006a22:	f04f 0900 	mov.w	r9, #0
 8006a26:	07eb      	lsls	r3, r5, #31
 8006a28:	d50a      	bpl.n	8006a40 <__pow5mult+0x84>
 8006a2a:	4639      	mov	r1, r7
 8006a2c:	4622      	mov	r2, r4
 8006a2e:	4630      	mov	r0, r6
 8006a30:	f7ff ff1e 	bl	8006870 <__multiply>
 8006a34:	4639      	mov	r1, r7
 8006a36:	4680      	mov	r8, r0
 8006a38:	4630      	mov	r0, r6
 8006a3a:	f7ff fdfd 	bl	8006638 <_Bfree>
 8006a3e:	4647      	mov	r7, r8
 8006a40:	106d      	asrs	r5, r5, #1
 8006a42:	d00b      	beq.n	8006a5c <__pow5mult+0xa0>
 8006a44:	6820      	ldr	r0, [r4, #0]
 8006a46:	b938      	cbnz	r0, 8006a58 <__pow5mult+0x9c>
 8006a48:	4622      	mov	r2, r4
 8006a4a:	4621      	mov	r1, r4
 8006a4c:	4630      	mov	r0, r6
 8006a4e:	f7ff ff0f 	bl	8006870 <__multiply>
 8006a52:	6020      	str	r0, [r4, #0]
 8006a54:	f8c0 9000 	str.w	r9, [r0]
 8006a58:	4604      	mov	r4, r0
 8006a5a:	e7e4      	b.n	8006a26 <__pow5mult+0x6a>
 8006a5c:	4638      	mov	r0, r7
 8006a5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006a62:	bf00      	nop
 8006a64:	08008ac0 	.word	0x08008ac0
 8006a68:	08008866 	.word	0x08008866
 8006a6c:	0800896c 	.word	0x0800896c

08006a70 <__lshift>:
 8006a70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a74:	460c      	mov	r4, r1
 8006a76:	6849      	ldr	r1, [r1, #4]
 8006a78:	6923      	ldr	r3, [r4, #16]
 8006a7a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006a7e:	68a3      	ldr	r3, [r4, #8]
 8006a80:	4607      	mov	r7, r0
 8006a82:	4691      	mov	r9, r2
 8006a84:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006a88:	f108 0601 	add.w	r6, r8, #1
 8006a8c:	42b3      	cmp	r3, r6
 8006a8e:	db0b      	blt.n	8006aa8 <__lshift+0x38>
 8006a90:	4638      	mov	r0, r7
 8006a92:	f7ff fd91 	bl	80065b8 <_Balloc>
 8006a96:	4605      	mov	r5, r0
 8006a98:	b948      	cbnz	r0, 8006aae <__lshift+0x3e>
 8006a9a:	4602      	mov	r2, r0
 8006a9c:	4b28      	ldr	r3, [pc, #160]	; (8006b40 <__lshift+0xd0>)
 8006a9e:	4829      	ldr	r0, [pc, #164]	; (8006b44 <__lshift+0xd4>)
 8006aa0:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006aa4:	f000 fc90 	bl	80073c8 <__assert_func>
 8006aa8:	3101      	adds	r1, #1
 8006aaa:	005b      	lsls	r3, r3, #1
 8006aac:	e7ee      	b.n	8006a8c <__lshift+0x1c>
 8006aae:	2300      	movs	r3, #0
 8006ab0:	f100 0114 	add.w	r1, r0, #20
 8006ab4:	f100 0210 	add.w	r2, r0, #16
 8006ab8:	4618      	mov	r0, r3
 8006aba:	4553      	cmp	r3, sl
 8006abc:	db33      	blt.n	8006b26 <__lshift+0xb6>
 8006abe:	6920      	ldr	r0, [r4, #16]
 8006ac0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006ac4:	f104 0314 	add.w	r3, r4, #20
 8006ac8:	f019 091f 	ands.w	r9, r9, #31
 8006acc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006ad0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006ad4:	d02b      	beq.n	8006b2e <__lshift+0xbe>
 8006ad6:	f1c9 0e20 	rsb	lr, r9, #32
 8006ada:	468a      	mov	sl, r1
 8006adc:	2200      	movs	r2, #0
 8006ade:	6818      	ldr	r0, [r3, #0]
 8006ae0:	fa00 f009 	lsl.w	r0, r0, r9
 8006ae4:	4302      	orrs	r2, r0
 8006ae6:	f84a 2b04 	str.w	r2, [sl], #4
 8006aea:	f853 2b04 	ldr.w	r2, [r3], #4
 8006aee:	459c      	cmp	ip, r3
 8006af0:	fa22 f20e 	lsr.w	r2, r2, lr
 8006af4:	d8f3      	bhi.n	8006ade <__lshift+0x6e>
 8006af6:	ebac 0304 	sub.w	r3, ip, r4
 8006afa:	3b15      	subs	r3, #21
 8006afc:	f023 0303 	bic.w	r3, r3, #3
 8006b00:	3304      	adds	r3, #4
 8006b02:	f104 0015 	add.w	r0, r4, #21
 8006b06:	4584      	cmp	ip, r0
 8006b08:	bf38      	it	cc
 8006b0a:	2304      	movcc	r3, #4
 8006b0c:	50ca      	str	r2, [r1, r3]
 8006b0e:	b10a      	cbz	r2, 8006b14 <__lshift+0xa4>
 8006b10:	f108 0602 	add.w	r6, r8, #2
 8006b14:	3e01      	subs	r6, #1
 8006b16:	4638      	mov	r0, r7
 8006b18:	612e      	str	r6, [r5, #16]
 8006b1a:	4621      	mov	r1, r4
 8006b1c:	f7ff fd8c 	bl	8006638 <_Bfree>
 8006b20:	4628      	mov	r0, r5
 8006b22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b26:	f842 0f04 	str.w	r0, [r2, #4]!
 8006b2a:	3301      	adds	r3, #1
 8006b2c:	e7c5      	b.n	8006aba <__lshift+0x4a>
 8006b2e:	3904      	subs	r1, #4
 8006b30:	f853 2b04 	ldr.w	r2, [r3], #4
 8006b34:	f841 2f04 	str.w	r2, [r1, #4]!
 8006b38:	459c      	cmp	ip, r3
 8006b3a:	d8f9      	bhi.n	8006b30 <__lshift+0xc0>
 8006b3c:	e7ea      	b.n	8006b14 <__lshift+0xa4>
 8006b3e:	bf00      	nop
 8006b40:	080088dc 	.word	0x080088dc
 8006b44:	0800896c 	.word	0x0800896c

08006b48 <__mcmp>:
 8006b48:	b530      	push	{r4, r5, lr}
 8006b4a:	6902      	ldr	r2, [r0, #16]
 8006b4c:	690c      	ldr	r4, [r1, #16]
 8006b4e:	1b12      	subs	r2, r2, r4
 8006b50:	d10e      	bne.n	8006b70 <__mcmp+0x28>
 8006b52:	f100 0314 	add.w	r3, r0, #20
 8006b56:	3114      	adds	r1, #20
 8006b58:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006b5c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006b60:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006b64:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006b68:	42a5      	cmp	r5, r4
 8006b6a:	d003      	beq.n	8006b74 <__mcmp+0x2c>
 8006b6c:	d305      	bcc.n	8006b7a <__mcmp+0x32>
 8006b6e:	2201      	movs	r2, #1
 8006b70:	4610      	mov	r0, r2
 8006b72:	bd30      	pop	{r4, r5, pc}
 8006b74:	4283      	cmp	r3, r0
 8006b76:	d3f3      	bcc.n	8006b60 <__mcmp+0x18>
 8006b78:	e7fa      	b.n	8006b70 <__mcmp+0x28>
 8006b7a:	f04f 32ff 	mov.w	r2, #4294967295
 8006b7e:	e7f7      	b.n	8006b70 <__mcmp+0x28>

08006b80 <__mdiff>:
 8006b80:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b84:	460c      	mov	r4, r1
 8006b86:	4606      	mov	r6, r0
 8006b88:	4611      	mov	r1, r2
 8006b8a:	4620      	mov	r0, r4
 8006b8c:	4617      	mov	r7, r2
 8006b8e:	f7ff ffdb 	bl	8006b48 <__mcmp>
 8006b92:	1e05      	subs	r5, r0, #0
 8006b94:	d110      	bne.n	8006bb8 <__mdiff+0x38>
 8006b96:	4629      	mov	r1, r5
 8006b98:	4630      	mov	r0, r6
 8006b9a:	f7ff fd0d 	bl	80065b8 <_Balloc>
 8006b9e:	b930      	cbnz	r0, 8006bae <__mdiff+0x2e>
 8006ba0:	4b39      	ldr	r3, [pc, #228]	; (8006c88 <__mdiff+0x108>)
 8006ba2:	4602      	mov	r2, r0
 8006ba4:	f240 2132 	movw	r1, #562	; 0x232
 8006ba8:	4838      	ldr	r0, [pc, #224]	; (8006c8c <__mdiff+0x10c>)
 8006baa:	f000 fc0d 	bl	80073c8 <__assert_func>
 8006bae:	2301      	movs	r3, #1
 8006bb0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006bb4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bb8:	bfa4      	itt	ge
 8006bba:	463b      	movge	r3, r7
 8006bbc:	4627      	movge	r7, r4
 8006bbe:	4630      	mov	r0, r6
 8006bc0:	6879      	ldr	r1, [r7, #4]
 8006bc2:	bfa6      	itte	ge
 8006bc4:	461c      	movge	r4, r3
 8006bc6:	2500      	movge	r5, #0
 8006bc8:	2501      	movlt	r5, #1
 8006bca:	f7ff fcf5 	bl	80065b8 <_Balloc>
 8006bce:	b920      	cbnz	r0, 8006bda <__mdiff+0x5a>
 8006bd0:	4b2d      	ldr	r3, [pc, #180]	; (8006c88 <__mdiff+0x108>)
 8006bd2:	4602      	mov	r2, r0
 8006bd4:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006bd8:	e7e6      	b.n	8006ba8 <__mdiff+0x28>
 8006bda:	693e      	ldr	r6, [r7, #16]
 8006bdc:	60c5      	str	r5, [r0, #12]
 8006bde:	6925      	ldr	r5, [r4, #16]
 8006be0:	f107 0114 	add.w	r1, r7, #20
 8006be4:	f104 0914 	add.w	r9, r4, #20
 8006be8:	f100 0e14 	add.w	lr, r0, #20
 8006bec:	f107 0210 	add.w	r2, r7, #16
 8006bf0:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8006bf4:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8006bf8:	46f2      	mov	sl, lr
 8006bfa:	2700      	movs	r7, #0
 8006bfc:	f859 3b04 	ldr.w	r3, [r9], #4
 8006c00:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006c04:	fa1f f883 	uxth.w	r8, r3
 8006c08:	fa17 f78b 	uxtah	r7, r7, fp
 8006c0c:	0c1b      	lsrs	r3, r3, #16
 8006c0e:	eba7 0808 	sub.w	r8, r7, r8
 8006c12:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006c16:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006c1a:	fa1f f888 	uxth.w	r8, r8
 8006c1e:	141f      	asrs	r7, r3, #16
 8006c20:	454d      	cmp	r5, r9
 8006c22:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006c26:	f84a 3b04 	str.w	r3, [sl], #4
 8006c2a:	d8e7      	bhi.n	8006bfc <__mdiff+0x7c>
 8006c2c:	1b2b      	subs	r3, r5, r4
 8006c2e:	3b15      	subs	r3, #21
 8006c30:	f023 0303 	bic.w	r3, r3, #3
 8006c34:	3304      	adds	r3, #4
 8006c36:	3415      	adds	r4, #21
 8006c38:	42a5      	cmp	r5, r4
 8006c3a:	bf38      	it	cc
 8006c3c:	2304      	movcc	r3, #4
 8006c3e:	4419      	add	r1, r3
 8006c40:	4473      	add	r3, lr
 8006c42:	469e      	mov	lr, r3
 8006c44:	460d      	mov	r5, r1
 8006c46:	4565      	cmp	r5, ip
 8006c48:	d30e      	bcc.n	8006c68 <__mdiff+0xe8>
 8006c4a:	f10c 0203 	add.w	r2, ip, #3
 8006c4e:	1a52      	subs	r2, r2, r1
 8006c50:	f022 0203 	bic.w	r2, r2, #3
 8006c54:	3903      	subs	r1, #3
 8006c56:	458c      	cmp	ip, r1
 8006c58:	bf38      	it	cc
 8006c5a:	2200      	movcc	r2, #0
 8006c5c:	441a      	add	r2, r3
 8006c5e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8006c62:	b17b      	cbz	r3, 8006c84 <__mdiff+0x104>
 8006c64:	6106      	str	r6, [r0, #16]
 8006c66:	e7a5      	b.n	8006bb4 <__mdiff+0x34>
 8006c68:	f855 8b04 	ldr.w	r8, [r5], #4
 8006c6c:	fa17 f488 	uxtah	r4, r7, r8
 8006c70:	1422      	asrs	r2, r4, #16
 8006c72:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8006c76:	b2a4      	uxth	r4, r4
 8006c78:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8006c7c:	f84e 4b04 	str.w	r4, [lr], #4
 8006c80:	1417      	asrs	r7, r2, #16
 8006c82:	e7e0      	b.n	8006c46 <__mdiff+0xc6>
 8006c84:	3e01      	subs	r6, #1
 8006c86:	e7ea      	b.n	8006c5e <__mdiff+0xde>
 8006c88:	080088dc 	.word	0x080088dc
 8006c8c:	0800896c 	.word	0x0800896c

08006c90 <__ulp>:
 8006c90:	b082      	sub	sp, #8
 8006c92:	ed8d 0b00 	vstr	d0, [sp]
 8006c96:	9b01      	ldr	r3, [sp, #4]
 8006c98:	4912      	ldr	r1, [pc, #72]	; (8006ce4 <__ulp+0x54>)
 8006c9a:	4019      	ands	r1, r3
 8006c9c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8006ca0:	2900      	cmp	r1, #0
 8006ca2:	dd05      	ble.n	8006cb0 <__ulp+0x20>
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	460b      	mov	r3, r1
 8006ca8:	ec43 2b10 	vmov	d0, r2, r3
 8006cac:	b002      	add	sp, #8
 8006cae:	4770      	bx	lr
 8006cb0:	4249      	negs	r1, r1
 8006cb2:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8006cb6:	ea4f 5021 	mov.w	r0, r1, asr #20
 8006cba:	f04f 0200 	mov.w	r2, #0
 8006cbe:	f04f 0300 	mov.w	r3, #0
 8006cc2:	da04      	bge.n	8006cce <__ulp+0x3e>
 8006cc4:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8006cc8:	fa41 f300 	asr.w	r3, r1, r0
 8006ccc:	e7ec      	b.n	8006ca8 <__ulp+0x18>
 8006cce:	f1a0 0114 	sub.w	r1, r0, #20
 8006cd2:	291e      	cmp	r1, #30
 8006cd4:	bfda      	itte	le
 8006cd6:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8006cda:	fa20 f101 	lsrle.w	r1, r0, r1
 8006cde:	2101      	movgt	r1, #1
 8006ce0:	460a      	mov	r2, r1
 8006ce2:	e7e1      	b.n	8006ca8 <__ulp+0x18>
 8006ce4:	7ff00000 	.word	0x7ff00000

08006ce8 <__b2d>:
 8006ce8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cea:	6905      	ldr	r5, [r0, #16]
 8006cec:	f100 0714 	add.w	r7, r0, #20
 8006cf0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8006cf4:	1f2e      	subs	r6, r5, #4
 8006cf6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8006cfa:	4620      	mov	r0, r4
 8006cfc:	f7ff fd52 	bl	80067a4 <__hi0bits>
 8006d00:	f1c0 0320 	rsb	r3, r0, #32
 8006d04:	280a      	cmp	r0, #10
 8006d06:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8006d84 <__b2d+0x9c>
 8006d0a:	600b      	str	r3, [r1, #0]
 8006d0c:	dc14      	bgt.n	8006d38 <__b2d+0x50>
 8006d0e:	f1c0 0e0b 	rsb	lr, r0, #11
 8006d12:	fa24 f10e 	lsr.w	r1, r4, lr
 8006d16:	42b7      	cmp	r7, r6
 8006d18:	ea41 030c 	orr.w	r3, r1, ip
 8006d1c:	bf34      	ite	cc
 8006d1e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8006d22:	2100      	movcs	r1, #0
 8006d24:	3015      	adds	r0, #21
 8006d26:	fa04 f000 	lsl.w	r0, r4, r0
 8006d2a:	fa21 f10e 	lsr.w	r1, r1, lr
 8006d2e:	ea40 0201 	orr.w	r2, r0, r1
 8006d32:	ec43 2b10 	vmov	d0, r2, r3
 8006d36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006d38:	42b7      	cmp	r7, r6
 8006d3a:	bf3a      	itte	cc
 8006d3c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8006d40:	f1a5 0608 	subcc.w	r6, r5, #8
 8006d44:	2100      	movcs	r1, #0
 8006d46:	380b      	subs	r0, #11
 8006d48:	d017      	beq.n	8006d7a <__b2d+0x92>
 8006d4a:	f1c0 0c20 	rsb	ip, r0, #32
 8006d4e:	fa04 f500 	lsl.w	r5, r4, r0
 8006d52:	42be      	cmp	r6, r7
 8006d54:	fa21 f40c 	lsr.w	r4, r1, ip
 8006d58:	ea45 0504 	orr.w	r5, r5, r4
 8006d5c:	bf8c      	ite	hi
 8006d5e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8006d62:	2400      	movls	r4, #0
 8006d64:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8006d68:	fa01 f000 	lsl.w	r0, r1, r0
 8006d6c:	fa24 f40c 	lsr.w	r4, r4, ip
 8006d70:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8006d74:	ea40 0204 	orr.w	r2, r0, r4
 8006d78:	e7db      	b.n	8006d32 <__b2d+0x4a>
 8006d7a:	ea44 030c 	orr.w	r3, r4, ip
 8006d7e:	460a      	mov	r2, r1
 8006d80:	e7d7      	b.n	8006d32 <__b2d+0x4a>
 8006d82:	bf00      	nop
 8006d84:	3ff00000 	.word	0x3ff00000

08006d88 <__d2b>:
 8006d88:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006d8c:	4689      	mov	r9, r1
 8006d8e:	2101      	movs	r1, #1
 8006d90:	ec57 6b10 	vmov	r6, r7, d0
 8006d94:	4690      	mov	r8, r2
 8006d96:	f7ff fc0f 	bl	80065b8 <_Balloc>
 8006d9a:	4604      	mov	r4, r0
 8006d9c:	b930      	cbnz	r0, 8006dac <__d2b+0x24>
 8006d9e:	4602      	mov	r2, r0
 8006da0:	4b25      	ldr	r3, [pc, #148]	; (8006e38 <__d2b+0xb0>)
 8006da2:	4826      	ldr	r0, [pc, #152]	; (8006e3c <__d2b+0xb4>)
 8006da4:	f240 310a 	movw	r1, #778	; 0x30a
 8006da8:	f000 fb0e 	bl	80073c8 <__assert_func>
 8006dac:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8006db0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006db4:	bb35      	cbnz	r5, 8006e04 <__d2b+0x7c>
 8006db6:	2e00      	cmp	r6, #0
 8006db8:	9301      	str	r3, [sp, #4]
 8006dba:	d028      	beq.n	8006e0e <__d2b+0x86>
 8006dbc:	4668      	mov	r0, sp
 8006dbe:	9600      	str	r6, [sp, #0]
 8006dc0:	f7ff fd10 	bl	80067e4 <__lo0bits>
 8006dc4:	9900      	ldr	r1, [sp, #0]
 8006dc6:	b300      	cbz	r0, 8006e0a <__d2b+0x82>
 8006dc8:	9a01      	ldr	r2, [sp, #4]
 8006dca:	f1c0 0320 	rsb	r3, r0, #32
 8006dce:	fa02 f303 	lsl.w	r3, r2, r3
 8006dd2:	430b      	orrs	r3, r1
 8006dd4:	40c2      	lsrs	r2, r0
 8006dd6:	6163      	str	r3, [r4, #20]
 8006dd8:	9201      	str	r2, [sp, #4]
 8006dda:	9b01      	ldr	r3, [sp, #4]
 8006ddc:	61a3      	str	r3, [r4, #24]
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	bf14      	ite	ne
 8006de2:	2202      	movne	r2, #2
 8006de4:	2201      	moveq	r2, #1
 8006de6:	6122      	str	r2, [r4, #16]
 8006de8:	b1d5      	cbz	r5, 8006e20 <__d2b+0x98>
 8006dea:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006dee:	4405      	add	r5, r0
 8006df0:	f8c9 5000 	str.w	r5, [r9]
 8006df4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006df8:	f8c8 0000 	str.w	r0, [r8]
 8006dfc:	4620      	mov	r0, r4
 8006dfe:	b003      	add	sp, #12
 8006e00:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006e04:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006e08:	e7d5      	b.n	8006db6 <__d2b+0x2e>
 8006e0a:	6161      	str	r1, [r4, #20]
 8006e0c:	e7e5      	b.n	8006dda <__d2b+0x52>
 8006e0e:	a801      	add	r0, sp, #4
 8006e10:	f7ff fce8 	bl	80067e4 <__lo0bits>
 8006e14:	9b01      	ldr	r3, [sp, #4]
 8006e16:	6163      	str	r3, [r4, #20]
 8006e18:	2201      	movs	r2, #1
 8006e1a:	6122      	str	r2, [r4, #16]
 8006e1c:	3020      	adds	r0, #32
 8006e1e:	e7e3      	b.n	8006de8 <__d2b+0x60>
 8006e20:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006e24:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006e28:	f8c9 0000 	str.w	r0, [r9]
 8006e2c:	6918      	ldr	r0, [r3, #16]
 8006e2e:	f7ff fcb9 	bl	80067a4 <__hi0bits>
 8006e32:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006e36:	e7df      	b.n	8006df8 <__d2b+0x70>
 8006e38:	080088dc 	.word	0x080088dc
 8006e3c:	0800896c 	.word	0x0800896c

08006e40 <__ratio>:
 8006e40:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e44:	4688      	mov	r8, r1
 8006e46:	4669      	mov	r1, sp
 8006e48:	4681      	mov	r9, r0
 8006e4a:	f7ff ff4d 	bl	8006ce8 <__b2d>
 8006e4e:	a901      	add	r1, sp, #4
 8006e50:	4640      	mov	r0, r8
 8006e52:	ec55 4b10 	vmov	r4, r5, d0
 8006e56:	f7ff ff47 	bl	8006ce8 <__b2d>
 8006e5a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006e5e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8006e62:	eba3 0c02 	sub.w	ip, r3, r2
 8006e66:	e9dd 3200 	ldrd	r3, r2, [sp]
 8006e6a:	1a9b      	subs	r3, r3, r2
 8006e6c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8006e70:	ec51 0b10 	vmov	r0, r1, d0
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	bfd6      	itet	le
 8006e78:	460a      	movle	r2, r1
 8006e7a:	462a      	movgt	r2, r5
 8006e7c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8006e80:	468b      	mov	fp, r1
 8006e82:	462f      	mov	r7, r5
 8006e84:	bfd4      	ite	le
 8006e86:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8006e8a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8006e8e:	4620      	mov	r0, r4
 8006e90:	ee10 2a10 	vmov	r2, s0
 8006e94:	465b      	mov	r3, fp
 8006e96:	4639      	mov	r1, r7
 8006e98:	f7f9 fcd8 	bl	800084c <__aeabi_ddiv>
 8006e9c:	ec41 0b10 	vmov	d0, r0, r1
 8006ea0:	b003      	add	sp, #12
 8006ea2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006ea6 <__copybits>:
 8006ea6:	3901      	subs	r1, #1
 8006ea8:	b570      	push	{r4, r5, r6, lr}
 8006eaa:	1149      	asrs	r1, r1, #5
 8006eac:	6914      	ldr	r4, [r2, #16]
 8006eae:	3101      	adds	r1, #1
 8006eb0:	f102 0314 	add.w	r3, r2, #20
 8006eb4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006eb8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8006ebc:	1f05      	subs	r5, r0, #4
 8006ebe:	42a3      	cmp	r3, r4
 8006ec0:	d30c      	bcc.n	8006edc <__copybits+0x36>
 8006ec2:	1aa3      	subs	r3, r4, r2
 8006ec4:	3b11      	subs	r3, #17
 8006ec6:	f023 0303 	bic.w	r3, r3, #3
 8006eca:	3211      	adds	r2, #17
 8006ecc:	42a2      	cmp	r2, r4
 8006ece:	bf88      	it	hi
 8006ed0:	2300      	movhi	r3, #0
 8006ed2:	4418      	add	r0, r3
 8006ed4:	2300      	movs	r3, #0
 8006ed6:	4288      	cmp	r0, r1
 8006ed8:	d305      	bcc.n	8006ee6 <__copybits+0x40>
 8006eda:	bd70      	pop	{r4, r5, r6, pc}
 8006edc:	f853 6b04 	ldr.w	r6, [r3], #4
 8006ee0:	f845 6f04 	str.w	r6, [r5, #4]!
 8006ee4:	e7eb      	b.n	8006ebe <__copybits+0x18>
 8006ee6:	f840 3b04 	str.w	r3, [r0], #4
 8006eea:	e7f4      	b.n	8006ed6 <__copybits+0x30>

08006eec <__any_on>:
 8006eec:	f100 0214 	add.w	r2, r0, #20
 8006ef0:	6900      	ldr	r0, [r0, #16]
 8006ef2:	114b      	asrs	r3, r1, #5
 8006ef4:	4298      	cmp	r0, r3
 8006ef6:	b510      	push	{r4, lr}
 8006ef8:	db11      	blt.n	8006f1e <__any_on+0x32>
 8006efa:	dd0a      	ble.n	8006f12 <__any_on+0x26>
 8006efc:	f011 011f 	ands.w	r1, r1, #31
 8006f00:	d007      	beq.n	8006f12 <__any_on+0x26>
 8006f02:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8006f06:	fa24 f001 	lsr.w	r0, r4, r1
 8006f0a:	fa00 f101 	lsl.w	r1, r0, r1
 8006f0e:	428c      	cmp	r4, r1
 8006f10:	d10b      	bne.n	8006f2a <__any_on+0x3e>
 8006f12:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006f16:	4293      	cmp	r3, r2
 8006f18:	d803      	bhi.n	8006f22 <__any_on+0x36>
 8006f1a:	2000      	movs	r0, #0
 8006f1c:	bd10      	pop	{r4, pc}
 8006f1e:	4603      	mov	r3, r0
 8006f20:	e7f7      	b.n	8006f12 <__any_on+0x26>
 8006f22:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006f26:	2900      	cmp	r1, #0
 8006f28:	d0f5      	beq.n	8006f16 <__any_on+0x2a>
 8006f2a:	2001      	movs	r0, #1
 8006f2c:	e7f6      	b.n	8006f1c <__any_on+0x30>

08006f2e <_calloc_r>:
 8006f2e:	b513      	push	{r0, r1, r4, lr}
 8006f30:	434a      	muls	r2, r1
 8006f32:	4611      	mov	r1, r2
 8006f34:	9201      	str	r2, [sp, #4]
 8006f36:	f000 f859 	bl	8006fec <_malloc_r>
 8006f3a:	4604      	mov	r4, r0
 8006f3c:	b118      	cbz	r0, 8006f46 <_calloc_r+0x18>
 8006f3e:	9a01      	ldr	r2, [sp, #4]
 8006f40:	2100      	movs	r1, #0
 8006f42:	f7fc fbc9 	bl	80036d8 <memset>
 8006f46:	4620      	mov	r0, r4
 8006f48:	b002      	add	sp, #8
 8006f4a:	bd10      	pop	{r4, pc}

08006f4c <_free_r>:
 8006f4c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006f4e:	2900      	cmp	r1, #0
 8006f50:	d048      	beq.n	8006fe4 <_free_r+0x98>
 8006f52:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006f56:	9001      	str	r0, [sp, #4]
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	f1a1 0404 	sub.w	r4, r1, #4
 8006f5e:	bfb8      	it	lt
 8006f60:	18e4      	addlt	r4, r4, r3
 8006f62:	f000 fa7b 	bl	800745c <__malloc_lock>
 8006f66:	4a20      	ldr	r2, [pc, #128]	; (8006fe8 <_free_r+0x9c>)
 8006f68:	9801      	ldr	r0, [sp, #4]
 8006f6a:	6813      	ldr	r3, [r2, #0]
 8006f6c:	4615      	mov	r5, r2
 8006f6e:	b933      	cbnz	r3, 8006f7e <_free_r+0x32>
 8006f70:	6063      	str	r3, [r4, #4]
 8006f72:	6014      	str	r4, [r2, #0]
 8006f74:	b003      	add	sp, #12
 8006f76:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006f7a:	f000 ba75 	b.w	8007468 <__malloc_unlock>
 8006f7e:	42a3      	cmp	r3, r4
 8006f80:	d90b      	bls.n	8006f9a <_free_r+0x4e>
 8006f82:	6821      	ldr	r1, [r4, #0]
 8006f84:	1862      	adds	r2, r4, r1
 8006f86:	4293      	cmp	r3, r2
 8006f88:	bf04      	itt	eq
 8006f8a:	681a      	ldreq	r2, [r3, #0]
 8006f8c:	685b      	ldreq	r3, [r3, #4]
 8006f8e:	6063      	str	r3, [r4, #4]
 8006f90:	bf04      	itt	eq
 8006f92:	1852      	addeq	r2, r2, r1
 8006f94:	6022      	streq	r2, [r4, #0]
 8006f96:	602c      	str	r4, [r5, #0]
 8006f98:	e7ec      	b.n	8006f74 <_free_r+0x28>
 8006f9a:	461a      	mov	r2, r3
 8006f9c:	685b      	ldr	r3, [r3, #4]
 8006f9e:	b10b      	cbz	r3, 8006fa4 <_free_r+0x58>
 8006fa0:	42a3      	cmp	r3, r4
 8006fa2:	d9fa      	bls.n	8006f9a <_free_r+0x4e>
 8006fa4:	6811      	ldr	r1, [r2, #0]
 8006fa6:	1855      	adds	r5, r2, r1
 8006fa8:	42a5      	cmp	r5, r4
 8006faa:	d10b      	bne.n	8006fc4 <_free_r+0x78>
 8006fac:	6824      	ldr	r4, [r4, #0]
 8006fae:	4421      	add	r1, r4
 8006fb0:	1854      	adds	r4, r2, r1
 8006fb2:	42a3      	cmp	r3, r4
 8006fb4:	6011      	str	r1, [r2, #0]
 8006fb6:	d1dd      	bne.n	8006f74 <_free_r+0x28>
 8006fb8:	681c      	ldr	r4, [r3, #0]
 8006fba:	685b      	ldr	r3, [r3, #4]
 8006fbc:	6053      	str	r3, [r2, #4]
 8006fbe:	4421      	add	r1, r4
 8006fc0:	6011      	str	r1, [r2, #0]
 8006fc2:	e7d7      	b.n	8006f74 <_free_r+0x28>
 8006fc4:	d902      	bls.n	8006fcc <_free_r+0x80>
 8006fc6:	230c      	movs	r3, #12
 8006fc8:	6003      	str	r3, [r0, #0]
 8006fca:	e7d3      	b.n	8006f74 <_free_r+0x28>
 8006fcc:	6825      	ldr	r5, [r4, #0]
 8006fce:	1961      	adds	r1, r4, r5
 8006fd0:	428b      	cmp	r3, r1
 8006fd2:	bf04      	itt	eq
 8006fd4:	6819      	ldreq	r1, [r3, #0]
 8006fd6:	685b      	ldreq	r3, [r3, #4]
 8006fd8:	6063      	str	r3, [r4, #4]
 8006fda:	bf04      	itt	eq
 8006fdc:	1949      	addeq	r1, r1, r5
 8006fde:	6021      	streq	r1, [r4, #0]
 8006fe0:	6054      	str	r4, [r2, #4]
 8006fe2:	e7c7      	b.n	8006f74 <_free_r+0x28>
 8006fe4:	b003      	add	sp, #12
 8006fe6:	bd30      	pop	{r4, r5, pc}
 8006fe8:	20000614 	.word	0x20000614

08006fec <_malloc_r>:
 8006fec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fee:	1ccd      	adds	r5, r1, #3
 8006ff0:	f025 0503 	bic.w	r5, r5, #3
 8006ff4:	3508      	adds	r5, #8
 8006ff6:	2d0c      	cmp	r5, #12
 8006ff8:	bf38      	it	cc
 8006ffa:	250c      	movcc	r5, #12
 8006ffc:	2d00      	cmp	r5, #0
 8006ffe:	4606      	mov	r6, r0
 8007000:	db01      	blt.n	8007006 <_malloc_r+0x1a>
 8007002:	42a9      	cmp	r1, r5
 8007004:	d903      	bls.n	800700e <_malloc_r+0x22>
 8007006:	230c      	movs	r3, #12
 8007008:	6033      	str	r3, [r6, #0]
 800700a:	2000      	movs	r0, #0
 800700c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800700e:	f000 fa25 	bl	800745c <__malloc_lock>
 8007012:	4921      	ldr	r1, [pc, #132]	; (8007098 <_malloc_r+0xac>)
 8007014:	680a      	ldr	r2, [r1, #0]
 8007016:	4614      	mov	r4, r2
 8007018:	b99c      	cbnz	r4, 8007042 <_malloc_r+0x56>
 800701a:	4f20      	ldr	r7, [pc, #128]	; (800709c <_malloc_r+0xb0>)
 800701c:	683b      	ldr	r3, [r7, #0]
 800701e:	b923      	cbnz	r3, 800702a <_malloc_r+0x3e>
 8007020:	4621      	mov	r1, r4
 8007022:	4630      	mov	r0, r6
 8007024:	f000 f9a0 	bl	8007368 <_sbrk_r>
 8007028:	6038      	str	r0, [r7, #0]
 800702a:	4629      	mov	r1, r5
 800702c:	4630      	mov	r0, r6
 800702e:	f000 f99b 	bl	8007368 <_sbrk_r>
 8007032:	1c43      	adds	r3, r0, #1
 8007034:	d123      	bne.n	800707e <_malloc_r+0x92>
 8007036:	230c      	movs	r3, #12
 8007038:	6033      	str	r3, [r6, #0]
 800703a:	4630      	mov	r0, r6
 800703c:	f000 fa14 	bl	8007468 <__malloc_unlock>
 8007040:	e7e3      	b.n	800700a <_malloc_r+0x1e>
 8007042:	6823      	ldr	r3, [r4, #0]
 8007044:	1b5b      	subs	r3, r3, r5
 8007046:	d417      	bmi.n	8007078 <_malloc_r+0x8c>
 8007048:	2b0b      	cmp	r3, #11
 800704a:	d903      	bls.n	8007054 <_malloc_r+0x68>
 800704c:	6023      	str	r3, [r4, #0]
 800704e:	441c      	add	r4, r3
 8007050:	6025      	str	r5, [r4, #0]
 8007052:	e004      	b.n	800705e <_malloc_r+0x72>
 8007054:	6863      	ldr	r3, [r4, #4]
 8007056:	42a2      	cmp	r2, r4
 8007058:	bf0c      	ite	eq
 800705a:	600b      	streq	r3, [r1, #0]
 800705c:	6053      	strne	r3, [r2, #4]
 800705e:	4630      	mov	r0, r6
 8007060:	f000 fa02 	bl	8007468 <__malloc_unlock>
 8007064:	f104 000b 	add.w	r0, r4, #11
 8007068:	1d23      	adds	r3, r4, #4
 800706a:	f020 0007 	bic.w	r0, r0, #7
 800706e:	1ac2      	subs	r2, r0, r3
 8007070:	d0cc      	beq.n	800700c <_malloc_r+0x20>
 8007072:	1a1b      	subs	r3, r3, r0
 8007074:	50a3      	str	r3, [r4, r2]
 8007076:	e7c9      	b.n	800700c <_malloc_r+0x20>
 8007078:	4622      	mov	r2, r4
 800707a:	6864      	ldr	r4, [r4, #4]
 800707c:	e7cc      	b.n	8007018 <_malloc_r+0x2c>
 800707e:	1cc4      	adds	r4, r0, #3
 8007080:	f024 0403 	bic.w	r4, r4, #3
 8007084:	42a0      	cmp	r0, r4
 8007086:	d0e3      	beq.n	8007050 <_malloc_r+0x64>
 8007088:	1a21      	subs	r1, r4, r0
 800708a:	4630      	mov	r0, r6
 800708c:	f000 f96c 	bl	8007368 <_sbrk_r>
 8007090:	3001      	adds	r0, #1
 8007092:	d1dd      	bne.n	8007050 <_malloc_r+0x64>
 8007094:	e7cf      	b.n	8007036 <_malloc_r+0x4a>
 8007096:	bf00      	nop
 8007098:	20000614 	.word	0x20000614
 800709c:	20000618 	.word	0x20000618

080070a0 <__ssputs_r>:
 80070a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80070a4:	688e      	ldr	r6, [r1, #8]
 80070a6:	429e      	cmp	r6, r3
 80070a8:	4682      	mov	sl, r0
 80070aa:	460c      	mov	r4, r1
 80070ac:	4690      	mov	r8, r2
 80070ae:	461f      	mov	r7, r3
 80070b0:	d838      	bhi.n	8007124 <__ssputs_r+0x84>
 80070b2:	898a      	ldrh	r2, [r1, #12]
 80070b4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80070b8:	d032      	beq.n	8007120 <__ssputs_r+0x80>
 80070ba:	6825      	ldr	r5, [r4, #0]
 80070bc:	6909      	ldr	r1, [r1, #16]
 80070be:	eba5 0901 	sub.w	r9, r5, r1
 80070c2:	6965      	ldr	r5, [r4, #20]
 80070c4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80070c8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80070cc:	3301      	adds	r3, #1
 80070ce:	444b      	add	r3, r9
 80070d0:	106d      	asrs	r5, r5, #1
 80070d2:	429d      	cmp	r5, r3
 80070d4:	bf38      	it	cc
 80070d6:	461d      	movcc	r5, r3
 80070d8:	0553      	lsls	r3, r2, #21
 80070da:	d531      	bpl.n	8007140 <__ssputs_r+0xa0>
 80070dc:	4629      	mov	r1, r5
 80070de:	f7ff ff85 	bl	8006fec <_malloc_r>
 80070e2:	4606      	mov	r6, r0
 80070e4:	b950      	cbnz	r0, 80070fc <__ssputs_r+0x5c>
 80070e6:	230c      	movs	r3, #12
 80070e8:	f8ca 3000 	str.w	r3, [sl]
 80070ec:	89a3      	ldrh	r3, [r4, #12]
 80070ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80070f2:	81a3      	strh	r3, [r4, #12]
 80070f4:	f04f 30ff 	mov.w	r0, #4294967295
 80070f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070fc:	6921      	ldr	r1, [r4, #16]
 80070fe:	464a      	mov	r2, r9
 8007100:	f7ff fa4c 	bl	800659c <memcpy>
 8007104:	89a3      	ldrh	r3, [r4, #12]
 8007106:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800710a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800710e:	81a3      	strh	r3, [r4, #12]
 8007110:	6126      	str	r6, [r4, #16]
 8007112:	6165      	str	r5, [r4, #20]
 8007114:	444e      	add	r6, r9
 8007116:	eba5 0509 	sub.w	r5, r5, r9
 800711a:	6026      	str	r6, [r4, #0]
 800711c:	60a5      	str	r5, [r4, #8]
 800711e:	463e      	mov	r6, r7
 8007120:	42be      	cmp	r6, r7
 8007122:	d900      	bls.n	8007126 <__ssputs_r+0x86>
 8007124:	463e      	mov	r6, r7
 8007126:	4632      	mov	r2, r6
 8007128:	6820      	ldr	r0, [r4, #0]
 800712a:	4641      	mov	r1, r8
 800712c:	f000 f97c 	bl	8007428 <memmove>
 8007130:	68a3      	ldr	r3, [r4, #8]
 8007132:	6822      	ldr	r2, [r4, #0]
 8007134:	1b9b      	subs	r3, r3, r6
 8007136:	4432      	add	r2, r6
 8007138:	60a3      	str	r3, [r4, #8]
 800713a:	6022      	str	r2, [r4, #0]
 800713c:	2000      	movs	r0, #0
 800713e:	e7db      	b.n	80070f8 <__ssputs_r+0x58>
 8007140:	462a      	mov	r2, r5
 8007142:	f000 f997 	bl	8007474 <_realloc_r>
 8007146:	4606      	mov	r6, r0
 8007148:	2800      	cmp	r0, #0
 800714a:	d1e1      	bne.n	8007110 <__ssputs_r+0x70>
 800714c:	6921      	ldr	r1, [r4, #16]
 800714e:	4650      	mov	r0, sl
 8007150:	f7ff fefc 	bl	8006f4c <_free_r>
 8007154:	e7c7      	b.n	80070e6 <__ssputs_r+0x46>
	...

08007158 <_svfiprintf_r>:
 8007158:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800715c:	4698      	mov	r8, r3
 800715e:	898b      	ldrh	r3, [r1, #12]
 8007160:	061b      	lsls	r3, r3, #24
 8007162:	b09d      	sub	sp, #116	; 0x74
 8007164:	4607      	mov	r7, r0
 8007166:	460d      	mov	r5, r1
 8007168:	4614      	mov	r4, r2
 800716a:	d50e      	bpl.n	800718a <_svfiprintf_r+0x32>
 800716c:	690b      	ldr	r3, [r1, #16]
 800716e:	b963      	cbnz	r3, 800718a <_svfiprintf_r+0x32>
 8007170:	2140      	movs	r1, #64	; 0x40
 8007172:	f7ff ff3b 	bl	8006fec <_malloc_r>
 8007176:	6028      	str	r0, [r5, #0]
 8007178:	6128      	str	r0, [r5, #16]
 800717a:	b920      	cbnz	r0, 8007186 <_svfiprintf_r+0x2e>
 800717c:	230c      	movs	r3, #12
 800717e:	603b      	str	r3, [r7, #0]
 8007180:	f04f 30ff 	mov.w	r0, #4294967295
 8007184:	e0d1      	b.n	800732a <_svfiprintf_r+0x1d2>
 8007186:	2340      	movs	r3, #64	; 0x40
 8007188:	616b      	str	r3, [r5, #20]
 800718a:	2300      	movs	r3, #0
 800718c:	9309      	str	r3, [sp, #36]	; 0x24
 800718e:	2320      	movs	r3, #32
 8007190:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007194:	f8cd 800c 	str.w	r8, [sp, #12]
 8007198:	2330      	movs	r3, #48	; 0x30
 800719a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007344 <_svfiprintf_r+0x1ec>
 800719e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80071a2:	f04f 0901 	mov.w	r9, #1
 80071a6:	4623      	mov	r3, r4
 80071a8:	469a      	mov	sl, r3
 80071aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80071ae:	b10a      	cbz	r2, 80071b4 <_svfiprintf_r+0x5c>
 80071b0:	2a25      	cmp	r2, #37	; 0x25
 80071b2:	d1f9      	bne.n	80071a8 <_svfiprintf_r+0x50>
 80071b4:	ebba 0b04 	subs.w	fp, sl, r4
 80071b8:	d00b      	beq.n	80071d2 <_svfiprintf_r+0x7a>
 80071ba:	465b      	mov	r3, fp
 80071bc:	4622      	mov	r2, r4
 80071be:	4629      	mov	r1, r5
 80071c0:	4638      	mov	r0, r7
 80071c2:	f7ff ff6d 	bl	80070a0 <__ssputs_r>
 80071c6:	3001      	adds	r0, #1
 80071c8:	f000 80aa 	beq.w	8007320 <_svfiprintf_r+0x1c8>
 80071cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80071ce:	445a      	add	r2, fp
 80071d0:	9209      	str	r2, [sp, #36]	; 0x24
 80071d2:	f89a 3000 	ldrb.w	r3, [sl]
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	f000 80a2 	beq.w	8007320 <_svfiprintf_r+0x1c8>
 80071dc:	2300      	movs	r3, #0
 80071de:	f04f 32ff 	mov.w	r2, #4294967295
 80071e2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80071e6:	f10a 0a01 	add.w	sl, sl, #1
 80071ea:	9304      	str	r3, [sp, #16]
 80071ec:	9307      	str	r3, [sp, #28]
 80071ee:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80071f2:	931a      	str	r3, [sp, #104]	; 0x68
 80071f4:	4654      	mov	r4, sl
 80071f6:	2205      	movs	r2, #5
 80071f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80071fc:	4851      	ldr	r0, [pc, #324]	; (8007344 <_svfiprintf_r+0x1ec>)
 80071fe:	f7f8 ffef 	bl	80001e0 <memchr>
 8007202:	9a04      	ldr	r2, [sp, #16]
 8007204:	b9d8      	cbnz	r0, 800723e <_svfiprintf_r+0xe6>
 8007206:	06d0      	lsls	r0, r2, #27
 8007208:	bf44      	itt	mi
 800720a:	2320      	movmi	r3, #32
 800720c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007210:	0711      	lsls	r1, r2, #28
 8007212:	bf44      	itt	mi
 8007214:	232b      	movmi	r3, #43	; 0x2b
 8007216:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800721a:	f89a 3000 	ldrb.w	r3, [sl]
 800721e:	2b2a      	cmp	r3, #42	; 0x2a
 8007220:	d015      	beq.n	800724e <_svfiprintf_r+0xf6>
 8007222:	9a07      	ldr	r2, [sp, #28]
 8007224:	4654      	mov	r4, sl
 8007226:	2000      	movs	r0, #0
 8007228:	f04f 0c0a 	mov.w	ip, #10
 800722c:	4621      	mov	r1, r4
 800722e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007232:	3b30      	subs	r3, #48	; 0x30
 8007234:	2b09      	cmp	r3, #9
 8007236:	d94e      	bls.n	80072d6 <_svfiprintf_r+0x17e>
 8007238:	b1b0      	cbz	r0, 8007268 <_svfiprintf_r+0x110>
 800723a:	9207      	str	r2, [sp, #28]
 800723c:	e014      	b.n	8007268 <_svfiprintf_r+0x110>
 800723e:	eba0 0308 	sub.w	r3, r0, r8
 8007242:	fa09 f303 	lsl.w	r3, r9, r3
 8007246:	4313      	orrs	r3, r2
 8007248:	9304      	str	r3, [sp, #16]
 800724a:	46a2      	mov	sl, r4
 800724c:	e7d2      	b.n	80071f4 <_svfiprintf_r+0x9c>
 800724e:	9b03      	ldr	r3, [sp, #12]
 8007250:	1d19      	adds	r1, r3, #4
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	9103      	str	r1, [sp, #12]
 8007256:	2b00      	cmp	r3, #0
 8007258:	bfbb      	ittet	lt
 800725a:	425b      	neglt	r3, r3
 800725c:	f042 0202 	orrlt.w	r2, r2, #2
 8007260:	9307      	strge	r3, [sp, #28]
 8007262:	9307      	strlt	r3, [sp, #28]
 8007264:	bfb8      	it	lt
 8007266:	9204      	strlt	r2, [sp, #16]
 8007268:	7823      	ldrb	r3, [r4, #0]
 800726a:	2b2e      	cmp	r3, #46	; 0x2e
 800726c:	d10c      	bne.n	8007288 <_svfiprintf_r+0x130>
 800726e:	7863      	ldrb	r3, [r4, #1]
 8007270:	2b2a      	cmp	r3, #42	; 0x2a
 8007272:	d135      	bne.n	80072e0 <_svfiprintf_r+0x188>
 8007274:	9b03      	ldr	r3, [sp, #12]
 8007276:	1d1a      	adds	r2, r3, #4
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	9203      	str	r2, [sp, #12]
 800727c:	2b00      	cmp	r3, #0
 800727e:	bfb8      	it	lt
 8007280:	f04f 33ff 	movlt.w	r3, #4294967295
 8007284:	3402      	adds	r4, #2
 8007286:	9305      	str	r3, [sp, #20]
 8007288:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007354 <_svfiprintf_r+0x1fc>
 800728c:	7821      	ldrb	r1, [r4, #0]
 800728e:	2203      	movs	r2, #3
 8007290:	4650      	mov	r0, sl
 8007292:	f7f8 ffa5 	bl	80001e0 <memchr>
 8007296:	b140      	cbz	r0, 80072aa <_svfiprintf_r+0x152>
 8007298:	2340      	movs	r3, #64	; 0x40
 800729a:	eba0 000a 	sub.w	r0, r0, sl
 800729e:	fa03 f000 	lsl.w	r0, r3, r0
 80072a2:	9b04      	ldr	r3, [sp, #16]
 80072a4:	4303      	orrs	r3, r0
 80072a6:	3401      	adds	r4, #1
 80072a8:	9304      	str	r3, [sp, #16]
 80072aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80072ae:	4826      	ldr	r0, [pc, #152]	; (8007348 <_svfiprintf_r+0x1f0>)
 80072b0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80072b4:	2206      	movs	r2, #6
 80072b6:	f7f8 ff93 	bl	80001e0 <memchr>
 80072ba:	2800      	cmp	r0, #0
 80072bc:	d038      	beq.n	8007330 <_svfiprintf_r+0x1d8>
 80072be:	4b23      	ldr	r3, [pc, #140]	; (800734c <_svfiprintf_r+0x1f4>)
 80072c0:	bb1b      	cbnz	r3, 800730a <_svfiprintf_r+0x1b2>
 80072c2:	9b03      	ldr	r3, [sp, #12]
 80072c4:	3307      	adds	r3, #7
 80072c6:	f023 0307 	bic.w	r3, r3, #7
 80072ca:	3308      	adds	r3, #8
 80072cc:	9303      	str	r3, [sp, #12]
 80072ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072d0:	4433      	add	r3, r6
 80072d2:	9309      	str	r3, [sp, #36]	; 0x24
 80072d4:	e767      	b.n	80071a6 <_svfiprintf_r+0x4e>
 80072d6:	fb0c 3202 	mla	r2, ip, r2, r3
 80072da:	460c      	mov	r4, r1
 80072dc:	2001      	movs	r0, #1
 80072de:	e7a5      	b.n	800722c <_svfiprintf_r+0xd4>
 80072e0:	2300      	movs	r3, #0
 80072e2:	3401      	adds	r4, #1
 80072e4:	9305      	str	r3, [sp, #20]
 80072e6:	4619      	mov	r1, r3
 80072e8:	f04f 0c0a 	mov.w	ip, #10
 80072ec:	4620      	mov	r0, r4
 80072ee:	f810 2b01 	ldrb.w	r2, [r0], #1
 80072f2:	3a30      	subs	r2, #48	; 0x30
 80072f4:	2a09      	cmp	r2, #9
 80072f6:	d903      	bls.n	8007300 <_svfiprintf_r+0x1a8>
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d0c5      	beq.n	8007288 <_svfiprintf_r+0x130>
 80072fc:	9105      	str	r1, [sp, #20]
 80072fe:	e7c3      	b.n	8007288 <_svfiprintf_r+0x130>
 8007300:	fb0c 2101 	mla	r1, ip, r1, r2
 8007304:	4604      	mov	r4, r0
 8007306:	2301      	movs	r3, #1
 8007308:	e7f0      	b.n	80072ec <_svfiprintf_r+0x194>
 800730a:	ab03      	add	r3, sp, #12
 800730c:	9300      	str	r3, [sp, #0]
 800730e:	462a      	mov	r2, r5
 8007310:	4b0f      	ldr	r3, [pc, #60]	; (8007350 <_svfiprintf_r+0x1f8>)
 8007312:	a904      	add	r1, sp, #16
 8007314:	4638      	mov	r0, r7
 8007316:	f7fc fa87 	bl	8003828 <_printf_float>
 800731a:	1c42      	adds	r2, r0, #1
 800731c:	4606      	mov	r6, r0
 800731e:	d1d6      	bne.n	80072ce <_svfiprintf_r+0x176>
 8007320:	89ab      	ldrh	r3, [r5, #12]
 8007322:	065b      	lsls	r3, r3, #25
 8007324:	f53f af2c 	bmi.w	8007180 <_svfiprintf_r+0x28>
 8007328:	9809      	ldr	r0, [sp, #36]	; 0x24
 800732a:	b01d      	add	sp, #116	; 0x74
 800732c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007330:	ab03      	add	r3, sp, #12
 8007332:	9300      	str	r3, [sp, #0]
 8007334:	462a      	mov	r2, r5
 8007336:	4b06      	ldr	r3, [pc, #24]	; (8007350 <_svfiprintf_r+0x1f8>)
 8007338:	a904      	add	r1, sp, #16
 800733a:	4638      	mov	r0, r7
 800733c:	f7fc fd18 	bl	8003d70 <_printf_i>
 8007340:	e7eb      	b.n	800731a <_svfiprintf_r+0x1c2>
 8007342:	bf00      	nop
 8007344:	08008acc 	.word	0x08008acc
 8007348:	08008ad6 	.word	0x08008ad6
 800734c:	08003829 	.word	0x08003829
 8007350:	080070a1 	.word	0x080070a1
 8007354:	08008ad2 	.word	0x08008ad2

08007358 <nan>:
 8007358:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8007360 <nan+0x8>
 800735c:	4770      	bx	lr
 800735e:	bf00      	nop
 8007360:	00000000 	.word	0x00000000
 8007364:	7ff80000 	.word	0x7ff80000

08007368 <_sbrk_r>:
 8007368:	b538      	push	{r3, r4, r5, lr}
 800736a:	4d06      	ldr	r5, [pc, #24]	; (8007384 <_sbrk_r+0x1c>)
 800736c:	2300      	movs	r3, #0
 800736e:	4604      	mov	r4, r0
 8007370:	4608      	mov	r0, r1
 8007372:	602b      	str	r3, [r5, #0]
 8007374:	f7fa fc64 	bl	8001c40 <_sbrk>
 8007378:	1c43      	adds	r3, r0, #1
 800737a:	d102      	bne.n	8007382 <_sbrk_r+0x1a>
 800737c:	682b      	ldr	r3, [r5, #0]
 800737e:	b103      	cbz	r3, 8007382 <_sbrk_r+0x1a>
 8007380:	6023      	str	r3, [r4, #0]
 8007382:	bd38      	pop	{r3, r4, r5, pc}
 8007384:	200006ec 	.word	0x200006ec

08007388 <strncmp>:
 8007388:	b510      	push	{r4, lr}
 800738a:	b16a      	cbz	r2, 80073a8 <strncmp+0x20>
 800738c:	3901      	subs	r1, #1
 800738e:	1884      	adds	r4, r0, r2
 8007390:	f810 3b01 	ldrb.w	r3, [r0], #1
 8007394:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8007398:	4293      	cmp	r3, r2
 800739a:	d103      	bne.n	80073a4 <strncmp+0x1c>
 800739c:	42a0      	cmp	r0, r4
 800739e:	d001      	beq.n	80073a4 <strncmp+0x1c>
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d1f5      	bne.n	8007390 <strncmp+0x8>
 80073a4:	1a98      	subs	r0, r3, r2
 80073a6:	bd10      	pop	{r4, pc}
 80073a8:	4610      	mov	r0, r2
 80073aa:	e7fc      	b.n	80073a6 <strncmp+0x1e>

080073ac <__ascii_wctomb>:
 80073ac:	b149      	cbz	r1, 80073c2 <__ascii_wctomb+0x16>
 80073ae:	2aff      	cmp	r2, #255	; 0xff
 80073b0:	bf85      	ittet	hi
 80073b2:	238a      	movhi	r3, #138	; 0x8a
 80073b4:	6003      	strhi	r3, [r0, #0]
 80073b6:	700a      	strbls	r2, [r1, #0]
 80073b8:	f04f 30ff 	movhi.w	r0, #4294967295
 80073bc:	bf98      	it	ls
 80073be:	2001      	movls	r0, #1
 80073c0:	4770      	bx	lr
 80073c2:	4608      	mov	r0, r1
 80073c4:	4770      	bx	lr
	...

080073c8 <__assert_func>:
 80073c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80073ca:	4614      	mov	r4, r2
 80073cc:	461a      	mov	r2, r3
 80073ce:	4b09      	ldr	r3, [pc, #36]	; (80073f4 <__assert_func+0x2c>)
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	4605      	mov	r5, r0
 80073d4:	68d8      	ldr	r0, [r3, #12]
 80073d6:	b14c      	cbz	r4, 80073ec <__assert_func+0x24>
 80073d8:	4b07      	ldr	r3, [pc, #28]	; (80073f8 <__assert_func+0x30>)
 80073da:	9100      	str	r1, [sp, #0]
 80073dc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80073e0:	4906      	ldr	r1, [pc, #24]	; (80073fc <__assert_func+0x34>)
 80073e2:	462b      	mov	r3, r5
 80073e4:	f000 f80e 	bl	8007404 <fiprintf>
 80073e8:	f000 fa84 	bl	80078f4 <abort>
 80073ec:	4b04      	ldr	r3, [pc, #16]	; (8007400 <__assert_func+0x38>)
 80073ee:	461c      	mov	r4, r3
 80073f0:	e7f3      	b.n	80073da <__assert_func+0x12>
 80073f2:	bf00      	nop
 80073f4:	20000020 	.word	0x20000020
 80073f8:	08008add 	.word	0x08008add
 80073fc:	08008aea 	.word	0x08008aea
 8007400:	08008b18 	.word	0x08008b18

08007404 <fiprintf>:
 8007404:	b40e      	push	{r1, r2, r3}
 8007406:	b503      	push	{r0, r1, lr}
 8007408:	4601      	mov	r1, r0
 800740a:	ab03      	add	r3, sp, #12
 800740c:	4805      	ldr	r0, [pc, #20]	; (8007424 <fiprintf+0x20>)
 800740e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007412:	6800      	ldr	r0, [r0, #0]
 8007414:	9301      	str	r3, [sp, #4]
 8007416:	f000 f87d 	bl	8007514 <_vfiprintf_r>
 800741a:	b002      	add	sp, #8
 800741c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007420:	b003      	add	sp, #12
 8007422:	4770      	bx	lr
 8007424:	20000020 	.word	0x20000020

08007428 <memmove>:
 8007428:	4288      	cmp	r0, r1
 800742a:	b510      	push	{r4, lr}
 800742c:	eb01 0402 	add.w	r4, r1, r2
 8007430:	d902      	bls.n	8007438 <memmove+0x10>
 8007432:	4284      	cmp	r4, r0
 8007434:	4623      	mov	r3, r4
 8007436:	d807      	bhi.n	8007448 <memmove+0x20>
 8007438:	1e43      	subs	r3, r0, #1
 800743a:	42a1      	cmp	r1, r4
 800743c:	d008      	beq.n	8007450 <memmove+0x28>
 800743e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007442:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007446:	e7f8      	b.n	800743a <memmove+0x12>
 8007448:	4402      	add	r2, r0
 800744a:	4601      	mov	r1, r0
 800744c:	428a      	cmp	r2, r1
 800744e:	d100      	bne.n	8007452 <memmove+0x2a>
 8007450:	bd10      	pop	{r4, pc}
 8007452:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007456:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800745a:	e7f7      	b.n	800744c <memmove+0x24>

0800745c <__malloc_lock>:
 800745c:	4801      	ldr	r0, [pc, #4]	; (8007464 <__malloc_lock+0x8>)
 800745e:	f000 bc09 	b.w	8007c74 <__retarget_lock_acquire_recursive>
 8007462:	bf00      	nop
 8007464:	200006f4 	.word	0x200006f4

08007468 <__malloc_unlock>:
 8007468:	4801      	ldr	r0, [pc, #4]	; (8007470 <__malloc_unlock+0x8>)
 800746a:	f000 bc04 	b.w	8007c76 <__retarget_lock_release_recursive>
 800746e:	bf00      	nop
 8007470:	200006f4 	.word	0x200006f4

08007474 <_realloc_r>:
 8007474:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007476:	4607      	mov	r7, r0
 8007478:	4614      	mov	r4, r2
 800747a:	460e      	mov	r6, r1
 800747c:	b921      	cbnz	r1, 8007488 <_realloc_r+0x14>
 800747e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007482:	4611      	mov	r1, r2
 8007484:	f7ff bdb2 	b.w	8006fec <_malloc_r>
 8007488:	b922      	cbnz	r2, 8007494 <_realloc_r+0x20>
 800748a:	f7ff fd5f 	bl	8006f4c <_free_r>
 800748e:	4625      	mov	r5, r4
 8007490:	4628      	mov	r0, r5
 8007492:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007494:	f000 fc54 	bl	8007d40 <_malloc_usable_size_r>
 8007498:	42a0      	cmp	r0, r4
 800749a:	d20f      	bcs.n	80074bc <_realloc_r+0x48>
 800749c:	4621      	mov	r1, r4
 800749e:	4638      	mov	r0, r7
 80074a0:	f7ff fda4 	bl	8006fec <_malloc_r>
 80074a4:	4605      	mov	r5, r0
 80074a6:	2800      	cmp	r0, #0
 80074a8:	d0f2      	beq.n	8007490 <_realloc_r+0x1c>
 80074aa:	4631      	mov	r1, r6
 80074ac:	4622      	mov	r2, r4
 80074ae:	f7ff f875 	bl	800659c <memcpy>
 80074b2:	4631      	mov	r1, r6
 80074b4:	4638      	mov	r0, r7
 80074b6:	f7ff fd49 	bl	8006f4c <_free_r>
 80074ba:	e7e9      	b.n	8007490 <_realloc_r+0x1c>
 80074bc:	4635      	mov	r5, r6
 80074be:	e7e7      	b.n	8007490 <_realloc_r+0x1c>

080074c0 <__sfputc_r>:
 80074c0:	6893      	ldr	r3, [r2, #8]
 80074c2:	3b01      	subs	r3, #1
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	b410      	push	{r4}
 80074c8:	6093      	str	r3, [r2, #8]
 80074ca:	da08      	bge.n	80074de <__sfputc_r+0x1e>
 80074cc:	6994      	ldr	r4, [r2, #24]
 80074ce:	42a3      	cmp	r3, r4
 80074d0:	db01      	blt.n	80074d6 <__sfputc_r+0x16>
 80074d2:	290a      	cmp	r1, #10
 80074d4:	d103      	bne.n	80074de <__sfputc_r+0x1e>
 80074d6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80074da:	f000 b94b 	b.w	8007774 <__swbuf_r>
 80074de:	6813      	ldr	r3, [r2, #0]
 80074e0:	1c58      	adds	r0, r3, #1
 80074e2:	6010      	str	r0, [r2, #0]
 80074e4:	7019      	strb	r1, [r3, #0]
 80074e6:	4608      	mov	r0, r1
 80074e8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80074ec:	4770      	bx	lr

080074ee <__sfputs_r>:
 80074ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074f0:	4606      	mov	r6, r0
 80074f2:	460f      	mov	r7, r1
 80074f4:	4614      	mov	r4, r2
 80074f6:	18d5      	adds	r5, r2, r3
 80074f8:	42ac      	cmp	r4, r5
 80074fa:	d101      	bne.n	8007500 <__sfputs_r+0x12>
 80074fc:	2000      	movs	r0, #0
 80074fe:	e007      	b.n	8007510 <__sfputs_r+0x22>
 8007500:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007504:	463a      	mov	r2, r7
 8007506:	4630      	mov	r0, r6
 8007508:	f7ff ffda 	bl	80074c0 <__sfputc_r>
 800750c:	1c43      	adds	r3, r0, #1
 800750e:	d1f3      	bne.n	80074f8 <__sfputs_r+0xa>
 8007510:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007514 <_vfiprintf_r>:
 8007514:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007518:	460d      	mov	r5, r1
 800751a:	b09d      	sub	sp, #116	; 0x74
 800751c:	4614      	mov	r4, r2
 800751e:	4698      	mov	r8, r3
 8007520:	4606      	mov	r6, r0
 8007522:	b118      	cbz	r0, 800752c <_vfiprintf_r+0x18>
 8007524:	6983      	ldr	r3, [r0, #24]
 8007526:	b90b      	cbnz	r3, 800752c <_vfiprintf_r+0x18>
 8007528:	f000 fb06 	bl	8007b38 <__sinit>
 800752c:	4b89      	ldr	r3, [pc, #548]	; (8007754 <_vfiprintf_r+0x240>)
 800752e:	429d      	cmp	r5, r3
 8007530:	d11b      	bne.n	800756a <_vfiprintf_r+0x56>
 8007532:	6875      	ldr	r5, [r6, #4]
 8007534:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007536:	07d9      	lsls	r1, r3, #31
 8007538:	d405      	bmi.n	8007546 <_vfiprintf_r+0x32>
 800753a:	89ab      	ldrh	r3, [r5, #12]
 800753c:	059a      	lsls	r2, r3, #22
 800753e:	d402      	bmi.n	8007546 <_vfiprintf_r+0x32>
 8007540:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007542:	f000 fb97 	bl	8007c74 <__retarget_lock_acquire_recursive>
 8007546:	89ab      	ldrh	r3, [r5, #12]
 8007548:	071b      	lsls	r3, r3, #28
 800754a:	d501      	bpl.n	8007550 <_vfiprintf_r+0x3c>
 800754c:	692b      	ldr	r3, [r5, #16]
 800754e:	b9eb      	cbnz	r3, 800758c <_vfiprintf_r+0x78>
 8007550:	4629      	mov	r1, r5
 8007552:	4630      	mov	r0, r6
 8007554:	f000 f960 	bl	8007818 <__swsetup_r>
 8007558:	b1c0      	cbz	r0, 800758c <_vfiprintf_r+0x78>
 800755a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800755c:	07dc      	lsls	r4, r3, #31
 800755e:	d50e      	bpl.n	800757e <_vfiprintf_r+0x6a>
 8007560:	f04f 30ff 	mov.w	r0, #4294967295
 8007564:	b01d      	add	sp, #116	; 0x74
 8007566:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800756a:	4b7b      	ldr	r3, [pc, #492]	; (8007758 <_vfiprintf_r+0x244>)
 800756c:	429d      	cmp	r5, r3
 800756e:	d101      	bne.n	8007574 <_vfiprintf_r+0x60>
 8007570:	68b5      	ldr	r5, [r6, #8]
 8007572:	e7df      	b.n	8007534 <_vfiprintf_r+0x20>
 8007574:	4b79      	ldr	r3, [pc, #484]	; (800775c <_vfiprintf_r+0x248>)
 8007576:	429d      	cmp	r5, r3
 8007578:	bf08      	it	eq
 800757a:	68f5      	ldreq	r5, [r6, #12]
 800757c:	e7da      	b.n	8007534 <_vfiprintf_r+0x20>
 800757e:	89ab      	ldrh	r3, [r5, #12]
 8007580:	0598      	lsls	r0, r3, #22
 8007582:	d4ed      	bmi.n	8007560 <_vfiprintf_r+0x4c>
 8007584:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007586:	f000 fb76 	bl	8007c76 <__retarget_lock_release_recursive>
 800758a:	e7e9      	b.n	8007560 <_vfiprintf_r+0x4c>
 800758c:	2300      	movs	r3, #0
 800758e:	9309      	str	r3, [sp, #36]	; 0x24
 8007590:	2320      	movs	r3, #32
 8007592:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007596:	f8cd 800c 	str.w	r8, [sp, #12]
 800759a:	2330      	movs	r3, #48	; 0x30
 800759c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007760 <_vfiprintf_r+0x24c>
 80075a0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80075a4:	f04f 0901 	mov.w	r9, #1
 80075a8:	4623      	mov	r3, r4
 80075aa:	469a      	mov	sl, r3
 80075ac:	f813 2b01 	ldrb.w	r2, [r3], #1
 80075b0:	b10a      	cbz	r2, 80075b6 <_vfiprintf_r+0xa2>
 80075b2:	2a25      	cmp	r2, #37	; 0x25
 80075b4:	d1f9      	bne.n	80075aa <_vfiprintf_r+0x96>
 80075b6:	ebba 0b04 	subs.w	fp, sl, r4
 80075ba:	d00b      	beq.n	80075d4 <_vfiprintf_r+0xc0>
 80075bc:	465b      	mov	r3, fp
 80075be:	4622      	mov	r2, r4
 80075c0:	4629      	mov	r1, r5
 80075c2:	4630      	mov	r0, r6
 80075c4:	f7ff ff93 	bl	80074ee <__sfputs_r>
 80075c8:	3001      	adds	r0, #1
 80075ca:	f000 80aa 	beq.w	8007722 <_vfiprintf_r+0x20e>
 80075ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80075d0:	445a      	add	r2, fp
 80075d2:	9209      	str	r2, [sp, #36]	; 0x24
 80075d4:	f89a 3000 	ldrb.w	r3, [sl]
 80075d8:	2b00      	cmp	r3, #0
 80075da:	f000 80a2 	beq.w	8007722 <_vfiprintf_r+0x20e>
 80075de:	2300      	movs	r3, #0
 80075e0:	f04f 32ff 	mov.w	r2, #4294967295
 80075e4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80075e8:	f10a 0a01 	add.w	sl, sl, #1
 80075ec:	9304      	str	r3, [sp, #16]
 80075ee:	9307      	str	r3, [sp, #28]
 80075f0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80075f4:	931a      	str	r3, [sp, #104]	; 0x68
 80075f6:	4654      	mov	r4, sl
 80075f8:	2205      	movs	r2, #5
 80075fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80075fe:	4858      	ldr	r0, [pc, #352]	; (8007760 <_vfiprintf_r+0x24c>)
 8007600:	f7f8 fdee 	bl	80001e0 <memchr>
 8007604:	9a04      	ldr	r2, [sp, #16]
 8007606:	b9d8      	cbnz	r0, 8007640 <_vfiprintf_r+0x12c>
 8007608:	06d1      	lsls	r1, r2, #27
 800760a:	bf44      	itt	mi
 800760c:	2320      	movmi	r3, #32
 800760e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007612:	0713      	lsls	r3, r2, #28
 8007614:	bf44      	itt	mi
 8007616:	232b      	movmi	r3, #43	; 0x2b
 8007618:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800761c:	f89a 3000 	ldrb.w	r3, [sl]
 8007620:	2b2a      	cmp	r3, #42	; 0x2a
 8007622:	d015      	beq.n	8007650 <_vfiprintf_r+0x13c>
 8007624:	9a07      	ldr	r2, [sp, #28]
 8007626:	4654      	mov	r4, sl
 8007628:	2000      	movs	r0, #0
 800762a:	f04f 0c0a 	mov.w	ip, #10
 800762e:	4621      	mov	r1, r4
 8007630:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007634:	3b30      	subs	r3, #48	; 0x30
 8007636:	2b09      	cmp	r3, #9
 8007638:	d94e      	bls.n	80076d8 <_vfiprintf_r+0x1c4>
 800763a:	b1b0      	cbz	r0, 800766a <_vfiprintf_r+0x156>
 800763c:	9207      	str	r2, [sp, #28]
 800763e:	e014      	b.n	800766a <_vfiprintf_r+0x156>
 8007640:	eba0 0308 	sub.w	r3, r0, r8
 8007644:	fa09 f303 	lsl.w	r3, r9, r3
 8007648:	4313      	orrs	r3, r2
 800764a:	9304      	str	r3, [sp, #16]
 800764c:	46a2      	mov	sl, r4
 800764e:	e7d2      	b.n	80075f6 <_vfiprintf_r+0xe2>
 8007650:	9b03      	ldr	r3, [sp, #12]
 8007652:	1d19      	adds	r1, r3, #4
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	9103      	str	r1, [sp, #12]
 8007658:	2b00      	cmp	r3, #0
 800765a:	bfbb      	ittet	lt
 800765c:	425b      	neglt	r3, r3
 800765e:	f042 0202 	orrlt.w	r2, r2, #2
 8007662:	9307      	strge	r3, [sp, #28]
 8007664:	9307      	strlt	r3, [sp, #28]
 8007666:	bfb8      	it	lt
 8007668:	9204      	strlt	r2, [sp, #16]
 800766a:	7823      	ldrb	r3, [r4, #0]
 800766c:	2b2e      	cmp	r3, #46	; 0x2e
 800766e:	d10c      	bne.n	800768a <_vfiprintf_r+0x176>
 8007670:	7863      	ldrb	r3, [r4, #1]
 8007672:	2b2a      	cmp	r3, #42	; 0x2a
 8007674:	d135      	bne.n	80076e2 <_vfiprintf_r+0x1ce>
 8007676:	9b03      	ldr	r3, [sp, #12]
 8007678:	1d1a      	adds	r2, r3, #4
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	9203      	str	r2, [sp, #12]
 800767e:	2b00      	cmp	r3, #0
 8007680:	bfb8      	it	lt
 8007682:	f04f 33ff 	movlt.w	r3, #4294967295
 8007686:	3402      	adds	r4, #2
 8007688:	9305      	str	r3, [sp, #20]
 800768a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007770 <_vfiprintf_r+0x25c>
 800768e:	7821      	ldrb	r1, [r4, #0]
 8007690:	2203      	movs	r2, #3
 8007692:	4650      	mov	r0, sl
 8007694:	f7f8 fda4 	bl	80001e0 <memchr>
 8007698:	b140      	cbz	r0, 80076ac <_vfiprintf_r+0x198>
 800769a:	2340      	movs	r3, #64	; 0x40
 800769c:	eba0 000a 	sub.w	r0, r0, sl
 80076a0:	fa03 f000 	lsl.w	r0, r3, r0
 80076a4:	9b04      	ldr	r3, [sp, #16]
 80076a6:	4303      	orrs	r3, r0
 80076a8:	3401      	adds	r4, #1
 80076aa:	9304      	str	r3, [sp, #16]
 80076ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076b0:	482c      	ldr	r0, [pc, #176]	; (8007764 <_vfiprintf_r+0x250>)
 80076b2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80076b6:	2206      	movs	r2, #6
 80076b8:	f7f8 fd92 	bl	80001e0 <memchr>
 80076bc:	2800      	cmp	r0, #0
 80076be:	d03f      	beq.n	8007740 <_vfiprintf_r+0x22c>
 80076c0:	4b29      	ldr	r3, [pc, #164]	; (8007768 <_vfiprintf_r+0x254>)
 80076c2:	bb1b      	cbnz	r3, 800770c <_vfiprintf_r+0x1f8>
 80076c4:	9b03      	ldr	r3, [sp, #12]
 80076c6:	3307      	adds	r3, #7
 80076c8:	f023 0307 	bic.w	r3, r3, #7
 80076cc:	3308      	adds	r3, #8
 80076ce:	9303      	str	r3, [sp, #12]
 80076d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80076d2:	443b      	add	r3, r7
 80076d4:	9309      	str	r3, [sp, #36]	; 0x24
 80076d6:	e767      	b.n	80075a8 <_vfiprintf_r+0x94>
 80076d8:	fb0c 3202 	mla	r2, ip, r2, r3
 80076dc:	460c      	mov	r4, r1
 80076de:	2001      	movs	r0, #1
 80076e0:	e7a5      	b.n	800762e <_vfiprintf_r+0x11a>
 80076e2:	2300      	movs	r3, #0
 80076e4:	3401      	adds	r4, #1
 80076e6:	9305      	str	r3, [sp, #20]
 80076e8:	4619      	mov	r1, r3
 80076ea:	f04f 0c0a 	mov.w	ip, #10
 80076ee:	4620      	mov	r0, r4
 80076f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80076f4:	3a30      	subs	r2, #48	; 0x30
 80076f6:	2a09      	cmp	r2, #9
 80076f8:	d903      	bls.n	8007702 <_vfiprintf_r+0x1ee>
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d0c5      	beq.n	800768a <_vfiprintf_r+0x176>
 80076fe:	9105      	str	r1, [sp, #20]
 8007700:	e7c3      	b.n	800768a <_vfiprintf_r+0x176>
 8007702:	fb0c 2101 	mla	r1, ip, r1, r2
 8007706:	4604      	mov	r4, r0
 8007708:	2301      	movs	r3, #1
 800770a:	e7f0      	b.n	80076ee <_vfiprintf_r+0x1da>
 800770c:	ab03      	add	r3, sp, #12
 800770e:	9300      	str	r3, [sp, #0]
 8007710:	462a      	mov	r2, r5
 8007712:	4b16      	ldr	r3, [pc, #88]	; (800776c <_vfiprintf_r+0x258>)
 8007714:	a904      	add	r1, sp, #16
 8007716:	4630      	mov	r0, r6
 8007718:	f7fc f886 	bl	8003828 <_printf_float>
 800771c:	4607      	mov	r7, r0
 800771e:	1c78      	adds	r0, r7, #1
 8007720:	d1d6      	bne.n	80076d0 <_vfiprintf_r+0x1bc>
 8007722:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007724:	07d9      	lsls	r1, r3, #31
 8007726:	d405      	bmi.n	8007734 <_vfiprintf_r+0x220>
 8007728:	89ab      	ldrh	r3, [r5, #12]
 800772a:	059a      	lsls	r2, r3, #22
 800772c:	d402      	bmi.n	8007734 <_vfiprintf_r+0x220>
 800772e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007730:	f000 faa1 	bl	8007c76 <__retarget_lock_release_recursive>
 8007734:	89ab      	ldrh	r3, [r5, #12]
 8007736:	065b      	lsls	r3, r3, #25
 8007738:	f53f af12 	bmi.w	8007560 <_vfiprintf_r+0x4c>
 800773c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800773e:	e711      	b.n	8007564 <_vfiprintf_r+0x50>
 8007740:	ab03      	add	r3, sp, #12
 8007742:	9300      	str	r3, [sp, #0]
 8007744:	462a      	mov	r2, r5
 8007746:	4b09      	ldr	r3, [pc, #36]	; (800776c <_vfiprintf_r+0x258>)
 8007748:	a904      	add	r1, sp, #16
 800774a:	4630      	mov	r0, r6
 800774c:	f7fc fb10 	bl	8003d70 <_printf_i>
 8007750:	e7e4      	b.n	800771c <_vfiprintf_r+0x208>
 8007752:	bf00      	nop
 8007754:	08008b3c 	.word	0x08008b3c
 8007758:	08008b5c 	.word	0x08008b5c
 800775c:	08008b1c 	.word	0x08008b1c
 8007760:	08008acc 	.word	0x08008acc
 8007764:	08008ad6 	.word	0x08008ad6
 8007768:	08003829 	.word	0x08003829
 800776c:	080074ef 	.word	0x080074ef
 8007770:	08008ad2 	.word	0x08008ad2

08007774 <__swbuf_r>:
 8007774:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007776:	460e      	mov	r6, r1
 8007778:	4614      	mov	r4, r2
 800777a:	4605      	mov	r5, r0
 800777c:	b118      	cbz	r0, 8007786 <__swbuf_r+0x12>
 800777e:	6983      	ldr	r3, [r0, #24]
 8007780:	b90b      	cbnz	r3, 8007786 <__swbuf_r+0x12>
 8007782:	f000 f9d9 	bl	8007b38 <__sinit>
 8007786:	4b21      	ldr	r3, [pc, #132]	; (800780c <__swbuf_r+0x98>)
 8007788:	429c      	cmp	r4, r3
 800778a:	d12b      	bne.n	80077e4 <__swbuf_r+0x70>
 800778c:	686c      	ldr	r4, [r5, #4]
 800778e:	69a3      	ldr	r3, [r4, #24]
 8007790:	60a3      	str	r3, [r4, #8]
 8007792:	89a3      	ldrh	r3, [r4, #12]
 8007794:	071a      	lsls	r2, r3, #28
 8007796:	d52f      	bpl.n	80077f8 <__swbuf_r+0x84>
 8007798:	6923      	ldr	r3, [r4, #16]
 800779a:	b36b      	cbz	r3, 80077f8 <__swbuf_r+0x84>
 800779c:	6923      	ldr	r3, [r4, #16]
 800779e:	6820      	ldr	r0, [r4, #0]
 80077a0:	1ac0      	subs	r0, r0, r3
 80077a2:	6963      	ldr	r3, [r4, #20]
 80077a4:	b2f6      	uxtb	r6, r6
 80077a6:	4283      	cmp	r3, r0
 80077a8:	4637      	mov	r7, r6
 80077aa:	dc04      	bgt.n	80077b6 <__swbuf_r+0x42>
 80077ac:	4621      	mov	r1, r4
 80077ae:	4628      	mov	r0, r5
 80077b0:	f000 f92e 	bl	8007a10 <_fflush_r>
 80077b4:	bb30      	cbnz	r0, 8007804 <__swbuf_r+0x90>
 80077b6:	68a3      	ldr	r3, [r4, #8]
 80077b8:	3b01      	subs	r3, #1
 80077ba:	60a3      	str	r3, [r4, #8]
 80077bc:	6823      	ldr	r3, [r4, #0]
 80077be:	1c5a      	adds	r2, r3, #1
 80077c0:	6022      	str	r2, [r4, #0]
 80077c2:	701e      	strb	r6, [r3, #0]
 80077c4:	6963      	ldr	r3, [r4, #20]
 80077c6:	3001      	adds	r0, #1
 80077c8:	4283      	cmp	r3, r0
 80077ca:	d004      	beq.n	80077d6 <__swbuf_r+0x62>
 80077cc:	89a3      	ldrh	r3, [r4, #12]
 80077ce:	07db      	lsls	r3, r3, #31
 80077d0:	d506      	bpl.n	80077e0 <__swbuf_r+0x6c>
 80077d2:	2e0a      	cmp	r6, #10
 80077d4:	d104      	bne.n	80077e0 <__swbuf_r+0x6c>
 80077d6:	4621      	mov	r1, r4
 80077d8:	4628      	mov	r0, r5
 80077da:	f000 f919 	bl	8007a10 <_fflush_r>
 80077de:	b988      	cbnz	r0, 8007804 <__swbuf_r+0x90>
 80077e0:	4638      	mov	r0, r7
 80077e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80077e4:	4b0a      	ldr	r3, [pc, #40]	; (8007810 <__swbuf_r+0x9c>)
 80077e6:	429c      	cmp	r4, r3
 80077e8:	d101      	bne.n	80077ee <__swbuf_r+0x7a>
 80077ea:	68ac      	ldr	r4, [r5, #8]
 80077ec:	e7cf      	b.n	800778e <__swbuf_r+0x1a>
 80077ee:	4b09      	ldr	r3, [pc, #36]	; (8007814 <__swbuf_r+0xa0>)
 80077f0:	429c      	cmp	r4, r3
 80077f2:	bf08      	it	eq
 80077f4:	68ec      	ldreq	r4, [r5, #12]
 80077f6:	e7ca      	b.n	800778e <__swbuf_r+0x1a>
 80077f8:	4621      	mov	r1, r4
 80077fa:	4628      	mov	r0, r5
 80077fc:	f000 f80c 	bl	8007818 <__swsetup_r>
 8007800:	2800      	cmp	r0, #0
 8007802:	d0cb      	beq.n	800779c <__swbuf_r+0x28>
 8007804:	f04f 37ff 	mov.w	r7, #4294967295
 8007808:	e7ea      	b.n	80077e0 <__swbuf_r+0x6c>
 800780a:	bf00      	nop
 800780c:	08008b3c 	.word	0x08008b3c
 8007810:	08008b5c 	.word	0x08008b5c
 8007814:	08008b1c 	.word	0x08008b1c

08007818 <__swsetup_r>:
 8007818:	4b32      	ldr	r3, [pc, #200]	; (80078e4 <__swsetup_r+0xcc>)
 800781a:	b570      	push	{r4, r5, r6, lr}
 800781c:	681d      	ldr	r5, [r3, #0]
 800781e:	4606      	mov	r6, r0
 8007820:	460c      	mov	r4, r1
 8007822:	b125      	cbz	r5, 800782e <__swsetup_r+0x16>
 8007824:	69ab      	ldr	r3, [r5, #24]
 8007826:	b913      	cbnz	r3, 800782e <__swsetup_r+0x16>
 8007828:	4628      	mov	r0, r5
 800782a:	f000 f985 	bl	8007b38 <__sinit>
 800782e:	4b2e      	ldr	r3, [pc, #184]	; (80078e8 <__swsetup_r+0xd0>)
 8007830:	429c      	cmp	r4, r3
 8007832:	d10f      	bne.n	8007854 <__swsetup_r+0x3c>
 8007834:	686c      	ldr	r4, [r5, #4]
 8007836:	89a3      	ldrh	r3, [r4, #12]
 8007838:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800783c:	0719      	lsls	r1, r3, #28
 800783e:	d42c      	bmi.n	800789a <__swsetup_r+0x82>
 8007840:	06dd      	lsls	r5, r3, #27
 8007842:	d411      	bmi.n	8007868 <__swsetup_r+0x50>
 8007844:	2309      	movs	r3, #9
 8007846:	6033      	str	r3, [r6, #0]
 8007848:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800784c:	81a3      	strh	r3, [r4, #12]
 800784e:	f04f 30ff 	mov.w	r0, #4294967295
 8007852:	e03e      	b.n	80078d2 <__swsetup_r+0xba>
 8007854:	4b25      	ldr	r3, [pc, #148]	; (80078ec <__swsetup_r+0xd4>)
 8007856:	429c      	cmp	r4, r3
 8007858:	d101      	bne.n	800785e <__swsetup_r+0x46>
 800785a:	68ac      	ldr	r4, [r5, #8]
 800785c:	e7eb      	b.n	8007836 <__swsetup_r+0x1e>
 800785e:	4b24      	ldr	r3, [pc, #144]	; (80078f0 <__swsetup_r+0xd8>)
 8007860:	429c      	cmp	r4, r3
 8007862:	bf08      	it	eq
 8007864:	68ec      	ldreq	r4, [r5, #12]
 8007866:	e7e6      	b.n	8007836 <__swsetup_r+0x1e>
 8007868:	0758      	lsls	r0, r3, #29
 800786a:	d512      	bpl.n	8007892 <__swsetup_r+0x7a>
 800786c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800786e:	b141      	cbz	r1, 8007882 <__swsetup_r+0x6a>
 8007870:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007874:	4299      	cmp	r1, r3
 8007876:	d002      	beq.n	800787e <__swsetup_r+0x66>
 8007878:	4630      	mov	r0, r6
 800787a:	f7ff fb67 	bl	8006f4c <_free_r>
 800787e:	2300      	movs	r3, #0
 8007880:	6363      	str	r3, [r4, #52]	; 0x34
 8007882:	89a3      	ldrh	r3, [r4, #12]
 8007884:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007888:	81a3      	strh	r3, [r4, #12]
 800788a:	2300      	movs	r3, #0
 800788c:	6063      	str	r3, [r4, #4]
 800788e:	6923      	ldr	r3, [r4, #16]
 8007890:	6023      	str	r3, [r4, #0]
 8007892:	89a3      	ldrh	r3, [r4, #12]
 8007894:	f043 0308 	orr.w	r3, r3, #8
 8007898:	81a3      	strh	r3, [r4, #12]
 800789a:	6923      	ldr	r3, [r4, #16]
 800789c:	b94b      	cbnz	r3, 80078b2 <__swsetup_r+0x9a>
 800789e:	89a3      	ldrh	r3, [r4, #12]
 80078a0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80078a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80078a8:	d003      	beq.n	80078b2 <__swsetup_r+0x9a>
 80078aa:	4621      	mov	r1, r4
 80078ac:	4630      	mov	r0, r6
 80078ae:	f000 fa07 	bl	8007cc0 <__smakebuf_r>
 80078b2:	89a0      	ldrh	r0, [r4, #12]
 80078b4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80078b8:	f010 0301 	ands.w	r3, r0, #1
 80078bc:	d00a      	beq.n	80078d4 <__swsetup_r+0xbc>
 80078be:	2300      	movs	r3, #0
 80078c0:	60a3      	str	r3, [r4, #8]
 80078c2:	6963      	ldr	r3, [r4, #20]
 80078c4:	425b      	negs	r3, r3
 80078c6:	61a3      	str	r3, [r4, #24]
 80078c8:	6923      	ldr	r3, [r4, #16]
 80078ca:	b943      	cbnz	r3, 80078de <__swsetup_r+0xc6>
 80078cc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80078d0:	d1ba      	bne.n	8007848 <__swsetup_r+0x30>
 80078d2:	bd70      	pop	{r4, r5, r6, pc}
 80078d4:	0781      	lsls	r1, r0, #30
 80078d6:	bf58      	it	pl
 80078d8:	6963      	ldrpl	r3, [r4, #20]
 80078da:	60a3      	str	r3, [r4, #8]
 80078dc:	e7f4      	b.n	80078c8 <__swsetup_r+0xb0>
 80078de:	2000      	movs	r0, #0
 80078e0:	e7f7      	b.n	80078d2 <__swsetup_r+0xba>
 80078e2:	bf00      	nop
 80078e4:	20000020 	.word	0x20000020
 80078e8:	08008b3c 	.word	0x08008b3c
 80078ec:	08008b5c 	.word	0x08008b5c
 80078f0:	08008b1c 	.word	0x08008b1c

080078f4 <abort>:
 80078f4:	b508      	push	{r3, lr}
 80078f6:	2006      	movs	r0, #6
 80078f8:	f000 fa52 	bl	8007da0 <raise>
 80078fc:	2001      	movs	r0, #1
 80078fe:	f7fa f927 	bl	8001b50 <_exit>
	...

08007904 <__sflush_r>:
 8007904:	898a      	ldrh	r2, [r1, #12]
 8007906:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800790a:	4605      	mov	r5, r0
 800790c:	0710      	lsls	r0, r2, #28
 800790e:	460c      	mov	r4, r1
 8007910:	d458      	bmi.n	80079c4 <__sflush_r+0xc0>
 8007912:	684b      	ldr	r3, [r1, #4]
 8007914:	2b00      	cmp	r3, #0
 8007916:	dc05      	bgt.n	8007924 <__sflush_r+0x20>
 8007918:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800791a:	2b00      	cmp	r3, #0
 800791c:	dc02      	bgt.n	8007924 <__sflush_r+0x20>
 800791e:	2000      	movs	r0, #0
 8007920:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007924:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007926:	2e00      	cmp	r6, #0
 8007928:	d0f9      	beq.n	800791e <__sflush_r+0x1a>
 800792a:	2300      	movs	r3, #0
 800792c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007930:	682f      	ldr	r7, [r5, #0]
 8007932:	602b      	str	r3, [r5, #0]
 8007934:	d032      	beq.n	800799c <__sflush_r+0x98>
 8007936:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007938:	89a3      	ldrh	r3, [r4, #12]
 800793a:	075a      	lsls	r2, r3, #29
 800793c:	d505      	bpl.n	800794a <__sflush_r+0x46>
 800793e:	6863      	ldr	r3, [r4, #4]
 8007940:	1ac0      	subs	r0, r0, r3
 8007942:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007944:	b10b      	cbz	r3, 800794a <__sflush_r+0x46>
 8007946:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007948:	1ac0      	subs	r0, r0, r3
 800794a:	2300      	movs	r3, #0
 800794c:	4602      	mov	r2, r0
 800794e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007950:	6a21      	ldr	r1, [r4, #32]
 8007952:	4628      	mov	r0, r5
 8007954:	47b0      	blx	r6
 8007956:	1c43      	adds	r3, r0, #1
 8007958:	89a3      	ldrh	r3, [r4, #12]
 800795a:	d106      	bne.n	800796a <__sflush_r+0x66>
 800795c:	6829      	ldr	r1, [r5, #0]
 800795e:	291d      	cmp	r1, #29
 8007960:	d82c      	bhi.n	80079bc <__sflush_r+0xb8>
 8007962:	4a2a      	ldr	r2, [pc, #168]	; (8007a0c <__sflush_r+0x108>)
 8007964:	40ca      	lsrs	r2, r1
 8007966:	07d6      	lsls	r6, r2, #31
 8007968:	d528      	bpl.n	80079bc <__sflush_r+0xb8>
 800796a:	2200      	movs	r2, #0
 800796c:	6062      	str	r2, [r4, #4]
 800796e:	04d9      	lsls	r1, r3, #19
 8007970:	6922      	ldr	r2, [r4, #16]
 8007972:	6022      	str	r2, [r4, #0]
 8007974:	d504      	bpl.n	8007980 <__sflush_r+0x7c>
 8007976:	1c42      	adds	r2, r0, #1
 8007978:	d101      	bne.n	800797e <__sflush_r+0x7a>
 800797a:	682b      	ldr	r3, [r5, #0]
 800797c:	b903      	cbnz	r3, 8007980 <__sflush_r+0x7c>
 800797e:	6560      	str	r0, [r4, #84]	; 0x54
 8007980:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007982:	602f      	str	r7, [r5, #0]
 8007984:	2900      	cmp	r1, #0
 8007986:	d0ca      	beq.n	800791e <__sflush_r+0x1a>
 8007988:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800798c:	4299      	cmp	r1, r3
 800798e:	d002      	beq.n	8007996 <__sflush_r+0x92>
 8007990:	4628      	mov	r0, r5
 8007992:	f7ff fadb 	bl	8006f4c <_free_r>
 8007996:	2000      	movs	r0, #0
 8007998:	6360      	str	r0, [r4, #52]	; 0x34
 800799a:	e7c1      	b.n	8007920 <__sflush_r+0x1c>
 800799c:	6a21      	ldr	r1, [r4, #32]
 800799e:	2301      	movs	r3, #1
 80079a0:	4628      	mov	r0, r5
 80079a2:	47b0      	blx	r6
 80079a4:	1c41      	adds	r1, r0, #1
 80079a6:	d1c7      	bne.n	8007938 <__sflush_r+0x34>
 80079a8:	682b      	ldr	r3, [r5, #0]
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d0c4      	beq.n	8007938 <__sflush_r+0x34>
 80079ae:	2b1d      	cmp	r3, #29
 80079b0:	d001      	beq.n	80079b6 <__sflush_r+0xb2>
 80079b2:	2b16      	cmp	r3, #22
 80079b4:	d101      	bne.n	80079ba <__sflush_r+0xb6>
 80079b6:	602f      	str	r7, [r5, #0]
 80079b8:	e7b1      	b.n	800791e <__sflush_r+0x1a>
 80079ba:	89a3      	ldrh	r3, [r4, #12]
 80079bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80079c0:	81a3      	strh	r3, [r4, #12]
 80079c2:	e7ad      	b.n	8007920 <__sflush_r+0x1c>
 80079c4:	690f      	ldr	r7, [r1, #16]
 80079c6:	2f00      	cmp	r7, #0
 80079c8:	d0a9      	beq.n	800791e <__sflush_r+0x1a>
 80079ca:	0793      	lsls	r3, r2, #30
 80079cc:	680e      	ldr	r6, [r1, #0]
 80079ce:	bf08      	it	eq
 80079d0:	694b      	ldreq	r3, [r1, #20]
 80079d2:	600f      	str	r7, [r1, #0]
 80079d4:	bf18      	it	ne
 80079d6:	2300      	movne	r3, #0
 80079d8:	eba6 0807 	sub.w	r8, r6, r7
 80079dc:	608b      	str	r3, [r1, #8]
 80079de:	f1b8 0f00 	cmp.w	r8, #0
 80079e2:	dd9c      	ble.n	800791e <__sflush_r+0x1a>
 80079e4:	6a21      	ldr	r1, [r4, #32]
 80079e6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80079e8:	4643      	mov	r3, r8
 80079ea:	463a      	mov	r2, r7
 80079ec:	4628      	mov	r0, r5
 80079ee:	47b0      	blx	r6
 80079f0:	2800      	cmp	r0, #0
 80079f2:	dc06      	bgt.n	8007a02 <__sflush_r+0xfe>
 80079f4:	89a3      	ldrh	r3, [r4, #12]
 80079f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80079fa:	81a3      	strh	r3, [r4, #12]
 80079fc:	f04f 30ff 	mov.w	r0, #4294967295
 8007a00:	e78e      	b.n	8007920 <__sflush_r+0x1c>
 8007a02:	4407      	add	r7, r0
 8007a04:	eba8 0800 	sub.w	r8, r8, r0
 8007a08:	e7e9      	b.n	80079de <__sflush_r+0xda>
 8007a0a:	bf00      	nop
 8007a0c:	20400001 	.word	0x20400001

08007a10 <_fflush_r>:
 8007a10:	b538      	push	{r3, r4, r5, lr}
 8007a12:	690b      	ldr	r3, [r1, #16]
 8007a14:	4605      	mov	r5, r0
 8007a16:	460c      	mov	r4, r1
 8007a18:	b913      	cbnz	r3, 8007a20 <_fflush_r+0x10>
 8007a1a:	2500      	movs	r5, #0
 8007a1c:	4628      	mov	r0, r5
 8007a1e:	bd38      	pop	{r3, r4, r5, pc}
 8007a20:	b118      	cbz	r0, 8007a2a <_fflush_r+0x1a>
 8007a22:	6983      	ldr	r3, [r0, #24]
 8007a24:	b90b      	cbnz	r3, 8007a2a <_fflush_r+0x1a>
 8007a26:	f000 f887 	bl	8007b38 <__sinit>
 8007a2a:	4b14      	ldr	r3, [pc, #80]	; (8007a7c <_fflush_r+0x6c>)
 8007a2c:	429c      	cmp	r4, r3
 8007a2e:	d11b      	bne.n	8007a68 <_fflush_r+0x58>
 8007a30:	686c      	ldr	r4, [r5, #4]
 8007a32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d0ef      	beq.n	8007a1a <_fflush_r+0xa>
 8007a3a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007a3c:	07d0      	lsls	r0, r2, #31
 8007a3e:	d404      	bmi.n	8007a4a <_fflush_r+0x3a>
 8007a40:	0599      	lsls	r1, r3, #22
 8007a42:	d402      	bmi.n	8007a4a <_fflush_r+0x3a>
 8007a44:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007a46:	f000 f915 	bl	8007c74 <__retarget_lock_acquire_recursive>
 8007a4a:	4628      	mov	r0, r5
 8007a4c:	4621      	mov	r1, r4
 8007a4e:	f7ff ff59 	bl	8007904 <__sflush_r>
 8007a52:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007a54:	07da      	lsls	r2, r3, #31
 8007a56:	4605      	mov	r5, r0
 8007a58:	d4e0      	bmi.n	8007a1c <_fflush_r+0xc>
 8007a5a:	89a3      	ldrh	r3, [r4, #12]
 8007a5c:	059b      	lsls	r3, r3, #22
 8007a5e:	d4dd      	bmi.n	8007a1c <_fflush_r+0xc>
 8007a60:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007a62:	f000 f908 	bl	8007c76 <__retarget_lock_release_recursive>
 8007a66:	e7d9      	b.n	8007a1c <_fflush_r+0xc>
 8007a68:	4b05      	ldr	r3, [pc, #20]	; (8007a80 <_fflush_r+0x70>)
 8007a6a:	429c      	cmp	r4, r3
 8007a6c:	d101      	bne.n	8007a72 <_fflush_r+0x62>
 8007a6e:	68ac      	ldr	r4, [r5, #8]
 8007a70:	e7df      	b.n	8007a32 <_fflush_r+0x22>
 8007a72:	4b04      	ldr	r3, [pc, #16]	; (8007a84 <_fflush_r+0x74>)
 8007a74:	429c      	cmp	r4, r3
 8007a76:	bf08      	it	eq
 8007a78:	68ec      	ldreq	r4, [r5, #12]
 8007a7a:	e7da      	b.n	8007a32 <_fflush_r+0x22>
 8007a7c:	08008b3c 	.word	0x08008b3c
 8007a80:	08008b5c 	.word	0x08008b5c
 8007a84:	08008b1c 	.word	0x08008b1c

08007a88 <std>:
 8007a88:	2300      	movs	r3, #0
 8007a8a:	b510      	push	{r4, lr}
 8007a8c:	4604      	mov	r4, r0
 8007a8e:	e9c0 3300 	strd	r3, r3, [r0]
 8007a92:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007a96:	6083      	str	r3, [r0, #8]
 8007a98:	8181      	strh	r1, [r0, #12]
 8007a9a:	6643      	str	r3, [r0, #100]	; 0x64
 8007a9c:	81c2      	strh	r2, [r0, #14]
 8007a9e:	6183      	str	r3, [r0, #24]
 8007aa0:	4619      	mov	r1, r3
 8007aa2:	2208      	movs	r2, #8
 8007aa4:	305c      	adds	r0, #92	; 0x5c
 8007aa6:	f7fb fe17 	bl	80036d8 <memset>
 8007aaa:	4b05      	ldr	r3, [pc, #20]	; (8007ac0 <std+0x38>)
 8007aac:	6263      	str	r3, [r4, #36]	; 0x24
 8007aae:	4b05      	ldr	r3, [pc, #20]	; (8007ac4 <std+0x3c>)
 8007ab0:	62a3      	str	r3, [r4, #40]	; 0x28
 8007ab2:	4b05      	ldr	r3, [pc, #20]	; (8007ac8 <std+0x40>)
 8007ab4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007ab6:	4b05      	ldr	r3, [pc, #20]	; (8007acc <std+0x44>)
 8007ab8:	6224      	str	r4, [r4, #32]
 8007aba:	6323      	str	r3, [r4, #48]	; 0x30
 8007abc:	bd10      	pop	{r4, pc}
 8007abe:	bf00      	nop
 8007ac0:	08007dd9 	.word	0x08007dd9
 8007ac4:	08007dfb 	.word	0x08007dfb
 8007ac8:	08007e33 	.word	0x08007e33
 8007acc:	08007e57 	.word	0x08007e57

08007ad0 <_cleanup_r>:
 8007ad0:	4901      	ldr	r1, [pc, #4]	; (8007ad8 <_cleanup_r+0x8>)
 8007ad2:	f000 b8af 	b.w	8007c34 <_fwalk_reent>
 8007ad6:	bf00      	nop
 8007ad8:	08007a11 	.word	0x08007a11

08007adc <__sfmoreglue>:
 8007adc:	b570      	push	{r4, r5, r6, lr}
 8007ade:	1e4a      	subs	r2, r1, #1
 8007ae0:	2568      	movs	r5, #104	; 0x68
 8007ae2:	4355      	muls	r5, r2
 8007ae4:	460e      	mov	r6, r1
 8007ae6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007aea:	f7ff fa7f 	bl	8006fec <_malloc_r>
 8007aee:	4604      	mov	r4, r0
 8007af0:	b140      	cbz	r0, 8007b04 <__sfmoreglue+0x28>
 8007af2:	2100      	movs	r1, #0
 8007af4:	e9c0 1600 	strd	r1, r6, [r0]
 8007af8:	300c      	adds	r0, #12
 8007afa:	60a0      	str	r0, [r4, #8]
 8007afc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007b00:	f7fb fdea 	bl	80036d8 <memset>
 8007b04:	4620      	mov	r0, r4
 8007b06:	bd70      	pop	{r4, r5, r6, pc}

08007b08 <__sfp_lock_acquire>:
 8007b08:	4801      	ldr	r0, [pc, #4]	; (8007b10 <__sfp_lock_acquire+0x8>)
 8007b0a:	f000 b8b3 	b.w	8007c74 <__retarget_lock_acquire_recursive>
 8007b0e:	bf00      	nop
 8007b10:	200006f8 	.word	0x200006f8

08007b14 <__sfp_lock_release>:
 8007b14:	4801      	ldr	r0, [pc, #4]	; (8007b1c <__sfp_lock_release+0x8>)
 8007b16:	f000 b8ae 	b.w	8007c76 <__retarget_lock_release_recursive>
 8007b1a:	bf00      	nop
 8007b1c:	200006f8 	.word	0x200006f8

08007b20 <__sinit_lock_acquire>:
 8007b20:	4801      	ldr	r0, [pc, #4]	; (8007b28 <__sinit_lock_acquire+0x8>)
 8007b22:	f000 b8a7 	b.w	8007c74 <__retarget_lock_acquire_recursive>
 8007b26:	bf00      	nop
 8007b28:	200006f3 	.word	0x200006f3

08007b2c <__sinit_lock_release>:
 8007b2c:	4801      	ldr	r0, [pc, #4]	; (8007b34 <__sinit_lock_release+0x8>)
 8007b2e:	f000 b8a2 	b.w	8007c76 <__retarget_lock_release_recursive>
 8007b32:	bf00      	nop
 8007b34:	200006f3 	.word	0x200006f3

08007b38 <__sinit>:
 8007b38:	b510      	push	{r4, lr}
 8007b3a:	4604      	mov	r4, r0
 8007b3c:	f7ff fff0 	bl	8007b20 <__sinit_lock_acquire>
 8007b40:	69a3      	ldr	r3, [r4, #24]
 8007b42:	b11b      	cbz	r3, 8007b4c <__sinit+0x14>
 8007b44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007b48:	f7ff bff0 	b.w	8007b2c <__sinit_lock_release>
 8007b4c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007b50:	6523      	str	r3, [r4, #80]	; 0x50
 8007b52:	4b13      	ldr	r3, [pc, #76]	; (8007ba0 <__sinit+0x68>)
 8007b54:	4a13      	ldr	r2, [pc, #76]	; (8007ba4 <__sinit+0x6c>)
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	62a2      	str	r2, [r4, #40]	; 0x28
 8007b5a:	42a3      	cmp	r3, r4
 8007b5c:	bf04      	itt	eq
 8007b5e:	2301      	moveq	r3, #1
 8007b60:	61a3      	streq	r3, [r4, #24]
 8007b62:	4620      	mov	r0, r4
 8007b64:	f000 f820 	bl	8007ba8 <__sfp>
 8007b68:	6060      	str	r0, [r4, #4]
 8007b6a:	4620      	mov	r0, r4
 8007b6c:	f000 f81c 	bl	8007ba8 <__sfp>
 8007b70:	60a0      	str	r0, [r4, #8]
 8007b72:	4620      	mov	r0, r4
 8007b74:	f000 f818 	bl	8007ba8 <__sfp>
 8007b78:	2200      	movs	r2, #0
 8007b7a:	60e0      	str	r0, [r4, #12]
 8007b7c:	2104      	movs	r1, #4
 8007b7e:	6860      	ldr	r0, [r4, #4]
 8007b80:	f7ff ff82 	bl	8007a88 <std>
 8007b84:	68a0      	ldr	r0, [r4, #8]
 8007b86:	2201      	movs	r2, #1
 8007b88:	2109      	movs	r1, #9
 8007b8a:	f7ff ff7d 	bl	8007a88 <std>
 8007b8e:	68e0      	ldr	r0, [r4, #12]
 8007b90:	2202      	movs	r2, #2
 8007b92:	2112      	movs	r1, #18
 8007b94:	f7ff ff78 	bl	8007a88 <std>
 8007b98:	2301      	movs	r3, #1
 8007b9a:	61a3      	str	r3, [r4, #24]
 8007b9c:	e7d2      	b.n	8007b44 <__sinit+0xc>
 8007b9e:	bf00      	nop
 8007ba0:	080086c8 	.word	0x080086c8
 8007ba4:	08007ad1 	.word	0x08007ad1

08007ba8 <__sfp>:
 8007ba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007baa:	4607      	mov	r7, r0
 8007bac:	f7ff ffac 	bl	8007b08 <__sfp_lock_acquire>
 8007bb0:	4b1e      	ldr	r3, [pc, #120]	; (8007c2c <__sfp+0x84>)
 8007bb2:	681e      	ldr	r6, [r3, #0]
 8007bb4:	69b3      	ldr	r3, [r6, #24]
 8007bb6:	b913      	cbnz	r3, 8007bbe <__sfp+0x16>
 8007bb8:	4630      	mov	r0, r6
 8007bba:	f7ff ffbd 	bl	8007b38 <__sinit>
 8007bbe:	3648      	adds	r6, #72	; 0x48
 8007bc0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007bc4:	3b01      	subs	r3, #1
 8007bc6:	d503      	bpl.n	8007bd0 <__sfp+0x28>
 8007bc8:	6833      	ldr	r3, [r6, #0]
 8007bca:	b30b      	cbz	r3, 8007c10 <__sfp+0x68>
 8007bcc:	6836      	ldr	r6, [r6, #0]
 8007bce:	e7f7      	b.n	8007bc0 <__sfp+0x18>
 8007bd0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007bd4:	b9d5      	cbnz	r5, 8007c0c <__sfp+0x64>
 8007bd6:	4b16      	ldr	r3, [pc, #88]	; (8007c30 <__sfp+0x88>)
 8007bd8:	60e3      	str	r3, [r4, #12]
 8007bda:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007bde:	6665      	str	r5, [r4, #100]	; 0x64
 8007be0:	f000 f847 	bl	8007c72 <__retarget_lock_init_recursive>
 8007be4:	f7ff ff96 	bl	8007b14 <__sfp_lock_release>
 8007be8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007bec:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007bf0:	6025      	str	r5, [r4, #0]
 8007bf2:	61a5      	str	r5, [r4, #24]
 8007bf4:	2208      	movs	r2, #8
 8007bf6:	4629      	mov	r1, r5
 8007bf8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007bfc:	f7fb fd6c 	bl	80036d8 <memset>
 8007c00:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007c04:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007c08:	4620      	mov	r0, r4
 8007c0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007c0c:	3468      	adds	r4, #104	; 0x68
 8007c0e:	e7d9      	b.n	8007bc4 <__sfp+0x1c>
 8007c10:	2104      	movs	r1, #4
 8007c12:	4638      	mov	r0, r7
 8007c14:	f7ff ff62 	bl	8007adc <__sfmoreglue>
 8007c18:	4604      	mov	r4, r0
 8007c1a:	6030      	str	r0, [r6, #0]
 8007c1c:	2800      	cmp	r0, #0
 8007c1e:	d1d5      	bne.n	8007bcc <__sfp+0x24>
 8007c20:	f7ff ff78 	bl	8007b14 <__sfp_lock_release>
 8007c24:	230c      	movs	r3, #12
 8007c26:	603b      	str	r3, [r7, #0]
 8007c28:	e7ee      	b.n	8007c08 <__sfp+0x60>
 8007c2a:	bf00      	nop
 8007c2c:	080086c8 	.word	0x080086c8
 8007c30:	ffff0001 	.word	0xffff0001

08007c34 <_fwalk_reent>:
 8007c34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c38:	4606      	mov	r6, r0
 8007c3a:	4688      	mov	r8, r1
 8007c3c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007c40:	2700      	movs	r7, #0
 8007c42:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007c46:	f1b9 0901 	subs.w	r9, r9, #1
 8007c4a:	d505      	bpl.n	8007c58 <_fwalk_reent+0x24>
 8007c4c:	6824      	ldr	r4, [r4, #0]
 8007c4e:	2c00      	cmp	r4, #0
 8007c50:	d1f7      	bne.n	8007c42 <_fwalk_reent+0xe>
 8007c52:	4638      	mov	r0, r7
 8007c54:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c58:	89ab      	ldrh	r3, [r5, #12]
 8007c5a:	2b01      	cmp	r3, #1
 8007c5c:	d907      	bls.n	8007c6e <_fwalk_reent+0x3a>
 8007c5e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007c62:	3301      	adds	r3, #1
 8007c64:	d003      	beq.n	8007c6e <_fwalk_reent+0x3a>
 8007c66:	4629      	mov	r1, r5
 8007c68:	4630      	mov	r0, r6
 8007c6a:	47c0      	blx	r8
 8007c6c:	4307      	orrs	r7, r0
 8007c6e:	3568      	adds	r5, #104	; 0x68
 8007c70:	e7e9      	b.n	8007c46 <_fwalk_reent+0x12>

08007c72 <__retarget_lock_init_recursive>:
 8007c72:	4770      	bx	lr

08007c74 <__retarget_lock_acquire_recursive>:
 8007c74:	4770      	bx	lr

08007c76 <__retarget_lock_release_recursive>:
 8007c76:	4770      	bx	lr

08007c78 <__swhatbuf_r>:
 8007c78:	b570      	push	{r4, r5, r6, lr}
 8007c7a:	460e      	mov	r6, r1
 8007c7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c80:	2900      	cmp	r1, #0
 8007c82:	b096      	sub	sp, #88	; 0x58
 8007c84:	4614      	mov	r4, r2
 8007c86:	461d      	mov	r5, r3
 8007c88:	da07      	bge.n	8007c9a <__swhatbuf_r+0x22>
 8007c8a:	2300      	movs	r3, #0
 8007c8c:	602b      	str	r3, [r5, #0]
 8007c8e:	89b3      	ldrh	r3, [r6, #12]
 8007c90:	061a      	lsls	r2, r3, #24
 8007c92:	d410      	bmi.n	8007cb6 <__swhatbuf_r+0x3e>
 8007c94:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007c98:	e00e      	b.n	8007cb8 <__swhatbuf_r+0x40>
 8007c9a:	466a      	mov	r2, sp
 8007c9c:	f000 f902 	bl	8007ea4 <_fstat_r>
 8007ca0:	2800      	cmp	r0, #0
 8007ca2:	dbf2      	blt.n	8007c8a <__swhatbuf_r+0x12>
 8007ca4:	9a01      	ldr	r2, [sp, #4]
 8007ca6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007caa:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007cae:	425a      	negs	r2, r3
 8007cb0:	415a      	adcs	r2, r3
 8007cb2:	602a      	str	r2, [r5, #0]
 8007cb4:	e7ee      	b.n	8007c94 <__swhatbuf_r+0x1c>
 8007cb6:	2340      	movs	r3, #64	; 0x40
 8007cb8:	2000      	movs	r0, #0
 8007cba:	6023      	str	r3, [r4, #0]
 8007cbc:	b016      	add	sp, #88	; 0x58
 8007cbe:	bd70      	pop	{r4, r5, r6, pc}

08007cc0 <__smakebuf_r>:
 8007cc0:	898b      	ldrh	r3, [r1, #12]
 8007cc2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007cc4:	079d      	lsls	r5, r3, #30
 8007cc6:	4606      	mov	r6, r0
 8007cc8:	460c      	mov	r4, r1
 8007cca:	d507      	bpl.n	8007cdc <__smakebuf_r+0x1c>
 8007ccc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007cd0:	6023      	str	r3, [r4, #0]
 8007cd2:	6123      	str	r3, [r4, #16]
 8007cd4:	2301      	movs	r3, #1
 8007cd6:	6163      	str	r3, [r4, #20]
 8007cd8:	b002      	add	sp, #8
 8007cda:	bd70      	pop	{r4, r5, r6, pc}
 8007cdc:	ab01      	add	r3, sp, #4
 8007cde:	466a      	mov	r2, sp
 8007ce0:	f7ff ffca 	bl	8007c78 <__swhatbuf_r>
 8007ce4:	9900      	ldr	r1, [sp, #0]
 8007ce6:	4605      	mov	r5, r0
 8007ce8:	4630      	mov	r0, r6
 8007cea:	f7ff f97f 	bl	8006fec <_malloc_r>
 8007cee:	b948      	cbnz	r0, 8007d04 <__smakebuf_r+0x44>
 8007cf0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007cf4:	059a      	lsls	r2, r3, #22
 8007cf6:	d4ef      	bmi.n	8007cd8 <__smakebuf_r+0x18>
 8007cf8:	f023 0303 	bic.w	r3, r3, #3
 8007cfc:	f043 0302 	orr.w	r3, r3, #2
 8007d00:	81a3      	strh	r3, [r4, #12]
 8007d02:	e7e3      	b.n	8007ccc <__smakebuf_r+0xc>
 8007d04:	4b0d      	ldr	r3, [pc, #52]	; (8007d3c <__smakebuf_r+0x7c>)
 8007d06:	62b3      	str	r3, [r6, #40]	; 0x28
 8007d08:	89a3      	ldrh	r3, [r4, #12]
 8007d0a:	6020      	str	r0, [r4, #0]
 8007d0c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007d10:	81a3      	strh	r3, [r4, #12]
 8007d12:	9b00      	ldr	r3, [sp, #0]
 8007d14:	6163      	str	r3, [r4, #20]
 8007d16:	9b01      	ldr	r3, [sp, #4]
 8007d18:	6120      	str	r0, [r4, #16]
 8007d1a:	b15b      	cbz	r3, 8007d34 <__smakebuf_r+0x74>
 8007d1c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007d20:	4630      	mov	r0, r6
 8007d22:	f000 f8d1 	bl	8007ec8 <_isatty_r>
 8007d26:	b128      	cbz	r0, 8007d34 <__smakebuf_r+0x74>
 8007d28:	89a3      	ldrh	r3, [r4, #12]
 8007d2a:	f023 0303 	bic.w	r3, r3, #3
 8007d2e:	f043 0301 	orr.w	r3, r3, #1
 8007d32:	81a3      	strh	r3, [r4, #12]
 8007d34:	89a0      	ldrh	r0, [r4, #12]
 8007d36:	4305      	orrs	r5, r0
 8007d38:	81a5      	strh	r5, [r4, #12]
 8007d3a:	e7cd      	b.n	8007cd8 <__smakebuf_r+0x18>
 8007d3c:	08007ad1 	.word	0x08007ad1

08007d40 <_malloc_usable_size_r>:
 8007d40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007d44:	1f18      	subs	r0, r3, #4
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	bfbc      	itt	lt
 8007d4a:	580b      	ldrlt	r3, [r1, r0]
 8007d4c:	18c0      	addlt	r0, r0, r3
 8007d4e:	4770      	bx	lr

08007d50 <_raise_r>:
 8007d50:	291f      	cmp	r1, #31
 8007d52:	b538      	push	{r3, r4, r5, lr}
 8007d54:	4604      	mov	r4, r0
 8007d56:	460d      	mov	r5, r1
 8007d58:	d904      	bls.n	8007d64 <_raise_r+0x14>
 8007d5a:	2316      	movs	r3, #22
 8007d5c:	6003      	str	r3, [r0, #0]
 8007d5e:	f04f 30ff 	mov.w	r0, #4294967295
 8007d62:	bd38      	pop	{r3, r4, r5, pc}
 8007d64:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007d66:	b112      	cbz	r2, 8007d6e <_raise_r+0x1e>
 8007d68:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007d6c:	b94b      	cbnz	r3, 8007d82 <_raise_r+0x32>
 8007d6e:	4620      	mov	r0, r4
 8007d70:	f000 f830 	bl	8007dd4 <_getpid_r>
 8007d74:	462a      	mov	r2, r5
 8007d76:	4601      	mov	r1, r0
 8007d78:	4620      	mov	r0, r4
 8007d7a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007d7e:	f000 b817 	b.w	8007db0 <_kill_r>
 8007d82:	2b01      	cmp	r3, #1
 8007d84:	d00a      	beq.n	8007d9c <_raise_r+0x4c>
 8007d86:	1c59      	adds	r1, r3, #1
 8007d88:	d103      	bne.n	8007d92 <_raise_r+0x42>
 8007d8a:	2316      	movs	r3, #22
 8007d8c:	6003      	str	r3, [r0, #0]
 8007d8e:	2001      	movs	r0, #1
 8007d90:	e7e7      	b.n	8007d62 <_raise_r+0x12>
 8007d92:	2400      	movs	r4, #0
 8007d94:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007d98:	4628      	mov	r0, r5
 8007d9a:	4798      	blx	r3
 8007d9c:	2000      	movs	r0, #0
 8007d9e:	e7e0      	b.n	8007d62 <_raise_r+0x12>

08007da0 <raise>:
 8007da0:	4b02      	ldr	r3, [pc, #8]	; (8007dac <raise+0xc>)
 8007da2:	4601      	mov	r1, r0
 8007da4:	6818      	ldr	r0, [r3, #0]
 8007da6:	f7ff bfd3 	b.w	8007d50 <_raise_r>
 8007daa:	bf00      	nop
 8007dac:	20000020 	.word	0x20000020

08007db0 <_kill_r>:
 8007db0:	b538      	push	{r3, r4, r5, lr}
 8007db2:	4d07      	ldr	r5, [pc, #28]	; (8007dd0 <_kill_r+0x20>)
 8007db4:	2300      	movs	r3, #0
 8007db6:	4604      	mov	r4, r0
 8007db8:	4608      	mov	r0, r1
 8007dba:	4611      	mov	r1, r2
 8007dbc:	602b      	str	r3, [r5, #0]
 8007dbe:	f7f9 feb7 	bl	8001b30 <_kill>
 8007dc2:	1c43      	adds	r3, r0, #1
 8007dc4:	d102      	bne.n	8007dcc <_kill_r+0x1c>
 8007dc6:	682b      	ldr	r3, [r5, #0]
 8007dc8:	b103      	cbz	r3, 8007dcc <_kill_r+0x1c>
 8007dca:	6023      	str	r3, [r4, #0]
 8007dcc:	bd38      	pop	{r3, r4, r5, pc}
 8007dce:	bf00      	nop
 8007dd0:	200006ec 	.word	0x200006ec

08007dd4 <_getpid_r>:
 8007dd4:	f7f9 bea4 	b.w	8001b20 <_getpid>

08007dd8 <__sread>:
 8007dd8:	b510      	push	{r4, lr}
 8007dda:	460c      	mov	r4, r1
 8007ddc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007de0:	f000 f894 	bl	8007f0c <_read_r>
 8007de4:	2800      	cmp	r0, #0
 8007de6:	bfab      	itete	ge
 8007de8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007dea:	89a3      	ldrhlt	r3, [r4, #12]
 8007dec:	181b      	addge	r3, r3, r0
 8007dee:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007df2:	bfac      	ite	ge
 8007df4:	6563      	strge	r3, [r4, #84]	; 0x54
 8007df6:	81a3      	strhlt	r3, [r4, #12]
 8007df8:	bd10      	pop	{r4, pc}

08007dfa <__swrite>:
 8007dfa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007dfe:	461f      	mov	r7, r3
 8007e00:	898b      	ldrh	r3, [r1, #12]
 8007e02:	05db      	lsls	r3, r3, #23
 8007e04:	4605      	mov	r5, r0
 8007e06:	460c      	mov	r4, r1
 8007e08:	4616      	mov	r6, r2
 8007e0a:	d505      	bpl.n	8007e18 <__swrite+0x1e>
 8007e0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e10:	2302      	movs	r3, #2
 8007e12:	2200      	movs	r2, #0
 8007e14:	f000 f868 	bl	8007ee8 <_lseek_r>
 8007e18:	89a3      	ldrh	r3, [r4, #12]
 8007e1a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007e1e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007e22:	81a3      	strh	r3, [r4, #12]
 8007e24:	4632      	mov	r2, r6
 8007e26:	463b      	mov	r3, r7
 8007e28:	4628      	mov	r0, r5
 8007e2a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007e2e:	f000 b817 	b.w	8007e60 <_write_r>

08007e32 <__sseek>:
 8007e32:	b510      	push	{r4, lr}
 8007e34:	460c      	mov	r4, r1
 8007e36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e3a:	f000 f855 	bl	8007ee8 <_lseek_r>
 8007e3e:	1c43      	adds	r3, r0, #1
 8007e40:	89a3      	ldrh	r3, [r4, #12]
 8007e42:	bf15      	itete	ne
 8007e44:	6560      	strne	r0, [r4, #84]	; 0x54
 8007e46:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007e4a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007e4e:	81a3      	strheq	r3, [r4, #12]
 8007e50:	bf18      	it	ne
 8007e52:	81a3      	strhne	r3, [r4, #12]
 8007e54:	bd10      	pop	{r4, pc}

08007e56 <__sclose>:
 8007e56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e5a:	f000 b813 	b.w	8007e84 <_close_r>
	...

08007e60 <_write_r>:
 8007e60:	b538      	push	{r3, r4, r5, lr}
 8007e62:	4d07      	ldr	r5, [pc, #28]	; (8007e80 <_write_r+0x20>)
 8007e64:	4604      	mov	r4, r0
 8007e66:	4608      	mov	r0, r1
 8007e68:	4611      	mov	r1, r2
 8007e6a:	2200      	movs	r2, #0
 8007e6c:	602a      	str	r2, [r5, #0]
 8007e6e:	461a      	mov	r2, r3
 8007e70:	f7f9 fe95 	bl	8001b9e <_write>
 8007e74:	1c43      	adds	r3, r0, #1
 8007e76:	d102      	bne.n	8007e7e <_write_r+0x1e>
 8007e78:	682b      	ldr	r3, [r5, #0]
 8007e7a:	b103      	cbz	r3, 8007e7e <_write_r+0x1e>
 8007e7c:	6023      	str	r3, [r4, #0]
 8007e7e:	bd38      	pop	{r3, r4, r5, pc}
 8007e80:	200006ec 	.word	0x200006ec

08007e84 <_close_r>:
 8007e84:	b538      	push	{r3, r4, r5, lr}
 8007e86:	4d06      	ldr	r5, [pc, #24]	; (8007ea0 <_close_r+0x1c>)
 8007e88:	2300      	movs	r3, #0
 8007e8a:	4604      	mov	r4, r0
 8007e8c:	4608      	mov	r0, r1
 8007e8e:	602b      	str	r3, [r5, #0]
 8007e90:	f7f9 fea1 	bl	8001bd6 <_close>
 8007e94:	1c43      	adds	r3, r0, #1
 8007e96:	d102      	bne.n	8007e9e <_close_r+0x1a>
 8007e98:	682b      	ldr	r3, [r5, #0]
 8007e9a:	b103      	cbz	r3, 8007e9e <_close_r+0x1a>
 8007e9c:	6023      	str	r3, [r4, #0]
 8007e9e:	bd38      	pop	{r3, r4, r5, pc}
 8007ea0:	200006ec 	.word	0x200006ec

08007ea4 <_fstat_r>:
 8007ea4:	b538      	push	{r3, r4, r5, lr}
 8007ea6:	4d07      	ldr	r5, [pc, #28]	; (8007ec4 <_fstat_r+0x20>)
 8007ea8:	2300      	movs	r3, #0
 8007eaa:	4604      	mov	r4, r0
 8007eac:	4608      	mov	r0, r1
 8007eae:	4611      	mov	r1, r2
 8007eb0:	602b      	str	r3, [r5, #0]
 8007eb2:	f7f9 fe9c 	bl	8001bee <_fstat>
 8007eb6:	1c43      	adds	r3, r0, #1
 8007eb8:	d102      	bne.n	8007ec0 <_fstat_r+0x1c>
 8007eba:	682b      	ldr	r3, [r5, #0]
 8007ebc:	b103      	cbz	r3, 8007ec0 <_fstat_r+0x1c>
 8007ebe:	6023      	str	r3, [r4, #0]
 8007ec0:	bd38      	pop	{r3, r4, r5, pc}
 8007ec2:	bf00      	nop
 8007ec4:	200006ec 	.word	0x200006ec

08007ec8 <_isatty_r>:
 8007ec8:	b538      	push	{r3, r4, r5, lr}
 8007eca:	4d06      	ldr	r5, [pc, #24]	; (8007ee4 <_isatty_r+0x1c>)
 8007ecc:	2300      	movs	r3, #0
 8007ece:	4604      	mov	r4, r0
 8007ed0:	4608      	mov	r0, r1
 8007ed2:	602b      	str	r3, [r5, #0]
 8007ed4:	f7f9 fe9b 	bl	8001c0e <_isatty>
 8007ed8:	1c43      	adds	r3, r0, #1
 8007eda:	d102      	bne.n	8007ee2 <_isatty_r+0x1a>
 8007edc:	682b      	ldr	r3, [r5, #0]
 8007ede:	b103      	cbz	r3, 8007ee2 <_isatty_r+0x1a>
 8007ee0:	6023      	str	r3, [r4, #0]
 8007ee2:	bd38      	pop	{r3, r4, r5, pc}
 8007ee4:	200006ec 	.word	0x200006ec

08007ee8 <_lseek_r>:
 8007ee8:	b538      	push	{r3, r4, r5, lr}
 8007eea:	4d07      	ldr	r5, [pc, #28]	; (8007f08 <_lseek_r+0x20>)
 8007eec:	4604      	mov	r4, r0
 8007eee:	4608      	mov	r0, r1
 8007ef0:	4611      	mov	r1, r2
 8007ef2:	2200      	movs	r2, #0
 8007ef4:	602a      	str	r2, [r5, #0]
 8007ef6:	461a      	mov	r2, r3
 8007ef8:	f7f9 fe94 	bl	8001c24 <_lseek>
 8007efc:	1c43      	adds	r3, r0, #1
 8007efe:	d102      	bne.n	8007f06 <_lseek_r+0x1e>
 8007f00:	682b      	ldr	r3, [r5, #0]
 8007f02:	b103      	cbz	r3, 8007f06 <_lseek_r+0x1e>
 8007f04:	6023      	str	r3, [r4, #0]
 8007f06:	bd38      	pop	{r3, r4, r5, pc}
 8007f08:	200006ec 	.word	0x200006ec

08007f0c <_read_r>:
 8007f0c:	b538      	push	{r3, r4, r5, lr}
 8007f0e:	4d07      	ldr	r5, [pc, #28]	; (8007f2c <_read_r+0x20>)
 8007f10:	4604      	mov	r4, r0
 8007f12:	4608      	mov	r0, r1
 8007f14:	4611      	mov	r1, r2
 8007f16:	2200      	movs	r2, #0
 8007f18:	602a      	str	r2, [r5, #0]
 8007f1a:	461a      	mov	r2, r3
 8007f1c:	f7f9 fe22 	bl	8001b64 <_read>
 8007f20:	1c43      	adds	r3, r0, #1
 8007f22:	d102      	bne.n	8007f2a <_read_r+0x1e>
 8007f24:	682b      	ldr	r3, [r5, #0]
 8007f26:	b103      	cbz	r3, 8007f2a <_read_r+0x1e>
 8007f28:	6023      	str	r3, [r4, #0]
 8007f2a:	bd38      	pop	{r3, r4, r5, pc}
 8007f2c:	200006ec 	.word	0x200006ec

08007f30 <_init>:
 8007f30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f32:	bf00      	nop
 8007f34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f36:	bc08      	pop	{r3}
 8007f38:	469e      	mov	lr, r3
 8007f3a:	4770      	bx	lr

08007f3c <_fini>:
 8007f3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f3e:	bf00      	nop
 8007f40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f42:	bc08      	pop	{r3}
 8007f44:	469e      	mov	lr, r3
 8007f46:	4770      	bx	lr
