{
    "code": "module TopModule (\n    input logic d,       // Single-bit input data\n    input logic ena,     // Single-bit enable signal\n    output logic q       // Single-bit output, registered\n);\n\n    always @(*) begin\n        if (ena) begin\n            q = d;\n        end\n        // Else, retain the previous state of q (handled by default in Verilog)\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 2
}