
---------- Begin Simulation Statistics ----------
final_tick                               2541835976500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 219202                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741760                       # Number of bytes of host memory used
host_op_rate                                   219201                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.13                       # Real time elapsed on the host
host_tick_rate                              618271272                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4192810                       # Number of instructions simulated
sim_ops                                       4192810                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011826                       # Number of seconds simulated
sim_ticks                                 11826131500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.691663                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  378369                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               846621                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2413                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             75446                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            803104                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52515                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278462                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           225947                       # Number of indirect misses.
system.cpu.branchPred.lookups                  975154                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   64018                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26604                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4192810                       # Number of instructions committed
system.cpu.committedOps                       4192810                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.637894                       # CPI: cycles per instruction
system.cpu.discardedOps                        189289                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   606585                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1450605                       # DTB hits
system.cpu.dtb.data_misses                       7675                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405306                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       848369                       # DTB read hits
system.cpu.dtb.read_misses                       6886                       # DTB read misses
system.cpu.dtb.write_accesses                  201279                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602236                       # DTB write hits
system.cpu.dtb.write_misses                       789                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18015                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3371805                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1027230                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           658556                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16743424                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177371                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  954880                       # ITB accesses
system.cpu.itb.fetch_acv                          542                       # ITB acv
system.cpu.itb.fetch_hits                      948157                       # ITB hits
system.cpu.itb.fetch_misses                      6723                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.51%      9.51% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.92% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4174     69.14%     79.06% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.80%     79.86% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     79.92% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     79.97% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.84%     94.82% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.89%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6037                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14380                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2412     47.41%     47.41% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.51% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.24%     47.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2658     52.25%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5087                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2399     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2399     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4815                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10915869500     92.27%     92.27% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9175000      0.08%     92.35% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17717500      0.15%     92.50% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               887630000      7.50%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11830392000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994610                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902558                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946530                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591156                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743053                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7993445000     67.57%     67.57% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3836947000     32.43%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23638618                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85392      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2539626     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.70% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.70% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 838619     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592178     14.12%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104667      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4192810                       # Class of committed instruction
system.cpu.quiesceCycles                        13645                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6895194                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          440                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155588                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312781                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541835976500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541835976500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22864460                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22864460                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22864460                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22864460                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117253.641026                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117253.641026                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117253.641026                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117253.641026                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13105483                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13105483                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13105483                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13105483                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67207.605128                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67207.605128                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67207.605128                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67207.605128                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22514963                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22514963                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117265.432292                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117265.432292                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12905986                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12905986                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67218.677083                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67218.677083                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541835976500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.278823                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539411412000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.278823                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204926                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204926                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541835976500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128103                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34847                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86560                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34160                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29010                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29010                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87150                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40846                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260797                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260797                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208548                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       208964                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470135                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11113408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11113408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6689472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6689905                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17814577                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157421                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002808                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052914                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156979     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     442      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157421                       # Request fanout histogram
system.membus.reqLayer0.occupancy              352500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820731026                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375806000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541835976500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          462175250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541835976500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541835976500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541835976500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541835976500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541835976500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541835976500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541835976500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541835976500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541835976500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541835976500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541835976500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541835976500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541835976500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541835976500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541835976500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541835976500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541835976500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541835976500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541835976500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541835976500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541835976500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541835976500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541835976500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541835976500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541835976500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541835976500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541835976500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541835976500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5573568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4470528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10044096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5573568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5573568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87087                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69852                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156939                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34847                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34847                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471292578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         378021164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             849313742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471292578                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471292578                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188583054                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188583054                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188583054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471292578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        378021164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1037896797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119013.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77307.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69352.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000124364750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7322                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7322                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406781                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111775                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156939                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121187                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156939                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121187                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10280                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2174                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5673                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2010122500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  733295000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4759978750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13706.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32456.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103889                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80197                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.39                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156939                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121187                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81552                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.451246                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.318565                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.830187                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34389     42.17%     42.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24436     29.96%     72.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10029     12.30%     84.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4587      5.62%     90.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2305      2.83%     92.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1512      1.85%     94.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          931      1.14%     95.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          582      0.71%     96.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2781      3.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81552                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7322                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.029500                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.417302                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.728124                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1281     17.50%     17.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5559     75.92%     93.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           288      3.93%     97.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            94      1.28%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            39      0.53%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            21      0.29%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           12      0.16%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           10      0.14%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            9      0.12%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7322                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7322                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.251434                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.234817                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.769955                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6522     89.07%     89.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               98      1.34%     90.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              452      6.17%     96.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              171      2.34%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               71      0.97%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.08%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7322                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9386176                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  657920                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7615552                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10044096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7755968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       793.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       643.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    849.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    655.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11826126500                       # Total gap between requests
system.mem_ctrls.avgGap                      42520.75                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4947648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4438528                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7615552                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418365718.324711680412                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 375315292.240746676922                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 643959692.144468426704                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87087                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69852                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121187                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2517048750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2242930000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290784913500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28902.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32109.75                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2399472.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            314638380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167207700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           559111980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308872620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     933023520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5175285360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        183099840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7641239400                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.131780                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    424078500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    394680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11007373000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            267742860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            142282140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           488033280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          312270840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     933023520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5113667790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        234988320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7492008750                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.513060                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    558733750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    394680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10872717750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541835976500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              995460                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              140000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11818931500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541835976500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1629224                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1629224                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1629224                       # number of overall hits
system.cpu.icache.overall_hits::total         1629224                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87151                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87151                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87151                       # number of overall misses
system.cpu.icache.overall_misses::total         87151                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5369370000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5369370000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5369370000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5369370000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1716375                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1716375                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1716375                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1716375                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050776                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050776                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050776                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050776                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61609.964315                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61609.964315                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61609.964315                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61609.964315                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86560                       # number of writebacks
system.cpu.icache.writebacks::total             86560                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87151                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87151                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87151                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87151                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5282220000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5282220000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5282220000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5282220000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050776                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050776                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050776                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050776                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60609.975789                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60609.975789                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60609.975789                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60609.975789                       # average overall mshr miss latency
system.cpu.icache.replacements                  86560                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1629224                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1629224                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87151                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87151                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5369370000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5369370000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1716375                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1716375                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050776                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050776                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61609.964315                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61609.964315                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87151                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87151                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5282220000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5282220000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050776                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050776                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60609.975789                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60609.975789                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541835976500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.804740                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1652258                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86638                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.070823                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.804740                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995712                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995712                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          387                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3519900                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3519900                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541835976500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1311417                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1311417                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1311417                       # number of overall hits
system.cpu.dcache.overall_hits::total         1311417                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105666                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105666                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105666                       # number of overall misses
system.cpu.dcache.overall_misses::total        105666                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6773729000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6773729000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6773729000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6773729000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1417083                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1417083                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1417083                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1417083                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074566                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074566                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074566                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074566                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64105.095300                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64105.095300                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64105.095300                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64105.095300                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34671                       # number of writebacks
system.cpu.dcache.writebacks::total             34671                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36692                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36692                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36692                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36692                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68974                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68974                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68974                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68974                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4391146000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4391146000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4391146000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4391146000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048673                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048673                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048673                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048673                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63663.786354                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63663.786354                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63663.786354                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63663.786354                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104376.811594                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104376.811594                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68828                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       780964                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          780964                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49166                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49166                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3297123500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3297123500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       830130                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       830130                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059227                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059227                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67061.048285                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67061.048285                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9216                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9216                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39950                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39950                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2669805500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2669805500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048125                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048125                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66828.673342                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66828.673342                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530453                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530453                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56500                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56500                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3476605500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3476605500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       586953                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       586953                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096260                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096260                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61532.840708                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61532.840708                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27476                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27476                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29024                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29024                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1721340500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1721340500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049449                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049449                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59307.486907                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59307.486907                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10285                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10285                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          895                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          895                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62886500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62886500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080054                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080054                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70264.245810                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70264.245810                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          895                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          895                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61991500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61991500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080054                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080054                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69264.245810                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69264.245810                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11113                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11113                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11113                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11113                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541835976500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.455254                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1378189                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68828                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.023668                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.455254                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978960                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978960                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          725                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          251                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2948604                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2948604                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2601235685500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 279703                       # Simulator instruction rate (inst/s)
host_mem_usage                                 752000                       # Number of bytes of host memory used
host_op_rate                                   279703                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   136.54                       # Real time elapsed on the host
host_tick_rate                              418530993                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38189637                       # Number of instructions simulated
sim_ops                                      38189637                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057145                       # Number of seconds simulated
sim_ticks                                 57144727000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             56.744065                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2725721                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4803535                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             111076                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            360069                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4440415                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             207869                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1038010                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           830141                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6275971                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1070937                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        71690                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    33254389                       # Number of instructions committed
system.cpu.committedOps                      33254389                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.420159                       # CPI: cycles per instruction
system.cpu.discardedOps                       2626236                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  6407995                       # DTB accesses
system.cpu.dtb.data_acv                            46                       # DTB access violations
system.cpu.dtb.data_hits                      9608492                       # DTB hits
system.cpu.dtb.data_misses                      14186                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3610158                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      5406997                       # DTB read hits
system.cpu.dtb.read_misses                      12862                       # DTB read misses
system.cpu.dtb.write_accesses                 2797837                       # DTB write accesses
system.cpu.dtb.write_acv                           33                       # DTB write access violations
system.cpu.dtb.write_hits                     4201495                       # DTB write hits
system.cpu.dtb.write_misses                      1324                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             4613517                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           25955110                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           7552453                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4402487                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        61507199                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.292384                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                10251225                       # ITB accesses
system.cpu.itb.fetch_acv                         1097                       # ITB acv
system.cpu.itb.fetch_hits                    10247078                       # ITB hits
system.cpu.itb.fetch_misses                      4147                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   325      0.58%      0.58% # number of callpals executed
system.cpu.kern.callpal::tbi                       12      0.02%      0.60% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15679     27.90%     28.50% # number of callpals executed
system.cpu.kern.callpal::rdps                     718      1.28%     29.78% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     29.78% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     29.78% # number of callpals executed
system.cpu.kern.callpal::rti                     1600      2.85%     32.63% # number of callpals executed
system.cpu.kern.callpal::callsys                  486      0.86%     33.49% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     33.50% # number of callpals executed
system.cpu.kern.callpal::rdunique               37367     66.50%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  56194                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      63452                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      360                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     6961     39.86%     39.86% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     127      0.73%     40.59% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      58      0.33%     40.92% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10317     59.08%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                17463                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      6590     49.30%     49.30% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      127      0.95%     50.25% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       58      0.43%     50.69% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     6591     49.31%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 13366                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              48311467000     84.54%     84.54% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               228233000      0.40%     84.94% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                67947000      0.12%     85.06% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8539343500     14.94%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          57146990500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.946703                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.638849                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.765390                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1093                      
system.cpu.kern.mode_good::user                  1070                      
system.cpu.kern.mode_good::idle                    23                      
system.cpu.kern.mode_switch::kernel              1877                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1070                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  48                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.582312                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.479167                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.729883                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32316155500     56.55%     56.55% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          23914434000     41.85%     98.40% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            916401000      1.60%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      325                       # number of times the context was actually changed
system.cpu.numCycles                        113735313                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       360                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2328032      7.00%      7.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                18474316     55.55%     62.56% # Class of committed instruction
system.cpu.op_class_0::IntMult                 533683      1.60%     64.16% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.16% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1282160      3.86%     68.02% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    48      0.00%     68.02% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                767567      2.31%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                   51      0.00%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                255853      0.77%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::MemRead                4456019     13.40%     84.49% # Class of committed instruction
system.cpu.op_class_0::MemWrite               3428760     10.31%     94.80% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            771651      2.32%     97.12% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           771938      2.32%     99.45% # Class of committed instruction
system.cpu.op_class_0::IprAccess               184311      0.55%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 33254389                       # Class of committed instruction
system.cpu.quiesceCycles                       554141                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        52228114                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  8372224                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1014                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1030                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          763                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       746764                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1492890                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  59399709000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  59399709000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       131113                       # number of demand (read+write) misses
system.iocache.demand_misses::total            131113                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       131113                       # number of overall misses
system.iocache.overall_misses::total           131113                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  15463449311                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  15463449311                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  15463449311                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  15463449311                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       131113                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          131113                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       131113                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         131113                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117939.863408                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117939.863408                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117939.863408                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117939.863408                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           392                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   27                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    14.518519                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         130816                       # number of writebacks
system.iocache.writebacks::total               130816                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       131113                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       131113                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       131113                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       131113                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   8900474315                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   8900474315                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   8900474315                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   8900474315                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67883.995599                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67883.995599                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67883.995599                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67883.995599                       # average overall mshr miss latency
system.iocache.replacements                    131113                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          297                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              297                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     35199879                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     35199879                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 118518.111111                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118518.111111                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     20349879                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     20349879                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 68518.111111                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68518.111111                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  15428249432                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  15428249432                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117938.550575                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117938.550575                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   8880124436                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   8880124436                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67882.555926                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67882.555926                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  59399709000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 131113                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               131113                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1180017                       # Number of tag accesses
system.iocache.tags.data_accesses             1180017                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  59399709000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1525                       # Transaction distribution
system.membus.trans_dist::ReadResp             505971                       # Transaction distribution
system.membus.trans_dist::WriteReq               2243                       # Transaction distribution
system.membus.trans_dist::WriteResp              2243                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       267562                       # Transaction distribution
system.membus.trans_dist::WritebackClean       354082                       # Transaction distribution
system.membus.trans_dist::CleanEvict           124479                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               49                       # Transaction distribution
system.membus.trans_dist::ReadExReq            110926                       # Transaction distribution
system.membus.trans_dist::ReadExResp           110926                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         354083                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        150363                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        130816                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           48                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       262233                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       262233                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1062232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1062232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7536                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       782958                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       790494                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2114959                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      8372672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      8372672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     45321536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     45321536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         7667                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     25455040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     25462707                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                79156915                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              357                       # Total snoops (count)
system.membus.snoopTraffic                      19776                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            750005                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001076                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.032785                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  749198     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                     807      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              750005                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7051500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4045983116                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1659126                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1401781750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.5                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  59399709000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1858517750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.3                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  59399709000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  59399709000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  59399709000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  59399709000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  59399709000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  59399709000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  59399709000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  59399709000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  59399709000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  59399709000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  59399709000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  59399709000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  59399709000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  59399709000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  59399709000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  59399709000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  59399709000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  59399709000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  59399709000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  59399709000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  59399709000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  59399709000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  59399709000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  59399709000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  59399709000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  59399709000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  59399709000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  59399709000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       22660288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       16703296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39364032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     22660288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      22660288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     17123968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17123968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          354067                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          260989                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              615063                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       267562                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             267562                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         396542064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         292298115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           7840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             688848019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    396542064                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        396542064                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      299659634                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            299659634                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      299659634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        396542064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        292298115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          7840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            988507654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    552844.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    260979.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    258637.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000200280500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        33852                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        33852                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1509477                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             522225                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      615063                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     621295                       # Number of write requests accepted
system.mem_ctrls.readBursts                    615063                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   621295                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  95441                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 68451                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             31207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             23606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             35340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             31930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             39909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             32481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            34508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            41024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            46081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            40029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            33423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             31755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             23758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             38911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             37677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             30982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             31445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             28188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             36769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            34962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            37022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            50301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            41588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            31670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            32872                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.41                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7273401500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2598110000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17016314000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13997.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32747.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       530                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   376474                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  408614                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.91                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                615063                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               621295                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  483245                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   35348                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1029                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  25622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  26025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  26074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  26244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  26890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  28589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  30573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  33028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  31858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  32144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  32665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  32765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  33913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  34661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1800                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       287380                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    238.835493                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.874885                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   272.372991                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       118973     41.40%     41.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        81694     28.43%     69.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        33234     11.56%     81.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14258      4.96%     86.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8574      2.98%     89.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4564      1.59%     90.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2904      1.01%     91.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2393      0.83%     92.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20786      7.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       287380                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        33852                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      15.349905                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.013556                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            8392     24.79%     24.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           4190     12.38%     37.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         17968     53.08%     90.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          1530      4.52%     94.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           637      1.88%     96.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           338      1.00%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           258      0.76%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           137      0.40%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           111      0.33%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            70      0.21%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            59      0.17%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            26      0.08%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           33      0.10%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           19      0.06%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           10      0.03%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           14      0.04%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           23      0.07%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           27      0.08%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         33852                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        33852                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.331354                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.297936                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.595337                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         33418     98.72%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           378      1.12%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            34      0.10%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             6      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             6      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::188-191            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         33852                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               33255808                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6108224                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                35382336                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                39364032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             39762880                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       581.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       619.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    688.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    695.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   57144727000                       # Total gap between requests
system.mem_ctrls.avgGap                      46220.21                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     16702656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     16552768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     35382336                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 292286915.641402900219                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 289663961.471020758152                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 6719.780111995286                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 619170619.189413547516                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       354067                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       260989                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            7                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       621295                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   8861078250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   8154399000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       836750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1455211992500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25026.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31244.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    119535.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2342223.89                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1131904200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            601594785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1980678840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1505218320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4510842960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      23555841090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2108344800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        35394424995                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        619.382170                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5253750750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1908140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  49986136000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            920238900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            489099600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1729736400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1380904020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4510842960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      23587235550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2081860320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        34699917750                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        607.228691                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5176494750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1908140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  50063269750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  59399709000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1822                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1822                       # Transaction distribution
system.iobus.trans_dist::WriteReq              133059                       # Transaction distribution
system.iobus.trans_dist::WriteResp             133059                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          848                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5716                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7536                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  269762                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3392                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3215                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7667                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8382267                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               785000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               133000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           131410000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5293000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           683124311                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5561000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              525500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 720                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           360                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     815165.277778                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    327475.912555                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          360    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      2843500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             360                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     59106249500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    293459500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  59399709000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     13721783                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13721783                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     13721783                       # number of overall hits
system.cpu.icache.overall_hits::total        13721783                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       354083                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         354083                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       354083                       # number of overall misses
system.cpu.icache.overall_misses::total        354083                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  19919653000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  19919653000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  19919653000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  19919653000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14075866                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14075866                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14075866                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14075866                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.025155                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.025155                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.025155                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.025155                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56257.016010                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56257.016010                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56257.016010                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56257.016010                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       354082                       # number of writebacks
system.cpu.icache.writebacks::total            354082                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       354083                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       354083                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       354083                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       354083                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  19565570000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  19565570000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  19565570000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  19565570000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.025155                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.025155                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.025155                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.025155                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55257.016010                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55257.016010                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55257.016010                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55257.016010                       # average overall mshr miss latency
system.cpu.icache.replacements                 354082                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     13721783                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13721783                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       354083                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        354083                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  19919653000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  19919653000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14075866                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14075866                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.025155                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.025155                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56257.016010                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56257.016010                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       354083                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       354083                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  19565570000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  19565570000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.025155                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.025155                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55257.016010                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55257.016010                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  59399709000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999801                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14093728                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            354082                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             39.803571                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999801                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          314                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28505815                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28505815                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  59399709000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      9003108                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9003108                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      9003108                       # number of overall hits
system.cpu.dcache.overall_hits::total         9003108                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       367209                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         367209                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       367209                       # number of overall misses
system.cpu.dcache.overall_misses::total        367209                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  23265205000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23265205000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  23265205000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23265205000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      9370317                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9370317                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      9370317                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9370317                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039189                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039189                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039189                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039189                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63356.848552                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63356.848552                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63356.848552                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63356.848552                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       136746                       # number of writebacks
system.cpu.dcache.writebacks::total            136746                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       108066                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       108066                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       108066                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       108066                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       259143                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       259143                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       259143                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       259143                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3768                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3768                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  16242445000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16242445000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  16242445000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16242445000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    256715000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    256715000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027656                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027656                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027656                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027656                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62677.537113                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62677.537113                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62677.537113                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62677.537113                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 68130.307856                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 68130.307856                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 260928                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5134882                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5134882                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       151654                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        151654                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10063627500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10063627500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5286536                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5286536                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.028687                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.028687                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66359.129993                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66359.129993                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3484                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3484                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       148170                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       148170                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1525                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1525                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9690372500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9690372500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    256715000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    256715000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.028028                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.028028                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65400.367821                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65400.367821                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168337.704918                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168337.704918                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3868226                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3868226                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       215555                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       215555                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13201577500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13201577500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4083781                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4083781                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.052783                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.052783                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61244.589548                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61244.589548                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       104582                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       104582                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       110973                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       110973                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2243                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2243                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6552072500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6552072500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.027174                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027174                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59042.041758                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59042.041758                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       106803                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       106803                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1904                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1904                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    148141000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    148141000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108707                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108707                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.017515                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.017515                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77805.147059                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77805.147059                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1898                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1898                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    145901000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    145901000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.017460                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.017460                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76870.916754                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76870.916754                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108568                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108568                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108568                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108568                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  59399709000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.618308                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             9241911                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            260992                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.410706                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.618308                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999627                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999627                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          162                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          317                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19436176                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19436176                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3119618832000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 332884                       # Simulator instruction rate (inst/s)
host_mem_usage                                 760192                       # Number of bytes of host memory used
host_op_rate                                   332884                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1638.81                       # Real time elapsed on the host
host_tick_rate                              316316222                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   545535209                       # Number of instructions simulated
sim_ops                                     545535209                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.518383                       # Number of seconds simulated
sim_ticks                                518383146500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             70.280364                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                30996160                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             44103585                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              16927                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           4021210                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          51199350                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             851701                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         3362240                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2510539                       # Number of indirect misses.
system.cpu.branchPred.lookups                59349096                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 2750329                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       123786                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   507345572                       # Number of instructions committed
system.cpu.committedOps                     507345572                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.014361                       # CPI: cycles per instruction
system.cpu.discardedOps                      11062009                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                140061061                       # DTB accesses
system.cpu.dtb.data_acv                           112                       # DTB access violations
system.cpu.dtb.data_hits                    142188017                       # DTB hits
system.cpu.dtb.data_misses                     367653                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 98845374                       # DTB read accesses
system.cpu.dtb.read_acv                           110                       # DTB read access violations
system.cpu.dtb.read_hits                     99468369                       # DTB read hits
system.cpu.dtb.read_misses                     316875                       # DTB read misses
system.cpu.dtb.write_accesses                41215687                       # DTB write accesses
system.cpu.dtb.write_acv                            2                       # DTB write access violations
system.cpu.dtb.write_hits                    42719648                       # DTB write hits
system.cpu.dtb.write_misses                     50778                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            83673927                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          279907730                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         109433101                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         45559819                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       364047237                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.496435                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               124580283                       # ITB accesses
system.cpu.itb.fetch_acv                          765                       # ITB acv
system.cpu.itb.fetch_hits                   124559464                       # ITB hits
system.cpu.itb.fetch_misses                     20819                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   310      0.28%      0.28% # number of callpals executed
system.cpu.kern.callpal::tbi                        2      0.00%      0.28% # number of callpals executed
system.cpu.kern.callpal::swpipl                 18484     16.45%     16.72% # number of callpals executed
system.cpu.kern.callpal::rdps                    1273      1.13%     17.86% # number of callpals executed
system.cpu.kern.callpal::rti                     2178      1.94%     19.80% # number of callpals executed
system.cpu.kern.callpal::callsys                  552      0.49%     20.29% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     20.29% # number of callpals executed
system.cpu.kern.callpal::rdunique               89586     79.71%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 112386                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                     242600                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       66                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     7493     35.31%     35.31% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      25      0.12%     35.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     531      2.50%     37.93% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   13169     62.07%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                21218                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      7492     48.21%     48.21% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       25      0.16%     48.37% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      531      3.42%     51.79% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     7492     48.21%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 15540                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             508644158500     98.15%     98.15% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                48779500      0.01%     98.16% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               667556500      0.13%     98.29% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8887392500      1.71%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         518247887000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999867                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.568912                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.732397                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2134                      
system.cpu.kern.mode_good::user                  2126                      
system.cpu.kern.mode_good::idle                     8                      
system.cpu.kern.mode_switch::kernel              2464                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2126                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  24                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.866071                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.333333                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.925011                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        25171445000      4.86%      4.86% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         485383932000     93.66%     98.52% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           7692510000      1.48%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      310                       # number of times the context was actually changed
system.cpu.numCycles                       1021977162                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        66                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            36054747      7.11%      7.11% # Class of committed instruction
system.cpu.op_class_0::IntAlu               250690110     49.41%     56.52% # Class of committed instruction
system.cpu.op_class_0::IntMult                1806922      0.36%     56.87% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.87% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              50813292     10.02%     66.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp              11536094      2.27%     69.16% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               2126848      0.42%     69.58% # Class of committed instruction
system.cpu.op_class_0::FloatMult             11581833      2.28%     71.87% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.87% # Class of committed instruction
system.cpu.op_class_0::FloatDiv               1109910      0.22%     72.08% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.08% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               277737      0.05%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.14% # Class of committed instruction
system.cpu.op_class_0::MemRead               64807311     12.77%     84.91% # Class of committed instruction
system.cpu.op_class_0::MemWrite              36672818      7.23%     92.14% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          32587103      6.42%     98.56% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          5807658      1.14%     99.71% # Class of committed instruction
system.cpu.op_class_0::IprAccess              1473189      0.29%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                507345572                       # Class of committed instruction
system.cpu.quiesceCycles                     14789131                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       657929925                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   794624                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                  93                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        101                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          189                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3732393                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7464755                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 518383146500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 518383146500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        12451                       # number of demand (read+write) misses
system.iocache.demand_misses::total             12451                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        12451                       # number of overall misses
system.iocache.overall_misses::total            12451                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1470137101                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1470137101                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1470137101                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1470137101                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        12451                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           12451                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        12451                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          12451                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118073.817444                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118073.817444                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118073.817444                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118073.817444                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           106                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    1                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          106                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          12416                       # number of writebacks
system.iocache.writebacks::total                12416                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        12451                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        12451                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        12451                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        12451                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide    846874672                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    846874672                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide    846874672                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    846874672                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68016.598827                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68016.598827                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68016.598827                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68016.598827                       # average overall mshr miss latency
system.iocache.replacements                     12451                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           35                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               35                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4041481                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4041481                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           35                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             35                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115470.885714                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115470.885714                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           35                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2291481                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2291481                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65470.885714                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65470.885714                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        12416                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        12416                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1466095620                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1466095620                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        12416                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        12416                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118081.154961                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118081.154961                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        12416                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        12416                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide    844583191                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    844583191                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68023.775048                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68023.775048                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 518383146500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  12467                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                12467                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               112059                       # Number of tag accesses
system.iocache.tags.data_accesses              112059                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 518383146500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 283                       # Transaction distribution
system.membus.trans_dist::ReadResp            2341660                       # Transaction distribution
system.membus.trans_dist::WriteReq                917                       # Transaction distribution
system.membus.trans_dist::WriteResp               917                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1931493                       # Transaction distribution
system.membus.trans_dist::WritebackClean       518912                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1281955                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1378568                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1378567                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         518912                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1822466                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         12416                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        24902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        24902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1556678                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1556678                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      9602965                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      9605367                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11186947                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       794624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       794624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     66417024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     66417024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5625                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    327683008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    327688633                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               394900281                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              120                       # Total snoops (count)
system.membus.snoopTraffic                       7680                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3733562                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000051                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007115                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3733373     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     189      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3733562                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2548500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         18206329840                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.5                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             193981                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        16998672250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.3                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 518383146500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2736137748                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 518383146500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 518383146500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 518383146500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 518383146500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 518383146500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 518383146500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 518383146500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 518383146500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 518383146500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 518383146500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 518383146500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 518383146500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 518383146500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 518383146500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 518383146500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 518383146500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 518383146500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 518383146500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 518383146500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 518383146500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 518383146500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 518383146500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 518383146500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 518383146500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 518383146500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 518383146500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 518383146500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 518383146500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       33206656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      204862080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          238068736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     33206656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      33206656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    123615552                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       123615552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          518854                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         3200970                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3719824                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1931493                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1931493                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          64058132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         395194329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             459252461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     64058132                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         64058132                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      238463679                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            238463679                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      238463679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         64058132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        395194329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            697716140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2298050.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    408974.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2927134.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.011720032500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       140555                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       140555                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9067299                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2160208                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3719825                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2450308                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3719825                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2450308                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 383717                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                152258                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            234537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            141771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            198144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            270803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            300379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            148238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            180472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            218534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            215568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            166775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           218714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           174075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           289820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           163070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           190005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           225203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            187195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            104743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            156257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            219740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            197103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             91819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            115491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            159749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            121808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            100078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           162444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            80417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           196904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           102882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           130845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           170563                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.38                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  39594386500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                16680540000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            102146411500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11868.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30618.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        33                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2482468                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1777347                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.41                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.34                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3719825                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2450308                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3207234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  124214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4660                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 126382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 140781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 144132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 142053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 141852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 142371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 141010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 141388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 141449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 141747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 141296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 141200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 141174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 140663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 140762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 140776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     93                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1374337                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    262.371747                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   160.571571                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   292.201911                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       541838     39.43%     39.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       375881     27.35%     66.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       143041     10.41%     77.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        74662      5.43%     82.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        63609      4.63%     87.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        25063      1.82%     89.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        16898      1.23%     90.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        14009      1.02%     91.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       119336      8.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1374337                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       140555                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.735171                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     35.573064                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        140282     99.81%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          204      0.15%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           49      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            9      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        140555                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       140555                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.349742                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.329082                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.914518                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19        139485     99.24%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23          1059      0.75%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27             6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::132-135            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        140555                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              213510912                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                24557888                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               147074432                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               238068800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            156819712                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       411.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       283.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    459.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    302.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  518383149500                       # Total gap between requests
system.mem_ctrls.avgGap                      84014.91                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     26174336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    187336576                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    147074432                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 50492258.818063259125                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 361386316.790682971478                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 283717618.894463837147                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       518854                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      3200971                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2450308                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  13584825000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  88561586500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12631381204750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26182.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27667.10                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5155017.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5134324020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2728973115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         11732662200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5564212020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     40920887280.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     180624720750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      46954100160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       293659879545                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        566.491950                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 120037840500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17310020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 381035286000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4678399320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2486635800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         12087148920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6431546340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     40920887280.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     181524430980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      46196449440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       294325498080                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        567.775978                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 118044265750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17310020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 383028860750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 518383146500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  318                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 318                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13333                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13333                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          204                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          912                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2400                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        24902                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        24902                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   27302                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4752                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          102                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          513                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5625                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       794904                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       794904                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   800529                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1436500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                42000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            12486000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1483000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            64856101                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              878000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              144000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               48000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 132                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            66                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     112076272.727273                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    305960538.318112                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           66    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    974390500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              66                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    510986112500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   7397034000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 518383146500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    125765957                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        125765957                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    125765957                       # number of overall hits
system.cpu.icache.overall_hits::total       125765957                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       518911                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         518911                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       518911                       # number of overall misses
system.cpu.icache.overall_misses::total        518911                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  29989789000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  29989789000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  29989789000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  29989789000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    126284868                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    126284868                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    126284868                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    126284868                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004109                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004109                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004109                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004109                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57793.704508                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57793.704508                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57793.704508                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57793.704508                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       518912                       # number of writebacks
system.cpu.icache.writebacks::total            518912                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       518911                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       518911                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       518911                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       518911                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  29470877000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  29470877000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  29470877000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  29470877000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004109                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004109                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004109                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004109                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56793.702581                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56793.702581                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56793.702581                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56793.702581                       # average overall mshr miss latency
system.cpu.icache.replacements                 518912                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    125765957                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       125765957                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       518911                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        518911                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  29989789000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  29989789000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    126284868                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    126284868                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004109                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004109                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57793.704508                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57793.704508                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       518911                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       518911                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  29470877000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  29470877000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004109                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004109                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56793.702581                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56793.702581                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 518383146500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           126296321                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            519424                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            243.146872                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          232                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          212                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         253088648                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        253088648                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 518383146500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    127743933                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        127743933                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    127743933                       # number of overall hits
system.cpu.dcache.overall_hits::total       127743933                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4440586                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4440586                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4440586                       # number of overall misses
system.cpu.dcache.overall_misses::total       4440586                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 268075246500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 268075246500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 268075246500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 268075246500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    132184519                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    132184519                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    132184519                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    132184519                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.033594                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.033594                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.033594                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.033594                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60369.340105                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60369.340105                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60369.340105                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60369.340105                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1919077                       # number of writebacks
system.cpu.dcache.writebacks::total           1919077                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1242964                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1242964                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1242964                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1242964                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      3197622                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3197622                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      3197622                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3197622                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1200                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1200                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 187139411000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 187139411000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 187139411000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 187139411000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     49627000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     49627000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.024191                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.024191                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.024191                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024191                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58524.556999                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58524.556999                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58524.556999                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58524.556999                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 41355.833333                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 41355.833333                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                3200997                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     87913489                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        87913489                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1926674                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1926674                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 111833903500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 111833903500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     89840163                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     89840163                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.021446                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.021446                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58045.057700                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58045.057700                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       107501                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       107501                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1819173                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1819173                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          283                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          283                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 103754986500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 103754986500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     49627000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     49627000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.020249                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.020249                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57034.150408                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57034.150408                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 175360.424028                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 175360.424028                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     39830444                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       39830444                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2513912                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2513912                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 156241343000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 156241343000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     42344356                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     42344356                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.059368                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.059368                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62150.681090                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62150.681090                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1135463                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1135463                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1378449                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1378449                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          917                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          917                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  83384424500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  83384424500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.032553                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032553                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60491.483181                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60491.483181                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        79356                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        79356                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         3378                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         3378                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    260698500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    260698500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        82734                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        82734                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.040830                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.040830                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77175.399645                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77175.399645                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         3377                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         3377                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    257264500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    257264500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.040818                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.040818                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76181.374001                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76181.374001                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        82613                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        82613                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        82613                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        82613                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 518383146500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           131367912                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3202021                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             41.026562                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          254                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          696                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         267900729                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        267900729                       # Number of data accesses

---------- End Simulation Statistics   ----------
