#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: D:\PDS\PDS_2020.3\bin
#Application name: pds.exe
#OS: Windows 10 10.0.19044
#Hostname: ?????
Generated by Fabric Compiler (version 2020.3 build 62942) at Mon May 29 17:58:28 2023
Compiling architecture definition.
File "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v" has been added to project successfully. 
Compiling architecture definition.
File "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v" has been added to project successfully. 
Compiling architecture definition.
File "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v" has been added to project successfully. 
Compiling architecture definition.
File "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v" has been added to project successfully. 
Compiling architecture definition.
W: Verilog-2007: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 1)] Empty port in module declaration
I: Flow-6004: Design file modified: "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v". 
Compiling architecture definition.
I: Flow-6004: Design file modified: "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v". 
Compiling architecture definition.
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 20)] Syntax error near always
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 28)] Syntax error near ¡
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 34)] Syntax error near always
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 43)] Syntax error near always
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 53)] Syntax error near always
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 72)] Syntax error near endmodule
E: Parsing ERROR.
I: Flow-6004: Design file modified: "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v". 
Compiling architecture definition.
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 5)] Syntax error near input
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 23)] Syntax error near always
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 31)] Syntax error near ¡
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 37)] Syntax error near always
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 46)] Syntax error near always
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 56)] Syntax error near always
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 75)] Syntax error near endmodule
E: Parsing ERROR.


Process "Compile" started.
Current time: Mon May 29 18:03:45 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/project_shudian_wangjie.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v(line number: 1)] Analyzing module top_basketball (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v(line number: 1)] Analyzing module fenpin (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 1)] Analyzing module counter (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 1)] Analyzing module shuxian (library work)
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 5)] Syntax error near input
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 23)] Syntax error near always
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 31)] Syntax error near ¡
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 37)] Syntax error near always
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 46)] Syntax error near always
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 56)] Syntax error near always
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 75)] Syntax error near endmodule
E: Parsing ERROR.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v successfully.
Program Error Out.
I: Flow-6004: Design file modified: "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v". 
Compiling architecture definition.
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 1)] Syntax error near (
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 13)] Syntax error near always
E: Verilog-4010: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 26)] It is illegal to redeclare the name dis_lin which already declared 
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 26)] Syntax error near }
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 27)] Syntax error near <=
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 28)] Syntax error near <=
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 29)] Syntax error near <=
E: Parsing ERROR.
I: Flow-6004: Design file modified: "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v". 
Compiling architecture definition.
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 20)] Syntax error near always
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 28)] Syntax error near ¡
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 34)] Syntax error near always
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 43)] Syntax error near always
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 53)] Syntax error near always
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 72)] Syntax error near endmodule
E: Parsing ERROR.
I: Flow-6004: Design file modified: "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v". 
Compiling architecture definition.
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 28)] Syntax error near ¡
E: Verilog-4067: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 28)] Expecting definition for function or task b0000
E: Parsing ERROR.
I: Flow-6004: Design file modified: "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v". 
Compiling architecture definition.
E: Verilog-4005: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 28)] Syntax error near ¡
E: Verilog-4067: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 28)] Expecting definition for function or task h0
E: Parsing ERROR.
I: Flow-6004: Design file modified: "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v". 
Compiling architecture definition.


Process "Compile" started.
Current time: Mon May 29 18:09:44 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/project_shudian_wangjie.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v(line number: 1)] Analyzing module top_basketball (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v(line number: 1)] Analyzing module fenpin (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 1)] Analyzing module counter (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 1)] Analyzing module shuxian (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v successfully.
 0.013185s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "top_basketball" is set as top module.
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v(line number: 1)] Elaborating module top_basketball
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v(line number: 1)] Elaborating module fenpin
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 1)] Elaborating module counter
E: Verilog-4072: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v(line number: 35)] shumaguan_basket is referenced to undefined module
Program Error Out.


Process "Compile" started.
Current time: Mon May 29 18:10:04 2023
Compiling architecture definition.
Compiling architecture definition.
Analyzing project file 'C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/project_shudian_wangjie.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v(line number: 1)] Analyzing module top_basketball (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v(line number: 1)] Analyzing module fenpin (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 1)] Analyzing module counter (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 1)] Analyzing module shuxian (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v successfully.
 0.005995s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (260.6%)
Start rtl-elaborate.
I: Module "top_basketball" is set as top module.
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v(line number: 1)] Elaborating module top_basketball
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v(line number: 1)] Elaborating module fenpin
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 1)] Elaborating module counter
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 1)] Elaborating module shuxian
Executing : rtl-elaborate successfully.
 0.015929s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (98.1%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.002755s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-infer.
Executing : rtl-infer successfully.
 0.140845s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (99.8%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.003258s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.013773s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (113.4%)
Start FSM inference.
Executing : FSM inference successfully.
 0.001901s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start sdm2adm.
Executing : sdm2adm successfully.
 0.013480s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (115.9%)
Saving design to DB.
Action compile: Real time elapsed is 2.000 sec
Action compile: CPU time elapsed is 1.172 sec
Current time: Mon May 29 18:10:05 2023
Action compile: Peak memory pool usage is 73,101,312 bytes
Process "Compile" done.
File "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_top.v" has been added to project successfully. 
Compiling architecture definition.
W: Verilog-2007: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_top.v(line number: 1)] Empty port in module declaration
I: Flow-6004: Design file modified: "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_top.v". 
Compiling architecture definition.
W: Verilog-2007: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_top.v(line number: 1)] Empty port in module declaration


Process "Compile" started.
Current time: Mon May 29 18:11:37 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/project_shudian_wangjie.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v(line number: 1)] Analyzing module top_basketball (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v(line number: 1)] Analyzing module fenpin (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 1)] Analyzing module counter (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 1)] Analyzing module shuxian (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_top.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_top.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_top.v(line number: 1)] Analyzing module tb_top (library work)
W: Verilog-2010: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_top.v(line number: 34)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2011: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_top.v(line number: 89)] Always block should contain at least one event control,or event '@(*)' will be added by default.
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_top.v successfully.
 0.007452s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (209.7%)
Start rtl-elaborate.
I: Module "tb_top" is set as top module.
W: Verilog-2007: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_top.v(line number: 1)] Empty port in module declaration
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_top.v(line number: 1)] Elaborating module tb_top
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v(line number: 1)] Elaborating module top_basketball
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v(line number: 1)] Elaborating module fenpin
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 1)] Elaborating module counter
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 1)] Elaborating module shuxian
W: Verilog-2036: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_top.v(line number: 18)] Net rst_n connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_top.v(line number: 18)] Net en_score connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_top.v(line number: 18)] Net key_1 connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_top.v(line number: 18)] Net key_2 connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_top.v(line number: 18)] Net key_3 connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_top.v(line number: 18)] Net key_yellow connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/tb_top.v(line number: 18)] Net key_red connected to input port of module instance has no driver, tie it to 0
Executing : rtl-elaborate successfully.
 0.011880s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (131.5%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.002896s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-infer.
W: Loop was found during constant probe.
Executing : rtl-infer successfully.
 0.142476s wall, 0.046875s user + 0.093750s system = 0.140625s CPU (98.7%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.003126s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
W: Loop was found during constant probe.
Executing : rtl-data-opt successfully.
 0.014359s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (108.8%)
Start FSM inference.
Executing : FSM inference successfully.
 0.001846s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start sdm2adm.
Executing : sdm2adm successfully.
 0.014986s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (104.3%)
Saving design to DB.
Action compile: Real time elapsed is 2.000 sec
Action compile: CPU time elapsed is 1.109 sec
Current time: Mon May 29 18:11:38 2023
Action compile: Peak memory pool usage is 73,240,576 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon May 29 18:11:38 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/project_shudian_wangjie.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Constraint check start.
Constraint check end.
Start pre-mapping.
Executing : pre-mapping successfully.
 0.002663s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (586.7%)
Start mod-gen.
Executing : mod-gen successfully.
 0.000576s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start logic-optimization.
Executing : logic-optimization successfully.
 0.005776s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully.
 0.000359s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully.
 0.000557s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start tech-optimization.
Executing : tech-optimization successfully.
 0.000423s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start phys-optimization.
Executing : phys-optimization successfully.
 0.000249s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start restore-hierarchy.
Executing : restore-hierarchy successfully.
 0.000255s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

Cell Usage:
GTP_GRS                       1 use

I/O ports: 0

Mapping Summary:
Total LUTs: 0 of 17536 (0.00%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 0
Total Registers: 0 of 26304 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 0 of 240 (0.00%)


Number of unique control sets : 0


Design 'tb_top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to tb_top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action synthesize: Real time elapsed is 3.000 sec
Action synthesize: CPU time elapsed is 1.188 sec
Current time: Mon May 29 18:11:40 2023
Action synthesize: Peak memory pool usage is 95,526,912 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Mon May 29 18:11:40 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/project_shudian_wangjie.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Flattening design 'tb_top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.000000 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                   
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 0        | 26304         | 0                   
| LUT                   | 0        | 17536         | 0                   
| Distributed RAM       | 0        | 4440          | 0                   
| DLL                   | 0        | 6             | 0                   
| DQSL                  | 0        | 18            | 0                   
| DRM                   | 0        | 48            | 0                   
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 0        | 240           | 0                   
| IOCKDIV               | 0        | 12            | 0                   
| IOCKGATE              | 0        | 12            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 0        | 6             | 0                   
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 0        | 20            | 0                   
| HMEMC                 | 0        | 2             | 0                   
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'tb_top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
Action dev_map: Real time elapsed is 4.000 sec
Action dev_map: CPU time elapsed is 2.625 sec
Current time: Mon May 29 18:11:43 2023
Action dev_map: Peak memory pool usage is 171,204,608 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Mon May 29 18:11:43 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293


Placement started.
Pre global placement takes 0.80 sec.
Run super clustering :
	Initial slack 2147483647.
	1 iterations finished.
	Final slack 2147483647.
Super clustering done.
Design Utilization : 0%.
Global placement takes 0.02 sec.
Wirelength after global placement is 0.
Wirelength after Macro cell placement is 0.
Macro cell placement takes 0.00 sec.
Run super clustering :
	Initial slack 2147483647.
	1 iterations finished.
	Final slack 2147483647.
Super clustering done.
Design Utilization : 0%.
Wirelength after post global placement is 0.
Post global placement takes 0.03 sec.
Wirelength after legalization is 0.
Legalization takes 0.00 sec.
Worst slack before Replication Place is 2147483647.
Wirelength after replication placement is 0.
Legalized cost 2147483647.000000.
The detailed placement ends at 11th iteration.
Wirelength after detailed placement is 0.
Timing-driven detailed placement takes 0.00 sec.
Placement done.
Total placement takes 0.89 sec.
Finished placement. (CPU time elapsed 0h:00m:01s)

Routing started.
Building routing graph takes 0.70 sec.
Worst slack is 2147483647.
Processing design graph takes 0.09 sec.
Total memory for routing:
	46.799270 M.
Total nets for routing : 0.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Global Routing step 3 processed 0 nets, it takes 0.00 sec.
Global routing takes 0.00 sec.
Total 0 subnets.
    forward max bucket size 0 , backward 0.
        Unrouted nets 0 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.000000 sec.
Detailed routing takes 0.00 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.00 sec.
Used srb routing arc is 0.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 1.05 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 0        | 30            | 0                   
| Use of BKCL              | 0        | 6             | 0                   
| Use of CLMA              | 0        | 3274          | 0                   
|   FF                     | 0        | 19644         | 0                   
|   LUT                    | 0        | 13096         | 0                   
|   LUT-FF pairs           | 0        | 13096         | 0                   
| Use of CLMS              | 0        | 1110          | 0                   
|   FF                     | 0        | 6660          | 0                   
|   LUT                    | 0        | 4440          | 0                   
|   LUT-FF pairs           | 0        | 4440          | 0                   
|   Distributed RAM        | 0        | 4440          | 0                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 0        | 48            | 0                   
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 0        | 240           | 0                   
|   IOBD                   | 0        | 120           | 0                   
|   IOBR                   | 0        | 6             | 0                   
|   IOBS                   | 0        | 114           | 0                   
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 0        | 240           | 0                   
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 0        | 6             | 0                   
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 0        | 24            | 0                   
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 0        | 20            | 0                   
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:02s)
Design 'tb_top' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 6.000 sec
Action pnr: CPU time elapsed is 5.313 sec
Current time: Mon May 29 18:11:49 2023
Action pnr: Peak memory pool usage is 334,893,056 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:02s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Mon May 29 18:11:50 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293

Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Mon May 29 18:11:54 2023
| Design       : tb_top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 5.000 sec
Action report_timing: CPU time elapsed is 3.484 sec
Current time: Mon May 29 18:11:54 2023
Action report_timing: Peak memory pool usage is 270,692,352 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Mon May 29 18:11:55 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.062500 sec.
Generating architecture configuration.
The bitstream file is "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/generate_bitstream/tb_top.sbit"
Generate programming file takes 1.328125 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 5.000 sec
Action gen_bit_stream: CPU time elapsed is 4.328 sec
Current time: Mon May 29 18:11:59 2023
Action gen_bit_stream: Peak memory pool usage is 276,738,048 bytes
Process "Generate Bitstream" done.
File "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/tb_top.v" has been added to project successfully. 
Compiling architecture definition.
W: Verilog-2007: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/tb_top.v(line number: 1)] Empty port in module declaration


Process "Compile" started.
Current time: Mon May 29 18:14:26 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/project_shudian_wangjie.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v(line number: 1)] Analyzing module top_basketball (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v(line number: 1)] Analyzing module fenpin (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 1)] Analyzing module counter (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v
I: Verilog-0001: Analyzing file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v
I: Verilog-0002: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 1)] Analyzing module shuxian (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie} C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v successfully.
 0.012079s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "top_basketball" is set as top module.
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/top_basketball.v(line number: 1)] Elaborating module top_basketball
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/fenpin.v(line number: 1)] Elaborating module fenpin
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/counter.v(line number: 1)] Elaborating module counter
I: Verilog-0003: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/shuxian.v(line number: 1)] Elaborating module shuxian
Executing : rtl-elaborate successfully.
 0.011215s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.002898s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (539.2%)
Start rtl-infer.
Executing : rtl-infer successfully.
 0.139646s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (100.7%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.004711s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.013780s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (113.4%)
Start FSM inference.
Executing : FSM inference successfully.
 0.001837s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start sdm2adm.
Executing : sdm2adm successfully.
 0.013638s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (114.6%)
Saving design to DB.
Action compile: Real time elapsed is 2.000 sec
Action compile: CPU time elapsed is 1.188 sec
Current time: Mon May 29 18:14:27 2023
Action compile: Peak memory pool usage is 73,289,728 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon May 29 18:14:28 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/project_shudian_wangjie.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Constraint check start.
Constraint check end.
Executing : get_ports clk_in
Executing : get_ports clk_in successfully.
Executing : create_clock -name clk_in_Inferred [get_ports clk_in] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name clk_in_Inferred [get_ports clk_in] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : get_pins {s0/clk_out:Q[0]}
Executing : get_pins {s0/clk_out:Q[0]} successfully.
Executing : create_clock -name {s0/clk_out/Q[0]_Inferred} [get_pins {s0/clk_out:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name {s0/clk_out/Q[0]_Inferred} [get_pins {s0/clk_out:Q[0]}] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_in_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_in_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {s0/clk_out/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {s0/clk_out/Q[0]_Inferred} successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_in_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group clk_in_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {s0/clk_out/Q[0]_Inferred}
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group {s0/clk_out/Q[0]_Inferred} successfully.
Start pre-mapping.
I: Removed bmsWIDEDFFCPE inst dis_sel[3] that is redundant to dis_sel[2]
I: Removed bmsWIDEDFFCPE inst dis_sel[4] that is redundant to dis_sel[2]
I: Removed bmsWIDEDFFCPE inst dis_sel[5] that is redundant to dis_sel[2]
Executing : pre-mapping successfully.
 0.014460s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (108.1%)
Start mod-gen.
I: Constant propagation done on s1/N29_bc0 (bmsREDAND).
I: Constant propagation done on s1/N171_sum1 (bmsREDXOR).
I: Constant propagation done on s1/N141_ab1 (bmsREDAND).
I: Constant propagation done on s1/N81_sum1 (bmsREDXOR).
I: Constant propagation done on s1/N81_bc1 (bmsREDAND).
I: Constant propagation done on s1/N127_sum0 (bmsREDXOR).
I: Constant propagation done on s1/N141_sum1 (bmsREDXOR).
I: Constant propagation done on s1/N119_sum0 (bmsREDXOR).
I: Constant propagation done on s1/N119_ab0 (bmsREDAND).
I: Constant propagation done on s1/N171_bc1 (bmsREDAND).
Executing : mod-gen successfully.
 0.038331s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (81.5%)
Start logic-optimization.
Executing : logic-optimization successfully.
 1.170029s wall, 1.156250s user + 0.015625s system = 1.171875s CPU (100.2%)
Start tech-mapping phase 1.
I: Removed GTP_DFF_P inst s2/dis_sel[1] that is redundant to s2/dis_lin[0]
Executing : tech-mapping phase 1 successfully.
 0.007815s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (199.9%)
Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully.
 1.026076s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (99.0%)
Start tech-optimization.
Executing : tech-optimization successfully.
 0.015180s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (102.9%)
Start phys-optimization.
Executing : phys-optimization successfully.
 0.000255s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start restore-hierarchy.
Executing : restore-hierarchy successfully.
 0.004136s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (377.8%)

Cell Usage:
GTP_DFF_C                    51 uses
GTP_DFF_CE                   16 uses
GTP_DFF_E                     2 uses
GTP_DFF_P                     5 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      2 uses
GTP_LUT2                     14 uses
GTP_LUT3                     13 uses
GTP_LUT4                     27 uses
GTP_LUT5                     39 uses
GTP_LUT5CARRY                24 uses
GTP_LUT5M                    10 uses
GTP_MUX2LUT6                  7 uses

I/O ports: 44
GTP_INBUF                   8 uses
GTP_OUTBUF                 36 uses

Mapping Summary:
Total LUTs: 129 of 17536 (0.74%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 129
Total Registers: 74 of 26304 (0.28%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 44 of 240 (18.33%)


Number of unique control sets : 7
  CLK(nt_clk_in), CE(nt_rst_n)                     : 2
  CLK(nt_clk_out), CP(~nt_rst_n)                   : 8
      CLK(nt_clk_out), C(~nt_rst_n)                : 3
      CLK(nt_clk_out), P(~nt_rst_n)                : 5
  CLK(nt_clk_in), C(~nt_rst_n)                     : 48
  CLK(nt_clk_in), C(~nt_rst_n), CE(s1.N330)        : 4
  CLK(nt_clk_in), C(~nt_rst_n), CE(s1.N373)        : 4
  CLK(nt_clk_in), C(~nt_rst_n), CE(s1.N423)        : 4
  CLK(nt_clk_in), C(~nt_rst_n), CE(s1.N602)        : 4


Number of DFF:CE Signals : 5
  nt_rst_n(from GTP_INBUF:O)                       : 2
  s1.N330(from GTP_LUT5M:Z)                        : 4
  s1.N373(from GTP_LUT5:Z)                         : 4
  s1.N423(from GTP_LUT4:Z)                         : 4
  s1.N602(from GTP_LUT5M:Z)                        : 4

Number of DFF:CLK Signals : 2
  nt_clk_out(from GTP_DFF_C:Q)                     : 8
  nt_clk_in(from GTP_INBUF:O)                      : 66

Number of DFF:CP Signals : 1
  ~nt_rst_n(from GTP_INV:Z)                        : 72

Design 'top_basketball' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_basketball_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/I2' to: 's0/clk_out_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/I2' to: 's0/clk_out_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/I2' to: 's0/clk_out_ce_mux[0]/Z'
C: STA-3003: The timing arc 'I2->Z' of 'GTP_LUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/I2' to: 's0/clk_out_ce_mux[0]/Z'
Check timing ...
W: Timing-4087: Port 'clk_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'en_score' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_red' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_yellow' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk_in_Inferred          1000.000     {0 500}        Declared                66           0  {clk_in}
 s0/clk_out/Q[0]_Inferred 1000.000     {0 500}        Declared                 8           1  {s0/clk_out/Q}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               clk_in_Inferred                         
 Inferred_clock_group_0        asynchronous               s0/clk_out/Q[0]_Inferred                
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk_in_Inferred              1.000 MHz     228.833 MHz       1000.000          4.370        995.630
 s0/clk_out/Q[0]_Inferred
                              1.000 MHz     999.001 MHz       1000.000          1.001        998.999
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred            995.630       0.000              0             79
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                   998.999       0.000              0              7
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred              0.725       0.000              0             79
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                     0.654       0.000              0              7
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred                                   499.279       0.000              0             66
 s0/clk_out/Q[0]_Inferred                          499.380       0.000              0              8
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : s1/key_3_edge/CLK (GTP_DFF_E)
Endpoint    : s1/red_score[1]/D (GTP_DFF_CE)
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_3_edge/CLK (GTP_DFF_E)

                                   tco                   0.325       4.091 r       s1/key_3_edge/Q (GTP_DFF_E)
                                   net (fanout=9)        0.594       4.685         s1/key_3_edge    
                                                                                   s1/N167/I1 (GTP_LUT2)
                                   td                    0.174       4.859 f       s1/N167/Z (GTP_LUT2)
                                   net (fanout=4)        0.511       5.370         s1/N167          
                                                                                   s1/N413_0/I4 (GTP_LUT5)
                                   td                    0.174       5.544 f       s1/N413_0/Z (GTP_LUT5)
                                   net (fanout=4)        0.511       6.055         s1/_N461         
                                                                                   s1/N423_6/ID (GTP_LUT5M)
                                   td                    0.235       6.290 f       s1/N423_6/Z (GTP_LUT5M)
                                   net (fanout=2)        0.441       6.731         s1/_N381         
                                                                                   s1/N982_4/I3 (GTP_LUT4)
                                   td                    0.174       6.905 f       s1/N982_4/Z (GTP_LUT4)
                                   net (fanout=2)        0.441       7.346         s1/N982          
                                                                                   s1/N471_1/I4 (GTP_LUT5)
                                   td                    0.174       7.520 f       s1/N471_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       7.890         s1/_N177         
                                                                                   s1/N471_3/I4 (GTP_LUT5)
                                   td                    0.164       8.054 r       s1/N471_3/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       8.054         s1/N471          
                                                                           r       s1/red_score[1]/D (GTP_DFF_CE)

 Data arrival time                                                   8.054         Logic Levels: 6  
                                                                                   Logic: 1.420ns(33.116%), Route: 2.868ns(66.884%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 clk_in                                                  0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.000    1000.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555    1003.766         nt_clk_in        
                                                                           r       s1/red_score[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.032    1003.684                          

 Data required time                                               1003.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.684                          
 Data arrival time                                                  -8.054                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.630                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_2_edge/CLK (GTP_DFF_E)
Endpoint    : s1/yellow_score[0]/D (GTP_DFF_CE)
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_2_edge/CLK (GTP_DFF_E)

                                   tco                   0.325       4.091 r       s1/key_2_edge/Q (GTP_DFF_E)
                                   net (fanout=8)        0.582       4.673         s1/key_2_edge    
                                                                                   s1/N362/I0 (GTP_LUT4)
                                   td                    0.239       4.912 f       s1/N362/Z (GTP_LUT4)
                                   net (fanout=5)        0.534       5.446         s1/N362          
                                                                                   s1/N363_1/I4 (GTP_LUT5)
                                   td                    0.174       5.620 f       s1/N363_1/Z (GTP_LUT5)
                                   net (fanout=6)        0.553       6.173         s1/N1141         
                                                                                   s1/N1146_0/I3 (GTP_LUT4)
                                   td                    0.174       6.347 f       s1/N1146_0/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       6.717         s1/_N494         
                                                                                   s1/N1146_2/I2 (GTP_LUT3)
                                   td                    0.174       6.891 f       s1/N1146_2/Z (GTP_LUT3)
                                   net (fanout=2)        0.441       7.332         s1/N1146         
                                                                                   s1/N1089_4/I4 (GTP_LUT5)
                                   td                    0.174       7.506 f       s1/N1089_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       7.876         s1/N1089         
                                                                                   s1/N374_7/I4 (GTP_LUT5)
                                   td                    0.164       8.040 r       s1/N374_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       8.040         s1/N374          
                                                                           r       s1/yellow_score[0]/D (GTP_DFF_CE)

 Data arrival time                                                   8.040         Logic Levels: 6  
                                                                                   Logic: 1.424ns(33.318%), Route: 2.850ns(66.682%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 clk_in                                                  0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.000    1000.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555    1003.766         nt_clk_in        
                                                                           r       s1/yellow_score[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.032    1003.684                          

 Data required time                                               1003.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.684                          
 Data arrival time                                                  -8.040                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.644                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_3_edge/CLK (GTP_DFF_E)
Endpoint    : s1/yellow_score[0]/CE (GTP_DFF_CE)
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s1/key_3_edge/CLK (GTP_DFF_E)

                                   tco                   0.325       4.091 r       s1/key_3_edge/Q (GTP_DFF_E)
                                   net (fanout=9)        0.594       4.685         s1/key_3_edge    
                                                                                   s1/N77/I1 (GTP_LUT2)
                                   td                    0.174       4.859 f       s1/N77/Z (GTP_LUT2)
                                   net (fanout=2)        0.441       5.300         s1/N77           
                                                                                   s1/N366_0/I4 (GTP_LUT5)
                                   td                    0.174       5.474 f       s1/N366_0/Z (GTP_LUT5)
                                   net (fanout=3)        0.482       5.956         s1/_N453         
                                                                                   s1/N330_11/I3 (GTP_LUT4)
                                   td                    0.174       6.130 f       s1/N330_11/Z (GTP_LUT4)
                                   net (fanout=2)        0.441       6.571         s1/_N277         
                                                                                   s1/N373_3/I4 (GTP_LUT5)
                                   td                    0.174       6.745 f       s1/N373_3/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       7.115         s1/_N442         
                                                                                   s1/N373_4/I4 (GTP_LUT5)
                                   td                    0.164       7.279 r       s1/N373_4/Z (GTP_LUT5)
                                   net (fanout=4)        0.511       7.790         s1/N373          
                                                                           r       s1/yellow_score[0]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.790         Logic Levels: 5  
                                                                                   Logic: 1.185ns(29.448%), Route: 2.839ns(70.552%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 clk_in                                                  0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.000    1000.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555    1003.766         nt_clk_in        
                                                                           r       s1/yellow_score[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.277    1003.439                          

 Data required time                                               1003.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.439                          
 Data arrival time                                                  -7.790                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.649                          
====================================================================================================

====================================================================================================

Startpoint  : s1/t4/CLK (GTP_DFF_C)
Endpoint    : s1/t3/D (GTP_DFF_C)
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s1/t4/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       s1/t4/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       4.524         s1/t4            
                                                                           f       s1/t3/D (GTP_DFF_C)

 Data arrival time                                                   4.524         Logic Levels: 0  
                                                                                   Logic: 0.317ns(41.821%), Route: 0.441ns(58.179%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s1/t3/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.524                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.725                          
====================================================================================================

====================================================================================================

Startpoint  : s1/t6/CLK (GTP_DFF_C)
Endpoint    : s1/t5/D (GTP_DFF_C)
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s1/t6/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       s1/t6/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       4.524         s1/t6            
                                                                           f       s1/t5/D (GTP_DFF_C)

 Data arrival time                                                   4.524         Logic Levels: 0  
                                                                                   Logic: 0.317ns(41.821%), Route: 0.441ns(58.179%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s1/t5/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.524                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.725                          
====================================================================================================

====================================================================================================

Startpoint  : s1/t2/CLK (GTP_DFF_C)
Endpoint    : s1/t1/D (GTP_DFF_C)
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s1/t2/CLK (GTP_DFF_C)

                                   tco                   0.317       4.083 f       s1/t2/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       4.524         s1/t2            
                                                                           f       s1/t1/D (GTP_DFF_C)

 Data arrival time                                                   4.524         Logic Levels: 0  
                                                                                   Logic: 0.317ns(41.821%), Route: 0.441ns(58.179%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s1/t1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.524                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.725                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[0]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_sel[0]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.605
  Launch Clock Delay      :  0.605
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=10)       0.605       0.605         nt_clk_out       
                                                                           r       s2/dis_lin[0]/CLK (GTP_DFF_P)

                                   tco                   0.325       0.930 r       s2/dis_lin[0]/Q (GTP_DFF_P)
                                   net (fanout=9)        0.594       1.524         s2/dis_lin [0]   
                                                                           r       s2/dis_sel[0]/D (GTP_DFF_P)

 Data arrival time                                                   1.524         Logic Levels: 0  
                                                                                   Logic: 0.325ns(35.365%), Route: 0.594ns(64.635%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=10)       0.605    1000.605         nt_clk_out       
                                                                           r       s2/dis_sel[0]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000    1000.605                          
 clock uncertainty                                      -0.050    1000.555                          

 Setup time                                             -0.032    1000.523                          

 Data required time                                               1000.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.523                          
 Data arrival time                                                  -1.524                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.999                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[0]/CLK (GTP_DFF_P)
Endpoint    : s2/dis_lin[3]/D (GTP_DFF_C)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.605
  Launch Clock Delay      :  0.605
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=10)       0.605       0.605         nt_clk_out       
                                                                           r       s2/dis_lin[0]/CLK (GTP_DFF_P)

                                   tco                   0.325       0.930 r       s2/dis_lin[0]/Q (GTP_DFF_P)
                                   net (fanout=9)        0.594       1.524         s2/dis_lin [0]   
                                                                           r       s2/dis_lin[3]/D (GTP_DFF_C)

 Data arrival time                                                   1.524         Logic Levels: 0  
                                                                                   Logic: 0.325ns(35.365%), Route: 0.594ns(64.635%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=10)       0.605    1000.605         nt_clk_out       
                                                                           r       s2/dis_lin[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1000.605                          
 clock uncertainty                                      -0.050    1000.555                          

 Setup time                                             -0.032    1000.523                          

 Data required time                                               1000.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.523                          
 Data arrival time                                                  -1.524                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.999                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/CLK (GTP_DFF_C)
Endpoint    : s2/dis_sel[7]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.605
  Launch Clock Delay      :  0.605
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=10)       0.605       0.605         nt_clk_out       
                                                                           r       s2/dis_lin[3]/CLK (GTP_DFF_C)

                                   tco                   0.325       0.930 r       s2/dis_lin[3]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       1.371         s2/dis_lin [3]   
                                                                           r       s2/dis_sel[7]/D (GTP_DFF_P)

 Data arrival time                                                   1.371         Logic Levels: 0  
                                                                                   Logic: 0.325ns(42.428%), Route: 0.441ns(57.572%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=10)       0.605    1000.605         nt_clk_out       
                                                                           r       s2/dis_sel[7]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000    1000.605                          
 clock uncertainty                                      -0.050    1000.555                          

 Setup time                                             -0.032    1000.523                          

 Data required time                                               1000.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.523                          
 Data arrival time                                                  -1.371                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.152                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/CLK (GTP_DFF_C)
Endpoint    : s2/dis_lin[0]/D (GTP_DFF_P)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.605
  Launch Clock Delay      :  0.605
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=10)       0.605       0.605         nt_clk_out       
                                                                           r       s2/dis_lin[1]/CLK (GTP_DFF_C)

                                   tco                   0.317       0.922 f       s2/dis_lin[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       1.292         s2/dis_lin [1]   
                                                                           f       s2/dis_lin[0]/D (GTP_DFF_P)

 Data arrival time                                                   1.292         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=10)       0.605       0.605         nt_clk_out       
                                                                           r       s2/dis_lin[0]/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       0.605                          
 clock uncertainty                                       0.000       0.605                          

 Hold time                                               0.033       0.638                          

 Data required time                                                  0.638                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.638                          
 Data arrival time                                                  -1.292                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/CLK (GTP_DFF_C)
Endpoint    : s2/dis_lin[1]/D (GTP_DFF_C)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.605
  Launch Clock Delay      :  0.605
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=10)       0.605       0.605         nt_clk_out       
                                                                           r       s2/dis_lin[2]/CLK (GTP_DFF_C)

                                   tco                   0.317       0.922 f       s2/dis_lin[2]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       1.363         s2/dis_lin [2]   
                                                                           f       s2/dis_lin[1]/D (GTP_DFF_C)

 Data arrival time                                                   1.363         Logic Levels: 0  
                                                                                   Logic: 0.317ns(41.821%), Route: 0.441ns(58.179%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=10)       0.605       0.605         nt_clk_out       
                                                                           r       s2/dis_lin[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       0.605                          
 clock uncertainty                                       0.000       0.605                          

 Hold time                                               0.033       0.638                          

 Data required time                                                  0.638                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.638                          
 Data arrival time                                                  -1.363                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.725                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/CLK (GTP_DFF_C)
Endpoint    : s2/dis_lin[2]/D (GTP_DFF_C)
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.605
  Launch Clock Delay      :  0.605
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=10)       0.605       0.605         nt_clk_out       
                                                                           r       s2/dis_lin[3]/CLK (GTP_DFF_C)

                                   tco                   0.317       0.922 f       s2/dis_lin[3]/Q (GTP_DFF_C)
                                   net (fanout=2)        0.441       1.363         s2/dis_lin [3]   
                                                                           f       s2/dis_lin[2]/D (GTP_DFF_C)

 Data arrival time                                                   1.363         Logic Levels: 0  
                                                                                   Logic: 0.317ns(41.821%), Route: 0.441ns(58.179%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       s0/clk_out/Q (GTP_DFF_C)
                                   net (fanout=10)       0.605       0.605         nt_clk_out       
                                                                           r       s2/dis_lin[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       0.605                          
 clock uncertainty                                       0.000       0.605                          

 Hold time                                               0.033       0.638                          

 Data required time                                                  0.638                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.638                          
 Data arrival time                                                  -1.363                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.725                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[2]/CLK (GTP_DFF_C)
Endpoint    : dis_seg[6] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s2/dis_num[2]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       s2/dis_num[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.461         s2/dis_num [2]   
                                                                                   s2/N28_26[2]/I1 (GTP_LUT4)
                                   td                    0.206       4.667 f       s2/N28_26[2]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       4.667         s2/_N230         
                                                                                   s2/N28_27[2]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       4.667 f       s2/N28_27[2]/Z (GTP_MUX2LUT6)
                                   net (fanout=7)        0.568       5.235         s2/dis_tmp [2]   
                                                                                   s2/N81[6]/I0 (GTP_LUT5)
                                   td                    0.261       5.496 f       s2/N81[6]/Z (GTP_LUT5)
                                   net (fanout=1)        0.870       6.366         _N260            
                                                                                   dis_seg_obuf[6]/I (GTP_OUTBUF)
                                   td                    2.409       8.775 f       dis_seg_obuf[6]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.775         dis_seg[6]       
 dis_seg[6]                                                                f       dis_seg[6] (port)

 Data arrival time                                                   8.775         Logic Levels: 4  
                                                                                   Logic: 3.201ns(63.905%), Route: 1.808ns(36.095%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[2]/CLK (GTP_DFF_C)
Endpoint    : dis_seg[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s2/dis_num[2]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       s2/dis_num[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.461         s2/dis_num [2]   
                                                                                   s2/N28_26[2]/I1 (GTP_LUT4)
                                   td                    0.206       4.667 f       s2/N28_26[2]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       4.667         s2/_N230         
                                                                                   s2/N28_27[2]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       4.667 f       s2/N28_27[2]/Z (GTP_MUX2LUT6)
                                   net (fanout=7)        0.568       5.235         s2/dis_tmp [2]   
                                                                                   s2/N81[0]/I0 (GTP_LUT5)
                                   td                    0.261       5.496 f       s2/N81[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.870       6.366         _N251            
                                                                                   dis_seg_obuf[0]/I (GTP_OUTBUF)
                                   td                    2.409       8.775 f       dis_seg_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.775         dis_seg[0]       
 dis_seg[0]                                                                f       dis_seg[0] (port)

 Data arrival time                                                   8.775         Logic Levels: 4  
                                                                                   Logic: 3.201ns(63.905%), Route: 1.808ns(36.095%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[2]/CLK (GTP_DFF_C)
Endpoint    : dis_seg[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_in                                                  0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.000       0.000         clk_in           
                                                                                   clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=66)       2.555       3.766         nt_clk_in        
                                                                           r       s2/dis_num[2]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       s2/dis_num[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       4.461         s2/dis_num [2]   
                                                                                   s2/N28_26[2]/I1 (GTP_LUT4)
                                   td                    0.206       4.667 f       s2/N28_26[2]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       4.667         s2/_N230         
                                                                                   s2/N28_27[2]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       4.667 f       s2/N28_27[2]/Z (GTP_MUX2LUT6)
                                   net (fanout=7)        0.568       5.235         s2/dis_tmp [2]   
                                                                                   s2/N81[1]/I0 (GTP_LUT5)
                                   td                    0.261       5.496 f       s2/N81[1]/Z (GTP_LUT5)
                                   net (fanout=1)        0.870       6.366         _N257            
                                                                                   dis_seg_obuf[1]/I (GTP_OUTBUF)
                                   td                    2.409       8.775 f       dis_seg_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.775         dis_seg[1]       
 dis_seg[1]                                                                f       dis_seg[1] (port)

 Data arrival time                                                   8.775         Logic Levels: 4  
                                                                                   Logic: 3.201ns(63.905%), Route: 1.808ns(36.095%)
====================================================================================================

====================================================================================================

Startpoint  : key_1 (port)
Endpoint    : s1/t2/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 key_1                                                   0.000       0.000 r       key_1 (port)     
                                   net (fanout=1)        0.000       0.000         key_1            
                                                                                   key_1_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       key_1_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_key_1         
                                                                           r       s1/t2/D (GTP_DFF_C)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

Startpoint  : key_2 (port)
Endpoint    : s1/t4/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 key_2                                                   0.000       0.000 r       key_2 (port)     
                                   net (fanout=1)        0.000       0.000         key_2            
                                                                                   key_2_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       key_2_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_key_2         
                                                                           r       s1/t4/D (GTP_DFF_C)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

Startpoint  : key_3 (port)
Endpoint    : s1/t6/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 key_3                                                   0.000       0.000 r       key_3 (port)     
                                   net (fanout=1)        0.000       0.000         key_3            
                                                                                   key_3_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       key_3_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_key_3         
                                                                           r       s1/t6/D (GTP_DFF_C)

 Data arrival time                                                   2.081         Logic Levels: 1  
                                                                                   Logic: 1.211ns(58.193%), Route: 0.870ns(41.807%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action synthesize: Real time elapsed is 5.000 sec
Action synthesize: CPU time elapsed is 3.438 sec
Current time: Mon May 29 18:14:32 2023
Action synthesize: Peak memory pool usage is 118,185,984 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Mon May 29 18:14:32 2023
Compiling architecture definition.
Analyzing project file 'C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/project_shudian_wangjie.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Flattening design 'top_basketball'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk_in in design, driver pin O(instance clk_in_ibuf) -> load pin CLK(instance s0/clk_out).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.015625 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                   
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 74       | 26304         | 1                   
| LUT                   | 129      | 17536         | 1                   
| Distributed RAM       | 0        | 4440          | 0                   
| DLL                   | 0        | 6             | 0                   
| DQSL                  | 0        | 18            | 0                   
| DRM                   | 0        | 48            | 0                   
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 44       | 240           | 19                  
| IOCKDIV               | 0        | 12            | 0                   
| IOCKGATE              | 0        | 12            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 0        | 6             | 0                   
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 1        | 20            | 5                   
| HMEMC                 | 0        | 2             | 0                   
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'top_basketball' has been successfully mapped to architecture-specific objects.
Saving design to DB.
Action dev_map: Real time elapsed is 4.000 sec
Action dev_map: CPU time elapsed is 2.688 sec
Current time: Mon May 29 18:14:35 2023
Action dev_map: Peak memory pool usage is 171,274,240 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Mon May 29 18:14:35 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293


Placement started.
Mapping instance clk_in_ibuf/opit_1 to IOL_7_74.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_104.
Pre global placement takes 1.33 sec.
Run super clustering :
	Initial slack 990779.
	5 iterations finished.
	Final slack 993455.
Super clustering done.
Design Utilization : 1%.
Global placement takes 0.27 sec.
Wirelength after global placement is 1369.
Placed fixed group with base inst clk_in_ibuf/opit_1 on IOL_7_74.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_104.
Wirelength after Macro cell placement is 1199.
Macro cell placement takes 0.00 sec.
Run super clustering :
	Initial slack 990779.
	5 iterations finished.
	Final slack 993455.
Super clustering done.
Design Utilization : 1%.
Wirelength after post global placement is 1068.
Post global placement takes 0.17 sec.
Wirelength after legalization is 1138.
Legalization takes 0.03 sec.
Worst slack before Replication Place is 995771.
Wirelength after replication placement is 1138.
Legalized cost 995771.000000.
The detailed placement ends at 11th iteration.
Wirelength after detailed placement is 1138.
Timing-driven detailed placement takes 0.19 sec.
Placement done.
Total placement takes 2.06 sec.
Finished placement. (CPU time elapsed 0h:00m:02s)

Routing started.
Building routing graph takes 0.73 sec.
Worst slack is 996007.
Processing design graph takes 0.11 sec.
Total memory for routing:
	46.928308 M.
Total nets for routing : 279.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.02 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 2 at the end of iteration 0.
Unrouted nets 0 at the end of iteration 1.
Global Routing step 3 processed 15 nets, it takes 0.00 sec.
Global routing takes 0.02 sec.
Total 304 subnets.
    forward max bucket size 48 , backward 20.
        Unrouted nets 149 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.031250 sec.
    forward max bucket size 95 , backward 35.
        Unrouted nets 134 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.015625 sec.
    forward max bucket size 21 , backward 22.
        Unrouted nets 111 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.015625 sec.
    forward max bucket size 43 , backward 50.
        Unrouted nets 87 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 73.
        Unrouted nets 72 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 75.
        Unrouted nets 51 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 56.
        Unrouted nets 38 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 42.
        Unrouted nets 28 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 32.
        Unrouted nets 18 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 25.
        Unrouted nets 16 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 33.
        Unrouted nets 11 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 21.
        Unrouted nets 2 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.015625 sec.
    forward max bucket size 6 , backward 2.
        Unrouted nets 0 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
C: Route-2036: The clock path from s0/clk_out/opit_0_inv:Q to s2/dis_sel[7]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 0.14 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.06 sec.
Used srb routing arc is 1766.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 1.33 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 0        | 30            | 0                   
| Use of BKCL              | 0        | 6             | 0                   
| Use of CLMA              | 44       | 3274          | 1                   
|   FF                     | 72       | 19644         | 1                   
|   LUT                    | 116      | 13096         | 1                   
|   LUT-FF pairs           | 18       | 13096         | 1                   
| Use of CLMS              | 6        | 1110          | 1                   
|   FF                     | 2        | 6660          | 1                   
|   LUT                    | 16       | 4440          | 1                   
|   LUT-FF pairs           | 2        | 4440          | 1                   
|   Distributed RAM        | 0        | 4440          | 0                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 0        | 48            | 0                   
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 44       | 240           | 18                  
|   IOBD                   | 21       | 120           | 18                  
|   IOBR                   | 1        | 6             | 17                  
|   IOBS                   | 22       | 114           | 19                  
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 44       | 240           | 18                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 0        | 6             | 0                   
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 0        | 24            | 0                   
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 1        | 20            | 5                   
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:03s)
Design 'top_basketball' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 8.000 sec
Action pnr: CPU time elapsed is 6.828 sec
Current time: Mon May 29 18:14:42 2023
Action pnr: Peak memory pool usage is 368,181,248 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:03s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Mon May 29 18:14:43 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L1' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L1' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L1' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L1' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L1' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L1' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L1' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L1' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
Check timing ...
W: Timing-4087: Port 'clk_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_sel[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'en_score' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_red' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_yellow' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Mon May 29 18:14:47 2023
| Design       : top_basketball
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk_in_Inferred          1000.000     {0 500}        Declared                54           0  {clk_in}
 s0/clk_out/Q[0]_Inferred 1000.000     {0 500}        Declared                 8           1  {s0/clk_out/opit_0_inv/Q}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               clk_in_Inferred                         
 Inferred_clock_group_0        asynchronous               s0/clk_out/Q[0]_Inferred                
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk_in_Inferred              1.000 MHz     213.174 MHz       1000.000          4.691        995.309
 s0/clk_out/Q[0]_Inferred
                              1.000 MHz     853.971 MHz       1000.000          1.171        998.829
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred            995.309       0.000              0            179
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                   998.829       0.000              0              7
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred              0.394       0.000              0            179
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                     0.334       0.000              0              7
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred                                   499.289       0.000              0             54
 s0/clk_out/Q[0]_Inferred                          499.436       0.000              0              8
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred            996.214       0.000              0            179
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                   999.093       0.000              0              7
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred              0.365       0.000              0            179
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                     0.307       0.000              0              7
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred                                   499.656       0.000              0             54
 s0/clk_out/Q[0]_Inferred                          499.659       0.000              0              8
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : s0/cnt[11]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[23]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.396
  Launch Clock Delay      :  3.971
  Clock Pessimism Removal :  0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.833       3.971         ntclkbufg_0      
 CLMA_142_216/CLK                                                          r       s0/cnt[11]/opit_0_inv_A2Q21/CLK

 CLMA_142_216/Q3                   tco                   0.261       4.232 r       s0/cnt[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.719       4.951         s0/cnt [11]      
 CLMA_130_212/Y0                   td                    0.282       5.233 r       s0/N34_16/gateop_perm/Z
                                   net (fanout=1)        0.260       5.493         s0/_N486         
 CLMA_130_212/Y1                   td                    0.276       5.769 r       s0/N34_21/gateop_perm/Z
                                   net (fanout=2)        0.607       6.376         s0/_N491         
 CLMA_142_204/Y0                   td                    0.387       6.763 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       0.595       7.358         s0/N34           
                                                         0.281       7.639 r       s0/cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.639         s0/_N100         
 CLMA_142_208/COUT                 td                    0.097       7.736 r       s0/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.736         s0/_N102         
                                                         0.060       7.796 r       s0/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.796         s0/_N104         
 CLMA_142_212/COUT                 td                    0.097       7.893 r       s0/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.893         s0/_N106         
                                                         0.060       7.953 r       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.953         s0/_N108         
 CLMA_142_216/COUT                 td                    0.097       8.050 r       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.050         s0/_N110         
                                                         0.060       8.110 r       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.110         s0/_N112         
 CLMA_142_220/COUT                 td                    0.097       8.207 r       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.207         s0/_N114         
                                                         0.060       8.267 r       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.267         s0/_N116         
 CLMA_142_224/COUT                 td                    0.097       8.364 r       s0/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.364         s0/_N118         
                                                         0.059       8.423 f       s0/cnt[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.423         s0/_N120         
                                                                           f       s0/cnt[23]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.423         Logic Levels: 8  
                                                                                   Logic: 2.271ns(51.011%), Route: 2.181ns(48.989%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935    1001.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056    1001.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.570    1003.396         ntclkbufg_0      
 CLMA_142_228/CLK                                                          r       s0/cnt[23]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.557    1003.953                          
 clock uncertainty                                      -0.050    1003.903                          

 Setup time                                             -0.171    1003.732                          

 Data required time                                               1003.732                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.732                          
 Data arrival time                                                  -8.423                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.309                          
====================================================================================================

====================================================================================================

Startpoint  : s0/cnt[11]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[21]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.396
  Launch Clock Delay      :  3.971
  Clock Pessimism Removal :  0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.833       3.971         ntclkbufg_0      
 CLMA_142_216/CLK                                                          r       s0/cnt[11]/opit_0_inv_A2Q21/CLK

 CLMA_142_216/Q3                   tco                   0.261       4.232 r       s0/cnt[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.719       4.951         s0/cnt [11]      
 CLMA_130_212/Y0                   td                    0.282       5.233 r       s0/N34_16/gateop_perm/Z
                                   net (fanout=1)        0.260       5.493         s0/_N486         
 CLMA_130_212/Y1                   td                    0.276       5.769 r       s0/N34_21/gateop_perm/Z
                                   net (fanout=2)        0.607       6.376         s0/_N491         
 CLMA_142_204/Y0                   td                    0.387       6.763 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       0.595       7.358         s0/N34           
                                                         0.281       7.639 r       s0/cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.639         s0/_N100         
 CLMA_142_208/COUT                 td                    0.097       7.736 r       s0/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.736         s0/_N102         
                                                         0.060       7.796 r       s0/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.796         s0/_N104         
 CLMA_142_212/COUT                 td                    0.097       7.893 r       s0/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.893         s0/_N106         
                                                         0.060       7.953 r       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.953         s0/_N108         
 CLMA_142_216/COUT                 td                    0.097       8.050 r       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.050         s0/_N110         
                                                         0.060       8.110 r       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.110         s0/_N112         
 CLMA_142_220/COUT                 td                    0.097       8.207 r       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.207         s0/_N114         
                                                         0.060       8.267 r       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.267         s0/_N116         
 CLMA_142_224/COUT                 td                    0.095       8.362 f       s0/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.362         s0/_N118         
 CLMA_142_228/CIN                                                          f       s0/cnt[21]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.362         Logic Levels: 8  
                                                                                   Logic: 2.210ns(50.330%), Route: 2.181ns(49.670%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935    1001.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056    1001.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.570    1003.396         ntclkbufg_0      
 CLMA_142_228/CLK                                                          r       s0/cnt[21]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.557    1003.953                          
 clock uncertainty                                      -0.050    1003.903                          

 Setup time                                             -0.171    1003.732                          

 Data required time                                               1003.732                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.732                          
 Data arrival time                                                  -8.362                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.370                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_3_edge/opit_0_L5Q_perm/CLK
Endpoint    : s1/yellow_score[0]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.366
  Launch Clock Delay      :  3.959
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.821       3.959         ntclkbufg_0      
 CLMA_146_204/CLK                                                          r       s1/key_3_edge/opit_0_L5Q_perm/CLK

 CLMA_146_204/Q0                   tco                   0.261       4.220 r       s1/key_3_edge/opit_0_L5Q_perm/Q
                                   net (fanout=9)        0.896       5.116         s1/key_3_edge    
 CLMA_146_209/Y2                   td                    0.216       5.332 r       s1/N296_0/gateop_perm/Z
                                   net (fanout=1)        0.575       5.907         s1/_N307         
 CLMA_138_204/Y0                   td                    0.164       6.071 r       s1/N363_1/gateop_perm/Z
                                   net (fanout=6)        0.609       6.680         s1/N1141         
 CLMA_138_204/Y1                   td                    0.169       6.849 r       s1/N1146_0/gateop_perm/Z
                                   net (fanout=1)        0.261       7.110         s1/_N494         
 CLMA_138_204/Y2                   td                    0.216       7.326 r       s1/N1146_2/gateop_perm/Z
                                   net (fanout=2)        0.416       7.742         s1/N1146         
 CLMA_138_201/Y0                   td                    0.164       7.906 r       s1/N1089_4/gateop_perm/Z
                                   net (fanout=1)        0.422       8.328         s1/N1089         
 CLMA_142_204/B4                                                           r       s1/yellow_score[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   8.328         Logic Levels: 5  
                                                                                   Logic: 1.190ns(27.237%), Route: 3.179ns(72.763%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935    1001.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056    1001.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.540    1003.366         ntclkbufg_0      
 CLMA_142_204/CLK                                                          r       s1/yellow_score[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.538    1003.904                          
 clock uncertainty                                      -0.050    1003.854                          

 Setup time                                             -0.133    1003.721                          

 Data required time                                               1003.721                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.721                          
 Data arrival time                                                  -8.328                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.393                          
====================================================================================================

====================================================================================================

Startpoint  : s1/red_score[2]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : s2/dis_num[2]/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.979
  Launch Clock Delay      :  3.383
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935       1.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056       1.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.557       3.383         ntclkbufg_0      
 CLMA_138_221/CLK                                                          r       s1/red_score[2]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_138_221/Q0                   tco                   0.223       3.606 f       s1/red_score[2]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=14)       0.262       3.868         nt_score[2]      
 CLMA_146_221/AD                                                           f       s2/dis_num[2]/opit_0_inv/D

 Data arrival time                                                   3.868         Logic Levels: 0  
                                                                                   Logic: 0.223ns(45.979%), Route: 0.262ns(54.021%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.841       3.979         ntclkbufg_0      
 CLMA_146_221/CLK                                                          r       s2/dis_num[2]/opit_0_inv/CLK
 clock pessimism                                        -0.538       3.441                          
 clock uncertainty                                       0.000       3.441                          

 Hold time                                               0.033       3.474                          

 Data required time                                                  3.474                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.474                          
 Data arrival time                                                  -3.868                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.394                          
====================================================================================================

====================================================================================================

Startpoint  : s1/red_score[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s1/red_score[5]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.984
  Launch Clock Delay      :  3.394
  Clock Pessimism Removal :  -0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935       1.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056       1.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.568       3.394         ntclkbufg_0      
 CLMA_146_224/CLK                                                          r       s1/red_score[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_224/Q0                   tco                   0.223       3.617 f       s1/red_score[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.144       3.761         nt_score[4]      
 CLMA_146_225/C4                                                           f       s1/red_score[5]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.761         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.846       3.984         ntclkbufg_0      
 CLMA_146_225/CLK                                                          r       s1/red_score[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.557       3.427                          
 clock uncertainty                                       0.000       3.427                          

 Hold time                                              -0.082       3.345                          

 Data required time                                                  3.345                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.345                          
 Data arrival time                                                  -3.761                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.416                          
====================================================================================================

====================================================================================================

Startpoint  : s1/red_score[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s1/red_score[6]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.984
  Launch Clock Delay      :  3.394
  Clock Pessimism Removal :  -0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935       1.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056       1.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.568       3.394         ntclkbufg_0      
 CLMA_146_224/CLK                                                          r       s1/red_score[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_224/Q0                   tco                   0.223       3.617 f       s1/red_score[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.144       3.761         nt_score[4]      
 CLMA_146_225/D4                                                           f       s1/red_score[6]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.761         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.846       3.984         ntclkbufg_0      
 CLMA_146_225/CLK                                                          r       s1/red_score[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.557       3.427                          
 clock uncertainty                                       0.000       3.427                          

 Hold time                                              -0.083       3.344                          

 Data required time                                                  3.344                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.344                          
 Data arrival time                                                  -3.761                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.417                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[0]/opit_0_inv/CLK
Endpoint    : s2/dis_sel[0]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.290  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.406
  Launch Clock Delay      :  0.696
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=10)       0.696       0.696         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK

 CLMA_146_216/Q2                   tco                   0.261       0.957 r       s2/dis_lin[0]/opit_0_inv/Q
                                   net (fanout=9)        0.503       1.460         s2/dis_lin [0]   
 CLMA_146_205/M2                                                           r       s2/dis_sel[0]/opit_0_inv/D

 Data arrival time                                                   1.460         Logic Levels: 0  
                                                                                   Logic: 0.261ns(34.162%), Route: 0.503ns(65.838%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_134_208/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=10)       0.406    1000.406         nt_clk_out       
 CLMA_146_205/CLK                                                          r       s2/dis_sel[0]/opit_0_inv/CLK
 clock pessimism                                         0.000    1000.406                          
 clock uncertainty                                      -0.050    1000.356                          

 Setup time                                             -0.067    1000.289                          

 Data required time                                               1000.289                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.289                          
 Data arrival time                                                  -1.460                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.829                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[0]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.527
  Launch Clock Delay      :  0.696
  Clock Pessimism Removal :  0.169

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=10)       0.696       0.696         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_146_216/Y2                   tco                   0.325       1.021 r       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=1)        0.493       1.514         s2/dis_lin [1]   
 CLMA_146_216/M1                                                           r       s2/dis_lin[0]/opit_0_inv/D

 Data arrival time                                                   1.514         Logic Levels: 0  
                                                                                   Logic: 0.325ns(39.731%), Route: 0.493ns(60.269%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_134_208/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=10)       0.527    1000.527         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK
 clock pessimism                                         0.169    1000.696                          
 clock uncertainty                                      -0.050    1000.646                          

 Setup time                                             -0.067    1000.579                          

 Data required time                                               1000.579                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.579                          
 Data arrival time                                                  -1.514                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.065                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.527
  Launch Clock Delay      :  0.696
  Clock Pessimism Removal :  0.169

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=10)       0.696       0.696         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK

 CLMA_146_216/Y0                   tco                   0.325       1.021 r       s2/dis_lin[2]/opit_0_inv/Q
                                   net (fanout=2)        0.263       1.284         s2/dis_lin [2]   
 CLMA_146_216/CD                                                           r       s2/dis_lin[1]/opit_0_inv/D

 Data arrival time                                                   1.284         Logic Levels: 0  
                                                                                   Logic: 0.325ns(55.272%), Route: 0.263ns(44.728%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_134_208/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=10)       0.527    1000.527         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK
 clock pessimism                                         0.169    1000.696                          
 clock uncertainty                                      -0.050    1000.646                          

 Setup time                                             -0.032    1000.614                          

 Data required time                                               1000.614                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.614                          
 Data arrival time                                                  -1.284                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.330                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[2]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.696
  Launch Clock Delay      :  0.527
  Clock Pessimism Removal :  -0.169

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=10)       0.527       0.527         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[3]/opit_0_inv/CLK

 CLMA_146_216/Q1                   tco                   0.223       0.750 f       s2/dis_lin[3]/opit_0_inv/Q
                                   net (fanout=2)        0.144       0.894         s2/dis_lin [3]   
 CLMA_146_216/AD                                                           f       s2/dis_lin[2]/opit_0_inv/D

 Data arrival time                                                   0.894         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=10)       0.696       0.696         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK
 clock pessimism                                        -0.169       0.527                          
 clock uncertainty                                       0.000       0.527                          

 Hold time                                               0.033       0.560                          

 Data required time                                                  0.560                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.560                          
 Data arrival time                                                  -0.894                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.334                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/opit_0_inv/CLK
Endpoint    : s2/dis_sel[7]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.696
  Launch Clock Delay      :  0.527
  Clock Pessimism Removal :  -0.169

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=10)       0.527       0.527         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[3]/opit_0_inv/CLK

 CLMA_146_216/Q1                   tco                   0.224       0.751 r       s2/dis_lin[3]/opit_0_inv/Q
                                   net (fanout=2)        0.140       0.891         s2/dis_lin [3]   
 CLMA_146_216/M3                                                           r       s2/dis_sel[7]/opit_0_inv/D

 Data arrival time                                                   0.891         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.538%), Route: 0.140ns(38.462%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=10)       0.696       0.696         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_sel[7]/opit_0_inv/CLK
 clock pessimism                                        -0.169       0.527                          
 clock uncertainty                                       0.000       0.527                          

 Hold time                                              -0.012       0.515                          

 Data required time                                                  0.515                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.515                          
 Data arrival time                                                  -0.891                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.376                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[0]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[3]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.696
  Launch Clock Delay      :  0.527
  Clock Pessimism Removal :  -0.169

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=10)       0.527       0.527         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK

 CLMA_146_216/Q2                   tco                   0.224       0.751 r       s2/dis_lin[0]/opit_0_inv/Q
                                   net (fanout=9)        0.141       0.892         s2/dis_lin [0]   
 CLMA_146_216/M2                                                           r       s2/dis_lin[3]/opit_0_inv/D

 Data arrival time                                                   0.892         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.370%), Route: 0.141ns(38.630%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=10)       0.696       0.696         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[3]/opit_0_inv/CLK
 clock pessimism                                        -0.169       0.527                          
 clock uncertainty                                       0.000       0.527                          

 Hold time                                              -0.012       0.515                          

 Data required time                                                  0.515                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.515                          
 Data arrival time                                                  -0.892                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.377                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[10]/opit_0_inv/CLK
Endpoint    : dis_seg[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.826       3.964         ntclkbufg_0      
 CLMA_146_208/CLK                                                          r       s2/dis_num[10]/opit_0_inv/CLK

 CLMA_146_208/Q0                   tco                   0.261       4.225 r       s2/dis_num[10]/opit_0_inv/Q
                                   net (fanout=1)        0.896       5.121         s2/dis_num [10]  
 CLMA_146_233/Y6AB                 td                    0.276       5.397 r       s2/N28_27[2]_muxf6_perm/Z
                                   net (fanout=7)        0.644       6.041         s2/dis_tmp [2]   
 CLMA_146_253/Y3                   td                    0.377       6.418 r       s2/N81[2]/gateop_perm/Z
                                   net (fanout=1)        1.269       7.687         _N258            
 IOL_151_321/DO                    td                    0.128       7.815 r       dis_seg_obuf[2]/opit_1/O
                                   net (fanout=1)        0.000       7.815         dis_seg_obuf[2]/ntO
 IOBS_152_321/PAD                  td                    2.141       9.956 r       dis_seg_obuf[2]/opit_0/O
                                   net (fanout=1)        0.083      10.039         dis_seg[2]       
 A14                                                                       r       dis_seg[2] (port)

 Data arrival time                                                  10.039         Logic Levels: 4  
                                                                                   Logic: 3.183ns(52.395%), Route: 2.892ns(47.605%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[3]/opit_0_inv/CLK
Endpoint    : dis_seg[5] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.841       3.979         ntclkbufg_0      
 CLMA_146_221/CLK                                                          r       s2/dis_num[3]/opit_0_inv/CLK

 CLMA_146_221/Q3                   tco                   0.261       4.240 r       s2/dis_num[3]/opit_0_inv/Q
                                   net (fanout=1)        0.723       4.963         s2/dis_num [3]   
 CLMA_146_228/Y6AB                 td                    0.216       5.179 r       s2/N28_27[3]_muxf6_perm/Z
                                   net (fanout=7)        0.889       6.068         s2/dis_tmp [3]   
 CLMA_146_253/Y0                   td                    0.281       6.349 f       s2/N81[5]/gateop_perm/Z
                                   net (fanout=1)        1.006       7.355         _N259            
 IOL_151_322/DO                    td                    0.122       7.477 f       dis_seg_obuf[5]/opit_1/O
                                   net (fanout=1)        0.000       7.477         dis_seg_obuf[5]/ntO
 IOBD_152_322/PAD                  td                    2.287       9.764 f       dis_seg_obuf[5]/opit_0/O
                                   net (fanout=1)        0.080       9.844         dis_seg[5]       
 B14                                                                       f       dis_seg[5] (port)

 Data arrival time                                                   9.844         Logic Levels: 4  
                                                                                   Logic: 3.167ns(53.998%), Route: 2.698ns(46.002%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[10]/opit_0_inv/CLK
Endpoint    : dis_seg[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.826       3.964         ntclkbufg_0      
 CLMA_146_208/CLK                                                          r       s2/dis_num[10]/opit_0_inv/CLK

 CLMA_146_208/Q0                   tco                   0.261       4.225 r       s2/dis_num[10]/opit_0_inv/Q
                                   net (fanout=1)        0.896       5.121         s2/dis_num [10]  
 CLMA_146_233/Y6AB                 td                    0.276       5.397 r       s2/N28_27[2]_muxf6_perm/Z
                                   net (fanout=7)        0.775       6.172         s2/dis_tmp [2]   
 CLMA_146_253/Y2                   td                    0.384       6.556 r       s2/N81[1]/gateop_perm/Z
                                   net (fanout=1)        0.915       7.471         _N257            
 IOL_151_297/DO                    td                    0.128       7.599 r       dis_seg_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000       7.599         dis_seg_obuf[1]/ntO
 IOBS_152_297/PAD                  td                    2.141       9.740 r       dis_seg_obuf[1]/opit_0/O
                                   net (fanout=1)        0.073       9.813         dis_seg[1]       
 A16                                                                       r       dis_seg[1] (port)

 Data arrival time                                                   9.813         Logic Levels: 4  
                                                                                   Logic: 3.190ns(54.539%), Route: 2.659ns(45.461%)
====================================================================================================

====================================================================================================

Startpoint  : key_1 (port)
Endpoint    : s1/t2/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K15                                                     0.000       0.000 r       key_1 (port)     
                                   net (fanout=1)        0.035       0.035         key_1            
 IOBS_152_201/DIN                  td                    0.935       0.970 r       key_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.970         key_1_ibuf/ntD   
 IOL_151_201/RX_DATA_DD            td                    0.094       1.064 r       key_1_ibuf/opit_1/OUT
                                   net (fanout=1)        0.506       1.570         nt_key_1         
 CLMA_146_208/M1                                                           r       s1/t2/opit_0_inv/D

 Data arrival time                                                   1.570         Logic Levels: 2  
                                                                                   Logic: 1.029ns(65.541%), Route: 0.541ns(34.459%)
====================================================================================================

====================================================================================================

Startpoint  : key_yellow (port)
Endpoint    : s1/yellow_score[0]/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H18                                                     0.000       0.000 r       key_yellow (port)
                                   net (fanout=1)        0.064       0.064         key_yellow       
 IOBD_152_198/DIN                  td                    0.935       0.999 r       key_yellow_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.999         key_yellow_ibuf/ntD
 IOL_151_198/RX_DATA_DD            td                    0.094       1.093 r       key_yellow_ibuf/opit_1/OUT
                                   net (fanout=11)       0.358       1.451         nt_key_yellow    
 CLMS_142_205/Y2                   td                    0.153       1.604 f       s1/N369_1/gateop_perm/Z
                                   net (fanout=1)        0.144       1.748         s1/N1145         
 CLMA_142_204/B1                                                           f       s1/yellow_score[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.748         Logic Levels: 3  
                                                                                   Logic: 1.182ns(67.620%), Route: 0.566ns(32.380%)
====================================================================================================

====================================================================================================

Startpoint  : key_2 (port)
Endpoint    : s1/t4/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J18                                                     0.000       0.000 r       key_2 (port)     
                                   net (fanout=1)        0.062       0.062         key_2            
 IOBD_152_174/DIN                  td                    0.935       0.997 r       key_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.997         key_2_ibuf/ntD   
 IOL_151_174/RX_DATA_DD            td                    0.094       1.091 r       key_2_ibuf/opit_1/OUT
                                   net (fanout=1)        0.706       1.797         nt_key_2         
 CLMA_146_200/M1                                                           r       s1/t4/opit_0_inv/D

 Data arrival time                                                   1.797         Logic Levels: 2  
                                                                                   Logic: 1.029ns(57.262%), Route: 0.768ns(42.738%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : s0/cnt[13]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[23]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.820
  Launch Clock Delay      :  3.225
  Clock Pessimism Removal :  0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.494       3.225         ntclkbufg_0      
 CLMA_142_220/CLK                                                          r       s0/cnt[13]/opit_0_inv_A2Q21/CLK

 CLMA_142_220/Q0                   tco                   0.209       3.434 r       s0/cnt[13]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.470       3.904         s0/cnt [12]      
 CLMA_130_212/Y0                   td                    0.310       4.214 r       s0/N34_16/gateop_perm/Z
                                   net (fanout=1)        0.239       4.453         s0/_N486         
 CLMA_130_212/Y1                   td                    0.221       4.674 r       s0/N34_21/gateop_perm/Z
                                   net (fanout=2)        0.447       5.121         s0/_N491         
 CLMA_142_204/Y0                   td                    0.310       5.431 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       0.488       5.919         s0/N34           
                                                         0.225       6.144 r       s0/cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.144         s0/_N100         
 CLMA_142_208/COUT                 td                    0.083       6.227 r       s0/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.227         s0/_N102         
                                                         0.055       6.282 f       s0/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.282         s0/_N104         
 CLMA_142_212/COUT                 td                    0.083       6.365 r       s0/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.365         s0/_N106         
                                                         0.055       6.420 f       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.420         s0/_N108         
 CLMA_142_216/COUT                 td                    0.083       6.503 r       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.503         s0/_N110         
                                                         0.055       6.558 f       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.558         s0/_N112         
 CLMA_142_220/COUT                 td                    0.083       6.641 r       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.641         s0/_N114         
                                                         0.055       6.696 f       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.696         s0/_N116         
 CLMA_142_224/COUT                 td                    0.083       6.779 r       s0/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.779         s0/_N118         
                                                         0.055       6.834 f       s0/cnt[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.834         s0/_N120         
                                                                           f       s0/cnt[23]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   6.834         Logic Levels: 8  
                                                                                   Logic: 1.965ns(54.447%), Route: 1.644ns(45.553%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781    1000.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041    1000.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.307    1002.820         ntclkbufg_0      
 CLMA_142_228/CLK                                                          r       s0/cnt[23]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.388    1003.208                          
 clock uncertainty                                      -0.050    1003.158                          

 Setup time                                             -0.110    1003.048                          

 Data required time                                               1003.048                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.048                          
 Data arrival time                                                  -6.834                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.214                          
====================================================================================================

====================================================================================================

Startpoint  : s0/cnt[13]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[21]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.820
  Launch Clock Delay      :  3.225
  Clock Pessimism Removal :  0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.494       3.225         ntclkbufg_0      
 CLMA_142_220/CLK                                                          r       s0/cnt[13]/opit_0_inv_A2Q21/CLK

 CLMA_142_220/Q0                   tco                   0.209       3.434 r       s0/cnt[13]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.470       3.904         s0/cnt [12]      
 CLMA_130_212/Y0                   td                    0.310       4.214 r       s0/N34_16/gateop_perm/Z
                                   net (fanout=1)        0.239       4.453         s0/_N486         
 CLMA_130_212/Y1                   td                    0.221       4.674 r       s0/N34_21/gateop_perm/Z
                                   net (fanout=2)        0.447       5.121         s0/_N491         
 CLMA_142_204/Y0                   td                    0.310       5.431 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       0.488       5.919         s0/N34           
                                                         0.225       6.144 r       s0/cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.144         s0/_N100         
 CLMA_142_208/COUT                 td                    0.083       6.227 r       s0/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.227         s0/_N102         
                                                         0.055       6.282 f       s0/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.282         s0/_N104         
 CLMA_142_212/COUT                 td                    0.083       6.365 r       s0/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.365         s0/_N106         
                                                         0.055       6.420 f       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.420         s0/_N108         
 CLMA_142_216/COUT                 td                    0.083       6.503 r       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.503         s0/_N110         
                                                         0.055       6.558 f       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.558         s0/_N112         
 CLMA_142_220/COUT                 td                    0.083       6.641 r       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.641         s0/_N114         
                                                         0.055       6.696 f       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.696         s0/_N116         
 CLMA_142_224/COUT                 td                    0.082       6.778 f       s0/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.778         s0/_N118         
 CLMA_142_228/CIN                                                          f       s0/cnt[21]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   6.778         Logic Levels: 8  
                                                                                   Logic: 1.909ns(53.729%), Route: 1.644ns(46.271%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781    1000.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041    1000.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.307    1002.820         ntclkbufg_0      
 CLMA_142_228/CLK                                                          r       s0/cnt[21]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.388    1003.208                          
 clock uncertainty                                      -0.050    1003.158                          

 Setup time                                             -0.110    1003.048                          

 Data required time                                               1003.048                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.048                          
 Data arrival time                                                  -6.778                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.270                          
====================================================================================================

====================================================================================================

Startpoint  : s1/key_3_edge/opit_0_L5Q_perm/CLK
Endpoint    : s1/yellow_score[0]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.792
  Launch Clock Delay      :  3.211
  Clock Pessimism Removal :  0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.480       3.211         ntclkbufg_0      
 CLMA_146_204/CLK                                                          r       s1/key_3_edge/opit_0_L5Q_perm/CLK

 CLMA_146_204/Q0                   tco                   0.209       3.420 r       s1/key_3_edge/opit_0_L5Q_perm/Q
                                   net (fanout=9)        0.707       4.127         s1/key_3_edge    
 CLMA_146_209/Y2                   td                    0.173       4.300 r       s1/N296_0/gateop_perm/Z
                                   net (fanout=1)        0.473       4.773         s1/_N307         
 CLMA_138_204/Y0                   td                    0.131       4.904 r       s1/N363_1/gateop_perm/Z
                                   net (fanout=6)        0.476       5.380         s1/N1141         
 CLMA_138_204/Y1                   td                    0.135       5.515 r       s1/N1146_0/gateop_perm/Z
                                   net (fanout=1)        0.240       5.755         s1/_N494         
 CLMA_138_204/Y2                   td                    0.173       5.928 r       s1/N1146_2/gateop_perm/Z
                                   net (fanout=2)        0.354       6.282         s1/N1146         
 CLMA_138_201/Y0                   td                    0.131       6.413 r       s1/N1089_4/gateop_perm/Z
                                   net (fanout=1)        0.359       6.772         s1/N1089         
 CLMA_142_204/B4                                                           r       s1/yellow_score[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.772         Logic Levels: 5  
                                                                                   Logic: 0.952ns(26.734%), Route: 2.609ns(73.266%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781    1000.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041    1000.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.279    1002.792         ntclkbufg_0      
 CLMA_142_204/CLK                                                          r       s1/yellow_score[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.376    1003.168                          
 clock uncertainty                                      -0.050    1003.118                          

 Setup time                                             -0.073    1003.045                          

 Data required time                                               1003.045                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.045                          
 Data arrival time                                                  -6.772                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.273                          
====================================================================================================

====================================================================================================

Startpoint  : s1/red_score[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s1/red_score[6]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.234
  Launch Clock Delay      :  2.819
  Clock Pessimism Removal :  -0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781       0.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041       0.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.306       2.819         ntclkbufg_0      
 CLMA_146_224/CLK                                                          r       s1/red_score[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_224/Q0                   tco                   0.197       3.016 f       s1/red_score[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.139       3.155         nt_score[4]      
 CLMA_146_225/D4                                                           f       s1/red_score[6]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.155         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.503       3.234         ntclkbufg_0      
 CLMA_146_225/CLK                                                          r       s1/red_score[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.388       2.846                          
 clock uncertainty                                       0.000       2.846                          

 Hold time                                              -0.056       2.790                          

 Data required time                                                  2.790                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.790                          
 Data arrival time                                                  -3.155                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.365                          
====================================================================================================

====================================================================================================

Startpoint  : s1/red_score[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s1/red_score[5]/opit_0_inv_L5Q_perm/L4
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.234
  Launch Clock Delay      :  2.819
  Clock Pessimism Removal :  -0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781       0.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041       0.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.306       2.819         ntclkbufg_0      
 CLMA_146_224/CLK                                                          r       s1/red_score[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_224/Q0                   tco                   0.197       3.016 f       s1/red_score[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.139       3.155         nt_score[4]      
 CLMA_146_225/C4                                                           f       s1/red_score[5]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.155         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.503       3.234         ntclkbufg_0      
 CLMA_146_225/CLK                                                          r       s1/red_score[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.388       2.846                          
 clock uncertainty                                       0.000       2.846                          

 Hold time                                              -0.056       2.790                          

 Data required time                                                  2.790                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.790                          
 Data arrival time                                                  -3.155                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.365                          
====================================================================================================

====================================================================================================

Startpoint  : s1/red_score[2]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : s2/dis_num[2]/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.229
  Launch Clock Delay      :  2.807
  Clock Pessimism Removal :  -0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781       0.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041       0.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.294       2.807         ntclkbufg_0      
 CLMA_138_221/CLK                                                          r       s1/red_score[2]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_138_221/Q0                   tco                   0.197       3.004 f       s1/red_score[2]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=14)       0.250       3.254         nt_score[2]      
 CLMA_146_221/AD                                                           f       s2/dis_num[2]/opit_0_inv/D

 Data arrival time                                                   3.254         Logic Levels: 0  
                                                                                   Logic: 0.197ns(44.072%), Route: 0.250ns(55.928%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.498       3.229         ntclkbufg_0      
 CLMA_146_221/CLK                                                          r       s2/dis_num[2]/opit_0_inv/CLK
 clock pessimism                                        -0.376       2.853                          
 clock uncertainty                                       0.000       2.853                          

 Hold time                                               0.028       2.881                          

 Data required time                                                  2.881                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.881                          
 Data arrival time                                                  -3.254                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.373                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[0]/opit_0_inv/CLK
Endpoint    : s2/dis_sel[0]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.206  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.350
  Launch Clock Delay      :  0.556
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=10)       0.556       0.556         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK

 CLMA_146_216/Q2                   tco                   0.209       0.765 r       s2/dis_lin[0]/opit_0_inv/Q
                                   net (fanout=9)        0.415       1.180         s2/dis_lin [0]   
 CLMA_146_205/M2                                                           r       s2/dis_sel[0]/opit_0_inv/D

 Data arrival time                                                   1.180         Logic Levels: 0  
                                                                                   Logic: 0.209ns(33.494%), Route: 0.415ns(66.506%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_134_208/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=10)       0.350    1000.350         nt_clk_out       
 CLMA_146_205/CLK                                                          r       s2/dis_sel[0]/opit_0_inv/CLK
 clock pessimism                                         0.000    1000.350                          
 clock uncertainty                                      -0.050    1000.300                          

 Setup time                                             -0.027    1000.273                          

 Data required time                                               1000.273                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.273                          
 Data arrival time                                                  -1.180                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.093                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[0]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.446
  Launch Clock Delay      :  0.556
  Clock Pessimism Removal :  0.110

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=10)       0.556       0.556         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_146_216/Y2                   tco                   0.323       0.879 f       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=1)        0.386       1.265         s2/dis_lin [1]   
 CLMA_146_216/M1                                                           f       s2/dis_lin[0]/opit_0_inv/D

 Data arrival time                                                   1.265         Logic Levels: 0  
                                                                                   Logic: 0.323ns(45.557%), Route: 0.386ns(54.443%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_134_208/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=10)       0.446    1000.446         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK
 clock pessimism                                         0.110    1000.556                          
 clock uncertainty                                      -0.050    1000.506                          

 Setup time                                             -0.035    1000.471                          

 Data required time                                               1000.471                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.471                          
 Data arrival time                                                  -1.265                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.206                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.446
  Launch Clock Delay      :  0.556
  Clock Pessimism Removal :  0.110

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=10)       0.556       0.556         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK

 CLMA_146_216/Y0                   tco                   0.295       0.851 r       s2/dis_lin[2]/opit_0_inv/Q
                                   net (fanout=2)        0.242       1.093         s2/dis_lin [2]   
 CLMA_146_216/CD                                                           r       s2/dis_lin[1]/opit_0_inv/D

 Data arrival time                                                   1.093         Logic Levels: 0  
                                                                                   Logic: 0.295ns(54.935%), Route: 0.242ns(45.065%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_134_208/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=10)       0.446    1000.446         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK
 clock pessimism                                         0.110    1000.556                          
 clock uncertainty                                      -0.050    1000.506                          

 Setup time                                             -0.001    1000.505                          

 Data required time                                               1000.505                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.505                          
 Data arrival time                                                  -1.093                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.412                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[2]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.556
  Launch Clock Delay      :  0.446
  Clock Pessimism Removal :  -0.110

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=10)       0.446       0.446         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[3]/opit_0_inv/CLK

 CLMA_146_216/Q1                   tco                   0.197       0.643 f       s2/dis_lin[3]/opit_0_inv/Q
                                   net (fanout=2)        0.138       0.781         s2/dis_lin [3]   
 CLMA_146_216/AD                                                           f       s2/dis_lin[2]/opit_0_inv/D

 Data arrival time                                                   0.781         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=10)       0.556       0.556         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK
 clock pessimism                                        -0.110       0.446                          
 clock uncertainty                                       0.000       0.446                          

 Hold time                                               0.028       0.474                          

 Data required time                                                  0.474                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.474                          
 Data arrival time                                                  -0.781                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.307                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/opit_0_inv/CLK
Endpoint    : s2/dis_sel[7]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.556
  Launch Clock Delay      :  0.446
  Clock Pessimism Removal :  -0.110

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=10)       0.446       0.446         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[3]/opit_0_inv/CLK

 CLMA_146_216/Q1                   tco                   0.198       0.644 r       s2/dis_lin[3]/opit_0_inv/Q
                                   net (fanout=2)        0.142       0.786         s2/dis_lin [3]   
 CLMA_146_216/M3                                                           r       s2/dis_sel[7]/opit_0_inv/D

 Data arrival time                                                   0.786         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.235%), Route: 0.142ns(41.765%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=10)       0.556       0.556         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_sel[7]/opit_0_inv/CLK
 clock pessimism                                        -0.110       0.446                          
 clock uncertainty                                       0.000       0.446                          

 Hold time                                              -0.003       0.443                          

 Data required time                                                  0.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.443                          
 Data arrival time                                                  -0.786                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[0]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[3]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.556
  Launch Clock Delay      :  0.446
  Clock Pessimism Removal :  -0.110

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=10)       0.446       0.446         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK

 CLMA_146_216/Q2                   tco                   0.198       0.644 r       s2/dis_lin[0]/opit_0_inv/Q
                                   net (fanout=9)        0.143       0.787         s2/dis_lin [0]   
 CLMA_146_216/M2                                                           r       s2/dis_lin[3]/opit_0_inv/D

 Data arrival time                                                   0.787         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.065%), Route: 0.143ns(41.935%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_208/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=10)       0.556       0.556         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[3]/opit_0_inv/CLK
 clock pessimism                                        -0.110       0.446                          
 clock uncertainty                                       0.000       0.446                          

 Hold time                                              -0.003       0.443                          

 Data required time                                                  0.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.443                          
 Data arrival time                                                  -0.787                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[10]/opit_0_inv/CLK
Endpoint    : dis_seg[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.484       3.215         ntclkbufg_0      
 CLMA_146_208/CLK                                                          r       s2/dis_num[10]/opit_0_inv/CLK

 CLMA_146_208/Q0                   tco                   0.209       3.424 r       s2/dis_num[10]/opit_0_inv/Q
                                   net (fanout=1)        0.704       4.128         s2/dis_num [10]  
 CLMA_146_233/Y6AB                 td                    0.221       4.349 r       s2/N28_27[2]_muxf6_perm/Z
                                   net (fanout=7)        0.499       4.848         s2/dis_tmp [2]   
 CLMA_146_253/Y3                   td                    0.270       5.118 f       s2/N81[2]/gateop_perm/Z
                                   net (fanout=1)        0.995       6.113         _N258            
 IOL_151_321/DO                    td                    0.081       6.194 f       dis_seg_obuf[2]/opit_1/O
                                   net (fanout=1)        0.000       6.194         dis_seg_obuf[2]/ntO
 IOBS_152_321/PAD                  td                    1.972       8.166 f       dis_seg_obuf[2]/opit_0/O
                                   net (fanout=1)        0.083       8.249         dis_seg[2]       
 A14                                                                       f       dis_seg[2] (port)

 Data arrival time                                                   8.249         Logic Levels: 4  
                                                                                   Logic: 2.753ns(54.688%), Route: 2.281ns(45.312%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[3]/opit_0_inv/CLK
Endpoint    : dis_seg[5] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.498       3.229         ntclkbufg_0      
 CLMA_146_221/CLK                                                          r       s2/dis_num[3]/opit_0_inv/CLK

 CLMA_146_221/Q3                   tco                   0.209       3.438 r       s2/dis_num[3]/opit_0_inv/Q
                                   net (fanout=1)        0.558       3.996         s2/dis_num [3]   
 CLMA_146_228/Y6AB                 td                    0.173       4.169 r       s2/N28_27[3]_muxf6_perm/Z
                                   net (fanout=7)        0.706       4.875         s2/dis_tmp [3]   
 CLMA_146_253/Y0                   td                    0.225       5.100 f       s2/N81[5]/gateop_perm/Z
                                   net (fanout=1)        0.926       6.026         _N259            
 IOL_151_322/DO                    td                    0.081       6.107 f       dis_seg_obuf[5]/opit_1/O
                                   net (fanout=1)        0.000       6.107         dis_seg_obuf[5]/ntO
 IOBD_152_322/PAD                  td                    1.972       8.079 f       dis_seg_obuf[5]/opit_0/O
                                   net (fanout=1)        0.080       8.159         dis_seg[5]       
 B14                                                                       f       dis_seg[5] (port)

 Data arrival time                                                   8.159         Logic Levels: 4  
                                                                                   Logic: 2.660ns(53.955%), Route: 2.270ns(46.045%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[10]/opit_0_inv/CLK
Endpoint    : dis_seg[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=54)       1.484       3.215         ntclkbufg_0      
 CLMA_146_208/CLK                                                          r       s2/dis_num[10]/opit_0_inv/CLK

 CLMA_146_208/Q0                   tco                   0.209       3.424 r       s2/dis_num[10]/opit_0_inv/Q
                                   net (fanout=1)        0.704       4.128         s2/dis_num [10]  
 CLMA_146_233/Y6AB                 td                    0.221       4.349 r       s2/N28_27[2]_muxf6_perm/Z
                                   net (fanout=7)        0.619       4.968         s2/dis_tmp [2]   
 CLMA_146_253/Y2                   td                    0.279       5.247 f       s2/N81[1]/gateop_perm/Z
                                   net (fanout=1)        0.694       5.941         _N257            
 IOL_151_297/DO                    td                    0.081       6.022 f       dis_seg_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000       6.022         dis_seg_obuf[1]/ntO
 IOBS_152_297/PAD                  td                    1.972       7.994 f       dis_seg_obuf[1]/opit_0/O
                                   net (fanout=1)        0.073       8.067         dis_seg[1]       
 A16                                                                       f       dis_seg[1] (port)

 Data arrival time                                                   8.067         Logic Levels: 4  
                                                                                   Logic: 2.762ns(56.925%), Route: 2.090ns(43.075%)
====================================================================================================

====================================================================================================

Startpoint  : key_1 (port)
Endpoint    : s1/t2/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K15                                                     0.000       0.000 r       key_1 (port)     
                                   net (fanout=1)        0.035       0.035         key_1            
 IOBS_152_201/DIN                  td                    0.781       0.816 r       key_1_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.816         key_1_ibuf/ntD   
 IOL_151_201/RX_DATA_DD            td                    0.071       0.887 r       key_1_ibuf/opit_1/OUT
                                   net (fanout=1)        0.428       1.315         nt_key_1         
 CLMA_146_208/M1                                                           r       s1/t2/opit_0_inv/D

 Data arrival time                                                   1.315         Logic Levels: 2  
                                                                                   Logic: 0.852ns(64.791%), Route: 0.463ns(35.209%)
====================================================================================================

====================================================================================================

Startpoint  : key_yellow (port)
Endpoint    : s1/yellow_score[0]/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H18                                                     0.000       0.000 r       key_yellow (port)
                                   net (fanout=1)        0.064       0.064         key_yellow       
 IOBD_152_198/DIN                  td                    0.781       0.845 r       key_yellow_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.845         key_yellow_ibuf/ntD
 IOL_151_198/RX_DATA_DD            td                    0.071       0.916 r       key_yellow_ibuf/opit_1/OUT
                                   net (fanout=11)       0.303       1.219         nt_key_yellow    
 CLMS_142_205/Y2                   td                    0.135       1.354 f       s1/N369_1/gateop_perm/Z
                                   net (fanout=1)        0.138       1.492         s1/N1145         
 CLMA_142_204/B1                                                           f       s1/yellow_score[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.492         Logic Levels: 3  
                                                                                   Logic: 0.987ns(66.153%), Route: 0.505ns(33.847%)
====================================================================================================

====================================================================================================

Startpoint  : key_2 (port)
Endpoint    : s1/t4/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J18                                                     0.000       0.000 r       key_2 (port)     
                                   net (fanout=1)        0.062       0.062         key_2            
 IOBD_152_174/DIN                  td                    0.781       0.843 r       key_2_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.843         key_2_ibuf/ntD   
 IOL_151_174/RX_DATA_DD            td                    0.071       0.914 r       key_2_ibuf/opit_1/OUT
                                   net (fanout=1)        0.612       1.526         nt_key_2         
 CLMA_146_200/M1                                                           r       s1/t4/opit_0_inv/D

 Data arrival time                                                   1.526         Logic Levels: 2  
                                                                                   Logic: 0.852ns(55.832%), Route: 0.674ns(44.168%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 6.000 sec
Action report_timing: CPU time elapsed is 3.656 sec
Current time: Mon May 29 18:14:48 2023
Action report_timing: Peak memory pool usage is 279,945,216 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Mon May 29 18:14:49 2023
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.109375 sec.
Generating architecture configuration.
The bitstream file is "C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/generate_bitstream/top_basketball.sbit"
Generate programming file takes 2.156250 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 6.000 sec
Action gen_bit_stream: CPU time elapsed is 5.125 sec
Current time: Mon May 29 18:14:54 2023
Action gen_bit_stream: Peak memory pool usage is 285,515,776 bytes
Process "Generate Bitstream" done.
Compiling architecture definition.
W: Verilog-2007: [C:/Users/lenovo/Documents/Pango_Design_Suite_Projects/project_shudian_wangjie/source/source/tb_top.v(line number: 1)] Empty port in module declaration
