<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>Soundlie: Hardware Descriptive Code: rtl Architecture  Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Soundlie: Hardware Descriptive Code
   &#160;<span id="projectnumber">1.0</span>
   </div>
   <div id="projectbrief">Sound Effects for the Street Musician</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li class="current"><a href="../../annotated.html"><span>Design&#160;Unit&#160;List</span></a></li>
      <li><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../annotated.html"><span>Design&#160;Unit&#160;List</span></a></li>
      <li><a href="../../classes.html"><span>Design&#160;Units</span></a></li>
      <li><a href="../../inherits.html"><span>Design&#160;Unit&#160;Hierarchy</span></a></li>
      <li><a href="../../functions.html"><span>Design&#160;Unit&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../de/dc2/classvirtex5__ddr2__phy__wo__pads.html">virtex5_ddr2_phy_wo_pads</a></li><li class="navelem"><a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html">rtl</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#Components">Components</a> &#124;
<a href="#Signals">Signals</a> &#124;
<a href="#Constants">Constants</a> &#124;
<a href="#Types">Types</a> &#124;
<a href="#Attributes">Attributes</a> &#124;
<a href="#Processes">Processes</a> &#124;
<a href="#Instantiations">Instantiations</a>  </div>
  <div class="headertitle">
<div class="title">rtl Architecture Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Processes"></a>
Processes</h2></td></tr>
 <tr class="memitem:ae608491950b90e78b821a239fdf2c86d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae608491950b90e78b821a239fdf2c86d"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#ae608491950b90e78b821a239fdf2c86d">rstdel</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">clk</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">rst</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a586a47359254a2efcc88af6a352058d7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a586a47359254a2efcc88af6a352058d7"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a586a47359254a2efcc88af6a352058d7">rstdel</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">mclk</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">rst</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">mlock</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">lock200</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:aa64c8324da4149e945cb760f041596a5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa64c8324da4149e945cb760f041596a5"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#aa64c8324da4149e945cb760f041596a5">rcnt</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">clkoutret</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span></b> )</b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Components"></a>
Components</h2></td></tr>
 <tr class="memitem:a5bd451eae04d0c4a286638438e115a12"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5bd451eae04d0c4a286638438e115a12"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a5bd451eae04d0c4a286638438e115a12">DCM</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  </td></tr>
<tr class="memitem:ab43ec5107cb36851e5807fd30f9c2b7c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab43ec5107cb36851e5807fd30f9c2b7c"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#ab43ec5107cb36851e5807fd30f9c2b7c">BUFG</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  </td></tr>
<tr class="memitem:a263d064610c36ed5481f0abfe215dc87"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a263d064610c36ed5481f0abfe215dc87"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a263d064610c36ed5481f0abfe215dc87">ODDR</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  </td></tr>
<tr class="memitem:a85bb462106f12bc86f2bb8ef0fcca5a3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a85bb462106f12bc86f2bb8ef0fcca5a3"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a85bb462106f12bc86f2bb8ef0fcca5a3">FD</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  </td></tr>
<tr class="memitem:ab321f4e70dd669e4ddde8f4944e66635"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab321f4e70dd669e4ddde8f4944e66635"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#ab321f4e70dd669e4ddde8f4944e66635">IDDR</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  </td></tr>
<tr class="memitem:ac2ad36a20b29e9a01a35dcefce7bf7df"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac2ad36a20b29e9a01a35dcefce7bf7df"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#ac2ad36a20b29e9a01a35dcefce7bf7df">IDELAY</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  </td></tr>
<tr class="memitem:a9fcf0d9a910c8e93594235a3790d91f0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9fcf0d9a910c8e93594235a3790d91f0"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a9fcf0d9a910c8e93594235a3790d91f0">OBUFDS</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  </td></tr>
<tr class="memitem:a56f55fcd1c0b05b6a157854b055d8415"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a56f55fcd1c0b05b6a157854b055d8415"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a56f55fcd1c0b05b6a157854b055d8415">IDELAYCTRL</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  </td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Constants"></a>
Constants</h2></td></tr>
 <tr class="memitem:aeaccaa59dc962a557431fd16e135b97a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeaccaa59dc962a557431fd16e135b97a"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#aeaccaa59dc962a557431fd16e135b97a">DDR_FREQ</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">MHz</span><span class="vhdlchar"> </span><span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar">clk_mul</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">/</span><span class="vhdlchar"> </span><span class="vhdlchar">clk_di</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a7c7e82e8f83c01a218b87453b2f01ce5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7c7e82e8f83c01a218b87453b2f01ce5"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a7c7e82e8f83c01a218b87453b2f01ce5">ddelay</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">ddelay_type</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ddelayb0</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">ddelayb1</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">ddelayb2</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">ddelayb3</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">ddelayb4</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">ddelayb5</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">ddelayb6</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">ddelayb7</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">ddelayb8</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">ddelayb9</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">ddelayb10</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">ddelayb11</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Types"></a>
Types</h2></td></tr>
 <tr class="memitem:a9b4433d3844e9a3ae7157e604ae87c22"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9b4433d3844e9a3ae7157e604ae87c22"></a>
<b><a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a9b4433d3844e9a3ae7157e604ae87c22">ddelay_type</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlkeyword">array</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">to</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">11</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">of</span><span class="vhdlchar"> </span><span class="comment">integer</span><span class="vhdlchar"> </span></b></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Signals"></a>
Signals</h2></td></tr>
 <tr class="memitem:a9a098bb41e97f2a2cd2f1cfa9d77ffe6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9a098bb41e97f2a2cd2f1cfa9d77ffe6"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a9a098bb41e97f2a2cd2f1cfa9d77ffe6">vcc</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:abeea62c4f8deb4d20cc355afb375d2a0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abeea62c4f8deb4d20cc355afb375d2a0"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#abeea62c4f8deb4d20cc355afb375d2a0">gnd</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a0f5479dffe3e1618cda803e32256bf18"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0f5479dffe3e1618cda803e32256bf18"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a0f5479dffe3e1618cda803e32256bf18">oe</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:abfe1e9dc07cb1396ed9726a3d12a404b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abfe1e9dc07cb1396ed9726a3d12a404b"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#abfe1e9dc07cb1396ed9726a3d12a404b">lockl</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa88584f8f72990d592a03da08247d94d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa88584f8f72990d592a03da08247d94d"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#aa88584f8f72990d592a03da08247d94d">dqsn</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">dbits</span><span class="vhdlchar"> </span><span class="vhdlchar">/</span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a5910b382d0d49f24090a38067f34c61d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5910b382d0d49f24090a38067f34c61d"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a5910b382d0d49f24090a38067f34c61d">cbdqsn</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">dbits</span><span class="vhdlchar"> </span><span class="vhdlchar">/</span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a2f757046c0ac086a635ac0465e2fb5fb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2f757046c0ac086a635ac0465e2fb5fb"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a2f757046c0ac086a635ac0465e2fb5fb">ddr_clk_fb_outr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a5b10cba5023873b1e7aaaea7d7d02285"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5b10cba5023873b1e7aaaea7d7d02285"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a5b10cba5023873b1e7aaaea7d7d02285">ddr_clk_fbl</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:accd52e358980e1ec2466ccc457867ec7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="accd52e358980e1ec2466ccc457867ec7"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#accd52e358980e1ec2466ccc457867ec7">fbclk</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a59c4bce9b9a7c47ee5986761c4d778ac"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a59c4bce9b9a7c47ee5986761c4d778ac"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a59c4bce9b9a7c47ee5986761c4d778ac">ddr_rasnr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a1c9466b7d625ab3b54fbb9e35ca07df7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1c9466b7d625ab3b54fbb9e35ca07df7"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a1c9466b7d625ab3b54fbb9e35ca07df7">ddr_casnr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9c41df1de885f75e0221267e52d72938"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9c41df1de885f75e0221267e52d72938"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a9c41df1de885f75e0221267e52d72938">ddr_wenr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a7ff4d0f3fc28da6d678b9238952ada8a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7ff4d0f3fc28da6d678b9238952ada8a"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a7ff4d0f3fc28da6d678b9238952ada8a">ddr_rasnr2</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a1564a8b9c86e152cdacfab9416826ca4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1564a8b9c86e152cdacfab9416826ca4"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a1564a8b9c86e152cdacfab9416826ca4">ddr_casnr2</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a3ee2a1ec0746882758a6295f7edd6d0d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3ee2a1ec0746882758a6295f7edd6d0d"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a3ee2a1ec0746882758a6295f7edd6d0d">ddr_wenr2</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad3feec8b7b916293f4d3705a86fef188"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad3feec8b7b916293f4d3705a86fef188"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#ad3feec8b7b916293f4d3705a86fef188">ddr_clkl</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">nclk</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a002f4cf187a3d704df3de7f9939957fd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a002f4cf187a3d704df3de7f9939957fd"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a002f4cf187a3d704df3de7f9939957fd">ddr_clkbl</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">nclk</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad78771ddd74064a63ab4359d665d687b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad78771ddd74064a63ab4359d665d687b"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#ad78771ddd74064a63ab4359d665d687b">ddr_csnr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">ncs</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a80f9366abd4e55ac099ae206d6d73399"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a80f9366abd4e55ac099ae206d6d73399"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a80f9366abd4e55ac099ae206d6d73399">ddr_ckenr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">ncs</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a37efd1066572a333dfef7abbd924d459"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a37efd1066572a333dfef7abbd924d459"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a37efd1066572a333dfef7abbd924d459">ckel</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">ncs</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab4a725cbc5b0058e2b03e8cf3186cb32"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab4a725cbc5b0058e2b03e8cf3186cb32"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#ab4a725cbc5b0058e2b03e8cf3186cb32">clk_0ro</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af50cd8faf2a3bcb0f32a086be70abf6b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af50cd8faf2a3bcb0f32a086be70abf6b"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#af50cd8faf2a3bcb0f32a086be70abf6b">clk_90ro</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aaa4aa4f82e462318109af11865e204f0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaa4aa4f82e462318109af11865e204f0"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#aaa4aa4f82e462318109af11865e204f0">clk_180ro</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a5b00918c5b89b832967f159600d6e288"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5b00918c5b89b832967f159600d6e288"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a5b00918c5b89b832967f159600d6e288">clk_270ro</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a338c55664c71e5e61e44eb511f0170c1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a338c55664c71e5e61e44eb511f0170c1"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a338c55664c71e5e61e44eb511f0170c1">clk_0r</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a8f7f4d95e985db6dacaa4db692fba950"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8f7f4d95e985db6dacaa4db692fba950"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a8f7f4d95e985db6dacaa4db692fba950">clk_90r</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa46d4a48b72d6528308d9062085b40bc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa46d4a48b72d6528308d9062085b40bc"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#aa46d4a48b72d6528308d9062085b40bc">clk_180r</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a60459c2dfcb2ac88baea3ae493761d4f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a60459c2dfcb2ac88baea3ae493761d4f"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a60459c2dfcb2ac88baea3ae493761d4f">clk_270r</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad79ab405e5e5b83616a1f0ac6e285742"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad79ab405e5e5b83616a1f0ac6e285742"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#ad79ab405e5e5b83616a1f0ac6e285742">clk90r</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a227599ab2d0c5951b120d82e3f1e332a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a227599ab2d0c5951b120d82e3f1e332a"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a227599ab2d0c5951b120d82e3f1e332a">clk180r</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a5023cec31f428f383294febce1796ae7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5023cec31f428f383294febce1796ae7"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a5023cec31f428f383294febce1796ae7">clk270r</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a582212d558ca4afbed5bd1f3422f5536"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a582212d558ca4afbed5bd1f3422f5536"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a582212d558ca4afbed5bd1f3422f5536">locked</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab44e186b097e657c0d8c9e38da36c786"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab44e186b097e657c0d8c9e38da36c786"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#ab44e186b097e657c0d8c9e38da36c786">vlockl</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aabd6cdea1ed2afeb7f7828f47b0a6553"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aabd6cdea1ed2afeb7f7828f47b0a6553"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#aabd6cdea1ed2afeb7f7828f47b0a6553">ddrclkfbl</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a19d49b9d117ac043efa2aa682074c23f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a19d49b9d117ac043efa2aa682074c23f"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a19d49b9d117ac043efa2aa682074c23f">dllfb</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae6272d630a7a043dcf4651790e6060d2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae6272d630a7a043dcf4651790e6060d2"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#ae6272d630a7a043dcf4651790e6060d2">ddr_dqin</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">dbits</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab63b1db1a747f9ac438a8288c754de53"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab63b1db1a747f9ac438a8288c754de53"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#ab63b1db1a747f9ac438a8288c754de53">ddr_dqin_nodel</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">dbits</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9012d882dbab3ca49107eddcea452a64"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9012d882dbab3ca49107eddcea452a64"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a9012d882dbab3ca49107eddcea452a64">ddr_dqout</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">dbits</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a424d2dc656b478a0d2cdc21d4610d659"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a424d2dc656b478a0d2cdc21d4610d659"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a424d2dc656b478a0d2cdc21d4610d659">ddr_dqoen</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">dbits</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a696f851d4f496eea9f933dc31716ba61"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a696f851d4f496eea9f933dc31716ba61"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a696f851d4f496eea9f933dc31716ba61">ddr_cbdqin</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">dbits</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a8ae2d5cbb5aad6e6716955951fc82cbd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8ae2d5cbb5aad6e6716955951fc82cbd"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a8ae2d5cbb5aad6e6716955951fc82cbd">ddr_cbdqin_nodel</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">dbits</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a117bbc868eb0e2552453ea6576aa27a6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a117bbc868eb0e2552453ea6576aa27a6"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a117bbc868eb0e2552453ea6576aa27a6">ddr_cbdqout</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">dbits</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad9f9a966456b5867ccd78c6f4682dca4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad9f9a966456b5867ccd78c6f4682dca4"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#ad9f9a966456b5867ccd78c6f4682dca4">ddr_cbdqoen</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">dbits</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a0385acdd3845ee15d16a98b98049f58f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0385acdd3845ee15d16a98b98049f58f"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a0385acdd3845ee15d16a98b98049f58f">ddr_adr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">abits</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a7313bc146f8e48998d808c51e4606c66"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7313bc146f8e48998d808c51e4606c66"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a7313bc146f8e48998d808c51e4606c66">ddr_bar</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">+</span><span class="vhdlchar"> </span><span class="vhdlchar">eightbanks</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a591b0ed65418d7b4b0de085371b2e5f9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a591b0ed65418d7b4b0de085371b2e5f9"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a591b0ed65418d7b4b0de085371b2e5f9">ddr_adr2</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">abits</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa96799f786d3e521ed4329dbd4d9b09e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa96799f786d3e521ed4329dbd4d9b09e"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#aa96799f786d3e521ed4329dbd4d9b09e">ddr_bar2</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">+</span><span class="vhdlchar"> </span><span class="vhdlchar">eightbanks</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a74930721f6be5b7ff25959ec99b3046a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a74930721f6be5b7ff25959ec99b3046a"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a74930721f6be5b7ff25959ec99b3046a">ddr_dmr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">dbits</span><span class="vhdlchar"> </span><span class="vhdlchar">/</span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad75e399f6518aac932d92914cbf455ac"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad75e399f6518aac932d92914cbf455ac"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#ad75e399f6518aac932d92914cbf455ac">ddr_cbdmr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">dbits</span><span class="vhdlchar"> </span><span class="vhdlchar">/</span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a525ad7ea46fab3249660ac79426aac0e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a525ad7ea46fab3249660ac79426aac0e"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a525ad7ea46fab3249660ac79426aac0e">ddr_dqsin</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">dbits</span><span class="vhdlchar"> </span><span class="vhdlchar">/</span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a24f3927b25a0b4a0d2f51b318d28b783"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a24f3927b25a0b4a0d2f51b318d28b783"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a24f3927b25a0b4a0d2f51b318d28b783">ddr_dqsoen_reg</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">dbits</span><span class="vhdlchar"> </span><span class="vhdlchar">/</span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af149d00d666b29a6d0a315adc99b2e46"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af149d00d666b29a6d0a315adc99b2e46"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#af149d00d666b29a6d0a315adc99b2e46">ddr_dqsoen</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">dbits</span><span class="vhdlchar"> </span><span class="vhdlchar">/</span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a63582307631c858c5a0d36c3ee5f71fb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a63582307631c858c5a0d36c3ee5f71fb"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a63582307631c858c5a0d36c3ee5f71fb">ddr_dqsoutl</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">dbits</span><span class="vhdlchar"> </span><span class="vhdlchar">/</span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aaf1a2367adc81fdfc24ca952d1394505"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaf1a2367adc81fdfc24ca952d1394505"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#aaf1a2367adc81fdfc24ca952d1394505">ddr_cbdqsin</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">dbits</span><span class="vhdlchar"> </span><span class="vhdlchar">/</span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a00f9df80017f84a4e73ba9449ae8b06d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a00f9df80017f84a4e73ba9449ae8b06d"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a00f9df80017f84a4e73ba9449ae8b06d">ddr_cbdqsoen_reg</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">dbits</span><span class="vhdlchar"> </span><span class="vhdlchar">/</span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a5758ee01e7349aedc91f02adcf22570a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5758ee01e7349aedc91f02adcf22570a"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a5758ee01e7349aedc91f02adcf22570a">ddr_cbdqsoen</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">dbits</span><span class="vhdlchar"> </span><span class="vhdlchar">/</span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9d613272367781fbd2e4c4724cfaa70e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9d613272367781fbd2e4c4724cfaa70e"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a9d613272367781fbd2e4c4724cfaa70e">ddr_cbdqsoutl</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">dbits</span><span class="vhdlchar"> </span><span class="vhdlchar">/</span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab430c2cc17527ec24fc3ff614e1a8d58"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab430c2cc17527ec24fc3ff614e1a8d58"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#ab430c2cc17527ec24fc3ff614e1a8d58">dqsdel</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">dbits</span><span class="vhdlchar"> </span><span class="vhdlchar">/</span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a49559be90ccf8a0a999dea1244a3de5e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a49559be90ccf8a0a999dea1244a3de5e"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a49559be90ccf8a0a999dea1244a3de5e">dqsclk</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">dbits</span><span class="vhdlchar"> </span><span class="vhdlchar">/</span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a00f45ca9859ae142649a954a6e2d740a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a00f45ca9859ae142649a954a6e2d740a"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a00f45ca9859ae142649a954a6e2d740a">dqsclkn</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">dbits</span><span class="vhdlchar"> </span><span class="vhdlchar">/</span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a3ae4cd63455c6bae2d18c48c14367406"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3ae4cd63455c6bae2d18c48c14367406"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a3ae4cd63455c6bae2d18c48c14367406">da</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">dbits</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad9e3754011ea55994cb7e3c88ba07172"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad9e3754011ea55994cb7e3c88ba07172"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#ad9e3754011ea55994cb7e3c88ba07172">dqinl</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">dbits</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a514fd6414de59a83e3705856ef1059c6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a514fd6414de59a83e3705856ef1059c6"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a514fd6414de59a83e3705856ef1059c6">dllrst</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">to</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a570100ad86e2dbb2e8bd99fa584e3ebf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a570100ad86e2dbb2e8bd99fa584e3ebf"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a570100ad86e2dbb2e8bd99fa584e3ebf">dll0rst</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">to</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad6d039917b7402d2a6df10f879940151"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad6d039917b7402d2a6df10f879940151"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#ad6d039917b7402d2a6df10f879940151">dll2rst</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">to</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a0dcf2cf3990d93d7eb02d3dc2982a11a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0dcf2cf3990d93d7eb02d3dc2982a11a"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a0dcf2cf3990d93d7eb02d3dc2982a11a">mlock</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a3ede87471a9ff3be33eaaa414eb2f82c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3ede87471a9ff3be33eaaa414eb2f82c"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a3ede87471a9ff3be33eaaa414eb2f82c">mclkfb</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a4b93d29a20d597bcb8328eac402e9a22"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4b93d29a20d597bcb8328eac402e9a22"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a4b93d29a20d597bcb8328eac402e9a22">mclk</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a002e43de1f9ff79bd2f911a7d2d6570e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a002e43de1f9ff79bd2f911a7d2d6570e"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a002e43de1f9ff79bd2f911a7d2d6570e">mclkfx</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9df3fdbd96cea1c2dce3536f0150bdf6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9df3fdbd96cea1c2dce3536f0150bdf6"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a9df3fdbd96cea1c2dce3536f0150bdf6">mclk0</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a6aad755c5f4929b561124e4be43234ef"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6aad755c5f4929b561124e4be43234ef"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a6aad755c5f4929b561124e4be43234ef">rclk270b</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a43e8f1d2b52b7391930bdd11083274dd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a43e8f1d2b52b7391930bdd11083274dd"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a43e8f1d2b52b7391930bdd11083274dd">rclk90b</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9dee8704dbe4ea82c0765e7cb30f2779"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9dee8704dbe4ea82c0765e7cb30f2779"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a9dee8704dbe4ea82c0765e7cb30f2779">rclk0b</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a6e6d56095321cb534b7f7627bb89e816"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6e6d56095321cb534b7f7627bb89e816"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a6e6d56095321cb534b7f7627bb89e816">rclk270</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae9f8fb7fbedc0532810ff3dfa7cf86d3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae9f8fb7fbedc0532810ff3dfa7cf86d3"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#ae9f8fb7fbedc0532810ff3dfa7cf86d3">rclk90</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a1b808e9ab58db46625058efd2be97a9f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1b808e9ab58db46625058efd2be97a9f"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a1b808e9ab58db46625058efd2be97a9f">rclk0</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_ulogic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a0892955b6dda537c66a1616304a75287"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0892955b6dda537c66a1616304a75287"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a0892955b6dda537c66a1616304a75287">clk200</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a97658420d73c71cc07c8d096733ce1a9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a97658420d73c71cc07c8d096733ce1a9"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a97658420d73c71cc07c8d096733ce1a9">clk200_0</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a1e73123a7f8598b2afa338e8bd2d7a0c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1e73123a7f8598b2afa338e8bd2d7a0c"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a1e73123a7f8598b2afa338e8bd2d7a0c">clk200fb</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a7d1645a5c50747d10660ea90bed0724d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7d1645a5c50747d10660ea90bed0724d"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a7d1645a5c50747d10660ea90bed0724d">clk200fx</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa8bdaa8fabdc6147c7601b5bcfd5be6f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa8bdaa8fabdc6147c7601b5bcfd5be6f"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#aa8bdaa8fabdc6147c7601b5bcfd5be6f">lock200</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a05dc03b68eef9d6d242ca99a205ad4d6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a05dc03b68eef9d6d242ca99a205ad4d6"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a05dc03b68eef9d6d242ca99a205ad4d6">odtl</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">ncs</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a498e313004e20c5c9956d97db5ed2f68"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a498e313004e20c5c9956d97db5ed2f68"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a498e313004e20c5c9956d97db5ed2f68">refclk_rdy</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">numidelctrl</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Attributes"></a>
Attributes</h2></td></tr>
 <tr class="memitem:a3a82dfc32d13adc69614a857b96b70a2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3a82dfc32d13adc69614a857b96b70a2"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a3a82dfc32d13adc69614a857b96b70a2">syn_noprune</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">boolean</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a594dc99cc1736a14659f439141311340"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a594dc99cc1736a14659f439141311340"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a594dc99cc1736a14659f439141311340">syn_noprune</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">IDELAYCTRL</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlkeyword">component</span><span class="vhdlchar"> </span><span class="vhdlkeyword">is</span><span class="vhdlchar"> </span><span class="vhdlchar">true</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a23616be260fa9fe7e7d4f10adc242518"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a23616be260fa9fe7e7d4f10adc242518"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a23616be260fa9fe7e7d4f10adc242518">syn_keep</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">boolean</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a0b98c804c1d5e8c5acf7841438216040"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0b98c804c1d5e8c5acf7841438216040"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a0b98c804c1d5e8c5acf7841438216040">syn_keep</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">dqsclk</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlkeyword">signal</span><span class="vhdlchar"> </span><span class="vhdlkeyword">is</span><span class="vhdlchar"> </span><span class="vhdlchar">true</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af285464f6ef26e914ff9f9f715fb4a6a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af285464f6ef26e914ff9f9f715fb4a6a"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#af285464f6ef26e914ff9f9f715fb4a6a">syn_preserve</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">boolean</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a0d1c44429fb54cd9c34f1327c778e451"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0d1c44429fb54cd9c34f1327c778e451"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a0d1c44429fb54cd9c34f1327c778e451">syn_preserve</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">dqsclk</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlkeyword">signal</span><span class="vhdlchar"> </span><span class="vhdlkeyword">is</span><span class="vhdlchar"> </span><span class="vhdlchar">true</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a12d74532604513c0e69c1591891b7395"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a12d74532604513c0e69c1591891b7395"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a12d74532604513c0e69c1591891b7395">syn_keep</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">dqsn</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlkeyword">signal</span><span class="vhdlchar"> </span><span class="vhdlkeyword">is</span><span class="vhdlchar"> </span><span class="vhdlchar">true</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad32eac61b6de205f1c4ba6569fd5296d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad32eac61b6de205f1c4ba6569fd5296d"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#ad32eac61b6de205f1c4ba6569fd5296d">syn_preserve</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">dqsn</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlkeyword">signal</span><span class="vhdlchar"> </span><span class="vhdlkeyword">is</span><span class="vhdlchar"> </span><span class="vhdlchar">true</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a4ea7bcf84e0d18cca9e51299b9061e1a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4ea7bcf84e0d18cca9e51299b9061e1a"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a4ea7bcf84e0d18cca9e51299b9061e1a">syn_noprune</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">FD</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlkeyword">component</span><span class="vhdlchar"> </span><span class="vhdlkeyword">is</span><span class="vhdlchar"> </span><span class="vhdlchar">true</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a265ccb1d7dbf65342ed79f605e1ec3c3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a265ccb1d7dbf65342ed79f605e1ec3c3"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a265ccb1d7dbf65342ed79f605e1ec3c3">syn_noprune</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">IDDR</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlkeyword">component</span><span class="vhdlchar"> </span><span class="vhdlkeyword">is</span><span class="vhdlchar"> </span><span class="vhdlchar">true</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a6dea79a7f15195f777aadcd983fa8a69"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6dea79a7f15195f777aadcd983fa8a69"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a6dea79a7f15195f777aadcd983fa8a69">syn_noprune</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">ODDR</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlkeyword">component</span><span class="vhdlchar"> </span><span class="vhdlkeyword">is</span><span class="vhdlchar"> </span><span class="vhdlchar">true</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa069221d0aba3915d20fd723efa60322"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa069221d0aba3915d20fd723efa60322"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#aa069221d0aba3915d20fd723efa60322">keep</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">boolean</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae0262f207ab387090c63dd8e026e4f07"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae0262f207ab387090c63dd8e026e4f07"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#ae0262f207ab387090c63dd8e026e4f07">keep</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">mclkfx</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlkeyword">signal</span><span class="vhdlchar"> </span><span class="vhdlkeyword">is</span><span class="vhdlchar"> </span><span class="vhdlchar">true</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a1b0aa98ab62f11cecd99a6e1b8d42de4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1b0aa98ab62f11cecd99a6e1b8d42de4"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a1b0aa98ab62f11cecd99a6e1b8d42de4">keep</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">clk_90ro</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlkeyword">signal</span><span class="vhdlchar"> </span><span class="vhdlkeyword">is</span><span class="vhdlchar"> </span><span class="vhdlchar">true</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9e24e99ebc8cd119ae8cb812c0afad7e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9e24e99ebc8cd119ae8cb812c0afad7e"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a9e24e99ebc8cd119ae8cb812c0afad7e">syn_keep</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">mclkfx</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlkeyword">signal</span><span class="vhdlchar"> </span><span class="vhdlkeyword">is</span><span class="vhdlchar"> </span><span class="vhdlchar">true</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a8522d7635030fdb6f221e4b8bc5832c7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8522d7635030fdb6f221e4b8bc5832c7"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a8522d7635030fdb6f221e4b8bc5832c7">syn_keep</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">clk_90ro</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar"> </span><span class="vhdlkeyword">signal</span><span class="vhdlchar"> </span><span class="vhdlkeyword">is</span><span class="vhdlchar"> </span><span class="vhdlchar">true</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Instantiations"></a>
Instantiations</h2></td></tr>
 <tr class="memitem:abf066daf2158300e22d5f8152ec52e46"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abf066daf2158300e22d5f8152ec52e46"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#abf066daf2158300e22d5f8152ec52e46">buf_clk200</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>bufg</b>  </td></tr>
<tr class="memitem:a52ad13e91e041e7e9734203bcbad4e3a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a52ad13e91e041e7e9734203bcbad4e3a"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a52ad13e91e041e7e9734203bcbad4e3a">bufg0</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>bufg</b>  </td></tr>
<tr class="memitem:a4fbb7653bb3345e7e589acdc2cc604dc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4fbb7653bb3345e7e589acdc2cc604dc"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a4fbb7653bb3345e7e589acdc2cc604dc">dll200</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>dcm</b>  </td></tr>
<tr class="memitem:a4fbb7653bb3345e7e589acdc2cc604dc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4fbb7653bb3345e7e589acdc2cc604dc"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a4fbb7653bb3345e7e589acdc2cc604dc">dll200</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>dcm</b>  </td></tr>
<tr class="memitem:a6277e2a7446059985dc9bcf0a4ac1a8f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6277e2a7446059985dc9bcf0a4ac1a8f"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a6277e2a7446059985dc9bcf0a4ac1a8f">u</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>idelayctrl</b>  </td></tr>
<tr class="memitem:aa0a847837b9258d55324234b467d303c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa0a847837b9258d55324234b467d303c"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#aa0a847837b9258d55324234b467d303c">mbufg0</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>bufg</b>  </td></tr>
<tr class="memitem:a52ad13e91e041e7e9734203bcbad4e3a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a52ad13e91e041e7e9734203bcbad4e3a"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a52ad13e91e041e7e9734203bcbad4e3a">bufg0</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>bufg</b>  </td></tr>
<tr class="memitem:a6eab5c7168344916edc9cba876d87006"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6eab5c7168344916edc9cba876d87006"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a6eab5c7168344916edc9cba876d87006">bufg1</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>bufg</b>  </td></tr>
<tr class="memitem:a2e435f5169b8364c9004c016b9e48573"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2e435f5169b8364c9004c016b9e48573"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a2e435f5169b8364c9004c016b9e48573">dllm</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>dcm</b>  </td></tr>
<tr class="memitem:a2e435f5169b8364c9004c016b9e48573"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2e435f5169b8364c9004c016b9e48573"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a2e435f5169b8364c9004c016b9e48573">dllm</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>dcm</b>  </td></tr>
<tr class="memitem:a22f6dde92e2f36d42c148e357490126d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a22f6dde92e2f36d42c148e357490126d"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a22f6dde92e2f36d42c148e357490126d">bufg2</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>bufg</b>  </td></tr>
<tr class="memitem:a09c14c43f642f8bfbf6178862ddb877e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a09c14c43f642f8bfbf6178862ddb877e"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a09c14c43f642f8bfbf6178862ddb877e">dll</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>dcm</b>  </td></tr>
<tr class="memitem:a09c14c43f642f8bfbf6178862ddb877e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a09c14c43f642f8bfbf6178862ddb877e"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a09c14c43f642f8bfbf6178862ddb877e">dll</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>dcm</b>  </td></tr>
<tr class="memitem:a6f257553b03a88d971c4397942275ae6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6f257553b03a88d971c4397942275ae6"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a6f257553b03a88d971c4397942275ae6">dclk0r</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>oddr</b>  </td></tr>
<tr class="memitem:a9dc2a09cdc44de76ff4e735e31d0a02a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9dc2a09cdc44de76ff4e735e31d0a02a"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a9dc2a09cdc44de76ff4e735e31d0a02a">csn0gen</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>oddr</b>  </td></tr>
<tr class="memitem:ac82dcb1562376adb09774a2c6fcb22a2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac82dcb1562376adb09774a2c6fcb22a2"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#ac82dcb1562376adb09774a2c6fcb22a2">ckegen</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>oddr</b>  </td></tr>
<tr class="memitem:a7a2f3365553a2b4c22b9ab87d694a979"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7a2f3365553a2b4c22b9ab87d694a979"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a7a2f3365553a2b4c22b9ab87d694a979">rasgen</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>oddr</b>  </td></tr>
<tr class="memitem:a7deee7aac68b1549ec32c502b5b6d37b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7deee7aac68b1549ec32c502b5b6d37b"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a7deee7aac68b1549ec32c502b5b6d37b">casgen</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>oddr</b>  </td></tr>
<tr class="memitem:a4d5cd7198888226cb9c82ad3404e535a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4d5cd7198888226cb9c82ad3404e535a"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a4d5cd7198888226cb9c82ad3404e535a">wengen</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>oddr</b>  </td></tr>
<tr class="memitem:a424887a345a3a768bd358525306caf4f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a424887a345a3a768bd358525306caf4f"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a424887a345a3a768bd358525306caf4f">da0</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>oddr</b>  </td></tr>
<tr class="memitem:a424887a345a3a768bd358525306caf4f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a424887a345a3a768bd358525306caf4f"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a424887a345a3a768bd358525306caf4f">da0</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>oddr</b>  </td></tr>
<tr class="memitem:a424887a345a3a768bd358525306caf4f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a424887a345a3a768bd358525306caf4f"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a424887a345a3a768bd358525306caf4f">da0</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>oddr</b>  </td></tr>
<tr class="memitem:a60c200cdb5a74c27d5a458557f22c018"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a60c200cdb5a74c27d5a458557f22c018"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a60c200cdb5a74c27d5a458557f22c018">dsqreg</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>fd</b>  </td></tr>
<tr class="memitem:a424887a345a3a768bd358525306caf4f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a424887a345a3a768bd358525306caf4f"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a424887a345a3a768bd358525306caf4f">da0</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>oddr</b>  </td></tr>
<tr class="memitem:a75d80c54a2278070e1aa0a715e1e3d7c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a75d80c54a2278070e1aa0a715e1e3d7c"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a75d80c54a2278070e1aa0a715e1e3d7c">doen_reg</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>fd</b>  </td></tr>
<tr class="memitem:ac3ba49b4ff388dd840e5330dca731c86"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac3ba49b4ff388dd840e5330dca731c86"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#ac3ba49b4ff388dd840e5330dca731c86">doen</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>fd</b>  </td></tr>
<tr class="memitem:a207053000c0cd61767eff2e6111062cd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a207053000c0cd61767eff2e6111062cd"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a207053000c0cd61767eff2e6111062cd">del_dq0</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>idelay</b>  </td></tr>
<tr class="memitem:a03774ad7979a5909e78f9c9db3a2f0b2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a03774ad7979a5909e78f9c9db3a2f0b2"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a03774ad7979a5909e78f9c9db3a2f0b2">qi</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>iddr</b>  </td></tr>
<tr class="memitem:a862e764cf6e608b47f5408567c1b326e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a862e764cf6e608b47f5408567c1b326e"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a862e764cf6e608b47f5408567c1b326e">dinq1</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>fd</b>  </td></tr>
<tr class="memitem:a0ba9f4e310baeb41c253da4fefea533e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0ba9f4e310baeb41c253da4fefea533e"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#a0ba9f4e310baeb41c253da4fefea533e">dout</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>oddr</b>  </td></tr>
<tr class="memitem:ac3ba49b4ff388dd840e5330dca731c86"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac3ba49b4ff388dd840e5330dca731c86"></a>
<a class="el" href="../../d3/def/classvirtex5__ddr2__phy__wo__pads_1_1rtl.html#ac3ba49b4ff388dd840e5330dca731c86">doen</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>fd</b>  </td></tr>
</table>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>ddr_phy_unisim.vhd</li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu May 22 2014 20:06:24 for Soundlie: Hardware Descriptive Code by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="../../doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
