{
  "outputs": [
    "mul_out", "alu_out"
  ],
  "input_width": 16,
  "output_width": 16,
  "enable_input_regs": true,
  "enable_output_regs": false,
  "modules": [
    {
      "id": "alu_out",
      "type": "alu",
      "in0": "in0",
      "in1": "in1"
    },
    {
      "id": "mul_out",
      "type": "mul",
      "in0": "alu_out",
      "in1": "in2"
    }
  ]
}
