 SPDX-License-Identifier: GPL-2.0
 * Copyright (c) 2018 MediaTek Inc.
 * Author: Weijie Gao <weijie.gao@mediatek.com>
  MT7530 registers  Unique fields of PMCR for MT7530  Unique fields of GMACCR for MT7530  Unique fields of (M)HWSTRAP for MT7530  PHY EEE Register bitmap of define  PHY Extend Register 0x14 bitmap of define  Fields of PHY_EXT_REG_14  PHY Token Ring Register 0x10 bitmap of define  PHY Token Ring Register 0x12 bitmap of define  PHY LPI PCS/DSP Control Register bitmap of define  PHY DEV 0x1e Register bitmap of define  Values of XTAL_FSEL  MMD registers  PLL BIAS enable  PLL LPF enable  sys PLL enable  LCDDDS PWDS  Enable MT7530 TRGMII clock  lower Tx Driving  Port5 to PHY direct mode  set MT7530 central align  Disable MT7530 core clock  disable MT7530 PLL  For MT7530 core clock = 500Mhz  Enable MT7530 PLL  Enable MT7530 core clock  TODO: PLL settings for 20/25MHz  RGMII  delay setting for 10/1000M  Disable EEE  Enable HW auto downshift  Increase SlvDPSready time  Increase post_update_timer  Adjust 100_mse_threshold  Disable mcc  Force MT7530 to use (in)direct PHY access  Read PHY address base from HWSTRAP  Force MAC link down before reset  Switch soft reset  BUG: sw reset causes gsw int flooding  global mac control settings configuration  SPDX-License-Identifier: GPL-2.0
 * Copyright (c) 2018 MediaTek Inc.
 * Author: Weijie Gao <weijie.gao@mediatek.com>
  MT7530 registers  Unique fields of PMCR for MT7530  Unique fields of GMACCR for MT7530  Unique fields of (M)HWSTRAP for MT7530  PHY EEE Register bitmap of define  PHY Extend Register 0x14 bitmap of define  Fields of PHY_EXT_REG_14  PHY Token Ring Register 0x10 bitmap of define  PHY Token Ring Register 0x12 bitmap of define  PHY LPI PCS/DSP Control Register bitmap of define  PHY DEV 0x1e Register bitmap of define  Values of XTAL_FSEL  MMD registers  PLL BIAS enable  PLL LPF enable  sys PLL enable  LCDDDS PWDS  Enable MT7530 TRGMII clock  lower Tx Driving  Port5 to PHY direct mode  set MT7530 central align  Disable MT7530 core clock  disable MT7530 PLL  For MT7530 core clock = 500Mhz  Enable MT7530 PLL  Enable MT7530 core clock  TODO: PLL settings for 20/25MHz  RGMII  delay setting for 10/1000M  Disable EEE  Enable HW auto downshift  Increase SlvDPSready time  Increase post_update_timer  Adjust 100_mse_threshold  Disable mcc  Force MT7530 to use (in)direct PHY access  Read PHY address base from HWSTRAP  Force MAC link down before reset  Switch soft reset  BUG: sw reset causes gsw int flooding  global mac control settings configuration  SPDX-License-Identifier: GPL-2.0
 * Copyright (c) 2018 MediaTek Inc.
 * Author: Weijie Gao <weijie.gao@mediatek.com>
  MT7530 registers  Unique fields of PMCR for MT7530  Unique fields of GMACCR for MT7530  Unique fields of (M)HWSTRAP for MT7530  PHY EEE Register bitmap of define  PHY Extend Register 0x14 bitmap of define  Fields of PHY_EXT_REG_14  PHY Token Ring Register 0x10 bitmap of define  PHY Token Ring Register 0x12 bitmap of define  PHY LPI PCS/DSP Control Register bitmap of define  PHY DEV 0x1e Register bitmap of define  Values of XTAL_FSEL  MMD registers  PLL BIAS enable  PLL LPF enable  sys PLL enable  LCDDDS PWDS  Enable MT7530 TRGMII clock  lower Tx Driving  Port5 to PHY direct mode  set MT7530 central align  Disable MT7530 core clock  disable MT7530 PLL  For MT7530 core clock = 500Mhz  Enable MT7530 PLL  Enable MT7530 core clock  TODO: PLL settings for 20/25MHz  RGMII  delay setting for 10/1000M  Disable EEE  Enable HW auto downshift  Increase SlvDPSready time  Increase post_update_timer  Adjust 100_mse_threshold  Disable mcc  Force MT7530 to use (in)direct PHY access  Read PHY address base from HWSTRAP  Force MAC link down before reset  Switch soft reset  BUG: sw reset causes gsw int flooding  global mac control settings configuration 