/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  reg [39:0] _01_;
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire [11:0] celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire [6:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [9:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire [14:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [8:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_12z = celloutsig_1_4z[1] | celloutsig_1_0z;
  assign celloutsig_0_1z = ~(celloutsig_0_0z[0] ^ celloutsig_0_0z[3]);
  assign celloutsig_1_1z = ~(celloutsig_1_0z ^ in_data[151]);
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _00_ <= 4'h0;
    else _00_ <= celloutsig_0_4z[4:1];
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _01_ <= 40'h0000000000;
    else _01_ <= { in_data[74:73], celloutsig_0_6z, _00_, celloutsig_0_3z, celloutsig_0_3z, _00_, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_2z, _00_ };
  assign celloutsig_1_3z = { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } & { in_data[120:118], celloutsig_1_1z };
  assign celloutsig_1_4z = { in_data[162:161], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z } & { in_data[179:174], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_3z = in_data[21:19] & { in_data[8:7], celloutsig_0_1z };
  assign celloutsig_1_6z = { celloutsig_1_4z[5:4], celloutsig_1_2z, celloutsig_1_2z } / { 1'h1, celloutsig_1_4z[5:3] };
  assign celloutsig_1_0z = in_data[187:164] == in_data[128:105];
  assign celloutsig_1_18z = { celloutsig_1_5z[14:7], celloutsig_1_0z, celloutsig_1_14z } == { celloutsig_1_5z[5:0], celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_9z };
  assign celloutsig_0_6z = { celloutsig_0_4z[4:3], celloutsig_0_2z } > { _00_[1], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_10z = { _00_[3], celloutsig_0_8z } > { celloutsig_0_3z, celloutsig_0_1z, _00_ };
  assign celloutsig_1_19z = { celloutsig_1_8z, celloutsig_1_7z } > { celloutsig_1_15z[7:2], celloutsig_1_7z, celloutsig_1_18z, celloutsig_1_14z, celloutsig_1_13z };
  assign celloutsig_0_9z = in_data[31] & ~(celloutsig_0_1z);
  assign celloutsig_1_14z = celloutsig_1_7z[2] & ~(in_data[134]);
  assign celloutsig_0_4z = in_data[92:81] % { 1'h1, celloutsig_0_0z[1:0], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_15z = { celloutsig_1_4z, celloutsig_1_2z } * { celloutsig_1_8z[5:4], celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_0z = ~ in_data[63:60];
  assign celloutsig_1_5z = { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z } | { in_data[178:171], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_9z = & { celloutsig_1_7z, celloutsig_1_6z[0] };
  assign celloutsig_1_2z = | { in_data[183:177], celloutsig_1_0z };
  assign celloutsig_0_2z = | in_data[49:45];
  assign celloutsig_1_13z = | { in_data[131:126], celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_0_8z = _01_[12:6] ~^ celloutsig_0_4z[6:0];
  assign celloutsig_1_7z = celloutsig_1_3z[2:0] ~^ in_data[138:136];
  assign celloutsig_1_8z = { celloutsig_1_4z[5:1], celloutsig_1_3z } ~^ { celloutsig_1_5z[14:10], celloutsig_1_7z, celloutsig_1_2z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_9z, celloutsig_0_10z };
endmodule
