Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue May 17 13:41:00 2022
| Host         : DESKTOP-2D4IHUT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RunningBlock_timing_summary_routed.rpt -pb RunningBlock_timing_summary_routed.pb -rpx RunningBlock_timing_summary_routed.rpx -warn_on_violation
| Design       : RunningBlock
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    310         
TIMING-18  Warning           Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (310)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (673)
5. checking no_input_delay (4)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (310)
--------------------------
 There are 204 register/latch pins with no clock driven by root clock pin: u100/pulse_reg/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: u4/pulse_reg/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: u_clk50mhz/pulse_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (673)
--------------------------------------------------
 There are 673 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.181        0.000                      0                  304        0.104        0.000                      0                  304        4.020        0.000                       0                   159  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.181        0.000                      0                  304        0.104        0.000                      0                  304        4.020        0.000                       0                   159  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.181ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.181ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_buffer_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.266ns  (logic 1.990ns (37.790%)  route 3.276ns (62.210%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 15.047 - 10.000 ) 
    Source Clock Delay      (SCD):    5.588ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.826     5.588    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.478     6.066 r  spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           0.817     6.884    spi_master_0/count[4]
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.295     7.179 r  spi_master_0/clk_toggles[4]_i_15/O
                         net (fo=1, routed)           0.000     7.179    spi_master_0/clk_toggles[4]_i_15_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.712 r  spi_master_0/clk_toggles_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.712    spi_master_0/clk_toggles_reg[4]_i_8_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.829 r  spi_master_0/clk_toggles_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.829    spi_master_0/clk_toggles_reg[4]_i_4_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.058 r  spi_master_0/clk_toggles_reg[4]_i_2/CO[2]
                         net (fo=17, routed)          1.134     9.192    spi_master_0/busy1
    SLICE_X3Y18          LUT5 (Prop_lut5_I1_O)        0.338     9.530 r  spi_master_0/rx_buffer[11]_i_1/O
                         net (fo=9, routed)           1.325    10.854    spi_master_0/rx_buffer[11]_i_1_n_0
    SLICE_X10Y22         FDRE                                         r  spi_master_0/rx_buffer_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.564    15.047    spi_master_0/clk_IBUF_BUFG
    SLICE_X10Y22         FDRE                                         r  spi_master_0/rx_buffer_reg[10]/C
                         clock pessimism              0.394    15.441    
                         clock uncertainty           -0.035    15.406    
    SLICE_X10Y22         FDRE (Setup_fdre_C_CE)      -0.371    15.035    spi_master_0/rx_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -10.854    
  -------------------------------------------------------------------
                         slack                                  4.181    

Slack (MET) :             4.181ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_buffer_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.266ns  (logic 1.990ns (37.790%)  route 3.276ns (62.210%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 15.047 - 10.000 ) 
    Source Clock Delay      (SCD):    5.588ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.826     5.588    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.478     6.066 r  spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           0.817     6.884    spi_master_0/count[4]
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.295     7.179 r  spi_master_0/clk_toggles[4]_i_15/O
                         net (fo=1, routed)           0.000     7.179    spi_master_0/clk_toggles[4]_i_15_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.712 r  spi_master_0/clk_toggles_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.712    spi_master_0/clk_toggles_reg[4]_i_8_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.829 r  spi_master_0/clk_toggles_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.829    spi_master_0/clk_toggles_reg[4]_i_4_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.058 r  spi_master_0/clk_toggles_reg[4]_i_2/CO[2]
                         net (fo=17, routed)          1.134     9.192    spi_master_0/busy1
    SLICE_X3Y18          LUT5 (Prop_lut5_I1_O)        0.338     9.530 r  spi_master_0/rx_buffer[11]_i_1/O
                         net (fo=9, routed)           1.325    10.854    spi_master_0/rx_buffer[11]_i_1_n_0
    SLICE_X10Y22         FDRE                                         r  spi_master_0/rx_buffer_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.564    15.047    spi_master_0/clk_IBUF_BUFG
    SLICE_X10Y22         FDRE                                         r  spi_master_0/rx_buffer_reg[11]/C
                         clock pessimism              0.394    15.441    
                         clock uncertainty           -0.035    15.406    
    SLICE_X10Y22         FDRE (Setup_fdre_C_CE)      -0.371    15.035    spi_master_0/rx_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -10.854    
  -------------------------------------------------------------------
                         slack                                  4.181    

Slack (MET) :             4.326ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_buffer_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.124ns  (logic 1.990ns (38.838%)  route 3.134ns (61.162%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 15.050 - 10.000 ) 
    Source Clock Delay      (SCD):    5.588ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.826     5.588    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.478     6.066 r  spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           0.817     6.884    spi_master_0/count[4]
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.295     7.179 r  spi_master_0/clk_toggles[4]_i_15/O
                         net (fo=1, routed)           0.000     7.179    spi_master_0/clk_toggles[4]_i_15_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.712 r  spi_master_0/clk_toggles_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.712    spi_master_0/clk_toggles_reg[4]_i_8_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.829 r  spi_master_0/clk_toggles_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.829    spi_master_0/clk_toggles_reg[4]_i_4_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.058 r  spi_master_0/clk_toggles_reg[4]_i_2/CO[2]
                         net (fo=17, routed)          1.134     9.192    spi_master_0/busy1
    SLICE_X3Y18          LUT5 (Prop_lut5_I1_O)        0.338     9.530 r  spi_master_0/rx_buffer[11]_i_1/O
                         net (fo=9, routed)           1.183    10.712    spi_master_0/rx_buffer[11]_i_1_n_0
    SLICE_X10Y20         FDRE                                         r  spi_master_0/rx_buffer_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.567    15.050    spi_master_0/clk_IBUF_BUFG
    SLICE_X10Y20         FDRE                                         r  spi_master_0/rx_buffer_reg[9]/C
                         clock pessimism              0.394    15.444    
                         clock uncertainty           -0.035    15.409    
    SLICE_X10Y20         FDRE (Setup_fdre_C_CE)      -0.371    15.038    spi_master_0/rx_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -10.712    
  -------------------------------------------------------------------
                         slack                                  4.326    

Slack (MET) :             4.380ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 1.962ns (38.298%)  route 3.161ns (61.702%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.122ns = ( 15.122 - 10.000 ) 
    Source Clock Delay      (SCD):    5.588ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.826     5.588    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.478     6.066 r  spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           0.817     6.884    spi_master_0/count[4]
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.295     7.179 r  spi_master_0/clk_toggles[4]_i_15/O
                         net (fo=1, routed)           0.000     7.179    spi_master_0/clk_toggles[4]_i_15_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.712 r  spi_master_0/clk_toggles_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.712    spi_master_0/clk_toggles_reg[4]_i_8_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.829 r  spi_master_0/clk_toggles_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.829    spi_master_0/clk_toggles_reg[4]_i_4_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.058 r  spi_master_0/clk_toggles_reg[4]_i_2/CO[2]
                         net (fo=17, routed)          0.995     9.053    spi_master_0/busy1
    SLICE_X2Y18          LUT2 (Prop_lut2_I0_O)        0.310     9.363 r  spi_master_0/count[31]_i_1/O
                         net (fo=28, routed)          1.349    10.711    spi_master_0/assert_data
    SLICE_X1Y24          FDRE                                         r  spi_master_0/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.639    15.122    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  spi_master_0/count_reg[29]/C
                         clock pessimism              0.433    15.555    
                         clock uncertainty           -0.035    15.520    
    SLICE_X1Y24          FDRE (Setup_fdre_C_R)       -0.429    15.091    spi_master_0/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -10.711    
  -------------------------------------------------------------------
                         slack                                  4.380    

Slack (MET) :             4.380ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 1.962ns (38.298%)  route 3.161ns (61.702%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.122ns = ( 15.122 - 10.000 ) 
    Source Clock Delay      (SCD):    5.588ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.826     5.588    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.478     6.066 r  spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           0.817     6.884    spi_master_0/count[4]
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.295     7.179 r  spi_master_0/clk_toggles[4]_i_15/O
                         net (fo=1, routed)           0.000     7.179    spi_master_0/clk_toggles[4]_i_15_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.712 r  spi_master_0/clk_toggles_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.712    spi_master_0/clk_toggles_reg[4]_i_8_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.829 r  spi_master_0/clk_toggles_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.829    spi_master_0/clk_toggles_reg[4]_i_4_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.058 r  spi_master_0/clk_toggles_reg[4]_i_2/CO[2]
                         net (fo=17, routed)          0.995     9.053    spi_master_0/busy1
    SLICE_X2Y18          LUT2 (Prop_lut2_I0_O)        0.310     9.363 r  spi_master_0/count[31]_i_1/O
                         net (fo=28, routed)          1.349    10.711    spi_master_0/assert_data
    SLICE_X1Y24          FDRE                                         r  spi_master_0/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.639    15.122    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  spi_master_0/count_reg[30]/C
                         clock pessimism              0.433    15.555    
                         clock uncertainty           -0.035    15.520    
    SLICE_X1Y24          FDRE (Setup_fdre_C_R)       -0.429    15.091    spi_master_0/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -10.711    
  -------------------------------------------------------------------
                         slack                                  4.380    

Slack (MET) :             4.380ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 1.962ns (38.298%)  route 3.161ns (61.702%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.122ns = ( 15.122 - 10.000 ) 
    Source Clock Delay      (SCD):    5.588ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.826     5.588    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.478     6.066 r  spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           0.817     6.884    spi_master_0/count[4]
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.295     7.179 r  spi_master_0/clk_toggles[4]_i_15/O
                         net (fo=1, routed)           0.000     7.179    spi_master_0/clk_toggles[4]_i_15_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.712 r  spi_master_0/clk_toggles_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.712    spi_master_0/clk_toggles_reg[4]_i_8_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.829 r  spi_master_0/clk_toggles_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.829    spi_master_0/clk_toggles_reg[4]_i_4_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.058 r  spi_master_0/clk_toggles_reg[4]_i_2/CO[2]
                         net (fo=17, routed)          0.995     9.053    spi_master_0/busy1
    SLICE_X2Y18          LUT2 (Prop_lut2_I0_O)        0.310     9.363 r  spi_master_0/count[31]_i_1/O
                         net (fo=28, routed)          1.349    10.711    spi_master_0/assert_data
    SLICE_X1Y24          FDRE                                         r  spi_master_0/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.639    15.122    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  spi_master_0/count_reg[31]/C
                         clock pessimism              0.433    15.555    
                         clock uncertainty           -0.035    15.520    
    SLICE_X1Y24          FDRE (Setup_fdre_C_R)       -0.429    15.091    spi_master_0/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -10.711    
  -------------------------------------------------------------------
                         slack                                  4.380    

Slack (MET) :             4.444ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_buffer_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.968ns  (logic 1.990ns (40.055%)  route 2.978ns (59.945%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    5.588ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.826     5.588    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.478     6.066 r  spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           0.817     6.884    spi_master_0/count[4]
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.295     7.179 r  spi_master_0/clk_toggles[4]_i_15/O
                         net (fo=1, routed)           0.000     7.179    spi_master_0/clk_toggles[4]_i_15_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.712 r  spi_master_0/clk_toggles_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.712    spi_master_0/clk_toggles_reg[4]_i_8_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.829 r  spi_master_0/clk_toggles_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.829    spi_master_0/clk_toggles_reg[4]_i_4_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.058 r  spi_master_0/clk_toggles_reg[4]_i_2/CO[2]
                         net (fo=17, routed)          1.134     9.192    spi_master_0/busy1
    SLICE_X3Y18          LUT5 (Prop_lut5_I1_O)        0.338     9.530 r  spi_master_0/rx_buffer[11]_i_1/O
                         net (fo=9, routed)           1.027    10.557    spi_master_0/rx_buffer[11]_i_1_n_0
    SLICE_X9Y20          FDRE                                         r  spi_master_0/rx_buffer_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.566    15.049    spi_master_0/clk_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  spi_master_0/rx_buffer_reg[8]/C
                         clock pessimism              0.394    15.443    
                         clock uncertainty           -0.035    15.408    
    SLICE_X9Y20          FDRE (Setup_fdre_C_CE)      -0.407    15.001    spi_master_0/rx_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                         -10.557    
  -------------------------------------------------------------------
                         slack                                  4.444    

Slack (MET) :             4.487ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_buffer_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.962ns  (logic 1.990ns (40.108%)  route 2.972ns (59.892%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    5.588ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.826     5.588    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.478     6.066 r  spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           0.817     6.884    spi_master_0/count[4]
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.295     7.179 r  spi_master_0/clk_toggles[4]_i_15/O
                         net (fo=1, routed)           0.000     7.179    spi_master_0/clk_toggles[4]_i_15_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.712 r  spi_master_0/clk_toggles_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.712    spi_master_0/clk_toggles_reg[4]_i_8_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.829 r  spi_master_0/clk_toggles_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.829    spi_master_0/clk_toggles_reg[4]_i_4_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.058 r  spi_master_0/clk_toggles_reg[4]_i_2/CO[2]
                         net (fo=17, routed)          1.134     9.192    spi_master_0/busy1
    SLICE_X3Y18          LUT5 (Prop_lut5_I1_O)        0.338     9.530 r  spi_master_0/rx_buffer[11]_i_1/O
                         net (fo=9, routed)           1.020    10.550    spi_master_0/rx_buffer[11]_i_1_n_0
    SLICE_X8Y20          FDRE                                         r  spi_master_0/rx_buffer_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.566    15.049    spi_master_0/clk_IBUF_BUFG
    SLICE_X8Y20          FDRE                                         r  spi_master_0/rx_buffer_reg[6]/C
                         clock pessimism              0.394    15.443    
                         clock uncertainty           -0.035    15.408    
    SLICE_X8Y20          FDRE (Setup_fdre_C_CE)      -0.371    15.037    spi_master_0/rx_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -10.550    
  -------------------------------------------------------------------
                         slack                                  4.487    

Slack (MET) :             4.487ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_buffer_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.962ns  (logic 1.990ns (40.108%)  route 2.972ns (59.892%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    5.588ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.826     5.588    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.478     6.066 r  spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           0.817     6.884    spi_master_0/count[4]
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.295     7.179 r  spi_master_0/clk_toggles[4]_i_15/O
                         net (fo=1, routed)           0.000     7.179    spi_master_0/clk_toggles[4]_i_15_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.712 r  spi_master_0/clk_toggles_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.712    spi_master_0/clk_toggles_reg[4]_i_8_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.829 r  spi_master_0/clk_toggles_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.829    spi_master_0/clk_toggles_reg[4]_i_4_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.058 r  spi_master_0/clk_toggles_reg[4]_i_2/CO[2]
                         net (fo=17, routed)          1.134     9.192    spi_master_0/busy1
    SLICE_X3Y18          LUT5 (Prop_lut5_I1_O)        0.338     9.530 r  spi_master_0/rx_buffer[11]_i_1/O
                         net (fo=9, routed)           1.020    10.550    spi_master_0/rx_buffer[11]_i_1_n_0
    SLICE_X8Y20          FDRE                                         r  spi_master_0/rx_buffer_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.566    15.049    spi_master_0/clk_IBUF_BUFG
    SLICE_X8Y20          FDRE                                         r  spi_master_0/rx_buffer_reg[7]/C
                         clock pessimism              0.394    15.443    
                         clock uncertainty           -0.035    15.408    
    SLICE_X8Y20          FDRE (Setup_fdre_C_CE)      -0.371    15.037    spi_master_0/rx_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -10.550    
  -------------------------------------------------------------------
                         slack                                  4.487    

Slack (MET) :             4.520ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.985ns  (logic 1.962ns (39.362%)  route 3.023ns (60.638%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.124ns = ( 15.124 - 10.000 ) 
    Source Clock Delay      (SCD):    5.588ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.826     5.588    spi_master_0/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.478     6.066 r  spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           0.817     6.884    spi_master_0/count[4]
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.295     7.179 r  spi_master_0/clk_toggles[4]_i_15/O
                         net (fo=1, routed)           0.000     7.179    spi_master_0/clk_toggles[4]_i_15_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.712 r  spi_master_0/clk_toggles_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.712    spi_master_0/clk_toggles_reg[4]_i_8_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.829 r  spi_master_0/clk_toggles_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.829    spi_master_0/clk_toggles_reg[4]_i_4_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.058 r  spi_master_0/clk_toggles_reg[4]_i_2/CO[2]
                         net (fo=17, routed)          0.995     9.053    spi_master_0/busy1
    SLICE_X2Y18          LUT2 (Prop_lut2_I0_O)        0.310     9.363 r  spi_master_0/count[31]_i_1/O
                         net (fo=28, routed)          1.210    10.573    spi_master_0/assert_data
    SLICE_X1Y23          FDRE                                         r  spi_master_0/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.641    15.124    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y23          FDRE                                         r  spi_master_0/count_reg[25]/C
                         clock pessimism              0.433    15.557    
                         clock uncertainty           -0.035    15.522    
    SLICE_X1Y23          FDRE (Setup_fdre_C_R)       -0.429    15.093    spi_master_0/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -10.573    
  -------------------------------------------------------------------
                         slack                                  4.520    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 u_clk50mhz/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk50mhz/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.561     1.508    u_clk50mhz/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  u_clk50mhz/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  u_clk50mhz/count_reg[28]/Q
                         net (fo=2, routed)           0.119     1.768    u_clk50mhz/count[28]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.928 r  u_clk50mhz/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.929    u_clk50mhz/count0_carry__5_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.983 r  u_clk50mhz/count0_carry__6/O[0]
                         net (fo=1, routed)           0.000     1.983    u_clk50mhz/count0_carry__6_n_7
    SLICE_X47Y50         FDRE                                         r  u_clk50mhz/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.827     2.021    u_clk50mhz/clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  u_clk50mhz/count_reg[29]/C
                         clock pessimism             -0.247     1.774    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105     1.879    u_clk50mhz/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u100/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u100/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.561     1.508    u100/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  u100/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  u100/count_reg[28]/Q
                         net (fo=2, routed)           0.120     1.769    u100/count_reg_n_0_[28]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.929 r  u100/count_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.930    u100/count_reg[28]_i_1__0_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.984 r  u100/count_reg[31]_i_2__0/O[0]
                         net (fo=1, routed)           0.000     1.984    u100/data0[29]
    SLICE_X45Y50         FDRE                                         r  u100/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.827     2.021    u100/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  u100/count_reg[29]/C
                         clock pessimism             -0.247     1.774    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105     1.879    u100/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 spi_master_0/rx_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_buffer_reg[4]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.615     1.562    spi_master_0/clk_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  spi_master_0/rx_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141     1.703 r  spi_master_0/rx_buffer_reg[0]/Q
                         net (fo=1, routed)           0.116     1.819    spi_master_0/rx_buffer_reg_n_0_[0]
    SLICE_X6Y19          SRL16E                                       r  spi_master_0/rx_buffer_reg[4]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.882     2.076    spi_master_0/clk_IBUF_BUFG
    SLICE_X6Y19          SRL16E                                       r  spi_master_0/rx_buffer_reg[4]_srl4/CLK
                         clock pessimism             -0.480     1.596    
    SLICE_X6Y19          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.713    spi_master_0/rx_buffer_reg[4]_srl4
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 u_clk50mhz/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk50mhz/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.561     1.508    u_clk50mhz/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  u_clk50mhz/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  u_clk50mhz/count_reg[28]/Q
                         net (fo=2, routed)           0.119     1.768    u_clk50mhz/count[28]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.928 r  u_clk50mhz/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.929    u_clk50mhz/count0_carry__5_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.994 r  u_clk50mhz/count0_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.994    u_clk50mhz/count0_carry__6_n_5
    SLICE_X47Y50         FDRE                                         r  u_clk50mhz/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.827     2.021    u_clk50mhz/clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  u_clk50mhz/count_reg[31]/C
                         clock pessimism             -0.247     1.774    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105     1.879    u_clk50mhz/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 u100/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u100/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.561     1.508    u100/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  u100/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  u100/count_reg[28]/Q
                         net (fo=2, routed)           0.120     1.769    u100/count_reg_n_0_[28]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.929 r  u100/count_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.930    u100/count_reg[28]_i_1__0_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.995 r  u100/count_reg[31]_i_2__0/O[2]
                         net (fo=1, routed)           0.000     1.995    u100/data0[31]
    SLICE_X45Y50         FDRE                                         r  u100/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.827     2.021    u100/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  u100/count_reg[31]/C
                         clock pessimism             -0.247     1.774    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105     1.879    u100/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_clk50mhz/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk50mhz/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.561     1.508    u_clk50mhz/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  u_clk50mhz/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  u_clk50mhz/count_reg[28]/Q
                         net (fo=2, routed)           0.119     1.768    u_clk50mhz/count[28]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.928 r  u_clk50mhz/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.001     1.929    u_clk50mhz/count0_carry__5_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.019 r  u_clk50mhz/count0_carry__6/O[1]
                         net (fo=1, routed)           0.000     2.019    u_clk50mhz/count0_carry__6_n_6
    SLICE_X47Y50         FDRE                                         r  u_clk50mhz/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.827     2.021    u_clk50mhz/clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  u_clk50mhz/count_reg[30]/C
                         clock pessimism             -0.247     1.774    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105     1.879    u_clk50mhz/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 u100/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u100/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.561     1.508    u100/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  u100/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  u100/count_reg[28]/Q
                         net (fo=2, routed)           0.120     1.769    u100/count_reg_n_0_[28]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.929 r  u100/count_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.930    u100/count_reg[28]_i_1__0_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.020 r  u100/count_reg[31]_i_2__0/O[1]
                         net (fo=1, routed)           0.000     2.020    u100/data0[30]
    SLICE_X45Y50         FDRE                                         r  u100/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.827     2.021    u100/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  u100/count_reg[30]/C
                         clock pessimism             -0.247     1.774    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105     1.879    u100/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 spi_master_0/rx_buffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.563%)  route 0.121ns (42.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.585     1.532    spi_master_0/clk_IBUF_BUFG
    SLICE_X8Y20          FDRE                                         r  spi_master_0/rx_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.164     1.696 r  spi_master_0/rx_buffer_reg[7]/Q
                         net (fo=2, routed)           0.121     1.817    spi_master_0/rx_buffer__0[7]
    SLICE_X9Y21          FDRE                                         r  spi_master_0/rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.851     2.045    spi_master_0/clk_IBUF_BUFG
    SLICE_X9Y21          FDRE                                         r  spi_master_0/rx_data_reg[7]/C
                         clock pessimism             -0.500     1.545    
    SLICE_X9Y21          FDRE (Hold_fdre_C_D)         0.070     1.615    spi_master_0/rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 spi_master_0/rx_buffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.584     1.531    spi_master_0/clk_IBUF_BUFG
    SLICE_X10Y22         FDRE                                         r  spi_master_0/rx_buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDRE (Prop_fdre_C_Q)         0.164     1.695 r  spi_master_0/rx_buffer_reg[11]/Q
                         net (fo=1, routed)           0.110     1.805    spi_master_0/rx_buffer__0[11]
    SLICE_X10Y21         FDRE                                         r  spi_master_0/rx_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.851     2.045    spi_master_0/clk_IBUF_BUFG
    SLICE_X10Y21         FDRE                                         r  spi_master_0/rx_data_reg[11]/C
                         clock pessimism             -0.500     1.545    
    SLICE_X10Y21         FDRE (Hold_fdre_C_D)         0.052     1.597    spi_master_0/rx_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 spi_master_0/rx_buffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_buffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.106%)  route 0.128ns (43.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.585     1.532    spi_master_0/clk_IBUF_BUFG
    SLICE_X8Y20          FDRE                                         r  spi_master_0/rx_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.164     1.696 r  spi_master_0/rx_buffer_reg[7]/Q
                         net (fo=2, routed)           0.128     1.824    spi_master_0/rx_buffer__0[7]
    SLICE_X9Y20          FDRE                                         r  spi_master_0/rx_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.852     2.046    spi_master_0/clk_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  spi_master_0/rx_buffer_reg[8]/C
                         clock pessimism             -0.501     1.545    
    SLICE_X9Y20          FDRE (Hold_fdre_C_D)         0.070     1.615    spi_master_0/rx_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y18    mosi_OBUFT_inst_i_1/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y18    spi_master_0/assert_data_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y19    spi_master_0/clk_toggles_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y19    spi_master_0/clk_toggles_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y19    spi_master_0/clk_toggles_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y19    spi_master_0/clk_toggles_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y19    spi_master_0/clk_toggles_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y18    spi_master_0/count_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y19    spi_master_0/count_reg[10]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y19    spi_master_0/rx_buffer_reg[4]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y19    spi_master_0/rx_buffer_reg[4]_srl4/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y18    mosi_OBUFT_inst_i_1/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y18    mosi_OBUFT_inst_i_1/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y18    spi_master_0/assert_data_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y18    spi_master_0/assert_data_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y19    spi_master_0/clk_toggles_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y19    spi_master_0/clk_toggles_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y19    spi_master_0/clk_toggles_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y19    spi_master_0/clk_toggles_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y19    spi_master_0/rx_buffer_reg[4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y19    spi_master_0/rx_buffer_reg[4]_srl4/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y18    mosi_OBUFT_inst_i_1/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y18    mosi_OBUFT_inst_i_1/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y18    spi_master_0/assert_data_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y18    spi_master_0/assert_data_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y19    spi_master_0/clk_toggles_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y19    spi_master_0/clk_toggles_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y19    spi_master_0/clk_toggles_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y19    spi_master_0/clk_toggles_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           699 Endpoints
Min Delay           699 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.977ns  (logic 13.915ns (28.411%)  route 35.062ns (71.589%))
  Logic Levels:           43  (CARRY4=21 FDRE=1 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=11 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y2          FDRE                         0.000     0.000 r  hcount_reg[1]/C
    SLICE_X53Y2          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  hcount_reg[1]/Q
                         net (fo=109, routed)         4.802     5.258    hcount_reg_n_0_[1]
    SLICE_X89Y2          LUT1 (Prop_lut1_I0_O)        0.124     5.382 r  red_OBUF[3]_inst_i_3735/O
                         net (fo=1, routed)           0.000     5.382    red_OBUF[3]_inst_i_3735_n_0
    SLICE_X89Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.914 r  red_OBUF[3]_inst_i_2343/CO[3]
                         net (fo=1, routed)           0.000     5.914    red_OBUF[3]_inst_i_2343_n_0
    SLICE_X89Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.028 r  red_OBUF[3]_inst_i_4468/CO[3]
                         net (fo=1, routed)           0.000     6.028    red_OBUF[3]_inst_i_4468_n_0
    SLICE_X89Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.142 r  red_OBUF[3]_inst_i_4460/CO[3]
                         net (fo=1, routed)           0.000     6.142    red_OBUF[3]_inst_i_4460_n_0
    SLICE_X89Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.256 r  red_OBUF[3]_inst_i_4463/CO[3]
                         net (fo=1, routed)           0.000     6.256    red_OBUF[3]_inst_i_4463_n_0
    SLICE_X89Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.370 r  red_OBUF[3]_inst_i_3030/CO[3]
                         net (fo=1, routed)           0.000     6.370    red_OBUF[3]_inst_i_3030_n_0
    SLICE_X89Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.484 r  red_OBUF[3]_inst_i_1734/CO[3]
                         net (fo=1, routed)           0.000     6.484    red_OBUF[3]_inst_i_1734_n_0
    SLICE_X89Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.598 r  red_OBUF[3]_inst_i_814/CO[3]
                         net (fo=1, routed)           0.000     6.598    red_OBUF[3]_inst_i_814_n_0
    SLICE_X89Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.837 r  red_OBUF[3]_inst_i_357/O[2]
                         net (fo=363, routed)         6.380    13.217    red_OBUF[3]_inst_i_357_n_5
    SLICE_X95Y10         LUT3 (Prop_lut3_I1_O)        0.330    13.547 f  red_OBUF[3]_inst_i_2888/O
                         net (fo=13, routed)          1.503    15.050    red_OBUF[3]_inst_i_2888_n_0
    SLICE_X95Y6          LUT6 (Prop_lut6_I3_O)        0.326    15.376 r  red_OBUF[3]_inst_i_5706/O
                         net (fo=4, routed)           0.929    16.305    red_OBUF[3]_inst_i_5706_n_0
    SLICE_X100Y6         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.709 r  red_OBUF[3]_inst_i_4459/CO[3]
                         net (fo=1, routed)           0.000    16.709    red_OBUF[3]_inst_i_4459_n_0
    SLICE_X100Y7         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.826 r  red_OBUF[3]_inst_i_4483/CO[3]
                         net (fo=1, routed)           0.000    16.826    red_OBUF[3]_inst_i_4483_n_0
    SLICE_X100Y8         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.943 r  red_OBUF[3]_inst_i_4484/CO[3]
                         net (fo=1, routed)           0.000    16.943    red_OBUF[3]_inst_i_4484_n_0
    SLICE_X100Y9         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.197 f  red_OBUF[3]_inst_i_5671/CO[0]
                         net (fo=40, routed)          1.291    18.488    red_OBUF[3]_inst_i_5671_n_3
    SLICE_X95Y5          LUT6 (Prop_lut6_I5_O)        0.367    18.855 r  red_OBUF[3]_inst_i_8754/O
                         net (fo=2, routed)           1.021    19.875    red_OBUF[3]_inst_i_8754_n_0
    SLICE_X96Y6          LUT6 (Prop_lut6_I0_O)        0.124    19.999 r  red_OBUF[3]_inst_i_8758/O
                         net (fo=1, routed)           0.000    19.999    red_OBUF[3]_inst_i_8758_n_0
    SLICE_X96Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.532 r  red_OBUF[3]_inst_i_8011/CO[3]
                         net (fo=1, routed)           0.000    20.532    red_OBUF[3]_inst_i_8011_n_0
    SLICE_X96Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.649 r  red_OBUF[3]_inst_i_7065/CO[3]
                         net (fo=1, routed)           0.000    20.649    red_OBUF[3]_inst_i_7065_n_0
    SLICE_X96Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.972 r  red_OBUF[3]_inst_i_5636/O[1]
                         net (fo=3, routed)           0.990    21.963    red_OBUF[3]_inst_i_5636_n_6
    SLICE_X102Y10        LUT3 (Prop_lut3_I2_O)        0.306    22.269 r  red_OBUF[3]_inst_i_5640/O
                         net (fo=2, routed)           0.829    23.098    red_OBUF[3]_inst_i_5640_n_0
    SLICE_X102Y9         LUT5 (Prop_lut5_I0_O)        0.157    23.255 r  red_OBUF[3]_inst_i_4388/O
                         net (fo=2, routed)           1.101    24.356    red_OBUF[3]_inst_i_4388_n_0
    SLICE_X101Y10        LUT6 (Prop_lut6_I0_O)        0.355    24.711 r  red_OBUF[3]_inst_i_4392/O
                         net (fo=1, routed)           0.000    24.711    red_OBUF[3]_inst_i_4392_n_0
    SLICE_X101Y10        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.243 r  red_OBUF[3]_inst_i_2899/CO[3]
                         net (fo=1, routed)           0.000    25.243    red_OBUF[3]_inst_i_2899_n_0
    SLICE_X101Y11        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.357 r  red_OBUF[3]_inst_i_1693/CO[3]
                         net (fo=1, routed)           0.000    25.357    red_OBUF[3]_inst_i_1693_n_0
    SLICE_X101Y12        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.691 r  red_OBUF[3]_inst_i_796/O[1]
                         net (fo=3, routed)           1.035    26.726    red_OBUF[3]_inst_i_796_n_6
    SLICE_X94Y12         LUT2 (Prop_lut2_I0_O)        0.303    27.029 r  red_OBUF[3]_inst_i_1691/O
                         net (fo=1, routed)           0.000    27.029    red_OBUF[3]_inst_i_1691_n_0
    SLICE_X94Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    27.607 r  red_OBUF[3]_inst_i_795/O[2]
                         net (fo=3, routed)           1.283    28.890    red_OBUF[3]_inst_i_795_n_5
    SLICE_X91Y9          LUT4 (Prop_lut4_I0_O)        0.301    29.191 r  red_OBUF[3]_inst_i_1677/O
                         net (fo=1, routed)           0.549    29.740    red_OBUF[3]_inst_i_1677_n_0
    SLICE_X93Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    30.125 r  red_OBUF[3]_inst_i_791/CO[3]
                         net (fo=1, routed)           0.000    30.125    red_OBUF[3]_inst_i_791_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.396 f  red_OBUF[3]_inst_i_350/CO[0]
                         net (fo=2, routed)           0.604    31.001    red_OBUF[3]_inst_i_350_n_3
    SLICE_X93Y11         LUT5 (Prop_lut5_I0_O)        0.367    31.368 r  red_OBUF[3]_inst_i_355/O
                         net (fo=2, routed)           0.888    32.256    red_OBUF[3]_inst_i_355_n_0
    SLICE_X92Y11         LUT5 (Prop_lut5_I3_O)        0.326    32.582 r  red_OBUF[3]_inst_i_356/O
                         net (fo=4, routed)           0.384    32.966    red_OBUF[3]_inst_i_356_n_0
    SLICE_X92Y11         LUT5 (Prop_lut5_I3_O)        0.124    33.090 f  red_OBUF[3]_inst_i_94/O
                         net (fo=3, routed)           2.230    35.320    red_OBUF[3]_inst_i_94_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I3_O)        0.124    35.444 f  red_OBUF[3]_inst_i_1553/O
                         net (fo=1, routed)           0.804    36.248    red_OBUF[3]_inst_i_1553_n_0
    SLICE_X41Y20         LUT6 (Prop_lut6_I1_O)        0.124    36.372 r  red_OBUF[3]_inst_i_734/O
                         net (fo=1, routed)           0.536    36.908    red_OBUF[3]_inst_i_734_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I5_O)        0.124    37.032 r  red_OBUF[3]_inst_i_321/O
                         net (fo=2, routed)           0.953    37.984    red_OBUF[3]_inst_i_321_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I4_O)        0.124    38.108 r  green_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.980    39.088    green_OBUF[3]_inst_i_6_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I2_O)        0.124    39.212 r  green_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.505    39.717    green_OBUF[3]_inst_i_4_n_0
    SLICE_X45Y21         LUT6 (Prop_lut6_I3_O)        0.124    39.841 r  green_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.732    40.573    green_OBUF[3]_inst_i_2_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I2_O)        0.124    40.697 r  green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.733    45.430    green_OBUF[0]
    AA22                 OBUF (Prop_obuf_I_O)         3.547    48.977 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    48.977    green[1]
    AA22                                                              r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.846ns  (logic 13.925ns (28.507%)  route 34.921ns (71.493%))
  Logic Levels:           43  (CARRY4=21 FDRE=1 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=11 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y2          FDRE                         0.000     0.000 r  hcount_reg[1]/C
    SLICE_X53Y2          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  hcount_reg[1]/Q
                         net (fo=109, routed)         4.802     5.258    hcount_reg_n_0_[1]
    SLICE_X89Y2          LUT1 (Prop_lut1_I0_O)        0.124     5.382 r  red_OBUF[3]_inst_i_3735/O
                         net (fo=1, routed)           0.000     5.382    red_OBUF[3]_inst_i_3735_n_0
    SLICE_X89Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.914 r  red_OBUF[3]_inst_i_2343/CO[3]
                         net (fo=1, routed)           0.000     5.914    red_OBUF[3]_inst_i_2343_n_0
    SLICE_X89Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.028 r  red_OBUF[3]_inst_i_4468/CO[3]
                         net (fo=1, routed)           0.000     6.028    red_OBUF[3]_inst_i_4468_n_0
    SLICE_X89Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.142 r  red_OBUF[3]_inst_i_4460/CO[3]
                         net (fo=1, routed)           0.000     6.142    red_OBUF[3]_inst_i_4460_n_0
    SLICE_X89Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.256 r  red_OBUF[3]_inst_i_4463/CO[3]
                         net (fo=1, routed)           0.000     6.256    red_OBUF[3]_inst_i_4463_n_0
    SLICE_X89Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.370 r  red_OBUF[3]_inst_i_3030/CO[3]
                         net (fo=1, routed)           0.000     6.370    red_OBUF[3]_inst_i_3030_n_0
    SLICE_X89Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.484 r  red_OBUF[3]_inst_i_1734/CO[3]
                         net (fo=1, routed)           0.000     6.484    red_OBUF[3]_inst_i_1734_n_0
    SLICE_X89Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.598 r  red_OBUF[3]_inst_i_814/CO[3]
                         net (fo=1, routed)           0.000     6.598    red_OBUF[3]_inst_i_814_n_0
    SLICE_X89Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.837 r  red_OBUF[3]_inst_i_357/O[2]
                         net (fo=363, routed)         6.380    13.217    red_OBUF[3]_inst_i_357_n_5
    SLICE_X95Y10         LUT3 (Prop_lut3_I1_O)        0.330    13.547 f  red_OBUF[3]_inst_i_2888/O
                         net (fo=13, routed)          1.503    15.050    red_OBUF[3]_inst_i_2888_n_0
    SLICE_X95Y6          LUT6 (Prop_lut6_I3_O)        0.326    15.376 r  red_OBUF[3]_inst_i_5706/O
                         net (fo=4, routed)           0.929    16.305    red_OBUF[3]_inst_i_5706_n_0
    SLICE_X100Y6         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.709 r  red_OBUF[3]_inst_i_4459/CO[3]
                         net (fo=1, routed)           0.000    16.709    red_OBUF[3]_inst_i_4459_n_0
    SLICE_X100Y7         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.826 r  red_OBUF[3]_inst_i_4483/CO[3]
                         net (fo=1, routed)           0.000    16.826    red_OBUF[3]_inst_i_4483_n_0
    SLICE_X100Y8         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.943 r  red_OBUF[3]_inst_i_4484/CO[3]
                         net (fo=1, routed)           0.000    16.943    red_OBUF[3]_inst_i_4484_n_0
    SLICE_X100Y9         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.197 f  red_OBUF[3]_inst_i_5671/CO[0]
                         net (fo=40, routed)          1.291    18.488    red_OBUF[3]_inst_i_5671_n_3
    SLICE_X95Y5          LUT6 (Prop_lut6_I5_O)        0.367    18.855 r  red_OBUF[3]_inst_i_8754/O
                         net (fo=2, routed)           1.021    19.875    red_OBUF[3]_inst_i_8754_n_0
    SLICE_X96Y6          LUT6 (Prop_lut6_I0_O)        0.124    19.999 r  red_OBUF[3]_inst_i_8758/O
                         net (fo=1, routed)           0.000    19.999    red_OBUF[3]_inst_i_8758_n_0
    SLICE_X96Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.532 r  red_OBUF[3]_inst_i_8011/CO[3]
                         net (fo=1, routed)           0.000    20.532    red_OBUF[3]_inst_i_8011_n_0
    SLICE_X96Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.649 r  red_OBUF[3]_inst_i_7065/CO[3]
                         net (fo=1, routed)           0.000    20.649    red_OBUF[3]_inst_i_7065_n_0
    SLICE_X96Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.972 r  red_OBUF[3]_inst_i_5636/O[1]
                         net (fo=3, routed)           0.990    21.963    red_OBUF[3]_inst_i_5636_n_6
    SLICE_X102Y10        LUT3 (Prop_lut3_I2_O)        0.306    22.269 r  red_OBUF[3]_inst_i_5640/O
                         net (fo=2, routed)           0.829    23.098    red_OBUF[3]_inst_i_5640_n_0
    SLICE_X102Y9         LUT5 (Prop_lut5_I0_O)        0.157    23.255 r  red_OBUF[3]_inst_i_4388/O
                         net (fo=2, routed)           1.101    24.356    red_OBUF[3]_inst_i_4388_n_0
    SLICE_X101Y10        LUT6 (Prop_lut6_I0_O)        0.355    24.711 r  red_OBUF[3]_inst_i_4392/O
                         net (fo=1, routed)           0.000    24.711    red_OBUF[3]_inst_i_4392_n_0
    SLICE_X101Y10        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.243 r  red_OBUF[3]_inst_i_2899/CO[3]
                         net (fo=1, routed)           0.000    25.243    red_OBUF[3]_inst_i_2899_n_0
    SLICE_X101Y11        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.357 r  red_OBUF[3]_inst_i_1693/CO[3]
                         net (fo=1, routed)           0.000    25.357    red_OBUF[3]_inst_i_1693_n_0
    SLICE_X101Y12        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.691 r  red_OBUF[3]_inst_i_796/O[1]
                         net (fo=3, routed)           1.035    26.726    red_OBUF[3]_inst_i_796_n_6
    SLICE_X94Y12         LUT2 (Prop_lut2_I0_O)        0.303    27.029 r  red_OBUF[3]_inst_i_1691/O
                         net (fo=1, routed)           0.000    27.029    red_OBUF[3]_inst_i_1691_n_0
    SLICE_X94Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    27.607 r  red_OBUF[3]_inst_i_795/O[2]
                         net (fo=3, routed)           1.283    28.890    red_OBUF[3]_inst_i_795_n_5
    SLICE_X91Y9          LUT4 (Prop_lut4_I0_O)        0.301    29.191 r  red_OBUF[3]_inst_i_1677/O
                         net (fo=1, routed)           0.549    29.740    red_OBUF[3]_inst_i_1677_n_0
    SLICE_X93Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    30.125 r  red_OBUF[3]_inst_i_791/CO[3]
                         net (fo=1, routed)           0.000    30.125    red_OBUF[3]_inst_i_791_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.396 f  red_OBUF[3]_inst_i_350/CO[0]
                         net (fo=2, routed)           0.604    31.001    red_OBUF[3]_inst_i_350_n_3
    SLICE_X93Y11         LUT5 (Prop_lut5_I0_O)        0.367    31.368 r  red_OBUF[3]_inst_i_355/O
                         net (fo=2, routed)           0.888    32.256    red_OBUF[3]_inst_i_355_n_0
    SLICE_X92Y11         LUT5 (Prop_lut5_I3_O)        0.326    32.582 r  red_OBUF[3]_inst_i_356/O
                         net (fo=4, routed)           0.384    32.966    red_OBUF[3]_inst_i_356_n_0
    SLICE_X92Y11         LUT5 (Prop_lut5_I3_O)        0.124    33.090 f  red_OBUF[3]_inst_i_94/O
                         net (fo=3, routed)           2.230    35.320    red_OBUF[3]_inst_i_94_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I3_O)        0.124    35.444 f  red_OBUF[3]_inst_i_1553/O
                         net (fo=1, routed)           0.804    36.248    red_OBUF[3]_inst_i_1553_n_0
    SLICE_X41Y20         LUT6 (Prop_lut6_I1_O)        0.124    36.372 r  red_OBUF[3]_inst_i_734/O
                         net (fo=1, routed)           0.536    36.908    red_OBUF[3]_inst_i_734_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I5_O)        0.124    37.032 r  red_OBUF[3]_inst_i_321/O
                         net (fo=2, routed)           0.953    37.984    red_OBUF[3]_inst_i_321_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I4_O)        0.124    38.108 r  green_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.980    39.088    green_OBUF[3]_inst_i_6_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I2_O)        0.124    39.212 r  green_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.505    39.717    green_OBUF[3]_inst_i_4_n_0
    SLICE_X45Y21         LUT6 (Prop_lut6_I3_O)        0.124    39.841 r  green_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.732    40.573    green_OBUF[3]_inst_i_2_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I2_O)        0.124    40.697 r  green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.592    45.289    green_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.557    48.846 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    48.846    green[0]
    AB22                                                              r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.699ns  (logic 13.883ns (28.507%)  route 34.817ns (71.493%))
  Logic Levels:           43  (CARRY4=21 FDRE=1 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=11 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y2          FDRE                         0.000     0.000 r  hcount_reg[1]/C
    SLICE_X53Y2          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  hcount_reg[1]/Q
                         net (fo=109, routed)         4.802     5.258    hcount_reg_n_0_[1]
    SLICE_X89Y2          LUT1 (Prop_lut1_I0_O)        0.124     5.382 r  red_OBUF[3]_inst_i_3735/O
                         net (fo=1, routed)           0.000     5.382    red_OBUF[3]_inst_i_3735_n_0
    SLICE_X89Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.914 r  red_OBUF[3]_inst_i_2343/CO[3]
                         net (fo=1, routed)           0.000     5.914    red_OBUF[3]_inst_i_2343_n_0
    SLICE_X89Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.028 r  red_OBUF[3]_inst_i_4468/CO[3]
                         net (fo=1, routed)           0.000     6.028    red_OBUF[3]_inst_i_4468_n_0
    SLICE_X89Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.142 r  red_OBUF[3]_inst_i_4460/CO[3]
                         net (fo=1, routed)           0.000     6.142    red_OBUF[3]_inst_i_4460_n_0
    SLICE_X89Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.256 r  red_OBUF[3]_inst_i_4463/CO[3]
                         net (fo=1, routed)           0.000     6.256    red_OBUF[3]_inst_i_4463_n_0
    SLICE_X89Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.370 r  red_OBUF[3]_inst_i_3030/CO[3]
                         net (fo=1, routed)           0.000     6.370    red_OBUF[3]_inst_i_3030_n_0
    SLICE_X89Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.484 r  red_OBUF[3]_inst_i_1734/CO[3]
                         net (fo=1, routed)           0.000     6.484    red_OBUF[3]_inst_i_1734_n_0
    SLICE_X89Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.598 r  red_OBUF[3]_inst_i_814/CO[3]
                         net (fo=1, routed)           0.000     6.598    red_OBUF[3]_inst_i_814_n_0
    SLICE_X89Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.837 r  red_OBUF[3]_inst_i_357/O[2]
                         net (fo=363, routed)         6.380    13.217    red_OBUF[3]_inst_i_357_n_5
    SLICE_X95Y10         LUT3 (Prop_lut3_I1_O)        0.330    13.547 f  red_OBUF[3]_inst_i_2888/O
                         net (fo=13, routed)          1.503    15.050    red_OBUF[3]_inst_i_2888_n_0
    SLICE_X95Y6          LUT6 (Prop_lut6_I3_O)        0.326    15.376 r  red_OBUF[3]_inst_i_5706/O
                         net (fo=4, routed)           0.929    16.305    red_OBUF[3]_inst_i_5706_n_0
    SLICE_X100Y6         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.709 r  red_OBUF[3]_inst_i_4459/CO[3]
                         net (fo=1, routed)           0.000    16.709    red_OBUF[3]_inst_i_4459_n_0
    SLICE_X100Y7         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.826 r  red_OBUF[3]_inst_i_4483/CO[3]
                         net (fo=1, routed)           0.000    16.826    red_OBUF[3]_inst_i_4483_n_0
    SLICE_X100Y8         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.943 r  red_OBUF[3]_inst_i_4484/CO[3]
                         net (fo=1, routed)           0.000    16.943    red_OBUF[3]_inst_i_4484_n_0
    SLICE_X100Y9         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.197 f  red_OBUF[3]_inst_i_5671/CO[0]
                         net (fo=40, routed)          1.291    18.488    red_OBUF[3]_inst_i_5671_n_3
    SLICE_X95Y5          LUT6 (Prop_lut6_I5_O)        0.367    18.855 r  red_OBUF[3]_inst_i_8754/O
                         net (fo=2, routed)           1.021    19.875    red_OBUF[3]_inst_i_8754_n_0
    SLICE_X96Y6          LUT6 (Prop_lut6_I0_O)        0.124    19.999 r  red_OBUF[3]_inst_i_8758/O
                         net (fo=1, routed)           0.000    19.999    red_OBUF[3]_inst_i_8758_n_0
    SLICE_X96Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.532 r  red_OBUF[3]_inst_i_8011/CO[3]
                         net (fo=1, routed)           0.000    20.532    red_OBUF[3]_inst_i_8011_n_0
    SLICE_X96Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.649 r  red_OBUF[3]_inst_i_7065/CO[3]
                         net (fo=1, routed)           0.000    20.649    red_OBUF[3]_inst_i_7065_n_0
    SLICE_X96Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.972 r  red_OBUF[3]_inst_i_5636/O[1]
                         net (fo=3, routed)           0.990    21.963    red_OBUF[3]_inst_i_5636_n_6
    SLICE_X102Y10        LUT3 (Prop_lut3_I2_O)        0.306    22.269 r  red_OBUF[3]_inst_i_5640/O
                         net (fo=2, routed)           0.829    23.098    red_OBUF[3]_inst_i_5640_n_0
    SLICE_X102Y9         LUT5 (Prop_lut5_I0_O)        0.157    23.255 r  red_OBUF[3]_inst_i_4388/O
                         net (fo=2, routed)           1.101    24.356    red_OBUF[3]_inst_i_4388_n_0
    SLICE_X101Y10        LUT6 (Prop_lut6_I0_O)        0.355    24.711 r  red_OBUF[3]_inst_i_4392/O
                         net (fo=1, routed)           0.000    24.711    red_OBUF[3]_inst_i_4392_n_0
    SLICE_X101Y10        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.243 r  red_OBUF[3]_inst_i_2899/CO[3]
                         net (fo=1, routed)           0.000    25.243    red_OBUF[3]_inst_i_2899_n_0
    SLICE_X101Y11        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.357 r  red_OBUF[3]_inst_i_1693/CO[3]
                         net (fo=1, routed)           0.000    25.357    red_OBUF[3]_inst_i_1693_n_0
    SLICE_X101Y12        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.691 r  red_OBUF[3]_inst_i_796/O[1]
                         net (fo=3, routed)           1.035    26.726    red_OBUF[3]_inst_i_796_n_6
    SLICE_X94Y12         LUT2 (Prop_lut2_I0_O)        0.303    27.029 r  red_OBUF[3]_inst_i_1691/O
                         net (fo=1, routed)           0.000    27.029    red_OBUF[3]_inst_i_1691_n_0
    SLICE_X94Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    27.607 r  red_OBUF[3]_inst_i_795/O[2]
                         net (fo=3, routed)           1.283    28.890    red_OBUF[3]_inst_i_795_n_5
    SLICE_X91Y9          LUT4 (Prop_lut4_I0_O)        0.301    29.191 r  red_OBUF[3]_inst_i_1677/O
                         net (fo=1, routed)           0.549    29.740    red_OBUF[3]_inst_i_1677_n_0
    SLICE_X93Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    30.125 r  red_OBUF[3]_inst_i_791/CO[3]
                         net (fo=1, routed)           0.000    30.125    red_OBUF[3]_inst_i_791_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.396 f  red_OBUF[3]_inst_i_350/CO[0]
                         net (fo=2, routed)           0.604    31.001    red_OBUF[3]_inst_i_350_n_3
    SLICE_X93Y11         LUT5 (Prop_lut5_I0_O)        0.367    31.368 r  red_OBUF[3]_inst_i_355/O
                         net (fo=2, routed)           0.888    32.256    red_OBUF[3]_inst_i_355_n_0
    SLICE_X92Y11         LUT5 (Prop_lut5_I3_O)        0.326    32.582 r  red_OBUF[3]_inst_i_356/O
                         net (fo=4, routed)           0.384    32.966    red_OBUF[3]_inst_i_356_n_0
    SLICE_X92Y11         LUT5 (Prop_lut5_I3_O)        0.124    33.090 f  red_OBUF[3]_inst_i_94/O
                         net (fo=3, routed)           2.230    35.320    red_OBUF[3]_inst_i_94_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I3_O)        0.124    35.444 f  red_OBUF[3]_inst_i_1553/O
                         net (fo=1, routed)           0.804    36.248    red_OBUF[3]_inst_i_1553_n_0
    SLICE_X41Y20         LUT6 (Prop_lut6_I1_O)        0.124    36.372 r  red_OBUF[3]_inst_i_734/O
                         net (fo=1, routed)           0.536    36.908    red_OBUF[3]_inst_i_734_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I5_O)        0.124    37.032 r  red_OBUF[3]_inst_i_321/O
                         net (fo=2, routed)           0.548    37.579    red_OBUF[3]_inst_i_321_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I1_O)        0.124    37.703 r  red_OBUF[3]_inst_i_85/O
                         net (fo=1, routed)           1.034    38.738    red_OBUF[3]_inst_i_85_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I4_O)        0.124    38.862 f  red_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.650    39.512    red_OBUF[3]_inst_i_22_n_0
    SLICE_X45Y21         LUT6 (Prop_lut6_I2_O)        0.124    39.636 r  red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.721    40.357    red_OBUF[3]_inst_i_4_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I2_O)        0.124    40.481 r  red_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           4.703    45.185    blue_OBUF[0]
    U20                  OBUF (Prop_obuf_I_O)         3.515    48.699 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    48.699    red[1]
    U20                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.685ns  (logic 13.915ns (28.582%)  route 34.770ns (71.418%))
  Logic Levels:           43  (CARRY4=21 FDRE=1 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=11 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y2          FDRE                         0.000     0.000 r  hcount_reg[1]/C
    SLICE_X53Y2          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  hcount_reg[1]/Q
                         net (fo=109, routed)         4.802     5.258    hcount_reg_n_0_[1]
    SLICE_X89Y2          LUT1 (Prop_lut1_I0_O)        0.124     5.382 r  red_OBUF[3]_inst_i_3735/O
                         net (fo=1, routed)           0.000     5.382    red_OBUF[3]_inst_i_3735_n_0
    SLICE_X89Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.914 r  red_OBUF[3]_inst_i_2343/CO[3]
                         net (fo=1, routed)           0.000     5.914    red_OBUF[3]_inst_i_2343_n_0
    SLICE_X89Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.028 r  red_OBUF[3]_inst_i_4468/CO[3]
                         net (fo=1, routed)           0.000     6.028    red_OBUF[3]_inst_i_4468_n_0
    SLICE_X89Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.142 r  red_OBUF[3]_inst_i_4460/CO[3]
                         net (fo=1, routed)           0.000     6.142    red_OBUF[3]_inst_i_4460_n_0
    SLICE_X89Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.256 r  red_OBUF[3]_inst_i_4463/CO[3]
                         net (fo=1, routed)           0.000     6.256    red_OBUF[3]_inst_i_4463_n_0
    SLICE_X89Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.370 r  red_OBUF[3]_inst_i_3030/CO[3]
                         net (fo=1, routed)           0.000     6.370    red_OBUF[3]_inst_i_3030_n_0
    SLICE_X89Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.484 r  red_OBUF[3]_inst_i_1734/CO[3]
                         net (fo=1, routed)           0.000     6.484    red_OBUF[3]_inst_i_1734_n_0
    SLICE_X89Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.598 r  red_OBUF[3]_inst_i_814/CO[3]
                         net (fo=1, routed)           0.000     6.598    red_OBUF[3]_inst_i_814_n_0
    SLICE_X89Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.837 r  red_OBUF[3]_inst_i_357/O[2]
                         net (fo=363, routed)         6.380    13.217    red_OBUF[3]_inst_i_357_n_5
    SLICE_X95Y10         LUT3 (Prop_lut3_I1_O)        0.330    13.547 f  red_OBUF[3]_inst_i_2888/O
                         net (fo=13, routed)          1.503    15.050    red_OBUF[3]_inst_i_2888_n_0
    SLICE_X95Y6          LUT6 (Prop_lut6_I3_O)        0.326    15.376 r  red_OBUF[3]_inst_i_5706/O
                         net (fo=4, routed)           0.929    16.305    red_OBUF[3]_inst_i_5706_n_0
    SLICE_X100Y6         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.709 r  red_OBUF[3]_inst_i_4459/CO[3]
                         net (fo=1, routed)           0.000    16.709    red_OBUF[3]_inst_i_4459_n_0
    SLICE_X100Y7         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.826 r  red_OBUF[3]_inst_i_4483/CO[3]
                         net (fo=1, routed)           0.000    16.826    red_OBUF[3]_inst_i_4483_n_0
    SLICE_X100Y8         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.943 r  red_OBUF[3]_inst_i_4484/CO[3]
                         net (fo=1, routed)           0.000    16.943    red_OBUF[3]_inst_i_4484_n_0
    SLICE_X100Y9         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.197 f  red_OBUF[3]_inst_i_5671/CO[0]
                         net (fo=40, routed)          1.291    18.488    red_OBUF[3]_inst_i_5671_n_3
    SLICE_X95Y5          LUT6 (Prop_lut6_I5_O)        0.367    18.855 r  red_OBUF[3]_inst_i_8754/O
                         net (fo=2, routed)           1.021    19.875    red_OBUF[3]_inst_i_8754_n_0
    SLICE_X96Y6          LUT6 (Prop_lut6_I0_O)        0.124    19.999 r  red_OBUF[3]_inst_i_8758/O
                         net (fo=1, routed)           0.000    19.999    red_OBUF[3]_inst_i_8758_n_0
    SLICE_X96Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.532 r  red_OBUF[3]_inst_i_8011/CO[3]
                         net (fo=1, routed)           0.000    20.532    red_OBUF[3]_inst_i_8011_n_0
    SLICE_X96Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.649 r  red_OBUF[3]_inst_i_7065/CO[3]
                         net (fo=1, routed)           0.000    20.649    red_OBUF[3]_inst_i_7065_n_0
    SLICE_X96Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.972 r  red_OBUF[3]_inst_i_5636/O[1]
                         net (fo=3, routed)           0.990    21.963    red_OBUF[3]_inst_i_5636_n_6
    SLICE_X102Y10        LUT3 (Prop_lut3_I2_O)        0.306    22.269 r  red_OBUF[3]_inst_i_5640/O
                         net (fo=2, routed)           0.829    23.098    red_OBUF[3]_inst_i_5640_n_0
    SLICE_X102Y9         LUT5 (Prop_lut5_I0_O)        0.157    23.255 r  red_OBUF[3]_inst_i_4388/O
                         net (fo=2, routed)           1.101    24.356    red_OBUF[3]_inst_i_4388_n_0
    SLICE_X101Y10        LUT6 (Prop_lut6_I0_O)        0.355    24.711 r  red_OBUF[3]_inst_i_4392/O
                         net (fo=1, routed)           0.000    24.711    red_OBUF[3]_inst_i_4392_n_0
    SLICE_X101Y10        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.243 r  red_OBUF[3]_inst_i_2899/CO[3]
                         net (fo=1, routed)           0.000    25.243    red_OBUF[3]_inst_i_2899_n_0
    SLICE_X101Y11        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.357 r  red_OBUF[3]_inst_i_1693/CO[3]
                         net (fo=1, routed)           0.000    25.357    red_OBUF[3]_inst_i_1693_n_0
    SLICE_X101Y12        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.691 r  red_OBUF[3]_inst_i_796/O[1]
                         net (fo=3, routed)           1.035    26.726    red_OBUF[3]_inst_i_796_n_6
    SLICE_X94Y12         LUT2 (Prop_lut2_I0_O)        0.303    27.029 r  red_OBUF[3]_inst_i_1691/O
                         net (fo=1, routed)           0.000    27.029    red_OBUF[3]_inst_i_1691_n_0
    SLICE_X94Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    27.607 r  red_OBUF[3]_inst_i_795/O[2]
                         net (fo=3, routed)           1.283    28.890    red_OBUF[3]_inst_i_795_n_5
    SLICE_X91Y9          LUT4 (Prop_lut4_I0_O)        0.301    29.191 r  red_OBUF[3]_inst_i_1677/O
                         net (fo=1, routed)           0.549    29.740    red_OBUF[3]_inst_i_1677_n_0
    SLICE_X93Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    30.125 r  red_OBUF[3]_inst_i_791/CO[3]
                         net (fo=1, routed)           0.000    30.125    red_OBUF[3]_inst_i_791_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.396 f  red_OBUF[3]_inst_i_350/CO[0]
                         net (fo=2, routed)           0.604    31.001    red_OBUF[3]_inst_i_350_n_3
    SLICE_X93Y11         LUT5 (Prop_lut5_I0_O)        0.367    31.368 r  red_OBUF[3]_inst_i_355/O
                         net (fo=2, routed)           0.888    32.256    red_OBUF[3]_inst_i_355_n_0
    SLICE_X92Y11         LUT5 (Prop_lut5_I3_O)        0.326    32.582 r  red_OBUF[3]_inst_i_356/O
                         net (fo=4, routed)           0.384    32.966    red_OBUF[3]_inst_i_356_n_0
    SLICE_X92Y11         LUT5 (Prop_lut5_I3_O)        0.124    33.090 f  red_OBUF[3]_inst_i_94/O
                         net (fo=3, routed)           2.230    35.320    red_OBUF[3]_inst_i_94_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I3_O)        0.124    35.444 f  red_OBUF[3]_inst_i_1553/O
                         net (fo=1, routed)           0.804    36.248    red_OBUF[3]_inst_i_1553_n_0
    SLICE_X41Y20         LUT6 (Prop_lut6_I1_O)        0.124    36.372 r  red_OBUF[3]_inst_i_734/O
                         net (fo=1, routed)           0.536    36.908    red_OBUF[3]_inst_i_734_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I5_O)        0.124    37.032 r  red_OBUF[3]_inst_i_321/O
                         net (fo=2, routed)           0.953    37.984    red_OBUF[3]_inst_i_321_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I4_O)        0.124    38.108 r  green_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.980    39.088    green_OBUF[3]_inst_i_6_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I2_O)        0.124    39.212 r  green_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.505    39.717    green_OBUF[3]_inst_i_4_n_0
    SLICE_X45Y21         LUT6 (Prop_lut6_I3_O)        0.124    39.841 r  green_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.732    40.573    green_OBUF[3]_inst_i_2_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I2_O)        0.124    40.697 r  green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.441    45.138    green_OBUF[0]
    AA21                 OBUF (Prop_obuf_I_O)         3.547    48.685 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    48.685    green[3]
    AA21                                                              r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.581ns  (logic 13.906ns (28.623%)  route 34.676ns (71.377%))
  Logic Levels:           43  (CARRY4=21 FDRE=1 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=11 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y2          FDRE                         0.000     0.000 r  hcount_reg[1]/C
    SLICE_X53Y2          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  hcount_reg[1]/Q
                         net (fo=109, routed)         4.802     5.258    hcount_reg_n_0_[1]
    SLICE_X89Y2          LUT1 (Prop_lut1_I0_O)        0.124     5.382 r  red_OBUF[3]_inst_i_3735/O
                         net (fo=1, routed)           0.000     5.382    red_OBUF[3]_inst_i_3735_n_0
    SLICE_X89Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.914 r  red_OBUF[3]_inst_i_2343/CO[3]
                         net (fo=1, routed)           0.000     5.914    red_OBUF[3]_inst_i_2343_n_0
    SLICE_X89Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.028 r  red_OBUF[3]_inst_i_4468/CO[3]
                         net (fo=1, routed)           0.000     6.028    red_OBUF[3]_inst_i_4468_n_0
    SLICE_X89Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.142 r  red_OBUF[3]_inst_i_4460/CO[3]
                         net (fo=1, routed)           0.000     6.142    red_OBUF[3]_inst_i_4460_n_0
    SLICE_X89Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.256 r  red_OBUF[3]_inst_i_4463/CO[3]
                         net (fo=1, routed)           0.000     6.256    red_OBUF[3]_inst_i_4463_n_0
    SLICE_X89Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.370 r  red_OBUF[3]_inst_i_3030/CO[3]
                         net (fo=1, routed)           0.000     6.370    red_OBUF[3]_inst_i_3030_n_0
    SLICE_X89Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.484 r  red_OBUF[3]_inst_i_1734/CO[3]
                         net (fo=1, routed)           0.000     6.484    red_OBUF[3]_inst_i_1734_n_0
    SLICE_X89Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.598 r  red_OBUF[3]_inst_i_814/CO[3]
                         net (fo=1, routed)           0.000     6.598    red_OBUF[3]_inst_i_814_n_0
    SLICE_X89Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.837 r  red_OBUF[3]_inst_i_357/O[2]
                         net (fo=363, routed)         6.380    13.217    red_OBUF[3]_inst_i_357_n_5
    SLICE_X95Y10         LUT3 (Prop_lut3_I1_O)        0.330    13.547 f  red_OBUF[3]_inst_i_2888/O
                         net (fo=13, routed)          1.503    15.050    red_OBUF[3]_inst_i_2888_n_0
    SLICE_X95Y6          LUT6 (Prop_lut6_I3_O)        0.326    15.376 r  red_OBUF[3]_inst_i_5706/O
                         net (fo=4, routed)           0.929    16.305    red_OBUF[3]_inst_i_5706_n_0
    SLICE_X100Y6         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.709 r  red_OBUF[3]_inst_i_4459/CO[3]
                         net (fo=1, routed)           0.000    16.709    red_OBUF[3]_inst_i_4459_n_0
    SLICE_X100Y7         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.826 r  red_OBUF[3]_inst_i_4483/CO[3]
                         net (fo=1, routed)           0.000    16.826    red_OBUF[3]_inst_i_4483_n_0
    SLICE_X100Y8         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.943 r  red_OBUF[3]_inst_i_4484/CO[3]
                         net (fo=1, routed)           0.000    16.943    red_OBUF[3]_inst_i_4484_n_0
    SLICE_X100Y9         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.197 f  red_OBUF[3]_inst_i_5671/CO[0]
                         net (fo=40, routed)          1.291    18.488    red_OBUF[3]_inst_i_5671_n_3
    SLICE_X95Y5          LUT6 (Prop_lut6_I5_O)        0.367    18.855 r  red_OBUF[3]_inst_i_8754/O
                         net (fo=2, routed)           1.021    19.875    red_OBUF[3]_inst_i_8754_n_0
    SLICE_X96Y6          LUT6 (Prop_lut6_I0_O)        0.124    19.999 r  red_OBUF[3]_inst_i_8758/O
                         net (fo=1, routed)           0.000    19.999    red_OBUF[3]_inst_i_8758_n_0
    SLICE_X96Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.532 r  red_OBUF[3]_inst_i_8011/CO[3]
                         net (fo=1, routed)           0.000    20.532    red_OBUF[3]_inst_i_8011_n_0
    SLICE_X96Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.649 r  red_OBUF[3]_inst_i_7065/CO[3]
                         net (fo=1, routed)           0.000    20.649    red_OBUF[3]_inst_i_7065_n_0
    SLICE_X96Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.972 r  red_OBUF[3]_inst_i_5636/O[1]
                         net (fo=3, routed)           0.990    21.963    red_OBUF[3]_inst_i_5636_n_6
    SLICE_X102Y10        LUT3 (Prop_lut3_I2_O)        0.306    22.269 r  red_OBUF[3]_inst_i_5640/O
                         net (fo=2, routed)           0.829    23.098    red_OBUF[3]_inst_i_5640_n_0
    SLICE_X102Y9         LUT5 (Prop_lut5_I0_O)        0.157    23.255 r  red_OBUF[3]_inst_i_4388/O
                         net (fo=2, routed)           1.101    24.356    red_OBUF[3]_inst_i_4388_n_0
    SLICE_X101Y10        LUT6 (Prop_lut6_I0_O)        0.355    24.711 r  red_OBUF[3]_inst_i_4392/O
                         net (fo=1, routed)           0.000    24.711    red_OBUF[3]_inst_i_4392_n_0
    SLICE_X101Y10        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.243 r  red_OBUF[3]_inst_i_2899/CO[3]
                         net (fo=1, routed)           0.000    25.243    red_OBUF[3]_inst_i_2899_n_0
    SLICE_X101Y11        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.357 r  red_OBUF[3]_inst_i_1693/CO[3]
                         net (fo=1, routed)           0.000    25.357    red_OBUF[3]_inst_i_1693_n_0
    SLICE_X101Y12        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.691 r  red_OBUF[3]_inst_i_796/O[1]
                         net (fo=3, routed)           1.035    26.726    red_OBUF[3]_inst_i_796_n_6
    SLICE_X94Y12         LUT2 (Prop_lut2_I0_O)        0.303    27.029 r  red_OBUF[3]_inst_i_1691/O
                         net (fo=1, routed)           0.000    27.029    red_OBUF[3]_inst_i_1691_n_0
    SLICE_X94Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    27.607 r  red_OBUF[3]_inst_i_795/O[2]
                         net (fo=3, routed)           1.283    28.890    red_OBUF[3]_inst_i_795_n_5
    SLICE_X91Y9          LUT4 (Prop_lut4_I0_O)        0.301    29.191 r  red_OBUF[3]_inst_i_1677/O
                         net (fo=1, routed)           0.549    29.740    red_OBUF[3]_inst_i_1677_n_0
    SLICE_X93Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    30.125 r  red_OBUF[3]_inst_i_791/CO[3]
                         net (fo=1, routed)           0.000    30.125    red_OBUF[3]_inst_i_791_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.396 f  red_OBUF[3]_inst_i_350/CO[0]
                         net (fo=2, routed)           0.604    31.001    red_OBUF[3]_inst_i_350_n_3
    SLICE_X93Y11         LUT5 (Prop_lut5_I0_O)        0.367    31.368 r  red_OBUF[3]_inst_i_355/O
                         net (fo=2, routed)           0.888    32.256    red_OBUF[3]_inst_i_355_n_0
    SLICE_X92Y11         LUT5 (Prop_lut5_I3_O)        0.326    32.582 r  red_OBUF[3]_inst_i_356/O
                         net (fo=4, routed)           0.384    32.966    red_OBUF[3]_inst_i_356_n_0
    SLICE_X92Y11         LUT5 (Prop_lut5_I3_O)        0.124    33.090 f  red_OBUF[3]_inst_i_94/O
                         net (fo=3, routed)           2.230    35.320    red_OBUF[3]_inst_i_94_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I3_O)        0.124    35.444 f  red_OBUF[3]_inst_i_1553/O
                         net (fo=1, routed)           0.804    36.248    red_OBUF[3]_inst_i_1553_n_0
    SLICE_X41Y20         LUT6 (Prop_lut6_I1_O)        0.124    36.372 r  red_OBUF[3]_inst_i_734/O
                         net (fo=1, routed)           0.536    36.908    red_OBUF[3]_inst_i_734_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I5_O)        0.124    37.032 r  red_OBUF[3]_inst_i_321/O
                         net (fo=2, routed)           0.548    37.579    red_OBUF[3]_inst_i_321_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I1_O)        0.124    37.703 r  red_OBUF[3]_inst_i_85/O
                         net (fo=1, routed)           1.034    38.738    red_OBUF[3]_inst_i_85_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I4_O)        0.124    38.862 f  red_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.650    39.512    red_OBUF[3]_inst_i_22_n_0
    SLICE_X45Y21         LUT6 (Prop_lut6_I2_O)        0.124    39.636 r  red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.721    40.357    red_OBUF[3]_inst_i_4_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I2_O)        0.124    40.481 r  red_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           4.562    45.043    blue_OBUF[0]
    V20                  OBUF (Prop_obuf_I_O)         3.538    48.581 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    48.581    red[0]
    V20                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.545ns  (logic 13.926ns (28.687%)  route 34.619ns (71.313%))
  Logic Levels:           43  (CARRY4=21 FDRE=1 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=11 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y2          FDRE                         0.000     0.000 r  hcount_reg[1]/C
    SLICE_X53Y2          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  hcount_reg[1]/Q
                         net (fo=109, routed)         4.802     5.258    hcount_reg_n_0_[1]
    SLICE_X89Y2          LUT1 (Prop_lut1_I0_O)        0.124     5.382 r  red_OBUF[3]_inst_i_3735/O
                         net (fo=1, routed)           0.000     5.382    red_OBUF[3]_inst_i_3735_n_0
    SLICE_X89Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.914 r  red_OBUF[3]_inst_i_2343/CO[3]
                         net (fo=1, routed)           0.000     5.914    red_OBUF[3]_inst_i_2343_n_0
    SLICE_X89Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.028 r  red_OBUF[3]_inst_i_4468/CO[3]
                         net (fo=1, routed)           0.000     6.028    red_OBUF[3]_inst_i_4468_n_0
    SLICE_X89Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.142 r  red_OBUF[3]_inst_i_4460/CO[3]
                         net (fo=1, routed)           0.000     6.142    red_OBUF[3]_inst_i_4460_n_0
    SLICE_X89Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.256 r  red_OBUF[3]_inst_i_4463/CO[3]
                         net (fo=1, routed)           0.000     6.256    red_OBUF[3]_inst_i_4463_n_0
    SLICE_X89Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.370 r  red_OBUF[3]_inst_i_3030/CO[3]
                         net (fo=1, routed)           0.000     6.370    red_OBUF[3]_inst_i_3030_n_0
    SLICE_X89Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.484 r  red_OBUF[3]_inst_i_1734/CO[3]
                         net (fo=1, routed)           0.000     6.484    red_OBUF[3]_inst_i_1734_n_0
    SLICE_X89Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.598 r  red_OBUF[3]_inst_i_814/CO[3]
                         net (fo=1, routed)           0.000     6.598    red_OBUF[3]_inst_i_814_n_0
    SLICE_X89Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.837 r  red_OBUF[3]_inst_i_357/O[2]
                         net (fo=363, routed)         6.380    13.217    red_OBUF[3]_inst_i_357_n_5
    SLICE_X95Y10         LUT3 (Prop_lut3_I1_O)        0.330    13.547 f  red_OBUF[3]_inst_i_2888/O
                         net (fo=13, routed)          1.503    15.050    red_OBUF[3]_inst_i_2888_n_0
    SLICE_X95Y6          LUT6 (Prop_lut6_I3_O)        0.326    15.376 r  red_OBUF[3]_inst_i_5706/O
                         net (fo=4, routed)           0.929    16.305    red_OBUF[3]_inst_i_5706_n_0
    SLICE_X100Y6         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.709 r  red_OBUF[3]_inst_i_4459/CO[3]
                         net (fo=1, routed)           0.000    16.709    red_OBUF[3]_inst_i_4459_n_0
    SLICE_X100Y7         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.826 r  red_OBUF[3]_inst_i_4483/CO[3]
                         net (fo=1, routed)           0.000    16.826    red_OBUF[3]_inst_i_4483_n_0
    SLICE_X100Y8         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.943 r  red_OBUF[3]_inst_i_4484/CO[3]
                         net (fo=1, routed)           0.000    16.943    red_OBUF[3]_inst_i_4484_n_0
    SLICE_X100Y9         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.197 f  red_OBUF[3]_inst_i_5671/CO[0]
                         net (fo=40, routed)          1.291    18.488    red_OBUF[3]_inst_i_5671_n_3
    SLICE_X95Y5          LUT6 (Prop_lut6_I5_O)        0.367    18.855 r  red_OBUF[3]_inst_i_8754/O
                         net (fo=2, routed)           1.021    19.875    red_OBUF[3]_inst_i_8754_n_0
    SLICE_X96Y6          LUT6 (Prop_lut6_I0_O)        0.124    19.999 r  red_OBUF[3]_inst_i_8758/O
                         net (fo=1, routed)           0.000    19.999    red_OBUF[3]_inst_i_8758_n_0
    SLICE_X96Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.532 r  red_OBUF[3]_inst_i_8011/CO[3]
                         net (fo=1, routed)           0.000    20.532    red_OBUF[3]_inst_i_8011_n_0
    SLICE_X96Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.649 r  red_OBUF[3]_inst_i_7065/CO[3]
                         net (fo=1, routed)           0.000    20.649    red_OBUF[3]_inst_i_7065_n_0
    SLICE_X96Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.972 r  red_OBUF[3]_inst_i_5636/O[1]
                         net (fo=3, routed)           0.990    21.963    red_OBUF[3]_inst_i_5636_n_6
    SLICE_X102Y10        LUT3 (Prop_lut3_I2_O)        0.306    22.269 r  red_OBUF[3]_inst_i_5640/O
                         net (fo=2, routed)           0.829    23.098    red_OBUF[3]_inst_i_5640_n_0
    SLICE_X102Y9         LUT5 (Prop_lut5_I0_O)        0.157    23.255 r  red_OBUF[3]_inst_i_4388/O
                         net (fo=2, routed)           1.101    24.356    red_OBUF[3]_inst_i_4388_n_0
    SLICE_X101Y10        LUT6 (Prop_lut6_I0_O)        0.355    24.711 r  red_OBUF[3]_inst_i_4392/O
                         net (fo=1, routed)           0.000    24.711    red_OBUF[3]_inst_i_4392_n_0
    SLICE_X101Y10        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.243 r  red_OBUF[3]_inst_i_2899/CO[3]
                         net (fo=1, routed)           0.000    25.243    red_OBUF[3]_inst_i_2899_n_0
    SLICE_X101Y11        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.357 r  red_OBUF[3]_inst_i_1693/CO[3]
                         net (fo=1, routed)           0.000    25.357    red_OBUF[3]_inst_i_1693_n_0
    SLICE_X101Y12        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.691 r  red_OBUF[3]_inst_i_796/O[1]
                         net (fo=3, routed)           1.035    26.726    red_OBUF[3]_inst_i_796_n_6
    SLICE_X94Y12         LUT2 (Prop_lut2_I0_O)        0.303    27.029 r  red_OBUF[3]_inst_i_1691/O
                         net (fo=1, routed)           0.000    27.029    red_OBUF[3]_inst_i_1691_n_0
    SLICE_X94Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    27.607 r  red_OBUF[3]_inst_i_795/O[2]
                         net (fo=3, routed)           1.283    28.890    red_OBUF[3]_inst_i_795_n_5
    SLICE_X91Y9          LUT4 (Prop_lut4_I0_O)        0.301    29.191 r  red_OBUF[3]_inst_i_1677/O
                         net (fo=1, routed)           0.549    29.740    red_OBUF[3]_inst_i_1677_n_0
    SLICE_X93Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    30.125 r  red_OBUF[3]_inst_i_791/CO[3]
                         net (fo=1, routed)           0.000    30.125    red_OBUF[3]_inst_i_791_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.396 f  red_OBUF[3]_inst_i_350/CO[0]
                         net (fo=2, routed)           0.604    31.001    red_OBUF[3]_inst_i_350_n_3
    SLICE_X93Y11         LUT5 (Prop_lut5_I0_O)        0.367    31.368 r  red_OBUF[3]_inst_i_355/O
                         net (fo=2, routed)           0.888    32.256    red_OBUF[3]_inst_i_355_n_0
    SLICE_X92Y11         LUT5 (Prop_lut5_I3_O)        0.326    32.582 r  red_OBUF[3]_inst_i_356/O
                         net (fo=4, routed)           0.384    32.966    red_OBUF[3]_inst_i_356_n_0
    SLICE_X92Y11         LUT5 (Prop_lut5_I3_O)        0.124    33.090 f  red_OBUF[3]_inst_i_94/O
                         net (fo=3, routed)           2.230    35.320    red_OBUF[3]_inst_i_94_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I3_O)        0.124    35.444 f  red_OBUF[3]_inst_i_1553/O
                         net (fo=1, routed)           0.804    36.248    red_OBUF[3]_inst_i_1553_n_0
    SLICE_X41Y20         LUT6 (Prop_lut6_I1_O)        0.124    36.372 r  red_OBUF[3]_inst_i_734/O
                         net (fo=1, routed)           0.536    36.908    red_OBUF[3]_inst_i_734_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I5_O)        0.124    37.032 r  red_OBUF[3]_inst_i_321/O
                         net (fo=2, routed)           0.953    37.984    red_OBUF[3]_inst_i_321_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I4_O)        0.124    38.108 r  green_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.980    39.088    green_OBUF[3]_inst_i_6_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I2_O)        0.124    39.212 r  green_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.505    39.717    green_OBUF[3]_inst_i_4_n_0
    SLICE_X45Y21         LUT6 (Prop_lut6_I3_O)        0.124    39.841 r  green_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.732    40.573    green_OBUF[3]_inst_i_2_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I2_O)        0.124    40.697 r  green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.290    44.987    green_OBUF[0]
    AB21                 OBUF (Prop_obuf_I_O)         3.558    48.545 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    48.545    green[2]
    AB21                                                              r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.421ns  (logic 13.897ns (28.700%)  route 34.525ns (71.300%))
  Logic Levels:           43  (CARRY4=21 FDRE=1 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=11 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y2          FDRE                         0.000     0.000 r  hcount_reg[1]/C
    SLICE_X53Y2          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  hcount_reg[1]/Q
                         net (fo=109, routed)         4.802     5.258    hcount_reg_n_0_[1]
    SLICE_X89Y2          LUT1 (Prop_lut1_I0_O)        0.124     5.382 r  red_OBUF[3]_inst_i_3735/O
                         net (fo=1, routed)           0.000     5.382    red_OBUF[3]_inst_i_3735_n_0
    SLICE_X89Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.914 r  red_OBUF[3]_inst_i_2343/CO[3]
                         net (fo=1, routed)           0.000     5.914    red_OBUF[3]_inst_i_2343_n_0
    SLICE_X89Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.028 r  red_OBUF[3]_inst_i_4468/CO[3]
                         net (fo=1, routed)           0.000     6.028    red_OBUF[3]_inst_i_4468_n_0
    SLICE_X89Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.142 r  red_OBUF[3]_inst_i_4460/CO[3]
                         net (fo=1, routed)           0.000     6.142    red_OBUF[3]_inst_i_4460_n_0
    SLICE_X89Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.256 r  red_OBUF[3]_inst_i_4463/CO[3]
                         net (fo=1, routed)           0.000     6.256    red_OBUF[3]_inst_i_4463_n_0
    SLICE_X89Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.370 r  red_OBUF[3]_inst_i_3030/CO[3]
                         net (fo=1, routed)           0.000     6.370    red_OBUF[3]_inst_i_3030_n_0
    SLICE_X89Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.484 r  red_OBUF[3]_inst_i_1734/CO[3]
                         net (fo=1, routed)           0.000     6.484    red_OBUF[3]_inst_i_1734_n_0
    SLICE_X89Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.598 r  red_OBUF[3]_inst_i_814/CO[3]
                         net (fo=1, routed)           0.000     6.598    red_OBUF[3]_inst_i_814_n_0
    SLICE_X89Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.837 r  red_OBUF[3]_inst_i_357/O[2]
                         net (fo=363, routed)         6.380    13.217    red_OBUF[3]_inst_i_357_n_5
    SLICE_X95Y10         LUT3 (Prop_lut3_I1_O)        0.330    13.547 f  red_OBUF[3]_inst_i_2888/O
                         net (fo=13, routed)          1.503    15.050    red_OBUF[3]_inst_i_2888_n_0
    SLICE_X95Y6          LUT6 (Prop_lut6_I3_O)        0.326    15.376 r  red_OBUF[3]_inst_i_5706/O
                         net (fo=4, routed)           0.929    16.305    red_OBUF[3]_inst_i_5706_n_0
    SLICE_X100Y6         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.709 r  red_OBUF[3]_inst_i_4459/CO[3]
                         net (fo=1, routed)           0.000    16.709    red_OBUF[3]_inst_i_4459_n_0
    SLICE_X100Y7         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.826 r  red_OBUF[3]_inst_i_4483/CO[3]
                         net (fo=1, routed)           0.000    16.826    red_OBUF[3]_inst_i_4483_n_0
    SLICE_X100Y8         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.943 r  red_OBUF[3]_inst_i_4484/CO[3]
                         net (fo=1, routed)           0.000    16.943    red_OBUF[3]_inst_i_4484_n_0
    SLICE_X100Y9         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.197 f  red_OBUF[3]_inst_i_5671/CO[0]
                         net (fo=40, routed)          1.291    18.488    red_OBUF[3]_inst_i_5671_n_3
    SLICE_X95Y5          LUT6 (Prop_lut6_I5_O)        0.367    18.855 r  red_OBUF[3]_inst_i_8754/O
                         net (fo=2, routed)           1.021    19.875    red_OBUF[3]_inst_i_8754_n_0
    SLICE_X96Y6          LUT6 (Prop_lut6_I0_O)        0.124    19.999 r  red_OBUF[3]_inst_i_8758/O
                         net (fo=1, routed)           0.000    19.999    red_OBUF[3]_inst_i_8758_n_0
    SLICE_X96Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.532 r  red_OBUF[3]_inst_i_8011/CO[3]
                         net (fo=1, routed)           0.000    20.532    red_OBUF[3]_inst_i_8011_n_0
    SLICE_X96Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.649 r  red_OBUF[3]_inst_i_7065/CO[3]
                         net (fo=1, routed)           0.000    20.649    red_OBUF[3]_inst_i_7065_n_0
    SLICE_X96Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.972 r  red_OBUF[3]_inst_i_5636/O[1]
                         net (fo=3, routed)           0.990    21.963    red_OBUF[3]_inst_i_5636_n_6
    SLICE_X102Y10        LUT3 (Prop_lut3_I2_O)        0.306    22.269 r  red_OBUF[3]_inst_i_5640/O
                         net (fo=2, routed)           0.829    23.098    red_OBUF[3]_inst_i_5640_n_0
    SLICE_X102Y9         LUT5 (Prop_lut5_I0_O)        0.157    23.255 r  red_OBUF[3]_inst_i_4388/O
                         net (fo=2, routed)           1.101    24.356    red_OBUF[3]_inst_i_4388_n_0
    SLICE_X101Y10        LUT6 (Prop_lut6_I0_O)        0.355    24.711 r  red_OBUF[3]_inst_i_4392/O
                         net (fo=1, routed)           0.000    24.711    red_OBUF[3]_inst_i_4392_n_0
    SLICE_X101Y10        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.243 r  red_OBUF[3]_inst_i_2899/CO[3]
                         net (fo=1, routed)           0.000    25.243    red_OBUF[3]_inst_i_2899_n_0
    SLICE_X101Y11        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.357 r  red_OBUF[3]_inst_i_1693/CO[3]
                         net (fo=1, routed)           0.000    25.357    red_OBUF[3]_inst_i_1693_n_0
    SLICE_X101Y12        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.691 r  red_OBUF[3]_inst_i_796/O[1]
                         net (fo=3, routed)           1.035    26.726    red_OBUF[3]_inst_i_796_n_6
    SLICE_X94Y12         LUT2 (Prop_lut2_I0_O)        0.303    27.029 r  red_OBUF[3]_inst_i_1691/O
                         net (fo=1, routed)           0.000    27.029    red_OBUF[3]_inst_i_1691_n_0
    SLICE_X94Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    27.607 r  red_OBUF[3]_inst_i_795/O[2]
                         net (fo=3, routed)           1.283    28.890    red_OBUF[3]_inst_i_795_n_5
    SLICE_X91Y9          LUT4 (Prop_lut4_I0_O)        0.301    29.191 r  red_OBUF[3]_inst_i_1677/O
                         net (fo=1, routed)           0.549    29.740    red_OBUF[3]_inst_i_1677_n_0
    SLICE_X93Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    30.125 r  red_OBUF[3]_inst_i_791/CO[3]
                         net (fo=1, routed)           0.000    30.125    red_OBUF[3]_inst_i_791_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.396 f  red_OBUF[3]_inst_i_350/CO[0]
                         net (fo=2, routed)           0.604    31.001    red_OBUF[3]_inst_i_350_n_3
    SLICE_X93Y11         LUT5 (Prop_lut5_I0_O)        0.367    31.368 r  red_OBUF[3]_inst_i_355/O
                         net (fo=2, routed)           0.888    32.256    red_OBUF[3]_inst_i_355_n_0
    SLICE_X92Y11         LUT5 (Prop_lut5_I3_O)        0.326    32.582 r  red_OBUF[3]_inst_i_356/O
                         net (fo=4, routed)           0.384    32.966    red_OBUF[3]_inst_i_356_n_0
    SLICE_X92Y11         LUT5 (Prop_lut5_I3_O)        0.124    33.090 f  red_OBUF[3]_inst_i_94/O
                         net (fo=3, routed)           2.230    35.320    red_OBUF[3]_inst_i_94_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I3_O)        0.124    35.444 f  red_OBUF[3]_inst_i_1553/O
                         net (fo=1, routed)           0.804    36.248    red_OBUF[3]_inst_i_1553_n_0
    SLICE_X41Y20         LUT6 (Prop_lut6_I1_O)        0.124    36.372 r  red_OBUF[3]_inst_i_734/O
                         net (fo=1, routed)           0.536    36.908    red_OBUF[3]_inst_i_734_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I5_O)        0.124    37.032 r  red_OBUF[3]_inst_i_321/O
                         net (fo=2, routed)           0.548    37.579    red_OBUF[3]_inst_i_321_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I1_O)        0.124    37.703 r  red_OBUF[3]_inst_i_85/O
                         net (fo=1, routed)           1.034    38.738    red_OBUF[3]_inst_i_85_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I4_O)        0.124    38.862 f  red_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.650    39.512    red_OBUF[3]_inst_i_22_n_0
    SLICE_X45Y21         LUT6 (Prop_lut6_I2_O)        0.124    39.636 r  red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.721    40.357    red_OBUF[3]_inst_i_4_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I2_O)        0.124    40.481 r  red_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           4.412    44.893    blue_OBUF[0]
    V18                  OBUF (Prop_obuf_I_O)         3.529    48.421 r  red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    48.421    red[3]
    V18                                                               r  red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.385ns  (logic 13.915ns (28.759%)  route 34.470ns (71.241%))
  Logic Levels:           43  (CARRY4=21 FDRE=1 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=11 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y2          FDRE                         0.000     0.000 r  hcount_reg[1]/C
    SLICE_X53Y2          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  hcount_reg[1]/Q
                         net (fo=109, routed)         4.802     5.258    hcount_reg_n_0_[1]
    SLICE_X89Y2          LUT1 (Prop_lut1_I0_O)        0.124     5.382 r  red_OBUF[3]_inst_i_3735/O
                         net (fo=1, routed)           0.000     5.382    red_OBUF[3]_inst_i_3735_n_0
    SLICE_X89Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.914 r  red_OBUF[3]_inst_i_2343/CO[3]
                         net (fo=1, routed)           0.000     5.914    red_OBUF[3]_inst_i_2343_n_0
    SLICE_X89Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.028 r  red_OBUF[3]_inst_i_4468/CO[3]
                         net (fo=1, routed)           0.000     6.028    red_OBUF[3]_inst_i_4468_n_0
    SLICE_X89Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.142 r  red_OBUF[3]_inst_i_4460/CO[3]
                         net (fo=1, routed)           0.000     6.142    red_OBUF[3]_inst_i_4460_n_0
    SLICE_X89Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.256 r  red_OBUF[3]_inst_i_4463/CO[3]
                         net (fo=1, routed)           0.000     6.256    red_OBUF[3]_inst_i_4463_n_0
    SLICE_X89Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.370 r  red_OBUF[3]_inst_i_3030/CO[3]
                         net (fo=1, routed)           0.000     6.370    red_OBUF[3]_inst_i_3030_n_0
    SLICE_X89Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.484 r  red_OBUF[3]_inst_i_1734/CO[3]
                         net (fo=1, routed)           0.000     6.484    red_OBUF[3]_inst_i_1734_n_0
    SLICE_X89Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.598 r  red_OBUF[3]_inst_i_814/CO[3]
                         net (fo=1, routed)           0.000     6.598    red_OBUF[3]_inst_i_814_n_0
    SLICE_X89Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.837 r  red_OBUF[3]_inst_i_357/O[2]
                         net (fo=363, routed)         6.380    13.217    red_OBUF[3]_inst_i_357_n_5
    SLICE_X95Y10         LUT3 (Prop_lut3_I1_O)        0.330    13.547 f  red_OBUF[3]_inst_i_2888/O
                         net (fo=13, routed)          1.503    15.050    red_OBUF[3]_inst_i_2888_n_0
    SLICE_X95Y6          LUT6 (Prop_lut6_I3_O)        0.326    15.376 r  red_OBUF[3]_inst_i_5706/O
                         net (fo=4, routed)           0.929    16.305    red_OBUF[3]_inst_i_5706_n_0
    SLICE_X100Y6         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.709 r  red_OBUF[3]_inst_i_4459/CO[3]
                         net (fo=1, routed)           0.000    16.709    red_OBUF[3]_inst_i_4459_n_0
    SLICE_X100Y7         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.826 r  red_OBUF[3]_inst_i_4483/CO[3]
                         net (fo=1, routed)           0.000    16.826    red_OBUF[3]_inst_i_4483_n_0
    SLICE_X100Y8         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.943 r  red_OBUF[3]_inst_i_4484/CO[3]
                         net (fo=1, routed)           0.000    16.943    red_OBUF[3]_inst_i_4484_n_0
    SLICE_X100Y9         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.197 f  red_OBUF[3]_inst_i_5671/CO[0]
                         net (fo=40, routed)          1.291    18.488    red_OBUF[3]_inst_i_5671_n_3
    SLICE_X95Y5          LUT6 (Prop_lut6_I5_O)        0.367    18.855 r  red_OBUF[3]_inst_i_8754/O
                         net (fo=2, routed)           1.021    19.875    red_OBUF[3]_inst_i_8754_n_0
    SLICE_X96Y6          LUT6 (Prop_lut6_I0_O)        0.124    19.999 r  red_OBUF[3]_inst_i_8758/O
                         net (fo=1, routed)           0.000    19.999    red_OBUF[3]_inst_i_8758_n_0
    SLICE_X96Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.532 r  red_OBUF[3]_inst_i_8011/CO[3]
                         net (fo=1, routed)           0.000    20.532    red_OBUF[3]_inst_i_8011_n_0
    SLICE_X96Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.649 r  red_OBUF[3]_inst_i_7065/CO[3]
                         net (fo=1, routed)           0.000    20.649    red_OBUF[3]_inst_i_7065_n_0
    SLICE_X96Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.972 r  red_OBUF[3]_inst_i_5636/O[1]
                         net (fo=3, routed)           0.990    21.963    red_OBUF[3]_inst_i_5636_n_6
    SLICE_X102Y10        LUT3 (Prop_lut3_I2_O)        0.306    22.269 r  red_OBUF[3]_inst_i_5640/O
                         net (fo=2, routed)           0.829    23.098    red_OBUF[3]_inst_i_5640_n_0
    SLICE_X102Y9         LUT5 (Prop_lut5_I0_O)        0.157    23.255 r  red_OBUF[3]_inst_i_4388/O
                         net (fo=2, routed)           1.101    24.356    red_OBUF[3]_inst_i_4388_n_0
    SLICE_X101Y10        LUT6 (Prop_lut6_I0_O)        0.355    24.711 r  red_OBUF[3]_inst_i_4392/O
                         net (fo=1, routed)           0.000    24.711    red_OBUF[3]_inst_i_4392_n_0
    SLICE_X101Y10        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.243 r  red_OBUF[3]_inst_i_2899/CO[3]
                         net (fo=1, routed)           0.000    25.243    red_OBUF[3]_inst_i_2899_n_0
    SLICE_X101Y11        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.357 r  red_OBUF[3]_inst_i_1693/CO[3]
                         net (fo=1, routed)           0.000    25.357    red_OBUF[3]_inst_i_1693_n_0
    SLICE_X101Y12        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.691 r  red_OBUF[3]_inst_i_796/O[1]
                         net (fo=3, routed)           1.035    26.726    red_OBUF[3]_inst_i_796_n_6
    SLICE_X94Y12         LUT2 (Prop_lut2_I0_O)        0.303    27.029 r  red_OBUF[3]_inst_i_1691/O
                         net (fo=1, routed)           0.000    27.029    red_OBUF[3]_inst_i_1691_n_0
    SLICE_X94Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    27.607 r  red_OBUF[3]_inst_i_795/O[2]
                         net (fo=3, routed)           1.283    28.890    red_OBUF[3]_inst_i_795_n_5
    SLICE_X91Y9          LUT4 (Prop_lut4_I0_O)        0.301    29.191 r  red_OBUF[3]_inst_i_1677/O
                         net (fo=1, routed)           0.549    29.740    red_OBUF[3]_inst_i_1677_n_0
    SLICE_X93Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    30.125 r  red_OBUF[3]_inst_i_791/CO[3]
                         net (fo=1, routed)           0.000    30.125    red_OBUF[3]_inst_i_791_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.396 f  red_OBUF[3]_inst_i_350/CO[0]
                         net (fo=2, routed)           0.604    31.001    red_OBUF[3]_inst_i_350_n_3
    SLICE_X93Y11         LUT5 (Prop_lut5_I0_O)        0.367    31.368 r  red_OBUF[3]_inst_i_355/O
                         net (fo=2, routed)           0.888    32.256    red_OBUF[3]_inst_i_355_n_0
    SLICE_X92Y11         LUT5 (Prop_lut5_I3_O)        0.326    32.582 r  red_OBUF[3]_inst_i_356/O
                         net (fo=4, routed)           0.384    32.966    red_OBUF[3]_inst_i_356_n_0
    SLICE_X92Y11         LUT5 (Prop_lut5_I3_O)        0.124    33.090 f  red_OBUF[3]_inst_i_94/O
                         net (fo=3, routed)           2.230    35.320    red_OBUF[3]_inst_i_94_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I3_O)        0.124    35.444 f  red_OBUF[3]_inst_i_1553/O
                         net (fo=1, routed)           0.804    36.248    red_OBUF[3]_inst_i_1553_n_0
    SLICE_X41Y20         LUT6 (Prop_lut6_I1_O)        0.124    36.372 r  red_OBUF[3]_inst_i_734/O
                         net (fo=1, routed)           0.536    36.908    red_OBUF[3]_inst_i_734_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I5_O)        0.124    37.032 r  red_OBUF[3]_inst_i_321/O
                         net (fo=2, routed)           0.548    37.579    red_OBUF[3]_inst_i_321_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I1_O)        0.124    37.703 r  red_OBUF[3]_inst_i_85/O
                         net (fo=1, routed)           1.034    38.738    red_OBUF[3]_inst_i_85_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I4_O)        0.124    38.862 f  red_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.650    39.512    red_OBUF[3]_inst_i_22_n_0
    SLICE_X45Y21         LUT6 (Prop_lut6_I2_O)        0.124    39.636 r  red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.721    40.357    red_OBUF[3]_inst_i_4_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I2_O)        0.124    40.481 r  red_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           4.357    44.838    blue_OBUF[0]
    AB20                 OBUF (Prop_obuf_I_O)         3.547    48.385 r  blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    48.385    blue[2]
    AB20                                                              r  blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.235ns  (logic 13.905ns (28.827%)  route 34.330ns (71.173%))
  Logic Levels:           43  (CARRY4=21 FDRE=1 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=11 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y2          FDRE                         0.000     0.000 r  hcount_reg[1]/C
    SLICE_X53Y2          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  hcount_reg[1]/Q
                         net (fo=109, routed)         4.802     5.258    hcount_reg_n_0_[1]
    SLICE_X89Y2          LUT1 (Prop_lut1_I0_O)        0.124     5.382 r  red_OBUF[3]_inst_i_3735/O
                         net (fo=1, routed)           0.000     5.382    red_OBUF[3]_inst_i_3735_n_0
    SLICE_X89Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.914 r  red_OBUF[3]_inst_i_2343/CO[3]
                         net (fo=1, routed)           0.000     5.914    red_OBUF[3]_inst_i_2343_n_0
    SLICE_X89Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.028 r  red_OBUF[3]_inst_i_4468/CO[3]
                         net (fo=1, routed)           0.000     6.028    red_OBUF[3]_inst_i_4468_n_0
    SLICE_X89Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.142 r  red_OBUF[3]_inst_i_4460/CO[3]
                         net (fo=1, routed)           0.000     6.142    red_OBUF[3]_inst_i_4460_n_0
    SLICE_X89Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.256 r  red_OBUF[3]_inst_i_4463/CO[3]
                         net (fo=1, routed)           0.000     6.256    red_OBUF[3]_inst_i_4463_n_0
    SLICE_X89Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.370 r  red_OBUF[3]_inst_i_3030/CO[3]
                         net (fo=1, routed)           0.000     6.370    red_OBUF[3]_inst_i_3030_n_0
    SLICE_X89Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.484 r  red_OBUF[3]_inst_i_1734/CO[3]
                         net (fo=1, routed)           0.000     6.484    red_OBUF[3]_inst_i_1734_n_0
    SLICE_X89Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.598 r  red_OBUF[3]_inst_i_814/CO[3]
                         net (fo=1, routed)           0.000     6.598    red_OBUF[3]_inst_i_814_n_0
    SLICE_X89Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.837 r  red_OBUF[3]_inst_i_357/O[2]
                         net (fo=363, routed)         6.380    13.217    red_OBUF[3]_inst_i_357_n_5
    SLICE_X95Y10         LUT3 (Prop_lut3_I1_O)        0.330    13.547 f  red_OBUF[3]_inst_i_2888/O
                         net (fo=13, routed)          1.503    15.050    red_OBUF[3]_inst_i_2888_n_0
    SLICE_X95Y6          LUT6 (Prop_lut6_I3_O)        0.326    15.376 r  red_OBUF[3]_inst_i_5706/O
                         net (fo=4, routed)           0.929    16.305    red_OBUF[3]_inst_i_5706_n_0
    SLICE_X100Y6         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.709 r  red_OBUF[3]_inst_i_4459/CO[3]
                         net (fo=1, routed)           0.000    16.709    red_OBUF[3]_inst_i_4459_n_0
    SLICE_X100Y7         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.826 r  red_OBUF[3]_inst_i_4483/CO[3]
                         net (fo=1, routed)           0.000    16.826    red_OBUF[3]_inst_i_4483_n_0
    SLICE_X100Y8         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.943 r  red_OBUF[3]_inst_i_4484/CO[3]
                         net (fo=1, routed)           0.000    16.943    red_OBUF[3]_inst_i_4484_n_0
    SLICE_X100Y9         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.197 f  red_OBUF[3]_inst_i_5671/CO[0]
                         net (fo=40, routed)          1.291    18.488    red_OBUF[3]_inst_i_5671_n_3
    SLICE_X95Y5          LUT6 (Prop_lut6_I5_O)        0.367    18.855 r  red_OBUF[3]_inst_i_8754/O
                         net (fo=2, routed)           1.021    19.875    red_OBUF[3]_inst_i_8754_n_0
    SLICE_X96Y6          LUT6 (Prop_lut6_I0_O)        0.124    19.999 r  red_OBUF[3]_inst_i_8758/O
                         net (fo=1, routed)           0.000    19.999    red_OBUF[3]_inst_i_8758_n_0
    SLICE_X96Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.532 r  red_OBUF[3]_inst_i_8011/CO[3]
                         net (fo=1, routed)           0.000    20.532    red_OBUF[3]_inst_i_8011_n_0
    SLICE_X96Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.649 r  red_OBUF[3]_inst_i_7065/CO[3]
                         net (fo=1, routed)           0.000    20.649    red_OBUF[3]_inst_i_7065_n_0
    SLICE_X96Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.972 r  red_OBUF[3]_inst_i_5636/O[1]
                         net (fo=3, routed)           0.990    21.963    red_OBUF[3]_inst_i_5636_n_6
    SLICE_X102Y10        LUT3 (Prop_lut3_I2_O)        0.306    22.269 r  red_OBUF[3]_inst_i_5640/O
                         net (fo=2, routed)           0.829    23.098    red_OBUF[3]_inst_i_5640_n_0
    SLICE_X102Y9         LUT5 (Prop_lut5_I0_O)        0.157    23.255 r  red_OBUF[3]_inst_i_4388/O
                         net (fo=2, routed)           1.101    24.356    red_OBUF[3]_inst_i_4388_n_0
    SLICE_X101Y10        LUT6 (Prop_lut6_I0_O)        0.355    24.711 r  red_OBUF[3]_inst_i_4392/O
                         net (fo=1, routed)           0.000    24.711    red_OBUF[3]_inst_i_4392_n_0
    SLICE_X101Y10        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.243 r  red_OBUF[3]_inst_i_2899/CO[3]
                         net (fo=1, routed)           0.000    25.243    red_OBUF[3]_inst_i_2899_n_0
    SLICE_X101Y11        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.357 r  red_OBUF[3]_inst_i_1693/CO[3]
                         net (fo=1, routed)           0.000    25.357    red_OBUF[3]_inst_i_1693_n_0
    SLICE_X101Y12        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.691 r  red_OBUF[3]_inst_i_796/O[1]
                         net (fo=3, routed)           1.035    26.726    red_OBUF[3]_inst_i_796_n_6
    SLICE_X94Y12         LUT2 (Prop_lut2_I0_O)        0.303    27.029 r  red_OBUF[3]_inst_i_1691/O
                         net (fo=1, routed)           0.000    27.029    red_OBUF[3]_inst_i_1691_n_0
    SLICE_X94Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    27.607 r  red_OBUF[3]_inst_i_795/O[2]
                         net (fo=3, routed)           1.283    28.890    red_OBUF[3]_inst_i_795_n_5
    SLICE_X91Y9          LUT4 (Prop_lut4_I0_O)        0.301    29.191 r  red_OBUF[3]_inst_i_1677/O
                         net (fo=1, routed)           0.549    29.740    red_OBUF[3]_inst_i_1677_n_0
    SLICE_X93Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    30.125 r  red_OBUF[3]_inst_i_791/CO[3]
                         net (fo=1, routed)           0.000    30.125    red_OBUF[3]_inst_i_791_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.396 f  red_OBUF[3]_inst_i_350/CO[0]
                         net (fo=2, routed)           0.604    31.001    red_OBUF[3]_inst_i_350_n_3
    SLICE_X93Y11         LUT5 (Prop_lut5_I0_O)        0.367    31.368 r  red_OBUF[3]_inst_i_355/O
                         net (fo=2, routed)           0.888    32.256    red_OBUF[3]_inst_i_355_n_0
    SLICE_X92Y11         LUT5 (Prop_lut5_I3_O)        0.326    32.582 r  red_OBUF[3]_inst_i_356/O
                         net (fo=4, routed)           0.384    32.966    red_OBUF[3]_inst_i_356_n_0
    SLICE_X92Y11         LUT5 (Prop_lut5_I3_O)        0.124    33.090 f  red_OBUF[3]_inst_i_94/O
                         net (fo=3, routed)           2.230    35.320    red_OBUF[3]_inst_i_94_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I3_O)        0.124    35.444 f  red_OBUF[3]_inst_i_1553/O
                         net (fo=1, routed)           0.804    36.248    red_OBUF[3]_inst_i_1553_n_0
    SLICE_X41Y20         LUT6 (Prop_lut6_I1_O)        0.124    36.372 r  red_OBUF[3]_inst_i_734/O
                         net (fo=1, routed)           0.536    36.908    red_OBUF[3]_inst_i_734_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I5_O)        0.124    37.032 r  red_OBUF[3]_inst_i_321/O
                         net (fo=2, routed)           0.548    37.579    red_OBUF[3]_inst_i_321_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I1_O)        0.124    37.703 r  red_OBUF[3]_inst_i_85/O
                         net (fo=1, routed)           1.034    38.738    red_OBUF[3]_inst_i_85_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I4_O)        0.124    38.862 f  red_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.650    39.512    red_OBUF[3]_inst_i_22_n_0
    SLICE_X45Y21         LUT6 (Prop_lut6_I2_O)        0.124    39.636 r  red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.721    40.357    red_OBUF[3]_inst_i_4_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I2_O)        0.124    40.481 r  red_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           4.217    44.698    blue_OBUF[0]
    AB19                 OBUF (Prop_obuf_I_O)         3.537    48.235 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    48.235    blue[3]
    AB19                                                              r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.220ns  (logic 13.899ns (28.824%)  route 34.321ns (71.176%))
  Logic Levels:           43  (CARRY4=21 FDRE=1 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=11 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y2          FDRE                         0.000     0.000 r  hcount_reg[1]/C
    SLICE_X53Y2          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  hcount_reg[1]/Q
                         net (fo=109, routed)         4.802     5.258    hcount_reg_n_0_[1]
    SLICE_X89Y2          LUT1 (Prop_lut1_I0_O)        0.124     5.382 r  red_OBUF[3]_inst_i_3735/O
                         net (fo=1, routed)           0.000     5.382    red_OBUF[3]_inst_i_3735_n_0
    SLICE_X89Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.914 r  red_OBUF[3]_inst_i_2343/CO[3]
                         net (fo=1, routed)           0.000     5.914    red_OBUF[3]_inst_i_2343_n_0
    SLICE_X89Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.028 r  red_OBUF[3]_inst_i_4468/CO[3]
                         net (fo=1, routed)           0.000     6.028    red_OBUF[3]_inst_i_4468_n_0
    SLICE_X89Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.142 r  red_OBUF[3]_inst_i_4460/CO[3]
                         net (fo=1, routed)           0.000     6.142    red_OBUF[3]_inst_i_4460_n_0
    SLICE_X89Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.256 r  red_OBUF[3]_inst_i_4463/CO[3]
                         net (fo=1, routed)           0.000     6.256    red_OBUF[3]_inst_i_4463_n_0
    SLICE_X89Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.370 r  red_OBUF[3]_inst_i_3030/CO[3]
                         net (fo=1, routed)           0.000     6.370    red_OBUF[3]_inst_i_3030_n_0
    SLICE_X89Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.484 r  red_OBUF[3]_inst_i_1734/CO[3]
                         net (fo=1, routed)           0.000     6.484    red_OBUF[3]_inst_i_1734_n_0
    SLICE_X89Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.598 r  red_OBUF[3]_inst_i_814/CO[3]
                         net (fo=1, routed)           0.000     6.598    red_OBUF[3]_inst_i_814_n_0
    SLICE_X89Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.837 r  red_OBUF[3]_inst_i_357/O[2]
                         net (fo=363, routed)         6.380    13.217    red_OBUF[3]_inst_i_357_n_5
    SLICE_X95Y10         LUT3 (Prop_lut3_I1_O)        0.330    13.547 f  red_OBUF[3]_inst_i_2888/O
                         net (fo=13, routed)          1.503    15.050    red_OBUF[3]_inst_i_2888_n_0
    SLICE_X95Y6          LUT6 (Prop_lut6_I3_O)        0.326    15.376 r  red_OBUF[3]_inst_i_5706/O
                         net (fo=4, routed)           0.929    16.305    red_OBUF[3]_inst_i_5706_n_0
    SLICE_X100Y6         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.709 r  red_OBUF[3]_inst_i_4459/CO[3]
                         net (fo=1, routed)           0.000    16.709    red_OBUF[3]_inst_i_4459_n_0
    SLICE_X100Y7         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.826 r  red_OBUF[3]_inst_i_4483/CO[3]
                         net (fo=1, routed)           0.000    16.826    red_OBUF[3]_inst_i_4483_n_0
    SLICE_X100Y8         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.943 r  red_OBUF[3]_inst_i_4484/CO[3]
                         net (fo=1, routed)           0.000    16.943    red_OBUF[3]_inst_i_4484_n_0
    SLICE_X100Y9         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.197 f  red_OBUF[3]_inst_i_5671/CO[0]
                         net (fo=40, routed)          1.291    18.488    red_OBUF[3]_inst_i_5671_n_3
    SLICE_X95Y5          LUT6 (Prop_lut6_I5_O)        0.367    18.855 r  red_OBUF[3]_inst_i_8754/O
                         net (fo=2, routed)           1.021    19.875    red_OBUF[3]_inst_i_8754_n_0
    SLICE_X96Y6          LUT6 (Prop_lut6_I0_O)        0.124    19.999 r  red_OBUF[3]_inst_i_8758/O
                         net (fo=1, routed)           0.000    19.999    red_OBUF[3]_inst_i_8758_n_0
    SLICE_X96Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.532 r  red_OBUF[3]_inst_i_8011/CO[3]
                         net (fo=1, routed)           0.000    20.532    red_OBUF[3]_inst_i_8011_n_0
    SLICE_X96Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.649 r  red_OBUF[3]_inst_i_7065/CO[3]
                         net (fo=1, routed)           0.000    20.649    red_OBUF[3]_inst_i_7065_n_0
    SLICE_X96Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.972 r  red_OBUF[3]_inst_i_5636/O[1]
                         net (fo=3, routed)           0.990    21.963    red_OBUF[3]_inst_i_5636_n_6
    SLICE_X102Y10        LUT3 (Prop_lut3_I2_O)        0.306    22.269 r  red_OBUF[3]_inst_i_5640/O
                         net (fo=2, routed)           0.829    23.098    red_OBUF[3]_inst_i_5640_n_0
    SLICE_X102Y9         LUT5 (Prop_lut5_I0_O)        0.157    23.255 r  red_OBUF[3]_inst_i_4388/O
                         net (fo=2, routed)           1.101    24.356    red_OBUF[3]_inst_i_4388_n_0
    SLICE_X101Y10        LUT6 (Prop_lut6_I0_O)        0.355    24.711 r  red_OBUF[3]_inst_i_4392/O
                         net (fo=1, routed)           0.000    24.711    red_OBUF[3]_inst_i_4392_n_0
    SLICE_X101Y10        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.243 r  red_OBUF[3]_inst_i_2899/CO[3]
                         net (fo=1, routed)           0.000    25.243    red_OBUF[3]_inst_i_2899_n_0
    SLICE_X101Y11        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.357 r  red_OBUF[3]_inst_i_1693/CO[3]
                         net (fo=1, routed)           0.000    25.357    red_OBUF[3]_inst_i_1693_n_0
    SLICE_X101Y12        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.691 r  red_OBUF[3]_inst_i_796/O[1]
                         net (fo=3, routed)           1.035    26.726    red_OBUF[3]_inst_i_796_n_6
    SLICE_X94Y12         LUT2 (Prop_lut2_I0_O)        0.303    27.029 r  red_OBUF[3]_inst_i_1691/O
                         net (fo=1, routed)           0.000    27.029    red_OBUF[3]_inst_i_1691_n_0
    SLICE_X94Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    27.607 r  red_OBUF[3]_inst_i_795/O[2]
                         net (fo=3, routed)           1.283    28.890    red_OBUF[3]_inst_i_795_n_5
    SLICE_X91Y9          LUT4 (Prop_lut4_I0_O)        0.301    29.191 r  red_OBUF[3]_inst_i_1677/O
                         net (fo=1, routed)           0.549    29.740    red_OBUF[3]_inst_i_1677_n_0
    SLICE_X93Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    30.125 r  red_OBUF[3]_inst_i_791/CO[3]
                         net (fo=1, routed)           0.000    30.125    red_OBUF[3]_inst_i_791_n_0
    SLICE_X93Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.396 f  red_OBUF[3]_inst_i_350/CO[0]
                         net (fo=2, routed)           0.604    31.001    red_OBUF[3]_inst_i_350_n_3
    SLICE_X93Y11         LUT5 (Prop_lut5_I0_O)        0.367    31.368 r  red_OBUF[3]_inst_i_355/O
                         net (fo=2, routed)           0.888    32.256    red_OBUF[3]_inst_i_355_n_0
    SLICE_X92Y11         LUT5 (Prop_lut5_I3_O)        0.326    32.582 r  red_OBUF[3]_inst_i_356/O
                         net (fo=4, routed)           0.384    32.966    red_OBUF[3]_inst_i_356_n_0
    SLICE_X92Y11         LUT5 (Prop_lut5_I3_O)        0.124    33.090 f  red_OBUF[3]_inst_i_94/O
                         net (fo=3, routed)           2.230    35.320    red_OBUF[3]_inst_i_94_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I3_O)        0.124    35.444 f  red_OBUF[3]_inst_i_1553/O
                         net (fo=1, routed)           0.804    36.248    red_OBUF[3]_inst_i_1553_n_0
    SLICE_X41Y20         LUT6 (Prop_lut6_I1_O)        0.124    36.372 r  red_OBUF[3]_inst_i_734/O
                         net (fo=1, routed)           0.536    36.908    red_OBUF[3]_inst_i_734_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I5_O)        0.124    37.032 r  red_OBUF[3]_inst_i_321/O
                         net (fo=2, routed)           0.548    37.579    red_OBUF[3]_inst_i_321_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I1_O)        0.124    37.703 r  red_OBUF[3]_inst_i_85/O
                         net (fo=1, routed)           1.034    38.738    red_OBUF[3]_inst_i_85_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I4_O)        0.124    38.862 f  red_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.650    39.512    red_OBUF[3]_inst_i_22_n_0
    SLICE_X45Y21         LUT6 (Prop_lut6_I2_O)        0.124    39.636 r  red_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.721    40.357    red_OBUF[3]_inst_i_4_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I2_O)        0.124    40.481 r  red_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           4.208    44.689    blue_OBUF[0]
    Y20                  OBUF (Prop_obuf_I_O)         3.531    48.220 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    48.220    blue[1]
    Y20                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 motor_state2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            motor_state2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.186ns (56.282%)  route 0.144ns (43.718%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE                         0.000     0.000 r  motor_state2_reg[0]/C
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  motor_state2_reg[0]/Q
                         net (fo=37, routed)          0.144     0.285    motor_state2_reg_n_0_[0]
    SLICE_X9Y37          LUT4 (Prop_lut4_I3_O)        0.045     0.330 r  motor_state2[0]_i_1/O
                         net (fo=1, routed)           0.000     0.330    motor_state2[0]_i_1_n_0
    SLICE_X9Y37          FDRE                                         r  motor_state2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motor_state2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            motor_state2_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.186ns (54.884%)  route 0.153ns (45.116%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE                         0.000     0.000 r  motor_state2_reg[0]/C
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  motor_state2_reg[0]/Q
                         net (fo=37, routed)          0.153     0.294    motor_state2_reg_n_0_[0]
    SLICE_X9Y36          LUT6 (Prop_lut6_I5_O)        0.045     0.339 r  motor_state2[25]_i_1/O
                         net (fo=1, routed)           0.000     0.339    motor_state2[25]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  motor_state2_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motor_state2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            motor_state2_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.186ns (54.722%)  route 0.154ns (45.278%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE                         0.000     0.000 r  motor_state2_reg[0]/C
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  motor_state2_reg[0]/Q
                         net (fo=37, routed)          0.154     0.295    motor_state2_reg_n_0_[0]
    SLICE_X9Y36          LUT6 (Prop_lut6_I5_O)        0.045     0.340 r  motor_state2[24]_i_1/O
                         net (fo=1, routed)           0.000     0.340    motor_state2[24]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  motor_state2_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.300%)  route 0.170ns (47.700%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE                         0.000     0.000 r  state_reg[0]/C
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  state_reg[0]/Q
                         net (fo=4, routed)           0.170     0.311    state_reg_n_0_[0]
    SLICE_X13Y33         LUT4 (Prop_lut4_I3_O)        0.045     0.356 r  state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.356    state[0]_i_1_n_0
    SLICE_X13Y33         FDRE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motor_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            motor_state2_reg[10]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.141ns (38.637%)  route 0.224ns (61.363%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE                         0.000     0.000 r  motor_reg[1]/C
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  motor_reg[1]/Q
                         net (fo=38, routed)          0.224     0.365    motor_reg_n_0_[1]
    SLICE_X10Y32         FDRE                                         r  motor_state2_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coin_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            coin_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE                         0.000     0.000 r  coin_reg/C
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  coin_reg/Q
                         net (fo=6, routed)           0.180     0.321    spi_master_0/coin_reg_0
    SLICE_X9Y22          LUT6 (Prop_lut6_I0_O)        0.045     0.366 r  spi_master_0/coin_i_1/O
                         net (fo=1, routed)           0.000     0.366    spi_master_0_n_3
    SLICE_X9Y22          FDRE                                         r  coin_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motor_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            motor_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE                         0.000     0.000 r  motor_reg[2]/C
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  motor_reg[2]/Q
                         net (fo=38, routed)          0.180     0.321    spi_master_0/p_0_in
    SLICE_X9Y27          LUT6 (Prop_lut6_I1_O)        0.045     0.366 r  spi_master_0/motor[2]_i_1/O
                         net (fo=1, routed)           0.000     0.366    spi_master_0_n_7
    SLICE_X9Y27          FDRE                                         r  motor_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rotate1_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rotate1_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE                         0.000     0.000 r  rotate1_reg[27]/C
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rotate1_reg[27]/Q
                         net (fo=3, routed)           0.118     0.259    rotate1_reg[27]
    SLICE_X5Y27          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  rotate1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    rotate1_reg[24]_i_1_n_4
    SLICE_X5Y27          FDRE                                         r  rotate1_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rotate1_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rotate1_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE                         0.000     0.000 r  rotate1_reg[11]/C
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rotate1_reg[11]/Q
                         net (fo=4, routed)           0.120     0.261    rotate1_reg[11]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  rotate1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    rotate1_reg[8]_i_1_n_4
    SLICE_X5Y23          FDRE                                         r  rotate1_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rotate1_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rotate1_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE                         0.000     0.000 r  rotate1_reg[15]/C
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rotate1_reg[15]/Q
                         net (fo=3, routed)           0.120     0.261    rotate1_reg[15]
    SLICE_X5Y24          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  rotate1_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    rotate1_reg[12]_i_1_n_4
    SLICE_X5Y24          FDRE                                         r  rotate1_reg[15]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mosi_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.104ns  (logic 4.029ns (66.002%)  route 2.075ns (33.998%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.824     5.586    clk_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  mosi_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     6.104 f  mosi_OBUFT_inst_i_1/Q
                         net (fo=2, routed)           2.075     8.180    mosi_TRI
    W7                   OBUFT (TriStatE_obuft_T_O)
                                                      3.511    11.690 r  mosi_OBUFT_inst/O
                         net (fo=0)                   0.000    11.690    mosi
    W7                                                                r  mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/ss_n_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.040ns  (logic 3.948ns (65.360%)  route 2.092ns (34.640%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.828     5.590    spi_master_0/clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  spi_master_0/ss_n_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     6.046 r  spi_master_0/ss_n_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.092     8.139    lopt
    V7                   OBUF (Prop_obuf_I_O)         3.492    11.631 r  cs_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.631    cs[0]
    V7                                                                r  cs[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.038ns  (logic 3.950ns (65.432%)  route 2.087ns (34.568%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.826     5.588    spi_master_0/clk_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  spi_master_0/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.456     6.044 r  spi_master_0/sclk_reg/Q
                         net (fo=2, routed)           2.087     8.131    sclk_OBUF
    V4                   OBUF (Prop_obuf_I_O)         3.494    11.626 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000    11.626    sclk
    V4                                                                r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.475ns  (logic 1.014ns (22.658%)  route 3.461ns (77.342%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.740     5.502    spi_master_0/clk_IBUF_BUFG
    SLICE_X10Y21         FDRE                                         r  spi_master_0/rx_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.518     6.020 f  spi_master_0/rx_data_reg[10]/Q
                         net (fo=2, routed)           0.815     6.835    spi_master_0/light[10]
    SLICE_X9Y21          LUT3 (Prop_lut3_I0_O)        0.124     6.959 f  spi_master_0/coin_i_3/O
                         net (fo=2, routed)           0.487     7.446    spi_master_0/coin_i_3_n_0
    SLICE_X8Y21          LUT6 (Prop_lut6_I5_O)        0.124     7.570 r  spi_master_0/motor[2]_i_3/O
                         net (fo=2, routed)           1.352     8.921    spi_master_0/motor[2]_i_3_n_0
    SLICE_X9Y25          LUT6 (Prop_lut6_I0_O)        0.124     9.045 f  spi_master_0/motor[2]_i_2/O
                         net (fo=1, routed)           0.808     9.854    spi_master_0/motor[2]_i_2_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I0_O)        0.124     9.978 r  spi_master_0/motor[2]_i_1/O
                         net (fo=1, routed)           0.000     9.978    spi_master_0_n_7
    SLICE_X9Y27          FDRE                                         r  motor_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.021ns  (logic 0.766ns (19.049%)  route 3.255ns (80.950%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.740     5.502    spi_master_0/clk_IBUF_BUFG
    SLICE_X10Y21         FDRE                                         r  spi_master_0/rx_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.518     6.020 f  spi_master_0/rx_data_reg[9]/Q
                         net (fo=2, routed)           0.826     6.846    spi_master_0/light[9]
    SLICE_X9Y21          LUT6 (Prop_lut6_I3_O)        0.124     6.970 r  spi_master_0/insert[0]_i_5/O
                         net (fo=2, routed)           1.625     8.596    spi_master_0/insert[0]_i_5_n_0
    SLICE_X13Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.720 r  spi_master_0/insert[0]_i_2/O
                         net (fo=32, routed)          0.804     9.524    sel
    SLICE_X12Y29         FDRE                                         r  insert_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.021ns  (logic 0.766ns (19.049%)  route 3.255ns (80.950%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.740     5.502    spi_master_0/clk_IBUF_BUFG
    SLICE_X10Y21         FDRE                                         r  spi_master_0/rx_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.518     6.020 f  spi_master_0/rx_data_reg[9]/Q
                         net (fo=2, routed)           0.826     6.846    spi_master_0/light[9]
    SLICE_X9Y21          LUT6 (Prop_lut6_I3_O)        0.124     6.970 r  spi_master_0/insert[0]_i_5/O
                         net (fo=2, routed)           1.625     8.596    spi_master_0/insert[0]_i_5_n_0
    SLICE_X13Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.720 r  spi_master_0/insert[0]_i_2/O
                         net (fo=32, routed)          0.804     9.524    sel
    SLICE_X12Y29         FDRE                                         r  insert_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.021ns  (logic 0.766ns (19.049%)  route 3.255ns (80.950%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.740     5.502    spi_master_0/clk_IBUF_BUFG
    SLICE_X10Y21         FDRE                                         r  spi_master_0/rx_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.518     6.020 f  spi_master_0/rx_data_reg[9]/Q
                         net (fo=2, routed)           0.826     6.846    spi_master_0/light[9]
    SLICE_X9Y21          LUT6 (Prop_lut6_I3_O)        0.124     6.970 r  spi_master_0/insert[0]_i_5/O
                         net (fo=2, routed)           1.625     8.596    spi_master_0/insert[0]_i_5_n_0
    SLICE_X13Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.720 r  spi_master_0/insert[0]_i_2/O
                         net (fo=32, routed)          0.804     9.524    sel
    SLICE_X12Y29         FDRE                                         r  insert_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.021ns  (logic 0.766ns (19.049%)  route 3.255ns (80.950%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.740     5.502    spi_master_0/clk_IBUF_BUFG
    SLICE_X10Y21         FDRE                                         r  spi_master_0/rx_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.518     6.020 f  spi_master_0/rx_data_reg[9]/Q
                         net (fo=2, routed)           0.826     6.846    spi_master_0/light[9]
    SLICE_X9Y21          LUT6 (Prop_lut6_I3_O)        0.124     6.970 r  spi_master_0/insert[0]_i_5/O
                         net (fo=2, routed)           1.625     8.596    spi_master_0/insert[0]_i_5_n_0
    SLICE_X13Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.720 r  spi_master_0/insert[0]_i_2/O
                         net (fo=32, routed)          0.804     9.524    sel
    SLICE_X12Y29         FDRE                                         r  insert_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.006ns  (logic 1.014ns (25.314%)  route 2.992ns (74.686%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.740     5.502    spi_master_0/clk_IBUF_BUFG
    SLICE_X10Y21         FDRE                                         r  spi_master_0/rx_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.518     6.020 f  spi_master_0/rx_data_reg[10]/Q
                         net (fo=2, routed)           0.815     6.835    spi_master_0/light[10]
    SLICE_X9Y21          LUT3 (Prop_lut3_I0_O)        0.124     6.959 f  spi_master_0/coin_i_3/O
                         net (fo=2, routed)           0.487     7.446    spi_master_0/coin_i_3_n_0
    SLICE_X8Y21          LUT6 (Prop_lut6_I5_O)        0.124     7.570 r  spi_master_0/motor[2]_i_3/O
                         net (fo=2, routed)           0.912     8.482    spi_master_0/motor[2]_i_3_n_0
    SLICE_X12Y27         LUT3 (Prop_lut3_I2_O)        0.124     8.606 f  spi_master_0/motor[1]_i_2/O
                         net (fo=2, routed)           0.778     9.384    spi_master_0/motor[1]_i_2_n_0
    SLICE_X13Y32         LUT5 (Prop_lut5_I1_O)        0.124     9.508 r  spi_master_0/motor[0]_i_1/O
                         net (fo=1, routed)           0.000     9.508    spi_master_0_n_5
    SLICE_X13Y32         FDRE                                         r  motor_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[28]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.890ns  (logic 0.766ns (19.692%)  route 3.124ns (80.308%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.740     5.502    spi_master_0/clk_IBUF_BUFG
    SLICE_X10Y21         FDRE                                         r  spi_master_0/rx_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.518     6.020 f  spi_master_0/rx_data_reg[9]/Q
                         net (fo=2, routed)           0.826     6.846    spi_master_0/light[9]
    SLICE_X9Y21          LUT6 (Prop_lut6_I3_O)        0.124     6.970 r  spi_master_0/insert[0]_i_5/O
                         net (fo=2, routed)           1.625     8.596    spi_master_0/insert[0]_i_5_n_0
    SLICE_X13Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.720 r  spi_master_0/insert[0]_i_2/O
                         net (fo=32, routed)          0.673     9.392    sel
    SLICE_X12Y36         FDRE                                         r  insert_reg[28]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coin_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.532ns  (logic 0.231ns (43.438%)  route 0.301ns (56.562%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.584     1.531    spi_master_0/clk_IBUF_BUFG
    SLICE_X9Y21          FDRE                                         r  spi_master_0/rx_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141     1.672 r  spi_master_0/rx_data_reg[8]/Q
                         net (fo=3, routed)           0.162     1.834    spi_master_0/light[8]
    SLICE_X8Y21          LUT6 (Prop_lut6_I1_O)        0.045     1.879 f  spi_master_0/coin_i_2/O
                         net (fo=1, routed)           0.138     2.018    spi_master_0/coin_i_2_n_0
    SLICE_X9Y22          LUT6 (Prop_lut6_I2_O)        0.045     2.063 r  spi_master_0/coin_i_1/O
                         net (fo=1, routed)           0.000     2.063    spi_master_0_n_3
    SLICE_X9Y22          FDRE                                         r  coin_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.034ns  (logic 0.321ns (31.031%)  route 0.713ns (68.969%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.584     1.531    spi_master_0/clk_IBUF_BUFG
    SLICE_X9Y21          FDRE                                         r  spi_master_0/rx_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141     1.672 f  spi_master_0/rx_data_reg[8]/Q
                         net (fo=3, routed)           0.076     1.748    spi_master_0/light[8]
    SLICE_X8Y21          LUT2 (Prop_lut2_I1_O)        0.045     1.793 f  spi_master_0/motor[2]_i_7/O
                         net (fo=1, routed)           0.054     1.847    spi_master_0/motor[2]_i_7_n_0
    SLICE_X8Y21          LUT6 (Prop_lut6_I2_O)        0.045     1.892 r  spi_master_0/motor[2]_i_3/O
                         net (fo=2, routed)           0.383     2.275    spi_master_0/motor[2]_i_3_n_0
    SLICE_X12Y27         LUT3 (Prop_lut3_I2_O)        0.045     2.320 f  spi_master_0/motor[1]_i_2/O
                         net (fo=2, routed)           0.200     2.520    spi_master_0/motor[1]_i_2_n_0
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.045     2.565 r  spi_master_0/motor[1]_i_1/O
                         net (fo=1, routed)           0.000     2.565    spi_master_0_n_6
    SLICE_X13Y32         FDRE                                         r  motor_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.117ns  (logic 0.321ns (28.726%)  route 0.796ns (71.274%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.584     1.531    spi_master_0/clk_IBUF_BUFG
    SLICE_X9Y21          FDRE                                         r  spi_master_0/rx_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141     1.672 f  spi_master_0/rx_data_reg[8]/Q
                         net (fo=3, routed)           0.076     1.748    spi_master_0/light[8]
    SLICE_X8Y21          LUT2 (Prop_lut2_I1_O)        0.045     1.793 f  spi_master_0/motor[2]_i_7/O
                         net (fo=1, routed)           0.054     1.847    spi_master_0/motor[2]_i_7_n_0
    SLICE_X8Y21          LUT6 (Prop_lut6_I2_O)        0.045     1.892 r  spi_master_0/motor[2]_i_3/O
                         net (fo=2, routed)           0.383     2.275    spi_master_0/motor[2]_i_3_n_0
    SLICE_X12Y27         LUT3 (Prop_lut3_I2_O)        0.045     2.320 f  spi_master_0/motor[1]_i_2/O
                         net (fo=2, routed)           0.283     2.603    spi_master_0/motor[1]_i_2_n_0
    SLICE_X13Y32         LUT5 (Prop_lut5_I1_O)        0.045     2.648 r  spi_master_0/motor[0]_i_1/O
                         net (fo=1, routed)           0.000     2.648    spi_master_0_n_5
    SLICE_X13Y32         FDRE                                         r  motor_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[16]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.136ns  (logic 0.231ns (20.342%)  route 0.905ns (79.658%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.584     1.531    spi_master_0/clk_IBUF_BUFG
    SLICE_X9Y21          FDRE                                         r  spi_master_0/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141     1.672 f  spi_master_0/rx_data_reg[7]/Q
                         net (fo=3, routed)           0.125     1.797    spi_master_0/light[7]
    SLICE_X9Y21          LUT6 (Prop_lut6_I4_O)        0.045     1.842 r  spi_master_0/insert[0]_i_5/O
                         net (fo=2, routed)           0.638     2.480    spi_master_0/insert[0]_i_5_n_0
    SLICE_X13Y33         LUT6 (Prop_lut6_I0_O)        0.045     2.525 r  spi_master_0/insert[0]_i_2/O
                         net (fo=32, routed)          0.141     2.666    sel
    SLICE_X12Y33         FDRE                                         r  insert_reg[16]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[17]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.136ns  (logic 0.231ns (20.342%)  route 0.905ns (79.658%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.584     1.531    spi_master_0/clk_IBUF_BUFG
    SLICE_X9Y21          FDRE                                         r  spi_master_0/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141     1.672 f  spi_master_0/rx_data_reg[7]/Q
                         net (fo=3, routed)           0.125     1.797    spi_master_0/light[7]
    SLICE_X9Y21          LUT6 (Prop_lut6_I4_O)        0.045     1.842 r  spi_master_0/insert[0]_i_5/O
                         net (fo=2, routed)           0.638     2.480    spi_master_0/insert[0]_i_5_n_0
    SLICE_X13Y33         LUT6 (Prop_lut6_I0_O)        0.045     2.525 r  spi_master_0/insert[0]_i_2/O
                         net (fo=32, routed)          0.141     2.666    sel
    SLICE_X12Y33         FDRE                                         r  insert_reg[17]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[18]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.136ns  (logic 0.231ns (20.342%)  route 0.905ns (79.658%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.584     1.531    spi_master_0/clk_IBUF_BUFG
    SLICE_X9Y21          FDRE                                         r  spi_master_0/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141     1.672 f  spi_master_0/rx_data_reg[7]/Q
                         net (fo=3, routed)           0.125     1.797    spi_master_0/light[7]
    SLICE_X9Y21          LUT6 (Prop_lut6_I4_O)        0.045     1.842 r  spi_master_0/insert[0]_i_5/O
                         net (fo=2, routed)           0.638     2.480    spi_master_0/insert[0]_i_5_n_0
    SLICE_X13Y33         LUT6 (Prop_lut6_I0_O)        0.045     2.525 r  spi_master_0/insert[0]_i_2/O
                         net (fo=32, routed)          0.141     2.666    sel
    SLICE_X12Y33         FDRE                                         r  insert_reg[18]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[19]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.136ns  (logic 0.231ns (20.342%)  route 0.905ns (79.658%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.584     1.531    spi_master_0/clk_IBUF_BUFG
    SLICE_X9Y21          FDRE                                         r  spi_master_0/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141     1.672 f  spi_master_0/rx_data_reg[7]/Q
                         net (fo=3, routed)           0.125     1.797    spi_master_0/light[7]
    SLICE_X9Y21          LUT6 (Prop_lut6_I4_O)        0.045     1.842 r  spi_master_0/insert[0]_i_5/O
                         net (fo=2, routed)           0.638     2.480    spi_master_0/insert[0]_i_5_n_0
    SLICE_X13Y33         LUT6 (Prop_lut6_I0_O)        0.045     2.525 r  spi_master_0/insert[0]_i_2/O
                         net (fo=32, routed)          0.141     2.666    sel
    SLICE_X12Y33         FDRE                                         r  insert_reg[19]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[12]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.138ns  (logic 0.231ns (20.298%)  route 0.907ns (79.702%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.584     1.531    spi_master_0/clk_IBUF_BUFG
    SLICE_X9Y21          FDRE                                         r  spi_master_0/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141     1.672 f  spi_master_0/rx_data_reg[7]/Q
                         net (fo=3, routed)           0.125     1.797    spi_master_0/light[7]
    SLICE_X9Y21          LUT6 (Prop_lut6_I4_O)        0.045     1.842 r  spi_master_0/insert[0]_i_5/O
                         net (fo=2, routed)           0.638     2.480    spi_master_0/insert[0]_i_5_n_0
    SLICE_X13Y33         LUT6 (Prop_lut6_I0_O)        0.045     2.525 r  spi_master_0/insert[0]_i_2/O
                         net (fo=32, routed)          0.144     2.669    sel
    SLICE_X12Y32         FDRE                                         r  insert_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[13]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.138ns  (logic 0.231ns (20.298%)  route 0.907ns (79.702%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.584     1.531    spi_master_0/clk_IBUF_BUFG
    SLICE_X9Y21          FDRE                                         r  spi_master_0/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141     1.672 f  spi_master_0/rx_data_reg[7]/Q
                         net (fo=3, routed)           0.125     1.797    spi_master_0/light[7]
    SLICE_X9Y21          LUT6 (Prop_lut6_I4_O)        0.045     1.842 r  spi_master_0/insert[0]_i_5/O
                         net (fo=2, routed)           0.638     2.480    spi_master_0/insert[0]_i_5_n_0
    SLICE_X13Y33         LUT6 (Prop_lut6_I0_O)        0.045     2.525 r  spi_master_0/insert[0]_i_2/O
                         net (fo=32, routed)          0.144     2.669    sel
    SLICE_X12Y32         FDRE                                         r  insert_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[14]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.138ns  (logic 0.231ns (20.298%)  route 0.907ns (79.702%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.584     1.531    spi_master_0/clk_IBUF_BUFG
    SLICE_X9Y21          FDRE                                         r  spi_master_0/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141     1.672 f  spi_master_0/rx_data_reg[7]/Q
                         net (fo=3, routed)           0.125     1.797    spi_master_0/light[7]
    SLICE_X9Y21          LUT6 (Prop_lut6_I4_O)        0.045     1.842 r  spi_master_0/insert[0]_i_5/O
                         net (fo=2, routed)           0.638     2.480    spi_master_0/insert[0]_i_5_n_0
    SLICE_X13Y33         LUT6 (Prop_lut6_I0_O)        0.045     2.525 r  spi_master_0/insert[0]_i_2/O
                         net (fo=32, routed)          0.144     2.669    sel
    SLICE_X12Y32         FDRE                                         r  insert_reg[14]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            spi_master_0/rx_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.576ns  (logic 1.435ns (55.722%)  route 1.141ns (44.278%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    V5                   IBUF (Prop_ibuf_I_O)         1.435     1.435 r  miso_IBUF_inst/O
                         net (fo=1, routed)           1.141     2.576    spi_master_0/miso_IBUF
    SLICE_X3Y19          FDRE                                         r  spi_master_0/rx_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.645     5.128    spi_master_0/clk_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  spi_master_0/rx_buffer_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            spi_master_0/rx_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.645ns  (logic 0.204ns (31.571%)  route 0.442ns (68.429%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    V5                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  miso_IBUF_inst/O
                         net (fo=1, routed)           0.442     0.645    spi_master_0/miso_IBUF
    SLICE_X3Y19          FDRE                                         r  spi_master_0/rx_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.883     2.077    spi_master_0/clk_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  spi_master_0/rx_buffer_reg[0]/C





