#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Jul  7 05:05:29 2025
# Process ID: 14216
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1500/reduction-in1500-out15
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1500/reduction-in1500-out15/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1500/reduction-in1500-out15/vivado.jou
# Running On: coder-hftsoi-hls, OS: Linux, CPU Frequency: 2250.000 MHz, CPU Physical cores: 24, Host memory: 540863 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.180 ; gain = 113.992 ; free physical = 364455 ; free virtual = 425414
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14228
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2824.668 ; gain = 392.586 ; free physical = 363667 ; free virtual = 424633
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1500/reduction-in1500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_30_1_15_4' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1500/reduction-in1500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_30_1_15_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1500/reduction-in1500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1500/reduction-in1500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_30_1_15_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1500/reduction-in1500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_30_1_15_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry24_proc' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1500/reduction-in1500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry24_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1500/reduction-in1500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1500/reduction-in1500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1500/reduction-in1500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1500/reduction-in1500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1500/reduction-in1500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/reduction/reduction-in1500/reduction-in1500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w10_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3417.535 ; gain = 985.453 ; free physical = 363061 ; free virtual = 424017
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3417.535 ; gain = 985.453 ; free physical = 363042 ; free virtual = 423996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3425.539 ; gain = 993.457 ; free physical = 363042 ; free virtual = 423996
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 4038.891 ; gain = 1606.809 ; free physical = 362633 ; free virtual = 423587
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 30    
+---XORs : 
	   2 Input      1 Bit         XORs := 30    
+---Registers : 
	               12 Bit    Registers := 190   
	               10 Bit    Registers := 1750  
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 51    
+---Muxes : 
	   2 Input   12 Bit        Muxes := 2820  
	   2 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 1743  
	   2 Input    9 Bit        Muxes := 2624  
	   3 Input    5 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 16    
	   2 Input    1 Bit        Muxes := 72    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i74_i_i_i_reg_91550_reg[9]' (FDE) to 'agg_tmp3_i_i_i_i615_i_i_i_reg_91170_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i_i_i_1_reg_91175_reg[3]' (FDE) to 'agg_tmp3_i_i_i_i615_i_i_i_1_reg_91175_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i_i_i_1_reg_91175_reg[4]' (FDE) to 'agg_tmp3_i_i_i_i615_i_i_i_reg_91170_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i_i_i_1_reg_91175_reg[5]' (FDE) to 'agg_tmp3_i_i_i_i615_i_i_i_reg_91170_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i_i_i_1_reg_91175_reg[6]' (FDE) to 'agg_tmp3_i_i_i_i615_i_i_i_reg_91170_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i_i_i_1_reg_91175_reg[7]' (FDE) to 'agg_tmp3_i_i_i_i615_i_i_i_1_reg_91175_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i_i_i_1_reg_91175_reg[8]' (FDE) to 'agg_tmp3_i_i_i_i615_i_i_i_reg_91170_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i_i_i_1_reg_91175_reg[9]' (FDE) to 'agg_tmp3_i_i_i_i615_i_i_i_reg_91170_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i_i_i_1_reg_91175_reg[11]' (FDE) to 'agg_tmp3_i_i_i_i615_i_i_i_reg_91170_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i_i_i_reg_91170_reg[9]' (FDE) to 'agg_tmp_i_i_i_i613_i_i_i_reg_91160_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i613_i_i_i_reg_91160_reg[9]' (FDE) to 'agg_tmp3_i_i147_i_i_i_i_i_reg_91050_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i_i_1_reg_91055_reg[3]' (FDE) to 'agg_tmp3_i_i147_i_i_i_i_i_1_reg_91055_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i_i_1_reg_91055_reg[4]' (FDE) to 'agg_tmp3_i_i147_i_i_i_i_i_reg_91050_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i_i_1_reg_91055_reg[5]' (FDE) to 'agg_tmp3_i_i147_i_i_i_i_i_1_reg_91055_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i_i_1_reg_91055_reg[6]' (FDE) to 'agg_tmp3_i_i147_i_i_i_i_i_reg_91050_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i_i_1_reg_91055_reg[7]' (FDE) to 'agg_tmp3_i_i147_i_i_i_i_i_reg_91050_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i_i_1_reg_91055_reg[8]' (FDE) to 'agg_tmp3_i_i147_i_i_i_i_i_reg_91050_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i_i_1_reg_91055_reg[9]' (FDE) to 'agg_tmp3_i_i147_i_i_i_i_i_reg_91050_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i_i_1_reg_91055_reg[11]' (FDE) to 'agg_tmp3_i_i147_i_i_i_i_i_reg_91050_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i_i_reg_91050_reg[9]' (FDE) to 'agg_tmp_i_i145_i_i_i_i_i_reg_91040_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i_i_i_reg_91040_reg[9]' (FDE) to 'agg_tmp_i71_i71_i_i385_i_i1659_i_i_1_reg_90585_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i_i1575_i_i_1_reg_90615_reg[3]' (FDE) to 'agg_tmp3_i_i_i301_i301_i_i1575_i_i_1_reg_90615_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i225_i_i1499_i_i_1_reg_90625_reg[3]' (FDE) to 'agg_tmp_i71_i71_i_i385_i_i1659_i_i_1_reg_90585_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i_i1575_i_i_1_reg_90615_reg[4]' (FDE) to 'agg_tmp_i71_i71_i_i385_i_i1659_i_i_1_reg_90585_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i225_i_i1499_i_i_1_reg_90625_reg[4]' (FDE) to 'agg_tmp_i71_i_i225_i225_i_i1499_i_i_1_reg_90625_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i_i1575_i_i_1_reg_90615_reg[5]' (FDE) to 'agg_tmp_i71_i71_i_i385_i_i1659_i_i_1_reg_90585_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i225_i_i1499_i_i_1_reg_90625_reg[5]' (FDE) to 'agg_tmp_i71_i71_i_i385_i_i1659_i_i_1_reg_90585_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i_i1575_i_i_1_reg_90615_reg[6]' (FDE) to 'agg_tmp3_i_i_i301_i301_i_i1575_i_i_1_reg_90615_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i225_i_i1499_i_i_1_reg_90625_reg[6]' (FDE) to 'agg_tmp_i71_i_i225_i225_i_i1499_i_i_1_reg_90625_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i_i1575_i_i_1_reg_90615_reg[7]' (FDE) to 'agg_tmp3_i_i_i301_i301_i_i1575_i_i_1_reg_90615_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i225_i_i1499_i_i_1_reg_90625_reg[7]' (FDE) to 'agg_tmp_i71_i_i225_i225_i_i1499_i_i_1_reg_90625_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i_i1575_i_i_1_reg_90615_reg[8]' (FDE) to 'agg_tmp_i71_i71_i_i385_i_i1659_i_i_1_reg_90585_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i225_i_i1499_i_i_1_reg_90625_reg[8]' (FDE) to 'agg_tmp_i71_i71_i_i385_i_i1659_i_i_1_reg_90585_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i_i1575_i_i_1_reg_90615_reg[10]' (FDE) to 'agg_tmp_i71_i71_i_i385_i_i1659_i_i_1_reg_90585_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i225_i_i1499_i_i_1_reg_90625_reg[10]' (FDE) to 'agg_tmp_i71_i71_i_i385_i_i1659_i_i_1_reg_90585_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i_i1575_i_i_1_reg_90615_reg[11]' (FDE) to 'agg_tmp_i71_i71_i_i385_i_i1659_i_i_1_reg_90585_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i225_i_i1499_i_i_1_reg_90625_reg[11]' (FDE) to 'agg_tmp_i71_i71_i_i385_i_i1659_i_i_1_reg_90585_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i225_i_i1499_i_i_reg_90620_reg[9]' (FDE) to 'agg_tmp_i71_i71_i_i385_i_i1659_i_i_1_reg_90585_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i_i1575_i_i_reg_90610_reg[9]' (FDE) to 'agg_tmp_i71_i71_i_i385_i_i1659_i_i_1_reg_90585_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i385_i_i1659_i_i_1_reg_90585_reg[3]' (FDE) to 'agg_tmp_i71_i71_i_i385_i_i1659_i_i_1_reg_90585_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i387_i_i1661_i_i_1_reg_90595_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i_i387_i_i1661_i_i_1_reg_90595_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i385_i_i1659_i_i_1_reg_90585_reg[4]' (FDE) to 'agg_tmp_i71_i71_i_i385_i_i1659_i_i_1_reg_90585_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i387_i_i1661_i_i_1_reg_90595_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i_i387_i_i1661_i_i_1_reg_90595_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i385_i_i1659_i_i_1_reg_90585_reg[5]' (FDE) to 'agg_tmp_i71_i71_i_i385_i_i1659_i_i_1_reg_90585_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i387_i_i1661_i_i_1_reg_90595_reg[5]' (FDE) to 'agg_tmp3_i73_i73_i_i387_i_i1661_i_i_1_reg_90595_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i385_i_i1659_i_i_1_reg_90585_reg[6]' (FDE) to 'agg_tmp_i71_i71_i_i385_i_i1659_i_i_1_reg_90585_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i387_i_i1661_i_i_1_reg_90595_reg[6]' (FDE) to 'agg_tmp_i71_i71_i_i385_i_i1659_i_i_1_reg_90585_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i385_i_i1659_i_i_1_reg_90585_reg[7]' (FDE) to 'agg_tmp_i71_i71_i_i385_i_i1659_i_i_1_reg_90585_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i387_i_i1661_i_i_1_reg_90595_reg[7]' (FDE) to 'agg_tmp3_i73_i73_i_i387_i_i1661_i_i_1_reg_90595_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i385_i_i1659_i_i_1_reg_90585_reg[8]' (FDE) to 'agg_tmp_i71_i71_i_i385_i_i1659_i_i_1_reg_90585_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i387_i_i1661_i_i_1_reg_90595_reg[8]' (FDE) to 'agg_tmp_i71_i71_i_i385_i_i1659_i_i_1_reg_90585_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i385_i_i1659_i_i_1_reg_90585_reg[10]' (FDE) to 'agg_tmp_i71_i71_i_i385_i_i1659_i_i_1_reg_90585_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i387_i_i1661_i_i_1_reg_90595_reg[10]' (FDE) to 'agg_tmp_i71_i71_i_i385_i_i1659_i_i_1_reg_90585_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i385_i_i1659_i_i_1_reg_90585_reg[11]' (FDE) to 'agg_tmp3_i73_i73_i_i387_i_i1661_i_i_1_reg_90595_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i387_i_i1661_i_i_1_reg_90595_reg[11]' (FDE) to 'agg_tmp_i_i145_i145_i_i779_i_i_i_reg_90160_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i387_i_i1661_i_i_reg_90590_reg[9]' (FDE) to 'agg_tmp_i_i145_i145_i_i779_i_i_i_reg_90160_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i385_i_i1659_i_i_reg_90580_reg[9]' (FDE) to 'agg_tmp_i_i145_i145_i_i779_i_i_i_reg_90160_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i301_i_i_i_1_reg_90295_reg[3]' (FDE) to 'agg_tmp3_i_i_i301_i301_i301_i_i_i_1_reg_90295_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i301_i_i_i_1_reg_90295_reg[4]' (FDE) to 'agg_tmp_i_i145_i145_i_i779_i_i_i_reg_90160_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i301_i_i_i_1_reg_90295_reg[5]' (FDE) to 'agg_tmp_i_i145_i145_i_i779_i_i_i_reg_90160_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i301_i_i_i_1_reg_90295_reg[6]' (FDE) to 'agg_tmp3_i_i_i301_i301_i301_i_i_i_1_reg_90295_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i301_i_i_i_1_reg_90295_reg[7]' (FDE) to 'agg_tmp3_i_i_i301_i301_i301_i_i_i_1_reg_90295_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i301_i_i_i_1_reg_90295_reg[9]' (FDE) to 'agg_tmp_i_i145_i145_i_i779_i_i_i_reg_90160_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i301_i_i_i_1_reg_90295_reg[10]' (FDE) to 'agg_tmp_i_i145_i145_i_i779_i_i_i_reg_90160_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i301_i_i_i_1_reg_90295_reg[11]' (FDE) to 'agg_tmp_i_i145_i145_i_i779_i_i_i_reg_90160_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i301_i_i_i_reg_90290_reg[9]' (FDE) to 'agg_tmp_i_i145_i145_i_i779_i_i_i_reg_90160_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i299_i_i_i_reg_90280_reg[9]' (FDE) to 'agg_tmp_i_i145_i145_i_i779_i_i_i_reg_90160_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_90225_reg[3]' (FDE) to 'agg_tmp_i_i145_i145_i_i779_i_i_i_reg_90160_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_90225_reg[4]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_90225_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_90225_reg[5]' (FDE) to 'agg_tmp_i_i145_i145_i_i779_i_i_i_reg_90160_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_90225_reg[6]' (FDE) to 'agg_tmp_i_i145_i145_i_i779_i_i_i_reg_90160_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_90225_reg[7]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_90225_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_90225_reg[9]' (FDE) to 'agg_tmp_i_i145_i145_i_i779_i_i_i_reg_90160_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_90225_reg[10]' (FDE) to 'agg_tmp_i_i145_i145_i_i779_i_i_i_reg_90160_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_90225_reg[11]' (FDE) to 'agg_tmp_i_i145_i145_i_i779_i_i_i_reg_90160_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i541_i_i_i_reg_90230_reg[9]' (FDE) to 'agg_tmp_i_i145_i145_i_i779_i_i_i_reg_90160_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i539_i_i_i_reg_90220_reg[9]' (FDE) to 'agg_tmp_i_i145_i145_i_i779_i_i_i_reg_90160_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i779_i_i_i_1_reg_90165_reg[3]' (FDE) to 'agg_tmp_i_i145_i145_i_i779_i_i_i_reg_90160_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i781_i_i_i_1_reg_90175_reg[3]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i_i_i_1_reg_90175_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i_i_i_1_reg_90195_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i_i_i_1_reg_90195_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i779_i_i_i_1_reg_90165_reg[4]' (FDE) to 'agg_tmp_i_i145_i145_i_i779_i_i_i_reg_90160_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i781_i_i_i_1_reg_90175_reg[4]' (FDE) to 'agg_tmp_i_i145_i145_i_i779_i_i_i_reg_90160_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i_i_i_1_reg_90195_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i_i_i_1_reg_90195_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i779_i_i_i_1_reg_90165_reg[5]' (FDE) to 'agg_tmp_i_i145_i145_i_i779_i_i_i_1_reg_90165_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i781_i_i_i_1_reg_90175_reg[5]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i_i_i_1_reg_90175_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i_i_i_1_reg_90195_reg[5]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i_i_i_1_reg_90195_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i779_i_i_i_1_reg_90165_reg[6]' (FDE) to 'agg_tmp_i_i145_i145_i_i779_i_i_i_1_reg_90165_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i781_i_i_i_1_reg_90175_reg[6]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i_i_i_1_reg_90175_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i_i_i_1_reg_90195_reg[6]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i_i_i_1_reg_90195_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i779_i_i_i_1_reg_90165_reg[7]' (FDE) to 'agg_tmp_i_i145_i145_i_i779_i_i_i_reg_90160_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i781_i_i_i_1_reg_90175_reg[7]' (FDE) to 'agg_tmp_i_i145_i145_i_i779_i_i_i_reg_90160_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i_i_i_1_reg_90195_reg[7]' (FDE) to 'agg_tmp_i_i145_i145_i_i779_i_i_i_reg_90160_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i779_i_i_i_1_reg_90165_reg[9]' (FDE) to 'agg_tmp_i_i145_i145_i_i779_i_i_i_reg_90160_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i781_i_i_i_1_reg_90175_reg[9]' (FDE) to 'agg_tmp_i_i145_i145_i_i779_i_i_i_reg_90160_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i_i_i_1_reg_90195_reg[9]' (FDE) to 'agg_tmp_i_i145_i145_i_i779_i_i_i_reg_90160_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i779_i_i_i_1_reg_90165_reg[10]' (FDE) to 'agg_tmp_i_i145_i145_i_i779_i_i_i_reg_90160_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i781_i_i_i_1_reg_90175_reg[10]' (FDE) to 'agg_tmp_i_i145_i145_i_i779_i_i_i_reg_90160_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i_i_i_1_reg_90195_reg[10]' (FDE) to 'agg_tmp_i_i145_i145_i_i779_i_i_i_reg_90160_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i779_i_i_i_1_reg_90165_reg[11]' (FDE) to 'agg_tmp_i_i145_i145_i_i779_i_i_i_reg_90160_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i781_i_i_i_1_reg_90175_reg[11]' (FDE) to 'agg_tmp_i_i145_i145_i_i779_i_i_i_reg_90160_reg[9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i145_i_i779_i_i_i_reg_90160_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i613_i613_i613_i_i_reg_90840_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31890_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i_i227_i_i228_i_i_reg_91430_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i71_i_i_i386_i_i_reg_91380_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31910_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i147_i_i_i462_i_i_reg_91370_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i_i26_i_reg_91000_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31860_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i147_i147_i_i148_i_i_reg_91450_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_12_copy_fu_18068_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_13_copy_fu_18064_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31744_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_14_copy_fu_18060_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31930_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i56_i_reg_91610_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i30_i_i_i_i_reg_91600_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i73_i_i387_i_i_i_i_reg_89950_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31950_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31870_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i147_i_i461_i_i1735_i_i_reg_90570_reg[9] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:45 . Memory (MB): peak = 4149.113 ; gain = 1717.031 ; free physical = 348538 ; free virtual = 409601
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:24 ; elapsed = 00:01:57 . Memory (MB): peak = 4149.113 ; gain = 1717.031 ; free physical = 348454 ; free virtual = 409577
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:31 ; elapsed = 00:02:04 . Memory (MB): peak = 4167.141 ; gain = 1735.059 ; free physical = 347985 ; free virtual = 409171
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:41 ; elapsed = 00:02:14 . Memory (MB): peak = 4178.305 ; gain = 1746.223 ; free physical = 348310 ; free virtual = 409135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:41 ; elapsed = 00:02:14 . Memory (MB): peak = 4178.305 ; gain = 1746.223 ; free physical = 348313 ; free virtual = 409143
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:43 ; elapsed = 00:02:16 . Memory (MB): peak = 4178.305 ; gain = 1746.223 ; free physical = 348170 ; free virtual = 409027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:44 ; elapsed = 00:02:17 . Memory (MB): peak = 4178.305 ; gain = 1746.223 ; free physical = 348171 ; free virtual = 409027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:49 ; elapsed = 00:02:22 . Memory (MB): peak = 4178.305 ; gain = 1746.223 ; free physical = 356927 ; free virtual = 417028
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:49 ; elapsed = 00:02:23 . Memory (MB): peak = 4178.305 ; gain = 1746.223 ; free physical = 356912 ; free virtual = 417017
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |    16|
|3     |LUT2  |  1732|
|4     |LUT3  |  6772|
|5     |LUT4  |  9247|
|6     |LUT5  | 16299|
|7     |LUT6  | 14939|
|8     |MUXF7 |    94|
|9     |FDRE  | 18190|
|10    |FDSE  |    46|
|11    |IBUF  | 15004|
|12    |OBUF  |   168|
+------+------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+------+
|      |Instance                                                             |Module                                                                    |Cells |
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+------+
|1     |top                                                                  |                                                                          | 82508|
|2     |  Block_entry24_proc_U0                                              |hls_dummy_Block_entry24_proc                                              |   135|
|3     |  sparse_arr_feat_reduce_out_10_U                                    |hls_dummy_fifo_w10_d2_S                                                   |    46|
|4     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_27                                       |    37|
|5     |  sparse_arr_feat_reduce_out_11_U                                    |hls_dummy_fifo_w10_d2_S_0                                                 |    46|
|6     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_26                                       |    37|
|7     |  sparse_arr_feat_reduce_out_12_U                                    |hls_dummy_fifo_w10_d2_S_1                                                 |    46|
|8     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_25                                       |    37|
|9     |  sparse_arr_feat_reduce_out_13_U                                    |hls_dummy_fifo_w10_d2_S_2                                                 |    48|
|10    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_24                                       |    37|
|11    |  sparse_arr_feat_reduce_out_14_U                                    |hls_dummy_fifo_w10_d2_S_3                                                 |    47|
|12    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_23                                       |    37|
|13    |  sparse_arr_feat_reduce_out_1_U                                     |hls_dummy_fifo_w10_d2_S_4                                                 |    46|
|14    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_22                                       |    37|
|15    |  sparse_arr_feat_reduce_out_2_U                                     |hls_dummy_fifo_w10_d2_S_5                                                 |    45|
|16    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_21                                       |    37|
|17    |  sparse_arr_feat_reduce_out_3_U                                     |hls_dummy_fifo_w10_d2_S_6                                                 |    45|
|18    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_20                                       |    37|
|19    |  sparse_arr_feat_reduce_out_4_U                                     |hls_dummy_fifo_w10_d2_S_7                                                 |    62|
|20    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_19                                       |    37|
|21    |  sparse_arr_feat_reduce_out_5_U                                     |hls_dummy_fifo_w10_d2_S_8                                                 |    50|
|22    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_18                                       |    37|
|23    |  sparse_arr_feat_reduce_out_6_U                                     |hls_dummy_fifo_w10_d2_S_9                                                 |    46|
|24    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_17                                       |    37|
|25    |  sparse_arr_feat_reduce_out_7_U                                     |hls_dummy_fifo_w10_d2_S_10                                                |    48|
|26    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_16                                       |    37|
|27    |  sparse_arr_feat_reduce_out_8_U                                     |hls_dummy_fifo_w10_d2_S_11                                                |    46|
|28    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_15                                       |    37|
|29    |  sparse_arr_feat_reduce_out_9_U                                     |hls_dummy_fifo_w10_d2_S_12                                                |    45|
|30    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_14                                       |    37|
|31    |  sparse_arr_feat_reduce_out_U                                       |hls_dummy_fifo_w10_d2_S_13                                                |    46|
|32    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg                                          |    37|
|33    |  sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_30_1_15_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_30_1_15_4 | 66473|
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:49 ; elapsed = 00:02:23 . Memory (MB): peak = 4178.305 ; gain = 1746.223 ; free physical = 356908 ; free virtual = 417013
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:53 ; elapsed = 00:02:26 . Memory (MB): peak = 4182.215 ; gain = 1750.133 ; free physical = 369872 ; free virtual = 430008
Synthesis Optimization Complete : Time (s): cpu = 00:01:53 ; elapsed = 00:02:26 . Memory (MB): peak = 4182.215 ; gain = 1750.133 ; free physical = 369880 ; free virtual = 430003
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.78 . Memory (MB): peak = 4186.305 ; gain = 0.000 ; free physical = 368952 ; free virtual = 429146
INFO: [Netlist 29-17] Analyzing 15099 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hls_dummy' is not ideal for floorplanning, since the cellview 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_50_30_1_15_4' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4394.375 ; gain = 0.000 ; free physical = 368464 ; free virtual = 428858
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 15004 instances

Synth Design complete | Checksum: 4a426a80
INFO: [Common 17-83] Releasing license: Synthesis
154 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:15 ; elapsed = 00:02:47 . Memory (MB): peak = 4394.375 ; gain = 1986.195 ; free physical = 368453 ; free virtual = 428851
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 16962.477; main = 3674.512; forked = 13689.216
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 22047.020; main = 4394.379; forked = 17868.711
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4458.406 ; gain = 64.031 ; free physical = 368422 ; free virtual = 428840

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 4fd84f21

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 4551.797 ; gain = 93.391 ; free physical = 368333 ; free virtual = 428815

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 4fd84f21

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4724.750 ; gain = 0.000 ; free physical = 368007 ; free virtual = 428573
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 4fd84f21

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4724.750 ; gain = 0.000 ; free physical = 368004 ; free virtual = 428577
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: fc9ae811

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4724.750 ; gain = 0.000 ; free physical = 367931 ; free virtual = 428529
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: a636abd3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 4724.750 ; gain = 0.000 ; free physical = 367933 ; free virtual = 428558
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: b4678b74

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 4724.750 ; gain = 0.000 ; free physical = 367931 ; free virtual = 428564
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: b39ab2d2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 4724.750 ; gain = 0.000 ; free physical = 367927 ; free virtual = 428563

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: b39ab2d2

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4724.750 ; gain = 0.000 ; free physical = 367911 ; free virtual = 428555

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: b39ab2d2

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4724.750 ; gain = 0.000 ; free physical = 367910 ; free virtual = 428554

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4724.750 ; gain = 0.000 ; free physical = 367910 ; free virtual = 428554
Ending Netlist Obfuscation Task | Checksum: b39ab2d2

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4724.750 ; gain = 0.000 ; free physical = 367910 ; free virtual = 428554
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 4724.750 ; gain = 330.375 ; free physical = 367910 ; free virtual = 428554
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Mon Jul  7 05:08:52 2025...
