<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › octeon › cvmx-ipd.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>cvmx-ipd.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/***********************license start***************</span>
<span class="cm"> * Author: Cavium Networks</span>
<span class="cm"> *</span>
<span class="cm"> * Contact: support@caviumnetworks.com</span>
<span class="cm"> * This file is part of the OCTEON SDK</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2003-2008 Cavium Networks</span>
<span class="cm"> *</span>
<span class="cm"> * This file is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License, Version 2, as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This file is distributed in the hope that it will be useful, but</span>
<span class="cm"> * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty</span>
<span class="cm"> * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or</span>
<span class="cm"> * NONINFRINGEMENT.  See the GNU General Public License for more</span>
<span class="cm"> * details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this file; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA</span>
<span class="cm"> * or visit http://www.gnu.org/licenses/.</span>
<span class="cm"> *</span>
<span class="cm"> * This file may also be available under a different license from Cavium.</span>
<span class="cm"> * Contact Cavium Networks for more information</span>
<span class="cm"> ***********************license end**************************************/</span>

<span class="cm">/**</span>
<span class="cm"> *</span>
<span class="cm"> * Interface to the hardware Input Packet Data unit.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __CVMX_IPD_H__</span>
<span class="cp">#define __CVMX_IPD_H__</span>

<span class="cp">#include &lt;asm/octeon/octeon-feature.h&gt;</span>

<span class="cp">#include &lt;asm/octeon/cvmx-ipd-defs.h&gt;</span>

<span class="k">enum</span> <span class="n">cvmx_ipd_mode</span> <span class="p">{</span>
   <span class="n">CVMX_IPD_OPC_MODE_STT</span> <span class="o">=</span> <span class="mi">0LL</span><span class="p">,</span>   <span class="cm">/* All blocks DRAM, not cached in L2 */</span>
   <span class="n">CVMX_IPD_OPC_MODE_STF</span> <span class="o">=</span> <span class="mi">1LL</span><span class="p">,</span>   <span class="cm">/* All bloccks into  L2 */</span>
   <span class="n">CVMX_IPD_OPC_MODE_STF1_STT</span> <span class="o">=</span> <span class="mi">2LL</span><span class="p">,</span>   <span class="cm">/* 1st block L2, rest DRAM */</span>
   <span class="n">CVMX_IPD_OPC_MODE_STF2_STT</span> <span class="o">=</span> <span class="mi">3LL</span>    <span class="cm">/* 1st, 2nd blocks L2, rest DRAM */</span>
<span class="p">};</span>

<span class="cp">#ifndef CVMX_ENABLE_LEN_M8_FIX</span>
<span class="cp">#define CVMX_ENABLE_LEN_M8_FIX 0</span>
<span class="cp">#endif</span>

<span class="cm">/* CSR typedefs have been moved to cvmx-csr-*.h */</span>
<span class="k">typedef</span> <span class="k">union</span> <span class="n">cvmx_ipd_1st_mbuff_skip</span> <span class="n">cvmx_ipd_mbuff_first_skip_t</span><span class="p">;</span>
<span class="k">typedef</span> <span class="k">union</span> <span class="n">cvmx_ipd_1st_next_ptr_back</span> <span class="n">cvmx_ipd_first_next_ptr_back_t</span><span class="p">;</span>

<span class="k">typedef</span> <span class="n">cvmx_ipd_mbuff_first_skip_t</span> <span class="n">cvmx_ipd_mbuff_not_first_skip_t</span><span class="p">;</span>
<span class="k">typedef</span> <span class="n">cvmx_ipd_first_next_ptr_back_t</span> <span class="n">cvmx_ipd_second_next_ptr_back_t</span><span class="p">;</span>

<span class="cm">/**</span>
<span class="cm"> * Configure IPD</span>
<span class="cm"> *</span>
<span class="cm"> * @mbuff_size: Packets buffer size in 8 byte words</span>
<span class="cm"> * @first_mbuff_skip:</span>
<span class="cm"> *                   Number of 8 byte words to skip in the first buffer</span>
<span class="cm"> * @not_first_mbuff_skip:</span>
<span class="cm"> *                   Number of 8 byte words to skip in each following buffer</span>
<span class="cm"> * @first_back: Must be same as first_mbuff_skip / 128</span>
<span class="cm"> * @second_back:</span>
<span class="cm"> *                   Must be same as not_first_mbuff_skip / 128</span>
<span class="cm"> * @wqe_fpa_pool:</span>
<span class="cm"> *                   FPA pool to get work entries from</span>
<span class="cm"> * @cache_mode:</span>
<span class="cm"> * @back_pres_enable_flag:</span>
<span class="cm"> *                   Enable or disable port back pressure</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">cvmx_ipd_config</span><span class="p">(</span><span class="kt">uint64_t</span> <span class="n">mbuff_size</span><span class="p">,</span>
				   <span class="kt">uint64_t</span> <span class="n">first_mbuff_skip</span><span class="p">,</span>
				   <span class="kt">uint64_t</span> <span class="n">not_first_mbuff_skip</span><span class="p">,</span>
				   <span class="kt">uint64_t</span> <span class="n">first_back</span><span class="p">,</span>
				   <span class="kt">uint64_t</span> <span class="n">second_back</span><span class="p">,</span>
				   <span class="kt">uint64_t</span> <span class="n">wqe_fpa_pool</span><span class="p">,</span>
				   <span class="k">enum</span> <span class="n">cvmx_ipd_mode</span> <span class="n">cache_mode</span><span class="p">,</span>
				   <span class="kt">uint64_t</span> <span class="n">back_pres_enable_flag</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cvmx_ipd_mbuff_first_skip_t</span> <span class="n">first_skip</span><span class="p">;</span>
	<span class="n">cvmx_ipd_mbuff_not_first_skip_t</span> <span class="n">not_first_skip</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">cvmx_ipd_packet_mbuff_size</span> <span class="n">size</span><span class="p">;</span>
	<span class="n">cvmx_ipd_first_next_ptr_back_t</span> <span class="n">first_back_struct</span><span class="p">;</span>
	<span class="n">cvmx_ipd_second_next_ptr_back_t</span> <span class="n">second_back_struct</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">cvmx_ipd_wqe_fpa_queue</span> <span class="n">wqe_pool</span><span class="p">;</span>
	<span class="k">union</span> <span class="n">cvmx_ipd_ctl_status</span> <span class="n">ipd_ctl_reg</span><span class="p">;</span>

	<span class="n">first_skip</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">first_skip</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">skip_sz</span> <span class="o">=</span> <span class="n">first_mbuff_skip</span><span class="p">;</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_IPD_1ST_MBUFF_SKIP</span><span class="p">,</span> <span class="n">first_skip</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>

	<span class="n">not_first_skip</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">not_first_skip</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">skip_sz</span> <span class="o">=</span> <span class="n">not_first_mbuff_skip</span><span class="p">;</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_IPD_NOT_1ST_MBUFF_SKIP</span><span class="p">,</span> <span class="n">not_first_skip</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>

	<span class="n">size</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">size</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">mb_size</span> <span class="o">=</span> <span class="n">mbuff_size</span><span class="p">;</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_IPD_PACKET_MBUFF_SIZE</span><span class="p">,</span> <span class="n">size</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>

	<span class="n">first_back_struct</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">first_back_struct</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">back</span> <span class="o">=</span> <span class="n">first_back</span><span class="p">;</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_IPD_1st_NEXT_PTR_BACK</span><span class="p">,</span> <span class="n">first_back_struct</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>

	<span class="n">second_back_struct</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">second_back_struct</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">back</span> <span class="o">=</span> <span class="n">second_back</span><span class="p">;</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_IPD_2nd_NEXT_PTR_BACK</span><span class="p">,</span> <span class="n">second_back_struct</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>

	<span class="n">wqe_pool</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">wqe_pool</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">wqe_pool</span> <span class="o">=</span> <span class="n">wqe_fpa_pool</span><span class="p">;</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_IPD_WQE_FPA_QUEUE</span><span class="p">,</span> <span class="n">wqe_pool</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>

	<span class="n">ipd_ctl_reg</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_IPD_CTL_STATUS</span><span class="p">);</span>
	<span class="n">ipd_ctl_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">opc_mode</span> <span class="o">=</span> <span class="n">cache_mode</span><span class="p">;</span>
	<span class="n">ipd_ctl_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">pbp_en</span> <span class="o">=</span> <span class="n">back_pres_enable_flag</span><span class="p">;</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_IPD_CTL_STATUS</span><span class="p">,</span> <span class="n">ipd_ctl_reg</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>

	<span class="cm">/* Note: the example RED code that used to be here has been moved to</span>
<span class="cm">	   cvmx_helper_setup_red */</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * Enable IPD</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">cvmx_ipd_enable</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">union</span> <span class="n">cvmx_ipd_ctl_status</span> <span class="n">ipd_reg</span><span class="p">;</span>
	<span class="n">ipd_reg</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_IPD_CTL_STATUS</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ipd_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">ipd_en</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">cvmx_dprintf</span>
		    <span class="p">(</span><span class="s">&quot;Warning: Enabling IPD when IPD already enabled.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">ipd_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">ipd_en</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
<span class="cp">#if  CVMX_ENABLE_LEN_M8_FIX</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN38XX_PASS2</span><span class="p">))</span>
		<span class="n">ipd_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">len_m8</span> <span class="o">=</span> <span class="n">TRUE</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_IPD_CTL_STATUS</span><span class="p">,</span> <span class="n">ipd_reg</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * Disable IPD</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">cvmx_ipd_disable</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">union</span> <span class="n">cvmx_ipd_ctl_status</span> <span class="n">ipd_reg</span><span class="p">;</span>
	<span class="n">ipd_reg</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_IPD_CTL_STATUS</span><span class="p">);</span>
	<span class="n">ipd_reg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">ipd_en</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_IPD_CTL_STATUS</span><span class="p">,</span> <span class="n">ipd_reg</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * Supportive function for cvmx_fpa_shutdown_pool.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">cvmx_ipd_free_ptr</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Only CN38XXp{1,2} cannot read pointer out of the IPD */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN38XX_PASS1</span><span class="p">)</span>
	    <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN38XX_PASS2</span><span class="p">))</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">no_wptr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">union</span> <span class="n">cvmx_ipd_ptr_count</span> <span class="n">ipd_ptr_count</span><span class="p">;</span>
		<span class="n">ipd_ptr_count</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_IPD_PTR_COUNT</span><span class="p">);</span>

		<span class="cm">/* Handle Work Queue Entry in cn56xx and cn52xx */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">octeon_has_feature</span><span class="p">(</span><span class="n">OCTEON_FEATURE_NO_WPTR</span><span class="p">))</span> <span class="p">{</span>
			<span class="k">union</span> <span class="n">cvmx_ipd_ctl_status</span> <span class="n">ipd_ctl_status</span><span class="p">;</span>
			<span class="n">ipd_ctl_status</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_IPD_CTL_STATUS</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ipd_ctl_status</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">no_wptr</span><span class="p">)</span>
				<span class="n">no_wptr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="cm">/* Free the prefetched WQE */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ipd_ptr_count</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">wqev_cnt</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">union</span> <span class="n">cvmx_ipd_wqe_ptr_valid</span> <span class="n">ipd_wqe_ptr_valid</span><span class="p">;</span>
			<span class="n">ipd_wqe_ptr_valid</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span>
			    <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_IPD_WQE_PTR_VALID</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">no_wptr</span><span class="p">)</span>
				<span class="n">cvmx_fpa_free</span><span class="p">(</span><span class="n">cvmx_phys_to_ptr</span>
					      <span class="p">((</span><span class="kt">uint64_t</span><span class="p">)</span> <span class="n">ipd_wqe_ptr_valid</span><span class="p">.</span><span class="n">s</span><span class="p">.</span>
					       <span class="n">ptr</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">),</span> <span class="n">CVMX_FPA_PACKET_POOL</span><span class="p">,</span>
					      <span class="mi">0</span><span class="p">);</span>
			<span class="k">else</span>
				<span class="n">cvmx_fpa_free</span><span class="p">(</span><span class="n">cvmx_phys_to_ptr</span>
					      <span class="p">((</span><span class="kt">uint64_t</span><span class="p">)</span> <span class="n">ipd_wqe_ptr_valid</span><span class="p">.</span><span class="n">s</span><span class="p">.</span>
					       <span class="n">ptr</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">),</span> <span class="n">CVMX_FPA_WQE_POOL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="cm">/* Free all WQE in the fifo */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ipd_ptr_count</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">wqe_pcnt</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
			<span class="k">union</span> <span class="n">cvmx_ipd_pwp_ptr_fifo_ctl</span> <span class="n">ipd_pwp_ptr_fifo_ctl</span><span class="p">;</span>
			<span class="n">ipd_pwp_ptr_fifo_ctl</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span>
			    <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_IPD_PWP_PTR_FIFO_CTL</span><span class="p">);</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ipd_ptr_count</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">wqe_pcnt</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">ipd_pwp_ptr_fifo_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">cena</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
				<span class="n">ipd_pwp_ptr_fifo_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">raddr</span> <span class="o">=</span>
				    <span class="n">ipd_pwp_ptr_fifo_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">max_cnts</span> <span class="o">+</span>
				    <span class="p">(</span><span class="n">ipd_pwp_ptr_fifo_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">wraddr</span> <span class="o">+</span>
				     <span class="n">i</span><span class="p">)</span> <span class="o">%</span> <span class="n">ipd_pwp_ptr_fifo_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">max_cnts</span><span class="p">;</span>
				<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_IPD_PWP_PTR_FIFO_CTL</span><span class="p">,</span>
					       <span class="n">ipd_pwp_ptr_fifo_ctl</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>
				<span class="n">ipd_pwp_ptr_fifo_ctl</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span>
				    <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_IPD_PWP_PTR_FIFO_CTL</span><span class="p">);</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">no_wptr</span><span class="p">)</span>
					<span class="n">cvmx_fpa_free</span><span class="p">(</span><span class="n">cvmx_phys_to_ptr</span>
						      <span class="p">((</span><span class="kt">uint64_t</span><span class="p">)</span>
						       <span class="n">ipd_pwp_ptr_fifo_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span>
						       <span class="n">ptr</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">),</span>
						      <span class="n">CVMX_FPA_PACKET_POOL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
				<span class="k">else</span>
					<span class="n">cvmx_fpa_free</span><span class="p">(</span><span class="n">cvmx_phys_to_ptr</span>
						      <span class="p">((</span><span class="kt">uint64_t</span><span class="p">)</span>
						       <span class="n">ipd_pwp_ptr_fifo_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span>
						       <span class="n">ptr</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">),</span>
						      <span class="n">CVMX_FPA_WQE_POOL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="n">ipd_pwp_ptr_fifo_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">cena</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_IPD_PWP_PTR_FIFO_CTL</span><span class="p">,</span>
				       <span class="n">ipd_pwp_ptr_fifo_ctl</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="cm">/* Free the prefetched packet */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ipd_ptr_count</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">pktv_cnt</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">union</span> <span class="n">cvmx_ipd_pkt_ptr_valid</span> <span class="n">ipd_pkt_ptr_valid</span><span class="p">;</span>
			<span class="n">ipd_pkt_ptr_valid</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span>
			    <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_IPD_PKT_PTR_VALID</span><span class="p">);</span>
			<span class="n">cvmx_fpa_free</span><span class="p">(</span><span class="n">cvmx_phys_to_ptr</span>
				      <span class="p">(</span><span class="n">ipd_pkt_ptr_valid</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">ptr</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">),</span>
				      <span class="n">CVMX_FPA_PACKET_POOL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="cm">/* Free the per port prefetched packets */</span>
		<span class="k">if</span> <span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
			<span class="k">union</span> <span class="n">cvmx_ipd_prc_port_ptr_fifo_ctl</span>
			    <span class="n">ipd_prc_port_ptr_fifo_ctl</span><span class="p">;</span>
			<span class="n">ipd_prc_port_ptr_fifo_ctl</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span>
			    <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_IPD_PRC_PORT_PTR_FIFO_CTL</span><span class="p">);</span>

			<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ipd_prc_port_ptr_fifo_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">max_pkt</span><span class="p">;</span>
			     <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">ipd_prc_port_ptr_fifo_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">cena</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
				<span class="n">ipd_prc_port_ptr_fifo_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">raddr</span> <span class="o">=</span>
				    <span class="n">i</span> <span class="o">%</span> <span class="n">ipd_prc_port_ptr_fifo_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">max_pkt</span><span class="p">;</span>
				<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_IPD_PRC_PORT_PTR_FIFO_CTL</span><span class="p">,</span>
					       <span class="n">ipd_prc_port_ptr_fifo_ctl</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>
				<span class="n">ipd_prc_port_ptr_fifo_ctl</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span>
				    <span class="n">cvmx_read_csr</span>
				    <span class="p">(</span><span class="n">CVMX_IPD_PRC_PORT_PTR_FIFO_CTL</span><span class="p">);</span>
				<span class="n">cvmx_fpa_free</span><span class="p">(</span><span class="n">cvmx_phys_to_ptr</span>
					      <span class="p">((</span><span class="kt">uint64_t</span><span class="p">)</span>
					       <span class="n">ipd_prc_port_ptr_fifo_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span>
					       <span class="n">ptr</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">),</span> <span class="n">CVMX_FPA_PACKET_POOL</span><span class="p">,</span>
					      <span class="mi">0</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="n">ipd_prc_port_ptr_fifo_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">cena</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_IPD_PRC_PORT_PTR_FIFO_CTL</span><span class="p">,</span>
				       <span class="n">ipd_prc_port_ptr_fifo_ctl</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="cm">/* Free all packets in the holding fifo */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ipd_ptr_count</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">pfif_cnt</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
			<span class="k">union</span> <span class="n">cvmx_ipd_prc_hold_ptr_fifo_ctl</span>
			    <span class="n">ipd_prc_hold_ptr_fifo_ctl</span><span class="p">;</span>

			<span class="n">ipd_prc_hold_ptr_fifo_ctl</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span>
			    <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_IPD_PRC_HOLD_PTR_FIFO_CTL</span><span class="p">);</span>

			<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ipd_ptr_count</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">pfif_cnt</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">ipd_prc_hold_ptr_fifo_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">cena</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
				<span class="n">ipd_prc_hold_ptr_fifo_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">raddr</span> <span class="o">=</span>
				    <span class="p">(</span><span class="n">ipd_prc_hold_ptr_fifo_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">praddr</span> <span class="o">+</span>
				     <span class="n">i</span><span class="p">)</span> <span class="o">%</span> <span class="n">ipd_prc_hold_ptr_fifo_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">max_pkt</span><span class="p">;</span>
				<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_IPD_PRC_HOLD_PTR_FIFO_CTL</span><span class="p">,</span>
					       <span class="n">ipd_prc_hold_ptr_fifo_ctl</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>
				<span class="n">ipd_prc_hold_ptr_fifo_ctl</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span>
				    <span class="n">cvmx_read_csr</span>
				    <span class="p">(</span><span class="n">CVMX_IPD_PRC_HOLD_PTR_FIFO_CTL</span><span class="p">);</span>
				<span class="n">cvmx_fpa_free</span><span class="p">(</span><span class="n">cvmx_phys_to_ptr</span>
					      <span class="p">((</span><span class="kt">uint64_t</span><span class="p">)</span>
					       <span class="n">ipd_prc_hold_ptr_fifo_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span>
					       <span class="n">ptr</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">),</span> <span class="n">CVMX_FPA_PACKET_POOL</span><span class="p">,</span>
					      <span class="mi">0</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="n">ipd_prc_hold_ptr_fifo_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">cena</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_IPD_PRC_HOLD_PTR_FIFO_CTL</span><span class="p">,</span>
				       <span class="n">ipd_prc_hold_ptr_fifo_ctl</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="cm">/* Free all packets in the fifo */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ipd_ptr_count</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">pkt_pcnt</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
			<span class="k">union</span> <span class="n">cvmx_ipd_pwp_ptr_fifo_ctl</span> <span class="n">ipd_pwp_ptr_fifo_ctl</span><span class="p">;</span>
			<span class="n">ipd_pwp_ptr_fifo_ctl</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span>
			    <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_IPD_PWP_PTR_FIFO_CTL</span><span class="p">);</span>

			<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ipd_ptr_count</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">pkt_pcnt</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">ipd_pwp_ptr_fifo_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">cena</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
				<span class="n">ipd_pwp_ptr_fifo_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">raddr</span> <span class="o">=</span>
				    <span class="p">(</span><span class="n">ipd_pwp_ptr_fifo_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">praddr</span> <span class="o">+</span>
				     <span class="n">i</span><span class="p">)</span> <span class="o">%</span> <span class="n">ipd_pwp_ptr_fifo_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">max_cnts</span><span class="p">;</span>
				<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_IPD_PWP_PTR_FIFO_CTL</span><span class="p">,</span>
					       <span class="n">ipd_pwp_ptr_fifo_ctl</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>
				<span class="n">ipd_pwp_ptr_fifo_ctl</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span>
				    <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_IPD_PWP_PTR_FIFO_CTL</span><span class="p">);</span>
				<span class="n">cvmx_fpa_free</span><span class="p">(</span><span class="n">cvmx_phys_to_ptr</span>
					      <span class="p">((</span><span class="kt">uint64_t</span><span class="p">)</span> <span class="n">ipd_pwp_ptr_fifo_ctl</span><span class="p">.</span>
					       <span class="n">s</span><span class="p">.</span><span class="n">ptr</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">),</span>
					      <span class="n">CVMX_FPA_PACKET_POOL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="n">ipd_pwp_ptr_fifo_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">cena</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_IPD_PWP_PTR_FIFO_CTL</span><span class="p">,</span>
				       <span class="n">ipd_pwp_ptr_fifo_ctl</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="cm">/* Reset the IPD to get all buffers out of it */</span>
		<span class="p">{</span>
			<span class="k">union</span> <span class="n">cvmx_ipd_ctl_status</span> <span class="n">ipd_ctl_status</span><span class="p">;</span>
			<span class="n">ipd_ctl_status</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_IPD_CTL_STATUS</span><span class="p">);</span>
			<span class="n">ipd_ctl_status</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">reset</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_IPD_CTL_STATUS</span><span class="p">,</span> <span class="n">ipd_ctl_status</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="cm">/* Reset the PIP */</span>
		<span class="p">{</span>
			<span class="k">union</span> <span class="n">cvmx_pip_sft_rst</span> <span class="n">pip_sft_rst</span><span class="p">;</span>
			<span class="n">pip_sft_rst</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_PIP_SFT_RST</span><span class="p">);</span>
			<span class="n">pip_sft_rst</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">rst</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_PIP_SFT_RST</span><span class="p">,</span> <span class="n">pip_sft_rst</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cp">#endif </span><span class="cm">/*  __CVMX_IPD_H__ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
