

================================================================
== Vitis HLS Report for 'add_patch_patches_parameters14'
================================================================
* Date:           Thu Aug  1 00:47:08 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.125 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      368|      368|  1.104 us|  1.104 us|  368|  368|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                          Loop Name                                          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_324_1_add_patch_perParallelogramPP0_add_patch_perPropertyLengthPP0              |      243|      243|         5|          1|          1|   240|       yes|
        |- add_patch_perPropertyTypePP1_add_patch_perParallelogramPP1_add_patch_perPropertyLengthPP1  |      121|      121|         3|          1|          1|   120|       yes|
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 2
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
  Pipeline-1 : II = 1, D = 3, States = { 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 8 
8 --> 11 9 
9 --> 10 
10 --> 8 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%br_ln324 = br void" [patchMaker.cpp:324]   --->   Operation 12 'br' 'br_ln324' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.07>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten37 = phi i8 0, void, i8 %add_ln324_1, void %.split12" [patchMaker.cpp:324]   --->   Operation 13 'phi' 'indvar_flatten37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i = phi i2 2, void, i2 %select_ln324_1, void %.split12" [patchMaker.cpp:324]   --->   Operation 14 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i8 0, void, i8 %select_ln330_2, void %.split12" [patchMaker.cpp:330]   --->   Operation 15 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%a = phi i3 0, void, i3 %select_ln330_1, void %.split12" [patchMaker.cpp:330]   --->   Operation 16 'phi' 'a' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i6 0, void, i6 %select_ln336_2, void %.split12" [patchMaker.cpp:336]   --->   Operation 17 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%b = phi i3 0, void, i3 %select_ln336_1, void %.split12" [patchMaker.cpp:336]   --->   Operation 18 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%c = phi i3 0, void, i3 %add_ln342, void %.split12" [patchMaker.cpp:342]   --->   Operation 19 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.70ns)   --->   "%add_ln324_1 = add i8 %indvar_flatten37, i8 1" [patchMaker.cpp:324]   --->   Operation 20 'add' 'add_ln324_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.43ns)   --->   "%add_ln324 = add i2 %i, i2 3" [patchMaker.cpp:324]   --->   Operation 21 'add' 'add_ln324' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 22 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.58ns)   --->   "%icmp_ln324 = icmp_eq  i8 %indvar_flatten37, i8 240" [patchMaker.cpp:324]   --->   Operation 23 'icmp' 'icmp_ln324' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln324 = br i1 %icmp_ln324, void %.split12, void %.preheader.preheader.preheader" [patchMaker.cpp:324]   --->   Operation 24 'br' 'br_ln324' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.58ns)   --->   "%icmp_ln330 = icmp_eq  i8 %indvar_flatten13, i8 120" [patchMaker.cpp:330]   --->   Operation 25 'icmp' 'icmp_ln330' <Predicate = (!icmp_ln324)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.27ns)   --->   "%select_ln324 = select i1 %icmp_ln330, i3 0, i3 %a" [patchMaker.cpp:324]   --->   Operation 26 'select' 'select_ln324' <Predicate = (!icmp_ln324)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.27ns)   --->   "%select_ln324_1 = select i1 %icmp_ln330, i2 %add_ln324, i2 %i" [patchMaker.cpp:324]   --->   Operation 27 'select' 'select_ln324_1' <Predicate = (!icmp_ln324)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln324_2)   --->   "%xor_ln324 = xor i2 %i, i2 2" [patchMaker.cpp:324]   --->   Operation 28 'xor' 'xor_ln324' <Predicate = (!icmp_ln324)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln324_2 = select i1 %icmp_ln330, i2 %xor_ln324, i2 %add_ln324" [patchMaker.cpp:324]   --->   Operation 29 'select' 'select_ln324_2' <Predicate = (!icmp_ln324)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.12ns)   --->   "%xor_ln324_1 = xor i1 %icmp_ln330, i1 1" [patchMaker.cpp:324]   --->   Operation 30 'xor' 'xor_ln324_1' <Predicate = (!icmp_ln324)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.49ns)   --->   "%icmp_ln342 = icmp_eq  i3 %c, i3 6" [patchMaker.cpp:342]   --->   Operation 31 'icmp' 'icmp_ln342' <Predicate = (!icmp_ln324)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node and_ln330)   --->   "%and_ln324 = and i1 %icmp_ln342, i1 %xor_ln324_1" [patchMaker.cpp:324]   --->   Operation 32 'and' 'and_ln324' <Predicate = (!icmp_ln324)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.61ns)   --->   "%icmp_ln336 = icmp_eq  i6 %indvar_flatten, i6 24" [patchMaker.cpp:336]   --->   Operation 33 'icmp' 'icmp_ln336' <Predicate = (!icmp_ln324)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.12ns)   --->   "%and_ln324_1 = and i1 %icmp_ln336, i1 %xor_ln324_1" [patchMaker.cpp:324]   --->   Operation 34 'and' 'and_ln324_1' <Predicate = (!icmp_ln324)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.57ns)   --->   "%add_ln330 = add i3 %select_ln324, i3 1" [patchMaker.cpp:330]   --->   Operation 35 'add' 'add_ln330' <Predicate = (!icmp_ln324)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.12ns)   --->   "%or_ln330 = or i1 %and_ln324_1, i1 %icmp_ln330" [patchMaker.cpp:330]   --->   Operation 36 'or' 'or_ln330' <Predicate = (!icmp_ln324)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.27ns)   --->   "%select_ln330 = select i1 %or_ln330, i3 0, i3 %b" [patchMaker.cpp:330]   --->   Operation 37 'select' 'select_ln330' <Predicate = (!icmp_ln324)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.27ns)   --->   "%select_ln330_1 = select i1 %and_ln324_1, i3 %add_ln330, i3 %select_ln324" [patchMaker.cpp:330]   --->   Operation 38 'select' 'select_ln330_1' <Predicate = (!icmp_ln324)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node and_ln330)   --->   "%xor_ln330 = xor i1 %icmp_ln336, i1 1" [patchMaker.cpp:330]   --->   Operation 39 'xor' 'xor_ln330' <Predicate = (!icmp_ln324)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node and_ln330)   --->   "%or_ln330_1 = or i1 %icmp_ln330, i1 %xor_ln330" [patchMaker.cpp:330]   --->   Operation 40 'or' 'or_ln330_1' <Predicate = (!icmp_ln324)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln330 = and i1 %and_ln324, i1 %or_ln330_1" [patchMaker.cpp:330]   --->   Operation 41 'and' 'and_ln330' <Predicate = (!icmp_ln324)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.57ns)   --->   "%add_ln336 = add i3 %select_ln330, i3 1" [patchMaker.cpp:336]   --->   Operation 42 'add' 'add_ln336' <Predicate = (!icmp_ln324)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln336)   --->   "%or_ln336 = or i1 %and_ln330, i1 %and_ln324_1" [patchMaker.cpp:336]   --->   Operation 43 'or' 'or_ln336' <Predicate = (!icmp_ln324)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln336)   --->   "%or_ln336_1 = or i1 %or_ln336, i1 %icmp_ln330" [patchMaker.cpp:336]   --->   Operation 44 'or' 'or_ln336_1' <Predicate = (!icmp_ln324)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln336 = select i1 %or_ln336_1, i3 0, i3 %c" [patchMaker.cpp:336]   --->   Operation 45 'select' 'select_ln336' <Predicate = (!icmp_ln324)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.27ns)   --->   "%select_ln336_1 = select i1 %and_ln330, i3 %add_ln336, i3 %select_ln330" [patchMaker.cpp:336]   --->   Operation 46 'select' 'select_ln336_1' <Predicate = (!icmp_ln324)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.57ns)   --->   "%add_ln342 = add i3 %select_ln336, i3 1" [patchMaker.cpp:342]   --->   Operation 47 'add' 'add_ln342' <Predicate = (!icmp_ln324)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.70ns)   --->   "%add_ln336_1 = add i6 %indvar_flatten, i6 1" [patchMaker.cpp:336]   --->   Operation 48 'add' 'add_ln336_1' <Predicate = (!icmp_ln324)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.29ns)   --->   "%select_ln336_2 = select i1 %or_ln330, i6 1, i6 %add_ln336_1" [patchMaker.cpp:336]   --->   Operation 49 'select' 'select_ln336_2' <Predicate = (!icmp_ln324)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.70ns)   --->   "%add_ln330_1 = add i8 %indvar_flatten13, i8 1" [patchMaker.cpp:330]   --->   Operation 50 'add' 'add_ln330_1' <Predicate = (!icmp_ln324)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.30ns)   --->   "%select_ln330_2 = select i1 %icmp_ln330, i8 1, i8 %add_ln330_1" [patchMaker.cpp:330]   --->   Operation 51 'select' 'select_ln330_2' <Predicate = (!icmp_ln324)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.62>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln347 = zext i2 %select_ln324_1" [patchMaker.cpp:347]   --->   Operation 52 'zext' 'zext_ln347' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln324_1, i2 0" [patchMaker.cpp:347]   --->   Operation 53 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln347_1 = zext i4 %tmp" [patchMaker.cpp:347]   --->   Operation 54 'zext' 'zext_ln347_1' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln347 = add i61 %zext_ln347_1, i61 %zext_ln347" [patchMaker.cpp:347]   --->   Operation 55 'add' 'add_ln347' <Predicate = (!icmp_ln324)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln347_2 = zext i2 %select_ln324_2" [patchMaker.cpp:347]   --->   Operation 56 'zext' 'zext_ln347_2' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_40 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln324_2, i2 0" [patchMaker.cpp:347]   --->   Operation 57 'bitconcatenate' 'tmp_40' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln347_3 = zext i4 %tmp_40" [patchMaker.cpp:347]   --->   Operation 58 'zext' 'zext_ln347_3' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln347_1 = add i61 %zext_ln347_3, i61 %zext_ln347_2" [patchMaker.cpp:347]   --->   Operation 59 'add' 'add_ln347_1' <Predicate = (!icmp_ln324)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln347_4 = zext i3 %select_ln330_1" [patchMaker.cpp:347]   --->   Operation 60 'zext' 'zext_ln347_4' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.49ns) (root node of TernaryAdder)   --->   "%add_ln347_2 = add i61 %add_ln347_1, i61 %zext_ln347_4" [patchMaker.cpp:347]   --->   Operation 61 'add' 'add_ln347_2' <Predicate = (!icmp_ln324)> <Delay = 0.49> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_84_cast = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i61.i2, i61 %add_ln347_2, i2 0" [patchMaker.cpp:347]   --->   Operation 62 'bitconcatenate' 'tmp_84_cast' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln347_5 = zext i3 %select_ln330_1" [patchMaker.cpp:347]   --->   Operation 63 'zext' 'zext_ln347_5' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.49ns) (root node of TernaryAdder)   --->   "%add_ln347_3 = add i61 %add_ln347, i61 %zext_ln347_5" [patchMaker.cpp:347]   --->   Operation 64 'add' 'add_ln347_3' <Predicate = (!icmp_ln324)> <Delay = 0.49> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_86_cast = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i61.i2, i61 %add_ln347_3, i2 0" [patchMaker.cpp:336]   --->   Operation 65 'bitconcatenate' 'tmp_86_cast' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln347_6 = zext i3 %select_ln336_1" [patchMaker.cpp:347]   --->   Operation 66 'zext' 'zext_ln347_6' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.13ns)   --->   "%add_ln347_4 = add i63 %tmp_84_cast, i63 %zext_ln347_6" [patchMaker.cpp:347]   --->   Operation 67 'add' 'add_ln347_4' <Predicate = (!icmp_ln324)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln347 = trunc i63 %add_ln347_4" [patchMaker.cpp:347]   --->   Operation 68 'trunc' 'trunc_ln347' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln347_1 = trunc i63 %add_ln347_4" [patchMaker.cpp:347]   --->   Operation 69 'trunc' 'trunc_ln347_1' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.13ns)   --->   "%add_ln347_5 = add i63 %tmp_86_cast, i63 %zext_ln347_6" [patchMaker.cpp:347]   --->   Operation 70 'add' 'add_ln347_5' <Predicate = (!icmp_ln324)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln347_2 = trunc i63 %add_ln347_5" [patchMaker.cpp:347]   --->   Operation 71 'trunc' 'trunc_ln347_2' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln347_3 = trunc i63 %add_ln347_5" [patchMaker.cpp:347]   --->   Operation 72 'trunc' 'trunc_ln347_3' <Predicate = (!icmp_ln324)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.01>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%p_shl3_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln347, i3 0" [patchMaker.cpp:347]   --->   Operation 73 'bitconcatenate' 'p_shl3_cast' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%p_shl4_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln347_1, i1 0" [patchMaker.cpp:347]   --->   Operation 74 'bitconcatenate' 'p_shl4_cast' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln347 = sub i9 %p_shl3_cast, i9 %p_shl4_cast" [patchMaker.cpp:347]   --->   Operation 75 'sub' 'sub_ln347' <Predicate = (!icmp_ln324)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%p_shl_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln347_2, i3 0" [patchMaker.cpp:347]   --->   Operation 76 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%p_shl2_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln347_3, i1 0" [patchMaker.cpp:347]   --->   Operation 77 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln347_1 = sub i9 %p_shl_cast, i9 %p_shl2_cast" [patchMaker.cpp:347]   --->   Operation 78 'sub' 'sub_ln347_1' <Predicate = (!icmp_ln324)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln347_7 = zext i3 %select_ln336" [patchMaker.cpp:347]   --->   Operation 79 'zext' 'zext_ln347_7' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln347_6 = add i9 %sub_ln347, i9 %zext_ln347_7" [patchMaker.cpp:347]   --->   Operation 80 'add' 'add_ln347_6' <Predicate = (!icmp_ln324)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln347_8 = zext i9 %add_ln347_6" [patchMaker.cpp:347]   --->   Operation 81 'zext' 'zext_ln347_8' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%patches_parameters_addr = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln347_8" [patchMaker.cpp:347]   --->   Operation 82 'getelementptr' 'patches_parameters_addr' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln347_7 = add i9 %sub_ln347_1, i9 %zext_ln347_7" [patchMaker.cpp:347]   --->   Operation 83 'add' 'add_ln347_7' <Predicate = (!icmp_ln324)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 84 [2/2] (1.19ns)   --->   "%patches_parameters_load = load i9 %patches_parameters_addr" [patchMaker.cpp:347]   --->   Operation 84 'load' 'patches_parameters_load' <Predicate = (!icmp_ln324)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 360> <RAM>

State 5 <SV = 4> <Delay = 1.19>
ST_5 : Operation 85 [1/2] (1.19ns)   --->   "%patches_parameters_load = load i9 %patches_parameters_addr" [patchMaker.cpp:347]   --->   Operation 85 'load' 'patches_parameters_load' <Predicate = (!icmp_ln324)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 360> <RAM>

State 6 <SV = 5> <Delay = 1.19>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_324_1_add_patch_perParallelogramPP0_add_patch_perPropertyLengthPP0_str"   --->   Operation 86 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 240, i64 240, i64 240"   --->   Operation 87 'speclooptripcount' 'empty' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 88 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @add_patch_perPropertyTypePP0_add_patch_perParallelogramPP0_add_patch_perPropertyLengthPP0_str"   --->   Operation 89 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 90 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @add_patch_perParallelogramPP0_add_patch_perPropertyLengthPP0_str"   --->   Operation 91 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 92 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln347_9 = zext i9 %add_ln347_7" [patchMaker.cpp:347]   --->   Operation 93 'zext' 'zext_ln347_9' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%patches_parameters_addr_19 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln347_9" [patchMaker.cpp:347]   --->   Operation 94 'getelementptr' 'patches_parameters_addr_19' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%specloopname_ln342 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [patchMaker.cpp:342]   --->   Operation 95 'specloopname' 'specloopname_ln342' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (1.19ns)   --->   "%store_ln347 = store i32 %patches_parameters_load, i9 %patches_parameters_addr_19" [patchMaker.cpp:347]   --->   Operation 96 'store' 'store_ln347' <Predicate = (!icmp_ln324)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 360> <RAM>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 97 'br' 'br_ln0' <Predicate = (!icmp_ln324)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.38>
ST_7 : Operation 98 [1/1] (0.38ns)   --->   "%br_ln354 = br void %.preheader.preheader" [patchMaker.cpp:354]   --->   Operation 98 'br' 'br_ln354' <Predicate = true> <Delay = 0.38>

State 8 <SV = 3> <Delay = 1.74>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%indvar_flatten59 = phi i7 %add_ln354_1, void %.preheader, i7 0, void %.preheader.preheader.preheader" [patchMaker.cpp:354]   --->   Operation 99 'phi' 'indvar_flatten59' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%a_4 = phi i3 %select_ln354_1, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:354]   --->   Operation 100 'phi' 'a_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%indvar_flatten45 = phi i6 %select_ln360_2, void %.preheader, i6 0, void %.preheader.preheader.preheader" [patchMaker.cpp:360]   --->   Operation 101 'phi' 'indvar_flatten45' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%b_6 = phi i3 %select_ln360_1, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:360]   --->   Operation 102 'phi' 'b_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%c_5 = phi i3 %add_ln366, void %.preheader, i3 0, void %.preheader.preheader.preheader" [patchMaker.cpp:366]   --->   Operation 103 'phi' 'c_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.70ns)   --->   "%add_ln354_1 = add i7 %indvar_flatten59, i7 1" [patchMaker.cpp:354]   --->   Operation 104 'add' 'add_ln354_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 105 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.59ns)   --->   "%icmp_ln354 = icmp_eq  i7 %indvar_flatten59, i7 120" [patchMaker.cpp:354]   --->   Operation 106 'icmp' 'icmp_ln354' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln354 = br i1 %icmp_ln354, void %.preheader, void" [patchMaker.cpp:354]   --->   Operation 107 'br' 'br_ln354' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.57ns)   --->   "%add_ln354 = add i3 %a_4, i3 1" [patchMaker.cpp:354]   --->   Operation 108 'add' 'add_ln354' <Predicate = (!icmp_ln354)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (0.61ns)   --->   "%icmp_ln360 = icmp_eq  i6 %indvar_flatten45, i6 24" [patchMaker.cpp:360]   --->   Operation 109 'icmp' 'icmp_ln360' <Predicate = (!icmp_ln354)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.27ns)   --->   "%select_ln354 = select i1 %icmp_ln360, i3 0, i3 %b_6" [patchMaker.cpp:354]   --->   Operation 110 'select' 'select_ln354' <Predicate = (!icmp_ln354)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (0.27ns)   --->   "%select_ln354_1 = select i1 %icmp_ln360, i3 %add_ln354, i3 %a_4" [patchMaker.cpp:354]   --->   Operation 111 'select' 'select_ln354_1' <Predicate = (!icmp_ln354)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node and_ln354)   --->   "%xor_ln354 = xor i1 %icmp_ln360, i1 1" [patchMaker.cpp:354]   --->   Operation 112 'xor' 'xor_ln354' <Predicate = (!icmp_ln354)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (0.49ns)   --->   "%icmp_ln366 = icmp_eq  i3 %c_5, i3 6" [patchMaker.cpp:366]   --->   Operation 113 'icmp' 'icmp_ln366' <Predicate = (!icmp_ln354)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln354 = and i1 %icmp_ln366, i1 %xor_ln354" [patchMaker.cpp:354]   --->   Operation 114 'and' 'and_ln354' <Predicate = (!icmp_ln354)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 115 [1/1] (0.57ns)   --->   "%add_ln360 = add i3 %select_ln354, i3 1" [patchMaker.cpp:360]   --->   Operation 115 'add' 'add_ln360' <Predicate = (!icmp_ln354)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln360)   --->   "%or_ln360 = or i1 %and_ln354, i1 %icmp_ln360" [patchMaker.cpp:360]   --->   Operation 116 'or' 'or_ln360' <Predicate = (!icmp_ln354)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln360 = select i1 %or_ln360, i3 0, i3 %c_5" [patchMaker.cpp:360]   --->   Operation 117 'select' 'select_ln360' <Predicate = (!icmp_ln354)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.27ns)   --->   "%select_ln360_1 = select i1 %and_ln354, i3 %add_ln360, i3 %select_ln354" [patchMaker.cpp:360]   --->   Operation 118 'select' 'select_ln360_1' <Predicate = (!icmp_ln354)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (0.57ns)   --->   "%add_ln366 = add i3 %select_ln360, i3 1" [patchMaker.cpp:366]   --->   Operation 119 'add' 'add_ln366' <Predicate = (!icmp_ln354)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (0.70ns)   --->   "%add_ln360_1 = add i6 %indvar_flatten45, i6 1" [patchMaker.cpp:360]   --->   Operation 120 'add' 'add_ln360_1' <Predicate = (!icmp_ln354)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [1/1] (0.29ns)   --->   "%select_ln360_2 = select i1 %icmp_ln360, i6 1, i6 %add_ln360_1" [patchMaker.cpp:360]   --->   Operation 121 'select' 'select_ln360_2' <Predicate = (!icmp_ln354)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 4> <Delay = 2.12>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln354_1, i2 0" [patchMaker.cpp:371]   --->   Operation 122 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln354)> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln360 = zext i5 %tmp_s" [patchMaker.cpp:360]   --->   Operation 123 'zext' 'zext_ln360' <Predicate = (!icmp_ln354)> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln371 = zext i3 %select_ln360_1" [patchMaker.cpp:371]   --->   Operation 124 'zext' 'zext_ln371' <Predicate = (!icmp_ln354)> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.70ns)   --->   "%add_ln371 = add i6 %zext_ln360, i6 %zext_ln371" [patchMaker.cpp:371]   --->   Operation 125 'add' 'add_ln371' <Predicate = (!icmp_ln354)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%p_shl7_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln371, i3 0" [patchMaker.cpp:371]   --->   Operation 126 'bitconcatenate' 'p_shl7_cast' <Predicate = (!icmp_ln354)> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_41 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %add_ln371, i1 0" [patchMaker.cpp:371]   --->   Operation 127 'bitconcatenate' 'tmp_41' <Predicate = (!icmp_ln354)> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln371_1 = zext i7 %tmp_41" [patchMaker.cpp:371]   --->   Operation 128 'zext' 'zext_ln371_1' <Predicate = (!icmp_ln354)> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln371 = sub i9 %p_shl7_cast, i9 %zext_ln371_1" [patchMaker.cpp:371]   --->   Operation 129 'sub' 'sub_ln371' <Predicate = (!icmp_ln354)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln371_2 = zext i3 %select_ln360" [patchMaker.cpp:371]   --->   Operation 130 'zext' 'zext_ln371_2' <Predicate = (!icmp_ln354)> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln371_1 = add i9 %sub_ln371, i9 %zext_ln371_2" [patchMaker.cpp:371]   --->   Operation 131 'add' 'add_ln371_1' <Predicate = (!icmp_ln354)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln371_3 = zext i9 %add_ln371_1" [patchMaker.cpp:371]   --->   Operation 132 'zext' 'zext_ln371_3' <Predicate = (!icmp_ln354)> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%wp_parameters_addr = getelementptr i32 %wp_parameters, i64 0, i64 %zext_ln371_3" [patchMaker.cpp:371]   --->   Operation 133 'getelementptr' 'wp_parameters_addr' <Predicate = (!icmp_ln354)> <Delay = 0.00>
ST_9 : Operation 134 [2/2] (0.60ns)   --->   "%wp_parameters_load = load i7 %wp_parameters_addr" [patchMaker.cpp:371]   --->   Operation 134 'load' 'wp_parameters_load' <Predicate = (!icmp_ln354)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>

State 10 <SV = 5> <Delay = 1.79>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @add_patch_perPropertyTypePP1_add_patch_perParallelogramPP1_add_patch_perPropertyLengthPP1_str"   --->   Operation 135 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln354)> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%empty_86 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120"   --->   Operation 136 'speclooptripcount' 'empty_86' <Predicate = (!icmp_ln354)> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 137 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln354)> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @add_patch_perParallelogramPP1_add_patch_perPropertyLengthPP1_str"   --->   Operation 138 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln354)> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 139 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln354)> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%patches_parameters_addr_18 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln371_3" [patchMaker.cpp:371]   --->   Operation 140 'getelementptr' 'patches_parameters_addr_18' <Predicate = (!icmp_ln354)> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%specloopname_ln366 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [patchMaker.cpp:366]   --->   Operation 141 'specloopname' 'specloopname_ln366' <Predicate = (!icmp_ln354)> <Delay = 0.00>
ST_10 : Operation 142 [1/2] (0.60ns)   --->   "%wp_parameters_load = load i7 %wp_parameters_addr" [patchMaker.cpp:371]   --->   Operation 142 'load' 'wp_parameters_load' <Predicate = (!icmp_ln354)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_10 : Operation 143 [1/1] (1.19ns)   --->   "%store_ln371 = store i32 %wp_parameters_load, i9 %patches_parameters_addr_18" [patchMaker.cpp:371]   --->   Operation 143 'store' 'store_ln371' <Predicate = (!icmp_ln354)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 360> <RAM>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 144 'br' 'br_ln0' <Predicate = (!icmp_ln354)> <Delay = 0.00>

State 11 <SV = 4> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%ret_ln375 = ret" [patchMaker.cpp:375]   --->   Operation 145 'ret' 'ret_ln375' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.81ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten37', patchMaker.cpp:324) with incoming values : ('add_ln324_1', patchMaker.cpp:324) [5]  (0.387 ns)

 <State 2>: 2.08ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten13', patchMaker.cpp:330) with incoming values : ('select_ln330_2', patchMaker.cpp:330) [7]  (0 ns)
	'icmp' operation ('icmp_ln330', patchMaker.cpp:330) [20]  (0.581 ns)
	'xor' operation ('xor_ln324_1', patchMaker.cpp:324) [34]  (0.122 ns)
	'and' operation ('and_ln324_1', patchMaker.cpp:324) [38]  (0.122 ns)
	'or' operation ('or_ln330', patchMaker.cpp:330) [41]  (0.122 ns)
	'select' operation ('select_ln330', patchMaker.cpp:330) [42]  (0.278 ns)
	'add' operation ('add_ln336', patchMaker.cpp:336) [54]  (0.572 ns)
	'select' operation ('select_ln336_1', patchMaker.cpp:336) [59]  (0.278 ns)

 <State 3>: 1.63ns
The critical path consists of the following:
	'add' operation ('add_ln347_1', patchMaker.cpp:347) [32]  (0 ns)
	'add' operation ('add_ln347_2', patchMaker.cpp:347) [45]  (0.493 ns)
	'add' operation ('add_ln347_4', patchMaker.cpp:347) [61]  (1.13 ns)

 <State 4>: 2.01ns
The critical path consists of the following:
	'sub' operation ('sub_ln347', patchMaker.cpp:347) [66]  (0 ns)
	'add' operation ('add_ln347_6', patchMaker.cpp:347) [75]  (0.818 ns)
	'getelementptr' operation ('patches_parameters_addr', patchMaker.cpp:347) [77]  (0 ns)
	'load' operation ('patches_parameters_load', patchMaker.cpp:347) on array 'patches_parameters' [82]  (1.2 ns)

 <State 5>: 1.2ns
The critical path consists of the following:
	'load' operation ('patches_parameters_load', patchMaker.cpp:347) on array 'patches_parameters' [82]  (1.2 ns)

 <State 6>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('patches_parameters_addr_19', patchMaker.cpp:347) [80]  (0 ns)
	'store' operation ('store_ln347', patchMaker.cpp:347) of variable 'patches_parameters_load', patchMaker.cpp:347 on array 'patches_parameters' [83]  (1.2 ns)

 <State 7>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten59', patchMaker.cpp:354) with incoming values : ('add_ln354_1', patchMaker.cpp:354) [93]  (0.387 ns)

 <State 8>: 1.75ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten45', patchMaker.cpp:360) with incoming values : ('select_ln360_2', patchMaker.cpp:360) [95]  (0 ns)
	'icmp' operation ('icmp_ln360', patchMaker.cpp:360) [106]  (0.619 ns)
	'select' operation ('select_ln354', patchMaker.cpp:354) [107]  (0.278 ns)
	'add' operation ('add_ln360', patchMaker.cpp:360) [115]  (0.572 ns)
	'select' operation ('select_ln360_1', patchMaker.cpp:360) [119]  (0.278 ns)

 <State 9>: 2.12ns
The critical path consists of the following:
	'add' operation ('add_ln371', patchMaker.cpp:371) [121]  (0.707 ns)
	'sub' operation ('sub_ln371', patchMaker.cpp:371) [125]  (0 ns)
	'add' operation ('add_ln371_1', patchMaker.cpp:371) [128]  (0.818 ns)
	'getelementptr' operation ('wp_parameters_addr', patchMaker.cpp:371) [130]  (0 ns)
	'load' operation ('wp_parameters_load', patchMaker.cpp:371) on array 'wp_parameters' [133]  (0.6 ns)

 <State 10>: 1.8ns
The critical path consists of the following:
	'load' operation ('wp_parameters_load', patchMaker.cpp:371) on array 'wp_parameters' [133]  (0.6 ns)
	'store' operation ('store_ln371', patchMaker.cpp:371) of variable 'wp_parameters_load', patchMaker.cpp:371 on array 'patches_parameters' [134]  (1.2 ns)

 <State 11>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
