# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do FloatPoint_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/FloatPoint_package.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package FloatPoint_package
# -- Compiling package body FloatPoint_package
# -- Loading package FloatPoint_package
# vcom -93 -work work {C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/FP_convert_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package FloatPoint_package
# -- Compiling package FP_convert_pkg
# -- Compiling package body FP_convert_pkg
# -- Loading package FP_convert_pkg
# vcom -93 -work work {C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/test2.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package FloatPoint_package
# -- Loading package std_logic_textio
# -- Loading package FP_convert_pkg
# -- Compiling entity test2
# -- Compiling architecture rtl of test2
# 
# vcom -93 -work work {C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/sin_cos_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package FloatPoint_package
# -- Loading package std_logic_textio
# -- Loading package FP_convert_pkg
# -- Compiling entity sin_cos_tb
# -- Compiling architecture behavior of sin_cos_tb
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs="+acc"  sin_cos_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps sin_cos_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.floatpoint_package(body)
# Loading ieee.std_logic_textio(body)
# Loading work.fp_convert_pkg(body)
# Loading work.sin_cos_tb(behavior)
# ** Warning: (vsim-3473) Component instance "utt : test" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /sin_cos_tb File: C:/Users/Aluno/Documents/NIP/fpga_scientific_calculator-main/FPU/sin_cos_tb.vhd
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
