#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Thu Jan 29 14:03:08 2026
# Process ID         : 16872
# Current directory  : D:/HardSoftCodesign/Hardsoftcodesign/RAPID
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent21132 D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.xpr
# Log file           : D:/HardSoftCodesign/Hardsoftcodesign/RAPID/vivado.log
# Journal file       : D:/HardSoftCodesign/Hardsoftcodesign/RAPID\vivado.jou
# Running On         : MDD-ECE-HPG853
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
# CPU Frequency      : 2904 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 34058 MB
# Swap memory        : 5100 MB
# Total Virtual      : 39158 MB
# Available Virtual  : 26145 MB
#-----------------------------------------------------------
start_gui
open_project D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.0\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.1\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.4\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.5\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:scu35:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\scu35\1.0\board.xml as part xcsu35p-sbvb625-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:v80:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\v80\1.0\board.xml as part xcv80-lsva4737-2mhp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\2.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.4\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.0\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.3\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.4\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu128\production\1.0\board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu129\production\1.0\board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu1525\1.3\board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.0\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.1\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.2\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek385:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek385\1.0\board.xml as part xc2ve3858-ssva2112-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.0\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.1\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.2\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\2.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.3\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.0\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.1\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.2\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.0\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.1\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.2\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu208ld\production\2.0\board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu216ld\production\2.0\board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu670ld\1.0\board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'c:/Users/mbracker/AppData/Roaming/Xilinx/ip_repo'.
Scanning sources...
Finished scanning sources
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.0\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.1\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.4\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.5\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:scu35:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\scu35\1.0\board.xml as part xcsu35p-sbvb625-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:v80:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\v80\1.0\board.xml as part xcv80-lsva4737-2mhp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\2.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.4\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.0\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.3\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.4\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu128\production\1.0\board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu129\production\1.0\board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu1525\1.3\board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.0\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.1\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.2\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek385:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek385\1.0\board.xml as part xc2ve3858-ssva2112-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.0\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.1\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.2\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\2.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.3\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.0\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.1\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.2\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.0\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.1\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.2\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu208ld\production\2.0\board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu216ld\production\2.0\board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu670ld\1.0\board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Project 1-5713] Board part '' set for the project  is not found. BoardPart property will be unset. Please select board from latest repo build 
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mbracker/AppData/Roaming/Xilinx/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
INFO: [Project 1-5698] Found the below utility IPs instantiated in block design D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd which have equivalent inline hdl with improved performance and reduced diskspace.
It is recommended to migrate these utility IPs to inline hdl  using the command upgrade_project -migrate_to_inline_hdl.  The utility IPs may be deprecated in future releases.
More information on inline hdl is available in UG994.
Utility IP Component Instances:
 top_xlslice_0_1
top_xlslice_0_2
top_xlslice_0_3
top_xlslice_0_4
top_xlslice_0_5
top_xlslice_0_6
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1731.180 ; gain = 336.523
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: top_wrapper
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3672
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2424.316 ; gain = 491.828
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_wrapper' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/hdl/top_wrapper.vhd:50]
INFO: [Synth 8-3491] module 'top' declared at 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:15' bound to instance 'top_i' of component 'top' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/hdl/top_wrapper.vhd:86]
INFO: [Synth 8-638] synthesizing module 'top' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:54]
INFO: [Synth 8-3491] module 'top_Spindle_0_0' declared at 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_Spindle_0_0_stub.vhdl:6' bound to instance 'Spindle_0' of component 'top_Spindle_0_0' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:548]
INFO: [Synth 8-638] synthesizing module 'top_Spindle_0_0' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_Spindle_0_0_stub.vhdl:29]
INFO: [Synth 8-3491] module 'top_axi_gpio_0_1' declared at 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_axi_gpio_0_1_stub.vhdl:6' bound to instance 'axi_gpio_0' of component 'top_axi_gpio_0_1' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:560]
INFO: [Synth 8-638] synthesizing module 'top_axi_gpio_0_1' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_axi_gpio_0_1_stub.vhdl:38]
INFO: [Synth 8-3491] module 'top_axi_smc_1' declared at 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_axi_smc_1_stub.vhdl:6' bound to instance 'axi_smc' of component 'top_axi_smc_1' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:583]
INFO: [Synth 8-638] synthesizing module 'top_axi_smc_1' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_axi_smc_1_stub.vhdl:167]
INFO: [Synth 8-3491] module 'top_processing_system7_0_0' declared at 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_processing_system7_0_0_stub.vhdl:6' bound to instance 'processing_system7_0' of component 'top_processing_system7_0_0' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:735]
INFO: [Synth 8-638] synthesizing module 'top_processing_system7_0_0' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_processing_system7_0_0_stub.vhdl:87]
INFO: [Synth 8-3491] module 'top_rst_ps7_0_100M_1' declared at 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_rst_ps7_0_100M_1_stub.vhdl:6' bound to instance 'rst_ps7_0_100M' of component 'top_rst_ps7_0_100M_1' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:807]
INFO: [Synth 8-638] synthesizing module 'top_rst_ps7_0_100M_1' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_rst_ps7_0_100M_1_stub.vhdl:28]
INFO: [Synth 8-3491] module 'top_stepperDriver_0_0' declared at 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_stepperDriver_0_0_stub.vhdl:6' bound to instance 'stepperDriver_0' of component 'top_stepperDriver_0_0' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:820]
INFO: [Synth 8-638] synthesizing module 'top_stepperDriver_0_0' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_stepperDriver_0_0_stub.vhdl:28]
INFO: [Synth 8-3491] module 'top_xlslice_0_1' declared at 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_1/synth/top_xlslice_0_1.v:53' bound to instance 'xlslice_0' of component 'top_xlslice_0_1' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:831]
INFO: [Synth 8-6157] synthesizing module 'top_xlslice_0_1' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_1/synth/top_xlslice_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_5_xlslice' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_5_xlslice' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'top_xlslice_0_1' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_1/synth/top_xlslice_0_1.v:53]
INFO: [Synth 8-3491] module 'top_xlslice_0_2' declared at 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_2/synth/top_xlslice_0_2.v:53' bound to instance 'xlslice_1' of component 'top_xlslice_0_2' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:836]
INFO: [Synth 8-6157] synthesizing module 'top_xlslice_0_2' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_2/synth/top_xlslice_0_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_5_xlslice__parameterized0' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_5_xlslice__parameterized0' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'top_xlslice_0_2' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_2/synth/top_xlslice_0_2.v:53]
INFO: [Synth 8-3491] module 'top_xlslice_0_3' declared at 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_3/synth/top_xlslice_0_3.v:53' bound to instance 'xlslice_2' of component 'top_xlslice_0_3' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:841]
INFO: [Synth 8-6157] synthesizing module 'top_xlslice_0_3' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_3/synth/top_xlslice_0_3.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_5_xlslice__parameterized1' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_5_xlslice__parameterized1' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'top_xlslice_0_3' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_3/synth/top_xlslice_0_3.v:53]
INFO: [Synth 8-3491] module 'top_xlslice_0_4' declared at 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_4/synth/top_xlslice_0_4.v:53' bound to instance 'xlslice_3' of component 'top_xlslice_0_4' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:846]
INFO: [Synth 8-6157] synthesizing module 'top_xlslice_0_4' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_4/synth/top_xlslice_0_4.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_5_xlslice__parameterized2' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_5_xlslice__parameterized2' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'top_xlslice_0_4' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_4/synth/top_xlslice_0_4.v:53]
INFO: [Synth 8-3491] module 'top_xlslice_0_5' declared at 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_5/synth/top_xlslice_0_5.v:53' bound to instance 'xlslice_4' of component 'top_xlslice_0_5' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:851]
INFO: [Synth 8-6157] synthesizing module 'top_xlslice_0_5' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_5/synth/top_xlslice_0_5.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_5_xlslice__parameterized3' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_5_xlslice__parameterized3' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'top_xlslice_0_5' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_5/synth/top_xlslice_0_5.v:53]
INFO: [Synth 8-3491] module 'top_xlslice_0_6' declared at 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_6/synth/top_xlslice_0_6.v:53' bound to instance 'xlslice_5' of component 'top_xlslice_0_6' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:856]
INFO: [Synth 8-6157] synthesizing module 'top_xlslice_0_6' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_6/synth/top_xlslice_0_6.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_5_xlslice__parameterized4' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_5_xlslice__parameterized4' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'top_xlslice_0_6' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_6/synth/top_xlslice_0_6.v:53]
INFO: [Synth 8-256] done synthesizing module 'top' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'top_wrapper' (0#1) [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/hdl/top_wrapper.vhd:50]
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_5_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_5_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_5_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_5_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_5_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_5_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_5_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_5_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_5_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_5_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_5_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_5_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_5_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_5_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_5_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_5_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_5_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_5_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_5_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_5_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_5_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_5_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_5_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_5_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_5_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_5_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_5_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_5_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_5_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_5_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_5_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_5_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_5_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_5_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_5_xlslice is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2543.480 ; gain = 610.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2543.480 ; gain = 610.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2543.480 ; gain = 610.992
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_Spindle_0_0/top_Spindle_0_0.dcp' for cell 'top_i/Spindle_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_gpio_0_1/top_axi_gpio_0_1.dcp' for cell 'top_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/top_axi_smc_1.dcp' for cell 'top_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_processing_system7_0_0_1/top_processing_system7_0_0.dcp' for cell 'top_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_rst_ps7_0_100M_1/top_rst_ps7_0_100M_1.dcp' for cell 'top_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_stepperDriver_0_0_1/top_stepperDriver_0_0.dcp' for cell 'top_i/stepperDriver_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 2559.582 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_processing_system7_0_0_1/top_processing_system7_0_0.xdc] for cell 'top_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_processing_system7_0_0_1/top_processing_system7_0_0.xdc] for cell 'top_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_processing_system7_0_0_1/top_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_gpio_0_1/top_axi_gpio_0_1_board.xdc] for cell 'top_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_gpio_0_1/top_axi_gpio_0_1_board.xdc] for cell 'top_i/axi_gpio_0/U0'
Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_rst_ps7_0_100M_1/top_rst_ps7_0_100M_1_board.xdc] for cell 'top_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_rst_ps7_0_100M_1/top_rst_ps7_0_100M_1_board.xdc] for cell 'top_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/bd_0/ip/ip_1/bd_74fb_psr_aclk_0_board.xdc] for cell 'top_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/bd_0/ip/ip_1/bd_74fb_psr_aclk_0_board.xdc] for cell 'top_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/smartconnect.xdc] for cell 'top_i/axi_smc/inst'
Finished Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/smartconnect.xdc] for cell 'top_i/axi_smc/inst'
Parsing XDC File [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_baudoutn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_ctsn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_dcdn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_ddis'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_dsrn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_dtrn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_out1n'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_out2n'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_ri'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_rtsn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_rxd'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_rxrdyn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_txd'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_txrdyn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_0_txd'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_0_rxd'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'enable_spindle[0]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'enable_spindle[0]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:48]
Finished Parsing XDC File [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 39 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2652.148 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 2938.918 ; gain = 1006.430
66 Infos, 54 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:44 . Memory (MB): peak = 2938.918 ; gain = 1199.457
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3072.645 ; gain = 116.109
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_wrapper' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/hdl/top_wrapper.vhd:50]
INFO: [Synth 8-3491] module 'top' declared at 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:15' bound to instance 'top_i' of component 'top' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/hdl/top_wrapper.vhd:86]
INFO: [Synth 8-638] synthesizing module 'top' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:54]
INFO: [Synth 8-3491] module 'top_Spindle_0_0' declared at 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_Spindle_0_0_stub.vhdl:6' bound to instance 'Spindle_0' of component 'top_Spindle_0_0' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:548]
INFO: [Synth 8-638] synthesizing module 'top_Spindle_0_0' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_Spindle_0_0_stub.vhdl:29]
INFO: [Synth 8-3491] module 'top_axi_gpio_0_1' declared at 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_axi_gpio_0_1_stub.vhdl:6' bound to instance 'axi_gpio_0' of component 'top_axi_gpio_0_1' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:560]
INFO: [Synth 8-638] synthesizing module 'top_axi_gpio_0_1' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_axi_gpio_0_1_stub.vhdl:38]
INFO: [Synth 8-3491] module 'top_axi_smc_1' declared at 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_axi_smc_1_stub.vhdl:6' bound to instance 'axi_smc' of component 'top_axi_smc_1' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:583]
INFO: [Synth 8-638] synthesizing module 'top_axi_smc_1' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_axi_smc_1_stub.vhdl:167]
INFO: [Synth 8-3491] module 'top_processing_system7_0_0' declared at 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_processing_system7_0_0_stub.vhdl:6' bound to instance 'processing_system7_0' of component 'top_processing_system7_0_0' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:735]
INFO: [Synth 8-638] synthesizing module 'top_processing_system7_0_0' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_processing_system7_0_0_stub.vhdl:87]
INFO: [Synth 8-3491] module 'top_rst_ps7_0_100M_1' declared at 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_rst_ps7_0_100M_1_stub.vhdl:6' bound to instance 'rst_ps7_0_100M' of component 'top_rst_ps7_0_100M_1' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:807]
INFO: [Synth 8-638] synthesizing module 'top_rst_ps7_0_100M_1' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_rst_ps7_0_100M_1_stub.vhdl:28]
INFO: [Synth 8-3491] module 'top_stepperDriver_0_0' declared at 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_stepperDriver_0_0_stub.vhdl:6' bound to instance 'stepperDriver_0' of component 'top_stepperDriver_0_0' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:820]
INFO: [Synth 8-638] synthesizing module 'top_stepperDriver_0_0' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_stepperDriver_0_0_stub.vhdl:28]
INFO: [Synth 8-3491] module 'top_xlslice_0_1' declared at 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_1/synth/top_xlslice_0_1.v:53' bound to instance 'xlslice_0' of component 'top_xlslice_0_1' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:831]
INFO: [Synth 8-6157] synthesizing module 'top_xlslice_0_1' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_1/synth/top_xlslice_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_5_xlslice' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_5_xlslice' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'top_xlslice_0_1' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_1/synth/top_xlslice_0_1.v:53]
INFO: [Synth 8-3491] module 'top_xlslice_0_2' declared at 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_2/synth/top_xlslice_0_2.v:53' bound to instance 'xlslice_1' of component 'top_xlslice_0_2' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:836]
INFO: [Synth 8-6157] synthesizing module 'top_xlslice_0_2' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_2/synth/top_xlslice_0_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_5_xlslice__parameterized0' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_5_xlslice__parameterized0' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'top_xlslice_0_2' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_2/synth/top_xlslice_0_2.v:53]
INFO: [Synth 8-3491] module 'top_xlslice_0_3' declared at 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_3/synth/top_xlslice_0_3.v:53' bound to instance 'xlslice_2' of component 'top_xlslice_0_3' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:841]
INFO: [Synth 8-6157] synthesizing module 'top_xlslice_0_3' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_3/synth/top_xlslice_0_3.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_5_xlslice__parameterized1' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_5_xlslice__parameterized1' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'top_xlslice_0_3' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_3/synth/top_xlslice_0_3.v:53]
INFO: [Synth 8-3491] module 'top_xlslice_0_4' declared at 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_4/synth/top_xlslice_0_4.v:53' bound to instance 'xlslice_3' of component 'top_xlslice_0_4' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:846]
INFO: [Synth 8-6157] synthesizing module 'top_xlslice_0_4' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_4/synth/top_xlslice_0_4.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_5_xlslice__parameterized2' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_5_xlslice__parameterized2' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'top_xlslice_0_4' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_4/synth/top_xlslice_0_4.v:53]
INFO: [Synth 8-3491] module 'top_xlslice_0_5' declared at 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_5/synth/top_xlslice_0_5.v:53' bound to instance 'xlslice_4' of component 'top_xlslice_0_5' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:851]
INFO: [Synth 8-6157] synthesizing module 'top_xlslice_0_5' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_5/synth/top_xlslice_0_5.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_5_xlslice__parameterized3' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_5_xlslice__parameterized3' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'top_xlslice_0_5' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_5/synth/top_xlslice_0_5.v:53]
INFO: [Synth 8-3491] module 'top_xlslice_0_6' declared at 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_6/synth/top_xlslice_0_6.v:53' bound to instance 'xlslice_5' of component 'top_xlslice_0_6' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:856]
INFO: [Synth 8-6157] synthesizing module 'top_xlslice_0_6' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_6/synth/top_xlslice_0_6.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_5_xlslice__parameterized4' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_5_xlslice__parameterized4' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'top_xlslice_0_6' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_6/synth/top_xlslice_0_6.v:53]
INFO: [Synth 8-256] done synthesizing module 'top' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'top_wrapper' (0#1) [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/hdl/top_wrapper.vhd:50]
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_5_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_5_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_5_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_5_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_5_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_5_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_5_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_5_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_5_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_5_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_5_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_5_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_5_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_5_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_5_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_5_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_5_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_5_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_5_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_5_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_5_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_5_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_5_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_5_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_5_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_5_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_5_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_5_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_5_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_5_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_5_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_5_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_5_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_5_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_5_xlslice is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3186.473 ; gain = 229.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3186.473 ; gain = 229.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3186.473 ; gain = 229.938
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_Spindle_0_0/top_Spindle_0_0.dcp' for cell 'top_i/Spindle_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_gpio_0_1/top_axi_gpio_0_1.dcp' for cell 'top_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/top_axi_smc_1.dcp' for cell 'top_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_processing_system7_0_0_1/top_processing_system7_0_0.dcp' for cell 'top_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_rst_ps7_0_100M_1/top_rst_ps7_0_100M_1.dcp' for cell 'top_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_stepperDriver_0_0_1/top_stepperDriver_0_0.dcp' for cell 'top_i/stepperDriver_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.150 . Memory (MB): peak = 3186.473 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_processing_system7_0_0_1/top_processing_system7_0_0.xdc] for cell 'top_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_processing_system7_0_0_1/top_processing_system7_0_0.xdc] for cell 'top_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_processing_system7_0_0_1/top_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_gpio_0_1/top_axi_gpio_0_1_board.xdc] for cell 'top_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_gpio_0_1/top_axi_gpio_0_1_board.xdc] for cell 'top_i/axi_gpio_0/U0'
Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_rst_ps7_0_100M_1/top_rst_ps7_0_100M_1_board.xdc] for cell 'top_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_rst_ps7_0_100M_1/top_rst_ps7_0_100M_1_board.xdc] for cell 'top_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/bd_0/ip/ip_1/bd_74fb_psr_aclk_0_board.xdc] for cell 'top_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/bd_0/ip/ip_1/bd_74fb_psr_aclk_0_board.xdc] for cell 'top_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/smartconnect.xdc] for cell 'top_i/axi_smc/inst'
Finished Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/smartconnect.xdc] for cell 'top_i/axi_smc/inst'
Parsing XDC File [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_baudoutn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_ctsn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_dcdn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_ddis'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_dsrn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_dtrn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_out1n'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_out2n'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_ri'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_rtsn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_rxd'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_rxrdyn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_txd'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_txrdyn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_0_txd'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_0_rxd'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'enable_spindle[0]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'enable_spindle[0]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:48]
Finished Parsing XDC File [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 39 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 3859.789 ; gain = 903.254
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: top_wrapper
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3875.172 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_wrapper' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/hdl/top_wrapper.vhd:50]
INFO: [Synth 8-3491] module 'top' declared at 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:15' bound to instance 'top_i' of component 'top' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/hdl/top_wrapper.vhd:86]
INFO: [Synth 8-638] synthesizing module 'top' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:54]
INFO: [Synth 8-3491] module 'top_Spindle_0_0' declared at 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_Spindle_0_0_stub.vhdl:6' bound to instance 'Spindle_0' of component 'top_Spindle_0_0' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:548]
INFO: [Synth 8-638] synthesizing module 'top_Spindle_0_0' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_Spindle_0_0_stub.vhdl:29]
INFO: [Synth 8-3491] module 'top_axi_gpio_0_1' declared at 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_axi_gpio_0_1_stub.vhdl:6' bound to instance 'axi_gpio_0' of component 'top_axi_gpio_0_1' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:560]
INFO: [Synth 8-638] synthesizing module 'top_axi_gpio_0_1' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_axi_gpio_0_1_stub.vhdl:38]
INFO: [Synth 8-3491] module 'top_axi_smc_1' declared at 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_axi_smc_1_stub.vhdl:6' bound to instance 'axi_smc' of component 'top_axi_smc_1' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:583]
INFO: [Synth 8-638] synthesizing module 'top_axi_smc_1' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_axi_smc_1_stub.vhdl:167]
INFO: [Synth 8-3491] module 'top_processing_system7_0_0' declared at 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_processing_system7_0_0_stub.vhdl:6' bound to instance 'processing_system7_0' of component 'top_processing_system7_0_0' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:735]
INFO: [Synth 8-638] synthesizing module 'top_processing_system7_0_0' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_processing_system7_0_0_stub.vhdl:87]
INFO: [Synth 8-3491] module 'top_rst_ps7_0_100M_1' declared at 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_rst_ps7_0_100M_1_stub.vhdl:6' bound to instance 'rst_ps7_0_100M' of component 'top_rst_ps7_0_100M_1' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:807]
INFO: [Synth 8-638] synthesizing module 'top_rst_ps7_0_100M_1' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_rst_ps7_0_100M_1_stub.vhdl:28]
INFO: [Synth 8-3491] module 'top_stepperDriver_0_0' declared at 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_stepperDriver_0_0_stub.vhdl:6' bound to instance 'stepperDriver_0' of component 'top_stepperDriver_0_0' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:820]
INFO: [Synth 8-638] synthesizing module 'top_stepperDriver_0_0' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_stepperDriver_0_0_stub.vhdl:28]
INFO: [Synth 8-3491] module 'top_xlslice_0_1' declared at 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_1/synth/top_xlslice_0_1.v:53' bound to instance 'xlslice_0' of component 'top_xlslice_0_1' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:831]
INFO: [Synth 8-6157] synthesizing module 'top_xlslice_0_1' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_1/synth/top_xlslice_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_5_xlslice' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_5_xlslice' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'top_xlslice_0_1' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_1/synth/top_xlslice_0_1.v:53]
INFO: [Synth 8-3491] module 'top_xlslice_0_2' declared at 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_2/synth/top_xlslice_0_2.v:53' bound to instance 'xlslice_1' of component 'top_xlslice_0_2' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:836]
INFO: [Synth 8-6157] synthesizing module 'top_xlslice_0_2' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_2/synth/top_xlslice_0_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_5_xlslice__parameterized0' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_5_xlslice__parameterized0' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'top_xlslice_0_2' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_2/synth/top_xlslice_0_2.v:53]
INFO: [Synth 8-3491] module 'top_xlslice_0_3' declared at 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_3/synth/top_xlslice_0_3.v:53' bound to instance 'xlslice_2' of component 'top_xlslice_0_3' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:841]
INFO: [Synth 8-6157] synthesizing module 'top_xlslice_0_3' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_3/synth/top_xlslice_0_3.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_5_xlslice__parameterized1' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_5_xlslice__parameterized1' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'top_xlslice_0_3' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_3/synth/top_xlslice_0_3.v:53]
INFO: [Synth 8-3491] module 'top_xlslice_0_4' declared at 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_4/synth/top_xlslice_0_4.v:53' bound to instance 'xlslice_3' of component 'top_xlslice_0_4' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:846]
INFO: [Synth 8-6157] synthesizing module 'top_xlslice_0_4' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_4/synth/top_xlslice_0_4.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_5_xlslice__parameterized2' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_5_xlslice__parameterized2' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'top_xlslice_0_4' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_4/synth/top_xlslice_0_4.v:53]
INFO: [Synth 8-3491] module 'top_xlslice_0_5' declared at 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_5/synth/top_xlslice_0_5.v:53' bound to instance 'xlslice_4' of component 'top_xlslice_0_5' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:851]
INFO: [Synth 8-6157] synthesizing module 'top_xlslice_0_5' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_5/synth/top_xlslice_0_5.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_5_xlslice__parameterized3' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_5_xlslice__parameterized3' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'top_xlslice_0_5' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_5/synth/top_xlslice_0_5.v:53]
INFO: [Synth 8-3491] module 'top_xlslice_0_6' declared at 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_6/synth/top_xlslice_0_6.v:53' bound to instance 'xlslice_5' of component 'top_xlslice_0_6' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:856]
INFO: [Synth 8-6157] synthesizing module 'top_xlslice_0_6' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_6/synth/top_xlslice_0_6.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_5_xlslice__parameterized4' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_5_xlslice__parameterized4' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'top_xlslice_0_6' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_6/synth/top_xlslice_0_6.v:53]
INFO: [Synth 8-256] done synthesizing module 'top' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'top_wrapper' (0#1) [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/hdl/top_wrapper.vhd:50]
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_5_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_5_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_5_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_5_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_5_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_5_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_5_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_5_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_5_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_5_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_5_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_5_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_5_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_5_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_5_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_5_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_5_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_5_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_5_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_5_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_5_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_5_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_5_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_5_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_5_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_5_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_5_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_5_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_5_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_5_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_5_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_5_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_5_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_5_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_5_xlslice is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3875.172 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3875.172 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3875.172 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_Spindle_0_0/top_Spindle_0_0.dcp' for cell 'top_i/Spindle_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_gpio_0_1/top_axi_gpio_0_1.dcp' for cell 'top_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/top_axi_smc_1.dcp' for cell 'top_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_processing_system7_0_0_1/top_processing_system7_0_0.dcp' for cell 'top_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_rst_ps7_0_100M_1/top_rst_ps7_0_100M_1.dcp' for cell 'top_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_stepperDriver_0_0_1/top_stepperDriver_0_0.dcp' for cell 'top_i/stepperDriver_0'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.158 . Memory (MB): peak = 3875.172 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_processing_system7_0_0_1/top_processing_system7_0_0.xdc] for cell 'top_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_processing_system7_0_0_1/top_processing_system7_0_0.xdc] for cell 'top_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_processing_system7_0_0_1/top_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_gpio_0_1/top_axi_gpio_0_1_board.xdc] for cell 'top_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_gpio_0_1/top_axi_gpio_0_1_board.xdc] for cell 'top_i/axi_gpio_0/U0'
Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_rst_ps7_0_100M_1/top_rst_ps7_0_100M_1_board.xdc] for cell 'top_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_rst_ps7_0_100M_1/top_rst_ps7_0_100M_1_board.xdc] for cell 'top_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/bd_0/ip/ip_1/bd_74fb_psr_aclk_0_board.xdc] for cell 'top_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/bd_0/ip/ip_1/bd_74fb_psr_aclk_0_board.xdc] for cell 'top_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/smartconnect.xdc] for cell 'top_i/axi_smc/inst'
Finished Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/smartconnect.xdc] for cell 'top_i/axi_smc/inst'
Parsing XDC File [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_baudoutn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_ctsn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_dcdn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_ddis'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_dsrn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_dtrn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_out1n'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_out2n'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_ri'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_rtsn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_rxd'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_rxrdyn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_txd'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_txrdyn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_0_txd'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_0_rxd'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'enable_spindle[0]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'enable_spindle[0]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:48]
Finished Parsing XDC File [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 39 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3875.172 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 3875.172 ; gain = 0.000
63 Infos, 54 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 3875.172 ; gain = 0.000
report_ip_status -name ip_status 
close_design
open_bd_design {D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd}
Reading block design file <D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:module_ref:Spindle:1.0 - Spindle_0
Adding component instance block -- xilinx.com:module_ref:stepperDriver:1.0 - stepperDriver_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_3
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_4
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_5
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Successfully read diagram <top> from block design file <D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd>
update_module_reference [get_ips  top_Spindle_0_0]
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd'
INFO: [IP_Flow 19-3420] Updated top_Spindle_0_0 to use current project options
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'PhA'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'PhB'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'PhC'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'INHA'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'INHB'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'INHC'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'INLA'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'INLB'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'INLC'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'top_Spindle_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'PhA' is not found on the upgraded version of the cell '/Spindle_0'. Its connection to the net 'Spindle_0_PhA' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'PhB' is not found on the upgraded version of the cell '/Spindle_0'. Its connection to the net 'Spindle_0_PhB' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'PhC' is not found on the upgraded version of the cell '/Spindle_0'. Its connection to the net 'Spindle_0_PhC' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'top_Spindle_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
WARNING: [BD 41-597] NET <Spindle_0_PhA> has no source
WARNING: [BD 41-597] NET <Spindle_0_PhB> has no source
WARNING: [BD 41-597] NET <Spindle_0_PhC> has no source
Wrote  : <D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\bd\top\top.bd> 
Wrote  : <D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ui/bd_2ae56375.ui> 
generate_target all [get_files  D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/axi_smc/M02_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/axi_smc/M01_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(125). Command ignored
INFO: [BD 5-943] Reserving offset range <0x4120_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] top_axi_smc_1: SmartConnect top_axi_smc_1 is in Low-Area Mode.
WARNING: [BD 41-597] NET <Spindle_0_PhA> has no source
WARNING: [BD 41-597] NET <Spindle_0_PhB> has no source
WARNING: [BD 41-597] NET <Spindle_0_PhC> has no source
Wrote  : <D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\bd\top\top.bd> 
WARNING: [BD 41-166] Source port for the net:Spindle_0_PhA is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:Spindle_0_PhB is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:Spindle_0_PhC is NULL! Connection will be grounded!
VHDL Output written to : d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd
WARNING: [BD 41-166] Source port for the net:Spindle_0_PhA is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:Spindle_0_PhB is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:Spindle_0_PhC is NULL! Connection will be grounded!
VHDL Output written to : d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/sim/top.vhd
VHDL Output written to : d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/hdl/top_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block Spindle_0 .
INFO: [BD 41-1982] Skipping generation for the cell xlslice_0, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_1, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_2, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_3, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_4, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_5, which is locked by user.
WARNING: [IP_Flow 19-5160] IP 'bd_74fb_one_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
Exporting to file d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/bd_0/hw_handoff/top_axi_smc_1.hwh
Generated Hardware Definition File d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/bd_0/synth/top_axi_smc_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
Exporting to file d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/hw_handoff/top.hwh
Generated Hardware Definition File d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 3875.172 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all top_axi_smc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_axi_smc_1, cache-ID = 0ce0a16f2f9c6f42; cache size = 37.866 MB.
catch { [ delete_ip_run [get_ips -all top_axi_smc_1] ] }
export_ip_user_files -of_objects [get_files D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
launch_runs top_Spindle_0_0_synth_1 -jobs 16
[Thu Jan 29 14:20:34 2026] Launched top_Spindle_0_0_synth_1...
Run output will be captured here: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/top_Spindle_0_0_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/modelsim} {questa=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/questa} {riviera=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/riviera} {activehdl=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/activehdl}] -of_objects [get_files D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd] -directory D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.ip_user_files/sim_scripts -ip_user_files_dir D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.ip_user_files -ipstatic_source_dir D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
delete_bd_objs [get_bd_nets Spindle_0_PhA] [get_bd_ports PhA_0]
delete_bd_objs [get_bd_nets Spindle_0_PhB] [get_bd_ports PhB_0]
delete_bd_objs [get_bd_nets Spindle_0_PhC] [get_bd_ports PhC_0]
startgroup
make_bd_pins_external  [get_bd_pins Spindle_0/INHA]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins Spindle_0/INLA]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins Spindle_0/INHB]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins Spindle_0/INLB]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins Spindle_0/INHC]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins Spindle_0/INLC]
endgroup
save_bd_design
Wrote  : <D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\bd\top\top.bd> 
Wrote  : <D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ui/bd_2ae56375.ui> 
close_bd_design [get_bd_designs top]
generate_target all [get_files D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/axi_smc/M01_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/axi_smc/M02_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(125). Command ignored
INFO: [BD 5-943] Reserving offset range <0x4120_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] top_axi_smc_1: SmartConnect top_axi_smc_1 is in Low-Area Mode.
Wrote  : <D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\bd\top\top.bd> 
VHDL Output written to : d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd
VHDL Output written to : d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/sim/top.vhd
VHDL Output written to : d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/hdl/top_wrapper.vhd
INFO: [BD 41-1982] Skipping generation for the cell xlslice_0, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_1, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_2, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_3, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_4, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_5, which is locked by user.
WARNING: [IP_Flow 19-5160] IP 'bd_74fb_one_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
Exporting to file d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/bd_0/hw_handoff/top_axi_smc_1.hwh
Generated Hardware Definition File d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/bd_0/synth/top_axi_smc_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
Exporting to file d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/hw_handoff/top.hwh
Generated Hardware Definition File d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.hwdef
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 3875.172 ; gain = 0.000
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
launch_runs top_axi_smc_1_synth_1 -jobs 16
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_axi_smc_1, cache-ID = 0ce0a16f2f9c6f42; cache size = 37.866 MB.
[Thu Jan 29 14:22:04 2026] Launched top_axi_smc_1_synth_1...
Run output will be captured here: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/top_axi_smc_1_synth_1/runme.log
wait_on_run top_axi_smc_1_synth_1
[Thu Jan 29 14:22:04 2026] Waiting for top_axi_smc_1_synth_1 to finish...
[Thu Jan 29 14:22:10 2026] Waiting for top_axi_smc_1_synth_1 to finish...
[Thu Jan 29 14:22:15 2026] Waiting for top_axi_smc_1_synth_1 to finish...
[Thu Jan 29 14:22:20 2026] Waiting for top_axi_smc_1_synth_1 to finish...

*** Running vivado
    with args -log top_axi_smc_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_axi_smc_1.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Thu Jan 29 14:22:07 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source top_axi_smc_1.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 518.395 ; gain = 213.395
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mbracker/AppData/Roaming/Xilinx/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP top_axi_smc_1, cache-ID = 0ce0a16f2f9c6f42.
INFO: [Common 17-206] Exiting Vivado at Thu Jan 29 14:22:23 2026...
[Thu Jan 29 14:22:25 2026] top_axi_smc_1_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 3875.172 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: top_wrapper
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3875.172 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_wrapper' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/hdl/top_wrapper.vhd:53]
INFO: [Synth 8-3491] module 'top' declared at 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:15' bound to instance 'top_i' of component 'top' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/hdl/top_wrapper.vhd:92]
INFO: [Synth 8-638] synthesizing module 'top' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:57]
INFO: [Synth 8-3491] module 'top_Spindle_0_0' declared at 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_Spindle_0_0_stub.vhdl:6' bound to instance 'Spindle_0' of component 'top_Spindle_0_0' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:554]
INFO: [Synth 8-638] synthesizing module 'top_Spindle_0_0' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_Spindle_0_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'top_axi_gpio_0_1' declared at 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_axi_gpio_0_1_stub.vhdl:6' bound to instance 'axi_gpio_0' of component 'top_axi_gpio_0_1' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:569]
INFO: [Synth 8-638] synthesizing module 'top_axi_gpio_0_1' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_axi_gpio_0_1_stub.vhdl:38]
INFO: [Synth 8-3491] module 'top_axi_smc_1' declared at 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_axi_smc_1_stub.vhdl:6' bound to instance 'axi_smc' of component 'top_axi_smc_1' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:592]
INFO: [Synth 8-638] synthesizing module 'top_axi_smc_1' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_axi_smc_1_stub.vhdl:167]
INFO: [Synth 8-3491] module 'top_processing_system7_0_0' declared at 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_processing_system7_0_0_stub.vhdl:6' bound to instance 'processing_system7_0' of component 'top_processing_system7_0_0' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:744]
INFO: [Synth 8-638] synthesizing module 'top_processing_system7_0_0' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_processing_system7_0_0_stub.vhdl:87]
INFO: [Synth 8-3491] module 'top_rst_ps7_0_100M_1' declared at 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_rst_ps7_0_100M_1_stub.vhdl:6' bound to instance 'rst_ps7_0_100M' of component 'top_rst_ps7_0_100M_1' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:816]
INFO: [Synth 8-638] synthesizing module 'top_rst_ps7_0_100M_1' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_rst_ps7_0_100M_1_stub.vhdl:28]
INFO: [Synth 8-3491] module 'top_stepperDriver_0_0' declared at 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_stepperDriver_0_0_stub.vhdl:6' bound to instance 'stepperDriver_0' of component 'top_stepperDriver_0_0' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:829]
INFO: [Synth 8-638] synthesizing module 'top_stepperDriver_0_0' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_stepperDriver_0_0_stub.vhdl:28]
INFO: [Synth 8-3491] module 'top_xlslice_0_1' declared at 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_1/synth/top_xlslice_0_1.v:53' bound to instance 'xlslice_0' of component 'top_xlslice_0_1' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:840]
INFO: [Synth 8-6157] synthesizing module 'top_xlslice_0_1' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_1/synth/top_xlslice_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_5_xlslice' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_5_xlslice' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'top_xlslice_0_1' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_1/synth/top_xlslice_0_1.v:53]
INFO: [Synth 8-3491] module 'top_xlslice_0_2' declared at 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_2/synth/top_xlslice_0_2.v:53' bound to instance 'xlslice_1' of component 'top_xlslice_0_2' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:845]
INFO: [Synth 8-6157] synthesizing module 'top_xlslice_0_2' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_2/synth/top_xlslice_0_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_5_xlslice__parameterized0' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_5_xlslice__parameterized0' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'top_xlslice_0_2' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_2/synth/top_xlslice_0_2.v:53]
INFO: [Synth 8-3491] module 'top_xlslice_0_3' declared at 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_3/synth/top_xlslice_0_3.v:53' bound to instance 'xlslice_2' of component 'top_xlslice_0_3' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:850]
INFO: [Synth 8-6157] synthesizing module 'top_xlslice_0_3' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_3/synth/top_xlslice_0_3.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_5_xlslice__parameterized1' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_5_xlslice__parameterized1' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'top_xlslice_0_3' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_3/synth/top_xlslice_0_3.v:53]
INFO: [Synth 8-3491] module 'top_xlslice_0_4' declared at 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_4/synth/top_xlslice_0_4.v:53' bound to instance 'xlslice_3' of component 'top_xlslice_0_4' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:855]
INFO: [Synth 8-6157] synthesizing module 'top_xlslice_0_4' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_4/synth/top_xlslice_0_4.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_5_xlslice__parameterized2' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_5_xlslice__parameterized2' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'top_xlslice_0_4' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_4/synth/top_xlslice_0_4.v:53]
INFO: [Synth 8-3491] module 'top_xlslice_0_5' declared at 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_5/synth/top_xlslice_0_5.v:53' bound to instance 'xlslice_4' of component 'top_xlslice_0_5' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:860]
INFO: [Synth 8-6157] synthesizing module 'top_xlslice_0_5' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_5/synth/top_xlslice_0_5.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_5_xlslice__parameterized3' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_5_xlslice__parameterized3' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'top_xlslice_0_5' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_5/synth/top_xlslice_0_5.v:53]
INFO: [Synth 8-3491] module 'top_xlslice_0_6' declared at 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_6/synth/top_xlslice_0_6.v:53' bound to instance 'xlslice_5' of component 'top_xlslice_0_6' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:865]
INFO: [Synth 8-6157] synthesizing module 'top_xlslice_0_6' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_6/synth/top_xlslice_0_6.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_5_xlslice__parameterized4' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_5_xlslice__parameterized4' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'top_xlslice_0_6' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_6/synth/top_xlslice_0_6.v:53]
INFO: [Synth 8-256] done synthesizing module 'top' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'top_wrapper' (0#1) [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/hdl/top_wrapper.vhd:53]
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_5_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_5_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_5_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_5_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_5_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_5_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_5_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_5_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_5_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_5_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_5_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_5_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_5_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_5_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_5_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_5_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_5_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_5_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_5_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_5_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_5_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_5_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_5_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_5_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_5_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_5_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_5_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_5_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_5_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_5_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_5_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_5_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_5_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_5_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_5_xlslice is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3875.172 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3875.172 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3875.172 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_Spindle_0_0/top_Spindle_0_0.dcp' for cell 'top_i/Spindle_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_gpio_0_1/top_axi_gpio_0_1.dcp' for cell 'top_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/top_axi_smc_1.dcp' for cell 'top_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_processing_system7_0_0_1/top_processing_system7_0_0.dcp' for cell 'top_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_rst_ps7_0_100M_1/top_rst_ps7_0_100M_1.dcp' for cell 'top_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_stepperDriver_0_0_1/top_stepperDriver_0_0.dcp' for cell 'top_i/stepperDriver_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.145 . Memory (MB): peak = 3875.172 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_processing_system7_0_0_1/top_processing_system7_0_0.xdc] for cell 'top_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_processing_system7_0_0_1/top_processing_system7_0_0.xdc] for cell 'top_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_processing_system7_0_0_1/top_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_gpio_0_1/top_axi_gpio_0_1_board.xdc] for cell 'top_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_gpio_0_1/top_axi_gpio_0_1_board.xdc] for cell 'top_i/axi_gpio_0/U0'
Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_rst_ps7_0_100M_1/top_rst_ps7_0_100M_1_board.xdc] for cell 'top_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_rst_ps7_0_100M_1/top_rst_ps7_0_100M_1_board.xdc] for cell 'top_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/bd_0/ip/ip_1/bd_74fb_psr_aclk_0_board.xdc] for cell 'top_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/bd_0/ip/ip_1/bd_74fb_psr_aclk_0_board.xdc] for cell 'top_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/smartconnect.xdc] for cell 'top_i/axi_smc/inst'
Finished Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/smartconnect.xdc] for cell 'top_i/axi_smc/inst'
Parsing XDC File [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_baudoutn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_ctsn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_dcdn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_ddis'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_dsrn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_dtrn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_out1n'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_out2n'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_ri'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_rtsn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_rxd'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_rxrdyn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_txd'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_txrdyn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'PhA_0[1]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'PhA_0[0]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'PhB_0[1]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'PhB_0[0]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'PhC_0[1]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'PhC_0[0]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_0_txd'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_0_rxd'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'PhA_0[1]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'PhA_0[0]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'PhB_0[1]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'PhA_0[1]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'PhA_0[0]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'PhB_0[0]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'PhC_0[1]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'PhC_0[0]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'enable_spindle[0]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'enable_spindle[0]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:48]
Finished Parsing XDC File [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 39 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3875.172 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 3875.172 ; gain = 0.000
63 Infos, 68 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 3875.172 ; gain = 0.000
place_ports INHA_0 T14
place_ports INHB_0 U12
place_ports INLA_0 U13
place_ports INLB_0 V13
place_ports INLC_0 V15
open_bd_design {D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd}
Reading block design file <D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:module_ref:Spindle:1.0 - Spindle_0
Adding component instance block -- xilinx.com:module_ref:stepperDriver:1.0 - stepperDriver_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_3
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_4
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_5
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Successfully read diagram <top> from block design file <D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd>
close_bd_design [get_bd_designs top]
Wrote  : <D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ui/bd_2ae56375.ui> 
set_property IOSTANDARD LVCMOS33 [get_ports [list INHA_0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list INHB_0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list INLA_0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list INLB_0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list INLC_0]]
set_property DRIVE 12 [get_ports [list INLC_0]]
set_property SLEW {} [get_ports [list INLC_0]]
set_property PULLTYPE NONE [get_ports [list INLC_0]]
startgroup
set_property package_pin "" [get_ports [list  INHB_0]]
place_ports INLA_0 U12
endgroup
place_ports INHB_0 U13
place_ports INLC_0 T15
place_ports INHC_0 V15
set_property IOSTANDARD LVCMOS33 [get_ports [list INHC_0]]
place_ports En_Spindle R16
save_constraints
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: top_wrapper
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3875.172 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_wrapper' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/hdl/top_wrapper.vhd:53]
INFO: [Synth 8-3491] module 'top' declared at 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:15' bound to instance 'top_i' of component 'top' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/hdl/top_wrapper.vhd:92]
INFO: [Synth 8-638] synthesizing module 'top' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:57]
INFO: [Synth 8-3491] module 'top_Spindle_0_0' declared at 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_Spindle_0_0_stub.vhdl:6' bound to instance 'Spindle_0' of component 'top_Spindle_0_0' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:554]
INFO: [Synth 8-638] synthesizing module 'top_Spindle_0_0' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_Spindle_0_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'top_axi_gpio_0_1' declared at 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_axi_gpio_0_1_stub.vhdl:6' bound to instance 'axi_gpio_0' of component 'top_axi_gpio_0_1' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:569]
INFO: [Synth 8-638] synthesizing module 'top_axi_gpio_0_1' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_axi_gpio_0_1_stub.vhdl:38]
INFO: [Synth 8-3491] module 'top_axi_smc_1' declared at 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_axi_smc_1_stub.vhdl:6' bound to instance 'axi_smc' of component 'top_axi_smc_1' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:592]
INFO: [Synth 8-638] synthesizing module 'top_axi_smc_1' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_axi_smc_1_stub.vhdl:167]
INFO: [Synth 8-3491] module 'top_processing_system7_0_0' declared at 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_processing_system7_0_0_stub.vhdl:6' bound to instance 'processing_system7_0' of component 'top_processing_system7_0_0' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:744]
INFO: [Synth 8-638] synthesizing module 'top_processing_system7_0_0' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_processing_system7_0_0_stub.vhdl:87]
INFO: [Synth 8-3491] module 'top_rst_ps7_0_100M_1' declared at 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_rst_ps7_0_100M_1_stub.vhdl:6' bound to instance 'rst_ps7_0_100M' of component 'top_rst_ps7_0_100M_1' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:816]
INFO: [Synth 8-638] synthesizing module 'top_rst_ps7_0_100M_1' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_rst_ps7_0_100M_1_stub.vhdl:28]
INFO: [Synth 8-3491] module 'top_stepperDriver_0_0' declared at 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_stepperDriver_0_0_stub.vhdl:6' bound to instance 'stepperDriver_0' of component 'top_stepperDriver_0_0' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:829]
INFO: [Synth 8-638] synthesizing module 'top_stepperDriver_0_0' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_stepperDriver_0_0_stub.vhdl:28]
INFO: [Synth 8-3491] module 'top_xlslice_0_1' declared at 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_1/synth/top_xlslice_0_1.v:53' bound to instance 'xlslice_0' of component 'top_xlslice_0_1' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:840]
INFO: [Synth 8-6157] synthesizing module 'top_xlslice_0_1' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_1/synth/top_xlslice_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_5_xlslice' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_5_xlslice' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'top_xlslice_0_1' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_1/synth/top_xlslice_0_1.v:53]
INFO: [Synth 8-3491] module 'top_xlslice_0_2' declared at 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_2/synth/top_xlslice_0_2.v:53' bound to instance 'xlslice_1' of component 'top_xlslice_0_2' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:845]
INFO: [Synth 8-6157] synthesizing module 'top_xlslice_0_2' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_2/synth/top_xlslice_0_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_5_xlslice__parameterized0' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_5_xlslice__parameterized0' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'top_xlslice_0_2' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_2/synth/top_xlslice_0_2.v:53]
INFO: [Synth 8-3491] module 'top_xlslice_0_3' declared at 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_3/synth/top_xlslice_0_3.v:53' bound to instance 'xlslice_2' of component 'top_xlslice_0_3' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:850]
INFO: [Synth 8-6157] synthesizing module 'top_xlslice_0_3' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_3/synth/top_xlslice_0_3.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_5_xlslice__parameterized1' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_5_xlslice__parameterized1' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'top_xlslice_0_3' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_3/synth/top_xlslice_0_3.v:53]
INFO: [Synth 8-3491] module 'top_xlslice_0_4' declared at 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_4/synth/top_xlslice_0_4.v:53' bound to instance 'xlslice_3' of component 'top_xlslice_0_4' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:855]
INFO: [Synth 8-6157] synthesizing module 'top_xlslice_0_4' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_4/synth/top_xlslice_0_4.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_5_xlslice__parameterized2' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_5_xlslice__parameterized2' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'top_xlslice_0_4' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_4/synth/top_xlslice_0_4.v:53]
INFO: [Synth 8-3491] module 'top_xlslice_0_5' declared at 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_5/synth/top_xlslice_0_5.v:53' bound to instance 'xlslice_4' of component 'top_xlslice_0_5' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:860]
INFO: [Synth 8-6157] synthesizing module 'top_xlslice_0_5' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_5/synth/top_xlslice_0_5.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_5_xlslice__parameterized3' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_5_xlslice__parameterized3' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'top_xlslice_0_5' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_5/synth/top_xlslice_0_5.v:53]
INFO: [Synth 8-3491] module 'top_xlslice_0_6' declared at 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_6/synth/top_xlslice_0_6.v:53' bound to instance 'xlslice_5' of component 'top_xlslice_0_6' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:865]
INFO: [Synth 8-6157] synthesizing module 'top_xlslice_0_6' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_6/synth/top_xlslice_0_6.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_5_xlslice__parameterized4' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_5_xlslice__parameterized4' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'top_xlslice_0_6' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_6/synth/top_xlslice_0_6.v:53]
INFO: [Synth 8-256] done synthesizing module 'top' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'top_wrapper' (0#1) [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/hdl/top_wrapper.vhd:53]
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_5_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_5_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_5_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_5_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_5_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_5_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_5_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_5_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_5_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_5_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_5_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_5_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_5_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_5_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_5_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_5_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_5_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_5_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_5_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_5_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_5_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_5_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_5_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_5_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_5_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_5_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_5_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_5_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_5_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_5_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_5_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_5_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_5_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_5_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_5_xlslice is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3875.172 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3875.172 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3875.172 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_Spindle_0_0/top_Spindle_0_0.dcp' for cell 'top_i/Spindle_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_gpio_0_1/top_axi_gpio_0_1.dcp' for cell 'top_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/top_axi_smc_1.dcp' for cell 'top_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_processing_system7_0_0_1/top_processing_system7_0_0.dcp' for cell 'top_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_rst_ps7_0_100M_1/top_rst_ps7_0_100M_1.dcp' for cell 'top_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_stepperDriver_0_0_1/top_stepperDriver_0_0.dcp' for cell 'top_i/stepperDriver_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.146 . Memory (MB): peak = 3875.172 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_processing_system7_0_0_1/top_processing_system7_0_0.xdc] for cell 'top_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_processing_system7_0_0_1/top_processing_system7_0_0.xdc] for cell 'top_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_processing_system7_0_0_1/top_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_gpio_0_1/top_axi_gpio_0_1_board.xdc] for cell 'top_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_gpio_0_1/top_axi_gpio_0_1_board.xdc] for cell 'top_i/axi_gpio_0/U0'
Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_rst_ps7_0_100M_1/top_rst_ps7_0_100M_1_board.xdc] for cell 'top_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_rst_ps7_0_100M_1/top_rst_ps7_0_100M_1_board.xdc] for cell 'top_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/bd_0/ip/ip_1/bd_74fb_psr_aclk_0_board.xdc] for cell 'top_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/bd_0/ip/ip_1/bd_74fb_psr_aclk_0_board.xdc] for cell 'top_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/smartconnect.xdc] for cell 'top_i/axi_smc/inst'
Finished Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/smartconnect.xdc] for cell 'top_i/axi_smc/inst'
Parsing XDC File [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_baudoutn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_ctsn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_dcdn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_ddis'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_dsrn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_dtrn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_out1n'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_out2n'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_ri'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_rtsn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_rxd'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_rxrdyn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_txd'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_txrdyn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'PhA_0[1]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'PhA_0[0]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'PhB_0[1]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'PhB_0[0]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'PhC_0[1]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'PhC_0[0]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_0_txd'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_0_rxd'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'PhA_0[1]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'PhA_0[0]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'PhB_0[1]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'PhA_0[1]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'PhA_0[0]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'PhB_0[0]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'PhC_0[1]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'PhC_0[0]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'enable_spindle[0]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'enable_spindle[0]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:48]
Finished Parsing XDC File [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 39 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3875.172 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 4935.324 ; gain = 1060.152
63 Infos, 68 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 4935.324 ; gain = 1060.152
set_property SLEW SLOW [get_ports [list INHC_0]]
set_property SLEW SLOW [get_ports [list En_Spindle]]
set_property SLEW SLOW [get_ports [list INHA_0]]
set_property SLEW SLOW [get_ports [list INHB_0]]
set_property SLEW SLOW [get_ports [list INLA_0]]
set_property SLEW SLOW [get_ports [list INLB_0]]
save_constraints
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4991.715 ; gain = 46.203
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_wrapper' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/hdl/top_wrapper.vhd:53]
INFO: [Synth 8-3491] module 'top' declared at 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:15' bound to instance 'top_i' of component 'top' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/hdl/top_wrapper.vhd:92]
INFO: [Synth 8-638] synthesizing module 'top' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:57]
INFO: [Synth 8-3491] module 'top_Spindle_0_0' declared at 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_Spindle_0_0_stub.vhdl:6' bound to instance 'Spindle_0' of component 'top_Spindle_0_0' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:554]
INFO: [Synth 8-638] synthesizing module 'top_Spindle_0_0' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_Spindle_0_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'top_axi_gpio_0_1' declared at 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_axi_gpio_0_1_stub.vhdl:6' bound to instance 'axi_gpio_0' of component 'top_axi_gpio_0_1' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:569]
INFO: [Synth 8-638] synthesizing module 'top_axi_gpio_0_1' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_axi_gpio_0_1_stub.vhdl:38]
INFO: [Synth 8-3491] module 'top_axi_smc_1' declared at 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_axi_smc_1_stub.vhdl:6' bound to instance 'axi_smc' of component 'top_axi_smc_1' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:592]
INFO: [Synth 8-638] synthesizing module 'top_axi_smc_1' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_axi_smc_1_stub.vhdl:167]
INFO: [Synth 8-3491] module 'top_processing_system7_0_0' declared at 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_processing_system7_0_0_stub.vhdl:6' bound to instance 'processing_system7_0' of component 'top_processing_system7_0_0' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:744]
INFO: [Synth 8-638] synthesizing module 'top_processing_system7_0_0' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_processing_system7_0_0_stub.vhdl:87]
INFO: [Synth 8-3491] module 'top_rst_ps7_0_100M_1' declared at 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_rst_ps7_0_100M_1_stub.vhdl:6' bound to instance 'rst_ps7_0_100M' of component 'top_rst_ps7_0_100M_1' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:816]
INFO: [Synth 8-638] synthesizing module 'top_rst_ps7_0_100M_1' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_rst_ps7_0_100M_1_stub.vhdl:28]
INFO: [Synth 8-3491] module 'top_stepperDriver_0_0' declared at 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_stepperDriver_0_0_stub.vhdl:6' bound to instance 'stepperDriver_0' of component 'top_stepperDriver_0_0' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:829]
INFO: [Synth 8-638] synthesizing module 'top_stepperDriver_0_0' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_stepperDriver_0_0_stub.vhdl:28]
INFO: [Synth 8-3491] module 'top_xlslice_0_1' declared at 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_1/synth/top_xlslice_0_1.v:53' bound to instance 'xlslice_0' of component 'top_xlslice_0_1' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:840]
INFO: [Synth 8-6157] synthesizing module 'top_xlslice_0_1' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_1/synth/top_xlslice_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_5_xlslice' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_5_xlslice' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'top_xlslice_0_1' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_1/synth/top_xlslice_0_1.v:53]
INFO: [Synth 8-3491] module 'top_xlslice_0_2' declared at 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_2/synth/top_xlslice_0_2.v:53' bound to instance 'xlslice_1' of component 'top_xlslice_0_2' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:845]
INFO: [Synth 8-6157] synthesizing module 'top_xlslice_0_2' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_2/synth/top_xlslice_0_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_5_xlslice__parameterized0' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_5_xlslice__parameterized0' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'top_xlslice_0_2' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_2/synth/top_xlslice_0_2.v:53]
INFO: [Synth 8-3491] module 'top_xlslice_0_3' declared at 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_3/synth/top_xlslice_0_3.v:53' bound to instance 'xlslice_2' of component 'top_xlslice_0_3' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:850]
INFO: [Synth 8-6157] synthesizing module 'top_xlslice_0_3' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_3/synth/top_xlslice_0_3.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_5_xlslice__parameterized1' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_5_xlslice__parameterized1' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'top_xlslice_0_3' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_3/synth/top_xlslice_0_3.v:53]
INFO: [Synth 8-3491] module 'top_xlslice_0_4' declared at 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_4/synth/top_xlslice_0_4.v:53' bound to instance 'xlslice_3' of component 'top_xlslice_0_4' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:855]
INFO: [Synth 8-6157] synthesizing module 'top_xlslice_0_4' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_4/synth/top_xlslice_0_4.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_5_xlslice__parameterized2' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_5_xlslice__parameterized2' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'top_xlslice_0_4' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_4/synth/top_xlslice_0_4.v:53]
INFO: [Synth 8-3491] module 'top_xlslice_0_5' declared at 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_5/synth/top_xlslice_0_5.v:53' bound to instance 'xlslice_4' of component 'top_xlslice_0_5' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:860]
INFO: [Synth 8-6157] synthesizing module 'top_xlslice_0_5' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_5/synth/top_xlslice_0_5.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_5_xlslice__parameterized3' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_5_xlslice__parameterized3' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'top_xlslice_0_5' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_5/synth/top_xlslice_0_5.v:53]
INFO: [Synth 8-3491] module 'top_xlslice_0_6' declared at 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_6/synth/top_xlslice_0_6.v:53' bound to instance 'xlslice_5' of component 'top_xlslice_0_6' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:865]
INFO: [Synth 8-6157] synthesizing module 'top_xlslice_0_6' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_6/synth/top_xlslice_0_6.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_5_xlslice__parameterized4' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_5_xlslice__parameterized4' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'top_xlslice_0_6' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_6/synth/top_xlslice_0_6.v:53]
INFO: [Synth 8-256] done synthesizing module 'top' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'top_wrapper' (0#1) [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/hdl/top_wrapper.vhd:53]
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_5_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_5_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_5_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_5_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_5_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_5_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_5_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_5_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_5_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_5_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_5_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_5_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_5_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_5_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_5_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_5_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_5_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_5_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_5_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_5_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_5_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_5_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_5_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_5_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_5_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_5_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_5_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_5_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_5_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_5_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_5_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_5_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_5_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_5_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_5_xlslice is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4991.715 ; gain = 46.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4991.715 ; gain = 46.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4991.715 ; gain = 46.203
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_Spindle_0_0/top_Spindle_0_0.dcp' for cell 'top_i/Spindle_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_gpio_0_1/top_axi_gpio_0_1.dcp' for cell 'top_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/top_axi_smc_1.dcp' for cell 'top_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_processing_system7_0_0_1/top_processing_system7_0_0.dcp' for cell 'top_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_rst_ps7_0_100M_1/top_rst_ps7_0_100M_1.dcp' for cell 'top_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_stepperDriver_0_0_1/top_stepperDriver_0_0.dcp' for cell 'top_i/stepperDriver_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.146 . Memory (MB): peak = 4991.715 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_processing_system7_0_0_1/top_processing_system7_0_0.xdc] for cell 'top_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_processing_system7_0_0_1/top_processing_system7_0_0.xdc] for cell 'top_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_processing_system7_0_0_1/top_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_gpio_0_1/top_axi_gpio_0_1_board.xdc] for cell 'top_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_gpio_0_1/top_axi_gpio_0_1_board.xdc] for cell 'top_i/axi_gpio_0/U0'
Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_rst_ps7_0_100M_1/top_rst_ps7_0_100M_1_board.xdc] for cell 'top_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_rst_ps7_0_100M_1/top_rst_ps7_0_100M_1_board.xdc] for cell 'top_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/bd_0/ip/ip_1/bd_74fb_psr_aclk_0_board.xdc] for cell 'top_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/bd_0/ip/ip_1/bd_74fb_psr_aclk_0_board.xdc] for cell 'top_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/smartconnect.xdc] for cell 'top_i/axi_smc/inst'
Finished Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/smartconnect.xdc] for cell 'top_i/axi_smc/inst'
Parsing XDC File [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_baudoutn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_ctsn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_dcdn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_ddis'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_dsrn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_dtrn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_out1n'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_out2n'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_ri'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_rtsn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_rxd'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_rxrdyn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_txd'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_txrdyn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'PhA_0[1]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'PhA_0[0]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'PhB_0[1]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'PhB_0[0]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'PhC_0[1]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'PhC_0[0]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_0_txd'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_0_rxd'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'PhA_0[1]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'PhA_0[0]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'PhB_0[1]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'PhA_0[1]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'PhA_0[0]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'PhB_0[0]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'PhC_0[1]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'PhC_0[0]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'enable_spindle[0]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'enable_spindle[0]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:48]
Finished Parsing XDC File [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 39 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 4991.715 ; gain = 54.203
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/utils_1/imports/synth_1/top_wrapper.dcp with file D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/synth_1/top_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Jan 29 14:35:44 2026] Launched synth_1...
Run output will be captured here: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/synth_1/runme.log
[Thu Jan 29 14:35:44 2026] Launched impl_1...
Run output will be captured here: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file D:/HardSoftCodesign/Hardsoftcodesign/RAPID/top_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/top_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/top_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/2025.1/Vivado/data/embeddedsw) loading 0 seconds
open_bd_design {D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd}
Reading block design file <D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:module_ref:Spindle:1.0 - Spindle_0
Adding component instance block -- xilinx.com:module_ref:stepperDriver:1.0 - stepperDriver_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_3
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_4
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_5
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Successfully read diagram <top> from block design file <D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd>
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\spindle.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\stepperDriver.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\stepperDriver.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\stepperDriver.vhd:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\spindle.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\stepperDriver.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\stepperDriver.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\stepperDriver.vhd:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\spindle.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\stepperDriver.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\stepperDriver.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\stepperDriver.vhd:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/utils_1/imports/synth_1/top_wrapper.dcp with file D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/synth_1/top_wrapper.dcp
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\spindle.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\stepperDriver.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\spindle.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\spindle.vhd:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Jan 29 15:04:26 2026] Launched synth_1...
Run output will be captured here: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/synth_1/runme.log
[Thu Jan 29 15:04:26 2026] Launched impl_1...
Run output will be captured here: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file D:/HardSoftCodesign/Hardsoftcodesign/RAPID/top_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/top_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/top_wrapper.xsa
close_bd_design [get_bd_designs top]
open_bd_design {D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd}
Reading block design file <D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:module_ref:Spindle:1.0 - Spindle_0
Adding component instance block -- xilinx.com:module_ref:stepperDriver:1.0 - stepperDriver_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_3
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_4
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_5
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Successfully read diagram <top> from block design file <D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd>
close_bd_design [get_bd_designs top]
Wrote  : <D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ui/bd_2ae56375.ui> 
close_design
report_ip_status -name ip_status 
update_module_reference [get_ips  {top_stepperDriver_0_0 top_Spindle_0_0}]
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Reading block design file <D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:module_ref:Spindle:1.0 - Spindle_0
Adding component instance block -- xilinx.com:module_ref:stepperDriver:1.0 - stepperDriver_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_3
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_4
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_5
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Successfully read diagram <top> from block design file <D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd>
Upgrading 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd'
INFO: [IP_Flow 19-3420] Updated top_Spindle_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated top_stepperDriver_0_0 to use current project options
Wrote  : <D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\bd\top\top.bd> 
Wrote  : <D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ui/bd_2ae56375.ui> 
generate_target all [get_files  D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/axi_smc/M02_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/axi_smc/M01_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(125). Command ignored
INFO: [BD 5-943] Reserving offset range <0x4120_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] top_axi_smc_1: SmartConnect top_axi_smc_1 is in Low-Area Mode.
Wrote  : <D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\bd\top\top.bd> 
VHDL Output written to : d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd
VHDL Output written to : d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/sim/top.vhd
VHDL Output written to : d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/hdl/top_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block Spindle_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stepperDriver_0 .
INFO: [BD 41-1982] Skipping generation for the cell xlslice_0, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_1, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_2, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_3, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_4, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_5, which is locked by user.
WARNING: [IP_Flow 19-5160] IP 'bd_74fb_one_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
Exporting to file d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/bd_0/hw_handoff/top_axi_smc_1.hwh
Generated Hardware Definition File d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/bd_0/synth/top_axi_smc_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
Exporting to file d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/hw_handoff/top.hwh
Generated Hardware Definition File d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 4991.715 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all top_axi_smc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_axi_smc_1, cache-ID = 0ce0a16f2f9c6f42; cache size = 37.866 MB.
catch { [ delete_ip_run [get_ips -all top_axi_smc_1] ] }
export_ip_user_files -of_objects [get_files D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
launch_runs top_Spindle_0_0_synth_1 top_stepperDriver_0_0_synth_1 -jobs 16
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

[Thu Jan 29 15:14:16 2026] Launched top_Spindle_0_0_synth_1, top_stepperDriver_0_0_synth_1...
Run output will be captured here:
top_Spindle_0_0_synth_1: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/top_Spindle_0_0_synth_1/runme.log
top_stepperDriver_0_0_synth_1: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/top_stepperDriver_0_0_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/modelsim} {questa=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/questa} {riviera=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/riviera} {activehdl=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/activehdl}] -of_objects [get_files D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd] -directory D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.ip_user_files/sim_scripts -ip_user_files_dir D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.ip_user_files -ipstatic_source_dir D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\spindle.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\stepperDriver.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\spindle.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\spindle.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\spindle.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\stepperDriver.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\stepperDriver.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\stepperDriver.vhd:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

reset_run top_Spindle_0_0_synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
launch_runs top_Spindle_0_0_synth_1 -jobs 16
[Thu Jan 29 15:15:24 2026] Launched top_Spindle_0_0_synth_1...
Run output will be captured here: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/top_Spindle_0_0_synth_1/runme.log
wait_on_run top_Spindle_0_0_synth_1
[Thu Jan 29 15:15:24 2026] Waiting for top_Spindle_0_0_synth_1 to finish...
[Thu Jan 29 15:15:29 2026] Waiting for top_Spindle_0_0_synth_1 to finish...
[Thu Jan 29 15:15:34 2026] Waiting for top_Spindle_0_0_synth_1 to finish...
[Thu Jan 29 15:15:39 2026] Waiting for top_Spindle_0_0_synth_1 to finish...
[Thu Jan 29 15:15:49 2026] Waiting for top_Spindle_0_0_synth_1 to finish...

*** Running vivado
    with args -log top_Spindle_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_Spindle_0_0.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Thu Jan 29 15:15:27 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source top_Spindle_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 517.508 ; gain = 211.180
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mbracker/AppData/Roaming/Xilinx/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
Command: synth_design -top top_Spindle_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24712
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1251.957 ; gain = 493.172
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_Spindle_0_0' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_Spindle_0_0/synth/top_Spindle_0_0.vhd:73]
INFO: [Synth 8-3491] module 'Spindle' declared at 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/new/spindle.vhd:25' bound to instance 'U0' of component 'Spindle' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_Spindle_0_0/synth/top_Spindle_0_0.vhd:107]
INFO: [Synth 8-638] synthesizing module 'Spindle' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/new/spindle.vhd:40]
ERROR: [Synth 8-11323] initialization value '0' out of range [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/new/spindle.vhd:43]
ERROR: [Synth 8-285] failed synthesizing module 'Spindle' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/new/spindle.vhd:40]
ERROR: [Synth 8-285] failed synthesizing module 'top_Spindle_0_0' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_Spindle_0_0/synth/top_Spindle_0_0.vhd:73]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1363.754 ; gain = 604.969
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 1 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Thu Jan 29 15:15:50 2026...
[Thu Jan 29 15:15:54 2026] top_Spindle_0_0_synth_1 finished
ERROR: [Vivado 12-13638] Failed runs(s) : 'top_Spindle_0_0_synth_1'
wait_on_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:30 . Memory (MB): peak = 4991.715 ; gain = 0.000
ERROR: [Common 17-39] 'wait_on_runs' failed due to earlier errors.
reset_run top_Spindle_0_0_synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
launch_runs top_Spindle_0_0_synth_1 -jobs 16
[Thu Jan 29 15:16:18 2026] Launched top_Spindle_0_0_synth_1...
Run output will be captured here: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/top_Spindle_0_0_synth_1/runme.log
wait_on_run top_Spindle_0_0_synth_1
[Thu Jan 29 15:16:19 2026] Waiting for top_Spindle_0_0_synth_1 to finish...
[Thu Jan 29 15:16:24 2026] Waiting for top_Spindle_0_0_synth_1 to finish...
[Thu Jan 29 15:16:29 2026] Waiting for top_Spindle_0_0_synth_1 to finish...
[Thu Jan 29 15:16:34 2026] Waiting for top_Spindle_0_0_synth_1 to finish...
[Thu Jan 29 15:16:44 2026] Waiting for top_Spindle_0_0_synth_1 to finish...

*** Running vivado
    with args -log top_Spindle_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_Spindle_0_0.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Thu Jan 29 15:16:21 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source top_Spindle_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 517.184 ; gain = 210.988
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mbracker/AppData/Roaming/Xilinx/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
Command: synth_design -top top_Spindle_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15740
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1251.383 ; gain = 492.977
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_Spindle_0_0' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_Spindle_0_0/synth/top_Spindle_0_0.vhd:73]
INFO: [Synth 8-3491] module 'Spindle' declared at 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/new/spindle.vhd:25' bound to instance 'U0' of component 'Spindle' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_Spindle_0_0/synth/top_Spindle_0_0.vhd:107]
INFO: [Synth 8-638] synthesizing module 'Spindle' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/new/spindle.vhd:40]
ERROR: [Synth 8-11323] initialization value '0' out of range [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/new/spindle.vhd:43]
ERROR: [Synth 8-285] failed synthesizing module 'Spindle' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/new/spindle.vhd:40]
ERROR: [Synth 8-285] failed synthesizing module 'top_Spindle_0_0' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_Spindle_0_0/synth/top_Spindle_0_0.vhd:73]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1363.406 ; gain = 605.000
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 1 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Thu Jan 29 15:16:44 2026...
[Thu Jan 29 15:16:49 2026] top_Spindle_0_0_synth_1 finished
ERROR: [Vivado 12-13638] Failed runs(s) : 'top_Spindle_0_0_synth_1'
wait_on_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:30 . Memory (MB): peak = 4991.715 ; gain = 0.000
ERROR: [Common 17-39] 'wait_on_runs' failed due to earlier errors.
reset_run top_Spindle_0_0_synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
launch_runs top_Spindle_0_0_synth_1 -jobs 16
[Thu Jan 29 15:17:41 2026] Launched top_Spindle_0_0_synth_1...
Run output will be captured here: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/top_Spindle_0_0_synth_1/runme.log
wait_on_run top_Spindle_0_0_synth_1
[Thu Jan 29 15:17:41 2026] Waiting for top_Spindle_0_0_synth_1 to finish...
[Thu Jan 29 15:17:46 2026] Waiting for top_Spindle_0_0_synth_1 to finish...
[Thu Jan 29 15:17:51 2026] Waiting for top_Spindle_0_0_synth_1 to finish...
[Thu Jan 29 15:17:56 2026] Waiting for top_Spindle_0_0_synth_1 to finish...
[Thu Jan 29 15:18:06 2026] Waiting for top_Spindle_0_0_synth_1 to finish...

*** Running vivado
    with args -log top_Spindle_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_Spindle_0_0.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Thu Jan 29 15:17:43 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source top_Spindle_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 518.840 ; gain = 210.031
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mbracker/AppData/Roaming/Xilinx/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
Command: synth_design -top top_Spindle_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23596
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1253.871 ; gain = 493.039
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_Spindle_0_0' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_Spindle_0_0/synth/top_Spindle_0_0.vhd:73]
INFO: [Synth 8-3491] module 'Spindle' declared at 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/new/spindle.vhd:25' bound to instance 'U0' of component 'Spindle' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_Spindle_0_0/synth/top_Spindle_0_0.vhd:107]
INFO: [Synth 8-638] synthesizing module 'Spindle' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/new/spindle.vhd:40]
ERROR: [Synth 8-11323] initialization value '0' out of range [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/new/spindle.vhd:43]
ERROR: [Synth 8-285] failed synthesizing module 'Spindle' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/new/spindle.vhd:40]
ERROR: [Synth 8-285] failed synthesizing module 'top_Spindle_0_0' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_Spindle_0_0/synth/top_Spindle_0_0.vhd:73]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1366.145 ; gain = 605.312
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 1 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Thu Jan 29 15:18:07 2026...
[Thu Jan 29 15:18:11 2026] top_Spindle_0_0_synth_1 finished
ERROR: [Vivado 12-13638] Failed runs(s) : 'top_Spindle_0_0_synth_1'
wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 4991.715 ; gain = 0.000
ERROR: [Common 17-39] 'wait_on_runs' failed due to earlier errors.
open_bd_design {D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd}
close_bd_design [get_bd_designs top]
Wrote  : <D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ui/bd_2ae56375.ui> 
reset_run top_Spindle_0_0_synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
launch_runs top_Spindle_0_0_synth_1 -jobs 16
[Thu Jan 29 15:18:53 2026] Launched top_Spindle_0_0_synth_1...
Run output will be captured here: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/top_Spindle_0_0_synth_1/runme.log
wait_on_run top_Spindle_0_0_synth_1
[Thu Jan 29 15:18:53 2026] Waiting for top_Spindle_0_0_synth_1 to finish...
[Thu Jan 29 15:18:58 2026] Waiting for top_Spindle_0_0_synth_1 to finish...
[Thu Jan 29 15:19:03 2026] Waiting for top_Spindle_0_0_synth_1 to finish...
[Thu Jan 29 15:19:08 2026] Waiting for top_Spindle_0_0_synth_1 to finish...
[Thu Jan 29 15:19:18 2026] Waiting for top_Spindle_0_0_synth_1 to finish...

*** Running vivado
    with args -log top_Spindle_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_Spindle_0_0.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Thu Jan 29 15:18:55 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source top_Spindle_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 517.707 ; gain = 211.539
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mbracker/AppData/Roaming/Xilinx/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
Command: synth_design -top top_Spindle_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6112
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1252.559 ; gain = 493.070
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_Spindle_0_0' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_Spindle_0_0/synth/top_Spindle_0_0.vhd:73]
INFO: [Synth 8-3491] module 'Spindle' declared at 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/new/spindle.vhd:25' bound to instance 'U0' of component 'Spindle' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_Spindle_0_0/synth/top_Spindle_0_0.vhd:107]
INFO: [Synth 8-638] synthesizing module 'Spindle' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/new/spindle.vhd:40]
ERROR: [Synth 8-11323] initialization value '0' out of range [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/new/spindle.vhd:43]
ERROR: [Synth 8-285] failed synthesizing module 'Spindle' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/new/spindle.vhd:40]
ERROR: [Synth 8-285] failed synthesizing module 'top_Spindle_0_0' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_Spindle_0_0/synth/top_Spindle_0_0.vhd:73]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1365.309 ; gain = 605.820
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 1 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Thu Jan 29 15:19:19 2026...
[Thu Jan 29 15:19:23 2026] top_Spindle_0_0_synth_1 finished
ERROR: [Vivado 12-13638] Failed runs(s) : 'top_Spindle_0_0_synth_1'
wait_on_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:30 . Memory (MB): peak = 4991.715 ; gain = 0.000
ERROR: [Common 17-39] 'wait_on_runs' failed due to earlier errors.
report_ip_status -name ip_status 
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\spindle.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\stepperDriver.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\stepperDriver.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\stepperDriver.vhd:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\spindle.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\stepperDriver.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\spindle.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\spindle.vhd:]
report_ip_status -name ip_status 
update_module_reference [get_ips  top_Spindle_0_0]
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Reading block design file <D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:module_ref:Spindle:1.0 - Spindle_0
Adding component instance block -- xilinx.com:module_ref:stepperDriver:1.0 - stepperDriver_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_3
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_4
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_5
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Successfully read diagram <top> from block design file <D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd>
Upgrading 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd'
INFO: [IP_Flow 19-3420] Updated top_Spindle_0_0 to use current project options
Wrote  : <D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\bd\top\top.bd> 
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\spindle.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\stepperDriver.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\stepperDriver.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\stepperDriver.vhd:]
generate_target all [get_files  D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/axi_smc/M01_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/axi_smc/M02_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(125). Command ignored
INFO: [BD 5-943] Reserving offset range <0x4120_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] top_axi_smc_1: SmartConnect top_axi_smc_1 is in Low-Area Mode.
Wrote  : <D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\bd\top\top.bd> 
VHDL Output written to : d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd
VHDL Output written to : d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/sim/top.vhd
VHDL Output written to : d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/hdl/top_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block Spindle_0 .
INFO: [BD 41-1982] Skipping generation for the cell xlslice_0, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_1, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_2, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_3, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_4, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_5, which is locked by user.
WARNING: [IP_Flow 19-5160] IP 'bd_74fb_one_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
Exporting to file d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/bd_0/hw_handoff/top_axi_smc_1.hwh
Generated Hardware Definition File d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/bd_0/synth/top_axi_smc_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
Exporting to file d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/hw_handoff/top.hwh
Generated Hardware Definition File d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.hwdef
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 4991.715 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all top_axi_smc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_axi_smc_1, cache-ID = 0ce0a16f2f9c6f42; cache size = 37.866 MB.
export_ip_user_files -of_objects [get_files D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
launch_runs top_Spindle_0_0_synth_1 -jobs 16
[Thu Jan 29 15:23:56 2026] Launched top_Spindle_0_0_synth_1...
Run output will be captured here: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/top_Spindle_0_0_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/modelsim} {questa=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/questa} {riviera=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/riviera} {activehdl=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/activehdl}] -of_objects [get_files D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd] -directory D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.ip_user_files/sim_scripts -ip_user_files_dir D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.ip_user_files -ipstatic_source_dir D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
close_bd_design [get_bd_designs top]
reset_run top_Spindle_0_0_synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
launch_runs top_Spindle_0_0_synth_1 -jobs 16
[Thu Jan 29 15:24:37 2026] Launched top_Spindle_0_0_synth_1...
Run output will be captured here: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/top_Spindle_0_0_synth_1/runme.log
wait_on_run top_Spindle_0_0_synth_1
[Thu Jan 29 15:24:38 2026] Waiting for top_Spindle_0_0_synth_1 to finish...
[Thu Jan 29 15:24:43 2026] Waiting for top_Spindle_0_0_synth_1 to finish...
[Thu Jan 29 15:24:48 2026] Waiting for top_Spindle_0_0_synth_1 to finish...
[Thu Jan 29 15:24:53 2026] Waiting for top_Spindle_0_0_synth_1 to finish...
[Thu Jan 29 15:25:03 2026] Waiting for top_Spindle_0_0_synth_1 to finish...

*** Running vivado
    with args -log top_Spindle_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_Spindle_0_0.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Thu Jan 29 15:24:40 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source top_Spindle_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 516.008 ; gain = 206.387
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mbracker/AppData/Roaming/Xilinx/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
Command: synth_design -top top_Spindle_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17336
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1253.086 ; gain = 492.453
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_Spindle_0_0' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_Spindle_0_0/synth/top_Spindle_0_0.vhd:73]
INFO: [Synth 8-3491] module 'Spindle' declared at 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/new/spindle.vhd:25' bound to instance 'U0' of component 'Spindle' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_Spindle_0_0/synth/top_Spindle_0_0.vhd:107]
INFO: [Synth 8-638] synthesizing module 'Spindle' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/new/spindle.vhd:40]
ERROR: [Synth 8-11323] initialization value '0' out of range [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/new/spindle.vhd:43]
ERROR: [Synth 8-285] failed synthesizing module 'Spindle' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/new/spindle.vhd:40]
ERROR: [Synth 8-285] failed synthesizing module 'top_Spindle_0_0' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_Spindle_0_0/synth/top_Spindle_0_0.vhd:73]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1365.629 ; gain = 604.996
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 1 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Thu Jan 29 15:25:04 2026...
[Thu Jan 29 15:25:08 2026] top_Spindle_0_0_synth_1 finished
ERROR: [Vivado 12-13638] Failed runs(s) : 'top_Spindle_0_0_synth_1'
wait_on_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:30 . Memory (MB): peak = 4991.715 ; gain = 0.000
ERROR: [Common 17-39] 'wait_on_runs' failed due to earlier errors.
report_ip_status -name ip_status 
make_wrapper -files [get_files D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd] -top
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\spindle.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\stepperDriver.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\stepperDriver.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\stepperDriver.vhd:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

report_ip_status -name ip_status 
update_module_reference [get_ips  top_Spindle_0_0]
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Reading block design file <D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:module_ref:Spindle:1.0 - Spindle_0
Adding component instance block -- xilinx.com:module_ref:stepperDriver:1.0 - stepperDriver_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_3
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_4
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_5
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Successfully read diagram <top> from block design file <D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd>
Upgrading 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd'
INFO: [IP_Flow 19-3420] Updated top_Spindle_0_0 to use current project options
Wrote  : <D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\bd\top\top.bd> 
generate_target all [get_files  D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/axi_smc/M01_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/axi_smc/M02_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(125). Command ignored
INFO: [BD 5-943] Reserving offset range <0x4120_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] top_axi_smc_1: SmartConnect top_axi_smc_1 is in Low-Area Mode.
Wrote  : <D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\bd\top\top.bd> 
VHDL Output written to : d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd
VHDL Output written to : d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/sim/top.vhd
VHDL Output written to : d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/hdl/top_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block Spindle_0 .
INFO: [BD 41-1982] Skipping generation for the cell xlslice_0, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_1, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_2, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_3, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_4, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_5, which is locked by user.
WARNING: [IP_Flow 19-5160] IP 'bd_74fb_one_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
Exporting to file d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/bd_0/hw_handoff/top_axi_smc_1.hwh
Generated Hardware Definition File d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/bd_0/synth/top_axi_smc_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
Exporting to file d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/hw_handoff/top.hwh
Generated Hardware Definition File d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 4991.715 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all top_axi_smc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_axi_smc_1, cache-ID = 0ce0a16f2f9c6f42; cache size = 37.866 MB.
export_ip_user_files -of_objects [get_files D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
launch_runs top_Spindle_0_0_synth_1 -jobs 16
[Thu Jan 29 15:27:17 2026] Launched top_Spindle_0_0_synth_1...
Run output will be captured here: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/top_Spindle_0_0_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/modelsim} {questa=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/questa} {riviera=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/riviera} {activehdl=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/activehdl}] -of_objects [get_files D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd] -directory D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.ip_user_files/sim_scripts -ip_user_files_dir D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.ip_user_files -ipstatic_source_dir D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\spindle.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\stepperDriver.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\spindle.vhd:]
wait_on_run top_Spindle_0_0_synth_1
[Thu Jan 29 15:27:34 2026] Waiting for top_Spindle_0_0_synth_1 to finish...
[Thu Jan 29 15:27:39 2026] Waiting for top_Spindle_0_0_synth_1 to finish...
[Thu Jan 29 15:27:44 2026] Waiting for top_Spindle_0_0_synth_1 to finish...

*** Running vivado
    with args -log top_Spindle_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_Spindle_0_0.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Thu Jan 29 15:27:20 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source top_Spindle_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 518.594 ; gain = 210.652
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mbracker/AppData/Roaming/Xilinx/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
Command: synth_design -top top_Spindle_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22920
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1251.289 ; gain = 492.418
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_Spindle_0_0' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_Spindle_0_0/synth/top_Spindle_0_0.vhd:73]
INFO: [Synth 8-3491] module 'Spindle' declared at 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/new/spindle.vhd:25' bound to instance 'U0' of component 'Spindle' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_Spindle_0_0/synth/top_Spindle_0_0.vhd:107]
INFO: [Synth 8-638] synthesizing module 'Spindle' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/new/spindle.vhd:40]
ERROR: [Synth 8-11323] initialization value '0' out of range [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/new/spindle.vhd:43]
ERROR: [Synth 8-285] failed synthesizing module 'Spindle' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/new/spindle.vhd:40]
ERROR: [Synth 8-285] failed synthesizing module 'top_Spindle_0_0' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_Spindle_0_0/synth/top_Spindle_0_0.vhd:73]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1363.070 ; gain = 604.199
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 1 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Thu Jan 29 15:27:44 2026...
[Thu Jan 29 15:27:44 2026] top_Spindle_0_0_synth_1 finished
ERROR: [Vivado 12-13638] Failed runs(s) : 'top_Spindle_0_0_synth_1'
wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 4991.715 ; gain = 0.000
ERROR: [Common 17-39] 'wait_on_runs' failed due to earlier errors.
report_ip_status -name ip_status 
update_module_reference [get_ips  top_Spindle_0_0]
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd'
INFO: [IP_Flow 19-3420] Updated top_Spindle_0_0 to use current project options
Wrote  : <D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\bd\top\top.bd> 
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\spindle.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\stepperDriver.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\stepperDriver.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\stepperDriver.vhd:]
generate_target all [get_files  D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/axi_smc/M01_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/axi_smc/M02_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(125). Command ignored
INFO: [BD 5-943] Reserving offset range <0x4120_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] top_axi_smc_1: SmartConnect top_axi_smc_1 is in Low-Area Mode.
Wrote  : <D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\bd\top\top.bd> 
VHDL Output written to : d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd
VHDL Output written to : d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/sim/top.vhd
VHDL Output written to : d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/hdl/top_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block Spindle_0 .
INFO: [BD 41-1982] Skipping generation for the cell xlslice_0, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_1, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_2, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_3, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_4, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_5, which is locked by user.
WARNING: [IP_Flow 19-5160] IP 'bd_74fb_one_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
Exporting to file d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/bd_0/hw_handoff/top_axi_smc_1.hwh
Generated Hardware Definition File d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/bd_0/synth/top_axi_smc_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
Exporting to file d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/hw_handoff/top.hwh
Generated Hardware Definition File d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 4991.715 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all top_axi_smc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_axi_smc_1, cache-ID = 0ce0a16f2f9c6f42; cache size = 37.866 MB.
export_ip_user_files -of_objects [get_files D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
launch_runs top_Spindle_0_0_synth_1 -jobs 16
[Thu Jan 29 15:29:52 2026] Launched top_Spindle_0_0_synth_1...
Run output will be captured here: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/top_Spindle_0_0_synth_1/runme.log
export_simulation -lib_map_path [list {modelsim=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/modelsim} {questa=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/questa} {riviera=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/riviera} {activehdl=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/activehdl}] -of_objects [get_files D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd] -directory D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.ip_user_files/sim_scripts -ip_user_files_dir D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.ip_user_files -ipstatic_source_dir D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\spindle.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\stepperDriver.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\spindle.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\spindle.vhd:]
report_ip_status -name ip_status 
wait_on_run top_Spindle_0_0_synth_1
[Thu Jan 29 15:30:30 2026] Waiting for top_Spindle_0_0_synth_1 to finish...
[Thu Jan 29 15:30:35 2026] Waiting for top_Spindle_0_0_synth_1 to finish...
[Thu Jan 29 15:30:40 2026] Waiting for top_Spindle_0_0_synth_1 to finish...
[Thu Jan 29 15:30:45 2026] Waiting for top_Spindle_0_0_synth_1 to finish...

*** Running vivado
    with args -log top_Spindle_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_Spindle_0_0.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Thu Jan 29 15:29:55 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source top_Spindle_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 518.660 ; gain = 213.461
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mbracker/AppData/Roaming/Xilinx/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
Command: synth_design -top top_Spindle_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22788
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1252.219 ; gain = 493.688
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_Spindle_0_0' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_Spindle_0_0/synth/top_Spindle_0_0.vhd:73]
INFO: [Synth 8-3491] module 'Spindle' declared at 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/new/spindle.vhd:25' bound to instance 'U0' of component 'Spindle' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_Spindle_0_0/synth/top_Spindle_0_0.vhd:107]
INFO: [Synth 8-638] synthesizing module 'Spindle' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/new/spindle.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Spindle' (0#1) [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/new/spindle.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'top_Spindle_0_0' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_Spindle_0_0/synth/top_Spindle_0_0.vhd:73]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1365.207 ; gain = 606.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1365.207 ; gain = 606.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1365.207 ; gain = 606.676
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1365.207 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1431.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1431.238 ; gain = 0.223
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1431.238 ; gain = 672.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1431.238 ; gain = 672.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1431.238 ; gain = 672.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1431.238 ; gain = 672.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input   13 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 15    
	   4 Input    1 Bit        Muxes := 6     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design top_Spindle_0_0 has port en_spindle driven by constant 1
INFO: [Synth 8-3917] design top_Spindle_0_0 has port INLC driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1431.238 ; gain = 672.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1573.418 ; gain = 814.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1573.418 ; gain = 814.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1602.066 ; gain = 843.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1817.703 ; gain = 1059.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1817.703 ; gain = 1059.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1817.703 ; gain = 1059.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1817.703 ; gain = 1059.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1817.703 ; gain = 1059.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1817.703 ; gain = 1059.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    13|
|2     |LUT1   |     2|
|3     |LUT2   |     4|
|4     |LUT3   |     5|
|5     |LUT4   |    13|
|6     |LUT5   |     7|
|7     |LUT6   |     6|
|8     |FDRE   |    46|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1817.703 ; gain = 1059.172
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 1817.703 ; gain = 993.141
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1817.703 ; gain = 1059.172
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1819.594 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1823.152 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 209cb304
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1823.152 ; gain = 1288.902
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1823.152 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/top_Spindle_0_0_synth_1/top_Spindle_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_Spindle_0_0_utilization_synth.rpt -pb top_Spindle_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 29 15:30:41 2026...
[Thu Jan 29 15:30:45 2026] top_Spindle_0_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 4991.715 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\spindle.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\stepperDriver.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\stepperDriver.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\stepperDriver.vhd:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: top_wrapper
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4991.715 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_wrapper' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/hdl/top_wrapper.vhd:53]
INFO: [Synth 8-3491] module 'top' declared at 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:15' bound to instance 'top_i' of component 'top' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/hdl/top_wrapper.vhd:92]
INFO: [Synth 8-638] synthesizing module 'top' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:57]
INFO: [Synth 8-3491] module 'top_Spindle_0_0' declared at 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_Spindle_0_0_stub.vhdl:6' bound to instance 'Spindle_0' of component 'top_Spindle_0_0' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:554]
INFO: [Synth 8-638] synthesizing module 'top_Spindle_0_0' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_Spindle_0_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'top_axi_gpio_0_1' declared at 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_axi_gpio_0_1_stub.vhdl:6' bound to instance 'axi_gpio_0' of component 'top_axi_gpio_0_1' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:569]
INFO: [Synth 8-638] synthesizing module 'top_axi_gpio_0_1' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_axi_gpio_0_1_stub.vhdl:38]
INFO: [Synth 8-3491] module 'top_axi_smc_1' declared at 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_axi_smc_1_stub.vhdl:6' bound to instance 'axi_smc' of component 'top_axi_smc_1' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:592]
INFO: [Synth 8-638] synthesizing module 'top_axi_smc_1' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_axi_smc_1_stub.vhdl:167]
INFO: [Synth 8-3491] module 'top_processing_system7_0_0' declared at 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_processing_system7_0_0_stub.vhdl:6' bound to instance 'processing_system7_0' of component 'top_processing_system7_0_0' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:744]
INFO: [Synth 8-638] synthesizing module 'top_processing_system7_0_0' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_processing_system7_0_0_stub.vhdl:87]
INFO: [Synth 8-3491] module 'top_rst_ps7_0_100M_1' declared at 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_rst_ps7_0_100M_1_stub.vhdl:6' bound to instance 'rst_ps7_0_100M' of component 'top_rst_ps7_0_100M_1' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:816]
INFO: [Synth 8-638] synthesizing module 'top_rst_ps7_0_100M_1' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_rst_ps7_0_100M_1_stub.vhdl:28]
INFO: [Synth 8-3491] module 'top_stepperDriver_0_0' declared at 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_stepperDriver_0_0_stub.vhdl:6' bound to instance 'stepperDriver_0' of component 'top_stepperDriver_0_0' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:829]
INFO: [Synth 8-638] synthesizing module 'top_stepperDriver_0_0' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_stepperDriver_0_0_stub.vhdl:28]
INFO: [Synth 8-3491] module 'top_xlslice_0_1' declared at 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_1/synth/top_xlslice_0_1.v:53' bound to instance 'xlslice_0' of component 'top_xlslice_0_1' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:840]
INFO: [Synth 8-6157] synthesizing module 'top_xlslice_0_1' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_1/synth/top_xlslice_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_5_xlslice' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_5_xlslice' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'top_xlslice_0_1' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_1/synth/top_xlslice_0_1.v:53]
INFO: [Synth 8-3491] module 'top_xlslice_0_2' declared at 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_2/synth/top_xlslice_0_2.v:53' bound to instance 'xlslice_1' of component 'top_xlslice_0_2' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:845]
INFO: [Synth 8-6157] synthesizing module 'top_xlslice_0_2' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_2/synth/top_xlslice_0_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_5_xlslice__parameterized0' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_5_xlslice__parameterized0' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'top_xlslice_0_2' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_2/synth/top_xlslice_0_2.v:53]
INFO: [Synth 8-3491] module 'top_xlslice_0_3' declared at 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_3/synth/top_xlslice_0_3.v:53' bound to instance 'xlslice_2' of component 'top_xlslice_0_3' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:850]
INFO: [Synth 8-6157] synthesizing module 'top_xlslice_0_3' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_3/synth/top_xlslice_0_3.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_5_xlslice__parameterized1' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_5_xlslice__parameterized1' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'top_xlslice_0_3' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_3/synth/top_xlslice_0_3.v:53]
INFO: [Synth 8-3491] module 'top_xlslice_0_4' declared at 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_4/synth/top_xlslice_0_4.v:53' bound to instance 'xlslice_3' of component 'top_xlslice_0_4' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:855]
INFO: [Synth 8-6157] synthesizing module 'top_xlslice_0_4' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_4/synth/top_xlslice_0_4.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_5_xlslice__parameterized2' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_5_xlslice__parameterized2' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'top_xlslice_0_4' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_4/synth/top_xlslice_0_4.v:53]
INFO: [Synth 8-3491] module 'top_xlslice_0_5' declared at 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_5/synth/top_xlslice_0_5.v:53' bound to instance 'xlslice_4' of component 'top_xlslice_0_5' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:860]
INFO: [Synth 8-6157] synthesizing module 'top_xlslice_0_5' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_5/synth/top_xlslice_0_5.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_5_xlslice__parameterized3' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_5_xlslice__parameterized3' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'top_xlslice_0_5' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_5/synth/top_xlslice_0_5.v:53]
INFO: [Synth 8-3491] module 'top_xlslice_0_6' declared at 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_6/synth/top_xlslice_0_6.v:53' bound to instance 'xlslice_5' of component 'top_xlslice_0_6' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:865]
INFO: [Synth 8-6157] synthesizing module 'top_xlslice_0_6' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_6/synth/top_xlslice_0_6.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_5_xlslice__parameterized4' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_5_xlslice__parameterized4' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'top_xlslice_0_6' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_6/synth/top_xlslice_0_6.v:53]
INFO: [Synth 8-256] done synthesizing module 'top' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'top_wrapper' (0#1) [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/hdl/top_wrapper.vhd:53]
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_5_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_5_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_5_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_5_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_5_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_5_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_5_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_5_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_5_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_5_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_5_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_5_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_5_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_5_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_5_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_5_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_5_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_5_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_5_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_5_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_5_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_5_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_5_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_5_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_5_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_5_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_5_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_5_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_5_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_5_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_5_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_5_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_5_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_5_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_5_xlslice is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4991.715 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4991.715 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4991.715 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_Spindle_0_0/top_Spindle_0_0.dcp' for cell 'top_i/Spindle_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_gpio_0_1/top_axi_gpio_0_1.dcp' for cell 'top_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/top_axi_smc_1.dcp' for cell 'top_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_processing_system7_0_0_1/top_processing_system7_0_0.dcp' for cell 'top_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_rst_ps7_0_100M_1/top_rst_ps7_0_100M_1.dcp' for cell 'top_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_stepperDriver_0_0_1/top_stepperDriver_0_0.dcp' for cell 'top_i/stepperDriver_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.145 . Memory (MB): peak = 4991.715 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_processing_system7_0_0_1/top_processing_system7_0_0.xdc] for cell 'top_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_processing_system7_0_0_1/top_processing_system7_0_0.xdc] for cell 'top_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_processing_system7_0_0_1/top_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_gpio_0_1/top_axi_gpio_0_1_board.xdc] for cell 'top_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_gpio_0_1/top_axi_gpio_0_1_board.xdc] for cell 'top_i/axi_gpio_0/U0'
Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_rst_ps7_0_100M_1/top_rst_ps7_0_100M_1_board.xdc] for cell 'top_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_rst_ps7_0_100M_1/top_rst_ps7_0_100M_1_board.xdc] for cell 'top_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/bd_0/ip/ip_1/bd_74fb_psr_aclk_0_board.xdc] for cell 'top_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/bd_0/ip/ip_1/bd_74fb_psr_aclk_0_board.xdc] for cell 'top_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/smartconnect.xdc] for cell 'top_i/axi_smc/inst'
Finished Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/smartconnect.xdc] for cell 'top_i/axi_smc/inst'
Parsing XDC File [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_baudoutn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_ctsn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_dcdn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_ddis'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_dsrn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_dtrn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_out1n'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_out2n'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_ri'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_rtsn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_rxd'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_rxrdyn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_txd'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_txrdyn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'PhA_0[1]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'PhA_0[0]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'PhB_0[1]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'PhB_0[0]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'PhC_0[1]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'PhC_0[0]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_0_txd'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_0_rxd'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'PhA_0[1]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'PhA_0[0]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'PhB_0[1]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'PhA_0[1]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'PhA_0[0]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'PhB_0[0]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'PhC_0[1]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'PhC_0[0]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'enable_spindle[0]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'enable_spindle[0]'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:48]
Finished Parsing XDC File [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 39 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 4991.715 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 4991.715 ; gain = 0.000
63 Infos, 68 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 4991.715 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/utils_1/imports/synth_1/top_wrapper.dcp with file D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/synth_1/top_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Jan 29 15:33:22 2026] Launched synth_1...
Run output will be captured here: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/synth_1/runme.log
[Thu Jan 29 15:33:22 2026] Launched impl_1...
Run output will be captured here: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file D:/HardSoftCodesign/Hardsoftcodesign/RAPID/top_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/top_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/top_wrapper.xsa
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_processing_system7_0_0_1/top_processing_system7_0_0.xdc] for cell 'top_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_processing_system7_0_0_1/top_processing_system7_0_0.xdc] for cell 'top_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_processing_system7_0_0_1/top_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_gpio_0_1/top_axi_gpio_0_1_board.xdc] for cell 'top_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_gpio_0_1/top_axi_gpio_0_1_board.xdc] for cell 'top_i/axi_gpio_0/U0'
Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_rst_ps7_0_100M_1/top_rst_ps7_0_100M_1_board.xdc] for cell 'top_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_rst_ps7_0_100M_1/top_rst_ps7_0_100M_1_board.xdc] for cell 'top_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/bd_0/ip/ip_1/bd_74fb_psr_aclk_0_board.xdc] for cell 'top_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/bd_0/ip/ip_1/bd_74fb_psr_aclk_0_board.xdc] for cell 'top_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/smartconnect.xdc] for cell 'top_i/axi_smc/inst'
Finished Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/smartconnect.xdc] for cell 'top_i/axi_smc/inst'
Parsing XDC File [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_baudoutn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_ctsn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_dcdn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_ddis'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_dsrn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_dtrn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_out1n'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_out2n'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_ri'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_rtsn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_rxd'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_rxrdyn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_txd'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_txrdyn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_0_txd'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_0_rxd'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:21]
Finished Parsing XDC File [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 39 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 4991.715 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/utils_1/imports/synth_1/top_wrapper.dcp with file D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/synth_1/top_wrapper.dcp
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\spindle.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\stepperDriver.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\stepperDriver.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\stepperDriver.vhd:]
ERROR: [Common 17-180] Spawn failed: The operation completed successfully.

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Jan 29 15:48:42 2026] Launched synth_1...
Run output will be captured here: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/synth_1/runme.log
[Thu Jan 29 15:48:42 2026] Launched impl_1...
Run output will be captured here: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file D:/HardSoftCodesign/Hardsoftcodesign/RAPID/top_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/top_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/top_wrapper.xsa
open_bd_design {D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd}
open_bd_design {D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd}
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PS7-6]  LVCMOS33 (3.3V) is not supported for RGMII interface in Ethernet0. Recommendation is to use 1.8/2.5V IO.
startgroup
set_property -dict [list \
  CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 3.3V} \
  CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PS7-6]  LVCMOS33 (3.3V) is not supported for RGMII interface in Ethernet0. Recommendation is to use 1.8/2.5V IO.
endgroup
save_bd_design
Wrote  : <D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\bd\top\top.bd> 
Wrote  : <D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ui/bd_2ae56375.ui> 
close_bd_design [get_bd_designs top]
Wrote  : <D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ui/bd_2ae56375.ui> 
set_property IOSTANDARD LVCMOS18 [get_ports [list En_Spindle]]
save_constraints
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\spindle.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\stepperDriver.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\spindle.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\new\spindle.vhd:]
set_property IOSTANDARD LVCMOS33 [get_ports [list En_Spindle]]
save_constraints
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/utils_1/imports/synth_1/top_wrapper.dcp with file D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/synth_1/top_wrapper.dcp
reset_run top_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/axi_smc/M02_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/axi_smc/M01_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(125). Command ignored
INFO: [BD 5-943] Reserving offset range <0x4120_0000 [ 64K ]> from slave interface '/axi_smc/S00_AXI' to master interface '/axi_smc/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] top_axi_smc_1: SmartConnect top_axi_smc_1 is in Low-Area Mode.
Wrote  : <D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.srcs\sources_1\bd\top\top.bd> 
VHDL Output written to : d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd
VHDL Output written to : d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/sim/top.vhd
VHDL Output written to : d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/hdl/top_wrapper.vhd
CRITICAL WARNING: [xilinx.com:ip:processing_system7:5.5-1] top_processing_system7_0_0: Critical Warning:- LVCMOS33 (3.3V) is not supported for RGMII interface in Ethernet0. Recommendation is to use 1.8/2.5V IO.
WARNING: [IP_Flow 19-5160] IP 'top_processing_system7_0_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Any Language' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'top_processing_system7_0_0' detected simulation language mismatch. Simulation type 'tlm_dpi' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Any Language' outputs instead.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1982] Skipping generation for the cell xlslice_0, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_1, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_2, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_3, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_4, which is locked by user.
INFO: [BD 41-1982] Skipping generation for the cell xlslice_5, which is locked by user.
WARNING: [IP_Flow 19-5160] IP 'bd_74fb_one_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
Exporting to file d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/bd_0/hw_handoff/top_axi_smc_1.hwh
Generated Hardware Definition File d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/bd_0/synth/top_axi_smc_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
Exporting to file d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/hw_handoff/top.hwh
Generated Hardware Definition File d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP top_axi_smc_1, cache-ID = 0ce0a16f2f9c6f42; cache size = 37.866 MB.
[Thu Jan 29 16:04:32 2026] Launched top_processing_system7_0_0_synth_1, synth_1...
Run output will be captured here:
top_processing_system7_0_0_synth_1: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/top_processing_system7_0_0_synth_1/runme.log
synth_1: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/synth_1/runme.log
[Thu Jan 29 16:04:32 2026] Launched impl_1...
Run output will be captured here: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 4991.715 ; gain = 0.000
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4991.715 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_wrapper' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/hdl/top_wrapper.vhd:53]
INFO: [Synth 8-3491] module 'top' declared at 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:15' bound to instance 'top_i' of component 'top' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/hdl/top_wrapper.vhd:92]
INFO: [Synth 8-638] synthesizing module 'top' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:57]
INFO: [Synth 8-3491] module 'top_Spindle_0_0' declared at 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_Spindle_0_0_stub.vhdl:6' bound to instance 'Spindle_0' of component 'top_Spindle_0_0' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:554]
INFO: [Synth 8-638] synthesizing module 'top_Spindle_0_0' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_Spindle_0_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'top_axi_gpio_0_1' declared at 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_axi_gpio_0_1_stub.vhdl:6' bound to instance 'axi_gpio_0' of component 'top_axi_gpio_0_1' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:569]
INFO: [Synth 8-638] synthesizing module 'top_axi_gpio_0_1' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_axi_gpio_0_1_stub.vhdl:38]
INFO: [Synth 8-3491] module 'top_axi_smc_1' declared at 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_axi_smc_1_stub.vhdl:6' bound to instance 'axi_smc' of component 'top_axi_smc_1' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:592]
INFO: [Synth 8-638] synthesizing module 'top_axi_smc_1' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_axi_smc_1_stub.vhdl:167]
INFO: [Synth 8-3491] module 'top_processing_system7_0_0' declared at 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_processing_system7_0_0_stub.vhdl:6' bound to instance 'processing_system7_0' of component 'top_processing_system7_0_0' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:744]
INFO: [Synth 8-638] synthesizing module 'top_processing_system7_0_0' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_processing_system7_0_0_stub.vhdl:87]
INFO: [Synth 8-3491] module 'top_rst_ps7_0_100M_1' declared at 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_rst_ps7_0_100M_1_stub.vhdl:6' bound to instance 'rst_ps7_0_100M' of component 'top_rst_ps7_0_100M_1' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:816]
INFO: [Synth 8-638] synthesizing module 'top_rst_ps7_0_100M_1' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_rst_ps7_0_100M_1_stub.vhdl:28]
INFO: [Synth 8-3491] module 'top_stepperDriver_0_0' declared at 'D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_stepperDriver_0_0_stub.vhdl:6' bound to instance 'stepperDriver_0' of component 'top_stepperDriver_0_0' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:829]
INFO: [Synth 8-638] synthesizing module 'top_stepperDriver_0_0' [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/.Xil/Vivado-16872-MDD-ECE-HPG853/realtime/top_stepperDriver_0_0_stub.vhdl:28]
INFO: [Synth 8-3491] module 'top_xlslice_0_1' declared at 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_1/synth/top_xlslice_0_1.v:53' bound to instance 'xlslice_0' of component 'top_xlslice_0_1' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:840]
INFO: [Synth 8-6157] synthesizing module 'top_xlslice_0_1' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_1/synth/top_xlslice_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_5_xlslice' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_5_xlslice' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'top_xlslice_0_1' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_1/synth/top_xlslice_0_1.v:53]
INFO: [Synth 8-3491] module 'top_xlslice_0_2' declared at 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_2/synth/top_xlslice_0_2.v:53' bound to instance 'xlslice_1' of component 'top_xlslice_0_2' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:845]
INFO: [Synth 8-6157] synthesizing module 'top_xlslice_0_2' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_2/synth/top_xlslice_0_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_5_xlslice__parameterized0' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_5_xlslice__parameterized0' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'top_xlslice_0_2' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_2/synth/top_xlslice_0_2.v:53]
INFO: [Synth 8-3491] module 'top_xlslice_0_3' declared at 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_3/synth/top_xlslice_0_3.v:53' bound to instance 'xlslice_2' of component 'top_xlslice_0_3' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:850]
INFO: [Synth 8-6157] synthesizing module 'top_xlslice_0_3' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_3/synth/top_xlslice_0_3.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_5_xlslice__parameterized1' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_5_xlslice__parameterized1' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'top_xlslice_0_3' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_3/synth/top_xlslice_0_3.v:53]
INFO: [Synth 8-3491] module 'top_xlslice_0_4' declared at 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_4/synth/top_xlslice_0_4.v:53' bound to instance 'xlslice_3' of component 'top_xlslice_0_4' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:855]
INFO: [Synth 8-6157] synthesizing module 'top_xlslice_0_4' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_4/synth/top_xlslice_0_4.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_5_xlslice__parameterized2' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_5_xlslice__parameterized2' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'top_xlslice_0_4' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_4/synth/top_xlslice_0_4.v:53]
INFO: [Synth 8-3491] module 'top_xlslice_0_5' declared at 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_5/synth/top_xlslice_0_5.v:53' bound to instance 'xlslice_4' of component 'top_xlslice_0_5' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:860]
INFO: [Synth 8-6157] synthesizing module 'top_xlslice_0_5' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_5/synth/top_xlslice_0_5.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_5_xlslice__parameterized3' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_5_xlslice__parameterized3' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'top_xlslice_0_5' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_5/synth/top_xlslice_0_5.v:53]
INFO: [Synth 8-3491] module 'top_xlslice_0_6' declared at 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_6/synth/top_xlslice_0_6.v:53' bound to instance 'xlslice_5' of component 'top_xlslice_0_6' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:865]
INFO: [Synth 8-6157] synthesizing module 'top_xlslice_0_6' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_6/synth/top_xlslice_0_6.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_5_xlslice__parameterized4' [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_5_xlslice__parameterized4' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'top_xlslice_0_6' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/ip/top_xlslice_0_6/synth/top_xlslice_0_6.v:53]
INFO: [Synth 8-256] done synthesizing module 'top' (0#1) [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/synth/top.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'top_wrapper' (0#1) [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/hdl/top_wrapper.vhd:53]
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_5_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_5_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_5_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_5_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_5_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_5_xlslice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_5_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_5_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_5_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_5_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_5_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_5_xlslice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_5_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_5_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_5_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_5_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_5_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_5_xlslice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_5_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_5_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_5_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_5_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_5_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_5_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_5_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_5_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_5_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_5_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_5_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_5_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[6] in module xlslice_v1_0_5_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[5] in module xlslice_v1_0_5_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[4] in module xlslice_v1_0_5_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_5_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_5_xlslice is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4991.715 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4991.715 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4991.715 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_Spindle_0_0/top_Spindle_0_0.dcp' for cell 'top_i/Spindle_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_gpio_0_1/top_axi_gpio_0_1.dcp' for cell 'top_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/top_axi_smc_1.dcp' for cell 'top_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_processing_system7_0_0_1/top_processing_system7_0_0.dcp' for cell 'top_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_rst_ps7_0_100M_1/top_rst_ps7_0_100M_1.dcp' for cell 'top_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_stepperDriver_0_0_1/top_stepperDriver_0_0.dcp' for cell 'top_i/stepperDriver_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.148 . Memory (MB): peak = 4991.715 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_processing_system7_0_0_1/top_processing_system7_0_0.xdc] for cell 'top_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_processing_system7_0_0_1/top_processing_system7_0_0.xdc] for cell 'top_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_processing_system7_0_0_1/top_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_gpio_0_1/top_axi_gpio_0_1_board.xdc] for cell 'top_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_gpio_0_1/top_axi_gpio_0_1_board.xdc] for cell 'top_i/axi_gpio_0/U0'
Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_rst_ps7_0_100M_1/top_rst_ps7_0_100M_1_board.xdc] for cell 'top_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_rst_ps7_0_100M_1/top_rst_ps7_0_100M_1_board.xdc] for cell 'top_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/bd_0/ip/ip_1/bd_74fb_psr_aclk_0_board.xdc] for cell 'top_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/bd_0/ip/ip_1/bd_74fb_psr_aclk_0_board.xdc] for cell 'top_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/smartconnect.xdc] for cell 'top_i/axi_smc/inst'
Finished Parsing XDC File [d:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.gen/sources_1/bd/top/ip/top_axi_smc_1/smartconnect.xdc] for cell 'top_i/axi_smc/inst'
Parsing XDC File [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_baudoutn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_ctsn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_dcdn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_ddis'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_dsrn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_dtrn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_out1n'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_out2n'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_ri'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_rtsn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_rxd'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_rxrdyn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_txd'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_txrdyn'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_0_txd'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_0_rxd'. [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc:21]
Finished Parsing XDC File [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/constrs_1/new/RAPID.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 39 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 4991.715 ; gain = 0.000
write_hw_platform -fixed -include_bit -force -file D:/HardSoftCodesign/Hardsoftcodesign/RAPID/top_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/top_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/HardSoftCodesign/Hardsoftcodesign/RAPID/top_wrapper.xsa
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan 29 16:14:06 2026...
