; Buffer
MSG_SIZE            .set    999*1024
LOOPS_PER_MSG       .set    MSG_SIZE/96

; Interrupt
PRU_INT_VALID       .set    32
PRU0_PRU1_INTERRUPT .set    1       ; PRU_EVTOUT_
PRU1_PRU0_INTERRUPT .set    2       ; PRU_EVTOUT_
PRU0_ARM_INTERRUPT  .set    3       ; PRU_EVTOUT_0
PRU1_ARM_INTERRUPT  .set    4       ; PRU_EVTOUT_1
ARM_PRU0_INTERRUPT  .set    5       ; PRU_EVTOUT_
ARM_PRU1_INTERRUPT  .set    6       ; PRU_EVTOUT_

; Name PRU constants
PRU1_RAM            .set    c24
PRU0_RAM            .set    c24
SHARED_RAM          .set    c28

; Name PRU register banks
XFR_BANK0           .set    10
XFR_BANK1           .set    11
XFR_BANK2           .set    12
XFR_PRU             .set    14


; Code starts here
    .text
    .retain
    .retainrefs
    .global         main


main:
; Enable the OCP master port
    LBCO    &r0, C4, 4, 4   ; Load SYSCFG into r0 using c4 constant
    CLR     r0, r0, 4       ; Clear STANDBY_INIT (bit 4)
    SBCO    &r0, C4, 4, 4   ; Store modified SYSCFG back

; Set c24 = 0 and c25 = 0x2000 (data RAM in PRU1 and PRU0)
    LDI32   r0, 0x24020     ; Load CTBIR0 address in r0
    LDI     r1, 0           ; c24 = 0x00000n00, c25 = 0x00002n00
    SBBO    &r1, r0, 0, 4   ; Store r1 into CTBIR0 (pointer r0)

; Set C28 = 0x00010000 (shared PRU RAM)
    LDI32   r0, 0x24028     ; Load CTPPR0 address in r0
    LDI     r1, 0x0100      ; c28 = 0x00nnnn00
    SBBO    &r1, r0, 0, 4   ; Store r1 into CTBIR0 (pointer r0)

; Setup auxiliary registers
    LDI     r0, 18              ; Load PRU1 interrupt number in r0 (PRU SRM p. 222)
    LBCO    &r28, c24, 0, 4     ; Load DDR RAM address in r28


; Start main loop
outter_loop:
    LDI     r29, 0                  ; Initialize message RAM buffer pointer in r29

; Fill message buffer 1
    LDI32   r27, LOOPS_PER_MSG      ; Load number of loops per message in r27


inner_loop_1:
    WBS     r31, 30                 ; Wait for PRU1 interrupt signal
    SBCO    &r0, C0, 0x24, 4         ; Clear PRU1 interrupt

    XIN     XFR_BANK0, &r1, 96       ; Retrieve data from scratch pad
    SBBO    &r1, r28, r29, 96       ; Write data to DDR RAM
    ADD     r29, r29, 96            ; Increment message RAM buffer pointer
    SUB     r27, r27, 1             ; Decrement message loop counter
    QBNE    inner_loop_1, r27, 0    ; Loop if the message buffer has not been filled

    LDI     r31.b0, PRU_INT_VALID + PRU0_ARM_INTERRUPT  ; Send interrupt to host


; Fill message buffer 2
    LDI32   r27, LOOPS_PER_MSG      ; Load number of loops per message in r27

inner_loop_2:
    WBS     r31, 30                 ; Wait for PRU1 interrupt signal
    SBCO    &r0, C0, 0x24, 4        ; Clear PRU1 interrupt

    XIN     XFR_BANK0, &r1, 96      ; Retrieve data from scratch pad
    SBBO    &r1, r28, r29, 96       ; Write data to DDR RAM
    ADD     r29, r29, 96            ; Increment message RAM buffer pointer
    SUB     r27, r27, 1             ; Decrement message loop counter
    QBNE    inner_loop_2, r27, 0    ; Loop if the message buffer has not been filled

    LDI     r31.b0, PRU_INT_VALID + PRU0_ARM_INTERRUPT  ; Send interrupt to host


; Start outter loop again
    QBA     outter_loop             ; [TODO]: make loop conditional

; Stop PRU (unreachable)
    HALT
