// Seed: 3752230
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign module_2.type_7 = 0;
endmodule
module module_1 (
    output wor id_0,
    output supply1 id_1,
    input tri1 id_2,
    output logic id_3,
    input supply1 id_4,
    input wand id_5
);
  wire id_7;
  initial begin : LABEL_0
    @(1'b0 || 1 || 1);
    id_3 <= 1'd0 ==? id_5;
  end
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7
  );
endmodule
module module_2 (
    input  tri1 id_0,
    input  tri1 id_1,
    output tri1 id_2,
    output tri  id_3
);
  wire id_5;
  assign id_5 = id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
  tri0 id_6 = id_1;
endmodule
