<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-mmp › include › mach › irqs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>irqs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __ASM_MACH_IRQS_H</span>
<span class="cp">#define __ASM_MACH_IRQS_H</span>

<span class="cm">/*</span>
<span class="cm"> * Interrupt numbers for PXA168</span>
<span class="cm"> */</span>
<span class="cp">#define IRQ_PXA168_NONE			(-1)</span>
<span class="cp">#define IRQ_PXA168_SSP4			0</span>
<span class="cp">#define IRQ_PXA168_SSP3			1</span>
<span class="cp">#define IRQ_PXA168_SSP2			2</span>
<span class="cp">#define IRQ_PXA168_SSP1			3</span>
<span class="cp">#define IRQ_PXA168_PMIC_INT		4</span>
<span class="cp">#define IRQ_PXA168_RTC_INT		5</span>
<span class="cp">#define IRQ_PXA168_RTC_ALARM		6</span>
<span class="cp">#define IRQ_PXA168_TWSI0		7</span>
<span class="cp">#define IRQ_PXA168_GPU			8</span>
<span class="cp">#define IRQ_PXA168_KEYPAD		9</span>
<span class="cp">#define IRQ_PXA168_ONEWIRE		12</span>
<span class="cp">#define IRQ_PXA168_TIMER1		13</span>
<span class="cp">#define IRQ_PXA168_TIMER2		14</span>
<span class="cp">#define IRQ_PXA168_TIMER3		15</span>
<span class="cp">#define IRQ_PXA168_CMU			16</span>
<span class="cp">#define IRQ_PXA168_SSP5			17</span>
<span class="cp">#define IRQ_PXA168_MSP_WAKEUP		19</span>
<span class="cp">#define IRQ_PXA168_CF_WAKEUP		20</span>
<span class="cp">#define IRQ_PXA168_XD_WAKEUP		21</span>
<span class="cp">#define IRQ_PXA168_MFU			22</span>
<span class="cp">#define IRQ_PXA168_MSP			23</span>
<span class="cp">#define IRQ_PXA168_CF			24</span>
<span class="cp">#define IRQ_PXA168_XD			25</span>
<span class="cp">#define IRQ_PXA168_DDR_INT		26</span>
<span class="cp">#define IRQ_PXA168_UART1		27</span>
<span class="cp">#define IRQ_PXA168_UART2		28</span>
<span class="cp">#define IRQ_PXA168_UART3		29</span>
<span class="cp">#define IRQ_PXA168_WDT			35</span>
<span class="cp">#define IRQ_PXA168_MAIN_PMU		36</span>
<span class="cp">#define IRQ_PXA168_FRQ_CHANGE		38</span>
<span class="cp">#define IRQ_PXA168_SDH1			39</span>
<span class="cp">#define IRQ_PXA168_SDH2			40</span>
<span class="cp">#define IRQ_PXA168_LCD			41</span>
<span class="cp">#define IRQ_PXA168_CI			42</span>
<span class="cp">#define IRQ_PXA168_USB1			44</span>
<span class="cp">#define IRQ_PXA168_NAND			45</span>
<span class="cp">#define IRQ_PXA168_HIFI_DMA		46</span>
<span class="cp">#define IRQ_PXA168_DMA_INT0		47</span>
<span class="cp">#define IRQ_PXA168_DMA_INT1		48</span>
<span class="cp">#define IRQ_PXA168_GPIOX		49</span>
<span class="cp">#define IRQ_PXA168_USB2			51</span>
<span class="cp">#define IRQ_PXA168_AC97			57</span>
<span class="cp">#define IRQ_PXA168_TWSI1		58</span>
<span class="cp">#define IRQ_PXA168_AP_PMU		60</span>
<span class="cp">#define IRQ_PXA168_SM_INT		63</span>

<span class="cm">/*</span>
<span class="cm"> * Interrupt numbers for PXA910</span>
<span class="cm"> */</span>
<span class="cp">#define IRQ_PXA910_NONE			(-1)</span>
<span class="cp">#define IRQ_PXA910_AIRQ			0</span>
<span class="cp">#define IRQ_PXA910_SSP3			1</span>
<span class="cp">#define IRQ_PXA910_SSP2			2</span>
<span class="cp">#define IRQ_PXA910_SSP1			3</span>
<span class="cp">#define IRQ_PXA910_PMIC_INT		4</span>
<span class="cp">#define IRQ_PXA910_RTC_INT		5</span>
<span class="cp">#define IRQ_PXA910_RTC_ALARM		6</span>
<span class="cp">#define IRQ_PXA910_TWSI0		7</span>
<span class="cp">#define IRQ_PXA910_GPU			8</span>
<span class="cp">#define IRQ_PXA910_KEYPAD		9</span>
<span class="cp">#define IRQ_PXA910_ROTARY		10</span>
<span class="cp">#define IRQ_PXA910_TRACKBALL		11</span>
<span class="cp">#define IRQ_PXA910_ONEWIRE		12</span>
<span class="cp">#define IRQ_PXA910_AP1_TIMER1		13</span>
<span class="cp">#define IRQ_PXA910_AP1_TIMER2		14</span>
<span class="cp">#define IRQ_PXA910_AP1_TIMER3		15</span>
<span class="cp">#define IRQ_PXA910_IPC_AP0		16</span>
<span class="cp">#define IRQ_PXA910_IPC_AP1		17</span>
<span class="cp">#define IRQ_PXA910_IPC_AP2		18</span>
<span class="cp">#define IRQ_PXA910_IPC_AP3		19</span>
<span class="cp">#define IRQ_PXA910_IPC_AP4		20</span>
<span class="cp">#define IRQ_PXA910_IPC_CP0		21</span>
<span class="cp">#define IRQ_PXA910_IPC_CP1		22</span>
<span class="cp">#define IRQ_PXA910_IPC_CP2		23</span>
<span class="cp">#define IRQ_PXA910_IPC_CP3		24</span>
<span class="cp">#define IRQ_PXA910_IPC_CP4		25</span>
<span class="cp">#define IRQ_PXA910_L2_DDR		26</span>
<span class="cp">#define IRQ_PXA910_UART2		27</span>
<span class="cp">#define IRQ_PXA910_UART3		28</span>
<span class="cp">#define IRQ_PXA910_AP2_TIMER1		29</span>
<span class="cp">#define IRQ_PXA910_AP2_TIMER2		30</span>
<span class="cp">#define IRQ_PXA910_CP2_TIMER1		31</span>
<span class="cp">#define IRQ_PXA910_CP2_TIMER2		32</span>
<span class="cp">#define IRQ_PXA910_CP2_TIMER3		33</span>
<span class="cp">#define IRQ_PXA910_GSSP			34</span>
<span class="cp">#define IRQ_PXA910_CP2_WDT		35</span>
<span class="cp">#define IRQ_PXA910_MAIN_PMU		36</span>
<span class="cp">#define IRQ_PXA910_CP_FREQ_CHG		37</span>
<span class="cp">#define IRQ_PXA910_AP_FREQ_CHG		38</span>
<span class="cp">#define IRQ_PXA910_MMC			39</span>
<span class="cp">#define IRQ_PXA910_AEU			40</span>
<span class="cp">#define IRQ_PXA910_LCD			41</span>
<span class="cp">#define IRQ_PXA910_CCIC			42</span>
<span class="cp">#define IRQ_PXA910_IRE			43</span>
<span class="cp">#define IRQ_PXA910_USB1			44</span>
<span class="cp">#define IRQ_PXA910_NAND			45</span>
<span class="cp">#define IRQ_PXA910_HIFI_DMA		46</span>
<span class="cp">#define IRQ_PXA910_DMA_INT0		47</span>
<span class="cp">#define IRQ_PXA910_DMA_INT1		48</span>
<span class="cp">#define IRQ_PXA910_AP_GPIO		49</span>
<span class="cp">#define IRQ_PXA910_AP2_TIMER3		50</span>
<span class="cp">#define IRQ_PXA910_USB2			51</span>
<span class="cp">#define IRQ_PXA910_TWSI1		54</span>
<span class="cp">#define IRQ_PXA910_CP_GPIO		55</span>
<span class="cp">#define IRQ_PXA910_UART1		59	</span><span class="cm">/* Slow UART */</span><span class="cp"></span>
<span class="cp">#define IRQ_PXA910_AP_PMU		60</span>
<span class="cp">#define IRQ_PXA910_SM_INT		63	</span><span class="cm">/* from PinMux */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Interrupt numbers for MMP2</span>
<span class="cm"> */</span>
<span class="cp">#define IRQ_MMP2_NONE			(-1)</span>
<span class="cp">#define IRQ_MMP2_SSP1			0</span>
<span class="cp">#define IRQ_MMP2_SSP2			1</span>
<span class="cp">#define IRQ_MMP2_SSPA1			2</span>
<span class="cp">#define IRQ_MMP2_SSPA2			3</span>
<span class="cp">#define IRQ_MMP2_PMIC_MUX		4	</span><span class="cm">/* PMIC &amp; Charger */</span><span class="cp"></span>
<span class="cp">#define IRQ_MMP2_RTC_MUX		5</span>
<span class="cp">#define IRQ_MMP2_TWSI1			7</span>
<span class="cp">#define IRQ_MMP2_GPU			8</span>
<span class="cp">#define IRQ_MMP2_KEYPAD_MUX		9</span>
<span class="cp">#define IRQ_MMP2_ROTARY			10</span>
<span class="cp">#define IRQ_MMP2_TRACKBALL		11</span>
<span class="cp">#define IRQ_MMP2_ONEWIRE		12</span>
<span class="cp">#define IRQ_MMP2_TIMER1			13</span>
<span class="cp">#define IRQ_MMP2_TIMER2			14</span>
<span class="cp">#define IRQ_MMP2_TIMER3			15</span>
<span class="cp">#define IRQ_MMP2_RIPC			16</span>
<span class="cp">#define IRQ_MMP2_TWSI_MUX		17	</span><span class="cm">/* TWSI2 ~ TWSI6 */</span><span class="cp"></span>
<span class="cp">#define IRQ_MMP2_HDMI			19</span>
<span class="cp">#define IRQ_MMP2_SSP3			20</span>
<span class="cp">#define IRQ_MMP2_SSP4			21</span>
<span class="cp">#define IRQ_MMP2_USB_HS1		22</span>
<span class="cp">#define IRQ_MMP2_USB_HS2		23</span>
<span class="cp">#define IRQ_MMP2_UART3			24</span>
<span class="cp">#define IRQ_MMP2_UART1			27</span>
<span class="cp">#define IRQ_MMP2_UART2			28</span>
<span class="cp">#define IRQ_MMP2_MIPI_DSI		29</span>
<span class="cp">#define IRQ_MMP2_CI2			30</span>
<span class="cp">#define IRQ_MMP2_PMU_TIMER1		31</span>
<span class="cp">#define IRQ_MMP2_PMU_TIMER2		32</span>
<span class="cp">#define IRQ_MMP2_PMU_TIMER3		33</span>
<span class="cp">#define IRQ_MMP2_USB_FS			34</span>
<span class="cp">#define IRQ_MMP2_MISC_MUX		35</span>
<span class="cp">#define IRQ_MMP2_WDT1			36</span>
<span class="cp">#define IRQ_MMP2_NAND_DMA		37</span>
<span class="cp">#define IRQ_MMP2_USIM			38</span>
<span class="cp">#define IRQ_MMP2_MMC			39</span>
<span class="cp">#define IRQ_MMP2_WTM			40</span>
<span class="cp">#define IRQ_MMP2_LCD			41</span>
<span class="cp">#define IRQ_MMP2_CI			42</span>
<span class="cp">#define IRQ_MMP2_IRE			43</span>
<span class="cp">#define IRQ_MMP2_USB_OTG		44</span>
<span class="cp">#define IRQ_MMP2_NAND			45</span>
<span class="cp">#define IRQ_MMP2_UART4			46</span>
<span class="cp">#define IRQ_MMP2_DMA_FIQ		47</span>
<span class="cp">#define IRQ_MMP2_DMA_RIQ		48</span>
<span class="cp">#define IRQ_MMP2_GPIO			49</span>
<span class="cp">#define IRQ_MMP2_MIPI_HSI1_MUX		51</span>
<span class="cp">#define IRQ_MMP2_MMC2			52</span>
<span class="cp">#define IRQ_MMP2_MMC3			53</span>
<span class="cp">#define IRQ_MMP2_MMC4			54</span>
<span class="cp">#define IRQ_MMP2_MIPI_HSI0_MUX		55</span>
<span class="cp">#define IRQ_MMP2_MSP			58</span>
<span class="cp">#define IRQ_MMP2_MIPI_SLIM_DMA		59</span>
<span class="cp">#define IRQ_MMP2_PJ4_FREQ_CHG		60</span>
<span class="cp">#define IRQ_MMP2_MIPI_SLIM		62</span>
<span class="cp">#define IRQ_MMP2_SM			63</span>

<span class="cp">#define IRQ_MMP2_MUX_BASE		64</span>

<span class="cm">/* secondary interrupt of INT #4 */</span>
<span class="cp">#define IRQ_MMP2_PMIC_BASE		(IRQ_MMP2_MUX_BASE)</span>
<span class="cp">#define IRQ_MMP2_CHARGER		(IRQ_MMP2_PMIC_BASE + 0)</span>
<span class="cp">#define IRQ_MMP2_PMIC			(IRQ_MMP2_PMIC_BASE + 1)</span>

<span class="cm">/* secondary interrupt of INT #5 */</span>
<span class="cp">#define IRQ_MMP2_RTC_BASE		(IRQ_MMP2_PMIC_BASE + 2)</span>
<span class="cp">#define IRQ_MMP2_RTC_ALARM		(IRQ_MMP2_RTC_BASE + 0)</span>
<span class="cp">#define IRQ_MMP2_RTC			(IRQ_MMP2_RTC_BASE + 1)</span>

<span class="cm">/* secondary interrupt of INT #9 */</span>
<span class="cp">#define IRQ_MMP2_KEYPAD_BASE		(IRQ_MMP2_RTC_BASE + 2)</span>
<span class="cp">#define IRQ_MMP2_KPC			(IRQ_MMP2_KEYPAD_BASE + 0)</span>
<span class="cp">#define IRQ_MMP2_ROTORY			(IRQ_MMP2_KEYPAD_BASE + 1)</span>
<span class="cp">#define IRQ_MMP2_TBALL			(IRQ_MMP2_KEYPAD_BASE + 2)</span>

<span class="cm">/* secondary interrupt of INT #17 */</span>
<span class="cp">#define IRQ_MMP2_TWSI_BASE		(IRQ_MMP2_KEYPAD_BASE + 3)</span>
<span class="cp">#define IRQ_MMP2_TWSI2			(IRQ_MMP2_TWSI_BASE + 0)</span>
<span class="cp">#define IRQ_MMP2_TWSI3			(IRQ_MMP2_TWSI_BASE + 1)</span>
<span class="cp">#define IRQ_MMP2_TWSI4			(IRQ_MMP2_TWSI_BASE + 2)</span>
<span class="cp">#define IRQ_MMP2_TWSI5			(IRQ_MMP2_TWSI_BASE + 3)</span>
<span class="cp">#define IRQ_MMP2_TWSI6			(IRQ_MMP2_TWSI_BASE + 4)</span>

<span class="cm">/* secondary interrupt of INT #35 */</span>
<span class="cp">#define IRQ_MMP2_MISC_BASE		(IRQ_MMP2_TWSI_BASE + 5)</span>
<span class="cp">#define IRQ_MMP2_PERF			(IRQ_MMP2_MISC_BASE + 0)</span>
<span class="cp">#define IRQ_MMP2_L2_PA_ECC		(IRQ_MMP2_MISC_BASE + 1)</span>
<span class="cp">#define IRQ_MMP2_L2_ECC			(IRQ_MMP2_MISC_BASE + 2)</span>
<span class="cp">#define IRQ_MMP2_L2_UECC		(IRQ_MMP2_MISC_BASE + 3)</span>
<span class="cp">#define IRQ_MMP2_DDR			(IRQ_MMP2_MISC_BASE + 4)</span>
<span class="cp">#define IRQ_MMP2_FAB0_TIMEOUT		(IRQ_MMP2_MISC_BASE + 5)</span>
<span class="cp">#define IRQ_MMP2_FAB1_TIMEOUT		(IRQ_MMP2_MISC_BASE + 6)</span>
<span class="cp">#define IRQ_MMP2_FAB2_TIMEOUT		(IRQ_MMP2_MISC_BASE + 7)</span>
<span class="cp">#define IRQ_MMP2_THERMAL		(IRQ_MMP2_MISC_BASE + 9)</span>
<span class="cp">#define IRQ_MMP2_MAIN_PMU		(IRQ_MMP2_MISC_BASE + 10)</span>
<span class="cp">#define IRQ_MMP2_WDT2			(IRQ_MMP2_MISC_BASE + 11)</span>
<span class="cp">#define IRQ_MMP2_CORESIGHT		(IRQ_MMP2_MISC_BASE + 12)</span>
<span class="cp">#define IRQ_MMP2_COMMTX			(IRQ_MMP2_MISC_BASE + 13)</span>
<span class="cp">#define IRQ_MMP2_COMMRX			(IRQ_MMP2_MISC_BASE + 14)</span>

<span class="cm">/* secondary interrupt of INT #51 */</span>
<span class="cp">#define IRQ_MMP2_MIPI_HSI1_BASE		(IRQ_MMP2_MISC_BASE + 15)</span>
<span class="cp">#define IRQ_MMP2_HSI1_CAWAKE		(IRQ_MMP2_MIPI_HSI1_BASE + 0)</span>
<span class="cp">#define IRQ_MMP2_MIPI_HSI_INT1		(IRQ_MMP2_MIPI_HSI1_BASE + 1)</span>

<span class="cm">/* secondary interrupt of INT #55 */</span>
<span class="cp">#define IRQ_MMP2_MIPI_HSI0_BASE		(IRQ_MMP2_MIPI_HSI1_BASE + 2)</span>
<span class="cp">#define IRQ_MMP2_HSI0_CAWAKE		(IRQ_MMP2_MIPI_HSI0_BASE + 0)</span>
<span class="cp">#define IRQ_MMP2_MIPI_HSI_INT0		(IRQ_MMP2_MIPI_HSI0_BASE + 1)</span>

<span class="cp">#define IRQ_MMP2_MUX_END		(IRQ_MMP2_MIPI_HSI0_BASE + 2)</span>

<span class="cp">#define IRQ_GPIO_START			128</span>
<span class="cp">#define MMP_NR_BUILTIN_GPIO		192</span>
<span class="cp">#define MMP_GPIO_TO_IRQ(gpio)		(IRQ_GPIO_START + (gpio))</span>

<span class="cp">#define IRQ_BOARD_START			(IRQ_GPIO_START + MMP_NR_BUILTIN_GPIO)</span>
<span class="cp">#define MMP_NR_IRQS			IRQ_BOARD_START</span>

<span class="cp">#endif </span><span class="cm">/* __ASM_MACH_IRQS_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
