`include "definitions.vh"

module karaoke();
    reg  clk, rst;
    wire [`CHAR_H-1:0] <subline_signals>;

<buslistROM_instantiations>

    initial forever begin
        repeat (`CPSBLN*`CHAR_W-1) begin
            clk = 1; #5;
            clk = 0; #5;
        end
        $stop;
        clk = 1; #5;
        clk = 0; #5;
    end

    initial begin
        #31680;
        $stop;
    end
endmodule
