This directory includes:
 * A XTEA design RTL description;
 * A simulation environment;
 * A logic synthesis environment for XTEA;
 * A [tutorial to perform formal verification](https://docs.google.com/document/d/150YB0VMxgKQdXqmAXRtbXw-eD8_Ci5nagHsnGD5Vi9s/edit?usp=sharing) at XTEA design using JasperGold tool;
 * A [tutorial to simulation faults](https://docs.google.com/document/d/1TetqhJCct3XBCcxbOKja8AEMGIT0XOg6zKsuXoHrAUw/edit?usp=sharing) at XTEA design using Xcelium tool.
