INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/pc/pc.srcs/sources_1/new/pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/pc/pc.srcs/sim_1/new/pc_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_tb
