<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x0' due to conflict." projectName="proj" solutionName="solution1" date="2022-10-16T19:15:36.051+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d10_S' is changed to 'fifo_w32_d10_S_x0' due to conflict." projectName="proj" solutionName="solution1" date="2022-10-16T19:15:36.045+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict." projectName="proj" solutionName="solution1" date="2022-10-16T19:15:35.951+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d10_S' is changed to 'fifo_w32_d10_S_x' due to conflict." projectName="proj" solutionName="solution1" date="2022-10-16T19:15:35.945+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-786] Detected dataflow-on-top in function  'example' (example.cpp:18:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).&#xD;&#xA;Resolution: For help on HLS 200-786 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-786.html" projectName="proj" solutionName="solution1" date="2022-10-16T19:15:32.936+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-805] An internal stream 'data_channel2' (example.cpp:24) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma." projectName="proj" solutionName="solution1" date="2022-10-16T19:15:32.929+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-805] An internal stream 'data_channel2' (example.cpp:34) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma." projectName="proj" solutionName="solution1" date="2022-10-16T19:15:32.912+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-805] An internal stream 'data_channel2' (example.cpp:69) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma." projectName="proj" solutionName="solution1" date="2022-10-16T19:15:32.906+0800" type="Warning"/>
        <logs message="WARNING: [HLS 207-5529] extra token before variable expression is ignored (example.cpp:21:36)" projectName="proj" solutionName="solution1" date="2022-10-16T19:15:26.835+0800" type="Warning"/>
        <logs message="WARNING: [HLS 207-5529] extra token before variable expression is ignored (example.cpp:20:36)" projectName="proj" solutionName="solution1" date="2022-10-16T19:15:25.296+0800" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: Hls::stream 'hls::stream&lt;int, 0>1' contains leftover data, which may result in RTL simulation hanging." projectName="proj" solutionName="solution1" date="2022-10-16T19:18:03.981+0800" type="Warning"/>
        <logs message="WARNING: Hls::stream 'hls::stream&lt;int, 0>1' contains leftover data, which may result in RTL simulation hanging." projectName="proj" solutionName="solution1" date="2022-10-16T19:17:52.403+0800" type="Warning"/>
        <logs message="WARNING: Hls::stream 'hls::stream&lt;int, 0>1' contains leftover data, which may result in RTL simulation hanging." projectName="proj" solutionName="solution1" date="2022-10-16T19:16:29.866+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'if_fifo_cap' [D:/Documents/HLS/labA/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example.v:143]&#xD;&#xA;Completed static elaboration&#xD;&#xA;Starting simulation data flow analysis&#xD;&#xA;Completed simulation data flow analysis&#xD;&#xA;Time Resolution for simulation is 1ps&#xD;&#xA;Compiling package xil_defaultlib.$unit_dataflow_monitor_sv&#xD;&#xA;Compiling module xil_defaultlib.example_flow_control_loop_pipe_s...&#xD;&#xA;Compiling module xil_defaultlib.example_proc_1_1_Pipeline_VITIS_...&#xD;&#xA;Compiling module xil_defaultlib.example_proc_1_1&#xD;&#xA;Compiling module xil_defaultlib.example_proc_1_2_Pipeline_VITIS_...&#xD;&#xA;Compiling module xil_defaultlib.example_proc_1_2&#xD;&#xA;Compiling module xil_defaultlib.example_fifo_w32_d10_S_shiftReg(...&#xD;&#xA;Compiling module xil_defaultlib.example_fifo_w32_d10_S(ADDR_WIDT...&#xD;&#xA;Compiling module xil_defaultlib.example_fifo_w32_d2_S_shiftReg(A...&#xD;&#xA;Compiling module xil_defaultlib.example_fifo_w32_d2_S(ADDR_WIDTH...&#xD;&#xA;Compiling module xil_defaultlib.example_start_for_proc_1_2_U0_sh...&#xD;&#xA;Compiling module xil_defaultlib.example_start_for_proc_1_2_U0&#xD;&#xA;Compiling module xil_defaultlib.example_proc_1&#xD;&#xA;Compiling module xil_defaultlib.example_proc_2_1_Pipeline_VITIS_...&#xD;&#xA;Compiling module xil_defaultlib.example_proc_2_1&#xD;&#xA;Compiling module xil_defaultlib.example_flow_control_loop_pipe&#xD;&#xA;Compiling module xil_defaultlib.example_proc_2_2&#xD;&#xA;Compiling module xil_defaultlib.example_fifo_w32_d10_S_x_shiftRe...&#xD;&#xA;Compiling module xil_defaultlib.example_fifo_w32_d10_S_x(ADDR_WI...&#xD;&#xA;Compiling module xil_defaultlib.example_fifo_w32_d2_S_x_shiftReg...&#xD;&#xA;Compiling module xil_defaultlib.example_fifo_w32_d2_S_x(ADDR_WID...&#xD;&#xA;Compiling module xil_defaultlib.example_start_for_proc_2_2_U0_sh...&#xD;&#xA;Compiling module xil_defaultlib.example_start_for_proc_2_2_U0&#xD;&#xA;Compiling module xil_defaultlib.example_proc_2&#xD;&#xA;Compiling module xil_defaultlib.example_fifo_w32_d10_S_x0_shiftR...&#xD;&#xA;Compiling module xil_defaultlib.example_fifo_w32_d10_S_x0(ADDR_W...&#xD;&#xA;Compiling module xil_defaultlib.example_fifo_w32_d2_S_x0_shiftRe...&#xD;&#xA;Compiling module xil_defaultlib.example_fifo_w32_d2_S_x0(ADDR_WI...&#xD;&#xA;Compiling module xil_defaultlib.example_start_for_proc_2_U0_shif...&#xD;&#xA;Compiling module xil_defaultlib.example_start_for_proc_2_U0&#xD;&#xA;Compiling module xil_defaultlib.example&#xD;&#xA;Compiling module xil_defaultlib.AESL_autofifo_A&#xD;&#xA;Compiling module xil_defaultlib.AESL_autofifo_B&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_detector_1&#xD;&#xA;Compiling module xil_defaultlib.df_fifo_intf&#xD;&#xA;Compiling module xil_defaultlib.df_process_intf&#xD;&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xD;&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)&#xD;&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xD;&#xA;Compiling module xil_defaultlib.fifo_monitor_1&#xD;&#xA;Compiling module xil_defaultlib.apatb_example_top&#xD;&#xA;Compiling module work.glbl&#xD;&#xA;Built simulation snapshot example&#xD;&#xA;&#xD;&#xA;****** xsim v2022.1 (64-bit)&#xD;&#xA;  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022&#xD;&#xA;  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022&#xD;&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source xsim.dir/example/xsim_script.tcl&#xD;&#xA;# xsim {example} -autoloadwcfg -tclbatch {example.tcl}&#xD;&#xA;Time resolution is 1 ps&#xD;&#xA;source example.tcl&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 4 [0.00%] @ &quot;127000&quot;&#xD;&#xA;// RTL Simulation : 1 / 4 [82.35%] @ &quot;860000&quot;&#xD;&#xA;// RTL Simulation : 2 / 4 [82.35%] @ &quot;1194000&quot;&#xD;&#xA;// RTL Simulation : 3 / 4 [82.35%] @ &quot;1567000&quot;&#xD;&#xA;// RTL Simulation : 4 / 4 [100.00%] @ &quot;1901000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 1980990 ps : File &quot;D:/Documents/HLS/labA/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example.autotb.v&quot; Line 269&#xD;&#xA;## quit" projectName="proj" solutionName="solution1" date="2022-10-16T19:16:29.339+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'if_num_data_valid' [D:/Documents/HLS/labA/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example.v:142]" projectName="proj" solutionName="solution1" date="2022-10-16T19:16:22.587+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 11 for port 'if_fifo_cap' [D:/Documents/HLS/labA/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example.v:128]" projectName="proj" solutionName="solution1" date="2022-10-16T19:16:22.579+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 11 for port 'if_num_data_valid' [D:/Documents/HLS/labA/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example.v:127]" projectName="proj" solutionName="solution1" date="2022-10-16T19:16:22.575+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'if_fifo_cap' [D:/Documents/HLS/labA/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example_proc_2.v:165]" projectName="proj" solutionName="solution1" date="2022-10-16T19:16:22.567+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'if_num_data_valid' [D:/Documents/HLS/labA/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example_proc_2.v:164]" projectName="proj" solutionName="solution1" date="2022-10-16T19:16:22.559+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 11 for port 'if_fifo_cap' [D:/Documents/HLS/labA/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example_proc_2.v:150]" projectName="proj" solutionName="solution1" date="2022-10-16T19:16:22.555+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 11 for port 'if_num_data_valid' [D:/Documents/HLS/labA/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example_proc_2.v:149]" projectName="proj" solutionName="solution1" date="2022-10-16T19:16:22.547+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'if_fifo_cap' [D:/Documents/HLS/labA/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example_proc_1.v:184]" projectName="proj" solutionName="solution1" date="2022-10-16T19:16:22.543+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'if_num_data_valid' [D:/Documents/HLS/labA/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example_proc_1.v:183]" projectName="proj" solutionName="solution1" date="2022-10-16T19:16:22.535+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 11 for port 'if_fifo_cap' [D:/Documents/HLS/labA/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example_proc_1.v:169]" projectName="proj" solutionName="solution1" date="2022-10-16T19:16:22.527+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 11 for port 'if_num_data_valid' [D:/Documents/HLS/labA/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/example_proc_1.v:168]" projectName="proj" solutionName="solution1" date="2022-10-16T19:16:22.519+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'AESL_inst_example_proc_2_U0_data_channel2_U_pair_info' must explicitly be declared as automatic or static [D:/Documents/HLS/labA/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/fifo_monitor.v:1677]" projectName="proj" solutionName="solution1" date="2022-10-16T19:16:21.709+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'AESL_inst_example_proc_2_U0_data_channel2_U_pair_tmp' must explicitly be declared as automatic or static [D:/Documents/HLS/labA/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/fifo_monitor.v:1676]" projectName="proj" solutionName="solution1" date="2022-10-16T19:16:21.705+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'AESL_inst_example_proc_2_U0_data_channel2_U_idx' must explicitly be declared as automatic or static [D:/Documents/HLS/labA/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/fifo_monitor.v:1675]" projectName="proj" solutionName="solution1" date="2022-10-16T19:16:21.697+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'AESL_inst_example_proc_2_U0_data_channel1_U_pair_info' must explicitly be declared as automatic or static [D:/Documents/HLS/labA/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/fifo_monitor.v:1406]" projectName="proj" solutionName="solution1" date="2022-10-16T19:16:21.689+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'AESL_inst_example_proc_2_U0_data_channel1_U_pair_tmp' must explicitly be declared as automatic or static [D:/Documents/HLS/labA/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/fifo_monitor.v:1405]" projectName="proj" solutionName="solution1" date="2022-10-16T19:16:21.685+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'AESL_inst_example_proc_2_U0_data_channel1_U_idx' must explicitly be declared as automatic or static [D:/Documents/HLS/labA/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/fifo_monitor.v:1404]" projectName="proj" solutionName="solution1" date="2022-10-16T19:16:21.677+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'AESL_inst_example_proc_1_U0_data_channel2_U_pair_info' must explicitly be declared as automatic or static [D:/Documents/HLS/labA/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/fifo_monitor.v:1135]" projectName="proj" solutionName="solution1" date="2022-10-16T19:16:21.673+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'AESL_inst_example_proc_1_U0_data_channel2_U_pair_tmp' must explicitly be declared as automatic or static [D:/Documents/HLS/labA/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/fifo_monitor.v:1134]" projectName="proj" solutionName="solution1" date="2022-10-16T19:16:21.665+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'AESL_inst_example_proc_1_U0_data_channel2_U_idx' must explicitly be declared as automatic or static [D:/Documents/HLS/labA/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/fifo_monitor.v:1133]" projectName="proj" solutionName="solution1" date="2022-10-16T19:16:21.657+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'AESL_inst_example_proc_1_U0_data_channel1_U_pair_info' must explicitly be declared as automatic or static [D:/Documents/HLS/labA/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/fifo_monitor.v:864]" projectName="proj" solutionName="solution1" date="2022-10-16T19:16:21.653+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'AESL_inst_example_proc_1_U0_data_channel1_U_pair_tmp' must explicitly be declared as automatic or static [D:/Documents/HLS/labA/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/fifo_monitor.v:863]" projectName="proj" solutionName="solution1" date="2022-10-16T19:16:21.644+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'AESL_inst_example_proc_1_U0_data_channel1_U_idx' must explicitly be declared as automatic or static [D:/Documents/HLS/labA/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/fifo_monitor.v:862]" projectName="proj" solutionName="solution1" date="2022-10-16T19:16:21.636+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'AESL_inst_example_data_channel2_U_pair_info' must explicitly be declared as automatic or static [D:/Documents/HLS/labA/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/fifo_monitor.v:593]" projectName="proj" solutionName="solution1" date="2022-10-16T19:16:21.628+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'AESL_inst_example_data_channel2_U_pair_tmp' must explicitly be declared as automatic or static [D:/Documents/HLS/labA/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/fifo_monitor.v:592]" projectName="proj" solutionName="solution1" date="2022-10-16T19:16:21.620+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'AESL_inst_example_data_channel2_U_idx' must explicitly be declared as automatic or static [D:/Documents/HLS/labA/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/fifo_monitor.v:591]" projectName="proj" solutionName="solution1" date="2022-10-16T19:16:21.616+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'AESL_inst_example_data_channel1_U_pair_info' must explicitly be declared as automatic or static [D:/Documents/HLS/labA/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/fifo_monitor.v:322]" projectName="proj" solutionName="solution1" date="2022-10-16T19:16:21.608+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'AESL_inst_example_data_channel1_U_pair_tmp' must explicitly be declared as automatic or static [D:/Documents/HLS/labA/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/fifo_monitor.v:321]" projectName="proj" solutionName="solution1" date="2022-10-16T19:16:21.600+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'AESL_inst_example_data_channel1_U_idx' must explicitly be declared as automatic or static [D:/Documents/HLS/labA/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/fifo_monitor.v:320]" projectName="proj" solutionName="solution1" date="2022-10-16T19:16:21.592+0800" type="Warning"/>
        <logs message="WARNING: Hls::stream 'hls::stream&lt;int, 0>1' contains leftover data, which may result in RTL simulation hanging." projectName="proj" solutionName="solution1" date="2022-10-16T19:16:20.485+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'AESL_inst_example_proc_2_U0_data_channel2_U_pair_info' must explicitly be declared as automatic or static [D:/Documents/HLS/labA/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/fifo_monitor.v:1677]" projectName="proj" solutionName="solution1" date="2022-10-16T19:16:06.392+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'AESL_inst_example_proc_2_U0_data_channel2_U_pair_tmp' must explicitly be declared as automatic or static [D:/Documents/HLS/labA/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/fifo_monitor.v:1676]" projectName="proj" solutionName="solution1" date="2022-10-16T19:16:06.384+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'AESL_inst_example_proc_2_U0_data_channel2_U_idx' must explicitly be declared as automatic or static [D:/Documents/HLS/labA/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/fifo_monitor.v:1675]" projectName="proj" solutionName="solution1" date="2022-10-16T19:16:06.376+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'AESL_inst_example_proc_2_U0_data_channel1_U_pair_info' must explicitly be declared as automatic or static [D:/Documents/HLS/labA/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/fifo_monitor.v:1406]" projectName="proj" solutionName="solution1" date="2022-10-16T19:16:06.368+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'AESL_inst_example_proc_2_U0_data_channel1_U_pair_tmp' must explicitly be declared as automatic or static [D:/Documents/HLS/labA/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/fifo_monitor.v:1405]" projectName="proj" solutionName="solution1" date="2022-10-16T19:16:06.364+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'AESL_inst_example_proc_2_U0_data_channel1_U_idx' must explicitly be declared as automatic or static [D:/Documents/HLS/labA/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/fifo_monitor.v:1404]" projectName="proj" solutionName="solution1" date="2022-10-16T19:16:06.356+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'AESL_inst_example_proc_1_U0_data_channel2_U_pair_info' must explicitly be declared as automatic or static [D:/Documents/HLS/labA/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/fifo_monitor.v:1135]" projectName="proj" solutionName="solution1" date="2022-10-16T19:16:06.348+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'AESL_inst_example_proc_1_U0_data_channel2_U_pair_tmp' must explicitly be declared as automatic or static [D:/Documents/HLS/labA/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/fifo_monitor.v:1134]" projectName="proj" solutionName="solution1" date="2022-10-16T19:16:06.340+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'AESL_inst_example_proc_1_U0_data_channel2_U_idx' must explicitly be declared as automatic or static [D:/Documents/HLS/labA/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/fifo_monitor.v:1133]" projectName="proj" solutionName="solution1" date="2022-10-16T19:16:06.332+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'AESL_inst_example_proc_1_U0_data_channel1_U_pair_info' must explicitly be declared as automatic or static [D:/Documents/HLS/labA/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/fifo_monitor.v:864]" projectName="proj" solutionName="solution1" date="2022-10-16T19:16:06.324+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'AESL_inst_example_proc_1_U0_data_channel1_U_pair_tmp' must explicitly be declared as automatic or static [D:/Documents/HLS/labA/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/fifo_monitor.v:863]" projectName="proj" solutionName="solution1" date="2022-10-16T19:16:06.316+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'AESL_inst_example_proc_1_U0_data_channel1_U_idx' must explicitly be declared as automatic or static [D:/Documents/HLS/labA/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/fifo_monitor.v:862]" projectName="proj" solutionName="solution1" date="2022-10-16T19:16:06.308+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'AESL_inst_example_data_channel2_U_pair_info' must explicitly be declared as automatic or static [D:/Documents/HLS/labA/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/fifo_monitor.v:593]" projectName="proj" solutionName="solution1" date="2022-10-16T19:16:06.304+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'AESL_inst_example_data_channel2_U_pair_tmp' must explicitly be declared as automatic or static [D:/Documents/HLS/labA/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/fifo_monitor.v:592]" projectName="proj" solutionName="solution1" date="2022-10-16T19:16:06.296+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'AESL_inst_example_data_channel2_U_idx' must explicitly be declared as automatic or static [D:/Documents/HLS/labA/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/fifo_monitor.v:591]" projectName="proj" solutionName="solution1" date="2022-10-16T19:16:06.288+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'AESL_inst_example_data_channel1_U_pair_info' must explicitly be declared as automatic or static [D:/Documents/HLS/labA/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/fifo_monitor.v:322]" projectName="proj" solutionName="solution1" date="2022-10-16T19:16:06.284+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'AESL_inst_example_data_channel1_U_pair_tmp' must explicitly be declared as automatic or static [D:/Documents/HLS/labA/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/fifo_monitor.v:321]" projectName="proj" solutionName="solution1" date="2022-10-16T19:16:06.276+0800" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'AESL_inst_example_data_channel1_U_idx' must explicitly be declared as automatic or static [D:/Documents/HLS/labA/03-dataflow_debug_and_optimization/reference_files/deadlock/proj/solution1/sim/verilog/fifo_monitor.v:320]" projectName="proj" solutionName="solution1" date="2022-10-16T19:16:06.272+0800" type="Warning"/>
        <logs message="WARNING: Hls::stream 'hls::stream&lt;int, 0>1' contains leftover data, which may result in RTL simulation hanging." projectName="proj" solutionName="solution1" date="2022-10-16T19:16:01.031+0800" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
