-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.
--DB1_td_shift[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]
--register power-up is low

DB1_td_shift[0] = AMPP_FUNCTION(A1L10, DB1L69, !A1L2, !A1L8, DB1L57);


--DB2_td_shift[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]
--register power-up is low

DB2_td_shift[0] = AMPP_FUNCTION(A1L22, DB2L69, !A1L14, !A1L20, DB2L57);


--JE1_sr[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[1]
--register power-up is low

JE1_sr[1] = DFFEAS(JE1L57, A1L48,  ,  , JE1L20,  ,  , JE1L19,  );


--MF1_sr[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[1]
--register power-up is low

MF1_sr[1] = DFFEAS(MF1L57, A1L75,  ,  , MF1L25,  ,  , MF1L24,  );


--DB1_count[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1]
--register power-up is low

DB1_count[1] = AMPP_FUNCTION(A1L10, DB1_count[0], !A1L2, !A1L8, DB1L57);


--DB1_td_shift[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]
--register power-up is low

DB1_td_shift[9] = AMPP_FUNCTION(A1L10, DB1L70, !A1L2, !A1L8, DB1L57);


--DB2_count[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1]
--register power-up is low

DB2_count[1] = AMPP_FUNCTION(A1L22, DB2_count[0], !A1L14, !A1L20, DB2L57);


--DB2_td_shift[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]
--register power-up is low

DB2_td_shift[9] = AMPP_FUNCTION(A1L22, DB2L70, !A1L14, !A1L20, DB2L57);


--JE1_sr[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[2]
--register power-up is low

JE1_sr[2] = DFFEAS(JE1L58, A1L48,  ,  , JE1L20,  ,  , JE1L19,  );


--WD1_break_readreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0]
--register power-up is low

WD1_break_readreg[0] = DFFEAS(HE1_jdo[0], CLOCK_50,  ,  , WD1L23,  ,  , WD1L24,  );


--FE1_MonDReg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]
--register power-up is low

FE1_MonDReg[0] = DFFEAS(HE1_jdo[3], CLOCK_50,  ,  , FE1L50, SE1_q_a[0],  , FE1L70, HE1_take_action_ocimem_b);


--MF1_sr[2] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[2]
--register power-up is low

MF1_sr[2] = DFFEAS(MF1L58, A1L75,  ,  , MF1L25,  ,  , MF1L24,  );


--AF1_break_readreg[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[0]
--register power-up is low

AF1_break_readreg[0] = DFFEAS(LF1_jdo[0], CLOCK_50,  ,  , AF1L7,  ,  , AF1L8,  );


--KF1_MonDReg[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[0]
--register power-up is low

KF1_MonDReg[0] = DFFEAS(LF1_jdo[3], CLOCK_50,  ,  , KF1L50, SE2_q_a[0],  , KF1L61, LF1_take_action_ocimem_b);


--DB1_count[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0]
--register power-up is low

DB1_count[0] = AMPP_FUNCTION(A1L10, DB1L16, !A1L2, !A1L8, DB1L57);


--DB1_td_shift[10] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10]
--register power-up is low

DB1_td_shift[10] = AMPP_FUNCTION(A1L10, A1L11, !A1L2, !A1L8, DB1L57);


--DB1_count[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8]
--register power-up is low

DB1_count[8] = AMPP_FUNCTION(A1L10, DB1_count[7], !A1L2, !A1L8, DB1L57);


--DB2_count[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0]
--register power-up is low

DB2_count[0] = AMPP_FUNCTION(A1L22, DB2L16, !A1L14, !A1L20, DB2L57);


--DB2_td_shift[10] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10]
--register power-up is low

DB2_td_shift[10] = AMPP_FUNCTION(A1L22, A1L23, !A1L14, !A1L20, DB2L57);


--DB2_count[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8]
--register power-up is low

DB2_count[8] = AMPP_FUNCTION(A1L22, DB2_count[7], !A1L14, !A1L20, DB2L57);


--JE1_sr[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[3]
--register power-up is low

JE1_sr[3] = DFFEAS(JE1L59, A1L48,  ,  , JE1L20,  ,  , JE1L19,  );


--WD1_break_readreg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]
--register power-up is low

WD1_break_readreg[1] = DFFEAS(HE1_jdo[1], CLOCK_50,  ,  , WD1L23,  ,  , WD1L24,  );


--FE1_MonDReg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]
--register power-up is low

FE1_MonDReg[1] = DFFEAS(HE1_jdo[4], CLOCK_50,  ,  , FE1L50, SE1_q_a[1],  , FE1L70, HE1_take_action_ocimem_b);


--SE1_q_a[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[0]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE1_q_a[0]_PORT_A_data_in = FE1L119;
SE1_q_a[0]_PORT_A_data_in_reg = DFFE(SE1_q_a[0]_PORT_A_data_in, SE1_q_a[0]_clock_0, , , SE1_q_a[0]_clock_enable_0);
SE1_q_a[0]_PORT_A_address = BUS(FE1L106, FE1L107, FE1L108, FE1L109, FE1L110, FE1L111, FE1L112, FE1L113);
SE1_q_a[0]_PORT_A_address_reg = DFFE(SE1_q_a[0]_PORT_A_address, SE1_q_a[0]_clock_0, , , SE1_q_a[0]_clock_enable_0);
SE1_q_a[0]_PORT_A_write_enable = FE1L152;
SE1_q_a[0]_PORT_A_write_enable_reg = DFFE(SE1_q_a[0]_PORT_A_write_enable, SE1_q_a[0]_clock_0, , , SE1_q_a[0]_clock_enable_0);
SE1_q_a[0]_PORT_A_read_enable = !FE1L152;
SE1_q_a[0]_PORT_A_read_enable_reg = DFFE(SE1_q_a[0]_PORT_A_read_enable, SE1_q_a[0]_clock_0, , , SE1_q_a[0]_clock_enable_0);
SE1_q_a[0]_PORT_A_byte_mask = FE1L114;
SE1_q_a[0]_PORT_A_byte_mask_reg = DFFE(SE1_q_a[0]_PORT_A_byte_mask, SE1_q_a[0]_clock_0, , , SE1_q_a[0]_clock_enable_0);
SE1_q_a[0]_clock_0 = CLOCK_50;
SE1_q_a[0]_clock_enable_0 = FE1_ociram_reset_req;
SE1_q_a[0]_PORT_A_data_out = MEMORY(SE1_q_a[0]_PORT_A_data_in_reg, , SE1_q_a[0]_PORT_A_address_reg, , SE1_q_a[0]_PORT_A_write_enable_reg, SE1_q_a[0]_PORT_A_read_enable_reg, , , SE1_q_a[0]_PORT_A_byte_mask_reg, , SE1_q_a[0]_clock_0, , SE1_q_a[0]_clock_enable_0, , , , , );
SE1_q_a[0] = SE1_q_a[0]_PORT_A_data_out[0];


--MF1_sr[3] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[3]
--register power-up is low

MF1_sr[3] = DFFEAS(MF1L59, A1L75,  ,  , MF1L25,  ,  , MF1L24,  );


--AF1_break_readreg[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[1]
--register power-up is low

AF1_break_readreg[1] = DFFEAS(LF1_jdo[1], CLOCK_50,  ,  , AF1L7,  ,  , AF1L8,  );


--KF1_MonDReg[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[1]
--register power-up is low

KF1_MonDReg[1] = DFFEAS(LF1_jdo[4], CLOCK_50,  ,  , KF1L50, SE2_q_a[1],  , KF1L61, LF1_take_action_ocimem_b);


--SE2_q_a[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[0]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE2_q_a[0]_PORT_A_data_in = KF1L119;
SE2_q_a[0]_PORT_A_data_in_reg = DFFE(SE2_q_a[0]_PORT_A_data_in, SE2_q_a[0]_clock_0, , , SE2_q_a[0]_clock_enable_0);
SE2_q_a[0]_PORT_A_address = BUS(KF1L106, KF1L107, KF1L108, KF1L109, KF1L110, KF1L111, KF1L112, KF1L113);
SE2_q_a[0]_PORT_A_address_reg = DFFE(SE2_q_a[0]_PORT_A_address, SE2_q_a[0]_clock_0, , , SE2_q_a[0]_clock_enable_0);
SE2_q_a[0]_PORT_A_write_enable = KF1L152;
SE2_q_a[0]_PORT_A_write_enable_reg = DFFE(SE2_q_a[0]_PORT_A_write_enable, SE2_q_a[0]_clock_0, , , SE2_q_a[0]_clock_enable_0);
SE2_q_a[0]_PORT_A_read_enable = !KF1L152;
SE2_q_a[0]_PORT_A_read_enable_reg = DFFE(SE2_q_a[0]_PORT_A_read_enable, SE2_q_a[0]_clock_0, , , SE2_q_a[0]_clock_enable_0);
SE2_q_a[0]_PORT_A_byte_mask = KF1L114;
SE2_q_a[0]_PORT_A_byte_mask_reg = DFFE(SE2_q_a[0]_PORT_A_byte_mask, SE2_q_a[0]_clock_0, , , SE2_q_a[0]_clock_enable_0);
SE2_q_a[0]_clock_0 = CLOCK_50;
SE2_q_a[0]_clock_enable_0 = KF1_ociram_reset_req;
SE2_q_a[0]_PORT_A_data_out = MEMORY(SE2_q_a[0]_PORT_A_data_in_reg, , SE2_q_a[0]_PORT_A_address_reg, , SE2_q_a[0]_PORT_A_write_enable_reg, SE2_q_a[0]_PORT_A_read_enable_reg, , , SE2_q_a[0]_PORT_A_byte_mask_reg, , SE2_q_a[0]_clock_0, , SE2_q_a[0]_clock_enable_0, , , , , );
SE2_q_a[0] = SE2_q_a[0]_PORT_A_data_out[0];


--NB1_q_b[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB1_q_b[7]_PORT_A_data_in = MD1_d_writedata[7];
NB1_q_b[7]_PORT_A_data_in_reg = DFFE(NB1_q_b[7]_PORT_A_data_in, NB1_q_b[7]_clock_0, , , );
NB1_q_b[7]_PORT_A_address = BUS(PB2_counter_reg_bit[0], PB2_counter_reg_bit[1], PB2_counter_reg_bit[2], PB2_counter_reg_bit[3], PB2_counter_reg_bit[4], PB2_counter_reg_bit[5]);
NB1_q_b[7]_PORT_A_address_reg = DFFE(NB1_q_b[7]_PORT_A_address, NB1_q_b[7]_clock_0, , , );
NB1_q_b[7]_PORT_B_address = BUS(PB1_counter_reg_bit[0], PB1_counter_reg_bit[1], PB1_counter_reg_bit[2], PB1_counter_reg_bit[3], PB1_counter_reg_bit[4], PB1_counter_reg_bit[5]);
NB1_q_b[7]_PORT_B_address_reg = DFFE(NB1_q_b[7]_PORT_B_address, NB1_q_b[7]_clock_1, , , NB1_q_b[7]_clock_enable_1);
NB1_q_b[7]_PORT_A_write_enable = U1_fifo_wr;
NB1_q_b[7]_PORT_A_write_enable_reg = DFFE(NB1_q_b[7]_PORT_A_write_enable, NB1_q_b[7]_clock_0, , , );
NB1_q_b[7]_PORT_B_read_enable = VCC;
NB1_q_b[7]_PORT_B_read_enable_reg = DFFE(NB1_q_b[7]_PORT_B_read_enable, NB1_q_b[7]_clock_1, , , NB1_q_b[7]_clock_enable_1);
NB1_q_b[7]_clock_0 = CLOCK_50;
NB1_q_b[7]_clock_1 = CLOCK_50;
NB1_q_b[7]_clock_enable_0 = U1_fifo_wr;
NB1_q_b[7]_clock_enable_1 = U1L84;
NB1_q_b[7]_PORT_B_data_out = MEMORY(NB1_q_b[7]_PORT_A_data_in_reg, , NB1_q_b[7]_PORT_A_address_reg, NB1_q_b[7]_PORT_B_address_reg, NB1_q_b[7]_PORT_A_write_enable_reg, , , NB1_q_b[7]_PORT_B_read_enable_reg, , , NB1_q_b[7]_clock_0, NB1_q_b[7]_clock_1, NB1_q_b[7]_clock_enable_0, NB1_q_b[7]_clock_enable_1, , , , );
NB1_q_b[7] = NB1_q_b[7]_PORT_B_data_out[0];


--DB1_count[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]
--register power-up is low

DB1_count[7] = AMPP_FUNCTION(A1L10, DB1_count[6], !A1L2, !A1L8, DB1L57);


--NB3_q_b[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB3_q_b[7]_PORT_A_data_in = TE1_d_writedata[7];
NB3_q_b[7]_PORT_A_data_in_reg = DFFE(NB3_q_b[7]_PORT_A_data_in, NB3_q_b[7]_clock_0, , , );
NB3_q_b[7]_PORT_A_address = BUS(PB6_counter_reg_bit[0], PB6_counter_reg_bit[1], PB6_counter_reg_bit[2], PB6_counter_reg_bit[3], PB6_counter_reg_bit[4], PB6_counter_reg_bit[5]);
NB3_q_b[7]_PORT_A_address_reg = DFFE(NB3_q_b[7]_PORT_A_address, NB3_q_b[7]_clock_0, , , );
NB3_q_b[7]_PORT_B_address = BUS(PB5_counter_reg_bit[0], PB5_counter_reg_bit[1], PB5_counter_reg_bit[2], PB5_counter_reg_bit[3], PB5_counter_reg_bit[4], PB5_counter_reg_bit[5]);
NB3_q_b[7]_PORT_B_address_reg = DFFE(NB3_q_b[7]_PORT_B_address, NB3_q_b[7]_clock_1, , , NB3_q_b[7]_clock_enable_1);
NB3_q_b[7]_PORT_A_write_enable = U2_fifo_wr;
NB3_q_b[7]_PORT_A_write_enable_reg = DFFE(NB3_q_b[7]_PORT_A_write_enable, NB3_q_b[7]_clock_0, , , );
NB3_q_b[7]_PORT_B_read_enable = VCC;
NB3_q_b[7]_PORT_B_read_enable_reg = DFFE(NB3_q_b[7]_PORT_B_read_enable, NB3_q_b[7]_clock_1, , , NB3_q_b[7]_clock_enable_1);
NB3_q_b[7]_clock_0 = CLOCK_50;
NB3_q_b[7]_clock_1 = CLOCK_50;
NB3_q_b[7]_clock_enable_0 = U2_fifo_wr;
NB3_q_b[7]_clock_enable_1 = U2L82;
NB3_q_b[7]_PORT_B_data_out = MEMORY(NB3_q_b[7]_PORT_A_data_in_reg, , NB3_q_b[7]_PORT_A_address_reg, NB3_q_b[7]_PORT_B_address_reg, NB3_q_b[7]_PORT_A_write_enable_reg, , , NB3_q_b[7]_PORT_B_read_enable_reg, , , NB3_q_b[7]_clock_0, NB3_q_b[7]_clock_1, NB3_q_b[7]_clock_enable_0, NB3_q_b[7]_clock_enable_1, , , , );
NB3_q_b[7] = NB3_q_b[7]_PORT_B_data_out[0];


--DB2_count[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]
--register power-up is low

DB2_count[7] = AMPP_FUNCTION(A1L22, DB2_count[6], !A1L14, !A1L20, DB2L57);


--JE1_sr[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4]
--register power-up is low

JE1_sr[4] = DFFEAS(JE1L60, A1L48,  ,  , JE1L20,  ,  , JE1L19,  );


--WD1_break_readreg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]
--register power-up is low

WD1_break_readreg[2] = DFFEAS(HE1_jdo[2], CLOCK_50,  ,  , WD1L23,  ,  , WD1L24,  );


--FE1_MonDReg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]
--register power-up is low

FE1_MonDReg[2] = DFFEAS(HE1_jdo[5], CLOCK_50,  ,  , FE1L50, SE1_q_a[2],  , FE1L70, HE1_take_action_ocimem_b);


--SE1_q_a[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[1]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE1_q_a[1]_PORT_A_data_in = FE1L120;
SE1_q_a[1]_PORT_A_data_in_reg = DFFE(SE1_q_a[1]_PORT_A_data_in, SE1_q_a[1]_clock_0, , , SE1_q_a[1]_clock_enable_0);
SE1_q_a[1]_PORT_A_address = BUS(FE1L106, FE1L107, FE1L108, FE1L109, FE1L110, FE1L111, FE1L112, FE1L113);
SE1_q_a[1]_PORT_A_address_reg = DFFE(SE1_q_a[1]_PORT_A_address, SE1_q_a[1]_clock_0, , , SE1_q_a[1]_clock_enable_0);
SE1_q_a[1]_PORT_A_write_enable = FE1L152;
SE1_q_a[1]_PORT_A_write_enable_reg = DFFE(SE1_q_a[1]_PORT_A_write_enable, SE1_q_a[1]_clock_0, , , SE1_q_a[1]_clock_enable_0);
SE1_q_a[1]_PORT_A_read_enable = !FE1L152;
SE1_q_a[1]_PORT_A_read_enable_reg = DFFE(SE1_q_a[1]_PORT_A_read_enable, SE1_q_a[1]_clock_0, , , SE1_q_a[1]_clock_enable_0);
SE1_q_a[1]_PORT_A_byte_mask = FE1L114;
SE1_q_a[1]_PORT_A_byte_mask_reg = DFFE(SE1_q_a[1]_PORT_A_byte_mask, SE1_q_a[1]_clock_0, , , SE1_q_a[1]_clock_enable_0);
SE1_q_a[1]_clock_0 = CLOCK_50;
SE1_q_a[1]_clock_enable_0 = FE1_ociram_reset_req;
SE1_q_a[1]_PORT_A_data_out = MEMORY(SE1_q_a[1]_PORT_A_data_in_reg, , SE1_q_a[1]_PORT_A_address_reg, , SE1_q_a[1]_PORT_A_write_enable_reg, SE1_q_a[1]_PORT_A_read_enable_reg, , , SE1_q_a[1]_PORT_A_byte_mask_reg, , SE1_q_a[1]_clock_0, , SE1_q_a[1]_clock_enable_0, , , , , );
SE1_q_a[1] = SE1_q_a[1]_PORT_A_data_out[0];


--FE1_MonAReg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2]
--register power-up is low

FE1_MonAReg[2] = DFFEAS(FE1L7, CLOCK_50,  ,  , HE1L49, HE1_jdo[26],  ,  , HE1_take_action_ocimem_a);


--FE1_MonAReg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3]
--register power-up is low

FE1_MonAReg[3] = DFFEAS(FE1L11, CLOCK_50,  ,  , HE1L49, HE1_jdo[27],  ,  , HE1_take_action_ocimem_a);


--FE1_MonAReg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]
--register power-up is low

FE1_MonAReg[4] = DFFEAS(FE1L15, CLOCK_50,  ,  , HE1L49, HE1_jdo[28],  ,  , HE1_take_action_ocimem_a);


--FE1_MonAReg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5]
--register power-up is low

FE1_MonAReg[5] = DFFEAS(FE1L19, CLOCK_50,  ,  , HE1L49, HE1_jdo[29],  ,  , HE1_take_action_ocimem_a);


--FE1_MonAReg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6]
--register power-up is low

FE1_MonAReg[6] = DFFEAS(FE1L23, CLOCK_50,  ,  , HE1L49, HE1_jdo[30],  ,  , HE1_take_action_ocimem_a);


--FE1_MonAReg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7]
--register power-up is low

FE1_MonAReg[7] = DFFEAS(FE1L27, CLOCK_50,  ,  , HE1L49, HE1_jdo[31],  ,  , HE1_take_action_ocimem_a);


--FE1_MonAReg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8]
--register power-up is low

FE1_MonAReg[8] = DFFEAS(FE1L31, CLOCK_50,  ,  , HE1L49, HE1_jdo[32],  ,  , HE1_take_action_ocimem_a);


--FE1_MonAReg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9]
--register power-up is low

FE1_MonAReg[9] = DFFEAS(FE1L35, CLOCK_50,  ,  , HE1L49, HE1_jdo[33],  ,  , HE1_take_action_ocimem_a);


--MD1_D_iw[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[0]
--register power-up is low

MD1_D_iw[0] = DFFEAS(MD1L590, CLOCK_50, !VF1_r_sync_rst,  , MD1L654,  ,  , MD1L989,  );


--MD1_D_iw[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[2]
--register power-up is low

MD1_D_iw[2] = DFFEAS(MD1L592, CLOCK_50, !VF1_r_sync_rst,  , MD1L654,  ,  , MD1L989,  );


--MD1_D_iw[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[12]
--register power-up is low

MD1_D_iw[12] = DFFEAS(MD1L602, CLOCK_50, !VF1_r_sync_rst,  , MD1L654,  ,  , MD1L989,  );


--MD1_D_iw[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[14]
--register power-up is low

MD1_D_iw[14] = DFFEAS(MD1L604, CLOCK_50, !VF1_r_sync_rst,  , MD1L654,  ,  , MD1L989,  );


--MF1_sr[4] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[4]
--register power-up is low

MF1_sr[4] = DFFEAS(MF1L60, A1L75,  ,  , MF1L25,  ,  , MF1L24,  );


--AF1_break_readreg[2] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[2]
--register power-up is low

AF1_break_readreg[2] = DFFEAS(LF1_jdo[2], CLOCK_50,  ,  , AF1L7,  ,  , AF1L8,  );


--KF1_MonDReg[2] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[2]
--register power-up is low

KF1_MonDReg[2] = DFFEAS(LF1_jdo[5], CLOCK_50,  ,  , KF1L50, SE2_q_a[2],  , KF1L61, LF1_take_action_ocimem_b);


--SE2_q_a[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[1]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE2_q_a[1]_PORT_A_data_in = KF1L120;
SE2_q_a[1]_PORT_A_data_in_reg = DFFE(SE2_q_a[1]_PORT_A_data_in, SE2_q_a[1]_clock_0, , , SE2_q_a[1]_clock_enable_0);
SE2_q_a[1]_PORT_A_address = BUS(KF1L106, KF1L107, KF1L108, KF1L109, KF1L110, KF1L111, KF1L112, KF1L113);
SE2_q_a[1]_PORT_A_address_reg = DFFE(SE2_q_a[1]_PORT_A_address, SE2_q_a[1]_clock_0, , , SE2_q_a[1]_clock_enable_0);
SE2_q_a[1]_PORT_A_write_enable = KF1L152;
SE2_q_a[1]_PORT_A_write_enable_reg = DFFE(SE2_q_a[1]_PORT_A_write_enable, SE2_q_a[1]_clock_0, , , SE2_q_a[1]_clock_enable_0);
SE2_q_a[1]_PORT_A_read_enable = !KF1L152;
SE2_q_a[1]_PORT_A_read_enable_reg = DFFE(SE2_q_a[1]_PORT_A_read_enable, SE2_q_a[1]_clock_0, , , SE2_q_a[1]_clock_enable_0);
SE2_q_a[1]_PORT_A_byte_mask = KF1L114;
SE2_q_a[1]_PORT_A_byte_mask_reg = DFFE(SE2_q_a[1]_PORT_A_byte_mask, SE2_q_a[1]_clock_0, , , SE2_q_a[1]_clock_enable_0);
SE2_q_a[1]_clock_0 = CLOCK_50;
SE2_q_a[1]_clock_enable_0 = KF1_ociram_reset_req;
SE2_q_a[1]_PORT_A_data_out = MEMORY(SE2_q_a[1]_PORT_A_data_in_reg, , SE2_q_a[1]_PORT_A_address_reg, , SE2_q_a[1]_PORT_A_write_enable_reg, SE2_q_a[1]_PORT_A_read_enable_reg, , , SE2_q_a[1]_PORT_A_byte_mask_reg, , SE2_q_a[1]_clock_0, , SE2_q_a[1]_clock_enable_0, , , , , );
SE2_q_a[1] = SE2_q_a[1]_PORT_A_data_out[0];


--KF1_MonAReg[2] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonAReg[2]
--register power-up is low

KF1_MonAReg[2] = DFFEAS(KF1L7, CLOCK_50,  ,  , LF1L49, LF1_jdo[26],  ,  , LF1_take_action_ocimem_a);


--KF1_MonAReg[3] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonAReg[3]
--register power-up is low

KF1_MonAReg[3] = DFFEAS(KF1L11, CLOCK_50,  ,  , LF1L49, LF1_jdo[27],  ,  , LF1_take_action_ocimem_a);


--KF1_MonAReg[4] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonAReg[4]
--register power-up is low

KF1_MonAReg[4] = DFFEAS(KF1L15, CLOCK_50,  ,  , LF1L49, LF1_jdo[28],  ,  , LF1_take_action_ocimem_a);


--KF1_MonAReg[5] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonAReg[5]
--register power-up is low

KF1_MonAReg[5] = DFFEAS(KF1L19, CLOCK_50,  ,  , LF1L49, LF1_jdo[29],  ,  , LF1_take_action_ocimem_a);


--KF1_MonAReg[6] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonAReg[6]
--register power-up is low

KF1_MonAReg[6] = DFFEAS(KF1L23, CLOCK_50,  ,  , LF1L49, LF1_jdo[30],  ,  , LF1_take_action_ocimem_a);


--KF1_MonAReg[7] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonAReg[7]
--register power-up is low

KF1_MonAReg[7] = DFFEAS(KF1L27, CLOCK_50,  ,  , LF1L49, LF1_jdo[31],  ,  , LF1_take_action_ocimem_a);


--KF1_MonAReg[8] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonAReg[8]
--register power-up is low

KF1_MonAReg[8] = DFFEAS(KF1L31, CLOCK_50,  ,  , LF1L49, LF1_jdo[32],  ,  , LF1_take_action_ocimem_a);


--KF1_MonAReg[9] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonAReg[9]
--register power-up is low

KF1_MonAReg[9] = DFFEAS(KF1L35, CLOCK_50,  ,  , LF1L49, LF1_jdo[33],  ,  , LF1_take_action_ocimem_a);


--TE1_D_iw[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[0]
--register power-up is low

TE1_D_iw[0] = DFFEAS(TE1L591, CLOCK_50, !VF2_r_sync_rst,  , TE1L655,  ,  , TE1L992,  );


--TE1_D_iw[2] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[2]
--register power-up is low

TE1_D_iw[2] = DFFEAS(TE1L593, CLOCK_50, !VF2_r_sync_rst,  , TE1L655,  ,  , TE1L992,  );


--TE1_D_iw[12] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[12]
--register power-up is low

TE1_D_iw[12] = DFFEAS(TE1L603, CLOCK_50, !VF2_r_sync_rst,  , TE1L655,  ,  , TE1L992,  );


--TE1_D_iw[14] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[14]
--register power-up is low

TE1_D_iw[14] = DFFEAS(TE1L605, CLOCK_50, !VF2_r_sync_rst,  , TE1L655,  ,  , TE1L992,  );


--MD1_W_alu_result[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[3]
--register power-up is low

MD1_W_alu_result[3] = DFFEAS(MD1L310, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L339,  );


--MD1_W_alu_result[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[4]
--register power-up is low

MD1_W_alu_result[4] = DFFEAS(MD1L311, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L339,  );


--MD1_W_alu_result[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[5]
--register power-up is low

MD1_W_alu_result[5] = DFFEAS(MD1L312, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L339,  );


--MD1_W_alu_result[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[7]
--register power-up is low

MD1_W_alu_result[7] = DFFEAS(MD1L314, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L339,  );


--MD1_W_alu_result[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[8]
--register power-up is low

MD1_W_alu_result[8] = DFFEAS(MD1L315, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L339,  );


--MD1_W_alu_result[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[9]
--register power-up is low

MD1_W_alu_result[9] = DFFEAS(MD1L316, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L339,  );


--MD1_W_alu_result[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[10]
--register power-up is low

MD1_W_alu_result[10] = DFFEAS(MD1L317, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L339,  );


--MD1_W_alu_result[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[13]
--register power-up is low

MD1_W_alu_result[13] = DFFEAS(MD1L320, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L339,  );


--MD1_W_alu_result[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[6]
--register power-up is low

MD1_W_alu_result[6] = DFFEAS(MD1L313, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L339,  );


--MD1_W_alu_result[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[12]
--register power-up is low

MD1_W_alu_result[12] = DFFEAS(MD1L319, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L339,  );


--MD1_W_alu_result[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[11]
--register power-up is low

MD1_W_alu_result[11] = DFFEAS(MD1L318, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L339,  );


--MD1_W_alu_result[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[14]
--register power-up is low

MD1_W_alu_result[14] = DFFEAS(MD1L321, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L339,  );


--MD1_W_alu_result[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[15]
--register power-up is low

MD1_W_alu_result[15] = DFFEAS(MD1L322, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L339,  );


--MD1_W_alu_result[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[2]
--register power-up is low

MD1_W_alu_result[2] = DFFEAS(MD1L309, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L339,  );


--NB1_q_b[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB1_q_b[0]_PORT_A_data_in = MD1_d_writedata[0];
NB1_q_b[0]_PORT_A_data_in_reg = DFFE(NB1_q_b[0]_PORT_A_data_in, NB1_q_b[0]_clock_0, , , );
NB1_q_b[0]_PORT_A_address = BUS(PB2_counter_reg_bit[0], PB2_counter_reg_bit[1], PB2_counter_reg_bit[2], PB2_counter_reg_bit[3], PB2_counter_reg_bit[4], PB2_counter_reg_bit[5]);
NB1_q_b[0]_PORT_A_address_reg = DFFE(NB1_q_b[0]_PORT_A_address, NB1_q_b[0]_clock_0, , , );
NB1_q_b[0]_PORT_B_address = BUS(PB1_counter_reg_bit[0], PB1_counter_reg_bit[1], PB1_counter_reg_bit[2], PB1_counter_reg_bit[3], PB1_counter_reg_bit[4], PB1_counter_reg_bit[5]);
NB1_q_b[0]_PORT_B_address_reg = DFFE(NB1_q_b[0]_PORT_B_address, NB1_q_b[0]_clock_1, , , NB1_q_b[0]_clock_enable_1);
NB1_q_b[0]_PORT_A_write_enable = U1_fifo_wr;
NB1_q_b[0]_PORT_A_write_enable_reg = DFFE(NB1_q_b[0]_PORT_A_write_enable, NB1_q_b[0]_clock_0, , , );
NB1_q_b[0]_PORT_B_read_enable = VCC;
NB1_q_b[0]_PORT_B_read_enable_reg = DFFE(NB1_q_b[0]_PORT_B_read_enable, NB1_q_b[0]_clock_1, , , NB1_q_b[0]_clock_enable_1);
NB1_q_b[0]_clock_0 = CLOCK_50;
NB1_q_b[0]_clock_1 = CLOCK_50;
NB1_q_b[0]_clock_enable_0 = U1_fifo_wr;
NB1_q_b[0]_clock_enable_1 = U1L84;
NB1_q_b[0]_PORT_B_data_out = MEMORY(NB1_q_b[0]_PORT_A_data_in_reg, , NB1_q_b[0]_PORT_A_address_reg, NB1_q_b[0]_PORT_B_address_reg, NB1_q_b[0]_PORT_A_write_enable_reg, , , NB1_q_b[0]_PORT_B_read_enable_reg, , , NB1_q_b[0]_clock_0, NB1_q_b[0]_clock_1, NB1_q_b[0]_clock_enable_0, NB1_q_b[0]_clock_enable_1, , , , );
NB1_q_b[0] = NB1_q_b[0]_PORT_B_data_out[0];


--DB1_count[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]
--register power-up is low

DB1_count[6] = AMPP_FUNCTION(A1L10, DB1_count[5], !A1L2, !A1L8, DB1L57);


--TE1_W_alu_result[2] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[2]
--register power-up is low

TE1_W_alu_result[2] = DFFEAS(TE1L309, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L339,  );


--TE1_W_alu_result[10] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[10]
--register power-up is low

TE1_W_alu_result[10] = DFFEAS(TE1L317, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L339,  );


--TE1_W_alu_result[9] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[9]
--register power-up is low

TE1_W_alu_result[9] = DFFEAS(TE1L316, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L339,  );


--TE1_W_alu_result[8] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[8]
--register power-up is low

TE1_W_alu_result[8] = DFFEAS(TE1L315, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L339,  );


--TE1_W_alu_result[7] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[7]
--register power-up is low

TE1_W_alu_result[7] = DFFEAS(TE1L314, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L339,  );


--TE1_W_alu_result[6] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[6]
--register power-up is low

TE1_W_alu_result[6] = DFFEAS(TE1L313, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L339,  );


--TE1_W_alu_result[5] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[5]
--register power-up is low

TE1_W_alu_result[5] = DFFEAS(TE1L312, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L339,  );


--TE1_W_alu_result[4] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[4]
--register power-up is low

TE1_W_alu_result[4] = DFFEAS(TE1L311, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L339,  );


--TE1_W_alu_result[3] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[3]
--register power-up is low

TE1_W_alu_result[3] = DFFEAS(TE1L310, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L339,  );


--TE1_W_alu_result[15] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[15]
--register power-up is low

TE1_W_alu_result[15] = DFFEAS(TE1L322, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L339,  );


--TE1_W_alu_result[14] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[14]
--register power-up is low

TE1_W_alu_result[14] = DFFEAS(TE1L321, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L339,  );


--TE1_W_alu_result[13] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[13]
--register power-up is low

TE1_W_alu_result[13] = DFFEAS(TE1L320, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L339,  );


--TE1_W_alu_result[12] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[12]
--register power-up is low

TE1_W_alu_result[12] = DFFEAS(TE1L319, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L339,  );


--TE1_W_alu_result[11] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[11]
--register power-up is low

TE1_W_alu_result[11] = DFFEAS(TE1L318, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L339,  );


--NB3_q_b[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB3_q_b[0]_PORT_A_data_in = TE1_d_writedata[0];
NB3_q_b[0]_PORT_A_data_in_reg = DFFE(NB3_q_b[0]_PORT_A_data_in, NB3_q_b[0]_clock_0, , , );
NB3_q_b[0]_PORT_A_address = BUS(PB6_counter_reg_bit[0], PB6_counter_reg_bit[1], PB6_counter_reg_bit[2], PB6_counter_reg_bit[3], PB6_counter_reg_bit[4], PB6_counter_reg_bit[5]);
NB3_q_b[0]_PORT_A_address_reg = DFFE(NB3_q_b[0]_PORT_A_address, NB3_q_b[0]_clock_0, , , );
NB3_q_b[0]_PORT_B_address = BUS(PB5_counter_reg_bit[0], PB5_counter_reg_bit[1], PB5_counter_reg_bit[2], PB5_counter_reg_bit[3], PB5_counter_reg_bit[4], PB5_counter_reg_bit[5]);
NB3_q_b[0]_PORT_B_address_reg = DFFE(NB3_q_b[0]_PORT_B_address, NB3_q_b[0]_clock_1, , , NB3_q_b[0]_clock_enable_1);
NB3_q_b[0]_PORT_A_write_enable = U2_fifo_wr;
NB3_q_b[0]_PORT_A_write_enable_reg = DFFE(NB3_q_b[0]_PORT_A_write_enable, NB3_q_b[0]_clock_0, , , );
NB3_q_b[0]_PORT_B_read_enable = VCC;
NB3_q_b[0]_PORT_B_read_enable_reg = DFFE(NB3_q_b[0]_PORT_B_read_enable, NB3_q_b[0]_clock_1, , , NB3_q_b[0]_clock_enable_1);
NB3_q_b[0]_clock_0 = CLOCK_50;
NB3_q_b[0]_clock_1 = CLOCK_50;
NB3_q_b[0]_clock_enable_0 = U2_fifo_wr;
NB3_q_b[0]_clock_enable_1 = U2L82;
NB3_q_b[0]_PORT_B_data_out = MEMORY(NB3_q_b[0]_PORT_A_data_in_reg, , NB3_q_b[0]_PORT_A_address_reg, NB3_q_b[0]_PORT_B_address_reg, NB3_q_b[0]_PORT_A_write_enable_reg, , , NB3_q_b[0]_PORT_B_read_enable_reg, , , NB3_q_b[0]_clock_0, NB3_q_b[0]_clock_1, NB3_q_b[0]_clock_enable_0, NB3_q_b[0]_clock_enable_1, , , , );
NB3_q_b[0] = NB3_q_b[0]_PORT_B_data_out[0];


--DB2_count[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]
--register power-up is low

DB2_count[6] = AMPP_FUNCTION(A1L22, DB2_count[5], !A1L14, !A1L20, DB2L57);


--JE1_sr[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25]
--register power-up is low

JE1_sr[25] = DFFEAS(JE1L65, A1L48,  ,  , JE1L47,  ,  , JE1L39,  );


--MD1_F_pc[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[0]
--register power-up is low

MD1_F_pc[0] = DFFEAS(MD1L637, CLOCK_50, !VF1_r_sync_rst,  , MD1_W_valid,  ,  , MD1_R_ctrl_exception,  );


--MD1_F_pc[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[3]
--register power-up is low

MD1_F_pc[3] = DFFEAS(MD1L650, CLOCK_50, !VF1_r_sync_rst,  , MD1_W_valid, VCC,  ,  , MD1_R_ctrl_exception);


--MD1_F_pc[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[2]
--register power-up is low

MD1_F_pc[2] = DFFEAS(MD1L639, CLOCK_50, !VF1_r_sync_rst,  , MD1_W_valid,  ,  , MD1_R_ctrl_exception,  );


--MD1_F_pc[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[1]
--register power-up is low

MD1_F_pc[1] = DFFEAS(MD1L638, CLOCK_50, !VF1_r_sync_rst,  , MD1_W_valid,  ,  , MD1_R_ctrl_exception,  );


--MD1_F_pc[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[8]
--register power-up is low

MD1_F_pc[8] = DFFEAS(MD1L644, CLOCK_50, !VF1_r_sync_rst,  , MD1_W_valid,  ,  , MD1_R_ctrl_exception,  );


--MD1_F_pc[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[7]
--register power-up is low

MD1_F_pc[7] = DFFEAS(MD1L643, CLOCK_50, !VF1_r_sync_rst,  , MD1_W_valid,  ,  , MD1_R_ctrl_exception,  );


--MD1_F_pc[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[6]
--register power-up is low

MD1_F_pc[6] = DFFEAS(MD1L642, CLOCK_50, !VF1_r_sync_rst,  , MD1_W_valid,  ,  , MD1_R_ctrl_exception,  );


--MD1_F_pc[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[5]
--register power-up is low

MD1_F_pc[5] = DFFEAS(MD1L641, CLOCK_50, !VF1_r_sync_rst,  , MD1_W_valid,  ,  , MD1_R_ctrl_exception,  );


--MD1_F_pc[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[4]
--register power-up is low

MD1_F_pc[4] = DFFEAS(MD1L640, CLOCK_50, !VF1_r_sync_rst,  , MD1_W_valid,  ,  , MD1_R_ctrl_exception,  );


--MD1_F_pc[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[13]
--register power-up is low

MD1_F_pc[13] = DFFEAS(MD1L649, CLOCK_50, !VF1_r_sync_rst,  , MD1_W_valid,  ,  , MD1_R_ctrl_exception,  );


--MD1_F_pc[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[9]
--register power-up is low

MD1_F_pc[9] = DFFEAS(MD1L645, CLOCK_50, !VF1_r_sync_rst,  , MD1_W_valid,  ,  , MD1_R_ctrl_exception,  );


--MD1_F_pc[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[10]
--register power-up is low

MD1_F_pc[10] = DFFEAS(MD1L646, CLOCK_50, !VF1_r_sync_rst,  , MD1_W_valid,  ,  , MD1_R_ctrl_exception,  );


--MD1_F_pc[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[11]
--register power-up is low

MD1_F_pc[11] = DFFEAS(MD1L647, CLOCK_50, !VF1_r_sync_rst,  , MD1_W_valid,  ,  , MD1_R_ctrl_exception,  );


--JE1_sr[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[5]
--register power-up is low

JE1_sr[5] = DFFEAS(JE1L66, A1L48,  ,  , JE1L20,  ,  , JE1L19,  );


--WD1_break_readreg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3]
--register power-up is low

WD1_break_readreg[3] = DFFEAS(HE1_jdo[3], CLOCK_50,  ,  , WD1L23,  ,  , WD1L24,  );


--FE1_MonDReg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]
--register power-up is low

FE1_MonDReg[3] = DFFEAS(HE1_jdo[6], CLOCK_50,  ,  , FE1L50, SE1_q_a[3],  , FE1L70, HE1_take_action_ocimem_b);


--SE1_q_a[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[2]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE1_q_a[2]_PORT_A_data_in = FE1L121;
SE1_q_a[2]_PORT_A_data_in_reg = DFFE(SE1_q_a[2]_PORT_A_data_in, SE1_q_a[2]_clock_0, , , SE1_q_a[2]_clock_enable_0);
SE1_q_a[2]_PORT_A_address = BUS(FE1L106, FE1L107, FE1L108, FE1L109, FE1L110, FE1L111, FE1L112, FE1L113);
SE1_q_a[2]_PORT_A_address_reg = DFFE(SE1_q_a[2]_PORT_A_address, SE1_q_a[2]_clock_0, , , SE1_q_a[2]_clock_enable_0);
SE1_q_a[2]_PORT_A_write_enable = FE1L152;
SE1_q_a[2]_PORT_A_write_enable_reg = DFFE(SE1_q_a[2]_PORT_A_write_enable, SE1_q_a[2]_clock_0, , , SE1_q_a[2]_clock_enable_0);
SE1_q_a[2]_PORT_A_read_enable = !FE1L152;
SE1_q_a[2]_PORT_A_read_enable_reg = DFFE(SE1_q_a[2]_PORT_A_read_enable, SE1_q_a[2]_clock_0, , , SE1_q_a[2]_clock_enable_0);
SE1_q_a[2]_PORT_A_byte_mask = FE1L114;
SE1_q_a[2]_PORT_A_byte_mask_reg = DFFE(SE1_q_a[2]_PORT_A_byte_mask, SE1_q_a[2]_clock_0, , , SE1_q_a[2]_clock_enable_0);
SE1_q_a[2]_clock_0 = CLOCK_50;
SE1_q_a[2]_clock_enable_0 = FE1_ociram_reset_req;
SE1_q_a[2]_PORT_A_data_out = MEMORY(SE1_q_a[2]_PORT_A_data_in_reg, , SE1_q_a[2]_PORT_A_address_reg, , SE1_q_a[2]_PORT_A_write_enable_reg, SE1_q_a[2]_PORT_A_read_enable_reg, , , SE1_q_a[2]_PORT_A_byte_mask_reg, , SE1_q_a[2]_clock_0, , SE1_q_a[2]_clock_enable_0, , , , , );
SE1_q_a[2] = SE1_q_a[2]_PORT_A_data_out[0];


--FE1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1
FE1L2_adder_eqn = ( FE1_MonAReg[10] ) + ( VCC ) + ( FE1L36 );
FE1L2 = SUM(FE1L2_adder_eqn);


--FE1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~5
FE1L7_adder_eqn = ( FE1_MonAReg[2] ) + ( VCC ) + ( !VCC );
FE1L7 = SUM(FE1L7_adder_eqn);

--FE1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~6
FE1L8_adder_eqn = ( FE1_MonAReg[2] ) + ( VCC ) + ( !VCC );
FE1L8 = CARRY(FE1L8_adder_eqn);


--FE1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~9
FE1L11_adder_eqn = ( FE1_MonAReg[3] ) + ( GND ) + ( FE1L8 );
FE1L11 = SUM(FE1L11_adder_eqn);

--FE1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~10
FE1L12_adder_eqn = ( FE1_MonAReg[3] ) + ( GND ) + ( FE1L8 );
FE1L12 = CARRY(FE1L12_adder_eqn);


--FE1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~13
FE1L15_adder_eqn = ( FE1_MonAReg[4] ) + ( GND ) + ( FE1L12 );
FE1L15 = SUM(FE1L15_adder_eqn);

--FE1L16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~14
FE1L16_adder_eqn = ( FE1_MonAReg[4] ) + ( GND ) + ( FE1L12 );
FE1L16 = CARRY(FE1L16_adder_eqn);


--FE1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~17
FE1L19_adder_eqn = ( FE1_MonAReg[5] ) + ( GND ) + ( FE1L16 );
FE1L19 = SUM(FE1L19_adder_eqn);

--FE1L20 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~18
FE1L20_adder_eqn = ( FE1_MonAReg[5] ) + ( GND ) + ( FE1L16 );
FE1L20 = CARRY(FE1L20_adder_eqn);


--FE1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~21
FE1L23_adder_eqn = ( FE1_MonAReg[6] ) + ( GND ) + ( FE1L20 );
FE1L23 = SUM(FE1L23_adder_eqn);

--FE1L24 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~22
FE1L24_adder_eqn = ( FE1_MonAReg[6] ) + ( GND ) + ( FE1L20 );
FE1L24 = CARRY(FE1L24_adder_eqn);


--FE1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~25
FE1L27_adder_eqn = ( FE1_MonAReg[7] ) + ( GND ) + ( FE1L24 );
FE1L27 = SUM(FE1L27_adder_eqn);

--FE1L28 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~26
FE1L28_adder_eqn = ( FE1_MonAReg[7] ) + ( GND ) + ( FE1L24 );
FE1L28 = CARRY(FE1L28_adder_eqn);


--FE1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~29
FE1L31_adder_eqn = ( FE1_MonAReg[8] ) + ( GND ) + ( FE1L28 );
FE1L31 = SUM(FE1L31_adder_eqn);

--FE1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~30
FE1L32_adder_eqn = ( FE1_MonAReg[8] ) + ( GND ) + ( FE1L28 );
FE1L32 = CARRY(FE1L32_adder_eqn);


--FE1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~33
FE1L35_adder_eqn = ( FE1_MonAReg[9] ) + ( GND ) + ( FE1L32 );
FE1L35 = SUM(FE1L35_adder_eqn);

--FE1L36 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~34
FE1L36_adder_eqn = ( FE1_MonAReg[9] ) + ( GND ) + ( FE1L32 );
FE1L36 = CARRY(FE1L36_adder_eqn);


--TF1_q_a[0] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[0]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
TF1_q_a[0]_PORT_A_data_in = BC3L23;
TF1_q_a[0]_PORT_A_data_in_reg = DFFE(TF1_q_a[0]_PORT_A_data_in, TF1_q_a[0]_clock_0, , , TF1_q_a[0]_clock_enable_0);
TF1_q_a[0]_PORT_A_address = BUS(BC3_src_data[38], BC3_src_data[39], BC3_src_data[40], BC3_src_data[41], BC3_src_data[42], BC3_src_data[43], BC3_src_data[44], BC3_src_data[45], BC3_src_data[46], BC3_src_data[47], BC3_src_data[48], BC3_src_data[49]);
TF1_q_a[0]_PORT_A_address_reg = DFFE(TF1_q_a[0]_PORT_A_address, TF1_q_a[0]_clock_0, , , TF1_q_a[0]_clock_enable_0);
TF1_q_a[0]_PORT_A_write_enable = !Y1L1;
TF1_q_a[0]_PORT_A_write_enable_reg = DFFE(TF1_q_a[0]_PORT_A_write_enable, TF1_q_a[0]_clock_0, , , TF1_q_a[0]_clock_enable_0);
TF1_q_a[0]_PORT_A_read_enable = Y1L1;
TF1_q_a[0]_PORT_A_read_enable_reg = DFFE(TF1_q_a[0]_PORT_A_read_enable, TF1_q_a[0]_clock_0, , , TF1_q_a[0]_clock_enable_0);
TF1_q_a[0]_PORT_A_byte_mask = BC3_src_data[32];
TF1_q_a[0]_PORT_A_byte_mask_reg = DFFE(TF1_q_a[0]_PORT_A_byte_mask, TF1_q_a[0]_clock_0, , , TF1_q_a[0]_clock_enable_0);
TF1_q_a[0]_clock_0 = CLOCK_50;
TF1_q_a[0]_clock_enable_0 = !VF1_r_early_rst;
TF1_q_a[0]_PORT_A_data_out = MEMORY(TF1_q_a[0]_PORT_A_data_in_reg, , TF1_q_a[0]_PORT_A_address_reg, , TF1_q_a[0]_PORT_A_write_enable_reg, TF1_q_a[0]_PORT_A_read_enable_reg, , , TF1_q_a[0]_PORT_A_byte_mask_reg, , TF1_q_a[0]_clock_0, , TF1_q_a[0]_clock_enable_0, , , , , );
TF1_q_a[0] = TF1_q_a[0]_PORT_A_data_out[0];


--TF1_q_a[1] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[1]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
TF1_q_a[1]_PORT_A_data_in = BC3L24;
TF1_q_a[1]_PORT_A_data_in_reg = DFFE(TF1_q_a[1]_PORT_A_data_in, TF1_q_a[1]_clock_0, , , TF1_q_a[1]_clock_enable_0);
TF1_q_a[1]_PORT_A_address = BUS(BC3_src_data[38], BC3_src_data[39], BC3_src_data[40], BC3_src_data[41], BC3_src_data[42], BC3_src_data[43], BC3_src_data[44], BC3_src_data[45], BC3_src_data[46], BC3_src_data[47], BC3_src_data[48], BC3_src_data[49]);
TF1_q_a[1]_PORT_A_address_reg = DFFE(TF1_q_a[1]_PORT_A_address, TF1_q_a[1]_clock_0, , , TF1_q_a[1]_clock_enable_0);
TF1_q_a[1]_PORT_A_write_enable = !Y1L1;
TF1_q_a[1]_PORT_A_write_enable_reg = DFFE(TF1_q_a[1]_PORT_A_write_enable, TF1_q_a[1]_clock_0, , , TF1_q_a[1]_clock_enable_0);
TF1_q_a[1]_PORT_A_read_enable = Y1L1;
TF1_q_a[1]_PORT_A_read_enable_reg = DFFE(TF1_q_a[1]_PORT_A_read_enable, TF1_q_a[1]_clock_0, , , TF1_q_a[1]_clock_enable_0);
TF1_q_a[1]_PORT_A_byte_mask = BC3_src_data[32];
TF1_q_a[1]_PORT_A_byte_mask_reg = DFFE(TF1_q_a[1]_PORT_A_byte_mask, TF1_q_a[1]_clock_0, , , TF1_q_a[1]_clock_enable_0);
TF1_q_a[1]_clock_0 = CLOCK_50;
TF1_q_a[1]_clock_enable_0 = !VF1_r_early_rst;
TF1_q_a[1]_PORT_A_data_out = MEMORY(TF1_q_a[1]_PORT_A_data_in_reg, , TF1_q_a[1]_PORT_A_address_reg, , TF1_q_a[1]_PORT_A_write_enable_reg, TF1_q_a[1]_PORT_A_read_enable_reg, , , TF1_q_a[1]_PORT_A_byte_mask_reg, , TF1_q_a[1]_clock_0, , TF1_q_a[1]_clock_enable_0, , , , , );
TF1_q_a[1] = TF1_q_a[1]_PORT_A_data_out[0];


--TF1_q_a[2] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[2]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
TF1_q_a[2]_PORT_A_data_in = BC3L25;
TF1_q_a[2]_PORT_A_data_in_reg = DFFE(TF1_q_a[2]_PORT_A_data_in, TF1_q_a[2]_clock_0, , , TF1_q_a[2]_clock_enable_0);
TF1_q_a[2]_PORT_A_address = BUS(BC3_src_data[38], BC3_src_data[39], BC3_src_data[40], BC3_src_data[41], BC3_src_data[42], BC3_src_data[43], BC3_src_data[44], BC3_src_data[45], BC3_src_data[46], BC3_src_data[47], BC3_src_data[48], BC3_src_data[49]);
TF1_q_a[2]_PORT_A_address_reg = DFFE(TF1_q_a[2]_PORT_A_address, TF1_q_a[2]_clock_0, , , TF1_q_a[2]_clock_enable_0);
TF1_q_a[2]_PORT_A_write_enable = !Y1L1;
TF1_q_a[2]_PORT_A_write_enable_reg = DFFE(TF1_q_a[2]_PORT_A_write_enable, TF1_q_a[2]_clock_0, , , TF1_q_a[2]_clock_enable_0);
TF1_q_a[2]_PORT_A_read_enable = Y1L1;
TF1_q_a[2]_PORT_A_read_enable_reg = DFFE(TF1_q_a[2]_PORT_A_read_enable, TF1_q_a[2]_clock_0, , , TF1_q_a[2]_clock_enable_0);
TF1_q_a[2]_PORT_A_byte_mask = BC3_src_data[32];
TF1_q_a[2]_PORT_A_byte_mask_reg = DFFE(TF1_q_a[2]_PORT_A_byte_mask, TF1_q_a[2]_clock_0, , , TF1_q_a[2]_clock_enable_0);
TF1_q_a[2]_clock_0 = CLOCK_50;
TF1_q_a[2]_clock_enable_0 = !VF1_r_early_rst;
TF1_q_a[2]_PORT_A_data_out = MEMORY(TF1_q_a[2]_PORT_A_data_in_reg, , TF1_q_a[2]_PORT_A_address_reg, , TF1_q_a[2]_PORT_A_write_enable_reg, TF1_q_a[2]_PORT_A_read_enable_reg, , , TF1_q_a[2]_PORT_A_byte_mask_reg, , TF1_q_a[2]_clock_0, , TF1_q_a[2]_clock_enable_0, , , , , );
TF1_q_a[2] = TF1_q_a[2]_PORT_A_data_out[0];


--TF1_q_a[3] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[3]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
TF1_q_a[3]_PORT_A_data_in = BC3L26;
TF1_q_a[3]_PORT_A_data_in_reg = DFFE(TF1_q_a[3]_PORT_A_data_in, TF1_q_a[3]_clock_0, , , TF1_q_a[3]_clock_enable_0);
TF1_q_a[3]_PORT_A_address = BUS(BC3_src_data[38], BC3_src_data[39], BC3_src_data[40], BC3_src_data[41], BC3_src_data[42], BC3_src_data[43], BC3_src_data[44], BC3_src_data[45], BC3_src_data[46], BC3_src_data[47], BC3_src_data[48], BC3_src_data[49]);
TF1_q_a[3]_PORT_A_address_reg = DFFE(TF1_q_a[3]_PORT_A_address, TF1_q_a[3]_clock_0, , , TF1_q_a[3]_clock_enable_0);
TF1_q_a[3]_PORT_A_write_enable = !Y1L1;
TF1_q_a[3]_PORT_A_write_enable_reg = DFFE(TF1_q_a[3]_PORT_A_write_enable, TF1_q_a[3]_clock_0, , , TF1_q_a[3]_clock_enable_0);
TF1_q_a[3]_PORT_A_read_enable = Y1L1;
TF1_q_a[3]_PORT_A_read_enable_reg = DFFE(TF1_q_a[3]_PORT_A_read_enable, TF1_q_a[3]_clock_0, , , TF1_q_a[3]_clock_enable_0);
TF1_q_a[3]_PORT_A_byte_mask = BC3_src_data[32];
TF1_q_a[3]_PORT_A_byte_mask_reg = DFFE(TF1_q_a[3]_PORT_A_byte_mask, TF1_q_a[3]_clock_0, , , TF1_q_a[3]_clock_enable_0);
TF1_q_a[3]_clock_0 = CLOCK_50;
TF1_q_a[3]_clock_enable_0 = !VF1_r_early_rst;
TF1_q_a[3]_PORT_A_data_out = MEMORY(TF1_q_a[3]_PORT_A_data_in_reg, , TF1_q_a[3]_PORT_A_address_reg, , TF1_q_a[3]_PORT_A_write_enable_reg, TF1_q_a[3]_PORT_A_read_enable_reg, , , TF1_q_a[3]_PORT_A_byte_mask_reg, , TF1_q_a[3]_clock_0, , TF1_q_a[3]_clock_enable_0, , , , , );
TF1_q_a[3] = TF1_q_a[3]_PORT_A_data_out[0];


--TF1_q_a[4] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[4]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
TF1_q_a[4]_PORT_A_data_in = BC3L27;
TF1_q_a[4]_PORT_A_data_in_reg = DFFE(TF1_q_a[4]_PORT_A_data_in, TF1_q_a[4]_clock_0, , , TF1_q_a[4]_clock_enable_0);
TF1_q_a[4]_PORT_A_address = BUS(BC3_src_data[38], BC3_src_data[39], BC3_src_data[40], BC3_src_data[41], BC3_src_data[42], BC3_src_data[43], BC3_src_data[44], BC3_src_data[45], BC3_src_data[46], BC3_src_data[47], BC3_src_data[48], BC3_src_data[49]);
TF1_q_a[4]_PORT_A_address_reg = DFFE(TF1_q_a[4]_PORT_A_address, TF1_q_a[4]_clock_0, , , TF1_q_a[4]_clock_enable_0);
TF1_q_a[4]_PORT_A_write_enable = !Y1L1;
TF1_q_a[4]_PORT_A_write_enable_reg = DFFE(TF1_q_a[4]_PORT_A_write_enable, TF1_q_a[4]_clock_0, , , TF1_q_a[4]_clock_enable_0);
TF1_q_a[4]_PORT_A_read_enable = Y1L1;
TF1_q_a[4]_PORT_A_read_enable_reg = DFFE(TF1_q_a[4]_PORT_A_read_enable, TF1_q_a[4]_clock_0, , , TF1_q_a[4]_clock_enable_0);
TF1_q_a[4]_PORT_A_byte_mask = BC3_src_data[32];
TF1_q_a[4]_PORT_A_byte_mask_reg = DFFE(TF1_q_a[4]_PORT_A_byte_mask, TF1_q_a[4]_clock_0, , , TF1_q_a[4]_clock_enable_0);
TF1_q_a[4]_clock_0 = CLOCK_50;
TF1_q_a[4]_clock_enable_0 = !VF1_r_early_rst;
TF1_q_a[4]_PORT_A_data_out = MEMORY(TF1_q_a[4]_PORT_A_data_in_reg, , TF1_q_a[4]_PORT_A_address_reg, , TF1_q_a[4]_PORT_A_write_enable_reg, TF1_q_a[4]_PORT_A_read_enable_reg, , , TF1_q_a[4]_PORT_A_byte_mask_reg, , TF1_q_a[4]_clock_0, , TF1_q_a[4]_clock_enable_0, , , , , );
TF1_q_a[4] = TF1_q_a[4]_PORT_A_data_out[0];


--TF1_q_a[5] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[5]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
TF1_q_a[5]_PORT_A_data_in = BC3L28;
TF1_q_a[5]_PORT_A_data_in_reg = DFFE(TF1_q_a[5]_PORT_A_data_in, TF1_q_a[5]_clock_0, , , TF1_q_a[5]_clock_enable_0);
TF1_q_a[5]_PORT_A_address = BUS(BC3_src_data[38], BC3_src_data[39], BC3_src_data[40], BC3_src_data[41], BC3_src_data[42], BC3_src_data[43], BC3_src_data[44], BC3_src_data[45], BC3_src_data[46], BC3_src_data[47], BC3_src_data[48], BC3_src_data[49]);
TF1_q_a[5]_PORT_A_address_reg = DFFE(TF1_q_a[5]_PORT_A_address, TF1_q_a[5]_clock_0, , , TF1_q_a[5]_clock_enable_0);
TF1_q_a[5]_PORT_A_write_enable = !Y1L1;
TF1_q_a[5]_PORT_A_write_enable_reg = DFFE(TF1_q_a[5]_PORT_A_write_enable, TF1_q_a[5]_clock_0, , , TF1_q_a[5]_clock_enable_0);
TF1_q_a[5]_PORT_A_read_enable = Y1L1;
TF1_q_a[5]_PORT_A_read_enable_reg = DFFE(TF1_q_a[5]_PORT_A_read_enable, TF1_q_a[5]_clock_0, , , TF1_q_a[5]_clock_enable_0);
TF1_q_a[5]_PORT_A_byte_mask = BC3_src_data[32];
TF1_q_a[5]_PORT_A_byte_mask_reg = DFFE(TF1_q_a[5]_PORT_A_byte_mask, TF1_q_a[5]_clock_0, , , TF1_q_a[5]_clock_enable_0);
TF1_q_a[5]_clock_0 = CLOCK_50;
TF1_q_a[5]_clock_enable_0 = !VF1_r_early_rst;
TF1_q_a[5]_PORT_A_data_out = MEMORY(TF1_q_a[5]_PORT_A_data_in_reg, , TF1_q_a[5]_PORT_A_address_reg, , TF1_q_a[5]_PORT_A_write_enable_reg, TF1_q_a[5]_PORT_A_read_enable_reg, , , TF1_q_a[5]_PORT_A_byte_mask_reg, , TF1_q_a[5]_clock_0, , TF1_q_a[5]_clock_enable_0, , , , , );
TF1_q_a[5] = TF1_q_a[5]_PORT_A_data_out[0];


--TF1_q_a[11] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[11]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
TF1_q_a[11]_PORT_A_data_in = BC3L29;
TF1_q_a[11]_PORT_A_data_in_reg = DFFE(TF1_q_a[11]_PORT_A_data_in, TF1_q_a[11]_clock_0, , , TF1_q_a[11]_clock_enable_0);
TF1_q_a[11]_PORT_A_address = BUS(BC3_src_data[38], BC3_src_data[39], BC3_src_data[40], BC3_src_data[41], BC3_src_data[42], BC3_src_data[43], BC3_src_data[44], BC3_src_data[45], BC3_src_data[46], BC3_src_data[47], BC3_src_data[48], BC3_src_data[49]);
TF1_q_a[11]_PORT_A_address_reg = DFFE(TF1_q_a[11]_PORT_A_address, TF1_q_a[11]_clock_0, , , TF1_q_a[11]_clock_enable_0);
TF1_q_a[11]_PORT_A_write_enable = !Y1L1;
TF1_q_a[11]_PORT_A_write_enable_reg = DFFE(TF1_q_a[11]_PORT_A_write_enable, TF1_q_a[11]_clock_0, , , TF1_q_a[11]_clock_enable_0);
TF1_q_a[11]_PORT_A_read_enable = Y1L1;
TF1_q_a[11]_PORT_A_read_enable_reg = DFFE(TF1_q_a[11]_PORT_A_read_enable, TF1_q_a[11]_clock_0, , , TF1_q_a[11]_clock_enable_0);
TF1_q_a[11]_PORT_A_byte_mask = BC3_src_data[33];
TF1_q_a[11]_PORT_A_byte_mask_reg = DFFE(TF1_q_a[11]_PORT_A_byte_mask, TF1_q_a[11]_clock_0, , , TF1_q_a[11]_clock_enable_0);
TF1_q_a[11]_clock_0 = CLOCK_50;
TF1_q_a[11]_clock_enable_0 = !VF1_r_early_rst;
TF1_q_a[11]_PORT_A_data_out = MEMORY(TF1_q_a[11]_PORT_A_data_in_reg, , TF1_q_a[11]_PORT_A_address_reg, , TF1_q_a[11]_PORT_A_write_enable_reg, TF1_q_a[11]_PORT_A_read_enable_reg, , , TF1_q_a[11]_PORT_A_byte_mask_reg, , TF1_q_a[11]_clock_0, , TF1_q_a[11]_clock_enable_0, , , , , );
TF1_q_a[11] = TF1_q_a[11]_PORT_A_data_out[0];


--TF1_q_a[12] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[12]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
TF1_q_a[12]_PORT_A_data_in = BC3L30;
TF1_q_a[12]_PORT_A_data_in_reg = DFFE(TF1_q_a[12]_PORT_A_data_in, TF1_q_a[12]_clock_0, , , TF1_q_a[12]_clock_enable_0);
TF1_q_a[12]_PORT_A_address = BUS(BC3_src_data[38], BC3_src_data[39], BC3_src_data[40], BC3_src_data[41], BC3_src_data[42], BC3_src_data[43], BC3_src_data[44], BC3_src_data[45], BC3_src_data[46], BC3_src_data[47], BC3_src_data[48], BC3_src_data[49]);
TF1_q_a[12]_PORT_A_address_reg = DFFE(TF1_q_a[12]_PORT_A_address, TF1_q_a[12]_clock_0, , , TF1_q_a[12]_clock_enable_0);
TF1_q_a[12]_PORT_A_write_enable = !Y1L1;
TF1_q_a[12]_PORT_A_write_enable_reg = DFFE(TF1_q_a[12]_PORT_A_write_enable, TF1_q_a[12]_clock_0, , , TF1_q_a[12]_clock_enable_0);
TF1_q_a[12]_PORT_A_read_enable = Y1L1;
TF1_q_a[12]_PORT_A_read_enable_reg = DFFE(TF1_q_a[12]_PORT_A_read_enable, TF1_q_a[12]_clock_0, , , TF1_q_a[12]_clock_enable_0);
TF1_q_a[12]_PORT_A_byte_mask = BC3_src_data[33];
TF1_q_a[12]_PORT_A_byte_mask_reg = DFFE(TF1_q_a[12]_PORT_A_byte_mask, TF1_q_a[12]_clock_0, , , TF1_q_a[12]_clock_enable_0);
TF1_q_a[12]_clock_0 = CLOCK_50;
TF1_q_a[12]_clock_enable_0 = !VF1_r_early_rst;
TF1_q_a[12]_PORT_A_data_out = MEMORY(TF1_q_a[12]_PORT_A_data_in_reg, , TF1_q_a[12]_PORT_A_address_reg, , TF1_q_a[12]_PORT_A_write_enable_reg, TF1_q_a[12]_PORT_A_read_enable_reg, , , TF1_q_a[12]_PORT_A_byte_mask_reg, , TF1_q_a[12]_clock_0, , TF1_q_a[12]_clock_enable_0, , , , , );
TF1_q_a[12] = TF1_q_a[12]_PORT_A_data_out[0];


--TF1_q_a[13] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[13]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
TF1_q_a[13]_PORT_A_data_in = BC3L31;
TF1_q_a[13]_PORT_A_data_in_reg = DFFE(TF1_q_a[13]_PORT_A_data_in, TF1_q_a[13]_clock_0, , , TF1_q_a[13]_clock_enable_0);
TF1_q_a[13]_PORT_A_address = BUS(BC3_src_data[38], BC3_src_data[39], BC3_src_data[40], BC3_src_data[41], BC3_src_data[42], BC3_src_data[43], BC3_src_data[44], BC3_src_data[45], BC3_src_data[46], BC3_src_data[47], BC3_src_data[48], BC3_src_data[49]);
TF1_q_a[13]_PORT_A_address_reg = DFFE(TF1_q_a[13]_PORT_A_address, TF1_q_a[13]_clock_0, , , TF1_q_a[13]_clock_enable_0);
TF1_q_a[13]_PORT_A_write_enable = !Y1L1;
TF1_q_a[13]_PORT_A_write_enable_reg = DFFE(TF1_q_a[13]_PORT_A_write_enable, TF1_q_a[13]_clock_0, , , TF1_q_a[13]_clock_enable_0);
TF1_q_a[13]_PORT_A_read_enable = Y1L1;
TF1_q_a[13]_PORT_A_read_enable_reg = DFFE(TF1_q_a[13]_PORT_A_read_enable, TF1_q_a[13]_clock_0, , , TF1_q_a[13]_clock_enable_0);
TF1_q_a[13]_PORT_A_byte_mask = BC3_src_data[33];
TF1_q_a[13]_PORT_A_byte_mask_reg = DFFE(TF1_q_a[13]_PORT_A_byte_mask, TF1_q_a[13]_clock_0, , , TF1_q_a[13]_clock_enable_0);
TF1_q_a[13]_clock_0 = CLOCK_50;
TF1_q_a[13]_clock_enable_0 = !VF1_r_early_rst;
TF1_q_a[13]_PORT_A_data_out = MEMORY(TF1_q_a[13]_PORT_A_data_in_reg, , TF1_q_a[13]_PORT_A_address_reg, , TF1_q_a[13]_PORT_A_write_enable_reg, TF1_q_a[13]_PORT_A_read_enable_reg, , , TF1_q_a[13]_PORT_A_byte_mask_reg, , TF1_q_a[13]_clock_0, , TF1_q_a[13]_clock_enable_0, , , , , );
TF1_q_a[13] = TF1_q_a[13]_PORT_A_data_out[0];


--TF1_q_a[14] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[14]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
TF1_q_a[14]_PORT_A_data_in = BC3L32;
TF1_q_a[14]_PORT_A_data_in_reg = DFFE(TF1_q_a[14]_PORT_A_data_in, TF1_q_a[14]_clock_0, , , TF1_q_a[14]_clock_enable_0);
TF1_q_a[14]_PORT_A_address = BUS(BC3_src_data[38], BC3_src_data[39], BC3_src_data[40], BC3_src_data[41], BC3_src_data[42], BC3_src_data[43], BC3_src_data[44], BC3_src_data[45], BC3_src_data[46], BC3_src_data[47], BC3_src_data[48], BC3_src_data[49]);
TF1_q_a[14]_PORT_A_address_reg = DFFE(TF1_q_a[14]_PORT_A_address, TF1_q_a[14]_clock_0, , , TF1_q_a[14]_clock_enable_0);
TF1_q_a[14]_PORT_A_write_enable = !Y1L1;
TF1_q_a[14]_PORT_A_write_enable_reg = DFFE(TF1_q_a[14]_PORT_A_write_enable, TF1_q_a[14]_clock_0, , , TF1_q_a[14]_clock_enable_0);
TF1_q_a[14]_PORT_A_read_enable = Y1L1;
TF1_q_a[14]_PORT_A_read_enable_reg = DFFE(TF1_q_a[14]_PORT_A_read_enable, TF1_q_a[14]_clock_0, , , TF1_q_a[14]_clock_enable_0);
TF1_q_a[14]_PORT_A_byte_mask = BC3_src_data[33];
TF1_q_a[14]_PORT_A_byte_mask_reg = DFFE(TF1_q_a[14]_PORT_A_byte_mask, TF1_q_a[14]_clock_0, , , TF1_q_a[14]_clock_enable_0);
TF1_q_a[14]_clock_0 = CLOCK_50;
TF1_q_a[14]_clock_enable_0 = !VF1_r_early_rst;
TF1_q_a[14]_PORT_A_data_out = MEMORY(TF1_q_a[14]_PORT_A_data_in_reg, , TF1_q_a[14]_PORT_A_address_reg, , TF1_q_a[14]_PORT_A_write_enable_reg, TF1_q_a[14]_PORT_A_read_enable_reg, , , TF1_q_a[14]_PORT_A_byte_mask_reg, , TF1_q_a[14]_clock_0, , TF1_q_a[14]_clock_enable_0, , , , , );
TF1_q_a[14] = TF1_q_a[14]_PORT_A_data_out[0];


--TF1_q_a[15] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[15]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
TF1_q_a[15]_PORT_A_data_in = BC3L33;
TF1_q_a[15]_PORT_A_data_in_reg = DFFE(TF1_q_a[15]_PORT_A_data_in, TF1_q_a[15]_clock_0, , , TF1_q_a[15]_clock_enable_0);
TF1_q_a[15]_PORT_A_address = BUS(BC3_src_data[38], BC3_src_data[39], BC3_src_data[40], BC3_src_data[41], BC3_src_data[42], BC3_src_data[43], BC3_src_data[44], BC3_src_data[45], BC3_src_data[46], BC3_src_data[47], BC3_src_data[48], BC3_src_data[49]);
TF1_q_a[15]_PORT_A_address_reg = DFFE(TF1_q_a[15]_PORT_A_address, TF1_q_a[15]_clock_0, , , TF1_q_a[15]_clock_enable_0);
TF1_q_a[15]_PORT_A_write_enable = !Y1L1;
TF1_q_a[15]_PORT_A_write_enable_reg = DFFE(TF1_q_a[15]_PORT_A_write_enable, TF1_q_a[15]_clock_0, , , TF1_q_a[15]_clock_enable_0);
TF1_q_a[15]_PORT_A_read_enable = Y1L1;
TF1_q_a[15]_PORT_A_read_enable_reg = DFFE(TF1_q_a[15]_PORT_A_read_enable, TF1_q_a[15]_clock_0, , , TF1_q_a[15]_clock_enable_0);
TF1_q_a[15]_PORT_A_byte_mask = BC3_src_data[33];
TF1_q_a[15]_PORT_A_byte_mask_reg = DFFE(TF1_q_a[15]_PORT_A_byte_mask, TF1_q_a[15]_clock_0, , , TF1_q_a[15]_clock_enable_0);
TF1_q_a[15]_clock_0 = CLOCK_50;
TF1_q_a[15]_clock_enable_0 = !VF1_r_early_rst;
TF1_q_a[15]_PORT_A_data_out = MEMORY(TF1_q_a[15]_PORT_A_data_in_reg, , TF1_q_a[15]_PORT_A_address_reg, , TF1_q_a[15]_PORT_A_write_enable_reg, TF1_q_a[15]_PORT_A_read_enable_reg, , , TF1_q_a[15]_PORT_A_byte_mask_reg, , TF1_q_a[15]_clock_0, , TF1_q_a[15]_clock_enable_0, , , , , );
TF1_q_a[15] = TF1_q_a[15]_PORT_A_data_out[0];


--TF1_q_a[16] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[16]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
TF1_q_a[16]_PORT_A_data_in = BC3L34;
TF1_q_a[16]_PORT_A_data_in_reg = DFFE(TF1_q_a[16]_PORT_A_data_in, TF1_q_a[16]_clock_0, , , TF1_q_a[16]_clock_enable_0);
TF1_q_a[16]_PORT_A_address = BUS(BC3_src_data[38], BC3_src_data[39], BC3_src_data[40], BC3_src_data[41], BC3_src_data[42], BC3_src_data[43], BC3_src_data[44], BC3_src_data[45], BC3_src_data[46], BC3_src_data[47], BC3_src_data[48], BC3_src_data[49]);
TF1_q_a[16]_PORT_A_address_reg = DFFE(TF1_q_a[16]_PORT_A_address, TF1_q_a[16]_clock_0, , , TF1_q_a[16]_clock_enable_0);
TF1_q_a[16]_PORT_A_write_enable = !Y1L1;
TF1_q_a[16]_PORT_A_write_enable_reg = DFFE(TF1_q_a[16]_PORT_A_write_enable, TF1_q_a[16]_clock_0, , , TF1_q_a[16]_clock_enable_0);
TF1_q_a[16]_PORT_A_read_enable = Y1L1;
TF1_q_a[16]_PORT_A_read_enable_reg = DFFE(TF1_q_a[16]_PORT_A_read_enable, TF1_q_a[16]_clock_0, , , TF1_q_a[16]_clock_enable_0);
TF1_q_a[16]_PORT_A_byte_mask = BC3_src_data[34];
TF1_q_a[16]_PORT_A_byte_mask_reg = DFFE(TF1_q_a[16]_PORT_A_byte_mask, TF1_q_a[16]_clock_0, , , TF1_q_a[16]_clock_enable_0);
TF1_q_a[16]_clock_0 = CLOCK_50;
TF1_q_a[16]_clock_enable_0 = !VF1_r_early_rst;
TF1_q_a[16]_PORT_A_data_out = MEMORY(TF1_q_a[16]_PORT_A_data_in_reg, , TF1_q_a[16]_PORT_A_address_reg, , TF1_q_a[16]_PORT_A_write_enable_reg, TF1_q_a[16]_PORT_A_read_enable_reg, , , TF1_q_a[16]_PORT_A_byte_mask_reg, , TF1_q_a[16]_clock_0, , TF1_q_a[16]_clock_enable_0, , , , , );
TF1_q_a[16] = TF1_q_a[16]_PORT_A_data_out[0];


--MD1_R_ctrl_st is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_st
--register power-up is low

MD1_R_ctrl_st = DFFEAS(MD1L249, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , !MD1_D_iw[2],  );


--UB3_byteen_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|byteen_reg[1]
--register power-up is low

UB3_byteen_reg[1] = DFFEAS(MD1_d_byteenable[3], CLOCK_50, !VF1_r_sync_rst,  , UB3L37,  ,  , UB3_use_reg,  );


--UB3_byteen_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|byteen_reg[0]
--register power-up is low

UB3_byteen_reg[0] = DFFEAS(MD1_d_byteenable[2], CLOCK_50, !VF1_r_sync_rst,  , UB3L37,  ,  , UB3_use_reg,  );


--S1_time_out_counter[2] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|time_out_counter[2]
--register power-up is low

S1_time_out_counter[2] = DFFEAS(S1L2, CLOCK_50,  ,  ,  ,  ,  , S1L78,  );


--S1_time_out_counter[3] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|time_out_counter[3]
--register power-up is low

S1_time_out_counter[3] = DFFEAS(S1L6, CLOCK_50,  ,  ,  ,  ,  , S1L78,  );


--S1_time_out_counter[6] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|time_out_counter[6]
--register power-up is low

S1_time_out_counter[6] = DFFEAS(S1L10, CLOCK_50,  ,  ,  ,  ,  , S1L78,  );


--S1_time_out_counter[4] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|time_out_counter[4]
--register power-up is low

S1_time_out_counter[4] = DFFEAS(S1L14, CLOCK_50,  ,  ,  ,  ,  , S1L78,  );


--S1_time_out_counter[7] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|time_out_counter[7]
--register power-up is low

S1_time_out_counter[7] = DFFEAS(S1L18, CLOCK_50,  ,  ,  ,  ,  , S1L78,  );


--S1_time_out_counter[1] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|time_out_counter[1]
--register power-up is low

S1_time_out_counter[1] = DFFEAS(S1L22, CLOCK_50,  ,  ,  ,  ,  , S1L78,  );


--S1_time_out_counter[0] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|time_out_counter[0]
--register power-up is low

S1_time_out_counter[0] = DFFEAS(S1L26, CLOCK_50,  ,  ,  ,  ,  , S1L78,  );


--S1_time_out_counter[5] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|time_out_counter[5]
--register power-up is low

S1_time_out_counter[5] = DFFEAS(S1L30, CLOCK_50,  ,  ,  ,  ,  , S1L78,  );


--UC2_burst_uncompress_address_base[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]
--register power-up is low

UC2_burst_uncompress_address_base[1] = DFFEAS(A1L85, CLOCK_50, !VF1_r_sync_rst,  , RB2L1, SB2_mem[0][19],  ,  , !SB2_mem[0][41]);


--UC2_burst_uncompress_address_offset[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]
--register power-up is low

UC2_burst_uncompress_address_offset[1] = DFFEAS(UC2L2, CLOCK_50, !VF1_r_sync_rst,  , RB2L1, A1L85,  ,  , !SB2_mem[0][41]);


--MD1_E_shift_rot_cnt[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[4]
--register power-up is low

MD1_E_shift_rot_cnt[4] = DFFEAS(MD1L193, CLOCK_50, !VF1_r_sync_rst,  ,  , MD1_E_src2[4],  ,  , MD1_E_new_inst);


--MD1_E_shift_rot_cnt[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[3]
--register power-up is low

MD1_E_shift_rot_cnt[3] = DFFEAS(MD1L194, CLOCK_50, !VF1_r_sync_rst,  ,  , MD1_E_src2[3],  ,  , MD1_E_new_inst);


--MD1_E_shift_rot_cnt[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[2]
--register power-up is low

MD1_E_shift_rot_cnt[2] = DFFEAS(MD1L195, CLOCK_50, !VF1_r_sync_rst,  ,  , MD1_E_src2[2],  ,  , MD1_E_new_inst);


--MD1_E_shift_rot_cnt[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[1]
--register power-up is low

MD1_E_shift_rot_cnt[1] = DFFEAS(MD1L196, CLOCK_50, !VF1_r_sync_rst,  ,  , MD1_E_src2[1],  ,  , MD1_E_new_inst);


--MD1_E_shift_rot_cnt[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]
--register power-up is low

MD1_E_shift_rot_cnt[0] = DFFEAS(MD1_E_src2[0], CLOCK_50, !VF1_r_sync_rst,  ,  , MD1L389,  ,  , !MD1_E_new_inst);


--MF1_sr[25] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[25]
--register power-up is low

MF1_sr[25] = DFFEAS(MF1L65, A1L75,  ,  , MF1L46,  ,  , MF1L42,  );


--TE1_F_pc[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc[0]
--register power-up is low

TE1_F_pc[0] = DFFEAS(TE1L638, CLOCK_50, !VF2_r_sync_rst,  , TE1_W_valid,  ,  , TE1_R_ctrl_exception,  );


--TE1_F_pc[3] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc[3]
--register power-up is low

TE1_F_pc[3] = DFFEAS(TE1L651, CLOCK_50, !VF2_r_sync_rst,  , TE1_W_valid, VCC,  ,  , TE1_R_ctrl_exception);


--TE1_F_pc[2] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc[2]
--register power-up is low

TE1_F_pc[2] = DFFEAS(TE1L640, CLOCK_50, !VF2_r_sync_rst,  , TE1_W_valid,  ,  , TE1_R_ctrl_exception,  );


--TE1_F_pc[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc[1]
--register power-up is low

TE1_F_pc[1] = DFFEAS(TE1L639, CLOCK_50, !VF2_r_sync_rst,  , TE1_W_valid,  ,  , TE1_R_ctrl_exception,  );


--TE1_F_pc[8] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc[8]
--register power-up is low

TE1_F_pc[8] = DFFEAS(TE1L645, CLOCK_50, !VF2_r_sync_rst,  , TE1_W_valid,  ,  , TE1_R_ctrl_exception,  );


--TE1_F_pc[7] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc[7]
--register power-up is low

TE1_F_pc[7] = DFFEAS(TE1L644, CLOCK_50, !VF2_r_sync_rst,  , TE1_W_valid,  ,  , TE1_R_ctrl_exception,  );


--TE1_F_pc[6] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc[6]
--register power-up is low

TE1_F_pc[6] = DFFEAS(TE1L643, CLOCK_50, !VF2_r_sync_rst,  , TE1_W_valid,  ,  , TE1_R_ctrl_exception,  );


--TE1_F_pc[5] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc[5]
--register power-up is low

TE1_F_pc[5] = DFFEAS(TE1L642, CLOCK_50, !VF2_r_sync_rst,  , TE1_W_valid,  ,  , TE1_R_ctrl_exception,  );


--TE1_F_pc[4] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc[4]
--register power-up is low

TE1_F_pc[4] = DFFEAS(TE1L641, CLOCK_50, !VF2_r_sync_rst,  , TE1_W_valid,  ,  , TE1_R_ctrl_exception,  );


--TE1_F_pc[9] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc[9]
--register power-up is low

TE1_F_pc[9] = DFFEAS(TE1L646, CLOCK_50, !VF2_r_sync_rst,  , TE1_W_valid,  ,  , TE1_R_ctrl_exception,  );


--TE1_F_pc[10] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc[10]
--register power-up is low

TE1_F_pc[10] = DFFEAS(TE1L647, CLOCK_50, !VF2_r_sync_rst,  , TE1_W_valid,  ,  , TE1_R_ctrl_exception,  );


--TE1_F_pc[11] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc[11]
--register power-up is low

TE1_F_pc[11] = DFFEAS(TE1L648, CLOCK_50, !VF2_r_sync_rst,  , TE1_W_valid,  ,  , TE1_R_ctrl_exception,  );


--TE1_F_pc[13] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc[13]
--register power-up is low

TE1_F_pc[13] = DFFEAS(TE1L650, CLOCK_50, !VF2_r_sync_rst,  , TE1_W_valid,  ,  , TE1_R_ctrl_exception,  );


--MF1_sr[5] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[5]
--register power-up is low

MF1_sr[5] = DFFEAS(MF1L66, A1L75,  ,  , MF1L25,  ,  , MF1L24,  );


--AF1_break_readreg[3] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[3]
--register power-up is low

AF1_break_readreg[3] = DFFEAS(LF1_jdo[3], CLOCK_50,  ,  , AF1L7,  ,  , AF1L8,  );


--KF1_MonDReg[3] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[3]
--register power-up is low

KF1_MonDReg[3] = DFFEAS(LF1_jdo[6], CLOCK_50,  ,  , KF1L50, SE2_q_a[3],  , KF1L61, LF1_take_action_ocimem_b);


--SE2_q_a[2] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[2]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE2_q_a[2]_PORT_A_data_in = KF1L121;
SE2_q_a[2]_PORT_A_data_in_reg = DFFE(SE2_q_a[2]_PORT_A_data_in, SE2_q_a[2]_clock_0, , , SE2_q_a[2]_clock_enable_0);
SE2_q_a[2]_PORT_A_address = BUS(KF1L106, KF1L107, KF1L108, KF1L109, KF1L110, KF1L111, KF1L112, KF1L113);
SE2_q_a[2]_PORT_A_address_reg = DFFE(SE2_q_a[2]_PORT_A_address, SE2_q_a[2]_clock_0, , , SE2_q_a[2]_clock_enable_0);
SE2_q_a[2]_PORT_A_write_enable = KF1L152;
SE2_q_a[2]_PORT_A_write_enable_reg = DFFE(SE2_q_a[2]_PORT_A_write_enable, SE2_q_a[2]_clock_0, , , SE2_q_a[2]_clock_enable_0);
SE2_q_a[2]_PORT_A_read_enable = !KF1L152;
SE2_q_a[2]_PORT_A_read_enable_reg = DFFE(SE2_q_a[2]_PORT_A_read_enable, SE2_q_a[2]_clock_0, , , SE2_q_a[2]_clock_enable_0);
SE2_q_a[2]_PORT_A_byte_mask = KF1L114;
SE2_q_a[2]_PORT_A_byte_mask_reg = DFFE(SE2_q_a[2]_PORT_A_byte_mask, SE2_q_a[2]_clock_0, , , SE2_q_a[2]_clock_enable_0);
SE2_q_a[2]_clock_0 = CLOCK_50;
SE2_q_a[2]_clock_enable_0 = KF1_ociram_reset_req;
SE2_q_a[2]_PORT_A_data_out = MEMORY(SE2_q_a[2]_PORT_A_data_in_reg, , SE2_q_a[2]_PORT_A_address_reg, , SE2_q_a[2]_PORT_A_write_enable_reg, SE2_q_a[2]_PORT_A_read_enable_reg, , , SE2_q_a[2]_PORT_A_byte_mask_reg, , SE2_q_a[2]_clock_0, , SE2_q_a[2]_clock_enable_0, , , , , );
SE2_q_a[2] = SE2_q_a[2]_PORT_A_data_out[0];


--KF1L2 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|Add0~1
KF1L2_adder_eqn = ( KF1_MonAReg[10] ) + ( VCC ) + ( KF1L36 );
KF1L2 = SUM(KF1L2_adder_eqn);


--KF1L7 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|Add0~5
KF1L7_adder_eqn = ( KF1_MonAReg[2] ) + ( VCC ) + ( !VCC );
KF1L7 = SUM(KF1L7_adder_eqn);

--KF1L8 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|Add0~6
KF1L8_adder_eqn = ( KF1_MonAReg[2] ) + ( VCC ) + ( !VCC );
KF1L8 = CARRY(KF1L8_adder_eqn);


--KF1L11 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|Add0~9
KF1L11_adder_eqn = ( KF1_MonAReg[3] ) + ( GND ) + ( KF1L8 );
KF1L11 = SUM(KF1L11_adder_eqn);

--KF1L12 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|Add0~10
KF1L12_adder_eqn = ( KF1_MonAReg[3] ) + ( GND ) + ( KF1L8 );
KF1L12 = CARRY(KF1L12_adder_eqn);


--KF1L15 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|Add0~13
KF1L15_adder_eqn = ( KF1_MonAReg[4] ) + ( GND ) + ( KF1L12 );
KF1L15 = SUM(KF1L15_adder_eqn);

--KF1L16 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|Add0~14
KF1L16_adder_eqn = ( KF1_MonAReg[4] ) + ( GND ) + ( KF1L12 );
KF1L16 = CARRY(KF1L16_adder_eqn);


--KF1L19 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|Add0~17
KF1L19_adder_eqn = ( KF1_MonAReg[5] ) + ( GND ) + ( KF1L16 );
KF1L19 = SUM(KF1L19_adder_eqn);

--KF1L20 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|Add0~18
KF1L20_adder_eqn = ( KF1_MonAReg[5] ) + ( GND ) + ( KF1L16 );
KF1L20 = CARRY(KF1L20_adder_eqn);


--KF1L23 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|Add0~21
KF1L23_adder_eqn = ( KF1_MonAReg[6] ) + ( GND ) + ( KF1L20 );
KF1L23 = SUM(KF1L23_adder_eqn);

--KF1L24 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|Add0~22
KF1L24_adder_eqn = ( KF1_MonAReg[6] ) + ( GND ) + ( KF1L20 );
KF1L24 = CARRY(KF1L24_adder_eqn);


--KF1L27 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|Add0~25
KF1L27_adder_eqn = ( KF1_MonAReg[7] ) + ( GND ) + ( KF1L24 );
KF1L27 = SUM(KF1L27_adder_eqn);

--KF1L28 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|Add0~26
KF1L28_adder_eqn = ( KF1_MonAReg[7] ) + ( GND ) + ( KF1L24 );
KF1L28 = CARRY(KF1L28_adder_eqn);


--KF1L31 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|Add0~29
KF1L31_adder_eqn = ( KF1_MonAReg[8] ) + ( GND ) + ( KF1L28 );
KF1L31 = SUM(KF1L31_adder_eqn);

--KF1L32 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|Add0~30
KF1L32_adder_eqn = ( KF1_MonAReg[8] ) + ( GND ) + ( KF1L28 );
KF1L32 = CARRY(KF1L32_adder_eqn);


--KF1L35 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|Add0~33
KF1L35_adder_eqn = ( KF1_MonAReg[9] ) + ( GND ) + ( KF1L32 );
KF1L35 = SUM(KF1L35_adder_eqn);

--KF1L36 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|Add0~34
KF1L36_adder_eqn = ( KF1_MonAReg[9] ) + ( GND ) + ( KF1L32 );
KF1L36 = CARRY(KF1L36_adder_eqn);


--UF1_q_a[0] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[0]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UF1_q_a[0]_PORT_A_data_in = BC5L24;
UF1_q_a[0]_PORT_A_data_in_reg = DFFE(UF1_q_a[0]_PORT_A_data_in, UF1_q_a[0]_clock_0, , , UF1_q_a[0]_clock_enable_0);
UF1_q_a[0]_PORT_A_address = BUS(BC5_src_data[38], BC5_src_data[39], BC5_src_data[40], BC5_src_data[41], BC5_src_data[42], BC5_src_data[43], BC5_src_data[44], BC5_src_data[45], BC5_src_data[46], BC5_src_data[47], BC5_src_data[48], BC5_src_data[49]);
UF1_q_a[0]_PORT_A_address_reg = DFFE(UF1_q_a[0]_PORT_A_address, UF1_q_a[0]_clock_0, , , UF1_q_a[0]_clock_enable_0);
UF1_q_a[0]_PORT_A_write_enable = !Z1L1;
UF1_q_a[0]_PORT_A_write_enable_reg = DFFE(UF1_q_a[0]_PORT_A_write_enable, UF1_q_a[0]_clock_0, , , UF1_q_a[0]_clock_enable_0);
UF1_q_a[0]_PORT_A_read_enable = Z1L1;
UF1_q_a[0]_PORT_A_read_enable_reg = DFFE(UF1_q_a[0]_PORT_A_read_enable, UF1_q_a[0]_clock_0, , , UF1_q_a[0]_clock_enable_0);
UF1_q_a[0]_PORT_A_byte_mask = BC5_src_data[32];
UF1_q_a[0]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[0]_PORT_A_byte_mask, UF1_q_a[0]_clock_0, , , UF1_q_a[0]_clock_enable_0);
UF1_q_a[0]_clock_0 = CLOCK_50;
UF1_q_a[0]_clock_enable_0 = !VF2_r_early_rst;
UF1_q_a[0]_PORT_A_data_out = MEMORY(UF1_q_a[0]_PORT_A_data_in_reg, , UF1_q_a[0]_PORT_A_address_reg, , UF1_q_a[0]_PORT_A_write_enable_reg, UF1_q_a[0]_PORT_A_read_enable_reg, , , UF1_q_a[0]_PORT_A_byte_mask_reg, , UF1_q_a[0]_clock_0, , UF1_q_a[0]_clock_enable_0, , , , , );
UF1_q_a[0] = UF1_q_a[0]_PORT_A_data_out[0];


--UF1_q_a[1] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[1]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UF1_q_a[1]_PORT_A_data_in = BC5L25;
UF1_q_a[1]_PORT_A_data_in_reg = DFFE(UF1_q_a[1]_PORT_A_data_in, UF1_q_a[1]_clock_0, , , UF1_q_a[1]_clock_enable_0);
UF1_q_a[1]_PORT_A_address = BUS(BC5_src_data[38], BC5_src_data[39], BC5_src_data[40], BC5_src_data[41], BC5_src_data[42], BC5_src_data[43], BC5_src_data[44], BC5_src_data[45], BC5_src_data[46], BC5_src_data[47], BC5_src_data[48], BC5_src_data[49]);
UF1_q_a[1]_PORT_A_address_reg = DFFE(UF1_q_a[1]_PORT_A_address, UF1_q_a[1]_clock_0, , , UF1_q_a[1]_clock_enable_0);
UF1_q_a[1]_PORT_A_write_enable = !Z1L1;
UF1_q_a[1]_PORT_A_write_enable_reg = DFFE(UF1_q_a[1]_PORT_A_write_enable, UF1_q_a[1]_clock_0, , , UF1_q_a[1]_clock_enable_0);
UF1_q_a[1]_PORT_A_read_enable = Z1L1;
UF1_q_a[1]_PORT_A_read_enable_reg = DFFE(UF1_q_a[1]_PORT_A_read_enable, UF1_q_a[1]_clock_0, , , UF1_q_a[1]_clock_enable_0);
UF1_q_a[1]_PORT_A_byte_mask = BC5_src_data[32];
UF1_q_a[1]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[1]_PORT_A_byte_mask, UF1_q_a[1]_clock_0, , , UF1_q_a[1]_clock_enable_0);
UF1_q_a[1]_clock_0 = CLOCK_50;
UF1_q_a[1]_clock_enable_0 = !VF2_r_early_rst;
UF1_q_a[1]_PORT_A_data_out = MEMORY(UF1_q_a[1]_PORT_A_data_in_reg, , UF1_q_a[1]_PORT_A_address_reg, , UF1_q_a[1]_PORT_A_write_enable_reg, UF1_q_a[1]_PORT_A_read_enable_reg, , , UF1_q_a[1]_PORT_A_byte_mask_reg, , UF1_q_a[1]_clock_0, , UF1_q_a[1]_clock_enable_0, , , , , );
UF1_q_a[1] = UF1_q_a[1]_PORT_A_data_out[0];


--UF1_q_a[2] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[2]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UF1_q_a[2]_PORT_A_data_in = BC5L26;
UF1_q_a[2]_PORT_A_data_in_reg = DFFE(UF1_q_a[2]_PORT_A_data_in, UF1_q_a[2]_clock_0, , , UF1_q_a[2]_clock_enable_0);
UF1_q_a[2]_PORT_A_address = BUS(BC5_src_data[38], BC5_src_data[39], BC5_src_data[40], BC5_src_data[41], BC5_src_data[42], BC5_src_data[43], BC5_src_data[44], BC5_src_data[45], BC5_src_data[46], BC5_src_data[47], BC5_src_data[48], BC5_src_data[49]);
UF1_q_a[2]_PORT_A_address_reg = DFFE(UF1_q_a[2]_PORT_A_address, UF1_q_a[2]_clock_0, , , UF1_q_a[2]_clock_enable_0);
UF1_q_a[2]_PORT_A_write_enable = !Z1L1;
UF1_q_a[2]_PORT_A_write_enable_reg = DFFE(UF1_q_a[2]_PORT_A_write_enable, UF1_q_a[2]_clock_0, , , UF1_q_a[2]_clock_enable_0);
UF1_q_a[2]_PORT_A_read_enable = Z1L1;
UF1_q_a[2]_PORT_A_read_enable_reg = DFFE(UF1_q_a[2]_PORT_A_read_enable, UF1_q_a[2]_clock_0, , , UF1_q_a[2]_clock_enable_0);
UF1_q_a[2]_PORT_A_byte_mask = BC5_src_data[32];
UF1_q_a[2]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[2]_PORT_A_byte_mask, UF1_q_a[2]_clock_0, , , UF1_q_a[2]_clock_enable_0);
UF1_q_a[2]_clock_0 = CLOCK_50;
UF1_q_a[2]_clock_enable_0 = !VF2_r_early_rst;
UF1_q_a[2]_PORT_A_data_out = MEMORY(UF1_q_a[2]_PORT_A_data_in_reg, , UF1_q_a[2]_PORT_A_address_reg, , UF1_q_a[2]_PORT_A_write_enable_reg, UF1_q_a[2]_PORT_A_read_enable_reg, , , UF1_q_a[2]_PORT_A_byte_mask_reg, , UF1_q_a[2]_clock_0, , UF1_q_a[2]_clock_enable_0, , , , , );
UF1_q_a[2] = UF1_q_a[2]_PORT_A_data_out[0];


--UF1_q_a[3] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[3]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UF1_q_a[3]_PORT_A_data_in = BC5L27;
UF1_q_a[3]_PORT_A_data_in_reg = DFFE(UF1_q_a[3]_PORT_A_data_in, UF1_q_a[3]_clock_0, , , UF1_q_a[3]_clock_enable_0);
UF1_q_a[3]_PORT_A_address = BUS(BC5_src_data[38], BC5_src_data[39], BC5_src_data[40], BC5_src_data[41], BC5_src_data[42], BC5_src_data[43], BC5_src_data[44], BC5_src_data[45], BC5_src_data[46], BC5_src_data[47], BC5_src_data[48], BC5_src_data[49]);
UF1_q_a[3]_PORT_A_address_reg = DFFE(UF1_q_a[3]_PORT_A_address, UF1_q_a[3]_clock_0, , , UF1_q_a[3]_clock_enable_0);
UF1_q_a[3]_PORT_A_write_enable = !Z1L1;
UF1_q_a[3]_PORT_A_write_enable_reg = DFFE(UF1_q_a[3]_PORT_A_write_enable, UF1_q_a[3]_clock_0, , , UF1_q_a[3]_clock_enable_0);
UF1_q_a[3]_PORT_A_read_enable = Z1L1;
UF1_q_a[3]_PORT_A_read_enable_reg = DFFE(UF1_q_a[3]_PORT_A_read_enable, UF1_q_a[3]_clock_0, , , UF1_q_a[3]_clock_enable_0);
UF1_q_a[3]_PORT_A_byte_mask = BC5_src_data[32];
UF1_q_a[3]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[3]_PORT_A_byte_mask, UF1_q_a[3]_clock_0, , , UF1_q_a[3]_clock_enable_0);
UF1_q_a[3]_clock_0 = CLOCK_50;
UF1_q_a[3]_clock_enable_0 = !VF2_r_early_rst;
UF1_q_a[3]_PORT_A_data_out = MEMORY(UF1_q_a[3]_PORT_A_data_in_reg, , UF1_q_a[3]_PORT_A_address_reg, , UF1_q_a[3]_PORT_A_write_enable_reg, UF1_q_a[3]_PORT_A_read_enable_reg, , , UF1_q_a[3]_PORT_A_byte_mask_reg, , UF1_q_a[3]_clock_0, , UF1_q_a[3]_clock_enable_0, , , , , );
UF1_q_a[3] = UF1_q_a[3]_PORT_A_data_out[0];


--UF1_q_a[4] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[4]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UF1_q_a[4]_PORT_A_data_in = BC5L28;
UF1_q_a[4]_PORT_A_data_in_reg = DFFE(UF1_q_a[4]_PORT_A_data_in, UF1_q_a[4]_clock_0, , , UF1_q_a[4]_clock_enable_0);
UF1_q_a[4]_PORT_A_address = BUS(BC5_src_data[38], BC5_src_data[39], BC5_src_data[40], BC5_src_data[41], BC5_src_data[42], BC5_src_data[43], BC5_src_data[44], BC5_src_data[45], BC5_src_data[46], BC5_src_data[47], BC5_src_data[48], BC5_src_data[49]);
UF1_q_a[4]_PORT_A_address_reg = DFFE(UF1_q_a[4]_PORT_A_address, UF1_q_a[4]_clock_0, , , UF1_q_a[4]_clock_enable_0);
UF1_q_a[4]_PORT_A_write_enable = !Z1L1;
UF1_q_a[4]_PORT_A_write_enable_reg = DFFE(UF1_q_a[4]_PORT_A_write_enable, UF1_q_a[4]_clock_0, , , UF1_q_a[4]_clock_enable_0);
UF1_q_a[4]_PORT_A_read_enable = Z1L1;
UF1_q_a[4]_PORT_A_read_enable_reg = DFFE(UF1_q_a[4]_PORT_A_read_enable, UF1_q_a[4]_clock_0, , , UF1_q_a[4]_clock_enable_0);
UF1_q_a[4]_PORT_A_byte_mask = BC5_src_data[32];
UF1_q_a[4]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[4]_PORT_A_byte_mask, UF1_q_a[4]_clock_0, , , UF1_q_a[4]_clock_enable_0);
UF1_q_a[4]_clock_0 = CLOCK_50;
UF1_q_a[4]_clock_enable_0 = !VF2_r_early_rst;
UF1_q_a[4]_PORT_A_data_out = MEMORY(UF1_q_a[4]_PORT_A_data_in_reg, , UF1_q_a[4]_PORT_A_address_reg, , UF1_q_a[4]_PORT_A_write_enable_reg, UF1_q_a[4]_PORT_A_read_enable_reg, , , UF1_q_a[4]_PORT_A_byte_mask_reg, , UF1_q_a[4]_clock_0, , UF1_q_a[4]_clock_enable_0, , , , , );
UF1_q_a[4] = UF1_q_a[4]_PORT_A_data_out[0];


--UF1_q_a[5] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[5]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UF1_q_a[5]_PORT_A_data_in = BC5L29;
UF1_q_a[5]_PORT_A_data_in_reg = DFFE(UF1_q_a[5]_PORT_A_data_in, UF1_q_a[5]_clock_0, , , UF1_q_a[5]_clock_enable_0);
UF1_q_a[5]_PORT_A_address = BUS(BC5_src_data[38], BC5_src_data[39], BC5_src_data[40], BC5_src_data[41], BC5_src_data[42], BC5_src_data[43], BC5_src_data[44], BC5_src_data[45], BC5_src_data[46], BC5_src_data[47], BC5_src_data[48], BC5_src_data[49]);
UF1_q_a[5]_PORT_A_address_reg = DFFE(UF1_q_a[5]_PORT_A_address, UF1_q_a[5]_clock_0, , , UF1_q_a[5]_clock_enable_0);
UF1_q_a[5]_PORT_A_write_enable = !Z1L1;
UF1_q_a[5]_PORT_A_write_enable_reg = DFFE(UF1_q_a[5]_PORT_A_write_enable, UF1_q_a[5]_clock_0, , , UF1_q_a[5]_clock_enable_0);
UF1_q_a[5]_PORT_A_read_enable = Z1L1;
UF1_q_a[5]_PORT_A_read_enable_reg = DFFE(UF1_q_a[5]_PORT_A_read_enable, UF1_q_a[5]_clock_0, , , UF1_q_a[5]_clock_enable_0);
UF1_q_a[5]_PORT_A_byte_mask = BC5_src_data[32];
UF1_q_a[5]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[5]_PORT_A_byte_mask, UF1_q_a[5]_clock_0, , , UF1_q_a[5]_clock_enable_0);
UF1_q_a[5]_clock_0 = CLOCK_50;
UF1_q_a[5]_clock_enable_0 = !VF2_r_early_rst;
UF1_q_a[5]_PORT_A_data_out = MEMORY(UF1_q_a[5]_PORT_A_data_in_reg, , UF1_q_a[5]_PORT_A_address_reg, , UF1_q_a[5]_PORT_A_write_enable_reg, UF1_q_a[5]_PORT_A_read_enable_reg, , , UF1_q_a[5]_PORT_A_byte_mask_reg, , UF1_q_a[5]_clock_0, , UF1_q_a[5]_clock_enable_0, , , , , );
UF1_q_a[5] = UF1_q_a[5]_PORT_A_data_out[0];


--UF1_q_a[11] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[11]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UF1_q_a[11]_PORT_A_data_in = BC5L30;
UF1_q_a[11]_PORT_A_data_in_reg = DFFE(UF1_q_a[11]_PORT_A_data_in, UF1_q_a[11]_clock_0, , , UF1_q_a[11]_clock_enable_0);
UF1_q_a[11]_PORT_A_address = BUS(BC5_src_data[38], BC5_src_data[39], BC5_src_data[40], BC5_src_data[41], BC5_src_data[42], BC5_src_data[43], BC5_src_data[44], BC5_src_data[45], BC5_src_data[46], BC5_src_data[47], BC5_src_data[48], BC5_src_data[49]);
UF1_q_a[11]_PORT_A_address_reg = DFFE(UF1_q_a[11]_PORT_A_address, UF1_q_a[11]_clock_0, , , UF1_q_a[11]_clock_enable_0);
UF1_q_a[11]_PORT_A_write_enable = !Z1L1;
UF1_q_a[11]_PORT_A_write_enable_reg = DFFE(UF1_q_a[11]_PORT_A_write_enable, UF1_q_a[11]_clock_0, , , UF1_q_a[11]_clock_enable_0);
UF1_q_a[11]_PORT_A_read_enable = Z1L1;
UF1_q_a[11]_PORT_A_read_enable_reg = DFFE(UF1_q_a[11]_PORT_A_read_enable, UF1_q_a[11]_clock_0, , , UF1_q_a[11]_clock_enable_0);
UF1_q_a[11]_PORT_A_byte_mask = BC5_src_data[33];
UF1_q_a[11]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[11]_PORT_A_byte_mask, UF1_q_a[11]_clock_0, , , UF1_q_a[11]_clock_enable_0);
UF1_q_a[11]_clock_0 = CLOCK_50;
UF1_q_a[11]_clock_enable_0 = !VF2_r_early_rst;
UF1_q_a[11]_PORT_A_data_out = MEMORY(UF1_q_a[11]_PORT_A_data_in_reg, , UF1_q_a[11]_PORT_A_address_reg, , UF1_q_a[11]_PORT_A_write_enable_reg, UF1_q_a[11]_PORT_A_read_enable_reg, , , UF1_q_a[11]_PORT_A_byte_mask_reg, , UF1_q_a[11]_clock_0, , UF1_q_a[11]_clock_enable_0, , , , , );
UF1_q_a[11] = UF1_q_a[11]_PORT_A_data_out[0];


--UF1_q_a[12] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[12]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UF1_q_a[12]_PORT_A_data_in = BC5L31;
UF1_q_a[12]_PORT_A_data_in_reg = DFFE(UF1_q_a[12]_PORT_A_data_in, UF1_q_a[12]_clock_0, , , UF1_q_a[12]_clock_enable_0);
UF1_q_a[12]_PORT_A_address = BUS(BC5_src_data[38], BC5_src_data[39], BC5_src_data[40], BC5_src_data[41], BC5_src_data[42], BC5_src_data[43], BC5_src_data[44], BC5_src_data[45], BC5_src_data[46], BC5_src_data[47], BC5_src_data[48], BC5_src_data[49]);
UF1_q_a[12]_PORT_A_address_reg = DFFE(UF1_q_a[12]_PORT_A_address, UF1_q_a[12]_clock_0, , , UF1_q_a[12]_clock_enable_0);
UF1_q_a[12]_PORT_A_write_enable = !Z1L1;
UF1_q_a[12]_PORT_A_write_enable_reg = DFFE(UF1_q_a[12]_PORT_A_write_enable, UF1_q_a[12]_clock_0, , , UF1_q_a[12]_clock_enable_0);
UF1_q_a[12]_PORT_A_read_enable = Z1L1;
UF1_q_a[12]_PORT_A_read_enable_reg = DFFE(UF1_q_a[12]_PORT_A_read_enable, UF1_q_a[12]_clock_0, , , UF1_q_a[12]_clock_enable_0);
UF1_q_a[12]_PORT_A_byte_mask = BC5_src_data[33];
UF1_q_a[12]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[12]_PORT_A_byte_mask, UF1_q_a[12]_clock_0, , , UF1_q_a[12]_clock_enable_0);
UF1_q_a[12]_clock_0 = CLOCK_50;
UF1_q_a[12]_clock_enable_0 = !VF2_r_early_rst;
UF1_q_a[12]_PORT_A_data_out = MEMORY(UF1_q_a[12]_PORT_A_data_in_reg, , UF1_q_a[12]_PORT_A_address_reg, , UF1_q_a[12]_PORT_A_write_enable_reg, UF1_q_a[12]_PORT_A_read_enable_reg, , , UF1_q_a[12]_PORT_A_byte_mask_reg, , UF1_q_a[12]_clock_0, , UF1_q_a[12]_clock_enable_0, , , , , );
UF1_q_a[12] = UF1_q_a[12]_PORT_A_data_out[0];


--UF1_q_a[13] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[13]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UF1_q_a[13]_PORT_A_data_in = BC5L32;
UF1_q_a[13]_PORT_A_data_in_reg = DFFE(UF1_q_a[13]_PORT_A_data_in, UF1_q_a[13]_clock_0, , , UF1_q_a[13]_clock_enable_0);
UF1_q_a[13]_PORT_A_address = BUS(BC5_src_data[38], BC5_src_data[39], BC5_src_data[40], BC5_src_data[41], BC5_src_data[42], BC5_src_data[43], BC5_src_data[44], BC5_src_data[45], BC5_src_data[46], BC5_src_data[47], BC5_src_data[48], BC5_src_data[49]);
UF1_q_a[13]_PORT_A_address_reg = DFFE(UF1_q_a[13]_PORT_A_address, UF1_q_a[13]_clock_0, , , UF1_q_a[13]_clock_enable_0);
UF1_q_a[13]_PORT_A_write_enable = !Z1L1;
UF1_q_a[13]_PORT_A_write_enable_reg = DFFE(UF1_q_a[13]_PORT_A_write_enable, UF1_q_a[13]_clock_0, , , UF1_q_a[13]_clock_enable_0);
UF1_q_a[13]_PORT_A_read_enable = Z1L1;
UF1_q_a[13]_PORT_A_read_enable_reg = DFFE(UF1_q_a[13]_PORT_A_read_enable, UF1_q_a[13]_clock_0, , , UF1_q_a[13]_clock_enable_0);
UF1_q_a[13]_PORT_A_byte_mask = BC5_src_data[33];
UF1_q_a[13]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[13]_PORT_A_byte_mask, UF1_q_a[13]_clock_0, , , UF1_q_a[13]_clock_enable_0);
UF1_q_a[13]_clock_0 = CLOCK_50;
UF1_q_a[13]_clock_enable_0 = !VF2_r_early_rst;
UF1_q_a[13]_PORT_A_data_out = MEMORY(UF1_q_a[13]_PORT_A_data_in_reg, , UF1_q_a[13]_PORT_A_address_reg, , UF1_q_a[13]_PORT_A_write_enable_reg, UF1_q_a[13]_PORT_A_read_enable_reg, , , UF1_q_a[13]_PORT_A_byte_mask_reg, , UF1_q_a[13]_clock_0, , UF1_q_a[13]_clock_enable_0, , , , , );
UF1_q_a[13] = UF1_q_a[13]_PORT_A_data_out[0];


--UF1_q_a[14] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[14]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UF1_q_a[14]_PORT_A_data_in = BC5L33;
UF1_q_a[14]_PORT_A_data_in_reg = DFFE(UF1_q_a[14]_PORT_A_data_in, UF1_q_a[14]_clock_0, , , UF1_q_a[14]_clock_enable_0);
UF1_q_a[14]_PORT_A_address = BUS(BC5_src_data[38], BC5_src_data[39], BC5_src_data[40], BC5_src_data[41], BC5_src_data[42], BC5_src_data[43], BC5_src_data[44], BC5_src_data[45], BC5_src_data[46], BC5_src_data[47], BC5_src_data[48], BC5_src_data[49]);
UF1_q_a[14]_PORT_A_address_reg = DFFE(UF1_q_a[14]_PORT_A_address, UF1_q_a[14]_clock_0, , , UF1_q_a[14]_clock_enable_0);
UF1_q_a[14]_PORT_A_write_enable = !Z1L1;
UF1_q_a[14]_PORT_A_write_enable_reg = DFFE(UF1_q_a[14]_PORT_A_write_enable, UF1_q_a[14]_clock_0, , , UF1_q_a[14]_clock_enable_0);
UF1_q_a[14]_PORT_A_read_enable = Z1L1;
UF1_q_a[14]_PORT_A_read_enable_reg = DFFE(UF1_q_a[14]_PORT_A_read_enable, UF1_q_a[14]_clock_0, , , UF1_q_a[14]_clock_enable_0);
UF1_q_a[14]_PORT_A_byte_mask = BC5_src_data[33];
UF1_q_a[14]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[14]_PORT_A_byte_mask, UF1_q_a[14]_clock_0, , , UF1_q_a[14]_clock_enable_0);
UF1_q_a[14]_clock_0 = CLOCK_50;
UF1_q_a[14]_clock_enable_0 = !VF2_r_early_rst;
UF1_q_a[14]_PORT_A_data_out = MEMORY(UF1_q_a[14]_PORT_A_data_in_reg, , UF1_q_a[14]_PORT_A_address_reg, , UF1_q_a[14]_PORT_A_write_enable_reg, UF1_q_a[14]_PORT_A_read_enable_reg, , , UF1_q_a[14]_PORT_A_byte_mask_reg, , UF1_q_a[14]_clock_0, , UF1_q_a[14]_clock_enable_0, , , , , );
UF1_q_a[14] = UF1_q_a[14]_PORT_A_data_out[0];


--UF1_q_a[15] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[15]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UF1_q_a[15]_PORT_A_data_in = BC5L34;
UF1_q_a[15]_PORT_A_data_in_reg = DFFE(UF1_q_a[15]_PORT_A_data_in, UF1_q_a[15]_clock_0, , , UF1_q_a[15]_clock_enable_0);
UF1_q_a[15]_PORT_A_address = BUS(BC5_src_data[38], BC5_src_data[39], BC5_src_data[40], BC5_src_data[41], BC5_src_data[42], BC5_src_data[43], BC5_src_data[44], BC5_src_data[45], BC5_src_data[46], BC5_src_data[47], BC5_src_data[48], BC5_src_data[49]);
UF1_q_a[15]_PORT_A_address_reg = DFFE(UF1_q_a[15]_PORT_A_address, UF1_q_a[15]_clock_0, , , UF1_q_a[15]_clock_enable_0);
UF1_q_a[15]_PORT_A_write_enable = !Z1L1;
UF1_q_a[15]_PORT_A_write_enable_reg = DFFE(UF1_q_a[15]_PORT_A_write_enable, UF1_q_a[15]_clock_0, , , UF1_q_a[15]_clock_enable_0);
UF1_q_a[15]_PORT_A_read_enable = Z1L1;
UF1_q_a[15]_PORT_A_read_enable_reg = DFFE(UF1_q_a[15]_PORT_A_read_enable, UF1_q_a[15]_clock_0, , , UF1_q_a[15]_clock_enable_0);
UF1_q_a[15]_PORT_A_byte_mask = BC5_src_data[33];
UF1_q_a[15]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[15]_PORT_A_byte_mask, UF1_q_a[15]_clock_0, , , UF1_q_a[15]_clock_enable_0);
UF1_q_a[15]_clock_0 = CLOCK_50;
UF1_q_a[15]_clock_enable_0 = !VF2_r_early_rst;
UF1_q_a[15]_PORT_A_data_out = MEMORY(UF1_q_a[15]_PORT_A_data_in_reg, , UF1_q_a[15]_PORT_A_address_reg, , UF1_q_a[15]_PORT_A_write_enable_reg, UF1_q_a[15]_PORT_A_read_enable_reg, , , UF1_q_a[15]_PORT_A_byte_mask_reg, , UF1_q_a[15]_clock_0, , UF1_q_a[15]_clock_enable_0, , , , , );
UF1_q_a[15] = UF1_q_a[15]_PORT_A_data_out[0];


--UF1_q_a[16] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[16]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UF1_q_a[16]_PORT_A_data_in = BC5L35;
UF1_q_a[16]_PORT_A_data_in_reg = DFFE(UF1_q_a[16]_PORT_A_data_in, UF1_q_a[16]_clock_0, , , UF1_q_a[16]_clock_enable_0);
UF1_q_a[16]_PORT_A_address = BUS(BC5_src_data[38], BC5_src_data[39], BC5_src_data[40], BC5_src_data[41], BC5_src_data[42], BC5_src_data[43], BC5_src_data[44], BC5_src_data[45], BC5_src_data[46], BC5_src_data[47], BC5_src_data[48], BC5_src_data[49]);
UF1_q_a[16]_PORT_A_address_reg = DFFE(UF1_q_a[16]_PORT_A_address, UF1_q_a[16]_clock_0, , , UF1_q_a[16]_clock_enable_0);
UF1_q_a[16]_PORT_A_write_enable = !Z1L1;
UF1_q_a[16]_PORT_A_write_enable_reg = DFFE(UF1_q_a[16]_PORT_A_write_enable, UF1_q_a[16]_clock_0, , , UF1_q_a[16]_clock_enable_0);
UF1_q_a[16]_PORT_A_read_enable = Z1L1;
UF1_q_a[16]_PORT_A_read_enable_reg = DFFE(UF1_q_a[16]_PORT_A_read_enable, UF1_q_a[16]_clock_0, , , UF1_q_a[16]_clock_enable_0);
UF1_q_a[16]_PORT_A_byte_mask = BC5_src_data[34];
UF1_q_a[16]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[16]_PORT_A_byte_mask, UF1_q_a[16]_clock_0, , , UF1_q_a[16]_clock_enable_0);
UF1_q_a[16]_clock_0 = CLOCK_50;
UF1_q_a[16]_clock_enable_0 = !VF2_r_early_rst;
UF1_q_a[16]_PORT_A_data_out = MEMORY(UF1_q_a[16]_PORT_A_data_in_reg, , UF1_q_a[16]_PORT_A_address_reg, , UF1_q_a[16]_PORT_A_write_enable_reg, UF1_q_a[16]_PORT_A_read_enable_reg, , , UF1_q_a[16]_PORT_A_byte_mask_reg, , UF1_q_a[16]_clock_0, , UF1_q_a[16]_clock_enable_0, , , , , );
UF1_q_a[16] = UF1_q_a[16]_PORT_A_data_out[0];


--TE1_R_ctrl_st is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_ctrl_st
--register power-up is low

TE1_R_ctrl_st = DFFEAS(TE1L249, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , !TE1_D_iw[2],  );


--UB4_byteen_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|byteen_reg[1]
--register power-up is low

UB4_byteen_reg[1] = DFFEAS(TE1_d_byteenable[3], CLOCK_50, !VF2_r_sync_rst,  , UB4L15,  ,  , UB4_use_reg,  );


--UB4_byteen_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|byteen_reg[0]
--register power-up is low

UB4_byteen_reg[0] = DFFEAS(TE1_d_byteenable[2], CLOCK_50, !VF2_r_sync_rst,  , UB4L15,  ,  , UB4_use_reg,  );


--S2_time_out_counter[4] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|time_out_counter[4]
--register power-up is low

S2_time_out_counter[4] = DFFEAS(S2L2, CLOCK_50,  ,  ,  ,  ,  , S2L81,  );


--S2_time_out_counter[5] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|time_out_counter[5]
--register power-up is low

S2_time_out_counter[5] = DFFEAS(S2L6, CLOCK_50,  ,  ,  ,  ,  , S2L81,  );


--S2_time_out_counter[6] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|time_out_counter[6]
--register power-up is low

S2_time_out_counter[6] = DFFEAS(S2L10, CLOCK_50,  ,  ,  ,  ,  , S2L81,  );


--S2_time_out_counter[2] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|time_out_counter[2]
--register power-up is low

S2_time_out_counter[2] = DFFEAS(S2L14, CLOCK_50,  ,  ,  ,  ,  , S2L81,  );


--S2_time_out_counter[7] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|time_out_counter[7]
--register power-up is low

S2_time_out_counter[7] = DFFEAS(S2L18, CLOCK_50,  ,  ,  ,  ,  , S2L81,  );


--S2_time_out_counter[1] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|time_out_counter[1]
--register power-up is low

S2_time_out_counter[1] = DFFEAS(S2L22, CLOCK_50,  ,  ,  ,  ,  , S2L81,  );


--S2_time_out_counter[0] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|time_out_counter[0]
--register power-up is low

S2_time_out_counter[0] = DFFEAS(S2L26, CLOCK_50,  ,  ,  ,  ,  , S2L81,  );


--S2_time_out_counter[3] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|time_out_counter[3]
--register power-up is low

S2_time_out_counter[3] = DFFEAS(S2L30, CLOCK_50,  ,  ,  ,  ,  , S2L81,  );


--UC7_burst_uncompress_address_base[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge1_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]
--register power-up is low

UC7_burst_uncompress_address_base[1] = DFFEAS(A1L85, CLOCK_50, !VF2_r_sync_rst,  , RB7L1, SB7_mem[0][19],  ,  , !SB7_mem[0][41]);


--UC7_burst_uncompress_address_offset[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge1_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]
--register power-up is low

UC7_burst_uncompress_address_offset[1] = DFFEAS(UC7L2, CLOCK_50, !VF2_r_sync_rst,  , RB7L1, A1L85,  ,  , !SB7_mem[0][41]);


--TE1_E_shift_rot_cnt[4] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_cnt[4]
--register power-up is low

TE1_E_shift_rot_cnt[4] = DFFEAS(TE1L193, CLOCK_50, !VF2_r_sync_rst,  ,  , TE1_E_src2[4],  ,  , TE1_E_new_inst);


--TE1_E_shift_rot_cnt[3] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_cnt[3]
--register power-up is low

TE1_E_shift_rot_cnt[3] = DFFEAS(TE1L194, CLOCK_50, !VF2_r_sync_rst,  ,  , TE1_E_src2[3],  ,  , TE1_E_new_inst);


--TE1_E_shift_rot_cnt[2] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_cnt[2]
--register power-up is low

TE1_E_shift_rot_cnt[2] = DFFEAS(TE1L195, CLOCK_50, !VF2_r_sync_rst,  ,  , TE1_E_src2[2],  ,  , TE1_E_new_inst);


--TE1_E_shift_rot_cnt[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_cnt[1]
--register power-up is low

TE1_E_shift_rot_cnt[1] = DFFEAS(TE1L196, CLOCK_50, !VF2_r_sync_rst,  ,  , TE1_E_src2[1],  ,  , TE1_E_new_inst);


--TE1_E_shift_rot_cnt[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_cnt[0]
--register power-up is low

TE1_E_shift_rot_cnt[0] = DFFEAS(TE1_E_src2[0], CLOCK_50, !VF2_r_sync_rst,  ,  , TE1L389,  ,  , !TE1_E_new_inst);


--TD2_q_b[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD2_q_b[7]_PORT_A_data_in = MD1L800;
TD2_q_b[7]_PORT_A_data_in_reg = DFFE(TD2_q_b[7]_PORT_A_data_in, TD2_q_b[7]_clock_0, , , );
TD2_q_b[7]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD2_q_b[7]_PORT_A_address_reg = DFFE(TD2_q_b[7]_PORT_A_address, TD2_q_b[7]_clock_0, , , );
TD2_q_b[7]_PORT_B_address = BUS(MD1_D_iw[22], MD1_D_iw[23], MD1_D_iw[24], MD1_D_iw[25], MD1_D_iw[26]);
TD2_q_b[7]_PORT_B_address_reg = DFFE(TD2_q_b[7]_PORT_B_address, TD2_q_b[7]_clock_1, , , );
TD2_q_b[7]_PORT_A_write_enable = MD1_W_rf_wren;
TD2_q_b[7]_PORT_A_write_enable_reg = DFFE(TD2_q_b[7]_PORT_A_write_enable, TD2_q_b[7]_clock_0, , , );
TD2_q_b[7]_PORT_B_read_enable = VCC;
TD2_q_b[7]_PORT_B_read_enable_reg = DFFE(TD2_q_b[7]_PORT_B_read_enable, TD2_q_b[7]_clock_1, , , );
TD2_q_b[7]_clock_0 = CLOCK_50;
TD2_q_b[7]_clock_1 = CLOCK_50;
TD2_q_b[7]_clock_enable_0 = MD1_W_rf_wren;
TD2_q_b[7]_PORT_B_data_out = MEMORY(TD2_q_b[7]_PORT_A_data_in_reg, , TD2_q_b[7]_PORT_A_address_reg, TD2_q_b[7]_PORT_B_address_reg, TD2_q_b[7]_PORT_A_write_enable_reg, , , TD2_q_b[7]_PORT_B_read_enable_reg, , , TD2_q_b[7]_clock_0, TD2_q_b[7]_clock_1, TD2_q_b[7]_clock_enable_0, , , , , );
TD2_q_b[7] = TD2_q_b[7]_PORT_B_data_out[0];


--PB2_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0
PB2_counter_comb_bita0_adder_eqn = ( PB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB2_counter_comb_bita0 = SUM(PB2_counter_comb_bita0_adder_eqn);

--PB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT
PB2L3_adder_eqn = ( PB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB2L3 = CARRY(PB2L3_adder_eqn);


--PB2_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1
PB2_counter_comb_bita1_adder_eqn = ( PB2_counter_reg_bit[1] ) + ( GND ) + ( PB2L3 );
PB2_counter_comb_bita1 = SUM(PB2_counter_comb_bita1_adder_eqn);

--PB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT
PB2L7_adder_eqn = ( PB2_counter_reg_bit[1] ) + ( GND ) + ( PB2L3 );
PB2L7 = CARRY(PB2L7_adder_eqn);


--PB2_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2
PB2_counter_comb_bita2_adder_eqn = ( PB2_counter_reg_bit[2] ) + ( GND ) + ( PB2L7 );
PB2_counter_comb_bita2 = SUM(PB2_counter_comb_bita2_adder_eqn);

--PB2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT
PB2L11_adder_eqn = ( PB2_counter_reg_bit[2] ) + ( GND ) + ( PB2L7 );
PB2L11 = CARRY(PB2L11_adder_eqn);


--PB2_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3
PB2_counter_comb_bita3_adder_eqn = ( PB2_counter_reg_bit[3] ) + ( GND ) + ( PB2L11 );
PB2_counter_comb_bita3 = SUM(PB2_counter_comb_bita3_adder_eqn);

--PB2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT
PB2L15_adder_eqn = ( PB2_counter_reg_bit[3] ) + ( GND ) + ( PB2L11 );
PB2L15 = CARRY(PB2L15_adder_eqn);


--PB2_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4
PB2_counter_comb_bita4_adder_eqn = ( PB2_counter_reg_bit[4] ) + ( GND ) + ( PB2L15 );
PB2_counter_comb_bita4 = SUM(PB2_counter_comb_bita4_adder_eqn);

--PB2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT
PB2L19_adder_eqn = ( PB2_counter_reg_bit[4] ) + ( GND ) + ( PB2L15 );
PB2L19 = CARRY(PB2L19_adder_eqn);


--PB2_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5
PB2_counter_comb_bita5_adder_eqn = ( PB2_counter_reg_bit[5] ) + ( GND ) + ( PB2L19 );
PB2_counter_comb_bita5 = SUM(PB2_counter_comb_bita5_adder_eqn);


--PB1_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0
PB1_counter_comb_bita0_adder_eqn = ( PB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB1_counter_comb_bita0 = SUM(PB1_counter_comb_bita0_adder_eqn);

--PB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT
PB1L3_adder_eqn = ( PB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB1L3 = CARRY(PB1L3_adder_eqn);


--PB1_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1
PB1_counter_comb_bita1_adder_eqn = ( PB1_counter_reg_bit[1] ) + ( GND ) + ( PB1L3 );
PB1_counter_comb_bita1 = SUM(PB1_counter_comb_bita1_adder_eqn);

--PB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT
PB1L7_adder_eqn = ( PB1_counter_reg_bit[1] ) + ( GND ) + ( PB1L3 );
PB1L7 = CARRY(PB1L7_adder_eqn);


--PB1_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2
PB1_counter_comb_bita2_adder_eqn = ( PB1_counter_reg_bit[2] ) + ( GND ) + ( PB1L7 );
PB1_counter_comb_bita2 = SUM(PB1_counter_comb_bita2_adder_eqn);

--PB1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT
PB1L11_adder_eqn = ( PB1_counter_reg_bit[2] ) + ( GND ) + ( PB1L7 );
PB1L11 = CARRY(PB1L11_adder_eqn);


--PB1_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3
PB1_counter_comb_bita3_adder_eqn = ( PB1_counter_reg_bit[3] ) + ( GND ) + ( PB1L11 );
PB1_counter_comb_bita3 = SUM(PB1_counter_comb_bita3_adder_eqn);

--PB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT
PB1L15_adder_eqn = ( PB1_counter_reg_bit[3] ) + ( GND ) + ( PB1L11 );
PB1L15 = CARRY(PB1L15_adder_eqn);


--PB1_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4
PB1_counter_comb_bita4_adder_eqn = ( PB1_counter_reg_bit[4] ) + ( GND ) + ( PB1L15 );
PB1_counter_comb_bita4 = SUM(PB1_counter_comb_bita4_adder_eqn);

--PB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT
PB1L19_adder_eqn = ( PB1_counter_reg_bit[4] ) + ( GND ) + ( PB1L15 );
PB1L19 = CARRY(PB1L19_adder_eqn);


--PB1_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5
PB1_counter_comb_bita5_adder_eqn = ( PB1_counter_reg_bit[5] ) + ( GND ) + ( PB1L19 );
PB1_counter_comb_bita5 = SUM(PB1_counter_comb_bita5_adder_eqn);


--MD1_E_shift_rot_result[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3]
--register power-up is low

MD1_E_shift_rot_result[3] = DFFEAS(MD1L431, CLOCK_50, !VF1_r_sync_rst,  ,  , MD1_E_src1[3],  ,  , MD1_E_new_inst);


--MD1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~1
MD1L58_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[3]) ) + ( MD1_E_src1[3] ) + ( MD1L111 );
MD1L58 = SUM(MD1L58_adder_eqn);

--MD1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~2
MD1L59_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[3]) ) + ( MD1_E_src1[3] ) + ( MD1L111 );
MD1L59 = CARRY(MD1L59_adder_eqn);


--MD1_E_shift_rot_result[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[4]
--register power-up is low

MD1_E_shift_rot_result[4] = DFFEAS(MD1L432, CLOCK_50, !VF1_r_sync_rst,  ,  , MD1_E_src1[4],  ,  , MD1_E_new_inst);


--MD1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~5
MD1L62_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[4]) ) + ( MD1_E_src1[4] ) + ( MD1L59 );
MD1L62 = SUM(MD1L62_adder_eqn);

--MD1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~6
MD1L63_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[4]) ) + ( MD1_E_src1[4] ) + ( MD1L59 );
MD1L63 = CARRY(MD1L63_adder_eqn);


--MD1_E_shift_rot_result[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[5]
--register power-up is low

MD1_E_shift_rot_result[5] = DFFEAS(MD1L433, CLOCK_50, !VF1_r_sync_rst,  ,  , MD1_E_src1[5],  ,  , MD1_E_new_inst);


--MD1_E_src2[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5]
--register power-up is low

MD1_E_src2[5] = DFFEAS(MD1_D_iw[11], CLOCK_50, !VF1_r_sync_rst,  ,  , TD2_q_b[5],  , MD1L502, !MD1_R_src2_use_imm);


--MD1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~9
MD1L66_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[5]) ) + ( MD1_E_src1[5] ) + ( MD1L63 );
MD1L66 = SUM(MD1L66_adder_eqn);

--MD1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~10
MD1L67_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[5]) ) + ( MD1_E_src1[5] ) + ( MD1L63 );
MD1L67 = CARRY(MD1L67_adder_eqn);


--MD1_E_shift_rot_result[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[7]
--register power-up is low

MD1_E_shift_rot_result[7] = DFFEAS(MD1L435, CLOCK_50, !VF1_r_sync_rst,  ,  , MD1_E_src1[7],  ,  , MD1_E_new_inst);


--MD1_E_src2[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[7]
--register power-up is low

MD1_E_src2[7] = DFFEAS(MD1_D_iw[13], CLOCK_50, !VF1_r_sync_rst,  ,  , TD2_q_b[7],  , MD1L502, !MD1_R_src2_use_imm);


--MD1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~13
MD1L70_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[7]) ) + ( MD1_E_src1[7] ) + ( MD1L91 );
MD1L70 = SUM(MD1L70_adder_eqn);

--MD1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~14
MD1L71_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[7]) ) + ( MD1_E_src1[7] ) + ( MD1L91 );
MD1L71 = CARRY(MD1L71_adder_eqn);


--MD1_E_shift_rot_result[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[8]
--register power-up is low

MD1_E_shift_rot_result[8] = DFFEAS(MD1L436, CLOCK_50, !VF1_r_sync_rst,  ,  , MD1_E_src1[8],  ,  , MD1_E_new_inst);


--MD1_E_src2[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[8]
--register power-up is low

MD1_E_src2[8] = DFFEAS(MD1_D_iw[14], CLOCK_50, !VF1_r_sync_rst,  ,  , TD2_q_b[8],  , MD1L502, !MD1_R_src2_use_imm);


--MD1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~17
MD1L74_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[8]) ) + ( MD1_E_src1[8] ) + ( MD1L71 );
MD1L74 = SUM(MD1L74_adder_eqn);

--MD1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~18
MD1L75_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[8]) ) + ( MD1_E_src1[8] ) + ( MD1L71 );
MD1L75 = CARRY(MD1L75_adder_eqn);


--MD1_E_shift_rot_result[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[9]
--register power-up is low

MD1_E_shift_rot_result[9] = DFFEAS(MD1L437, CLOCK_50, !VF1_r_sync_rst,  ,  , MD1_E_src1[9],  ,  , MD1_E_new_inst);


--MD1_E_src2[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[9]
--register power-up is low

MD1_E_src2[9] = DFFEAS(MD1_D_iw[15], CLOCK_50, !VF1_r_sync_rst,  ,  , TD2_q_b[9],  , MD1L502, !MD1_R_src2_use_imm);


--MD1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~21
MD1L78_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[9]) ) + ( MD1_E_src1[9] ) + ( MD1L75 );
MD1L78 = SUM(MD1L78_adder_eqn);

--MD1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~22
MD1L79_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[9]) ) + ( MD1_E_src1[9] ) + ( MD1L75 );
MD1L79 = CARRY(MD1L79_adder_eqn);


--MD1_E_shift_rot_result[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10]
--register power-up is low

MD1_E_shift_rot_result[10] = DFFEAS(MD1L438, CLOCK_50, !VF1_r_sync_rst,  ,  , MD1_E_src1[10],  ,  , MD1_E_new_inst);


--MD1_E_src2[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[10]
--register power-up is low

MD1_E_src2[10] = DFFEAS(MD1_D_iw[16], CLOCK_50, !VF1_r_sync_rst,  ,  , TD2_q_b[10],  , MD1L502, !MD1_R_src2_use_imm);


--MD1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~25
MD1L82_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[10]) ) + ( MD1_E_src1[10] ) + ( MD1L79 );
MD1L82 = SUM(MD1L82_adder_eqn);

--MD1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~26
MD1L83_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[10]) ) + ( MD1_E_src1[10] ) + ( MD1L79 );
MD1L83 = CARRY(MD1L83_adder_eqn);


--MD1_E_shift_rot_result[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[13]
--register power-up is low

MD1_E_shift_rot_result[13] = DFFEAS(MD1L441, CLOCK_50, !VF1_r_sync_rst,  ,  , MD1_E_src1[13],  ,  , MD1_E_new_inst);


--MD1_E_src2[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13]
--register power-up is low

MD1_E_src2[13] = DFFEAS(MD1_D_iw[19], CLOCK_50, !VF1_r_sync_rst,  ,  , TD2_q_b[13],  , MD1L502, !MD1_R_src2_use_imm);


--MD1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~29
MD1L86_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[13]) ) + ( MD1_E_src1[13] ) + ( MD1L95 );
MD1L86 = SUM(MD1L86_adder_eqn);

--MD1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~30
MD1L87_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[13]) ) + ( MD1_E_src1[13] ) + ( MD1L95 );
MD1L87 = CARRY(MD1L87_adder_eqn);


--MD1_E_shift_rot_result[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[6]
--register power-up is low

MD1_E_shift_rot_result[6] = DFFEAS(MD1L434, CLOCK_50, !VF1_r_sync_rst,  ,  , MD1_E_src1[6],  ,  , MD1_E_new_inst);


--MD1_E_src2[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6]
--register power-up is low

MD1_E_src2[6] = DFFEAS(MD1_D_iw[12], CLOCK_50, !VF1_r_sync_rst,  ,  , TD2_q_b[6],  , MD1L502, !MD1_R_src2_use_imm);


--MD1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~33
MD1L90_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[6]) ) + ( MD1_E_src1[6] ) + ( MD1L67 );
MD1L90 = SUM(MD1L90_adder_eqn);

--MD1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~34
MD1L91_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[6]) ) + ( MD1_E_src1[6] ) + ( MD1L67 );
MD1L91 = CARRY(MD1L91_adder_eqn);


--MD1_E_shift_rot_result[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[12]
--register power-up is low

MD1_E_shift_rot_result[12] = DFFEAS(MD1L440, CLOCK_50, !VF1_r_sync_rst,  ,  , MD1_E_src1[12],  ,  , MD1_E_new_inst);


--MD1_E_src2[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[12]
--register power-up is low

MD1_E_src2[12] = DFFEAS(MD1_D_iw[18], CLOCK_50, !VF1_r_sync_rst,  ,  , TD2_q_b[12],  , MD1L502, !MD1_R_src2_use_imm);


--MD1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~37
MD1L94_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[12]) ) + ( MD1_E_src1[12] ) + ( MD1L99 );
MD1L94 = SUM(MD1L94_adder_eqn);

--MD1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~38
MD1L95_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[12]) ) + ( MD1_E_src1[12] ) + ( MD1L99 );
MD1L95 = CARRY(MD1L95_adder_eqn);


--MD1_E_shift_rot_result[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[11]
--register power-up is low

MD1_E_shift_rot_result[11] = DFFEAS(MD1L439, CLOCK_50, !VF1_r_sync_rst,  ,  , MD1_E_src1[11],  ,  , MD1_E_new_inst);


--MD1_E_src2[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[11]
--register power-up is low

MD1_E_src2[11] = DFFEAS(MD1_D_iw[17], CLOCK_50, !VF1_r_sync_rst,  ,  , TD2_q_b[11],  , MD1L502, !MD1_R_src2_use_imm);


--MD1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~41
MD1L98_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[11]) ) + ( MD1_E_src1[11] ) + ( MD1L83 );
MD1L98 = SUM(MD1L98_adder_eqn);

--MD1L99 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~42
MD1L99_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[11]) ) + ( MD1_E_src1[11] ) + ( MD1L83 );
MD1L99 = CARRY(MD1L99_adder_eqn);


--MD1_E_shift_rot_result[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[14]
--register power-up is low

MD1_E_shift_rot_result[14] = DFFEAS(MD1L442, CLOCK_50, !VF1_r_sync_rst,  ,  , MD1_E_src1[14],  ,  , MD1_E_new_inst);


--MD1_E_src2[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[14]
--register power-up is low

MD1_E_src2[14] = DFFEAS(MD1_D_iw[20], CLOCK_50, !VF1_r_sync_rst,  ,  , TD2_q_b[14],  , MD1L502, !MD1_R_src2_use_imm);


--MD1L102 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~45
MD1L102_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[14]) ) + ( MD1_E_src1[14] ) + ( MD1L87 );
MD1L102 = SUM(MD1L102_adder_eqn);

--MD1L103 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~46
MD1L103_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[14]) ) + ( MD1_E_src1[14] ) + ( MD1L87 );
MD1L103 = CARRY(MD1L103_adder_eqn);


--MD1_E_shift_rot_result[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[15]
--register power-up is low

MD1_E_shift_rot_result[15] = DFFEAS(MD1L443, CLOCK_50, !VF1_r_sync_rst,  ,  , MD1_E_src1[15],  ,  , MD1_E_new_inst);


--MD1_E_src2[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15]
--register power-up is low

MD1_E_src2[15] = DFFEAS(MD1_D_iw[21], CLOCK_50, !VF1_r_sync_rst,  ,  , TD2_q_b[15],  , MD1L502, !MD1_R_src2_use_imm);


--MD1L106 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~49
MD1L106_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[15]) ) + ( MD1_E_src1[15] ) + ( MD1L103 );
MD1L106 = SUM(MD1L106_adder_eqn);

--MD1L107 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~50
MD1L107_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[15]) ) + ( MD1_E_src1[15] ) + ( MD1L103 );
MD1L107 = CARRY(MD1L107_adder_eqn);


--MD1_E_shift_rot_result[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[2]
--register power-up is low

MD1_E_shift_rot_result[2] = DFFEAS(MD1L430, CLOCK_50, !VF1_r_sync_rst,  ,  , MD1_E_src1[2],  ,  , MD1_E_new_inst);


--MD1L110 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~53
MD1L110_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[2]) ) + ( MD1_E_src1[2] ) + ( MD1L119 );
MD1L110 = SUM(MD1L110_adder_eqn);

--MD1L111 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~54
MD1L111_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[2]) ) + ( MD1_E_src1[2] ) + ( MD1L119 );
MD1L111 = CARRY(MD1L111_adder_eqn);


--QB2_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1
QB2_counter_comb_bita1_adder_eqn = ( QB2_counter_reg_bit[1] ) + ( !U1_wr_rfifo ) + ( QB2L3 );
QB2_counter_comb_bita1 = SUM(QB2_counter_comb_bita1_adder_eqn);

--QB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT
QB2L7_adder_eqn = ( QB2_counter_reg_bit[1] ) + ( !U1_wr_rfifo ) + ( QB2L3 );
QB2L7 = CARRY(QB2L7_adder_eqn);


--QB2_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0
QB2_counter_comb_bita0_adder_eqn = ( QB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB2_counter_comb_bita0 = SUM(QB2_counter_comb_bita0_adder_eqn);

--QB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT
QB2L3_adder_eqn = ( QB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB2L3 = CARRY(QB2L3_adder_eqn);


--QB2_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5
QB2_counter_comb_bita5_adder_eqn = ( QB2_counter_reg_bit[5] ) + ( !U1_wr_rfifo ) + ( QB2L19 );
QB2_counter_comb_bita5 = SUM(QB2_counter_comb_bita5_adder_eqn);


--QB2_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4
QB2_counter_comb_bita4_adder_eqn = ( QB2_counter_reg_bit[4] ) + ( !U1_wr_rfifo ) + ( QB2L15 );
QB2_counter_comb_bita4 = SUM(QB2_counter_comb_bita4_adder_eqn);

--QB2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT
QB2L19_adder_eqn = ( QB2_counter_reg_bit[4] ) + ( !U1_wr_rfifo ) + ( QB2L15 );
QB2L19 = CARRY(QB2L19_adder_eqn);


--QB2_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3
QB2_counter_comb_bita3_adder_eqn = ( QB2_counter_reg_bit[3] ) + ( !U1_wr_rfifo ) + ( QB2L11 );
QB2_counter_comb_bita3 = SUM(QB2_counter_comb_bita3_adder_eqn);

--QB2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT
QB2L15_adder_eqn = ( QB2_counter_reg_bit[3] ) + ( !U1_wr_rfifo ) + ( QB2L11 );
QB2L15 = CARRY(QB2L15_adder_eqn);


--QB2_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2
QB2_counter_comb_bita2_adder_eqn = ( QB2_counter_reg_bit[2] ) + ( !U1_wr_rfifo ) + ( QB2L7 );
QB2_counter_comb_bita2 = SUM(QB2_counter_comb_bita2_adder_eqn);

--QB2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT
QB2L11_adder_eqn = ( QB2_counter_reg_bit[2] ) + ( !U1_wr_rfifo ) + ( QB2L7 );
QB2L11 = CARRY(QB2L11_adder_eqn);


--NB1_q_b[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB1_q_b[1]_PORT_A_data_in = MD1_d_writedata[1];
NB1_q_b[1]_PORT_A_data_in_reg = DFFE(NB1_q_b[1]_PORT_A_data_in, NB1_q_b[1]_clock_0, , , );
NB1_q_b[1]_PORT_A_address = BUS(PB2_counter_reg_bit[0], PB2_counter_reg_bit[1], PB2_counter_reg_bit[2], PB2_counter_reg_bit[3], PB2_counter_reg_bit[4], PB2_counter_reg_bit[5]);
NB1_q_b[1]_PORT_A_address_reg = DFFE(NB1_q_b[1]_PORT_A_address, NB1_q_b[1]_clock_0, , , );
NB1_q_b[1]_PORT_B_address = BUS(PB1_counter_reg_bit[0], PB1_counter_reg_bit[1], PB1_counter_reg_bit[2], PB1_counter_reg_bit[3], PB1_counter_reg_bit[4], PB1_counter_reg_bit[5]);
NB1_q_b[1]_PORT_B_address_reg = DFFE(NB1_q_b[1]_PORT_B_address, NB1_q_b[1]_clock_1, , , NB1_q_b[1]_clock_enable_1);
NB1_q_b[1]_PORT_A_write_enable = U1_fifo_wr;
NB1_q_b[1]_PORT_A_write_enable_reg = DFFE(NB1_q_b[1]_PORT_A_write_enable, NB1_q_b[1]_clock_0, , , );
NB1_q_b[1]_PORT_B_read_enable = VCC;
NB1_q_b[1]_PORT_B_read_enable_reg = DFFE(NB1_q_b[1]_PORT_B_read_enable, NB1_q_b[1]_clock_1, , , NB1_q_b[1]_clock_enable_1);
NB1_q_b[1]_clock_0 = CLOCK_50;
NB1_q_b[1]_clock_1 = CLOCK_50;
NB1_q_b[1]_clock_enable_0 = U1_fifo_wr;
NB1_q_b[1]_clock_enable_1 = U1L84;
NB1_q_b[1]_PORT_B_data_out = MEMORY(NB1_q_b[1]_PORT_A_data_in_reg, , NB1_q_b[1]_PORT_A_address_reg, NB1_q_b[1]_PORT_B_address_reg, NB1_q_b[1]_PORT_A_write_enable_reg, , , NB1_q_b[1]_PORT_B_read_enable_reg, , , NB1_q_b[1]_clock_0, NB1_q_b[1]_clock_1, NB1_q_b[1]_clock_enable_0, NB1_q_b[1]_clock_enable_1, , , , );
NB1_q_b[1] = NB1_q_b[1]_PORT_B_data_out[0];


--DB1_count[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]
--register power-up is low

DB1_count[5] = AMPP_FUNCTION(A1L10, DB1_count[4], !A1L2, !A1L8, DB1L57);


--TD4_q_b[7] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD4_q_b[7]_PORT_A_data_in = TE1L801;
TD4_q_b[7]_PORT_A_data_in_reg = DFFE(TD4_q_b[7]_PORT_A_data_in, TD4_q_b[7]_clock_0, , , );
TD4_q_b[7]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD4_q_b[7]_PORT_A_address_reg = DFFE(TD4_q_b[7]_PORT_A_address, TD4_q_b[7]_clock_0, , , );
TD4_q_b[7]_PORT_B_address = BUS(TE1_D_iw[22], TE1_D_iw[23], TE1_D_iw[24], TE1_D_iw[25], TE1_D_iw[26]);
TD4_q_b[7]_PORT_B_address_reg = DFFE(TD4_q_b[7]_PORT_B_address, TD4_q_b[7]_clock_1, , , );
TD4_q_b[7]_PORT_A_write_enable = TE1_W_rf_wren;
TD4_q_b[7]_PORT_A_write_enable_reg = DFFE(TD4_q_b[7]_PORT_A_write_enable, TD4_q_b[7]_clock_0, , , );
TD4_q_b[7]_PORT_B_read_enable = VCC;
TD4_q_b[7]_PORT_B_read_enable_reg = DFFE(TD4_q_b[7]_PORT_B_read_enable, TD4_q_b[7]_clock_1, , , );
TD4_q_b[7]_clock_0 = CLOCK_50;
TD4_q_b[7]_clock_1 = CLOCK_50;
TD4_q_b[7]_clock_enable_0 = TE1_W_rf_wren;
TD4_q_b[7]_PORT_B_data_out = MEMORY(TD4_q_b[7]_PORT_A_data_in_reg, , TD4_q_b[7]_PORT_A_address_reg, TD4_q_b[7]_PORT_B_address_reg, TD4_q_b[7]_PORT_A_write_enable_reg, , , TD4_q_b[7]_PORT_B_read_enable_reg, , , TD4_q_b[7]_clock_0, TD4_q_b[7]_clock_1, TD4_q_b[7]_clock_enable_0, , , , , );
TD4_q_b[7] = TD4_q_b[7]_PORT_B_data_out[0];


--PB6_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0
PB6_counter_comb_bita0_adder_eqn = ( PB6_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB6_counter_comb_bita0 = SUM(PB6_counter_comb_bita0_adder_eqn);

--PB6L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT
PB6L3_adder_eqn = ( PB6_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB6L3 = CARRY(PB6L3_adder_eqn);


--PB6_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1
PB6_counter_comb_bita1_adder_eqn = ( PB6_counter_reg_bit[1] ) + ( GND ) + ( PB6L3 );
PB6_counter_comb_bita1 = SUM(PB6_counter_comb_bita1_adder_eqn);

--PB6L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT
PB6L7_adder_eqn = ( PB6_counter_reg_bit[1] ) + ( GND ) + ( PB6L3 );
PB6L7 = CARRY(PB6L7_adder_eqn);


--PB6_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2
PB6_counter_comb_bita2_adder_eqn = ( PB6_counter_reg_bit[2] ) + ( GND ) + ( PB6L7 );
PB6_counter_comb_bita2 = SUM(PB6_counter_comb_bita2_adder_eqn);

--PB6L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT
PB6L11_adder_eqn = ( PB6_counter_reg_bit[2] ) + ( GND ) + ( PB6L7 );
PB6L11 = CARRY(PB6L11_adder_eqn);


--PB6_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3
PB6_counter_comb_bita3_adder_eqn = ( PB6_counter_reg_bit[3] ) + ( GND ) + ( PB6L11 );
PB6_counter_comb_bita3 = SUM(PB6_counter_comb_bita3_adder_eqn);

--PB6L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT
PB6L15_adder_eqn = ( PB6_counter_reg_bit[3] ) + ( GND ) + ( PB6L11 );
PB6L15 = CARRY(PB6L15_adder_eqn);


--PB6_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4
PB6_counter_comb_bita4_adder_eqn = ( PB6_counter_reg_bit[4] ) + ( GND ) + ( PB6L15 );
PB6_counter_comb_bita4 = SUM(PB6_counter_comb_bita4_adder_eqn);

--PB6L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT
PB6L19_adder_eqn = ( PB6_counter_reg_bit[4] ) + ( GND ) + ( PB6L15 );
PB6L19 = CARRY(PB6L19_adder_eqn);


--PB6_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5
PB6_counter_comb_bita5_adder_eqn = ( PB6_counter_reg_bit[5] ) + ( GND ) + ( PB6L19 );
PB6_counter_comb_bita5 = SUM(PB6_counter_comb_bita5_adder_eqn);


--PB5_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0
PB5_counter_comb_bita0_adder_eqn = ( PB5_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB5_counter_comb_bita0 = SUM(PB5_counter_comb_bita0_adder_eqn);

--PB5L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT
PB5L3_adder_eqn = ( PB5_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB5L3 = CARRY(PB5L3_adder_eqn);


--PB5_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1
PB5_counter_comb_bita1_adder_eqn = ( PB5_counter_reg_bit[1] ) + ( GND ) + ( PB5L3 );
PB5_counter_comb_bita1 = SUM(PB5_counter_comb_bita1_adder_eqn);

--PB5L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT
PB5L7_adder_eqn = ( PB5_counter_reg_bit[1] ) + ( GND ) + ( PB5L3 );
PB5L7 = CARRY(PB5L7_adder_eqn);


--PB5_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2
PB5_counter_comb_bita2_adder_eqn = ( PB5_counter_reg_bit[2] ) + ( GND ) + ( PB5L7 );
PB5_counter_comb_bita2 = SUM(PB5_counter_comb_bita2_adder_eqn);

--PB5L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT
PB5L11_adder_eqn = ( PB5_counter_reg_bit[2] ) + ( GND ) + ( PB5L7 );
PB5L11 = CARRY(PB5L11_adder_eqn);


--PB5_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3
PB5_counter_comb_bita3_adder_eqn = ( PB5_counter_reg_bit[3] ) + ( GND ) + ( PB5L11 );
PB5_counter_comb_bita3 = SUM(PB5_counter_comb_bita3_adder_eqn);

--PB5L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT
PB5L15_adder_eqn = ( PB5_counter_reg_bit[3] ) + ( GND ) + ( PB5L11 );
PB5L15 = CARRY(PB5L15_adder_eqn);


--PB5_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4
PB5_counter_comb_bita4_adder_eqn = ( PB5_counter_reg_bit[4] ) + ( GND ) + ( PB5L15 );
PB5_counter_comb_bita4 = SUM(PB5_counter_comb_bita4_adder_eqn);

--PB5L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT
PB5L19_adder_eqn = ( PB5_counter_reg_bit[4] ) + ( GND ) + ( PB5L15 );
PB5L19 = CARRY(PB5L19_adder_eqn);


--PB5_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5
PB5_counter_comb_bita5_adder_eqn = ( PB5_counter_reg_bit[5] ) + ( GND ) + ( PB5L19 );
PB5_counter_comb_bita5 = SUM(PB5_counter_comb_bita5_adder_eqn);


--TE1_E_shift_rot_result[2] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[2]
--register power-up is low

TE1_E_shift_rot_result[2] = DFFEAS(TE1L430, CLOCK_50, !VF2_r_sync_rst,  ,  , TE1_E_src1[2],  ,  , TE1_E_new_inst);


--TE1L58 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~1
TE1L58_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[2]) ) + ( TE1_E_src1[2] ) + ( TE1L119 );
TE1L58 = SUM(TE1L58_adder_eqn);

--TE1L59 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~2
TE1L59_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[2]) ) + ( TE1_E_src1[2] ) + ( TE1L119 );
TE1L59 = CARRY(TE1L59_adder_eqn);


--TE1_E_shift_rot_result[10] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[10]
--register power-up is low

TE1_E_shift_rot_result[10] = DFFEAS(TE1L438, CLOCK_50, !VF2_r_sync_rst,  ,  , TE1_E_src1[10],  ,  , TE1_E_new_inst);


--TE1_E_src2[10] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[10]
--register power-up is low

TE1_E_src2[10] = DFFEAS(TE1_D_iw[16], CLOCK_50, !VF2_r_sync_rst,  ,  , TD4_q_b[10],  , TE1L501, !TE1_R_src2_use_imm);


--TE1L62 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~5
TE1L62_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[10]) ) + ( TE1_E_src1[10] ) + ( TE1L67 );
TE1L62 = SUM(TE1L62_adder_eqn);

--TE1L63 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~6
TE1L63_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[10]) ) + ( TE1_E_src1[10] ) + ( TE1L67 );
TE1L63 = CARRY(TE1L63_adder_eqn);


--TE1_E_shift_rot_result[9] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[9]
--register power-up is low

TE1_E_shift_rot_result[9] = DFFEAS(TE1L437, CLOCK_50, !VF2_r_sync_rst,  ,  , TE1_E_src1[9],  ,  , TE1_E_new_inst);


--TE1_E_src2[9] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[9]
--register power-up is low

TE1_E_src2[9] = DFFEAS(TE1_D_iw[15], CLOCK_50, !VF2_r_sync_rst,  ,  , TD4_q_b[9],  , TE1L501, !TE1_R_src2_use_imm);


--TE1L66 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~9
TE1L66_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[9]) ) + ( TE1_E_src1[9] ) + ( TE1L71 );
TE1L66 = SUM(TE1L66_adder_eqn);

--TE1L67 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~10
TE1L67_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[9]) ) + ( TE1_E_src1[9] ) + ( TE1L71 );
TE1L67 = CARRY(TE1L67_adder_eqn);


--TE1_E_shift_rot_result[8] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[8]
--register power-up is low

TE1_E_shift_rot_result[8] = DFFEAS(TE1L436, CLOCK_50, !VF2_r_sync_rst,  ,  , TE1_E_src1[8],  ,  , TE1_E_new_inst);


--TE1_E_src2[8] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[8]
--register power-up is low

TE1_E_src2[8] = DFFEAS(TE1_D_iw[14], CLOCK_50, !VF2_r_sync_rst,  ,  , TD4_q_b[8],  , TE1L501, !TE1_R_src2_use_imm);


--TE1L70 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~13
TE1L70_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[8]) ) + ( TE1_E_src1[8] ) + ( TE1L75 );
TE1L70 = SUM(TE1L70_adder_eqn);

--TE1L71 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~14
TE1L71_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[8]) ) + ( TE1_E_src1[8] ) + ( TE1L75 );
TE1L71 = CARRY(TE1L71_adder_eqn);


--TE1_E_shift_rot_result[7] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[7]
--register power-up is low

TE1_E_shift_rot_result[7] = DFFEAS(TE1L435, CLOCK_50, !VF2_r_sync_rst,  ,  , TE1_E_src1[7],  ,  , TE1_E_new_inst);


--TE1_E_src2[7] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[7]
--register power-up is low

TE1_E_src2[7] = DFFEAS(TE1_D_iw[13], CLOCK_50, !VF2_r_sync_rst,  ,  , TD4_q_b[7],  , TE1L501, !TE1_R_src2_use_imm);


--TE1L74 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~17
TE1L74_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[7]) ) + ( TE1_E_src1[7] ) + ( TE1L79 );
TE1L74 = SUM(TE1L74_adder_eqn);

--TE1L75 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~18
TE1L75_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[7]) ) + ( TE1_E_src1[7] ) + ( TE1L79 );
TE1L75 = CARRY(TE1L75_adder_eqn);


--TE1_E_shift_rot_result[6] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[6]
--register power-up is low

TE1_E_shift_rot_result[6] = DFFEAS(TE1L434, CLOCK_50, !VF2_r_sync_rst,  ,  , TE1_E_src1[6],  ,  , TE1_E_new_inst);


--TE1_E_src2[6] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[6]
--register power-up is low

TE1_E_src2[6] = DFFEAS(TE1_D_iw[12], CLOCK_50, !VF2_r_sync_rst,  ,  , TD4_q_b[6],  , TE1L501, !TE1_R_src2_use_imm);


--TE1L78 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~21
TE1L78_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[6]) ) + ( TE1_E_src1[6] ) + ( TE1L83 );
TE1L78 = SUM(TE1L78_adder_eqn);

--TE1L79 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~22
TE1L79_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[6]) ) + ( TE1_E_src1[6] ) + ( TE1L83 );
TE1L79 = CARRY(TE1L79_adder_eqn);


--TE1_E_shift_rot_result[5] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[5]
--register power-up is low

TE1_E_shift_rot_result[5] = DFFEAS(TE1L433, CLOCK_50, !VF2_r_sync_rst,  ,  , TE1_E_src1[5],  ,  , TE1_E_new_inst);


--TE1_E_src2[5] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[5]
--register power-up is low

TE1_E_src2[5] = DFFEAS(TE1_D_iw[11], CLOCK_50, !VF2_r_sync_rst,  ,  , TD4_q_b[5],  , TE1L501, !TE1_R_src2_use_imm);


--TE1L82 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~25
TE1L82_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[5]) ) + ( TE1_E_src1[5] ) + ( TE1L87 );
TE1L82 = SUM(TE1L82_adder_eqn);

--TE1L83 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~26
TE1L83_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[5]) ) + ( TE1_E_src1[5] ) + ( TE1L87 );
TE1L83 = CARRY(TE1L83_adder_eqn);


--TE1_E_shift_rot_result[4] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[4]
--register power-up is low

TE1_E_shift_rot_result[4] = DFFEAS(TE1L432, CLOCK_50, !VF2_r_sync_rst,  ,  , TE1_E_src1[4],  ,  , TE1_E_new_inst);


--TE1L86 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~29
TE1L86_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[4]) ) + ( TE1_E_src1[4] ) + ( TE1L91 );
TE1L86 = SUM(TE1L86_adder_eqn);

--TE1L87 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~30
TE1L87_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[4]) ) + ( TE1_E_src1[4] ) + ( TE1L91 );
TE1L87 = CARRY(TE1L87_adder_eqn);


--TE1_E_shift_rot_result[3] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[3]
--register power-up is low

TE1_E_shift_rot_result[3] = DFFEAS(TE1L431, CLOCK_50, !VF2_r_sync_rst,  ,  , TE1_E_src1[3],  ,  , TE1_E_new_inst);


--TE1L90 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~33
TE1L90_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[3]) ) + ( TE1_E_src1[3] ) + ( TE1L59 );
TE1L90 = SUM(TE1L90_adder_eqn);

--TE1L91 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~34
TE1L91_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[3]) ) + ( TE1_E_src1[3] ) + ( TE1L59 );
TE1L91 = CARRY(TE1L91_adder_eqn);


--TE1_E_shift_rot_result[15] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[15]
--register power-up is low

TE1_E_shift_rot_result[15] = DFFEAS(TE1L443, CLOCK_50, !VF2_r_sync_rst,  ,  , TE1_E_src1[15],  ,  , TE1_E_new_inst);


--TE1_E_src2[15] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[15]
--register power-up is low

TE1_E_src2[15] = DFFEAS(TE1_D_iw[21], CLOCK_50, !VF2_r_sync_rst,  ,  , TD4_q_b[15],  , TE1L501, !TE1_R_src2_use_imm);


--TE1L94 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~37
TE1L94_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[15]) ) + ( TE1_E_src1[15] ) + ( TE1L99 );
TE1L94 = SUM(TE1L94_adder_eqn);

--TE1L95 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~38
TE1L95_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[15]) ) + ( TE1_E_src1[15] ) + ( TE1L99 );
TE1L95 = CARRY(TE1L95_adder_eqn);


--TE1_E_shift_rot_result[14] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[14]
--register power-up is low

TE1_E_shift_rot_result[14] = DFFEAS(TE1L442, CLOCK_50, !VF2_r_sync_rst,  ,  , TE1_E_src1[14],  ,  , TE1_E_new_inst);


--TE1_E_src2[14] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[14]
--register power-up is low

TE1_E_src2[14] = DFFEAS(TE1_D_iw[20], CLOCK_50, !VF2_r_sync_rst,  ,  , TD4_q_b[14],  , TE1L501, !TE1_R_src2_use_imm);


--TE1L98 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~41
TE1L98_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[14]) ) + ( TE1_E_src1[14] ) + ( TE1L103 );
TE1L98 = SUM(TE1L98_adder_eqn);

--TE1L99 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~42
TE1L99_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[14]) ) + ( TE1_E_src1[14] ) + ( TE1L103 );
TE1L99 = CARRY(TE1L99_adder_eqn);


--TE1_E_shift_rot_result[13] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[13]
--register power-up is low

TE1_E_shift_rot_result[13] = DFFEAS(TE1L441, CLOCK_50, !VF2_r_sync_rst,  ,  , TE1_E_src1[13],  ,  , TE1_E_new_inst);


--TE1_E_src2[13] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[13]
--register power-up is low

TE1_E_src2[13] = DFFEAS(TE1_D_iw[19], CLOCK_50, !VF2_r_sync_rst,  ,  , TD4_q_b[13],  , TE1L501, !TE1_R_src2_use_imm);


--TE1L102 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~45
TE1L102_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[13]) ) + ( TE1_E_src1[13] ) + ( TE1L107 );
TE1L102 = SUM(TE1L102_adder_eqn);

--TE1L103 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~46
TE1L103_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[13]) ) + ( TE1_E_src1[13] ) + ( TE1L107 );
TE1L103 = CARRY(TE1L103_adder_eqn);


--TE1_E_shift_rot_result[12] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[12]
--register power-up is low

TE1_E_shift_rot_result[12] = DFFEAS(TE1L440, CLOCK_50, !VF2_r_sync_rst,  ,  , TE1_E_src1[12],  ,  , TE1_E_new_inst);


--TE1_E_src2[12] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[12]
--register power-up is low

TE1_E_src2[12] = DFFEAS(TE1_D_iw[18], CLOCK_50, !VF2_r_sync_rst,  ,  , TD4_q_b[12],  , TE1L501, !TE1_R_src2_use_imm);


--TE1L106 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~49
TE1L106_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[12]) ) + ( TE1_E_src1[12] ) + ( TE1L111 );
TE1L106 = SUM(TE1L106_adder_eqn);

--TE1L107 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~50
TE1L107_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[12]) ) + ( TE1_E_src1[12] ) + ( TE1L111 );
TE1L107 = CARRY(TE1L107_adder_eqn);


--TE1_E_shift_rot_result[11] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[11]
--register power-up is low

TE1_E_shift_rot_result[11] = DFFEAS(TE1L439, CLOCK_50, !VF2_r_sync_rst,  ,  , TE1_E_src1[11],  ,  , TE1_E_new_inst);


--TE1_E_src2[11] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[11]
--register power-up is low

TE1_E_src2[11] = DFFEAS(TE1_D_iw[17], CLOCK_50, !VF2_r_sync_rst,  ,  , TD4_q_b[11],  , TE1L501, !TE1_R_src2_use_imm);


--TE1L110 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~53
TE1L110_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[11]) ) + ( TE1_E_src1[11] ) + ( TE1L63 );
TE1L110 = SUM(TE1L110_adder_eqn);

--TE1L111 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~54
TE1L111_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[11]) ) + ( TE1_E_src1[11] ) + ( TE1L63 );
TE1L111 = CARRY(TE1L111_adder_eqn);


--QB4_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1
QB4_counter_comb_bita1_adder_eqn = ( QB4_counter_reg_bit[1] ) + ( !U2_wr_rfifo ) + ( QB4L3 );
QB4_counter_comb_bita1 = SUM(QB4_counter_comb_bita1_adder_eqn);

--QB4L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT
QB4L7_adder_eqn = ( QB4_counter_reg_bit[1] ) + ( !U2_wr_rfifo ) + ( QB4L3 );
QB4L7 = CARRY(QB4L7_adder_eqn);


--QB4_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0
QB4_counter_comb_bita0_adder_eqn = ( QB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB4_counter_comb_bita0 = SUM(QB4_counter_comb_bita0_adder_eqn);

--QB4L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT
QB4L3_adder_eqn = ( QB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB4L3 = CARRY(QB4L3_adder_eqn);


--QB4_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5
QB4_counter_comb_bita5_adder_eqn = ( QB4_counter_reg_bit[5] ) + ( !U2_wr_rfifo ) + ( QB4L19 );
QB4_counter_comb_bita5 = SUM(QB4_counter_comb_bita5_adder_eqn);


--QB4_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4
QB4_counter_comb_bita4_adder_eqn = ( QB4_counter_reg_bit[4] ) + ( !U2_wr_rfifo ) + ( QB4L15 );
QB4_counter_comb_bita4 = SUM(QB4_counter_comb_bita4_adder_eqn);

--QB4L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT
QB4L19_adder_eqn = ( QB4_counter_reg_bit[4] ) + ( !U2_wr_rfifo ) + ( QB4L15 );
QB4L19 = CARRY(QB4L19_adder_eqn);


--QB4_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3
QB4_counter_comb_bita3_adder_eqn = ( QB4_counter_reg_bit[3] ) + ( !U2_wr_rfifo ) + ( QB4L11 );
QB4_counter_comb_bita3 = SUM(QB4_counter_comb_bita3_adder_eqn);

--QB4L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT
QB4L15_adder_eqn = ( QB4_counter_reg_bit[3] ) + ( !U2_wr_rfifo ) + ( QB4L11 );
QB4L15 = CARRY(QB4L15_adder_eqn);


--QB4_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2
QB4_counter_comb_bita2_adder_eqn = ( QB4_counter_reg_bit[2] ) + ( !U2_wr_rfifo ) + ( QB4L7 );
QB4_counter_comb_bita2 = SUM(QB4_counter_comb_bita2_adder_eqn);

--QB4L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT
QB4L11_adder_eqn = ( QB4_counter_reg_bit[2] ) + ( !U2_wr_rfifo ) + ( QB4L7 );
QB4L11 = CARRY(QB4L11_adder_eqn);


--NB3_q_b[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB3_q_b[1]_PORT_A_data_in = TE1_d_writedata[1];
NB3_q_b[1]_PORT_A_data_in_reg = DFFE(NB3_q_b[1]_PORT_A_data_in, NB3_q_b[1]_clock_0, , , );
NB3_q_b[1]_PORT_A_address = BUS(PB6_counter_reg_bit[0], PB6_counter_reg_bit[1], PB6_counter_reg_bit[2], PB6_counter_reg_bit[3], PB6_counter_reg_bit[4], PB6_counter_reg_bit[5]);
NB3_q_b[1]_PORT_A_address_reg = DFFE(NB3_q_b[1]_PORT_A_address, NB3_q_b[1]_clock_0, , , );
NB3_q_b[1]_PORT_B_address = BUS(PB5_counter_reg_bit[0], PB5_counter_reg_bit[1], PB5_counter_reg_bit[2], PB5_counter_reg_bit[3], PB5_counter_reg_bit[4], PB5_counter_reg_bit[5]);
NB3_q_b[1]_PORT_B_address_reg = DFFE(NB3_q_b[1]_PORT_B_address, NB3_q_b[1]_clock_1, , , NB3_q_b[1]_clock_enable_1);
NB3_q_b[1]_PORT_A_write_enable = U2_fifo_wr;
NB3_q_b[1]_PORT_A_write_enable_reg = DFFE(NB3_q_b[1]_PORT_A_write_enable, NB3_q_b[1]_clock_0, , , );
NB3_q_b[1]_PORT_B_read_enable = VCC;
NB3_q_b[1]_PORT_B_read_enable_reg = DFFE(NB3_q_b[1]_PORT_B_read_enable, NB3_q_b[1]_clock_1, , , NB3_q_b[1]_clock_enable_1);
NB3_q_b[1]_clock_0 = CLOCK_50;
NB3_q_b[1]_clock_1 = CLOCK_50;
NB3_q_b[1]_clock_enable_0 = U2_fifo_wr;
NB3_q_b[1]_clock_enable_1 = U2L82;
NB3_q_b[1]_PORT_B_data_out = MEMORY(NB3_q_b[1]_PORT_A_data_in_reg, , NB3_q_b[1]_PORT_A_address_reg, NB3_q_b[1]_PORT_B_address_reg, NB3_q_b[1]_PORT_A_write_enable_reg, , , NB3_q_b[1]_PORT_B_read_enable_reg, , , NB3_q_b[1]_clock_0, NB3_q_b[1]_clock_1, NB3_q_b[1]_clock_enable_0, NB3_q_b[1]_clock_enable_1, , , , );
NB3_q_b[1] = NB3_q_b[1]_PORT_B_data_out[0];


--DB2_count[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]
--register power-up is low

DB2_count[5] = AMPP_FUNCTION(A1L22, DB2_count[4], !A1L14, !A1L20, DB2L57);


--JE1_sr[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[26]
--register power-up is low

JE1_sr[26] = DFFEAS(JE1L67, A1L48,  ,  , JE1L47,  ,  , JE1L39,  );


--WD1_break_readreg[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]
--register power-up is low

WD1_break_readreg[24] = DFFEAS(HE1_jdo[24], CLOCK_50,  ,  , WD1L23,  ,  , WD1L24,  );


--FE1_MonDReg[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]
--register power-up is low

FE1_MonDReg[24] = DFFEAS(HE1_jdo[27], CLOCK_50,  ,  , FE1L50, SE1_q_a[24],  , FE1L70, HE1_take_action_ocimem_b);


--TD2_q_b[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD2_q_b[0]_PORT_A_data_in = MD1L790;
TD2_q_b[0]_PORT_A_data_in_reg = DFFE(TD2_q_b[0]_PORT_A_data_in, TD2_q_b[0]_clock_0, , , );
TD2_q_b[0]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD2_q_b[0]_PORT_A_address_reg = DFFE(TD2_q_b[0]_PORT_A_address, TD2_q_b[0]_clock_0, , , );
TD2_q_b[0]_PORT_B_address = BUS(MD1_D_iw[22], MD1_D_iw[23], MD1_D_iw[24], MD1_D_iw[25], MD1_D_iw[26]);
TD2_q_b[0]_PORT_B_address_reg = DFFE(TD2_q_b[0]_PORT_B_address, TD2_q_b[0]_clock_1, , , );
TD2_q_b[0]_PORT_A_write_enable = MD1_W_rf_wren;
TD2_q_b[0]_PORT_A_write_enable_reg = DFFE(TD2_q_b[0]_PORT_A_write_enable, TD2_q_b[0]_clock_0, , , );
TD2_q_b[0]_PORT_B_read_enable = VCC;
TD2_q_b[0]_PORT_B_read_enable_reg = DFFE(TD2_q_b[0]_PORT_B_read_enable, TD2_q_b[0]_clock_1, , , );
TD2_q_b[0]_clock_0 = CLOCK_50;
TD2_q_b[0]_clock_1 = CLOCK_50;
TD2_q_b[0]_clock_enable_0 = MD1_W_rf_wren;
TD2_q_b[0]_PORT_B_data_out = MEMORY(TD2_q_b[0]_PORT_A_data_in_reg, , TD2_q_b[0]_PORT_A_address_reg, TD2_q_b[0]_PORT_B_address_reg, TD2_q_b[0]_PORT_A_write_enable_reg, , , TD2_q_b[0]_PORT_B_read_enable_reg, , , TD2_q_b[0]_clock_0, TD2_q_b[0]_clock_1, TD2_q_b[0]_clock_enable_0, , , , , );
TD2_q_b[0] = TD2_q_b[0]_PORT_B_data_out[0];


--MD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~1
MD1L2_adder_eqn = ( MD1_F_pc[0] ) + ( VCC ) + ( !VCC );
MD1L2 = SUM(MD1L2_adder_eqn);

--MD1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~2
MD1L3_adder_eqn = ( MD1_F_pc[0] ) + ( VCC ) + ( !VCC );
MD1L3 = CARRY(MD1L3_adder_eqn);


--MD1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~5
MD1L6_adder_eqn = ( MD1_F_pc[3] ) + ( GND ) + ( MD1L11 );
MD1L6 = SUM(MD1L6_adder_eqn);

--MD1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~6
MD1L7_adder_eqn = ( MD1_F_pc[3] ) + ( GND ) + ( MD1L11 );
MD1L7 = CARRY(MD1L7_adder_eqn);


--MD1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~9
MD1L10_adder_eqn = ( MD1_F_pc[2] ) + ( GND ) + ( MD1L15 );
MD1L10 = SUM(MD1L10_adder_eqn);

--MD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~10
MD1L11_adder_eqn = ( MD1_F_pc[2] ) + ( GND ) + ( MD1L15 );
MD1L11 = CARRY(MD1L11_adder_eqn);


--MD1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~13
MD1L14_adder_eqn = ( MD1_F_pc[1] ) + ( GND ) + ( MD1L3 );
MD1L14 = SUM(MD1L14_adder_eqn);

--MD1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~14
MD1L15_adder_eqn = ( MD1_F_pc[1] ) + ( GND ) + ( MD1L3 );
MD1L15 = CARRY(MD1L15_adder_eqn);


--MD1L18 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~17
MD1L18_adder_eqn = ( MD1_F_pc[8] ) + ( GND ) + ( MD1L23 );
MD1L18 = SUM(MD1L18_adder_eqn);

--MD1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~18
MD1L19_adder_eqn = ( MD1_F_pc[8] ) + ( GND ) + ( MD1L23 );
MD1L19 = CARRY(MD1L19_adder_eqn);


--MD1L22 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~21
MD1L22_adder_eqn = ( MD1_F_pc[7] ) + ( GND ) + ( MD1L27 );
MD1L22 = SUM(MD1L22_adder_eqn);

--MD1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~22
MD1L23_adder_eqn = ( MD1_F_pc[7] ) + ( GND ) + ( MD1L27 );
MD1L23 = CARRY(MD1L23_adder_eqn);


--MD1L26 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~25
MD1L26_adder_eqn = ( MD1_F_pc[6] ) + ( GND ) + ( MD1L31 );
MD1L26 = SUM(MD1L26_adder_eqn);

--MD1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~26
MD1L27_adder_eqn = ( MD1_F_pc[6] ) + ( GND ) + ( MD1L31 );
MD1L27 = CARRY(MD1L27_adder_eqn);


--MD1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~29
MD1L30_adder_eqn = ( MD1_F_pc[5] ) + ( GND ) + ( MD1L35 );
MD1L30 = SUM(MD1L30_adder_eqn);

--MD1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~30
MD1L31_adder_eqn = ( MD1_F_pc[5] ) + ( GND ) + ( MD1L35 );
MD1L31 = CARRY(MD1L31_adder_eqn);


--MD1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~33
MD1L34_adder_eqn = ( MD1_F_pc[4] ) + ( GND ) + ( MD1L7 );
MD1L34 = SUM(MD1L34_adder_eqn);

--MD1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~34
MD1L35_adder_eqn = ( MD1_F_pc[4] ) + ( GND ) + ( MD1L7 );
MD1L35 = CARRY(MD1L35_adder_eqn);


--MD1L38 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~37
MD1L38_adder_eqn = ( !MD1_F_pc[12] ) + ( GND ) + ( MD1L55 );
MD1L38 = SUM(MD1L38_adder_eqn);

--MD1L39 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~38
MD1L39_adder_eqn = ( !MD1_F_pc[12] ) + ( GND ) + ( MD1L55 );
MD1L39 = CARRY(MD1L39_adder_eqn);


--MD1L42 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~41
MD1L42_adder_eqn = ( MD1_F_pc[13] ) + ( GND ) + ( MD1L39 );
MD1L42 = SUM(MD1L42_adder_eqn);


--MD1L46 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~45
MD1L46_adder_eqn = ( MD1_F_pc[9] ) + ( GND ) + ( MD1L19 );
MD1L46 = SUM(MD1L46_adder_eqn);

--MD1L47 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~46
MD1L47_adder_eqn = ( MD1_F_pc[9] ) + ( GND ) + ( MD1L19 );
MD1L47 = CARRY(MD1L47_adder_eqn);


--MD1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~49
MD1L50_adder_eqn = ( MD1_F_pc[10] ) + ( GND ) + ( MD1L47 );
MD1L50 = SUM(MD1L50_adder_eqn);

--MD1L51 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~50
MD1L51_adder_eqn = ( MD1_F_pc[10] ) + ( GND ) + ( MD1L47 );
MD1L51 = CARRY(MD1L51_adder_eqn);


--MD1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~53
MD1L54_adder_eqn = ( MD1_F_pc[11] ) + ( GND ) + ( MD1L51 );
MD1L54 = SUM(MD1L54_adder_eqn);

--MD1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~54
MD1L55_adder_eqn = ( MD1_F_pc[11] ) + ( GND ) + ( MD1L51 );
MD1L55 = CARRY(MD1L55_adder_eqn);


--JE1_sr[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[6]
--register power-up is low

JE1_sr[6] = DFFEAS(JE1L68, A1L48,  ,  , JE1L20,  ,  , JE1L19,  );


--WD1_break_readreg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]
--register power-up is low

WD1_break_readreg[4] = DFFEAS(HE1_jdo[4], CLOCK_50,  ,  , WD1L23,  ,  , WD1L24,  );


--SE1_q_a[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[3]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE1_q_a[3]_PORT_A_data_in = FE1L122;
SE1_q_a[3]_PORT_A_data_in_reg = DFFE(SE1_q_a[3]_PORT_A_data_in, SE1_q_a[3]_clock_0, , , SE1_q_a[3]_clock_enable_0);
SE1_q_a[3]_PORT_A_address = BUS(FE1L106, FE1L107, FE1L108, FE1L109, FE1L110, FE1L111, FE1L112, FE1L113);
SE1_q_a[3]_PORT_A_address_reg = DFFE(SE1_q_a[3]_PORT_A_address, SE1_q_a[3]_clock_0, , , SE1_q_a[3]_clock_enable_0);
SE1_q_a[3]_PORT_A_write_enable = FE1L152;
SE1_q_a[3]_PORT_A_write_enable_reg = DFFE(SE1_q_a[3]_PORT_A_write_enable, SE1_q_a[3]_clock_0, , , SE1_q_a[3]_clock_enable_0);
SE1_q_a[3]_PORT_A_read_enable = !FE1L152;
SE1_q_a[3]_PORT_A_read_enable_reg = DFFE(SE1_q_a[3]_PORT_A_read_enable, SE1_q_a[3]_clock_0, , , SE1_q_a[3]_clock_enable_0);
SE1_q_a[3]_PORT_A_byte_mask = FE1L114;
SE1_q_a[3]_PORT_A_byte_mask_reg = DFFE(SE1_q_a[3]_PORT_A_byte_mask, SE1_q_a[3]_clock_0, , , SE1_q_a[3]_clock_enable_0);
SE1_q_a[3]_clock_0 = CLOCK_50;
SE1_q_a[3]_clock_enable_0 = FE1_ociram_reset_req;
SE1_q_a[3]_PORT_A_data_out = MEMORY(SE1_q_a[3]_PORT_A_data_in_reg, , SE1_q_a[3]_PORT_A_address_reg, , SE1_q_a[3]_PORT_A_write_enable_reg, SE1_q_a[3]_PORT_A_read_enable_reg, , , SE1_q_a[3]_PORT_A_byte_mask_reg, , SE1_q_a[3]_clock_0, , SE1_q_a[3]_clock_enable_0, , , , , );
SE1_q_a[3] = SE1_q_a[3]_PORT_A_data_out[0];


--FE1_MonAReg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10]
--register power-up is low

FE1_MonAReg[10] = DFFEAS(FE1L3, CLOCK_50,  ,  , HE1L49, HE1_jdo[17],  ,  , HE1_take_action_ocimem_a);


--JE1_sr[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17]
--register power-up is low

JE1_sr[17] = DFFEAS(JE1L69, A1L48,  ,  , JE1L47,  ,  , JE1L39,  );


--JE1_sr[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[27]
--register power-up is low

JE1_sr[27] = DFFEAS(JE1L70, A1L48,  ,  , JE1L47,  ,  , JE1L39,  );


--JE1_sr[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[28]
--register power-up is low

JE1_sr[28] = DFFEAS(JE1L71, A1L48,  ,  , JE1L47,  ,  , JE1L39,  );


--JE1_sr[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[29]
--register power-up is low

JE1_sr[29] = DFFEAS(JE1L72, A1L48,  ,  , JE1L47,  ,  , JE1L39,  );


--JE1_sr[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30]
--register power-up is low

JE1_sr[30] = DFFEAS(JE1L73, A1L48,  ,  , JE1L47,  ,  , JE1L39,  );


--JE1_sr[32] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[32]
--register power-up is low

JE1_sr[32] = DFFEAS(JE1L77, A1L48,  ,  , JE1L47,  ,  , JE1L39,  );


--MD1L114 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~57
MD1L114_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[0]) ) + ( MD1_E_src1[0] ) + ( MD1L127 );
MD1L114 = SUM(MD1L114_adder_eqn);

--MD1L115 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~58
MD1L115_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[0]) ) + ( MD1_E_src1[0] ) + ( MD1L127 );
MD1L115 = CARRY(MD1L115_adder_eqn);


--MD1L118 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~61
MD1L118_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[1]) ) + ( MD1_E_src1[1] ) + ( MD1L115 );
MD1L118 = SUM(MD1L118_adder_eqn);

--MD1L119 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~62
MD1L119_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[1]) ) + ( MD1_E_src1[1] ) + ( MD1L115 );
MD1L119 = CARRY(MD1L119_adder_eqn);


--MD1_W_estatus_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg
--register power-up is low

MD1_W_estatus_reg = DFFEAS(MD1L782, CLOCK_50, !VF1_r_sync_rst,  , MD1_E_valid_from_R, MD1_W_status_reg_pie,  ,  , MD1_R_ctrl_exception);


--MD1_E_src1[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[0]
--register power-up is low

MD1_E_src1[0] = DFFEAS(TD1_q_b[0], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L485,  );


--MD1_D_iw[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[8]
--register power-up is low

MD1_D_iw[8] = DFFEAS(MD1L598, CLOCK_50, !VF1_r_sync_rst,  , MD1L654,  ,  , MD1L989,  );


--MD1_D_iw[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[9]
--register power-up is low

MD1_D_iw[9] = DFFEAS(MD1L599, CLOCK_50, !VF1_r_sync_rst,  , MD1L654,  ,  , MD1L989,  );


--MD1_D_iw[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[10]
--register power-up is low

MD1_D_iw[10] = DFFEAS(MD1L600, CLOCK_50, !VF1_r_sync_rst,  , MD1L654,  ,  , MD1L989,  );


--MD1_D_iw[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[6]
--register power-up is low

MD1_D_iw[6] = DFFEAS(MD1L596, CLOCK_50, !VF1_r_sync_rst,  , MD1L654,  ,  , MD1L989,  );


--MD1_D_iw[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[7]
--register power-up is low

MD1_D_iw[7] = DFFEAS(MD1L597, CLOCK_50, !VF1_r_sync_rst,  , MD1L654,  ,  , MD1L989,  );


--QD1_readdata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[2]
--register power-up is low

QD1_readdata[2] = DFFEAS(QD1L53, CLOCK_50,  ,  ,  , SE1_q_a[2],  ,  , !QD1_address[8]);


--QD1_readdata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[3]
--register power-up is low

QD1_readdata[3] = DFFEAS(QD1L54, CLOCK_50,  ,  ,  , SE1_q_a[3],  ,  , !QD1_address[8]);


--QD1_readdata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[4]
--register power-up is low

QD1_readdata[4] = DFFEAS(VD1L9, CLOCK_50,  ,  ,  , SE1_q_a[4],  ,  , !QD1_address[8]);


--QD1_readdata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[5]
--register power-up is low

QD1_readdata[5] = DFFEAS(VD1L9, CLOCK_50,  ,  ,  , SE1_q_a[5],  ,  , !QD1_address[8]);


--QD1_readdata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[11]
--register power-up is low

QD1_readdata[11] = DFFEAS(VD1L9, CLOCK_50,  ,  ,  , SE1_q_a[11],  ,  , !QD1_address[8]);


--MD1_d_writedata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[11]
--register power-up is low

MD1_d_writedata[11] = DFFEAS(TD2_q_b[3], CLOCK_50, !VF1_r_sync_rst,  ,  , TD2_q_b[11],  ,  , MD1L233);


--QD1_readdata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[12]
--register power-up is low

QD1_readdata[12] = DFFEAS(VD1L9, CLOCK_50,  ,  ,  , SE1_q_a[12],  ,  , !QD1_address[8]);


--MD1_d_writedata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[12]
--register power-up is low

MD1_d_writedata[12] = DFFEAS(TD2_q_b[4], CLOCK_50, !VF1_r_sync_rst,  ,  , TD2_q_b[12],  ,  , MD1L233);


--QD1_readdata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[13]
--register power-up is low

QD1_readdata[13] = DFFEAS(VD1L9, CLOCK_50,  ,  ,  , SE1_q_a[13],  ,  , !QD1_address[8]);


--MD1_d_writedata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[13]
--register power-up is low

MD1_d_writedata[13] = DFFEAS(TD2_q_b[5], CLOCK_50, !VF1_r_sync_rst,  ,  , TD2_q_b[13],  ,  , MD1L233);


--QD1_readdata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[14]
--register power-up is low

QD1_readdata[14] = DFFEAS(VD1L9, CLOCK_50,  ,  ,  , SE1_q_a[14],  ,  , !QD1_address[8]);


--MD1_d_writedata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[14]
--register power-up is low

MD1_d_writedata[14] = DFFEAS(TD2_q_b[6], CLOCK_50, !VF1_r_sync_rst,  ,  , TD2_q_b[14],  ,  , MD1L233);


--QD1_readdata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[15]
--register power-up is low

QD1_readdata[15] = DFFEAS(VD1L9, CLOCK_50,  ,  ,  , SE1_q_a[15],  ,  , !QD1_address[8]);


--MD1_d_writedata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[15]
--register power-up is low

MD1_d_writedata[15] = DFFEAS(TD2_q_b[7], CLOCK_50, !VF1_r_sync_rst,  ,  , TD2_q_b[15],  ,  , MD1L233);


--QD1_readdata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[16]
--register power-up is low

QD1_readdata[16] = DFFEAS(VD1L9, CLOCK_50,  ,  ,  , SE1_q_a[16],  ,  , !QD1_address[8]);


--MD1_d_writedata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[16]
--register power-up is low

MD1_d_writedata[16] = DFFEAS(TD2_q_b[0], CLOCK_50, !VF1_r_sync_rst,  ,  , TD2_q_b[16],  ,  , MD1L528);


--S1L2 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|Add0~1
S1L2_adder_eqn = ( S1_time_out_counter[2] ) + ( GND ) + ( S1L23 );
S1L2 = SUM(S1L2_adder_eqn);

--S1L3 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|Add0~2
S1L3_adder_eqn = ( S1_time_out_counter[2] ) + ( GND ) + ( S1L23 );
S1L3 = CARRY(S1L3_adder_eqn);


--S1L6 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|Add0~5
S1L6_adder_eqn = ( S1_time_out_counter[3] ) + ( GND ) + ( S1L3 );
S1L6 = SUM(S1L6_adder_eqn);

--S1L7 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|Add0~6
S1L7_adder_eqn = ( S1_time_out_counter[3] ) + ( GND ) + ( S1L3 );
S1L7 = CARRY(S1L7_adder_eqn);


--S1L10 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|Add0~9
S1L10_adder_eqn = ( S1_time_out_counter[6] ) + ( GND ) + ( S1L31 );
S1L10 = SUM(S1L10_adder_eqn);

--S1L11 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|Add0~10
S1L11_adder_eqn = ( S1_time_out_counter[6] ) + ( GND ) + ( S1L31 );
S1L11 = CARRY(S1L11_adder_eqn);


--S1_bus_enable is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|bus_enable
--register power-up is low

S1_bus_enable = DFFEAS(S1_avalon_waitrequest, CLOCK_50,  ,  ,  ,  ,  , VF1_r_sync_rst,  );


--S2_bus_enable is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|bus_enable
--register power-up is low

S2_bus_enable = DFFEAS(S2_avalon_waitrequest, CLOCK_50,  ,  ,  ,  ,  , VF2_r_sync_rst,  );


--S1L14 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|Add0~13
S1L14_adder_eqn = ( S1_time_out_counter[4] ) + ( GND ) + ( S1L7 );
S1L14 = SUM(S1L14_adder_eqn);

--S1L15 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|Add0~14
S1L15_adder_eqn = ( S1_time_out_counter[4] ) + ( GND ) + ( S1L7 );
S1L15 = CARRY(S1L15_adder_eqn);


--S1L18 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|Add0~17
S1L18_adder_eqn = ( S1_time_out_counter[7] ) + ( GND ) + ( S1L11 );
S1L18 = SUM(S1L18_adder_eqn);


--S1L22 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|Add0~21
S1L22_adder_eqn = ( S1_time_out_counter[1] ) + ( GND ) + ( S1L27 );
S1L22 = SUM(S1L22_adder_eqn);

--S1L23 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|Add0~22
S1L23_adder_eqn = ( S1_time_out_counter[1] ) + ( GND ) + ( S1L27 );
S1L23 = CARRY(S1L23_adder_eqn);


--S1L26 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|Add0~25
S1L26_adder_eqn = ( S1_time_out_counter[0] ) + ( VCC ) + ( !VCC );
S1L26 = SUM(S1L26_adder_eqn);

--S1L27 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|Add0~26
S1L27_adder_eqn = ( S1_time_out_counter[0] ) + ( VCC ) + ( !VCC );
S1L27 = CARRY(S1L27_adder_eqn);


--S1L30 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|Add0~29
S1L30_adder_eqn = ( S1_time_out_counter[5] ) + ( GND ) + ( S1L15 );
S1L30 = SUM(S1L30_adder_eqn);

--S1L31 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|Add0~30
S1L31_adder_eqn = ( S1_time_out_counter[5] ) + ( GND ) + ( S1L15 );
S1L31 = CARRY(S1L31_adder_eqn);


--UB3_address_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|address_reg[1]
--register power-up is low

UB3_address_reg[1] = DFFEAS(UB3L12, CLOCK_50, !VF1_r_sync_rst,  ,  , VCC,  ,  , !UB3_use_reg);


--UC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~1
UC2L2_adder_eqn = ( (!RB2L2 & (((UC2_burst_uncompress_address_offset[1])))) # (RB2L2 & ((!SB2_mem_used[0] & ((UC2_burst_uncompress_address_offset[1]))) # (SB2_mem_used[0] & (SB2_mem[0][19])))) ) + ( SB2_mem[0][41] ) + ( UC2L7 );
UC2L2 = SUM(UC2L2_adder_eqn);


--MF1_sr[26] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[26]
--register power-up is low

MF1_sr[26] = DFFEAS(MF1L67, A1L75,  ,  , MF1L46,  ,  , MF1L42,  );


--AF1_break_readreg[24] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[24]
--register power-up is low

AF1_break_readreg[24] = DFFEAS(LF1_jdo[24], CLOCK_50,  ,  , AF1L7,  ,  , AF1L8,  );


--KF1_MonDReg[24] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[24]
--register power-up is low

KF1_MonDReg[24] = DFFEAS(LF1_jdo[27], CLOCK_50,  ,  , KF1L50, SE2_q_a[24],  , KF1L61, LF1_take_action_ocimem_b);


--TD4_q_b[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD4_q_b[0]_PORT_A_data_in = TE1L791;
TD4_q_b[0]_PORT_A_data_in_reg = DFFE(TD4_q_b[0]_PORT_A_data_in, TD4_q_b[0]_clock_0, , , );
TD4_q_b[0]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD4_q_b[0]_PORT_A_address_reg = DFFE(TD4_q_b[0]_PORT_A_address, TD4_q_b[0]_clock_0, , , );
TD4_q_b[0]_PORT_B_address = BUS(TE1_D_iw[22], TE1_D_iw[23], TE1_D_iw[24], TE1_D_iw[25], TE1_D_iw[26]);
TD4_q_b[0]_PORT_B_address_reg = DFFE(TD4_q_b[0]_PORT_B_address, TD4_q_b[0]_clock_1, , , );
TD4_q_b[0]_PORT_A_write_enable = TE1_W_rf_wren;
TD4_q_b[0]_PORT_A_write_enable_reg = DFFE(TD4_q_b[0]_PORT_A_write_enable, TD4_q_b[0]_clock_0, , , );
TD4_q_b[0]_PORT_B_read_enable = VCC;
TD4_q_b[0]_PORT_B_read_enable_reg = DFFE(TD4_q_b[0]_PORT_B_read_enable, TD4_q_b[0]_clock_1, , , );
TD4_q_b[0]_clock_0 = CLOCK_50;
TD4_q_b[0]_clock_1 = CLOCK_50;
TD4_q_b[0]_clock_enable_0 = TE1_W_rf_wren;
TD4_q_b[0]_PORT_B_data_out = MEMORY(TD4_q_b[0]_PORT_A_data_in_reg, , TD4_q_b[0]_PORT_A_address_reg, TD4_q_b[0]_PORT_B_address_reg, TD4_q_b[0]_PORT_A_write_enable_reg, , , TD4_q_b[0]_PORT_B_read_enable_reg, , , TD4_q_b[0]_clock_0, TD4_q_b[0]_clock_1, TD4_q_b[0]_clock_enable_0, , , , , );
TD4_q_b[0] = TD4_q_b[0]_PORT_B_data_out[0];


--TE1L2 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add0~1
TE1L2_adder_eqn = ( TE1_F_pc[0] ) + ( VCC ) + ( !VCC );
TE1L2 = SUM(TE1L2_adder_eqn);

--TE1L3 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add0~2
TE1L3_adder_eqn = ( TE1_F_pc[0] ) + ( VCC ) + ( !VCC );
TE1L3 = CARRY(TE1L3_adder_eqn);


--TE1L6 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add0~5
TE1L6_adder_eqn = ( TE1_F_pc[3] ) + ( GND ) + ( TE1L11 );
TE1L6 = SUM(TE1L6_adder_eqn);

--TE1L7 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add0~6
TE1L7_adder_eqn = ( TE1_F_pc[3] ) + ( GND ) + ( TE1L11 );
TE1L7 = CARRY(TE1L7_adder_eqn);


--TE1L10 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add0~9
TE1L10_adder_eqn = ( TE1_F_pc[2] ) + ( GND ) + ( TE1L15 );
TE1L10 = SUM(TE1L10_adder_eqn);

--TE1L11 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add0~10
TE1L11_adder_eqn = ( TE1_F_pc[2] ) + ( GND ) + ( TE1L15 );
TE1L11 = CARRY(TE1L11_adder_eqn);


--TE1L14 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add0~13
TE1L14_adder_eqn = ( TE1_F_pc[1] ) + ( GND ) + ( TE1L3 );
TE1L14 = SUM(TE1L14_adder_eqn);

--TE1L15 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add0~14
TE1L15_adder_eqn = ( TE1_F_pc[1] ) + ( GND ) + ( TE1L3 );
TE1L15 = CARRY(TE1L15_adder_eqn);


--TE1L18 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add0~17
TE1L18_adder_eqn = ( TE1_F_pc[8] ) + ( GND ) + ( TE1L23 );
TE1L18 = SUM(TE1L18_adder_eqn);

--TE1L19 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add0~18
TE1L19_adder_eqn = ( TE1_F_pc[8] ) + ( GND ) + ( TE1L23 );
TE1L19 = CARRY(TE1L19_adder_eqn);


--TE1L22 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add0~21
TE1L22_adder_eqn = ( TE1_F_pc[7] ) + ( GND ) + ( TE1L27 );
TE1L22 = SUM(TE1L22_adder_eqn);

--TE1L23 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add0~22
TE1L23_adder_eqn = ( TE1_F_pc[7] ) + ( GND ) + ( TE1L27 );
TE1L23 = CARRY(TE1L23_adder_eqn);


--TE1L26 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add0~25
TE1L26_adder_eqn = ( TE1_F_pc[6] ) + ( GND ) + ( TE1L31 );
TE1L26 = SUM(TE1L26_adder_eqn);

--TE1L27 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add0~26
TE1L27_adder_eqn = ( TE1_F_pc[6] ) + ( GND ) + ( TE1L31 );
TE1L27 = CARRY(TE1L27_adder_eqn);


--TE1L30 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add0~29
TE1L30_adder_eqn = ( TE1_F_pc[5] ) + ( GND ) + ( TE1L35 );
TE1L30 = SUM(TE1L30_adder_eqn);

--TE1L31 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add0~30
TE1L31_adder_eqn = ( TE1_F_pc[5] ) + ( GND ) + ( TE1L35 );
TE1L31 = CARRY(TE1L31_adder_eqn);


--TE1L34 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add0~33
TE1L34_adder_eqn = ( TE1_F_pc[4] ) + ( GND ) + ( TE1L7 );
TE1L34 = SUM(TE1L34_adder_eqn);

--TE1L35 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add0~34
TE1L35_adder_eqn = ( TE1_F_pc[4] ) + ( GND ) + ( TE1L7 );
TE1L35 = CARRY(TE1L35_adder_eqn);


--TE1L38 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add0~37
TE1L38_adder_eqn = ( !TE1_F_pc[12] ) + ( GND ) + ( TE1L51 );
TE1L38 = SUM(TE1L38_adder_eqn);

--TE1L39 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add0~38
TE1L39_adder_eqn = ( !TE1_F_pc[12] ) + ( GND ) + ( TE1L51 );
TE1L39 = CARRY(TE1L39_adder_eqn);


--TE1L42 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add0~41
TE1L42_adder_eqn = ( TE1_F_pc[9] ) + ( GND ) + ( TE1L19 );
TE1L42 = SUM(TE1L42_adder_eqn);

--TE1L43 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add0~42
TE1L43_adder_eqn = ( TE1_F_pc[9] ) + ( GND ) + ( TE1L19 );
TE1L43 = CARRY(TE1L43_adder_eqn);


--TE1L46 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add0~45
TE1L46_adder_eqn = ( TE1_F_pc[10] ) + ( GND ) + ( TE1L43 );
TE1L46 = SUM(TE1L46_adder_eqn);

--TE1L47 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add0~46
TE1L47_adder_eqn = ( TE1_F_pc[10] ) + ( GND ) + ( TE1L43 );
TE1L47 = CARRY(TE1L47_adder_eqn);


--TE1L50 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add0~49
TE1L50_adder_eqn = ( TE1_F_pc[11] ) + ( GND ) + ( TE1L47 );
TE1L50 = SUM(TE1L50_adder_eqn);

--TE1L51 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add0~50
TE1L51_adder_eqn = ( TE1_F_pc[11] ) + ( GND ) + ( TE1L47 );
TE1L51 = CARRY(TE1L51_adder_eqn);


--TE1L54 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add0~53
TE1L54_adder_eqn = ( TE1_F_pc[13] ) + ( GND ) + ( TE1L39 );
TE1L54 = SUM(TE1L54_adder_eqn);


--MF1_sr[6] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[6]
--register power-up is low

MF1_sr[6] = DFFEAS(MF1L68, A1L75,  ,  , MF1L25,  ,  , MF1L24,  );


--AF1_break_readreg[4] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[4]
--register power-up is low

AF1_break_readreg[4] = DFFEAS(LF1_jdo[4], CLOCK_50,  ,  , AF1L7,  ,  , AF1L8,  );


--SE2_q_a[3] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[3]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE2_q_a[3]_PORT_A_data_in = KF1L122;
SE2_q_a[3]_PORT_A_data_in_reg = DFFE(SE2_q_a[3]_PORT_A_data_in, SE2_q_a[3]_clock_0, , , SE2_q_a[3]_clock_enable_0);
SE2_q_a[3]_PORT_A_address = BUS(KF1L106, KF1L107, KF1L108, KF1L109, KF1L110, KF1L111, KF1L112, KF1L113);
SE2_q_a[3]_PORT_A_address_reg = DFFE(SE2_q_a[3]_PORT_A_address, SE2_q_a[3]_clock_0, , , SE2_q_a[3]_clock_enable_0);
SE2_q_a[3]_PORT_A_write_enable = KF1L152;
SE2_q_a[3]_PORT_A_write_enable_reg = DFFE(SE2_q_a[3]_PORT_A_write_enable, SE2_q_a[3]_clock_0, , , SE2_q_a[3]_clock_enable_0);
SE2_q_a[3]_PORT_A_read_enable = !KF1L152;
SE2_q_a[3]_PORT_A_read_enable_reg = DFFE(SE2_q_a[3]_PORT_A_read_enable, SE2_q_a[3]_clock_0, , , SE2_q_a[3]_clock_enable_0);
SE2_q_a[3]_PORT_A_byte_mask = KF1L114;
SE2_q_a[3]_PORT_A_byte_mask_reg = DFFE(SE2_q_a[3]_PORT_A_byte_mask, SE2_q_a[3]_clock_0, , , SE2_q_a[3]_clock_enable_0);
SE2_q_a[3]_clock_0 = CLOCK_50;
SE2_q_a[3]_clock_enable_0 = KF1_ociram_reset_req;
SE2_q_a[3]_PORT_A_data_out = MEMORY(SE2_q_a[3]_PORT_A_data_in_reg, , SE2_q_a[3]_PORT_A_address_reg, , SE2_q_a[3]_PORT_A_write_enable_reg, SE2_q_a[3]_PORT_A_read_enable_reg, , , SE2_q_a[3]_PORT_A_byte_mask_reg, , SE2_q_a[3]_clock_0, , SE2_q_a[3]_clock_enable_0, , , , , );
SE2_q_a[3] = SE2_q_a[3]_PORT_A_data_out[0];


--KF1_MonAReg[10] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonAReg[10]
--register power-up is low

KF1_MonAReg[10] = DFFEAS(KF1L3, CLOCK_50,  ,  , LF1L49, LF1_jdo[17],  ,  , LF1_take_action_ocimem_a);


--MF1_sr[17] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[17]
--register power-up is low

MF1_sr[17] = DFFEAS(MF1L69, A1L75,  ,  , MF1L46,  ,  , MF1L42,  );


--MF1_sr[27] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[27]
--register power-up is low

MF1_sr[27] = DFFEAS(MF1L70, A1L75,  ,  , MF1L46,  ,  , MF1L42,  );


--MF1_sr[28] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[28]
--register power-up is low

MF1_sr[28] = DFFEAS(MF1L71, A1L75,  ,  , MF1L46,  ,  , MF1L42,  );


--MF1_sr[29] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[29]
--register power-up is low

MF1_sr[29] = DFFEAS(MF1L72, A1L75,  ,  , MF1L46,  ,  , MF1L42,  );


--MF1_sr[30] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[30]
--register power-up is low

MF1_sr[30] = DFFEAS(MF1L73, A1L75,  ,  , MF1L46,  ,  , MF1L42,  );


--MF1_sr[32] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[32]
--register power-up is low

MF1_sr[32] = DFFEAS(MF1L77, A1L75,  ,  , MF1L46,  ,  , MF1L42,  );


--TE1L114 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~57
TE1L114_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[0]) ) + ( TE1_E_src1[0] ) + ( TE1L127 );
TE1L114 = SUM(TE1L114_adder_eqn);

--TE1L115 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~58
TE1L115_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[0]) ) + ( TE1_E_src1[0] ) + ( TE1L127 );
TE1L115 = CARRY(TE1L115_adder_eqn);


--TE1L118 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~61
TE1L118_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[1]) ) + ( TE1_E_src1[1] ) + ( TE1L115 );
TE1L118 = SUM(TE1L118_adder_eqn);

--TE1L119 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~62
TE1L119_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[1]) ) + ( TE1_E_src1[1] ) + ( TE1L115 );
TE1L119 = CARRY(TE1L119_adder_eqn);


--TE1_W_estatus_reg is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_estatus_reg
--register power-up is low

TE1_W_estatus_reg = DFFEAS(TE1L783, CLOCK_50, !VF2_r_sync_rst,  , TE1_E_valid_from_R, TE1_W_status_reg_pie,  ,  , TE1_R_ctrl_exception);


--TE1_E_src1[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[0]
--register power-up is low

TE1_E_src1[0] = DFFEAS(TD3_q_b[0], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L483,  );


--TE1_D_iw[8] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[8]
--register power-up is low

TE1_D_iw[8] = DFFEAS(TE1L599, CLOCK_50, !VF2_r_sync_rst,  , TE1L655,  ,  , TE1L992,  );


--TE1_D_iw[9] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[9]
--register power-up is low

TE1_D_iw[9] = DFFEAS(TE1L600, CLOCK_50, !VF2_r_sync_rst,  , TE1L655,  ,  , TE1L992,  );


--TE1_D_iw[10] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[10]
--register power-up is low

TE1_D_iw[10] = DFFEAS(TE1L601, CLOCK_50, !VF2_r_sync_rst,  , TE1L655,  ,  , TE1L992,  );


--TE1_D_iw[6] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[6]
--register power-up is low

TE1_D_iw[6] = DFFEAS(TE1L597, CLOCK_50, !VF2_r_sync_rst,  , TE1L655,  ,  , TE1L992,  );


--TE1_D_iw[7] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[7]
--register power-up is low

TE1_D_iw[7] = DFFEAS(TE1L598, CLOCK_50, !VF2_r_sync_rst,  , TE1L655,  ,  , TE1L992,  );


--WE1_readdata[2] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[2]
--register power-up is low

WE1_readdata[2] = DFFEAS(WE1L53, CLOCK_50,  ,  ,  , SE2_q_a[2],  ,  , !WE1_address[8]);


--WE1_readdata[3] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[3]
--register power-up is low

WE1_readdata[3] = DFFEAS(WE1L54, CLOCK_50,  ,  ,  , SE2_q_a[3],  ,  , !WE1_address[8]);


--WE1_readdata[4] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[4]
--register power-up is low

WE1_readdata[4] = DFFEAS(ZE1L9, CLOCK_50,  ,  ,  , SE2_q_a[4],  ,  , !WE1_address[8]);


--WE1_readdata[5] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[5]
--register power-up is low

WE1_readdata[5] = DFFEAS(ZE1L9, CLOCK_50,  ,  ,  , SE2_q_a[5],  ,  , !WE1_address[8]);


--WE1_readdata[11] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[11]
--register power-up is low

WE1_readdata[11] = DFFEAS(ZE1L9, CLOCK_50,  ,  ,  , SE2_q_a[11],  ,  , !WE1_address[8]);


--TE1_d_writedata[11] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[11]
--register power-up is low

TE1_d_writedata[11] = DFFEAS(TD4_q_b[3], CLOCK_50, !VF2_r_sync_rst,  ,  , TD4_q_b[11],  ,  , TE1L233);


--WE1_readdata[12] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[12]
--register power-up is low

WE1_readdata[12] = DFFEAS(ZE1L9, CLOCK_50,  ,  ,  , SE2_q_a[12],  ,  , !WE1_address[8]);


--TE1_d_writedata[12] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[12]
--register power-up is low

TE1_d_writedata[12] = DFFEAS(TD4_q_b[4], CLOCK_50, !VF2_r_sync_rst,  ,  , TD4_q_b[12],  ,  , TE1L233);


--WE1_readdata[13] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[13]
--register power-up is low

WE1_readdata[13] = DFFEAS(ZE1L9, CLOCK_50,  ,  ,  , SE2_q_a[13],  ,  , !WE1_address[8]);


--TE1_d_writedata[13] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[13]
--register power-up is low

TE1_d_writedata[13] = DFFEAS(TD4_q_b[5], CLOCK_50, !VF2_r_sync_rst,  ,  , TD4_q_b[13],  ,  , TE1L233);


--WE1_readdata[14] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[14]
--register power-up is low

WE1_readdata[14] = DFFEAS(ZE1L9, CLOCK_50,  ,  ,  , SE2_q_a[14],  ,  , !WE1_address[8]);


--TE1_d_writedata[14] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[14]
--register power-up is low

TE1_d_writedata[14] = DFFEAS(TD4_q_b[6], CLOCK_50, !VF2_r_sync_rst,  ,  , TD4_q_b[14],  ,  , TE1L233);


--WE1_readdata[15] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[15]
--register power-up is low

WE1_readdata[15] = DFFEAS(ZE1L9, CLOCK_50,  ,  ,  , SE2_q_a[15],  ,  , !WE1_address[8]);


--TE1_d_writedata[15] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[15]
--register power-up is low

TE1_d_writedata[15] = DFFEAS(TD4_q_b[7], CLOCK_50, !VF2_r_sync_rst,  ,  , TD4_q_b[15],  ,  , TE1L233);


--WE1_readdata[16] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[16]
--register power-up is low

WE1_readdata[16] = DFFEAS(ZE1L9, CLOCK_50,  ,  ,  , SE2_q_a[16],  ,  , !WE1_address[8]);


--TE1_d_writedata[16] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[16]
--register power-up is low

TE1_d_writedata[16] = DFFEAS(TD4_q_b[0], CLOCK_50, !VF2_r_sync_rst,  ,  , TD4_q_b[16],  ,  , TE1L528);


--S2L2 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|Add0~1
S2L2_adder_eqn = ( S2_time_out_counter[4] ) + ( GND ) + ( S2L31 );
S2L2 = SUM(S2L2_adder_eqn);

--S2L3 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|Add0~2
S2L3_adder_eqn = ( S2_time_out_counter[4] ) + ( GND ) + ( S2L31 );
S2L3 = CARRY(S2L3_adder_eqn);


--S2L6 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|Add0~5
S2L6_adder_eqn = ( S2_time_out_counter[5] ) + ( GND ) + ( S2L3 );
S2L6 = SUM(S2L6_adder_eqn);

--S2L7 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|Add0~6
S2L7_adder_eqn = ( S2_time_out_counter[5] ) + ( GND ) + ( S2L3 );
S2L7 = CARRY(S2L7_adder_eqn);


--S2L10 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|Add0~9
S2L10_adder_eqn = ( S2_time_out_counter[6] ) + ( GND ) + ( S2L7 );
S2L10 = SUM(S2L10_adder_eqn);

--S2L11 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|Add0~10
S2L11_adder_eqn = ( S2_time_out_counter[6] ) + ( GND ) + ( S2L7 );
S2L11 = CARRY(S2L11_adder_eqn);


--S2L14 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|Add0~13
S2L14_adder_eqn = ( S2_time_out_counter[2] ) + ( GND ) + ( S2L23 );
S2L14 = SUM(S2L14_adder_eqn);

--S2L15 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|Add0~14
S2L15_adder_eqn = ( S2_time_out_counter[2] ) + ( GND ) + ( S2L23 );
S2L15 = CARRY(S2L15_adder_eqn);


--S2L18 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|Add0~17
S2L18_adder_eqn = ( S2_time_out_counter[7] ) + ( GND ) + ( S2L11 );
S2L18 = SUM(S2L18_adder_eqn);


--S2L22 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|Add0~21
S2L22_adder_eqn = ( S2_time_out_counter[1] ) + ( GND ) + ( S2L27 );
S2L22 = SUM(S2L22_adder_eqn);

--S2L23 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|Add0~22
S2L23_adder_eqn = ( S2_time_out_counter[1] ) + ( GND ) + ( S2L27 );
S2L23 = CARRY(S2L23_adder_eqn);


--S2L26 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|Add0~25
S2L26_adder_eqn = ( S2_time_out_counter[0] ) + ( VCC ) + ( !VCC );
S2L26 = SUM(S2L26_adder_eqn);

--S2L27 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|Add0~26
S2L27_adder_eqn = ( S2_time_out_counter[0] ) + ( VCC ) + ( !VCC );
S2L27 = CARRY(S2L27_adder_eqn);


--S2L30 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|Add0~29
S2L30_adder_eqn = ( S2_time_out_counter[3] ) + ( GND ) + ( S2L15 );
S2L30 = SUM(S2L30_adder_eqn);

--S2L31 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|Add0~30
S2L31_adder_eqn = ( S2_time_out_counter[3] ) + ( GND ) + ( S2L15 );
S2L31 = CARRY(S2L31_adder_eqn);


--UB4_address_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|address_reg[1]
--register power-up is low

UB4_address_reg[1] = DFFEAS(UB4L12, CLOCK_50, !VF2_r_sync_rst,  ,  , VCC,  ,  , !UB4_use_reg);


--UC7L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge1_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~1
UC7L2_adder_eqn = ( (!RB7L2 & (((UC7_burst_uncompress_address_offset[1])))) # (RB7L2 & ((!SB7_mem_used[0] & ((UC7_burst_uncompress_address_offset[1]))) # (SB7_mem_used[0] & (SB7_mem[0][19])))) ) + ( SB7_mem[0][41] ) + ( UC7L7 );
UC7L2 = SUM(UC7L2_adder_eqn);


--QB1_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3
QB1_counter_comb_bita3_adder_eqn = ( QB1_counter_reg_bit[3] ) + ( !U1_fifo_wr ) + ( QB1L11 );
QB1_counter_comb_bita3 = SUM(QB1_counter_comb_bita3_adder_eqn);

--QB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT
QB1L15_adder_eqn = ( QB1_counter_reg_bit[3] ) + ( !U1_fifo_wr ) + ( QB1L11 );
QB1L15 = CARRY(QB1L15_adder_eqn);


--QB1_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0
QB1_counter_comb_bita0_adder_eqn = ( QB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB1_counter_comb_bita0 = SUM(QB1_counter_comb_bita0_adder_eqn);

--QB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT
QB1L3_adder_eqn = ( QB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB1L3 = CARRY(QB1L3_adder_eqn);


--QB1_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2
QB1_counter_comb_bita2_adder_eqn = ( QB1_counter_reg_bit[2] ) + ( !U1_fifo_wr ) + ( QB1L7 );
QB1_counter_comb_bita2 = SUM(QB1_counter_comb_bita2_adder_eqn);

--QB1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT
QB1L11_adder_eqn = ( QB1_counter_reg_bit[2] ) + ( !U1_fifo_wr ) + ( QB1L7 );
QB1L11 = CARRY(QB1L11_adder_eqn);


--QB1_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1
QB1_counter_comb_bita1_adder_eqn = ( QB1_counter_reg_bit[1] ) + ( !U1_fifo_wr ) + ( QB1L3 );
QB1_counter_comb_bita1 = SUM(QB1_counter_comb_bita1_adder_eqn);

--QB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT
QB1L7_adder_eqn = ( QB1_counter_reg_bit[1] ) + ( !U1_fifo_wr ) + ( QB1L3 );
QB1L7 = CARRY(QB1L7_adder_eqn);


--QB1_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5
QB1_counter_comb_bita5_adder_eqn = ( QB1_counter_reg_bit[5] ) + ( !U1_fifo_wr ) + ( QB1L19 );
QB1_counter_comb_bita5 = SUM(QB1_counter_comb_bita5_adder_eqn);


--QB1_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4
QB1_counter_comb_bita4_adder_eqn = ( QB1_counter_reg_bit[4] ) + ( !U1_fifo_wr ) + ( QB1L15 );
QB1_counter_comb_bita4 = SUM(QB1_counter_comb_bita4_adder_eqn);

--QB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT
QB1L19_adder_eqn = ( QB1_counter_reg_bit[4] ) + ( !U1_fifo_wr ) + ( QB1L15 );
QB1L19 = CARRY(QB1L19_adder_eqn);


--MD1_av_ld_byte0_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7]
--register power-up is low

MD1_av_ld_byte0_data[7] = DFFEAS(SC1L31, CLOCK_50, !VF1_r_sync_rst,  , MD1L845, MD1_av_ld_byte1_data[7],  ,  , MD1L937);


--MD1_D_iw[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[22]
--register power-up is low

MD1_D_iw[22] = DFFEAS(MD1L612, CLOCK_50, !VF1_r_sync_rst,  , MD1L654,  ,  , MD1L989,  );


--MD1_D_iw[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[23]
--register power-up is low

MD1_D_iw[23] = DFFEAS(MD1L613, CLOCK_50, !VF1_r_sync_rst,  , MD1L654,  ,  , MD1L989,  );


--MD1_D_iw[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[24]
--register power-up is low

MD1_D_iw[24] = DFFEAS(MD1L614, CLOCK_50, !VF1_r_sync_rst,  , MD1L654,  ,  , MD1L989,  );


--MD1_D_iw[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[25]
--register power-up is low

MD1_D_iw[25] = DFFEAS(MD1L615, CLOCK_50, !VF1_r_sync_rst,  , MD1L654,  ,  , MD1L989,  );


--MD1_D_iw[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[26]
--register power-up is low

MD1_D_iw[26] = DFFEAS(MD1L616, CLOCK_50, !VF1_r_sync_rst,  , MD1L654,  ,  , MD1L989,  );


--TD1_q_b[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD1_q_b[3]_PORT_A_data_in = MD1L796;
TD1_q_b[3]_PORT_A_data_in_reg = DFFE(TD1_q_b[3]_PORT_A_data_in, TD1_q_b[3]_clock_0, , , );
TD1_q_b[3]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD1_q_b[3]_PORT_A_address_reg = DFFE(TD1_q_b[3]_PORT_A_address, TD1_q_b[3]_clock_0, , , );
TD1_q_b[3]_PORT_B_address = BUS(MD1_D_iw[27], MD1_D_iw[28], MD1_D_iw[29], MD1_D_iw[30], MD1_D_iw[31]);
TD1_q_b[3]_PORT_B_address_reg = DFFE(TD1_q_b[3]_PORT_B_address, TD1_q_b[3]_clock_1, , , );
TD1_q_b[3]_PORT_A_write_enable = MD1_W_rf_wren;
TD1_q_b[3]_PORT_A_write_enable_reg = DFFE(TD1_q_b[3]_PORT_A_write_enable, TD1_q_b[3]_clock_0, , , );
TD1_q_b[3]_PORT_B_read_enable = VCC;
TD1_q_b[3]_PORT_B_read_enable_reg = DFFE(TD1_q_b[3]_PORT_B_read_enable, TD1_q_b[3]_clock_1, , , );
TD1_q_b[3]_clock_0 = CLOCK_50;
TD1_q_b[3]_clock_1 = CLOCK_50;
TD1_q_b[3]_clock_enable_0 = MD1_W_rf_wren;
TD1_q_b[3]_PORT_B_data_out = MEMORY(TD1_q_b[3]_PORT_A_data_in_reg, , TD1_q_b[3]_PORT_A_address_reg, TD1_q_b[3]_PORT_B_address_reg, TD1_q_b[3]_PORT_A_write_enable_reg, , , TD1_q_b[3]_PORT_B_read_enable_reg, , , TD1_q_b[3]_clock_0, TD1_q_b[3]_clock_1, TD1_q_b[3]_clock_enable_0, , , , , );
TD1_q_b[3] = TD1_q_b[3]_PORT_B_data_out[0];


--TD2_q_b[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD2_q_b[3]_PORT_A_data_in = MD1L796;
TD2_q_b[3]_PORT_A_data_in_reg = DFFE(TD2_q_b[3]_PORT_A_data_in, TD2_q_b[3]_clock_0, , , );
TD2_q_b[3]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD2_q_b[3]_PORT_A_address_reg = DFFE(TD2_q_b[3]_PORT_A_address, TD2_q_b[3]_clock_0, , , );
TD2_q_b[3]_PORT_B_address = BUS(MD1_D_iw[22], MD1_D_iw[23], MD1_D_iw[24], MD1_D_iw[25], MD1_D_iw[26]);
TD2_q_b[3]_PORT_B_address_reg = DFFE(TD2_q_b[3]_PORT_B_address, TD2_q_b[3]_clock_1, , , );
TD2_q_b[3]_PORT_A_write_enable = MD1_W_rf_wren;
TD2_q_b[3]_PORT_A_write_enable_reg = DFFE(TD2_q_b[3]_PORT_A_write_enable, TD2_q_b[3]_clock_0, , , );
TD2_q_b[3]_PORT_B_read_enable = VCC;
TD2_q_b[3]_PORT_B_read_enable_reg = DFFE(TD2_q_b[3]_PORT_B_read_enable, TD2_q_b[3]_clock_1, , , );
TD2_q_b[3]_clock_0 = CLOCK_50;
TD2_q_b[3]_clock_1 = CLOCK_50;
TD2_q_b[3]_clock_enable_0 = MD1_W_rf_wren;
TD2_q_b[3]_PORT_B_data_out = MEMORY(TD2_q_b[3]_PORT_A_data_in_reg, , TD2_q_b[3]_PORT_A_address_reg, TD2_q_b[3]_PORT_B_address_reg, TD2_q_b[3]_PORT_A_write_enable_reg, , , TD2_q_b[3]_PORT_B_read_enable_reg, , , TD2_q_b[3]_clock_0, TD2_q_b[3]_clock_1, TD2_q_b[3]_clock_enable_0, , , , , );
TD2_q_b[3] = TD2_q_b[3]_PORT_B_data_out[0];


--TD1_q_b[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD1_q_b[4]_PORT_A_data_in = MD1L797;
TD1_q_b[4]_PORT_A_data_in_reg = DFFE(TD1_q_b[4]_PORT_A_data_in, TD1_q_b[4]_clock_0, , , );
TD1_q_b[4]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD1_q_b[4]_PORT_A_address_reg = DFFE(TD1_q_b[4]_PORT_A_address, TD1_q_b[4]_clock_0, , , );
TD1_q_b[4]_PORT_B_address = BUS(MD1_D_iw[27], MD1_D_iw[28], MD1_D_iw[29], MD1_D_iw[30], MD1_D_iw[31]);
TD1_q_b[4]_PORT_B_address_reg = DFFE(TD1_q_b[4]_PORT_B_address, TD1_q_b[4]_clock_1, , , );
TD1_q_b[4]_PORT_A_write_enable = MD1_W_rf_wren;
TD1_q_b[4]_PORT_A_write_enable_reg = DFFE(TD1_q_b[4]_PORT_A_write_enable, TD1_q_b[4]_clock_0, , , );
TD1_q_b[4]_PORT_B_read_enable = VCC;
TD1_q_b[4]_PORT_B_read_enable_reg = DFFE(TD1_q_b[4]_PORT_B_read_enable, TD1_q_b[4]_clock_1, , , );
TD1_q_b[4]_clock_0 = CLOCK_50;
TD1_q_b[4]_clock_1 = CLOCK_50;
TD1_q_b[4]_clock_enable_0 = MD1_W_rf_wren;
TD1_q_b[4]_PORT_B_data_out = MEMORY(TD1_q_b[4]_PORT_A_data_in_reg, , TD1_q_b[4]_PORT_A_address_reg, TD1_q_b[4]_PORT_B_address_reg, TD1_q_b[4]_PORT_A_write_enable_reg, , , TD1_q_b[4]_PORT_B_read_enable_reg, , , TD1_q_b[4]_clock_0, TD1_q_b[4]_clock_1, TD1_q_b[4]_clock_enable_0, , , , , );
TD1_q_b[4] = TD1_q_b[4]_PORT_B_data_out[0];


--TD2_q_b[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD2_q_b[4]_PORT_A_data_in = MD1L797;
TD2_q_b[4]_PORT_A_data_in_reg = DFFE(TD2_q_b[4]_PORT_A_data_in, TD2_q_b[4]_clock_0, , , );
TD2_q_b[4]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD2_q_b[4]_PORT_A_address_reg = DFFE(TD2_q_b[4]_PORT_A_address, TD2_q_b[4]_clock_0, , , );
TD2_q_b[4]_PORT_B_address = BUS(MD1_D_iw[22], MD1_D_iw[23], MD1_D_iw[24], MD1_D_iw[25], MD1_D_iw[26]);
TD2_q_b[4]_PORT_B_address_reg = DFFE(TD2_q_b[4]_PORT_B_address, TD2_q_b[4]_clock_1, , , );
TD2_q_b[4]_PORT_A_write_enable = MD1_W_rf_wren;
TD2_q_b[4]_PORT_A_write_enable_reg = DFFE(TD2_q_b[4]_PORT_A_write_enable, TD2_q_b[4]_clock_0, , , );
TD2_q_b[4]_PORT_B_read_enable = VCC;
TD2_q_b[4]_PORT_B_read_enable_reg = DFFE(TD2_q_b[4]_PORT_B_read_enable, TD2_q_b[4]_clock_1, , , );
TD2_q_b[4]_clock_0 = CLOCK_50;
TD2_q_b[4]_clock_1 = CLOCK_50;
TD2_q_b[4]_clock_enable_0 = MD1_W_rf_wren;
TD2_q_b[4]_PORT_B_data_out = MEMORY(TD2_q_b[4]_PORT_A_data_in_reg, , TD2_q_b[4]_PORT_A_address_reg, TD2_q_b[4]_PORT_B_address_reg, TD2_q_b[4]_PORT_A_write_enable_reg, , , TD2_q_b[4]_PORT_B_read_enable_reg, , , TD2_q_b[4]_clock_0, TD2_q_b[4]_clock_1, TD2_q_b[4]_clock_enable_0, , , , , );
TD2_q_b[4] = TD2_q_b[4]_PORT_B_data_out[0];


--TD1_q_b[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD1_q_b[5]_PORT_A_data_in = MD1L798;
TD1_q_b[5]_PORT_A_data_in_reg = DFFE(TD1_q_b[5]_PORT_A_data_in, TD1_q_b[5]_clock_0, , , );
TD1_q_b[5]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD1_q_b[5]_PORT_A_address_reg = DFFE(TD1_q_b[5]_PORT_A_address, TD1_q_b[5]_clock_0, , , );
TD1_q_b[5]_PORT_B_address = BUS(MD1_D_iw[27], MD1_D_iw[28], MD1_D_iw[29], MD1_D_iw[30], MD1_D_iw[31]);
TD1_q_b[5]_PORT_B_address_reg = DFFE(TD1_q_b[5]_PORT_B_address, TD1_q_b[5]_clock_1, , , );
TD1_q_b[5]_PORT_A_write_enable = MD1_W_rf_wren;
TD1_q_b[5]_PORT_A_write_enable_reg = DFFE(TD1_q_b[5]_PORT_A_write_enable, TD1_q_b[5]_clock_0, , , );
TD1_q_b[5]_PORT_B_read_enable = VCC;
TD1_q_b[5]_PORT_B_read_enable_reg = DFFE(TD1_q_b[5]_PORT_B_read_enable, TD1_q_b[5]_clock_1, , , );
TD1_q_b[5]_clock_0 = CLOCK_50;
TD1_q_b[5]_clock_1 = CLOCK_50;
TD1_q_b[5]_clock_enable_0 = MD1_W_rf_wren;
TD1_q_b[5]_PORT_B_data_out = MEMORY(TD1_q_b[5]_PORT_A_data_in_reg, , TD1_q_b[5]_PORT_A_address_reg, TD1_q_b[5]_PORT_B_address_reg, TD1_q_b[5]_PORT_A_write_enable_reg, , , TD1_q_b[5]_PORT_B_read_enable_reg, , , TD1_q_b[5]_clock_0, TD1_q_b[5]_clock_1, TD1_q_b[5]_clock_enable_0, , , , , );
TD1_q_b[5] = TD1_q_b[5]_PORT_B_data_out[0];


--TD2_q_b[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD2_q_b[5]_PORT_A_data_in = MD1L798;
TD2_q_b[5]_PORT_A_data_in_reg = DFFE(TD2_q_b[5]_PORT_A_data_in, TD2_q_b[5]_clock_0, , , );
TD2_q_b[5]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD2_q_b[5]_PORT_A_address_reg = DFFE(TD2_q_b[5]_PORT_A_address, TD2_q_b[5]_clock_0, , , );
TD2_q_b[5]_PORT_B_address = BUS(MD1_D_iw[22], MD1_D_iw[23], MD1_D_iw[24], MD1_D_iw[25], MD1_D_iw[26]);
TD2_q_b[5]_PORT_B_address_reg = DFFE(TD2_q_b[5]_PORT_B_address, TD2_q_b[5]_clock_1, , , );
TD2_q_b[5]_PORT_A_write_enable = MD1_W_rf_wren;
TD2_q_b[5]_PORT_A_write_enable_reg = DFFE(TD2_q_b[5]_PORT_A_write_enable, TD2_q_b[5]_clock_0, , , );
TD2_q_b[5]_PORT_B_read_enable = VCC;
TD2_q_b[5]_PORT_B_read_enable_reg = DFFE(TD2_q_b[5]_PORT_B_read_enable, TD2_q_b[5]_clock_1, , , );
TD2_q_b[5]_clock_0 = CLOCK_50;
TD2_q_b[5]_clock_1 = CLOCK_50;
TD2_q_b[5]_clock_enable_0 = MD1_W_rf_wren;
TD2_q_b[5]_PORT_B_data_out = MEMORY(TD2_q_b[5]_PORT_A_data_in_reg, , TD2_q_b[5]_PORT_A_address_reg, TD2_q_b[5]_PORT_B_address_reg, TD2_q_b[5]_PORT_A_write_enable_reg, , , TD2_q_b[5]_PORT_B_read_enable_reg, , , TD2_q_b[5]_clock_0, TD2_q_b[5]_clock_1, TD2_q_b[5]_clock_enable_0, , , , , );
TD2_q_b[5] = TD2_q_b[5]_PORT_B_data_out[0];


--TD1_q_b[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD1_q_b[7]_PORT_A_data_in = MD1L800;
TD1_q_b[7]_PORT_A_data_in_reg = DFFE(TD1_q_b[7]_PORT_A_data_in, TD1_q_b[7]_clock_0, , , );
TD1_q_b[7]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD1_q_b[7]_PORT_A_address_reg = DFFE(TD1_q_b[7]_PORT_A_address, TD1_q_b[7]_clock_0, , , );
TD1_q_b[7]_PORT_B_address = BUS(MD1_D_iw[27], MD1_D_iw[28], MD1_D_iw[29], MD1_D_iw[30], MD1_D_iw[31]);
TD1_q_b[7]_PORT_B_address_reg = DFFE(TD1_q_b[7]_PORT_B_address, TD1_q_b[7]_clock_1, , , );
TD1_q_b[7]_PORT_A_write_enable = MD1_W_rf_wren;
TD1_q_b[7]_PORT_A_write_enable_reg = DFFE(TD1_q_b[7]_PORT_A_write_enable, TD1_q_b[7]_clock_0, , , );
TD1_q_b[7]_PORT_B_read_enable = VCC;
TD1_q_b[7]_PORT_B_read_enable_reg = DFFE(TD1_q_b[7]_PORT_B_read_enable, TD1_q_b[7]_clock_1, , , );
TD1_q_b[7]_clock_0 = CLOCK_50;
TD1_q_b[7]_clock_1 = CLOCK_50;
TD1_q_b[7]_clock_enable_0 = MD1_W_rf_wren;
TD1_q_b[7]_PORT_B_data_out = MEMORY(TD1_q_b[7]_PORT_A_data_in_reg, , TD1_q_b[7]_PORT_A_address_reg, TD1_q_b[7]_PORT_B_address_reg, TD1_q_b[7]_PORT_A_write_enable_reg, , , TD1_q_b[7]_PORT_B_read_enable_reg, , , TD1_q_b[7]_clock_0, TD1_q_b[7]_clock_1, TD1_q_b[7]_clock_enable_0, , , , , );
TD1_q_b[7] = TD1_q_b[7]_PORT_B_data_out[0];


--TD1_q_b[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD1_q_b[8]_PORT_A_data_in = MD1L801;
TD1_q_b[8]_PORT_A_data_in_reg = DFFE(TD1_q_b[8]_PORT_A_data_in, TD1_q_b[8]_clock_0, , , );
TD1_q_b[8]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD1_q_b[8]_PORT_A_address_reg = DFFE(TD1_q_b[8]_PORT_A_address, TD1_q_b[8]_clock_0, , , );
TD1_q_b[8]_PORT_B_address = BUS(MD1_D_iw[27], MD1_D_iw[28], MD1_D_iw[29], MD1_D_iw[30], MD1_D_iw[31]);
TD1_q_b[8]_PORT_B_address_reg = DFFE(TD1_q_b[8]_PORT_B_address, TD1_q_b[8]_clock_1, , , );
TD1_q_b[8]_PORT_A_write_enable = MD1_W_rf_wren;
TD1_q_b[8]_PORT_A_write_enable_reg = DFFE(TD1_q_b[8]_PORT_A_write_enable, TD1_q_b[8]_clock_0, , , );
TD1_q_b[8]_PORT_B_read_enable = VCC;
TD1_q_b[8]_PORT_B_read_enable_reg = DFFE(TD1_q_b[8]_PORT_B_read_enable, TD1_q_b[8]_clock_1, , , );
TD1_q_b[8]_clock_0 = CLOCK_50;
TD1_q_b[8]_clock_1 = CLOCK_50;
TD1_q_b[8]_clock_enable_0 = MD1_W_rf_wren;
TD1_q_b[8]_PORT_B_data_out = MEMORY(TD1_q_b[8]_PORT_A_data_in_reg, , TD1_q_b[8]_PORT_A_address_reg, TD1_q_b[8]_PORT_B_address_reg, TD1_q_b[8]_PORT_A_write_enable_reg, , , TD1_q_b[8]_PORT_B_read_enable_reg, , , TD1_q_b[8]_clock_0, TD1_q_b[8]_clock_1, TD1_q_b[8]_clock_enable_0, , , , , );
TD1_q_b[8] = TD1_q_b[8]_PORT_B_data_out[0];


--TD2_q_b[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD2_q_b[8]_PORT_A_data_in = MD1L801;
TD2_q_b[8]_PORT_A_data_in_reg = DFFE(TD2_q_b[8]_PORT_A_data_in, TD2_q_b[8]_clock_0, , , );
TD2_q_b[8]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD2_q_b[8]_PORT_A_address_reg = DFFE(TD2_q_b[8]_PORT_A_address, TD2_q_b[8]_clock_0, , , );
TD2_q_b[8]_PORT_B_address = BUS(MD1_D_iw[22], MD1_D_iw[23], MD1_D_iw[24], MD1_D_iw[25], MD1_D_iw[26]);
TD2_q_b[8]_PORT_B_address_reg = DFFE(TD2_q_b[8]_PORT_B_address, TD2_q_b[8]_clock_1, , , );
TD2_q_b[8]_PORT_A_write_enable = MD1_W_rf_wren;
TD2_q_b[8]_PORT_A_write_enable_reg = DFFE(TD2_q_b[8]_PORT_A_write_enable, TD2_q_b[8]_clock_0, , , );
TD2_q_b[8]_PORT_B_read_enable = VCC;
TD2_q_b[8]_PORT_B_read_enable_reg = DFFE(TD2_q_b[8]_PORT_B_read_enable, TD2_q_b[8]_clock_1, , , );
TD2_q_b[8]_clock_0 = CLOCK_50;
TD2_q_b[8]_clock_1 = CLOCK_50;
TD2_q_b[8]_clock_enable_0 = MD1_W_rf_wren;
TD2_q_b[8]_PORT_B_data_out = MEMORY(TD2_q_b[8]_PORT_A_data_in_reg, , TD2_q_b[8]_PORT_A_address_reg, TD2_q_b[8]_PORT_B_address_reg, TD2_q_b[8]_PORT_A_write_enable_reg, , , TD2_q_b[8]_PORT_B_read_enable_reg, , , TD2_q_b[8]_clock_0, TD2_q_b[8]_clock_1, TD2_q_b[8]_clock_enable_0, , , , , );
TD2_q_b[8] = TD2_q_b[8]_PORT_B_data_out[0];


--TD1_q_b[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD1_q_b[9]_PORT_A_data_in = MD1L802;
TD1_q_b[9]_PORT_A_data_in_reg = DFFE(TD1_q_b[9]_PORT_A_data_in, TD1_q_b[9]_clock_0, , , );
TD1_q_b[9]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD1_q_b[9]_PORT_A_address_reg = DFFE(TD1_q_b[9]_PORT_A_address, TD1_q_b[9]_clock_0, , , );
TD1_q_b[9]_PORT_B_address = BUS(MD1_D_iw[27], MD1_D_iw[28], MD1_D_iw[29], MD1_D_iw[30], MD1_D_iw[31]);
TD1_q_b[9]_PORT_B_address_reg = DFFE(TD1_q_b[9]_PORT_B_address, TD1_q_b[9]_clock_1, , , );
TD1_q_b[9]_PORT_A_write_enable = MD1_W_rf_wren;
TD1_q_b[9]_PORT_A_write_enable_reg = DFFE(TD1_q_b[9]_PORT_A_write_enable, TD1_q_b[9]_clock_0, , , );
TD1_q_b[9]_PORT_B_read_enable = VCC;
TD1_q_b[9]_PORT_B_read_enable_reg = DFFE(TD1_q_b[9]_PORT_B_read_enable, TD1_q_b[9]_clock_1, , , );
TD1_q_b[9]_clock_0 = CLOCK_50;
TD1_q_b[9]_clock_1 = CLOCK_50;
TD1_q_b[9]_clock_enable_0 = MD1_W_rf_wren;
TD1_q_b[9]_PORT_B_data_out = MEMORY(TD1_q_b[9]_PORT_A_data_in_reg, , TD1_q_b[9]_PORT_A_address_reg, TD1_q_b[9]_PORT_B_address_reg, TD1_q_b[9]_PORT_A_write_enable_reg, , , TD1_q_b[9]_PORT_B_read_enable_reg, , , TD1_q_b[9]_clock_0, TD1_q_b[9]_clock_1, TD1_q_b[9]_clock_enable_0, , , , , );
TD1_q_b[9] = TD1_q_b[9]_PORT_B_data_out[0];


--TD2_q_b[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD2_q_b[9]_PORT_A_data_in = MD1L802;
TD2_q_b[9]_PORT_A_data_in_reg = DFFE(TD2_q_b[9]_PORT_A_data_in, TD2_q_b[9]_clock_0, , , );
TD2_q_b[9]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD2_q_b[9]_PORT_A_address_reg = DFFE(TD2_q_b[9]_PORT_A_address, TD2_q_b[9]_clock_0, , , );
TD2_q_b[9]_PORT_B_address = BUS(MD1_D_iw[22], MD1_D_iw[23], MD1_D_iw[24], MD1_D_iw[25], MD1_D_iw[26]);
TD2_q_b[9]_PORT_B_address_reg = DFFE(TD2_q_b[9]_PORT_B_address, TD2_q_b[9]_clock_1, , , );
TD2_q_b[9]_PORT_A_write_enable = MD1_W_rf_wren;
TD2_q_b[9]_PORT_A_write_enable_reg = DFFE(TD2_q_b[9]_PORT_A_write_enable, TD2_q_b[9]_clock_0, , , );
TD2_q_b[9]_PORT_B_read_enable = VCC;
TD2_q_b[9]_PORT_B_read_enable_reg = DFFE(TD2_q_b[9]_PORT_B_read_enable, TD2_q_b[9]_clock_1, , , );
TD2_q_b[9]_clock_0 = CLOCK_50;
TD2_q_b[9]_clock_1 = CLOCK_50;
TD2_q_b[9]_clock_enable_0 = MD1_W_rf_wren;
TD2_q_b[9]_PORT_B_data_out = MEMORY(TD2_q_b[9]_PORT_A_data_in_reg, , TD2_q_b[9]_PORT_A_address_reg, TD2_q_b[9]_PORT_B_address_reg, TD2_q_b[9]_PORT_A_write_enable_reg, , , TD2_q_b[9]_PORT_B_read_enable_reg, , , TD2_q_b[9]_clock_0, TD2_q_b[9]_clock_1, TD2_q_b[9]_clock_enable_0, , , , , );
TD2_q_b[9] = TD2_q_b[9]_PORT_B_data_out[0];


--TD1_q_b[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD1_q_b[10]_PORT_A_data_in = MD1L803;
TD1_q_b[10]_PORT_A_data_in_reg = DFFE(TD1_q_b[10]_PORT_A_data_in, TD1_q_b[10]_clock_0, , , );
TD1_q_b[10]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD1_q_b[10]_PORT_A_address_reg = DFFE(TD1_q_b[10]_PORT_A_address, TD1_q_b[10]_clock_0, , , );
TD1_q_b[10]_PORT_B_address = BUS(MD1_D_iw[27], MD1_D_iw[28], MD1_D_iw[29], MD1_D_iw[30], MD1_D_iw[31]);
TD1_q_b[10]_PORT_B_address_reg = DFFE(TD1_q_b[10]_PORT_B_address, TD1_q_b[10]_clock_1, , , );
TD1_q_b[10]_PORT_A_write_enable = MD1_W_rf_wren;
TD1_q_b[10]_PORT_A_write_enable_reg = DFFE(TD1_q_b[10]_PORT_A_write_enable, TD1_q_b[10]_clock_0, , , );
TD1_q_b[10]_PORT_B_read_enable = VCC;
TD1_q_b[10]_PORT_B_read_enable_reg = DFFE(TD1_q_b[10]_PORT_B_read_enable, TD1_q_b[10]_clock_1, , , );
TD1_q_b[10]_clock_0 = CLOCK_50;
TD1_q_b[10]_clock_1 = CLOCK_50;
TD1_q_b[10]_clock_enable_0 = MD1_W_rf_wren;
TD1_q_b[10]_PORT_B_data_out = MEMORY(TD1_q_b[10]_PORT_A_data_in_reg, , TD1_q_b[10]_PORT_A_address_reg, TD1_q_b[10]_PORT_B_address_reg, TD1_q_b[10]_PORT_A_write_enable_reg, , , TD1_q_b[10]_PORT_B_read_enable_reg, , , TD1_q_b[10]_clock_0, TD1_q_b[10]_clock_1, TD1_q_b[10]_clock_enable_0, , , , , );
TD1_q_b[10] = TD1_q_b[10]_PORT_B_data_out[0];


--TD2_q_b[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD2_q_b[10]_PORT_A_data_in = MD1L803;
TD2_q_b[10]_PORT_A_data_in_reg = DFFE(TD2_q_b[10]_PORT_A_data_in, TD2_q_b[10]_clock_0, , , );
TD2_q_b[10]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD2_q_b[10]_PORT_A_address_reg = DFFE(TD2_q_b[10]_PORT_A_address, TD2_q_b[10]_clock_0, , , );
TD2_q_b[10]_PORT_B_address = BUS(MD1_D_iw[22], MD1_D_iw[23], MD1_D_iw[24], MD1_D_iw[25], MD1_D_iw[26]);
TD2_q_b[10]_PORT_B_address_reg = DFFE(TD2_q_b[10]_PORT_B_address, TD2_q_b[10]_clock_1, , , );
TD2_q_b[10]_PORT_A_write_enable = MD1_W_rf_wren;
TD2_q_b[10]_PORT_A_write_enable_reg = DFFE(TD2_q_b[10]_PORT_A_write_enable, TD2_q_b[10]_clock_0, , , );
TD2_q_b[10]_PORT_B_read_enable = VCC;
TD2_q_b[10]_PORT_B_read_enable_reg = DFFE(TD2_q_b[10]_PORT_B_read_enable, TD2_q_b[10]_clock_1, , , );
TD2_q_b[10]_clock_0 = CLOCK_50;
TD2_q_b[10]_clock_1 = CLOCK_50;
TD2_q_b[10]_clock_enable_0 = MD1_W_rf_wren;
TD2_q_b[10]_PORT_B_data_out = MEMORY(TD2_q_b[10]_PORT_A_data_in_reg, , TD2_q_b[10]_PORT_A_address_reg, TD2_q_b[10]_PORT_B_address_reg, TD2_q_b[10]_PORT_A_write_enable_reg, , , TD2_q_b[10]_PORT_B_read_enable_reg, , , TD2_q_b[10]_clock_0, TD2_q_b[10]_clock_1, TD2_q_b[10]_clock_enable_0, , , , , );
TD2_q_b[10] = TD2_q_b[10]_PORT_B_data_out[0];


--MD1_D_iw[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[17]
--register power-up is low

MD1_D_iw[17] = DFFEAS(MD1L607, CLOCK_50, !VF1_r_sync_rst,  , MD1L654,  ,  , MD1L989,  );


--TD1_q_b[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD1_q_b[13]_PORT_A_data_in = MD1L806;
TD1_q_b[13]_PORT_A_data_in_reg = DFFE(TD1_q_b[13]_PORT_A_data_in, TD1_q_b[13]_clock_0, , , );
TD1_q_b[13]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD1_q_b[13]_PORT_A_address_reg = DFFE(TD1_q_b[13]_PORT_A_address, TD1_q_b[13]_clock_0, , , );
TD1_q_b[13]_PORT_B_address = BUS(MD1_D_iw[27], MD1_D_iw[28], MD1_D_iw[29], MD1_D_iw[30], MD1_D_iw[31]);
TD1_q_b[13]_PORT_B_address_reg = DFFE(TD1_q_b[13]_PORT_B_address, TD1_q_b[13]_clock_1, , , );
TD1_q_b[13]_PORT_A_write_enable = MD1_W_rf_wren;
TD1_q_b[13]_PORT_A_write_enable_reg = DFFE(TD1_q_b[13]_PORT_A_write_enable, TD1_q_b[13]_clock_0, , , );
TD1_q_b[13]_PORT_B_read_enable = VCC;
TD1_q_b[13]_PORT_B_read_enable_reg = DFFE(TD1_q_b[13]_PORT_B_read_enable, TD1_q_b[13]_clock_1, , , );
TD1_q_b[13]_clock_0 = CLOCK_50;
TD1_q_b[13]_clock_1 = CLOCK_50;
TD1_q_b[13]_clock_enable_0 = MD1_W_rf_wren;
TD1_q_b[13]_PORT_B_data_out = MEMORY(TD1_q_b[13]_PORT_A_data_in_reg, , TD1_q_b[13]_PORT_A_address_reg, TD1_q_b[13]_PORT_B_address_reg, TD1_q_b[13]_PORT_A_write_enable_reg, , , TD1_q_b[13]_PORT_B_read_enable_reg, , , TD1_q_b[13]_clock_0, TD1_q_b[13]_clock_1, TD1_q_b[13]_clock_enable_0, , , , , );
TD1_q_b[13] = TD1_q_b[13]_PORT_B_data_out[0];


--TD2_q_b[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD2_q_b[13]_PORT_A_data_in = MD1L806;
TD2_q_b[13]_PORT_A_data_in_reg = DFFE(TD2_q_b[13]_PORT_A_data_in, TD2_q_b[13]_clock_0, , , );
TD2_q_b[13]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD2_q_b[13]_PORT_A_address_reg = DFFE(TD2_q_b[13]_PORT_A_address, TD2_q_b[13]_clock_0, , , );
TD2_q_b[13]_PORT_B_address = BUS(MD1_D_iw[22], MD1_D_iw[23], MD1_D_iw[24], MD1_D_iw[25], MD1_D_iw[26]);
TD2_q_b[13]_PORT_B_address_reg = DFFE(TD2_q_b[13]_PORT_B_address, TD2_q_b[13]_clock_1, , , );
TD2_q_b[13]_PORT_A_write_enable = MD1_W_rf_wren;
TD2_q_b[13]_PORT_A_write_enable_reg = DFFE(TD2_q_b[13]_PORT_A_write_enable, TD2_q_b[13]_clock_0, , , );
TD2_q_b[13]_PORT_B_read_enable = VCC;
TD2_q_b[13]_PORT_B_read_enable_reg = DFFE(TD2_q_b[13]_PORT_B_read_enable, TD2_q_b[13]_clock_1, , , );
TD2_q_b[13]_clock_0 = CLOCK_50;
TD2_q_b[13]_clock_1 = CLOCK_50;
TD2_q_b[13]_clock_enable_0 = MD1_W_rf_wren;
TD2_q_b[13]_PORT_B_data_out = MEMORY(TD2_q_b[13]_PORT_A_data_in_reg, , TD2_q_b[13]_PORT_A_address_reg, TD2_q_b[13]_PORT_B_address_reg, TD2_q_b[13]_PORT_A_write_enable_reg, , , TD2_q_b[13]_PORT_B_read_enable_reg, , , TD2_q_b[13]_clock_0, TD2_q_b[13]_clock_1, TD2_q_b[13]_clock_enable_0, , , , , );
TD2_q_b[13] = TD2_q_b[13]_PORT_B_data_out[0];


--TD2_q_b[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD2_q_b[6]_PORT_A_data_in = MD1L799;
TD2_q_b[6]_PORT_A_data_in_reg = DFFE(TD2_q_b[6]_PORT_A_data_in, TD2_q_b[6]_clock_0, , , );
TD2_q_b[6]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD2_q_b[6]_PORT_A_address_reg = DFFE(TD2_q_b[6]_PORT_A_address, TD2_q_b[6]_clock_0, , , );
TD2_q_b[6]_PORT_B_address = BUS(MD1_D_iw[22], MD1_D_iw[23], MD1_D_iw[24], MD1_D_iw[25], MD1_D_iw[26]);
TD2_q_b[6]_PORT_B_address_reg = DFFE(TD2_q_b[6]_PORT_B_address, TD2_q_b[6]_clock_1, , , );
TD2_q_b[6]_PORT_A_write_enable = MD1_W_rf_wren;
TD2_q_b[6]_PORT_A_write_enable_reg = DFFE(TD2_q_b[6]_PORT_A_write_enable, TD2_q_b[6]_clock_0, , , );
TD2_q_b[6]_PORT_B_read_enable = VCC;
TD2_q_b[6]_PORT_B_read_enable_reg = DFFE(TD2_q_b[6]_PORT_B_read_enable, TD2_q_b[6]_clock_1, , , );
TD2_q_b[6]_clock_0 = CLOCK_50;
TD2_q_b[6]_clock_1 = CLOCK_50;
TD2_q_b[6]_clock_enable_0 = MD1_W_rf_wren;
TD2_q_b[6]_PORT_B_data_out = MEMORY(TD2_q_b[6]_PORT_A_data_in_reg, , TD2_q_b[6]_PORT_A_address_reg, TD2_q_b[6]_PORT_B_address_reg, TD2_q_b[6]_PORT_A_write_enable_reg, , , TD2_q_b[6]_PORT_B_read_enable_reg, , , TD2_q_b[6]_clock_0, TD2_q_b[6]_clock_1, TD2_q_b[6]_clock_enable_0, , , , , );
TD2_q_b[6] = TD2_q_b[6]_PORT_B_data_out[0];


--TD1_q_b[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD1_q_b[6]_PORT_A_data_in = MD1L799;
TD1_q_b[6]_PORT_A_data_in_reg = DFFE(TD1_q_b[6]_PORT_A_data_in, TD1_q_b[6]_clock_0, , , );
TD1_q_b[6]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD1_q_b[6]_PORT_A_address_reg = DFFE(TD1_q_b[6]_PORT_A_address, TD1_q_b[6]_clock_0, , , );
TD1_q_b[6]_PORT_B_address = BUS(MD1_D_iw[27], MD1_D_iw[28], MD1_D_iw[29], MD1_D_iw[30], MD1_D_iw[31]);
TD1_q_b[6]_PORT_B_address_reg = DFFE(TD1_q_b[6]_PORT_B_address, TD1_q_b[6]_clock_1, , , );
TD1_q_b[6]_PORT_A_write_enable = MD1_W_rf_wren;
TD1_q_b[6]_PORT_A_write_enable_reg = DFFE(TD1_q_b[6]_PORT_A_write_enable, TD1_q_b[6]_clock_0, , , );
TD1_q_b[6]_PORT_B_read_enable = VCC;
TD1_q_b[6]_PORT_B_read_enable_reg = DFFE(TD1_q_b[6]_PORT_B_read_enable, TD1_q_b[6]_clock_1, , , );
TD1_q_b[6]_clock_0 = CLOCK_50;
TD1_q_b[6]_clock_1 = CLOCK_50;
TD1_q_b[6]_clock_enable_0 = MD1_W_rf_wren;
TD1_q_b[6]_PORT_B_data_out = MEMORY(TD1_q_b[6]_PORT_A_data_in_reg, , TD1_q_b[6]_PORT_A_address_reg, TD1_q_b[6]_PORT_B_address_reg, TD1_q_b[6]_PORT_A_write_enable_reg, , , TD1_q_b[6]_PORT_B_read_enable_reg, , , TD1_q_b[6]_clock_0, TD1_q_b[6]_clock_1, TD1_q_b[6]_clock_enable_0, , , , , );
TD1_q_b[6] = TD1_q_b[6]_PORT_B_data_out[0];


--TD2_q_b[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD2_q_b[12]_PORT_A_data_in = MD1L805;
TD2_q_b[12]_PORT_A_data_in_reg = DFFE(TD2_q_b[12]_PORT_A_data_in, TD2_q_b[12]_clock_0, , , );
TD2_q_b[12]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD2_q_b[12]_PORT_A_address_reg = DFFE(TD2_q_b[12]_PORT_A_address, TD2_q_b[12]_clock_0, , , );
TD2_q_b[12]_PORT_B_address = BUS(MD1_D_iw[22], MD1_D_iw[23], MD1_D_iw[24], MD1_D_iw[25], MD1_D_iw[26]);
TD2_q_b[12]_PORT_B_address_reg = DFFE(TD2_q_b[12]_PORT_B_address, TD2_q_b[12]_clock_1, , , );
TD2_q_b[12]_PORT_A_write_enable = MD1_W_rf_wren;
TD2_q_b[12]_PORT_A_write_enable_reg = DFFE(TD2_q_b[12]_PORT_A_write_enable, TD2_q_b[12]_clock_0, , , );
TD2_q_b[12]_PORT_B_read_enable = VCC;
TD2_q_b[12]_PORT_B_read_enable_reg = DFFE(TD2_q_b[12]_PORT_B_read_enable, TD2_q_b[12]_clock_1, , , );
TD2_q_b[12]_clock_0 = CLOCK_50;
TD2_q_b[12]_clock_1 = CLOCK_50;
TD2_q_b[12]_clock_enable_0 = MD1_W_rf_wren;
TD2_q_b[12]_PORT_B_data_out = MEMORY(TD2_q_b[12]_PORT_A_data_in_reg, , TD2_q_b[12]_PORT_A_address_reg, TD2_q_b[12]_PORT_B_address_reg, TD2_q_b[12]_PORT_A_write_enable_reg, , , TD2_q_b[12]_PORT_B_read_enable_reg, , , TD2_q_b[12]_clock_0, TD2_q_b[12]_clock_1, TD2_q_b[12]_clock_enable_0, , , , , );
TD2_q_b[12] = TD2_q_b[12]_PORT_B_data_out[0];


--TD1_q_b[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD1_q_b[12]_PORT_A_data_in = MD1L805;
TD1_q_b[12]_PORT_A_data_in_reg = DFFE(TD1_q_b[12]_PORT_A_data_in, TD1_q_b[12]_clock_0, , , );
TD1_q_b[12]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD1_q_b[12]_PORT_A_address_reg = DFFE(TD1_q_b[12]_PORT_A_address, TD1_q_b[12]_clock_0, , , );
TD1_q_b[12]_PORT_B_address = BUS(MD1_D_iw[27], MD1_D_iw[28], MD1_D_iw[29], MD1_D_iw[30], MD1_D_iw[31]);
TD1_q_b[12]_PORT_B_address_reg = DFFE(TD1_q_b[12]_PORT_B_address, TD1_q_b[12]_clock_1, , , );
TD1_q_b[12]_PORT_A_write_enable = MD1_W_rf_wren;
TD1_q_b[12]_PORT_A_write_enable_reg = DFFE(TD1_q_b[12]_PORT_A_write_enable, TD1_q_b[12]_clock_0, , , );
TD1_q_b[12]_PORT_B_read_enable = VCC;
TD1_q_b[12]_PORT_B_read_enable_reg = DFFE(TD1_q_b[12]_PORT_B_read_enable, TD1_q_b[12]_clock_1, , , );
TD1_q_b[12]_clock_0 = CLOCK_50;
TD1_q_b[12]_clock_1 = CLOCK_50;
TD1_q_b[12]_clock_enable_0 = MD1_W_rf_wren;
TD1_q_b[12]_PORT_B_data_out = MEMORY(TD1_q_b[12]_PORT_A_data_in_reg, , TD1_q_b[12]_PORT_A_address_reg, TD1_q_b[12]_PORT_B_address_reg, TD1_q_b[12]_PORT_A_write_enable_reg, , , TD1_q_b[12]_PORT_B_read_enable_reg, , , TD1_q_b[12]_clock_0, TD1_q_b[12]_clock_1, TD1_q_b[12]_clock_enable_0, , , , , );
TD1_q_b[12] = TD1_q_b[12]_PORT_B_data_out[0];


--TD2_q_b[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD2_q_b[11]_PORT_A_data_in = MD1L804;
TD2_q_b[11]_PORT_A_data_in_reg = DFFE(TD2_q_b[11]_PORT_A_data_in, TD2_q_b[11]_clock_0, , , );
TD2_q_b[11]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD2_q_b[11]_PORT_A_address_reg = DFFE(TD2_q_b[11]_PORT_A_address, TD2_q_b[11]_clock_0, , , );
TD2_q_b[11]_PORT_B_address = BUS(MD1_D_iw[22], MD1_D_iw[23], MD1_D_iw[24], MD1_D_iw[25], MD1_D_iw[26]);
TD2_q_b[11]_PORT_B_address_reg = DFFE(TD2_q_b[11]_PORT_B_address, TD2_q_b[11]_clock_1, , , );
TD2_q_b[11]_PORT_A_write_enable = MD1_W_rf_wren;
TD2_q_b[11]_PORT_A_write_enable_reg = DFFE(TD2_q_b[11]_PORT_A_write_enable, TD2_q_b[11]_clock_0, , , );
TD2_q_b[11]_PORT_B_read_enable = VCC;
TD2_q_b[11]_PORT_B_read_enable_reg = DFFE(TD2_q_b[11]_PORT_B_read_enable, TD2_q_b[11]_clock_1, , , );
TD2_q_b[11]_clock_0 = CLOCK_50;
TD2_q_b[11]_clock_1 = CLOCK_50;
TD2_q_b[11]_clock_enable_0 = MD1_W_rf_wren;
TD2_q_b[11]_PORT_B_data_out = MEMORY(TD2_q_b[11]_PORT_A_data_in_reg, , TD2_q_b[11]_PORT_A_address_reg, TD2_q_b[11]_PORT_B_address_reg, TD2_q_b[11]_PORT_A_write_enable_reg, , , TD2_q_b[11]_PORT_B_read_enable_reg, , , TD2_q_b[11]_clock_0, TD2_q_b[11]_clock_1, TD2_q_b[11]_clock_enable_0, , , , , );
TD2_q_b[11] = TD2_q_b[11]_PORT_B_data_out[0];


--TD1_q_b[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD1_q_b[11]_PORT_A_data_in = MD1L804;
TD1_q_b[11]_PORT_A_data_in_reg = DFFE(TD1_q_b[11]_PORT_A_data_in, TD1_q_b[11]_clock_0, , , );
TD1_q_b[11]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD1_q_b[11]_PORT_A_address_reg = DFFE(TD1_q_b[11]_PORT_A_address, TD1_q_b[11]_clock_0, , , );
TD1_q_b[11]_PORT_B_address = BUS(MD1_D_iw[27], MD1_D_iw[28], MD1_D_iw[29], MD1_D_iw[30], MD1_D_iw[31]);
TD1_q_b[11]_PORT_B_address_reg = DFFE(TD1_q_b[11]_PORT_B_address, TD1_q_b[11]_clock_1, , , );
TD1_q_b[11]_PORT_A_write_enable = MD1_W_rf_wren;
TD1_q_b[11]_PORT_A_write_enable_reg = DFFE(TD1_q_b[11]_PORT_A_write_enable, TD1_q_b[11]_clock_0, , , );
TD1_q_b[11]_PORT_B_read_enable = VCC;
TD1_q_b[11]_PORT_B_read_enable_reg = DFFE(TD1_q_b[11]_PORT_B_read_enable, TD1_q_b[11]_clock_1, , , );
TD1_q_b[11]_clock_0 = CLOCK_50;
TD1_q_b[11]_clock_1 = CLOCK_50;
TD1_q_b[11]_clock_enable_0 = MD1_W_rf_wren;
TD1_q_b[11]_PORT_B_data_out = MEMORY(TD1_q_b[11]_PORT_A_data_in_reg, , TD1_q_b[11]_PORT_A_address_reg, TD1_q_b[11]_PORT_B_address_reg, TD1_q_b[11]_PORT_A_write_enable_reg, , , TD1_q_b[11]_PORT_B_read_enable_reg, , , TD1_q_b[11]_clock_0, TD1_q_b[11]_clock_1, TD1_q_b[11]_clock_enable_0, , , , , );
TD1_q_b[11] = TD1_q_b[11]_PORT_B_data_out[0];


--TD1_q_b[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD1_q_b[14]_PORT_A_data_in = MD1L807;
TD1_q_b[14]_PORT_A_data_in_reg = DFFE(TD1_q_b[14]_PORT_A_data_in, TD1_q_b[14]_clock_0, , , );
TD1_q_b[14]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD1_q_b[14]_PORT_A_address_reg = DFFE(TD1_q_b[14]_PORT_A_address, TD1_q_b[14]_clock_0, , , );
TD1_q_b[14]_PORT_B_address = BUS(MD1_D_iw[27], MD1_D_iw[28], MD1_D_iw[29], MD1_D_iw[30], MD1_D_iw[31]);
TD1_q_b[14]_PORT_B_address_reg = DFFE(TD1_q_b[14]_PORT_B_address, TD1_q_b[14]_clock_1, , , );
TD1_q_b[14]_PORT_A_write_enable = MD1_W_rf_wren;
TD1_q_b[14]_PORT_A_write_enable_reg = DFFE(TD1_q_b[14]_PORT_A_write_enable, TD1_q_b[14]_clock_0, , , );
TD1_q_b[14]_PORT_B_read_enable = VCC;
TD1_q_b[14]_PORT_B_read_enable_reg = DFFE(TD1_q_b[14]_PORT_B_read_enable, TD1_q_b[14]_clock_1, , , );
TD1_q_b[14]_clock_0 = CLOCK_50;
TD1_q_b[14]_clock_1 = CLOCK_50;
TD1_q_b[14]_clock_enable_0 = MD1_W_rf_wren;
TD1_q_b[14]_PORT_B_data_out = MEMORY(TD1_q_b[14]_PORT_A_data_in_reg, , TD1_q_b[14]_PORT_A_address_reg, TD1_q_b[14]_PORT_B_address_reg, TD1_q_b[14]_PORT_A_write_enable_reg, , , TD1_q_b[14]_PORT_B_read_enable_reg, , , TD1_q_b[14]_clock_0, TD1_q_b[14]_clock_1, TD1_q_b[14]_clock_enable_0, , , , , );
TD1_q_b[14] = TD1_q_b[14]_PORT_B_data_out[0];


--TD2_q_b[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD2_q_b[14]_PORT_A_data_in = MD1L807;
TD2_q_b[14]_PORT_A_data_in_reg = DFFE(TD2_q_b[14]_PORT_A_data_in, TD2_q_b[14]_clock_0, , , );
TD2_q_b[14]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD2_q_b[14]_PORT_A_address_reg = DFFE(TD2_q_b[14]_PORT_A_address, TD2_q_b[14]_clock_0, , , );
TD2_q_b[14]_PORT_B_address = BUS(MD1_D_iw[22], MD1_D_iw[23], MD1_D_iw[24], MD1_D_iw[25], MD1_D_iw[26]);
TD2_q_b[14]_PORT_B_address_reg = DFFE(TD2_q_b[14]_PORT_B_address, TD2_q_b[14]_clock_1, , , );
TD2_q_b[14]_PORT_A_write_enable = MD1_W_rf_wren;
TD2_q_b[14]_PORT_A_write_enable_reg = DFFE(TD2_q_b[14]_PORT_A_write_enable, TD2_q_b[14]_clock_0, , , );
TD2_q_b[14]_PORT_B_read_enable = VCC;
TD2_q_b[14]_PORT_B_read_enable_reg = DFFE(TD2_q_b[14]_PORT_B_read_enable, TD2_q_b[14]_clock_1, , , );
TD2_q_b[14]_clock_0 = CLOCK_50;
TD2_q_b[14]_clock_1 = CLOCK_50;
TD2_q_b[14]_clock_enable_0 = MD1_W_rf_wren;
TD2_q_b[14]_PORT_B_data_out = MEMORY(TD2_q_b[14]_PORT_A_data_in_reg, , TD2_q_b[14]_PORT_A_address_reg, TD2_q_b[14]_PORT_B_address_reg, TD2_q_b[14]_PORT_A_write_enable_reg, , , TD2_q_b[14]_PORT_B_read_enable_reg, , , TD2_q_b[14]_clock_0, TD2_q_b[14]_clock_1, TD2_q_b[14]_clock_enable_0, , , , , );
TD2_q_b[14] = TD2_q_b[14]_PORT_B_data_out[0];


--MD1_E_shift_rot_result[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[16]
--register power-up is low

MD1_E_shift_rot_result[16] = DFFEAS(MD1L444, CLOCK_50, !VF1_r_sync_rst,  ,  , MD1_E_src1[16],  ,  , MD1_E_new_inst);


--TD1_q_b[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD1_q_b[15]_PORT_A_data_in = MD1L808;
TD1_q_b[15]_PORT_A_data_in_reg = DFFE(TD1_q_b[15]_PORT_A_data_in, TD1_q_b[15]_clock_0, , , );
TD1_q_b[15]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD1_q_b[15]_PORT_A_address_reg = DFFE(TD1_q_b[15]_PORT_A_address, TD1_q_b[15]_clock_0, , , );
TD1_q_b[15]_PORT_B_address = BUS(MD1_D_iw[27], MD1_D_iw[28], MD1_D_iw[29], MD1_D_iw[30], MD1_D_iw[31]);
TD1_q_b[15]_PORT_B_address_reg = DFFE(TD1_q_b[15]_PORT_B_address, TD1_q_b[15]_clock_1, , , );
TD1_q_b[15]_PORT_A_write_enable = MD1_W_rf_wren;
TD1_q_b[15]_PORT_A_write_enable_reg = DFFE(TD1_q_b[15]_PORT_A_write_enable, TD1_q_b[15]_clock_0, , , );
TD1_q_b[15]_PORT_B_read_enable = VCC;
TD1_q_b[15]_PORT_B_read_enable_reg = DFFE(TD1_q_b[15]_PORT_B_read_enable, TD1_q_b[15]_clock_1, , , );
TD1_q_b[15]_clock_0 = CLOCK_50;
TD1_q_b[15]_clock_1 = CLOCK_50;
TD1_q_b[15]_clock_enable_0 = MD1_W_rf_wren;
TD1_q_b[15]_PORT_B_data_out = MEMORY(TD1_q_b[15]_PORT_A_data_in_reg, , TD1_q_b[15]_PORT_A_address_reg, TD1_q_b[15]_PORT_B_address_reg, TD1_q_b[15]_PORT_A_write_enable_reg, , , TD1_q_b[15]_PORT_B_read_enable_reg, , , TD1_q_b[15]_clock_0, TD1_q_b[15]_clock_1, TD1_q_b[15]_clock_enable_0, , , , , );
TD1_q_b[15] = TD1_q_b[15]_PORT_B_data_out[0];


--TD2_q_b[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD2_q_b[15]_PORT_A_data_in = MD1L808;
TD2_q_b[15]_PORT_A_data_in_reg = DFFE(TD2_q_b[15]_PORT_A_data_in, TD2_q_b[15]_clock_0, , , );
TD2_q_b[15]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD2_q_b[15]_PORT_A_address_reg = DFFE(TD2_q_b[15]_PORT_A_address, TD2_q_b[15]_clock_0, , , );
TD2_q_b[15]_PORT_B_address = BUS(MD1_D_iw[22], MD1_D_iw[23], MD1_D_iw[24], MD1_D_iw[25], MD1_D_iw[26]);
TD2_q_b[15]_PORT_B_address_reg = DFFE(TD2_q_b[15]_PORT_B_address, TD2_q_b[15]_clock_1, , , );
TD2_q_b[15]_PORT_A_write_enable = MD1_W_rf_wren;
TD2_q_b[15]_PORT_A_write_enable_reg = DFFE(TD2_q_b[15]_PORT_A_write_enable, TD2_q_b[15]_clock_0, , , );
TD2_q_b[15]_PORT_B_read_enable = VCC;
TD2_q_b[15]_PORT_B_read_enable_reg = DFFE(TD2_q_b[15]_PORT_B_read_enable, TD2_q_b[15]_clock_1, , , );
TD2_q_b[15]_clock_0 = CLOCK_50;
TD2_q_b[15]_clock_1 = CLOCK_50;
TD2_q_b[15]_clock_enable_0 = MD1_W_rf_wren;
TD2_q_b[15]_PORT_B_data_out = MEMORY(TD2_q_b[15]_PORT_A_data_in_reg, , TD2_q_b[15]_PORT_A_address_reg, TD2_q_b[15]_PORT_B_address_reg, TD2_q_b[15]_PORT_A_write_enable_reg, , , TD2_q_b[15]_PORT_B_read_enable_reg, , , TD2_q_b[15]_clock_0, TD2_q_b[15]_clock_1, TD2_q_b[15]_clock_enable_0, , , , , );
TD2_q_b[15] = TD2_q_b[15]_PORT_B_data_out[0];


--MD1_E_shift_rot_result[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1]
--register power-up is low

MD1_E_shift_rot_result[1] = DFFEAS(MD1L429, CLOCK_50, !VF1_r_sync_rst,  ,  , MD1_E_src1[1],  ,  , MD1_E_new_inst);


--TD1_q_b[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD1_q_b[2]_PORT_A_data_in = MD1L795;
TD1_q_b[2]_PORT_A_data_in_reg = DFFE(TD1_q_b[2]_PORT_A_data_in, TD1_q_b[2]_clock_0, , , );
TD1_q_b[2]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD1_q_b[2]_PORT_A_address_reg = DFFE(TD1_q_b[2]_PORT_A_address, TD1_q_b[2]_clock_0, , , );
TD1_q_b[2]_PORT_B_address = BUS(MD1_D_iw[27], MD1_D_iw[28], MD1_D_iw[29], MD1_D_iw[30], MD1_D_iw[31]);
TD1_q_b[2]_PORT_B_address_reg = DFFE(TD1_q_b[2]_PORT_B_address, TD1_q_b[2]_clock_1, , , );
TD1_q_b[2]_PORT_A_write_enable = MD1_W_rf_wren;
TD1_q_b[2]_PORT_A_write_enable_reg = DFFE(TD1_q_b[2]_PORT_A_write_enable, TD1_q_b[2]_clock_0, , , );
TD1_q_b[2]_PORT_B_read_enable = VCC;
TD1_q_b[2]_PORT_B_read_enable_reg = DFFE(TD1_q_b[2]_PORT_B_read_enable, TD1_q_b[2]_clock_1, , , );
TD1_q_b[2]_clock_0 = CLOCK_50;
TD1_q_b[2]_clock_1 = CLOCK_50;
TD1_q_b[2]_clock_enable_0 = MD1_W_rf_wren;
TD1_q_b[2]_PORT_B_data_out = MEMORY(TD1_q_b[2]_PORT_A_data_in_reg, , TD1_q_b[2]_PORT_A_address_reg, TD1_q_b[2]_PORT_B_address_reg, TD1_q_b[2]_PORT_A_write_enable_reg, , , TD1_q_b[2]_PORT_B_read_enable_reg, , , TD1_q_b[2]_clock_0, TD1_q_b[2]_clock_1, TD1_q_b[2]_clock_enable_0, , , , , );
TD1_q_b[2] = TD1_q_b[2]_PORT_B_data_out[0];


--TD2_q_b[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD2_q_b[2]_PORT_A_data_in = MD1L795;
TD2_q_b[2]_PORT_A_data_in_reg = DFFE(TD2_q_b[2]_PORT_A_data_in, TD2_q_b[2]_clock_0, , , );
TD2_q_b[2]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD2_q_b[2]_PORT_A_address_reg = DFFE(TD2_q_b[2]_PORT_A_address, TD2_q_b[2]_clock_0, , , );
TD2_q_b[2]_PORT_B_address = BUS(MD1_D_iw[22], MD1_D_iw[23], MD1_D_iw[24], MD1_D_iw[25], MD1_D_iw[26]);
TD2_q_b[2]_PORT_B_address_reg = DFFE(TD2_q_b[2]_PORT_B_address, TD2_q_b[2]_clock_1, , , );
TD2_q_b[2]_PORT_A_write_enable = MD1_W_rf_wren;
TD2_q_b[2]_PORT_A_write_enable_reg = DFFE(TD2_q_b[2]_PORT_A_write_enable, TD2_q_b[2]_clock_0, , , );
TD2_q_b[2]_PORT_B_read_enable = VCC;
TD2_q_b[2]_PORT_B_read_enable_reg = DFFE(TD2_q_b[2]_PORT_B_read_enable, TD2_q_b[2]_clock_1, , , );
TD2_q_b[2]_clock_0 = CLOCK_50;
TD2_q_b[2]_clock_1 = CLOCK_50;
TD2_q_b[2]_clock_enable_0 = MD1_W_rf_wren;
TD2_q_b[2]_PORT_B_data_out = MEMORY(TD2_q_b[2]_PORT_A_data_in_reg, , TD2_q_b[2]_PORT_A_address_reg, TD2_q_b[2]_PORT_B_address_reg, TD2_q_b[2]_PORT_A_write_enable_reg, , , TD2_q_b[2]_PORT_B_read_enable_reg, , , TD2_q_b[2]_clock_0, TD2_q_b[2]_clock_1, TD2_q_b[2]_clock_enable_0, , , , , );
TD2_q_b[2] = TD2_q_b[2]_PORT_B_data_out[0];


--NB1_q_b[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB1_q_b[2]_PORT_A_data_in = MD1_d_writedata[2];
NB1_q_b[2]_PORT_A_data_in_reg = DFFE(NB1_q_b[2]_PORT_A_data_in, NB1_q_b[2]_clock_0, , , );
NB1_q_b[2]_PORT_A_address = BUS(PB2_counter_reg_bit[0], PB2_counter_reg_bit[1], PB2_counter_reg_bit[2], PB2_counter_reg_bit[3], PB2_counter_reg_bit[4], PB2_counter_reg_bit[5]);
NB1_q_b[2]_PORT_A_address_reg = DFFE(NB1_q_b[2]_PORT_A_address, NB1_q_b[2]_clock_0, , , );
NB1_q_b[2]_PORT_B_address = BUS(PB1_counter_reg_bit[0], PB1_counter_reg_bit[1], PB1_counter_reg_bit[2], PB1_counter_reg_bit[3], PB1_counter_reg_bit[4], PB1_counter_reg_bit[5]);
NB1_q_b[2]_PORT_B_address_reg = DFFE(NB1_q_b[2]_PORT_B_address, NB1_q_b[2]_clock_1, , , NB1_q_b[2]_clock_enable_1);
NB1_q_b[2]_PORT_A_write_enable = U1_fifo_wr;
NB1_q_b[2]_PORT_A_write_enable_reg = DFFE(NB1_q_b[2]_PORT_A_write_enable, NB1_q_b[2]_clock_0, , , );
NB1_q_b[2]_PORT_B_read_enable = VCC;
NB1_q_b[2]_PORT_B_read_enable_reg = DFFE(NB1_q_b[2]_PORT_B_read_enable, NB1_q_b[2]_clock_1, , , NB1_q_b[2]_clock_enable_1);
NB1_q_b[2]_clock_0 = CLOCK_50;
NB1_q_b[2]_clock_1 = CLOCK_50;
NB1_q_b[2]_clock_enable_0 = U1_fifo_wr;
NB1_q_b[2]_clock_enable_1 = U1L84;
NB1_q_b[2]_PORT_B_data_out = MEMORY(NB1_q_b[2]_PORT_A_data_in_reg, , NB1_q_b[2]_PORT_A_address_reg, NB1_q_b[2]_PORT_B_address_reg, NB1_q_b[2]_PORT_A_write_enable_reg, , , NB1_q_b[2]_PORT_B_read_enable_reg, , , NB1_q_b[2]_clock_0, NB1_q_b[2]_clock_1, NB1_q_b[2]_clock_enable_0, NB1_q_b[2]_clock_enable_1, , , , );
NB1_q_b[2] = NB1_q_b[2]_PORT_B_data_out[0];


--DB1_count[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]
--register power-up is low

DB1_count[4] = AMPP_FUNCTION(A1L10, DB1_count[3], !A1L2, !A1L8, DB1L57);


--QB3_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3
QB3_counter_comb_bita3_adder_eqn = ( QB3_counter_reg_bit[3] ) + ( !U2_fifo_wr ) + ( QB3L11 );
QB3_counter_comb_bita3 = SUM(QB3_counter_comb_bita3_adder_eqn);

--QB3L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT
QB3L15_adder_eqn = ( QB3_counter_reg_bit[3] ) + ( !U2_fifo_wr ) + ( QB3L11 );
QB3L15 = CARRY(QB3L15_adder_eqn);


--QB3_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0
QB3_counter_comb_bita0_adder_eqn = ( QB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB3_counter_comb_bita0 = SUM(QB3_counter_comb_bita0_adder_eqn);

--QB3L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT
QB3L3_adder_eqn = ( QB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB3L3 = CARRY(QB3L3_adder_eqn);


--QB3_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2
QB3_counter_comb_bita2_adder_eqn = ( QB3_counter_reg_bit[2] ) + ( !U2_fifo_wr ) + ( QB3L7 );
QB3_counter_comb_bita2 = SUM(QB3_counter_comb_bita2_adder_eqn);

--QB3L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT
QB3L11_adder_eqn = ( QB3_counter_reg_bit[2] ) + ( !U2_fifo_wr ) + ( QB3L7 );
QB3L11 = CARRY(QB3L11_adder_eqn);


--QB3_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1
QB3_counter_comb_bita1_adder_eqn = ( QB3_counter_reg_bit[1] ) + ( !U2_fifo_wr ) + ( QB3L3 );
QB3_counter_comb_bita1 = SUM(QB3_counter_comb_bita1_adder_eqn);

--QB3L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT
QB3L7_adder_eqn = ( QB3_counter_reg_bit[1] ) + ( !U2_fifo_wr ) + ( QB3L3 );
QB3L7 = CARRY(QB3L7_adder_eqn);


--QB3_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5
QB3_counter_comb_bita5_adder_eqn = ( QB3_counter_reg_bit[5] ) + ( !U2_fifo_wr ) + ( QB3L19 );
QB3_counter_comb_bita5 = SUM(QB3_counter_comb_bita5_adder_eqn);


--QB3_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4
QB3_counter_comb_bita4_adder_eqn = ( QB3_counter_reg_bit[4] ) + ( !U2_fifo_wr ) + ( QB3L15 );
QB3_counter_comb_bita4 = SUM(QB3_counter_comb_bita4_adder_eqn);

--QB3L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT
QB3L19_adder_eqn = ( QB3_counter_reg_bit[4] ) + ( !U2_fifo_wr ) + ( QB3L15 );
QB3L19 = CARRY(QB3L19_adder_eqn);


--TE1_av_ld_byte0_data[7] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte0_data[7]
--register power-up is low

TE1_av_ld_byte0_data[7] = DFFEAS(SC2L31, CLOCK_50, !VF2_r_sync_rst,  , TE1L845, TE1_av_ld_byte1_data[7],  ,  , TE1L940);


--TE1_D_iw[22] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[22]
--register power-up is low

TE1_D_iw[22] = DFFEAS(TE1L613, CLOCK_50, !VF2_r_sync_rst,  , TE1L655,  ,  , TE1L992,  );


--TE1_D_iw[23] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[23]
--register power-up is low

TE1_D_iw[23] = DFFEAS(TE1L614, CLOCK_50, !VF2_r_sync_rst,  , TE1L655,  ,  , TE1L992,  );


--TE1_D_iw[24] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[24]
--register power-up is low

TE1_D_iw[24] = DFFEAS(TE1L615, CLOCK_50, !VF2_r_sync_rst,  , TE1L655,  ,  , TE1L992,  );


--TE1_D_iw[25] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[25]
--register power-up is low

TE1_D_iw[25] = DFFEAS(TE1L616, CLOCK_50, !VF2_r_sync_rst,  , TE1L655,  ,  , TE1L992,  );


--TE1_D_iw[26] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[26]
--register power-up is low

TE1_D_iw[26] = DFFEAS(TE1L617, CLOCK_50, !VF2_r_sync_rst,  , TE1L655,  ,  , TE1L992,  );


--TE1_E_shift_rot_result[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[1]
--register power-up is low

TE1_E_shift_rot_result[1] = DFFEAS(TE1L429, CLOCK_50, !VF2_r_sync_rst,  ,  , TE1_E_src1[1],  ,  , TE1_E_new_inst);


--TD3_q_b[2] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD3_q_b[2]_PORT_A_data_in = TE1L796;
TD3_q_b[2]_PORT_A_data_in_reg = DFFE(TD3_q_b[2]_PORT_A_data_in, TD3_q_b[2]_clock_0, , , );
TD3_q_b[2]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD3_q_b[2]_PORT_A_address_reg = DFFE(TD3_q_b[2]_PORT_A_address, TD3_q_b[2]_clock_0, , , );
TD3_q_b[2]_PORT_B_address = BUS(TE1_D_iw[27], TE1_D_iw[28], TE1_D_iw[29], TE1_D_iw[30], TE1_D_iw[31]);
TD3_q_b[2]_PORT_B_address_reg = DFFE(TD3_q_b[2]_PORT_B_address, TD3_q_b[2]_clock_1, , , );
TD3_q_b[2]_PORT_A_write_enable = TE1_W_rf_wren;
TD3_q_b[2]_PORT_A_write_enable_reg = DFFE(TD3_q_b[2]_PORT_A_write_enable, TD3_q_b[2]_clock_0, , , );
TD3_q_b[2]_PORT_B_read_enable = VCC;
TD3_q_b[2]_PORT_B_read_enable_reg = DFFE(TD3_q_b[2]_PORT_B_read_enable, TD3_q_b[2]_clock_1, , , );
TD3_q_b[2]_clock_0 = CLOCK_50;
TD3_q_b[2]_clock_1 = CLOCK_50;
TD3_q_b[2]_clock_enable_0 = TE1_W_rf_wren;
TD3_q_b[2]_PORT_B_data_out = MEMORY(TD3_q_b[2]_PORT_A_data_in_reg, , TD3_q_b[2]_PORT_A_address_reg, TD3_q_b[2]_PORT_B_address_reg, TD3_q_b[2]_PORT_A_write_enable_reg, , , TD3_q_b[2]_PORT_B_read_enable_reg, , , TD3_q_b[2]_clock_0, TD3_q_b[2]_clock_1, TD3_q_b[2]_clock_enable_0, , , , , );
TD3_q_b[2] = TD3_q_b[2]_PORT_B_data_out[0];


--TD4_q_b[2] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD4_q_b[2]_PORT_A_data_in = TE1L796;
TD4_q_b[2]_PORT_A_data_in_reg = DFFE(TD4_q_b[2]_PORT_A_data_in, TD4_q_b[2]_clock_0, , , );
TD4_q_b[2]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD4_q_b[2]_PORT_A_address_reg = DFFE(TD4_q_b[2]_PORT_A_address, TD4_q_b[2]_clock_0, , , );
TD4_q_b[2]_PORT_B_address = BUS(TE1_D_iw[22], TE1_D_iw[23], TE1_D_iw[24], TE1_D_iw[25], TE1_D_iw[26]);
TD4_q_b[2]_PORT_B_address_reg = DFFE(TD4_q_b[2]_PORT_B_address, TD4_q_b[2]_clock_1, , , );
TD4_q_b[2]_PORT_A_write_enable = TE1_W_rf_wren;
TD4_q_b[2]_PORT_A_write_enable_reg = DFFE(TD4_q_b[2]_PORT_A_write_enable, TD4_q_b[2]_clock_0, , , );
TD4_q_b[2]_PORT_B_read_enable = VCC;
TD4_q_b[2]_PORT_B_read_enable_reg = DFFE(TD4_q_b[2]_PORT_B_read_enable, TD4_q_b[2]_clock_1, , , );
TD4_q_b[2]_clock_0 = CLOCK_50;
TD4_q_b[2]_clock_1 = CLOCK_50;
TD4_q_b[2]_clock_enable_0 = TE1_W_rf_wren;
TD4_q_b[2]_PORT_B_data_out = MEMORY(TD4_q_b[2]_PORT_A_data_in_reg, , TD4_q_b[2]_PORT_A_address_reg, TD4_q_b[2]_PORT_B_address_reg, TD4_q_b[2]_PORT_A_write_enable_reg, , , TD4_q_b[2]_PORT_B_read_enable_reg, , , TD4_q_b[2]_clock_0, TD4_q_b[2]_clock_1, TD4_q_b[2]_clock_enable_0, , , , , );
TD4_q_b[2] = TD4_q_b[2]_PORT_B_data_out[0];


--TD4_q_b[10] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD4_q_b[10]_PORT_A_data_in = TE1L804;
TD4_q_b[10]_PORT_A_data_in_reg = DFFE(TD4_q_b[10]_PORT_A_data_in, TD4_q_b[10]_clock_0, , , );
TD4_q_b[10]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD4_q_b[10]_PORT_A_address_reg = DFFE(TD4_q_b[10]_PORT_A_address, TD4_q_b[10]_clock_0, , , );
TD4_q_b[10]_PORT_B_address = BUS(TE1_D_iw[22], TE1_D_iw[23], TE1_D_iw[24], TE1_D_iw[25], TE1_D_iw[26]);
TD4_q_b[10]_PORT_B_address_reg = DFFE(TD4_q_b[10]_PORT_B_address, TD4_q_b[10]_clock_1, , , );
TD4_q_b[10]_PORT_A_write_enable = TE1_W_rf_wren;
TD4_q_b[10]_PORT_A_write_enable_reg = DFFE(TD4_q_b[10]_PORT_A_write_enable, TD4_q_b[10]_clock_0, , , );
TD4_q_b[10]_PORT_B_read_enable = VCC;
TD4_q_b[10]_PORT_B_read_enable_reg = DFFE(TD4_q_b[10]_PORT_B_read_enable, TD4_q_b[10]_clock_1, , , );
TD4_q_b[10]_clock_0 = CLOCK_50;
TD4_q_b[10]_clock_1 = CLOCK_50;
TD4_q_b[10]_clock_enable_0 = TE1_W_rf_wren;
TD4_q_b[10]_PORT_B_data_out = MEMORY(TD4_q_b[10]_PORT_A_data_in_reg, , TD4_q_b[10]_PORT_A_address_reg, TD4_q_b[10]_PORT_B_address_reg, TD4_q_b[10]_PORT_A_write_enable_reg, , , TD4_q_b[10]_PORT_B_read_enable_reg, , , TD4_q_b[10]_clock_0, TD4_q_b[10]_clock_1, TD4_q_b[10]_clock_enable_0, , , , , );
TD4_q_b[10] = TD4_q_b[10]_PORT_B_data_out[0];


--TD3_q_b[10] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD3_q_b[10]_PORT_A_data_in = TE1L804;
TD3_q_b[10]_PORT_A_data_in_reg = DFFE(TD3_q_b[10]_PORT_A_data_in, TD3_q_b[10]_clock_0, , , );
TD3_q_b[10]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD3_q_b[10]_PORT_A_address_reg = DFFE(TD3_q_b[10]_PORT_A_address, TD3_q_b[10]_clock_0, , , );
TD3_q_b[10]_PORT_B_address = BUS(TE1_D_iw[27], TE1_D_iw[28], TE1_D_iw[29], TE1_D_iw[30], TE1_D_iw[31]);
TD3_q_b[10]_PORT_B_address_reg = DFFE(TD3_q_b[10]_PORT_B_address, TD3_q_b[10]_clock_1, , , );
TD3_q_b[10]_PORT_A_write_enable = TE1_W_rf_wren;
TD3_q_b[10]_PORT_A_write_enable_reg = DFFE(TD3_q_b[10]_PORT_A_write_enable, TD3_q_b[10]_clock_0, , , );
TD3_q_b[10]_PORT_B_read_enable = VCC;
TD3_q_b[10]_PORT_B_read_enable_reg = DFFE(TD3_q_b[10]_PORT_B_read_enable, TD3_q_b[10]_clock_1, , , );
TD3_q_b[10]_clock_0 = CLOCK_50;
TD3_q_b[10]_clock_1 = CLOCK_50;
TD3_q_b[10]_clock_enable_0 = TE1_W_rf_wren;
TD3_q_b[10]_PORT_B_data_out = MEMORY(TD3_q_b[10]_PORT_A_data_in_reg, , TD3_q_b[10]_PORT_A_address_reg, TD3_q_b[10]_PORT_B_address_reg, TD3_q_b[10]_PORT_A_write_enable_reg, , , TD3_q_b[10]_PORT_B_read_enable_reg, , , TD3_q_b[10]_clock_0, TD3_q_b[10]_clock_1, TD3_q_b[10]_clock_enable_0, , , , , );
TD3_q_b[10] = TD3_q_b[10]_PORT_B_data_out[0];


--TD4_q_b[9] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD4_q_b[9]_PORT_A_data_in = TE1L803;
TD4_q_b[9]_PORT_A_data_in_reg = DFFE(TD4_q_b[9]_PORT_A_data_in, TD4_q_b[9]_clock_0, , , );
TD4_q_b[9]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD4_q_b[9]_PORT_A_address_reg = DFFE(TD4_q_b[9]_PORT_A_address, TD4_q_b[9]_clock_0, , , );
TD4_q_b[9]_PORT_B_address = BUS(TE1_D_iw[22], TE1_D_iw[23], TE1_D_iw[24], TE1_D_iw[25], TE1_D_iw[26]);
TD4_q_b[9]_PORT_B_address_reg = DFFE(TD4_q_b[9]_PORT_B_address, TD4_q_b[9]_clock_1, , , );
TD4_q_b[9]_PORT_A_write_enable = TE1_W_rf_wren;
TD4_q_b[9]_PORT_A_write_enable_reg = DFFE(TD4_q_b[9]_PORT_A_write_enable, TD4_q_b[9]_clock_0, , , );
TD4_q_b[9]_PORT_B_read_enable = VCC;
TD4_q_b[9]_PORT_B_read_enable_reg = DFFE(TD4_q_b[9]_PORT_B_read_enable, TD4_q_b[9]_clock_1, , , );
TD4_q_b[9]_clock_0 = CLOCK_50;
TD4_q_b[9]_clock_1 = CLOCK_50;
TD4_q_b[9]_clock_enable_0 = TE1_W_rf_wren;
TD4_q_b[9]_PORT_B_data_out = MEMORY(TD4_q_b[9]_PORT_A_data_in_reg, , TD4_q_b[9]_PORT_A_address_reg, TD4_q_b[9]_PORT_B_address_reg, TD4_q_b[9]_PORT_A_write_enable_reg, , , TD4_q_b[9]_PORT_B_read_enable_reg, , , TD4_q_b[9]_clock_0, TD4_q_b[9]_clock_1, TD4_q_b[9]_clock_enable_0, , , , , );
TD4_q_b[9] = TD4_q_b[9]_PORT_B_data_out[0];


--TD3_q_b[9] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD3_q_b[9]_PORT_A_data_in = TE1L803;
TD3_q_b[9]_PORT_A_data_in_reg = DFFE(TD3_q_b[9]_PORT_A_data_in, TD3_q_b[9]_clock_0, , , );
TD3_q_b[9]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD3_q_b[9]_PORT_A_address_reg = DFFE(TD3_q_b[9]_PORT_A_address, TD3_q_b[9]_clock_0, , , );
TD3_q_b[9]_PORT_B_address = BUS(TE1_D_iw[27], TE1_D_iw[28], TE1_D_iw[29], TE1_D_iw[30], TE1_D_iw[31]);
TD3_q_b[9]_PORT_B_address_reg = DFFE(TD3_q_b[9]_PORT_B_address, TD3_q_b[9]_clock_1, , , );
TD3_q_b[9]_PORT_A_write_enable = TE1_W_rf_wren;
TD3_q_b[9]_PORT_A_write_enable_reg = DFFE(TD3_q_b[9]_PORT_A_write_enable, TD3_q_b[9]_clock_0, , , );
TD3_q_b[9]_PORT_B_read_enable = VCC;
TD3_q_b[9]_PORT_B_read_enable_reg = DFFE(TD3_q_b[9]_PORT_B_read_enable, TD3_q_b[9]_clock_1, , , );
TD3_q_b[9]_clock_0 = CLOCK_50;
TD3_q_b[9]_clock_1 = CLOCK_50;
TD3_q_b[9]_clock_enable_0 = TE1_W_rf_wren;
TD3_q_b[9]_PORT_B_data_out = MEMORY(TD3_q_b[9]_PORT_A_data_in_reg, , TD3_q_b[9]_PORT_A_address_reg, TD3_q_b[9]_PORT_B_address_reg, TD3_q_b[9]_PORT_A_write_enable_reg, , , TD3_q_b[9]_PORT_B_read_enable_reg, , , TD3_q_b[9]_clock_0, TD3_q_b[9]_clock_1, TD3_q_b[9]_clock_enable_0, , , , , );
TD3_q_b[9] = TD3_q_b[9]_PORT_B_data_out[0];


--TD4_q_b[8] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD4_q_b[8]_PORT_A_data_in = TE1L802;
TD4_q_b[8]_PORT_A_data_in_reg = DFFE(TD4_q_b[8]_PORT_A_data_in, TD4_q_b[8]_clock_0, , , );
TD4_q_b[8]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD4_q_b[8]_PORT_A_address_reg = DFFE(TD4_q_b[8]_PORT_A_address, TD4_q_b[8]_clock_0, , , );
TD4_q_b[8]_PORT_B_address = BUS(TE1_D_iw[22], TE1_D_iw[23], TE1_D_iw[24], TE1_D_iw[25], TE1_D_iw[26]);
TD4_q_b[8]_PORT_B_address_reg = DFFE(TD4_q_b[8]_PORT_B_address, TD4_q_b[8]_clock_1, , , );
TD4_q_b[8]_PORT_A_write_enable = TE1_W_rf_wren;
TD4_q_b[8]_PORT_A_write_enable_reg = DFFE(TD4_q_b[8]_PORT_A_write_enable, TD4_q_b[8]_clock_0, , , );
TD4_q_b[8]_PORT_B_read_enable = VCC;
TD4_q_b[8]_PORT_B_read_enable_reg = DFFE(TD4_q_b[8]_PORT_B_read_enable, TD4_q_b[8]_clock_1, , , );
TD4_q_b[8]_clock_0 = CLOCK_50;
TD4_q_b[8]_clock_1 = CLOCK_50;
TD4_q_b[8]_clock_enable_0 = TE1_W_rf_wren;
TD4_q_b[8]_PORT_B_data_out = MEMORY(TD4_q_b[8]_PORT_A_data_in_reg, , TD4_q_b[8]_PORT_A_address_reg, TD4_q_b[8]_PORT_B_address_reg, TD4_q_b[8]_PORT_A_write_enable_reg, , , TD4_q_b[8]_PORT_B_read_enable_reg, , , TD4_q_b[8]_clock_0, TD4_q_b[8]_clock_1, TD4_q_b[8]_clock_enable_0, , , , , );
TD4_q_b[8] = TD4_q_b[8]_PORT_B_data_out[0];


--TD3_q_b[8] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD3_q_b[8]_PORT_A_data_in = TE1L802;
TD3_q_b[8]_PORT_A_data_in_reg = DFFE(TD3_q_b[8]_PORT_A_data_in, TD3_q_b[8]_clock_0, , , );
TD3_q_b[8]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD3_q_b[8]_PORT_A_address_reg = DFFE(TD3_q_b[8]_PORT_A_address, TD3_q_b[8]_clock_0, , , );
TD3_q_b[8]_PORT_B_address = BUS(TE1_D_iw[27], TE1_D_iw[28], TE1_D_iw[29], TE1_D_iw[30], TE1_D_iw[31]);
TD3_q_b[8]_PORT_B_address_reg = DFFE(TD3_q_b[8]_PORT_B_address, TD3_q_b[8]_clock_1, , , );
TD3_q_b[8]_PORT_A_write_enable = TE1_W_rf_wren;
TD3_q_b[8]_PORT_A_write_enable_reg = DFFE(TD3_q_b[8]_PORT_A_write_enable, TD3_q_b[8]_clock_0, , , );
TD3_q_b[8]_PORT_B_read_enable = VCC;
TD3_q_b[8]_PORT_B_read_enable_reg = DFFE(TD3_q_b[8]_PORT_B_read_enable, TD3_q_b[8]_clock_1, , , );
TD3_q_b[8]_clock_0 = CLOCK_50;
TD3_q_b[8]_clock_1 = CLOCK_50;
TD3_q_b[8]_clock_enable_0 = TE1_W_rf_wren;
TD3_q_b[8]_PORT_B_data_out = MEMORY(TD3_q_b[8]_PORT_A_data_in_reg, , TD3_q_b[8]_PORT_A_address_reg, TD3_q_b[8]_PORT_B_address_reg, TD3_q_b[8]_PORT_A_write_enable_reg, , , TD3_q_b[8]_PORT_B_read_enable_reg, , , TD3_q_b[8]_clock_0, TD3_q_b[8]_clock_1, TD3_q_b[8]_clock_enable_0, , , , , );
TD3_q_b[8] = TD3_q_b[8]_PORT_B_data_out[0];


--TD3_q_b[7] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD3_q_b[7]_PORT_A_data_in = TE1L801;
TD3_q_b[7]_PORT_A_data_in_reg = DFFE(TD3_q_b[7]_PORT_A_data_in, TD3_q_b[7]_clock_0, , , );
TD3_q_b[7]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD3_q_b[7]_PORT_A_address_reg = DFFE(TD3_q_b[7]_PORT_A_address, TD3_q_b[7]_clock_0, , , );
TD3_q_b[7]_PORT_B_address = BUS(TE1_D_iw[27], TE1_D_iw[28], TE1_D_iw[29], TE1_D_iw[30], TE1_D_iw[31]);
TD3_q_b[7]_PORT_B_address_reg = DFFE(TD3_q_b[7]_PORT_B_address, TD3_q_b[7]_clock_1, , , );
TD3_q_b[7]_PORT_A_write_enable = TE1_W_rf_wren;
TD3_q_b[7]_PORT_A_write_enable_reg = DFFE(TD3_q_b[7]_PORT_A_write_enable, TD3_q_b[7]_clock_0, , , );
TD3_q_b[7]_PORT_B_read_enable = VCC;
TD3_q_b[7]_PORT_B_read_enable_reg = DFFE(TD3_q_b[7]_PORT_B_read_enable, TD3_q_b[7]_clock_1, , , );
TD3_q_b[7]_clock_0 = CLOCK_50;
TD3_q_b[7]_clock_1 = CLOCK_50;
TD3_q_b[7]_clock_enable_0 = TE1_W_rf_wren;
TD3_q_b[7]_PORT_B_data_out = MEMORY(TD3_q_b[7]_PORT_A_data_in_reg, , TD3_q_b[7]_PORT_A_address_reg, TD3_q_b[7]_PORT_B_address_reg, TD3_q_b[7]_PORT_A_write_enable_reg, , , TD3_q_b[7]_PORT_B_read_enable_reg, , , TD3_q_b[7]_clock_0, TD3_q_b[7]_clock_1, TD3_q_b[7]_clock_enable_0, , , , , );
TD3_q_b[7] = TD3_q_b[7]_PORT_B_data_out[0];


--TD4_q_b[6] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD4_q_b[6]_PORT_A_data_in = TE1L800;
TD4_q_b[6]_PORT_A_data_in_reg = DFFE(TD4_q_b[6]_PORT_A_data_in, TD4_q_b[6]_clock_0, , , );
TD4_q_b[6]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD4_q_b[6]_PORT_A_address_reg = DFFE(TD4_q_b[6]_PORT_A_address, TD4_q_b[6]_clock_0, , , );
TD4_q_b[6]_PORT_B_address = BUS(TE1_D_iw[22], TE1_D_iw[23], TE1_D_iw[24], TE1_D_iw[25], TE1_D_iw[26]);
TD4_q_b[6]_PORT_B_address_reg = DFFE(TD4_q_b[6]_PORT_B_address, TD4_q_b[6]_clock_1, , , );
TD4_q_b[6]_PORT_A_write_enable = TE1_W_rf_wren;
TD4_q_b[6]_PORT_A_write_enable_reg = DFFE(TD4_q_b[6]_PORT_A_write_enable, TD4_q_b[6]_clock_0, , , );
TD4_q_b[6]_PORT_B_read_enable = VCC;
TD4_q_b[6]_PORT_B_read_enable_reg = DFFE(TD4_q_b[6]_PORT_B_read_enable, TD4_q_b[6]_clock_1, , , );
TD4_q_b[6]_clock_0 = CLOCK_50;
TD4_q_b[6]_clock_1 = CLOCK_50;
TD4_q_b[6]_clock_enable_0 = TE1_W_rf_wren;
TD4_q_b[6]_PORT_B_data_out = MEMORY(TD4_q_b[6]_PORT_A_data_in_reg, , TD4_q_b[6]_PORT_A_address_reg, TD4_q_b[6]_PORT_B_address_reg, TD4_q_b[6]_PORT_A_write_enable_reg, , , TD4_q_b[6]_PORT_B_read_enable_reg, , , TD4_q_b[6]_clock_0, TD4_q_b[6]_clock_1, TD4_q_b[6]_clock_enable_0, , , , , );
TD4_q_b[6] = TD4_q_b[6]_PORT_B_data_out[0];


--TD3_q_b[6] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD3_q_b[6]_PORT_A_data_in = TE1L800;
TD3_q_b[6]_PORT_A_data_in_reg = DFFE(TD3_q_b[6]_PORT_A_data_in, TD3_q_b[6]_clock_0, , , );
TD3_q_b[6]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD3_q_b[6]_PORT_A_address_reg = DFFE(TD3_q_b[6]_PORT_A_address, TD3_q_b[6]_clock_0, , , );
TD3_q_b[6]_PORT_B_address = BUS(TE1_D_iw[27], TE1_D_iw[28], TE1_D_iw[29], TE1_D_iw[30], TE1_D_iw[31]);
TD3_q_b[6]_PORT_B_address_reg = DFFE(TD3_q_b[6]_PORT_B_address, TD3_q_b[6]_clock_1, , , );
TD3_q_b[6]_PORT_A_write_enable = TE1_W_rf_wren;
TD3_q_b[6]_PORT_A_write_enable_reg = DFFE(TD3_q_b[6]_PORT_A_write_enable, TD3_q_b[6]_clock_0, , , );
TD3_q_b[6]_PORT_B_read_enable = VCC;
TD3_q_b[6]_PORT_B_read_enable_reg = DFFE(TD3_q_b[6]_PORT_B_read_enable, TD3_q_b[6]_clock_1, , , );
TD3_q_b[6]_clock_0 = CLOCK_50;
TD3_q_b[6]_clock_1 = CLOCK_50;
TD3_q_b[6]_clock_enable_0 = TE1_W_rf_wren;
TD3_q_b[6]_PORT_B_data_out = MEMORY(TD3_q_b[6]_PORT_A_data_in_reg, , TD3_q_b[6]_PORT_A_address_reg, TD3_q_b[6]_PORT_B_address_reg, TD3_q_b[6]_PORT_A_write_enable_reg, , , TD3_q_b[6]_PORT_B_read_enable_reg, , , TD3_q_b[6]_clock_0, TD3_q_b[6]_clock_1, TD3_q_b[6]_clock_enable_0, , , , , );
TD3_q_b[6] = TD3_q_b[6]_PORT_B_data_out[0];


--TD4_q_b[5] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD4_q_b[5]_PORT_A_data_in = TE1L799;
TD4_q_b[5]_PORT_A_data_in_reg = DFFE(TD4_q_b[5]_PORT_A_data_in, TD4_q_b[5]_clock_0, , , );
TD4_q_b[5]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD4_q_b[5]_PORT_A_address_reg = DFFE(TD4_q_b[5]_PORT_A_address, TD4_q_b[5]_clock_0, , , );
TD4_q_b[5]_PORT_B_address = BUS(TE1_D_iw[22], TE1_D_iw[23], TE1_D_iw[24], TE1_D_iw[25], TE1_D_iw[26]);
TD4_q_b[5]_PORT_B_address_reg = DFFE(TD4_q_b[5]_PORT_B_address, TD4_q_b[5]_clock_1, , , );
TD4_q_b[5]_PORT_A_write_enable = TE1_W_rf_wren;
TD4_q_b[5]_PORT_A_write_enable_reg = DFFE(TD4_q_b[5]_PORT_A_write_enable, TD4_q_b[5]_clock_0, , , );
TD4_q_b[5]_PORT_B_read_enable = VCC;
TD4_q_b[5]_PORT_B_read_enable_reg = DFFE(TD4_q_b[5]_PORT_B_read_enable, TD4_q_b[5]_clock_1, , , );
TD4_q_b[5]_clock_0 = CLOCK_50;
TD4_q_b[5]_clock_1 = CLOCK_50;
TD4_q_b[5]_clock_enable_0 = TE1_W_rf_wren;
TD4_q_b[5]_PORT_B_data_out = MEMORY(TD4_q_b[5]_PORT_A_data_in_reg, , TD4_q_b[5]_PORT_A_address_reg, TD4_q_b[5]_PORT_B_address_reg, TD4_q_b[5]_PORT_A_write_enable_reg, , , TD4_q_b[5]_PORT_B_read_enable_reg, , , TD4_q_b[5]_clock_0, TD4_q_b[5]_clock_1, TD4_q_b[5]_clock_enable_0, , , , , );
TD4_q_b[5] = TD4_q_b[5]_PORT_B_data_out[0];


--TD3_q_b[5] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD3_q_b[5]_PORT_A_data_in = TE1L799;
TD3_q_b[5]_PORT_A_data_in_reg = DFFE(TD3_q_b[5]_PORT_A_data_in, TD3_q_b[5]_clock_0, , , );
TD3_q_b[5]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD3_q_b[5]_PORT_A_address_reg = DFFE(TD3_q_b[5]_PORT_A_address, TD3_q_b[5]_clock_0, , , );
TD3_q_b[5]_PORT_B_address = BUS(TE1_D_iw[27], TE1_D_iw[28], TE1_D_iw[29], TE1_D_iw[30], TE1_D_iw[31]);
TD3_q_b[5]_PORT_B_address_reg = DFFE(TD3_q_b[5]_PORT_B_address, TD3_q_b[5]_clock_1, , , );
TD3_q_b[5]_PORT_A_write_enable = TE1_W_rf_wren;
TD3_q_b[5]_PORT_A_write_enable_reg = DFFE(TD3_q_b[5]_PORT_A_write_enable, TD3_q_b[5]_clock_0, , , );
TD3_q_b[5]_PORT_B_read_enable = VCC;
TD3_q_b[5]_PORT_B_read_enable_reg = DFFE(TD3_q_b[5]_PORT_B_read_enable, TD3_q_b[5]_clock_1, , , );
TD3_q_b[5]_clock_0 = CLOCK_50;
TD3_q_b[5]_clock_1 = CLOCK_50;
TD3_q_b[5]_clock_enable_0 = TE1_W_rf_wren;
TD3_q_b[5]_PORT_B_data_out = MEMORY(TD3_q_b[5]_PORT_A_data_in_reg, , TD3_q_b[5]_PORT_A_address_reg, TD3_q_b[5]_PORT_B_address_reg, TD3_q_b[5]_PORT_A_write_enable_reg, , , TD3_q_b[5]_PORT_B_read_enable_reg, , , TD3_q_b[5]_clock_0, TD3_q_b[5]_clock_1, TD3_q_b[5]_clock_enable_0, , , , , );
TD3_q_b[5] = TD3_q_b[5]_PORT_B_data_out[0];


--TD4_q_b[4] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD4_q_b[4]_PORT_A_data_in = TE1L798;
TD4_q_b[4]_PORT_A_data_in_reg = DFFE(TD4_q_b[4]_PORT_A_data_in, TD4_q_b[4]_clock_0, , , );
TD4_q_b[4]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD4_q_b[4]_PORT_A_address_reg = DFFE(TD4_q_b[4]_PORT_A_address, TD4_q_b[4]_clock_0, , , );
TD4_q_b[4]_PORT_B_address = BUS(TE1_D_iw[22], TE1_D_iw[23], TE1_D_iw[24], TE1_D_iw[25], TE1_D_iw[26]);
TD4_q_b[4]_PORT_B_address_reg = DFFE(TD4_q_b[4]_PORT_B_address, TD4_q_b[4]_clock_1, , , );
TD4_q_b[4]_PORT_A_write_enable = TE1_W_rf_wren;
TD4_q_b[4]_PORT_A_write_enable_reg = DFFE(TD4_q_b[4]_PORT_A_write_enable, TD4_q_b[4]_clock_0, , , );
TD4_q_b[4]_PORT_B_read_enable = VCC;
TD4_q_b[4]_PORT_B_read_enable_reg = DFFE(TD4_q_b[4]_PORT_B_read_enable, TD4_q_b[4]_clock_1, , , );
TD4_q_b[4]_clock_0 = CLOCK_50;
TD4_q_b[4]_clock_1 = CLOCK_50;
TD4_q_b[4]_clock_enable_0 = TE1_W_rf_wren;
TD4_q_b[4]_PORT_B_data_out = MEMORY(TD4_q_b[4]_PORT_A_data_in_reg, , TD4_q_b[4]_PORT_A_address_reg, TD4_q_b[4]_PORT_B_address_reg, TD4_q_b[4]_PORT_A_write_enable_reg, , , TD4_q_b[4]_PORT_B_read_enable_reg, , , TD4_q_b[4]_clock_0, TD4_q_b[4]_clock_1, TD4_q_b[4]_clock_enable_0, , , , , );
TD4_q_b[4] = TD4_q_b[4]_PORT_B_data_out[0];


--TD3_q_b[4] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD3_q_b[4]_PORT_A_data_in = TE1L798;
TD3_q_b[4]_PORT_A_data_in_reg = DFFE(TD3_q_b[4]_PORT_A_data_in, TD3_q_b[4]_clock_0, , , );
TD3_q_b[4]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD3_q_b[4]_PORT_A_address_reg = DFFE(TD3_q_b[4]_PORT_A_address, TD3_q_b[4]_clock_0, , , );
TD3_q_b[4]_PORT_B_address = BUS(TE1_D_iw[27], TE1_D_iw[28], TE1_D_iw[29], TE1_D_iw[30], TE1_D_iw[31]);
TD3_q_b[4]_PORT_B_address_reg = DFFE(TD3_q_b[4]_PORT_B_address, TD3_q_b[4]_clock_1, , , );
TD3_q_b[4]_PORT_A_write_enable = TE1_W_rf_wren;
TD3_q_b[4]_PORT_A_write_enable_reg = DFFE(TD3_q_b[4]_PORT_A_write_enable, TD3_q_b[4]_clock_0, , , );
TD3_q_b[4]_PORT_B_read_enable = VCC;
TD3_q_b[4]_PORT_B_read_enable_reg = DFFE(TD3_q_b[4]_PORT_B_read_enable, TD3_q_b[4]_clock_1, , , );
TD3_q_b[4]_clock_0 = CLOCK_50;
TD3_q_b[4]_clock_1 = CLOCK_50;
TD3_q_b[4]_clock_enable_0 = TE1_W_rf_wren;
TD3_q_b[4]_PORT_B_data_out = MEMORY(TD3_q_b[4]_PORT_A_data_in_reg, , TD3_q_b[4]_PORT_A_address_reg, TD3_q_b[4]_PORT_B_address_reg, TD3_q_b[4]_PORT_A_write_enable_reg, , , TD3_q_b[4]_PORT_B_read_enable_reg, , , TD3_q_b[4]_clock_0, TD3_q_b[4]_clock_1, TD3_q_b[4]_clock_enable_0, , , , , );
TD3_q_b[4] = TD3_q_b[4]_PORT_B_data_out[0];


--TD4_q_b[3] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD4_q_b[3]_PORT_A_data_in = TE1L797;
TD4_q_b[3]_PORT_A_data_in_reg = DFFE(TD4_q_b[3]_PORT_A_data_in, TD4_q_b[3]_clock_0, , , );
TD4_q_b[3]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD4_q_b[3]_PORT_A_address_reg = DFFE(TD4_q_b[3]_PORT_A_address, TD4_q_b[3]_clock_0, , , );
TD4_q_b[3]_PORT_B_address = BUS(TE1_D_iw[22], TE1_D_iw[23], TE1_D_iw[24], TE1_D_iw[25], TE1_D_iw[26]);
TD4_q_b[3]_PORT_B_address_reg = DFFE(TD4_q_b[3]_PORT_B_address, TD4_q_b[3]_clock_1, , , );
TD4_q_b[3]_PORT_A_write_enable = TE1_W_rf_wren;
TD4_q_b[3]_PORT_A_write_enable_reg = DFFE(TD4_q_b[3]_PORT_A_write_enable, TD4_q_b[3]_clock_0, , , );
TD4_q_b[3]_PORT_B_read_enable = VCC;
TD4_q_b[3]_PORT_B_read_enable_reg = DFFE(TD4_q_b[3]_PORT_B_read_enable, TD4_q_b[3]_clock_1, , , );
TD4_q_b[3]_clock_0 = CLOCK_50;
TD4_q_b[3]_clock_1 = CLOCK_50;
TD4_q_b[3]_clock_enable_0 = TE1_W_rf_wren;
TD4_q_b[3]_PORT_B_data_out = MEMORY(TD4_q_b[3]_PORT_A_data_in_reg, , TD4_q_b[3]_PORT_A_address_reg, TD4_q_b[3]_PORT_B_address_reg, TD4_q_b[3]_PORT_A_write_enable_reg, , , TD4_q_b[3]_PORT_B_read_enable_reg, , , TD4_q_b[3]_clock_0, TD4_q_b[3]_clock_1, TD4_q_b[3]_clock_enable_0, , , , , );
TD4_q_b[3] = TD4_q_b[3]_PORT_B_data_out[0];


--TD3_q_b[3] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD3_q_b[3]_PORT_A_data_in = TE1L797;
TD3_q_b[3]_PORT_A_data_in_reg = DFFE(TD3_q_b[3]_PORT_A_data_in, TD3_q_b[3]_clock_0, , , );
TD3_q_b[3]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD3_q_b[3]_PORT_A_address_reg = DFFE(TD3_q_b[3]_PORT_A_address, TD3_q_b[3]_clock_0, , , );
TD3_q_b[3]_PORT_B_address = BUS(TE1_D_iw[27], TE1_D_iw[28], TE1_D_iw[29], TE1_D_iw[30], TE1_D_iw[31]);
TD3_q_b[3]_PORT_B_address_reg = DFFE(TD3_q_b[3]_PORT_B_address, TD3_q_b[3]_clock_1, , , );
TD3_q_b[3]_PORT_A_write_enable = TE1_W_rf_wren;
TD3_q_b[3]_PORT_A_write_enable_reg = DFFE(TD3_q_b[3]_PORT_A_write_enable, TD3_q_b[3]_clock_0, , , );
TD3_q_b[3]_PORT_B_read_enable = VCC;
TD3_q_b[3]_PORT_B_read_enable_reg = DFFE(TD3_q_b[3]_PORT_B_read_enable, TD3_q_b[3]_clock_1, , , );
TD3_q_b[3]_clock_0 = CLOCK_50;
TD3_q_b[3]_clock_1 = CLOCK_50;
TD3_q_b[3]_clock_enable_0 = TE1_W_rf_wren;
TD3_q_b[3]_PORT_B_data_out = MEMORY(TD3_q_b[3]_PORT_A_data_in_reg, , TD3_q_b[3]_PORT_A_address_reg, TD3_q_b[3]_PORT_B_address_reg, TD3_q_b[3]_PORT_A_write_enable_reg, , , TD3_q_b[3]_PORT_B_read_enable_reg, , , TD3_q_b[3]_clock_0, TD3_q_b[3]_clock_1, TD3_q_b[3]_clock_enable_0, , , , , );
TD3_q_b[3] = TD3_q_b[3]_PORT_B_data_out[0];


--TE1_E_shift_rot_result[16] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[16]
--register power-up is low

TE1_E_shift_rot_result[16] = DFFEAS(TE1L444, CLOCK_50, !VF2_r_sync_rst,  ,  , TE1_E_src1[16],  ,  , TE1_E_new_inst);


--TD3_q_b[15] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD3_q_b[15]_PORT_A_data_in = TE1L809;
TD3_q_b[15]_PORT_A_data_in_reg = DFFE(TD3_q_b[15]_PORT_A_data_in, TD3_q_b[15]_clock_0, , , );
TD3_q_b[15]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD3_q_b[15]_PORT_A_address_reg = DFFE(TD3_q_b[15]_PORT_A_address, TD3_q_b[15]_clock_0, , , );
TD3_q_b[15]_PORT_B_address = BUS(TE1_D_iw[27], TE1_D_iw[28], TE1_D_iw[29], TE1_D_iw[30], TE1_D_iw[31]);
TD3_q_b[15]_PORT_B_address_reg = DFFE(TD3_q_b[15]_PORT_B_address, TD3_q_b[15]_clock_1, , , );
TD3_q_b[15]_PORT_A_write_enable = TE1_W_rf_wren;
TD3_q_b[15]_PORT_A_write_enable_reg = DFFE(TD3_q_b[15]_PORT_A_write_enable, TD3_q_b[15]_clock_0, , , );
TD3_q_b[15]_PORT_B_read_enable = VCC;
TD3_q_b[15]_PORT_B_read_enable_reg = DFFE(TD3_q_b[15]_PORT_B_read_enable, TD3_q_b[15]_clock_1, , , );
TD3_q_b[15]_clock_0 = CLOCK_50;
TD3_q_b[15]_clock_1 = CLOCK_50;
TD3_q_b[15]_clock_enable_0 = TE1_W_rf_wren;
TD3_q_b[15]_PORT_B_data_out = MEMORY(TD3_q_b[15]_PORT_A_data_in_reg, , TD3_q_b[15]_PORT_A_address_reg, TD3_q_b[15]_PORT_B_address_reg, TD3_q_b[15]_PORT_A_write_enable_reg, , , TD3_q_b[15]_PORT_B_read_enable_reg, , , TD3_q_b[15]_clock_0, TD3_q_b[15]_clock_1, TD3_q_b[15]_clock_enable_0, , , , , );
TD3_q_b[15] = TD3_q_b[15]_PORT_B_data_out[0];


--TD4_q_b[15] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD4_q_b[15]_PORT_A_data_in = TE1L809;
TD4_q_b[15]_PORT_A_data_in_reg = DFFE(TD4_q_b[15]_PORT_A_data_in, TD4_q_b[15]_clock_0, , , );
TD4_q_b[15]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD4_q_b[15]_PORT_A_address_reg = DFFE(TD4_q_b[15]_PORT_A_address, TD4_q_b[15]_clock_0, , , );
TD4_q_b[15]_PORT_B_address = BUS(TE1_D_iw[22], TE1_D_iw[23], TE1_D_iw[24], TE1_D_iw[25], TE1_D_iw[26]);
TD4_q_b[15]_PORT_B_address_reg = DFFE(TD4_q_b[15]_PORT_B_address, TD4_q_b[15]_clock_1, , , );
TD4_q_b[15]_PORT_A_write_enable = TE1_W_rf_wren;
TD4_q_b[15]_PORT_A_write_enable_reg = DFFE(TD4_q_b[15]_PORT_A_write_enable, TD4_q_b[15]_clock_0, , , );
TD4_q_b[15]_PORT_B_read_enable = VCC;
TD4_q_b[15]_PORT_B_read_enable_reg = DFFE(TD4_q_b[15]_PORT_B_read_enable, TD4_q_b[15]_clock_1, , , );
TD4_q_b[15]_clock_0 = CLOCK_50;
TD4_q_b[15]_clock_1 = CLOCK_50;
TD4_q_b[15]_clock_enable_0 = TE1_W_rf_wren;
TD4_q_b[15]_PORT_B_data_out = MEMORY(TD4_q_b[15]_PORT_A_data_in_reg, , TD4_q_b[15]_PORT_A_address_reg, TD4_q_b[15]_PORT_B_address_reg, TD4_q_b[15]_PORT_A_write_enable_reg, , , TD4_q_b[15]_PORT_B_read_enable_reg, , , TD4_q_b[15]_clock_0, TD4_q_b[15]_clock_1, TD4_q_b[15]_clock_enable_0, , , , , );
TD4_q_b[15] = TD4_q_b[15]_PORT_B_data_out[0];


--TD4_q_b[14] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD4_q_b[14]_PORT_A_data_in = TE1L808;
TD4_q_b[14]_PORT_A_data_in_reg = DFFE(TD4_q_b[14]_PORT_A_data_in, TD4_q_b[14]_clock_0, , , );
TD4_q_b[14]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD4_q_b[14]_PORT_A_address_reg = DFFE(TD4_q_b[14]_PORT_A_address, TD4_q_b[14]_clock_0, , , );
TD4_q_b[14]_PORT_B_address = BUS(TE1_D_iw[22], TE1_D_iw[23], TE1_D_iw[24], TE1_D_iw[25], TE1_D_iw[26]);
TD4_q_b[14]_PORT_B_address_reg = DFFE(TD4_q_b[14]_PORT_B_address, TD4_q_b[14]_clock_1, , , );
TD4_q_b[14]_PORT_A_write_enable = TE1_W_rf_wren;
TD4_q_b[14]_PORT_A_write_enable_reg = DFFE(TD4_q_b[14]_PORT_A_write_enable, TD4_q_b[14]_clock_0, , , );
TD4_q_b[14]_PORT_B_read_enable = VCC;
TD4_q_b[14]_PORT_B_read_enable_reg = DFFE(TD4_q_b[14]_PORT_B_read_enable, TD4_q_b[14]_clock_1, , , );
TD4_q_b[14]_clock_0 = CLOCK_50;
TD4_q_b[14]_clock_1 = CLOCK_50;
TD4_q_b[14]_clock_enable_0 = TE1_W_rf_wren;
TD4_q_b[14]_PORT_B_data_out = MEMORY(TD4_q_b[14]_PORT_A_data_in_reg, , TD4_q_b[14]_PORT_A_address_reg, TD4_q_b[14]_PORT_B_address_reg, TD4_q_b[14]_PORT_A_write_enable_reg, , , TD4_q_b[14]_PORT_B_read_enable_reg, , , TD4_q_b[14]_clock_0, TD4_q_b[14]_clock_1, TD4_q_b[14]_clock_enable_0, , , , , );
TD4_q_b[14] = TD4_q_b[14]_PORT_B_data_out[0];


--TD3_q_b[14] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD3_q_b[14]_PORT_A_data_in = TE1L808;
TD3_q_b[14]_PORT_A_data_in_reg = DFFE(TD3_q_b[14]_PORT_A_data_in, TD3_q_b[14]_clock_0, , , );
TD3_q_b[14]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD3_q_b[14]_PORT_A_address_reg = DFFE(TD3_q_b[14]_PORT_A_address, TD3_q_b[14]_clock_0, , , );
TD3_q_b[14]_PORT_B_address = BUS(TE1_D_iw[27], TE1_D_iw[28], TE1_D_iw[29], TE1_D_iw[30], TE1_D_iw[31]);
TD3_q_b[14]_PORT_B_address_reg = DFFE(TD3_q_b[14]_PORT_B_address, TD3_q_b[14]_clock_1, , , );
TD3_q_b[14]_PORT_A_write_enable = TE1_W_rf_wren;
TD3_q_b[14]_PORT_A_write_enable_reg = DFFE(TD3_q_b[14]_PORT_A_write_enable, TD3_q_b[14]_clock_0, , , );
TD3_q_b[14]_PORT_B_read_enable = VCC;
TD3_q_b[14]_PORT_B_read_enable_reg = DFFE(TD3_q_b[14]_PORT_B_read_enable, TD3_q_b[14]_clock_1, , , );
TD3_q_b[14]_clock_0 = CLOCK_50;
TD3_q_b[14]_clock_1 = CLOCK_50;
TD3_q_b[14]_clock_enable_0 = TE1_W_rf_wren;
TD3_q_b[14]_PORT_B_data_out = MEMORY(TD3_q_b[14]_PORT_A_data_in_reg, , TD3_q_b[14]_PORT_A_address_reg, TD3_q_b[14]_PORT_B_address_reg, TD3_q_b[14]_PORT_A_write_enable_reg, , , TD3_q_b[14]_PORT_B_read_enable_reg, , , TD3_q_b[14]_clock_0, TD3_q_b[14]_clock_1, TD3_q_b[14]_clock_enable_0, , , , , );
TD3_q_b[14] = TD3_q_b[14]_PORT_B_data_out[0];


--TE1_D_iw[17] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[17]
--register power-up is low

TE1_D_iw[17] = DFFEAS(TE1L608, CLOCK_50, !VF2_r_sync_rst,  , TE1L655,  ,  , TE1L992,  );


--TD3_q_b[13] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD3_q_b[13]_PORT_A_data_in = TE1L807;
TD3_q_b[13]_PORT_A_data_in_reg = DFFE(TD3_q_b[13]_PORT_A_data_in, TD3_q_b[13]_clock_0, , , );
TD3_q_b[13]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD3_q_b[13]_PORT_A_address_reg = DFFE(TD3_q_b[13]_PORT_A_address, TD3_q_b[13]_clock_0, , , );
TD3_q_b[13]_PORT_B_address = BUS(TE1_D_iw[27], TE1_D_iw[28], TE1_D_iw[29], TE1_D_iw[30], TE1_D_iw[31]);
TD3_q_b[13]_PORT_B_address_reg = DFFE(TD3_q_b[13]_PORT_B_address, TD3_q_b[13]_clock_1, , , );
TD3_q_b[13]_PORT_A_write_enable = TE1_W_rf_wren;
TD3_q_b[13]_PORT_A_write_enable_reg = DFFE(TD3_q_b[13]_PORT_A_write_enable, TD3_q_b[13]_clock_0, , , );
TD3_q_b[13]_PORT_B_read_enable = VCC;
TD3_q_b[13]_PORT_B_read_enable_reg = DFFE(TD3_q_b[13]_PORT_B_read_enable, TD3_q_b[13]_clock_1, , , );
TD3_q_b[13]_clock_0 = CLOCK_50;
TD3_q_b[13]_clock_1 = CLOCK_50;
TD3_q_b[13]_clock_enable_0 = TE1_W_rf_wren;
TD3_q_b[13]_PORT_B_data_out = MEMORY(TD3_q_b[13]_PORT_A_data_in_reg, , TD3_q_b[13]_PORT_A_address_reg, TD3_q_b[13]_PORT_B_address_reg, TD3_q_b[13]_PORT_A_write_enable_reg, , , TD3_q_b[13]_PORT_B_read_enable_reg, , , TD3_q_b[13]_clock_0, TD3_q_b[13]_clock_1, TD3_q_b[13]_clock_enable_0, , , , , );
TD3_q_b[13] = TD3_q_b[13]_PORT_B_data_out[0];


--TD4_q_b[13] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD4_q_b[13]_PORT_A_data_in = TE1L807;
TD4_q_b[13]_PORT_A_data_in_reg = DFFE(TD4_q_b[13]_PORT_A_data_in, TD4_q_b[13]_clock_0, , , );
TD4_q_b[13]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD4_q_b[13]_PORT_A_address_reg = DFFE(TD4_q_b[13]_PORT_A_address, TD4_q_b[13]_clock_0, , , );
TD4_q_b[13]_PORT_B_address = BUS(TE1_D_iw[22], TE1_D_iw[23], TE1_D_iw[24], TE1_D_iw[25], TE1_D_iw[26]);
TD4_q_b[13]_PORT_B_address_reg = DFFE(TD4_q_b[13]_PORT_B_address, TD4_q_b[13]_clock_1, , , );
TD4_q_b[13]_PORT_A_write_enable = TE1_W_rf_wren;
TD4_q_b[13]_PORT_A_write_enable_reg = DFFE(TD4_q_b[13]_PORT_A_write_enable, TD4_q_b[13]_clock_0, , , );
TD4_q_b[13]_PORT_B_read_enable = VCC;
TD4_q_b[13]_PORT_B_read_enable_reg = DFFE(TD4_q_b[13]_PORT_B_read_enable, TD4_q_b[13]_clock_1, , , );
TD4_q_b[13]_clock_0 = CLOCK_50;
TD4_q_b[13]_clock_1 = CLOCK_50;
TD4_q_b[13]_clock_enable_0 = TE1_W_rf_wren;
TD4_q_b[13]_PORT_B_data_out = MEMORY(TD4_q_b[13]_PORT_A_data_in_reg, , TD4_q_b[13]_PORT_A_address_reg, TD4_q_b[13]_PORT_B_address_reg, TD4_q_b[13]_PORT_A_write_enable_reg, , , TD4_q_b[13]_PORT_B_read_enable_reg, , , TD4_q_b[13]_clock_0, TD4_q_b[13]_clock_1, TD4_q_b[13]_clock_enable_0, , , , , );
TD4_q_b[13] = TD4_q_b[13]_PORT_B_data_out[0];


--TD4_q_b[12] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD4_q_b[12]_PORT_A_data_in = TE1L806;
TD4_q_b[12]_PORT_A_data_in_reg = DFFE(TD4_q_b[12]_PORT_A_data_in, TD4_q_b[12]_clock_0, , , );
TD4_q_b[12]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD4_q_b[12]_PORT_A_address_reg = DFFE(TD4_q_b[12]_PORT_A_address, TD4_q_b[12]_clock_0, , , );
TD4_q_b[12]_PORT_B_address = BUS(TE1_D_iw[22], TE1_D_iw[23], TE1_D_iw[24], TE1_D_iw[25], TE1_D_iw[26]);
TD4_q_b[12]_PORT_B_address_reg = DFFE(TD4_q_b[12]_PORT_B_address, TD4_q_b[12]_clock_1, , , );
TD4_q_b[12]_PORT_A_write_enable = TE1_W_rf_wren;
TD4_q_b[12]_PORT_A_write_enable_reg = DFFE(TD4_q_b[12]_PORT_A_write_enable, TD4_q_b[12]_clock_0, , , );
TD4_q_b[12]_PORT_B_read_enable = VCC;
TD4_q_b[12]_PORT_B_read_enable_reg = DFFE(TD4_q_b[12]_PORT_B_read_enable, TD4_q_b[12]_clock_1, , , );
TD4_q_b[12]_clock_0 = CLOCK_50;
TD4_q_b[12]_clock_1 = CLOCK_50;
TD4_q_b[12]_clock_enable_0 = TE1_W_rf_wren;
TD4_q_b[12]_PORT_B_data_out = MEMORY(TD4_q_b[12]_PORT_A_data_in_reg, , TD4_q_b[12]_PORT_A_address_reg, TD4_q_b[12]_PORT_B_address_reg, TD4_q_b[12]_PORT_A_write_enable_reg, , , TD4_q_b[12]_PORT_B_read_enable_reg, , , TD4_q_b[12]_clock_0, TD4_q_b[12]_clock_1, TD4_q_b[12]_clock_enable_0, , , , , );
TD4_q_b[12] = TD4_q_b[12]_PORT_B_data_out[0];


--TD3_q_b[12] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD3_q_b[12]_PORT_A_data_in = TE1L806;
TD3_q_b[12]_PORT_A_data_in_reg = DFFE(TD3_q_b[12]_PORT_A_data_in, TD3_q_b[12]_clock_0, , , );
TD3_q_b[12]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD3_q_b[12]_PORT_A_address_reg = DFFE(TD3_q_b[12]_PORT_A_address, TD3_q_b[12]_clock_0, , , );
TD3_q_b[12]_PORT_B_address = BUS(TE1_D_iw[27], TE1_D_iw[28], TE1_D_iw[29], TE1_D_iw[30], TE1_D_iw[31]);
TD3_q_b[12]_PORT_B_address_reg = DFFE(TD3_q_b[12]_PORT_B_address, TD3_q_b[12]_clock_1, , , );
TD3_q_b[12]_PORT_A_write_enable = TE1_W_rf_wren;
TD3_q_b[12]_PORT_A_write_enable_reg = DFFE(TD3_q_b[12]_PORT_A_write_enable, TD3_q_b[12]_clock_0, , , );
TD3_q_b[12]_PORT_B_read_enable = VCC;
TD3_q_b[12]_PORT_B_read_enable_reg = DFFE(TD3_q_b[12]_PORT_B_read_enable, TD3_q_b[12]_clock_1, , , );
TD3_q_b[12]_clock_0 = CLOCK_50;
TD3_q_b[12]_clock_1 = CLOCK_50;
TD3_q_b[12]_clock_enable_0 = TE1_W_rf_wren;
TD3_q_b[12]_PORT_B_data_out = MEMORY(TD3_q_b[12]_PORT_A_data_in_reg, , TD3_q_b[12]_PORT_A_address_reg, TD3_q_b[12]_PORT_B_address_reg, TD3_q_b[12]_PORT_A_write_enable_reg, , , TD3_q_b[12]_PORT_B_read_enable_reg, , , TD3_q_b[12]_clock_0, TD3_q_b[12]_clock_1, TD3_q_b[12]_clock_enable_0, , , , , );
TD3_q_b[12] = TD3_q_b[12]_PORT_B_data_out[0];


--TD4_q_b[11] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD4_q_b[11]_PORT_A_data_in = TE1L805;
TD4_q_b[11]_PORT_A_data_in_reg = DFFE(TD4_q_b[11]_PORT_A_data_in, TD4_q_b[11]_clock_0, , , );
TD4_q_b[11]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD4_q_b[11]_PORT_A_address_reg = DFFE(TD4_q_b[11]_PORT_A_address, TD4_q_b[11]_clock_0, , , );
TD4_q_b[11]_PORT_B_address = BUS(TE1_D_iw[22], TE1_D_iw[23], TE1_D_iw[24], TE1_D_iw[25], TE1_D_iw[26]);
TD4_q_b[11]_PORT_B_address_reg = DFFE(TD4_q_b[11]_PORT_B_address, TD4_q_b[11]_clock_1, , , );
TD4_q_b[11]_PORT_A_write_enable = TE1_W_rf_wren;
TD4_q_b[11]_PORT_A_write_enable_reg = DFFE(TD4_q_b[11]_PORT_A_write_enable, TD4_q_b[11]_clock_0, , , );
TD4_q_b[11]_PORT_B_read_enable = VCC;
TD4_q_b[11]_PORT_B_read_enable_reg = DFFE(TD4_q_b[11]_PORT_B_read_enable, TD4_q_b[11]_clock_1, , , );
TD4_q_b[11]_clock_0 = CLOCK_50;
TD4_q_b[11]_clock_1 = CLOCK_50;
TD4_q_b[11]_clock_enable_0 = TE1_W_rf_wren;
TD4_q_b[11]_PORT_B_data_out = MEMORY(TD4_q_b[11]_PORT_A_data_in_reg, , TD4_q_b[11]_PORT_A_address_reg, TD4_q_b[11]_PORT_B_address_reg, TD4_q_b[11]_PORT_A_write_enable_reg, , , TD4_q_b[11]_PORT_B_read_enable_reg, , , TD4_q_b[11]_clock_0, TD4_q_b[11]_clock_1, TD4_q_b[11]_clock_enable_0, , , , , );
TD4_q_b[11] = TD4_q_b[11]_PORT_B_data_out[0];


--TD3_q_b[11] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD3_q_b[11]_PORT_A_data_in = TE1L805;
TD3_q_b[11]_PORT_A_data_in_reg = DFFE(TD3_q_b[11]_PORT_A_data_in, TD3_q_b[11]_clock_0, , , );
TD3_q_b[11]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD3_q_b[11]_PORT_A_address_reg = DFFE(TD3_q_b[11]_PORT_A_address, TD3_q_b[11]_clock_0, , , );
TD3_q_b[11]_PORT_B_address = BUS(TE1_D_iw[27], TE1_D_iw[28], TE1_D_iw[29], TE1_D_iw[30], TE1_D_iw[31]);
TD3_q_b[11]_PORT_B_address_reg = DFFE(TD3_q_b[11]_PORT_B_address, TD3_q_b[11]_clock_1, , , );
TD3_q_b[11]_PORT_A_write_enable = TE1_W_rf_wren;
TD3_q_b[11]_PORT_A_write_enable_reg = DFFE(TD3_q_b[11]_PORT_A_write_enable, TD3_q_b[11]_clock_0, , , );
TD3_q_b[11]_PORT_B_read_enable = VCC;
TD3_q_b[11]_PORT_B_read_enable_reg = DFFE(TD3_q_b[11]_PORT_B_read_enable, TD3_q_b[11]_clock_1, , , );
TD3_q_b[11]_clock_0 = CLOCK_50;
TD3_q_b[11]_clock_1 = CLOCK_50;
TD3_q_b[11]_clock_enable_0 = TE1_W_rf_wren;
TD3_q_b[11]_PORT_B_data_out = MEMORY(TD3_q_b[11]_PORT_A_data_in_reg, , TD3_q_b[11]_PORT_A_address_reg, TD3_q_b[11]_PORT_B_address_reg, TD3_q_b[11]_PORT_A_write_enable_reg, , , TD3_q_b[11]_PORT_B_read_enable_reg, , , TD3_q_b[11]_clock_0, TD3_q_b[11]_clock_1, TD3_q_b[11]_clock_enable_0, , , , , );
TD3_q_b[11] = TD3_q_b[11]_PORT_B_data_out[0];


--NB3_q_b[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB3_q_b[2]_PORT_A_data_in = TE1_d_writedata[2];
NB3_q_b[2]_PORT_A_data_in_reg = DFFE(NB3_q_b[2]_PORT_A_data_in, NB3_q_b[2]_clock_0, , , );
NB3_q_b[2]_PORT_A_address = BUS(PB6_counter_reg_bit[0], PB6_counter_reg_bit[1], PB6_counter_reg_bit[2], PB6_counter_reg_bit[3], PB6_counter_reg_bit[4], PB6_counter_reg_bit[5]);
NB3_q_b[2]_PORT_A_address_reg = DFFE(NB3_q_b[2]_PORT_A_address, NB3_q_b[2]_clock_0, , , );
NB3_q_b[2]_PORT_B_address = BUS(PB5_counter_reg_bit[0], PB5_counter_reg_bit[1], PB5_counter_reg_bit[2], PB5_counter_reg_bit[3], PB5_counter_reg_bit[4], PB5_counter_reg_bit[5]);
NB3_q_b[2]_PORT_B_address_reg = DFFE(NB3_q_b[2]_PORT_B_address, NB3_q_b[2]_clock_1, , , NB3_q_b[2]_clock_enable_1);
NB3_q_b[2]_PORT_A_write_enable = U2_fifo_wr;
NB3_q_b[2]_PORT_A_write_enable_reg = DFFE(NB3_q_b[2]_PORT_A_write_enable, NB3_q_b[2]_clock_0, , , );
NB3_q_b[2]_PORT_B_read_enable = VCC;
NB3_q_b[2]_PORT_B_read_enable_reg = DFFE(NB3_q_b[2]_PORT_B_read_enable, NB3_q_b[2]_clock_1, , , NB3_q_b[2]_clock_enable_1);
NB3_q_b[2]_clock_0 = CLOCK_50;
NB3_q_b[2]_clock_1 = CLOCK_50;
NB3_q_b[2]_clock_enable_0 = U2_fifo_wr;
NB3_q_b[2]_clock_enable_1 = U2L82;
NB3_q_b[2]_PORT_B_data_out = MEMORY(NB3_q_b[2]_PORT_A_data_in_reg, , NB3_q_b[2]_PORT_A_address_reg, NB3_q_b[2]_PORT_B_address_reg, NB3_q_b[2]_PORT_A_write_enable_reg, , , NB3_q_b[2]_PORT_B_read_enable_reg, , , NB3_q_b[2]_clock_0, NB3_q_b[2]_clock_1, NB3_q_b[2]_clock_enable_0, NB3_q_b[2]_clock_enable_1, , , , );
NB3_q_b[2] = NB3_q_b[2]_PORT_B_data_out[0];


--DB2_count[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]
--register power-up is low

DB2_count[4] = AMPP_FUNCTION(A1L22, DB2_count[3], !A1L14, !A1L20, DB2L57);


--WD1_break_readreg[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]
--register power-up is low

WD1_break_readreg[25] = DFFEAS(HE1_jdo[25], CLOCK_50,  ,  , WD1L23,  ,  , WD1L24,  );


--FE1_MonDReg[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]
--register power-up is low

FE1_MonDReg[25] = DFFEAS(HE1_jdo[28], CLOCK_50,  ,  , FE1L50, SE1_q_a[25],  , FE1L70, HE1_take_action_ocimem_b);


--SE1_q_a[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[24]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE1_q_a[24]_PORT_A_data_in = FE1L143;
SE1_q_a[24]_PORT_A_data_in_reg = DFFE(SE1_q_a[24]_PORT_A_data_in, SE1_q_a[24]_clock_0, , , SE1_q_a[24]_clock_enable_0);
SE1_q_a[24]_PORT_A_address = BUS(FE1L106, FE1L107, FE1L108, FE1L109, FE1L110, FE1L111, FE1L112, FE1L113);
SE1_q_a[24]_PORT_A_address_reg = DFFE(SE1_q_a[24]_PORT_A_address, SE1_q_a[24]_clock_0, , , SE1_q_a[24]_clock_enable_0);
SE1_q_a[24]_PORT_A_write_enable = FE1L152;
SE1_q_a[24]_PORT_A_write_enable_reg = DFFE(SE1_q_a[24]_PORT_A_write_enable, SE1_q_a[24]_clock_0, , , SE1_q_a[24]_clock_enable_0);
SE1_q_a[24]_PORT_A_read_enable = !FE1L152;
SE1_q_a[24]_PORT_A_read_enable_reg = DFFE(SE1_q_a[24]_PORT_A_read_enable, SE1_q_a[24]_clock_0, , , SE1_q_a[24]_clock_enable_0);
SE1_q_a[24]_PORT_A_byte_mask = FE1L117;
SE1_q_a[24]_PORT_A_byte_mask_reg = DFFE(SE1_q_a[24]_PORT_A_byte_mask, SE1_q_a[24]_clock_0, , , SE1_q_a[24]_clock_enable_0);
SE1_q_a[24]_clock_0 = CLOCK_50;
SE1_q_a[24]_clock_enable_0 = FE1_ociram_reset_req;
SE1_q_a[24]_PORT_A_data_out = MEMORY(SE1_q_a[24]_PORT_A_data_in_reg, , SE1_q_a[24]_PORT_A_address_reg, , SE1_q_a[24]_PORT_A_write_enable_reg, SE1_q_a[24]_PORT_A_read_enable_reg, , , SE1_q_a[24]_PORT_A_byte_mask_reg, , SE1_q_a[24]_clock_0, , SE1_q_a[24]_clock_enable_0, , , , , );
SE1_q_a[24] = SE1_q_a[24]_PORT_A_data_out[0];


--MD1_av_ld_byte0_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0]
--register power-up is low

MD1_av_ld_byte0_data[0] = DFFEAS(SC1L7, CLOCK_50, !VF1_r_sync_rst,  , MD1L845, MD1_av_ld_byte1_data[0],  ,  , MD1L937);


--MD1_W_alu_result[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[0]
--register power-up is low

MD1_W_alu_result[0] = DFFEAS(MD1L307, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L339,  );


--MD1L122 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~65
MD1L122_adder_eqn = ( MD1_E_alu_sub ) + ( GND ) + ( MD1L131 );
MD1L122 = SUM(MD1L122_adder_eqn);


--MD1_E_src1[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[1]
--register power-up is low

MD1_E_src1[1] = DFFEAS(TD1_q_b[1], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L485,  );


--MD1_E_src2[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[30]
--register power-up is low

MD1_E_src2[30] = DFFEAS(MD1L722, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L724,  );


--MD1_E_src1[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[30]
--register power-up is low

MD1_E_src1[30] = DFFEAS(TD1_q_b[30], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L485,  );


--MD1_E_src2[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[21]
--register power-up is low

MD1_E_src2[21] = DFFEAS(MD1L713, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L724,  );


--MD1_E_src1[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[21]
--register power-up is low

MD1_E_src1[21] = DFFEAS(TD1_q_b[21], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L485,  );


--MD1_E_src2[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[20]
--register power-up is low

MD1_E_src2[20] = DFFEAS(MD1L712, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L724,  );


--MD1_E_src1[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[20]
--register power-up is low

MD1_E_src1[20] = DFFEAS(TD1_q_b[20], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L485,  );


--MD1_E_src2[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[19]
--register power-up is low

MD1_E_src2[19] = DFFEAS(MD1L711, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L724,  );


--MD1_E_src1[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[19]
--register power-up is low

MD1_E_src1[19] = DFFEAS(TD1_q_b[19], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L485,  );


--MD1_E_src2[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[18]
--register power-up is low

MD1_E_src2[18] = DFFEAS(MD1L710, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L724,  );


--MD1_E_src1[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[18]
--register power-up is low

MD1_E_src1[18] = DFFEAS(TD1_q_b[18], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L485,  );


--MD1_E_src2[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[17]
--register power-up is low

MD1_E_src2[17] = DFFEAS(MD1L709, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L724,  );


--MD1_E_src1[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[17]
--register power-up is low

MD1_E_src1[17] = DFFEAS(TD1_q_b[17], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L485,  );


--MD1_E_src2[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[16]
--register power-up is low

MD1_E_src2[16] = DFFEAS(MD1L708, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L724,  );


--MD1_E_src1[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[16]
--register power-up is low

MD1_E_src1[16] = DFFEAS(TD1_q_b[16], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L485,  );


--MD1_E_src2[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[23]
--register power-up is low

MD1_E_src2[23] = DFFEAS(MD1L715, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L724,  );


--MD1_E_src1[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[23]
--register power-up is low

MD1_E_src1[23] = DFFEAS(TD1_q_b[23], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L485,  );


--MD1_E_src2[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[22]
--register power-up is low

MD1_E_src2[22] = DFFEAS(MD1L714, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L724,  );


--MD1_E_src1[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[22]
--register power-up is low

MD1_E_src1[22] = DFFEAS(TD1_q_b[22], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L485,  );


--MD1_E_src2[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[25]
--register power-up is low

MD1_E_src2[25] = DFFEAS(MD1L717, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L724,  );


--MD1_E_src1[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[25]
--register power-up is low

MD1_E_src1[25] = DFFEAS(TD1_q_b[25], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L485,  );


--MD1_E_src2[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[24]
--register power-up is low

MD1_E_src2[24] = DFFEAS(MD1L716, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L724,  );


--MD1_E_src1[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[24]
--register power-up is low

MD1_E_src1[24] = DFFEAS(TD1_q_b[24], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L485,  );


--MD1_E_src2[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[27]
--register power-up is low

MD1_E_src2[27] = DFFEAS(MD1L719, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L724,  );


--MD1_E_src1[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[27]
--register power-up is low

MD1_E_src1[27] = DFFEAS(TD1_q_b[27], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L485,  );


--MD1_E_src2[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[26]
--register power-up is low

MD1_E_src2[26] = DFFEAS(MD1L718, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L724,  );


--MD1_E_src1[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[26]
--register power-up is low

MD1_E_src1[26] = DFFEAS(TD1_q_b[26], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L485,  );


--MD1_E_src1[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[31]
--register power-up is low

MD1_E_src1[31] = DFFEAS(TD1_q_b[31], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L485,  );


--MD1_E_src2[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[29]
--register power-up is low

MD1_E_src2[29] = DFFEAS(MD1L721, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L724,  );


--MD1_E_src1[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[29]
--register power-up is low

MD1_E_src1[29] = DFFEAS(TD1_q_b[29], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L485,  );


--MD1_E_src2[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[28]
--register power-up is low

MD1_E_src2[28] = DFFEAS(MD1L720, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L724,  );


--MD1_E_src1[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[28]
--register power-up is low

MD1_E_src1[28] = DFFEAS(TD1_q_b[28], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L485,  );


--WD1_break_readreg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5]
--register power-up is low

WD1_break_readreg[5] = DFFEAS(HE1_jdo[5], CLOCK_50,  ,  , WD1L23,  ,  , WD1L24,  );


--SE1_q_a[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[4]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE1_q_a[4]_PORT_A_data_in = FE1L123;
SE1_q_a[4]_PORT_A_data_in_reg = DFFE(SE1_q_a[4]_PORT_A_data_in, SE1_q_a[4]_clock_0, , , SE1_q_a[4]_clock_enable_0);
SE1_q_a[4]_PORT_A_address = BUS(FE1L106, FE1L107, FE1L108, FE1L109, FE1L110, FE1L111, FE1L112, FE1L113);
SE1_q_a[4]_PORT_A_address_reg = DFFE(SE1_q_a[4]_PORT_A_address, SE1_q_a[4]_clock_0, , , SE1_q_a[4]_clock_enable_0);
SE1_q_a[4]_PORT_A_write_enable = FE1L152;
SE1_q_a[4]_PORT_A_write_enable_reg = DFFE(SE1_q_a[4]_PORT_A_write_enable, SE1_q_a[4]_clock_0, , , SE1_q_a[4]_clock_enable_0);
SE1_q_a[4]_PORT_A_read_enable = !FE1L152;
SE1_q_a[4]_PORT_A_read_enable_reg = DFFE(SE1_q_a[4]_PORT_A_read_enable, SE1_q_a[4]_clock_0, , , SE1_q_a[4]_clock_enable_0);
SE1_q_a[4]_PORT_A_byte_mask = FE1L114;
SE1_q_a[4]_PORT_A_byte_mask_reg = DFFE(SE1_q_a[4]_PORT_A_byte_mask, SE1_q_a[4]_clock_0, , , SE1_q_a[4]_clock_enable_0);
SE1_q_a[4]_clock_0 = CLOCK_50;
SE1_q_a[4]_clock_enable_0 = FE1_ociram_reset_req;
SE1_q_a[4]_PORT_A_data_out = MEMORY(SE1_q_a[4]_PORT_A_data_in_reg, , SE1_q_a[4]_PORT_A_address_reg, , SE1_q_a[4]_PORT_A_write_enable_reg, SE1_q_a[4]_PORT_A_read_enable_reg, , , SE1_q_a[4]_PORT_A_byte_mask_reg, , SE1_q_a[4]_clock_0, , SE1_q_a[4]_clock_enable_0, , , , , );
SE1_q_a[4] = SE1_q_a[4]_PORT_A_data_out[0];


--TD2_q_b[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD2_q_b[1]_PORT_A_data_in = MD1L794;
TD2_q_b[1]_PORT_A_data_in_reg = DFFE(TD2_q_b[1]_PORT_A_data_in, TD2_q_b[1]_clock_0, , , );
TD2_q_b[1]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD2_q_b[1]_PORT_A_address_reg = DFFE(TD2_q_b[1]_PORT_A_address, TD2_q_b[1]_clock_0, , , );
TD2_q_b[1]_PORT_B_address = BUS(MD1_D_iw[22], MD1_D_iw[23], MD1_D_iw[24], MD1_D_iw[25], MD1_D_iw[26]);
TD2_q_b[1]_PORT_B_address_reg = DFFE(TD2_q_b[1]_PORT_B_address, TD2_q_b[1]_clock_1, , , );
TD2_q_b[1]_PORT_A_write_enable = MD1_W_rf_wren;
TD2_q_b[1]_PORT_A_write_enable_reg = DFFE(TD2_q_b[1]_PORT_A_write_enable, TD2_q_b[1]_clock_0, , , );
TD2_q_b[1]_PORT_B_read_enable = VCC;
TD2_q_b[1]_PORT_B_read_enable_reg = DFFE(TD2_q_b[1]_PORT_B_read_enable, TD2_q_b[1]_clock_1, , , );
TD2_q_b[1]_clock_0 = CLOCK_50;
TD2_q_b[1]_clock_1 = CLOCK_50;
TD2_q_b[1]_clock_enable_0 = MD1_W_rf_wren;
TD2_q_b[1]_PORT_B_data_out = MEMORY(TD2_q_b[1]_PORT_A_data_in_reg, , TD2_q_b[1]_PORT_A_address_reg, TD2_q_b[1]_PORT_B_address_reg, TD2_q_b[1]_PORT_A_write_enable_reg, , , TD2_q_b[1]_PORT_B_read_enable_reg, , , TD2_q_b[1]_clock_0, TD2_q_b[1]_clock_1, TD2_q_b[1]_clock_enable_0, , , , , );
TD2_q_b[1] = TD2_q_b[1]_PORT_B_data_out[0];


--JE1_sr[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18]
--register power-up is low

JE1_sr[18] = DFFEAS(JE1L81, A1L48,  ,  , JE1L47,  ,  , JE1L39,  );


--WD1_break_readreg[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]
--register power-up is low

WD1_break_readreg[16] = DFFEAS(HE1_jdo[16], CLOCK_50,  ,  , WD1L23,  ,  , WD1L24,  );


--FE1_MonDReg[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]
--register power-up is low

FE1_MonDReg[16] = DFFEAS(HE1_jdo[19], CLOCK_50,  ,  , FE1L50, SE1_q_a[16],  , FE1L70, HE1_take_action_ocimem_b);


--WD1_break_readreg[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]
--register power-up is low

WD1_break_readreg[26] = DFFEAS(HE1_jdo[26], CLOCK_50,  ,  , WD1L23,  ,  , WD1L24,  );


--FE1_MonDReg[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]
--register power-up is low

FE1_MonDReg[26] = DFFEAS(HE1_jdo[29], CLOCK_50,  ,  , FE1L50, SE1_q_a[26],  , FE1L70, HE1_take_action_ocimem_b);


--WD1_break_readreg[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27]
--register power-up is low

WD1_break_readreg[27] = DFFEAS(HE1_jdo[27], CLOCK_50,  ,  , WD1L23,  ,  , WD1L24,  );


--FE1_MonDReg[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]
--register power-up is low

FE1_MonDReg[27] = DFFEAS(HE1_jdo[30], CLOCK_50,  ,  , FE1L50, SE1_q_a[27],  , FE1L70, HE1_take_action_ocimem_b);


--WD1_break_readreg[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28]
--register power-up is low

WD1_break_readreg[28] = DFFEAS(HE1_jdo[28], CLOCK_50,  ,  , WD1L23,  ,  , WD1L24,  );


--FE1_MonDReg[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]
--register power-up is low

FE1_MonDReg[28] = DFFEAS(HE1_jdo[31], CLOCK_50,  ,  , FE1L50, SE1_q_a[28],  , FE1L70, HE1_take_action_ocimem_b);


--WD1_break_readreg[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]
--register power-up is low

WD1_break_readreg[29] = DFFEAS(HE1_jdo[29], CLOCK_50,  ,  , WD1L23,  ,  , WD1L24,  );


--FE1_MonDReg[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]
--register power-up is low

FE1_MonDReg[30] = DFFEAS(HE1_jdo[33], CLOCK_50,  ,  , FE1L50, SE1_q_a[30],  , FE1L70, HE1_take_action_ocimem_b);


--WD1_break_readreg[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]
--register power-up is low

WD1_break_readreg[30] = DFFEAS(HE1_jdo[30], CLOCK_50,  ,  , WD1L23,  ,  , WD1L24,  );


--WD1_break_readreg[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31]
--register power-up is low

WD1_break_readreg[31] = DFFEAS(HE1_jdo[31], CLOCK_50,  ,  , WD1L23,  ,  , WD1L24,  );


--FE1_MonDReg[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]
--register power-up is low

FE1_MonDReg[31] = DFFEAS(HE1_jdo[34], CLOCK_50,  ,  , FE1L50, SE1_q_a[31],  , FE1L70, HE1_take_action_ocimem_b);


--MD1L127 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~70
MD1L127_adder_eqn = ( MD1_E_alu_sub ) + ( VCC ) + ( !VCC );
MD1L127 = CARRY(MD1L127_adder_eqn);


--TD1_q_b[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD1_q_b[0]_PORT_A_data_in = MD1L790;
TD1_q_b[0]_PORT_A_data_in_reg = DFFE(TD1_q_b[0]_PORT_A_data_in, TD1_q_b[0]_clock_0, , , );
TD1_q_b[0]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD1_q_b[0]_PORT_A_address_reg = DFFE(TD1_q_b[0]_PORT_A_address, TD1_q_b[0]_clock_0, , , );
TD1_q_b[0]_PORT_B_address = BUS(MD1_D_iw[27], MD1_D_iw[28], MD1_D_iw[29], MD1_D_iw[30], MD1_D_iw[31]);
TD1_q_b[0]_PORT_B_address_reg = DFFE(TD1_q_b[0]_PORT_B_address, TD1_q_b[0]_clock_1, , , );
TD1_q_b[0]_PORT_A_write_enable = MD1_W_rf_wren;
TD1_q_b[0]_PORT_A_write_enable_reg = DFFE(TD1_q_b[0]_PORT_A_write_enable, TD1_q_b[0]_clock_0, , , );
TD1_q_b[0]_PORT_B_read_enable = VCC;
TD1_q_b[0]_PORT_B_read_enable_reg = DFFE(TD1_q_b[0]_PORT_B_read_enable, TD1_q_b[0]_clock_1, , , );
TD1_q_b[0]_clock_0 = CLOCK_50;
TD1_q_b[0]_clock_1 = CLOCK_50;
TD1_q_b[0]_clock_enable_0 = MD1_W_rf_wren;
TD1_q_b[0]_PORT_B_data_out = MEMORY(TD1_q_b[0]_PORT_A_data_in_reg, , TD1_q_b[0]_PORT_A_address_reg, TD1_q_b[0]_PORT_B_address_reg, TD1_q_b[0]_PORT_A_write_enable_reg, , , TD1_q_b[0]_PORT_B_read_enable_reg, , , TD1_q_b[0]_clock_0, TD1_q_b[0]_clock_1, TD1_q_b[0]_clock_enable_0, , , , , );
TD1_q_b[0] = TD1_q_b[0]_PORT_B_data_out[0];


--TF1_q_a[8] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[8]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
TF1_q_a[8]_PORT_A_data_in = BC3L35;
TF1_q_a[8]_PORT_A_data_in_reg = DFFE(TF1_q_a[8]_PORT_A_data_in, TF1_q_a[8]_clock_0, , , TF1_q_a[8]_clock_enable_0);
TF1_q_a[8]_PORT_A_address = BUS(BC3_src_data[38], BC3_src_data[39], BC3_src_data[40], BC3_src_data[41], BC3_src_data[42], BC3_src_data[43], BC3_src_data[44], BC3_src_data[45], BC3_src_data[46], BC3_src_data[47], BC3_src_data[48], BC3_src_data[49]);
TF1_q_a[8]_PORT_A_address_reg = DFFE(TF1_q_a[8]_PORT_A_address, TF1_q_a[8]_clock_0, , , TF1_q_a[8]_clock_enable_0);
TF1_q_a[8]_PORT_A_write_enable = !Y1L1;
TF1_q_a[8]_PORT_A_write_enable_reg = DFFE(TF1_q_a[8]_PORT_A_write_enable, TF1_q_a[8]_clock_0, , , TF1_q_a[8]_clock_enable_0);
TF1_q_a[8]_PORT_A_read_enable = Y1L1;
TF1_q_a[8]_PORT_A_read_enable_reg = DFFE(TF1_q_a[8]_PORT_A_read_enable, TF1_q_a[8]_clock_0, , , TF1_q_a[8]_clock_enable_0);
TF1_q_a[8]_PORT_A_byte_mask = BC3_src_data[33];
TF1_q_a[8]_PORT_A_byte_mask_reg = DFFE(TF1_q_a[8]_PORT_A_byte_mask, TF1_q_a[8]_clock_0, , , TF1_q_a[8]_clock_enable_0);
TF1_q_a[8]_clock_0 = CLOCK_50;
TF1_q_a[8]_clock_enable_0 = !VF1_r_early_rst;
TF1_q_a[8]_PORT_A_data_out = MEMORY(TF1_q_a[8]_PORT_A_data_in_reg, , TF1_q_a[8]_PORT_A_address_reg, , TF1_q_a[8]_PORT_A_write_enable_reg, TF1_q_a[8]_PORT_A_read_enable_reg, , , TF1_q_a[8]_PORT_A_byte_mask_reg, , TF1_q_a[8]_clock_0, , TF1_q_a[8]_clock_enable_0, , , , , );
TF1_q_a[8] = TF1_q_a[8]_PORT_A_data_out[0];


--TF1_q_a[9] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[9]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
TF1_q_a[9]_PORT_A_data_in = BC3L36;
TF1_q_a[9]_PORT_A_data_in_reg = DFFE(TF1_q_a[9]_PORT_A_data_in, TF1_q_a[9]_clock_0, , , TF1_q_a[9]_clock_enable_0);
TF1_q_a[9]_PORT_A_address = BUS(BC3_src_data[38], BC3_src_data[39], BC3_src_data[40], BC3_src_data[41], BC3_src_data[42], BC3_src_data[43], BC3_src_data[44], BC3_src_data[45], BC3_src_data[46], BC3_src_data[47], BC3_src_data[48], BC3_src_data[49]);
TF1_q_a[9]_PORT_A_address_reg = DFFE(TF1_q_a[9]_PORT_A_address, TF1_q_a[9]_clock_0, , , TF1_q_a[9]_clock_enable_0);
TF1_q_a[9]_PORT_A_write_enable = !Y1L1;
TF1_q_a[9]_PORT_A_write_enable_reg = DFFE(TF1_q_a[9]_PORT_A_write_enable, TF1_q_a[9]_clock_0, , , TF1_q_a[9]_clock_enable_0);
TF1_q_a[9]_PORT_A_read_enable = Y1L1;
TF1_q_a[9]_PORT_A_read_enable_reg = DFFE(TF1_q_a[9]_PORT_A_read_enable, TF1_q_a[9]_clock_0, , , TF1_q_a[9]_clock_enable_0);
TF1_q_a[9]_PORT_A_byte_mask = BC3_src_data[33];
TF1_q_a[9]_PORT_A_byte_mask_reg = DFFE(TF1_q_a[9]_PORT_A_byte_mask, TF1_q_a[9]_clock_0, , , TF1_q_a[9]_clock_enable_0);
TF1_q_a[9]_clock_0 = CLOCK_50;
TF1_q_a[9]_clock_enable_0 = !VF1_r_early_rst;
TF1_q_a[9]_PORT_A_data_out = MEMORY(TF1_q_a[9]_PORT_A_data_in_reg, , TF1_q_a[9]_PORT_A_address_reg, , TF1_q_a[9]_PORT_A_write_enable_reg, TF1_q_a[9]_PORT_A_read_enable_reg, , , TF1_q_a[9]_PORT_A_byte_mask_reg, , TF1_q_a[9]_clock_0, , TF1_q_a[9]_clock_enable_0, , , , , );
TF1_q_a[9] = TF1_q_a[9]_PORT_A_data_out[0];


--TF1_q_a[10] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[10]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
TF1_q_a[10]_PORT_A_data_in = BC3L37;
TF1_q_a[10]_PORT_A_data_in_reg = DFFE(TF1_q_a[10]_PORT_A_data_in, TF1_q_a[10]_clock_0, , , TF1_q_a[10]_clock_enable_0);
TF1_q_a[10]_PORT_A_address = BUS(BC3_src_data[38], BC3_src_data[39], BC3_src_data[40], BC3_src_data[41], BC3_src_data[42], BC3_src_data[43], BC3_src_data[44], BC3_src_data[45], BC3_src_data[46], BC3_src_data[47], BC3_src_data[48], BC3_src_data[49]);
TF1_q_a[10]_PORT_A_address_reg = DFFE(TF1_q_a[10]_PORT_A_address, TF1_q_a[10]_clock_0, , , TF1_q_a[10]_clock_enable_0);
TF1_q_a[10]_PORT_A_write_enable = !Y1L1;
TF1_q_a[10]_PORT_A_write_enable_reg = DFFE(TF1_q_a[10]_PORT_A_write_enable, TF1_q_a[10]_clock_0, , , TF1_q_a[10]_clock_enable_0);
TF1_q_a[10]_PORT_A_read_enable = Y1L1;
TF1_q_a[10]_PORT_A_read_enable_reg = DFFE(TF1_q_a[10]_PORT_A_read_enable, TF1_q_a[10]_clock_0, , , TF1_q_a[10]_clock_enable_0);
TF1_q_a[10]_PORT_A_byte_mask = BC3_src_data[33];
TF1_q_a[10]_PORT_A_byte_mask_reg = DFFE(TF1_q_a[10]_PORT_A_byte_mask, TF1_q_a[10]_clock_0, , , TF1_q_a[10]_clock_enable_0);
TF1_q_a[10]_clock_0 = CLOCK_50;
TF1_q_a[10]_clock_enable_0 = !VF1_r_early_rst;
TF1_q_a[10]_PORT_A_data_out = MEMORY(TF1_q_a[10]_PORT_A_data_in_reg, , TF1_q_a[10]_PORT_A_address_reg, , TF1_q_a[10]_PORT_A_write_enable_reg, TF1_q_a[10]_PORT_A_read_enable_reg, , , TF1_q_a[10]_PORT_A_byte_mask_reg, , TF1_q_a[10]_clock_0, , TF1_q_a[10]_clock_enable_0, , , , , );
TF1_q_a[10] = TF1_q_a[10]_PORT_A_data_out[0];


--TF1_q_a[6] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[6]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
TF1_q_a[6]_PORT_A_data_in = BC3L38;
TF1_q_a[6]_PORT_A_data_in_reg = DFFE(TF1_q_a[6]_PORT_A_data_in, TF1_q_a[6]_clock_0, , , TF1_q_a[6]_clock_enable_0);
TF1_q_a[6]_PORT_A_address = BUS(BC3_src_data[38], BC3_src_data[39], BC3_src_data[40], BC3_src_data[41], BC3_src_data[42], BC3_src_data[43], BC3_src_data[44], BC3_src_data[45], BC3_src_data[46], BC3_src_data[47], BC3_src_data[48], BC3_src_data[49]);
TF1_q_a[6]_PORT_A_address_reg = DFFE(TF1_q_a[6]_PORT_A_address, TF1_q_a[6]_clock_0, , , TF1_q_a[6]_clock_enable_0);
TF1_q_a[6]_PORT_A_write_enable = !Y1L1;
TF1_q_a[6]_PORT_A_write_enable_reg = DFFE(TF1_q_a[6]_PORT_A_write_enable, TF1_q_a[6]_clock_0, , , TF1_q_a[6]_clock_enable_0);
TF1_q_a[6]_PORT_A_read_enable = Y1L1;
TF1_q_a[6]_PORT_A_read_enable_reg = DFFE(TF1_q_a[6]_PORT_A_read_enable, TF1_q_a[6]_clock_0, , , TF1_q_a[6]_clock_enable_0);
TF1_q_a[6]_PORT_A_byte_mask = BC3_src_data[32];
TF1_q_a[6]_PORT_A_byte_mask_reg = DFFE(TF1_q_a[6]_PORT_A_byte_mask, TF1_q_a[6]_clock_0, , , TF1_q_a[6]_clock_enable_0);
TF1_q_a[6]_clock_0 = CLOCK_50;
TF1_q_a[6]_clock_enable_0 = !VF1_r_early_rst;
TF1_q_a[6]_PORT_A_data_out = MEMORY(TF1_q_a[6]_PORT_A_data_in_reg, , TF1_q_a[6]_PORT_A_address_reg, , TF1_q_a[6]_PORT_A_write_enable_reg, TF1_q_a[6]_PORT_A_read_enable_reg, , , TF1_q_a[6]_PORT_A_byte_mask_reg, , TF1_q_a[6]_clock_0, , TF1_q_a[6]_clock_enable_0, , , , , );
TF1_q_a[6] = TF1_q_a[6]_PORT_A_data_out[0];


--TF1_q_a[7] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[7]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
TF1_q_a[7]_PORT_A_data_in = BC3L39;
TF1_q_a[7]_PORT_A_data_in_reg = DFFE(TF1_q_a[7]_PORT_A_data_in, TF1_q_a[7]_clock_0, , , TF1_q_a[7]_clock_enable_0);
TF1_q_a[7]_PORT_A_address = BUS(BC3_src_data[38], BC3_src_data[39], BC3_src_data[40], BC3_src_data[41], BC3_src_data[42], BC3_src_data[43], BC3_src_data[44], BC3_src_data[45], BC3_src_data[46], BC3_src_data[47], BC3_src_data[48], BC3_src_data[49]);
TF1_q_a[7]_PORT_A_address_reg = DFFE(TF1_q_a[7]_PORT_A_address, TF1_q_a[7]_clock_0, , , TF1_q_a[7]_clock_enable_0);
TF1_q_a[7]_PORT_A_write_enable = !Y1L1;
TF1_q_a[7]_PORT_A_write_enable_reg = DFFE(TF1_q_a[7]_PORT_A_write_enable, TF1_q_a[7]_clock_0, , , TF1_q_a[7]_clock_enable_0);
TF1_q_a[7]_PORT_A_read_enable = Y1L1;
TF1_q_a[7]_PORT_A_read_enable_reg = DFFE(TF1_q_a[7]_PORT_A_read_enable, TF1_q_a[7]_clock_0, , , TF1_q_a[7]_clock_enable_0);
TF1_q_a[7]_PORT_A_byte_mask = BC3_src_data[32];
TF1_q_a[7]_PORT_A_byte_mask_reg = DFFE(TF1_q_a[7]_PORT_A_byte_mask, TF1_q_a[7]_clock_0, , , TF1_q_a[7]_clock_enable_0);
TF1_q_a[7]_clock_0 = CLOCK_50;
TF1_q_a[7]_clock_enable_0 = !VF1_r_early_rst;
TF1_q_a[7]_PORT_A_data_out = MEMORY(TF1_q_a[7]_PORT_A_data_in_reg, , TF1_q_a[7]_PORT_A_address_reg, , TF1_q_a[7]_PORT_A_write_enable_reg, TF1_q_a[7]_PORT_A_read_enable_reg, , , TF1_q_a[7]_PORT_A_byte_mask_reg, , TF1_q_a[7]_clock_0, , TF1_q_a[7]_clock_enable_0, , , , , );
TF1_q_a[7] = TF1_q_a[7]_PORT_A_data_out[0];


--U1L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~1
U1L2_adder_eqn = ( !QB2_counter_reg_bit[4] ) + ( GND ) + ( U1L19 );
U1L2 = SUM(U1L2_adder_eqn);

--U1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~2
U1L3_adder_eqn = ( !QB2_counter_reg_bit[4] ) + ( GND ) + ( U1L19 );
U1L3 = CARRY(U1L3_adder_eqn);


--U1L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~5
U1L6_adder_eqn = ( !QB2_counter_reg_bit[5] ) + ( GND ) + ( U1L3 );
U1L6 = SUM(U1L6_adder_eqn);

--U1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~6
U1L7_adder_eqn = ( !QB2_counter_reg_bit[5] ) + ( GND ) + ( U1L3 );
U1L7 = CARRY(U1L7_adder_eqn);


--U1L10 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~9
U1L10_adder_eqn = ( !MB2_b_full ) + ( VCC ) + ( U1L7 );
U1L10 = SUM(U1L10_adder_eqn);

--U1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~10
U1L11_adder_eqn = ( !MB2_b_full ) + ( VCC ) + ( U1L7 );
U1L11 = CARRY(U1L11_adder_eqn);


--U1L14 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~13
U1L14_adder_eqn = ( VCC ) + ( GND ) + ( U1L11 );
U1L14 = SUM(U1L14_adder_eqn);


--U1L18 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~17
U1L18_adder_eqn = ( !QB2_counter_reg_bit[3] ) + ( GND ) + ( U1L27 );
U1L18 = SUM(U1L18_adder_eqn);

--U1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~18
U1L19_adder_eqn = ( !QB2_counter_reg_bit[3] ) + ( GND ) + ( U1L27 );
U1L19 = CARRY(U1L19_adder_eqn);


--U1L22 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~21
U1L22_adder_eqn = ( !QB2_counter_reg_bit[0] ) + ( !QB2_counter_reg_bit[1] ) + ( !VCC );
U1L22 = SUM(U1L22_adder_eqn);

--U1L23 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~22
U1L23_adder_eqn = ( !QB2_counter_reg_bit[0] ) + ( !QB2_counter_reg_bit[1] ) + ( !VCC );
U1L23 = CARRY(U1L23_adder_eqn);


--U1L26 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~25
U1L26_adder_eqn = ( !QB2_counter_reg_bit[2] ) + ( GND ) + ( U1L23 );
U1L26 = SUM(U1L26_adder_eqn);

--U1L27 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~26
U1L27_adder_eqn = ( !QB2_counter_reg_bit[2] ) + ( GND ) + ( U1L23 );
U1L27 = CARRY(U1L27_adder_eqn);


--JE1_sr[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[21]
--register power-up is low

JE1_sr[21] = DFFEAS(JE1L82, A1L48,  ,  , JE1L47,  ,  , JE1L39,  );


--JE1_sr[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[20]
--register power-up is low

JE1_sr[20] = DFFEAS(JE1L83, A1L48,  ,  , JE1L47,  ,  , JE1L39,  );


--SE1_q_a[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[5]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE1_q_a[5]_PORT_A_data_in = FE1L124;
SE1_q_a[5]_PORT_A_data_in_reg = DFFE(SE1_q_a[5]_PORT_A_data_in, SE1_q_a[5]_clock_0, , , SE1_q_a[5]_clock_enable_0);
SE1_q_a[5]_PORT_A_address = BUS(FE1L106, FE1L107, FE1L108, FE1L109, FE1L110, FE1L111, FE1L112, FE1L113);
SE1_q_a[5]_PORT_A_address_reg = DFFE(SE1_q_a[5]_PORT_A_address, SE1_q_a[5]_clock_0, , , SE1_q_a[5]_clock_enable_0);
SE1_q_a[5]_PORT_A_write_enable = FE1L152;
SE1_q_a[5]_PORT_A_write_enable_reg = DFFE(SE1_q_a[5]_PORT_A_write_enable, SE1_q_a[5]_clock_0, , , SE1_q_a[5]_clock_enable_0);
SE1_q_a[5]_PORT_A_read_enable = !FE1L152;
SE1_q_a[5]_PORT_A_read_enable_reg = DFFE(SE1_q_a[5]_PORT_A_read_enable, SE1_q_a[5]_clock_0, , , SE1_q_a[5]_clock_enable_0);
SE1_q_a[5]_PORT_A_byte_mask = FE1L114;
SE1_q_a[5]_PORT_A_byte_mask_reg = DFFE(SE1_q_a[5]_PORT_A_byte_mask, SE1_q_a[5]_clock_0, , , SE1_q_a[5]_clock_enable_0);
SE1_q_a[5]_clock_0 = CLOCK_50;
SE1_q_a[5]_clock_enable_0 = FE1_ociram_reset_req;
SE1_q_a[5]_PORT_A_data_out = MEMORY(SE1_q_a[5]_PORT_A_data_in_reg, , SE1_q_a[5]_PORT_A_address_reg, , SE1_q_a[5]_PORT_A_write_enable_reg, SE1_q_a[5]_PORT_A_read_enable_reg, , , SE1_q_a[5]_PORT_A_byte_mask_reg, , SE1_q_a[5]_clock_0, , SE1_q_a[5]_clock_enable_0, , , , , );
SE1_q_a[5] = SE1_q_a[5]_PORT_A_data_out[0];


--SE1_q_a[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[11]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE1_q_a[11]_PORT_A_data_in = FE1L130;
SE1_q_a[11]_PORT_A_data_in_reg = DFFE(SE1_q_a[11]_PORT_A_data_in, SE1_q_a[11]_clock_0, , , SE1_q_a[11]_clock_enable_0);
SE1_q_a[11]_PORT_A_address = BUS(FE1L106, FE1L107, FE1L108, FE1L109, FE1L110, FE1L111, FE1L112, FE1L113);
SE1_q_a[11]_PORT_A_address_reg = DFFE(SE1_q_a[11]_PORT_A_address, SE1_q_a[11]_clock_0, , , SE1_q_a[11]_clock_enable_0);
SE1_q_a[11]_PORT_A_write_enable = FE1L152;
SE1_q_a[11]_PORT_A_write_enable_reg = DFFE(SE1_q_a[11]_PORT_A_write_enable, SE1_q_a[11]_clock_0, , , SE1_q_a[11]_clock_enable_0);
SE1_q_a[11]_PORT_A_read_enable = !FE1L152;
SE1_q_a[11]_PORT_A_read_enable_reg = DFFE(SE1_q_a[11]_PORT_A_read_enable, SE1_q_a[11]_clock_0, , , SE1_q_a[11]_clock_enable_0);
SE1_q_a[11]_PORT_A_byte_mask = FE1L115;
SE1_q_a[11]_PORT_A_byte_mask_reg = DFFE(SE1_q_a[11]_PORT_A_byte_mask, SE1_q_a[11]_clock_0, , , SE1_q_a[11]_clock_enable_0);
SE1_q_a[11]_clock_0 = CLOCK_50;
SE1_q_a[11]_clock_enable_0 = FE1_ociram_reset_req;
SE1_q_a[11]_PORT_A_data_out = MEMORY(SE1_q_a[11]_PORT_A_data_in_reg, , SE1_q_a[11]_PORT_A_address_reg, , SE1_q_a[11]_PORT_A_write_enable_reg, SE1_q_a[11]_PORT_A_read_enable_reg, , , SE1_q_a[11]_PORT_A_byte_mask_reg, , SE1_q_a[11]_clock_0, , SE1_q_a[11]_clock_enable_0, , , , , );
SE1_q_a[11] = SE1_q_a[11]_PORT_A_data_out[0];


--SE1_q_a[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[12]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE1_q_a[12]_PORT_A_data_in = FE1L131;
SE1_q_a[12]_PORT_A_data_in_reg = DFFE(SE1_q_a[12]_PORT_A_data_in, SE1_q_a[12]_clock_0, , , SE1_q_a[12]_clock_enable_0);
SE1_q_a[12]_PORT_A_address = BUS(FE1L106, FE1L107, FE1L108, FE1L109, FE1L110, FE1L111, FE1L112, FE1L113);
SE1_q_a[12]_PORT_A_address_reg = DFFE(SE1_q_a[12]_PORT_A_address, SE1_q_a[12]_clock_0, , , SE1_q_a[12]_clock_enable_0);
SE1_q_a[12]_PORT_A_write_enable = FE1L152;
SE1_q_a[12]_PORT_A_write_enable_reg = DFFE(SE1_q_a[12]_PORT_A_write_enable, SE1_q_a[12]_clock_0, , , SE1_q_a[12]_clock_enable_0);
SE1_q_a[12]_PORT_A_read_enable = !FE1L152;
SE1_q_a[12]_PORT_A_read_enable_reg = DFFE(SE1_q_a[12]_PORT_A_read_enable, SE1_q_a[12]_clock_0, , , SE1_q_a[12]_clock_enable_0);
SE1_q_a[12]_PORT_A_byte_mask = FE1L115;
SE1_q_a[12]_PORT_A_byte_mask_reg = DFFE(SE1_q_a[12]_PORT_A_byte_mask, SE1_q_a[12]_clock_0, , , SE1_q_a[12]_clock_enable_0);
SE1_q_a[12]_clock_0 = CLOCK_50;
SE1_q_a[12]_clock_enable_0 = FE1_ociram_reset_req;
SE1_q_a[12]_PORT_A_data_out = MEMORY(SE1_q_a[12]_PORT_A_data_in_reg, , SE1_q_a[12]_PORT_A_address_reg, , SE1_q_a[12]_PORT_A_write_enable_reg, SE1_q_a[12]_PORT_A_read_enable_reg, , , SE1_q_a[12]_PORT_A_byte_mask_reg, , SE1_q_a[12]_clock_0, , SE1_q_a[12]_clock_enable_0, , , , , );
SE1_q_a[12] = SE1_q_a[12]_PORT_A_data_out[0];


--SE1_q_a[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[13]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE1_q_a[13]_PORT_A_data_in = FE1L132;
SE1_q_a[13]_PORT_A_data_in_reg = DFFE(SE1_q_a[13]_PORT_A_data_in, SE1_q_a[13]_clock_0, , , SE1_q_a[13]_clock_enable_0);
SE1_q_a[13]_PORT_A_address = BUS(FE1L106, FE1L107, FE1L108, FE1L109, FE1L110, FE1L111, FE1L112, FE1L113);
SE1_q_a[13]_PORT_A_address_reg = DFFE(SE1_q_a[13]_PORT_A_address, SE1_q_a[13]_clock_0, , , SE1_q_a[13]_clock_enable_0);
SE1_q_a[13]_PORT_A_write_enable = FE1L152;
SE1_q_a[13]_PORT_A_write_enable_reg = DFFE(SE1_q_a[13]_PORT_A_write_enable, SE1_q_a[13]_clock_0, , , SE1_q_a[13]_clock_enable_0);
SE1_q_a[13]_PORT_A_read_enable = !FE1L152;
SE1_q_a[13]_PORT_A_read_enable_reg = DFFE(SE1_q_a[13]_PORT_A_read_enable, SE1_q_a[13]_clock_0, , , SE1_q_a[13]_clock_enable_0);
SE1_q_a[13]_PORT_A_byte_mask = FE1L115;
SE1_q_a[13]_PORT_A_byte_mask_reg = DFFE(SE1_q_a[13]_PORT_A_byte_mask, SE1_q_a[13]_clock_0, , , SE1_q_a[13]_clock_enable_0);
SE1_q_a[13]_clock_0 = CLOCK_50;
SE1_q_a[13]_clock_enable_0 = FE1_ociram_reset_req;
SE1_q_a[13]_PORT_A_data_out = MEMORY(SE1_q_a[13]_PORT_A_data_in_reg, , SE1_q_a[13]_PORT_A_address_reg, , SE1_q_a[13]_PORT_A_write_enable_reg, SE1_q_a[13]_PORT_A_read_enable_reg, , , SE1_q_a[13]_PORT_A_byte_mask_reg, , SE1_q_a[13]_clock_0, , SE1_q_a[13]_clock_enable_0, , , , , );
SE1_q_a[13] = SE1_q_a[13]_PORT_A_data_out[0];


--SE1_q_a[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[14]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE1_q_a[14]_PORT_A_data_in = FE1L133;
SE1_q_a[14]_PORT_A_data_in_reg = DFFE(SE1_q_a[14]_PORT_A_data_in, SE1_q_a[14]_clock_0, , , SE1_q_a[14]_clock_enable_0);
SE1_q_a[14]_PORT_A_address = BUS(FE1L106, FE1L107, FE1L108, FE1L109, FE1L110, FE1L111, FE1L112, FE1L113);
SE1_q_a[14]_PORT_A_address_reg = DFFE(SE1_q_a[14]_PORT_A_address, SE1_q_a[14]_clock_0, , , SE1_q_a[14]_clock_enable_0);
SE1_q_a[14]_PORT_A_write_enable = FE1L152;
SE1_q_a[14]_PORT_A_write_enable_reg = DFFE(SE1_q_a[14]_PORT_A_write_enable, SE1_q_a[14]_clock_0, , , SE1_q_a[14]_clock_enable_0);
SE1_q_a[14]_PORT_A_read_enable = !FE1L152;
SE1_q_a[14]_PORT_A_read_enable_reg = DFFE(SE1_q_a[14]_PORT_A_read_enable, SE1_q_a[14]_clock_0, , , SE1_q_a[14]_clock_enable_0);
SE1_q_a[14]_PORT_A_byte_mask = FE1L115;
SE1_q_a[14]_PORT_A_byte_mask_reg = DFFE(SE1_q_a[14]_PORT_A_byte_mask, SE1_q_a[14]_clock_0, , , SE1_q_a[14]_clock_enable_0);
SE1_q_a[14]_clock_0 = CLOCK_50;
SE1_q_a[14]_clock_enable_0 = FE1_ociram_reset_req;
SE1_q_a[14]_PORT_A_data_out = MEMORY(SE1_q_a[14]_PORT_A_data_in_reg, , SE1_q_a[14]_PORT_A_address_reg, , SE1_q_a[14]_PORT_A_write_enable_reg, SE1_q_a[14]_PORT_A_read_enable_reg, , , SE1_q_a[14]_PORT_A_byte_mask_reg, , SE1_q_a[14]_clock_0, , SE1_q_a[14]_clock_enable_0, , , , , );
SE1_q_a[14] = SE1_q_a[14]_PORT_A_data_out[0];


--SE1_q_a[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[15]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE1_q_a[15]_PORT_A_data_in = FE1L134;
SE1_q_a[15]_PORT_A_data_in_reg = DFFE(SE1_q_a[15]_PORT_A_data_in, SE1_q_a[15]_clock_0, , , SE1_q_a[15]_clock_enable_0);
SE1_q_a[15]_PORT_A_address = BUS(FE1L106, FE1L107, FE1L108, FE1L109, FE1L110, FE1L111, FE1L112, FE1L113);
SE1_q_a[15]_PORT_A_address_reg = DFFE(SE1_q_a[15]_PORT_A_address, SE1_q_a[15]_clock_0, , , SE1_q_a[15]_clock_enable_0);
SE1_q_a[15]_PORT_A_write_enable = FE1L152;
SE1_q_a[15]_PORT_A_write_enable_reg = DFFE(SE1_q_a[15]_PORT_A_write_enable, SE1_q_a[15]_clock_0, , , SE1_q_a[15]_clock_enable_0);
SE1_q_a[15]_PORT_A_read_enable = !FE1L152;
SE1_q_a[15]_PORT_A_read_enable_reg = DFFE(SE1_q_a[15]_PORT_A_read_enable, SE1_q_a[15]_clock_0, , , SE1_q_a[15]_clock_enable_0);
SE1_q_a[15]_PORT_A_byte_mask = FE1L115;
SE1_q_a[15]_PORT_A_byte_mask_reg = DFFE(SE1_q_a[15]_PORT_A_byte_mask, SE1_q_a[15]_clock_0, , , SE1_q_a[15]_clock_enable_0);
SE1_q_a[15]_clock_0 = CLOCK_50;
SE1_q_a[15]_clock_enable_0 = FE1_ociram_reset_req;
SE1_q_a[15]_PORT_A_data_out = MEMORY(SE1_q_a[15]_PORT_A_data_in_reg, , SE1_q_a[15]_PORT_A_address_reg, , SE1_q_a[15]_PORT_A_write_enable_reg, SE1_q_a[15]_PORT_A_read_enable_reg, , , SE1_q_a[15]_PORT_A_byte_mask_reg, , SE1_q_a[15]_clock_0, , SE1_q_a[15]_clock_enable_0, , , , , );
SE1_q_a[15] = SE1_q_a[15]_PORT_A_data_out[0];


--SE1_q_a[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[16]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE1_q_a[16]_PORT_A_data_in = FE1L135;
SE1_q_a[16]_PORT_A_data_in_reg = DFFE(SE1_q_a[16]_PORT_A_data_in, SE1_q_a[16]_clock_0, , , SE1_q_a[16]_clock_enable_0);
SE1_q_a[16]_PORT_A_address = BUS(FE1L106, FE1L107, FE1L108, FE1L109, FE1L110, FE1L111, FE1L112, FE1L113);
SE1_q_a[16]_PORT_A_address_reg = DFFE(SE1_q_a[16]_PORT_A_address, SE1_q_a[16]_clock_0, , , SE1_q_a[16]_clock_enable_0);
SE1_q_a[16]_PORT_A_write_enable = FE1L152;
SE1_q_a[16]_PORT_A_write_enable_reg = DFFE(SE1_q_a[16]_PORT_A_write_enable, SE1_q_a[16]_clock_0, , , SE1_q_a[16]_clock_enable_0);
SE1_q_a[16]_PORT_A_read_enable = !FE1L152;
SE1_q_a[16]_PORT_A_read_enable_reg = DFFE(SE1_q_a[16]_PORT_A_read_enable, SE1_q_a[16]_clock_0, , , SE1_q_a[16]_clock_enable_0);
SE1_q_a[16]_PORT_A_byte_mask = FE1L116;
SE1_q_a[16]_PORT_A_byte_mask_reg = DFFE(SE1_q_a[16]_PORT_A_byte_mask, SE1_q_a[16]_clock_0, , , SE1_q_a[16]_clock_enable_0);
SE1_q_a[16]_clock_0 = CLOCK_50;
SE1_q_a[16]_clock_enable_0 = FE1_ociram_reset_req;
SE1_q_a[16]_PORT_A_data_out = MEMORY(SE1_q_a[16]_PORT_A_data_in_reg, , SE1_q_a[16]_PORT_A_address_reg, , SE1_q_a[16]_PORT_A_write_enable_reg, SE1_q_a[16]_PORT_A_read_enable_reg, , , SE1_q_a[16]_PORT_A_byte_mask_reg, , SE1_q_a[16]_clock_0, , SE1_q_a[16]_clock_enable_0, , , , , );
SE1_q_a[16] = SE1_q_a[16]_PORT_A_data_out[0];


--TD2_q_b[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD2_q_b[16]_PORT_A_data_in = MD1L809;
TD2_q_b[16]_PORT_A_data_in_reg = DFFE(TD2_q_b[16]_PORT_A_data_in, TD2_q_b[16]_clock_0, , , );
TD2_q_b[16]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD2_q_b[16]_PORT_A_address_reg = DFFE(TD2_q_b[16]_PORT_A_address, TD2_q_b[16]_clock_0, , , );
TD2_q_b[16]_PORT_B_address = BUS(MD1_D_iw[22], MD1_D_iw[23], MD1_D_iw[24], MD1_D_iw[25], MD1_D_iw[26]);
TD2_q_b[16]_PORT_B_address_reg = DFFE(TD2_q_b[16]_PORT_B_address, TD2_q_b[16]_clock_1, , , );
TD2_q_b[16]_PORT_A_write_enable = MD1_W_rf_wren;
TD2_q_b[16]_PORT_A_write_enable_reg = DFFE(TD2_q_b[16]_PORT_A_write_enable, TD2_q_b[16]_clock_0, , , );
TD2_q_b[16]_PORT_B_read_enable = VCC;
TD2_q_b[16]_PORT_B_read_enable_reg = DFFE(TD2_q_b[16]_PORT_B_read_enable, TD2_q_b[16]_clock_1, , , );
TD2_q_b[16]_clock_0 = CLOCK_50;
TD2_q_b[16]_clock_1 = CLOCK_50;
TD2_q_b[16]_clock_enable_0 = MD1_W_rf_wren;
TD2_q_b[16]_PORT_B_data_out = MEMORY(TD2_q_b[16]_PORT_A_data_in_reg, , TD2_q_b[16]_PORT_A_address_reg, TD2_q_b[16]_PORT_B_address_reg, TD2_q_b[16]_PORT_A_write_enable_reg, , , TD2_q_b[16]_PORT_B_read_enable_reg, , , TD2_q_b[16]_clock_0, TD2_q_b[16]_clock_1, TD2_q_b[16]_clock_enable_0, , , , , );
TD2_q_b[16] = TD2_q_b[16]_PORT_B_data_out[0];


--UC2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~5
UC2L6_adder_eqn = ( (UC2_burst_uncompress_address_offset[0] & ((!RB2L2) # (!SB2_mem_used[0]))) ) + ( !SB2_mem[0][41] ) + ( !VCC );
UC2L6 = SUM(UC2L6_adder_eqn);

--UC2L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~6
UC2L7_adder_eqn = ( (UC2_burst_uncompress_address_offset[0] & ((!RB2L2) # (!SB2_mem_used[0]))) ) + ( !SB2_mem[0][41] ) + ( !VCC );
UC2L7 = CARRY(UC2L7_adder_eqn);


--AF1_break_readreg[25] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[25]
--register power-up is low

AF1_break_readreg[25] = DFFEAS(LF1_jdo[25], CLOCK_50,  ,  , AF1L7,  ,  , AF1L8,  );


--KF1_MonDReg[25] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[25]
--register power-up is low

KF1_MonDReg[25] = DFFEAS(LF1_jdo[28], CLOCK_50,  ,  , KF1L50, SE2_q_a[25],  , KF1L61, LF1_take_action_ocimem_b);


--SE2_q_a[24] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[24]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE2_q_a[24]_PORT_A_data_in = KF1L143;
SE2_q_a[24]_PORT_A_data_in_reg = DFFE(SE2_q_a[24]_PORT_A_data_in, SE2_q_a[24]_clock_0, , , SE2_q_a[24]_clock_enable_0);
SE2_q_a[24]_PORT_A_address = BUS(KF1L106, KF1L107, KF1L108, KF1L109, KF1L110, KF1L111, KF1L112, KF1L113);
SE2_q_a[24]_PORT_A_address_reg = DFFE(SE2_q_a[24]_PORT_A_address, SE2_q_a[24]_clock_0, , , SE2_q_a[24]_clock_enable_0);
SE2_q_a[24]_PORT_A_write_enable = KF1L152;
SE2_q_a[24]_PORT_A_write_enable_reg = DFFE(SE2_q_a[24]_PORT_A_write_enable, SE2_q_a[24]_clock_0, , , SE2_q_a[24]_clock_enable_0);
SE2_q_a[24]_PORT_A_read_enable = !KF1L152;
SE2_q_a[24]_PORT_A_read_enable_reg = DFFE(SE2_q_a[24]_PORT_A_read_enable, SE2_q_a[24]_clock_0, , , SE2_q_a[24]_clock_enable_0);
SE2_q_a[24]_PORT_A_byte_mask = KF1L117;
SE2_q_a[24]_PORT_A_byte_mask_reg = DFFE(SE2_q_a[24]_PORT_A_byte_mask, SE2_q_a[24]_clock_0, , , SE2_q_a[24]_clock_enable_0);
SE2_q_a[24]_clock_0 = CLOCK_50;
SE2_q_a[24]_clock_enable_0 = KF1_ociram_reset_req;
SE2_q_a[24]_PORT_A_data_out = MEMORY(SE2_q_a[24]_PORT_A_data_in_reg, , SE2_q_a[24]_PORT_A_address_reg, , SE2_q_a[24]_PORT_A_write_enable_reg, SE2_q_a[24]_PORT_A_read_enable_reg, , , SE2_q_a[24]_PORT_A_byte_mask_reg, , SE2_q_a[24]_clock_0, , SE2_q_a[24]_clock_enable_0, , , , , );
SE2_q_a[24] = SE2_q_a[24]_PORT_A_data_out[0];


--TE1_av_ld_byte0_data[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte0_data[0]
--register power-up is low

TE1_av_ld_byte0_data[0] = DFFEAS(SC2L7, CLOCK_50, !VF2_r_sync_rst,  , TE1L845, TE1_av_ld_byte1_data[0],  ,  , TE1L940);


--TE1_W_alu_result[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[0]
--register power-up is low

TE1_W_alu_result[0] = DFFEAS(TE1L307, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L339,  );


--TE1L122 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~65
TE1L122_adder_eqn = ( TE1_E_alu_sub ) + ( GND ) + ( TE1L131 );
TE1L122 = SUM(TE1L122_adder_eqn);


--TE1_E_src2[22] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[22]
--register power-up is low

TE1_E_src2[22] = DFFEAS(TE1L715, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L725,  );


--TE1_E_src1[22] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[22]
--register power-up is low

TE1_E_src1[22] = DFFEAS(TD3_q_b[22], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L483,  );


--TE1_E_src2[19] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[19]
--register power-up is low

TE1_E_src2[19] = DFFEAS(TE1L712, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L725,  );


--TE1_E_src1[19] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[19]
--register power-up is low

TE1_E_src1[19] = DFFEAS(TD3_q_b[19], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L483,  );


--TE1_E_src2[18] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[18]
--register power-up is low

TE1_E_src2[18] = DFFEAS(TE1L711, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L725,  );


--TE1_E_src1[18] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[18]
--register power-up is low

TE1_E_src1[18] = DFFEAS(TD3_q_b[18], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L483,  );


--TE1_E_src2[17] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[17]
--register power-up is low

TE1_E_src2[17] = DFFEAS(TE1L710, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L725,  );


--TE1_E_src1[17] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[17]
--register power-up is low

TE1_E_src1[17] = DFFEAS(TD3_q_b[17], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L483,  );


--TE1_E_src1[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[1]
--register power-up is low

TE1_E_src1[1] = DFFEAS(TD3_q_b[1], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L483,  );


--TE1_E_src2[16] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[16]
--register power-up is low

TE1_E_src2[16] = DFFEAS(TE1L709, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L725,  );


--TE1_E_src1[16] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[16]
--register power-up is low

TE1_E_src1[16] = DFFEAS(TD3_q_b[16], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L483,  );


--TE1_E_src2[21] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[21]
--register power-up is low

TE1_E_src2[21] = DFFEAS(TE1L714, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L725,  );


--TE1_E_src1[21] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[21]
--register power-up is low

TE1_E_src1[21] = DFFEAS(TD3_q_b[21], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L483,  );


--TE1_E_src2[23] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[23]
--register power-up is low

TE1_E_src2[23] = DFFEAS(TE1L716, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L725,  );


--TE1_E_src1[23] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[23]
--register power-up is low

TE1_E_src1[23] = DFFEAS(TD3_q_b[23], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L483,  );


--TE1_E_src2[20] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[20]
--register power-up is low

TE1_E_src2[20] = DFFEAS(TE1L713, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L725,  );


--TE1_E_src1[20] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[20]
--register power-up is low

TE1_E_src1[20] = DFFEAS(TD3_q_b[20], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L483,  );


--TE1_E_src2[25] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[25]
--register power-up is low

TE1_E_src2[25] = DFFEAS(TE1L718, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L725,  );


--TE1_E_src1[25] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[25]
--register power-up is low

TE1_E_src1[25] = DFFEAS(TD3_q_b[25], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L483,  );


--TE1_E_src2[24] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[24]
--register power-up is low

TE1_E_src2[24] = DFFEAS(TE1L717, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L725,  );


--TE1_E_src1[24] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[24]
--register power-up is low

TE1_E_src1[24] = DFFEAS(TD3_q_b[24], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L483,  );


--TE1_E_src2[27] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[27]
--register power-up is low

TE1_E_src2[27] = DFFEAS(TE1L720, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L725,  );


--TE1_E_src1[27] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[27]
--register power-up is low

TE1_E_src1[27] = DFFEAS(TD3_q_b[27], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L483,  );


--TE1_E_src2[26] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[26]
--register power-up is low

TE1_E_src2[26] = DFFEAS(TE1L719, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L725,  );


--TE1_E_src1[26] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[26]
--register power-up is low

TE1_E_src1[26] = DFFEAS(TD3_q_b[26], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L483,  );


--TE1_E_src1[31] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[31]
--register power-up is low

TE1_E_src1[31] = DFFEAS(TD3_q_b[31], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L483,  );


--TE1_E_src2[30] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[30]
--register power-up is low

TE1_E_src2[30] = DFFEAS(TE1L723, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L725,  );


--TE1_E_src1[30] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[30]
--register power-up is low

TE1_E_src1[30] = DFFEAS(TD3_q_b[30], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L483,  );


--TE1_E_src2[29] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[29]
--register power-up is low

TE1_E_src2[29] = DFFEAS(TE1L722, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L725,  );


--TE1_E_src1[29] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[29]
--register power-up is low

TE1_E_src1[29] = DFFEAS(TD3_q_b[29], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L483,  );


--TE1_E_src2[28] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[28]
--register power-up is low

TE1_E_src2[28] = DFFEAS(TE1L721, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L725,  );


--TE1_E_src1[28] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[28]
--register power-up is low

TE1_E_src1[28] = DFFEAS(TD3_q_b[28], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L483,  );


--AF1_break_readreg[5] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[5]
--register power-up is low

AF1_break_readreg[5] = DFFEAS(LF1_jdo[5], CLOCK_50,  ,  , AF1L7,  ,  , AF1L8,  );


--SE2_q_a[4] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[4]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE2_q_a[4]_PORT_A_data_in = KF1L123;
SE2_q_a[4]_PORT_A_data_in_reg = DFFE(SE2_q_a[4]_PORT_A_data_in, SE2_q_a[4]_clock_0, , , SE2_q_a[4]_clock_enable_0);
SE2_q_a[4]_PORT_A_address = BUS(KF1L106, KF1L107, KF1L108, KF1L109, KF1L110, KF1L111, KF1L112, KF1L113);
SE2_q_a[4]_PORT_A_address_reg = DFFE(SE2_q_a[4]_PORT_A_address, SE2_q_a[4]_clock_0, , , SE2_q_a[4]_clock_enable_0);
SE2_q_a[4]_PORT_A_write_enable = KF1L152;
SE2_q_a[4]_PORT_A_write_enable_reg = DFFE(SE2_q_a[4]_PORT_A_write_enable, SE2_q_a[4]_clock_0, , , SE2_q_a[4]_clock_enable_0);
SE2_q_a[4]_PORT_A_read_enable = !KF1L152;
SE2_q_a[4]_PORT_A_read_enable_reg = DFFE(SE2_q_a[4]_PORT_A_read_enable, SE2_q_a[4]_clock_0, , , SE2_q_a[4]_clock_enable_0);
SE2_q_a[4]_PORT_A_byte_mask = KF1L114;
SE2_q_a[4]_PORT_A_byte_mask_reg = DFFE(SE2_q_a[4]_PORT_A_byte_mask, SE2_q_a[4]_clock_0, , , SE2_q_a[4]_clock_enable_0);
SE2_q_a[4]_clock_0 = CLOCK_50;
SE2_q_a[4]_clock_enable_0 = KF1_ociram_reset_req;
SE2_q_a[4]_PORT_A_data_out = MEMORY(SE2_q_a[4]_PORT_A_data_in_reg, , SE2_q_a[4]_PORT_A_address_reg, , SE2_q_a[4]_PORT_A_write_enable_reg, SE2_q_a[4]_PORT_A_read_enable_reg, , , SE2_q_a[4]_PORT_A_byte_mask_reg, , SE2_q_a[4]_clock_0, , SE2_q_a[4]_clock_enable_0, , , , , );
SE2_q_a[4] = SE2_q_a[4]_PORT_A_data_out[0];


--TD4_q_b[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD4_q_b[1]_PORT_A_data_in = TE1L795;
TD4_q_b[1]_PORT_A_data_in_reg = DFFE(TD4_q_b[1]_PORT_A_data_in, TD4_q_b[1]_clock_0, , , );
TD4_q_b[1]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD4_q_b[1]_PORT_A_address_reg = DFFE(TD4_q_b[1]_PORT_A_address, TD4_q_b[1]_clock_0, , , );
TD4_q_b[1]_PORT_B_address = BUS(TE1_D_iw[22], TE1_D_iw[23], TE1_D_iw[24], TE1_D_iw[25], TE1_D_iw[26]);
TD4_q_b[1]_PORT_B_address_reg = DFFE(TD4_q_b[1]_PORT_B_address, TD4_q_b[1]_clock_1, , , );
TD4_q_b[1]_PORT_A_write_enable = TE1_W_rf_wren;
TD4_q_b[1]_PORT_A_write_enable_reg = DFFE(TD4_q_b[1]_PORT_A_write_enable, TD4_q_b[1]_clock_0, , , );
TD4_q_b[1]_PORT_B_read_enable = VCC;
TD4_q_b[1]_PORT_B_read_enable_reg = DFFE(TD4_q_b[1]_PORT_B_read_enable, TD4_q_b[1]_clock_1, , , );
TD4_q_b[1]_clock_0 = CLOCK_50;
TD4_q_b[1]_clock_1 = CLOCK_50;
TD4_q_b[1]_clock_enable_0 = TE1_W_rf_wren;
TD4_q_b[1]_PORT_B_data_out = MEMORY(TD4_q_b[1]_PORT_A_data_in_reg, , TD4_q_b[1]_PORT_A_address_reg, TD4_q_b[1]_PORT_B_address_reg, TD4_q_b[1]_PORT_A_write_enable_reg, , , TD4_q_b[1]_PORT_B_read_enable_reg, , , TD4_q_b[1]_clock_0, TD4_q_b[1]_clock_1, TD4_q_b[1]_clock_enable_0, , , , , );
TD4_q_b[1] = TD4_q_b[1]_PORT_B_data_out[0];


--MF1_sr[18] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[18]
--register power-up is low

MF1_sr[18] = DFFEAS(MF1L81, A1L75,  ,  , MF1L46,  ,  , MF1L42,  );


--AF1_break_readreg[16] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[16]
--register power-up is low

AF1_break_readreg[16] = DFFEAS(LF1_jdo[16], CLOCK_50,  ,  , AF1L7,  ,  , AF1L8,  );


--KF1_MonDReg[16] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[16]
--register power-up is low

KF1_MonDReg[16] = DFFEAS(LF1_jdo[19], CLOCK_50,  ,  , KF1L50, SE2_q_a[16],  , KF1L61, LF1_take_action_ocimem_b);


--AF1_break_readreg[26] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[26]
--register power-up is low

AF1_break_readreg[26] = DFFEAS(LF1_jdo[26], CLOCK_50,  ,  , AF1L7,  ,  , AF1L8,  );


--KF1_MonDReg[26] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[26]
--register power-up is low

KF1_MonDReg[26] = DFFEAS(LF1_jdo[29], CLOCK_50,  ,  , KF1L50, SE2_q_a[26],  , KF1L61, LF1_take_action_ocimem_b);


--AF1_break_readreg[27] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[27]
--register power-up is low

AF1_break_readreg[27] = DFFEAS(LF1_jdo[27], CLOCK_50,  ,  , AF1L7,  ,  , AF1L8,  );


--KF1_MonDReg[27] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[27]
--register power-up is low

KF1_MonDReg[27] = DFFEAS(LF1_jdo[30], CLOCK_50,  ,  , KF1L50, SE2_q_a[27],  , KF1L61, LF1_take_action_ocimem_b);


--AF1_break_readreg[28] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[28]
--register power-up is low

AF1_break_readreg[28] = DFFEAS(LF1_jdo[28], CLOCK_50,  ,  , AF1L7,  ,  , AF1L8,  );


--KF1_MonDReg[28] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[28]
--register power-up is low

KF1_MonDReg[28] = DFFEAS(LF1_jdo[31], CLOCK_50,  ,  , KF1L50, SE2_q_a[28],  , KF1L61, LF1_take_action_ocimem_b);


--AF1_break_readreg[29] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[29]
--register power-up is low

AF1_break_readreg[29] = DFFEAS(LF1_jdo[29], CLOCK_50,  ,  , AF1L7,  ,  , AF1L8,  );


--KF1_MonDReg[30] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[30]
--register power-up is low

KF1_MonDReg[30] = DFFEAS(LF1_jdo[33], CLOCK_50,  ,  , KF1L50, SE2_q_a[30],  , KF1L61, LF1_take_action_ocimem_b);


--AF1_break_readreg[30] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[30]
--register power-up is low

AF1_break_readreg[30] = DFFEAS(LF1_jdo[30], CLOCK_50,  ,  , AF1L7,  ,  , AF1L8,  );


--AF1_break_readreg[31] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[31]
--register power-up is low

AF1_break_readreg[31] = DFFEAS(LF1_jdo[31], CLOCK_50,  ,  , AF1L7,  ,  , AF1L8,  );


--KF1_MonDReg[31] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[31]
--register power-up is low

KF1_MonDReg[31] = DFFEAS(LF1_jdo[34], CLOCK_50,  ,  , KF1L50, SE2_q_a[31],  , KF1L61, LF1_take_action_ocimem_b);


--TE1L127 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~70
TE1L127_adder_eqn = ( TE1_E_alu_sub ) + ( VCC ) + ( !VCC );
TE1L127 = CARRY(TE1L127_adder_eqn);


--TD3_q_b[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD3_q_b[0]_PORT_A_data_in = TE1L791;
TD3_q_b[0]_PORT_A_data_in_reg = DFFE(TD3_q_b[0]_PORT_A_data_in, TD3_q_b[0]_clock_0, , , );
TD3_q_b[0]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD3_q_b[0]_PORT_A_address_reg = DFFE(TD3_q_b[0]_PORT_A_address, TD3_q_b[0]_clock_0, , , );
TD3_q_b[0]_PORT_B_address = BUS(TE1_D_iw[27], TE1_D_iw[28], TE1_D_iw[29], TE1_D_iw[30], TE1_D_iw[31]);
TD3_q_b[0]_PORT_B_address_reg = DFFE(TD3_q_b[0]_PORT_B_address, TD3_q_b[0]_clock_1, , , );
TD3_q_b[0]_PORT_A_write_enable = TE1_W_rf_wren;
TD3_q_b[0]_PORT_A_write_enable_reg = DFFE(TD3_q_b[0]_PORT_A_write_enable, TD3_q_b[0]_clock_0, , , );
TD3_q_b[0]_PORT_B_read_enable = VCC;
TD3_q_b[0]_PORT_B_read_enable_reg = DFFE(TD3_q_b[0]_PORT_B_read_enable, TD3_q_b[0]_clock_1, , , );
TD3_q_b[0]_clock_0 = CLOCK_50;
TD3_q_b[0]_clock_1 = CLOCK_50;
TD3_q_b[0]_clock_enable_0 = TE1_W_rf_wren;
TD3_q_b[0]_PORT_B_data_out = MEMORY(TD3_q_b[0]_PORT_A_data_in_reg, , TD3_q_b[0]_PORT_A_address_reg, TD3_q_b[0]_PORT_B_address_reg, TD3_q_b[0]_PORT_A_write_enable_reg, , , TD3_q_b[0]_PORT_B_read_enable_reg, , , TD3_q_b[0]_clock_0, TD3_q_b[0]_clock_1, TD3_q_b[0]_clock_enable_0, , , , , );
TD3_q_b[0] = TD3_q_b[0]_PORT_B_data_out[0];


--UF1_q_a[8] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[8]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UF1_q_a[8]_PORT_A_data_in = BC5L36;
UF1_q_a[8]_PORT_A_data_in_reg = DFFE(UF1_q_a[8]_PORT_A_data_in, UF1_q_a[8]_clock_0, , , UF1_q_a[8]_clock_enable_0);
UF1_q_a[8]_PORT_A_address = BUS(BC5_src_data[38], BC5_src_data[39], BC5_src_data[40], BC5_src_data[41], BC5_src_data[42], BC5_src_data[43], BC5_src_data[44], BC5_src_data[45], BC5_src_data[46], BC5_src_data[47], BC5_src_data[48], BC5_src_data[49]);
UF1_q_a[8]_PORT_A_address_reg = DFFE(UF1_q_a[8]_PORT_A_address, UF1_q_a[8]_clock_0, , , UF1_q_a[8]_clock_enable_0);
UF1_q_a[8]_PORT_A_write_enable = !Z1L1;
UF1_q_a[8]_PORT_A_write_enable_reg = DFFE(UF1_q_a[8]_PORT_A_write_enable, UF1_q_a[8]_clock_0, , , UF1_q_a[8]_clock_enable_0);
UF1_q_a[8]_PORT_A_read_enable = Z1L1;
UF1_q_a[8]_PORT_A_read_enable_reg = DFFE(UF1_q_a[8]_PORT_A_read_enable, UF1_q_a[8]_clock_0, , , UF1_q_a[8]_clock_enable_0);
UF1_q_a[8]_PORT_A_byte_mask = BC5_src_data[33];
UF1_q_a[8]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[8]_PORT_A_byte_mask, UF1_q_a[8]_clock_0, , , UF1_q_a[8]_clock_enable_0);
UF1_q_a[8]_clock_0 = CLOCK_50;
UF1_q_a[8]_clock_enable_0 = !VF2_r_early_rst;
UF1_q_a[8]_PORT_A_data_out = MEMORY(UF1_q_a[8]_PORT_A_data_in_reg, , UF1_q_a[8]_PORT_A_address_reg, , UF1_q_a[8]_PORT_A_write_enable_reg, UF1_q_a[8]_PORT_A_read_enable_reg, , , UF1_q_a[8]_PORT_A_byte_mask_reg, , UF1_q_a[8]_clock_0, , UF1_q_a[8]_clock_enable_0, , , , , );
UF1_q_a[8] = UF1_q_a[8]_PORT_A_data_out[0];


--UF1_q_a[9] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[9]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UF1_q_a[9]_PORT_A_data_in = BC5L37;
UF1_q_a[9]_PORT_A_data_in_reg = DFFE(UF1_q_a[9]_PORT_A_data_in, UF1_q_a[9]_clock_0, , , UF1_q_a[9]_clock_enable_0);
UF1_q_a[9]_PORT_A_address = BUS(BC5_src_data[38], BC5_src_data[39], BC5_src_data[40], BC5_src_data[41], BC5_src_data[42], BC5_src_data[43], BC5_src_data[44], BC5_src_data[45], BC5_src_data[46], BC5_src_data[47], BC5_src_data[48], BC5_src_data[49]);
UF1_q_a[9]_PORT_A_address_reg = DFFE(UF1_q_a[9]_PORT_A_address, UF1_q_a[9]_clock_0, , , UF1_q_a[9]_clock_enable_0);
UF1_q_a[9]_PORT_A_write_enable = !Z1L1;
UF1_q_a[9]_PORT_A_write_enable_reg = DFFE(UF1_q_a[9]_PORT_A_write_enable, UF1_q_a[9]_clock_0, , , UF1_q_a[9]_clock_enable_0);
UF1_q_a[9]_PORT_A_read_enable = Z1L1;
UF1_q_a[9]_PORT_A_read_enable_reg = DFFE(UF1_q_a[9]_PORT_A_read_enable, UF1_q_a[9]_clock_0, , , UF1_q_a[9]_clock_enable_0);
UF1_q_a[9]_PORT_A_byte_mask = BC5_src_data[33];
UF1_q_a[9]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[9]_PORT_A_byte_mask, UF1_q_a[9]_clock_0, , , UF1_q_a[9]_clock_enable_0);
UF1_q_a[9]_clock_0 = CLOCK_50;
UF1_q_a[9]_clock_enable_0 = !VF2_r_early_rst;
UF1_q_a[9]_PORT_A_data_out = MEMORY(UF1_q_a[9]_PORT_A_data_in_reg, , UF1_q_a[9]_PORT_A_address_reg, , UF1_q_a[9]_PORT_A_write_enable_reg, UF1_q_a[9]_PORT_A_read_enable_reg, , , UF1_q_a[9]_PORT_A_byte_mask_reg, , UF1_q_a[9]_clock_0, , UF1_q_a[9]_clock_enable_0, , , , , );
UF1_q_a[9] = UF1_q_a[9]_PORT_A_data_out[0];


--UF1_q_a[10] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[10]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UF1_q_a[10]_PORT_A_data_in = BC5L38;
UF1_q_a[10]_PORT_A_data_in_reg = DFFE(UF1_q_a[10]_PORT_A_data_in, UF1_q_a[10]_clock_0, , , UF1_q_a[10]_clock_enable_0);
UF1_q_a[10]_PORT_A_address = BUS(BC5_src_data[38], BC5_src_data[39], BC5_src_data[40], BC5_src_data[41], BC5_src_data[42], BC5_src_data[43], BC5_src_data[44], BC5_src_data[45], BC5_src_data[46], BC5_src_data[47], BC5_src_data[48], BC5_src_data[49]);
UF1_q_a[10]_PORT_A_address_reg = DFFE(UF1_q_a[10]_PORT_A_address, UF1_q_a[10]_clock_0, , , UF1_q_a[10]_clock_enable_0);
UF1_q_a[10]_PORT_A_write_enable = !Z1L1;
UF1_q_a[10]_PORT_A_write_enable_reg = DFFE(UF1_q_a[10]_PORT_A_write_enable, UF1_q_a[10]_clock_0, , , UF1_q_a[10]_clock_enable_0);
UF1_q_a[10]_PORT_A_read_enable = Z1L1;
UF1_q_a[10]_PORT_A_read_enable_reg = DFFE(UF1_q_a[10]_PORT_A_read_enable, UF1_q_a[10]_clock_0, , , UF1_q_a[10]_clock_enable_0);
UF1_q_a[10]_PORT_A_byte_mask = BC5_src_data[33];
UF1_q_a[10]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[10]_PORT_A_byte_mask, UF1_q_a[10]_clock_0, , , UF1_q_a[10]_clock_enable_0);
UF1_q_a[10]_clock_0 = CLOCK_50;
UF1_q_a[10]_clock_enable_0 = !VF2_r_early_rst;
UF1_q_a[10]_PORT_A_data_out = MEMORY(UF1_q_a[10]_PORT_A_data_in_reg, , UF1_q_a[10]_PORT_A_address_reg, , UF1_q_a[10]_PORT_A_write_enable_reg, UF1_q_a[10]_PORT_A_read_enable_reg, , , UF1_q_a[10]_PORT_A_byte_mask_reg, , UF1_q_a[10]_clock_0, , UF1_q_a[10]_clock_enable_0, , , , , );
UF1_q_a[10] = UF1_q_a[10]_PORT_A_data_out[0];


--UF1_q_a[6] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[6]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UF1_q_a[6]_PORT_A_data_in = BC5L39;
UF1_q_a[6]_PORT_A_data_in_reg = DFFE(UF1_q_a[6]_PORT_A_data_in, UF1_q_a[6]_clock_0, , , UF1_q_a[6]_clock_enable_0);
UF1_q_a[6]_PORT_A_address = BUS(BC5_src_data[38], BC5_src_data[39], BC5_src_data[40], BC5_src_data[41], BC5_src_data[42], BC5_src_data[43], BC5_src_data[44], BC5_src_data[45], BC5_src_data[46], BC5_src_data[47], BC5_src_data[48], BC5_src_data[49]);
UF1_q_a[6]_PORT_A_address_reg = DFFE(UF1_q_a[6]_PORT_A_address, UF1_q_a[6]_clock_0, , , UF1_q_a[6]_clock_enable_0);
UF1_q_a[6]_PORT_A_write_enable = !Z1L1;
UF1_q_a[6]_PORT_A_write_enable_reg = DFFE(UF1_q_a[6]_PORT_A_write_enable, UF1_q_a[6]_clock_0, , , UF1_q_a[6]_clock_enable_0);
UF1_q_a[6]_PORT_A_read_enable = Z1L1;
UF1_q_a[6]_PORT_A_read_enable_reg = DFFE(UF1_q_a[6]_PORT_A_read_enable, UF1_q_a[6]_clock_0, , , UF1_q_a[6]_clock_enable_0);
UF1_q_a[6]_PORT_A_byte_mask = BC5_src_data[32];
UF1_q_a[6]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[6]_PORT_A_byte_mask, UF1_q_a[6]_clock_0, , , UF1_q_a[6]_clock_enable_0);
UF1_q_a[6]_clock_0 = CLOCK_50;
UF1_q_a[6]_clock_enable_0 = !VF2_r_early_rst;
UF1_q_a[6]_PORT_A_data_out = MEMORY(UF1_q_a[6]_PORT_A_data_in_reg, , UF1_q_a[6]_PORT_A_address_reg, , UF1_q_a[6]_PORT_A_write_enable_reg, UF1_q_a[6]_PORT_A_read_enable_reg, , , UF1_q_a[6]_PORT_A_byte_mask_reg, , UF1_q_a[6]_clock_0, , UF1_q_a[6]_clock_enable_0, , , , , );
UF1_q_a[6] = UF1_q_a[6]_PORT_A_data_out[0];


--UF1_q_a[7] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[7]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UF1_q_a[7]_PORT_A_data_in = BC5L40;
UF1_q_a[7]_PORT_A_data_in_reg = DFFE(UF1_q_a[7]_PORT_A_data_in, UF1_q_a[7]_clock_0, , , UF1_q_a[7]_clock_enable_0);
UF1_q_a[7]_PORT_A_address = BUS(BC5_src_data[38], BC5_src_data[39], BC5_src_data[40], BC5_src_data[41], BC5_src_data[42], BC5_src_data[43], BC5_src_data[44], BC5_src_data[45], BC5_src_data[46], BC5_src_data[47], BC5_src_data[48], BC5_src_data[49]);
UF1_q_a[7]_PORT_A_address_reg = DFFE(UF1_q_a[7]_PORT_A_address, UF1_q_a[7]_clock_0, , , UF1_q_a[7]_clock_enable_0);
UF1_q_a[7]_PORT_A_write_enable = !Z1L1;
UF1_q_a[7]_PORT_A_write_enable_reg = DFFE(UF1_q_a[7]_PORT_A_write_enable, UF1_q_a[7]_clock_0, , , UF1_q_a[7]_clock_enable_0);
UF1_q_a[7]_PORT_A_read_enable = Z1L1;
UF1_q_a[7]_PORT_A_read_enable_reg = DFFE(UF1_q_a[7]_PORT_A_read_enable, UF1_q_a[7]_clock_0, , , UF1_q_a[7]_clock_enable_0);
UF1_q_a[7]_PORT_A_byte_mask = BC5_src_data[32];
UF1_q_a[7]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[7]_PORT_A_byte_mask, UF1_q_a[7]_clock_0, , , UF1_q_a[7]_clock_enable_0);
UF1_q_a[7]_clock_0 = CLOCK_50;
UF1_q_a[7]_clock_enable_0 = !VF2_r_early_rst;
UF1_q_a[7]_PORT_A_data_out = MEMORY(UF1_q_a[7]_PORT_A_data_in_reg, , UF1_q_a[7]_PORT_A_address_reg, , UF1_q_a[7]_PORT_A_write_enable_reg, UF1_q_a[7]_PORT_A_read_enable_reg, , , UF1_q_a[7]_PORT_A_byte_mask_reg, , UF1_q_a[7]_clock_0, , UF1_q_a[7]_clock_enable_0, , , , , );
UF1_q_a[7] = UF1_q_a[7]_PORT_A_data_out[0];


--U2L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|Add0~1
U2L2_adder_eqn = ( !QB4_counter_reg_bit[4] ) + ( GND ) + ( U2L19 );
U2L2 = SUM(U2L2_adder_eqn);

--U2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|Add0~2
U2L3_adder_eqn = ( !QB4_counter_reg_bit[4] ) + ( GND ) + ( U2L19 );
U2L3 = CARRY(U2L3_adder_eqn);


--U2L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|Add0~5
U2L6_adder_eqn = ( !QB4_counter_reg_bit[5] ) + ( GND ) + ( U2L3 );
U2L6 = SUM(U2L6_adder_eqn);

--U2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|Add0~6
U2L7_adder_eqn = ( !QB4_counter_reg_bit[5] ) + ( GND ) + ( U2L3 );
U2L7 = CARRY(U2L7_adder_eqn);


--U2L10 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|Add0~9
U2L10_adder_eqn = ( !MB4_b_full ) + ( VCC ) + ( U2L7 );
U2L10 = SUM(U2L10_adder_eqn);

--U2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|Add0~10
U2L11_adder_eqn = ( !MB4_b_full ) + ( VCC ) + ( U2L7 );
U2L11 = CARRY(U2L11_adder_eqn);


--U2L14 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|Add0~13
U2L14_adder_eqn = ( VCC ) + ( GND ) + ( U2L11 );
U2L14 = SUM(U2L14_adder_eqn);


--U2L18 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|Add0~17
U2L18_adder_eqn = ( !QB4_counter_reg_bit[3] ) + ( GND ) + ( U2L27 );
U2L18 = SUM(U2L18_adder_eqn);

--U2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|Add0~18
U2L19_adder_eqn = ( !QB4_counter_reg_bit[3] ) + ( GND ) + ( U2L27 );
U2L19 = CARRY(U2L19_adder_eqn);


--U2L22 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|Add0~21
U2L22_adder_eqn = ( !QB4_counter_reg_bit[0] ) + ( !QB4_counter_reg_bit[1] ) + ( !VCC );
U2L22 = SUM(U2L22_adder_eqn);

--U2L23 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|Add0~22
U2L23_adder_eqn = ( !QB4_counter_reg_bit[0] ) + ( !QB4_counter_reg_bit[1] ) + ( !VCC );
U2L23 = CARRY(U2L23_adder_eqn);


--U2L26 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|Add0~25
U2L26_adder_eqn = ( !QB4_counter_reg_bit[2] ) + ( GND ) + ( U2L23 );
U2L26 = SUM(U2L26_adder_eqn);

--U2L27 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|Add0~26
U2L27_adder_eqn = ( !QB4_counter_reg_bit[2] ) + ( GND ) + ( U2L23 );
U2L27 = CARRY(U2L27_adder_eqn);


--MF1_sr[21] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[21]
--register power-up is low

MF1_sr[21] = DFFEAS(MF1L82, A1L75,  ,  , MF1L46,  ,  , MF1L42,  );


--MF1_sr[20] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[20]
--register power-up is low

MF1_sr[20] = DFFEAS(MF1L83, A1L75,  ,  , MF1L46,  ,  , MF1L42,  );


--SE2_q_a[5] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[5]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE2_q_a[5]_PORT_A_data_in = KF1L124;
SE2_q_a[5]_PORT_A_data_in_reg = DFFE(SE2_q_a[5]_PORT_A_data_in, SE2_q_a[5]_clock_0, , , SE2_q_a[5]_clock_enable_0);
SE2_q_a[5]_PORT_A_address = BUS(KF1L106, KF1L107, KF1L108, KF1L109, KF1L110, KF1L111, KF1L112, KF1L113);
SE2_q_a[5]_PORT_A_address_reg = DFFE(SE2_q_a[5]_PORT_A_address, SE2_q_a[5]_clock_0, , , SE2_q_a[5]_clock_enable_0);
SE2_q_a[5]_PORT_A_write_enable = KF1L152;
SE2_q_a[5]_PORT_A_write_enable_reg = DFFE(SE2_q_a[5]_PORT_A_write_enable, SE2_q_a[5]_clock_0, , , SE2_q_a[5]_clock_enable_0);
SE2_q_a[5]_PORT_A_read_enable = !KF1L152;
SE2_q_a[5]_PORT_A_read_enable_reg = DFFE(SE2_q_a[5]_PORT_A_read_enable, SE2_q_a[5]_clock_0, , , SE2_q_a[5]_clock_enable_0);
SE2_q_a[5]_PORT_A_byte_mask = KF1L114;
SE2_q_a[5]_PORT_A_byte_mask_reg = DFFE(SE2_q_a[5]_PORT_A_byte_mask, SE2_q_a[5]_clock_0, , , SE2_q_a[5]_clock_enable_0);
SE2_q_a[5]_clock_0 = CLOCK_50;
SE2_q_a[5]_clock_enable_0 = KF1_ociram_reset_req;
SE2_q_a[5]_PORT_A_data_out = MEMORY(SE2_q_a[5]_PORT_A_data_in_reg, , SE2_q_a[5]_PORT_A_address_reg, , SE2_q_a[5]_PORT_A_write_enable_reg, SE2_q_a[5]_PORT_A_read_enable_reg, , , SE2_q_a[5]_PORT_A_byte_mask_reg, , SE2_q_a[5]_clock_0, , SE2_q_a[5]_clock_enable_0, , , , , );
SE2_q_a[5] = SE2_q_a[5]_PORT_A_data_out[0];


--SE2_q_a[11] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[11]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE2_q_a[11]_PORT_A_data_in = KF1L130;
SE2_q_a[11]_PORT_A_data_in_reg = DFFE(SE2_q_a[11]_PORT_A_data_in, SE2_q_a[11]_clock_0, , , SE2_q_a[11]_clock_enable_0);
SE2_q_a[11]_PORT_A_address = BUS(KF1L106, KF1L107, KF1L108, KF1L109, KF1L110, KF1L111, KF1L112, KF1L113);
SE2_q_a[11]_PORT_A_address_reg = DFFE(SE2_q_a[11]_PORT_A_address, SE2_q_a[11]_clock_0, , , SE2_q_a[11]_clock_enable_0);
SE2_q_a[11]_PORT_A_write_enable = KF1L152;
SE2_q_a[11]_PORT_A_write_enable_reg = DFFE(SE2_q_a[11]_PORT_A_write_enable, SE2_q_a[11]_clock_0, , , SE2_q_a[11]_clock_enable_0);
SE2_q_a[11]_PORT_A_read_enable = !KF1L152;
SE2_q_a[11]_PORT_A_read_enable_reg = DFFE(SE2_q_a[11]_PORT_A_read_enable, SE2_q_a[11]_clock_0, , , SE2_q_a[11]_clock_enable_0);
SE2_q_a[11]_PORT_A_byte_mask = KF1L115;
SE2_q_a[11]_PORT_A_byte_mask_reg = DFFE(SE2_q_a[11]_PORT_A_byte_mask, SE2_q_a[11]_clock_0, , , SE2_q_a[11]_clock_enable_0);
SE2_q_a[11]_clock_0 = CLOCK_50;
SE2_q_a[11]_clock_enable_0 = KF1_ociram_reset_req;
SE2_q_a[11]_PORT_A_data_out = MEMORY(SE2_q_a[11]_PORT_A_data_in_reg, , SE2_q_a[11]_PORT_A_address_reg, , SE2_q_a[11]_PORT_A_write_enable_reg, SE2_q_a[11]_PORT_A_read_enable_reg, , , SE2_q_a[11]_PORT_A_byte_mask_reg, , SE2_q_a[11]_clock_0, , SE2_q_a[11]_clock_enable_0, , , , , );
SE2_q_a[11] = SE2_q_a[11]_PORT_A_data_out[0];


--SE2_q_a[12] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[12]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE2_q_a[12]_PORT_A_data_in = KF1L131;
SE2_q_a[12]_PORT_A_data_in_reg = DFFE(SE2_q_a[12]_PORT_A_data_in, SE2_q_a[12]_clock_0, , , SE2_q_a[12]_clock_enable_0);
SE2_q_a[12]_PORT_A_address = BUS(KF1L106, KF1L107, KF1L108, KF1L109, KF1L110, KF1L111, KF1L112, KF1L113);
SE2_q_a[12]_PORT_A_address_reg = DFFE(SE2_q_a[12]_PORT_A_address, SE2_q_a[12]_clock_0, , , SE2_q_a[12]_clock_enable_0);
SE2_q_a[12]_PORT_A_write_enable = KF1L152;
SE2_q_a[12]_PORT_A_write_enable_reg = DFFE(SE2_q_a[12]_PORT_A_write_enable, SE2_q_a[12]_clock_0, , , SE2_q_a[12]_clock_enable_0);
SE2_q_a[12]_PORT_A_read_enable = !KF1L152;
SE2_q_a[12]_PORT_A_read_enable_reg = DFFE(SE2_q_a[12]_PORT_A_read_enable, SE2_q_a[12]_clock_0, , , SE2_q_a[12]_clock_enable_0);
SE2_q_a[12]_PORT_A_byte_mask = KF1L115;
SE2_q_a[12]_PORT_A_byte_mask_reg = DFFE(SE2_q_a[12]_PORT_A_byte_mask, SE2_q_a[12]_clock_0, , , SE2_q_a[12]_clock_enable_0);
SE2_q_a[12]_clock_0 = CLOCK_50;
SE2_q_a[12]_clock_enable_0 = KF1_ociram_reset_req;
SE2_q_a[12]_PORT_A_data_out = MEMORY(SE2_q_a[12]_PORT_A_data_in_reg, , SE2_q_a[12]_PORT_A_address_reg, , SE2_q_a[12]_PORT_A_write_enable_reg, SE2_q_a[12]_PORT_A_read_enable_reg, , , SE2_q_a[12]_PORT_A_byte_mask_reg, , SE2_q_a[12]_clock_0, , SE2_q_a[12]_clock_enable_0, , , , , );
SE2_q_a[12] = SE2_q_a[12]_PORT_A_data_out[0];


--SE2_q_a[13] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[13]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE2_q_a[13]_PORT_A_data_in = KF1L132;
SE2_q_a[13]_PORT_A_data_in_reg = DFFE(SE2_q_a[13]_PORT_A_data_in, SE2_q_a[13]_clock_0, , , SE2_q_a[13]_clock_enable_0);
SE2_q_a[13]_PORT_A_address = BUS(KF1L106, KF1L107, KF1L108, KF1L109, KF1L110, KF1L111, KF1L112, KF1L113);
SE2_q_a[13]_PORT_A_address_reg = DFFE(SE2_q_a[13]_PORT_A_address, SE2_q_a[13]_clock_0, , , SE2_q_a[13]_clock_enable_0);
SE2_q_a[13]_PORT_A_write_enable = KF1L152;
SE2_q_a[13]_PORT_A_write_enable_reg = DFFE(SE2_q_a[13]_PORT_A_write_enable, SE2_q_a[13]_clock_0, , , SE2_q_a[13]_clock_enable_0);
SE2_q_a[13]_PORT_A_read_enable = !KF1L152;
SE2_q_a[13]_PORT_A_read_enable_reg = DFFE(SE2_q_a[13]_PORT_A_read_enable, SE2_q_a[13]_clock_0, , , SE2_q_a[13]_clock_enable_0);
SE2_q_a[13]_PORT_A_byte_mask = KF1L115;
SE2_q_a[13]_PORT_A_byte_mask_reg = DFFE(SE2_q_a[13]_PORT_A_byte_mask, SE2_q_a[13]_clock_0, , , SE2_q_a[13]_clock_enable_0);
SE2_q_a[13]_clock_0 = CLOCK_50;
SE2_q_a[13]_clock_enable_0 = KF1_ociram_reset_req;
SE2_q_a[13]_PORT_A_data_out = MEMORY(SE2_q_a[13]_PORT_A_data_in_reg, , SE2_q_a[13]_PORT_A_address_reg, , SE2_q_a[13]_PORT_A_write_enable_reg, SE2_q_a[13]_PORT_A_read_enable_reg, , , SE2_q_a[13]_PORT_A_byte_mask_reg, , SE2_q_a[13]_clock_0, , SE2_q_a[13]_clock_enable_0, , , , , );
SE2_q_a[13] = SE2_q_a[13]_PORT_A_data_out[0];


--SE2_q_a[14] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[14]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE2_q_a[14]_PORT_A_data_in = KF1L133;
SE2_q_a[14]_PORT_A_data_in_reg = DFFE(SE2_q_a[14]_PORT_A_data_in, SE2_q_a[14]_clock_0, , , SE2_q_a[14]_clock_enable_0);
SE2_q_a[14]_PORT_A_address = BUS(KF1L106, KF1L107, KF1L108, KF1L109, KF1L110, KF1L111, KF1L112, KF1L113);
SE2_q_a[14]_PORT_A_address_reg = DFFE(SE2_q_a[14]_PORT_A_address, SE2_q_a[14]_clock_0, , , SE2_q_a[14]_clock_enable_0);
SE2_q_a[14]_PORT_A_write_enable = KF1L152;
SE2_q_a[14]_PORT_A_write_enable_reg = DFFE(SE2_q_a[14]_PORT_A_write_enable, SE2_q_a[14]_clock_0, , , SE2_q_a[14]_clock_enable_0);
SE2_q_a[14]_PORT_A_read_enable = !KF1L152;
SE2_q_a[14]_PORT_A_read_enable_reg = DFFE(SE2_q_a[14]_PORT_A_read_enable, SE2_q_a[14]_clock_0, , , SE2_q_a[14]_clock_enable_0);
SE2_q_a[14]_PORT_A_byte_mask = KF1L115;
SE2_q_a[14]_PORT_A_byte_mask_reg = DFFE(SE2_q_a[14]_PORT_A_byte_mask, SE2_q_a[14]_clock_0, , , SE2_q_a[14]_clock_enable_0);
SE2_q_a[14]_clock_0 = CLOCK_50;
SE2_q_a[14]_clock_enable_0 = KF1_ociram_reset_req;
SE2_q_a[14]_PORT_A_data_out = MEMORY(SE2_q_a[14]_PORT_A_data_in_reg, , SE2_q_a[14]_PORT_A_address_reg, , SE2_q_a[14]_PORT_A_write_enable_reg, SE2_q_a[14]_PORT_A_read_enable_reg, , , SE2_q_a[14]_PORT_A_byte_mask_reg, , SE2_q_a[14]_clock_0, , SE2_q_a[14]_clock_enable_0, , , , , );
SE2_q_a[14] = SE2_q_a[14]_PORT_A_data_out[0];


--SE2_q_a[15] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[15]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE2_q_a[15]_PORT_A_data_in = KF1L134;
SE2_q_a[15]_PORT_A_data_in_reg = DFFE(SE2_q_a[15]_PORT_A_data_in, SE2_q_a[15]_clock_0, , , SE2_q_a[15]_clock_enable_0);
SE2_q_a[15]_PORT_A_address = BUS(KF1L106, KF1L107, KF1L108, KF1L109, KF1L110, KF1L111, KF1L112, KF1L113);
SE2_q_a[15]_PORT_A_address_reg = DFFE(SE2_q_a[15]_PORT_A_address, SE2_q_a[15]_clock_0, , , SE2_q_a[15]_clock_enable_0);
SE2_q_a[15]_PORT_A_write_enable = KF1L152;
SE2_q_a[15]_PORT_A_write_enable_reg = DFFE(SE2_q_a[15]_PORT_A_write_enable, SE2_q_a[15]_clock_0, , , SE2_q_a[15]_clock_enable_0);
SE2_q_a[15]_PORT_A_read_enable = !KF1L152;
SE2_q_a[15]_PORT_A_read_enable_reg = DFFE(SE2_q_a[15]_PORT_A_read_enable, SE2_q_a[15]_clock_0, , , SE2_q_a[15]_clock_enable_0);
SE2_q_a[15]_PORT_A_byte_mask = KF1L115;
SE2_q_a[15]_PORT_A_byte_mask_reg = DFFE(SE2_q_a[15]_PORT_A_byte_mask, SE2_q_a[15]_clock_0, , , SE2_q_a[15]_clock_enable_0);
SE2_q_a[15]_clock_0 = CLOCK_50;
SE2_q_a[15]_clock_enable_0 = KF1_ociram_reset_req;
SE2_q_a[15]_PORT_A_data_out = MEMORY(SE2_q_a[15]_PORT_A_data_in_reg, , SE2_q_a[15]_PORT_A_address_reg, , SE2_q_a[15]_PORT_A_write_enable_reg, SE2_q_a[15]_PORT_A_read_enable_reg, , , SE2_q_a[15]_PORT_A_byte_mask_reg, , SE2_q_a[15]_clock_0, , SE2_q_a[15]_clock_enable_0, , , , , );
SE2_q_a[15] = SE2_q_a[15]_PORT_A_data_out[0];


--SE2_q_a[16] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[16]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE2_q_a[16]_PORT_A_data_in = KF1L135;
SE2_q_a[16]_PORT_A_data_in_reg = DFFE(SE2_q_a[16]_PORT_A_data_in, SE2_q_a[16]_clock_0, , , SE2_q_a[16]_clock_enable_0);
SE2_q_a[16]_PORT_A_address = BUS(KF1L106, KF1L107, KF1L108, KF1L109, KF1L110, KF1L111, KF1L112, KF1L113);
SE2_q_a[16]_PORT_A_address_reg = DFFE(SE2_q_a[16]_PORT_A_address, SE2_q_a[16]_clock_0, , , SE2_q_a[16]_clock_enable_0);
SE2_q_a[16]_PORT_A_write_enable = KF1L152;
SE2_q_a[16]_PORT_A_write_enable_reg = DFFE(SE2_q_a[16]_PORT_A_write_enable, SE2_q_a[16]_clock_0, , , SE2_q_a[16]_clock_enable_0);
SE2_q_a[16]_PORT_A_read_enable = !KF1L152;
SE2_q_a[16]_PORT_A_read_enable_reg = DFFE(SE2_q_a[16]_PORT_A_read_enable, SE2_q_a[16]_clock_0, , , SE2_q_a[16]_clock_enable_0);
SE2_q_a[16]_PORT_A_byte_mask = KF1L116;
SE2_q_a[16]_PORT_A_byte_mask_reg = DFFE(SE2_q_a[16]_PORT_A_byte_mask, SE2_q_a[16]_clock_0, , , SE2_q_a[16]_clock_enable_0);
SE2_q_a[16]_clock_0 = CLOCK_50;
SE2_q_a[16]_clock_enable_0 = KF1_ociram_reset_req;
SE2_q_a[16]_PORT_A_data_out = MEMORY(SE2_q_a[16]_PORT_A_data_in_reg, , SE2_q_a[16]_PORT_A_address_reg, , SE2_q_a[16]_PORT_A_write_enable_reg, SE2_q_a[16]_PORT_A_read_enable_reg, , , SE2_q_a[16]_PORT_A_byte_mask_reg, , SE2_q_a[16]_clock_0, , SE2_q_a[16]_clock_enable_0, , , , , );
SE2_q_a[16] = SE2_q_a[16]_PORT_A_data_out[0];


--TD4_q_b[16] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD4_q_b[16]_PORT_A_data_in = TE1L810;
TD4_q_b[16]_PORT_A_data_in_reg = DFFE(TD4_q_b[16]_PORT_A_data_in, TD4_q_b[16]_clock_0, , , );
TD4_q_b[16]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD4_q_b[16]_PORT_A_address_reg = DFFE(TD4_q_b[16]_PORT_A_address, TD4_q_b[16]_clock_0, , , );
TD4_q_b[16]_PORT_B_address = BUS(TE1_D_iw[22], TE1_D_iw[23], TE1_D_iw[24], TE1_D_iw[25], TE1_D_iw[26]);
TD4_q_b[16]_PORT_B_address_reg = DFFE(TD4_q_b[16]_PORT_B_address, TD4_q_b[16]_clock_1, , , );
TD4_q_b[16]_PORT_A_write_enable = TE1_W_rf_wren;
TD4_q_b[16]_PORT_A_write_enable_reg = DFFE(TD4_q_b[16]_PORT_A_write_enable, TD4_q_b[16]_clock_0, , , );
TD4_q_b[16]_PORT_B_read_enable = VCC;
TD4_q_b[16]_PORT_B_read_enable_reg = DFFE(TD4_q_b[16]_PORT_B_read_enable, TD4_q_b[16]_clock_1, , , );
TD4_q_b[16]_clock_0 = CLOCK_50;
TD4_q_b[16]_clock_1 = CLOCK_50;
TD4_q_b[16]_clock_enable_0 = TE1_W_rf_wren;
TD4_q_b[16]_PORT_B_data_out = MEMORY(TD4_q_b[16]_PORT_A_data_in_reg, , TD4_q_b[16]_PORT_A_address_reg, TD4_q_b[16]_PORT_B_address_reg, TD4_q_b[16]_PORT_A_write_enable_reg, , , TD4_q_b[16]_PORT_B_read_enable_reg, , , TD4_q_b[16]_clock_0, TD4_q_b[16]_clock_1, TD4_q_b[16]_clock_enable_0, , , , , );
TD4_q_b[16] = TD4_q_b[16]_PORT_B_data_out[0];


--UC7L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge1_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~5
UC7L6_adder_eqn = ( (UC7_burst_uncompress_address_offset[0] & ((!RB7L2) # (!SB7_mem_used[0]))) ) + ( !SB7_mem[0][41] ) + ( !VCC );
UC7L6 = SUM(UC7L6_adder_eqn);

--UC7L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge1_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~6
UC7L7_adder_eqn = ( (UC7_burst_uncompress_address_offset[0] & ((!RB7L2) # (!SB7_mem_used[0]))) ) + ( !SB7_mem[0][41] ) + ( !VCC );
UC7L7 = CARRY(UC7L7_adder_eqn);


--S1_avalon_readdata[7] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|avalon_readdata[7]
--register power-up is low

S1_avalon_readdata[7] = DFFEAS(ZF1_q_a[7], CLOCK_50,  ,  , S1L61,  ,  , S1L60,  );


--UB1_data_reg[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg[7]
--register power-up is low

UB1_data_reg[7] = DFFEAS(UB1L19, CLOCK_50, !VF1_r_sync_rst,  , RB2_rp_valid,  ,  , UB1L1,  );


--VB1_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]
--register power-up is low

VB1_av_readdata_pre[7] = DFFEAS(A1L85, CLOCK_50, !VF1_r_sync_rst,  ,  , NB2_q_b[7],  ,  , U1_read_0);


--MD1_W_alu_result[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[1]
--register power-up is low

MD1_W_alu_result[1] = DFFEAS(MD1L308, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L339,  );


--TF1_q_a[22] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[22]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
TF1_q_a[22]_PORT_A_data_in = BC3L40;
TF1_q_a[22]_PORT_A_data_in_reg = DFFE(TF1_q_a[22]_PORT_A_data_in, TF1_q_a[22]_clock_0, , , TF1_q_a[22]_clock_enable_0);
TF1_q_a[22]_PORT_A_address = BUS(BC3_src_data[38], BC3_src_data[39], BC3_src_data[40], BC3_src_data[41], BC3_src_data[42], BC3_src_data[43], BC3_src_data[44], BC3_src_data[45], BC3_src_data[46], BC3_src_data[47], BC3_src_data[48], BC3_src_data[49]);
TF1_q_a[22]_PORT_A_address_reg = DFFE(TF1_q_a[22]_PORT_A_address, TF1_q_a[22]_clock_0, , , TF1_q_a[22]_clock_enable_0);
TF1_q_a[22]_PORT_A_write_enable = !Y1L1;
TF1_q_a[22]_PORT_A_write_enable_reg = DFFE(TF1_q_a[22]_PORT_A_write_enable, TF1_q_a[22]_clock_0, , , TF1_q_a[22]_clock_enable_0);
TF1_q_a[22]_PORT_A_read_enable = Y1L1;
TF1_q_a[22]_PORT_A_read_enable_reg = DFFE(TF1_q_a[22]_PORT_A_read_enable, TF1_q_a[22]_clock_0, , , TF1_q_a[22]_clock_enable_0);
TF1_q_a[22]_PORT_A_byte_mask = BC3_src_data[34];
TF1_q_a[22]_PORT_A_byte_mask_reg = DFFE(TF1_q_a[22]_PORT_A_byte_mask, TF1_q_a[22]_clock_0, , , TF1_q_a[22]_clock_enable_0);
TF1_q_a[22]_clock_0 = CLOCK_50;
TF1_q_a[22]_clock_enable_0 = !VF1_r_early_rst;
TF1_q_a[22]_PORT_A_data_out = MEMORY(TF1_q_a[22]_PORT_A_data_in_reg, , TF1_q_a[22]_PORT_A_address_reg, , TF1_q_a[22]_PORT_A_write_enable_reg, TF1_q_a[22]_PORT_A_read_enable_reg, , , TF1_q_a[22]_PORT_A_byte_mask_reg, , TF1_q_a[22]_clock_0, , TF1_q_a[22]_clock_enable_0, , , , , );
TF1_q_a[22] = TF1_q_a[22]_PORT_A_data_out[0];


--TF1_q_a[23] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[23]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
TF1_q_a[23]_PORT_A_data_in = BC3L41;
TF1_q_a[23]_PORT_A_data_in_reg = DFFE(TF1_q_a[23]_PORT_A_data_in, TF1_q_a[23]_clock_0, , , TF1_q_a[23]_clock_enable_0);
TF1_q_a[23]_PORT_A_address = BUS(BC3_src_data[38], BC3_src_data[39], BC3_src_data[40], BC3_src_data[41], BC3_src_data[42], BC3_src_data[43], BC3_src_data[44], BC3_src_data[45], BC3_src_data[46], BC3_src_data[47], BC3_src_data[48], BC3_src_data[49]);
TF1_q_a[23]_PORT_A_address_reg = DFFE(TF1_q_a[23]_PORT_A_address, TF1_q_a[23]_clock_0, , , TF1_q_a[23]_clock_enable_0);
TF1_q_a[23]_PORT_A_write_enable = !Y1L1;
TF1_q_a[23]_PORT_A_write_enable_reg = DFFE(TF1_q_a[23]_PORT_A_write_enable, TF1_q_a[23]_clock_0, , , TF1_q_a[23]_clock_enable_0);
TF1_q_a[23]_PORT_A_read_enable = Y1L1;
TF1_q_a[23]_PORT_A_read_enable_reg = DFFE(TF1_q_a[23]_PORT_A_read_enable, TF1_q_a[23]_clock_0, , , TF1_q_a[23]_clock_enable_0);
TF1_q_a[23]_PORT_A_byte_mask = BC3_src_data[34];
TF1_q_a[23]_PORT_A_byte_mask_reg = DFFE(TF1_q_a[23]_PORT_A_byte_mask, TF1_q_a[23]_clock_0, , , TF1_q_a[23]_clock_enable_0);
TF1_q_a[23]_clock_0 = CLOCK_50;
TF1_q_a[23]_clock_enable_0 = !VF1_r_early_rst;
TF1_q_a[23]_PORT_A_data_out = MEMORY(TF1_q_a[23]_PORT_A_data_in_reg, , TF1_q_a[23]_PORT_A_address_reg, , TF1_q_a[23]_PORT_A_write_enable_reg, TF1_q_a[23]_PORT_A_read_enable_reg, , , TF1_q_a[23]_PORT_A_byte_mask_reg, , TF1_q_a[23]_clock_0, , TF1_q_a[23]_clock_enable_0, , , , , );
TF1_q_a[23] = TF1_q_a[23]_PORT_A_data_out[0];


--TF1_q_a[24] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[24]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
TF1_q_a[24]_PORT_A_data_in = BC3L42;
TF1_q_a[24]_PORT_A_data_in_reg = DFFE(TF1_q_a[24]_PORT_A_data_in, TF1_q_a[24]_clock_0, , , TF1_q_a[24]_clock_enable_0);
TF1_q_a[24]_PORT_A_address = BUS(BC3_src_data[38], BC3_src_data[39], BC3_src_data[40], BC3_src_data[41], BC3_src_data[42], BC3_src_data[43], BC3_src_data[44], BC3_src_data[45], BC3_src_data[46], BC3_src_data[47], BC3_src_data[48], BC3_src_data[49]);
TF1_q_a[24]_PORT_A_address_reg = DFFE(TF1_q_a[24]_PORT_A_address, TF1_q_a[24]_clock_0, , , TF1_q_a[24]_clock_enable_0);
TF1_q_a[24]_PORT_A_write_enable = !Y1L1;
TF1_q_a[24]_PORT_A_write_enable_reg = DFFE(TF1_q_a[24]_PORT_A_write_enable, TF1_q_a[24]_clock_0, , , TF1_q_a[24]_clock_enable_0);
TF1_q_a[24]_PORT_A_read_enable = Y1L1;
TF1_q_a[24]_PORT_A_read_enable_reg = DFFE(TF1_q_a[24]_PORT_A_read_enable, TF1_q_a[24]_clock_0, , , TF1_q_a[24]_clock_enable_0);
TF1_q_a[24]_PORT_A_byte_mask = BC3_src_data[35];
TF1_q_a[24]_PORT_A_byte_mask_reg = DFFE(TF1_q_a[24]_PORT_A_byte_mask, TF1_q_a[24]_clock_0, , , TF1_q_a[24]_clock_enable_0);
TF1_q_a[24]_clock_0 = CLOCK_50;
TF1_q_a[24]_clock_enable_0 = !VF1_r_early_rst;
TF1_q_a[24]_PORT_A_data_out = MEMORY(TF1_q_a[24]_PORT_A_data_in_reg, , TF1_q_a[24]_PORT_A_address_reg, , TF1_q_a[24]_PORT_A_write_enable_reg, TF1_q_a[24]_PORT_A_read_enable_reg, , , TF1_q_a[24]_PORT_A_byte_mask_reg, , TF1_q_a[24]_clock_0, , TF1_q_a[24]_clock_enable_0, , , , , );
TF1_q_a[24] = TF1_q_a[24]_PORT_A_data_out[0];


--TF1_q_a[25] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[25]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
TF1_q_a[25]_PORT_A_data_in = BC3L43;
TF1_q_a[25]_PORT_A_data_in_reg = DFFE(TF1_q_a[25]_PORT_A_data_in, TF1_q_a[25]_clock_0, , , TF1_q_a[25]_clock_enable_0);
TF1_q_a[25]_PORT_A_address = BUS(BC3_src_data[38], BC3_src_data[39], BC3_src_data[40], BC3_src_data[41], BC3_src_data[42], BC3_src_data[43], BC3_src_data[44], BC3_src_data[45], BC3_src_data[46], BC3_src_data[47], BC3_src_data[48], BC3_src_data[49]);
TF1_q_a[25]_PORT_A_address_reg = DFFE(TF1_q_a[25]_PORT_A_address, TF1_q_a[25]_clock_0, , , TF1_q_a[25]_clock_enable_0);
TF1_q_a[25]_PORT_A_write_enable = !Y1L1;
TF1_q_a[25]_PORT_A_write_enable_reg = DFFE(TF1_q_a[25]_PORT_A_write_enable, TF1_q_a[25]_clock_0, , , TF1_q_a[25]_clock_enable_0);
TF1_q_a[25]_PORT_A_read_enable = Y1L1;
TF1_q_a[25]_PORT_A_read_enable_reg = DFFE(TF1_q_a[25]_PORT_A_read_enable, TF1_q_a[25]_clock_0, , , TF1_q_a[25]_clock_enable_0);
TF1_q_a[25]_PORT_A_byte_mask = BC3_src_data[35];
TF1_q_a[25]_PORT_A_byte_mask_reg = DFFE(TF1_q_a[25]_PORT_A_byte_mask, TF1_q_a[25]_clock_0, , , TF1_q_a[25]_clock_enable_0);
TF1_q_a[25]_clock_0 = CLOCK_50;
TF1_q_a[25]_clock_enable_0 = !VF1_r_early_rst;
TF1_q_a[25]_PORT_A_data_out = MEMORY(TF1_q_a[25]_PORT_A_data_in_reg, , TF1_q_a[25]_PORT_A_address_reg, , TF1_q_a[25]_PORT_A_write_enable_reg, TF1_q_a[25]_PORT_A_read_enable_reg, , , TF1_q_a[25]_PORT_A_byte_mask_reg, , TF1_q_a[25]_clock_0, , TF1_q_a[25]_clock_enable_0, , , , , );
TF1_q_a[25] = TF1_q_a[25]_PORT_A_data_out[0];


--TF1_q_a[26] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[26]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
TF1_q_a[26]_PORT_A_data_in = BC3L44;
TF1_q_a[26]_PORT_A_data_in_reg = DFFE(TF1_q_a[26]_PORT_A_data_in, TF1_q_a[26]_clock_0, , , TF1_q_a[26]_clock_enable_0);
TF1_q_a[26]_PORT_A_address = BUS(BC3_src_data[38], BC3_src_data[39], BC3_src_data[40], BC3_src_data[41], BC3_src_data[42], BC3_src_data[43], BC3_src_data[44], BC3_src_data[45], BC3_src_data[46], BC3_src_data[47], BC3_src_data[48], BC3_src_data[49]);
TF1_q_a[26]_PORT_A_address_reg = DFFE(TF1_q_a[26]_PORT_A_address, TF1_q_a[26]_clock_0, , , TF1_q_a[26]_clock_enable_0);
TF1_q_a[26]_PORT_A_write_enable = !Y1L1;
TF1_q_a[26]_PORT_A_write_enable_reg = DFFE(TF1_q_a[26]_PORT_A_write_enable, TF1_q_a[26]_clock_0, , , TF1_q_a[26]_clock_enable_0);
TF1_q_a[26]_PORT_A_read_enable = Y1L1;
TF1_q_a[26]_PORT_A_read_enable_reg = DFFE(TF1_q_a[26]_PORT_A_read_enable, TF1_q_a[26]_clock_0, , , TF1_q_a[26]_clock_enable_0);
TF1_q_a[26]_PORT_A_byte_mask = BC3_src_data[35];
TF1_q_a[26]_PORT_A_byte_mask_reg = DFFE(TF1_q_a[26]_PORT_A_byte_mask, TF1_q_a[26]_clock_0, , , TF1_q_a[26]_clock_enable_0);
TF1_q_a[26]_clock_0 = CLOCK_50;
TF1_q_a[26]_clock_enable_0 = !VF1_r_early_rst;
TF1_q_a[26]_PORT_A_data_out = MEMORY(TF1_q_a[26]_PORT_A_data_in_reg, , TF1_q_a[26]_PORT_A_address_reg, , TF1_q_a[26]_PORT_A_write_enable_reg, TF1_q_a[26]_PORT_A_read_enable_reg, , , TF1_q_a[26]_PORT_A_byte_mask_reg, , TF1_q_a[26]_clock_0, , TF1_q_a[26]_clock_enable_0, , , , , );
TF1_q_a[26] = TF1_q_a[26]_PORT_A_data_out[0];


--MD1_av_ld_byte0_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3]
--register power-up is low

MD1_av_ld_byte0_data[3] = DFFEAS(SC1L16, CLOCK_50, !VF1_r_sync_rst,  , MD1L845, MD1_av_ld_byte1_data[3],  ,  , MD1L937);


--MD1_D_iw[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[27]
--register power-up is low

MD1_D_iw[27] = DFFEAS(MD1L617, CLOCK_50, !VF1_r_sync_rst,  , MD1L654,  ,  , MD1L989,  );


--MD1_D_iw[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[28]
--register power-up is low

MD1_D_iw[28] = DFFEAS(MD1L618, CLOCK_50, !VF1_r_sync_rst,  , MD1L654,  ,  , MD1L989,  );


--MD1_D_iw[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[29]
--register power-up is low

MD1_D_iw[29] = DFFEAS(MD1L619, CLOCK_50, !VF1_r_sync_rst,  , MD1L654,  ,  , MD1L989,  );


--MD1_D_iw[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[30]
--register power-up is low

MD1_D_iw[30] = DFFEAS(MD1L620, CLOCK_50, !VF1_r_sync_rst,  , MD1L654,  ,  , MD1L989,  );


--MD1_D_iw[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[31]
--register power-up is low

MD1_D_iw[31] = DFFEAS(MD1L621, CLOCK_50, !VF1_r_sync_rst,  , MD1L654,  ,  , MD1L989,  );


--MD1_av_ld_byte0_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[4]
--register power-up is low

MD1_av_ld_byte0_data[4] = DFFEAS(SC1L22, CLOCK_50, !VF1_r_sync_rst,  , MD1L845, MD1_av_ld_byte1_data[4],  ,  , MD1L937);


--MD1_av_ld_byte0_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5]
--register power-up is low

MD1_av_ld_byte0_data[5] = DFFEAS(SC1L25, CLOCK_50, !VF1_r_sync_rst,  , MD1L845, MD1_av_ld_byte1_data[5],  ,  , MD1L937);


--TF1_q_a[17] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[17]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
TF1_q_a[17]_PORT_A_data_in = BC3L45;
TF1_q_a[17]_PORT_A_data_in_reg = DFFE(TF1_q_a[17]_PORT_A_data_in, TF1_q_a[17]_clock_0, , , TF1_q_a[17]_clock_enable_0);
TF1_q_a[17]_PORT_A_address = BUS(BC3_src_data[38], BC3_src_data[39], BC3_src_data[40], BC3_src_data[41], BC3_src_data[42], BC3_src_data[43], BC3_src_data[44], BC3_src_data[45], BC3_src_data[46], BC3_src_data[47], BC3_src_data[48], BC3_src_data[49]);
TF1_q_a[17]_PORT_A_address_reg = DFFE(TF1_q_a[17]_PORT_A_address, TF1_q_a[17]_clock_0, , , TF1_q_a[17]_clock_enable_0);
TF1_q_a[17]_PORT_A_write_enable = !Y1L1;
TF1_q_a[17]_PORT_A_write_enable_reg = DFFE(TF1_q_a[17]_PORT_A_write_enable, TF1_q_a[17]_clock_0, , , TF1_q_a[17]_clock_enable_0);
TF1_q_a[17]_PORT_A_read_enable = Y1L1;
TF1_q_a[17]_PORT_A_read_enable_reg = DFFE(TF1_q_a[17]_PORT_A_read_enable, TF1_q_a[17]_clock_0, , , TF1_q_a[17]_clock_enable_0);
TF1_q_a[17]_PORT_A_byte_mask = BC3_src_data[34];
TF1_q_a[17]_PORT_A_byte_mask_reg = DFFE(TF1_q_a[17]_PORT_A_byte_mask, TF1_q_a[17]_clock_0, , , TF1_q_a[17]_clock_enable_0);
TF1_q_a[17]_clock_0 = CLOCK_50;
TF1_q_a[17]_clock_enable_0 = !VF1_r_early_rst;
TF1_q_a[17]_PORT_A_data_out = MEMORY(TF1_q_a[17]_PORT_A_data_in_reg, , TF1_q_a[17]_PORT_A_address_reg, , TF1_q_a[17]_PORT_A_write_enable_reg, TF1_q_a[17]_PORT_A_read_enable_reg, , , TF1_q_a[17]_PORT_A_byte_mask_reg, , TF1_q_a[17]_clock_0, , TF1_q_a[17]_clock_enable_0, , , , , );
TF1_q_a[17] = TF1_q_a[17]_PORT_A_data_out[0];


--TF1_q_a[19] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[19]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
TF1_q_a[19]_PORT_A_data_in = BC3L46;
TF1_q_a[19]_PORT_A_data_in_reg = DFFE(TF1_q_a[19]_PORT_A_data_in, TF1_q_a[19]_clock_0, , , TF1_q_a[19]_clock_enable_0);
TF1_q_a[19]_PORT_A_address = BUS(BC3_src_data[38], BC3_src_data[39], BC3_src_data[40], BC3_src_data[41], BC3_src_data[42], BC3_src_data[43], BC3_src_data[44], BC3_src_data[45], BC3_src_data[46], BC3_src_data[47], BC3_src_data[48], BC3_src_data[49]);
TF1_q_a[19]_PORT_A_address_reg = DFFE(TF1_q_a[19]_PORT_A_address, TF1_q_a[19]_clock_0, , , TF1_q_a[19]_clock_enable_0);
TF1_q_a[19]_PORT_A_write_enable = !Y1L1;
TF1_q_a[19]_PORT_A_write_enable_reg = DFFE(TF1_q_a[19]_PORT_A_write_enable, TF1_q_a[19]_clock_0, , , TF1_q_a[19]_clock_enable_0);
TF1_q_a[19]_PORT_A_read_enable = Y1L1;
TF1_q_a[19]_PORT_A_read_enable_reg = DFFE(TF1_q_a[19]_PORT_A_read_enable, TF1_q_a[19]_clock_0, , , TF1_q_a[19]_clock_enable_0);
TF1_q_a[19]_PORT_A_byte_mask = BC3_src_data[34];
TF1_q_a[19]_PORT_A_byte_mask_reg = DFFE(TF1_q_a[19]_PORT_A_byte_mask, TF1_q_a[19]_clock_0, , , TF1_q_a[19]_clock_enable_0);
TF1_q_a[19]_clock_0 = CLOCK_50;
TF1_q_a[19]_clock_enable_0 = !VF1_r_early_rst;
TF1_q_a[19]_PORT_A_data_out = MEMORY(TF1_q_a[19]_PORT_A_data_in_reg, , TF1_q_a[19]_PORT_A_address_reg, , TF1_q_a[19]_PORT_A_write_enable_reg, TF1_q_a[19]_PORT_A_read_enable_reg, , , TF1_q_a[19]_PORT_A_byte_mask_reg, , TF1_q_a[19]_clock_0, , TF1_q_a[19]_clock_enable_0, , , , , );
TF1_q_a[19] = TF1_q_a[19]_PORT_A_data_out[0];


--MD1_av_ld_byte0_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[6]
--register power-up is low

MD1_av_ld_byte0_data[6] = DFFEAS(SC1L28, CLOCK_50, !VF1_r_sync_rst,  , MD1L845, MD1_av_ld_byte1_data[6],  ,  , MD1L937);


--TF1_q_a[18] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[18]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
TF1_q_a[18]_PORT_A_data_in = BC3L47;
TF1_q_a[18]_PORT_A_data_in_reg = DFFE(TF1_q_a[18]_PORT_A_data_in, TF1_q_a[18]_clock_0, , , TF1_q_a[18]_clock_enable_0);
TF1_q_a[18]_PORT_A_address = BUS(BC3_src_data[38], BC3_src_data[39], BC3_src_data[40], BC3_src_data[41], BC3_src_data[42], BC3_src_data[43], BC3_src_data[44], BC3_src_data[45], BC3_src_data[46], BC3_src_data[47], BC3_src_data[48], BC3_src_data[49]);
TF1_q_a[18]_PORT_A_address_reg = DFFE(TF1_q_a[18]_PORT_A_address, TF1_q_a[18]_clock_0, , , TF1_q_a[18]_clock_enable_0);
TF1_q_a[18]_PORT_A_write_enable = !Y1L1;
TF1_q_a[18]_PORT_A_write_enable_reg = DFFE(TF1_q_a[18]_PORT_A_write_enable, TF1_q_a[18]_clock_0, , , TF1_q_a[18]_clock_enable_0);
TF1_q_a[18]_PORT_A_read_enable = Y1L1;
TF1_q_a[18]_PORT_A_read_enable_reg = DFFE(TF1_q_a[18]_PORT_A_read_enable, TF1_q_a[18]_clock_0, , , TF1_q_a[18]_clock_enable_0);
TF1_q_a[18]_PORT_A_byte_mask = BC3_src_data[34];
TF1_q_a[18]_PORT_A_byte_mask_reg = DFFE(TF1_q_a[18]_PORT_A_byte_mask, TF1_q_a[18]_clock_0, , , TF1_q_a[18]_clock_enable_0);
TF1_q_a[18]_clock_0 = CLOCK_50;
TF1_q_a[18]_clock_enable_0 = !VF1_r_early_rst;
TF1_q_a[18]_PORT_A_data_out = MEMORY(TF1_q_a[18]_PORT_A_data_in_reg, , TF1_q_a[18]_PORT_A_address_reg, , TF1_q_a[18]_PORT_A_write_enable_reg, TF1_q_a[18]_PORT_A_read_enable_reg, , , TF1_q_a[18]_PORT_A_byte_mask_reg, , TF1_q_a[18]_clock_0, , TF1_q_a[18]_clock_enable_0, , , , , );
TF1_q_a[18] = TF1_q_a[18]_PORT_A_data_out[0];


--TF1_q_a[20] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[20]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
TF1_q_a[20]_PORT_A_data_in = BC3L48;
TF1_q_a[20]_PORT_A_data_in_reg = DFFE(TF1_q_a[20]_PORT_A_data_in, TF1_q_a[20]_clock_0, , , TF1_q_a[20]_clock_enable_0);
TF1_q_a[20]_PORT_A_address = BUS(BC3_src_data[38], BC3_src_data[39], BC3_src_data[40], BC3_src_data[41], BC3_src_data[42], BC3_src_data[43], BC3_src_data[44], BC3_src_data[45], BC3_src_data[46], BC3_src_data[47], BC3_src_data[48], BC3_src_data[49]);
TF1_q_a[20]_PORT_A_address_reg = DFFE(TF1_q_a[20]_PORT_A_address, TF1_q_a[20]_clock_0, , , TF1_q_a[20]_clock_enable_0);
TF1_q_a[20]_PORT_A_write_enable = !Y1L1;
TF1_q_a[20]_PORT_A_write_enable_reg = DFFE(TF1_q_a[20]_PORT_A_write_enable, TF1_q_a[20]_clock_0, , , TF1_q_a[20]_clock_enable_0);
TF1_q_a[20]_PORT_A_read_enable = Y1L1;
TF1_q_a[20]_PORT_A_read_enable_reg = DFFE(TF1_q_a[20]_PORT_A_read_enable, TF1_q_a[20]_clock_0, , , TF1_q_a[20]_clock_enable_0);
TF1_q_a[20]_PORT_A_byte_mask = BC3_src_data[34];
TF1_q_a[20]_PORT_A_byte_mask_reg = DFFE(TF1_q_a[20]_PORT_A_byte_mask, TF1_q_a[20]_clock_0, , , TF1_q_a[20]_clock_enable_0);
TF1_q_a[20]_clock_0 = CLOCK_50;
TF1_q_a[20]_clock_enable_0 = !VF1_r_early_rst;
TF1_q_a[20]_PORT_A_data_out = MEMORY(TF1_q_a[20]_PORT_A_data_in_reg, , TF1_q_a[20]_PORT_A_address_reg, , TF1_q_a[20]_PORT_A_write_enable_reg, TF1_q_a[20]_PORT_A_read_enable_reg, , , TF1_q_a[20]_PORT_A_byte_mask_reg, , TF1_q_a[20]_clock_0, , TF1_q_a[20]_clock_enable_0, , , , , );
TF1_q_a[20] = TF1_q_a[20]_PORT_A_data_out[0];


--MD1_E_shift_rot_result[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[17]
--register power-up is low

MD1_E_shift_rot_result[17] = DFFEAS(MD1L445, CLOCK_50, !VF1_r_sync_rst,  ,  , MD1_E_src1[17],  ,  , MD1_E_new_inst);


--TF1_q_a[21] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[21]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
TF1_q_a[21]_PORT_A_data_in = BC3L49;
TF1_q_a[21]_PORT_A_data_in_reg = DFFE(TF1_q_a[21]_PORT_A_data_in, TF1_q_a[21]_clock_0, , , TF1_q_a[21]_clock_enable_0);
TF1_q_a[21]_PORT_A_address = BUS(BC3_src_data[38], BC3_src_data[39], BC3_src_data[40], BC3_src_data[41], BC3_src_data[42], BC3_src_data[43], BC3_src_data[44], BC3_src_data[45], BC3_src_data[46], BC3_src_data[47], BC3_src_data[48], BC3_src_data[49]);
TF1_q_a[21]_PORT_A_address_reg = DFFE(TF1_q_a[21]_PORT_A_address, TF1_q_a[21]_clock_0, , , TF1_q_a[21]_clock_enable_0);
TF1_q_a[21]_PORT_A_write_enable = !Y1L1;
TF1_q_a[21]_PORT_A_write_enable_reg = DFFE(TF1_q_a[21]_PORT_A_write_enable, TF1_q_a[21]_clock_0, , , TF1_q_a[21]_clock_enable_0);
TF1_q_a[21]_PORT_A_read_enable = Y1L1;
TF1_q_a[21]_PORT_A_read_enable_reg = DFFE(TF1_q_a[21]_PORT_A_read_enable, TF1_q_a[21]_clock_0, , , TF1_q_a[21]_clock_enable_0);
TF1_q_a[21]_PORT_A_byte_mask = BC3_src_data[34];
TF1_q_a[21]_PORT_A_byte_mask_reg = DFFE(TF1_q_a[21]_PORT_A_byte_mask, TF1_q_a[21]_clock_0, , , TF1_q_a[21]_clock_enable_0);
TF1_q_a[21]_clock_0 = CLOCK_50;
TF1_q_a[21]_clock_enable_0 = !VF1_r_early_rst;
TF1_q_a[21]_PORT_A_data_out = MEMORY(TF1_q_a[21]_PORT_A_data_in_reg, , TF1_q_a[21]_PORT_A_address_reg, , TF1_q_a[21]_PORT_A_write_enable_reg, TF1_q_a[21]_PORT_A_read_enable_reg, , , TF1_q_a[21]_PORT_A_byte_mask_reg, , TF1_q_a[21]_clock_0, , TF1_q_a[21]_clock_enable_0, , , , , );
TF1_q_a[21] = TF1_q_a[21]_PORT_A_data_out[0];


--MD1_E_shift_rot_result[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[0]
--register power-up is low

MD1_E_shift_rot_result[0] = DFFEAS(MD1L428, CLOCK_50, !VF1_r_sync_rst,  ,  , MD1_E_src1[0],  ,  , MD1_E_new_inst);


--MD1_av_ld_byte0_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]
--register power-up is low

MD1_av_ld_byte0_data[2] = DFFEAS(SC1L13, CLOCK_50, !VF1_r_sync_rst,  , MD1L845, MD1_av_ld_byte1_data[2],  ,  , MD1L937);


--NB1_q_b[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB1_q_b[3]_PORT_A_data_in = MD1_d_writedata[3];
NB1_q_b[3]_PORT_A_data_in_reg = DFFE(NB1_q_b[3]_PORT_A_data_in, NB1_q_b[3]_clock_0, , , );
NB1_q_b[3]_PORT_A_address = BUS(PB2_counter_reg_bit[0], PB2_counter_reg_bit[1], PB2_counter_reg_bit[2], PB2_counter_reg_bit[3], PB2_counter_reg_bit[4], PB2_counter_reg_bit[5]);
NB1_q_b[3]_PORT_A_address_reg = DFFE(NB1_q_b[3]_PORT_A_address, NB1_q_b[3]_clock_0, , , );
NB1_q_b[3]_PORT_B_address = BUS(PB1_counter_reg_bit[0], PB1_counter_reg_bit[1], PB1_counter_reg_bit[2], PB1_counter_reg_bit[3], PB1_counter_reg_bit[4], PB1_counter_reg_bit[5]);
NB1_q_b[3]_PORT_B_address_reg = DFFE(NB1_q_b[3]_PORT_B_address, NB1_q_b[3]_clock_1, , , NB1_q_b[3]_clock_enable_1);
NB1_q_b[3]_PORT_A_write_enable = U1_fifo_wr;
NB1_q_b[3]_PORT_A_write_enable_reg = DFFE(NB1_q_b[3]_PORT_A_write_enable, NB1_q_b[3]_clock_0, , , );
NB1_q_b[3]_PORT_B_read_enable = VCC;
NB1_q_b[3]_PORT_B_read_enable_reg = DFFE(NB1_q_b[3]_PORT_B_read_enable, NB1_q_b[3]_clock_1, , , NB1_q_b[3]_clock_enable_1);
NB1_q_b[3]_clock_0 = CLOCK_50;
NB1_q_b[3]_clock_1 = CLOCK_50;
NB1_q_b[3]_clock_enable_0 = U1_fifo_wr;
NB1_q_b[3]_clock_enable_1 = U1L84;
NB1_q_b[3]_PORT_B_data_out = MEMORY(NB1_q_b[3]_PORT_A_data_in_reg, , NB1_q_b[3]_PORT_A_address_reg, NB1_q_b[3]_PORT_B_address_reg, NB1_q_b[3]_PORT_A_write_enable_reg, , , NB1_q_b[3]_PORT_B_read_enable_reg, , , NB1_q_b[3]_clock_0, NB1_q_b[3]_clock_1, NB1_q_b[3]_clock_enable_0, NB1_q_b[3]_clock_enable_1, , , , );
NB1_q_b[3] = NB1_q_b[3]_PORT_B_data_out[0];


--DB1_count[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]
--register power-up is low

DB1_count[3] = AMPP_FUNCTION(A1L10, DB1_count[2], !A1L2, !A1L8, DB1L57);


--S2_avalon_readdata[7] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|avalon_readdata[7]
--register power-up is low

S2_avalon_readdata[7] = DFFEAS(ZF1_q_a[7], CLOCK_50,  ,  , S2L53,  ,  , S2L52,  );


--UB2_data_reg[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg[7]
--register power-up is low

UB2_data_reg[7] = DFFEAS(UB2L20, CLOCK_50, !VF2_r_sync_rst,  , RB7_rp_valid,  ,  , UB2L2,  );


--VB6_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[7]
--register power-up is low

VB6_av_readdata_pre[7] = DFFEAS(A1L85, CLOCK_50, !VF2_r_sync_rst,  ,  , NB4_q_b[7],  ,  , U2_read_0);


--TE1_W_alu_result[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[1]
--register power-up is low

TE1_W_alu_result[1] = DFFEAS(TE1L308, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L339,  );


--UF1_q_a[22] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[22]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UF1_q_a[22]_PORT_A_data_in = BC5L41;
UF1_q_a[22]_PORT_A_data_in_reg = DFFE(UF1_q_a[22]_PORT_A_data_in, UF1_q_a[22]_clock_0, , , UF1_q_a[22]_clock_enable_0);
UF1_q_a[22]_PORT_A_address = BUS(BC5_src_data[38], BC5_src_data[39], BC5_src_data[40], BC5_src_data[41], BC5_src_data[42], BC5_src_data[43], BC5_src_data[44], BC5_src_data[45], BC5_src_data[46], BC5_src_data[47], BC5_src_data[48], BC5_src_data[49]);
UF1_q_a[22]_PORT_A_address_reg = DFFE(UF1_q_a[22]_PORT_A_address, UF1_q_a[22]_clock_0, , , UF1_q_a[22]_clock_enable_0);
UF1_q_a[22]_PORT_A_write_enable = !Z1L1;
UF1_q_a[22]_PORT_A_write_enable_reg = DFFE(UF1_q_a[22]_PORT_A_write_enable, UF1_q_a[22]_clock_0, , , UF1_q_a[22]_clock_enable_0);
UF1_q_a[22]_PORT_A_read_enable = Z1L1;
UF1_q_a[22]_PORT_A_read_enable_reg = DFFE(UF1_q_a[22]_PORT_A_read_enable, UF1_q_a[22]_clock_0, , , UF1_q_a[22]_clock_enable_0);
UF1_q_a[22]_PORT_A_byte_mask = BC5_src_data[34];
UF1_q_a[22]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[22]_PORT_A_byte_mask, UF1_q_a[22]_clock_0, , , UF1_q_a[22]_clock_enable_0);
UF1_q_a[22]_clock_0 = CLOCK_50;
UF1_q_a[22]_clock_enable_0 = !VF2_r_early_rst;
UF1_q_a[22]_PORT_A_data_out = MEMORY(UF1_q_a[22]_PORT_A_data_in_reg, , UF1_q_a[22]_PORT_A_address_reg, , UF1_q_a[22]_PORT_A_write_enable_reg, UF1_q_a[22]_PORT_A_read_enable_reg, , , UF1_q_a[22]_PORT_A_byte_mask_reg, , UF1_q_a[22]_clock_0, , UF1_q_a[22]_clock_enable_0, , , , , );
UF1_q_a[22] = UF1_q_a[22]_PORT_A_data_out[0];


--UF1_q_a[23] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[23]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UF1_q_a[23]_PORT_A_data_in = BC5L42;
UF1_q_a[23]_PORT_A_data_in_reg = DFFE(UF1_q_a[23]_PORT_A_data_in, UF1_q_a[23]_clock_0, , , UF1_q_a[23]_clock_enable_0);
UF1_q_a[23]_PORT_A_address = BUS(BC5_src_data[38], BC5_src_data[39], BC5_src_data[40], BC5_src_data[41], BC5_src_data[42], BC5_src_data[43], BC5_src_data[44], BC5_src_data[45], BC5_src_data[46], BC5_src_data[47], BC5_src_data[48], BC5_src_data[49]);
UF1_q_a[23]_PORT_A_address_reg = DFFE(UF1_q_a[23]_PORT_A_address, UF1_q_a[23]_clock_0, , , UF1_q_a[23]_clock_enable_0);
UF1_q_a[23]_PORT_A_write_enable = !Z1L1;
UF1_q_a[23]_PORT_A_write_enable_reg = DFFE(UF1_q_a[23]_PORT_A_write_enable, UF1_q_a[23]_clock_0, , , UF1_q_a[23]_clock_enable_0);
UF1_q_a[23]_PORT_A_read_enable = Z1L1;
UF1_q_a[23]_PORT_A_read_enable_reg = DFFE(UF1_q_a[23]_PORT_A_read_enable, UF1_q_a[23]_clock_0, , , UF1_q_a[23]_clock_enable_0);
UF1_q_a[23]_PORT_A_byte_mask = BC5_src_data[34];
UF1_q_a[23]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[23]_PORT_A_byte_mask, UF1_q_a[23]_clock_0, , , UF1_q_a[23]_clock_enable_0);
UF1_q_a[23]_clock_0 = CLOCK_50;
UF1_q_a[23]_clock_enable_0 = !VF2_r_early_rst;
UF1_q_a[23]_PORT_A_data_out = MEMORY(UF1_q_a[23]_PORT_A_data_in_reg, , UF1_q_a[23]_PORT_A_address_reg, , UF1_q_a[23]_PORT_A_write_enable_reg, UF1_q_a[23]_PORT_A_read_enable_reg, , , UF1_q_a[23]_PORT_A_byte_mask_reg, , UF1_q_a[23]_clock_0, , UF1_q_a[23]_clock_enable_0, , , , , );
UF1_q_a[23] = UF1_q_a[23]_PORT_A_data_out[0];


--UF1_q_a[24] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[24]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UF1_q_a[24]_PORT_A_data_in = BC5L43;
UF1_q_a[24]_PORT_A_data_in_reg = DFFE(UF1_q_a[24]_PORT_A_data_in, UF1_q_a[24]_clock_0, , , UF1_q_a[24]_clock_enable_0);
UF1_q_a[24]_PORT_A_address = BUS(BC5_src_data[38], BC5_src_data[39], BC5_src_data[40], BC5_src_data[41], BC5_src_data[42], BC5_src_data[43], BC5_src_data[44], BC5_src_data[45], BC5_src_data[46], BC5_src_data[47], BC5_src_data[48], BC5_src_data[49]);
UF1_q_a[24]_PORT_A_address_reg = DFFE(UF1_q_a[24]_PORT_A_address, UF1_q_a[24]_clock_0, , , UF1_q_a[24]_clock_enable_0);
UF1_q_a[24]_PORT_A_write_enable = !Z1L1;
UF1_q_a[24]_PORT_A_write_enable_reg = DFFE(UF1_q_a[24]_PORT_A_write_enable, UF1_q_a[24]_clock_0, , , UF1_q_a[24]_clock_enable_0);
UF1_q_a[24]_PORT_A_read_enable = Z1L1;
UF1_q_a[24]_PORT_A_read_enable_reg = DFFE(UF1_q_a[24]_PORT_A_read_enable, UF1_q_a[24]_clock_0, , , UF1_q_a[24]_clock_enable_0);
UF1_q_a[24]_PORT_A_byte_mask = BC5_src_data[35];
UF1_q_a[24]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[24]_PORT_A_byte_mask, UF1_q_a[24]_clock_0, , , UF1_q_a[24]_clock_enable_0);
UF1_q_a[24]_clock_0 = CLOCK_50;
UF1_q_a[24]_clock_enable_0 = !VF2_r_early_rst;
UF1_q_a[24]_PORT_A_data_out = MEMORY(UF1_q_a[24]_PORT_A_data_in_reg, , UF1_q_a[24]_PORT_A_address_reg, , UF1_q_a[24]_PORT_A_write_enable_reg, UF1_q_a[24]_PORT_A_read_enable_reg, , , UF1_q_a[24]_PORT_A_byte_mask_reg, , UF1_q_a[24]_clock_0, , UF1_q_a[24]_clock_enable_0, , , , , );
UF1_q_a[24] = UF1_q_a[24]_PORT_A_data_out[0];


--UF1_q_a[25] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[25]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UF1_q_a[25]_PORT_A_data_in = BC5L44;
UF1_q_a[25]_PORT_A_data_in_reg = DFFE(UF1_q_a[25]_PORT_A_data_in, UF1_q_a[25]_clock_0, , , UF1_q_a[25]_clock_enable_0);
UF1_q_a[25]_PORT_A_address = BUS(BC5_src_data[38], BC5_src_data[39], BC5_src_data[40], BC5_src_data[41], BC5_src_data[42], BC5_src_data[43], BC5_src_data[44], BC5_src_data[45], BC5_src_data[46], BC5_src_data[47], BC5_src_data[48], BC5_src_data[49]);
UF1_q_a[25]_PORT_A_address_reg = DFFE(UF1_q_a[25]_PORT_A_address, UF1_q_a[25]_clock_0, , , UF1_q_a[25]_clock_enable_0);
UF1_q_a[25]_PORT_A_write_enable = !Z1L1;
UF1_q_a[25]_PORT_A_write_enable_reg = DFFE(UF1_q_a[25]_PORT_A_write_enable, UF1_q_a[25]_clock_0, , , UF1_q_a[25]_clock_enable_0);
UF1_q_a[25]_PORT_A_read_enable = Z1L1;
UF1_q_a[25]_PORT_A_read_enable_reg = DFFE(UF1_q_a[25]_PORT_A_read_enable, UF1_q_a[25]_clock_0, , , UF1_q_a[25]_clock_enable_0);
UF1_q_a[25]_PORT_A_byte_mask = BC5_src_data[35];
UF1_q_a[25]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[25]_PORT_A_byte_mask, UF1_q_a[25]_clock_0, , , UF1_q_a[25]_clock_enable_0);
UF1_q_a[25]_clock_0 = CLOCK_50;
UF1_q_a[25]_clock_enable_0 = !VF2_r_early_rst;
UF1_q_a[25]_PORT_A_data_out = MEMORY(UF1_q_a[25]_PORT_A_data_in_reg, , UF1_q_a[25]_PORT_A_address_reg, , UF1_q_a[25]_PORT_A_write_enable_reg, UF1_q_a[25]_PORT_A_read_enable_reg, , , UF1_q_a[25]_PORT_A_byte_mask_reg, , UF1_q_a[25]_clock_0, , UF1_q_a[25]_clock_enable_0, , , , , );
UF1_q_a[25] = UF1_q_a[25]_PORT_A_data_out[0];


--UF1_q_a[26] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[26]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UF1_q_a[26]_PORT_A_data_in = BC5L45;
UF1_q_a[26]_PORT_A_data_in_reg = DFFE(UF1_q_a[26]_PORT_A_data_in, UF1_q_a[26]_clock_0, , , UF1_q_a[26]_clock_enable_0);
UF1_q_a[26]_PORT_A_address = BUS(BC5_src_data[38], BC5_src_data[39], BC5_src_data[40], BC5_src_data[41], BC5_src_data[42], BC5_src_data[43], BC5_src_data[44], BC5_src_data[45], BC5_src_data[46], BC5_src_data[47], BC5_src_data[48], BC5_src_data[49]);
UF1_q_a[26]_PORT_A_address_reg = DFFE(UF1_q_a[26]_PORT_A_address, UF1_q_a[26]_clock_0, , , UF1_q_a[26]_clock_enable_0);
UF1_q_a[26]_PORT_A_write_enable = !Z1L1;
UF1_q_a[26]_PORT_A_write_enable_reg = DFFE(UF1_q_a[26]_PORT_A_write_enable, UF1_q_a[26]_clock_0, , , UF1_q_a[26]_clock_enable_0);
UF1_q_a[26]_PORT_A_read_enable = Z1L1;
UF1_q_a[26]_PORT_A_read_enable_reg = DFFE(UF1_q_a[26]_PORT_A_read_enable, UF1_q_a[26]_clock_0, , , UF1_q_a[26]_clock_enable_0);
UF1_q_a[26]_PORT_A_byte_mask = BC5_src_data[35];
UF1_q_a[26]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[26]_PORT_A_byte_mask, UF1_q_a[26]_clock_0, , , UF1_q_a[26]_clock_enable_0);
UF1_q_a[26]_clock_0 = CLOCK_50;
UF1_q_a[26]_clock_enable_0 = !VF2_r_early_rst;
UF1_q_a[26]_PORT_A_data_out = MEMORY(UF1_q_a[26]_PORT_A_data_in_reg, , UF1_q_a[26]_PORT_A_address_reg, , UF1_q_a[26]_PORT_A_write_enable_reg, UF1_q_a[26]_PORT_A_read_enable_reg, , , UF1_q_a[26]_PORT_A_byte_mask_reg, , UF1_q_a[26]_clock_0, , UF1_q_a[26]_clock_enable_0, , , , , );
UF1_q_a[26] = UF1_q_a[26]_PORT_A_data_out[0];


--TE1_E_shift_rot_result[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[0]
--register power-up is low

TE1_E_shift_rot_result[0] = DFFEAS(TE1L428, CLOCK_50, !VF2_r_sync_rst,  ,  , TE1_E_src1[0],  ,  , TE1_E_new_inst);


--TE1_av_ld_byte0_data[2] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte0_data[2]
--register power-up is low

TE1_av_ld_byte0_data[2] = DFFEAS(SC2L13, CLOCK_50, !VF2_r_sync_rst,  , TE1L845, TE1_av_ld_byte1_data[2],  ,  , TE1L940);


--TE1_D_iw[27] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[27]
--register power-up is low

TE1_D_iw[27] = DFFEAS(TE1L618, CLOCK_50, !VF2_r_sync_rst,  , TE1L655,  ,  , TE1L992,  );


--TE1_D_iw[28] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[28]
--register power-up is low

TE1_D_iw[28] = DFFEAS(TE1L619, CLOCK_50, !VF2_r_sync_rst,  , TE1L655,  ,  , TE1L992,  );


--TE1_D_iw[29] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[29]
--register power-up is low

TE1_D_iw[29] = DFFEAS(TE1L620, CLOCK_50, !VF2_r_sync_rst,  , TE1L655,  ,  , TE1L992,  );


--TE1_D_iw[30] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[30]
--register power-up is low

TE1_D_iw[30] = DFFEAS(TE1L621, CLOCK_50, !VF2_r_sync_rst,  , TE1L655,  ,  , TE1L992,  );


--TE1_D_iw[31] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[31]
--register power-up is low

TE1_D_iw[31] = DFFEAS(TE1L622, CLOCK_50, !VF2_r_sync_rst,  , TE1L655,  ,  , TE1L992,  );


--TE1_av_ld_byte0_data[6] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte0_data[6]
--register power-up is low

TE1_av_ld_byte0_data[6] = DFFEAS(SC2L28, CLOCK_50, !VF2_r_sync_rst,  , TE1L845, TE1_av_ld_byte1_data[6],  ,  , TE1L940);


--TE1_av_ld_byte0_data[5] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte0_data[5]
--register power-up is low

TE1_av_ld_byte0_data[5] = DFFEAS(SC2L25, CLOCK_50, !VF2_r_sync_rst,  , TE1L845, TE1_av_ld_byte1_data[5],  ,  , TE1L940);


--TE1_av_ld_byte0_data[4] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte0_data[4]
--register power-up is low

TE1_av_ld_byte0_data[4] = DFFEAS(SC2L22, CLOCK_50, !VF2_r_sync_rst,  , TE1L845, TE1_av_ld_byte1_data[4],  ,  , TE1L940);


--TE1_av_ld_byte0_data[3] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte0_data[3]
--register power-up is low

TE1_av_ld_byte0_data[3] = DFFEAS(SC2L16, CLOCK_50, !VF2_r_sync_rst,  , TE1L845, TE1_av_ld_byte1_data[3],  ,  , TE1L940);


--TE1_E_shift_rot_result[17] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[17]
--register power-up is low

TE1_E_shift_rot_result[17] = DFFEAS(TE1L445, CLOCK_50, !VF2_r_sync_rst,  ,  , TE1_E_src1[17],  ,  , TE1_E_new_inst);


--UF1_q_a[19] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[19]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UF1_q_a[19]_PORT_A_data_in = BC5L46;
UF1_q_a[19]_PORT_A_data_in_reg = DFFE(UF1_q_a[19]_PORT_A_data_in, UF1_q_a[19]_clock_0, , , UF1_q_a[19]_clock_enable_0);
UF1_q_a[19]_PORT_A_address = BUS(BC5_src_data[38], BC5_src_data[39], BC5_src_data[40], BC5_src_data[41], BC5_src_data[42], BC5_src_data[43], BC5_src_data[44], BC5_src_data[45], BC5_src_data[46], BC5_src_data[47], BC5_src_data[48], BC5_src_data[49]);
UF1_q_a[19]_PORT_A_address_reg = DFFE(UF1_q_a[19]_PORT_A_address, UF1_q_a[19]_clock_0, , , UF1_q_a[19]_clock_enable_0);
UF1_q_a[19]_PORT_A_write_enable = !Z1L1;
UF1_q_a[19]_PORT_A_write_enable_reg = DFFE(UF1_q_a[19]_PORT_A_write_enable, UF1_q_a[19]_clock_0, , , UF1_q_a[19]_clock_enable_0);
UF1_q_a[19]_PORT_A_read_enable = Z1L1;
UF1_q_a[19]_PORT_A_read_enable_reg = DFFE(UF1_q_a[19]_PORT_A_read_enable, UF1_q_a[19]_clock_0, , , UF1_q_a[19]_clock_enable_0);
UF1_q_a[19]_PORT_A_byte_mask = BC5_src_data[34];
UF1_q_a[19]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[19]_PORT_A_byte_mask, UF1_q_a[19]_clock_0, , , UF1_q_a[19]_clock_enable_0);
UF1_q_a[19]_clock_0 = CLOCK_50;
UF1_q_a[19]_clock_enable_0 = !VF2_r_early_rst;
UF1_q_a[19]_PORT_A_data_out = MEMORY(UF1_q_a[19]_PORT_A_data_in_reg, , UF1_q_a[19]_PORT_A_address_reg, , UF1_q_a[19]_PORT_A_write_enable_reg, UF1_q_a[19]_PORT_A_read_enable_reg, , , UF1_q_a[19]_PORT_A_byte_mask_reg, , UF1_q_a[19]_clock_0, , UF1_q_a[19]_clock_enable_0, , , , , );
UF1_q_a[19] = UF1_q_a[19]_PORT_A_data_out[0];


--UF1_q_a[21] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[21]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UF1_q_a[21]_PORT_A_data_in = BC5L47;
UF1_q_a[21]_PORT_A_data_in_reg = DFFE(UF1_q_a[21]_PORT_A_data_in, UF1_q_a[21]_clock_0, , , UF1_q_a[21]_clock_enable_0);
UF1_q_a[21]_PORT_A_address = BUS(BC5_src_data[38], BC5_src_data[39], BC5_src_data[40], BC5_src_data[41], BC5_src_data[42], BC5_src_data[43], BC5_src_data[44], BC5_src_data[45], BC5_src_data[46], BC5_src_data[47], BC5_src_data[48], BC5_src_data[49]);
UF1_q_a[21]_PORT_A_address_reg = DFFE(UF1_q_a[21]_PORT_A_address, UF1_q_a[21]_clock_0, , , UF1_q_a[21]_clock_enable_0);
UF1_q_a[21]_PORT_A_write_enable = !Z1L1;
UF1_q_a[21]_PORT_A_write_enable_reg = DFFE(UF1_q_a[21]_PORT_A_write_enable, UF1_q_a[21]_clock_0, , , UF1_q_a[21]_clock_enable_0);
UF1_q_a[21]_PORT_A_read_enable = Z1L1;
UF1_q_a[21]_PORT_A_read_enable_reg = DFFE(UF1_q_a[21]_PORT_A_read_enable, UF1_q_a[21]_clock_0, , , UF1_q_a[21]_clock_enable_0);
UF1_q_a[21]_PORT_A_byte_mask = BC5_src_data[34];
UF1_q_a[21]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[21]_PORT_A_byte_mask, UF1_q_a[21]_clock_0, , , UF1_q_a[21]_clock_enable_0);
UF1_q_a[21]_clock_0 = CLOCK_50;
UF1_q_a[21]_clock_enable_0 = !VF2_r_early_rst;
UF1_q_a[21]_PORT_A_data_out = MEMORY(UF1_q_a[21]_PORT_A_data_in_reg, , UF1_q_a[21]_PORT_A_address_reg, , UF1_q_a[21]_PORT_A_write_enable_reg, UF1_q_a[21]_PORT_A_read_enable_reg, , , UF1_q_a[21]_PORT_A_byte_mask_reg, , UF1_q_a[21]_clock_0, , UF1_q_a[21]_clock_enable_0, , , , , );
UF1_q_a[21] = UF1_q_a[21]_PORT_A_data_out[0];


--UF1_q_a[20] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[20]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UF1_q_a[20]_PORT_A_data_in = BC5L48;
UF1_q_a[20]_PORT_A_data_in_reg = DFFE(UF1_q_a[20]_PORT_A_data_in, UF1_q_a[20]_clock_0, , , UF1_q_a[20]_clock_enable_0);
UF1_q_a[20]_PORT_A_address = BUS(BC5_src_data[38], BC5_src_data[39], BC5_src_data[40], BC5_src_data[41], BC5_src_data[42], BC5_src_data[43], BC5_src_data[44], BC5_src_data[45], BC5_src_data[46], BC5_src_data[47], BC5_src_data[48], BC5_src_data[49]);
UF1_q_a[20]_PORT_A_address_reg = DFFE(UF1_q_a[20]_PORT_A_address, UF1_q_a[20]_clock_0, , , UF1_q_a[20]_clock_enable_0);
UF1_q_a[20]_PORT_A_write_enable = !Z1L1;
UF1_q_a[20]_PORT_A_write_enable_reg = DFFE(UF1_q_a[20]_PORT_A_write_enable, UF1_q_a[20]_clock_0, , , UF1_q_a[20]_clock_enable_0);
UF1_q_a[20]_PORT_A_read_enable = Z1L1;
UF1_q_a[20]_PORT_A_read_enable_reg = DFFE(UF1_q_a[20]_PORT_A_read_enable, UF1_q_a[20]_clock_0, , , UF1_q_a[20]_clock_enable_0);
UF1_q_a[20]_PORT_A_byte_mask = BC5_src_data[34];
UF1_q_a[20]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[20]_PORT_A_byte_mask, UF1_q_a[20]_clock_0, , , UF1_q_a[20]_clock_enable_0);
UF1_q_a[20]_clock_0 = CLOCK_50;
UF1_q_a[20]_clock_enable_0 = !VF2_r_early_rst;
UF1_q_a[20]_PORT_A_data_out = MEMORY(UF1_q_a[20]_PORT_A_data_in_reg, , UF1_q_a[20]_PORT_A_address_reg, , UF1_q_a[20]_PORT_A_write_enable_reg, UF1_q_a[20]_PORT_A_read_enable_reg, , , UF1_q_a[20]_PORT_A_byte_mask_reg, , UF1_q_a[20]_clock_0, , UF1_q_a[20]_clock_enable_0, , , , , );
UF1_q_a[20] = UF1_q_a[20]_PORT_A_data_out[0];


--UF1_q_a[18] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[18]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UF1_q_a[18]_PORT_A_data_in = BC5L49;
UF1_q_a[18]_PORT_A_data_in_reg = DFFE(UF1_q_a[18]_PORT_A_data_in, UF1_q_a[18]_clock_0, , , UF1_q_a[18]_clock_enable_0);
UF1_q_a[18]_PORT_A_address = BUS(BC5_src_data[38], BC5_src_data[39], BC5_src_data[40], BC5_src_data[41], BC5_src_data[42], BC5_src_data[43], BC5_src_data[44], BC5_src_data[45], BC5_src_data[46], BC5_src_data[47], BC5_src_data[48], BC5_src_data[49]);
UF1_q_a[18]_PORT_A_address_reg = DFFE(UF1_q_a[18]_PORT_A_address, UF1_q_a[18]_clock_0, , , UF1_q_a[18]_clock_enable_0);
UF1_q_a[18]_PORT_A_write_enable = !Z1L1;
UF1_q_a[18]_PORT_A_write_enable_reg = DFFE(UF1_q_a[18]_PORT_A_write_enable, UF1_q_a[18]_clock_0, , , UF1_q_a[18]_clock_enable_0);
UF1_q_a[18]_PORT_A_read_enable = Z1L1;
UF1_q_a[18]_PORT_A_read_enable_reg = DFFE(UF1_q_a[18]_PORT_A_read_enable, UF1_q_a[18]_clock_0, , , UF1_q_a[18]_clock_enable_0);
UF1_q_a[18]_PORT_A_byte_mask = BC5_src_data[34];
UF1_q_a[18]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[18]_PORT_A_byte_mask, UF1_q_a[18]_clock_0, , , UF1_q_a[18]_clock_enable_0);
UF1_q_a[18]_clock_0 = CLOCK_50;
UF1_q_a[18]_clock_enable_0 = !VF2_r_early_rst;
UF1_q_a[18]_PORT_A_data_out = MEMORY(UF1_q_a[18]_PORT_A_data_in_reg, , UF1_q_a[18]_PORT_A_address_reg, , UF1_q_a[18]_PORT_A_write_enable_reg, UF1_q_a[18]_PORT_A_read_enable_reg, , , UF1_q_a[18]_PORT_A_byte_mask_reg, , UF1_q_a[18]_clock_0, , UF1_q_a[18]_clock_enable_0, , , , , );
UF1_q_a[18] = UF1_q_a[18]_PORT_A_data_out[0];


--UF1_q_a[17] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[17]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UF1_q_a[17]_PORT_A_data_in = BC5L50;
UF1_q_a[17]_PORT_A_data_in_reg = DFFE(UF1_q_a[17]_PORT_A_data_in, UF1_q_a[17]_clock_0, , , UF1_q_a[17]_clock_enable_0);
UF1_q_a[17]_PORT_A_address = BUS(BC5_src_data[38], BC5_src_data[39], BC5_src_data[40], BC5_src_data[41], BC5_src_data[42], BC5_src_data[43], BC5_src_data[44], BC5_src_data[45], BC5_src_data[46], BC5_src_data[47], BC5_src_data[48], BC5_src_data[49]);
UF1_q_a[17]_PORT_A_address_reg = DFFE(UF1_q_a[17]_PORT_A_address, UF1_q_a[17]_clock_0, , , UF1_q_a[17]_clock_enable_0);
UF1_q_a[17]_PORT_A_write_enable = !Z1L1;
UF1_q_a[17]_PORT_A_write_enable_reg = DFFE(UF1_q_a[17]_PORT_A_write_enable, UF1_q_a[17]_clock_0, , , UF1_q_a[17]_clock_enable_0);
UF1_q_a[17]_PORT_A_read_enable = Z1L1;
UF1_q_a[17]_PORT_A_read_enable_reg = DFFE(UF1_q_a[17]_PORT_A_read_enable, UF1_q_a[17]_clock_0, , , UF1_q_a[17]_clock_enable_0);
UF1_q_a[17]_PORT_A_byte_mask = BC5_src_data[34];
UF1_q_a[17]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[17]_PORT_A_byte_mask, UF1_q_a[17]_clock_0, , , UF1_q_a[17]_clock_enable_0);
UF1_q_a[17]_clock_0 = CLOCK_50;
UF1_q_a[17]_clock_enable_0 = !VF2_r_early_rst;
UF1_q_a[17]_PORT_A_data_out = MEMORY(UF1_q_a[17]_PORT_A_data_in_reg, , UF1_q_a[17]_PORT_A_address_reg, , UF1_q_a[17]_PORT_A_write_enable_reg, UF1_q_a[17]_PORT_A_read_enable_reg, , , UF1_q_a[17]_PORT_A_byte_mask_reg, , UF1_q_a[17]_clock_0, , UF1_q_a[17]_clock_enable_0, , , , , );
UF1_q_a[17] = UF1_q_a[17]_PORT_A_data_out[0];


--NB3_q_b[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB3_q_b[3]_PORT_A_data_in = TE1_d_writedata[3];
NB3_q_b[3]_PORT_A_data_in_reg = DFFE(NB3_q_b[3]_PORT_A_data_in, NB3_q_b[3]_clock_0, , , );
NB3_q_b[3]_PORT_A_address = BUS(PB6_counter_reg_bit[0], PB6_counter_reg_bit[1], PB6_counter_reg_bit[2], PB6_counter_reg_bit[3], PB6_counter_reg_bit[4], PB6_counter_reg_bit[5]);
NB3_q_b[3]_PORT_A_address_reg = DFFE(NB3_q_b[3]_PORT_A_address, NB3_q_b[3]_clock_0, , , );
NB3_q_b[3]_PORT_B_address = BUS(PB5_counter_reg_bit[0], PB5_counter_reg_bit[1], PB5_counter_reg_bit[2], PB5_counter_reg_bit[3], PB5_counter_reg_bit[4], PB5_counter_reg_bit[5]);
NB3_q_b[3]_PORT_B_address_reg = DFFE(NB3_q_b[3]_PORT_B_address, NB3_q_b[3]_clock_1, , , NB3_q_b[3]_clock_enable_1);
NB3_q_b[3]_PORT_A_write_enable = U2_fifo_wr;
NB3_q_b[3]_PORT_A_write_enable_reg = DFFE(NB3_q_b[3]_PORT_A_write_enable, NB3_q_b[3]_clock_0, , , );
NB3_q_b[3]_PORT_B_read_enable = VCC;
NB3_q_b[3]_PORT_B_read_enable_reg = DFFE(NB3_q_b[3]_PORT_B_read_enable, NB3_q_b[3]_clock_1, , , NB3_q_b[3]_clock_enable_1);
NB3_q_b[3]_clock_0 = CLOCK_50;
NB3_q_b[3]_clock_1 = CLOCK_50;
NB3_q_b[3]_clock_enable_0 = U2_fifo_wr;
NB3_q_b[3]_clock_enable_1 = U2L82;
NB3_q_b[3]_PORT_B_data_out = MEMORY(NB3_q_b[3]_PORT_A_data_in_reg, , NB3_q_b[3]_PORT_A_address_reg, NB3_q_b[3]_PORT_B_address_reg, NB3_q_b[3]_PORT_A_write_enable_reg, , , NB3_q_b[3]_PORT_B_read_enable_reg, , , NB3_q_b[3]_clock_0, NB3_q_b[3]_clock_1, NB3_q_b[3]_clock_enable_0, NB3_q_b[3]_clock_enable_1, , , , );
NB3_q_b[3] = NB3_q_b[3]_PORT_B_data_out[0];


--DB2_count[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]
--register power-up is low

DB2_count[3] = AMPP_FUNCTION(A1L22, DB2_count[2], !A1L14, !A1L20, DB2L57);


--SE1_q_a[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[25]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE1_q_a[25]_PORT_A_data_in = FE1L144;
SE1_q_a[25]_PORT_A_data_in_reg = DFFE(SE1_q_a[25]_PORT_A_data_in, SE1_q_a[25]_clock_0, , , SE1_q_a[25]_clock_enable_0);
SE1_q_a[25]_PORT_A_address = BUS(FE1L106, FE1L107, FE1L108, FE1L109, FE1L110, FE1L111, FE1L112, FE1L113);
SE1_q_a[25]_PORT_A_address_reg = DFFE(SE1_q_a[25]_PORT_A_address, SE1_q_a[25]_clock_0, , , SE1_q_a[25]_clock_enable_0);
SE1_q_a[25]_PORT_A_write_enable = FE1L152;
SE1_q_a[25]_PORT_A_write_enable_reg = DFFE(SE1_q_a[25]_PORT_A_write_enable, SE1_q_a[25]_clock_0, , , SE1_q_a[25]_clock_enable_0);
SE1_q_a[25]_PORT_A_read_enable = !FE1L152;
SE1_q_a[25]_PORT_A_read_enable_reg = DFFE(SE1_q_a[25]_PORT_A_read_enable, SE1_q_a[25]_clock_0, , , SE1_q_a[25]_clock_enable_0);
SE1_q_a[25]_PORT_A_byte_mask = FE1L117;
SE1_q_a[25]_PORT_A_byte_mask_reg = DFFE(SE1_q_a[25]_PORT_A_byte_mask, SE1_q_a[25]_clock_0, , , SE1_q_a[25]_clock_enable_0);
SE1_q_a[25]_clock_0 = CLOCK_50;
SE1_q_a[25]_clock_enable_0 = FE1_ociram_reset_req;
SE1_q_a[25]_PORT_A_data_out = MEMORY(SE1_q_a[25]_PORT_A_data_in_reg, , SE1_q_a[25]_PORT_A_address_reg, , SE1_q_a[25]_PORT_A_write_enable_reg, SE1_q_a[25]_PORT_A_read_enable_reg, , , SE1_q_a[25]_PORT_A_byte_mask_reg, , SE1_q_a[25]_clock_0, , SE1_q_a[25]_clock_enable_0, , , , , );
SE1_q_a[25] = SE1_q_a[25]_PORT_A_data_out[0];


--JE1_sr[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[24]
--register power-up is low

JE1_sr[24] = DFFEAS(JE1L84, A1L48,  ,  , JE1L47,  ,  , JE1L39,  );


--S1_avalon_readdata[0] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|avalon_readdata[0]
--register power-up is low

S1_avalon_readdata[0] = DFFEAS(ZF1_q_a[0], CLOCK_50,  ,  , S1L61,  ,  , S1L60,  );


--UB1_data_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg[0]
--register power-up is low

UB1_data_reg[0] = DFFEAS(UB1L20, CLOCK_50, !VF1_r_sync_rst,  , RB2_rp_valid,  ,  , UB1L1,  );


--VB1_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]
--register power-up is low

VB1_av_readdata_pre[0] = DFFEAS(U1_ien_AF, CLOCK_50, !VF1_r_sync_rst,  ,  , NB2_q_b[0],  ,  , U1_read_0);


--MD1L130 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~73
MD1L130_adder_eqn = ( !MD1_E_invert_arith_src_msb $ (!MD1_E_alu_sub $ (MD1_E_src2[31])) ) + ( !MD1_E_invert_arith_src_msb $ (!MD1_E_src1[31]) ) + ( MD1L135 );
MD1L130 = SUM(MD1L130_adder_eqn);

--MD1L131 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~74
MD1L131_adder_eqn = ( !MD1_E_invert_arith_src_msb $ (!MD1_E_alu_sub $ (MD1_E_src2[31])) ) + ( !MD1_E_invert_arith_src_msb $ (!MD1_E_src1[31]) ) + ( MD1L135 );
MD1L131 = CARRY(MD1L131_adder_eqn);


--TD1_q_b[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD1_q_b[1]_PORT_A_data_in = MD1L794;
TD1_q_b[1]_PORT_A_data_in_reg = DFFE(TD1_q_b[1]_PORT_A_data_in, TD1_q_b[1]_clock_0, , , );
TD1_q_b[1]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD1_q_b[1]_PORT_A_address_reg = DFFE(TD1_q_b[1]_PORT_A_address, TD1_q_b[1]_clock_0, , , );
TD1_q_b[1]_PORT_B_address = BUS(MD1_D_iw[27], MD1_D_iw[28], MD1_D_iw[29], MD1_D_iw[30], MD1_D_iw[31]);
TD1_q_b[1]_PORT_B_address_reg = DFFE(TD1_q_b[1]_PORT_B_address, TD1_q_b[1]_clock_1, , , );
TD1_q_b[1]_PORT_A_write_enable = MD1_W_rf_wren;
TD1_q_b[1]_PORT_A_write_enable_reg = DFFE(TD1_q_b[1]_PORT_A_write_enable, TD1_q_b[1]_clock_0, , , );
TD1_q_b[1]_PORT_B_read_enable = VCC;
TD1_q_b[1]_PORT_B_read_enable_reg = DFFE(TD1_q_b[1]_PORT_B_read_enable, TD1_q_b[1]_clock_1, , , );
TD1_q_b[1]_clock_0 = CLOCK_50;
TD1_q_b[1]_clock_1 = CLOCK_50;
TD1_q_b[1]_clock_enable_0 = MD1_W_rf_wren;
TD1_q_b[1]_PORT_B_data_out = MEMORY(TD1_q_b[1]_PORT_A_data_in_reg, , TD1_q_b[1]_PORT_A_address_reg, TD1_q_b[1]_PORT_B_address_reg, TD1_q_b[1]_PORT_A_write_enable_reg, , , TD1_q_b[1]_PORT_B_read_enable_reg, , , TD1_q_b[1]_clock_0, TD1_q_b[1]_clock_1, TD1_q_b[1]_clock_enable_0, , , , , );
TD1_q_b[1] = TD1_q_b[1]_PORT_B_data_out[0];


--TD2_q_b[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD2_q_b[30]_PORT_A_data_in = MD1L823;
TD2_q_b[30]_PORT_A_data_in_reg = DFFE(TD2_q_b[30]_PORT_A_data_in, TD2_q_b[30]_clock_0, , , );
TD2_q_b[30]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD2_q_b[30]_PORT_A_address_reg = DFFE(TD2_q_b[30]_PORT_A_address, TD2_q_b[30]_clock_0, , , );
TD2_q_b[30]_PORT_B_address = BUS(MD1_D_iw[22], MD1_D_iw[23], MD1_D_iw[24], MD1_D_iw[25], MD1_D_iw[26]);
TD2_q_b[30]_PORT_B_address_reg = DFFE(TD2_q_b[30]_PORT_B_address, TD2_q_b[30]_clock_1, , , );
TD2_q_b[30]_PORT_A_write_enable = MD1_W_rf_wren;
TD2_q_b[30]_PORT_A_write_enable_reg = DFFE(TD2_q_b[30]_PORT_A_write_enable, TD2_q_b[30]_clock_0, , , );
TD2_q_b[30]_PORT_B_read_enable = VCC;
TD2_q_b[30]_PORT_B_read_enable_reg = DFFE(TD2_q_b[30]_PORT_B_read_enable, TD2_q_b[30]_clock_1, , , );
TD2_q_b[30]_clock_0 = CLOCK_50;
TD2_q_b[30]_clock_1 = CLOCK_50;
TD2_q_b[30]_clock_enable_0 = MD1_W_rf_wren;
TD2_q_b[30]_PORT_B_data_out = MEMORY(TD2_q_b[30]_PORT_A_data_in_reg, , TD2_q_b[30]_PORT_A_address_reg, TD2_q_b[30]_PORT_B_address_reg, TD2_q_b[30]_PORT_A_write_enable_reg, , , TD2_q_b[30]_PORT_B_read_enable_reg, , , TD2_q_b[30]_clock_0, TD2_q_b[30]_clock_1, TD2_q_b[30]_clock_enable_0, , , , , );
TD2_q_b[30] = TD2_q_b[30]_PORT_B_data_out[0];


--TD1_q_b[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD1_q_b[30]_PORT_A_data_in = MD1L823;
TD1_q_b[30]_PORT_A_data_in_reg = DFFE(TD1_q_b[30]_PORT_A_data_in, TD1_q_b[30]_clock_0, , , );
TD1_q_b[30]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD1_q_b[30]_PORT_A_address_reg = DFFE(TD1_q_b[30]_PORT_A_address, TD1_q_b[30]_clock_0, , , );
TD1_q_b[30]_PORT_B_address = BUS(MD1_D_iw[27], MD1_D_iw[28], MD1_D_iw[29], MD1_D_iw[30], MD1_D_iw[31]);
TD1_q_b[30]_PORT_B_address_reg = DFFE(TD1_q_b[30]_PORT_B_address, TD1_q_b[30]_clock_1, , , );
TD1_q_b[30]_PORT_A_write_enable = MD1_W_rf_wren;
TD1_q_b[30]_PORT_A_write_enable_reg = DFFE(TD1_q_b[30]_PORT_A_write_enable, TD1_q_b[30]_clock_0, , , );
TD1_q_b[30]_PORT_B_read_enable = VCC;
TD1_q_b[30]_PORT_B_read_enable_reg = DFFE(TD1_q_b[30]_PORT_B_read_enable, TD1_q_b[30]_clock_1, , , );
TD1_q_b[30]_clock_0 = CLOCK_50;
TD1_q_b[30]_clock_1 = CLOCK_50;
TD1_q_b[30]_clock_enable_0 = MD1_W_rf_wren;
TD1_q_b[30]_PORT_B_data_out = MEMORY(TD1_q_b[30]_PORT_A_data_in_reg, , TD1_q_b[30]_PORT_A_address_reg, TD1_q_b[30]_PORT_B_address_reg, TD1_q_b[30]_PORT_A_write_enable_reg, , , TD1_q_b[30]_PORT_B_read_enable_reg, , , TD1_q_b[30]_clock_0, TD1_q_b[30]_clock_1, TD1_q_b[30]_clock_enable_0, , , , , );
TD1_q_b[30] = TD1_q_b[30]_PORT_B_data_out[0];


--TD2_q_b[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD2_q_b[21]_PORT_A_data_in = MD1L814;
TD2_q_b[21]_PORT_A_data_in_reg = DFFE(TD2_q_b[21]_PORT_A_data_in, TD2_q_b[21]_clock_0, , , );
TD2_q_b[21]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD2_q_b[21]_PORT_A_address_reg = DFFE(TD2_q_b[21]_PORT_A_address, TD2_q_b[21]_clock_0, , , );
TD2_q_b[21]_PORT_B_address = BUS(MD1_D_iw[22], MD1_D_iw[23], MD1_D_iw[24], MD1_D_iw[25], MD1_D_iw[26]);
TD2_q_b[21]_PORT_B_address_reg = DFFE(TD2_q_b[21]_PORT_B_address, TD2_q_b[21]_clock_1, , , );
TD2_q_b[21]_PORT_A_write_enable = MD1_W_rf_wren;
TD2_q_b[21]_PORT_A_write_enable_reg = DFFE(TD2_q_b[21]_PORT_A_write_enable, TD2_q_b[21]_clock_0, , , );
TD2_q_b[21]_PORT_B_read_enable = VCC;
TD2_q_b[21]_PORT_B_read_enable_reg = DFFE(TD2_q_b[21]_PORT_B_read_enable, TD2_q_b[21]_clock_1, , , );
TD2_q_b[21]_clock_0 = CLOCK_50;
TD2_q_b[21]_clock_1 = CLOCK_50;
TD2_q_b[21]_clock_enable_0 = MD1_W_rf_wren;
TD2_q_b[21]_PORT_B_data_out = MEMORY(TD2_q_b[21]_PORT_A_data_in_reg, , TD2_q_b[21]_PORT_A_address_reg, TD2_q_b[21]_PORT_B_address_reg, TD2_q_b[21]_PORT_A_write_enable_reg, , , TD2_q_b[21]_PORT_B_read_enable_reg, , , TD2_q_b[21]_clock_0, TD2_q_b[21]_clock_1, TD2_q_b[21]_clock_enable_0, , , , , );
TD2_q_b[21] = TD2_q_b[21]_PORT_B_data_out[0];


--TD1_q_b[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD1_q_b[21]_PORT_A_data_in = MD1L814;
TD1_q_b[21]_PORT_A_data_in_reg = DFFE(TD1_q_b[21]_PORT_A_data_in, TD1_q_b[21]_clock_0, , , );
TD1_q_b[21]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD1_q_b[21]_PORT_A_address_reg = DFFE(TD1_q_b[21]_PORT_A_address, TD1_q_b[21]_clock_0, , , );
TD1_q_b[21]_PORT_B_address = BUS(MD1_D_iw[27], MD1_D_iw[28], MD1_D_iw[29], MD1_D_iw[30], MD1_D_iw[31]);
TD1_q_b[21]_PORT_B_address_reg = DFFE(TD1_q_b[21]_PORT_B_address, TD1_q_b[21]_clock_1, , , );
TD1_q_b[21]_PORT_A_write_enable = MD1_W_rf_wren;
TD1_q_b[21]_PORT_A_write_enable_reg = DFFE(TD1_q_b[21]_PORT_A_write_enable, TD1_q_b[21]_clock_0, , , );
TD1_q_b[21]_PORT_B_read_enable = VCC;
TD1_q_b[21]_PORT_B_read_enable_reg = DFFE(TD1_q_b[21]_PORT_B_read_enable, TD1_q_b[21]_clock_1, , , );
TD1_q_b[21]_clock_0 = CLOCK_50;
TD1_q_b[21]_clock_1 = CLOCK_50;
TD1_q_b[21]_clock_enable_0 = MD1_W_rf_wren;
TD1_q_b[21]_PORT_B_data_out = MEMORY(TD1_q_b[21]_PORT_A_data_in_reg, , TD1_q_b[21]_PORT_A_address_reg, TD1_q_b[21]_PORT_B_address_reg, TD1_q_b[21]_PORT_A_write_enable_reg, , , TD1_q_b[21]_PORT_B_read_enable_reg, , , TD1_q_b[21]_clock_0, TD1_q_b[21]_clock_1, TD1_q_b[21]_clock_enable_0, , , , , );
TD1_q_b[21] = TD1_q_b[21]_PORT_B_data_out[0];


--TD2_q_b[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD2_q_b[20]_PORT_A_data_in = MD1L813;
TD2_q_b[20]_PORT_A_data_in_reg = DFFE(TD2_q_b[20]_PORT_A_data_in, TD2_q_b[20]_clock_0, , , );
TD2_q_b[20]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD2_q_b[20]_PORT_A_address_reg = DFFE(TD2_q_b[20]_PORT_A_address, TD2_q_b[20]_clock_0, , , );
TD2_q_b[20]_PORT_B_address = BUS(MD1_D_iw[22], MD1_D_iw[23], MD1_D_iw[24], MD1_D_iw[25], MD1_D_iw[26]);
TD2_q_b[20]_PORT_B_address_reg = DFFE(TD2_q_b[20]_PORT_B_address, TD2_q_b[20]_clock_1, , , );
TD2_q_b[20]_PORT_A_write_enable = MD1_W_rf_wren;
TD2_q_b[20]_PORT_A_write_enable_reg = DFFE(TD2_q_b[20]_PORT_A_write_enable, TD2_q_b[20]_clock_0, , , );
TD2_q_b[20]_PORT_B_read_enable = VCC;
TD2_q_b[20]_PORT_B_read_enable_reg = DFFE(TD2_q_b[20]_PORT_B_read_enable, TD2_q_b[20]_clock_1, , , );
TD2_q_b[20]_clock_0 = CLOCK_50;
TD2_q_b[20]_clock_1 = CLOCK_50;
TD2_q_b[20]_clock_enable_0 = MD1_W_rf_wren;
TD2_q_b[20]_PORT_B_data_out = MEMORY(TD2_q_b[20]_PORT_A_data_in_reg, , TD2_q_b[20]_PORT_A_address_reg, TD2_q_b[20]_PORT_B_address_reg, TD2_q_b[20]_PORT_A_write_enable_reg, , , TD2_q_b[20]_PORT_B_read_enable_reg, , , TD2_q_b[20]_clock_0, TD2_q_b[20]_clock_1, TD2_q_b[20]_clock_enable_0, , , , , );
TD2_q_b[20] = TD2_q_b[20]_PORT_B_data_out[0];


--TD1_q_b[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD1_q_b[20]_PORT_A_data_in = MD1L813;
TD1_q_b[20]_PORT_A_data_in_reg = DFFE(TD1_q_b[20]_PORT_A_data_in, TD1_q_b[20]_clock_0, , , );
TD1_q_b[20]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD1_q_b[20]_PORT_A_address_reg = DFFE(TD1_q_b[20]_PORT_A_address, TD1_q_b[20]_clock_0, , , );
TD1_q_b[20]_PORT_B_address = BUS(MD1_D_iw[27], MD1_D_iw[28], MD1_D_iw[29], MD1_D_iw[30], MD1_D_iw[31]);
TD1_q_b[20]_PORT_B_address_reg = DFFE(TD1_q_b[20]_PORT_B_address, TD1_q_b[20]_clock_1, , , );
TD1_q_b[20]_PORT_A_write_enable = MD1_W_rf_wren;
TD1_q_b[20]_PORT_A_write_enable_reg = DFFE(TD1_q_b[20]_PORT_A_write_enable, TD1_q_b[20]_clock_0, , , );
TD1_q_b[20]_PORT_B_read_enable = VCC;
TD1_q_b[20]_PORT_B_read_enable_reg = DFFE(TD1_q_b[20]_PORT_B_read_enable, TD1_q_b[20]_clock_1, , , );
TD1_q_b[20]_clock_0 = CLOCK_50;
TD1_q_b[20]_clock_1 = CLOCK_50;
TD1_q_b[20]_clock_enable_0 = MD1_W_rf_wren;
TD1_q_b[20]_PORT_B_data_out = MEMORY(TD1_q_b[20]_PORT_A_data_in_reg, , TD1_q_b[20]_PORT_A_address_reg, TD1_q_b[20]_PORT_B_address_reg, TD1_q_b[20]_PORT_A_write_enable_reg, , , TD1_q_b[20]_PORT_B_read_enable_reg, , , TD1_q_b[20]_clock_0, TD1_q_b[20]_clock_1, TD1_q_b[20]_clock_enable_0, , , , , );
TD1_q_b[20] = TD1_q_b[20]_PORT_B_data_out[0];


--TD2_q_b[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD2_q_b[19]_PORT_A_data_in = MD1L812;
TD2_q_b[19]_PORT_A_data_in_reg = DFFE(TD2_q_b[19]_PORT_A_data_in, TD2_q_b[19]_clock_0, , , );
TD2_q_b[19]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD2_q_b[19]_PORT_A_address_reg = DFFE(TD2_q_b[19]_PORT_A_address, TD2_q_b[19]_clock_0, , , );
TD2_q_b[19]_PORT_B_address = BUS(MD1_D_iw[22], MD1_D_iw[23], MD1_D_iw[24], MD1_D_iw[25], MD1_D_iw[26]);
TD2_q_b[19]_PORT_B_address_reg = DFFE(TD2_q_b[19]_PORT_B_address, TD2_q_b[19]_clock_1, , , );
TD2_q_b[19]_PORT_A_write_enable = MD1_W_rf_wren;
TD2_q_b[19]_PORT_A_write_enable_reg = DFFE(TD2_q_b[19]_PORT_A_write_enable, TD2_q_b[19]_clock_0, , , );
TD2_q_b[19]_PORT_B_read_enable = VCC;
TD2_q_b[19]_PORT_B_read_enable_reg = DFFE(TD2_q_b[19]_PORT_B_read_enable, TD2_q_b[19]_clock_1, , , );
TD2_q_b[19]_clock_0 = CLOCK_50;
TD2_q_b[19]_clock_1 = CLOCK_50;
TD2_q_b[19]_clock_enable_0 = MD1_W_rf_wren;
TD2_q_b[19]_PORT_B_data_out = MEMORY(TD2_q_b[19]_PORT_A_data_in_reg, , TD2_q_b[19]_PORT_A_address_reg, TD2_q_b[19]_PORT_B_address_reg, TD2_q_b[19]_PORT_A_write_enable_reg, , , TD2_q_b[19]_PORT_B_read_enable_reg, , , TD2_q_b[19]_clock_0, TD2_q_b[19]_clock_1, TD2_q_b[19]_clock_enable_0, , , , , );
TD2_q_b[19] = TD2_q_b[19]_PORT_B_data_out[0];


--TD1_q_b[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD1_q_b[19]_PORT_A_data_in = MD1L812;
TD1_q_b[19]_PORT_A_data_in_reg = DFFE(TD1_q_b[19]_PORT_A_data_in, TD1_q_b[19]_clock_0, , , );
TD1_q_b[19]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD1_q_b[19]_PORT_A_address_reg = DFFE(TD1_q_b[19]_PORT_A_address, TD1_q_b[19]_clock_0, , , );
TD1_q_b[19]_PORT_B_address = BUS(MD1_D_iw[27], MD1_D_iw[28], MD1_D_iw[29], MD1_D_iw[30], MD1_D_iw[31]);
TD1_q_b[19]_PORT_B_address_reg = DFFE(TD1_q_b[19]_PORT_B_address, TD1_q_b[19]_clock_1, , , );
TD1_q_b[19]_PORT_A_write_enable = MD1_W_rf_wren;
TD1_q_b[19]_PORT_A_write_enable_reg = DFFE(TD1_q_b[19]_PORT_A_write_enable, TD1_q_b[19]_clock_0, , , );
TD1_q_b[19]_PORT_B_read_enable = VCC;
TD1_q_b[19]_PORT_B_read_enable_reg = DFFE(TD1_q_b[19]_PORT_B_read_enable, TD1_q_b[19]_clock_1, , , );
TD1_q_b[19]_clock_0 = CLOCK_50;
TD1_q_b[19]_clock_1 = CLOCK_50;
TD1_q_b[19]_clock_enable_0 = MD1_W_rf_wren;
TD1_q_b[19]_PORT_B_data_out = MEMORY(TD1_q_b[19]_PORT_A_data_in_reg, , TD1_q_b[19]_PORT_A_address_reg, TD1_q_b[19]_PORT_B_address_reg, TD1_q_b[19]_PORT_A_write_enable_reg, , , TD1_q_b[19]_PORT_B_read_enable_reg, , , TD1_q_b[19]_clock_0, TD1_q_b[19]_clock_1, TD1_q_b[19]_clock_enable_0, , , , , );
TD1_q_b[19] = TD1_q_b[19]_PORT_B_data_out[0];


--TD2_q_b[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD2_q_b[18]_PORT_A_data_in = MD1L811;
TD2_q_b[18]_PORT_A_data_in_reg = DFFE(TD2_q_b[18]_PORT_A_data_in, TD2_q_b[18]_clock_0, , , );
TD2_q_b[18]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD2_q_b[18]_PORT_A_address_reg = DFFE(TD2_q_b[18]_PORT_A_address, TD2_q_b[18]_clock_0, , , );
TD2_q_b[18]_PORT_B_address = BUS(MD1_D_iw[22], MD1_D_iw[23], MD1_D_iw[24], MD1_D_iw[25], MD1_D_iw[26]);
TD2_q_b[18]_PORT_B_address_reg = DFFE(TD2_q_b[18]_PORT_B_address, TD2_q_b[18]_clock_1, , , );
TD2_q_b[18]_PORT_A_write_enable = MD1_W_rf_wren;
TD2_q_b[18]_PORT_A_write_enable_reg = DFFE(TD2_q_b[18]_PORT_A_write_enable, TD2_q_b[18]_clock_0, , , );
TD2_q_b[18]_PORT_B_read_enable = VCC;
TD2_q_b[18]_PORT_B_read_enable_reg = DFFE(TD2_q_b[18]_PORT_B_read_enable, TD2_q_b[18]_clock_1, , , );
TD2_q_b[18]_clock_0 = CLOCK_50;
TD2_q_b[18]_clock_1 = CLOCK_50;
TD2_q_b[18]_clock_enable_0 = MD1_W_rf_wren;
TD2_q_b[18]_PORT_B_data_out = MEMORY(TD2_q_b[18]_PORT_A_data_in_reg, , TD2_q_b[18]_PORT_A_address_reg, TD2_q_b[18]_PORT_B_address_reg, TD2_q_b[18]_PORT_A_write_enable_reg, , , TD2_q_b[18]_PORT_B_read_enable_reg, , , TD2_q_b[18]_clock_0, TD2_q_b[18]_clock_1, TD2_q_b[18]_clock_enable_0, , , , , );
TD2_q_b[18] = TD2_q_b[18]_PORT_B_data_out[0];


--TD1_q_b[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD1_q_b[18]_PORT_A_data_in = MD1L811;
TD1_q_b[18]_PORT_A_data_in_reg = DFFE(TD1_q_b[18]_PORT_A_data_in, TD1_q_b[18]_clock_0, , , );
TD1_q_b[18]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD1_q_b[18]_PORT_A_address_reg = DFFE(TD1_q_b[18]_PORT_A_address, TD1_q_b[18]_clock_0, , , );
TD1_q_b[18]_PORT_B_address = BUS(MD1_D_iw[27], MD1_D_iw[28], MD1_D_iw[29], MD1_D_iw[30], MD1_D_iw[31]);
TD1_q_b[18]_PORT_B_address_reg = DFFE(TD1_q_b[18]_PORT_B_address, TD1_q_b[18]_clock_1, , , );
TD1_q_b[18]_PORT_A_write_enable = MD1_W_rf_wren;
TD1_q_b[18]_PORT_A_write_enable_reg = DFFE(TD1_q_b[18]_PORT_A_write_enable, TD1_q_b[18]_clock_0, , , );
TD1_q_b[18]_PORT_B_read_enable = VCC;
TD1_q_b[18]_PORT_B_read_enable_reg = DFFE(TD1_q_b[18]_PORT_B_read_enable, TD1_q_b[18]_clock_1, , , );
TD1_q_b[18]_clock_0 = CLOCK_50;
TD1_q_b[18]_clock_1 = CLOCK_50;
TD1_q_b[18]_clock_enable_0 = MD1_W_rf_wren;
TD1_q_b[18]_PORT_B_data_out = MEMORY(TD1_q_b[18]_PORT_A_data_in_reg, , TD1_q_b[18]_PORT_A_address_reg, TD1_q_b[18]_PORT_B_address_reg, TD1_q_b[18]_PORT_A_write_enable_reg, , , TD1_q_b[18]_PORT_B_read_enable_reg, , , TD1_q_b[18]_clock_0, TD1_q_b[18]_clock_1, TD1_q_b[18]_clock_enable_0, , , , , );
TD1_q_b[18] = TD1_q_b[18]_PORT_B_data_out[0];


--TD2_q_b[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD2_q_b[17]_PORT_A_data_in = MD1L810;
TD2_q_b[17]_PORT_A_data_in_reg = DFFE(TD2_q_b[17]_PORT_A_data_in, TD2_q_b[17]_clock_0, , , );
TD2_q_b[17]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD2_q_b[17]_PORT_A_address_reg = DFFE(TD2_q_b[17]_PORT_A_address, TD2_q_b[17]_clock_0, , , );
TD2_q_b[17]_PORT_B_address = BUS(MD1_D_iw[22], MD1_D_iw[23], MD1_D_iw[24], MD1_D_iw[25], MD1_D_iw[26]);
TD2_q_b[17]_PORT_B_address_reg = DFFE(TD2_q_b[17]_PORT_B_address, TD2_q_b[17]_clock_1, , , );
TD2_q_b[17]_PORT_A_write_enable = MD1_W_rf_wren;
TD2_q_b[17]_PORT_A_write_enable_reg = DFFE(TD2_q_b[17]_PORT_A_write_enable, TD2_q_b[17]_clock_0, , , );
TD2_q_b[17]_PORT_B_read_enable = VCC;
TD2_q_b[17]_PORT_B_read_enable_reg = DFFE(TD2_q_b[17]_PORT_B_read_enable, TD2_q_b[17]_clock_1, , , );
TD2_q_b[17]_clock_0 = CLOCK_50;
TD2_q_b[17]_clock_1 = CLOCK_50;
TD2_q_b[17]_clock_enable_0 = MD1_W_rf_wren;
TD2_q_b[17]_PORT_B_data_out = MEMORY(TD2_q_b[17]_PORT_A_data_in_reg, , TD2_q_b[17]_PORT_A_address_reg, TD2_q_b[17]_PORT_B_address_reg, TD2_q_b[17]_PORT_A_write_enable_reg, , , TD2_q_b[17]_PORT_B_read_enable_reg, , , TD2_q_b[17]_clock_0, TD2_q_b[17]_clock_1, TD2_q_b[17]_clock_enable_0, , , , , );
TD2_q_b[17] = TD2_q_b[17]_PORT_B_data_out[0];


--TD1_q_b[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD1_q_b[17]_PORT_A_data_in = MD1L810;
TD1_q_b[17]_PORT_A_data_in_reg = DFFE(TD1_q_b[17]_PORT_A_data_in, TD1_q_b[17]_clock_0, , , );
TD1_q_b[17]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD1_q_b[17]_PORT_A_address_reg = DFFE(TD1_q_b[17]_PORT_A_address, TD1_q_b[17]_clock_0, , , );
TD1_q_b[17]_PORT_B_address = BUS(MD1_D_iw[27], MD1_D_iw[28], MD1_D_iw[29], MD1_D_iw[30], MD1_D_iw[31]);
TD1_q_b[17]_PORT_B_address_reg = DFFE(TD1_q_b[17]_PORT_B_address, TD1_q_b[17]_clock_1, , , );
TD1_q_b[17]_PORT_A_write_enable = MD1_W_rf_wren;
TD1_q_b[17]_PORT_A_write_enable_reg = DFFE(TD1_q_b[17]_PORT_A_write_enable, TD1_q_b[17]_clock_0, , , );
TD1_q_b[17]_PORT_B_read_enable = VCC;
TD1_q_b[17]_PORT_B_read_enable_reg = DFFE(TD1_q_b[17]_PORT_B_read_enable, TD1_q_b[17]_clock_1, , , );
TD1_q_b[17]_clock_0 = CLOCK_50;
TD1_q_b[17]_clock_1 = CLOCK_50;
TD1_q_b[17]_clock_enable_0 = MD1_W_rf_wren;
TD1_q_b[17]_PORT_B_data_out = MEMORY(TD1_q_b[17]_PORT_A_data_in_reg, , TD1_q_b[17]_PORT_A_address_reg, TD1_q_b[17]_PORT_B_address_reg, TD1_q_b[17]_PORT_A_write_enable_reg, , , TD1_q_b[17]_PORT_B_read_enable_reg, , , TD1_q_b[17]_clock_0, TD1_q_b[17]_clock_1, TD1_q_b[17]_clock_enable_0, , , , , );
TD1_q_b[17] = TD1_q_b[17]_PORT_B_data_out[0];


--TD1_q_b[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD1_q_b[16]_PORT_A_data_in = MD1L809;
TD1_q_b[16]_PORT_A_data_in_reg = DFFE(TD1_q_b[16]_PORT_A_data_in, TD1_q_b[16]_clock_0, , , );
TD1_q_b[16]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD1_q_b[16]_PORT_A_address_reg = DFFE(TD1_q_b[16]_PORT_A_address, TD1_q_b[16]_clock_0, , , );
TD1_q_b[16]_PORT_B_address = BUS(MD1_D_iw[27], MD1_D_iw[28], MD1_D_iw[29], MD1_D_iw[30], MD1_D_iw[31]);
TD1_q_b[16]_PORT_B_address_reg = DFFE(TD1_q_b[16]_PORT_B_address, TD1_q_b[16]_clock_1, , , );
TD1_q_b[16]_PORT_A_write_enable = MD1_W_rf_wren;
TD1_q_b[16]_PORT_A_write_enable_reg = DFFE(TD1_q_b[16]_PORT_A_write_enable, TD1_q_b[16]_clock_0, , , );
TD1_q_b[16]_PORT_B_read_enable = VCC;
TD1_q_b[16]_PORT_B_read_enable_reg = DFFE(TD1_q_b[16]_PORT_B_read_enable, TD1_q_b[16]_clock_1, , , );
TD1_q_b[16]_clock_0 = CLOCK_50;
TD1_q_b[16]_clock_1 = CLOCK_50;
TD1_q_b[16]_clock_enable_0 = MD1_W_rf_wren;
TD1_q_b[16]_PORT_B_data_out = MEMORY(TD1_q_b[16]_PORT_A_data_in_reg, , TD1_q_b[16]_PORT_A_address_reg, TD1_q_b[16]_PORT_B_address_reg, TD1_q_b[16]_PORT_A_write_enable_reg, , , TD1_q_b[16]_PORT_B_read_enable_reg, , , TD1_q_b[16]_clock_0, TD1_q_b[16]_clock_1, TD1_q_b[16]_clock_enable_0, , , , , );
TD1_q_b[16] = TD1_q_b[16]_PORT_B_data_out[0];


--TD2_q_b[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD2_q_b[23]_PORT_A_data_in = MD1L816;
TD2_q_b[23]_PORT_A_data_in_reg = DFFE(TD2_q_b[23]_PORT_A_data_in, TD2_q_b[23]_clock_0, , , );
TD2_q_b[23]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD2_q_b[23]_PORT_A_address_reg = DFFE(TD2_q_b[23]_PORT_A_address, TD2_q_b[23]_clock_0, , , );
TD2_q_b[23]_PORT_B_address = BUS(MD1_D_iw[22], MD1_D_iw[23], MD1_D_iw[24], MD1_D_iw[25], MD1_D_iw[26]);
TD2_q_b[23]_PORT_B_address_reg = DFFE(TD2_q_b[23]_PORT_B_address, TD2_q_b[23]_clock_1, , , );
TD2_q_b[23]_PORT_A_write_enable = MD1_W_rf_wren;
TD2_q_b[23]_PORT_A_write_enable_reg = DFFE(TD2_q_b[23]_PORT_A_write_enable, TD2_q_b[23]_clock_0, , , );
TD2_q_b[23]_PORT_B_read_enable = VCC;
TD2_q_b[23]_PORT_B_read_enable_reg = DFFE(TD2_q_b[23]_PORT_B_read_enable, TD2_q_b[23]_clock_1, , , );
TD2_q_b[23]_clock_0 = CLOCK_50;
TD2_q_b[23]_clock_1 = CLOCK_50;
TD2_q_b[23]_clock_enable_0 = MD1_W_rf_wren;
TD2_q_b[23]_PORT_B_data_out = MEMORY(TD2_q_b[23]_PORT_A_data_in_reg, , TD2_q_b[23]_PORT_A_address_reg, TD2_q_b[23]_PORT_B_address_reg, TD2_q_b[23]_PORT_A_write_enable_reg, , , TD2_q_b[23]_PORT_B_read_enable_reg, , , TD2_q_b[23]_clock_0, TD2_q_b[23]_clock_1, TD2_q_b[23]_clock_enable_0, , , , , );
TD2_q_b[23] = TD2_q_b[23]_PORT_B_data_out[0];


--TD1_q_b[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD1_q_b[23]_PORT_A_data_in = MD1L816;
TD1_q_b[23]_PORT_A_data_in_reg = DFFE(TD1_q_b[23]_PORT_A_data_in, TD1_q_b[23]_clock_0, , , );
TD1_q_b[23]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD1_q_b[23]_PORT_A_address_reg = DFFE(TD1_q_b[23]_PORT_A_address, TD1_q_b[23]_clock_0, , , );
TD1_q_b[23]_PORT_B_address = BUS(MD1_D_iw[27], MD1_D_iw[28], MD1_D_iw[29], MD1_D_iw[30], MD1_D_iw[31]);
TD1_q_b[23]_PORT_B_address_reg = DFFE(TD1_q_b[23]_PORT_B_address, TD1_q_b[23]_clock_1, , , );
TD1_q_b[23]_PORT_A_write_enable = MD1_W_rf_wren;
TD1_q_b[23]_PORT_A_write_enable_reg = DFFE(TD1_q_b[23]_PORT_A_write_enable, TD1_q_b[23]_clock_0, , , );
TD1_q_b[23]_PORT_B_read_enable = VCC;
TD1_q_b[23]_PORT_B_read_enable_reg = DFFE(TD1_q_b[23]_PORT_B_read_enable, TD1_q_b[23]_clock_1, , , );
TD1_q_b[23]_clock_0 = CLOCK_50;
TD1_q_b[23]_clock_1 = CLOCK_50;
TD1_q_b[23]_clock_enable_0 = MD1_W_rf_wren;
TD1_q_b[23]_PORT_B_data_out = MEMORY(TD1_q_b[23]_PORT_A_data_in_reg, , TD1_q_b[23]_PORT_A_address_reg, TD1_q_b[23]_PORT_B_address_reg, TD1_q_b[23]_PORT_A_write_enable_reg, , , TD1_q_b[23]_PORT_B_read_enable_reg, , , TD1_q_b[23]_clock_0, TD1_q_b[23]_clock_1, TD1_q_b[23]_clock_enable_0, , , , , );
TD1_q_b[23] = TD1_q_b[23]_PORT_B_data_out[0];


--TD2_q_b[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD2_q_b[22]_PORT_A_data_in = MD1L815;
TD2_q_b[22]_PORT_A_data_in_reg = DFFE(TD2_q_b[22]_PORT_A_data_in, TD2_q_b[22]_clock_0, , , );
TD2_q_b[22]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD2_q_b[22]_PORT_A_address_reg = DFFE(TD2_q_b[22]_PORT_A_address, TD2_q_b[22]_clock_0, , , );
TD2_q_b[22]_PORT_B_address = BUS(MD1_D_iw[22], MD1_D_iw[23], MD1_D_iw[24], MD1_D_iw[25], MD1_D_iw[26]);
TD2_q_b[22]_PORT_B_address_reg = DFFE(TD2_q_b[22]_PORT_B_address, TD2_q_b[22]_clock_1, , , );
TD2_q_b[22]_PORT_A_write_enable = MD1_W_rf_wren;
TD2_q_b[22]_PORT_A_write_enable_reg = DFFE(TD2_q_b[22]_PORT_A_write_enable, TD2_q_b[22]_clock_0, , , );
TD2_q_b[22]_PORT_B_read_enable = VCC;
TD2_q_b[22]_PORT_B_read_enable_reg = DFFE(TD2_q_b[22]_PORT_B_read_enable, TD2_q_b[22]_clock_1, , , );
TD2_q_b[22]_clock_0 = CLOCK_50;
TD2_q_b[22]_clock_1 = CLOCK_50;
TD2_q_b[22]_clock_enable_0 = MD1_W_rf_wren;
TD2_q_b[22]_PORT_B_data_out = MEMORY(TD2_q_b[22]_PORT_A_data_in_reg, , TD2_q_b[22]_PORT_A_address_reg, TD2_q_b[22]_PORT_B_address_reg, TD2_q_b[22]_PORT_A_write_enable_reg, , , TD2_q_b[22]_PORT_B_read_enable_reg, , , TD2_q_b[22]_clock_0, TD2_q_b[22]_clock_1, TD2_q_b[22]_clock_enable_0, , , , , );
TD2_q_b[22] = TD2_q_b[22]_PORT_B_data_out[0];


--TD1_q_b[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD1_q_b[22]_PORT_A_data_in = MD1L815;
TD1_q_b[22]_PORT_A_data_in_reg = DFFE(TD1_q_b[22]_PORT_A_data_in, TD1_q_b[22]_clock_0, , , );
TD1_q_b[22]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD1_q_b[22]_PORT_A_address_reg = DFFE(TD1_q_b[22]_PORT_A_address, TD1_q_b[22]_clock_0, , , );
TD1_q_b[22]_PORT_B_address = BUS(MD1_D_iw[27], MD1_D_iw[28], MD1_D_iw[29], MD1_D_iw[30], MD1_D_iw[31]);
TD1_q_b[22]_PORT_B_address_reg = DFFE(TD1_q_b[22]_PORT_B_address, TD1_q_b[22]_clock_1, , , );
TD1_q_b[22]_PORT_A_write_enable = MD1_W_rf_wren;
TD1_q_b[22]_PORT_A_write_enable_reg = DFFE(TD1_q_b[22]_PORT_A_write_enable, TD1_q_b[22]_clock_0, , , );
TD1_q_b[22]_PORT_B_read_enable = VCC;
TD1_q_b[22]_PORT_B_read_enable_reg = DFFE(TD1_q_b[22]_PORT_B_read_enable, TD1_q_b[22]_clock_1, , , );
TD1_q_b[22]_clock_0 = CLOCK_50;
TD1_q_b[22]_clock_1 = CLOCK_50;
TD1_q_b[22]_clock_enable_0 = MD1_W_rf_wren;
TD1_q_b[22]_PORT_B_data_out = MEMORY(TD1_q_b[22]_PORT_A_data_in_reg, , TD1_q_b[22]_PORT_A_address_reg, TD1_q_b[22]_PORT_B_address_reg, TD1_q_b[22]_PORT_A_write_enable_reg, , , TD1_q_b[22]_PORT_B_read_enable_reg, , , TD1_q_b[22]_clock_0, TD1_q_b[22]_clock_1, TD1_q_b[22]_clock_enable_0, , , , , );
TD1_q_b[22] = TD1_q_b[22]_PORT_B_data_out[0];


--TD2_q_b[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD2_q_b[25]_PORT_A_data_in = MD1L818;
TD2_q_b[25]_PORT_A_data_in_reg = DFFE(TD2_q_b[25]_PORT_A_data_in, TD2_q_b[25]_clock_0, , , );
TD2_q_b[25]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD2_q_b[25]_PORT_A_address_reg = DFFE(TD2_q_b[25]_PORT_A_address, TD2_q_b[25]_clock_0, , , );
TD2_q_b[25]_PORT_B_address = BUS(MD1_D_iw[22], MD1_D_iw[23], MD1_D_iw[24], MD1_D_iw[25], MD1_D_iw[26]);
TD2_q_b[25]_PORT_B_address_reg = DFFE(TD2_q_b[25]_PORT_B_address, TD2_q_b[25]_clock_1, , , );
TD2_q_b[25]_PORT_A_write_enable = MD1_W_rf_wren;
TD2_q_b[25]_PORT_A_write_enable_reg = DFFE(TD2_q_b[25]_PORT_A_write_enable, TD2_q_b[25]_clock_0, , , );
TD2_q_b[25]_PORT_B_read_enable = VCC;
TD2_q_b[25]_PORT_B_read_enable_reg = DFFE(TD2_q_b[25]_PORT_B_read_enable, TD2_q_b[25]_clock_1, , , );
TD2_q_b[25]_clock_0 = CLOCK_50;
TD2_q_b[25]_clock_1 = CLOCK_50;
TD2_q_b[25]_clock_enable_0 = MD1_W_rf_wren;
TD2_q_b[25]_PORT_B_data_out = MEMORY(TD2_q_b[25]_PORT_A_data_in_reg, , TD2_q_b[25]_PORT_A_address_reg, TD2_q_b[25]_PORT_B_address_reg, TD2_q_b[25]_PORT_A_write_enable_reg, , , TD2_q_b[25]_PORT_B_read_enable_reg, , , TD2_q_b[25]_clock_0, TD2_q_b[25]_clock_1, TD2_q_b[25]_clock_enable_0, , , , , );
TD2_q_b[25] = TD2_q_b[25]_PORT_B_data_out[0];


--TD1_q_b[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD1_q_b[25]_PORT_A_data_in = MD1L818;
TD1_q_b[25]_PORT_A_data_in_reg = DFFE(TD1_q_b[25]_PORT_A_data_in, TD1_q_b[25]_clock_0, , , );
TD1_q_b[25]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD1_q_b[25]_PORT_A_address_reg = DFFE(TD1_q_b[25]_PORT_A_address, TD1_q_b[25]_clock_0, , , );
TD1_q_b[25]_PORT_B_address = BUS(MD1_D_iw[27], MD1_D_iw[28], MD1_D_iw[29], MD1_D_iw[30], MD1_D_iw[31]);
TD1_q_b[25]_PORT_B_address_reg = DFFE(TD1_q_b[25]_PORT_B_address, TD1_q_b[25]_clock_1, , , );
TD1_q_b[25]_PORT_A_write_enable = MD1_W_rf_wren;
TD1_q_b[25]_PORT_A_write_enable_reg = DFFE(TD1_q_b[25]_PORT_A_write_enable, TD1_q_b[25]_clock_0, , , );
TD1_q_b[25]_PORT_B_read_enable = VCC;
TD1_q_b[25]_PORT_B_read_enable_reg = DFFE(TD1_q_b[25]_PORT_B_read_enable, TD1_q_b[25]_clock_1, , , );
TD1_q_b[25]_clock_0 = CLOCK_50;
TD1_q_b[25]_clock_1 = CLOCK_50;
TD1_q_b[25]_clock_enable_0 = MD1_W_rf_wren;
TD1_q_b[25]_PORT_B_data_out = MEMORY(TD1_q_b[25]_PORT_A_data_in_reg, , TD1_q_b[25]_PORT_A_address_reg, TD1_q_b[25]_PORT_B_address_reg, TD1_q_b[25]_PORT_A_write_enable_reg, , , TD1_q_b[25]_PORT_B_read_enable_reg, , , TD1_q_b[25]_clock_0, TD1_q_b[25]_clock_1, TD1_q_b[25]_clock_enable_0, , , , , );
TD1_q_b[25] = TD1_q_b[25]_PORT_B_data_out[0];


--TD2_q_b[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD2_q_b[24]_PORT_A_data_in = MD1L817;
TD2_q_b[24]_PORT_A_data_in_reg = DFFE(TD2_q_b[24]_PORT_A_data_in, TD2_q_b[24]_clock_0, , , );
TD2_q_b[24]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD2_q_b[24]_PORT_A_address_reg = DFFE(TD2_q_b[24]_PORT_A_address, TD2_q_b[24]_clock_0, , , );
TD2_q_b[24]_PORT_B_address = BUS(MD1_D_iw[22], MD1_D_iw[23], MD1_D_iw[24], MD1_D_iw[25], MD1_D_iw[26]);
TD2_q_b[24]_PORT_B_address_reg = DFFE(TD2_q_b[24]_PORT_B_address, TD2_q_b[24]_clock_1, , , );
TD2_q_b[24]_PORT_A_write_enable = MD1_W_rf_wren;
TD2_q_b[24]_PORT_A_write_enable_reg = DFFE(TD2_q_b[24]_PORT_A_write_enable, TD2_q_b[24]_clock_0, , , );
TD2_q_b[24]_PORT_B_read_enable = VCC;
TD2_q_b[24]_PORT_B_read_enable_reg = DFFE(TD2_q_b[24]_PORT_B_read_enable, TD2_q_b[24]_clock_1, , , );
TD2_q_b[24]_clock_0 = CLOCK_50;
TD2_q_b[24]_clock_1 = CLOCK_50;
TD2_q_b[24]_clock_enable_0 = MD1_W_rf_wren;
TD2_q_b[24]_PORT_B_data_out = MEMORY(TD2_q_b[24]_PORT_A_data_in_reg, , TD2_q_b[24]_PORT_A_address_reg, TD2_q_b[24]_PORT_B_address_reg, TD2_q_b[24]_PORT_A_write_enable_reg, , , TD2_q_b[24]_PORT_B_read_enable_reg, , , TD2_q_b[24]_clock_0, TD2_q_b[24]_clock_1, TD2_q_b[24]_clock_enable_0, , , , , );
TD2_q_b[24] = TD2_q_b[24]_PORT_B_data_out[0];


--TD1_q_b[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD1_q_b[24]_PORT_A_data_in = MD1L817;
TD1_q_b[24]_PORT_A_data_in_reg = DFFE(TD1_q_b[24]_PORT_A_data_in, TD1_q_b[24]_clock_0, , , );
TD1_q_b[24]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD1_q_b[24]_PORT_A_address_reg = DFFE(TD1_q_b[24]_PORT_A_address, TD1_q_b[24]_clock_0, , , );
TD1_q_b[24]_PORT_B_address = BUS(MD1_D_iw[27], MD1_D_iw[28], MD1_D_iw[29], MD1_D_iw[30], MD1_D_iw[31]);
TD1_q_b[24]_PORT_B_address_reg = DFFE(TD1_q_b[24]_PORT_B_address, TD1_q_b[24]_clock_1, , , );
TD1_q_b[24]_PORT_A_write_enable = MD1_W_rf_wren;
TD1_q_b[24]_PORT_A_write_enable_reg = DFFE(TD1_q_b[24]_PORT_A_write_enable, TD1_q_b[24]_clock_0, , , );
TD1_q_b[24]_PORT_B_read_enable = VCC;
TD1_q_b[24]_PORT_B_read_enable_reg = DFFE(TD1_q_b[24]_PORT_B_read_enable, TD1_q_b[24]_clock_1, , , );
TD1_q_b[24]_clock_0 = CLOCK_50;
TD1_q_b[24]_clock_1 = CLOCK_50;
TD1_q_b[24]_clock_enable_0 = MD1_W_rf_wren;
TD1_q_b[24]_PORT_B_data_out = MEMORY(TD1_q_b[24]_PORT_A_data_in_reg, , TD1_q_b[24]_PORT_A_address_reg, TD1_q_b[24]_PORT_B_address_reg, TD1_q_b[24]_PORT_A_write_enable_reg, , , TD1_q_b[24]_PORT_B_read_enable_reg, , , TD1_q_b[24]_clock_0, TD1_q_b[24]_clock_1, TD1_q_b[24]_clock_enable_0, , , , , );
TD1_q_b[24] = TD1_q_b[24]_PORT_B_data_out[0];


--TD2_q_b[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD2_q_b[27]_PORT_A_data_in = MD1L820;
TD2_q_b[27]_PORT_A_data_in_reg = DFFE(TD2_q_b[27]_PORT_A_data_in, TD2_q_b[27]_clock_0, , , );
TD2_q_b[27]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD2_q_b[27]_PORT_A_address_reg = DFFE(TD2_q_b[27]_PORT_A_address, TD2_q_b[27]_clock_0, , , );
TD2_q_b[27]_PORT_B_address = BUS(MD1_D_iw[22], MD1_D_iw[23], MD1_D_iw[24], MD1_D_iw[25], MD1_D_iw[26]);
TD2_q_b[27]_PORT_B_address_reg = DFFE(TD2_q_b[27]_PORT_B_address, TD2_q_b[27]_clock_1, , , );
TD2_q_b[27]_PORT_A_write_enable = MD1_W_rf_wren;
TD2_q_b[27]_PORT_A_write_enable_reg = DFFE(TD2_q_b[27]_PORT_A_write_enable, TD2_q_b[27]_clock_0, , , );
TD2_q_b[27]_PORT_B_read_enable = VCC;
TD2_q_b[27]_PORT_B_read_enable_reg = DFFE(TD2_q_b[27]_PORT_B_read_enable, TD2_q_b[27]_clock_1, , , );
TD2_q_b[27]_clock_0 = CLOCK_50;
TD2_q_b[27]_clock_1 = CLOCK_50;
TD2_q_b[27]_clock_enable_0 = MD1_W_rf_wren;
TD2_q_b[27]_PORT_B_data_out = MEMORY(TD2_q_b[27]_PORT_A_data_in_reg, , TD2_q_b[27]_PORT_A_address_reg, TD2_q_b[27]_PORT_B_address_reg, TD2_q_b[27]_PORT_A_write_enable_reg, , , TD2_q_b[27]_PORT_B_read_enable_reg, , , TD2_q_b[27]_clock_0, TD2_q_b[27]_clock_1, TD2_q_b[27]_clock_enable_0, , , , , );
TD2_q_b[27] = TD2_q_b[27]_PORT_B_data_out[0];


--TD1_q_b[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD1_q_b[27]_PORT_A_data_in = MD1L820;
TD1_q_b[27]_PORT_A_data_in_reg = DFFE(TD1_q_b[27]_PORT_A_data_in, TD1_q_b[27]_clock_0, , , );
TD1_q_b[27]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD1_q_b[27]_PORT_A_address_reg = DFFE(TD1_q_b[27]_PORT_A_address, TD1_q_b[27]_clock_0, , , );
TD1_q_b[27]_PORT_B_address = BUS(MD1_D_iw[27], MD1_D_iw[28], MD1_D_iw[29], MD1_D_iw[30], MD1_D_iw[31]);
TD1_q_b[27]_PORT_B_address_reg = DFFE(TD1_q_b[27]_PORT_B_address, TD1_q_b[27]_clock_1, , , );
TD1_q_b[27]_PORT_A_write_enable = MD1_W_rf_wren;
TD1_q_b[27]_PORT_A_write_enable_reg = DFFE(TD1_q_b[27]_PORT_A_write_enable, TD1_q_b[27]_clock_0, , , );
TD1_q_b[27]_PORT_B_read_enable = VCC;
TD1_q_b[27]_PORT_B_read_enable_reg = DFFE(TD1_q_b[27]_PORT_B_read_enable, TD1_q_b[27]_clock_1, , , );
TD1_q_b[27]_clock_0 = CLOCK_50;
TD1_q_b[27]_clock_1 = CLOCK_50;
TD1_q_b[27]_clock_enable_0 = MD1_W_rf_wren;
TD1_q_b[27]_PORT_B_data_out = MEMORY(TD1_q_b[27]_PORT_A_data_in_reg, , TD1_q_b[27]_PORT_A_address_reg, TD1_q_b[27]_PORT_B_address_reg, TD1_q_b[27]_PORT_A_write_enable_reg, , , TD1_q_b[27]_PORT_B_read_enable_reg, , , TD1_q_b[27]_clock_0, TD1_q_b[27]_clock_1, TD1_q_b[27]_clock_enable_0, , , , , );
TD1_q_b[27] = TD1_q_b[27]_PORT_B_data_out[0];


--TD2_q_b[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD2_q_b[26]_PORT_A_data_in = MD1L819;
TD2_q_b[26]_PORT_A_data_in_reg = DFFE(TD2_q_b[26]_PORT_A_data_in, TD2_q_b[26]_clock_0, , , );
TD2_q_b[26]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD2_q_b[26]_PORT_A_address_reg = DFFE(TD2_q_b[26]_PORT_A_address, TD2_q_b[26]_clock_0, , , );
TD2_q_b[26]_PORT_B_address = BUS(MD1_D_iw[22], MD1_D_iw[23], MD1_D_iw[24], MD1_D_iw[25], MD1_D_iw[26]);
TD2_q_b[26]_PORT_B_address_reg = DFFE(TD2_q_b[26]_PORT_B_address, TD2_q_b[26]_clock_1, , , );
TD2_q_b[26]_PORT_A_write_enable = MD1_W_rf_wren;
TD2_q_b[26]_PORT_A_write_enable_reg = DFFE(TD2_q_b[26]_PORT_A_write_enable, TD2_q_b[26]_clock_0, , , );
TD2_q_b[26]_PORT_B_read_enable = VCC;
TD2_q_b[26]_PORT_B_read_enable_reg = DFFE(TD2_q_b[26]_PORT_B_read_enable, TD2_q_b[26]_clock_1, , , );
TD2_q_b[26]_clock_0 = CLOCK_50;
TD2_q_b[26]_clock_1 = CLOCK_50;
TD2_q_b[26]_clock_enable_0 = MD1_W_rf_wren;
TD2_q_b[26]_PORT_B_data_out = MEMORY(TD2_q_b[26]_PORT_A_data_in_reg, , TD2_q_b[26]_PORT_A_address_reg, TD2_q_b[26]_PORT_B_address_reg, TD2_q_b[26]_PORT_A_write_enable_reg, , , TD2_q_b[26]_PORT_B_read_enable_reg, , , TD2_q_b[26]_clock_0, TD2_q_b[26]_clock_1, TD2_q_b[26]_clock_enable_0, , , , , );
TD2_q_b[26] = TD2_q_b[26]_PORT_B_data_out[0];


--TD1_q_b[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD1_q_b[26]_PORT_A_data_in = MD1L819;
TD1_q_b[26]_PORT_A_data_in_reg = DFFE(TD1_q_b[26]_PORT_A_data_in, TD1_q_b[26]_clock_0, , , );
TD1_q_b[26]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD1_q_b[26]_PORT_A_address_reg = DFFE(TD1_q_b[26]_PORT_A_address, TD1_q_b[26]_clock_0, , , );
TD1_q_b[26]_PORT_B_address = BUS(MD1_D_iw[27], MD1_D_iw[28], MD1_D_iw[29], MD1_D_iw[30], MD1_D_iw[31]);
TD1_q_b[26]_PORT_B_address_reg = DFFE(TD1_q_b[26]_PORT_B_address, TD1_q_b[26]_clock_1, , , );
TD1_q_b[26]_PORT_A_write_enable = MD1_W_rf_wren;
TD1_q_b[26]_PORT_A_write_enable_reg = DFFE(TD1_q_b[26]_PORT_A_write_enable, TD1_q_b[26]_clock_0, , , );
TD1_q_b[26]_PORT_B_read_enable = VCC;
TD1_q_b[26]_PORT_B_read_enable_reg = DFFE(TD1_q_b[26]_PORT_B_read_enable, TD1_q_b[26]_clock_1, , , );
TD1_q_b[26]_clock_0 = CLOCK_50;
TD1_q_b[26]_clock_1 = CLOCK_50;
TD1_q_b[26]_clock_enable_0 = MD1_W_rf_wren;
TD1_q_b[26]_PORT_B_data_out = MEMORY(TD1_q_b[26]_PORT_A_data_in_reg, , TD1_q_b[26]_PORT_A_address_reg, TD1_q_b[26]_PORT_B_address_reg, TD1_q_b[26]_PORT_A_write_enable_reg, , , TD1_q_b[26]_PORT_B_read_enable_reg, , , TD1_q_b[26]_clock_0, TD1_q_b[26]_clock_1, TD1_q_b[26]_clock_enable_0, , , , , );
TD1_q_b[26] = TD1_q_b[26]_PORT_B_data_out[0];


--TD2_q_b[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD2_q_b[31]_PORT_A_data_in = MD1L824;
TD2_q_b[31]_PORT_A_data_in_reg = DFFE(TD2_q_b[31]_PORT_A_data_in, TD2_q_b[31]_clock_0, , , );
TD2_q_b[31]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD2_q_b[31]_PORT_A_address_reg = DFFE(TD2_q_b[31]_PORT_A_address, TD2_q_b[31]_clock_0, , , );
TD2_q_b[31]_PORT_B_address = BUS(MD1_D_iw[22], MD1_D_iw[23], MD1_D_iw[24], MD1_D_iw[25], MD1_D_iw[26]);
TD2_q_b[31]_PORT_B_address_reg = DFFE(TD2_q_b[31]_PORT_B_address, TD2_q_b[31]_clock_1, , , );
TD2_q_b[31]_PORT_A_write_enable = MD1_W_rf_wren;
TD2_q_b[31]_PORT_A_write_enable_reg = DFFE(TD2_q_b[31]_PORT_A_write_enable, TD2_q_b[31]_clock_0, , , );
TD2_q_b[31]_PORT_B_read_enable = VCC;
TD2_q_b[31]_PORT_B_read_enable_reg = DFFE(TD2_q_b[31]_PORT_B_read_enable, TD2_q_b[31]_clock_1, , , );
TD2_q_b[31]_clock_0 = CLOCK_50;
TD2_q_b[31]_clock_1 = CLOCK_50;
TD2_q_b[31]_clock_enable_0 = MD1_W_rf_wren;
TD2_q_b[31]_PORT_B_data_out = MEMORY(TD2_q_b[31]_PORT_A_data_in_reg, , TD2_q_b[31]_PORT_A_address_reg, TD2_q_b[31]_PORT_B_address_reg, TD2_q_b[31]_PORT_A_write_enable_reg, , , TD2_q_b[31]_PORT_B_read_enable_reg, , , TD2_q_b[31]_clock_0, TD2_q_b[31]_clock_1, TD2_q_b[31]_clock_enable_0, , , , , );
TD2_q_b[31] = TD2_q_b[31]_PORT_B_data_out[0];


--TD1_q_b[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD1_q_b[31]_PORT_A_data_in = MD1L824;
TD1_q_b[31]_PORT_A_data_in_reg = DFFE(TD1_q_b[31]_PORT_A_data_in, TD1_q_b[31]_clock_0, , , );
TD1_q_b[31]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD1_q_b[31]_PORT_A_address_reg = DFFE(TD1_q_b[31]_PORT_A_address, TD1_q_b[31]_clock_0, , , );
TD1_q_b[31]_PORT_B_address = BUS(MD1_D_iw[27], MD1_D_iw[28], MD1_D_iw[29], MD1_D_iw[30], MD1_D_iw[31]);
TD1_q_b[31]_PORT_B_address_reg = DFFE(TD1_q_b[31]_PORT_B_address, TD1_q_b[31]_clock_1, , , );
TD1_q_b[31]_PORT_A_write_enable = MD1_W_rf_wren;
TD1_q_b[31]_PORT_A_write_enable_reg = DFFE(TD1_q_b[31]_PORT_A_write_enable, TD1_q_b[31]_clock_0, , , );
TD1_q_b[31]_PORT_B_read_enable = VCC;
TD1_q_b[31]_PORT_B_read_enable_reg = DFFE(TD1_q_b[31]_PORT_B_read_enable, TD1_q_b[31]_clock_1, , , );
TD1_q_b[31]_clock_0 = CLOCK_50;
TD1_q_b[31]_clock_1 = CLOCK_50;
TD1_q_b[31]_clock_enable_0 = MD1_W_rf_wren;
TD1_q_b[31]_PORT_B_data_out = MEMORY(TD1_q_b[31]_PORT_A_data_in_reg, , TD1_q_b[31]_PORT_A_address_reg, TD1_q_b[31]_PORT_B_address_reg, TD1_q_b[31]_PORT_A_write_enable_reg, , , TD1_q_b[31]_PORT_B_read_enable_reg, , , TD1_q_b[31]_clock_0, TD1_q_b[31]_clock_1, TD1_q_b[31]_clock_enable_0, , , , , );
TD1_q_b[31] = TD1_q_b[31]_PORT_B_data_out[0];


--TD2_q_b[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD2_q_b[29]_PORT_A_data_in = MD1L822;
TD2_q_b[29]_PORT_A_data_in_reg = DFFE(TD2_q_b[29]_PORT_A_data_in, TD2_q_b[29]_clock_0, , , );
TD2_q_b[29]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD2_q_b[29]_PORT_A_address_reg = DFFE(TD2_q_b[29]_PORT_A_address, TD2_q_b[29]_clock_0, , , );
TD2_q_b[29]_PORT_B_address = BUS(MD1_D_iw[22], MD1_D_iw[23], MD1_D_iw[24], MD1_D_iw[25], MD1_D_iw[26]);
TD2_q_b[29]_PORT_B_address_reg = DFFE(TD2_q_b[29]_PORT_B_address, TD2_q_b[29]_clock_1, , , );
TD2_q_b[29]_PORT_A_write_enable = MD1_W_rf_wren;
TD2_q_b[29]_PORT_A_write_enable_reg = DFFE(TD2_q_b[29]_PORT_A_write_enable, TD2_q_b[29]_clock_0, , , );
TD2_q_b[29]_PORT_B_read_enable = VCC;
TD2_q_b[29]_PORT_B_read_enable_reg = DFFE(TD2_q_b[29]_PORT_B_read_enable, TD2_q_b[29]_clock_1, , , );
TD2_q_b[29]_clock_0 = CLOCK_50;
TD2_q_b[29]_clock_1 = CLOCK_50;
TD2_q_b[29]_clock_enable_0 = MD1_W_rf_wren;
TD2_q_b[29]_PORT_B_data_out = MEMORY(TD2_q_b[29]_PORT_A_data_in_reg, , TD2_q_b[29]_PORT_A_address_reg, TD2_q_b[29]_PORT_B_address_reg, TD2_q_b[29]_PORT_A_write_enable_reg, , , TD2_q_b[29]_PORT_B_read_enable_reg, , , TD2_q_b[29]_clock_0, TD2_q_b[29]_clock_1, TD2_q_b[29]_clock_enable_0, , , , , );
TD2_q_b[29] = TD2_q_b[29]_PORT_B_data_out[0];


--TD1_q_b[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD1_q_b[29]_PORT_A_data_in = MD1L822;
TD1_q_b[29]_PORT_A_data_in_reg = DFFE(TD1_q_b[29]_PORT_A_data_in, TD1_q_b[29]_clock_0, , , );
TD1_q_b[29]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD1_q_b[29]_PORT_A_address_reg = DFFE(TD1_q_b[29]_PORT_A_address, TD1_q_b[29]_clock_0, , , );
TD1_q_b[29]_PORT_B_address = BUS(MD1_D_iw[27], MD1_D_iw[28], MD1_D_iw[29], MD1_D_iw[30], MD1_D_iw[31]);
TD1_q_b[29]_PORT_B_address_reg = DFFE(TD1_q_b[29]_PORT_B_address, TD1_q_b[29]_clock_1, , , );
TD1_q_b[29]_PORT_A_write_enable = MD1_W_rf_wren;
TD1_q_b[29]_PORT_A_write_enable_reg = DFFE(TD1_q_b[29]_PORT_A_write_enable, TD1_q_b[29]_clock_0, , , );
TD1_q_b[29]_PORT_B_read_enable = VCC;
TD1_q_b[29]_PORT_B_read_enable_reg = DFFE(TD1_q_b[29]_PORT_B_read_enable, TD1_q_b[29]_clock_1, , , );
TD1_q_b[29]_clock_0 = CLOCK_50;
TD1_q_b[29]_clock_1 = CLOCK_50;
TD1_q_b[29]_clock_enable_0 = MD1_W_rf_wren;
TD1_q_b[29]_PORT_B_data_out = MEMORY(TD1_q_b[29]_PORT_A_data_in_reg, , TD1_q_b[29]_PORT_A_address_reg, TD1_q_b[29]_PORT_B_address_reg, TD1_q_b[29]_PORT_A_write_enable_reg, , , TD1_q_b[29]_PORT_B_read_enable_reg, , , TD1_q_b[29]_clock_0, TD1_q_b[29]_clock_1, TD1_q_b[29]_clock_enable_0, , , , , );
TD1_q_b[29] = TD1_q_b[29]_PORT_B_data_out[0];


--TD2_q_b[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD2_q_b[28]_PORT_A_data_in = MD1L821;
TD2_q_b[28]_PORT_A_data_in_reg = DFFE(TD2_q_b[28]_PORT_A_data_in, TD2_q_b[28]_clock_0, , , );
TD2_q_b[28]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD2_q_b[28]_PORT_A_address_reg = DFFE(TD2_q_b[28]_PORT_A_address, TD2_q_b[28]_clock_0, , , );
TD2_q_b[28]_PORT_B_address = BUS(MD1_D_iw[22], MD1_D_iw[23], MD1_D_iw[24], MD1_D_iw[25], MD1_D_iw[26]);
TD2_q_b[28]_PORT_B_address_reg = DFFE(TD2_q_b[28]_PORT_B_address, TD2_q_b[28]_clock_1, , , );
TD2_q_b[28]_PORT_A_write_enable = MD1_W_rf_wren;
TD2_q_b[28]_PORT_A_write_enable_reg = DFFE(TD2_q_b[28]_PORT_A_write_enable, TD2_q_b[28]_clock_0, , , );
TD2_q_b[28]_PORT_B_read_enable = VCC;
TD2_q_b[28]_PORT_B_read_enable_reg = DFFE(TD2_q_b[28]_PORT_B_read_enable, TD2_q_b[28]_clock_1, , , );
TD2_q_b[28]_clock_0 = CLOCK_50;
TD2_q_b[28]_clock_1 = CLOCK_50;
TD2_q_b[28]_clock_enable_0 = MD1_W_rf_wren;
TD2_q_b[28]_PORT_B_data_out = MEMORY(TD2_q_b[28]_PORT_A_data_in_reg, , TD2_q_b[28]_PORT_A_address_reg, TD2_q_b[28]_PORT_B_address_reg, TD2_q_b[28]_PORT_A_write_enable_reg, , , TD2_q_b[28]_PORT_B_read_enable_reg, , , TD2_q_b[28]_clock_0, TD2_q_b[28]_clock_1, TD2_q_b[28]_clock_enable_0, , , , , );
TD2_q_b[28] = TD2_q_b[28]_PORT_B_data_out[0];


--TD1_q_b[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD1_q_b[28]_PORT_A_data_in = MD1L821;
TD1_q_b[28]_PORT_A_data_in_reg = DFFE(TD1_q_b[28]_PORT_A_data_in, TD1_q_b[28]_clock_0, , , );
TD1_q_b[28]_PORT_A_address = BUS(MD1_R_dst_regnum[0], MD1_R_dst_regnum[1], MD1_R_dst_regnum[2], MD1_R_dst_regnum[3], MD1_R_dst_regnum[4]);
TD1_q_b[28]_PORT_A_address_reg = DFFE(TD1_q_b[28]_PORT_A_address, TD1_q_b[28]_clock_0, , , );
TD1_q_b[28]_PORT_B_address = BUS(MD1_D_iw[27], MD1_D_iw[28], MD1_D_iw[29], MD1_D_iw[30], MD1_D_iw[31]);
TD1_q_b[28]_PORT_B_address_reg = DFFE(TD1_q_b[28]_PORT_B_address, TD1_q_b[28]_clock_1, , , );
TD1_q_b[28]_PORT_A_write_enable = MD1_W_rf_wren;
TD1_q_b[28]_PORT_A_write_enable_reg = DFFE(TD1_q_b[28]_PORT_A_write_enable, TD1_q_b[28]_clock_0, , , );
TD1_q_b[28]_PORT_B_read_enable = VCC;
TD1_q_b[28]_PORT_B_read_enable_reg = DFFE(TD1_q_b[28]_PORT_B_read_enable, TD1_q_b[28]_clock_1, , , );
TD1_q_b[28]_clock_0 = CLOCK_50;
TD1_q_b[28]_clock_1 = CLOCK_50;
TD1_q_b[28]_clock_enable_0 = MD1_W_rf_wren;
TD1_q_b[28]_PORT_B_data_out = MEMORY(TD1_q_b[28]_PORT_A_data_in_reg, , TD1_q_b[28]_PORT_A_address_reg, TD1_q_b[28]_PORT_B_address_reg, TD1_q_b[28]_PORT_A_write_enable_reg, , , TD1_q_b[28]_PORT_B_read_enable_reg, , , TD1_q_b[28]_clock_0, TD1_q_b[28]_clock_1, TD1_q_b[28]_clock_enable_0, , , , , );
TD1_q_b[28] = TD1_q_b[28]_PORT_B_data_out[0];


--JE1_sr[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[8]
--register power-up is low

JE1_sr[8] = DFFEAS(JE1L85, A1L48,  ,  , JE1L20,  ,  , JE1L19,  );


--WD1_break_readreg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]
--register power-up is low

WD1_break_readreg[6] = DFFEAS(HE1_jdo[6], CLOCK_50,  ,  , WD1L23,  ,  , WD1L24,  );


--FE1_MonDReg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]
--register power-up is low

FE1_MonDReg[6] = DFFEAS(HE1_jdo[9], CLOCK_50,  ,  , FE1L50, SE1_q_a[6],  , FE1L70, HE1_take_action_ocimem_b);


--MD1_av_ld_byte0_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1]
--register power-up is low

MD1_av_ld_byte0_data[1] = DFFEAS(SC1L10, CLOCK_50, !VF1_r_sync_rst,  , MD1L845, MD1_av_ld_byte1_data[1],  ,  , MD1L937);


--JE1_sr[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[19]
--register power-up is low

JE1_sr[19] = DFFEAS(JE1L86, A1L48,  ,  , JE1L47,  ,  , JE1L39,  );


--WD1_break_readreg[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17]
--register power-up is low

WD1_break_readreg[17] = DFFEAS(HE1_jdo[17], CLOCK_50,  ,  , WD1L23,  ,  , WD1L24,  );


--FE1_MonDReg[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]
--register power-up is low

FE1_MonDReg[17] = DFFEAS(HE1_jdo[20], CLOCK_50,  ,  , FE1L50, SE1_q_a[17],  , FE1L70, HE1_take_action_ocimem_b);


--SE1_q_a[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[26]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE1_q_a[26]_PORT_A_data_in = FE1L145;
SE1_q_a[26]_PORT_A_data_in_reg = DFFE(SE1_q_a[26]_PORT_A_data_in, SE1_q_a[26]_clock_0, , , SE1_q_a[26]_clock_enable_0);
SE1_q_a[26]_PORT_A_address = BUS(FE1L106, FE1L107, FE1L108, FE1L109, FE1L110, FE1L111, FE1L112, FE1L113);
SE1_q_a[26]_PORT_A_address_reg = DFFE(SE1_q_a[26]_PORT_A_address, SE1_q_a[26]_clock_0, , , SE1_q_a[26]_clock_enable_0);
SE1_q_a[26]_PORT_A_write_enable = FE1L152;
SE1_q_a[26]_PORT_A_write_enable_reg = DFFE(SE1_q_a[26]_PORT_A_write_enable, SE1_q_a[26]_clock_0, , , SE1_q_a[26]_clock_enable_0);
SE1_q_a[26]_PORT_A_read_enable = !FE1L152;
SE1_q_a[26]_PORT_A_read_enable_reg = DFFE(SE1_q_a[26]_PORT_A_read_enable, SE1_q_a[26]_clock_0, , , SE1_q_a[26]_clock_enable_0);
SE1_q_a[26]_PORT_A_byte_mask = FE1L117;
SE1_q_a[26]_PORT_A_byte_mask_reg = DFFE(SE1_q_a[26]_PORT_A_byte_mask, SE1_q_a[26]_clock_0, , , SE1_q_a[26]_clock_enable_0);
SE1_q_a[26]_clock_0 = CLOCK_50;
SE1_q_a[26]_clock_enable_0 = FE1_ociram_reset_req;
SE1_q_a[26]_PORT_A_data_out = MEMORY(SE1_q_a[26]_PORT_A_data_in_reg, , SE1_q_a[26]_PORT_A_address_reg, , SE1_q_a[26]_PORT_A_write_enable_reg, SE1_q_a[26]_PORT_A_read_enable_reg, , , SE1_q_a[26]_PORT_A_byte_mask_reg, , SE1_q_a[26]_clock_0, , SE1_q_a[26]_clock_enable_0, , , , , );
SE1_q_a[26] = SE1_q_a[26]_PORT_A_data_out[0];


--SE1_q_a[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[27]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE1_q_a[27]_PORT_A_data_in = FE1L146;
SE1_q_a[27]_PORT_A_data_in_reg = DFFE(SE1_q_a[27]_PORT_A_data_in, SE1_q_a[27]_clock_0, , , SE1_q_a[27]_clock_enable_0);
SE1_q_a[27]_PORT_A_address = BUS(FE1L106, FE1L107, FE1L108, FE1L109, FE1L110, FE1L111, FE1L112, FE1L113);
SE1_q_a[27]_PORT_A_address_reg = DFFE(SE1_q_a[27]_PORT_A_address, SE1_q_a[27]_clock_0, , , SE1_q_a[27]_clock_enable_0);
SE1_q_a[27]_PORT_A_write_enable = FE1L152;
SE1_q_a[27]_PORT_A_write_enable_reg = DFFE(SE1_q_a[27]_PORT_A_write_enable, SE1_q_a[27]_clock_0, , , SE1_q_a[27]_clock_enable_0);
SE1_q_a[27]_PORT_A_read_enable = !FE1L152;
SE1_q_a[27]_PORT_A_read_enable_reg = DFFE(SE1_q_a[27]_PORT_A_read_enable, SE1_q_a[27]_clock_0, , , SE1_q_a[27]_clock_enable_0);
SE1_q_a[27]_PORT_A_byte_mask = FE1L117;
SE1_q_a[27]_PORT_A_byte_mask_reg = DFFE(SE1_q_a[27]_PORT_A_byte_mask, SE1_q_a[27]_clock_0, , , SE1_q_a[27]_clock_enable_0);
SE1_q_a[27]_clock_0 = CLOCK_50;
SE1_q_a[27]_clock_enable_0 = FE1_ociram_reset_req;
SE1_q_a[27]_PORT_A_data_out = MEMORY(SE1_q_a[27]_PORT_A_data_in_reg, , SE1_q_a[27]_PORT_A_address_reg, , SE1_q_a[27]_PORT_A_write_enable_reg, SE1_q_a[27]_PORT_A_read_enable_reg, , , SE1_q_a[27]_PORT_A_byte_mask_reg, , SE1_q_a[27]_clock_0, , SE1_q_a[27]_clock_enable_0, , , , , );
SE1_q_a[27] = SE1_q_a[27]_PORT_A_data_out[0];


--SE1_q_a[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[28]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE1_q_a[28]_PORT_A_data_in = FE1L147;
SE1_q_a[28]_PORT_A_data_in_reg = DFFE(SE1_q_a[28]_PORT_A_data_in, SE1_q_a[28]_clock_0, , , SE1_q_a[28]_clock_enable_0);
SE1_q_a[28]_PORT_A_address = BUS(FE1L106, FE1L107, FE1L108, FE1L109, FE1L110, FE1L111, FE1L112, FE1L113);
SE1_q_a[28]_PORT_A_address_reg = DFFE(SE1_q_a[28]_PORT_A_address, SE1_q_a[28]_clock_0, , , SE1_q_a[28]_clock_enable_0);
SE1_q_a[28]_PORT_A_write_enable = FE1L152;
SE1_q_a[28]_PORT_A_write_enable_reg = DFFE(SE1_q_a[28]_PORT_A_write_enable, SE1_q_a[28]_clock_0, , , SE1_q_a[28]_clock_enable_0);
SE1_q_a[28]_PORT_A_read_enable = !FE1L152;
SE1_q_a[28]_PORT_A_read_enable_reg = DFFE(SE1_q_a[28]_PORT_A_read_enable, SE1_q_a[28]_clock_0, , , SE1_q_a[28]_clock_enable_0);
SE1_q_a[28]_PORT_A_byte_mask = FE1L117;
SE1_q_a[28]_PORT_A_byte_mask_reg = DFFE(SE1_q_a[28]_PORT_A_byte_mask, SE1_q_a[28]_clock_0, , , SE1_q_a[28]_clock_enable_0);
SE1_q_a[28]_clock_0 = CLOCK_50;
SE1_q_a[28]_clock_enable_0 = FE1_ociram_reset_req;
SE1_q_a[28]_PORT_A_data_out = MEMORY(SE1_q_a[28]_PORT_A_data_in_reg, , SE1_q_a[28]_PORT_A_address_reg, , SE1_q_a[28]_PORT_A_write_enable_reg, SE1_q_a[28]_PORT_A_read_enable_reg, , , SE1_q_a[28]_PORT_A_byte_mask_reg, , SE1_q_a[28]_clock_0, , SE1_q_a[28]_clock_enable_0, , , , , );
SE1_q_a[28] = SE1_q_a[28]_PORT_A_data_out[0];


--SE1_q_a[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[29]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE1_q_a[29]_PORT_A_data_in = FE1L148;
SE1_q_a[29]_PORT_A_data_in_reg = DFFE(SE1_q_a[29]_PORT_A_data_in, SE1_q_a[29]_clock_0, , , SE1_q_a[29]_clock_enable_0);
SE1_q_a[29]_PORT_A_address = BUS(FE1L106, FE1L107, FE1L108, FE1L109, FE1L110, FE1L111, FE1L112, FE1L113);
SE1_q_a[29]_PORT_A_address_reg = DFFE(SE1_q_a[29]_PORT_A_address, SE1_q_a[29]_clock_0, , , SE1_q_a[29]_clock_enable_0);
SE1_q_a[29]_PORT_A_write_enable = FE1L152;
SE1_q_a[29]_PORT_A_write_enable_reg = DFFE(SE1_q_a[29]_PORT_A_write_enable, SE1_q_a[29]_clock_0, , , SE1_q_a[29]_clock_enable_0);
SE1_q_a[29]_PORT_A_read_enable = !FE1L152;
SE1_q_a[29]_PORT_A_read_enable_reg = DFFE(SE1_q_a[29]_PORT_A_read_enable, SE1_q_a[29]_clock_0, , , SE1_q_a[29]_clock_enable_0);
SE1_q_a[29]_PORT_A_byte_mask = FE1L117;
SE1_q_a[29]_PORT_A_byte_mask_reg = DFFE(SE1_q_a[29]_PORT_A_byte_mask, SE1_q_a[29]_clock_0, , , SE1_q_a[29]_clock_enable_0);
SE1_q_a[29]_clock_0 = CLOCK_50;
SE1_q_a[29]_clock_enable_0 = FE1_ociram_reset_req;
SE1_q_a[29]_PORT_A_data_out = MEMORY(SE1_q_a[29]_PORT_A_data_in_reg, , SE1_q_a[29]_PORT_A_address_reg, , SE1_q_a[29]_PORT_A_write_enable_reg, SE1_q_a[29]_PORT_A_read_enable_reg, , , SE1_q_a[29]_PORT_A_byte_mask_reg, , SE1_q_a[29]_clock_0, , SE1_q_a[29]_clock_enable_0, , , , , );
SE1_q_a[29] = SE1_q_a[29]_PORT_A_data_out[0];


--SE1_q_a[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[30]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE1_q_a[30]_PORT_A_data_in = FE1L149;
SE1_q_a[30]_PORT_A_data_in_reg = DFFE(SE1_q_a[30]_PORT_A_data_in, SE1_q_a[30]_clock_0, , , SE1_q_a[30]_clock_enable_0);
SE1_q_a[30]_PORT_A_address = BUS(FE1L106, FE1L107, FE1L108, FE1L109, FE1L110, FE1L111, FE1L112, FE1L113);
SE1_q_a[30]_PORT_A_address_reg = DFFE(SE1_q_a[30]_PORT_A_address, SE1_q_a[30]_clock_0, , , SE1_q_a[30]_clock_enable_0);
SE1_q_a[30]_PORT_A_write_enable = FE1L152;
SE1_q_a[30]_PORT_A_write_enable_reg = DFFE(SE1_q_a[30]_PORT_A_write_enable, SE1_q_a[30]_clock_0, , , SE1_q_a[30]_clock_enable_0);
SE1_q_a[30]_PORT_A_read_enable = !FE1L152;
SE1_q_a[30]_PORT_A_read_enable_reg = DFFE(SE1_q_a[30]_PORT_A_read_enable, SE1_q_a[30]_clock_0, , , SE1_q_a[30]_clock_enable_0);
SE1_q_a[30]_PORT_A_byte_mask = FE1L117;
SE1_q_a[30]_PORT_A_byte_mask_reg = DFFE(SE1_q_a[30]_PORT_A_byte_mask, SE1_q_a[30]_clock_0, , , SE1_q_a[30]_clock_enable_0);
SE1_q_a[30]_clock_0 = CLOCK_50;
SE1_q_a[30]_clock_enable_0 = FE1_ociram_reset_req;
SE1_q_a[30]_PORT_A_data_out = MEMORY(SE1_q_a[30]_PORT_A_data_in_reg, , SE1_q_a[30]_PORT_A_address_reg, , SE1_q_a[30]_PORT_A_write_enable_reg, SE1_q_a[30]_PORT_A_read_enable_reg, , , SE1_q_a[30]_PORT_A_byte_mask_reg, , SE1_q_a[30]_clock_0, , SE1_q_a[30]_clock_enable_0, , , , , );
SE1_q_a[30] = SE1_q_a[30]_PORT_A_data_out[0];


--SE1_q_a[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[31]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE1_q_a[31]_PORT_A_data_in = FE1L150;
SE1_q_a[31]_PORT_A_data_in_reg = DFFE(SE1_q_a[31]_PORT_A_data_in, SE1_q_a[31]_clock_0, , , SE1_q_a[31]_clock_enable_0);
SE1_q_a[31]_PORT_A_address = BUS(FE1L106, FE1L107, FE1L108, FE1L109, FE1L110, FE1L111, FE1L112, FE1L113);
SE1_q_a[31]_PORT_A_address_reg = DFFE(SE1_q_a[31]_PORT_A_address, SE1_q_a[31]_clock_0, , , SE1_q_a[31]_clock_enable_0);
SE1_q_a[31]_PORT_A_write_enable = FE1L152;
SE1_q_a[31]_PORT_A_write_enable_reg = DFFE(SE1_q_a[31]_PORT_A_write_enable, SE1_q_a[31]_clock_0, , , SE1_q_a[31]_clock_enable_0);
SE1_q_a[31]_PORT_A_read_enable = !FE1L152;
SE1_q_a[31]_PORT_A_read_enable_reg = DFFE(SE1_q_a[31]_PORT_A_read_enable, SE1_q_a[31]_clock_0, , , SE1_q_a[31]_clock_enable_0);
SE1_q_a[31]_PORT_A_byte_mask = FE1L117;
SE1_q_a[31]_PORT_A_byte_mask_reg = DFFE(SE1_q_a[31]_PORT_A_byte_mask, SE1_q_a[31]_clock_0, , , SE1_q_a[31]_clock_enable_0);
SE1_q_a[31]_clock_0 = CLOCK_50;
SE1_q_a[31]_clock_enable_0 = FE1_ociram_reset_req;
SE1_q_a[31]_PORT_A_data_out = MEMORY(SE1_q_a[31]_PORT_A_data_in_reg, , SE1_q_a[31]_PORT_A_address_reg, , SE1_q_a[31]_PORT_A_write_enable_reg, SE1_q_a[31]_PORT_A_read_enable_reg, , , SE1_q_a[31]_PORT_A_byte_mask_reg, , SE1_q_a[31]_clock_0, , SE1_q_a[31]_clock_enable_0, , , , , );
SE1_q_a[31] = SE1_q_a[31]_PORT_A_data_out[0];


--QD1_readdata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[8]
--register power-up is low

QD1_readdata[8] = DFFEAS(VD1L9, CLOCK_50,  ,  ,  , SE1_q_a[8],  ,  , !QD1_address[8]);


--MD1_d_writedata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[8]
--register power-up is low

MD1_d_writedata[8] = DFFEAS(TD2_q_b[0], CLOCK_50, !VF1_r_sync_rst,  ,  , TD2_q_b[8],  ,  , MD1L233);


--QD1_readdata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[9]
--register power-up is low

QD1_readdata[9] = DFFEAS(VD1L9, CLOCK_50,  ,  ,  , SE1_q_a[9],  ,  , !QD1_address[8]);


--MD1_d_writedata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[9]
--register power-up is low

MD1_d_writedata[9] = DFFEAS(TD2_q_b[1], CLOCK_50, !VF1_r_sync_rst,  ,  , TD2_q_b[9],  ,  , MD1L233);


--QD1_readdata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[10]
--register power-up is low

QD1_readdata[10] = DFFEAS(VD1L9, CLOCK_50,  ,  ,  , SE1_q_a[10],  ,  , !QD1_address[8]);


--MD1_d_writedata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[10]
--register power-up is low

MD1_d_writedata[10] = DFFEAS(TD2_q_b[2], CLOCK_50, !VF1_r_sync_rst,  ,  , TD2_q_b[10],  ,  , MD1L233);


--QD1_readdata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[6]
--register power-up is low

QD1_readdata[6] = DFFEAS(VD1L9, CLOCK_50,  ,  ,  , SE1_q_a[6],  ,  , !QD1_address[8]);


--QD1_readdata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[7]
--register power-up is low

QD1_readdata[7] = DFFEAS(VD1L9, CLOCK_50,  ,  ,  , SE1_q_a[7],  ,  , !QD1_address[8]);


--JE1_sr[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[22]
--register power-up is low

JE1_sr[22] = DFFEAS(JE1L87, A1L48,  ,  , JE1L47,  ,  , JE1L39,  );


--WD1_break_readreg[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]
--register power-up is low

WD1_break_readreg[20] = DFFEAS(HE1_jdo[20], CLOCK_50,  ,  , WD1L23,  ,  , WD1L24,  );


--FE1_MonDReg[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]
--register power-up is low

FE1_MonDReg[20] = DFFEAS(HE1_jdo[23], CLOCK_50,  ,  , FE1L50, SE1_q_a[20],  , FE1L70, HE1_take_action_ocimem_b);


--WD1_break_readreg[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]
--register power-up is low

WD1_break_readreg[19] = DFFEAS(HE1_jdo[19], CLOCK_50,  ,  , WD1L23,  ,  , WD1L24,  );


--FE1_MonDReg[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]
--register power-up is low

FE1_MonDReg[19] = DFFEAS(HE1_jdo[22], CLOCK_50,  ,  , FE1L50, SE1_q_a[19],  , FE1L70, HE1_take_action_ocimem_b);


--FE1_MonDReg[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]
--register power-up is low

FE1_MonDReg[11] = DFFEAS(HE1_jdo[14], CLOCK_50,  ,  , FE1L50, SE1_q_a[11],  , FE1L70, HE1_take_action_ocimem_b);


--FE1_MonDReg[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]
--register power-up is low

FE1_MonDReg[13] = DFFEAS(HE1_jdo[16], CLOCK_50,  ,  , FE1L50, SE1_q_a[13],  , FE1L70, HE1_take_action_ocimem_b);


--FE1_MonDReg[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]
--register power-up is low

FE1_MonDReg[15] = DFFEAS(HE1_jdo[18], CLOCK_50,  ,  , FE1L50, SE1_q_a[15],  , FE1L70, HE1_take_action_ocimem_b);


--MD1_W_alu_result[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[16]
--register power-up is low

MD1_W_alu_result[16] = DFFEAS(MD1L323, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L339,  );


--UC2_burst_uncompress_address_offset[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]
--register power-up is low

UC2_burst_uncompress_address_offset[0] = DFFEAS(UC2L6, CLOCK_50, !VF1_r_sync_rst,  , RB2L1, A1L85,  ,  , !SB2_mem[0][41]);


--SE2_q_a[25] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[25]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE2_q_a[25]_PORT_A_data_in = KF1L144;
SE2_q_a[25]_PORT_A_data_in_reg = DFFE(SE2_q_a[25]_PORT_A_data_in, SE2_q_a[25]_clock_0, , , SE2_q_a[25]_clock_enable_0);
SE2_q_a[25]_PORT_A_address = BUS(KF1L106, KF1L107, KF1L108, KF1L109, KF1L110, KF1L111, KF1L112, KF1L113);
SE2_q_a[25]_PORT_A_address_reg = DFFE(SE2_q_a[25]_PORT_A_address, SE2_q_a[25]_clock_0, , , SE2_q_a[25]_clock_enable_0);
SE2_q_a[25]_PORT_A_write_enable = KF1L152;
SE2_q_a[25]_PORT_A_write_enable_reg = DFFE(SE2_q_a[25]_PORT_A_write_enable, SE2_q_a[25]_clock_0, , , SE2_q_a[25]_clock_enable_0);
SE2_q_a[25]_PORT_A_read_enable = !KF1L152;
SE2_q_a[25]_PORT_A_read_enable_reg = DFFE(SE2_q_a[25]_PORT_A_read_enable, SE2_q_a[25]_clock_0, , , SE2_q_a[25]_clock_enable_0);
SE2_q_a[25]_PORT_A_byte_mask = KF1L117;
SE2_q_a[25]_PORT_A_byte_mask_reg = DFFE(SE2_q_a[25]_PORT_A_byte_mask, SE2_q_a[25]_clock_0, , , SE2_q_a[25]_clock_enable_0);
SE2_q_a[25]_clock_0 = CLOCK_50;
SE2_q_a[25]_clock_enable_0 = KF1_ociram_reset_req;
SE2_q_a[25]_PORT_A_data_out = MEMORY(SE2_q_a[25]_PORT_A_data_in_reg, , SE2_q_a[25]_PORT_A_address_reg, , SE2_q_a[25]_PORT_A_write_enable_reg, SE2_q_a[25]_PORT_A_read_enable_reg, , , SE2_q_a[25]_PORT_A_byte_mask_reg, , SE2_q_a[25]_clock_0, , SE2_q_a[25]_clock_enable_0, , , , , );
SE2_q_a[25] = SE2_q_a[25]_PORT_A_data_out[0];


--MF1_sr[24] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[24]
--register power-up is low

MF1_sr[24] = DFFEAS(MF1L84, A1L75,  ,  , MF1L46,  ,  , MF1L42,  );


--S2_avalon_readdata[0] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|avalon_readdata[0]
--register power-up is low

S2_avalon_readdata[0] = DFFEAS(ZF1_q_a[0], CLOCK_50,  ,  , S2L53,  ,  , S2L52,  );


--UB2_data_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg[0]
--register power-up is low

UB2_data_reg[0] = DFFEAS(UB2L21, CLOCK_50, !VF2_r_sync_rst,  , RB7_rp_valid,  ,  , UB2L2,  );


--VB6_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[0]
--register power-up is low

VB6_av_readdata_pre[0] = DFFEAS(U2_ien_AF, CLOCK_50, !VF2_r_sync_rst,  ,  , NB4_q_b[0],  ,  , U2_read_0);


--TE1L130 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~73
TE1L130_adder_eqn = ( !TE1_E_invert_arith_src_msb $ (!TE1_E_alu_sub $ (TE1_E_src2[31])) ) + ( !TE1_E_invert_arith_src_msb $ (!TE1_E_src1[31]) ) + ( TE1L135 );
TE1L130 = SUM(TE1L130_adder_eqn);

--TE1L131 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~74
TE1L131_adder_eqn = ( !TE1_E_invert_arith_src_msb $ (!TE1_E_alu_sub $ (TE1_E_src2[31])) ) + ( !TE1_E_invert_arith_src_msb $ (!TE1_E_src1[31]) ) + ( TE1L135 );
TE1L131 = CARRY(TE1L131_adder_eqn);


--TD4_q_b[22] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD4_q_b[22]_PORT_A_data_in = TE1L816;
TD4_q_b[22]_PORT_A_data_in_reg = DFFE(TD4_q_b[22]_PORT_A_data_in, TD4_q_b[22]_clock_0, , , );
TD4_q_b[22]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD4_q_b[22]_PORT_A_address_reg = DFFE(TD4_q_b[22]_PORT_A_address, TD4_q_b[22]_clock_0, , , );
TD4_q_b[22]_PORT_B_address = BUS(TE1_D_iw[22], TE1_D_iw[23], TE1_D_iw[24], TE1_D_iw[25], TE1_D_iw[26]);
TD4_q_b[22]_PORT_B_address_reg = DFFE(TD4_q_b[22]_PORT_B_address, TD4_q_b[22]_clock_1, , , );
TD4_q_b[22]_PORT_A_write_enable = TE1_W_rf_wren;
TD4_q_b[22]_PORT_A_write_enable_reg = DFFE(TD4_q_b[22]_PORT_A_write_enable, TD4_q_b[22]_clock_0, , , );
TD4_q_b[22]_PORT_B_read_enable = VCC;
TD4_q_b[22]_PORT_B_read_enable_reg = DFFE(TD4_q_b[22]_PORT_B_read_enable, TD4_q_b[22]_clock_1, , , );
TD4_q_b[22]_clock_0 = CLOCK_50;
TD4_q_b[22]_clock_1 = CLOCK_50;
TD4_q_b[22]_clock_enable_0 = TE1_W_rf_wren;
TD4_q_b[22]_PORT_B_data_out = MEMORY(TD4_q_b[22]_PORT_A_data_in_reg, , TD4_q_b[22]_PORT_A_address_reg, TD4_q_b[22]_PORT_B_address_reg, TD4_q_b[22]_PORT_A_write_enable_reg, , , TD4_q_b[22]_PORT_B_read_enable_reg, , , TD4_q_b[22]_clock_0, TD4_q_b[22]_clock_1, TD4_q_b[22]_clock_enable_0, , , , , );
TD4_q_b[22] = TD4_q_b[22]_PORT_B_data_out[0];


--TD3_q_b[22] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD3_q_b[22]_PORT_A_data_in = TE1L816;
TD3_q_b[22]_PORT_A_data_in_reg = DFFE(TD3_q_b[22]_PORT_A_data_in, TD3_q_b[22]_clock_0, , , );
TD3_q_b[22]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD3_q_b[22]_PORT_A_address_reg = DFFE(TD3_q_b[22]_PORT_A_address, TD3_q_b[22]_clock_0, , , );
TD3_q_b[22]_PORT_B_address = BUS(TE1_D_iw[27], TE1_D_iw[28], TE1_D_iw[29], TE1_D_iw[30], TE1_D_iw[31]);
TD3_q_b[22]_PORT_B_address_reg = DFFE(TD3_q_b[22]_PORT_B_address, TD3_q_b[22]_clock_1, , , );
TD3_q_b[22]_PORT_A_write_enable = TE1_W_rf_wren;
TD3_q_b[22]_PORT_A_write_enable_reg = DFFE(TD3_q_b[22]_PORT_A_write_enable, TD3_q_b[22]_clock_0, , , );
TD3_q_b[22]_PORT_B_read_enable = VCC;
TD3_q_b[22]_PORT_B_read_enable_reg = DFFE(TD3_q_b[22]_PORT_B_read_enable, TD3_q_b[22]_clock_1, , , );
TD3_q_b[22]_clock_0 = CLOCK_50;
TD3_q_b[22]_clock_1 = CLOCK_50;
TD3_q_b[22]_clock_enable_0 = TE1_W_rf_wren;
TD3_q_b[22]_PORT_B_data_out = MEMORY(TD3_q_b[22]_PORT_A_data_in_reg, , TD3_q_b[22]_PORT_A_address_reg, TD3_q_b[22]_PORT_B_address_reg, TD3_q_b[22]_PORT_A_write_enable_reg, , , TD3_q_b[22]_PORT_B_read_enable_reg, , , TD3_q_b[22]_clock_0, TD3_q_b[22]_clock_1, TD3_q_b[22]_clock_enable_0, , , , , );
TD3_q_b[22] = TD3_q_b[22]_PORT_B_data_out[0];


--TD4_q_b[19] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD4_q_b[19]_PORT_A_data_in = TE1L813;
TD4_q_b[19]_PORT_A_data_in_reg = DFFE(TD4_q_b[19]_PORT_A_data_in, TD4_q_b[19]_clock_0, , , );
TD4_q_b[19]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD4_q_b[19]_PORT_A_address_reg = DFFE(TD4_q_b[19]_PORT_A_address, TD4_q_b[19]_clock_0, , , );
TD4_q_b[19]_PORT_B_address = BUS(TE1_D_iw[22], TE1_D_iw[23], TE1_D_iw[24], TE1_D_iw[25], TE1_D_iw[26]);
TD4_q_b[19]_PORT_B_address_reg = DFFE(TD4_q_b[19]_PORT_B_address, TD4_q_b[19]_clock_1, , , );
TD4_q_b[19]_PORT_A_write_enable = TE1_W_rf_wren;
TD4_q_b[19]_PORT_A_write_enable_reg = DFFE(TD4_q_b[19]_PORT_A_write_enable, TD4_q_b[19]_clock_0, , , );
TD4_q_b[19]_PORT_B_read_enable = VCC;
TD4_q_b[19]_PORT_B_read_enable_reg = DFFE(TD4_q_b[19]_PORT_B_read_enable, TD4_q_b[19]_clock_1, , , );
TD4_q_b[19]_clock_0 = CLOCK_50;
TD4_q_b[19]_clock_1 = CLOCK_50;
TD4_q_b[19]_clock_enable_0 = TE1_W_rf_wren;
TD4_q_b[19]_PORT_B_data_out = MEMORY(TD4_q_b[19]_PORT_A_data_in_reg, , TD4_q_b[19]_PORT_A_address_reg, TD4_q_b[19]_PORT_B_address_reg, TD4_q_b[19]_PORT_A_write_enable_reg, , , TD4_q_b[19]_PORT_B_read_enable_reg, , , TD4_q_b[19]_clock_0, TD4_q_b[19]_clock_1, TD4_q_b[19]_clock_enable_0, , , , , );
TD4_q_b[19] = TD4_q_b[19]_PORT_B_data_out[0];


--TD3_q_b[19] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD3_q_b[19]_PORT_A_data_in = TE1L813;
TD3_q_b[19]_PORT_A_data_in_reg = DFFE(TD3_q_b[19]_PORT_A_data_in, TD3_q_b[19]_clock_0, , , );
TD3_q_b[19]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD3_q_b[19]_PORT_A_address_reg = DFFE(TD3_q_b[19]_PORT_A_address, TD3_q_b[19]_clock_0, , , );
TD3_q_b[19]_PORT_B_address = BUS(TE1_D_iw[27], TE1_D_iw[28], TE1_D_iw[29], TE1_D_iw[30], TE1_D_iw[31]);
TD3_q_b[19]_PORT_B_address_reg = DFFE(TD3_q_b[19]_PORT_B_address, TD3_q_b[19]_clock_1, , , );
TD3_q_b[19]_PORT_A_write_enable = TE1_W_rf_wren;
TD3_q_b[19]_PORT_A_write_enable_reg = DFFE(TD3_q_b[19]_PORT_A_write_enable, TD3_q_b[19]_clock_0, , , );
TD3_q_b[19]_PORT_B_read_enable = VCC;
TD3_q_b[19]_PORT_B_read_enable_reg = DFFE(TD3_q_b[19]_PORT_B_read_enable, TD3_q_b[19]_clock_1, , , );
TD3_q_b[19]_clock_0 = CLOCK_50;
TD3_q_b[19]_clock_1 = CLOCK_50;
TD3_q_b[19]_clock_enable_0 = TE1_W_rf_wren;
TD3_q_b[19]_PORT_B_data_out = MEMORY(TD3_q_b[19]_PORT_A_data_in_reg, , TD3_q_b[19]_PORT_A_address_reg, TD3_q_b[19]_PORT_B_address_reg, TD3_q_b[19]_PORT_A_write_enable_reg, , , TD3_q_b[19]_PORT_B_read_enable_reg, , , TD3_q_b[19]_clock_0, TD3_q_b[19]_clock_1, TD3_q_b[19]_clock_enable_0, , , , , );
TD3_q_b[19] = TD3_q_b[19]_PORT_B_data_out[0];


--TD4_q_b[18] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD4_q_b[18]_PORT_A_data_in = TE1L812;
TD4_q_b[18]_PORT_A_data_in_reg = DFFE(TD4_q_b[18]_PORT_A_data_in, TD4_q_b[18]_clock_0, , , );
TD4_q_b[18]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD4_q_b[18]_PORT_A_address_reg = DFFE(TD4_q_b[18]_PORT_A_address, TD4_q_b[18]_clock_0, , , );
TD4_q_b[18]_PORT_B_address = BUS(TE1_D_iw[22], TE1_D_iw[23], TE1_D_iw[24], TE1_D_iw[25], TE1_D_iw[26]);
TD4_q_b[18]_PORT_B_address_reg = DFFE(TD4_q_b[18]_PORT_B_address, TD4_q_b[18]_clock_1, , , );
TD4_q_b[18]_PORT_A_write_enable = TE1_W_rf_wren;
TD4_q_b[18]_PORT_A_write_enable_reg = DFFE(TD4_q_b[18]_PORT_A_write_enable, TD4_q_b[18]_clock_0, , , );
TD4_q_b[18]_PORT_B_read_enable = VCC;
TD4_q_b[18]_PORT_B_read_enable_reg = DFFE(TD4_q_b[18]_PORT_B_read_enable, TD4_q_b[18]_clock_1, , , );
TD4_q_b[18]_clock_0 = CLOCK_50;
TD4_q_b[18]_clock_1 = CLOCK_50;
TD4_q_b[18]_clock_enable_0 = TE1_W_rf_wren;
TD4_q_b[18]_PORT_B_data_out = MEMORY(TD4_q_b[18]_PORT_A_data_in_reg, , TD4_q_b[18]_PORT_A_address_reg, TD4_q_b[18]_PORT_B_address_reg, TD4_q_b[18]_PORT_A_write_enable_reg, , , TD4_q_b[18]_PORT_B_read_enable_reg, , , TD4_q_b[18]_clock_0, TD4_q_b[18]_clock_1, TD4_q_b[18]_clock_enable_0, , , , , );
TD4_q_b[18] = TD4_q_b[18]_PORT_B_data_out[0];


--TD3_q_b[18] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD3_q_b[18]_PORT_A_data_in = TE1L812;
TD3_q_b[18]_PORT_A_data_in_reg = DFFE(TD3_q_b[18]_PORT_A_data_in, TD3_q_b[18]_clock_0, , , );
TD3_q_b[18]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD3_q_b[18]_PORT_A_address_reg = DFFE(TD3_q_b[18]_PORT_A_address, TD3_q_b[18]_clock_0, , , );
TD3_q_b[18]_PORT_B_address = BUS(TE1_D_iw[27], TE1_D_iw[28], TE1_D_iw[29], TE1_D_iw[30], TE1_D_iw[31]);
TD3_q_b[18]_PORT_B_address_reg = DFFE(TD3_q_b[18]_PORT_B_address, TD3_q_b[18]_clock_1, , , );
TD3_q_b[18]_PORT_A_write_enable = TE1_W_rf_wren;
TD3_q_b[18]_PORT_A_write_enable_reg = DFFE(TD3_q_b[18]_PORT_A_write_enable, TD3_q_b[18]_clock_0, , , );
TD3_q_b[18]_PORT_B_read_enable = VCC;
TD3_q_b[18]_PORT_B_read_enable_reg = DFFE(TD3_q_b[18]_PORT_B_read_enable, TD3_q_b[18]_clock_1, , , );
TD3_q_b[18]_clock_0 = CLOCK_50;
TD3_q_b[18]_clock_1 = CLOCK_50;
TD3_q_b[18]_clock_enable_0 = TE1_W_rf_wren;
TD3_q_b[18]_PORT_B_data_out = MEMORY(TD3_q_b[18]_PORT_A_data_in_reg, , TD3_q_b[18]_PORT_A_address_reg, TD3_q_b[18]_PORT_B_address_reg, TD3_q_b[18]_PORT_A_write_enable_reg, , , TD3_q_b[18]_PORT_B_read_enable_reg, , , TD3_q_b[18]_clock_0, TD3_q_b[18]_clock_1, TD3_q_b[18]_clock_enable_0, , , , , );
TD3_q_b[18] = TD3_q_b[18]_PORT_B_data_out[0];


--TD4_q_b[17] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD4_q_b[17]_PORT_A_data_in = TE1L811;
TD4_q_b[17]_PORT_A_data_in_reg = DFFE(TD4_q_b[17]_PORT_A_data_in, TD4_q_b[17]_clock_0, , , );
TD4_q_b[17]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD4_q_b[17]_PORT_A_address_reg = DFFE(TD4_q_b[17]_PORT_A_address, TD4_q_b[17]_clock_0, , , );
TD4_q_b[17]_PORT_B_address = BUS(TE1_D_iw[22], TE1_D_iw[23], TE1_D_iw[24], TE1_D_iw[25], TE1_D_iw[26]);
TD4_q_b[17]_PORT_B_address_reg = DFFE(TD4_q_b[17]_PORT_B_address, TD4_q_b[17]_clock_1, , , );
TD4_q_b[17]_PORT_A_write_enable = TE1_W_rf_wren;
TD4_q_b[17]_PORT_A_write_enable_reg = DFFE(TD4_q_b[17]_PORT_A_write_enable, TD4_q_b[17]_clock_0, , , );
TD4_q_b[17]_PORT_B_read_enable = VCC;
TD4_q_b[17]_PORT_B_read_enable_reg = DFFE(TD4_q_b[17]_PORT_B_read_enable, TD4_q_b[17]_clock_1, , , );
TD4_q_b[17]_clock_0 = CLOCK_50;
TD4_q_b[17]_clock_1 = CLOCK_50;
TD4_q_b[17]_clock_enable_0 = TE1_W_rf_wren;
TD4_q_b[17]_PORT_B_data_out = MEMORY(TD4_q_b[17]_PORT_A_data_in_reg, , TD4_q_b[17]_PORT_A_address_reg, TD4_q_b[17]_PORT_B_address_reg, TD4_q_b[17]_PORT_A_write_enable_reg, , , TD4_q_b[17]_PORT_B_read_enable_reg, , , TD4_q_b[17]_clock_0, TD4_q_b[17]_clock_1, TD4_q_b[17]_clock_enable_0, , , , , );
TD4_q_b[17] = TD4_q_b[17]_PORT_B_data_out[0];


--TD3_q_b[17] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD3_q_b[17]_PORT_A_data_in = TE1L811;
TD3_q_b[17]_PORT_A_data_in_reg = DFFE(TD3_q_b[17]_PORT_A_data_in, TD3_q_b[17]_clock_0, , , );
TD3_q_b[17]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD3_q_b[17]_PORT_A_address_reg = DFFE(TD3_q_b[17]_PORT_A_address, TD3_q_b[17]_clock_0, , , );
TD3_q_b[17]_PORT_B_address = BUS(TE1_D_iw[27], TE1_D_iw[28], TE1_D_iw[29], TE1_D_iw[30], TE1_D_iw[31]);
TD3_q_b[17]_PORT_B_address_reg = DFFE(TD3_q_b[17]_PORT_B_address, TD3_q_b[17]_clock_1, , , );
TD3_q_b[17]_PORT_A_write_enable = TE1_W_rf_wren;
TD3_q_b[17]_PORT_A_write_enable_reg = DFFE(TD3_q_b[17]_PORT_A_write_enable, TD3_q_b[17]_clock_0, , , );
TD3_q_b[17]_PORT_B_read_enable = VCC;
TD3_q_b[17]_PORT_B_read_enable_reg = DFFE(TD3_q_b[17]_PORT_B_read_enable, TD3_q_b[17]_clock_1, , , );
TD3_q_b[17]_clock_0 = CLOCK_50;
TD3_q_b[17]_clock_1 = CLOCK_50;
TD3_q_b[17]_clock_enable_0 = TE1_W_rf_wren;
TD3_q_b[17]_PORT_B_data_out = MEMORY(TD3_q_b[17]_PORT_A_data_in_reg, , TD3_q_b[17]_PORT_A_address_reg, TD3_q_b[17]_PORT_B_address_reg, TD3_q_b[17]_PORT_A_write_enable_reg, , , TD3_q_b[17]_PORT_B_read_enable_reg, , , TD3_q_b[17]_clock_0, TD3_q_b[17]_clock_1, TD3_q_b[17]_clock_enable_0, , , , , );
TD3_q_b[17] = TD3_q_b[17]_PORT_B_data_out[0];


--TD3_q_b[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD3_q_b[1]_PORT_A_data_in = TE1L795;
TD3_q_b[1]_PORT_A_data_in_reg = DFFE(TD3_q_b[1]_PORT_A_data_in, TD3_q_b[1]_clock_0, , , );
TD3_q_b[1]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD3_q_b[1]_PORT_A_address_reg = DFFE(TD3_q_b[1]_PORT_A_address, TD3_q_b[1]_clock_0, , , );
TD3_q_b[1]_PORT_B_address = BUS(TE1_D_iw[27], TE1_D_iw[28], TE1_D_iw[29], TE1_D_iw[30], TE1_D_iw[31]);
TD3_q_b[1]_PORT_B_address_reg = DFFE(TD3_q_b[1]_PORT_B_address, TD3_q_b[1]_clock_1, , , );
TD3_q_b[1]_PORT_A_write_enable = TE1_W_rf_wren;
TD3_q_b[1]_PORT_A_write_enable_reg = DFFE(TD3_q_b[1]_PORT_A_write_enable, TD3_q_b[1]_clock_0, , , );
TD3_q_b[1]_PORT_B_read_enable = VCC;
TD3_q_b[1]_PORT_B_read_enable_reg = DFFE(TD3_q_b[1]_PORT_B_read_enable, TD3_q_b[1]_clock_1, , , );
TD3_q_b[1]_clock_0 = CLOCK_50;
TD3_q_b[1]_clock_1 = CLOCK_50;
TD3_q_b[1]_clock_enable_0 = TE1_W_rf_wren;
TD3_q_b[1]_PORT_B_data_out = MEMORY(TD3_q_b[1]_PORT_A_data_in_reg, , TD3_q_b[1]_PORT_A_address_reg, TD3_q_b[1]_PORT_B_address_reg, TD3_q_b[1]_PORT_A_write_enable_reg, , , TD3_q_b[1]_PORT_B_read_enable_reg, , , TD3_q_b[1]_clock_0, TD3_q_b[1]_clock_1, TD3_q_b[1]_clock_enable_0, , , , , );
TD3_q_b[1] = TD3_q_b[1]_PORT_B_data_out[0];


--TD3_q_b[16] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD3_q_b[16]_PORT_A_data_in = TE1L810;
TD3_q_b[16]_PORT_A_data_in_reg = DFFE(TD3_q_b[16]_PORT_A_data_in, TD3_q_b[16]_clock_0, , , );
TD3_q_b[16]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD3_q_b[16]_PORT_A_address_reg = DFFE(TD3_q_b[16]_PORT_A_address, TD3_q_b[16]_clock_0, , , );
TD3_q_b[16]_PORT_B_address = BUS(TE1_D_iw[27], TE1_D_iw[28], TE1_D_iw[29], TE1_D_iw[30], TE1_D_iw[31]);
TD3_q_b[16]_PORT_B_address_reg = DFFE(TD3_q_b[16]_PORT_B_address, TD3_q_b[16]_clock_1, , , );
TD3_q_b[16]_PORT_A_write_enable = TE1_W_rf_wren;
TD3_q_b[16]_PORT_A_write_enable_reg = DFFE(TD3_q_b[16]_PORT_A_write_enable, TD3_q_b[16]_clock_0, , , );
TD3_q_b[16]_PORT_B_read_enable = VCC;
TD3_q_b[16]_PORT_B_read_enable_reg = DFFE(TD3_q_b[16]_PORT_B_read_enable, TD3_q_b[16]_clock_1, , , );
TD3_q_b[16]_clock_0 = CLOCK_50;
TD3_q_b[16]_clock_1 = CLOCK_50;
TD3_q_b[16]_clock_enable_0 = TE1_W_rf_wren;
TD3_q_b[16]_PORT_B_data_out = MEMORY(TD3_q_b[16]_PORT_A_data_in_reg, , TD3_q_b[16]_PORT_A_address_reg, TD3_q_b[16]_PORT_B_address_reg, TD3_q_b[16]_PORT_A_write_enable_reg, , , TD3_q_b[16]_PORT_B_read_enable_reg, , , TD3_q_b[16]_clock_0, TD3_q_b[16]_clock_1, TD3_q_b[16]_clock_enable_0, , , , , );
TD3_q_b[16] = TD3_q_b[16]_PORT_B_data_out[0];


--TD4_q_b[21] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD4_q_b[21]_PORT_A_data_in = TE1L815;
TD4_q_b[21]_PORT_A_data_in_reg = DFFE(TD4_q_b[21]_PORT_A_data_in, TD4_q_b[21]_clock_0, , , );
TD4_q_b[21]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD4_q_b[21]_PORT_A_address_reg = DFFE(TD4_q_b[21]_PORT_A_address, TD4_q_b[21]_clock_0, , , );
TD4_q_b[21]_PORT_B_address = BUS(TE1_D_iw[22], TE1_D_iw[23], TE1_D_iw[24], TE1_D_iw[25], TE1_D_iw[26]);
TD4_q_b[21]_PORT_B_address_reg = DFFE(TD4_q_b[21]_PORT_B_address, TD4_q_b[21]_clock_1, , , );
TD4_q_b[21]_PORT_A_write_enable = TE1_W_rf_wren;
TD4_q_b[21]_PORT_A_write_enable_reg = DFFE(TD4_q_b[21]_PORT_A_write_enable, TD4_q_b[21]_clock_0, , , );
TD4_q_b[21]_PORT_B_read_enable = VCC;
TD4_q_b[21]_PORT_B_read_enable_reg = DFFE(TD4_q_b[21]_PORT_B_read_enable, TD4_q_b[21]_clock_1, , , );
TD4_q_b[21]_clock_0 = CLOCK_50;
TD4_q_b[21]_clock_1 = CLOCK_50;
TD4_q_b[21]_clock_enable_0 = TE1_W_rf_wren;
TD4_q_b[21]_PORT_B_data_out = MEMORY(TD4_q_b[21]_PORT_A_data_in_reg, , TD4_q_b[21]_PORT_A_address_reg, TD4_q_b[21]_PORT_B_address_reg, TD4_q_b[21]_PORT_A_write_enable_reg, , , TD4_q_b[21]_PORT_B_read_enable_reg, , , TD4_q_b[21]_clock_0, TD4_q_b[21]_clock_1, TD4_q_b[21]_clock_enable_0, , , , , );
TD4_q_b[21] = TD4_q_b[21]_PORT_B_data_out[0];


--TD3_q_b[21] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD3_q_b[21]_PORT_A_data_in = TE1L815;
TD3_q_b[21]_PORT_A_data_in_reg = DFFE(TD3_q_b[21]_PORT_A_data_in, TD3_q_b[21]_clock_0, , , );
TD3_q_b[21]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD3_q_b[21]_PORT_A_address_reg = DFFE(TD3_q_b[21]_PORT_A_address, TD3_q_b[21]_clock_0, , , );
TD3_q_b[21]_PORT_B_address = BUS(TE1_D_iw[27], TE1_D_iw[28], TE1_D_iw[29], TE1_D_iw[30], TE1_D_iw[31]);
TD3_q_b[21]_PORT_B_address_reg = DFFE(TD3_q_b[21]_PORT_B_address, TD3_q_b[21]_clock_1, , , );
TD3_q_b[21]_PORT_A_write_enable = TE1_W_rf_wren;
TD3_q_b[21]_PORT_A_write_enable_reg = DFFE(TD3_q_b[21]_PORT_A_write_enable, TD3_q_b[21]_clock_0, , , );
TD3_q_b[21]_PORT_B_read_enable = VCC;
TD3_q_b[21]_PORT_B_read_enable_reg = DFFE(TD3_q_b[21]_PORT_B_read_enable, TD3_q_b[21]_clock_1, , , );
TD3_q_b[21]_clock_0 = CLOCK_50;
TD3_q_b[21]_clock_1 = CLOCK_50;
TD3_q_b[21]_clock_enable_0 = TE1_W_rf_wren;
TD3_q_b[21]_PORT_B_data_out = MEMORY(TD3_q_b[21]_PORT_A_data_in_reg, , TD3_q_b[21]_PORT_A_address_reg, TD3_q_b[21]_PORT_B_address_reg, TD3_q_b[21]_PORT_A_write_enable_reg, , , TD3_q_b[21]_PORT_B_read_enable_reg, , , TD3_q_b[21]_clock_0, TD3_q_b[21]_clock_1, TD3_q_b[21]_clock_enable_0, , , , , );
TD3_q_b[21] = TD3_q_b[21]_PORT_B_data_out[0];


--TD4_q_b[23] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD4_q_b[23]_PORT_A_data_in = TE1L817;
TD4_q_b[23]_PORT_A_data_in_reg = DFFE(TD4_q_b[23]_PORT_A_data_in, TD4_q_b[23]_clock_0, , , );
TD4_q_b[23]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD4_q_b[23]_PORT_A_address_reg = DFFE(TD4_q_b[23]_PORT_A_address, TD4_q_b[23]_clock_0, , , );
TD4_q_b[23]_PORT_B_address = BUS(TE1_D_iw[22], TE1_D_iw[23], TE1_D_iw[24], TE1_D_iw[25], TE1_D_iw[26]);
TD4_q_b[23]_PORT_B_address_reg = DFFE(TD4_q_b[23]_PORT_B_address, TD4_q_b[23]_clock_1, , , );
TD4_q_b[23]_PORT_A_write_enable = TE1_W_rf_wren;
TD4_q_b[23]_PORT_A_write_enable_reg = DFFE(TD4_q_b[23]_PORT_A_write_enable, TD4_q_b[23]_clock_0, , , );
TD4_q_b[23]_PORT_B_read_enable = VCC;
TD4_q_b[23]_PORT_B_read_enable_reg = DFFE(TD4_q_b[23]_PORT_B_read_enable, TD4_q_b[23]_clock_1, , , );
TD4_q_b[23]_clock_0 = CLOCK_50;
TD4_q_b[23]_clock_1 = CLOCK_50;
TD4_q_b[23]_clock_enable_0 = TE1_W_rf_wren;
TD4_q_b[23]_PORT_B_data_out = MEMORY(TD4_q_b[23]_PORT_A_data_in_reg, , TD4_q_b[23]_PORT_A_address_reg, TD4_q_b[23]_PORT_B_address_reg, TD4_q_b[23]_PORT_A_write_enable_reg, , , TD4_q_b[23]_PORT_B_read_enable_reg, , , TD4_q_b[23]_clock_0, TD4_q_b[23]_clock_1, TD4_q_b[23]_clock_enable_0, , , , , );
TD4_q_b[23] = TD4_q_b[23]_PORT_B_data_out[0];


--TD3_q_b[23] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD3_q_b[23]_PORT_A_data_in = TE1L817;
TD3_q_b[23]_PORT_A_data_in_reg = DFFE(TD3_q_b[23]_PORT_A_data_in, TD3_q_b[23]_clock_0, , , );
TD3_q_b[23]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD3_q_b[23]_PORT_A_address_reg = DFFE(TD3_q_b[23]_PORT_A_address, TD3_q_b[23]_clock_0, , , );
TD3_q_b[23]_PORT_B_address = BUS(TE1_D_iw[27], TE1_D_iw[28], TE1_D_iw[29], TE1_D_iw[30], TE1_D_iw[31]);
TD3_q_b[23]_PORT_B_address_reg = DFFE(TD3_q_b[23]_PORT_B_address, TD3_q_b[23]_clock_1, , , );
TD3_q_b[23]_PORT_A_write_enable = TE1_W_rf_wren;
TD3_q_b[23]_PORT_A_write_enable_reg = DFFE(TD3_q_b[23]_PORT_A_write_enable, TD3_q_b[23]_clock_0, , , );
TD3_q_b[23]_PORT_B_read_enable = VCC;
TD3_q_b[23]_PORT_B_read_enable_reg = DFFE(TD3_q_b[23]_PORT_B_read_enable, TD3_q_b[23]_clock_1, , , );
TD3_q_b[23]_clock_0 = CLOCK_50;
TD3_q_b[23]_clock_1 = CLOCK_50;
TD3_q_b[23]_clock_enable_0 = TE1_W_rf_wren;
TD3_q_b[23]_PORT_B_data_out = MEMORY(TD3_q_b[23]_PORT_A_data_in_reg, , TD3_q_b[23]_PORT_A_address_reg, TD3_q_b[23]_PORT_B_address_reg, TD3_q_b[23]_PORT_A_write_enable_reg, , , TD3_q_b[23]_PORT_B_read_enable_reg, , , TD3_q_b[23]_clock_0, TD3_q_b[23]_clock_1, TD3_q_b[23]_clock_enable_0, , , , , );
TD3_q_b[23] = TD3_q_b[23]_PORT_B_data_out[0];


--TD4_q_b[20] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD4_q_b[20]_PORT_A_data_in = TE1L814;
TD4_q_b[20]_PORT_A_data_in_reg = DFFE(TD4_q_b[20]_PORT_A_data_in, TD4_q_b[20]_clock_0, , , );
TD4_q_b[20]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD4_q_b[20]_PORT_A_address_reg = DFFE(TD4_q_b[20]_PORT_A_address, TD4_q_b[20]_clock_0, , , );
TD4_q_b[20]_PORT_B_address = BUS(TE1_D_iw[22], TE1_D_iw[23], TE1_D_iw[24], TE1_D_iw[25], TE1_D_iw[26]);
TD4_q_b[20]_PORT_B_address_reg = DFFE(TD4_q_b[20]_PORT_B_address, TD4_q_b[20]_clock_1, , , );
TD4_q_b[20]_PORT_A_write_enable = TE1_W_rf_wren;
TD4_q_b[20]_PORT_A_write_enable_reg = DFFE(TD4_q_b[20]_PORT_A_write_enable, TD4_q_b[20]_clock_0, , , );
TD4_q_b[20]_PORT_B_read_enable = VCC;
TD4_q_b[20]_PORT_B_read_enable_reg = DFFE(TD4_q_b[20]_PORT_B_read_enable, TD4_q_b[20]_clock_1, , , );
TD4_q_b[20]_clock_0 = CLOCK_50;
TD4_q_b[20]_clock_1 = CLOCK_50;
TD4_q_b[20]_clock_enable_0 = TE1_W_rf_wren;
TD4_q_b[20]_PORT_B_data_out = MEMORY(TD4_q_b[20]_PORT_A_data_in_reg, , TD4_q_b[20]_PORT_A_address_reg, TD4_q_b[20]_PORT_B_address_reg, TD4_q_b[20]_PORT_A_write_enable_reg, , , TD4_q_b[20]_PORT_B_read_enable_reg, , , TD4_q_b[20]_clock_0, TD4_q_b[20]_clock_1, TD4_q_b[20]_clock_enable_0, , , , , );
TD4_q_b[20] = TD4_q_b[20]_PORT_B_data_out[0];


--TD3_q_b[20] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD3_q_b[20]_PORT_A_data_in = TE1L814;
TD3_q_b[20]_PORT_A_data_in_reg = DFFE(TD3_q_b[20]_PORT_A_data_in, TD3_q_b[20]_clock_0, , , );
TD3_q_b[20]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD3_q_b[20]_PORT_A_address_reg = DFFE(TD3_q_b[20]_PORT_A_address, TD3_q_b[20]_clock_0, , , );
TD3_q_b[20]_PORT_B_address = BUS(TE1_D_iw[27], TE1_D_iw[28], TE1_D_iw[29], TE1_D_iw[30], TE1_D_iw[31]);
TD3_q_b[20]_PORT_B_address_reg = DFFE(TD3_q_b[20]_PORT_B_address, TD3_q_b[20]_clock_1, , , );
TD3_q_b[20]_PORT_A_write_enable = TE1_W_rf_wren;
TD3_q_b[20]_PORT_A_write_enable_reg = DFFE(TD3_q_b[20]_PORT_A_write_enable, TD3_q_b[20]_clock_0, , , );
TD3_q_b[20]_PORT_B_read_enable = VCC;
TD3_q_b[20]_PORT_B_read_enable_reg = DFFE(TD3_q_b[20]_PORT_B_read_enable, TD3_q_b[20]_clock_1, , , );
TD3_q_b[20]_clock_0 = CLOCK_50;
TD3_q_b[20]_clock_1 = CLOCK_50;
TD3_q_b[20]_clock_enable_0 = TE1_W_rf_wren;
TD3_q_b[20]_PORT_B_data_out = MEMORY(TD3_q_b[20]_PORT_A_data_in_reg, , TD3_q_b[20]_PORT_A_address_reg, TD3_q_b[20]_PORT_B_address_reg, TD3_q_b[20]_PORT_A_write_enable_reg, , , TD3_q_b[20]_PORT_B_read_enable_reg, , , TD3_q_b[20]_clock_0, TD3_q_b[20]_clock_1, TD3_q_b[20]_clock_enable_0, , , , , );
TD3_q_b[20] = TD3_q_b[20]_PORT_B_data_out[0];


--TD4_q_b[25] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD4_q_b[25]_PORT_A_data_in = TE1L819;
TD4_q_b[25]_PORT_A_data_in_reg = DFFE(TD4_q_b[25]_PORT_A_data_in, TD4_q_b[25]_clock_0, , , );
TD4_q_b[25]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD4_q_b[25]_PORT_A_address_reg = DFFE(TD4_q_b[25]_PORT_A_address, TD4_q_b[25]_clock_0, , , );
TD4_q_b[25]_PORT_B_address = BUS(TE1_D_iw[22], TE1_D_iw[23], TE1_D_iw[24], TE1_D_iw[25], TE1_D_iw[26]);
TD4_q_b[25]_PORT_B_address_reg = DFFE(TD4_q_b[25]_PORT_B_address, TD4_q_b[25]_clock_1, , , );
TD4_q_b[25]_PORT_A_write_enable = TE1_W_rf_wren;
TD4_q_b[25]_PORT_A_write_enable_reg = DFFE(TD4_q_b[25]_PORT_A_write_enable, TD4_q_b[25]_clock_0, , , );
TD4_q_b[25]_PORT_B_read_enable = VCC;
TD4_q_b[25]_PORT_B_read_enable_reg = DFFE(TD4_q_b[25]_PORT_B_read_enable, TD4_q_b[25]_clock_1, , , );
TD4_q_b[25]_clock_0 = CLOCK_50;
TD4_q_b[25]_clock_1 = CLOCK_50;
TD4_q_b[25]_clock_enable_0 = TE1_W_rf_wren;
TD4_q_b[25]_PORT_B_data_out = MEMORY(TD4_q_b[25]_PORT_A_data_in_reg, , TD4_q_b[25]_PORT_A_address_reg, TD4_q_b[25]_PORT_B_address_reg, TD4_q_b[25]_PORT_A_write_enable_reg, , , TD4_q_b[25]_PORT_B_read_enable_reg, , , TD4_q_b[25]_clock_0, TD4_q_b[25]_clock_1, TD4_q_b[25]_clock_enable_0, , , , , );
TD4_q_b[25] = TD4_q_b[25]_PORT_B_data_out[0];


--TD3_q_b[25] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD3_q_b[25]_PORT_A_data_in = TE1L819;
TD3_q_b[25]_PORT_A_data_in_reg = DFFE(TD3_q_b[25]_PORT_A_data_in, TD3_q_b[25]_clock_0, , , );
TD3_q_b[25]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD3_q_b[25]_PORT_A_address_reg = DFFE(TD3_q_b[25]_PORT_A_address, TD3_q_b[25]_clock_0, , , );
TD3_q_b[25]_PORT_B_address = BUS(TE1_D_iw[27], TE1_D_iw[28], TE1_D_iw[29], TE1_D_iw[30], TE1_D_iw[31]);
TD3_q_b[25]_PORT_B_address_reg = DFFE(TD3_q_b[25]_PORT_B_address, TD3_q_b[25]_clock_1, , , );
TD3_q_b[25]_PORT_A_write_enable = TE1_W_rf_wren;
TD3_q_b[25]_PORT_A_write_enable_reg = DFFE(TD3_q_b[25]_PORT_A_write_enable, TD3_q_b[25]_clock_0, , , );
TD3_q_b[25]_PORT_B_read_enable = VCC;
TD3_q_b[25]_PORT_B_read_enable_reg = DFFE(TD3_q_b[25]_PORT_B_read_enable, TD3_q_b[25]_clock_1, , , );
TD3_q_b[25]_clock_0 = CLOCK_50;
TD3_q_b[25]_clock_1 = CLOCK_50;
TD3_q_b[25]_clock_enable_0 = TE1_W_rf_wren;
TD3_q_b[25]_PORT_B_data_out = MEMORY(TD3_q_b[25]_PORT_A_data_in_reg, , TD3_q_b[25]_PORT_A_address_reg, TD3_q_b[25]_PORT_B_address_reg, TD3_q_b[25]_PORT_A_write_enable_reg, , , TD3_q_b[25]_PORT_B_read_enable_reg, , , TD3_q_b[25]_clock_0, TD3_q_b[25]_clock_1, TD3_q_b[25]_clock_enable_0, , , , , );
TD3_q_b[25] = TD3_q_b[25]_PORT_B_data_out[0];


--TD4_q_b[24] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD4_q_b[24]_PORT_A_data_in = TE1L818;
TD4_q_b[24]_PORT_A_data_in_reg = DFFE(TD4_q_b[24]_PORT_A_data_in, TD4_q_b[24]_clock_0, , , );
TD4_q_b[24]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD4_q_b[24]_PORT_A_address_reg = DFFE(TD4_q_b[24]_PORT_A_address, TD4_q_b[24]_clock_0, , , );
TD4_q_b[24]_PORT_B_address = BUS(TE1_D_iw[22], TE1_D_iw[23], TE1_D_iw[24], TE1_D_iw[25], TE1_D_iw[26]);
TD4_q_b[24]_PORT_B_address_reg = DFFE(TD4_q_b[24]_PORT_B_address, TD4_q_b[24]_clock_1, , , );
TD4_q_b[24]_PORT_A_write_enable = TE1_W_rf_wren;
TD4_q_b[24]_PORT_A_write_enable_reg = DFFE(TD4_q_b[24]_PORT_A_write_enable, TD4_q_b[24]_clock_0, , , );
TD4_q_b[24]_PORT_B_read_enable = VCC;
TD4_q_b[24]_PORT_B_read_enable_reg = DFFE(TD4_q_b[24]_PORT_B_read_enable, TD4_q_b[24]_clock_1, , , );
TD4_q_b[24]_clock_0 = CLOCK_50;
TD4_q_b[24]_clock_1 = CLOCK_50;
TD4_q_b[24]_clock_enable_0 = TE1_W_rf_wren;
TD4_q_b[24]_PORT_B_data_out = MEMORY(TD4_q_b[24]_PORT_A_data_in_reg, , TD4_q_b[24]_PORT_A_address_reg, TD4_q_b[24]_PORT_B_address_reg, TD4_q_b[24]_PORT_A_write_enable_reg, , , TD4_q_b[24]_PORT_B_read_enable_reg, , , TD4_q_b[24]_clock_0, TD4_q_b[24]_clock_1, TD4_q_b[24]_clock_enable_0, , , , , );
TD4_q_b[24] = TD4_q_b[24]_PORT_B_data_out[0];


--TD3_q_b[24] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD3_q_b[24]_PORT_A_data_in = TE1L818;
TD3_q_b[24]_PORT_A_data_in_reg = DFFE(TD3_q_b[24]_PORT_A_data_in, TD3_q_b[24]_clock_0, , , );
TD3_q_b[24]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD3_q_b[24]_PORT_A_address_reg = DFFE(TD3_q_b[24]_PORT_A_address, TD3_q_b[24]_clock_0, , , );
TD3_q_b[24]_PORT_B_address = BUS(TE1_D_iw[27], TE1_D_iw[28], TE1_D_iw[29], TE1_D_iw[30], TE1_D_iw[31]);
TD3_q_b[24]_PORT_B_address_reg = DFFE(TD3_q_b[24]_PORT_B_address, TD3_q_b[24]_clock_1, , , );
TD3_q_b[24]_PORT_A_write_enable = TE1_W_rf_wren;
TD3_q_b[24]_PORT_A_write_enable_reg = DFFE(TD3_q_b[24]_PORT_A_write_enable, TD3_q_b[24]_clock_0, , , );
TD3_q_b[24]_PORT_B_read_enable = VCC;
TD3_q_b[24]_PORT_B_read_enable_reg = DFFE(TD3_q_b[24]_PORT_B_read_enable, TD3_q_b[24]_clock_1, , , );
TD3_q_b[24]_clock_0 = CLOCK_50;
TD3_q_b[24]_clock_1 = CLOCK_50;
TD3_q_b[24]_clock_enable_0 = TE1_W_rf_wren;
TD3_q_b[24]_PORT_B_data_out = MEMORY(TD3_q_b[24]_PORT_A_data_in_reg, , TD3_q_b[24]_PORT_A_address_reg, TD3_q_b[24]_PORT_B_address_reg, TD3_q_b[24]_PORT_A_write_enable_reg, , , TD3_q_b[24]_PORT_B_read_enable_reg, , , TD3_q_b[24]_clock_0, TD3_q_b[24]_clock_1, TD3_q_b[24]_clock_enable_0, , , , , );
TD3_q_b[24] = TD3_q_b[24]_PORT_B_data_out[0];


--TD4_q_b[27] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD4_q_b[27]_PORT_A_data_in = TE1L821;
TD4_q_b[27]_PORT_A_data_in_reg = DFFE(TD4_q_b[27]_PORT_A_data_in, TD4_q_b[27]_clock_0, , , );
TD4_q_b[27]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD4_q_b[27]_PORT_A_address_reg = DFFE(TD4_q_b[27]_PORT_A_address, TD4_q_b[27]_clock_0, , , );
TD4_q_b[27]_PORT_B_address = BUS(TE1_D_iw[22], TE1_D_iw[23], TE1_D_iw[24], TE1_D_iw[25], TE1_D_iw[26]);
TD4_q_b[27]_PORT_B_address_reg = DFFE(TD4_q_b[27]_PORT_B_address, TD4_q_b[27]_clock_1, , , );
TD4_q_b[27]_PORT_A_write_enable = TE1_W_rf_wren;
TD4_q_b[27]_PORT_A_write_enable_reg = DFFE(TD4_q_b[27]_PORT_A_write_enable, TD4_q_b[27]_clock_0, , , );
TD4_q_b[27]_PORT_B_read_enable = VCC;
TD4_q_b[27]_PORT_B_read_enable_reg = DFFE(TD4_q_b[27]_PORT_B_read_enable, TD4_q_b[27]_clock_1, , , );
TD4_q_b[27]_clock_0 = CLOCK_50;
TD4_q_b[27]_clock_1 = CLOCK_50;
TD4_q_b[27]_clock_enable_0 = TE1_W_rf_wren;
TD4_q_b[27]_PORT_B_data_out = MEMORY(TD4_q_b[27]_PORT_A_data_in_reg, , TD4_q_b[27]_PORT_A_address_reg, TD4_q_b[27]_PORT_B_address_reg, TD4_q_b[27]_PORT_A_write_enable_reg, , , TD4_q_b[27]_PORT_B_read_enable_reg, , , TD4_q_b[27]_clock_0, TD4_q_b[27]_clock_1, TD4_q_b[27]_clock_enable_0, , , , , );
TD4_q_b[27] = TD4_q_b[27]_PORT_B_data_out[0];


--TD3_q_b[27] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD3_q_b[27]_PORT_A_data_in = TE1L821;
TD3_q_b[27]_PORT_A_data_in_reg = DFFE(TD3_q_b[27]_PORT_A_data_in, TD3_q_b[27]_clock_0, , , );
TD3_q_b[27]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD3_q_b[27]_PORT_A_address_reg = DFFE(TD3_q_b[27]_PORT_A_address, TD3_q_b[27]_clock_0, , , );
TD3_q_b[27]_PORT_B_address = BUS(TE1_D_iw[27], TE1_D_iw[28], TE1_D_iw[29], TE1_D_iw[30], TE1_D_iw[31]);
TD3_q_b[27]_PORT_B_address_reg = DFFE(TD3_q_b[27]_PORT_B_address, TD3_q_b[27]_clock_1, , , );
TD3_q_b[27]_PORT_A_write_enable = TE1_W_rf_wren;
TD3_q_b[27]_PORT_A_write_enable_reg = DFFE(TD3_q_b[27]_PORT_A_write_enable, TD3_q_b[27]_clock_0, , , );
TD3_q_b[27]_PORT_B_read_enable = VCC;
TD3_q_b[27]_PORT_B_read_enable_reg = DFFE(TD3_q_b[27]_PORT_B_read_enable, TD3_q_b[27]_clock_1, , , );
TD3_q_b[27]_clock_0 = CLOCK_50;
TD3_q_b[27]_clock_1 = CLOCK_50;
TD3_q_b[27]_clock_enable_0 = TE1_W_rf_wren;
TD3_q_b[27]_PORT_B_data_out = MEMORY(TD3_q_b[27]_PORT_A_data_in_reg, , TD3_q_b[27]_PORT_A_address_reg, TD3_q_b[27]_PORT_B_address_reg, TD3_q_b[27]_PORT_A_write_enable_reg, , , TD3_q_b[27]_PORT_B_read_enable_reg, , , TD3_q_b[27]_clock_0, TD3_q_b[27]_clock_1, TD3_q_b[27]_clock_enable_0, , , , , );
TD3_q_b[27] = TD3_q_b[27]_PORT_B_data_out[0];


--TD4_q_b[26] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD4_q_b[26]_PORT_A_data_in = TE1L820;
TD4_q_b[26]_PORT_A_data_in_reg = DFFE(TD4_q_b[26]_PORT_A_data_in, TD4_q_b[26]_clock_0, , , );
TD4_q_b[26]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD4_q_b[26]_PORT_A_address_reg = DFFE(TD4_q_b[26]_PORT_A_address, TD4_q_b[26]_clock_0, , , );
TD4_q_b[26]_PORT_B_address = BUS(TE1_D_iw[22], TE1_D_iw[23], TE1_D_iw[24], TE1_D_iw[25], TE1_D_iw[26]);
TD4_q_b[26]_PORT_B_address_reg = DFFE(TD4_q_b[26]_PORT_B_address, TD4_q_b[26]_clock_1, , , );
TD4_q_b[26]_PORT_A_write_enable = TE1_W_rf_wren;
TD4_q_b[26]_PORT_A_write_enable_reg = DFFE(TD4_q_b[26]_PORT_A_write_enable, TD4_q_b[26]_clock_0, , , );
TD4_q_b[26]_PORT_B_read_enable = VCC;
TD4_q_b[26]_PORT_B_read_enable_reg = DFFE(TD4_q_b[26]_PORT_B_read_enable, TD4_q_b[26]_clock_1, , , );
TD4_q_b[26]_clock_0 = CLOCK_50;
TD4_q_b[26]_clock_1 = CLOCK_50;
TD4_q_b[26]_clock_enable_0 = TE1_W_rf_wren;
TD4_q_b[26]_PORT_B_data_out = MEMORY(TD4_q_b[26]_PORT_A_data_in_reg, , TD4_q_b[26]_PORT_A_address_reg, TD4_q_b[26]_PORT_B_address_reg, TD4_q_b[26]_PORT_A_write_enable_reg, , , TD4_q_b[26]_PORT_B_read_enable_reg, , , TD4_q_b[26]_clock_0, TD4_q_b[26]_clock_1, TD4_q_b[26]_clock_enable_0, , , , , );
TD4_q_b[26] = TD4_q_b[26]_PORT_B_data_out[0];


--TD3_q_b[26] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD3_q_b[26]_PORT_A_data_in = TE1L820;
TD3_q_b[26]_PORT_A_data_in_reg = DFFE(TD3_q_b[26]_PORT_A_data_in, TD3_q_b[26]_clock_0, , , );
TD3_q_b[26]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD3_q_b[26]_PORT_A_address_reg = DFFE(TD3_q_b[26]_PORT_A_address, TD3_q_b[26]_clock_0, , , );
TD3_q_b[26]_PORT_B_address = BUS(TE1_D_iw[27], TE1_D_iw[28], TE1_D_iw[29], TE1_D_iw[30], TE1_D_iw[31]);
TD3_q_b[26]_PORT_B_address_reg = DFFE(TD3_q_b[26]_PORT_B_address, TD3_q_b[26]_clock_1, , , );
TD3_q_b[26]_PORT_A_write_enable = TE1_W_rf_wren;
TD3_q_b[26]_PORT_A_write_enable_reg = DFFE(TD3_q_b[26]_PORT_A_write_enable, TD3_q_b[26]_clock_0, , , );
TD3_q_b[26]_PORT_B_read_enable = VCC;
TD3_q_b[26]_PORT_B_read_enable_reg = DFFE(TD3_q_b[26]_PORT_B_read_enable, TD3_q_b[26]_clock_1, , , );
TD3_q_b[26]_clock_0 = CLOCK_50;
TD3_q_b[26]_clock_1 = CLOCK_50;
TD3_q_b[26]_clock_enable_0 = TE1_W_rf_wren;
TD3_q_b[26]_PORT_B_data_out = MEMORY(TD3_q_b[26]_PORT_A_data_in_reg, , TD3_q_b[26]_PORT_A_address_reg, TD3_q_b[26]_PORT_B_address_reg, TD3_q_b[26]_PORT_A_write_enable_reg, , , TD3_q_b[26]_PORT_B_read_enable_reg, , , TD3_q_b[26]_clock_0, TD3_q_b[26]_clock_1, TD3_q_b[26]_clock_enable_0, , , , , );
TD3_q_b[26] = TD3_q_b[26]_PORT_B_data_out[0];


--TD4_q_b[31] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD4_q_b[31]_PORT_A_data_in = TE1L825;
TD4_q_b[31]_PORT_A_data_in_reg = DFFE(TD4_q_b[31]_PORT_A_data_in, TD4_q_b[31]_clock_0, , , );
TD4_q_b[31]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD4_q_b[31]_PORT_A_address_reg = DFFE(TD4_q_b[31]_PORT_A_address, TD4_q_b[31]_clock_0, , , );
TD4_q_b[31]_PORT_B_address = BUS(TE1_D_iw[22], TE1_D_iw[23], TE1_D_iw[24], TE1_D_iw[25], TE1_D_iw[26]);
TD4_q_b[31]_PORT_B_address_reg = DFFE(TD4_q_b[31]_PORT_B_address, TD4_q_b[31]_clock_1, , , );
TD4_q_b[31]_PORT_A_write_enable = TE1_W_rf_wren;
TD4_q_b[31]_PORT_A_write_enable_reg = DFFE(TD4_q_b[31]_PORT_A_write_enable, TD4_q_b[31]_clock_0, , , );
TD4_q_b[31]_PORT_B_read_enable = VCC;
TD4_q_b[31]_PORT_B_read_enable_reg = DFFE(TD4_q_b[31]_PORT_B_read_enable, TD4_q_b[31]_clock_1, , , );
TD4_q_b[31]_clock_0 = CLOCK_50;
TD4_q_b[31]_clock_1 = CLOCK_50;
TD4_q_b[31]_clock_enable_0 = TE1_W_rf_wren;
TD4_q_b[31]_PORT_B_data_out = MEMORY(TD4_q_b[31]_PORT_A_data_in_reg, , TD4_q_b[31]_PORT_A_address_reg, TD4_q_b[31]_PORT_B_address_reg, TD4_q_b[31]_PORT_A_write_enable_reg, , , TD4_q_b[31]_PORT_B_read_enable_reg, , , TD4_q_b[31]_clock_0, TD4_q_b[31]_clock_1, TD4_q_b[31]_clock_enable_0, , , , , );
TD4_q_b[31] = TD4_q_b[31]_PORT_B_data_out[0];


--TD3_q_b[31] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD3_q_b[31]_PORT_A_data_in = TE1L825;
TD3_q_b[31]_PORT_A_data_in_reg = DFFE(TD3_q_b[31]_PORT_A_data_in, TD3_q_b[31]_clock_0, , , );
TD3_q_b[31]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD3_q_b[31]_PORT_A_address_reg = DFFE(TD3_q_b[31]_PORT_A_address, TD3_q_b[31]_clock_0, , , );
TD3_q_b[31]_PORT_B_address = BUS(TE1_D_iw[27], TE1_D_iw[28], TE1_D_iw[29], TE1_D_iw[30], TE1_D_iw[31]);
TD3_q_b[31]_PORT_B_address_reg = DFFE(TD3_q_b[31]_PORT_B_address, TD3_q_b[31]_clock_1, , , );
TD3_q_b[31]_PORT_A_write_enable = TE1_W_rf_wren;
TD3_q_b[31]_PORT_A_write_enable_reg = DFFE(TD3_q_b[31]_PORT_A_write_enable, TD3_q_b[31]_clock_0, , , );
TD3_q_b[31]_PORT_B_read_enable = VCC;
TD3_q_b[31]_PORT_B_read_enable_reg = DFFE(TD3_q_b[31]_PORT_B_read_enable, TD3_q_b[31]_clock_1, , , );
TD3_q_b[31]_clock_0 = CLOCK_50;
TD3_q_b[31]_clock_1 = CLOCK_50;
TD3_q_b[31]_clock_enable_0 = TE1_W_rf_wren;
TD3_q_b[31]_PORT_B_data_out = MEMORY(TD3_q_b[31]_PORT_A_data_in_reg, , TD3_q_b[31]_PORT_A_address_reg, TD3_q_b[31]_PORT_B_address_reg, TD3_q_b[31]_PORT_A_write_enable_reg, , , TD3_q_b[31]_PORT_B_read_enable_reg, , , TD3_q_b[31]_clock_0, TD3_q_b[31]_clock_1, TD3_q_b[31]_clock_enable_0, , , , , );
TD3_q_b[31] = TD3_q_b[31]_PORT_B_data_out[0];


--TD4_q_b[30] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD4_q_b[30]_PORT_A_data_in = TE1L824;
TD4_q_b[30]_PORT_A_data_in_reg = DFFE(TD4_q_b[30]_PORT_A_data_in, TD4_q_b[30]_clock_0, , , );
TD4_q_b[30]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD4_q_b[30]_PORT_A_address_reg = DFFE(TD4_q_b[30]_PORT_A_address, TD4_q_b[30]_clock_0, , , );
TD4_q_b[30]_PORT_B_address = BUS(TE1_D_iw[22], TE1_D_iw[23], TE1_D_iw[24], TE1_D_iw[25], TE1_D_iw[26]);
TD4_q_b[30]_PORT_B_address_reg = DFFE(TD4_q_b[30]_PORT_B_address, TD4_q_b[30]_clock_1, , , );
TD4_q_b[30]_PORT_A_write_enable = TE1_W_rf_wren;
TD4_q_b[30]_PORT_A_write_enable_reg = DFFE(TD4_q_b[30]_PORT_A_write_enable, TD4_q_b[30]_clock_0, , , );
TD4_q_b[30]_PORT_B_read_enable = VCC;
TD4_q_b[30]_PORT_B_read_enable_reg = DFFE(TD4_q_b[30]_PORT_B_read_enable, TD4_q_b[30]_clock_1, , , );
TD4_q_b[30]_clock_0 = CLOCK_50;
TD4_q_b[30]_clock_1 = CLOCK_50;
TD4_q_b[30]_clock_enable_0 = TE1_W_rf_wren;
TD4_q_b[30]_PORT_B_data_out = MEMORY(TD4_q_b[30]_PORT_A_data_in_reg, , TD4_q_b[30]_PORT_A_address_reg, TD4_q_b[30]_PORT_B_address_reg, TD4_q_b[30]_PORT_A_write_enable_reg, , , TD4_q_b[30]_PORT_B_read_enable_reg, , , TD4_q_b[30]_clock_0, TD4_q_b[30]_clock_1, TD4_q_b[30]_clock_enable_0, , , , , );
TD4_q_b[30] = TD4_q_b[30]_PORT_B_data_out[0];


--TD3_q_b[30] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD3_q_b[30]_PORT_A_data_in = TE1L824;
TD3_q_b[30]_PORT_A_data_in_reg = DFFE(TD3_q_b[30]_PORT_A_data_in, TD3_q_b[30]_clock_0, , , );
TD3_q_b[30]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD3_q_b[30]_PORT_A_address_reg = DFFE(TD3_q_b[30]_PORT_A_address, TD3_q_b[30]_clock_0, , , );
TD3_q_b[30]_PORT_B_address = BUS(TE1_D_iw[27], TE1_D_iw[28], TE1_D_iw[29], TE1_D_iw[30], TE1_D_iw[31]);
TD3_q_b[30]_PORT_B_address_reg = DFFE(TD3_q_b[30]_PORT_B_address, TD3_q_b[30]_clock_1, , , );
TD3_q_b[30]_PORT_A_write_enable = TE1_W_rf_wren;
TD3_q_b[30]_PORT_A_write_enable_reg = DFFE(TD3_q_b[30]_PORT_A_write_enable, TD3_q_b[30]_clock_0, , , );
TD3_q_b[30]_PORT_B_read_enable = VCC;
TD3_q_b[30]_PORT_B_read_enable_reg = DFFE(TD3_q_b[30]_PORT_B_read_enable, TD3_q_b[30]_clock_1, , , );
TD3_q_b[30]_clock_0 = CLOCK_50;
TD3_q_b[30]_clock_1 = CLOCK_50;
TD3_q_b[30]_clock_enable_0 = TE1_W_rf_wren;
TD3_q_b[30]_PORT_B_data_out = MEMORY(TD3_q_b[30]_PORT_A_data_in_reg, , TD3_q_b[30]_PORT_A_address_reg, TD3_q_b[30]_PORT_B_address_reg, TD3_q_b[30]_PORT_A_write_enable_reg, , , TD3_q_b[30]_PORT_B_read_enable_reg, , , TD3_q_b[30]_clock_0, TD3_q_b[30]_clock_1, TD3_q_b[30]_clock_enable_0, , , , , );
TD3_q_b[30] = TD3_q_b[30]_PORT_B_data_out[0];


--TD4_q_b[29] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD4_q_b[29]_PORT_A_data_in = TE1L823;
TD4_q_b[29]_PORT_A_data_in_reg = DFFE(TD4_q_b[29]_PORT_A_data_in, TD4_q_b[29]_clock_0, , , );
TD4_q_b[29]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD4_q_b[29]_PORT_A_address_reg = DFFE(TD4_q_b[29]_PORT_A_address, TD4_q_b[29]_clock_0, , , );
TD4_q_b[29]_PORT_B_address = BUS(TE1_D_iw[22], TE1_D_iw[23], TE1_D_iw[24], TE1_D_iw[25], TE1_D_iw[26]);
TD4_q_b[29]_PORT_B_address_reg = DFFE(TD4_q_b[29]_PORT_B_address, TD4_q_b[29]_clock_1, , , );
TD4_q_b[29]_PORT_A_write_enable = TE1_W_rf_wren;
TD4_q_b[29]_PORT_A_write_enable_reg = DFFE(TD4_q_b[29]_PORT_A_write_enable, TD4_q_b[29]_clock_0, , , );
TD4_q_b[29]_PORT_B_read_enable = VCC;
TD4_q_b[29]_PORT_B_read_enable_reg = DFFE(TD4_q_b[29]_PORT_B_read_enable, TD4_q_b[29]_clock_1, , , );
TD4_q_b[29]_clock_0 = CLOCK_50;
TD4_q_b[29]_clock_1 = CLOCK_50;
TD4_q_b[29]_clock_enable_0 = TE1_W_rf_wren;
TD4_q_b[29]_PORT_B_data_out = MEMORY(TD4_q_b[29]_PORT_A_data_in_reg, , TD4_q_b[29]_PORT_A_address_reg, TD4_q_b[29]_PORT_B_address_reg, TD4_q_b[29]_PORT_A_write_enable_reg, , , TD4_q_b[29]_PORT_B_read_enable_reg, , , TD4_q_b[29]_clock_0, TD4_q_b[29]_clock_1, TD4_q_b[29]_clock_enable_0, , , , , );
TD4_q_b[29] = TD4_q_b[29]_PORT_B_data_out[0];


--TD3_q_b[29] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD3_q_b[29]_PORT_A_data_in = TE1L823;
TD3_q_b[29]_PORT_A_data_in_reg = DFFE(TD3_q_b[29]_PORT_A_data_in, TD3_q_b[29]_clock_0, , , );
TD3_q_b[29]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD3_q_b[29]_PORT_A_address_reg = DFFE(TD3_q_b[29]_PORT_A_address, TD3_q_b[29]_clock_0, , , );
TD3_q_b[29]_PORT_B_address = BUS(TE1_D_iw[27], TE1_D_iw[28], TE1_D_iw[29], TE1_D_iw[30], TE1_D_iw[31]);
TD3_q_b[29]_PORT_B_address_reg = DFFE(TD3_q_b[29]_PORT_B_address, TD3_q_b[29]_clock_1, , , );
TD3_q_b[29]_PORT_A_write_enable = TE1_W_rf_wren;
TD3_q_b[29]_PORT_A_write_enable_reg = DFFE(TD3_q_b[29]_PORT_A_write_enable, TD3_q_b[29]_clock_0, , , );
TD3_q_b[29]_PORT_B_read_enable = VCC;
TD3_q_b[29]_PORT_B_read_enable_reg = DFFE(TD3_q_b[29]_PORT_B_read_enable, TD3_q_b[29]_clock_1, , , );
TD3_q_b[29]_clock_0 = CLOCK_50;
TD3_q_b[29]_clock_1 = CLOCK_50;
TD3_q_b[29]_clock_enable_0 = TE1_W_rf_wren;
TD3_q_b[29]_PORT_B_data_out = MEMORY(TD3_q_b[29]_PORT_A_data_in_reg, , TD3_q_b[29]_PORT_A_address_reg, TD3_q_b[29]_PORT_B_address_reg, TD3_q_b[29]_PORT_A_write_enable_reg, , , TD3_q_b[29]_PORT_B_read_enable_reg, , , TD3_q_b[29]_clock_0, TD3_q_b[29]_clock_1, TD3_q_b[29]_clock_enable_0, , , , , );
TD3_q_b[29] = TD3_q_b[29]_PORT_B_data_out[0];


--TD4_q_b[28] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_b_module:nios_system_nios2_gen2_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD4_q_b[28]_PORT_A_data_in = TE1L822;
TD4_q_b[28]_PORT_A_data_in_reg = DFFE(TD4_q_b[28]_PORT_A_data_in, TD4_q_b[28]_clock_0, , , );
TD4_q_b[28]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD4_q_b[28]_PORT_A_address_reg = DFFE(TD4_q_b[28]_PORT_A_address, TD4_q_b[28]_clock_0, , , );
TD4_q_b[28]_PORT_B_address = BUS(TE1_D_iw[22], TE1_D_iw[23], TE1_D_iw[24], TE1_D_iw[25], TE1_D_iw[26]);
TD4_q_b[28]_PORT_B_address_reg = DFFE(TD4_q_b[28]_PORT_B_address, TD4_q_b[28]_clock_1, , , );
TD4_q_b[28]_PORT_A_write_enable = TE1_W_rf_wren;
TD4_q_b[28]_PORT_A_write_enable_reg = DFFE(TD4_q_b[28]_PORT_A_write_enable, TD4_q_b[28]_clock_0, , , );
TD4_q_b[28]_PORT_B_read_enable = VCC;
TD4_q_b[28]_PORT_B_read_enable_reg = DFFE(TD4_q_b[28]_PORT_B_read_enable, TD4_q_b[28]_clock_1, , , );
TD4_q_b[28]_clock_0 = CLOCK_50;
TD4_q_b[28]_clock_1 = CLOCK_50;
TD4_q_b[28]_clock_enable_0 = TE1_W_rf_wren;
TD4_q_b[28]_PORT_B_data_out = MEMORY(TD4_q_b[28]_PORT_A_data_in_reg, , TD4_q_b[28]_PORT_A_address_reg, TD4_q_b[28]_PORT_B_address_reg, TD4_q_b[28]_PORT_A_write_enable_reg, , , TD4_q_b[28]_PORT_B_read_enable_reg, , , TD4_q_b[28]_clock_0, TD4_q_b[28]_clock_1, TD4_q_b[28]_clock_enable_0, , , , , );
TD4_q_b[28] = TD4_q_b[28]_PORT_B_data_out[0];


--TD3_q_b[28] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_register_bank_a_module:nios_system_nios2_gen2_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
TD3_q_b[28]_PORT_A_data_in = TE1L822;
TD3_q_b[28]_PORT_A_data_in_reg = DFFE(TD3_q_b[28]_PORT_A_data_in, TD3_q_b[28]_clock_0, , , );
TD3_q_b[28]_PORT_A_address = BUS(TE1_R_dst_regnum[0], TE1_R_dst_regnum[1], TE1_R_dst_regnum[2], TE1_R_dst_regnum[3], TE1_R_dst_regnum[4]);
TD3_q_b[28]_PORT_A_address_reg = DFFE(TD3_q_b[28]_PORT_A_address, TD3_q_b[28]_clock_0, , , );
TD3_q_b[28]_PORT_B_address = BUS(TE1_D_iw[27], TE1_D_iw[28], TE1_D_iw[29], TE1_D_iw[30], TE1_D_iw[31]);
TD3_q_b[28]_PORT_B_address_reg = DFFE(TD3_q_b[28]_PORT_B_address, TD3_q_b[28]_clock_1, , , );
TD3_q_b[28]_PORT_A_write_enable = TE1_W_rf_wren;
TD3_q_b[28]_PORT_A_write_enable_reg = DFFE(TD3_q_b[28]_PORT_A_write_enable, TD3_q_b[28]_clock_0, , , );
TD3_q_b[28]_PORT_B_read_enable = VCC;
TD3_q_b[28]_PORT_B_read_enable_reg = DFFE(TD3_q_b[28]_PORT_B_read_enable, TD3_q_b[28]_clock_1, , , );
TD3_q_b[28]_clock_0 = CLOCK_50;
TD3_q_b[28]_clock_1 = CLOCK_50;
TD3_q_b[28]_clock_enable_0 = TE1_W_rf_wren;
TD3_q_b[28]_PORT_B_data_out = MEMORY(TD3_q_b[28]_PORT_A_data_in_reg, , TD3_q_b[28]_PORT_A_address_reg, TD3_q_b[28]_PORT_B_address_reg, TD3_q_b[28]_PORT_A_write_enable_reg, , , TD3_q_b[28]_PORT_B_read_enable_reg, , , TD3_q_b[28]_clock_0, TD3_q_b[28]_clock_1, TD3_q_b[28]_clock_enable_0, , , , , );
TD3_q_b[28] = TD3_q_b[28]_PORT_B_data_out[0];


--MF1_sr[8] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[8]
--register power-up is low

MF1_sr[8] = DFFEAS(MF1L85, A1L75,  ,  , MF1L25,  ,  , MF1L24,  );


--AF1_break_readreg[6] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[6]
--register power-up is low

AF1_break_readreg[6] = DFFEAS(LF1_jdo[6], CLOCK_50,  ,  , AF1L7,  ,  , AF1L8,  );


--KF1_MonDReg[6] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[6]
--register power-up is low

KF1_MonDReg[6] = DFFEAS(LF1_jdo[9], CLOCK_50,  ,  , KF1L50, SE2_q_a[6],  , KF1L61, LF1_take_action_ocimem_b);


--TE1_av_ld_byte0_data[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte0_data[1]
--register power-up is low

TE1_av_ld_byte0_data[1] = DFFEAS(SC2L10, CLOCK_50, !VF2_r_sync_rst,  , TE1L845, TE1_av_ld_byte1_data[1],  ,  , TE1L940);


--MF1_sr[19] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[19]
--register power-up is low

MF1_sr[19] = DFFEAS(MF1L86, A1L75,  ,  , MF1L46,  ,  , MF1L42,  );


--AF1_break_readreg[17] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[17]
--register power-up is low

AF1_break_readreg[17] = DFFEAS(LF1_jdo[17], CLOCK_50,  ,  , AF1L7,  ,  , AF1L8,  );


--KF1_MonDReg[17] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[17]
--register power-up is low

KF1_MonDReg[17] = DFFEAS(LF1_jdo[20], CLOCK_50,  ,  , KF1L50, SE2_q_a[17],  , KF1L61, LF1_take_action_ocimem_b);


--SE2_q_a[26] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[26]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE2_q_a[26]_PORT_A_data_in = KF1L145;
SE2_q_a[26]_PORT_A_data_in_reg = DFFE(SE2_q_a[26]_PORT_A_data_in, SE2_q_a[26]_clock_0, , , SE2_q_a[26]_clock_enable_0);
SE2_q_a[26]_PORT_A_address = BUS(KF1L106, KF1L107, KF1L108, KF1L109, KF1L110, KF1L111, KF1L112, KF1L113);
SE2_q_a[26]_PORT_A_address_reg = DFFE(SE2_q_a[26]_PORT_A_address, SE2_q_a[26]_clock_0, , , SE2_q_a[26]_clock_enable_0);
SE2_q_a[26]_PORT_A_write_enable = KF1L152;
SE2_q_a[26]_PORT_A_write_enable_reg = DFFE(SE2_q_a[26]_PORT_A_write_enable, SE2_q_a[26]_clock_0, , , SE2_q_a[26]_clock_enable_0);
SE2_q_a[26]_PORT_A_read_enable = !KF1L152;
SE2_q_a[26]_PORT_A_read_enable_reg = DFFE(SE2_q_a[26]_PORT_A_read_enable, SE2_q_a[26]_clock_0, , , SE2_q_a[26]_clock_enable_0);
SE2_q_a[26]_PORT_A_byte_mask = KF1L117;
SE2_q_a[26]_PORT_A_byte_mask_reg = DFFE(SE2_q_a[26]_PORT_A_byte_mask, SE2_q_a[26]_clock_0, , , SE2_q_a[26]_clock_enable_0);
SE2_q_a[26]_clock_0 = CLOCK_50;
SE2_q_a[26]_clock_enable_0 = KF1_ociram_reset_req;
SE2_q_a[26]_PORT_A_data_out = MEMORY(SE2_q_a[26]_PORT_A_data_in_reg, , SE2_q_a[26]_PORT_A_address_reg, , SE2_q_a[26]_PORT_A_write_enable_reg, SE2_q_a[26]_PORT_A_read_enable_reg, , , SE2_q_a[26]_PORT_A_byte_mask_reg, , SE2_q_a[26]_clock_0, , SE2_q_a[26]_clock_enable_0, , , , , );
SE2_q_a[26] = SE2_q_a[26]_PORT_A_data_out[0];


--SE2_q_a[27] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[27]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE2_q_a[27]_PORT_A_data_in = KF1L146;
SE2_q_a[27]_PORT_A_data_in_reg = DFFE(SE2_q_a[27]_PORT_A_data_in, SE2_q_a[27]_clock_0, , , SE2_q_a[27]_clock_enable_0);
SE2_q_a[27]_PORT_A_address = BUS(KF1L106, KF1L107, KF1L108, KF1L109, KF1L110, KF1L111, KF1L112, KF1L113);
SE2_q_a[27]_PORT_A_address_reg = DFFE(SE2_q_a[27]_PORT_A_address, SE2_q_a[27]_clock_0, , , SE2_q_a[27]_clock_enable_0);
SE2_q_a[27]_PORT_A_write_enable = KF1L152;
SE2_q_a[27]_PORT_A_write_enable_reg = DFFE(SE2_q_a[27]_PORT_A_write_enable, SE2_q_a[27]_clock_0, , , SE2_q_a[27]_clock_enable_0);
SE2_q_a[27]_PORT_A_read_enable = !KF1L152;
SE2_q_a[27]_PORT_A_read_enable_reg = DFFE(SE2_q_a[27]_PORT_A_read_enable, SE2_q_a[27]_clock_0, , , SE2_q_a[27]_clock_enable_0);
SE2_q_a[27]_PORT_A_byte_mask = KF1L117;
SE2_q_a[27]_PORT_A_byte_mask_reg = DFFE(SE2_q_a[27]_PORT_A_byte_mask, SE2_q_a[27]_clock_0, , , SE2_q_a[27]_clock_enable_0);
SE2_q_a[27]_clock_0 = CLOCK_50;
SE2_q_a[27]_clock_enable_0 = KF1_ociram_reset_req;
SE2_q_a[27]_PORT_A_data_out = MEMORY(SE2_q_a[27]_PORT_A_data_in_reg, , SE2_q_a[27]_PORT_A_address_reg, , SE2_q_a[27]_PORT_A_write_enable_reg, SE2_q_a[27]_PORT_A_read_enable_reg, , , SE2_q_a[27]_PORT_A_byte_mask_reg, , SE2_q_a[27]_clock_0, , SE2_q_a[27]_clock_enable_0, , , , , );
SE2_q_a[27] = SE2_q_a[27]_PORT_A_data_out[0];


--SE2_q_a[28] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[28]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE2_q_a[28]_PORT_A_data_in = KF1L147;
SE2_q_a[28]_PORT_A_data_in_reg = DFFE(SE2_q_a[28]_PORT_A_data_in, SE2_q_a[28]_clock_0, , , SE2_q_a[28]_clock_enable_0);
SE2_q_a[28]_PORT_A_address = BUS(KF1L106, KF1L107, KF1L108, KF1L109, KF1L110, KF1L111, KF1L112, KF1L113);
SE2_q_a[28]_PORT_A_address_reg = DFFE(SE2_q_a[28]_PORT_A_address, SE2_q_a[28]_clock_0, , , SE2_q_a[28]_clock_enable_0);
SE2_q_a[28]_PORT_A_write_enable = KF1L152;
SE2_q_a[28]_PORT_A_write_enable_reg = DFFE(SE2_q_a[28]_PORT_A_write_enable, SE2_q_a[28]_clock_0, , , SE2_q_a[28]_clock_enable_0);
SE2_q_a[28]_PORT_A_read_enable = !KF1L152;
SE2_q_a[28]_PORT_A_read_enable_reg = DFFE(SE2_q_a[28]_PORT_A_read_enable, SE2_q_a[28]_clock_0, , , SE2_q_a[28]_clock_enable_0);
SE2_q_a[28]_PORT_A_byte_mask = KF1L117;
SE2_q_a[28]_PORT_A_byte_mask_reg = DFFE(SE2_q_a[28]_PORT_A_byte_mask, SE2_q_a[28]_clock_0, , , SE2_q_a[28]_clock_enable_0);
SE2_q_a[28]_clock_0 = CLOCK_50;
SE2_q_a[28]_clock_enable_0 = KF1_ociram_reset_req;
SE2_q_a[28]_PORT_A_data_out = MEMORY(SE2_q_a[28]_PORT_A_data_in_reg, , SE2_q_a[28]_PORT_A_address_reg, , SE2_q_a[28]_PORT_A_write_enable_reg, SE2_q_a[28]_PORT_A_read_enable_reg, , , SE2_q_a[28]_PORT_A_byte_mask_reg, , SE2_q_a[28]_clock_0, , SE2_q_a[28]_clock_enable_0, , , , , );
SE2_q_a[28] = SE2_q_a[28]_PORT_A_data_out[0];


--SE2_q_a[29] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[29]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE2_q_a[29]_PORT_A_data_in = KF1L148;
SE2_q_a[29]_PORT_A_data_in_reg = DFFE(SE2_q_a[29]_PORT_A_data_in, SE2_q_a[29]_clock_0, , , SE2_q_a[29]_clock_enable_0);
SE2_q_a[29]_PORT_A_address = BUS(KF1L106, KF1L107, KF1L108, KF1L109, KF1L110, KF1L111, KF1L112, KF1L113);
SE2_q_a[29]_PORT_A_address_reg = DFFE(SE2_q_a[29]_PORT_A_address, SE2_q_a[29]_clock_0, , , SE2_q_a[29]_clock_enable_0);
SE2_q_a[29]_PORT_A_write_enable = KF1L152;
SE2_q_a[29]_PORT_A_write_enable_reg = DFFE(SE2_q_a[29]_PORT_A_write_enable, SE2_q_a[29]_clock_0, , , SE2_q_a[29]_clock_enable_0);
SE2_q_a[29]_PORT_A_read_enable = !KF1L152;
SE2_q_a[29]_PORT_A_read_enable_reg = DFFE(SE2_q_a[29]_PORT_A_read_enable, SE2_q_a[29]_clock_0, , , SE2_q_a[29]_clock_enable_0);
SE2_q_a[29]_PORT_A_byte_mask = KF1L117;
SE2_q_a[29]_PORT_A_byte_mask_reg = DFFE(SE2_q_a[29]_PORT_A_byte_mask, SE2_q_a[29]_clock_0, , , SE2_q_a[29]_clock_enable_0);
SE2_q_a[29]_clock_0 = CLOCK_50;
SE2_q_a[29]_clock_enable_0 = KF1_ociram_reset_req;
SE2_q_a[29]_PORT_A_data_out = MEMORY(SE2_q_a[29]_PORT_A_data_in_reg, , SE2_q_a[29]_PORT_A_address_reg, , SE2_q_a[29]_PORT_A_write_enable_reg, SE2_q_a[29]_PORT_A_read_enable_reg, , , SE2_q_a[29]_PORT_A_byte_mask_reg, , SE2_q_a[29]_clock_0, , SE2_q_a[29]_clock_enable_0, , , , , );
SE2_q_a[29] = SE2_q_a[29]_PORT_A_data_out[0];


--SE2_q_a[30] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[30]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE2_q_a[30]_PORT_A_data_in = KF1L149;
SE2_q_a[30]_PORT_A_data_in_reg = DFFE(SE2_q_a[30]_PORT_A_data_in, SE2_q_a[30]_clock_0, , , SE2_q_a[30]_clock_enable_0);
SE2_q_a[30]_PORT_A_address = BUS(KF1L106, KF1L107, KF1L108, KF1L109, KF1L110, KF1L111, KF1L112, KF1L113);
SE2_q_a[30]_PORT_A_address_reg = DFFE(SE2_q_a[30]_PORT_A_address, SE2_q_a[30]_clock_0, , , SE2_q_a[30]_clock_enable_0);
SE2_q_a[30]_PORT_A_write_enable = KF1L152;
SE2_q_a[30]_PORT_A_write_enable_reg = DFFE(SE2_q_a[30]_PORT_A_write_enable, SE2_q_a[30]_clock_0, , , SE2_q_a[30]_clock_enable_0);
SE2_q_a[30]_PORT_A_read_enable = !KF1L152;
SE2_q_a[30]_PORT_A_read_enable_reg = DFFE(SE2_q_a[30]_PORT_A_read_enable, SE2_q_a[30]_clock_0, , , SE2_q_a[30]_clock_enable_0);
SE2_q_a[30]_PORT_A_byte_mask = KF1L117;
SE2_q_a[30]_PORT_A_byte_mask_reg = DFFE(SE2_q_a[30]_PORT_A_byte_mask, SE2_q_a[30]_clock_0, , , SE2_q_a[30]_clock_enable_0);
SE2_q_a[30]_clock_0 = CLOCK_50;
SE2_q_a[30]_clock_enable_0 = KF1_ociram_reset_req;
SE2_q_a[30]_PORT_A_data_out = MEMORY(SE2_q_a[30]_PORT_A_data_in_reg, , SE2_q_a[30]_PORT_A_address_reg, , SE2_q_a[30]_PORT_A_write_enable_reg, SE2_q_a[30]_PORT_A_read_enable_reg, , , SE2_q_a[30]_PORT_A_byte_mask_reg, , SE2_q_a[30]_clock_0, , SE2_q_a[30]_clock_enable_0, , , , , );
SE2_q_a[30] = SE2_q_a[30]_PORT_A_data_out[0];


--SE2_q_a[31] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[31]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE2_q_a[31]_PORT_A_data_in = KF1L150;
SE2_q_a[31]_PORT_A_data_in_reg = DFFE(SE2_q_a[31]_PORT_A_data_in, SE2_q_a[31]_clock_0, , , SE2_q_a[31]_clock_enable_0);
SE2_q_a[31]_PORT_A_address = BUS(KF1L106, KF1L107, KF1L108, KF1L109, KF1L110, KF1L111, KF1L112, KF1L113);
SE2_q_a[31]_PORT_A_address_reg = DFFE(SE2_q_a[31]_PORT_A_address, SE2_q_a[31]_clock_0, , , SE2_q_a[31]_clock_enable_0);
SE2_q_a[31]_PORT_A_write_enable = KF1L152;
SE2_q_a[31]_PORT_A_write_enable_reg = DFFE(SE2_q_a[31]_PORT_A_write_enable, SE2_q_a[31]_clock_0, , , SE2_q_a[31]_clock_enable_0);
SE2_q_a[31]_PORT_A_read_enable = !KF1L152;
SE2_q_a[31]_PORT_A_read_enable_reg = DFFE(SE2_q_a[31]_PORT_A_read_enable, SE2_q_a[31]_clock_0, , , SE2_q_a[31]_clock_enable_0);
SE2_q_a[31]_PORT_A_byte_mask = KF1L117;
SE2_q_a[31]_PORT_A_byte_mask_reg = DFFE(SE2_q_a[31]_PORT_A_byte_mask, SE2_q_a[31]_clock_0, , , SE2_q_a[31]_clock_enable_0);
SE2_q_a[31]_clock_0 = CLOCK_50;
SE2_q_a[31]_clock_enable_0 = KF1_ociram_reset_req;
SE2_q_a[31]_PORT_A_data_out = MEMORY(SE2_q_a[31]_PORT_A_data_in_reg, , SE2_q_a[31]_PORT_A_address_reg, , SE2_q_a[31]_PORT_A_write_enable_reg, SE2_q_a[31]_PORT_A_read_enable_reg, , , SE2_q_a[31]_PORT_A_byte_mask_reg, , SE2_q_a[31]_clock_0, , SE2_q_a[31]_clock_enable_0, , , , , );
SE2_q_a[31] = SE2_q_a[31]_PORT_A_data_out[0];


--WE1_readdata[8] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[8]
--register power-up is low

WE1_readdata[8] = DFFEAS(ZE1L9, CLOCK_50,  ,  ,  , SE2_q_a[8],  ,  , !WE1_address[8]);


--TE1_d_writedata[8] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[8]
--register power-up is low

TE1_d_writedata[8] = DFFEAS(TD4_q_b[0], CLOCK_50, !VF2_r_sync_rst,  ,  , TD4_q_b[8],  ,  , TE1L233);


--WE1_readdata[9] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[9]
--register power-up is low

WE1_readdata[9] = DFFEAS(ZE1L9, CLOCK_50,  ,  ,  , SE2_q_a[9],  ,  , !WE1_address[8]);


--TE1_d_writedata[9] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[9]
--register power-up is low

TE1_d_writedata[9] = DFFEAS(TD4_q_b[1], CLOCK_50, !VF2_r_sync_rst,  ,  , TD4_q_b[9],  ,  , TE1L233);


--WE1_readdata[10] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[10]
--register power-up is low

WE1_readdata[10] = DFFEAS(ZE1L9, CLOCK_50,  ,  ,  , SE2_q_a[10],  ,  , !WE1_address[8]);


--TE1_d_writedata[10] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[10]
--register power-up is low

TE1_d_writedata[10] = DFFEAS(TD4_q_b[2], CLOCK_50, !VF2_r_sync_rst,  ,  , TD4_q_b[10],  ,  , TE1L233);


--WE1_readdata[6] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[6]
--register power-up is low

WE1_readdata[6] = DFFEAS(ZE1L9, CLOCK_50,  ,  ,  , SE2_q_a[6],  ,  , !WE1_address[8]);


--WE1_readdata[7] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[7]
--register power-up is low

WE1_readdata[7] = DFFEAS(ZE1L9, CLOCK_50,  ,  ,  , SE2_q_a[7],  ,  , !WE1_address[8]);


--MF1_sr[22] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[22]
--register power-up is low

MF1_sr[22] = DFFEAS(MF1L87, A1L75,  ,  , MF1L46,  ,  , MF1L42,  );


--AF1_break_readreg[20] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[20]
--register power-up is low

AF1_break_readreg[20] = DFFEAS(LF1_jdo[20], CLOCK_50,  ,  , AF1L7,  ,  , AF1L8,  );


--KF1_MonDReg[20] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[20]
--register power-up is low

KF1_MonDReg[20] = DFFEAS(LF1_jdo[23], CLOCK_50,  ,  , KF1L50, SE2_q_a[20],  , KF1L61, LF1_take_action_ocimem_b);


--AF1_break_readreg[19] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[19]
--register power-up is low

AF1_break_readreg[19] = DFFEAS(LF1_jdo[19], CLOCK_50,  ,  , AF1L7,  ,  , AF1L8,  );


--KF1_MonDReg[19] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[19]
--register power-up is low

KF1_MonDReg[19] = DFFEAS(LF1_jdo[22], CLOCK_50,  ,  , KF1L50, SE2_q_a[19],  , KF1L61, LF1_take_action_ocimem_b);


--KF1_MonDReg[11] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[11]
--register power-up is low

KF1_MonDReg[11] = DFFEAS(LF1_jdo[14], CLOCK_50,  ,  , KF1L50, SE2_q_a[11],  , KF1L61, LF1_take_action_ocimem_b);


--KF1_MonDReg[13] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[13]
--register power-up is low

KF1_MonDReg[13] = DFFEAS(LF1_jdo[16], CLOCK_50,  ,  , KF1L50, SE2_q_a[13],  , KF1L61, LF1_take_action_ocimem_b);


--KF1_MonDReg[15] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[15]
--register power-up is low

KF1_MonDReg[15] = DFFEAS(LF1_jdo[18], CLOCK_50,  ,  , KF1L50, SE2_q_a[15],  , KF1L61, LF1_take_action_ocimem_b);


--TE1_W_alu_result[16] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[16]
--register power-up is low

TE1_W_alu_result[16] = DFFEAS(TE1L323, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L339,  );


--UC7_burst_uncompress_address_offset[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge1_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]
--register power-up is low

UC7_burst_uncompress_address_offset[0] = DFFEAS(UC7L6, CLOCK_50, !VF2_r_sync_rst,  , RB7L1, A1L85,  ,  , !SB7_mem[0][41]);


--ZF1_q_a[7] is Bus_Arbiter:u1|external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[7]
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Registered
ZF1_q_a[7]_PORT_A_data_in = D1L24;
ZF1_q_a[7]_PORT_A_data_in_reg = DFFE(ZF1_q_a[7]_PORT_A_data_in, ZF1_q_a[7]_clock_0, , , );
ZF1_q_a[7]_PORT_A_address = BUS(D1L12, D1L1, D1L2, D1L3, D1L4, D1L5, D1L6, D1L7, D1L8, D1L9, D1L10);
ZF1_q_a[7]_PORT_A_address_reg = DFFE(ZF1_q_a[7]_PORT_A_address, ZF1_q_a[7]_clock_0, , , );
ZF1_q_a[7]_PORT_A_write_enable = XF1_ram_wren;
ZF1_q_a[7]_PORT_A_write_enable_reg = DFFE(ZF1_q_a[7]_PORT_A_write_enable, ZF1_q_a[7]_clock_0, , , );
ZF1_q_a[7]_PORT_A_read_enable = VCC;
ZF1_q_a[7]_PORT_A_read_enable_reg = DFFE(ZF1_q_a[7]_PORT_A_read_enable, ZF1_q_a[7]_clock_0, , , );
ZF1_q_a[7]_clock_0 = CLOCK_50;
ZF1_q_a[7]_PORT_A_data_out = MEMORY(ZF1_q_a[7]_PORT_A_data_in_reg, , ZF1_q_a[7]_PORT_A_address_reg, , ZF1_q_a[7]_PORT_A_write_enable_reg, ZF1_q_a[7]_PORT_A_read_enable_reg, , , , , ZF1_q_a[7]_clock_0, , , , , , , );
ZF1_q_a[7]_PORT_A_data_out_reg = DFFE(ZF1_q_a[7]_PORT_A_data_out, ZF1_q_a[7]_clock_0, , , );
ZF1_q_a[7] = ZF1_q_a[7]_PORT_A_data_out_reg[0];


--NB2_q_b[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB2_q_b[7]_PORT_A_data_in = DB1_wdata[7];
NB2_q_b[7]_PORT_A_data_in_reg = DFFE(NB2_q_b[7]_PORT_A_data_in, NB2_q_b[7]_clock_0, , , );
NB2_q_b[7]_PORT_A_address = BUS(PB4_counter_reg_bit[0], PB4_counter_reg_bit[1], PB4_counter_reg_bit[2], PB4_counter_reg_bit[3], PB4_counter_reg_bit[4], PB4_counter_reg_bit[5]);
NB2_q_b[7]_PORT_A_address_reg = DFFE(NB2_q_b[7]_PORT_A_address, NB2_q_b[7]_clock_0, , , );
NB2_q_b[7]_PORT_B_address = BUS(PB3_counter_reg_bit[0], PB3_counter_reg_bit[1], PB3_counter_reg_bit[2], PB3_counter_reg_bit[3], PB3_counter_reg_bit[4], PB3_counter_reg_bit[5]);
NB2_q_b[7]_PORT_B_address_reg = DFFE(NB2_q_b[7]_PORT_B_address, NB2_q_b[7]_clock_1, , , NB2_q_b[7]_clock_enable_1);
NB2_q_b[7]_PORT_A_write_enable = U1_wr_rfifo;
NB2_q_b[7]_PORT_A_write_enable_reg = DFFE(NB2_q_b[7]_PORT_A_write_enable, NB2_q_b[7]_clock_0, , , );
NB2_q_b[7]_PORT_B_read_enable = VCC;
NB2_q_b[7]_PORT_B_read_enable_reg = DFFE(NB2_q_b[7]_PORT_B_read_enable, NB2_q_b[7]_clock_1, , , NB2_q_b[7]_clock_enable_1);
NB2_q_b[7]_clock_0 = CLOCK_50;
NB2_q_b[7]_clock_1 = CLOCK_50;
NB2_q_b[7]_clock_enable_0 = U1_wr_rfifo;
NB2_q_b[7]_clock_enable_1 = U1L74;
NB2_q_b[7]_PORT_B_data_out = MEMORY(NB2_q_b[7]_PORT_A_data_in_reg, , NB2_q_b[7]_PORT_A_address_reg, NB2_q_b[7]_PORT_B_address_reg, NB2_q_b[7]_PORT_A_write_enable_reg, , , NB2_q_b[7]_PORT_B_read_enable_reg, , , NB2_q_b[7]_clock_0, NB2_q_b[7]_clock_1, NB2_q_b[7]_clock_enable_0, NB2_q_b[7]_clock_enable_1, , , , );
NB2_q_b[7] = NB2_q_b[7]_PORT_B_data_out[0];


--S1_avalon_readdata[15] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|avalon_readdata[15]
--register power-up is low

S1_avalon_readdata[15] = DFFEAS(ZF1_q_a[15], CLOCK_50,  ,  , S1L61,  ,  , S1L60,  );


--UB1_data_reg[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg[15]
--register power-up is low

UB1_data_reg[15] = DFFEAS(UB1L21, CLOCK_50, !VF1_r_sync_rst,  , RB2_rp_valid,  ,  , UB1L1,  );


--QD1_readdata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[22]
--register power-up is low

QD1_readdata[22] = DFFEAS(VD1L9, CLOCK_50,  ,  ,  , SE1_q_a[22],  ,  , !QD1_address[8]);


--MD1_d_writedata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[22]
--register power-up is low

MD1_d_writedata[22] = DFFEAS(TD2_q_b[6], CLOCK_50, !VF1_r_sync_rst,  ,  , TD2_q_b[22],  ,  , MD1L528);


--QD1_readdata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[23]
--register power-up is low

QD1_readdata[23] = DFFEAS(VD1L9, CLOCK_50,  ,  ,  , SE1_q_a[23],  ,  , !QD1_address[8]);


--MD1_d_writedata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[23]
--register power-up is low

MD1_d_writedata[23] = DFFEAS(TD2_q_b[7], CLOCK_50, !VF1_r_sync_rst,  ,  , TD2_q_b[23],  ,  , MD1L528);


--QD1_readdata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[24]
--register power-up is low

QD1_readdata[24] = DFFEAS(VD1L9, CLOCK_50,  ,  ,  , SE1_q_a[24],  ,  , !QD1_address[8]);


--QD1_readdata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[25]
--register power-up is low

QD1_readdata[25] = DFFEAS(VD1L9, CLOCK_50,  ,  ,  , SE1_q_a[25],  ,  , !QD1_address[8]);


--QD1_readdata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[26]
--register power-up is low

QD1_readdata[26] = DFFEAS(VD1L9, CLOCK_50,  ,  ,  , SE1_q_a[26],  ,  , !QD1_address[8]);


--S1_avalon_readdata[3] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|avalon_readdata[3]
--register power-up is low

S1_avalon_readdata[3] = DFFEAS(ZF1_q_a[3], CLOCK_50,  ,  , S1L61,  ,  , S1L60,  );


--UB1_data_reg[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg[3]
--register power-up is low

UB1_data_reg[3] = DFFEAS(UB1L22, CLOCK_50, !VF1_r_sync_rst,  , RB2_rp_valid,  ,  , UB1L1,  );


--VB1_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]
--register power-up is low

VB1_av_readdata_pre[3] = DFFEAS(A1L85, CLOCK_50, !VF1_r_sync_rst,  ,  , NB2_q_b[3],  ,  , U1_read_0);


--TF1_q_a[27] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[27]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
TF1_q_a[27]_PORT_A_data_in = BC3L50;
TF1_q_a[27]_PORT_A_data_in_reg = DFFE(TF1_q_a[27]_PORT_A_data_in, TF1_q_a[27]_clock_0, , , TF1_q_a[27]_clock_enable_0);
TF1_q_a[27]_PORT_A_address = BUS(BC3_src_data[38], BC3_src_data[39], BC3_src_data[40], BC3_src_data[41], BC3_src_data[42], BC3_src_data[43], BC3_src_data[44], BC3_src_data[45], BC3_src_data[46], BC3_src_data[47], BC3_src_data[48], BC3_src_data[49]);
TF1_q_a[27]_PORT_A_address_reg = DFFE(TF1_q_a[27]_PORT_A_address, TF1_q_a[27]_clock_0, , , TF1_q_a[27]_clock_enable_0);
TF1_q_a[27]_PORT_A_write_enable = !Y1L1;
TF1_q_a[27]_PORT_A_write_enable_reg = DFFE(TF1_q_a[27]_PORT_A_write_enable, TF1_q_a[27]_clock_0, , , TF1_q_a[27]_clock_enable_0);
TF1_q_a[27]_PORT_A_read_enable = Y1L1;
TF1_q_a[27]_PORT_A_read_enable_reg = DFFE(TF1_q_a[27]_PORT_A_read_enable, TF1_q_a[27]_clock_0, , , TF1_q_a[27]_clock_enable_0);
TF1_q_a[27]_PORT_A_byte_mask = BC3_src_data[35];
TF1_q_a[27]_PORT_A_byte_mask_reg = DFFE(TF1_q_a[27]_PORT_A_byte_mask, TF1_q_a[27]_clock_0, , , TF1_q_a[27]_clock_enable_0);
TF1_q_a[27]_clock_0 = CLOCK_50;
TF1_q_a[27]_clock_enable_0 = !VF1_r_early_rst;
TF1_q_a[27]_PORT_A_data_out = MEMORY(TF1_q_a[27]_PORT_A_data_in_reg, , TF1_q_a[27]_PORT_A_address_reg, , TF1_q_a[27]_PORT_A_write_enable_reg, TF1_q_a[27]_PORT_A_read_enable_reg, , , TF1_q_a[27]_PORT_A_byte_mask_reg, , TF1_q_a[27]_clock_0, , TF1_q_a[27]_clock_enable_0, , , , , );
TF1_q_a[27] = TF1_q_a[27]_PORT_A_data_out[0];


--TF1_q_a[28] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[28]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
TF1_q_a[28]_PORT_A_data_in = BC3L51;
TF1_q_a[28]_PORT_A_data_in_reg = DFFE(TF1_q_a[28]_PORT_A_data_in, TF1_q_a[28]_clock_0, , , TF1_q_a[28]_clock_enable_0);
TF1_q_a[28]_PORT_A_address = BUS(BC3_src_data[38], BC3_src_data[39], BC3_src_data[40], BC3_src_data[41], BC3_src_data[42], BC3_src_data[43], BC3_src_data[44], BC3_src_data[45], BC3_src_data[46], BC3_src_data[47], BC3_src_data[48], BC3_src_data[49]);
TF1_q_a[28]_PORT_A_address_reg = DFFE(TF1_q_a[28]_PORT_A_address, TF1_q_a[28]_clock_0, , , TF1_q_a[28]_clock_enable_0);
TF1_q_a[28]_PORT_A_write_enable = !Y1L1;
TF1_q_a[28]_PORT_A_write_enable_reg = DFFE(TF1_q_a[28]_PORT_A_write_enable, TF1_q_a[28]_clock_0, , , TF1_q_a[28]_clock_enable_0);
TF1_q_a[28]_PORT_A_read_enable = Y1L1;
TF1_q_a[28]_PORT_A_read_enable_reg = DFFE(TF1_q_a[28]_PORT_A_read_enable, TF1_q_a[28]_clock_0, , , TF1_q_a[28]_clock_enable_0);
TF1_q_a[28]_PORT_A_byte_mask = BC3_src_data[35];
TF1_q_a[28]_PORT_A_byte_mask_reg = DFFE(TF1_q_a[28]_PORT_A_byte_mask, TF1_q_a[28]_clock_0, , , TF1_q_a[28]_clock_enable_0);
TF1_q_a[28]_clock_0 = CLOCK_50;
TF1_q_a[28]_clock_enable_0 = !VF1_r_early_rst;
TF1_q_a[28]_PORT_A_data_out = MEMORY(TF1_q_a[28]_PORT_A_data_in_reg, , TF1_q_a[28]_PORT_A_address_reg, , TF1_q_a[28]_PORT_A_write_enable_reg, TF1_q_a[28]_PORT_A_read_enable_reg, , , TF1_q_a[28]_PORT_A_byte_mask_reg, , TF1_q_a[28]_clock_0, , TF1_q_a[28]_clock_enable_0, , , , , );
TF1_q_a[28] = TF1_q_a[28]_PORT_A_data_out[0];


--TF1_q_a[29] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[29]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
TF1_q_a[29]_PORT_A_data_in = BC3L52;
TF1_q_a[29]_PORT_A_data_in_reg = DFFE(TF1_q_a[29]_PORT_A_data_in, TF1_q_a[29]_clock_0, , , TF1_q_a[29]_clock_enable_0);
TF1_q_a[29]_PORT_A_address = BUS(BC3_src_data[38], BC3_src_data[39], BC3_src_data[40], BC3_src_data[41], BC3_src_data[42], BC3_src_data[43], BC3_src_data[44], BC3_src_data[45], BC3_src_data[46], BC3_src_data[47], BC3_src_data[48], BC3_src_data[49]);
TF1_q_a[29]_PORT_A_address_reg = DFFE(TF1_q_a[29]_PORT_A_address, TF1_q_a[29]_clock_0, , , TF1_q_a[29]_clock_enable_0);
TF1_q_a[29]_PORT_A_write_enable = !Y1L1;
TF1_q_a[29]_PORT_A_write_enable_reg = DFFE(TF1_q_a[29]_PORT_A_write_enable, TF1_q_a[29]_clock_0, , , TF1_q_a[29]_clock_enable_0);
TF1_q_a[29]_PORT_A_read_enable = Y1L1;
TF1_q_a[29]_PORT_A_read_enable_reg = DFFE(TF1_q_a[29]_PORT_A_read_enable, TF1_q_a[29]_clock_0, , , TF1_q_a[29]_clock_enable_0);
TF1_q_a[29]_PORT_A_byte_mask = BC3_src_data[35];
TF1_q_a[29]_PORT_A_byte_mask_reg = DFFE(TF1_q_a[29]_PORT_A_byte_mask, TF1_q_a[29]_clock_0, , , TF1_q_a[29]_clock_enable_0);
TF1_q_a[29]_clock_0 = CLOCK_50;
TF1_q_a[29]_clock_enable_0 = !VF1_r_early_rst;
TF1_q_a[29]_PORT_A_data_out = MEMORY(TF1_q_a[29]_PORT_A_data_in_reg, , TF1_q_a[29]_PORT_A_address_reg, , TF1_q_a[29]_PORT_A_write_enable_reg, TF1_q_a[29]_PORT_A_read_enable_reg, , , TF1_q_a[29]_PORT_A_byte_mask_reg, , TF1_q_a[29]_clock_0, , TF1_q_a[29]_clock_enable_0, , , , , );
TF1_q_a[29] = TF1_q_a[29]_PORT_A_data_out[0];


--TF1_q_a[30] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[30]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
TF1_q_a[30]_PORT_A_data_in = BC3L53;
TF1_q_a[30]_PORT_A_data_in_reg = DFFE(TF1_q_a[30]_PORT_A_data_in, TF1_q_a[30]_clock_0, , , TF1_q_a[30]_clock_enable_0);
TF1_q_a[30]_PORT_A_address = BUS(BC3_src_data[38], BC3_src_data[39], BC3_src_data[40], BC3_src_data[41], BC3_src_data[42], BC3_src_data[43], BC3_src_data[44], BC3_src_data[45], BC3_src_data[46], BC3_src_data[47], BC3_src_data[48], BC3_src_data[49]);
TF1_q_a[30]_PORT_A_address_reg = DFFE(TF1_q_a[30]_PORT_A_address, TF1_q_a[30]_clock_0, , , TF1_q_a[30]_clock_enable_0);
TF1_q_a[30]_PORT_A_write_enable = !Y1L1;
TF1_q_a[30]_PORT_A_write_enable_reg = DFFE(TF1_q_a[30]_PORT_A_write_enable, TF1_q_a[30]_clock_0, , , TF1_q_a[30]_clock_enable_0);
TF1_q_a[30]_PORT_A_read_enable = Y1L1;
TF1_q_a[30]_PORT_A_read_enable_reg = DFFE(TF1_q_a[30]_PORT_A_read_enable, TF1_q_a[30]_clock_0, , , TF1_q_a[30]_clock_enable_0);
TF1_q_a[30]_PORT_A_byte_mask = BC3_src_data[35];
TF1_q_a[30]_PORT_A_byte_mask_reg = DFFE(TF1_q_a[30]_PORT_A_byte_mask, TF1_q_a[30]_clock_0, , , TF1_q_a[30]_clock_enable_0);
TF1_q_a[30]_clock_0 = CLOCK_50;
TF1_q_a[30]_clock_enable_0 = !VF1_r_early_rst;
TF1_q_a[30]_PORT_A_data_out = MEMORY(TF1_q_a[30]_PORT_A_data_in_reg, , TF1_q_a[30]_PORT_A_address_reg, , TF1_q_a[30]_PORT_A_write_enable_reg, TF1_q_a[30]_PORT_A_read_enable_reg, , , TF1_q_a[30]_PORT_A_byte_mask_reg, , TF1_q_a[30]_clock_0, , TF1_q_a[30]_clock_enable_0, , , , , );
TF1_q_a[30] = TF1_q_a[30]_PORT_A_data_out[0];


--TF1_q_a[31] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[31]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
TF1_q_a[31]_PORT_A_data_in = BC3L54;
TF1_q_a[31]_PORT_A_data_in_reg = DFFE(TF1_q_a[31]_PORT_A_data_in, TF1_q_a[31]_clock_0, , , TF1_q_a[31]_clock_enable_0);
TF1_q_a[31]_PORT_A_address = BUS(BC3_src_data[38], BC3_src_data[39], BC3_src_data[40], BC3_src_data[41], BC3_src_data[42], BC3_src_data[43], BC3_src_data[44], BC3_src_data[45], BC3_src_data[46], BC3_src_data[47], BC3_src_data[48], BC3_src_data[49]);
TF1_q_a[31]_PORT_A_address_reg = DFFE(TF1_q_a[31]_PORT_A_address, TF1_q_a[31]_clock_0, , , TF1_q_a[31]_clock_enable_0);
TF1_q_a[31]_PORT_A_write_enable = !Y1L1;
TF1_q_a[31]_PORT_A_write_enable_reg = DFFE(TF1_q_a[31]_PORT_A_write_enable, TF1_q_a[31]_clock_0, , , TF1_q_a[31]_clock_enable_0);
TF1_q_a[31]_PORT_A_read_enable = Y1L1;
TF1_q_a[31]_PORT_A_read_enable_reg = DFFE(TF1_q_a[31]_PORT_A_read_enable, TF1_q_a[31]_clock_0, , , TF1_q_a[31]_clock_enable_0);
TF1_q_a[31]_PORT_A_byte_mask = BC3_src_data[35];
TF1_q_a[31]_PORT_A_byte_mask_reg = DFFE(TF1_q_a[31]_PORT_A_byte_mask, TF1_q_a[31]_clock_0, , , TF1_q_a[31]_clock_enable_0);
TF1_q_a[31]_clock_0 = CLOCK_50;
TF1_q_a[31]_clock_enable_0 = !VF1_r_early_rst;
TF1_q_a[31]_PORT_A_data_out = MEMORY(TF1_q_a[31]_PORT_A_data_in_reg, , TF1_q_a[31]_PORT_A_address_reg, , TF1_q_a[31]_PORT_A_write_enable_reg, TF1_q_a[31]_PORT_A_read_enable_reg, , , TF1_q_a[31]_PORT_A_byte_mask_reg, , TF1_q_a[31]_clock_0, , TF1_q_a[31]_clock_enable_0, , , , , );
TF1_q_a[31] = TF1_q_a[31]_PORT_A_data_out[0];


--S1_avalon_readdata[4] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|avalon_readdata[4]
--register power-up is low

S1_avalon_readdata[4] = DFFEAS(ZF1_q_a[4], CLOCK_50,  ,  , S1L61,  ,  , S1L60,  );


--UB1_data_reg[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg[4]
--register power-up is low

UB1_data_reg[4] = DFFEAS(UB1L23, CLOCK_50, !VF1_r_sync_rst,  , RB2_rp_valid,  ,  , UB1L1,  );


--VB1_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]
--register power-up is low

VB1_av_readdata_pre[4] = DFFEAS(A1L85, CLOCK_50, !VF1_r_sync_rst,  ,  , NB2_q_b[4],  ,  , U1_read_0);


--S1_avalon_readdata[5] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|avalon_readdata[5]
--register power-up is low

S1_avalon_readdata[5] = DFFEAS(ZF1_q_a[5], CLOCK_50,  ,  , S1L61,  ,  , S1L60,  );


--UB1_data_reg[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg[5]
--register power-up is low

UB1_data_reg[5] = DFFEAS(UB1L24, CLOCK_50, !VF1_r_sync_rst,  , RB2_rp_valid,  ,  , UB1L1,  );


--VB1_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]
--register power-up is low

VB1_av_readdata_pre[5] = DFFEAS(A1L85, CLOCK_50, !VF1_r_sync_rst,  ,  , NB2_q_b[5],  ,  , U1_read_0);


--S1_avalon_readdata[8] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|avalon_readdata[8]
--register power-up is low

S1_avalon_readdata[8] = DFFEAS(ZF1_q_a[8], CLOCK_50,  ,  , S1L61,  ,  , S1L60,  );


--UB1_data_reg[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg[8]
--register power-up is low

UB1_data_reg[8] = DFFEAS(UB1L25, CLOCK_50, !VF1_r_sync_rst,  , RB2_rp_valid,  ,  , UB1L1,  );


--S1_avalon_readdata[9] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|avalon_readdata[9]
--register power-up is low

S1_avalon_readdata[9] = DFFEAS(ZF1_q_a[9], CLOCK_50,  ,  , S1L61,  ,  , S1L60,  );


--UB1_data_reg[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg[9]
--register power-up is low

UB1_data_reg[9] = DFFEAS(UB1L26, CLOCK_50, !VF1_r_sync_rst,  , RB2_rp_valid,  ,  , UB1L1,  );


--S1_avalon_readdata[10] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|avalon_readdata[10]
--register power-up is low

S1_avalon_readdata[10] = DFFEAS(ZF1_q_a[10], CLOCK_50,  ,  , S1L61,  ,  , S1L60,  );


--UB1_data_reg[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg[10]
--register power-up is low

UB1_data_reg[10] = DFFEAS(UB1L27, CLOCK_50, !VF1_r_sync_rst,  , RB2_rp_valid,  ,  , UB1L1,  );


--QD1_readdata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[17]
--register power-up is low

QD1_readdata[17] = DFFEAS(VD1L9, CLOCK_50,  ,  ,  , SE1_q_a[17],  ,  , !QD1_address[8]);


--MD1_d_writedata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[17]
--register power-up is low

MD1_d_writedata[17] = DFFEAS(TD2_q_b[1], CLOCK_50, !VF1_r_sync_rst,  ,  , TD2_q_b[17],  ,  , MD1L528);


--S1_avalon_readdata[13] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|avalon_readdata[13]
--register power-up is low

S1_avalon_readdata[13] = DFFEAS(ZF1_q_a[13], CLOCK_50,  ,  , S1L61,  ,  , S1L60,  );


--UB1_data_reg[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg[13]
--register power-up is low

UB1_data_reg[13] = DFFEAS(UB1L28, CLOCK_50, !VF1_r_sync_rst,  , RB2_rp_valid,  ,  , UB1L1,  );


--QD1_readdata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[19]
--register power-up is low

QD1_readdata[19] = DFFEAS(VD1L9, CLOCK_50,  ,  ,  , SE1_q_a[19],  ,  , !QD1_address[8]);


--MD1_d_writedata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[19]
--register power-up is low

MD1_d_writedata[19] = DFFEAS(TD2_q_b[3], CLOCK_50, !VF1_r_sync_rst,  ,  , TD2_q_b[19],  ,  , MD1L528);


--S1_avalon_readdata[6] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|avalon_readdata[6]
--register power-up is low

S1_avalon_readdata[6] = DFFEAS(ZF1_q_a[6], CLOCK_50,  ,  , S1L61,  ,  , S1L60,  );


--UB1_data_reg[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg[6]
--register power-up is low

UB1_data_reg[6] = DFFEAS(UB1L29, CLOCK_50, !VF1_r_sync_rst,  , RB2_rp_valid,  ,  , UB1L1,  );


--VB1_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]
--register power-up is low

VB1_av_readdata_pre[6] = DFFEAS(A1L85, CLOCK_50, !VF1_r_sync_rst,  ,  , NB2_q_b[6],  ,  , U1_read_0);


--QD1_readdata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[18]
--register power-up is low

QD1_readdata[18] = DFFEAS(VD1L9, CLOCK_50,  ,  ,  , SE1_q_a[18],  ,  , !QD1_address[8]);


--MD1_d_writedata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[18]
--register power-up is low

MD1_d_writedata[18] = DFFEAS(TD2_q_b[2], CLOCK_50, !VF1_r_sync_rst,  ,  , TD2_q_b[18],  ,  , MD1L528);


--S1_avalon_readdata[12] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|avalon_readdata[12]
--register power-up is low

S1_avalon_readdata[12] = DFFEAS(ZF1_q_a[12], CLOCK_50,  ,  , S1L61,  ,  , S1L60,  );


--UB1_data_reg[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg[12]
--register power-up is low

UB1_data_reg[12] = DFFEAS(UB1L30, CLOCK_50, !VF1_r_sync_rst,  , RB2_rp_valid,  ,  , UB1L1,  );


--S1_avalon_readdata[11] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|avalon_readdata[11]
--register power-up is low

S1_avalon_readdata[11] = DFFEAS(ZF1_q_a[11], CLOCK_50,  ,  , S1L61,  ,  , S1L60,  );


--UB1_data_reg[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg[11]
--register power-up is low

UB1_data_reg[11] = DFFEAS(UB1L31, CLOCK_50, !VF1_r_sync_rst,  , RB2_rp_valid,  ,  , UB1L1,  );


--S1_avalon_readdata[14] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|avalon_readdata[14]
--register power-up is low

S1_avalon_readdata[14] = DFFEAS(ZF1_q_a[14], CLOCK_50,  ,  , S1L61,  ,  , S1L60,  );


--UB1_data_reg[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg[14]
--register power-up is low

UB1_data_reg[14] = DFFEAS(UB1L32, CLOCK_50, !VF1_r_sync_rst,  , RB2_rp_valid,  ,  , UB1L1,  );


--QD1_readdata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[20]
--register power-up is low

QD1_readdata[20] = DFFEAS(VD1L9, CLOCK_50,  ,  ,  , SE1_q_a[20],  ,  , !QD1_address[8]);


--MD1_d_writedata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[20]
--register power-up is low

MD1_d_writedata[20] = DFFEAS(TD2_q_b[4], CLOCK_50, !VF1_r_sync_rst,  ,  , TD2_q_b[20],  ,  , MD1L528);


--MD1_E_shift_rot_result[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[18]
--register power-up is low

MD1_E_shift_rot_result[18] = DFFEAS(MD1L446, CLOCK_50, !VF1_r_sync_rst,  ,  , MD1_E_src1[18],  ,  , MD1_E_new_inst);


--QD1_readdata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[21]
--register power-up is low

QD1_readdata[21] = DFFEAS(VD1L9, CLOCK_50,  ,  ,  , SE1_q_a[21],  ,  , !QD1_address[8]);


--MD1_d_writedata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[21]
--register power-up is low

MD1_d_writedata[21] = DFFEAS(TD2_q_b[5], CLOCK_50, !VF1_r_sync_rst,  ,  , TD2_q_b[21],  ,  , MD1L528);


--MD1_E_shift_rot_result[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31]
--register power-up is low

MD1_E_shift_rot_result[31] = DFFEAS(MD1L459, CLOCK_50, !VF1_r_sync_rst,  ,  , MD1_E_src1[31],  ,  , MD1_E_new_inst);


--S1_avalon_readdata[2] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|avalon_readdata[2]
--register power-up is low

S1_avalon_readdata[2] = DFFEAS(ZF1_q_a[2], CLOCK_50,  ,  , S1L61,  ,  , S1L60,  );


--UB1_data_reg[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg[2]
--register power-up is low

UB1_data_reg[2] = DFFEAS(UB1L33, CLOCK_50, !VF1_r_sync_rst,  , RB2_rp_valid,  ,  , UB1L1,  );


--VB1_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]
--register power-up is low

VB1_av_readdata_pre[2] = DFFEAS(A1L85, CLOCK_50, !VF1_r_sync_rst,  ,  , NB2_q_b[2],  ,  , U1_read_0);


--NB1_q_b[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB1_q_b[4]_PORT_A_data_in = MD1_d_writedata[4];
NB1_q_b[4]_PORT_A_data_in_reg = DFFE(NB1_q_b[4]_PORT_A_data_in, NB1_q_b[4]_clock_0, , , );
NB1_q_b[4]_PORT_A_address = BUS(PB2_counter_reg_bit[0], PB2_counter_reg_bit[1], PB2_counter_reg_bit[2], PB2_counter_reg_bit[3], PB2_counter_reg_bit[4], PB2_counter_reg_bit[5]);
NB1_q_b[4]_PORT_A_address_reg = DFFE(NB1_q_b[4]_PORT_A_address, NB1_q_b[4]_clock_0, , , );
NB1_q_b[4]_PORT_B_address = BUS(PB1_counter_reg_bit[0], PB1_counter_reg_bit[1], PB1_counter_reg_bit[2], PB1_counter_reg_bit[3], PB1_counter_reg_bit[4], PB1_counter_reg_bit[5]);
NB1_q_b[4]_PORT_B_address_reg = DFFE(NB1_q_b[4]_PORT_B_address, NB1_q_b[4]_clock_1, , , NB1_q_b[4]_clock_enable_1);
NB1_q_b[4]_PORT_A_write_enable = U1_fifo_wr;
NB1_q_b[4]_PORT_A_write_enable_reg = DFFE(NB1_q_b[4]_PORT_A_write_enable, NB1_q_b[4]_clock_0, , , );
NB1_q_b[4]_PORT_B_read_enable = VCC;
NB1_q_b[4]_PORT_B_read_enable_reg = DFFE(NB1_q_b[4]_PORT_B_read_enable, NB1_q_b[4]_clock_1, , , NB1_q_b[4]_clock_enable_1);
NB1_q_b[4]_clock_0 = CLOCK_50;
NB1_q_b[4]_clock_1 = CLOCK_50;
NB1_q_b[4]_clock_enable_0 = U1_fifo_wr;
NB1_q_b[4]_clock_enable_1 = U1L84;
NB1_q_b[4]_PORT_B_data_out = MEMORY(NB1_q_b[4]_PORT_A_data_in_reg, , NB1_q_b[4]_PORT_A_address_reg, NB1_q_b[4]_PORT_B_address_reg, NB1_q_b[4]_PORT_A_write_enable_reg, , , NB1_q_b[4]_PORT_B_read_enable_reg, , , NB1_q_b[4]_clock_0, NB1_q_b[4]_clock_1, NB1_q_b[4]_clock_enable_0, NB1_q_b[4]_clock_enable_1, , , , );
NB1_q_b[4] = NB1_q_b[4]_PORT_B_data_out[0];


--DB1_td_shift[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]
--register power-up is low

DB1_td_shift[8] = AMPP_FUNCTION(A1L10, DB1L79, !A1L2, !A1L8, DB1L57);


--DB1_count[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2]
--register power-up is low

DB1_count[2] = AMPP_FUNCTION(A1L10, DB1_count[1], !A1L2, !A1L8, DB1L57);


--NB4_q_b[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB4_q_b[7]_PORT_A_data_in = DB2_wdata[7];
NB4_q_b[7]_PORT_A_data_in_reg = DFFE(NB4_q_b[7]_PORT_A_data_in, NB4_q_b[7]_clock_0, , , );
NB4_q_b[7]_PORT_A_address = BUS(PB8_counter_reg_bit[0], PB8_counter_reg_bit[1], PB8_counter_reg_bit[2], PB8_counter_reg_bit[3], PB8_counter_reg_bit[4], PB8_counter_reg_bit[5]);
NB4_q_b[7]_PORT_A_address_reg = DFFE(NB4_q_b[7]_PORT_A_address, NB4_q_b[7]_clock_0, , , );
NB4_q_b[7]_PORT_B_address = BUS(PB7_counter_reg_bit[0], PB7_counter_reg_bit[1], PB7_counter_reg_bit[2], PB7_counter_reg_bit[3], PB7_counter_reg_bit[4], PB7_counter_reg_bit[5]);
NB4_q_b[7]_PORT_B_address_reg = DFFE(NB4_q_b[7]_PORT_B_address, NB4_q_b[7]_clock_1, , , NB4_q_b[7]_clock_enable_1);
NB4_q_b[7]_PORT_A_write_enable = U2_wr_rfifo;
NB4_q_b[7]_PORT_A_write_enable_reg = DFFE(NB4_q_b[7]_PORT_A_write_enable, NB4_q_b[7]_clock_0, , , );
NB4_q_b[7]_PORT_B_read_enable = VCC;
NB4_q_b[7]_PORT_B_read_enable_reg = DFFE(NB4_q_b[7]_PORT_B_read_enable, NB4_q_b[7]_clock_1, , , NB4_q_b[7]_clock_enable_1);
NB4_q_b[7]_clock_0 = CLOCK_50;
NB4_q_b[7]_clock_1 = CLOCK_50;
NB4_q_b[7]_clock_enable_0 = U2_wr_rfifo;
NB4_q_b[7]_clock_enable_1 = U2L72;
NB4_q_b[7]_PORT_B_data_out = MEMORY(NB4_q_b[7]_PORT_A_data_in_reg, , NB4_q_b[7]_PORT_A_address_reg, NB4_q_b[7]_PORT_B_address_reg, NB4_q_b[7]_PORT_A_write_enable_reg, , , NB4_q_b[7]_PORT_B_read_enable_reg, , , NB4_q_b[7]_clock_0, NB4_q_b[7]_clock_1, NB4_q_b[7]_clock_enable_0, NB4_q_b[7]_clock_enable_1, , , , );
NB4_q_b[7] = NB4_q_b[7]_PORT_B_data_out[0];


--S2_avalon_readdata[15] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|avalon_readdata[15]
--register power-up is low

S2_avalon_readdata[15] = DFFEAS(ZF1_q_a[15], CLOCK_50,  ,  , S2L53,  ,  , S2L52,  );


--UB2_data_reg[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg[15]
--register power-up is low

UB2_data_reg[15] = DFFEAS(UB2L22, CLOCK_50, !VF2_r_sync_rst,  , RB7_rp_valid,  ,  , UB2L2,  );


--WE1_readdata[22] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[22]
--register power-up is low

WE1_readdata[22] = DFFEAS(ZE1L9, CLOCK_50,  ,  ,  , SE2_q_a[22],  ,  , !WE1_address[8]);


--TE1_d_writedata[22] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[22]
--register power-up is low

TE1_d_writedata[22] = DFFEAS(TD4_q_b[6], CLOCK_50, !VF2_r_sync_rst,  ,  , TD4_q_b[22],  ,  , TE1L528);


--WE1_readdata[23] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[23]
--register power-up is low

WE1_readdata[23] = DFFEAS(ZE1L9, CLOCK_50,  ,  ,  , SE2_q_a[23],  ,  , !WE1_address[8]);


--TE1_d_writedata[23] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[23]
--register power-up is low

TE1_d_writedata[23] = DFFEAS(TD4_q_b[7], CLOCK_50, !VF2_r_sync_rst,  ,  , TD4_q_b[23],  ,  , TE1L528);


--WE1_readdata[24] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[24]
--register power-up is low

WE1_readdata[24] = DFFEAS(ZE1L9, CLOCK_50,  ,  ,  , SE2_q_a[24],  ,  , !WE1_address[8]);


--WE1_readdata[25] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[25]
--register power-up is low

WE1_readdata[25] = DFFEAS(ZE1L9, CLOCK_50,  ,  ,  , SE2_q_a[25],  ,  , !WE1_address[8]);


--WE1_readdata[26] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[26]
--register power-up is low

WE1_readdata[26] = DFFEAS(ZE1L9, CLOCK_50,  ,  ,  , SE2_q_a[26],  ,  , !WE1_address[8]);


--TE1_E_shift_rot_result[31] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[31]
--register power-up is low

TE1_E_shift_rot_result[31] = DFFEAS(TE1L459, CLOCK_50, !VF2_r_sync_rst,  ,  , TE1_E_src1[31],  ,  , TE1_E_new_inst);


--S2_avalon_readdata[2] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|avalon_readdata[2]
--register power-up is low

S2_avalon_readdata[2] = DFFEAS(ZF1_q_a[2], CLOCK_50,  ,  , S2L53,  ,  , S2L52,  );


--UB2_data_reg[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg[2]
--register power-up is low

UB2_data_reg[2] = DFFEAS(UB2L23, CLOCK_50, !VF2_r_sync_rst,  , RB7_rp_valid,  ,  , UB2L2,  );


--VB6_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[2]
--register power-up is low

VB6_av_readdata_pre[2] = DFFEAS(A1L85, CLOCK_50, !VF2_r_sync_rst,  ,  , NB4_q_b[2],  ,  , U2_read_0);


--UF1_q_a[27] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[27]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UF1_q_a[27]_PORT_A_data_in = BC5L51;
UF1_q_a[27]_PORT_A_data_in_reg = DFFE(UF1_q_a[27]_PORT_A_data_in, UF1_q_a[27]_clock_0, , , UF1_q_a[27]_clock_enable_0);
UF1_q_a[27]_PORT_A_address = BUS(BC5_src_data[38], BC5_src_data[39], BC5_src_data[40], BC5_src_data[41], BC5_src_data[42], BC5_src_data[43], BC5_src_data[44], BC5_src_data[45], BC5_src_data[46], BC5_src_data[47], BC5_src_data[48], BC5_src_data[49]);
UF1_q_a[27]_PORT_A_address_reg = DFFE(UF1_q_a[27]_PORT_A_address, UF1_q_a[27]_clock_0, , , UF1_q_a[27]_clock_enable_0);
UF1_q_a[27]_PORT_A_write_enable = !Z1L1;
UF1_q_a[27]_PORT_A_write_enable_reg = DFFE(UF1_q_a[27]_PORT_A_write_enable, UF1_q_a[27]_clock_0, , , UF1_q_a[27]_clock_enable_0);
UF1_q_a[27]_PORT_A_read_enable = Z1L1;
UF1_q_a[27]_PORT_A_read_enable_reg = DFFE(UF1_q_a[27]_PORT_A_read_enable, UF1_q_a[27]_clock_0, , , UF1_q_a[27]_clock_enable_0);
UF1_q_a[27]_PORT_A_byte_mask = BC5_src_data[35];
UF1_q_a[27]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[27]_PORT_A_byte_mask, UF1_q_a[27]_clock_0, , , UF1_q_a[27]_clock_enable_0);
UF1_q_a[27]_clock_0 = CLOCK_50;
UF1_q_a[27]_clock_enable_0 = !VF2_r_early_rst;
UF1_q_a[27]_PORT_A_data_out = MEMORY(UF1_q_a[27]_PORT_A_data_in_reg, , UF1_q_a[27]_PORT_A_address_reg, , UF1_q_a[27]_PORT_A_write_enable_reg, UF1_q_a[27]_PORT_A_read_enable_reg, , , UF1_q_a[27]_PORT_A_byte_mask_reg, , UF1_q_a[27]_clock_0, , UF1_q_a[27]_clock_enable_0, , , , , );
UF1_q_a[27] = UF1_q_a[27]_PORT_A_data_out[0];


--UF1_q_a[28] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[28]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UF1_q_a[28]_PORT_A_data_in = BC5L52;
UF1_q_a[28]_PORT_A_data_in_reg = DFFE(UF1_q_a[28]_PORT_A_data_in, UF1_q_a[28]_clock_0, , , UF1_q_a[28]_clock_enable_0);
UF1_q_a[28]_PORT_A_address = BUS(BC5_src_data[38], BC5_src_data[39], BC5_src_data[40], BC5_src_data[41], BC5_src_data[42], BC5_src_data[43], BC5_src_data[44], BC5_src_data[45], BC5_src_data[46], BC5_src_data[47], BC5_src_data[48], BC5_src_data[49]);
UF1_q_a[28]_PORT_A_address_reg = DFFE(UF1_q_a[28]_PORT_A_address, UF1_q_a[28]_clock_0, , , UF1_q_a[28]_clock_enable_0);
UF1_q_a[28]_PORT_A_write_enable = !Z1L1;
UF1_q_a[28]_PORT_A_write_enable_reg = DFFE(UF1_q_a[28]_PORT_A_write_enable, UF1_q_a[28]_clock_0, , , UF1_q_a[28]_clock_enable_0);
UF1_q_a[28]_PORT_A_read_enable = Z1L1;
UF1_q_a[28]_PORT_A_read_enable_reg = DFFE(UF1_q_a[28]_PORT_A_read_enable, UF1_q_a[28]_clock_0, , , UF1_q_a[28]_clock_enable_0);
UF1_q_a[28]_PORT_A_byte_mask = BC5_src_data[35];
UF1_q_a[28]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[28]_PORT_A_byte_mask, UF1_q_a[28]_clock_0, , , UF1_q_a[28]_clock_enable_0);
UF1_q_a[28]_clock_0 = CLOCK_50;
UF1_q_a[28]_clock_enable_0 = !VF2_r_early_rst;
UF1_q_a[28]_PORT_A_data_out = MEMORY(UF1_q_a[28]_PORT_A_data_in_reg, , UF1_q_a[28]_PORT_A_address_reg, , UF1_q_a[28]_PORT_A_write_enable_reg, UF1_q_a[28]_PORT_A_read_enable_reg, , , UF1_q_a[28]_PORT_A_byte_mask_reg, , UF1_q_a[28]_clock_0, , UF1_q_a[28]_clock_enable_0, , , , , );
UF1_q_a[28] = UF1_q_a[28]_PORT_A_data_out[0];


--UF1_q_a[29] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[29]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UF1_q_a[29]_PORT_A_data_in = BC5L53;
UF1_q_a[29]_PORT_A_data_in_reg = DFFE(UF1_q_a[29]_PORT_A_data_in, UF1_q_a[29]_clock_0, , , UF1_q_a[29]_clock_enable_0);
UF1_q_a[29]_PORT_A_address = BUS(BC5_src_data[38], BC5_src_data[39], BC5_src_data[40], BC5_src_data[41], BC5_src_data[42], BC5_src_data[43], BC5_src_data[44], BC5_src_data[45], BC5_src_data[46], BC5_src_data[47], BC5_src_data[48], BC5_src_data[49]);
UF1_q_a[29]_PORT_A_address_reg = DFFE(UF1_q_a[29]_PORT_A_address, UF1_q_a[29]_clock_0, , , UF1_q_a[29]_clock_enable_0);
UF1_q_a[29]_PORT_A_write_enable = !Z1L1;
UF1_q_a[29]_PORT_A_write_enable_reg = DFFE(UF1_q_a[29]_PORT_A_write_enable, UF1_q_a[29]_clock_0, , , UF1_q_a[29]_clock_enable_0);
UF1_q_a[29]_PORT_A_read_enable = Z1L1;
UF1_q_a[29]_PORT_A_read_enable_reg = DFFE(UF1_q_a[29]_PORT_A_read_enable, UF1_q_a[29]_clock_0, , , UF1_q_a[29]_clock_enable_0);
UF1_q_a[29]_PORT_A_byte_mask = BC5_src_data[35];
UF1_q_a[29]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[29]_PORT_A_byte_mask, UF1_q_a[29]_clock_0, , , UF1_q_a[29]_clock_enable_0);
UF1_q_a[29]_clock_0 = CLOCK_50;
UF1_q_a[29]_clock_enable_0 = !VF2_r_early_rst;
UF1_q_a[29]_PORT_A_data_out = MEMORY(UF1_q_a[29]_PORT_A_data_in_reg, , UF1_q_a[29]_PORT_A_address_reg, , UF1_q_a[29]_PORT_A_write_enable_reg, UF1_q_a[29]_PORT_A_read_enable_reg, , , UF1_q_a[29]_PORT_A_byte_mask_reg, , UF1_q_a[29]_clock_0, , UF1_q_a[29]_clock_enable_0, , , , , );
UF1_q_a[29] = UF1_q_a[29]_PORT_A_data_out[0];


--UF1_q_a[30] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[30]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UF1_q_a[30]_PORT_A_data_in = BC5L54;
UF1_q_a[30]_PORT_A_data_in_reg = DFFE(UF1_q_a[30]_PORT_A_data_in, UF1_q_a[30]_clock_0, , , UF1_q_a[30]_clock_enable_0);
UF1_q_a[30]_PORT_A_address = BUS(BC5_src_data[38], BC5_src_data[39], BC5_src_data[40], BC5_src_data[41], BC5_src_data[42], BC5_src_data[43], BC5_src_data[44], BC5_src_data[45], BC5_src_data[46], BC5_src_data[47], BC5_src_data[48], BC5_src_data[49]);
UF1_q_a[30]_PORT_A_address_reg = DFFE(UF1_q_a[30]_PORT_A_address, UF1_q_a[30]_clock_0, , , UF1_q_a[30]_clock_enable_0);
UF1_q_a[30]_PORT_A_write_enable = !Z1L1;
UF1_q_a[30]_PORT_A_write_enable_reg = DFFE(UF1_q_a[30]_PORT_A_write_enable, UF1_q_a[30]_clock_0, , , UF1_q_a[30]_clock_enable_0);
UF1_q_a[30]_PORT_A_read_enable = Z1L1;
UF1_q_a[30]_PORT_A_read_enable_reg = DFFE(UF1_q_a[30]_PORT_A_read_enable, UF1_q_a[30]_clock_0, , , UF1_q_a[30]_clock_enable_0);
UF1_q_a[30]_PORT_A_byte_mask = BC5_src_data[35];
UF1_q_a[30]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[30]_PORT_A_byte_mask, UF1_q_a[30]_clock_0, , , UF1_q_a[30]_clock_enable_0);
UF1_q_a[30]_clock_0 = CLOCK_50;
UF1_q_a[30]_clock_enable_0 = !VF2_r_early_rst;
UF1_q_a[30]_PORT_A_data_out = MEMORY(UF1_q_a[30]_PORT_A_data_in_reg, , UF1_q_a[30]_PORT_A_address_reg, , UF1_q_a[30]_PORT_A_write_enable_reg, UF1_q_a[30]_PORT_A_read_enable_reg, , , UF1_q_a[30]_PORT_A_byte_mask_reg, , UF1_q_a[30]_clock_0, , UF1_q_a[30]_clock_enable_0, , , , , );
UF1_q_a[30] = UF1_q_a[30]_PORT_A_data_out[0];


--UF1_q_a[31] is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_eqn1:auto_generated|q_a[31]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
UF1_q_a[31]_PORT_A_data_in = BC5L55;
UF1_q_a[31]_PORT_A_data_in_reg = DFFE(UF1_q_a[31]_PORT_A_data_in, UF1_q_a[31]_clock_0, , , UF1_q_a[31]_clock_enable_0);
UF1_q_a[31]_PORT_A_address = BUS(BC5_src_data[38], BC5_src_data[39], BC5_src_data[40], BC5_src_data[41], BC5_src_data[42], BC5_src_data[43], BC5_src_data[44], BC5_src_data[45], BC5_src_data[46], BC5_src_data[47], BC5_src_data[48], BC5_src_data[49]);
UF1_q_a[31]_PORT_A_address_reg = DFFE(UF1_q_a[31]_PORT_A_address, UF1_q_a[31]_clock_0, , , UF1_q_a[31]_clock_enable_0);
UF1_q_a[31]_PORT_A_write_enable = !Z1L1;
UF1_q_a[31]_PORT_A_write_enable_reg = DFFE(UF1_q_a[31]_PORT_A_write_enable, UF1_q_a[31]_clock_0, , , UF1_q_a[31]_clock_enable_0);
UF1_q_a[31]_PORT_A_read_enable = Z1L1;
UF1_q_a[31]_PORT_A_read_enable_reg = DFFE(UF1_q_a[31]_PORT_A_read_enable, UF1_q_a[31]_clock_0, , , UF1_q_a[31]_clock_enable_0);
UF1_q_a[31]_PORT_A_byte_mask = BC5_src_data[35];
UF1_q_a[31]_PORT_A_byte_mask_reg = DFFE(UF1_q_a[31]_PORT_A_byte_mask, UF1_q_a[31]_clock_0, , , UF1_q_a[31]_clock_enable_0);
UF1_q_a[31]_clock_0 = CLOCK_50;
UF1_q_a[31]_clock_enable_0 = !VF2_r_early_rst;
UF1_q_a[31]_PORT_A_data_out = MEMORY(UF1_q_a[31]_PORT_A_data_in_reg, , UF1_q_a[31]_PORT_A_address_reg, , UF1_q_a[31]_PORT_A_write_enable_reg, UF1_q_a[31]_PORT_A_read_enable_reg, , , UF1_q_a[31]_PORT_A_byte_mask_reg, , UF1_q_a[31]_clock_0, , UF1_q_a[31]_clock_enable_0, , , , , );
UF1_q_a[31] = UF1_q_a[31]_PORT_A_data_out[0];


--S2_avalon_readdata[10] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|avalon_readdata[10]
--register power-up is low

S2_avalon_readdata[10] = DFFEAS(ZF1_q_a[10], CLOCK_50,  ,  , S2L53,  ,  , S2L52,  );


--UB2_data_reg[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg[10]
--register power-up is low

UB2_data_reg[10] = DFFEAS(UB2L24, CLOCK_50, !VF2_r_sync_rst,  , RB7_rp_valid,  ,  , UB2L2,  );


--S2_avalon_readdata[9] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|avalon_readdata[9]
--register power-up is low

S2_avalon_readdata[9] = DFFEAS(ZF1_q_a[9], CLOCK_50,  ,  , S2L53,  ,  , S2L52,  );


--UB2_data_reg[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg[9]
--register power-up is low

UB2_data_reg[9] = DFFEAS(UB2L25, CLOCK_50, !VF2_r_sync_rst,  , RB7_rp_valid,  ,  , UB2L2,  );


--S2_avalon_readdata[8] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|avalon_readdata[8]
--register power-up is low

S2_avalon_readdata[8] = DFFEAS(ZF1_q_a[8], CLOCK_50,  ,  , S2L53,  ,  , S2L52,  );


--UB2_data_reg[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg[8]
--register power-up is low

UB2_data_reg[8] = DFFEAS(UB2L26, CLOCK_50, !VF2_r_sync_rst,  , RB7_rp_valid,  ,  , UB2L2,  );


--S2_avalon_readdata[6] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|avalon_readdata[6]
--register power-up is low

S2_avalon_readdata[6] = DFFEAS(ZF1_q_a[6], CLOCK_50,  ,  , S2L53,  ,  , S2L52,  );


--UB2_data_reg[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg[6]
--register power-up is low

UB2_data_reg[6] = DFFEAS(UB2L27, CLOCK_50, !VF2_r_sync_rst,  , RB7_rp_valid,  ,  , UB2L2,  );


--VB6_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[6]
--register power-up is low

VB6_av_readdata_pre[6] = DFFEAS(A1L85, CLOCK_50, !VF2_r_sync_rst,  ,  , NB4_q_b[6],  ,  , U2_read_0);


--S2_avalon_readdata[5] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|avalon_readdata[5]
--register power-up is low

S2_avalon_readdata[5] = DFFEAS(ZF1_q_a[5], CLOCK_50,  ,  , S2L53,  ,  , S2L52,  );


--UB2_data_reg[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg[5]
--register power-up is low

UB2_data_reg[5] = DFFEAS(UB2L28, CLOCK_50, !VF2_r_sync_rst,  , RB7_rp_valid,  ,  , UB2L2,  );


--VB6_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[5]
--register power-up is low

VB6_av_readdata_pre[5] = DFFEAS(A1L85, CLOCK_50, !VF2_r_sync_rst,  ,  , NB4_q_b[5],  ,  , U2_read_0);


--S2_avalon_readdata[4] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|avalon_readdata[4]
--register power-up is low

S2_avalon_readdata[4] = DFFEAS(ZF1_q_a[4], CLOCK_50,  ,  , S2L53,  ,  , S2L52,  );


--UB2_data_reg[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg[4]
--register power-up is low

UB2_data_reg[4] = DFFEAS(UB2L29, CLOCK_50, !VF2_r_sync_rst,  , RB7_rp_valid,  ,  , UB2L2,  );


--VB6_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[4]
--register power-up is low

VB6_av_readdata_pre[4] = DFFEAS(A1L85, CLOCK_50, !VF2_r_sync_rst,  ,  , NB4_q_b[4],  ,  , U2_read_0);


--S2_avalon_readdata[3] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|avalon_readdata[3]
--register power-up is low

S2_avalon_readdata[3] = DFFEAS(ZF1_q_a[3], CLOCK_50,  ,  , S2L53,  ,  , S2L52,  );


--UB2_data_reg[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg[3]
--register power-up is low

UB2_data_reg[3] = DFFEAS(UB2L30, CLOCK_50, !VF2_r_sync_rst,  , RB7_rp_valid,  ,  , UB2L2,  );


--VB6_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[3]
--register power-up is low

VB6_av_readdata_pre[3] = DFFEAS(A1L85, CLOCK_50, !VF2_r_sync_rst,  ,  , NB4_q_b[3],  ,  , U2_read_0);


--TE1_E_shift_rot_result[18] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[18]
--register power-up is low

TE1_E_shift_rot_result[18] = DFFEAS(TE1L446, CLOCK_50, !VF2_r_sync_rst,  ,  , TE1_E_src1[18],  ,  , TE1_E_new_inst);


--WE1_readdata[19] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[19]
--register power-up is low

WE1_readdata[19] = DFFEAS(ZE1L9, CLOCK_50,  ,  ,  , SE2_q_a[19],  ,  , !WE1_address[8]);


--TE1_d_writedata[19] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[19]
--register power-up is low

TE1_d_writedata[19] = DFFEAS(TD4_q_b[3], CLOCK_50, !VF2_r_sync_rst,  ,  , TD4_q_b[19],  ,  , TE1L528);


--WE1_readdata[21] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[21]
--register power-up is low

WE1_readdata[21] = DFFEAS(ZE1L9, CLOCK_50,  ,  ,  , SE2_q_a[21],  ,  , !WE1_address[8]);


--TE1_d_writedata[21] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[21]
--register power-up is low

TE1_d_writedata[21] = DFFEAS(TD4_q_b[5], CLOCK_50, !VF2_r_sync_rst,  ,  , TD4_q_b[21],  ,  , TE1L528);


--WE1_readdata[20] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[20]
--register power-up is low

WE1_readdata[20] = DFFEAS(ZE1L9, CLOCK_50,  ,  ,  , SE2_q_a[20],  ,  , !WE1_address[8]);


--TE1_d_writedata[20] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[20]
--register power-up is low

TE1_d_writedata[20] = DFFEAS(TD4_q_b[4], CLOCK_50, !VF2_r_sync_rst,  ,  , TD4_q_b[20],  ,  , TE1L528);


--S2_avalon_readdata[14] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|avalon_readdata[14]
--register power-up is low

S2_avalon_readdata[14] = DFFEAS(ZF1_q_a[14], CLOCK_50,  ,  , S2L53,  ,  , S2L52,  );


--UB2_data_reg[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg[14]
--register power-up is low

UB2_data_reg[14] = DFFEAS(UB2L31, CLOCK_50, !VF2_r_sync_rst,  , RB7_rp_valid,  ,  , UB2L2,  );


--WE1_readdata[18] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[18]
--register power-up is low

WE1_readdata[18] = DFFEAS(ZE1L9, CLOCK_50,  ,  ,  , SE2_q_a[18],  ,  , !WE1_address[8]);


--TE1_d_writedata[18] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[18]
--register power-up is low

TE1_d_writedata[18] = DFFEAS(TD4_q_b[2], CLOCK_50, !VF2_r_sync_rst,  ,  , TD4_q_b[18],  ,  , TE1L528);


--WE1_readdata[17] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[17]
--register power-up is low

WE1_readdata[17] = DFFEAS(ZE1L9, CLOCK_50,  ,  ,  , SE2_q_a[17],  ,  , !WE1_address[8]);


--TE1_d_writedata[17] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[17]
--register power-up is low

TE1_d_writedata[17] = DFFEAS(TD4_q_b[1], CLOCK_50, !VF2_r_sync_rst,  ,  , TD4_q_b[17],  ,  , TE1L528);


--S2_avalon_readdata[13] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|avalon_readdata[13]
--register power-up is low

S2_avalon_readdata[13] = DFFEAS(ZF1_q_a[13], CLOCK_50,  ,  , S2L53,  ,  , S2L52,  );


--UB2_data_reg[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg[13]
--register power-up is low

UB2_data_reg[13] = DFFEAS(UB2L32, CLOCK_50, !VF2_r_sync_rst,  , RB7_rp_valid,  ,  , UB2L2,  );


--S2_avalon_readdata[12] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|avalon_readdata[12]
--register power-up is low

S2_avalon_readdata[12] = DFFEAS(ZF1_q_a[12], CLOCK_50,  ,  , S2L53,  ,  , S2L52,  );


--UB2_data_reg[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg[12]
--register power-up is low

UB2_data_reg[12] = DFFEAS(UB2L33, CLOCK_50, !VF2_r_sync_rst,  , RB7_rp_valid,  ,  , UB2L2,  );


--S2_avalon_readdata[11] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|avalon_readdata[11]
--register power-up is low

S2_avalon_readdata[11] = DFFEAS(ZF1_q_a[11], CLOCK_50,  ,  , S2L53,  ,  , S2L52,  );


--UB2_data_reg[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg[11]
--register power-up is low

UB2_data_reg[11] = DFFEAS(UB2L34, CLOCK_50, !VF2_r_sync_rst,  , RB7_rp_valid,  ,  , UB2L2,  );


--NB3_q_b[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB3_q_b[4]_PORT_A_data_in = TE1_d_writedata[4];
NB3_q_b[4]_PORT_A_data_in_reg = DFFE(NB3_q_b[4]_PORT_A_data_in, NB3_q_b[4]_clock_0, , , );
NB3_q_b[4]_PORT_A_address = BUS(PB6_counter_reg_bit[0], PB6_counter_reg_bit[1], PB6_counter_reg_bit[2], PB6_counter_reg_bit[3], PB6_counter_reg_bit[4], PB6_counter_reg_bit[5]);
NB3_q_b[4]_PORT_A_address_reg = DFFE(NB3_q_b[4]_PORT_A_address, NB3_q_b[4]_clock_0, , , );
NB3_q_b[4]_PORT_B_address = BUS(PB5_counter_reg_bit[0], PB5_counter_reg_bit[1], PB5_counter_reg_bit[2], PB5_counter_reg_bit[3], PB5_counter_reg_bit[4], PB5_counter_reg_bit[5]);
NB3_q_b[4]_PORT_B_address_reg = DFFE(NB3_q_b[4]_PORT_B_address, NB3_q_b[4]_clock_1, , , NB3_q_b[4]_clock_enable_1);
NB3_q_b[4]_PORT_A_write_enable = U2_fifo_wr;
NB3_q_b[4]_PORT_A_write_enable_reg = DFFE(NB3_q_b[4]_PORT_A_write_enable, NB3_q_b[4]_clock_0, , , );
NB3_q_b[4]_PORT_B_read_enable = VCC;
NB3_q_b[4]_PORT_B_read_enable_reg = DFFE(NB3_q_b[4]_PORT_B_read_enable, NB3_q_b[4]_clock_1, , , NB3_q_b[4]_clock_enable_1);
NB3_q_b[4]_clock_0 = CLOCK_50;
NB3_q_b[4]_clock_1 = CLOCK_50;
NB3_q_b[4]_clock_enable_0 = U2_fifo_wr;
NB3_q_b[4]_clock_enable_1 = U2L82;
NB3_q_b[4]_PORT_B_data_out = MEMORY(NB3_q_b[4]_PORT_A_data_in_reg, , NB3_q_b[4]_PORT_A_address_reg, NB3_q_b[4]_PORT_B_address_reg, NB3_q_b[4]_PORT_A_write_enable_reg, , , NB3_q_b[4]_PORT_B_read_enable_reg, , , NB3_q_b[4]_clock_0, NB3_q_b[4]_clock_1, NB3_q_b[4]_clock_enable_0, NB3_q_b[4]_clock_enable_1, , , , );
NB3_q_b[4] = NB3_q_b[4]_PORT_B_data_out[0];


--DB2_td_shift[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]
--register power-up is low

DB2_td_shift[8] = AMPP_FUNCTION(A1L22, DB2L79, !A1L14, !A1L20, DB2L57);


--DB2_count[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2]
--register power-up is low

DB2_count[2] = AMPP_FUNCTION(A1L22, DB2_count[1], !A1L14, !A1L20, DB2L57);


--WD1_break_readreg[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]
--register power-up is low

WD1_break_readreg[23] = DFFEAS(HE1_jdo[23], CLOCK_50,  ,  , WD1L23,  ,  , WD1L24,  );


--FE1_MonDReg[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]
--register power-up is low

FE1_MonDReg[23] = DFFEAS(HE1_jdo[26], CLOCK_50,  ,  , FE1L50, SE1_q_a[23],  , FE1L70, HE1_take_action_ocimem_b);


--ZF1_q_a[0] is Bus_Arbiter:u1|external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[0]
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Registered
ZF1_q_a[0]_PORT_A_data_in = D1L17;
ZF1_q_a[0]_PORT_A_data_in_reg = DFFE(ZF1_q_a[0]_PORT_A_data_in, ZF1_q_a[0]_clock_0, , , );
ZF1_q_a[0]_PORT_A_address = BUS(D1L12, D1L1, D1L2, D1L3, D1L4, D1L5, D1L6, D1L7, D1L8, D1L9, D1L10);
ZF1_q_a[0]_PORT_A_address_reg = DFFE(ZF1_q_a[0]_PORT_A_address, ZF1_q_a[0]_clock_0, , , );
ZF1_q_a[0]_PORT_A_write_enable = XF1_ram_wren;
ZF1_q_a[0]_PORT_A_write_enable_reg = DFFE(ZF1_q_a[0]_PORT_A_write_enable, ZF1_q_a[0]_clock_0, , , );
ZF1_q_a[0]_PORT_A_read_enable = VCC;
ZF1_q_a[0]_PORT_A_read_enable_reg = DFFE(ZF1_q_a[0]_PORT_A_read_enable, ZF1_q_a[0]_clock_0, , , );
ZF1_q_a[0]_clock_0 = CLOCK_50;
ZF1_q_a[0]_PORT_A_data_out = MEMORY(ZF1_q_a[0]_PORT_A_data_in_reg, , ZF1_q_a[0]_PORT_A_address_reg, , ZF1_q_a[0]_PORT_A_write_enable_reg, ZF1_q_a[0]_PORT_A_read_enable_reg, , , , , ZF1_q_a[0]_clock_0, , , , , , , );
ZF1_q_a[0]_PORT_A_data_out_reg = DFFE(ZF1_q_a[0]_PORT_A_data_out, ZF1_q_a[0]_clock_0, , , );
ZF1_q_a[0] = ZF1_q_a[0]_PORT_A_data_out_reg[0];


--NB2_q_b[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB2_q_b[0]_PORT_A_data_in = DB1_wdata[0];
NB2_q_b[0]_PORT_A_data_in_reg = DFFE(NB2_q_b[0]_PORT_A_data_in, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_A_address = BUS(PB4_counter_reg_bit[0], PB4_counter_reg_bit[1], PB4_counter_reg_bit[2], PB4_counter_reg_bit[3], PB4_counter_reg_bit[4], PB4_counter_reg_bit[5]);
NB2_q_b[0]_PORT_A_address_reg = DFFE(NB2_q_b[0]_PORT_A_address, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_B_address = BUS(PB3_counter_reg_bit[0], PB3_counter_reg_bit[1], PB3_counter_reg_bit[2], PB3_counter_reg_bit[3], PB3_counter_reg_bit[4], PB3_counter_reg_bit[5]);
NB2_q_b[0]_PORT_B_address_reg = DFFE(NB2_q_b[0]_PORT_B_address, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
NB2_q_b[0]_PORT_A_write_enable = U1_wr_rfifo;
NB2_q_b[0]_PORT_A_write_enable_reg = DFFE(NB2_q_b[0]_PORT_A_write_enable, NB2_q_b[0]_clock_0, , , );
NB2_q_b[0]_PORT_B_read_enable = VCC;
NB2_q_b[0]_PORT_B_read_enable_reg = DFFE(NB2_q_b[0]_PORT_B_read_enable, NB2_q_b[0]_clock_1, , , NB2_q_b[0]_clock_enable_1);
NB2_q_b[0]_clock_0 = CLOCK_50;
NB2_q_b[0]_clock_1 = CLOCK_50;
NB2_q_b[0]_clock_enable_0 = U1_wr_rfifo;
NB2_q_b[0]_clock_enable_1 = U1L74;
NB2_q_b[0]_PORT_B_data_out = MEMORY(NB2_q_b[0]_PORT_A_data_in_reg, , NB2_q_b[0]_PORT_A_address_reg, NB2_q_b[0]_PORT_B_address_reg, NB2_q_b[0]_PORT_A_write_enable_reg, , , NB2_q_b[0]_PORT_B_read_enable_reg, , , NB2_q_b[0]_clock_0, NB2_q_b[0]_clock_1, NB2_q_b[0]_clock_enable_0, NB2_q_b[0]_clock_enable_1, , , , );
NB2_q_b[0] = NB2_q_b[0]_PORT_B_data_out[0];


--MD1L134 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~77
MD1L134_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[30]) ) + ( MD1_E_src1[30] ) + ( MD1L143 );
MD1L134 = SUM(MD1L134_adder_eqn);

--MD1L135 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~78
MD1L135_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[30]) ) + ( MD1_E_src1[30] ) + ( MD1L143 );
MD1L135 = CARRY(MD1L135_adder_eqn);


--MD1_av_ld_byte3_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[6]
--register power-up is low

MD1_av_ld_byte3_data[6] = DFFEAS(SC1_src_data[30], CLOCK_50, !VF1_r_sync_rst,  , !MD1L937, MD1L832,  ,  , MD1_av_ld_aligning_data);


--MD1_W_alu_result[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[30]
--register power-up is low

MD1_W_alu_result[30] = DFFEAS(MD1L337, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L339,  );


--MD1_W_alu_result[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[21]
--register power-up is low

MD1_W_alu_result[21] = DFFEAS(MD1L328, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L339,  );


--MD1_W_alu_result[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[20]
--register power-up is low

MD1_W_alu_result[20] = DFFEAS(MD1L327, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L339,  );


--MD1_W_alu_result[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[19]
--register power-up is low

MD1_W_alu_result[19] = DFFEAS(MD1L326, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L339,  );


--MD1_W_alu_result[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[18]
--register power-up is low

MD1_W_alu_result[18] = DFFEAS(MD1L325, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L339,  );


--MD1_W_alu_result[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[17]
--register power-up is low

MD1_W_alu_result[17] = DFFEAS(MD1L324, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L339,  );


--MD1_W_alu_result[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[23]
--register power-up is low

MD1_W_alu_result[23] = DFFEAS(MD1L330, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L339,  );


--MD1_W_alu_result[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[22]
--register power-up is low

MD1_W_alu_result[22] = DFFEAS(MD1L329, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L339,  );


--MD1_av_ld_byte3_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1]
--register power-up is low

MD1_av_ld_byte3_data[1] = DFFEAS(SC1_src_data[25], CLOCK_50, !VF1_r_sync_rst,  , !MD1L937, MD1L832,  ,  , MD1_av_ld_aligning_data);


--MD1_W_alu_result[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[25]
--register power-up is low

MD1_W_alu_result[25] = DFFEAS(MD1L332, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L339,  );


--MD1_av_ld_byte3_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[0]
--register power-up is low

MD1_av_ld_byte3_data[0] = DFFEAS(SC1_src_data[24], CLOCK_50, !VF1_r_sync_rst,  , !MD1L937, MD1L832,  ,  , MD1_av_ld_aligning_data);


--MD1_W_alu_result[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[24]
--register power-up is low

MD1_W_alu_result[24] = DFFEAS(MD1L331, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L339,  );


--MD1_av_ld_byte3_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[3]
--register power-up is low

MD1_av_ld_byte3_data[3] = DFFEAS(SC1_src_data[27], CLOCK_50, !VF1_r_sync_rst,  , !MD1L937, MD1L832,  ,  , MD1_av_ld_aligning_data);


--MD1_W_alu_result[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[27]
--register power-up is low

MD1_W_alu_result[27] = DFFEAS(MD1L334, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L339,  );


--MD1_av_ld_byte3_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[2]
--register power-up is low

MD1_av_ld_byte3_data[2] = DFFEAS(SC1_src_data[26], CLOCK_50, !VF1_r_sync_rst,  , !MD1L937, MD1L832,  ,  , MD1_av_ld_aligning_data);


--MD1_W_alu_result[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[26]
--register power-up is low

MD1_W_alu_result[26] = DFFEAS(MD1L333, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L339,  );


--MD1_av_ld_byte3_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[7]
--register power-up is low

MD1_av_ld_byte3_data[7] = DFFEAS(SC1_src_data[31], CLOCK_50, !VF1_r_sync_rst,  , !MD1L937, MD1L832,  ,  , MD1_av_ld_aligning_data);


--MD1_W_alu_result[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[31]
--register power-up is low

MD1_W_alu_result[31] = DFFEAS(MD1L338, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L339,  );


--MD1_av_ld_byte3_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[5]
--register power-up is low

MD1_av_ld_byte3_data[5] = DFFEAS(SC1_src_data[29], CLOCK_50, !VF1_r_sync_rst,  , !MD1L937, MD1L832,  ,  , MD1_av_ld_aligning_data);


--MD1_W_alu_result[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[29]
--register power-up is low

MD1_W_alu_result[29] = DFFEAS(MD1L336, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L339,  );


--MD1_av_ld_byte3_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[4]
--register power-up is low

MD1_av_ld_byte3_data[4] = DFFEAS(SC1_src_data[28], CLOCK_50, !VF1_r_sync_rst,  , !MD1L937, MD1L832,  ,  , MD1_av_ld_aligning_data);


--MD1_W_alu_result[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[28]
--register power-up is low

MD1_W_alu_result[28] = DFFEAS(MD1L335, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  , MD1L339,  );


--JE1_sr[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[9]
--register power-up is low

JE1_sr[9] = DFFEAS(JE1L88, A1L48,  ,  , JE1L20,  ,  , JE1L19,  );


--WD1_break_readreg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7]
--register power-up is low

WD1_break_readreg[7] = DFFEAS(HE1_jdo[7], CLOCK_50,  ,  , WD1L23,  ,  , WD1L24,  );


--FE1_MonDReg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]
--register power-up is low

FE1_MonDReg[7] = DFFEAS(HE1_jdo[10], CLOCK_50,  ,  , FE1L50, SE1_q_a[7],  , FE1L70, HE1_take_action_ocimem_b);


--SE1_q_a[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[6]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE1_q_a[6]_PORT_A_data_in = FE1L125;
SE1_q_a[6]_PORT_A_data_in_reg = DFFE(SE1_q_a[6]_PORT_A_data_in, SE1_q_a[6]_clock_0, , , SE1_q_a[6]_clock_enable_0);
SE1_q_a[6]_PORT_A_address = BUS(FE1L106, FE1L107, FE1L108, FE1L109, FE1L110, FE1L111, FE1L112, FE1L113);
SE1_q_a[6]_PORT_A_address_reg = DFFE(SE1_q_a[6]_PORT_A_address, SE1_q_a[6]_clock_0, , , SE1_q_a[6]_clock_enable_0);
SE1_q_a[6]_PORT_A_write_enable = FE1L152;
SE1_q_a[6]_PORT_A_write_enable_reg = DFFE(SE1_q_a[6]_PORT_A_write_enable, SE1_q_a[6]_clock_0, , , SE1_q_a[6]_clock_enable_0);
SE1_q_a[6]_PORT_A_read_enable = !FE1L152;
SE1_q_a[6]_PORT_A_read_enable_reg = DFFE(SE1_q_a[6]_PORT_A_read_enable, SE1_q_a[6]_clock_0, , , SE1_q_a[6]_clock_enable_0);
SE1_q_a[6]_PORT_A_byte_mask = FE1L114;
SE1_q_a[6]_PORT_A_byte_mask_reg = DFFE(SE1_q_a[6]_PORT_A_byte_mask, SE1_q_a[6]_clock_0, , , SE1_q_a[6]_clock_enable_0);
SE1_q_a[6]_clock_0 = CLOCK_50;
SE1_q_a[6]_clock_enable_0 = FE1_ociram_reset_req;
SE1_q_a[6]_PORT_A_data_out = MEMORY(SE1_q_a[6]_PORT_A_data_in_reg, , SE1_q_a[6]_PORT_A_address_reg, , SE1_q_a[6]_PORT_A_write_enable_reg, SE1_q_a[6]_PORT_A_read_enable_reg, , , SE1_q_a[6]_PORT_A_byte_mask_reg, , SE1_q_a[6]_clock_0, , SE1_q_a[6]_clock_enable_0, , , , , );
SE1_q_a[6] = SE1_q_a[6]_PORT_A_data_out[0];


--S1_avalon_readdata[1] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|avalon_readdata[1]
--register power-up is low

S1_avalon_readdata[1] = DFFEAS(ZF1_q_a[1], CLOCK_50,  ,  , S1L61,  ,  , S1L60,  );


--UB1_data_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg[1]
--register power-up is low

UB1_data_reg[1] = DFFEAS(UB1L34, CLOCK_50, !VF1_r_sync_rst,  , RB2_rp_valid,  ,  , UB1L1,  );


--VB1_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]
--register power-up is low

VB1_av_readdata_pre[1] = DFFEAS(U1_ien_AE, CLOCK_50, !VF1_r_sync_rst,  ,  , NB2_q_b[1],  ,  , U1_read_0);


--WD1_break_readreg[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]
--register power-up is low

WD1_break_readreg[18] = DFFEAS(HE1_jdo[18], CLOCK_50,  ,  , WD1L23,  ,  , WD1L24,  );


--SE1_q_a[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[17]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE1_q_a[17]_PORT_A_data_in = FE1L136;
SE1_q_a[17]_PORT_A_data_in_reg = DFFE(SE1_q_a[17]_PORT_A_data_in, SE1_q_a[17]_clock_0, , , SE1_q_a[17]_clock_enable_0);
SE1_q_a[17]_PORT_A_address = BUS(FE1L106, FE1L107, FE1L108, FE1L109, FE1L110, FE1L111, FE1L112, FE1L113);
SE1_q_a[17]_PORT_A_address_reg = DFFE(SE1_q_a[17]_PORT_A_address, SE1_q_a[17]_clock_0, , , SE1_q_a[17]_clock_enable_0);
SE1_q_a[17]_PORT_A_write_enable = FE1L152;
SE1_q_a[17]_PORT_A_write_enable_reg = DFFE(SE1_q_a[17]_PORT_A_write_enable, SE1_q_a[17]_clock_0, , , SE1_q_a[17]_clock_enable_0);
SE1_q_a[17]_PORT_A_read_enable = !FE1L152;
SE1_q_a[17]_PORT_A_read_enable_reg = DFFE(SE1_q_a[17]_PORT_A_read_enable, SE1_q_a[17]_clock_0, , , SE1_q_a[17]_clock_enable_0);
SE1_q_a[17]_PORT_A_byte_mask = FE1L116;
SE1_q_a[17]_PORT_A_byte_mask_reg = DFFE(SE1_q_a[17]_PORT_A_byte_mask, SE1_q_a[17]_clock_0, , , SE1_q_a[17]_clock_enable_0);
SE1_q_a[17]_clock_0 = CLOCK_50;
SE1_q_a[17]_clock_enable_0 = FE1_ociram_reset_req;
SE1_q_a[17]_PORT_A_data_out = MEMORY(SE1_q_a[17]_PORT_A_data_in_reg, , SE1_q_a[17]_PORT_A_address_reg, , SE1_q_a[17]_PORT_A_write_enable_reg, SE1_q_a[17]_PORT_A_read_enable_reg, , , SE1_q_a[17]_PORT_A_byte_mask_reg, , SE1_q_a[17]_clock_0, , SE1_q_a[17]_clock_enable_0, , , , , );
SE1_q_a[17] = SE1_q_a[17]_PORT_A_data_out[0];


--JE1_sr[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16]
--register power-up is low

JE1_sr[16] = DFFEAS(JE1L89, A1L48,  ,  , JE1L47,  ,  , JE1L39,  );


--SE1_q_a[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[8]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE1_q_a[8]_PORT_A_data_in = FE1L127;
SE1_q_a[8]_PORT_A_data_in_reg = DFFE(SE1_q_a[8]_PORT_A_data_in, SE1_q_a[8]_clock_0, , , SE1_q_a[8]_clock_enable_0);
SE1_q_a[8]_PORT_A_address = BUS(FE1L106, FE1L107, FE1L108, FE1L109, FE1L110, FE1L111, FE1L112, FE1L113);
SE1_q_a[8]_PORT_A_address_reg = DFFE(SE1_q_a[8]_PORT_A_address, SE1_q_a[8]_clock_0, , , SE1_q_a[8]_clock_enable_0);
SE1_q_a[8]_PORT_A_write_enable = FE1L152;
SE1_q_a[8]_PORT_A_write_enable_reg = DFFE(SE1_q_a[8]_PORT_A_write_enable, SE1_q_a[8]_clock_0, , , SE1_q_a[8]_clock_enable_0);
SE1_q_a[8]_PORT_A_read_enable = !FE1L152;
SE1_q_a[8]_PORT_A_read_enable_reg = DFFE(SE1_q_a[8]_PORT_A_read_enable, SE1_q_a[8]_clock_0, , , SE1_q_a[8]_clock_enable_0);
SE1_q_a[8]_PORT_A_byte_mask = FE1L115;
SE1_q_a[8]_PORT_A_byte_mask_reg = DFFE(SE1_q_a[8]_PORT_A_byte_mask, SE1_q_a[8]_clock_0, , , SE1_q_a[8]_clock_enable_0);
SE1_q_a[8]_clock_0 = CLOCK_50;
SE1_q_a[8]_clock_enable_0 = FE1_ociram_reset_req;
SE1_q_a[8]_PORT_A_data_out = MEMORY(SE1_q_a[8]_PORT_A_data_in_reg, , SE1_q_a[8]_PORT_A_address_reg, , SE1_q_a[8]_PORT_A_write_enable_reg, SE1_q_a[8]_PORT_A_read_enable_reg, , , SE1_q_a[8]_PORT_A_byte_mask_reg, , SE1_q_a[8]_clock_0, , SE1_q_a[8]_clock_enable_0, , , , , );
SE1_q_a[8] = SE1_q_a[8]_PORT_A_data_out[0];


--SE1_q_a[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[9]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE1_q_a[9]_PORT_A_data_in = FE1L128;
SE1_q_a[9]_PORT_A_data_in_reg = DFFE(SE1_q_a[9]_PORT_A_data_in, SE1_q_a[9]_clock_0, , , SE1_q_a[9]_clock_enable_0);
SE1_q_a[9]_PORT_A_address = BUS(FE1L106, FE1L107, FE1L108, FE1L109, FE1L110, FE1L111, FE1L112, FE1L113);
SE1_q_a[9]_PORT_A_address_reg = DFFE(SE1_q_a[9]_PORT_A_address, SE1_q_a[9]_clock_0, , , SE1_q_a[9]_clock_enable_0);
SE1_q_a[9]_PORT_A_write_enable = FE1L152;
SE1_q_a[9]_PORT_A_write_enable_reg = DFFE(SE1_q_a[9]_PORT_A_write_enable, SE1_q_a[9]_clock_0, , , SE1_q_a[9]_clock_enable_0);
SE1_q_a[9]_PORT_A_read_enable = !FE1L152;
SE1_q_a[9]_PORT_A_read_enable_reg = DFFE(SE1_q_a[9]_PORT_A_read_enable, SE1_q_a[9]_clock_0, , , SE1_q_a[9]_clock_enable_0);
SE1_q_a[9]_PORT_A_byte_mask = FE1L115;
SE1_q_a[9]_PORT_A_byte_mask_reg = DFFE(SE1_q_a[9]_PORT_A_byte_mask, SE1_q_a[9]_clock_0, , , SE1_q_a[9]_clock_enable_0);
SE1_q_a[9]_clock_0 = CLOCK_50;
SE1_q_a[9]_clock_enable_0 = FE1_ociram_reset_req;
SE1_q_a[9]_PORT_A_data_out = MEMORY(SE1_q_a[9]_PORT_A_data_in_reg, , SE1_q_a[9]_PORT_A_address_reg, , SE1_q_a[9]_PORT_A_write_enable_reg, SE1_q_a[9]_PORT_A_read_enable_reg, , , SE1_q_a[9]_PORT_A_byte_mask_reg, , SE1_q_a[9]_clock_0, , SE1_q_a[9]_clock_enable_0, , , , , );
SE1_q_a[9] = SE1_q_a[9]_PORT_A_data_out[0];


--SE1_q_a[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[10]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE1_q_a[10]_PORT_A_data_in = FE1L129;
SE1_q_a[10]_PORT_A_data_in_reg = DFFE(SE1_q_a[10]_PORT_A_data_in, SE1_q_a[10]_clock_0, , , SE1_q_a[10]_clock_enable_0);
SE1_q_a[10]_PORT_A_address = BUS(FE1L106, FE1L107, FE1L108, FE1L109, FE1L110, FE1L111, FE1L112, FE1L113);
SE1_q_a[10]_PORT_A_address_reg = DFFE(SE1_q_a[10]_PORT_A_address, SE1_q_a[10]_clock_0, , , SE1_q_a[10]_clock_enable_0);
SE1_q_a[10]_PORT_A_write_enable = FE1L152;
SE1_q_a[10]_PORT_A_write_enable_reg = DFFE(SE1_q_a[10]_PORT_A_write_enable, SE1_q_a[10]_clock_0, , , SE1_q_a[10]_clock_enable_0);
SE1_q_a[10]_PORT_A_read_enable = !FE1L152;
SE1_q_a[10]_PORT_A_read_enable_reg = DFFE(SE1_q_a[10]_PORT_A_read_enable, SE1_q_a[10]_clock_0, , , SE1_q_a[10]_clock_enable_0);
SE1_q_a[10]_PORT_A_byte_mask = FE1L115;
SE1_q_a[10]_PORT_A_byte_mask_reg = DFFE(SE1_q_a[10]_PORT_A_byte_mask, SE1_q_a[10]_clock_0, , , SE1_q_a[10]_clock_enable_0);
SE1_q_a[10]_clock_0 = CLOCK_50;
SE1_q_a[10]_clock_enable_0 = FE1_ociram_reset_req;
SE1_q_a[10]_PORT_A_data_out = MEMORY(SE1_q_a[10]_PORT_A_data_in_reg, , SE1_q_a[10]_PORT_A_address_reg, , SE1_q_a[10]_PORT_A_write_enable_reg, SE1_q_a[10]_PORT_A_read_enable_reg, , , SE1_q_a[10]_PORT_A_byte_mask_reg, , SE1_q_a[10]_clock_0, , SE1_q_a[10]_clock_enable_0, , , , , );
SE1_q_a[10] = SE1_q_a[10]_PORT_A_data_out[0];


--SE1_q_a[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[7]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE1_q_a[7]_PORT_A_data_in = FE1L126;
SE1_q_a[7]_PORT_A_data_in_reg = DFFE(SE1_q_a[7]_PORT_A_data_in, SE1_q_a[7]_clock_0, , , SE1_q_a[7]_clock_enable_0);
SE1_q_a[7]_PORT_A_address = BUS(FE1L106, FE1L107, FE1L108, FE1L109, FE1L110, FE1L111, FE1L112, FE1L113);
SE1_q_a[7]_PORT_A_address_reg = DFFE(SE1_q_a[7]_PORT_A_address, SE1_q_a[7]_clock_0, , , SE1_q_a[7]_clock_enable_0);
SE1_q_a[7]_PORT_A_write_enable = FE1L152;
SE1_q_a[7]_PORT_A_write_enable_reg = DFFE(SE1_q_a[7]_PORT_A_write_enable, SE1_q_a[7]_clock_0, , , SE1_q_a[7]_clock_enable_0);
SE1_q_a[7]_PORT_A_read_enable = !FE1L152;
SE1_q_a[7]_PORT_A_read_enable_reg = DFFE(SE1_q_a[7]_PORT_A_read_enable, SE1_q_a[7]_clock_0, , , SE1_q_a[7]_clock_enable_0);
SE1_q_a[7]_PORT_A_byte_mask = FE1L114;
SE1_q_a[7]_PORT_A_byte_mask_reg = DFFE(SE1_q_a[7]_PORT_A_byte_mask, SE1_q_a[7]_clock_0, , , SE1_q_a[7]_clock_enable_0);
SE1_q_a[7]_clock_0 = CLOCK_50;
SE1_q_a[7]_clock_enable_0 = FE1_ociram_reset_req;
SE1_q_a[7]_PORT_A_data_out = MEMORY(SE1_q_a[7]_PORT_A_data_in_reg, , SE1_q_a[7]_PORT_A_address_reg, , SE1_q_a[7]_PORT_A_write_enable_reg, SE1_q_a[7]_PORT_A_read_enable_reg, , , SE1_q_a[7]_PORT_A_byte_mask_reg, , SE1_q_a[7]_clock_0, , SE1_q_a[7]_clock_enable_0, , , , , );
SE1_q_a[7] = SE1_q_a[7]_PORT_A_data_out[0];


--JE1_sr[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[23]
--register power-up is low

JE1_sr[23] = DFFEAS(JE1L90, A1L48,  ,  , JE1L47,  ,  , JE1L39,  );


--WD1_break_readreg[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21]
--register power-up is low

WD1_break_readreg[21] = DFFEAS(HE1_jdo[21], CLOCK_50,  ,  , WD1L23,  ,  , WD1L24,  );


--FE1_MonDReg[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]
--register power-up is low

FE1_MonDReg[21] = DFFEAS(HE1_jdo[24], CLOCK_50,  ,  , FE1L50, SE1_q_a[21],  , FE1L70, HE1_take_action_ocimem_b);


--SE1_q_a[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[20]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE1_q_a[20]_PORT_A_data_in = FE1L139;
SE1_q_a[20]_PORT_A_data_in_reg = DFFE(SE1_q_a[20]_PORT_A_data_in, SE1_q_a[20]_clock_0, , , SE1_q_a[20]_clock_enable_0);
SE1_q_a[20]_PORT_A_address = BUS(FE1L106, FE1L107, FE1L108, FE1L109, FE1L110, FE1L111, FE1L112, FE1L113);
SE1_q_a[20]_PORT_A_address_reg = DFFE(SE1_q_a[20]_PORT_A_address, SE1_q_a[20]_clock_0, , , SE1_q_a[20]_clock_enable_0);
SE1_q_a[20]_PORT_A_write_enable = FE1L152;
SE1_q_a[20]_PORT_A_write_enable_reg = DFFE(SE1_q_a[20]_PORT_A_write_enable, SE1_q_a[20]_clock_0, , , SE1_q_a[20]_clock_enable_0);
SE1_q_a[20]_PORT_A_read_enable = !FE1L152;
SE1_q_a[20]_PORT_A_read_enable_reg = DFFE(SE1_q_a[20]_PORT_A_read_enable, SE1_q_a[20]_clock_0, , , SE1_q_a[20]_clock_enable_0);
SE1_q_a[20]_PORT_A_byte_mask = FE1L116;
SE1_q_a[20]_PORT_A_byte_mask_reg = DFFE(SE1_q_a[20]_PORT_A_byte_mask, SE1_q_a[20]_clock_0, , , SE1_q_a[20]_clock_enable_0);
SE1_q_a[20]_clock_0 = CLOCK_50;
SE1_q_a[20]_clock_enable_0 = FE1_ociram_reset_req;
SE1_q_a[20]_PORT_A_data_out = MEMORY(SE1_q_a[20]_PORT_A_data_in_reg, , SE1_q_a[20]_PORT_A_address_reg, , SE1_q_a[20]_PORT_A_write_enable_reg, SE1_q_a[20]_PORT_A_read_enable_reg, , , SE1_q_a[20]_PORT_A_byte_mask_reg, , SE1_q_a[20]_clock_0, , SE1_q_a[20]_clock_enable_0, , , , , );
SE1_q_a[20] = SE1_q_a[20]_PORT_A_data_out[0];


--SE1_q_a[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[19]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE1_q_a[19]_PORT_A_data_in = FE1L138;
SE1_q_a[19]_PORT_A_data_in_reg = DFFE(SE1_q_a[19]_PORT_A_data_in, SE1_q_a[19]_clock_0, , , SE1_q_a[19]_clock_enable_0);
SE1_q_a[19]_PORT_A_address = BUS(FE1L106, FE1L107, FE1L108, FE1L109, FE1L110, FE1L111, FE1L112, FE1L113);
SE1_q_a[19]_PORT_A_address_reg = DFFE(SE1_q_a[19]_PORT_A_address, SE1_q_a[19]_clock_0, , , SE1_q_a[19]_clock_enable_0);
SE1_q_a[19]_PORT_A_write_enable = FE1L152;
SE1_q_a[19]_PORT_A_write_enable_reg = DFFE(SE1_q_a[19]_PORT_A_write_enable, SE1_q_a[19]_clock_0, , , SE1_q_a[19]_clock_enable_0);
SE1_q_a[19]_PORT_A_read_enable = !FE1L152;
SE1_q_a[19]_PORT_A_read_enable_reg = DFFE(SE1_q_a[19]_PORT_A_read_enable, SE1_q_a[19]_clock_0, , , SE1_q_a[19]_clock_enable_0);
SE1_q_a[19]_PORT_A_byte_mask = FE1L116;
SE1_q_a[19]_PORT_A_byte_mask_reg = DFFE(SE1_q_a[19]_PORT_A_byte_mask, SE1_q_a[19]_clock_0, , , SE1_q_a[19]_clock_enable_0);
SE1_q_a[19]_clock_0 = CLOCK_50;
SE1_q_a[19]_clock_enable_0 = FE1_ociram_reset_req;
SE1_q_a[19]_PORT_A_data_out = MEMORY(SE1_q_a[19]_PORT_A_data_in_reg, , SE1_q_a[19]_PORT_A_address_reg, , SE1_q_a[19]_PORT_A_write_enable_reg, SE1_q_a[19]_PORT_A_read_enable_reg, , , SE1_q_a[19]_PORT_A_byte_mask_reg, , SE1_q_a[19]_clock_0, , SE1_q_a[19]_clock_enable_0, , , , , );
SE1_q_a[19] = SE1_q_a[19]_PORT_A_data_out[0];


--VB1_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]
--register power-up is low

VB1_av_readdata_pre[16] = DFFEAS(U1L30, CLOCK_50, !VF1_r_sync_rst,  ,  , QB2_counter_reg_bit[0],  ,  , U1_read_0);


--MD1L138 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~81
MD1L138_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[16]) ) + ( MD1_E_src1[16] ) + ( MD1L107 );
MD1L138 = SUM(MD1L138_adder_eqn);

--MD1L139 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~82
MD1L139_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[16]) ) + ( MD1_E_src1[16] ) + ( MD1L107 );
MD1L139 = CARRY(MD1L139_adder_eqn);


--AF1_break_readreg[23] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[23]
--register power-up is low

AF1_break_readreg[23] = DFFEAS(LF1_jdo[23], CLOCK_50,  ,  , AF1L7,  ,  , AF1L8,  );


--KF1_MonDReg[23] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[23]
--register power-up is low

KF1_MonDReg[23] = DFFEAS(LF1_jdo[26], CLOCK_50,  ,  , KF1L50, SE2_q_a[23],  , KF1L61, LF1_take_action_ocimem_b);


--NB4_q_b[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB4_q_b[0]_PORT_A_data_in = DB2_wdata[0];
NB4_q_b[0]_PORT_A_data_in_reg = DFFE(NB4_q_b[0]_PORT_A_data_in, NB4_q_b[0]_clock_0, , , );
NB4_q_b[0]_PORT_A_address = BUS(PB8_counter_reg_bit[0], PB8_counter_reg_bit[1], PB8_counter_reg_bit[2], PB8_counter_reg_bit[3], PB8_counter_reg_bit[4], PB8_counter_reg_bit[5]);
NB4_q_b[0]_PORT_A_address_reg = DFFE(NB4_q_b[0]_PORT_A_address, NB4_q_b[0]_clock_0, , , );
NB4_q_b[0]_PORT_B_address = BUS(PB7_counter_reg_bit[0], PB7_counter_reg_bit[1], PB7_counter_reg_bit[2], PB7_counter_reg_bit[3], PB7_counter_reg_bit[4], PB7_counter_reg_bit[5]);
NB4_q_b[0]_PORT_B_address_reg = DFFE(NB4_q_b[0]_PORT_B_address, NB4_q_b[0]_clock_1, , , NB4_q_b[0]_clock_enable_1);
NB4_q_b[0]_PORT_A_write_enable = U2_wr_rfifo;
NB4_q_b[0]_PORT_A_write_enable_reg = DFFE(NB4_q_b[0]_PORT_A_write_enable, NB4_q_b[0]_clock_0, , , );
NB4_q_b[0]_PORT_B_read_enable = VCC;
NB4_q_b[0]_PORT_B_read_enable_reg = DFFE(NB4_q_b[0]_PORT_B_read_enable, NB4_q_b[0]_clock_1, , , NB4_q_b[0]_clock_enable_1);
NB4_q_b[0]_clock_0 = CLOCK_50;
NB4_q_b[0]_clock_1 = CLOCK_50;
NB4_q_b[0]_clock_enable_0 = U2_wr_rfifo;
NB4_q_b[0]_clock_enable_1 = U2L72;
NB4_q_b[0]_PORT_B_data_out = MEMORY(NB4_q_b[0]_PORT_A_data_in_reg, , NB4_q_b[0]_PORT_A_address_reg, NB4_q_b[0]_PORT_B_address_reg, NB4_q_b[0]_PORT_A_write_enable_reg, , , NB4_q_b[0]_PORT_B_read_enable_reg, , , NB4_q_b[0]_clock_0, NB4_q_b[0]_clock_1, NB4_q_b[0]_clock_enable_0, NB4_q_b[0]_clock_enable_1, , , , );
NB4_q_b[0] = NB4_q_b[0]_PORT_B_data_out[0];


--TE1L134 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~77
TE1L134_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[30]) ) + ( TE1_E_src1[30] ) + ( TE1L143 );
TE1L134 = SUM(TE1L134_adder_eqn);

--TE1L135 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~78
TE1L135_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[30]) ) + ( TE1_E_src1[30] ) + ( TE1L143 );
TE1L135 = CARRY(TE1L135_adder_eqn);


--TE1_W_alu_result[22] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[22]
--register power-up is low

TE1_W_alu_result[22] = DFFEAS(TE1L329, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L339,  );


--TE1_W_alu_result[19] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[19]
--register power-up is low

TE1_W_alu_result[19] = DFFEAS(TE1L326, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L339,  );


--TE1_W_alu_result[18] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[18]
--register power-up is low

TE1_W_alu_result[18] = DFFEAS(TE1L325, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L339,  );


--TE1_W_alu_result[17] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[17]
--register power-up is low

TE1_W_alu_result[17] = DFFEAS(TE1L324, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L339,  );


--TE1_W_alu_result[21] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[21]
--register power-up is low

TE1_W_alu_result[21] = DFFEAS(TE1L328, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L339,  );


--TE1_W_alu_result[23] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[23]
--register power-up is low

TE1_W_alu_result[23] = DFFEAS(TE1L330, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L339,  );


--TE1_W_alu_result[20] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[20]
--register power-up is low

TE1_W_alu_result[20] = DFFEAS(TE1L327, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L339,  );


--TE1_av_ld_byte3_data[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte3_data[1]
--register power-up is low

TE1_av_ld_byte3_data[1] = DFFEAS(SC2_src_data[25], CLOCK_50, !VF2_r_sync_rst,  , !TE1L940, TE1L833,  ,  , TE1_av_ld_aligning_data);


--TE1_W_alu_result[25] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[25]
--register power-up is low

TE1_W_alu_result[25] = DFFEAS(TE1L332, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L339,  );


--TE1_av_ld_byte3_data[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte3_data[0]
--register power-up is low

TE1_av_ld_byte3_data[0] = DFFEAS(SC2_src_data[24], CLOCK_50, !VF2_r_sync_rst,  , !TE1L940, TE1L833,  ,  , TE1_av_ld_aligning_data);


--TE1_W_alu_result[24] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[24]
--register power-up is low

TE1_W_alu_result[24] = DFFEAS(TE1L331, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L339,  );


--TE1_av_ld_byte3_data[3] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte3_data[3]
--register power-up is low

TE1_av_ld_byte3_data[3] = DFFEAS(SC2_src_data[27], CLOCK_50, !VF2_r_sync_rst,  , !TE1L940, TE1L833,  ,  , TE1_av_ld_aligning_data);


--TE1_W_alu_result[27] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[27]
--register power-up is low

TE1_W_alu_result[27] = DFFEAS(TE1L334, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L339,  );


--TE1_av_ld_byte3_data[2] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte3_data[2]
--register power-up is low

TE1_av_ld_byte3_data[2] = DFFEAS(SC2_src_data[26], CLOCK_50, !VF2_r_sync_rst,  , !TE1L940, TE1L833,  ,  , TE1_av_ld_aligning_data);


--TE1_W_alu_result[26] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[26]
--register power-up is low

TE1_W_alu_result[26] = DFFEAS(TE1L333, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L339,  );


--TE1_av_ld_byte3_data[7] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte3_data[7]
--register power-up is low

TE1_av_ld_byte3_data[7] = DFFEAS(SC2_src_data[31], CLOCK_50, !VF2_r_sync_rst,  , !TE1L940, TE1L833,  ,  , TE1_av_ld_aligning_data);


--TE1_W_alu_result[31] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[31]
--register power-up is low

TE1_W_alu_result[31] = DFFEAS(TE1L338, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L339,  );


--TE1_av_ld_byte3_data[6] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte3_data[6]
--register power-up is low

TE1_av_ld_byte3_data[6] = DFFEAS(SC2_src_data[30], CLOCK_50, !VF2_r_sync_rst,  , !TE1L940, TE1L833,  ,  , TE1_av_ld_aligning_data);


--TE1_W_alu_result[30] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[30]
--register power-up is low

TE1_W_alu_result[30] = DFFEAS(TE1L337, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L339,  );


--TE1_av_ld_byte3_data[5] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte3_data[5]
--register power-up is low

TE1_av_ld_byte3_data[5] = DFFEAS(SC2_src_data[29], CLOCK_50, !VF2_r_sync_rst,  , !TE1L940, TE1L833,  ,  , TE1_av_ld_aligning_data);


--TE1_W_alu_result[29] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[29]
--register power-up is low

TE1_W_alu_result[29] = DFFEAS(TE1L336, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L339,  );


--TE1_av_ld_byte3_data[4] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte3_data[4]
--register power-up is low

TE1_av_ld_byte3_data[4] = DFFEAS(SC2_src_data[28], CLOCK_50, !VF2_r_sync_rst,  , !TE1L940, TE1L833,  ,  , TE1_av_ld_aligning_data);


--TE1_W_alu_result[28] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_alu_result[28]
--register power-up is low

TE1_W_alu_result[28] = DFFEAS(TE1L335, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  , TE1L339,  );


--MF1_sr[9] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[9]
--register power-up is low

MF1_sr[9] = DFFEAS(MF1L88, A1L75,  ,  , MF1L25,  ,  , MF1L24,  );


--AF1_break_readreg[7] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[7]
--register power-up is low

AF1_break_readreg[7] = DFFEAS(LF1_jdo[7], CLOCK_50,  ,  , AF1L7,  ,  , AF1L8,  );


--KF1_MonDReg[7] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[7]
--register power-up is low

KF1_MonDReg[7] = DFFEAS(LF1_jdo[10], CLOCK_50,  ,  , KF1L50, SE2_q_a[7],  , KF1L61, LF1_take_action_ocimem_b);


--SE2_q_a[6] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[6]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE2_q_a[6]_PORT_A_data_in = KF1L125;
SE2_q_a[6]_PORT_A_data_in_reg = DFFE(SE2_q_a[6]_PORT_A_data_in, SE2_q_a[6]_clock_0, , , SE2_q_a[6]_clock_enable_0);
SE2_q_a[6]_PORT_A_address = BUS(KF1L106, KF1L107, KF1L108, KF1L109, KF1L110, KF1L111, KF1L112, KF1L113);
SE2_q_a[6]_PORT_A_address_reg = DFFE(SE2_q_a[6]_PORT_A_address, SE2_q_a[6]_clock_0, , , SE2_q_a[6]_clock_enable_0);
SE2_q_a[6]_PORT_A_write_enable = KF1L152;
SE2_q_a[6]_PORT_A_write_enable_reg = DFFE(SE2_q_a[6]_PORT_A_write_enable, SE2_q_a[6]_clock_0, , , SE2_q_a[6]_clock_enable_0);
SE2_q_a[6]_PORT_A_read_enable = !KF1L152;
SE2_q_a[6]_PORT_A_read_enable_reg = DFFE(SE2_q_a[6]_PORT_A_read_enable, SE2_q_a[6]_clock_0, , , SE2_q_a[6]_clock_enable_0);
SE2_q_a[6]_PORT_A_byte_mask = KF1L114;
SE2_q_a[6]_PORT_A_byte_mask_reg = DFFE(SE2_q_a[6]_PORT_A_byte_mask, SE2_q_a[6]_clock_0, , , SE2_q_a[6]_clock_enable_0);
SE2_q_a[6]_clock_0 = CLOCK_50;
SE2_q_a[6]_clock_enable_0 = KF1_ociram_reset_req;
SE2_q_a[6]_PORT_A_data_out = MEMORY(SE2_q_a[6]_PORT_A_data_in_reg, , SE2_q_a[6]_PORT_A_address_reg, , SE2_q_a[6]_PORT_A_write_enable_reg, SE2_q_a[6]_PORT_A_read_enable_reg, , , SE2_q_a[6]_PORT_A_byte_mask_reg, , SE2_q_a[6]_clock_0, , SE2_q_a[6]_clock_enable_0, , , , , );
SE2_q_a[6] = SE2_q_a[6]_PORT_A_data_out[0];


--S2_avalon_readdata[1] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|avalon_readdata[1]
--register power-up is low

S2_avalon_readdata[1] = DFFEAS(ZF1_q_a[1], CLOCK_50,  ,  , S2L53,  ,  , S2L52,  );


--UB2_data_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg[1]
--register power-up is low

UB2_data_reg[1] = DFFEAS(UB2L35, CLOCK_50, !VF2_r_sync_rst,  , RB7_rp_valid,  ,  , UB2L2,  );


--VB6_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[1]
--register power-up is low

VB6_av_readdata_pre[1] = DFFEAS(U2_ien_AE, CLOCK_50, !VF2_r_sync_rst,  ,  , NB4_q_b[1],  ,  , U2_read_0);


--AF1_break_readreg[18] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[18]
--register power-up is low

AF1_break_readreg[18] = DFFEAS(LF1_jdo[18], CLOCK_50,  ,  , AF1L7,  ,  , AF1L8,  );


--SE2_q_a[17] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[17]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE2_q_a[17]_PORT_A_data_in = KF1L136;
SE2_q_a[17]_PORT_A_data_in_reg = DFFE(SE2_q_a[17]_PORT_A_data_in, SE2_q_a[17]_clock_0, , , SE2_q_a[17]_clock_enable_0);
SE2_q_a[17]_PORT_A_address = BUS(KF1L106, KF1L107, KF1L108, KF1L109, KF1L110, KF1L111, KF1L112, KF1L113);
SE2_q_a[17]_PORT_A_address_reg = DFFE(SE2_q_a[17]_PORT_A_address, SE2_q_a[17]_clock_0, , , SE2_q_a[17]_clock_enable_0);
SE2_q_a[17]_PORT_A_write_enable = KF1L152;
SE2_q_a[17]_PORT_A_write_enable_reg = DFFE(SE2_q_a[17]_PORT_A_write_enable, SE2_q_a[17]_clock_0, , , SE2_q_a[17]_clock_enable_0);
SE2_q_a[17]_PORT_A_read_enable = !KF1L152;
SE2_q_a[17]_PORT_A_read_enable_reg = DFFE(SE2_q_a[17]_PORT_A_read_enable, SE2_q_a[17]_clock_0, , , SE2_q_a[17]_clock_enable_0);
SE2_q_a[17]_PORT_A_byte_mask = KF1L116;
SE2_q_a[17]_PORT_A_byte_mask_reg = DFFE(SE2_q_a[17]_PORT_A_byte_mask, SE2_q_a[17]_clock_0, , , SE2_q_a[17]_clock_enable_0);
SE2_q_a[17]_clock_0 = CLOCK_50;
SE2_q_a[17]_clock_enable_0 = KF1_ociram_reset_req;
SE2_q_a[17]_PORT_A_data_out = MEMORY(SE2_q_a[17]_PORT_A_data_in_reg, , SE2_q_a[17]_PORT_A_address_reg, , SE2_q_a[17]_PORT_A_write_enable_reg, SE2_q_a[17]_PORT_A_read_enable_reg, , , SE2_q_a[17]_PORT_A_byte_mask_reg, , SE2_q_a[17]_clock_0, , SE2_q_a[17]_clock_enable_0, , , , , );
SE2_q_a[17] = SE2_q_a[17]_PORT_A_data_out[0];


--MF1_sr[16] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[16]
--register power-up is low

MF1_sr[16] = DFFEAS(MF1L89, A1L75,  ,  , MF1L46,  ,  , MF1L42,  );


--SE2_q_a[8] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[8]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE2_q_a[8]_PORT_A_data_in = KF1L127;
SE2_q_a[8]_PORT_A_data_in_reg = DFFE(SE2_q_a[8]_PORT_A_data_in, SE2_q_a[8]_clock_0, , , SE2_q_a[8]_clock_enable_0);
SE2_q_a[8]_PORT_A_address = BUS(KF1L106, KF1L107, KF1L108, KF1L109, KF1L110, KF1L111, KF1L112, KF1L113);
SE2_q_a[8]_PORT_A_address_reg = DFFE(SE2_q_a[8]_PORT_A_address, SE2_q_a[8]_clock_0, , , SE2_q_a[8]_clock_enable_0);
SE2_q_a[8]_PORT_A_write_enable = KF1L152;
SE2_q_a[8]_PORT_A_write_enable_reg = DFFE(SE2_q_a[8]_PORT_A_write_enable, SE2_q_a[8]_clock_0, , , SE2_q_a[8]_clock_enable_0);
SE2_q_a[8]_PORT_A_read_enable = !KF1L152;
SE2_q_a[8]_PORT_A_read_enable_reg = DFFE(SE2_q_a[8]_PORT_A_read_enable, SE2_q_a[8]_clock_0, , , SE2_q_a[8]_clock_enable_0);
SE2_q_a[8]_PORT_A_byte_mask = KF1L115;
SE2_q_a[8]_PORT_A_byte_mask_reg = DFFE(SE2_q_a[8]_PORT_A_byte_mask, SE2_q_a[8]_clock_0, , , SE2_q_a[8]_clock_enable_0);
SE2_q_a[8]_clock_0 = CLOCK_50;
SE2_q_a[8]_clock_enable_0 = KF1_ociram_reset_req;
SE2_q_a[8]_PORT_A_data_out = MEMORY(SE2_q_a[8]_PORT_A_data_in_reg, , SE2_q_a[8]_PORT_A_address_reg, , SE2_q_a[8]_PORT_A_write_enable_reg, SE2_q_a[8]_PORT_A_read_enable_reg, , , SE2_q_a[8]_PORT_A_byte_mask_reg, , SE2_q_a[8]_clock_0, , SE2_q_a[8]_clock_enable_0, , , , , );
SE2_q_a[8] = SE2_q_a[8]_PORT_A_data_out[0];


--SE2_q_a[9] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[9]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE2_q_a[9]_PORT_A_data_in = KF1L128;
SE2_q_a[9]_PORT_A_data_in_reg = DFFE(SE2_q_a[9]_PORT_A_data_in, SE2_q_a[9]_clock_0, , , SE2_q_a[9]_clock_enable_0);
SE2_q_a[9]_PORT_A_address = BUS(KF1L106, KF1L107, KF1L108, KF1L109, KF1L110, KF1L111, KF1L112, KF1L113);
SE2_q_a[9]_PORT_A_address_reg = DFFE(SE2_q_a[9]_PORT_A_address, SE2_q_a[9]_clock_0, , , SE2_q_a[9]_clock_enable_0);
SE2_q_a[9]_PORT_A_write_enable = KF1L152;
SE2_q_a[9]_PORT_A_write_enable_reg = DFFE(SE2_q_a[9]_PORT_A_write_enable, SE2_q_a[9]_clock_0, , , SE2_q_a[9]_clock_enable_0);
SE2_q_a[9]_PORT_A_read_enable = !KF1L152;
SE2_q_a[9]_PORT_A_read_enable_reg = DFFE(SE2_q_a[9]_PORT_A_read_enable, SE2_q_a[9]_clock_0, , , SE2_q_a[9]_clock_enable_0);
SE2_q_a[9]_PORT_A_byte_mask = KF1L115;
SE2_q_a[9]_PORT_A_byte_mask_reg = DFFE(SE2_q_a[9]_PORT_A_byte_mask, SE2_q_a[9]_clock_0, , , SE2_q_a[9]_clock_enable_0);
SE2_q_a[9]_clock_0 = CLOCK_50;
SE2_q_a[9]_clock_enable_0 = KF1_ociram_reset_req;
SE2_q_a[9]_PORT_A_data_out = MEMORY(SE2_q_a[9]_PORT_A_data_in_reg, , SE2_q_a[9]_PORT_A_address_reg, , SE2_q_a[9]_PORT_A_write_enable_reg, SE2_q_a[9]_PORT_A_read_enable_reg, , , SE2_q_a[9]_PORT_A_byte_mask_reg, , SE2_q_a[9]_clock_0, , SE2_q_a[9]_clock_enable_0, , , , , );
SE2_q_a[9] = SE2_q_a[9]_PORT_A_data_out[0];


--SE2_q_a[10] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[10]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE2_q_a[10]_PORT_A_data_in = KF1L129;
SE2_q_a[10]_PORT_A_data_in_reg = DFFE(SE2_q_a[10]_PORT_A_data_in, SE2_q_a[10]_clock_0, , , SE2_q_a[10]_clock_enable_0);
SE2_q_a[10]_PORT_A_address = BUS(KF1L106, KF1L107, KF1L108, KF1L109, KF1L110, KF1L111, KF1L112, KF1L113);
SE2_q_a[10]_PORT_A_address_reg = DFFE(SE2_q_a[10]_PORT_A_address, SE2_q_a[10]_clock_0, , , SE2_q_a[10]_clock_enable_0);
SE2_q_a[10]_PORT_A_write_enable = KF1L152;
SE2_q_a[10]_PORT_A_write_enable_reg = DFFE(SE2_q_a[10]_PORT_A_write_enable, SE2_q_a[10]_clock_0, , , SE2_q_a[10]_clock_enable_0);
SE2_q_a[10]_PORT_A_read_enable = !KF1L152;
SE2_q_a[10]_PORT_A_read_enable_reg = DFFE(SE2_q_a[10]_PORT_A_read_enable, SE2_q_a[10]_clock_0, , , SE2_q_a[10]_clock_enable_0);
SE2_q_a[10]_PORT_A_byte_mask = KF1L115;
SE2_q_a[10]_PORT_A_byte_mask_reg = DFFE(SE2_q_a[10]_PORT_A_byte_mask, SE2_q_a[10]_clock_0, , , SE2_q_a[10]_clock_enable_0);
SE2_q_a[10]_clock_0 = CLOCK_50;
SE2_q_a[10]_clock_enable_0 = KF1_ociram_reset_req;
SE2_q_a[10]_PORT_A_data_out = MEMORY(SE2_q_a[10]_PORT_A_data_in_reg, , SE2_q_a[10]_PORT_A_address_reg, , SE2_q_a[10]_PORT_A_write_enable_reg, SE2_q_a[10]_PORT_A_read_enable_reg, , , SE2_q_a[10]_PORT_A_byte_mask_reg, , SE2_q_a[10]_clock_0, , SE2_q_a[10]_clock_enable_0, , , , , );
SE2_q_a[10] = SE2_q_a[10]_PORT_A_data_out[0];


--SE2_q_a[7] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[7]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE2_q_a[7]_PORT_A_data_in = KF1L126;
SE2_q_a[7]_PORT_A_data_in_reg = DFFE(SE2_q_a[7]_PORT_A_data_in, SE2_q_a[7]_clock_0, , , SE2_q_a[7]_clock_enable_0);
SE2_q_a[7]_PORT_A_address = BUS(KF1L106, KF1L107, KF1L108, KF1L109, KF1L110, KF1L111, KF1L112, KF1L113);
SE2_q_a[7]_PORT_A_address_reg = DFFE(SE2_q_a[7]_PORT_A_address, SE2_q_a[7]_clock_0, , , SE2_q_a[7]_clock_enable_0);
SE2_q_a[7]_PORT_A_write_enable = KF1L152;
SE2_q_a[7]_PORT_A_write_enable_reg = DFFE(SE2_q_a[7]_PORT_A_write_enable, SE2_q_a[7]_clock_0, , , SE2_q_a[7]_clock_enable_0);
SE2_q_a[7]_PORT_A_read_enable = !KF1L152;
SE2_q_a[7]_PORT_A_read_enable_reg = DFFE(SE2_q_a[7]_PORT_A_read_enable, SE2_q_a[7]_clock_0, , , SE2_q_a[7]_clock_enable_0);
SE2_q_a[7]_PORT_A_byte_mask = KF1L114;
SE2_q_a[7]_PORT_A_byte_mask_reg = DFFE(SE2_q_a[7]_PORT_A_byte_mask, SE2_q_a[7]_clock_0, , , SE2_q_a[7]_clock_enable_0);
SE2_q_a[7]_clock_0 = CLOCK_50;
SE2_q_a[7]_clock_enable_0 = KF1_ociram_reset_req;
SE2_q_a[7]_PORT_A_data_out = MEMORY(SE2_q_a[7]_PORT_A_data_in_reg, , SE2_q_a[7]_PORT_A_address_reg, , SE2_q_a[7]_PORT_A_write_enable_reg, SE2_q_a[7]_PORT_A_read_enable_reg, , , SE2_q_a[7]_PORT_A_byte_mask_reg, , SE2_q_a[7]_clock_0, , SE2_q_a[7]_clock_enable_0, , , , , );
SE2_q_a[7] = SE2_q_a[7]_PORT_A_data_out[0];


--MF1_sr[23] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[23]
--register power-up is low

MF1_sr[23] = DFFEAS(MF1L90, A1L75,  ,  , MF1L46,  ,  , MF1L42,  );


--AF1_break_readreg[21] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[21]
--register power-up is low

AF1_break_readreg[21] = DFFEAS(LF1_jdo[21], CLOCK_50,  ,  , AF1L7,  ,  , AF1L8,  );


--KF1_MonDReg[21] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[21]
--register power-up is low

KF1_MonDReg[21] = DFFEAS(LF1_jdo[24], CLOCK_50,  ,  , KF1L50, SE2_q_a[21],  , KF1L61, LF1_take_action_ocimem_b);


--SE2_q_a[20] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[20]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE2_q_a[20]_PORT_A_data_in = KF1L139;
SE2_q_a[20]_PORT_A_data_in_reg = DFFE(SE2_q_a[20]_PORT_A_data_in, SE2_q_a[20]_clock_0, , , SE2_q_a[20]_clock_enable_0);
SE2_q_a[20]_PORT_A_address = BUS(KF1L106, KF1L107, KF1L108, KF1L109, KF1L110, KF1L111, KF1L112, KF1L113);
SE2_q_a[20]_PORT_A_address_reg = DFFE(SE2_q_a[20]_PORT_A_address, SE2_q_a[20]_clock_0, , , SE2_q_a[20]_clock_enable_0);
SE2_q_a[20]_PORT_A_write_enable = KF1L152;
SE2_q_a[20]_PORT_A_write_enable_reg = DFFE(SE2_q_a[20]_PORT_A_write_enable, SE2_q_a[20]_clock_0, , , SE2_q_a[20]_clock_enable_0);
SE2_q_a[20]_PORT_A_read_enable = !KF1L152;
SE2_q_a[20]_PORT_A_read_enable_reg = DFFE(SE2_q_a[20]_PORT_A_read_enable, SE2_q_a[20]_clock_0, , , SE2_q_a[20]_clock_enable_0);
SE2_q_a[20]_PORT_A_byte_mask = KF1L116;
SE2_q_a[20]_PORT_A_byte_mask_reg = DFFE(SE2_q_a[20]_PORT_A_byte_mask, SE2_q_a[20]_clock_0, , , SE2_q_a[20]_clock_enable_0);
SE2_q_a[20]_clock_0 = CLOCK_50;
SE2_q_a[20]_clock_enable_0 = KF1_ociram_reset_req;
SE2_q_a[20]_PORT_A_data_out = MEMORY(SE2_q_a[20]_PORT_A_data_in_reg, , SE2_q_a[20]_PORT_A_address_reg, , SE2_q_a[20]_PORT_A_write_enable_reg, SE2_q_a[20]_PORT_A_read_enable_reg, , , SE2_q_a[20]_PORT_A_byte_mask_reg, , SE2_q_a[20]_clock_0, , SE2_q_a[20]_clock_enable_0, , , , , );
SE2_q_a[20] = SE2_q_a[20]_PORT_A_data_out[0];


--SE2_q_a[19] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[19]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE2_q_a[19]_PORT_A_data_in = KF1L138;
SE2_q_a[19]_PORT_A_data_in_reg = DFFE(SE2_q_a[19]_PORT_A_data_in, SE2_q_a[19]_clock_0, , , SE2_q_a[19]_clock_enable_0);
SE2_q_a[19]_PORT_A_address = BUS(KF1L106, KF1L107, KF1L108, KF1L109, KF1L110, KF1L111, KF1L112, KF1L113);
SE2_q_a[19]_PORT_A_address_reg = DFFE(SE2_q_a[19]_PORT_A_address, SE2_q_a[19]_clock_0, , , SE2_q_a[19]_clock_enable_0);
SE2_q_a[19]_PORT_A_write_enable = KF1L152;
SE2_q_a[19]_PORT_A_write_enable_reg = DFFE(SE2_q_a[19]_PORT_A_write_enable, SE2_q_a[19]_clock_0, , , SE2_q_a[19]_clock_enable_0);
SE2_q_a[19]_PORT_A_read_enable = !KF1L152;
SE2_q_a[19]_PORT_A_read_enable_reg = DFFE(SE2_q_a[19]_PORT_A_read_enable, SE2_q_a[19]_clock_0, , , SE2_q_a[19]_clock_enable_0);
SE2_q_a[19]_PORT_A_byte_mask = KF1L116;
SE2_q_a[19]_PORT_A_byte_mask_reg = DFFE(SE2_q_a[19]_PORT_A_byte_mask, SE2_q_a[19]_clock_0, , , SE2_q_a[19]_clock_enable_0);
SE2_q_a[19]_clock_0 = CLOCK_50;
SE2_q_a[19]_clock_enable_0 = KF1_ociram_reset_req;
SE2_q_a[19]_PORT_A_data_out = MEMORY(SE2_q_a[19]_PORT_A_data_in_reg, , SE2_q_a[19]_PORT_A_address_reg, , SE2_q_a[19]_PORT_A_write_enable_reg, SE2_q_a[19]_PORT_A_read_enable_reg, , , SE2_q_a[19]_PORT_A_byte_mask_reg, , SE2_q_a[19]_clock_0, , SE2_q_a[19]_clock_enable_0, , , , , );
SE2_q_a[19] = SE2_q_a[19]_PORT_A_data_out[0];


--VB6_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[16]
--register power-up is low

VB6_av_readdata_pre[16] = DFFEAS(U2L30, CLOCK_50, !VF2_r_sync_rst,  ,  , QB4_counter_reg_bit[0],  ,  , U2_read_0);


--TE1L138 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~81
TE1L138_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[16]) ) + ( TE1_E_src1[16] ) + ( TE1L95 );
TE1L138 = SUM(TE1L138_adder_eqn);

--TE1L139 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~82
TE1L139_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[16]) ) + ( TE1_E_src1[16] ) + ( TE1L95 );
TE1L139 = CARRY(TE1L139_adder_eqn);


--S1_rw is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|rw
--register power-up is low

S1_rw = DFFEAS(S1L71, CLOCK_50,  ,  ,  , VCC,  ,  , VF1_r_sync_rst);


--S2_rw is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|rw
--register power-up is low

S2_rw = DFFEAS(S2L72, CLOCK_50,  ,  ,  , VCC,  ,  , VF2_r_sync_rst);


--S1_write_data[7] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|write_data[7]
--register power-up is low

S1_write_data[7] = DFFEAS(UB3_data_reg[7], CLOCK_50,  ,  ,  , MD1_d_writedata[7],  , VF1_r_sync_rst, !UB3_use_reg);


--S2_write_data[7] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|write_data[7]
--register power-up is low

S2_write_data[7] = DFFEAS(UB4_data_reg[7], CLOCK_50,  ,  ,  , TE1_d_writedata[7],  , VF2_r_sync_rst, !UB4_use_reg);


--S1_byte_enable[1] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|byte_enable[1]
--register power-up is low

S1_byte_enable[1] = DFFEAS(UB3L40, CLOCK_50,  ,  ,  ,  ,  , VF1_r_sync_rst,  );


--S2_byte_enable[1] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|byte_enable[1]
--register power-up is low

S2_byte_enable[1] = DFFEAS(UB4L40, CLOCK_50,  ,  ,  ,  ,  , VF2_r_sync_rst,  );


--S1_address[1] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|address[1]
--register power-up is low

S1_address[1] = DFFEAS(UB3L41, CLOCK_50,  ,  ,  ,  ,  , VF1_r_sync_rst,  );


--S2_address[1] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|address[1]
--register power-up is low

S2_address[1] = DFFEAS(UB4L41, CLOCK_50,  ,  ,  ,  ,  , VF2_r_sync_rst,  );


--S1_address[2] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|address[2]
--register power-up is low

S1_address[2] = DFFEAS(UB3L42, CLOCK_50,  ,  ,  ,  ,  , VF1_r_sync_rst,  );


--S2_address[2] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|address[2]
--register power-up is low

S2_address[2] = DFFEAS(UB4L42, CLOCK_50,  ,  ,  ,  ,  , VF2_r_sync_rst,  );


--S1_address[3] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|address[3]
--register power-up is low

S1_address[3] = DFFEAS(UB3L43, CLOCK_50,  ,  ,  ,  ,  , VF1_r_sync_rst,  );


--S2_address[3] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|address[3]
--register power-up is low

S2_address[3] = DFFEAS(UB4L43, CLOCK_50,  ,  ,  ,  ,  , VF2_r_sync_rst,  );


--S1_address[4] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|address[4]
--register power-up is low

S1_address[4] = DFFEAS(UB3L44, CLOCK_50,  ,  ,  ,  ,  , VF1_r_sync_rst,  );


--S2_address[4] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|address[4]
--register power-up is low

S2_address[4] = DFFEAS(UB4L44, CLOCK_50,  ,  ,  ,  ,  , VF2_r_sync_rst,  );


--S1_address[5] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|address[5]
--register power-up is low

S1_address[5] = DFFEAS(UB3L45, CLOCK_50,  ,  ,  ,  ,  , VF1_r_sync_rst,  );


--S2_address[5] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|address[5]
--register power-up is low

S2_address[5] = DFFEAS(UB4L45, CLOCK_50,  ,  ,  ,  ,  , VF2_r_sync_rst,  );


--S1_address[6] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|address[6]
--register power-up is low

S1_address[6] = DFFEAS(UB3L46, CLOCK_50,  ,  ,  ,  ,  , VF1_r_sync_rst,  );


--S2_address[6] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|address[6]
--register power-up is low

S2_address[6] = DFFEAS(UB4L46, CLOCK_50,  ,  ,  ,  ,  , VF2_r_sync_rst,  );


--S1_address[7] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|address[7]
--register power-up is low

S1_address[7] = DFFEAS(UB3L47, CLOCK_50,  ,  ,  ,  ,  , VF1_r_sync_rst,  );


--S2_address[7] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|address[7]
--register power-up is low

S2_address[7] = DFFEAS(UB4L47, CLOCK_50,  ,  ,  ,  ,  , VF2_r_sync_rst,  );


--S1_address[8] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|address[8]
--register power-up is low

S1_address[8] = DFFEAS(UB3L48, CLOCK_50,  ,  ,  ,  ,  , VF1_r_sync_rst,  );


--S2_address[8] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|address[8]
--register power-up is low

S2_address[8] = DFFEAS(UB4L48, CLOCK_50,  ,  ,  ,  ,  , VF2_r_sync_rst,  );


--S1_address[9] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|address[9]
--register power-up is low

S1_address[9] = DFFEAS(UB3L49, CLOCK_50,  ,  ,  ,  ,  , VF1_r_sync_rst,  );


--S2_address[9] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|address[9]
--register power-up is low

S2_address[9] = DFFEAS(UB4L49, CLOCK_50,  ,  ,  ,  ,  , VF2_r_sync_rst,  );


--S1_address[10] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|address[10]
--register power-up is low

S1_address[10] = DFFEAS(UB3L50, CLOCK_50,  ,  ,  ,  ,  , VF1_r_sync_rst,  );


--S2_address[10] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|address[10]
--register power-up is low

S2_address[10] = DFFEAS(UB4L50, CLOCK_50,  ,  ,  ,  ,  , VF2_r_sync_rst,  );


--ZF1_q_a[15] is Bus_Arbiter:u1|external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[15]
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Registered
ZF1_q_a[15]_PORT_A_data_in = D1L32;
ZF1_q_a[15]_PORT_A_data_in_reg = DFFE(ZF1_q_a[15]_PORT_A_data_in, ZF1_q_a[15]_clock_0, , , );
ZF1_q_a[15]_PORT_A_address = BUS(D1L12, D1L1, D1L2, D1L3, D1L4, D1L5, D1L6, D1L7, D1L8, D1L9, D1L10);
ZF1_q_a[15]_PORT_A_address_reg = DFFE(ZF1_q_a[15]_PORT_A_address, ZF1_q_a[15]_clock_0, , , );
ZF1_q_a[15]_PORT_A_write_enable = XF1_ram_wren;
ZF1_q_a[15]_PORT_A_write_enable_reg = DFFE(ZF1_q_a[15]_PORT_A_write_enable, ZF1_q_a[15]_clock_0, , , );
ZF1_q_a[15]_PORT_A_read_enable = VCC;
ZF1_q_a[15]_PORT_A_read_enable_reg = DFFE(ZF1_q_a[15]_PORT_A_read_enable, ZF1_q_a[15]_clock_0, , , );
ZF1_q_a[15]_clock_0 = CLOCK_50;
ZF1_q_a[15]_PORT_A_data_out = MEMORY(ZF1_q_a[15]_PORT_A_data_in_reg, , ZF1_q_a[15]_PORT_A_address_reg, , ZF1_q_a[15]_PORT_A_write_enable_reg, ZF1_q_a[15]_PORT_A_read_enable_reg, , , , , ZF1_q_a[15]_clock_0, , , , , , , );
ZF1_q_a[15]_PORT_A_data_out_reg = DFFE(ZF1_q_a[15]_PORT_A_data_out, ZF1_q_a[15]_clock_0, , , );
ZF1_q_a[15] = ZF1_q_a[15]_PORT_A_data_out_reg[0];


--SE1_q_a[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[22]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE1_q_a[22]_PORT_A_data_in = FE1L141;
SE1_q_a[22]_PORT_A_data_in_reg = DFFE(SE1_q_a[22]_PORT_A_data_in, SE1_q_a[22]_clock_0, , , SE1_q_a[22]_clock_enable_0);
SE1_q_a[22]_PORT_A_address = BUS(FE1L106, FE1L107, FE1L108, FE1L109, FE1L110, FE1L111, FE1L112, FE1L113);
SE1_q_a[22]_PORT_A_address_reg = DFFE(SE1_q_a[22]_PORT_A_address, SE1_q_a[22]_clock_0, , , SE1_q_a[22]_clock_enable_0);
SE1_q_a[22]_PORT_A_write_enable = FE1L152;
SE1_q_a[22]_PORT_A_write_enable_reg = DFFE(SE1_q_a[22]_PORT_A_write_enable, SE1_q_a[22]_clock_0, , , SE1_q_a[22]_clock_enable_0);
SE1_q_a[22]_PORT_A_read_enable = !FE1L152;
SE1_q_a[22]_PORT_A_read_enable_reg = DFFE(SE1_q_a[22]_PORT_A_read_enable, SE1_q_a[22]_clock_0, , , SE1_q_a[22]_clock_enable_0);
SE1_q_a[22]_PORT_A_byte_mask = FE1L116;
SE1_q_a[22]_PORT_A_byte_mask_reg = DFFE(SE1_q_a[22]_PORT_A_byte_mask, SE1_q_a[22]_clock_0, , , SE1_q_a[22]_clock_enable_0);
SE1_q_a[22]_clock_0 = CLOCK_50;
SE1_q_a[22]_clock_enable_0 = FE1_ociram_reset_req;
SE1_q_a[22]_PORT_A_data_out = MEMORY(SE1_q_a[22]_PORT_A_data_in_reg, , SE1_q_a[22]_PORT_A_address_reg, , SE1_q_a[22]_PORT_A_write_enable_reg, SE1_q_a[22]_PORT_A_read_enable_reg, , , SE1_q_a[22]_PORT_A_byte_mask_reg, , SE1_q_a[22]_clock_0, , SE1_q_a[22]_clock_enable_0, , , , , );
SE1_q_a[22] = SE1_q_a[22]_PORT_A_data_out[0];


--SE1_q_a[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[23]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE1_q_a[23]_PORT_A_data_in = FE1L142;
SE1_q_a[23]_PORT_A_data_in_reg = DFFE(SE1_q_a[23]_PORT_A_data_in, SE1_q_a[23]_clock_0, , , SE1_q_a[23]_clock_enable_0);
SE1_q_a[23]_PORT_A_address = BUS(FE1L106, FE1L107, FE1L108, FE1L109, FE1L110, FE1L111, FE1L112, FE1L113);
SE1_q_a[23]_PORT_A_address_reg = DFFE(SE1_q_a[23]_PORT_A_address, SE1_q_a[23]_clock_0, , , SE1_q_a[23]_clock_enable_0);
SE1_q_a[23]_PORT_A_write_enable = FE1L152;
SE1_q_a[23]_PORT_A_write_enable_reg = DFFE(SE1_q_a[23]_PORT_A_write_enable, SE1_q_a[23]_clock_0, , , SE1_q_a[23]_clock_enable_0);
SE1_q_a[23]_PORT_A_read_enable = !FE1L152;
SE1_q_a[23]_PORT_A_read_enable_reg = DFFE(SE1_q_a[23]_PORT_A_read_enable, SE1_q_a[23]_clock_0, , , SE1_q_a[23]_clock_enable_0);
SE1_q_a[23]_PORT_A_byte_mask = FE1L116;
SE1_q_a[23]_PORT_A_byte_mask_reg = DFFE(SE1_q_a[23]_PORT_A_byte_mask, SE1_q_a[23]_clock_0, , , SE1_q_a[23]_clock_enable_0);
SE1_q_a[23]_clock_0 = CLOCK_50;
SE1_q_a[23]_clock_enable_0 = FE1_ociram_reset_req;
SE1_q_a[23]_PORT_A_data_out = MEMORY(SE1_q_a[23]_PORT_A_data_in_reg, , SE1_q_a[23]_PORT_A_address_reg, , SE1_q_a[23]_PORT_A_write_enable_reg, SE1_q_a[23]_PORT_A_read_enable_reg, , , SE1_q_a[23]_PORT_A_byte_mask_reg, , SE1_q_a[23]_clock_0, , SE1_q_a[23]_clock_enable_0, , , , , );
SE1_q_a[23] = SE1_q_a[23]_PORT_A_data_out[0];


--ZF1_q_a[3] is Bus_Arbiter:u1|external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[3]
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Registered
ZF1_q_a[3]_PORT_A_data_in = D1L20;
ZF1_q_a[3]_PORT_A_data_in_reg = DFFE(ZF1_q_a[3]_PORT_A_data_in, ZF1_q_a[3]_clock_0, , , );
ZF1_q_a[3]_PORT_A_address = BUS(D1L12, D1L1, D1L2, D1L3, D1L4, D1L5, D1L6, D1L7, D1L8, D1L9, D1L10);
ZF1_q_a[3]_PORT_A_address_reg = DFFE(ZF1_q_a[3]_PORT_A_address, ZF1_q_a[3]_clock_0, , , );
ZF1_q_a[3]_PORT_A_write_enable = XF1_ram_wren;
ZF1_q_a[3]_PORT_A_write_enable_reg = DFFE(ZF1_q_a[3]_PORT_A_write_enable, ZF1_q_a[3]_clock_0, , , );
ZF1_q_a[3]_PORT_A_read_enable = VCC;
ZF1_q_a[3]_PORT_A_read_enable_reg = DFFE(ZF1_q_a[3]_PORT_A_read_enable, ZF1_q_a[3]_clock_0, , , );
ZF1_q_a[3]_clock_0 = CLOCK_50;
ZF1_q_a[3]_PORT_A_data_out = MEMORY(ZF1_q_a[3]_PORT_A_data_in_reg, , ZF1_q_a[3]_PORT_A_address_reg, , ZF1_q_a[3]_PORT_A_write_enable_reg, ZF1_q_a[3]_PORT_A_read_enable_reg, , , , , ZF1_q_a[3]_clock_0, , , , , , , );
ZF1_q_a[3]_PORT_A_data_out_reg = DFFE(ZF1_q_a[3]_PORT_A_data_out, ZF1_q_a[3]_clock_0, , , );
ZF1_q_a[3] = ZF1_q_a[3]_PORT_A_data_out_reg[0];


--NB2_q_b[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB2_q_b[3]_PORT_A_data_in = DB1_wdata[3];
NB2_q_b[3]_PORT_A_data_in_reg = DFFE(NB2_q_b[3]_PORT_A_data_in, NB2_q_b[3]_clock_0, , , );
NB2_q_b[3]_PORT_A_address = BUS(PB4_counter_reg_bit[0], PB4_counter_reg_bit[1], PB4_counter_reg_bit[2], PB4_counter_reg_bit[3], PB4_counter_reg_bit[4], PB4_counter_reg_bit[5]);
NB2_q_b[3]_PORT_A_address_reg = DFFE(NB2_q_b[3]_PORT_A_address, NB2_q_b[3]_clock_0, , , );
NB2_q_b[3]_PORT_B_address = BUS(PB3_counter_reg_bit[0], PB3_counter_reg_bit[1], PB3_counter_reg_bit[2], PB3_counter_reg_bit[3], PB3_counter_reg_bit[4], PB3_counter_reg_bit[5]);
NB2_q_b[3]_PORT_B_address_reg = DFFE(NB2_q_b[3]_PORT_B_address, NB2_q_b[3]_clock_1, , , NB2_q_b[3]_clock_enable_1);
NB2_q_b[3]_PORT_A_write_enable = U1_wr_rfifo;
NB2_q_b[3]_PORT_A_write_enable_reg = DFFE(NB2_q_b[3]_PORT_A_write_enable, NB2_q_b[3]_clock_0, , , );
NB2_q_b[3]_PORT_B_read_enable = VCC;
NB2_q_b[3]_PORT_B_read_enable_reg = DFFE(NB2_q_b[3]_PORT_B_read_enable, NB2_q_b[3]_clock_1, , , NB2_q_b[3]_clock_enable_1);
NB2_q_b[3]_clock_0 = CLOCK_50;
NB2_q_b[3]_clock_1 = CLOCK_50;
NB2_q_b[3]_clock_enable_0 = U1_wr_rfifo;
NB2_q_b[3]_clock_enable_1 = U1L74;
NB2_q_b[3]_PORT_B_data_out = MEMORY(NB2_q_b[3]_PORT_A_data_in_reg, , NB2_q_b[3]_PORT_A_address_reg, NB2_q_b[3]_PORT_B_address_reg, NB2_q_b[3]_PORT_A_write_enable_reg, , , NB2_q_b[3]_PORT_B_read_enable_reg, , , NB2_q_b[3]_clock_0, NB2_q_b[3]_clock_1, NB2_q_b[3]_clock_enable_0, NB2_q_b[3]_clock_enable_1, , , , );
NB2_q_b[3] = NB2_q_b[3]_PORT_B_data_out[0];


--QD1_readdata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[27]
--register power-up is low

QD1_readdata[27] = DFFEAS(VD1L9, CLOCK_50,  ,  ,  , SE1_q_a[27],  ,  , !QD1_address[8]);


--QD1_readdata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[28]
--register power-up is low

QD1_readdata[28] = DFFEAS(VD1L9, CLOCK_50,  ,  ,  , SE1_q_a[28],  ,  , !QD1_address[8]);


--QD1_readdata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[29]
--register power-up is low

QD1_readdata[29] = DFFEAS(VD1L9, CLOCK_50,  ,  ,  , SE1_q_a[29],  ,  , !QD1_address[8]);


--QD1_readdata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[30]
--register power-up is low

QD1_readdata[30] = DFFEAS(VD1L9, CLOCK_50,  ,  ,  , SE1_q_a[30],  ,  , !QD1_address[8]);


--QD1_readdata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[31]
--register power-up is low

QD1_readdata[31] = DFFEAS(VD1L9, CLOCK_50,  ,  ,  , SE1_q_a[31],  ,  , !QD1_address[8]);


--ZF1_q_a[4] is Bus_Arbiter:u1|external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[4]
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Registered
ZF1_q_a[4]_PORT_A_data_in = D1L21;
ZF1_q_a[4]_PORT_A_data_in_reg = DFFE(ZF1_q_a[4]_PORT_A_data_in, ZF1_q_a[4]_clock_0, , , );
ZF1_q_a[4]_PORT_A_address = BUS(D1L12, D1L1, D1L2, D1L3, D1L4, D1L5, D1L6, D1L7, D1L8, D1L9, D1L10);
ZF1_q_a[4]_PORT_A_address_reg = DFFE(ZF1_q_a[4]_PORT_A_address, ZF1_q_a[4]_clock_0, , , );
ZF1_q_a[4]_PORT_A_write_enable = XF1_ram_wren;
ZF1_q_a[4]_PORT_A_write_enable_reg = DFFE(ZF1_q_a[4]_PORT_A_write_enable, ZF1_q_a[4]_clock_0, , , );
ZF1_q_a[4]_PORT_A_read_enable = VCC;
ZF1_q_a[4]_PORT_A_read_enable_reg = DFFE(ZF1_q_a[4]_PORT_A_read_enable, ZF1_q_a[4]_clock_0, , , );
ZF1_q_a[4]_clock_0 = CLOCK_50;
ZF1_q_a[4]_PORT_A_data_out = MEMORY(ZF1_q_a[4]_PORT_A_data_in_reg, , ZF1_q_a[4]_PORT_A_address_reg, , ZF1_q_a[4]_PORT_A_write_enable_reg, ZF1_q_a[4]_PORT_A_read_enable_reg, , , , , ZF1_q_a[4]_clock_0, , , , , , , );
ZF1_q_a[4]_PORT_A_data_out_reg = DFFE(ZF1_q_a[4]_PORT_A_data_out, ZF1_q_a[4]_clock_0, , , );
ZF1_q_a[4] = ZF1_q_a[4]_PORT_A_data_out_reg[0];


--NB2_q_b[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB2_q_b[4]_PORT_A_data_in = DB1_wdata[4];
NB2_q_b[4]_PORT_A_data_in_reg = DFFE(NB2_q_b[4]_PORT_A_data_in, NB2_q_b[4]_clock_0, , , );
NB2_q_b[4]_PORT_A_address = BUS(PB4_counter_reg_bit[0], PB4_counter_reg_bit[1], PB4_counter_reg_bit[2], PB4_counter_reg_bit[3], PB4_counter_reg_bit[4], PB4_counter_reg_bit[5]);
NB2_q_b[4]_PORT_A_address_reg = DFFE(NB2_q_b[4]_PORT_A_address, NB2_q_b[4]_clock_0, , , );
NB2_q_b[4]_PORT_B_address = BUS(PB3_counter_reg_bit[0], PB3_counter_reg_bit[1], PB3_counter_reg_bit[2], PB3_counter_reg_bit[3], PB3_counter_reg_bit[4], PB3_counter_reg_bit[5]);
NB2_q_b[4]_PORT_B_address_reg = DFFE(NB2_q_b[4]_PORT_B_address, NB2_q_b[4]_clock_1, , , NB2_q_b[4]_clock_enable_1);
NB2_q_b[4]_PORT_A_write_enable = U1_wr_rfifo;
NB2_q_b[4]_PORT_A_write_enable_reg = DFFE(NB2_q_b[4]_PORT_A_write_enable, NB2_q_b[4]_clock_0, , , );
NB2_q_b[4]_PORT_B_read_enable = VCC;
NB2_q_b[4]_PORT_B_read_enable_reg = DFFE(NB2_q_b[4]_PORT_B_read_enable, NB2_q_b[4]_clock_1, , , NB2_q_b[4]_clock_enable_1);
NB2_q_b[4]_clock_0 = CLOCK_50;
NB2_q_b[4]_clock_1 = CLOCK_50;
NB2_q_b[4]_clock_enable_0 = U1_wr_rfifo;
NB2_q_b[4]_clock_enable_1 = U1L74;
NB2_q_b[4]_PORT_B_data_out = MEMORY(NB2_q_b[4]_PORT_A_data_in_reg, , NB2_q_b[4]_PORT_A_address_reg, NB2_q_b[4]_PORT_B_address_reg, NB2_q_b[4]_PORT_A_write_enable_reg, , , NB2_q_b[4]_PORT_B_read_enable_reg, , , NB2_q_b[4]_clock_0, NB2_q_b[4]_clock_1, NB2_q_b[4]_clock_enable_0, NB2_q_b[4]_clock_enable_1, , , , );
NB2_q_b[4] = NB2_q_b[4]_PORT_B_data_out[0];


--ZF1_q_a[5] is Bus_Arbiter:u1|external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[5]
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Registered
ZF1_q_a[5]_PORT_A_data_in = D1L22;
ZF1_q_a[5]_PORT_A_data_in_reg = DFFE(ZF1_q_a[5]_PORT_A_data_in, ZF1_q_a[5]_clock_0, , , );
ZF1_q_a[5]_PORT_A_address = BUS(D1L12, D1L1, D1L2, D1L3, D1L4, D1L5, D1L6, D1L7, D1L8, D1L9, D1L10);
ZF1_q_a[5]_PORT_A_address_reg = DFFE(ZF1_q_a[5]_PORT_A_address, ZF1_q_a[5]_clock_0, , , );
ZF1_q_a[5]_PORT_A_write_enable = XF1_ram_wren;
ZF1_q_a[5]_PORT_A_write_enable_reg = DFFE(ZF1_q_a[5]_PORT_A_write_enable, ZF1_q_a[5]_clock_0, , , );
ZF1_q_a[5]_PORT_A_read_enable = VCC;
ZF1_q_a[5]_PORT_A_read_enable_reg = DFFE(ZF1_q_a[5]_PORT_A_read_enable, ZF1_q_a[5]_clock_0, , , );
ZF1_q_a[5]_clock_0 = CLOCK_50;
ZF1_q_a[5]_PORT_A_data_out = MEMORY(ZF1_q_a[5]_PORT_A_data_in_reg, , ZF1_q_a[5]_PORT_A_address_reg, , ZF1_q_a[5]_PORT_A_write_enable_reg, ZF1_q_a[5]_PORT_A_read_enable_reg, , , , , ZF1_q_a[5]_clock_0, , , , , , , );
ZF1_q_a[5]_PORT_A_data_out_reg = DFFE(ZF1_q_a[5]_PORT_A_data_out, ZF1_q_a[5]_clock_0, , , );
ZF1_q_a[5] = ZF1_q_a[5]_PORT_A_data_out_reg[0];


--NB2_q_b[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB2_q_b[5]_PORT_A_data_in = DB1_wdata[5];
NB2_q_b[5]_PORT_A_data_in_reg = DFFE(NB2_q_b[5]_PORT_A_data_in, NB2_q_b[5]_clock_0, , , );
NB2_q_b[5]_PORT_A_address = BUS(PB4_counter_reg_bit[0], PB4_counter_reg_bit[1], PB4_counter_reg_bit[2], PB4_counter_reg_bit[3], PB4_counter_reg_bit[4], PB4_counter_reg_bit[5]);
NB2_q_b[5]_PORT_A_address_reg = DFFE(NB2_q_b[5]_PORT_A_address, NB2_q_b[5]_clock_0, , , );
NB2_q_b[5]_PORT_B_address = BUS(PB3_counter_reg_bit[0], PB3_counter_reg_bit[1], PB3_counter_reg_bit[2], PB3_counter_reg_bit[3], PB3_counter_reg_bit[4], PB3_counter_reg_bit[5]);
NB2_q_b[5]_PORT_B_address_reg = DFFE(NB2_q_b[5]_PORT_B_address, NB2_q_b[5]_clock_1, , , NB2_q_b[5]_clock_enable_1);
NB2_q_b[5]_PORT_A_write_enable = U1_wr_rfifo;
NB2_q_b[5]_PORT_A_write_enable_reg = DFFE(NB2_q_b[5]_PORT_A_write_enable, NB2_q_b[5]_clock_0, , , );
NB2_q_b[5]_PORT_B_read_enable = VCC;
NB2_q_b[5]_PORT_B_read_enable_reg = DFFE(NB2_q_b[5]_PORT_B_read_enable, NB2_q_b[5]_clock_1, , , NB2_q_b[5]_clock_enable_1);
NB2_q_b[5]_clock_0 = CLOCK_50;
NB2_q_b[5]_clock_1 = CLOCK_50;
NB2_q_b[5]_clock_enable_0 = U1_wr_rfifo;
NB2_q_b[5]_clock_enable_1 = U1L74;
NB2_q_b[5]_PORT_B_data_out = MEMORY(NB2_q_b[5]_PORT_A_data_in_reg, , NB2_q_b[5]_PORT_A_address_reg, NB2_q_b[5]_PORT_B_address_reg, NB2_q_b[5]_PORT_A_write_enable_reg, , , NB2_q_b[5]_PORT_B_read_enable_reg, , , NB2_q_b[5]_clock_0, NB2_q_b[5]_clock_1, NB2_q_b[5]_clock_enable_0, NB2_q_b[5]_clock_enable_1, , , , );
NB2_q_b[5] = NB2_q_b[5]_PORT_B_data_out[0];


--ZF1_q_a[8] is Bus_Arbiter:u1|external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[8]
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Registered
ZF1_q_a[8]_PORT_A_data_in = D1L25;
ZF1_q_a[8]_PORT_A_data_in_reg = DFFE(ZF1_q_a[8]_PORT_A_data_in, ZF1_q_a[8]_clock_0, , , );
ZF1_q_a[8]_PORT_A_address = BUS(D1L12, D1L1, D1L2, D1L3, D1L4, D1L5, D1L6, D1L7, D1L8, D1L9, D1L10);
ZF1_q_a[8]_PORT_A_address_reg = DFFE(ZF1_q_a[8]_PORT_A_address, ZF1_q_a[8]_clock_0, , , );
ZF1_q_a[8]_PORT_A_write_enable = XF1_ram_wren;
ZF1_q_a[8]_PORT_A_write_enable_reg = DFFE(ZF1_q_a[8]_PORT_A_write_enable, ZF1_q_a[8]_clock_0, , , );
ZF1_q_a[8]_PORT_A_read_enable = VCC;
ZF1_q_a[8]_PORT_A_read_enable_reg = DFFE(ZF1_q_a[8]_PORT_A_read_enable, ZF1_q_a[8]_clock_0, , , );
ZF1_q_a[8]_clock_0 = CLOCK_50;
ZF1_q_a[8]_PORT_A_data_out = MEMORY(ZF1_q_a[8]_PORT_A_data_in_reg, , ZF1_q_a[8]_PORT_A_address_reg, , ZF1_q_a[8]_PORT_A_write_enable_reg, ZF1_q_a[8]_PORT_A_read_enable_reg, , , , , ZF1_q_a[8]_clock_0, , , , , , , );
ZF1_q_a[8]_PORT_A_data_out_reg = DFFE(ZF1_q_a[8]_PORT_A_data_out, ZF1_q_a[8]_clock_0, , , );
ZF1_q_a[8] = ZF1_q_a[8]_PORT_A_data_out_reg[0];


--ZF1_q_a[9] is Bus_Arbiter:u1|external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[9]
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Registered
ZF1_q_a[9]_PORT_A_data_in = D1L26;
ZF1_q_a[9]_PORT_A_data_in_reg = DFFE(ZF1_q_a[9]_PORT_A_data_in, ZF1_q_a[9]_clock_0, , , );
ZF1_q_a[9]_PORT_A_address = BUS(D1L12, D1L1, D1L2, D1L3, D1L4, D1L5, D1L6, D1L7, D1L8, D1L9, D1L10);
ZF1_q_a[9]_PORT_A_address_reg = DFFE(ZF1_q_a[9]_PORT_A_address, ZF1_q_a[9]_clock_0, , , );
ZF1_q_a[9]_PORT_A_write_enable = XF1_ram_wren;
ZF1_q_a[9]_PORT_A_write_enable_reg = DFFE(ZF1_q_a[9]_PORT_A_write_enable, ZF1_q_a[9]_clock_0, , , );
ZF1_q_a[9]_PORT_A_read_enable = VCC;
ZF1_q_a[9]_PORT_A_read_enable_reg = DFFE(ZF1_q_a[9]_PORT_A_read_enable, ZF1_q_a[9]_clock_0, , , );
ZF1_q_a[9]_clock_0 = CLOCK_50;
ZF1_q_a[9]_PORT_A_data_out = MEMORY(ZF1_q_a[9]_PORT_A_data_in_reg, , ZF1_q_a[9]_PORT_A_address_reg, , ZF1_q_a[9]_PORT_A_write_enable_reg, ZF1_q_a[9]_PORT_A_read_enable_reg, , , , , ZF1_q_a[9]_clock_0, , , , , , , );
ZF1_q_a[9]_PORT_A_data_out_reg = DFFE(ZF1_q_a[9]_PORT_A_data_out, ZF1_q_a[9]_clock_0, , , );
ZF1_q_a[9] = ZF1_q_a[9]_PORT_A_data_out_reg[0];


--VB1_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]
--register power-up is low

VB1_av_readdata_pre[17] = DFFEAS(U1L34, CLOCK_50, !VF1_r_sync_rst,  ,  , QB2_counter_reg_bit[1],  ,  , U1_read_0);


--ZF1_q_a[10] is Bus_Arbiter:u1|external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[10]
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Registered
ZF1_q_a[10]_PORT_A_data_in = D1L27;
ZF1_q_a[10]_PORT_A_data_in_reg = DFFE(ZF1_q_a[10]_PORT_A_data_in, ZF1_q_a[10]_clock_0, , , );
ZF1_q_a[10]_PORT_A_address = BUS(D1L12, D1L1, D1L2, D1L3, D1L4, D1L5, D1L6, D1L7, D1L8, D1L9, D1L10);
ZF1_q_a[10]_PORT_A_address_reg = DFFE(ZF1_q_a[10]_PORT_A_address, ZF1_q_a[10]_clock_0, , , );
ZF1_q_a[10]_PORT_A_write_enable = XF1_ram_wren;
ZF1_q_a[10]_PORT_A_write_enable_reg = DFFE(ZF1_q_a[10]_PORT_A_write_enable, ZF1_q_a[10]_clock_0, , , );
ZF1_q_a[10]_PORT_A_read_enable = VCC;
ZF1_q_a[10]_PORT_A_read_enable_reg = DFFE(ZF1_q_a[10]_PORT_A_read_enable, ZF1_q_a[10]_clock_0, , , );
ZF1_q_a[10]_clock_0 = CLOCK_50;
ZF1_q_a[10]_PORT_A_data_out = MEMORY(ZF1_q_a[10]_PORT_A_data_in_reg, , ZF1_q_a[10]_PORT_A_address_reg, , ZF1_q_a[10]_PORT_A_write_enable_reg, ZF1_q_a[10]_PORT_A_read_enable_reg, , , , , ZF1_q_a[10]_clock_0, , , , , , , );
ZF1_q_a[10]_PORT_A_data_out_reg = DFFE(ZF1_q_a[10]_PORT_A_data_out, ZF1_q_a[10]_clock_0, , , );
ZF1_q_a[10] = ZF1_q_a[10]_PORT_A_data_out_reg[0];


--VB1_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]
--register power-up is low

VB1_av_readdata_pre[18] = DFFEAS(U1L38, CLOCK_50, !VF1_r_sync_rst,  ,  , QB2_counter_reg_bit[2],  ,  , U1_read_0);


--ZF1_q_a[13] is Bus_Arbiter:u1|external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[13]
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Registered
ZF1_q_a[13]_PORT_A_data_in = D1L30;
ZF1_q_a[13]_PORT_A_data_in_reg = DFFE(ZF1_q_a[13]_PORT_A_data_in, ZF1_q_a[13]_clock_0, , , );
ZF1_q_a[13]_PORT_A_address = BUS(D1L12, D1L1, D1L2, D1L3, D1L4, D1L5, D1L6, D1L7, D1L8, D1L9, D1L10);
ZF1_q_a[13]_PORT_A_address_reg = DFFE(ZF1_q_a[13]_PORT_A_address, ZF1_q_a[13]_clock_0, , , );
ZF1_q_a[13]_PORT_A_write_enable = XF1_ram_wren;
ZF1_q_a[13]_PORT_A_write_enable_reg = DFFE(ZF1_q_a[13]_PORT_A_write_enable, ZF1_q_a[13]_clock_0, , , );
ZF1_q_a[13]_PORT_A_read_enable = VCC;
ZF1_q_a[13]_PORT_A_read_enable_reg = DFFE(ZF1_q_a[13]_PORT_A_read_enable, ZF1_q_a[13]_clock_0, , , );
ZF1_q_a[13]_clock_0 = CLOCK_50;
ZF1_q_a[13]_PORT_A_data_out = MEMORY(ZF1_q_a[13]_PORT_A_data_in_reg, , ZF1_q_a[13]_PORT_A_address_reg, , ZF1_q_a[13]_PORT_A_write_enable_reg, ZF1_q_a[13]_PORT_A_read_enable_reg, , , , , ZF1_q_a[13]_clock_0, , , , , , , );
ZF1_q_a[13]_PORT_A_data_out_reg = DFFE(ZF1_q_a[13]_PORT_A_data_out, ZF1_q_a[13]_clock_0, , , );
ZF1_q_a[13] = ZF1_q_a[13]_PORT_A_data_out_reg[0];


--VB1_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]
--register power-up is low

VB1_av_readdata_pre[21] = DFFEAS(U1L42, CLOCK_50, !VF1_r_sync_rst,  ,  , QB2_counter_reg_bit[5],  ,  , U1_read_0);


--ZF1_q_a[6] is Bus_Arbiter:u1|external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[6]
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Registered
ZF1_q_a[6]_PORT_A_data_in = D1L23;
ZF1_q_a[6]_PORT_A_data_in_reg = DFFE(ZF1_q_a[6]_PORT_A_data_in, ZF1_q_a[6]_clock_0, , , );
ZF1_q_a[6]_PORT_A_address = BUS(D1L12, D1L1, D1L2, D1L3, D1L4, D1L5, D1L6, D1L7, D1L8, D1L9, D1L10);
ZF1_q_a[6]_PORT_A_address_reg = DFFE(ZF1_q_a[6]_PORT_A_address, ZF1_q_a[6]_clock_0, , , );
ZF1_q_a[6]_PORT_A_write_enable = XF1_ram_wren;
ZF1_q_a[6]_PORT_A_write_enable_reg = DFFE(ZF1_q_a[6]_PORT_A_write_enable, ZF1_q_a[6]_clock_0, , , );
ZF1_q_a[6]_PORT_A_read_enable = VCC;
ZF1_q_a[6]_PORT_A_read_enable_reg = DFFE(ZF1_q_a[6]_PORT_A_read_enable, ZF1_q_a[6]_clock_0, , , );
ZF1_q_a[6]_clock_0 = CLOCK_50;
ZF1_q_a[6]_PORT_A_data_out = MEMORY(ZF1_q_a[6]_PORT_A_data_in_reg, , ZF1_q_a[6]_PORT_A_address_reg, , ZF1_q_a[6]_PORT_A_write_enable_reg, ZF1_q_a[6]_PORT_A_read_enable_reg, , , , , ZF1_q_a[6]_clock_0, , , , , , , );
ZF1_q_a[6]_PORT_A_data_out_reg = DFFE(ZF1_q_a[6]_PORT_A_data_out, ZF1_q_a[6]_clock_0, , , );
ZF1_q_a[6] = ZF1_q_a[6]_PORT_A_data_out_reg[0];


--NB2_q_b[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB2_q_b[6]_PORT_A_data_in = DB1_wdata[6];
NB2_q_b[6]_PORT_A_data_in_reg = DFFE(NB2_q_b[6]_PORT_A_data_in, NB2_q_b[6]_clock_0, , , );
NB2_q_b[6]_PORT_A_address = BUS(PB4_counter_reg_bit[0], PB4_counter_reg_bit[1], PB4_counter_reg_bit[2], PB4_counter_reg_bit[3], PB4_counter_reg_bit[4], PB4_counter_reg_bit[5]);
NB2_q_b[6]_PORT_A_address_reg = DFFE(NB2_q_b[6]_PORT_A_address, NB2_q_b[6]_clock_0, , , );
NB2_q_b[6]_PORT_B_address = BUS(PB3_counter_reg_bit[0], PB3_counter_reg_bit[1], PB3_counter_reg_bit[2], PB3_counter_reg_bit[3], PB3_counter_reg_bit[4], PB3_counter_reg_bit[5]);
NB2_q_b[6]_PORT_B_address_reg = DFFE(NB2_q_b[6]_PORT_B_address, NB2_q_b[6]_clock_1, , , NB2_q_b[6]_clock_enable_1);
NB2_q_b[6]_PORT_A_write_enable = U1_wr_rfifo;
NB2_q_b[6]_PORT_A_write_enable_reg = DFFE(NB2_q_b[6]_PORT_A_write_enable, NB2_q_b[6]_clock_0, , , );
NB2_q_b[6]_PORT_B_read_enable = VCC;
NB2_q_b[6]_PORT_B_read_enable_reg = DFFE(NB2_q_b[6]_PORT_B_read_enable, NB2_q_b[6]_clock_1, , , NB2_q_b[6]_clock_enable_1);
NB2_q_b[6]_clock_0 = CLOCK_50;
NB2_q_b[6]_clock_1 = CLOCK_50;
NB2_q_b[6]_clock_enable_0 = U1_wr_rfifo;
NB2_q_b[6]_clock_enable_1 = U1L74;
NB2_q_b[6]_PORT_B_data_out = MEMORY(NB2_q_b[6]_PORT_A_data_in_reg, , NB2_q_b[6]_PORT_A_address_reg, NB2_q_b[6]_PORT_B_address_reg, NB2_q_b[6]_PORT_A_write_enable_reg, , , NB2_q_b[6]_PORT_B_read_enable_reg, , , NB2_q_b[6]_clock_0, NB2_q_b[6]_clock_1, NB2_q_b[6]_clock_enable_0, NB2_q_b[6]_clock_enable_1, , , , );
NB2_q_b[6] = NB2_q_b[6]_PORT_B_data_out[0];


--SE1_q_a[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[18]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE1_q_a[18]_PORT_A_data_in = FE1L137;
SE1_q_a[18]_PORT_A_data_in_reg = DFFE(SE1_q_a[18]_PORT_A_data_in, SE1_q_a[18]_clock_0, , , SE1_q_a[18]_clock_enable_0);
SE1_q_a[18]_PORT_A_address = BUS(FE1L106, FE1L107, FE1L108, FE1L109, FE1L110, FE1L111, FE1L112, FE1L113);
SE1_q_a[18]_PORT_A_address_reg = DFFE(SE1_q_a[18]_PORT_A_address, SE1_q_a[18]_clock_0, , , SE1_q_a[18]_clock_enable_0);
SE1_q_a[18]_PORT_A_write_enable = FE1L152;
SE1_q_a[18]_PORT_A_write_enable_reg = DFFE(SE1_q_a[18]_PORT_A_write_enable, SE1_q_a[18]_clock_0, , , SE1_q_a[18]_clock_enable_0);
SE1_q_a[18]_PORT_A_read_enable = !FE1L152;
SE1_q_a[18]_PORT_A_read_enable_reg = DFFE(SE1_q_a[18]_PORT_A_read_enable, SE1_q_a[18]_clock_0, , , SE1_q_a[18]_clock_enable_0);
SE1_q_a[18]_PORT_A_byte_mask = FE1L116;
SE1_q_a[18]_PORT_A_byte_mask_reg = DFFE(SE1_q_a[18]_PORT_A_byte_mask, SE1_q_a[18]_clock_0, , , SE1_q_a[18]_clock_enable_0);
SE1_q_a[18]_clock_0 = CLOCK_50;
SE1_q_a[18]_clock_enable_0 = FE1_ociram_reset_req;
SE1_q_a[18]_PORT_A_data_out = MEMORY(SE1_q_a[18]_PORT_A_data_in_reg, , SE1_q_a[18]_PORT_A_address_reg, , SE1_q_a[18]_PORT_A_write_enable_reg, SE1_q_a[18]_PORT_A_read_enable_reg, , , SE1_q_a[18]_PORT_A_byte_mask_reg, , SE1_q_a[18]_clock_0, , SE1_q_a[18]_clock_enable_0, , , , , );
SE1_q_a[18] = SE1_q_a[18]_PORT_A_data_out[0];


--ZF1_q_a[12] is Bus_Arbiter:u1|external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[12]
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Registered
ZF1_q_a[12]_PORT_A_data_in = D1L29;
ZF1_q_a[12]_PORT_A_data_in_reg = DFFE(ZF1_q_a[12]_PORT_A_data_in, ZF1_q_a[12]_clock_0, , , );
ZF1_q_a[12]_PORT_A_address = BUS(D1L12, D1L1, D1L2, D1L3, D1L4, D1L5, D1L6, D1L7, D1L8, D1L9, D1L10);
ZF1_q_a[12]_PORT_A_address_reg = DFFE(ZF1_q_a[12]_PORT_A_address, ZF1_q_a[12]_clock_0, , , );
ZF1_q_a[12]_PORT_A_write_enable = XF1_ram_wren;
ZF1_q_a[12]_PORT_A_write_enable_reg = DFFE(ZF1_q_a[12]_PORT_A_write_enable, ZF1_q_a[12]_clock_0, , , );
ZF1_q_a[12]_PORT_A_read_enable = VCC;
ZF1_q_a[12]_PORT_A_read_enable_reg = DFFE(ZF1_q_a[12]_PORT_A_read_enable, ZF1_q_a[12]_clock_0, , , );
ZF1_q_a[12]_clock_0 = CLOCK_50;
ZF1_q_a[12]_PORT_A_data_out = MEMORY(ZF1_q_a[12]_PORT_A_data_in_reg, , ZF1_q_a[12]_PORT_A_address_reg, , ZF1_q_a[12]_PORT_A_write_enable_reg, ZF1_q_a[12]_PORT_A_read_enable_reg, , , , , ZF1_q_a[12]_clock_0, , , , , , , );
ZF1_q_a[12]_PORT_A_data_out_reg = DFFE(ZF1_q_a[12]_PORT_A_data_out, ZF1_q_a[12]_clock_0, , , );
ZF1_q_a[12] = ZF1_q_a[12]_PORT_A_data_out_reg[0];


--VB1_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]
--register power-up is low

VB1_av_readdata_pre[20] = DFFEAS(U1L46, CLOCK_50, !VF1_r_sync_rst,  ,  , QB2_counter_reg_bit[4],  ,  , U1_read_0);


--ZF1_q_a[11] is Bus_Arbiter:u1|external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[11]
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Registered
ZF1_q_a[11]_PORT_A_data_in = D1L28;
ZF1_q_a[11]_PORT_A_data_in_reg = DFFE(ZF1_q_a[11]_PORT_A_data_in, ZF1_q_a[11]_clock_0, , , );
ZF1_q_a[11]_PORT_A_address = BUS(D1L12, D1L1, D1L2, D1L3, D1L4, D1L5, D1L6, D1L7, D1L8, D1L9, D1L10);
ZF1_q_a[11]_PORT_A_address_reg = DFFE(ZF1_q_a[11]_PORT_A_address, ZF1_q_a[11]_clock_0, , , );
ZF1_q_a[11]_PORT_A_write_enable = XF1_ram_wren;
ZF1_q_a[11]_PORT_A_write_enable_reg = DFFE(ZF1_q_a[11]_PORT_A_write_enable, ZF1_q_a[11]_clock_0, , , );
ZF1_q_a[11]_PORT_A_read_enable = VCC;
ZF1_q_a[11]_PORT_A_read_enable_reg = DFFE(ZF1_q_a[11]_PORT_A_read_enable, ZF1_q_a[11]_clock_0, , , );
ZF1_q_a[11]_clock_0 = CLOCK_50;
ZF1_q_a[11]_PORT_A_data_out = MEMORY(ZF1_q_a[11]_PORT_A_data_in_reg, , ZF1_q_a[11]_PORT_A_address_reg, , ZF1_q_a[11]_PORT_A_write_enable_reg, ZF1_q_a[11]_PORT_A_read_enable_reg, , , , , ZF1_q_a[11]_clock_0, , , , , , , );
ZF1_q_a[11]_PORT_A_data_out_reg = DFFE(ZF1_q_a[11]_PORT_A_data_out, ZF1_q_a[11]_clock_0, , , );
ZF1_q_a[11] = ZF1_q_a[11]_PORT_A_data_out_reg[0];


--VB1_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]
--register power-up is low

VB1_av_readdata_pre[19] = DFFEAS(U1L50, CLOCK_50, !VF1_r_sync_rst,  ,  , QB2_counter_reg_bit[3],  ,  , U1_read_0);


--ZF1_q_a[14] is Bus_Arbiter:u1|external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[14]
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Registered
ZF1_q_a[14]_PORT_A_data_in = D1L31;
ZF1_q_a[14]_PORT_A_data_in_reg = DFFE(ZF1_q_a[14]_PORT_A_data_in, ZF1_q_a[14]_clock_0, , , );
ZF1_q_a[14]_PORT_A_address = BUS(D1L12, D1L1, D1L2, D1L3, D1L4, D1L5, D1L6, D1L7, D1L8, D1L9, D1L10);
ZF1_q_a[14]_PORT_A_address_reg = DFFE(ZF1_q_a[14]_PORT_A_address, ZF1_q_a[14]_clock_0, , , );
ZF1_q_a[14]_PORT_A_write_enable = XF1_ram_wren;
ZF1_q_a[14]_PORT_A_write_enable_reg = DFFE(ZF1_q_a[14]_PORT_A_write_enable, ZF1_q_a[14]_clock_0, , , );
ZF1_q_a[14]_PORT_A_read_enable = VCC;
ZF1_q_a[14]_PORT_A_read_enable_reg = DFFE(ZF1_q_a[14]_PORT_A_read_enable, ZF1_q_a[14]_clock_0, , , );
ZF1_q_a[14]_clock_0 = CLOCK_50;
ZF1_q_a[14]_PORT_A_data_out = MEMORY(ZF1_q_a[14]_PORT_A_data_in_reg, , ZF1_q_a[14]_PORT_A_address_reg, , ZF1_q_a[14]_PORT_A_write_enable_reg, ZF1_q_a[14]_PORT_A_read_enable_reg, , , , , ZF1_q_a[14]_clock_0, , , , , , , );
ZF1_q_a[14]_PORT_A_data_out_reg = DFFE(ZF1_q_a[14]_PORT_A_data_out, ZF1_q_a[14]_clock_0, , , );
ZF1_q_a[14] = ZF1_q_a[14]_PORT_A_data_out_reg[0];


--VB1_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]
--register power-up is low

VB1_av_readdata_pre[22] = DFFEAS(U1L54, CLOCK_50, !VF1_r_sync_rst,  ,  , MB2_b_full,  ,  , U1_read_0);


--MD1_E_shift_rot_result[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[19]
--register power-up is low

MD1_E_shift_rot_result[19] = DFFEAS(MD1L447, CLOCK_50, !VF1_r_sync_rst,  ,  , MD1_E_src1[19],  ,  , MD1_E_new_inst);


--SE1_q_a[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[21]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE1_q_a[21]_PORT_A_data_in = FE1L140;
SE1_q_a[21]_PORT_A_data_in_reg = DFFE(SE1_q_a[21]_PORT_A_data_in, SE1_q_a[21]_clock_0, , , SE1_q_a[21]_clock_enable_0);
SE1_q_a[21]_PORT_A_address = BUS(FE1L106, FE1L107, FE1L108, FE1L109, FE1L110, FE1L111, FE1L112, FE1L113);
SE1_q_a[21]_PORT_A_address_reg = DFFE(SE1_q_a[21]_PORT_A_address, SE1_q_a[21]_clock_0, , , SE1_q_a[21]_clock_enable_0);
SE1_q_a[21]_PORT_A_write_enable = FE1L152;
SE1_q_a[21]_PORT_A_write_enable_reg = DFFE(SE1_q_a[21]_PORT_A_write_enable, SE1_q_a[21]_clock_0, , , SE1_q_a[21]_clock_enable_0);
SE1_q_a[21]_PORT_A_read_enable = !FE1L152;
SE1_q_a[21]_PORT_A_read_enable_reg = DFFE(SE1_q_a[21]_PORT_A_read_enable, SE1_q_a[21]_clock_0, , , SE1_q_a[21]_clock_enable_0);
SE1_q_a[21]_PORT_A_byte_mask = FE1L116;
SE1_q_a[21]_PORT_A_byte_mask_reg = DFFE(SE1_q_a[21]_PORT_A_byte_mask, SE1_q_a[21]_clock_0, , , SE1_q_a[21]_clock_enable_0);
SE1_q_a[21]_clock_0 = CLOCK_50;
SE1_q_a[21]_clock_enable_0 = FE1_ociram_reset_req;
SE1_q_a[21]_PORT_A_data_out = MEMORY(SE1_q_a[21]_PORT_A_data_in_reg, , SE1_q_a[21]_PORT_A_address_reg, , SE1_q_a[21]_PORT_A_write_enable_reg, SE1_q_a[21]_PORT_A_read_enable_reg, , , SE1_q_a[21]_PORT_A_byte_mask_reg, , SE1_q_a[21]_clock_0, , SE1_q_a[21]_clock_enable_0, , , , , );
SE1_q_a[21] = SE1_q_a[21]_PORT_A_data_out[0];


--MD1_E_shift_rot_result[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30]
--register power-up is low

MD1_E_shift_rot_result[30] = DFFEAS(MD1L458, CLOCK_50, !VF1_r_sync_rst,  ,  , MD1_E_src1[30],  ,  , MD1_E_new_inst);


--ZF1_q_a[2] is Bus_Arbiter:u1|external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[2]
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Registered
ZF1_q_a[2]_PORT_A_data_in = D1L19;
ZF1_q_a[2]_PORT_A_data_in_reg = DFFE(ZF1_q_a[2]_PORT_A_data_in, ZF1_q_a[2]_clock_0, , , );
ZF1_q_a[2]_PORT_A_address = BUS(D1L12, D1L1, D1L2, D1L3, D1L4, D1L5, D1L6, D1L7, D1L8, D1L9, D1L10);
ZF1_q_a[2]_PORT_A_address_reg = DFFE(ZF1_q_a[2]_PORT_A_address, ZF1_q_a[2]_clock_0, , , );
ZF1_q_a[2]_PORT_A_write_enable = XF1_ram_wren;
ZF1_q_a[2]_PORT_A_write_enable_reg = DFFE(ZF1_q_a[2]_PORT_A_write_enable, ZF1_q_a[2]_clock_0, , , );
ZF1_q_a[2]_PORT_A_read_enable = VCC;
ZF1_q_a[2]_PORT_A_read_enable_reg = DFFE(ZF1_q_a[2]_PORT_A_read_enable, ZF1_q_a[2]_clock_0, , , );
ZF1_q_a[2]_clock_0 = CLOCK_50;
ZF1_q_a[2]_PORT_A_data_out = MEMORY(ZF1_q_a[2]_PORT_A_data_in_reg, , ZF1_q_a[2]_PORT_A_address_reg, , ZF1_q_a[2]_PORT_A_write_enable_reg, ZF1_q_a[2]_PORT_A_read_enable_reg, , , , , ZF1_q_a[2]_clock_0, , , , , , , );
ZF1_q_a[2]_PORT_A_data_out_reg = DFFE(ZF1_q_a[2]_PORT_A_data_out, ZF1_q_a[2]_clock_0, , , );
ZF1_q_a[2] = ZF1_q_a[2]_PORT_A_data_out_reg[0];


--NB2_q_b[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB2_q_b[2]_PORT_A_data_in = DB1_wdata[2];
NB2_q_b[2]_PORT_A_data_in_reg = DFFE(NB2_q_b[2]_PORT_A_data_in, NB2_q_b[2]_clock_0, , , );
NB2_q_b[2]_PORT_A_address = BUS(PB4_counter_reg_bit[0], PB4_counter_reg_bit[1], PB4_counter_reg_bit[2], PB4_counter_reg_bit[3], PB4_counter_reg_bit[4], PB4_counter_reg_bit[5]);
NB2_q_b[2]_PORT_A_address_reg = DFFE(NB2_q_b[2]_PORT_A_address, NB2_q_b[2]_clock_0, , , );
NB2_q_b[2]_PORT_B_address = BUS(PB3_counter_reg_bit[0], PB3_counter_reg_bit[1], PB3_counter_reg_bit[2], PB3_counter_reg_bit[3], PB3_counter_reg_bit[4], PB3_counter_reg_bit[5]);
NB2_q_b[2]_PORT_B_address_reg = DFFE(NB2_q_b[2]_PORT_B_address, NB2_q_b[2]_clock_1, , , NB2_q_b[2]_clock_enable_1);
NB2_q_b[2]_PORT_A_write_enable = U1_wr_rfifo;
NB2_q_b[2]_PORT_A_write_enable_reg = DFFE(NB2_q_b[2]_PORT_A_write_enable, NB2_q_b[2]_clock_0, , , );
NB2_q_b[2]_PORT_B_read_enable = VCC;
NB2_q_b[2]_PORT_B_read_enable_reg = DFFE(NB2_q_b[2]_PORT_B_read_enable, NB2_q_b[2]_clock_1, , , NB2_q_b[2]_clock_enable_1);
NB2_q_b[2]_clock_0 = CLOCK_50;
NB2_q_b[2]_clock_1 = CLOCK_50;
NB2_q_b[2]_clock_enable_0 = U1_wr_rfifo;
NB2_q_b[2]_clock_enable_1 = U1L74;
NB2_q_b[2]_PORT_B_data_out = MEMORY(NB2_q_b[2]_PORT_A_data_in_reg, , NB2_q_b[2]_PORT_A_address_reg, NB2_q_b[2]_PORT_B_address_reg, NB2_q_b[2]_PORT_A_write_enable_reg, , , NB2_q_b[2]_PORT_B_read_enable_reg, , , NB2_q_b[2]_clock_0, NB2_q_b[2]_clock_1, NB2_q_b[2]_clock_enable_0, NB2_q_b[2]_clock_enable_1, , , , );
NB2_q_b[2] = NB2_q_b[2]_PORT_B_data_out[0];


--NB1_q_b[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB1_q_b[5]_PORT_A_data_in = MD1_d_writedata[5];
NB1_q_b[5]_PORT_A_data_in_reg = DFFE(NB1_q_b[5]_PORT_A_data_in, NB1_q_b[5]_clock_0, , , );
NB1_q_b[5]_PORT_A_address = BUS(PB2_counter_reg_bit[0], PB2_counter_reg_bit[1], PB2_counter_reg_bit[2], PB2_counter_reg_bit[3], PB2_counter_reg_bit[4], PB2_counter_reg_bit[5]);
NB1_q_b[5]_PORT_A_address_reg = DFFE(NB1_q_b[5]_PORT_A_address, NB1_q_b[5]_clock_0, , , );
NB1_q_b[5]_PORT_B_address = BUS(PB1_counter_reg_bit[0], PB1_counter_reg_bit[1], PB1_counter_reg_bit[2], PB1_counter_reg_bit[3], PB1_counter_reg_bit[4], PB1_counter_reg_bit[5]);
NB1_q_b[5]_PORT_B_address_reg = DFFE(NB1_q_b[5]_PORT_B_address, NB1_q_b[5]_clock_1, , , NB1_q_b[5]_clock_enable_1);
NB1_q_b[5]_PORT_A_write_enable = U1_fifo_wr;
NB1_q_b[5]_PORT_A_write_enable_reg = DFFE(NB1_q_b[5]_PORT_A_write_enable, NB1_q_b[5]_clock_0, , , );
NB1_q_b[5]_PORT_B_read_enable = VCC;
NB1_q_b[5]_PORT_B_read_enable_reg = DFFE(NB1_q_b[5]_PORT_B_read_enable, NB1_q_b[5]_clock_1, , , NB1_q_b[5]_clock_enable_1);
NB1_q_b[5]_clock_0 = CLOCK_50;
NB1_q_b[5]_clock_1 = CLOCK_50;
NB1_q_b[5]_clock_enable_0 = U1_fifo_wr;
NB1_q_b[5]_clock_enable_1 = U1L84;
NB1_q_b[5]_PORT_B_data_out = MEMORY(NB1_q_b[5]_PORT_A_data_in_reg, , NB1_q_b[5]_PORT_A_address_reg, NB1_q_b[5]_PORT_B_address_reg, NB1_q_b[5]_PORT_A_write_enable_reg, , , NB1_q_b[5]_PORT_B_read_enable_reg, , , NB1_q_b[5]_clock_0, NB1_q_b[5]_clock_1, NB1_q_b[5]_clock_enable_0, NB1_q_b[5]_clock_enable_1, , , , );
NB1_q_b[5] = NB1_q_b[5]_PORT_B_data_out[0];


--SE2_q_a[22] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[22]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE2_q_a[22]_PORT_A_data_in = KF1L141;
SE2_q_a[22]_PORT_A_data_in_reg = DFFE(SE2_q_a[22]_PORT_A_data_in, SE2_q_a[22]_clock_0, , , SE2_q_a[22]_clock_enable_0);
SE2_q_a[22]_PORT_A_address = BUS(KF1L106, KF1L107, KF1L108, KF1L109, KF1L110, KF1L111, KF1L112, KF1L113);
SE2_q_a[22]_PORT_A_address_reg = DFFE(SE2_q_a[22]_PORT_A_address, SE2_q_a[22]_clock_0, , , SE2_q_a[22]_clock_enable_0);
SE2_q_a[22]_PORT_A_write_enable = KF1L152;
SE2_q_a[22]_PORT_A_write_enable_reg = DFFE(SE2_q_a[22]_PORT_A_write_enable, SE2_q_a[22]_clock_0, , , SE2_q_a[22]_clock_enable_0);
SE2_q_a[22]_PORT_A_read_enable = !KF1L152;
SE2_q_a[22]_PORT_A_read_enable_reg = DFFE(SE2_q_a[22]_PORT_A_read_enable, SE2_q_a[22]_clock_0, , , SE2_q_a[22]_clock_enable_0);
SE2_q_a[22]_PORT_A_byte_mask = KF1L116;
SE2_q_a[22]_PORT_A_byte_mask_reg = DFFE(SE2_q_a[22]_PORT_A_byte_mask, SE2_q_a[22]_clock_0, , , SE2_q_a[22]_clock_enable_0);
SE2_q_a[22]_clock_0 = CLOCK_50;
SE2_q_a[22]_clock_enable_0 = KF1_ociram_reset_req;
SE2_q_a[22]_PORT_A_data_out = MEMORY(SE2_q_a[22]_PORT_A_data_in_reg, , SE2_q_a[22]_PORT_A_address_reg, , SE2_q_a[22]_PORT_A_write_enable_reg, SE2_q_a[22]_PORT_A_read_enable_reg, , , SE2_q_a[22]_PORT_A_byte_mask_reg, , SE2_q_a[22]_clock_0, , SE2_q_a[22]_clock_enable_0, , , , , );
SE2_q_a[22] = SE2_q_a[22]_PORT_A_data_out[0];


--SE2_q_a[23] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[23]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE2_q_a[23]_PORT_A_data_in = KF1L142;
SE2_q_a[23]_PORT_A_data_in_reg = DFFE(SE2_q_a[23]_PORT_A_data_in, SE2_q_a[23]_clock_0, , , SE2_q_a[23]_clock_enable_0);
SE2_q_a[23]_PORT_A_address = BUS(KF1L106, KF1L107, KF1L108, KF1L109, KF1L110, KF1L111, KF1L112, KF1L113);
SE2_q_a[23]_PORT_A_address_reg = DFFE(SE2_q_a[23]_PORT_A_address, SE2_q_a[23]_clock_0, , , SE2_q_a[23]_clock_enable_0);
SE2_q_a[23]_PORT_A_write_enable = KF1L152;
SE2_q_a[23]_PORT_A_write_enable_reg = DFFE(SE2_q_a[23]_PORT_A_write_enable, SE2_q_a[23]_clock_0, , , SE2_q_a[23]_clock_enable_0);
SE2_q_a[23]_PORT_A_read_enable = !KF1L152;
SE2_q_a[23]_PORT_A_read_enable_reg = DFFE(SE2_q_a[23]_PORT_A_read_enable, SE2_q_a[23]_clock_0, , , SE2_q_a[23]_clock_enable_0);
SE2_q_a[23]_PORT_A_byte_mask = KF1L116;
SE2_q_a[23]_PORT_A_byte_mask_reg = DFFE(SE2_q_a[23]_PORT_A_byte_mask, SE2_q_a[23]_clock_0, , , SE2_q_a[23]_clock_enable_0);
SE2_q_a[23]_clock_0 = CLOCK_50;
SE2_q_a[23]_clock_enable_0 = KF1_ociram_reset_req;
SE2_q_a[23]_PORT_A_data_out = MEMORY(SE2_q_a[23]_PORT_A_data_in_reg, , SE2_q_a[23]_PORT_A_address_reg, , SE2_q_a[23]_PORT_A_write_enable_reg, SE2_q_a[23]_PORT_A_read_enable_reg, , , SE2_q_a[23]_PORT_A_byte_mask_reg, , SE2_q_a[23]_clock_0, , SE2_q_a[23]_clock_enable_0, , , , , );
SE2_q_a[23] = SE2_q_a[23]_PORT_A_data_out[0];


--TE1_E_shift_rot_result[30] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[30]
--register power-up is low

TE1_E_shift_rot_result[30] = DFFEAS(TE1L458, CLOCK_50, !VF2_r_sync_rst,  ,  , TE1_E_src1[30],  ,  , TE1_E_new_inst);


--NB4_q_b[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB4_q_b[2]_PORT_A_data_in = DB2_wdata[2];
NB4_q_b[2]_PORT_A_data_in_reg = DFFE(NB4_q_b[2]_PORT_A_data_in, NB4_q_b[2]_clock_0, , , );
NB4_q_b[2]_PORT_A_address = BUS(PB8_counter_reg_bit[0], PB8_counter_reg_bit[1], PB8_counter_reg_bit[2], PB8_counter_reg_bit[3], PB8_counter_reg_bit[4], PB8_counter_reg_bit[5]);
NB4_q_b[2]_PORT_A_address_reg = DFFE(NB4_q_b[2]_PORT_A_address, NB4_q_b[2]_clock_0, , , );
NB4_q_b[2]_PORT_B_address = BUS(PB7_counter_reg_bit[0], PB7_counter_reg_bit[1], PB7_counter_reg_bit[2], PB7_counter_reg_bit[3], PB7_counter_reg_bit[4], PB7_counter_reg_bit[5]);
NB4_q_b[2]_PORT_B_address_reg = DFFE(NB4_q_b[2]_PORT_B_address, NB4_q_b[2]_clock_1, , , NB4_q_b[2]_clock_enable_1);
NB4_q_b[2]_PORT_A_write_enable = U2_wr_rfifo;
NB4_q_b[2]_PORT_A_write_enable_reg = DFFE(NB4_q_b[2]_PORT_A_write_enable, NB4_q_b[2]_clock_0, , , );
NB4_q_b[2]_PORT_B_read_enable = VCC;
NB4_q_b[2]_PORT_B_read_enable_reg = DFFE(NB4_q_b[2]_PORT_B_read_enable, NB4_q_b[2]_clock_1, , , NB4_q_b[2]_clock_enable_1);
NB4_q_b[2]_clock_0 = CLOCK_50;
NB4_q_b[2]_clock_1 = CLOCK_50;
NB4_q_b[2]_clock_enable_0 = U2_wr_rfifo;
NB4_q_b[2]_clock_enable_1 = U2L72;
NB4_q_b[2]_PORT_B_data_out = MEMORY(NB4_q_b[2]_PORT_A_data_in_reg, , NB4_q_b[2]_PORT_A_address_reg, NB4_q_b[2]_PORT_B_address_reg, NB4_q_b[2]_PORT_A_write_enable_reg, , , NB4_q_b[2]_PORT_B_read_enable_reg, , , NB4_q_b[2]_clock_0, NB4_q_b[2]_clock_1, NB4_q_b[2]_clock_enable_0, NB4_q_b[2]_clock_enable_1, , , , );
NB4_q_b[2] = NB4_q_b[2]_PORT_B_data_out[0];


--WE1_readdata[27] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[27]
--register power-up is low

WE1_readdata[27] = DFFEAS(ZE1L9, CLOCK_50,  ,  ,  , SE2_q_a[27],  ,  , !WE1_address[8]);


--WE1_readdata[28] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[28]
--register power-up is low

WE1_readdata[28] = DFFEAS(ZE1L9, CLOCK_50,  ,  ,  , SE2_q_a[28],  ,  , !WE1_address[8]);


--WE1_readdata[29] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[29]
--register power-up is low

WE1_readdata[29] = DFFEAS(ZE1L9, CLOCK_50,  ,  ,  , SE2_q_a[29],  ,  , !WE1_address[8]);


--WE1_readdata[30] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[30]
--register power-up is low

WE1_readdata[30] = DFFEAS(ZE1L9, CLOCK_50,  ,  ,  , SE2_q_a[30],  ,  , !WE1_address[8]);


--WE1_readdata[31] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[31]
--register power-up is low

WE1_readdata[31] = DFFEAS(ZE1L9, CLOCK_50,  ,  ,  , SE2_q_a[31],  ,  , !WE1_address[8]);


--VB6_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[18]
--register power-up is low

VB6_av_readdata_pre[18] = DFFEAS(U2L34, CLOCK_50, !VF2_r_sync_rst,  ,  , QB4_counter_reg_bit[2],  ,  , U2_read_0);


--VB6_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[17]
--register power-up is low

VB6_av_readdata_pre[17] = DFFEAS(U2L38, CLOCK_50, !VF2_r_sync_rst,  ,  , QB4_counter_reg_bit[1],  ,  , U2_read_0);


--NB4_q_b[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB4_q_b[6]_PORT_A_data_in = DB2_wdata[6];
NB4_q_b[6]_PORT_A_data_in_reg = DFFE(NB4_q_b[6]_PORT_A_data_in, NB4_q_b[6]_clock_0, , , );
NB4_q_b[6]_PORT_A_address = BUS(PB8_counter_reg_bit[0], PB8_counter_reg_bit[1], PB8_counter_reg_bit[2], PB8_counter_reg_bit[3], PB8_counter_reg_bit[4], PB8_counter_reg_bit[5]);
NB4_q_b[6]_PORT_A_address_reg = DFFE(NB4_q_b[6]_PORT_A_address, NB4_q_b[6]_clock_0, , , );
NB4_q_b[6]_PORT_B_address = BUS(PB7_counter_reg_bit[0], PB7_counter_reg_bit[1], PB7_counter_reg_bit[2], PB7_counter_reg_bit[3], PB7_counter_reg_bit[4], PB7_counter_reg_bit[5]);
NB4_q_b[6]_PORT_B_address_reg = DFFE(NB4_q_b[6]_PORT_B_address, NB4_q_b[6]_clock_1, , , NB4_q_b[6]_clock_enable_1);
NB4_q_b[6]_PORT_A_write_enable = U2_wr_rfifo;
NB4_q_b[6]_PORT_A_write_enable_reg = DFFE(NB4_q_b[6]_PORT_A_write_enable, NB4_q_b[6]_clock_0, , , );
NB4_q_b[6]_PORT_B_read_enable = VCC;
NB4_q_b[6]_PORT_B_read_enable_reg = DFFE(NB4_q_b[6]_PORT_B_read_enable, NB4_q_b[6]_clock_1, , , NB4_q_b[6]_clock_enable_1);
NB4_q_b[6]_clock_0 = CLOCK_50;
NB4_q_b[6]_clock_1 = CLOCK_50;
NB4_q_b[6]_clock_enable_0 = U2_wr_rfifo;
NB4_q_b[6]_clock_enable_1 = U2L72;
NB4_q_b[6]_PORT_B_data_out = MEMORY(NB4_q_b[6]_PORT_A_data_in_reg, , NB4_q_b[6]_PORT_A_address_reg, NB4_q_b[6]_PORT_B_address_reg, NB4_q_b[6]_PORT_A_write_enable_reg, , , NB4_q_b[6]_PORT_B_read_enable_reg, , , NB4_q_b[6]_clock_0, NB4_q_b[6]_clock_1, NB4_q_b[6]_clock_enable_0, NB4_q_b[6]_clock_enable_1, , , , );
NB4_q_b[6] = NB4_q_b[6]_PORT_B_data_out[0];


--NB4_q_b[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB4_q_b[5]_PORT_A_data_in = DB2_wdata[5];
NB4_q_b[5]_PORT_A_data_in_reg = DFFE(NB4_q_b[5]_PORT_A_data_in, NB4_q_b[5]_clock_0, , , );
NB4_q_b[5]_PORT_A_address = BUS(PB8_counter_reg_bit[0], PB8_counter_reg_bit[1], PB8_counter_reg_bit[2], PB8_counter_reg_bit[3], PB8_counter_reg_bit[4], PB8_counter_reg_bit[5]);
NB4_q_b[5]_PORT_A_address_reg = DFFE(NB4_q_b[5]_PORT_A_address, NB4_q_b[5]_clock_0, , , );
NB4_q_b[5]_PORT_B_address = BUS(PB7_counter_reg_bit[0], PB7_counter_reg_bit[1], PB7_counter_reg_bit[2], PB7_counter_reg_bit[3], PB7_counter_reg_bit[4], PB7_counter_reg_bit[5]);
NB4_q_b[5]_PORT_B_address_reg = DFFE(NB4_q_b[5]_PORT_B_address, NB4_q_b[5]_clock_1, , , NB4_q_b[5]_clock_enable_1);
NB4_q_b[5]_PORT_A_write_enable = U2_wr_rfifo;
NB4_q_b[5]_PORT_A_write_enable_reg = DFFE(NB4_q_b[5]_PORT_A_write_enable, NB4_q_b[5]_clock_0, , , );
NB4_q_b[5]_PORT_B_read_enable = VCC;
NB4_q_b[5]_PORT_B_read_enable_reg = DFFE(NB4_q_b[5]_PORT_B_read_enable, NB4_q_b[5]_clock_1, , , NB4_q_b[5]_clock_enable_1);
NB4_q_b[5]_clock_0 = CLOCK_50;
NB4_q_b[5]_clock_1 = CLOCK_50;
NB4_q_b[5]_clock_enable_0 = U2_wr_rfifo;
NB4_q_b[5]_clock_enable_1 = U2L72;
NB4_q_b[5]_PORT_B_data_out = MEMORY(NB4_q_b[5]_PORT_A_data_in_reg, , NB4_q_b[5]_PORT_A_address_reg, NB4_q_b[5]_PORT_B_address_reg, NB4_q_b[5]_PORT_A_write_enable_reg, , , NB4_q_b[5]_PORT_B_read_enable_reg, , , NB4_q_b[5]_clock_0, NB4_q_b[5]_clock_1, NB4_q_b[5]_clock_enable_0, NB4_q_b[5]_clock_enable_1, , , , );
NB4_q_b[5] = NB4_q_b[5]_PORT_B_data_out[0];


--NB4_q_b[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB4_q_b[4]_PORT_A_data_in = DB2_wdata[4];
NB4_q_b[4]_PORT_A_data_in_reg = DFFE(NB4_q_b[4]_PORT_A_data_in, NB4_q_b[4]_clock_0, , , );
NB4_q_b[4]_PORT_A_address = BUS(PB8_counter_reg_bit[0], PB8_counter_reg_bit[1], PB8_counter_reg_bit[2], PB8_counter_reg_bit[3], PB8_counter_reg_bit[4], PB8_counter_reg_bit[5]);
NB4_q_b[4]_PORT_A_address_reg = DFFE(NB4_q_b[4]_PORT_A_address, NB4_q_b[4]_clock_0, , , );
NB4_q_b[4]_PORT_B_address = BUS(PB7_counter_reg_bit[0], PB7_counter_reg_bit[1], PB7_counter_reg_bit[2], PB7_counter_reg_bit[3], PB7_counter_reg_bit[4], PB7_counter_reg_bit[5]);
NB4_q_b[4]_PORT_B_address_reg = DFFE(NB4_q_b[4]_PORT_B_address, NB4_q_b[4]_clock_1, , , NB4_q_b[4]_clock_enable_1);
NB4_q_b[4]_PORT_A_write_enable = U2_wr_rfifo;
NB4_q_b[4]_PORT_A_write_enable_reg = DFFE(NB4_q_b[4]_PORT_A_write_enable, NB4_q_b[4]_clock_0, , , );
NB4_q_b[4]_PORT_B_read_enable = VCC;
NB4_q_b[4]_PORT_B_read_enable_reg = DFFE(NB4_q_b[4]_PORT_B_read_enable, NB4_q_b[4]_clock_1, , , NB4_q_b[4]_clock_enable_1);
NB4_q_b[4]_clock_0 = CLOCK_50;
NB4_q_b[4]_clock_1 = CLOCK_50;
NB4_q_b[4]_clock_enable_0 = U2_wr_rfifo;
NB4_q_b[4]_clock_enable_1 = U2L72;
NB4_q_b[4]_PORT_B_data_out = MEMORY(NB4_q_b[4]_PORT_A_data_in_reg, , NB4_q_b[4]_PORT_A_address_reg, NB4_q_b[4]_PORT_B_address_reg, NB4_q_b[4]_PORT_A_write_enable_reg, , , NB4_q_b[4]_PORT_B_read_enable_reg, , , NB4_q_b[4]_clock_0, NB4_q_b[4]_clock_1, NB4_q_b[4]_clock_enable_0, NB4_q_b[4]_clock_enable_1, , , , );
NB4_q_b[4] = NB4_q_b[4]_PORT_B_data_out[0];


--NB4_q_b[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB4_q_b[3]_PORT_A_data_in = DB2_wdata[3];
NB4_q_b[3]_PORT_A_data_in_reg = DFFE(NB4_q_b[3]_PORT_A_data_in, NB4_q_b[3]_clock_0, , , );
NB4_q_b[3]_PORT_A_address = BUS(PB8_counter_reg_bit[0], PB8_counter_reg_bit[1], PB8_counter_reg_bit[2], PB8_counter_reg_bit[3], PB8_counter_reg_bit[4], PB8_counter_reg_bit[5]);
NB4_q_b[3]_PORT_A_address_reg = DFFE(NB4_q_b[3]_PORT_A_address, NB4_q_b[3]_clock_0, , , );
NB4_q_b[3]_PORT_B_address = BUS(PB7_counter_reg_bit[0], PB7_counter_reg_bit[1], PB7_counter_reg_bit[2], PB7_counter_reg_bit[3], PB7_counter_reg_bit[4], PB7_counter_reg_bit[5]);
NB4_q_b[3]_PORT_B_address_reg = DFFE(NB4_q_b[3]_PORT_B_address, NB4_q_b[3]_clock_1, , , NB4_q_b[3]_clock_enable_1);
NB4_q_b[3]_PORT_A_write_enable = U2_wr_rfifo;
NB4_q_b[3]_PORT_A_write_enable_reg = DFFE(NB4_q_b[3]_PORT_A_write_enable, NB4_q_b[3]_clock_0, , , );
NB4_q_b[3]_PORT_B_read_enable = VCC;
NB4_q_b[3]_PORT_B_read_enable_reg = DFFE(NB4_q_b[3]_PORT_B_read_enable, NB4_q_b[3]_clock_1, , , NB4_q_b[3]_clock_enable_1);
NB4_q_b[3]_clock_0 = CLOCK_50;
NB4_q_b[3]_clock_1 = CLOCK_50;
NB4_q_b[3]_clock_enable_0 = U2_wr_rfifo;
NB4_q_b[3]_clock_enable_1 = U2L72;
NB4_q_b[3]_PORT_B_data_out = MEMORY(NB4_q_b[3]_PORT_A_data_in_reg, , NB4_q_b[3]_PORT_A_address_reg, NB4_q_b[3]_PORT_B_address_reg, NB4_q_b[3]_PORT_A_write_enable_reg, , , NB4_q_b[3]_PORT_B_read_enable_reg, , , NB4_q_b[3]_clock_0, NB4_q_b[3]_clock_1, NB4_q_b[3]_clock_enable_0, NB4_q_b[3]_clock_enable_1, , , , );
NB4_q_b[3] = NB4_q_b[3]_PORT_B_data_out[0];


--TE1_E_shift_rot_result[19] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[19]
--register power-up is low

TE1_E_shift_rot_result[19] = DFFEAS(TE1L447, CLOCK_50, !VF2_r_sync_rst,  ,  , TE1_E_src1[19],  ,  , TE1_E_new_inst);


--SE2_q_a[21] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[21]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE2_q_a[21]_PORT_A_data_in = KF1L140;
SE2_q_a[21]_PORT_A_data_in_reg = DFFE(SE2_q_a[21]_PORT_A_data_in, SE2_q_a[21]_clock_0, , , SE2_q_a[21]_clock_enable_0);
SE2_q_a[21]_PORT_A_address = BUS(KF1L106, KF1L107, KF1L108, KF1L109, KF1L110, KF1L111, KF1L112, KF1L113);
SE2_q_a[21]_PORT_A_address_reg = DFFE(SE2_q_a[21]_PORT_A_address, SE2_q_a[21]_clock_0, , , SE2_q_a[21]_clock_enable_0);
SE2_q_a[21]_PORT_A_write_enable = KF1L152;
SE2_q_a[21]_PORT_A_write_enable_reg = DFFE(SE2_q_a[21]_PORT_A_write_enable, SE2_q_a[21]_clock_0, , , SE2_q_a[21]_clock_enable_0);
SE2_q_a[21]_PORT_A_read_enable = !KF1L152;
SE2_q_a[21]_PORT_A_read_enable_reg = DFFE(SE2_q_a[21]_PORT_A_read_enable, SE2_q_a[21]_clock_0, , , SE2_q_a[21]_clock_enable_0);
SE2_q_a[21]_PORT_A_byte_mask = KF1L116;
SE2_q_a[21]_PORT_A_byte_mask_reg = DFFE(SE2_q_a[21]_PORT_A_byte_mask, SE2_q_a[21]_clock_0, , , SE2_q_a[21]_clock_enable_0);
SE2_q_a[21]_clock_0 = CLOCK_50;
SE2_q_a[21]_clock_enable_0 = KF1_ociram_reset_req;
SE2_q_a[21]_PORT_A_data_out = MEMORY(SE2_q_a[21]_PORT_A_data_in_reg, , SE2_q_a[21]_PORT_A_address_reg, , SE2_q_a[21]_PORT_A_write_enable_reg, SE2_q_a[21]_PORT_A_read_enable_reg, , , SE2_q_a[21]_PORT_A_byte_mask_reg, , SE2_q_a[21]_clock_0, , SE2_q_a[21]_clock_enable_0, , , , , );
SE2_q_a[21] = SE2_q_a[21]_PORT_A_data_out[0];


--VB6_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[22]
--register power-up is low

VB6_av_readdata_pre[22] = DFFEAS(U2L42, CLOCK_50, !VF2_r_sync_rst,  ,  , MB4_b_full,  ,  , U2_read_0);


--SE2_q_a[18] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|nios_system_nios2_gen2_1_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[18]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
SE2_q_a[18]_PORT_A_data_in = KF1L137;
SE2_q_a[18]_PORT_A_data_in_reg = DFFE(SE2_q_a[18]_PORT_A_data_in, SE2_q_a[18]_clock_0, , , SE2_q_a[18]_clock_enable_0);
SE2_q_a[18]_PORT_A_address = BUS(KF1L106, KF1L107, KF1L108, KF1L109, KF1L110, KF1L111, KF1L112, KF1L113);
SE2_q_a[18]_PORT_A_address_reg = DFFE(SE2_q_a[18]_PORT_A_address, SE2_q_a[18]_clock_0, , , SE2_q_a[18]_clock_enable_0);
SE2_q_a[18]_PORT_A_write_enable = KF1L152;
SE2_q_a[18]_PORT_A_write_enable_reg = DFFE(SE2_q_a[18]_PORT_A_write_enable, SE2_q_a[18]_clock_0, , , SE2_q_a[18]_clock_enable_0);
SE2_q_a[18]_PORT_A_read_enable = !KF1L152;
SE2_q_a[18]_PORT_A_read_enable_reg = DFFE(SE2_q_a[18]_PORT_A_read_enable, SE2_q_a[18]_clock_0, , , SE2_q_a[18]_clock_enable_0);
SE2_q_a[18]_PORT_A_byte_mask = KF1L116;
SE2_q_a[18]_PORT_A_byte_mask_reg = DFFE(SE2_q_a[18]_PORT_A_byte_mask, SE2_q_a[18]_clock_0, , , SE2_q_a[18]_clock_enable_0);
SE2_q_a[18]_clock_0 = CLOCK_50;
SE2_q_a[18]_clock_enable_0 = KF1_ociram_reset_req;
SE2_q_a[18]_PORT_A_data_out = MEMORY(SE2_q_a[18]_PORT_A_data_in_reg, , SE2_q_a[18]_PORT_A_address_reg, , SE2_q_a[18]_PORT_A_write_enable_reg, SE2_q_a[18]_PORT_A_read_enable_reg, , , SE2_q_a[18]_PORT_A_byte_mask_reg, , SE2_q_a[18]_clock_0, , SE2_q_a[18]_clock_enable_0, , , , , );
SE2_q_a[18] = SE2_q_a[18]_PORT_A_data_out[0];


--VB6_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[21]
--register power-up is low

VB6_av_readdata_pre[21] = DFFEAS(U2L46, CLOCK_50, !VF2_r_sync_rst,  ,  , QB4_counter_reg_bit[5],  ,  , U2_read_0);


--VB6_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[20]
--register power-up is low

VB6_av_readdata_pre[20] = DFFEAS(U2L50, CLOCK_50, !VF2_r_sync_rst,  ,  , QB4_counter_reg_bit[4],  ,  , U2_read_0);


--VB6_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[19]
--register power-up is low

VB6_av_readdata_pre[19] = DFFEAS(U2L54, CLOCK_50, !VF2_r_sync_rst,  ,  , QB4_counter_reg_bit[3],  ,  , U2_read_0);


--NB3_q_b[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB3_q_b[5]_PORT_A_data_in = TE1_d_writedata[5];
NB3_q_b[5]_PORT_A_data_in_reg = DFFE(NB3_q_b[5]_PORT_A_data_in, NB3_q_b[5]_clock_0, , , );
NB3_q_b[5]_PORT_A_address = BUS(PB6_counter_reg_bit[0], PB6_counter_reg_bit[1], PB6_counter_reg_bit[2], PB6_counter_reg_bit[3], PB6_counter_reg_bit[4], PB6_counter_reg_bit[5]);
NB3_q_b[5]_PORT_A_address_reg = DFFE(NB3_q_b[5]_PORT_A_address, NB3_q_b[5]_clock_0, , , );
NB3_q_b[5]_PORT_B_address = BUS(PB5_counter_reg_bit[0], PB5_counter_reg_bit[1], PB5_counter_reg_bit[2], PB5_counter_reg_bit[3], PB5_counter_reg_bit[4], PB5_counter_reg_bit[5]);
NB3_q_b[5]_PORT_B_address_reg = DFFE(NB3_q_b[5]_PORT_B_address, NB3_q_b[5]_clock_1, , , NB3_q_b[5]_clock_enable_1);
NB3_q_b[5]_PORT_A_write_enable = U2_fifo_wr;
NB3_q_b[5]_PORT_A_write_enable_reg = DFFE(NB3_q_b[5]_PORT_A_write_enable, NB3_q_b[5]_clock_0, , , );
NB3_q_b[5]_PORT_B_read_enable = VCC;
NB3_q_b[5]_PORT_B_read_enable_reg = DFFE(NB3_q_b[5]_PORT_B_read_enable, NB3_q_b[5]_clock_1, , , NB3_q_b[5]_clock_enable_1);
NB3_q_b[5]_clock_0 = CLOCK_50;
NB3_q_b[5]_clock_1 = CLOCK_50;
NB3_q_b[5]_clock_enable_0 = U2_fifo_wr;
NB3_q_b[5]_clock_enable_1 = U2L82;
NB3_q_b[5]_PORT_B_data_out = MEMORY(NB3_q_b[5]_PORT_A_data_in_reg, , NB3_q_b[5]_PORT_A_address_reg, NB3_q_b[5]_PORT_B_address_reg, NB3_q_b[5]_PORT_A_write_enable_reg, , , NB3_q_b[5]_PORT_B_read_enable_reg, , , NB3_q_b[5]_clock_0, NB3_q_b[5]_clock_1, NB3_q_b[5]_clock_enable_0, NB3_q_b[5]_clock_enable_1, , , , );
NB3_q_b[5] = NB3_q_b[5]_PORT_B_data_out[0];


--S1_write_data[0] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|write_data[0]
--register power-up is low

S1_write_data[0] = DFFEAS(UB3_data_reg[0], CLOCK_50,  ,  ,  , MD1_d_writedata[0],  , VF1_r_sync_rst, !UB3_use_reg);


--S2_write_data[0] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|write_data[0]
--register power-up is low

S2_write_data[0] = DFFEAS(UB4_data_reg[0], CLOCK_50,  ,  ,  , TE1_d_writedata[0],  , VF2_r_sync_rst, !UB4_use_reg);


--MD1L142 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~85
MD1L142_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[29]) ) + ( MD1_E_src1[29] ) + ( MD1L191 );
MD1L142 = SUM(MD1L142_adder_eqn);

--MD1L143 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~86
MD1L143_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[29]) ) + ( MD1_E_src1[29] ) + ( MD1L191 );
MD1L143 = CARRY(MD1L143_adder_eqn);


--MD1_E_shift_rot_result[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[21]
--register power-up is low

MD1_E_shift_rot_result[21] = DFFEAS(MD1L449, CLOCK_50, !VF1_r_sync_rst,  ,  , MD1_E_src1[21],  ,  , MD1_E_new_inst);


--MD1L146 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~89
MD1L146_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[21]) ) + ( MD1_E_src1[21] ) + ( MD1L151 );
MD1L146 = SUM(MD1L146_adder_eqn);

--MD1L147 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~90
MD1L147_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[21]) ) + ( MD1_E_src1[21] ) + ( MD1L151 );
MD1L147 = CARRY(MD1L147_adder_eqn);


--MD1_E_shift_rot_result[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20]
--register power-up is low

MD1_E_shift_rot_result[20] = DFFEAS(MD1L448, CLOCK_50, !VF1_r_sync_rst,  ,  , MD1_E_src1[20],  ,  , MD1_E_new_inst);


--MD1L150 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~93
MD1L150_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[20]) ) + ( MD1_E_src1[20] ) + ( MD1L155 );
MD1L150 = SUM(MD1L150_adder_eqn);

--MD1L151 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~94
MD1L151_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[20]) ) + ( MD1_E_src1[20] ) + ( MD1L155 );
MD1L151 = CARRY(MD1L151_adder_eqn);


--MD1L154 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~97
MD1L154_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[19]) ) + ( MD1_E_src1[19] ) + ( MD1L159 );
MD1L154 = SUM(MD1L154_adder_eqn);

--MD1L155 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~98
MD1L155_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[19]) ) + ( MD1_E_src1[19] ) + ( MD1L159 );
MD1L155 = CARRY(MD1L155_adder_eqn);


--MD1L158 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~101
MD1L158_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[18]) ) + ( MD1_E_src1[18] ) + ( MD1L163 );
MD1L158 = SUM(MD1L158_adder_eqn);

--MD1L159 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~102
MD1L159_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[18]) ) + ( MD1_E_src1[18] ) + ( MD1L163 );
MD1L159 = CARRY(MD1L159_adder_eqn);


--MD1L162 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~105
MD1L162_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[17]) ) + ( MD1_E_src1[17] ) + ( MD1L139 );
MD1L162 = SUM(MD1L162_adder_eqn);

--MD1L163 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~106
MD1L163_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[17]) ) + ( MD1_E_src1[17] ) + ( MD1L139 );
MD1L163 = CARRY(MD1L163_adder_eqn);


--MD1_E_shift_rot_result[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23]
--register power-up is low

MD1_E_shift_rot_result[23] = DFFEAS(MD1L451, CLOCK_50, !VF1_r_sync_rst,  ,  , MD1_E_src1[23],  ,  , MD1_E_new_inst);


--MD1L166 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~109
MD1L166_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[23]) ) + ( MD1_E_src1[23] ) + ( MD1L171 );
MD1L166 = SUM(MD1L166_adder_eqn);

--MD1L167 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~110
MD1L167_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[23]) ) + ( MD1_E_src1[23] ) + ( MD1L171 );
MD1L167 = CARRY(MD1L167_adder_eqn);


--MD1_E_shift_rot_result[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22]
--register power-up is low

MD1_E_shift_rot_result[22] = DFFEAS(MD1L450, CLOCK_50, !VF1_r_sync_rst,  ,  , MD1_E_src1[22],  ,  , MD1_E_new_inst);


--MD1L170 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~113
MD1L170_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[22]) ) + ( MD1_E_src1[22] ) + ( MD1L147 );
MD1L170 = SUM(MD1L170_adder_eqn);

--MD1L171 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~114
MD1L171_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[22]) ) + ( MD1_E_src1[22] ) + ( MD1L147 );
MD1L171 = CARRY(MD1L171_adder_eqn);


--MD1_E_shift_rot_result[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[25]
--register power-up is low

MD1_E_shift_rot_result[25] = DFFEAS(MD1L453, CLOCK_50, !VF1_r_sync_rst,  ,  , MD1_E_src1[25],  ,  , MD1_E_new_inst);


--MD1L174 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~117
MD1L174_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[25]) ) + ( MD1_E_src1[25] ) + ( MD1L179 );
MD1L174 = SUM(MD1L174_adder_eqn);

--MD1L175 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~118
MD1L175_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[25]) ) + ( MD1_E_src1[25] ) + ( MD1L179 );
MD1L175 = CARRY(MD1L175_adder_eqn);


--MD1_E_shift_rot_result[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24]
--register power-up is low

MD1_E_shift_rot_result[24] = DFFEAS(MD1L452, CLOCK_50, !VF1_r_sync_rst,  ,  , MD1_E_src1[24],  ,  , MD1_E_new_inst);


--MD1L178 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~121
MD1L178_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[24]) ) + ( MD1_E_src1[24] ) + ( MD1L167 );
MD1L178 = SUM(MD1L178_adder_eqn);

--MD1L179 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~122
MD1L179_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[24]) ) + ( MD1_E_src1[24] ) + ( MD1L167 );
MD1L179 = CARRY(MD1L179_adder_eqn);


--MD1_E_shift_rot_result[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27]
--register power-up is low

MD1_E_shift_rot_result[27] = DFFEAS(MD1L455, CLOCK_50, !VF1_r_sync_rst,  ,  , MD1_E_src1[27],  ,  , MD1_E_new_inst);


--MD1L182 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~125
MD1L182_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[27]) ) + ( MD1_E_src1[27] ) + ( MD1L187 );
MD1L182 = SUM(MD1L182_adder_eqn);

--MD1L183 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~126
MD1L183_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[27]) ) + ( MD1_E_src1[27] ) + ( MD1L187 );
MD1L183 = CARRY(MD1L183_adder_eqn);


--MD1_E_shift_rot_result[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26]
--register power-up is low

MD1_E_shift_rot_result[26] = DFFEAS(MD1L454, CLOCK_50, !VF1_r_sync_rst,  ,  , MD1_E_src1[26],  ,  , MD1_E_new_inst);


--MD1L186 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~129
MD1L186_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[26]) ) + ( MD1_E_src1[26] ) + ( MD1L175 );
MD1L186 = SUM(MD1L186_adder_eqn);

--MD1L187 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~130
MD1L187_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[26]) ) + ( MD1_E_src1[26] ) + ( MD1L175 );
MD1L187 = CARRY(MD1L187_adder_eqn);


--MD1_E_shift_rot_result[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29]
--register power-up is low

MD1_E_shift_rot_result[29] = DFFEAS(MD1L457, CLOCK_50, !VF1_r_sync_rst,  ,  , MD1_E_src1[29],  ,  , MD1_E_new_inst);


--MD1_E_shift_rot_result[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28]
--register power-up is low

MD1_E_shift_rot_result[28] = DFFEAS(MD1L456, CLOCK_50, !VF1_r_sync_rst,  ,  , MD1_E_src1[28],  ,  , MD1_E_new_inst);


--MD1L190 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~133
MD1L190_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[28]) ) + ( MD1_E_src1[28] ) + ( MD1L183 );
MD1L190 = SUM(MD1L190_adder_eqn);

--MD1L191 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~134
MD1L191_adder_eqn = ( !MD1_E_alu_sub $ (!MD1_E_src2[28]) ) + ( MD1_E_src1[28] ) + ( MD1L183 );
MD1L191 = CARRY(MD1L191_adder_eqn);


--JE1_sr[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[10]
--register power-up is low

JE1_sr[10] = DFFEAS(JE1L91, A1L48,  ,  , JE1L20,  ,  , JE1L19,  );


--WD1_break_readreg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]
--register power-up is low

WD1_break_readreg[8] = DFFEAS(HE1_jdo[8], CLOCK_50,  ,  , WD1L23,  ,  , WD1L24,  );


--ZF1_q_a[1] is Bus_Arbiter:u1|external_RAM:u2|altsyncram:altsyncram_component|altsyncram_5jv3:auto_generated|q_a[1]
--RAM Block Operation Mode: Single Port
--Port A Depth: 2048, Port A Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16
--Port A Input: Registered, Port A Output: Registered
ZF1_q_a[1]_PORT_A_data_in = D1L18;
ZF1_q_a[1]_PORT_A_data_in_reg = DFFE(ZF1_q_a[1]_PORT_A_data_in, ZF1_q_a[1]_clock_0, , , );
ZF1_q_a[1]_PORT_A_address = BUS(D1L12, D1L1, D1L2, D1L3, D1L4, D1L5, D1L6, D1L7, D1L8, D1L9, D1L10);
ZF1_q_a[1]_PORT_A_address_reg = DFFE(ZF1_q_a[1]_PORT_A_address, ZF1_q_a[1]_clock_0, , , );
ZF1_q_a[1]_PORT_A_write_enable = XF1_ram_wren;
ZF1_q_a[1]_PORT_A_write_enable_reg = DFFE(ZF1_q_a[1]_PORT_A_write_enable, ZF1_q_a[1]_clock_0, , , );
ZF1_q_a[1]_PORT_A_read_enable = VCC;
ZF1_q_a[1]_PORT_A_read_enable_reg = DFFE(ZF1_q_a[1]_PORT_A_read_enable, ZF1_q_a[1]_clock_0, , , );
ZF1_q_a[1]_clock_0 = CLOCK_50;
ZF1_q_a[1]_PORT_A_data_out = MEMORY(ZF1_q_a[1]_PORT_A_data_in_reg, , ZF1_q_a[1]_PORT_A_address_reg, , ZF1_q_a[1]_PORT_A_write_enable_reg, ZF1_q_a[1]_PORT_A_read_enable_reg, , , , , ZF1_q_a[1]_clock_0, , , , , , , );
ZF1_q_a[1]_PORT_A_data_out_reg = DFFE(ZF1_q_a[1]_PORT_A_data_out, ZF1_q_a[1]_clock_0, , , );
ZF1_q_a[1] = ZF1_q_a[1]_PORT_A_data_out_reg[0];


--NB2_q_b[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB2_q_b[1]_PORT_A_data_in = DB1_wdata[1];
NB2_q_b[1]_PORT_A_data_in_reg = DFFE(NB2_q_b[1]_PORT_A_data_in, NB2_q_b[1]_clock_0, , , );
NB2_q_b[1]_PORT_A_address = BUS(PB4_counter_reg_bit[0], PB4_counter_reg_bit[1], PB4_counter_reg_bit[2], PB4_counter_reg_bit[3], PB4_counter_reg_bit[4], PB4_counter_reg_bit[5]);
NB2_q_b[1]_PORT_A_address_reg = DFFE(NB2_q_b[1]_PORT_A_address, NB2_q_b[1]_clock_0, , , );
NB2_q_b[1]_PORT_B_address = BUS(PB3_counter_reg_bit[0], PB3_counter_reg_bit[1], PB3_counter_reg_bit[2], PB3_counter_reg_bit[3], PB3_counter_reg_bit[4], PB3_counter_reg_bit[5]);
NB2_q_b[1]_PORT_B_address_reg = DFFE(NB2_q_b[1]_PORT_B_address, NB2_q_b[1]_clock_1, , , NB2_q_b[1]_clock_enable_1);
NB2_q_b[1]_PORT_A_write_enable = U1_wr_rfifo;
NB2_q_b[1]_PORT_A_write_enable_reg = DFFE(NB2_q_b[1]_PORT_A_write_enable, NB2_q_b[1]_clock_0, , , );
NB2_q_b[1]_PORT_B_read_enable = VCC;
NB2_q_b[1]_PORT_B_read_enable_reg = DFFE(NB2_q_b[1]_PORT_B_read_enable, NB2_q_b[1]_clock_1, , , NB2_q_b[1]_clock_enable_1);
NB2_q_b[1]_clock_0 = CLOCK_50;
NB2_q_b[1]_clock_1 = CLOCK_50;
NB2_q_b[1]_clock_enable_0 = U1_wr_rfifo;
NB2_q_b[1]_clock_enable_1 = U1L74;
NB2_q_b[1]_PORT_B_data_out = MEMORY(NB2_q_b[1]_PORT_A_data_in_reg, , NB2_q_b[1]_PORT_A_address_reg, NB2_q_b[1]_PORT_B_address_reg, NB2_q_b[1]_PORT_A_write_enable_reg, , , NB2_q_b[1]_PORT_B_read_enable_reg, , , NB2_q_b[1]_clock_0, NB2_q_b[1]_clock_1, NB2_q_b[1]_clock_enable_0, NB2_q_b[1]_clock_enable_1, , , , );
NB2_q_b[1] = NB2_q_b[1]_PORT_B_data_out[0];


--WD1_break_readreg[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]
--register power-up is low

WD1_break_readreg[15] = DFFEAS(HE1_jdo[15], CLOCK_50,  ,  , WD1L23,  ,  , WD1L24,  );


--FE1_MonDReg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]
--register power-up is low

FE1_MonDReg[9] = DFFEAS(HE1_jdo[12], CLOCK_50,  ,  , FE1L50, SE1_q_a[9],  , FE1L70, HE1_take_action_ocimem_b);


--FE1_MonDReg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]
--register power-up is low

FE1_MonDReg[10] = DFFEAS(HE1_jdo[13], CLOCK_50,  ,  , FE1L50, SE1_q_a[10],  , FE1L70, HE1_take_action_ocimem_b);


--WD1_break_readreg[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]
--register power-up is low

WD1_break_readreg[22] = DFFEAS(HE1_jdo[22], CLOCK_50,  ,  , WD1L23,  ,  , WD1L24,  );


--FE1_MonDReg[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]
--register power-up is low

FE1_MonDReg[22] = DFFEAS(HE1_jdo[25], CLOCK_50,  ,  , FE1L50, SE1_q_a[22],  , FE1L70, HE1_take_action_ocimem_b);


--JE1_sr[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14]
--register power-up is low

JE1_sr[14] = DFFEAS(JE1L92, A1L48,  ,  , JE1L20,  ,  , JE1L19,  );


--U1L30 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~1
U1L30_adder_eqn = ( !QB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
U1L30 = SUM(U1L30_adder_eqn);

--U1L31 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~2
U1L31_adder_eqn = ( !QB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
U1L31 = CARRY(U1L31_adder_eqn);


--TE1L142 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~85
TE1L142_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[29]) ) + ( TE1_E_src1[29] ) + ( TE1L191 );
TE1L142 = SUM(TE1L142_adder_eqn);

--TE1L143 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~86
TE1L143_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[29]) ) + ( TE1_E_src1[29] ) + ( TE1L191 );
TE1L143 = CARRY(TE1L143_adder_eqn);


--TE1_E_shift_rot_result[22] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[22]
--register power-up is low

TE1_E_shift_rot_result[22] = DFFEAS(TE1L450, CLOCK_50, !VF2_r_sync_rst,  ,  , TE1_E_src1[22],  ,  , TE1_E_new_inst);


--TE1L146 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~89
TE1L146_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[22]) ) + ( TE1_E_src1[22] ) + ( TE1L163 );
TE1L146 = SUM(TE1L146_adder_eqn);

--TE1L147 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~90
TE1L147_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[22]) ) + ( TE1_E_src1[22] ) + ( TE1L163 );
TE1L147 = CARRY(TE1L147_adder_eqn);


--TE1L150 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~93
TE1L150_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[19]) ) + ( TE1_E_src1[19] ) + ( TE1L155 );
TE1L150 = SUM(TE1L150_adder_eqn);

--TE1L151 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~94
TE1L151_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[19]) ) + ( TE1_E_src1[19] ) + ( TE1L155 );
TE1L151 = CARRY(TE1L151_adder_eqn);


--TE1L154 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~97
TE1L154_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[18]) ) + ( TE1_E_src1[18] ) + ( TE1L159 );
TE1L154 = SUM(TE1L154_adder_eqn);

--TE1L155 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~98
TE1L155_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[18]) ) + ( TE1_E_src1[18] ) + ( TE1L159 );
TE1L155 = CARRY(TE1L155_adder_eqn);


--TE1L158 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~101
TE1L158_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[17]) ) + ( TE1_E_src1[17] ) + ( TE1L139 );
TE1L158 = SUM(TE1L158_adder_eqn);

--TE1L159 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~102
TE1L159_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[17]) ) + ( TE1_E_src1[17] ) + ( TE1L139 );
TE1L159 = CARRY(TE1L159_adder_eqn);


--TE1_E_shift_rot_result[21] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[21]
--register power-up is low

TE1_E_shift_rot_result[21] = DFFEAS(TE1L449, CLOCK_50, !VF2_r_sync_rst,  ,  , TE1_E_src1[21],  ,  , TE1_E_new_inst);


--TE1L162 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~105
TE1L162_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[21]) ) + ( TE1_E_src1[21] ) + ( TE1L171 );
TE1L162 = SUM(TE1L162_adder_eqn);

--TE1L163 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~106
TE1L163_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[21]) ) + ( TE1_E_src1[21] ) + ( TE1L171 );
TE1L163 = CARRY(TE1L163_adder_eqn);


--TE1_E_shift_rot_result[23] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[23]
--register power-up is low

TE1_E_shift_rot_result[23] = DFFEAS(TE1L451, CLOCK_50, !VF2_r_sync_rst,  ,  , TE1_E_src1[23],  ,  , TE1_E_new_inst);


--TE1L166 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~109
TE1L166_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[23]) ) + ( TE1_E_src1[23] ) + ( TE1L147 );
TE1L166 = SUM(TE1L166_adder_eqn);

--TE1L167 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~110
TE1L167_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[23]) ) + ( TE1_E_src1[23] ) + ( TE1L147 );
TE1L167 = CARRY(TE1L167_adder_eqn);


--TE1_E_shift_rot_result[20] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[20]
--register power-up is low

TE1_E_shift_rot_result[20] = DFFEAS(TE1L448, CLOCK_50, !VF2_r_sync_rst,  ,  , TE1_E_src1[20],  ,  , TE1_E_new_inst);


--TE1L170 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~113
TE1L170_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[20]) ) + ( TE1_E_src1[20] ) + ( TE1L151 );
TE1L170 = SUM(TE1L170_adder_eqn);

--TE1L171 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~114
TE1L171_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[20]) ) + ( TE1_E_src1[20] ) + ( TE1L151 );
TE1L171 = CARRY(TE1L171_adder_eqn);


--TE1_E_shift_rot_result[25] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[25]
--register power-up is low

TE1_E_shift_rot_result[25] = DFFEAS(TE1L453, CLOCK_50, !VF2_r_sync_rst,  ,  , TE1_E_src1[25],  ,  , TE1_E_new_inst);


--TE1L174 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~117
TE1L174_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[25]) ) + ( TE1_E_src1[25] ) + ( TE1L179 );
TE1L174 = SUM(TE1L174_adder_eqn);

--TE1L175 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~118
TE1L175_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[25]) ) + ( TE1_E_src1[25] ) + ( TE1L179 );
TE1L175 = CARRY(TE1L175_adder_eqn);


--TE1_E_shift_rot_result[24] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[24]
--register power-up is low

TE1_E_shift_rot_result[24] = DFFEAS(TE1L452, CLOCK_50, !VF2_r_sync_rst,  ,  , TE1_E_src1[24],  ,  , TE1_E_new_inst);


--TE1L178 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~121
TE1L178_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[24]) ) + ( TE1_E_src1[24] ) + ( TE1L167 );
TE1L178 = SUM(TE1L178_adder_eqn);

--TE1L179 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~122
TE1L179_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[24]) ) + ( TE1_E_src1[24] ) + ( TE1L167 );
TE1L179 = CARRY(TE1L179_adder_eqn);


--TE1_E_shift_rot_result[27] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[27]
--register power-up is low

TE1_E_shift_rot_result[27] = DFFEAS(TE1L455, CLOCK_50, !VF2_r_sync_rst,  ,  , TE1_E_src1[27],  ,  , TE1_E_new_inst);


--TE1L182 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~125
TE1L182_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[27]) ) + ( TE1_E_src1[27] ) + ( TE1L187 );
TE1L182 = SUM(TE1L182_adder_eqn);

--TE1L183 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~126
TE1L183_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[27]) ) + ( TE1_E_src1[27] ) + ( TE1L187 );
TE1L183 = CARRY(TE1L183_adder_eqn);


--TE1_E_shift_rot_result[26] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[26]
--register power-up is low

TE1_E_shift_rot_result[26] = DFFEAS(TE1L454, CLOCK_50, !VF2_r_sync_rst,  ,  , TE1_E_src1[26],  ,  , TE1_E_new_inst);


--TE1L186 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~129
TE1L186_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[26]) ) + ( TE1_E_src1[26] ) + ( TE1L175 );
TE1L186 = SUM(TE1L186_adder_eqn);

--TE1L187 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~130
TE1L187_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[26]) ) + ( TE1_E_src1[26] ) + ( TE1L175 );
TE1L187 = CARRY(TE1L187_adder_eqn);


--TE1_E_shift_rot_result[29] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[29]
--register power-up is low

TE1_E_shift_rot_result[29] = DFFEAS(TE1L457, CLOCK_50, !VF2_r_sync_rst,  ,  , TE1_E_src1[29],  ,  , TE1_E_new_inst);


--TE1_E_shift_rot_result[28] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result[28]
--register power-up is low

TE1_E_shift_rot_result[28] = DFFEAS(TE1L456, CLOCK_50, !VF2_r_sync_rst,  ,  , TE1_E_src1[28],  ,  , TE1_E_new_inst);


--TE1L190 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~133
TE1L190_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[28]) ) + ( TE1_E_src1[28] ) + ( TE1L183 );
TE1L190 = SUM(TE1L190_adder_eqn);

--TE1L191 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add2~134
TE1L191_adder_eqn = ( !TE1_E_alu_sub $ (!TE1_E_src2[28]) ) + ( TE1_E_src1[28] ) + ( TE1L183 );
TE1L191 = CARRY(TE1L191_adder_eqn);


--MF1_sr[10] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[10]
--register power-up is low

MF1_sr[10] = DFFEAS(MF1L91, A1L75,  ,  , MF1L25,  ,  , MF1L24,  );


--AF1_break_readreg[8] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[8]
--register power-up is low

AF1_break_readreg[8] = DFFEAS(LF1_jdo[8], CLOCK_50,  ,  , AF1L7,  ,  , AF1L8,  );


--NB4_q_b[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB4_q_b[1]_PORT_A_data_in = DB2_wdata[1];
NB4_q_b[1]_PORT_A_data_in_reg = DFFE(NB4_q_b[1]_PORT_A_data_in, NB4_q_b[1]_clock_0, , , );
NB4_q_b[1]_PORT_A_address = BUS(PB8_counter_reg_bit[0], PB8_counter_reg_bit[1], PB8_counter_reg_bit[2], PB8_counter_reg_bit[3], PB8_counter_reg_bit[4], PB8_counter_reg_bit[5]);
NB4_q_b[1]_PORT_A_address_reg = DFFE(NB4_q_b[1]_PORT_A_address, NB4_q_b[1]_clock_0, , , );
NB4_q_b[1]_PORT_B_address = BUS(PB7_counter_reg_bit[0], PB7_counter_reg_bit[1], PB7_counter_reg_bit[2], PB7_counter_reg_bit[3], PB7_counter_reg_bit[4], PB7_counter_reg_bit[5]);
NB4_q_b[1]_PORT_B_address_reg = DFFE(NB4_q_b[1]_PORT_B_address, NB4_q_b[1]_clock_1, , , NB4_q_b[1]_clock_enable_1);
NB4_q_b[1]_PORT_A_write_enable = U2_wr_rfifo;
NB4_q_b[1]_PORT_A_write_enable_reg = DFFE(NB4_q_b[1]_PORT_A_write_enable, NB4_q_b[1]_clock_0, , , );
NB4_q_b[1]_PORT_B_read_enable = VCC;
NB4_q_b[1]_PORT_B_read_enable_reg = DFFE(NB4_q_b[1]_PORT_B_read_enable, NB4_q_b[1]_clock_1, , , NB4_q_b[1]_clock_enable_1);
NB4_q_b[1]_clock_0 = CLOCK_50;
NB4_q_b[1]_clock_1 = CLOCK_50;
NB4_q_b[1]_clock_enable_0 = U2_wr_rfifo;
NB4_q_b[1]_clock_enable_1 = U2L72;
NB4_q_b[1]_PORT_B_data_out = MEMORY(NB4_q_b[1]_PORT_A_data_in_reg, , NB4_q_b[1]_PORT_A_address_reg, NB4_q_b[1]_PORT_B_address_reg, NB4_q_b[1]_PORT_A_write_enable_reg, , , NB4_q_b[1]_PORT_B_read_enable_reg, , , NB4_q_b[1]_clock_0, NB4_q_b[1]_clock_1, NB4_q_b[1]_clock_enable_0, NB4_q_b[1]_clock_enable_1, , , , );
NB4_q_b[1] = NB4_q_b[1]_PORT_B_data_out[0];


--AF1_break_readreg[15] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[15]
--register power-up is low

AF1_break_readreg[15] = DFFEAS(LF1_jdo[15], CLOCK_50,  ,  , AF1L7,  ,  , AF1L8,  );


--KF1_MonDReg[9] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[9]
--register power-up is low

KF1_MonDReg[9] = DFFEAS(LF1_jdo[12], CLOCK_50,  ,  , KF1L50, SE2_q_a[9],  , KF1L61, LF1_take_action_ocimem_b);


--KF1_MonDReg[10] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[10]
--register power-up is low

KF1_MonDReg[10] = DFFEAS(LF1_jdo[13], CLOCK_50,  ,  , KF1L50, SE2_q_a[10],  , KF1L61, LF1_take_action_ocimem_b);


--AF1_break_readreg[22] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[22]
--register power-up is low

AF1_break_readreg[22] = DFFEAS(LF1_jdo[22], CLOCK_50,  ,  , AF1L7,  ,  , AF1L8,  );


--KF1_MonDReg[22] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[22]
--register power-up is low

KF1_MonDReg[22] = DFFEAS(LF1_jdo[25], CLOCK_50,  ,  , KF1L50, SE2_q_a[22],  , KF1L61, LF1_take_action_ocimem_b);


--MF1_sr[14] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[14]
--register power-up is low

MF1_sr[14] = DFFEAS(MF1L92, A1L75,  ,  , MF1L25,  ,  , MF1L24,  );


--U2L30 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|Add1~1
U2L30_adder_eqn = ( !QB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
U2L30 = SUM(U2L30_adder_eqn);

--U2L31 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|Add1~2
U2L31_adder_eqn = ( !QB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
U2L31 = CARRY(U2L31_adder_eqn);


--UB3_data_reg[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|data_reg[7]
--register power-up is low

UB3_data_reg[7] = DFFEAS(MD1_d_writedata[23], CLOCK_50, !VF1_r_sync_rst,  , UB3L37,  ,  , UB3_use_reg,  );


--UB4_data_reg[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|data_reg[7]
--register power-up is low

UB4_data_reg[7] = DFFEAS(TE1_d_writedata[23], CLOCK_50, !VF2_r_sync_rst,  , UB4L15,  ,  , UB4_use_reg,  );


--PB4_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0
PB4_counter_comb_bita0_adder_eqn = ( PB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB4_counter_comb_bita0 = SUM(PB4_counter_comb_bita0_adder_eqn);

--PB4L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT
PB4L3_adder_eqn = ( PB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB4L3 = CARRY(PB4L3_adder_eqn);


--PB4_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1
PB4_counter_comb_bita1_adder_eqn = ( PB4_counter_reg_bit[1] ) + ( GND ) + ( PB4L3 );
PB4_counter_comb_bita1 = SUM(PB4_counter_comb_bita1_adder_eqn);

--PB4L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT
PB4L7_adder_eqn = ( PB4_counter_reg_bit[1] ) + ( GND ) + ( PB4L3 );
PB4L7 = CARRY(PB4L7_adder_eqn);


--PB4_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2
PB4_counter_comb_bita2_adder_eqn = ( PB4_counter_reg_bit[2] ) + ( GND ) + ( PB4L7 );
PB4_counter_comb_bita2 = SUM(PB4_counter_comb_bita2_adder_eqn);

--PB4L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT
PB4L11_adder_eqn = ( PB4_counter_reg_bit[2] ) + ( GND ) + ( PB4L7 );
PB4L11 = CARRY(PB4L11_adder_eqn);


--PB4_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3
PB4_counter_comb_bita3_adder_eqn = ( PB4_counter_reg_bit[3] ) + ( GND ) + ( PB4L11 );
PB4_counter_comb_bita3 = SUM(PB4_counter_comb_bita3_adder_eqn);

--PB4L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT
PB4L15_adder_eqn = ( PB4_counter_reg_bit[3] ) + ( GND ) + ( PB4L11 );
PB4L15 = CARRY(PB4L15_adder_eqn);


--PB4_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4
PB4_counter_comb_bita4_adder_eqn = ( PB4_counter_reg_bit[4] ) + ( GND ) + ( PB4L15 );
PB4_counter_comb_bita4 = SUM(PB4_counter_comb_bita4_adder_eqn);

--PB4L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT
PB4L19_adder_eqn = ( PB4_counter_reg_bit[4] ) + ( GND ) + ( PB4L15 );
PB4L19 = CARRY(PB4L19_adder_eqn);


--PB4_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5
PB4_counter_comb_bita5_adder_eqn = ( PB4_counter_reg_bit[5] ) + ( GND ) + ( PB4L19 );
PB4_counter_comb_bita5 = SUM(PB4_counter_comb_bita5_adder_eqn);


--PB3_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0
PB3_counter_comb_bita0_adder_eqn = ( PB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB3_counter_comb_bita0 = SUM(PB3_counter_comb_bita0_adder_eqn);

--PB3L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT
PB3L3_adder_eqn = ( PB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB3L3 = CARRY(PB3L3_adder_eqn);


--PB3_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1
PB3_counter_comb_bita1_adder_eqn = ( PB3_counter_reg_bit[1] ) + ( GND ) + ( PB3L3 );
PB3_counter_comb_bita1 = SUM(PB3_counter_comb_bita1_adder_eqn);

--PB3L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT
PB3L7_adder_eqn = ( PB3_counter_reg_bit[1] ) + ( GND ) + ( PB3L3 );
PB3L7 = CARRY(PB3L7_adder_eqn);


--PB3_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2
PB3_counter_comb_bita2_adder_eqn = ( PB3_counter_reg_bit[2] ) + ( GND ) + ( PB3L7 );
PB3_counter_comb_bita2 = SUM(PB3_counter_comb_bita2_adder_eqn);

--PB3L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT
PB3L11_adder_eqn = ( PB3_counter_reg_bit[2] ) + ( GND ) + ( PB3L7 );
PB3L11 = CARRY(PB3L11_adder_eqn);


--PB3_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3
PB3_counter_comb_bita3_adder_eqn = ( PB3_counter_reg_bit[3] ) + ( GND ) + ( PB3L11 );
PB3_counter_comb_bita3 = SUM(PB3_counter_comb_bita3_adder_eqn);

--PB3L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT
PB3L15_adder_eqn = ( PB3_counter_reg_bit[3] ) + ( GND ) + ( PB3L11 );
PB3L15 = CARRY(PB3L15_adder_eqn);


--PB3_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4
PB3_counter_comb_bita4_adder_eqn = ( PB3_counter_reg_bit[4] ) + ( GND ) + ( PB3L15 );
PB3_counter_comb_bita4 = SUM(PB3_counter_comb_bita4_adder_eqn);

--PB3L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT
PB3L19_adder_eqn = ( PB3_counter_reg_bit[4] ) + ( GND ) + ( PB3L15 );
PB3L19 = CARRY(PB3L19_adder_eqn);


--PB3_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5
PB3_counter_comb_bita5_adder_eqn = ( PB3_counter_reg_bit[5] ) + ( GND ) + ( PB3L19 );
PB3_counter_comb_bita5 = SUM(PB3_counter_comb_bita5_adder_eqn);


--S1_write_data[15] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|write_data[15]
--register power-up is low

S1_write_data[15] = DFFEAS(UB3_data_reg[15], CLOCK_50,  ,  ,  , MD1_d_writedata[15],  , VF1_r_sync_rst, !UB3_use_reg);


--S2_write_data[15] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|write_data[15]
--register power-up is low

S2_write_data[15] = DFFEAS(UB4_data_reg[15], CLOCK_50,  ,  ,  , TE1_d_writedata[15],  , VF2_r_sync_rst, !UB4_use_reg);


--S1_write_data[3] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|write_data[3]
--register power-up is low

S1_write_data[3] = DFFEAS(UB3_data_reg[3], CLOCK_50,  ,  ,  , MD1_d_writedata[3],  , VF1_r_sync_rst, !UB3_use_reg);


--S2_write_data[3] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|write_data[3]
--register power-up is low

S2_write_data[3] = DFFEAS(UB4_data_reg[3], CLOCK_50,  ,  ,  , TE1_d_writedata[3],  , VF2_r_sync_rst, !UB4_use_reg);


--S1_write_data[4] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|write_data[4]
--register power-up is low

S1_write_data[4] = DFFEAS(UB3_data_reg[4], CLOCK_50,  ,  ,  , MD1_d_writedata[4],  , VF1_r_sync_rst, !UB3_use_reg);


--S2_write_data[4] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|write_data[4]
--register power-up is low

S2_write_data[4] = DFFEAS(UB4_data_reg[4], CLOCK_50,  ,  ,  , TE1_d_writedata[4],  , VF2_r_sync_rst, !UB4_use_reg);


--S1_write_data[5] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|write_data[5]
--register power-up is low

S1_write_data[5] = DFFEAS(UB3_data_reg[5], CLOCK_50,  ,  ,  , MD1_d_writedata[5],  , VF1_r_sync_rst, !UB3_use_reg);


--S2_write_data[5] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|write_data[5]
--register power-up is low

S2_write_data[5] = DFFEAS(UB4_data_reg[5], CLOCK_50,  ,  ,  , TE1_d_writedata[5],  , VF2_r_sync_rst, !UB4_use_reg);


--S1_write_data[8] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|write_data[8]
--register power-up is low

S1_write_data[8] = DFFEAS(UB3_data_reg[8], CLOCK_50,  ,  ,  , MD1_d_writedata[8],  , VF1_r_sync_rst, !UB3_use_reg);


--S2_write_data[8] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|write_data[8]
--register power-up is low

S2_write_data[8] = DFFEAS(UB4_data_reg[8], CLOCK_50,  ,  ,  , TE1_d_writedata[8],  , VF2_r_sync_rst, !UB4_use_reg);


--S1_write_data[9] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|write_data[9]
--register power-up is low

S1_write_data[9] = DFFEAS(UB3_data_reg[9], CLOCK_50,  ,  ,  , MD1_d_writedata[9],  , VF1_r_sync_rst, !UB3_use_reg);


--S2_write_data[9] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|write_data[9]
--register power-up is low

S2_write_data[9] = DFFEAS(UB4_data_reg[9], CLOCK_50,  ,  ,  , TE1_d_writedata[9],  , VF2_r_sync_rst, !UB4_use_reg);


--U1L34 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~5
U1L34_adder_eqn = ( !QB1_counter_reg_bit[1] ) + ( GND ) + ( U1L31 );
U1L34 = SUM(U1L34_adder_eqn);

--U1L35 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~6
U1L35_adder_eqn = ( !QB1_counter_reg_bit[1] ) + ( GND ) + ( U1L31 );
U1L35 = CARRY(U1L35_adder_eqn);


--S1_write_data[10] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|write_data[10]
--register power-up is low

S1_write_data[10] = DFFEAS(UB3_data_reg[10], CLOCK_50,  ,  ,  , MD1_d_writedata[10],  , VF1_r_sync_rst, !UB3_use_reg);


--S2_write_data[10] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|write_data[10]
--register power-up is low

S2_write_data[10] = DFFEAS(UB4_data_reg[10], CLOCK_50,  ,  ,  , TE1_d_writedata[10],  , VF2_r_sync_rst, !UB4_use_reg);


--U1L38 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~9
U1L38_adder_eqn = ( !QB1_counter_reg_bit[2] ) + ( GND ) + ( U1L35 );
U1L38 = SUM(U1L38_adder_eqn);

--U1L39 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~10
U1L39_adder_eqn = ( !QB1_counter_reg_bit[2] ) + ( GND ) + ( U1L35 );
U1L39 = CARRY(U1L39_adder_eqn);


--S1_write_data[13] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|write_data[13]
--register power-up is low

S1_write_data[13] = DFFEAS(UB3_data_reg[13], CLOCK_50,  ,  ,  , MD1_d_writedata[13],  , VF1_r_sync_rst, !UB3_use_reg);


--S2_write_data[13] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|write_data[13]
--register power-up is low

S2_write_data[13] = DFFEAS(UB4_data_reg[13], CLOCK_50,  ,  ,  , TE1_d_writedata[13],  , VF2_r_sync_rst, !UB4_use_reg);


--U1L42 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~13
U1L42_adder_eqn = ( !QB1_counter_reg_bit[5] ) + ( GND ) + ( U1L47 );
U1L42 = SUM(U1L42_adder_eqn);

--U1L43 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~14
U1L43_adder_eqn = ( !QB1_counter_reg_bit[5] ) + ( GND ) + ( U1L47 );
U1L43 = CARRY(U1L43_adder_eqn);


--S1_write_data[6] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|write_data[6]
--register power-up is low

S1_write_data[6] = DFFEAS(UB3_data_reg[6], CLOCK_50,  ,  ,  , MD1_d_writedata[6],  , VF1_r_sync_rst, !UB3_use_reg);


--S2_write_data[6] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|write_data[6]
--register power-up is low

S2_write_data[6] = DFFEAS(UB4_data_reg[6], CLOCK_50,  ,  ,  , TE1_d_writedata[6],  , VF2_r_sync_rst, !UB4_use_reg);


--S1_write_data[12] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|write_data[12]
--register power-up is low

S1_write_data[12] = DFFEAS(UB3_data_reg[12], CLOCK_50,  ,  ,  , MD1_d_writedata[12],  , VF1_r_sync_rst, !UB3_use_reg);


--S2_write_data[12] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|write_data[12]
--register power-up is low

S2_write_data[12] = DFFEAS(UB4_data_reg[12], CLOCK_50,  ,  ,  , TE1_d_writedata[12],  , VF2_r_sync_rst, !UB4_use_reg);


--U1L46 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~17
U1L46_adder_eqn = ( !QB1_counter_reg_bit[4] ) + ( GND ) + ( U1L51 );
U1L46 = SUM(U1L46_adder_eqn);

--U1L47 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~18
U1L47_adder_eqn = ( !QB1_counter_reg_bit[4] ) + ( GND ) + ( U1L51 );
U1L47 = CARRY(U1L47_adder_eqn);


--S1_write_data[11] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|write_data[11]
--register power-up is low

S1_write_data[11] = DFFEAS(UB3_data_reg[11], CLOCK_50,  ,  ,  , MD1_d_writedata[11],  , VF1_r_sync_rst, !UB3_use_reg);


--S2_write_data[11] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|write_data[11]
--register power-up is low

S2_write_data[11] = DFFEAS(UB4_data_reg[11], CLOCK_50,  ,  ,  , TE1_d_writedata[11],  , VF2_r_sync_rst, !UB4_use_reg);


--U1L50 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~21
U1L50_adder_eqn = ( !QB1_counter_reg_bit[3] ) + ( GND ) + ( U1L39 );
U1L50 = SUM(U1L50_adder_eqn);

--U1L51 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~22
U1L51_adder_eqn = ( !QB1_counter_reg_bit[3] ) + ( GND ) + ( U1L39 );
U1L51 = CARRY(U1L51_adder_eqn);


--S1_write_data[14] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|write_data[14]
--register power-up is low

S1_write_data[14] = DFFEAS(UB3_data_reg[14], CLOCK_50,  ,  ,  , MD1_d_writedata[14],  , VF1_r_sync_rst, !UB3_use_reg);


--S2_write_data[14] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|write_data[14]
--register power-up is low

S2_write_data[14] = DFFEAS(UB4_data_reg[14], CLOCK_50,  ,  ,  , TE1_d_writedata[14],  , VF2_r_sync_rst, !UB4_use_reg);


--U1L54 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~25
U1L54_adder_eqn = ( !MB1_b_full ) + ( VCC ) + ( U1L43 );
U1L54 = SUM(U1L54_adder_eqn);


--S1_write_data[2] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|write_data[2]
--register power-up is low

S1_write_data[2] = DFFEAS(UB3_data_reg[2], CLOCK_50,  ,  ,  , MD1_d_writedata[2],  , VF1_r_sync_rst, !UB3_use_reg);


--S2_write_data[2] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|write_data[2]
--register power-up is low

S2_write_data[2] = DFFEAS(UB4_data_reg[2], CLOCK_50,  ,  ,  , TE1_d_writedata[2],  , VF2_r_sync_rst, !UB4_use_reg);


--NB1_q_b[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB1_q_b[6]_PORT_A_data_in = MD1_d_writedata[6];
NB1_q_b[6]_PORT_A_data_in_reg = DFFE(NB1_q_b[6]_PORT_A_data_in, NB1_q_b[6]_clock_0, , , );
NB1_q_b[6]_PORT_A_address = BUS(PB2_counter_reg_bit[0], PB2_counter_reg_bit[1], PB2_counter_reg_bit[2], PB2_counter_reg_bit[3], PB2_counter_reg_bit[4], PB2_counter_reg_bit[5]);
NB1_q_b[6]_PORT_A_address_reg = DFFE(NB1_q_b[6]_PORT_A_address, NB1_q_b[6]_clock_0, , , );
NB1_q_b[6]_PORT_B_address = BUS(PB1_counter_reg_bit[0], PB1_counter_reg_bit[1], PB1_counter_reg_bit[2], PB1_counter_reg_bit[3], PB1_counter_reg_bit[4], PB1_counter_reg_bit[5]);
NB1_q_b[6]_PORT_B_address_reg = DFFE(NB1_q_b[6]_PORT_B_address, NB1_q_b[6]_clock_1, , , NB1_q_b[6]_clock_enable_1);
NB1_q_b[6]_PORT_A_write_enable = U1_fifo_wr;
NB1_q_b[6]_PORT_A_write_enable_reg = DFFE(NB1_q_b[6]_PORT_A_write_enable, NB1_q_b[6]_clock_0, , , );
NB1_q_b[6]_PORT_B_read_enable = VCC;
NB1_q_b[6]_PORT_B_read_enable_reg = DFFE(NB1_q_b[6]_PORT_B_read_enable, NB1_q_b[6]_clock_1, , , NB1_q_b[6]_clock_enable_1);
NB1_q_b[6]_clock_0 = CLOCK_50;
NB1_q_b[6]_clock_1 = CLOCK_50;
NB1_q_b[6]_clock_enable_0 = U1_fifo_wr;
NB1_q_b[6]_clock_enable_1 = U1L84;
NB1_q_b[6]_PORT_B_data_out = MEMORY(NB1_q_b[6]_PORT_A_data_in_reg, , NB1_q_b[6]_PORT_A_address_reg, NB1_q_b[6]_PORT_B_address_reg, NB1_q_b[6]_PORT_A_write_enable_reg, , , NB1_q_b[6]_PORT_B_read_enable_reg, , , NB1_q_b[6]_clock_0, NB1_q_b[6]_clock_1, NB1_q_b[6]_clock_enable_0, NB1_q_b[6]_clock_enable_1, , , , );
NB1_q_b[6] = NB1_q_b[6]_PORT_B_data_out[0];


--PB8_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0
PB8_counter_comb_bita0_adder_eqn = ( PB8_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB8_counter_comb_bita0 = SUM(PB8_counter_comb_bita0_adder_eqn);

--PB8L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT
PB8L3_adder_eqn = ( PB8_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB8L3 = CARRY(PB8L3_adder_eqn);


--PB8_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1
PB8_counter_comb_bita1_adder_eqn = ( PB8_counter_reg_bit[1] ) + ( GND ) + ( PB8L3 );
PB8_counter_comb_bita1 = SUM(PB8_counter_comb_bita1_adder_eqn);

--PB8L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT
PB8L7_adder_eqn = ( PB8_counter_reg_bit[1] ) + ( GND ) + ( PB8L3 );
PB8L7 = CARRY(PB8L7_adder_eqn);


--PB8_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2
PB8_counter_comb_bita2_adder_eqn = ( PB8_counter_reg_bit[2] ) + ( GND ) + ( PB8L7 );
PB8_counter_comb_bita2 = SUM(PB8_counter_comb_bita2_adder_eqn);

--PB8L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT
PB8L11_adder_eqn = ( PB8_counter_reg_bit[2] ) + ( GND ) + ( PB8L7 );
PB8L11 = CARRY(PB8L11_adder_eqn);


--PB8_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3
PB8_counter_comb_bita3_adder_eqn = ( PB8_counter_reg_bit[3] ) + ( GND ) + ( PB8L11 );
PB8_counter_comb_bita3 = SUM(PB8_counter_comb_bita3_adder_eqn);

--PB8L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT
PB8L15_adder_eqn = ( PB8_counter_reg_bit[3] ) + ( GND ) + ( PB8L11 );
PB8L15 = CARRY(PB8L15_adder_eqn);


--PB8_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4
PB8_counter_comb_bita4_adder_eqn = ( PB8_counter_reg_bit[4] ) + ( GND ) + ( PB8L15 );
PB8_counter_comb_bita4 = SUM(PB8_counter_comb_bita4_adder_eqn);

--PB8L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT
PB8L19_adder_eqn = ( PB8_counter_reg_bit[4] ) + ( GND ) + ( PB8L15 );
PB8L19 = CARRY(PB8L19_adder_eqn);


--PB8_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5
PB8_counter_comb_bita5_adder_eqn = ( PB8_counter_reg_bit[5] ) + ( GND ) + ( PB8L19 );
PB8_counter_comb_bita5 = SUM(PB8_counter_comb_bita5_adder_eqn);


--PB7_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0
PB7_counter_comb_bita0_adder_eqn = ( PB7_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB7_counter_comb_bita0 = SUM(PB7_counter_comb_bita0_adder_eqn);

--PB7L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT
PB7L3_adder_eqn = ( PB7_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
PB7L3 = CARRY(PB7L3_adder_eqn);


--PB7_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1
PB7_counter_comb_bita1_adder_eqn = ( PB7_counter_reg_bit[1] ) + ( GND ) + ( PB7L3 );
PB7_counter_comb_bita1 = SUM(PB7_counter_comb_bita1_adder_eqn);

--PB7L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT
PB7L7_adder_eqn = ( PB7_counter_reg_bit[1] ) + ( GND ) + ( PB7L3 );
PB7L7 = CARRY(PB7L7_adder_eqn);


--PB7_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2
PB7_counter_comb_bita2_adder_eqn = ( PB7_counter_reg_bit[2] ) + ( GND ) + ( PB7L7 );
PB7_counter_comb_bita2 = SUM(PB7_counter_comb_bita2_adder_eqn);

--PB7L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT
PB7L11_adder_eqn = ( PB7_counter_reg_bit[2] ) + ( GND ) + ( PB7L7 );
PB7L11 = CARRY(PB7L11_adder_eqn);


--PB7_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3
PB7_counter_comb_bita3_adder_eqn = ( PB7_counter_reg_bit[3] ) + ( GND ) + ( PB7L11 );
PB7_counter_comb_bita3 = SUM(PB7_counter_comb_bita3_adder_eqn);

--PB7L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT
PB7L15_adder_eqn = ( PB7_counter_reg_bit[3] ) + ( GND ) + ( PB7L11 );
PB7L15 = CARRY(PB7L15_adder_eqn);


--PB7_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4
PB7_counter_comb_bita4_adder_eqn = ( PB7_counter_reg_bit[4] ) + ( GND ) + ( PB7L15 );
PB7_counter_comb_bita4 = SUM(PB7_counter_comb_bita4_adder_eqn);

--PB7L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT
PB7L19_adder_eqn = ( PB7_counter_reg_bit[4] ) + ( GND ) + ( PB7L15 );
PB7L19 = CARRY(PB7L19_adder_eqn);


--PB7_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5
PB7_counter_comb_bita5_adder_eqn = ( PB7_counter_reg_bit[5] ) + ( GND ) + ( PB7L19 );
PB7_counter_comb_bita5 = SUM(PB7_counter_comb_bita5_adder_eqn);


--U2L34 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|Add1~5
U2L34_adder_eqn = ( !QB3_counter_reg_bit[2] ) + ( GND ) + ( U2L39 );
U2L34 = SUM(U2L34_adder_eqn);

--U2L35 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|Add1~6
U2L35_adder_eqn = ( !QB3_counter_reg_bit[2] ) + ( GND ) + ( U2L39 );
U2L35 = CARRY(U2L35_adder_eqn);


--U2L38 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|Add1~9
U2L38_adder_eqn = ( !QB3_counter_reg_bit[1] ) + ( GND ) + ( U2L31 );
U2L38 = SUM(U2L38_adder_eqn);

--U2L39 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|Add1~10
U2L39_adder_eqn = ( !QB3_counter_reg_bit[1] ) + ( GND ) + ( U2L31 );
U2L39 = CARRY(U2L39_adder_eqn);


--U2L42 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|Add1~13
U2L42_adder_eqn = ( !MB3_b_full ) + ( VCC ) + ( U2L47 );
U2L42 = SUM(U2L42_adder_eqn);


--U2L46 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|Add1~17
U2L46_adder_eqn = ( !QB3_counter_reg_bit[5] ) + ( GND ) + ( U2L51 );
U2L46 = SUM(U2L46_adder_eqn);

--U2L47 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|Add1~18
U2L47_adder_eqn = ( !QB3_counter_reg_bit[5] ) + ( GND ) + ( U2L51 );
U2L47 = CARRY(U2L47_adder_eqn);


--U2L50 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|Add1~21
U2L50_adder_eqn = ( !QB3_counter_reg_bit[4] ) + ( GND ) + ( U2L55 );
U2L50 = SUM(U2L50_adder_eqn);

--U2L51 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|Add1~22
U2L51_adder_eqn = ( !QB3_counter_reg_bit[4] ) + ( GND ) + ( U2L55 );
U2L51 = CARRY(U2L51_adder_eqn);


--U2L54 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|Add1~25
U2L54_adder_eqn = ( !QB3_counter_reg_bit[3] ) + ( GND ) + ( U2L35 );
U2L54 = SUM(U2L54_adder_eqn);

--U2L55 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|Add1~26
U2L55_adder_eqn = ( !QB3_counter_reg_bit[3] ) + ( GND ) + ( U2L35 );
U2L55 = CARRY(U2L55_adder_eqn);


--NB3_q_b[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
NB3_q_b[6]_PORT_A_data_in = TE1_d_writedata[6];
NB3_q_b[6]_PORT_A_data_in_reg = DFFE(NB3_q_b[6]_PORT_A_data_in, NB3_q_b[6]_clock_0, , , );
NB3_q_b[6]_PORT_A_address = BUS(PB6_counter_reg_bit[0], PB6_counter_reg_bit[1], PB6_counter_reg_bit[2], PB6_counter_reg_bit[3], PB6_counter_reg_bit[4], PB6_counter_reg_bit[5]);
NB3_q_b[6]_PORT_A_address_reg = DFFE(NB3_q_b[6]_PORT_A_address, NB3_q_b[6]_clock_0, , , );
NB3_q_b[6]_PORT_B_address = BUS(PB5_counter_reg_bit[0], PB5_counter_reg_bit[1], PB5_counter_reg_bit[2], PB5_counter_reg_bit[3], PB5_counter_reg_bit[4], PB5_counter_reg_bit[5]);
NB3_q_b[6]_PORT_B_address_reg = DFFE(NB3_q_b[6]_PORT_B_address, NB3_q_b[6]_clock_1, , , NB3_q_b[6]_clock_enable_1);
NB3_q_b[6]_PORT_A_write_enable = U2_fifo_wr;
NB3_q_b[6]_PORT_A_write_enable_reg = DFFE(NB3_q_b[6]_PORT_A_write_enable, NB3_q_b[6]_clock_0, , , );
NB3_q_b[6]_PORT_B_read_enable = VCC;
NB3_q_b[6]_PORT_B_read_enable_reg = DFFE(NB3_q_b[6]_PORT_B_read_enable, NB3_q_b[6]_clock_1, , , NB3_q_b[6]_clock_enable_1);
NB3_q_b[6]_clock_0 = CLOCK_50;
NB3_q_b[6]_clock_1 = CLOCK_50;
NB3_q_b[6]_clock_enable_0 = U2_fifo_wr;
NB3_q_b[6]_clock_enable_1 = U2L82;
NB3_q_b[6]_PORT_B_data_out = MEMORY(NB3_q_b[6]_PORT_A_data_in_reg, , NB3_q_b[6]_PORT_A_address_reg, NB3_q_b[6]_PORT_B_address_reg, NB3_q_b[6]_PORT_A_write_enable_reg, , , NB3_q_b[6]_PORT_B_read_enable_reg, , , NB3_q_b[6]_clock_0, NB3_q_b[6]_clock_1, NB3_q_b[6]_clock_enable_0, NB3_q_b[6]_clock_enable_1, , , , );
NB3_q_b[6] = NB3_q_b[6]_PORT_B_data_out[0];


--UB3_data_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|data_reg[0]
--register power-up is low

UB3_data_reg[0] = DFFEAS(MD1_d_writedata[16], CLOCK_50, !VF1_r_sync_rst,  , UB3L37,  ,  , UB3_use_reg,  );


--UB4_data_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|data_reg[0]
--register power-up is low

UB4_data_reg[0] = DFFEAS(TE1_d_writedata[16], CLOCK_50, !VF2_r_sync_rst,  , UB4L15,  ,  , UB4_use_reg,  );


--JE1_sr[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[11]
--register power-up is low

JE1_sr[11] = DFFEAS(JE1L95, A1L48,  ,  , JE1L20,  ,  , JE1L19,  );


--WD1_break_readreg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]
--register power-up is low

WD1_break_readreg[9] = DFFEAS(HE1_jdo[9], CLOCK_50,  ,  , WD1L23,  ,  , WD1L24,  );


--S1_write_data[1] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|write_data[1]
--register power-up is low

S1_write_data[1] = DFFEAS(UB3_data_reg[1], CLOCK_50,  ,  ,  , MD1_d_writedata[1],  , VF1_r_sync_rst, !UB3_use_reg);


--S2_write_data[1] is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|write_data[1]
--register power-up is low

S2_write_data[1] = DFFEAS(UB4_data_reg[1], CLOCK_50,  ,  ,  , TE1_d_writedata[1],  , VF2_r_sync_rst, !UB4_use_reg);


--WD1_break_readreg[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]
--register power-up is low

WD1_break_readreg[13] = DFFEAS(HE1_jdo[13], CLOCK_50,  ,  , WD1L23,  ,  , WD1L24,  );


--WD1_break_readreg[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14]
--register power-up is low

WD1_break_readreg[14] = DFFEAS(HE1_jdo[14], CLOCK_50,  ,  , WD1L23,  ,  , WD1L24,  );


--MF1_sr[11] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[11]
--register power-up is low

MF1_sr[11] = DFFEAS(MF1L95, A1L75,  ,  , MF1L25,  ,  , MF1L24,  );


--AF1_break_readreg[9] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[9]
--register power-up is low

AF1_break_readreg[9] = DFFEAS(LF1_jdo[9], CLOCK_50,  ,  , AF1L7,  ,  , AF1L8,  );


--AF1_break_readreg[13] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[13]
--register power-up is low

AF1_break_readreg[13] = DFFEAS(LF1_jdo[13], CLOCK_50,  ,  , AF1L7,  ,  , AF1L8,  );


--AF1_break_readreg[14] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[14]
--register power-up is low

AF1_break_readreg[14] = DFFEAS(LF1_jdo[14], CLOCK_50,  ,  , AF1L7,  ,  , AF1L8,  );


--UB3_data_reg[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|data_reg[15]
--register power-up is low

UB3_data_reg[15] = DFFEAS(MD1_d_writedata[31], CLOCK_50, !VF1_r_sync_rst,  , UB3L37,  ,  , UB3_use_reg,  );


--UB4_data_reg[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|data_reg[15]
--register power-up is low

UB4_data_reg[15] = DFFEAS(TE1_d_writedata[31], CLOCK_50, !VF2_r_sync_rst,  , UB4L15,  ,  , UB4_use_reg,  );


--UB3_data_reg[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|data_reg[3]
--register power-up is low

UB3_data_reg[3] = DFFEAS(MD1_d_writedata[19], CLOCK_50, !VF1_r_sync_rst,  , UB3L37,  ,  , UB3_use_reg,  );


--UB4_data_reg[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|data_reg[3]
--register power-up is low

UB4_data_reg[3] = DFFEAS(TE1_d_writedata[19], CLOCK_50, !VF2_r_sync_rst,  , UB4L15,  ,  , UB4_use_reg,  );


--UB3_data_reg[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|data_reg[4]
--register power-up is low

UB3_data_reg[4] = DFFEAS(MD1_d_writedata[20], CLOCK_50, !VF1_r_sync_rst,  , UB3L37,  ,  , UB3_use_reg,  );


--UB4_data_reg[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|data_reg[4]
--register power-up is low

UB4_data_reg[4] = DFFEAS(TE1_d_writedata[20], CLOCK_50, !VF2_r_sync_rst,  , UB4L15,  ,  , UB4_use_reg,  );


--UB3_data_reg[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|data_reg[5]
--register power-up is low

UB3_data_reg[5] = DFFEAS(MD1_d_writedata[21], CLOCK_50, !VF1_r_sync_rst,  , UB3L37,  ,  , UB3_use_reg,  );


--UB4_data_reg[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|data_reg[5]
--register power-up is low

UB4_data_reg[5] = DFFEAS(TE1_d_writedata[21], CLOCK_50, !VF2_r_sync_rst,  , UB4L15,  ,  , UB4_use_reg,  );


--UB3_data_reg[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|data_reg[8]
--register power-up is low

UB3_data_reg[8] = DFFEAS(MD1_d_writedata[24], CLOCK_50, !VF1_r_sync_rst,  , UB3L37,  ,  , UB3_use_reg,  );


--UB4_data_reg[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|data_reg[8]
--register power-up is low

UB4_data_reg[8] = DFFEAS(TE1_d_writedata[24], CLOCK_50, !VF2_r_sync_rst,  , UB4L15,  ,  , UB4_use_reg,  );


--UB3_data_reg[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|data_reg[9]
--register power-up is low

UB3_data_reg[9] = DFFEAS(MD1_d_writedata[25], CLOCK_50, !VF1_r_sync_rst,  , UB3L37,  ,  , UB3_use_reg,  );


--UB4_data_reg[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|data_reg[9]
--register power-up is low

UB4_data_reg[9] = DFFEAS(TE1_d_writedata[25], CLOCK_50, !VF2_r_sync_rst,  , UB4L15,  ,  , UB4_use_reg,  );


--UB3_data_reg[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|data_reg[10]
--register power-up is low

UB3_data_reg[10] = DFFEAS(MD1_d_writedata[26], CLOCK_50, !VF1_r_sync_rst,  , UB3L37,  ,  , UB3_use_reg,  );


--UB4_data_reg[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|data_reg[10]
--register power-up is low

UB4_data_reg[10] = DFFEAS(TE1_d_writedata[26], CLOCK_50, !VF2_r_sync_rst,  , UB4L15,  ,  , UB4_use_reg,  );


--UB3_data_reg[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|data_reg[13]
--register power-up is low

UB3_data_reg[13] = DFFEAS(MD1_d_writedata[29], CLOCK_50, !VF1_r_sync_rst,  , UB3L37,  ,  , UB3_use_reg,  );


--UB4_data_reg[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|data_reg[13]
--register power-up is low

UB4_data_reg[13] = DFFEAS(TE1_d_writedata[29], CLOCK_50, !VF2_r_sync_rst,  , UB4L15,  ,  , UB4_use_reg,  );


--UB3_data_reg[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|data_reg[6]
--register power-up is low

UB3_data_reg[6] = DFFEAS(MD1_d_writedata[22], CLOCK_50, !VF1_r_sync_rst,  , UB3L37,  ,  , UB3_use_reg,  );


--UB4_data_reg[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|data_reg[6]
--register power-up is low

UB4_data_reg[6] = DFFEAS(TE1_d_writedata[22], CLOCK_50, !VF2_r_sync_rst,  , UB4L15,  ,  , UB4_use_reg,  );


--UB3_data_reg[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|data_reg[12]
--register power-up is low

UB3_data_reg[12] = DFFEAS(MD1_d_writedata[28], CLOCK_50, !VF1_r_sync_rst,  , UB3L37,  ,  , UB3_use_reg,  );


--UB4_data_reg[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|data_reg[12]
--register power-up is low

UB4_data_reg[12] = DFFEAS(TE1_d_writedata[28], CLOCK_50, !VF2_r_sync_rst,  , UB4L15,  ,  , UB4_use_reg,  );


--UB3_data_reg[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|data_reg[11]
--register power-up is low

UB3_data_reg[11] = DFFEAS(MD1_d_writedata[27], CLOCK_50, !VF1_r_sync_rst,  , UB3L37,  ,  , UB3_use_reg,  );


--UB4_data_reg[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|data_reg[11]
--register power-up is low

UB4_data_reg[11] = DFFEAS(TE1_d_writedata[27], CLOCK_50, !VF2_r_sync_rst,  , UB4L15,  ,  , UB4_use_reg,  );


--UB3_data_reg[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|data_reg[14]
--register power-up is low

UB3_data_reg[14] = DFFEAS(MD1_d_writedata[30], CLOCK_50, !VF1_r_sync_rst,  , UB3L37,  ,  , UB3_use_reg,  );


--UB4_data_reg[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|data_reg[14]
--register power-up is low

UB4_data_reg[14] = DFFEAS(TE1_d_writedata[30], CLOCK_50, !VF2_r_sync_rst,  , UB4L15,  ,  , UB4_use_reg,  );


--UB3_data_reg[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|data_reg[2]
--register power-up is low

UB3_data_reg[2] = DFFEAS(MD1_d_writedata[18], CLOCK_50, !VF1_r_sync_rst,  , UB3L37,  ,  , UB3_use_reg,  );


--UB4_data_reg[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|data_reg[2]
--register power-up is low

UB4_data_reg[2] = DFFEAS(TE1_d_writedata[18], CLOCK_50, !VF2_r_sync_rst,  , UB4L15,  ,  , UB4_use_reg,  );


--JE1_sr[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[12]
--register power-up is low

JE1_sr[12] = DFFEAS(JE1L96, A1L48,  ,  , JE1L20,  ,  , JE1L19,  );


--WD1_break_readreg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10]
--register power-up is low

WD1_break_readreg[10] = DFFEAS(HE1_jdo[10], CLOCK_50,  ,  , WD1L23,  ,  , WD1L24,  );


--UB3_data_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|data_reg[1]
--register power-up is low

UB3_data_reg[1] = DFFEAS(MD1_d_writedata[17], CLOCK_50, !VF1_r_sync_rst,  , UB3L37,  ,  , UB3_use_reg,  );


--UB4_data_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|data_reg[1]
--register power-up is low

UB4_data_reg[1] = DFFEAS(TE1_d_writedata[17], CLOCK_50, !VF2_r_sync_rst,  , UB4L15,  ,  , UB4_use_reg,  );


--JE1_sr[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[13]
--register power-up is low

JE1_sr[13] = DFFEAS(JE1L97, A1L48,  ,  , JE1L20,  ,  , JE1L19,  );


--MF1_sr[12] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[12]
--register power-up is low

MF1_sr[12] = DFFEAS(MF1L96, A1L75,  ,  , MF1L25,  ,  , MF1L24,  );


--AF1_break_readreg[10] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[10]
--register power-up is low

AF1_break_readreg[10] = DFFEAS(LF1_jdo[10], CLOCK_50,  ,  , AF1L7,  ,  , AF1L8,  );


--MF1_sr[13] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[13]
--register power-up is low

MF1_sr[13] = DFFEAS(MF1L97, A1L75,  ,  , MF1L25,  ,  , MF1L24,  );


--WD1_break_readreg[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]
--register power-up is low

WD1_break_readreg[11] = DFFEAS(HE1_jdo[11], CLOCK_50,  ,  , WD1L23,  ,  , WD1L24,  );


--WD1_break_readreg[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12]
--register power-up is low

WD1_break_readreg[12] = DFFEAS(HE1_jdo[12], CLOCK_50,  ,  , WD1L23,  ,  , WD1L24,  );


--AF1_break_readreg[11] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[11]
--register power-up is low

AF1_break_readreg[11] = DFFEAS(LF1_jdo[11], CLOCK_50,  ,  , AF1L7,  ,  , AF1L8,  );


--AF1_break_readreg[12] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[12]
--register power-up is low

AF1_break_readreg[12] = DFFEAS(LF1_jdo[12], CLOCK_50,  ,  , AF1L7,  ,  , AF1L8,  );


--TE1L927 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data_nxt[7]~22
TE1L927 = ( !TE1L656 & ( (!TE1_av_ld_aligning_data & (((ZB7L1 & ((UF1_q_a[23])))) # (TE1L926))) # (TE1_av_ld_aligning_data & ((((TE1L833))))) ) ) # ( TE1L656 & ( (!TE1_av_ld_aligning_data & (((ZB7L1 & ((UF1_q_a[23])))) # (TE1L926))) # (TE1_av_ld_aligning_data & ((((TE1_av_ld_byte3_data[7]))))) ) );


--MD1L924 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~22
MD1L924 = ( !MD1L655 & ( (!MD1_av_ld_aligning_data & (((ZB5L1 & ((TF1_q_a[23])))) # (MD1L923))) # (MD1_av_ld_aligning_data & ((((MD1L832))))) ) ) # ( MD1L655 & ( (!MD1_av_ld_aligning_data & (((ZB5L1 & ((TF1_q_a[23])))) # (MD1L923))) # (MD1_av_ld_aligning_data & ((((MD1_av_ld_byte3_data[7]))))) ) );


--TE1L876 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[3]~30
TE1L876 = ( !TE1L656 & ( (!TE1_av_ld_aligning_data & (((ZB7L1 & ((UF1_q_a[11])))) # (TE1L875))) # (TE1_av_ld_aligning_data & ((((TE1L833))))) ) ) # ( TE1L656 & ( (!TE1_av_ld_aligning_data & (((ZB7L1 & ((UF1_q_a[11])))) # (TE1L875))) # (TE1_av_ld_aligning_data & ((((TE1_av_ld_byte2_data[3]))))) ) );


--SC2L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[3]~27
SC2L16 = ( !UB2L36 & ( ((!VB6_read_latency_shift_reg[0] & (((ZB7L1 & UF1_q_a[3])))) # (VB6_read_latency_shift_reg[0] & (((ZB7L1 & UF1_q_a[3])) # (VB6_av_readdata_pre[3])))) # (SC2L14) ) ) # ( UB2L36 & ( ((((ZB7L1 & UF1_q_a[3])) # (SC2L15)) # (SC2L14)) ) );


--SC1L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]~27
SC1L16 = ( !UB1L35 & ( ((!VB1_read_latency_shift_reg[0] & (((ZB5L1 & TF1_q_a[3])))) # (VB1_read_latency_shift_reg[0] & (((ZB5L1 & TF1_q_a[3])) # (VB1_av_readdata_pre[3])))) # (SC1L14) ) ) # ( UB1L35 & ( ((((ZB5L1 & TF1_q_a[3])) # (SC1L15)) # (SC1L14)) ) );


--TE1L734 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src2_use_imm~1
TE1L734 = ( !TE1_D_iw[14] & ( (!TE1_D_iw[13] & (TE1_D_iw[12] & (!TE1_D_iw[16] & (!TE1_D_iw[11] & TE1L544)))) ) ) # ( TE1_D_iw[14] & ( (!TE1_D_iw[13] & (TE1_D_iw[12] & (TE1_D_iw[15] & (!TE1_D_iw[11] & TE1L544)))) ) );


--MD1L733 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~1
MD1L733 = ( !MD1_D_iw[14] & ( (!MD1_D_iw[13] & (MD1_D_iw[12] & (!MD1_D_iw[16] & (!MD1_D_iw[11] & MD1L543)))) ) ) # ( MD1_D_iw[14] & ( (!MD1_D_iw[13] & (MD1_D_iw[12] & (MD1_D_iw[15] & (!MD1_D_iw[11] & MD1L543)))) ) );


--TE1L774 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_bstatus_reg_inst_nxt~0
TE1L774 = ( !TE1_R_ctrl_break & ( (!TE1_R_ctrl_wrctl_inst & ((((TE1_W_bstatus_reg))))) # (TE1_R_ctrl_wrctl_inst & ((!TE1_D_iw[6] & ((!TE1L590 & (TE1_W_bstatus_reg)) # (TE1L590 & ((TE1_E_src1[0]))))) # (TE1_D_iw[6] & (((TE1_W_bstatus_reg)))))) ) ) # ( TE1_R_ctrl_break & ( (((TE1_W_status_reg_pie))) ) );


--TE1L791 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[0]~31
TE1L791 = ( !TE1_R_ctrl_rd_ctl_reg & ( (!TE1_R_ctrl_ld & (((!TE1_R_ctrl_br_cmp & ((TE1_W_alu_result[0]))) # (TE1_R_ctrl_br_cmp & (TE1_W_cmp_result))))) # (TE1_R_ctrl_ld & (TE1_av_ld_byte0_data[0])) ) ) # ( TE1_R_ctrl_rd_ctl_reg & ( (!TE1_R_ctrl_ld & (((!TE1_R_ctrl_br_cmp & ((TE1_W_control_rd_data[0]))) # (TE1_R_ctrl_br_cmp & (TE1_W_cmp_result))))) # (TE1_R_ctrl_ld & (TE1_av_ld_byte0_data[0])) ) );


--MD1L773 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg_inst_nxt~0
MD1L773 = ( !MD1_R_ctrl_break & ( (!MD1_R_ctrl_wrctl_inst & ((((MD1_W_bstatus_reg))))) # (MD1_R_ctrl_wrctl_inst & ((!MD1_D_iw[6] & ((!MD1L589 & (MD1_W_bstatus_reg)) # (MD1L589 & ((MD1_E_src1[0]))))) # (MD1_D_iw[6] & (((MD1_W_bstatus_reg)))))) ) ) # ( MD1_R_ctrl_break & ( (((MD1_W_status_reg_pie))) ) );


--MD1L790 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[0]~31
MD1L790 = ( !MD1_R_ctrl_rd_ctl_reg & ( (!MD1_R_ctrl_ld & (((!MD1_R_ctrl_br_cmp & ((MD1_W_alu_result[0]))) # (MD1_R_ctrl_br_cmp & (MD1_W_cmp_result))))) # (MD1_R_ctrl_ld & (MD1_av_ld_byte0_data[0])) ) ) # ( MD1_R_ctrl_rd_ctl_reg & ( (!MD1_R_ctrl_ld & (((!MD1_R_ctrl_br_cmp & ((MD1_W_control_rd_data[0]))) # (MD1_R_ctrl_br_cmp & (MD1_W_cmp_result))))) # (MD1_R_ctrl_ld & (MD1_av_ld_byte0_data[0])) ) );


--TE1L942 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_waiting_for_data_nxt~0
TE1L942 = ( !TE1_av_ld_waiting_for_data & ( (TE1_E_new_inst & (((TE1_R_ctrl_ld)))) ) ) # ( TE1_av_ld_waiting_for_data & ( ((!TE1_d_read) # ((SC2L3 & ((!UB2L2) # (!RB7_rp_valid))))) ) );


--MD1L939 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data_nxt~0
MD1L939 = ( !MD1_av_ld_waiting_for_data & ( (MD1_E_new_inst & (((MD1_R_ctrl_ld)))) ) ) # ( MD1_av_ld_waiting_for_data & ( ((!MD1_d_read) # ((SC1L3 & ((!UB1L1) # (!RB2_rp_valid))))) ) );


--DB2L45 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~1
DB2L45 = AMPP_FUNCTION(!A1L15, !A1L25, !A1L18, !A1L20, !DB2_state, !A1L23, !A1L16);


--DB1L45 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~1
DB1L45 = AMPP_FUNCTION(!A1L3, !A1L13, !A1L6, !A1L8, !DB1_state, !A1L11, !A1L4);


--KEY[1] is KEY[1]
KEY[1] = INPUT();


--KEY[2] is KEY[2]
KEY[2] = INPUT();


--KEY[3] is KEY[3]
KEY[3] = INPUT();


--A1L7 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_rti
A1L7 = INPUT();


--A1L12 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_tdo
A1L12 = OUTPUT(DB1_adapted_tdo);


--A1L5 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_ir_out_0_
A1L5 = OUTPUT(A1L4);


--A1L19 is jtag.bp.u0_jtag_uart_1_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_rti
A1L19 = INPUT();


--A1L24 is jtag.bp.u0_jtag_uart_1_nios_system_jtag_uart_0_alt_jtag_atlantic_tdo
A1L24 = OUTPUT(DB2_adapted_tdo);


--A1L17 is jtag.bp.u0_jtag_uart_1_nios_system_jtag_uart_0_alt_jtag_atlantic_ir_out_0_
A1L17 = OUTPUT(A1L16);


--A1L49 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tms
A1L49 = INPUT();


--A1L45 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_tlr
A1L45 = INPUT();


--A1L42 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdrs
A1L42 = INPUT();


--A1L34 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1dr
A1L34 = INPUT();


--A1L38 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pdr
A1L38 = INPUT();


--A1L36 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2dr
A1L36 = INPUT();


--A1L44 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sirs
A1L44 = INPUT();


--A1L33 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cir
A1L33 = INPUT();


--A1L43 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sir
A1L43 = INPUT();


--A1L35 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1ir
A1L35 = INPUT();


--A1L39 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pir
A1L39 = INPUT();


--A1L37 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2ir
A1L37 = INPUT();


--A1L47 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_uir
A1L47 = INPUT();


--A1L26 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_clr
A1L26 = INPUT();


--A1L51 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdo
A1L51 = OUTPUT(JE1_sr[0]);


--A1L30 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_0_
A1L30 = OUTPUT(JE1_ir_out[0]);


--A1L31 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_1_
A1L31 = OUTPUT(JE1_ir_out[1]);


--A1L76 is jtag.bp.u0_nios2_gen2_1_cpu_the_nios_system_nios2_gen2_1_cpu_nios2_oci_the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper_nios_system_nios2_gen2_1_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tms
A1L76 = INPUT();


--A1L72 is jtag.bp.u0_nios2_gen2_1_cpu_the_nios_system_nios2_gen2_1_cpu_nios2_oci_the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper_nios_system_nios2_gen2_1_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_tlr
A1L72 = INPUT();


--A1L69 is jtag.bp.u0_nios2_gen2_1_cpu_the_nios_system_nios2_gen2_1_cpu_nios2_oci_the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper_nios_system_nios2_gen2_1_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdrs
A1L69 = INPUT();


--A1L61 is jtag.bp.u0_nios2_gen2_1_cpu_the_nios_system_nios2_gen2_1_cpu_nios2_oci_the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper_nios_system_nios2_gen2_1_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1dr
A1L61 = INPUT();


--A1L65 is jtag.bp.u0_nios2_gen2_1_cpu_the_nios_system_nios2_gen2_1_cpu_nios2_oci_the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper_nios_system_nios2_gen2_1_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pdr
A1L65 = INPUT();


--A1L63 is jtag.bp.u0_nios2_gen2_1_cpu_the_nios_system_nios2_gen2_1_cpu_nios2_oci_the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper_nios_system_nios2_gen2_1_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2dr
A1L63 = INPUT();


--A1L71 is jtag.bp.u0_nios2_gen2_1_cpu_the_nios_system_nios2_gen2_1_cpu_nios2_oci_the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper_nios_system_nios2_gen2_1_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sirs
A1L71 = INPUT();


--A1L60 is jtag.bp.u0_nios2_gen2_1_cpu_the_nios_system_nios2_gen2_1_cpu_nios2_oci_the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper_nios_system_nios2_gen2_1_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cir
A1L60 = INPUT();


--A1L70 is jtag.bp.u0_nios2_gen2_1_cpu_the_nios_system_nios2_gen2_1_cpu_nios2_oci_the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper_nios_system_nios2_gen2_1_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sir
A1L70 = INPUT();


--A1L62 is jtag.bp.u0_nios2_gen2_1_cpu_the_nios_system_nios2_gen2_1_cpu_nios2_oci_the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper_nios_system_nios2_gen2_1_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1ir
A1L62 = INPUT();


--A1L66 is jtag.bp.u0_nios2_gen2_1_cpu_the_nios_system_nios2_gen2_1_cpu_nios2_oci_the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper_nios_system_nios2_gen2_1_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pir
A1L66 = INPUT();


--A1L64 is jtag.bp.u0_nios2_gen2_1_cpu_the_nios_system_nios2_gen2_1_cpu_nios2_oci_the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper_nios_system_nios2_gen2_1_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2ir
A1L64 = INPUT();


--A1L74 is jtag.bp.u0_nios2_gen2_1_cpu_the_nios_system_nios2_gen2_1_cpu_nios2_oci_the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper_nios_system_nios2_gen2_1_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_uir
A1L74 = INPUT();


--A1L53 is jtag.bp.u0_nios2_gen2_1_cpu_the_nios_system_nios2_gen2_1_cpu_nios2_oci_the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper_nios_system_nios2_gen2_1_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_clr
A1L53 = INPUT();


--A1L78 is jtag.bp.u0_nios2_gen2_1_cpu_the_nios_system_nios2_gen2_1_cpu_nios2_oci_the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper_nios_system_nios2_gen2_1_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdo
A1L78 = OUTPUT(MF1_sr[0]);


--A1L57 is jtag.bp.u0_nios2_gen2_1_cpu_the_nios_system_nios2_gen2_1_cpu_nios2_oci_the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper_nios_system_nios2_gen2_1_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_0_
A1L57 = OUTPUT(MF1_ir_out[0]);


--A1L58 is jtag.bp.u0_nios2_gen2_1_cpu_the_nios_system_nios2_gen2_1_cpu_nios2_oci_the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper_nios_system_nios2_gen2_1_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_1_
A1L58 = OUTPUT(MF1_ir_out[1]);


--DB1_adapted_tdo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo
--register power-up is low

DB1_adapted_tdo = AMPP_FUNCTION(!A1L10, DB1_td_shift[0], !A1L2);


--A1L4 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_ir_in_0_
A1L4 = INPUT();


--DB2_adapted_tdo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo
--register power-up is low

DB2_adapted_tdo = AMPP_FUNCTION(!A1L22, DB2_td_shift[0], !A1L14);


--A1L16 is jtag.bp.u0_jtag_uart_1_nios_system_jtag_uart_0_alt_jtag_atlantic_ir_in_0_
A1L16 = INPUT();


--JE1_sr[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[0]
--register power-up is low

JE1_sr[0] = DFFEAS(JE1L56, A1L48,  ,  ,  ,  ,  ,  ,  );


--JE1_ir_out[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]
--register power-up is low

JE1_ir_out[0] = DFFEAS(LE3_dreg[0], A1L48,  ,  ,  ,  ,  ,  ,  );


--JE1_ir_out[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]
--register power-up is low

JE1_ir_out[1] = DFFEAS(LE2_dreg[0], A1L48,  ,  ,  ,  ,  ,  ,  );


--MF1_sr[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[0]
--register power-up is low

MF1_sr[0] = DFFEAS(MF1L56, A1L75,  ,  ,  ,  ,  ,  ,  );


--MF1_ir_out[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|ir_out[0]
--register power-up is low

MF1_ir_out[0] = DFFEAS(LE8_dreg[0], A1L75,  ,  ,  ,  ,  ,  ,  );


--MF1_ir_out[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|ir_out[1]
--register power-up is low

MF1_ir_out[1] = DFFEAS(LE7_dreg[0], A1L75,  ,  ,  ,  ,  ,  ,  );


--A1L10 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_raw_tck
A1L10 = INPUT();


--A1L2 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_clr
A1L2 = INPUT();


--A1L22 is jtag.bp.u0_jtag_uart_1_nios_system_jtag_uart_0_alt_jtag_atlantic_raw_tck
A1L22 = INPUT();


--A1L14 is jtag.bp.u0_jtag_uart_1_nios_system_jtag_uart_0_alt_jtag_atlantic_clr
A1L14 = INPUT();


--A1L41 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdr
A1L41 = INPUT();


--A1L52 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_usr1
A1L52 = INPUT();


--A1L27 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ena
A1L27 = INPUT();


--GE1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0
GE1L2 = (A1L41 & (!A1L52 & A1L27));


--A1L32 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cdr
A1L32 = INPUT();


--JE1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~5
JE1L54 = (JE1_sr[0] & (((!A1L27) # (!A1L32)) # (A1L52)));


--LE3_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]
--register power-up is low

LE3_dreg[0] = DFFEAS(LE3_din_s1, A1L48,  ,  ,  ,  ,  ,  ,  );


--A1L28 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_0_
A1L28 = INPUT();


--A1L29 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_1_
A1L29 = INPUT();


--JE1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~6
JE1L55 = ( !A1L28 & ( !A1L29 & ( (!A1L52 & (A1L27 & (A1L32 & LE3_dreg[0]))) ) ) );


--JE1_DRsize.000 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000
--register power-up is low

JE1_DRsize.000 = DFFEAS(VCC, A1L48,  ,  , GE1_virtual_state_uir,  ,  ,  ,  );


--A1L50 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdi
A1L50 = INPUT();


--JE1L56 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~7
JE1L56 = ( JE1_DRsize.000 & ( A1L50 & ( (!GE1L2 & (((JE1L55)) # (JE1L54))) # (GE1L2 & (((JE1_sr[1])))) ) ) ) # ( !JE1_DRsize.000 & ( A1L50 & ( ((JE1L55) # (JE1L54)) # (GE1L2) ) ) ) # ( JE1_DRsize.000 & ( !A1L50 & ( (!GE1L2 & (((JE1L55)) # (JE1L54))) # (GE1L2 & (((JE1_sr[1])))) ) ) ) # ( !JE1_DRsize.000 & ( !A1L50 & ( (!GE1L2 & ((JE1L55) # (JE1L54))) ) ) );


--A1L48 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tck
A1L48 = INPUT();


--LE2_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]
--register power-up is low

LE2_dreg[0] = DFFEAS(LE2_din_s1, A1L48,  ,  ,  ,  ,  ,  ,  );


--A1L68 is jtag.bp.u0_nios2_gen2_1_cpu_the_nios_system_nios2_gen2_1_cpu_nios2_oci_the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper_nios_system_nios2_gen2_1_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdr
A1L68 = INPUT();


--A1L79 is jtag.bp.u0_nios2_gen2_1_cpu_the_nios_system_nios2_gen2_1_cpu_nios2_oci_the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper_nios_system_nios2_gen2_1_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_usr1
A1L79 = INPUT();


--A1L54 is jtag.bp.u0_nios2_gen2_1_cpu_the_nios_system_nios2_gen2_1_cpu_nios2_oci_the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper_nios_system_nios2_gen2_1_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ena
A1L54 = INPUT();


--GE2L2 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_1_cpu_debug_slave_phy|virtual_state_sdr~0
GE2L2 = (A1L68 & (!A1L79 & A1L54));


--A1L59 is jtag.bp.u0_nios2_gen2_1_cpu_the_nios_system_nios2_gen2_1_cpu_nios2_oci_the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper_nios_system_nios2_gen2_1_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cdr
A1L59 = INPUT();


--MF1L54 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~5
MF1L54 = (MF1_sr[0] & (((!A1L54) # (!A1L59)) # (A1L79)));


--LE8_dreg[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]
--register power-up is low

LE8_dreg[0] = DFFEAS(LE8_din_s1, A1L75,  ,  ,  ,  ,  ,  ,  );


--A1L55 is jtag.bp.u0_nios2_gen2_1_cpu_the_nios_system_nios2_gen2_1_cpu_nios2_oci_the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper_nios_system_nios2_gen2_1_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_0_
A1L55 = INPUT();


--A1L56 is jtag.bp.u0_nios2_gen2_1_cpu_the_nios_system_nios2_gen2_1_cpu_nios2_oci_the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper_nios_system_nios2_gen2_1_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_1_
A1L56 = INPUT();


--MF1L55 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~6
MF1L55 = ( !A1L55 & ( !A1L56 & ( (!A1L79 & (A1L54 & (A1L59 & LE8_dreg[0]))) ) ) );


--MF1_DRsize.000 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|DRsize.000
--register power-up is low

MF1_DRsize.000 = DFFEAS(VCC, A1L75,  ,  , GE2_virtual_state_uir,  ,  ,  ,  );


--A1L77 is jtag.bp.u0_nios2_gen2_1_cpu_the_nios_system_nios2_gen2_1_cpu_nios2_oci_the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper_nios_system_nios2_gen2_1_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdi
A1L77 = INPUT();


--MF1L56 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~7
MF1L56 = ( MF1_DRsize.000 & ( A1L77 & ( (!GE2L2 & (((MF1L55)) # (MF1L54))) # (GE2L2 & (((MF1_sr[1])))) ) ) ) # ( !MF1_DRsize.000 & ( A1L77 & ( ((MF1L55) # (MF1L54)) # (GE2L2) ) ) ) # ( MF1_DRsize.000 & ( !A1L77 & ( (!GE2L2 & (((MF1L55)) # (MF1L54))) # (GE2L2 & (((MF1_sr[1])))) ) ) ) # ( !MF1_DRsize.000 & ( !A1L77 & ( (!GE2L2 & ((MF1L55) # (MF1L54))) ) ) );


--A1L75 is jtag.bp.u0_nios2_gen2_1_cpu_the_nios_system_nios2_gen2_1_cpu_nios2_oci_the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper_nios_system_nios2_gen2_1_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tck
A1L75 = INPUT();


--LE7_dreg[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]
--register power-up is low

LE7_dreg[0] = DFFEAS(LE7_din_s1, A1L75,  ,  ,  ,  ,  ,  ,  );


--DB1_state is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state
--register power-up is low

DB1_state = AMPP_FUNCTION(A1L10, DB1L45, !A1L2);


--DB1_user_saw_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid
--register power-up is low

DB1_user_saw_rvalid = AMPP_FUNCTION(A1L10, DB1L81, !A1L2);


--A1L11 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_tdi
A1L11 = INPUT();


--DB1L68 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~0
DB1L68 = AMPP_FUNCTION(!A1L4, !DB1_state, !DB1_count[1], !DB1_user_saw_rvalid, !DB1_td_shift[9], !A1L11);


--DB1_tck_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav
--register power-up is low

DB1_tck_t_dav = AMPP_FUNCTION(A1L10, DB1L54, !A1L2);


--DB1_td_shift[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1]
--register power-up is low

DB1_td_shift[1] = AMPP_FUNCTION(A1L10, DB1L72, !A1L2, DB1L57);


--DB1_count[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]
--register power-up is low

DB1_count[9] = AMPP_FUNCTION(A1L10, DB1L15, !A1L2, DB1L57);


--DB1_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid
--register power-up is low

DB1_rvalid = AMPP_FUNCTION(CLOCK_50, DB1_rvalid0, !VF1_r_sync_rst);


--DB1L69 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~1
DB1L69 = AMPP_FUNCTION(!DB1_state, !DB1L68, !DB1_tck_t_dav, !DB1_td_shift[1], !DB1_count[9], !DB1_rvalid);


--A1L8 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_sdr
A1L8 = INPUT();


--A1L13 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_usr1
A1L13 = INPUT();


--A1L3 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_ena
A1L3 = INPUT();


--A1L6 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_cdr
A1L6 = INPUT();


--DB1L57 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2
DB1L57 = AMPP_FUNCTION(!A1L8, !A1L13, !A1L3, !A1L6);


--DB2_state is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state
--register power-up is low

DB2_state = AMPP_FUNCTION(A1L22, DB2L45, !A1L14);


--DB2_user_saw_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid
--register power-up is low

DB2_user_saw_rvalid = AMPP_FUNCTION(A1L22, DB2L81, !A1L14);


--A1L23 is jtag.bp.u0_jtag_uart_1_nios_system_jtag_uart_0_alt_jtag_atlantic_tdi
A1L23 = INPUT();


--DB2L68 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~0
DB2L68 = AMPP_FUNCTION(!A1L16, !DB2_state, !DB2_count[1], !DB2_user_saw_rvalid, !DB2_td_shift[9], !A1L23);


--DB2_tck_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav
--register power-up is low

DB2_tck_t_dav = AMPP_FUNCTION(A1L22, DB2L54, !A1L14);


--DB2_td_shift[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1]
--register power-up is low

DB2_td_shift[1] = AMPP_FUNCTION(A1L22, DB2L72, !A1L14, DB2L57);


--DB2_count[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]
--register power-up is low

DB2_count[9] = AMPP_FUNCTION(A1L22, DB2L15, !A1L14, DB2L57);


--DB2_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid
--register power-up is low

DB2_rvalid = AMPP_FUNCTION(CLOCK_50, DB2_rvalid0, !VF2_r_sync_rst);


--DB2L69 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~1
DB2L69 = AMPP_FUNCTION(!DB2_state, !DB2L68, !DB2_tck_t_dav, !DB2_td_shift[1], !DB2_count[9], !DB2_rvalid);


--A1L20 is jtag.bp.u0_jtag_uart_1_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_sdr
A1L20 = INPUT();


--A1L25 is jtag.bp.u0_jtag_uart_1_nios_system_jtag_uart_0_alt_jtag_atlantic_usr1
A1L25 = INPUT();


--A1L15 is jtag.bp.u0_jtag_uart_1_nios_system_jtag_uart_0_alt_jtag_atlantic_ena
A1L15 = INPUT();


--A1L18 is jtag.bp.u0_jtag_uart_1_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_cdr
A1L18 = INPUT();


--DB2L57 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2
DB2L57 = AMPP_FUNCTION(!A1L20, !A1L25, !A1L15, !A1L18);


--LE3_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1
--register power-up is low

LE3_din_s1 = DFFEAS(YD1_monitor_ready, A1L48,  ,  ,  ,  ,  ,  ,  );


--JE1L57 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~8
JE1L57 = ( FE1_MonDReg[0] & ( (!GE1L2 & ((!A1L29) # ((WD1_break_readreg[0])))) # (GE1L2 & (((JE1_sr[2])))) ) ) # ( !FE1_MonDReg[0] & ( (!GE1L2 & (A1L29 & ((WD1_break_readreg[0])))) # (GE1L2 & (((JE1_sr[2])))) ) );


--JE1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[9]~9
JE1L19 = (A1L28 & ((!A1L41) # ((!A1L27) # (A1L52))));


--JE1L20 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[9]~10
JE1L20 = (!A1L52 & (A1L27 & ((A1L32) # (A1L41))));


--A1L46 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_udr
A1L46 = INPUT();


--GE1_virtual_state_uir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir
GE1_virtual_state_uir = (A1L52 & (A1L27 & A1L46));


--LE2_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1
--register power-up is low

LE2_din_s1 = DFFEAS(MD1_hbreak_enabled, A1L48,  ,  ,  ,  ,  ,  ,  );


--LE8_din_s1 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1
--register power-up is low

LE8_din_s1 = DFFEAS(CF1_monitor_ready, A1L75,  ,  ,  ,  ,  ,  ,  );


--MF1L57 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~8
MF1L57 = ( KF1_MonDReg[0] & ( (!GE2L2 & ((!A1L56) # ((AF1_break_readreg[0])))) # (GE2L2 & (((MF1_sr[2])))) ) ) # ( !KF1_MonDReg[0] & ( (!GE2L2 & (A1L56 & ((AF1_break_readreg[0])))) # (GE2L2 & (((MF1_sr[2])))) ) );


--MF1L24 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[14]~9
MF1L24 = (A1L55 & ((!A1L68) # ((!A1L54) # (A1L79))));


--MF1L25 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[14]~10
MF1L25 = (!A1L79 & (A1L54 & ((A1L59) # (A1L68))));


--A1L73 is jtag.bp.u0_nios2_gen2_1_cpu_the_nios_system_nios2_gen2_1_cpu_nios2_oci_the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper_nios_system_nios2_gen2_1_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_udr
A1L73 = INPUT();


--GE2_virtual_state_uir is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_1_cpu_debug_slave_phy|virtual_state_uir
GE2_virtual_state_uir = (A1L79 & (A1L54 & A1L73));


--LE7_din_s1 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1
--register power-up is low

LE7_din_s1 = DFFEAS(TE1_hbreak_enabled, A1L75,  ,  ,  ,  ,  ,  ,  );


--DB1L44 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~0
DB1L44 = AMPP_FUNCTION(!A1L8, !A1L13, !A1L3);


--DB1L81 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0
DB1L81 = AMPP_FUNCTION(!A1L4, !DB1_td_shift[0], !DB1_state, !DB1_user_saw_rvalid, !DB1L44, !DB1_count[0]);


--DB1_rdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[7]
--register power-up is low

DB1_rdata[7] = AMPP_FUNCTION(CLOCK_50, NB1_q_b[7], !VF1_r_sync_rst, DB1L22);


--DB1L70 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~3
DB1L70 = AMPP_FUNCTION(!DB1_count[9], !DB1_td_shift[10], !DB1_rdata[7]);


--U1_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|t_dav
--register power-up is low

U1_t_dav = DFFEAS(MB2_b_full, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DB1_write_stalled is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled
--register power-up is low

DB1_write_stalled = AMPP_FUNCTION(A1L10, DB1L95, !A1L2, DB1L96);


--DB1L71 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~4
DB1L71 = AMPP_FUNCTION(!A1L4, !DB1_state, !DB1_count[1], !DB1_user_saw_rvalid, !DB1_td_shift[9]);


--DB1_td_shift[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2]
--register power-up is low

DB1_td_shift[2] = AMPP_FUNCTION(A1L10, DB1L73, !A1L2, DB1L57);


--DB1L72 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~5
DB1L72 = AMPP_FUNCTION(!A1L4, !DB1_count[9], !A1L8, !DB1_write_stalled, !DB1L71, !DB1_td_shift[2]);


--DB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~0
DB1L15 = AMPP_FUNCTION(!A1L4, !DB1_state, !A1L11, !A1L8, !DB1_count[8]);


--DB1_rvalid0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0
--register power-up is low

DB1_rvalid0 = AMPP_FUNCTION(CLOCK_50, DB1L42, !VF1_r_sync_rst);


--CLOCK_50 is CLOCK_50
CLOCK_50 = INPUT();


--VF1_r_sync_rst is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst
--register power-up is low

VF1_r_sync_rst = DFFEAS(VF1L1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--DB2L44 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~0
DB2L44 = AMPP_FUNCTION(!A1L20, !A1L25, !A1L15);


--DB2L81 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0
DB2L81 = AMPP_FUNCTION(!A1L16, !DB2_td_shift[0], !DB2_state, !DB2_user_saw_rvalid, !DB2L44, !DB2_count[0]);


--DB2_rdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[7]
--register power-up is low

DB2_rdata[7] = AMPP_FUNCTION(CLOCK_50, NB3_q_b[7], !VF2_r_sync_rst, DB2L22);


--DB2L70 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~3
DB2L70 = AMPP_FUNCTION(!DB2_count[9], !DB2_td_shift[10], !DB2_rdata[7]);


--U2_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|t_dav
--register power-up is low

U2_t_dav = DFFEAS(MB4_b_full, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--DB2_write_stalled is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled
--register power-up is low

DB2_write_stalled = AMPP_FUNCTION(A1L22, DB2L95, !A1L14, DB2L96);


--DB2L71 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~4
DB2L71 = AMPP_FUNCTION(!A1L16, !DB2_state, !DB2_count[1], !DB2_user_saw_rvalid, !DB2_td_shift[9]);


--DB2_td_shift[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2]
--register power-up is low

DB2_td_shift[2] = AMPP_FUNCTION(A1L22, DB2L73, !A1L14, DB2L57);


--DB2L72 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~5
DB2L72 = AMPP_FUNCTION(!A1L16, !DB2_count[9], !A1L20, !DB2_write_stalled, !DB2L71, !DB2_td_shift[2]);


--DB2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~0
DB2L15 = AMPP_FUNCTION(!A1L16, !DB2_state, !A1L23, !A1L20, !DB2_count[8]);


--DB2_rvalid0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0
--register power-up is low

DB2_rvalid0 = AMPP_FUNCTION(CLOCK_50, DB2L42, !VF2_r_sync_rst);


--VF2_r_sync_rst is nios_system:u0|nios_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|r_sync_rst
--register power-up is low

VF2_r_sync_rst = DFFEAS(VF2L1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--YD1_monitor_ready is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready
--register power-up is low

YD1_monitor_ready = DFFEAS(YD1L10, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--JE1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~11
JE1L58 = ( FE1_MonDReg[1] & ( (!GE1L2 & ((!A1L29) # ((WD1_break_readreg[1])))) # (GE1L2 & (((JE1_sr[3])))) ) ) # ( !FE1_MonDReg[1] & ( (!GE1L2 & (A1L29 & ((WD1_break_readreg[1])))) # (GE1L2 & (((JE1_sr[3])))) ) );


--HE1_jdo[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]
--register power-up is low

HE1_jdo[0] = DFFEAS(JE1_sr[0], CLOCK_50,  ,  , HE1_update_jdo_strobe,  ,  ,  ,  );


--HE1_jdo[36] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]
--register power-up is low

HE1_jdo[36] = DFFEAS(JE1_sr[36], CLOCK_50,  ,  , HE1_update_jdo_strobe,  ,  ,  ,  );


--HE1_jdo[37] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]
--register power-up is low

HE1_jdo[37] = DFFEAS(JE1_sr[37], CLOCK_50,  ,  , HE1_update_jdo_strobe,  ,  ,  ,  );


--HE1_ir[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]
--register power-up is low

HE1_ir[1] = DFFEAS(A1L29, CLOCK_50,  ,  , HE1_jxuir,  ,  ,  ,  );


--HE1_ir[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]
--register power-up is low

HE1_ir[0] = DFFEAS(A1L28, CLOCK_50,  ,  , HE1_jxuir,  ,  ,  ,  );


--HE1_enable_action_strobe is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe
--register power-up is low

HE1_enable_action_strobe = DFFEAS(HE1_update_jdo_strobe, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--WD1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]~0
WD1L23 = (HE1_ir[1] & (!HE1_ir[0] & HE1_enable_action_strobe));


--WD1L24 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]~1
WD1L24 = (!HE1_jdo[36] & (!HE1_jdo[37] & WD1L23));


--HE1_jdo[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]
--register power-up is low

HE1_jdo[3] = DFFEAS(JE1_sr[3], CLOCK_50,  ,  , HE1_update_jdo_strobe,  ,  ,  ,  );


--FE1_jtag_ram_rd_d1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1
--register power-up is low

FE1_jtag_ram_rd_d1 = DFFEAS(FE1_jtag_ram_rd, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--HE1_jdo[35] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]
--register power-up is low

HE1_jdo[35] = DFFEAS(JE1_sr[35], CLOCK_50,  ,  , HE1_update_jdo_strobe,  ,  ,  ,  );


--HE1L49 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0
HE1L49 = (!HE1_ir[1] & (!HE1_ir[0] & HE1_enable_action_strobe));


--HE1_take_action_ocimem_b is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b
HE1_take_action_ocimem_b = (!HE1_jdo[35]) # (!HE1L49);


--FE1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]~0
FE1L70 = (!FE1_jtag_ram_rd_d1 & HE1_take_action_ocimem_b);


--FE1_jtag_rd_d1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1
--register power-up is low

FE1_jtag_rd_d1 = DFFEAS(FE1_jtag_rd, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FE1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1
FE1L50 = (!HE1L49 & ((FE1_jtag_rd_d1))) # (HE1L49 & (HE1_jdo[35]));


--MD1_hbreak_enabled is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled
--register power-up is low

MD1_hbreak_enabled = DFFEAS(MD1L986, CLOCK_50, !VF1_r_sync_rst,  , MD1_E_valid_from_R,  ,  ,  ,  );


--CF1_monitor_ready is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_1_cpu_nios2_oci_debug|monitor_ready
--register power-up is low

CF1_monitor_ready = DFFEAS(CF1L10, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MF1L58 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~11
MF1L58 = ( KF1_MonDReg[1] & ( (!GE2L2 & ((!A1L56) # ((AF1_break_readreg[1])))) # (GE2L2 & (((MF1_sr[3])))) ) ) # ( !KF1_MonDReg[1] & ( (!GE2L2 & (A1L56 & ((AF1_break_readreg[1])))) # (GE2L2 & (((MF1_sr[3])))) ) );


--LF1_jdo[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[0]
--register power-up is low

LF1_jdo[0] = DFFEAS(MF1_sr[0], CLOCK_50,  ,  , LF1_update_jdo_strobe,  ,  ,  ,  );


--LF1_jdo[36] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[36]
--register power-up is low

LF1_jdo[36] = DFFEAS(MF1_sr[36], CLOCK_50,  ,  , LF1_update_jdo_strobe,  ,  ,  ,  );


--LF1_jdo[37] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[37]
--register power-up is low

LF1_jdo[37] = DFFEAS(MF1_sr[37], CLOCK_50,  ,  , LF1_update_jdo_strobe,  ,  ,  ,  );


--LF1_ir[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|ir[1]
--register power-up is low

LF1_ir[1] = DFFEAS(A1L56, CLOCK_50,  ,  , LF1_jxuir,  ,  ,  ,  );


--LF1_ir[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|ir[0]
--register power-up is low

LF1_ir[0] = DFFEAS(A1L55, CLOCK_50,  ,  , LF1_jxuir,  ,  ,  ,  );


--LF1_enable_action_strobe is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|enable_action_strobe
--register power-up is low

LF1_enable_action_strobe = DFFEAS(LF1_update_jdo_strobe, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--AF1L7 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[4]~0
AF1L7 = (LF1_ir[1] & (!LF1_ir[0] & LF1_enable_action_strobe));


--AF1L8 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_break:the_nios_system_nios2_gen2_1_cpu_nios2_oci_break|break_readreg[4]~1
AF1L8 = (!LF1_jdo[36] & (!LF1_jdo[37] & AF1L7));


--LF1_jdo[3] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[3]
--register power-up is low

LF1_jdo[3] = DFFEAS(MF1_sr[3], CLOCK_50,  ,  , LF1_update_jdo_strobe,  ,  ,  ,  );


--KF1_jtag_ram_rd_d1 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|jtag_ram_rd_d1
--register power-up is low

KF1_jtag_ram_rd_d1 = DFFEAS(KF1_jtag_ram_rd, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LF1_jdo[35] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[35]
--register power-up is low

LF1_jdo[35] = DFFEAS(MF1_sr[35], CLOCK_50,  ,  , LF1_update_jdo_strobe,  ,  ,  ,  );


--LF1L49 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|take_action_ocimem_a~0
LF1L49 = (!LF1_ir[1] & (!LF1_ir[0] & LF1_enable_action_strobe));


--LF1_take_action_ocimem_b is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|take_action_ocimem_b
LF1_take_action_ocimem_b = (!LF1_jdo[35]) # (!LF1L49);


--KF1L61 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[10]~0
KF1L61 = (!KF1_jtag_ram_rd_d1 & LF1_take_action_ocimem_b);


--KF1_jtag_rd_d1 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|jtag_rd_d1
--register power-up is low

KF1_jtag_rd_d1 = DFFEAS(KF1_jtag_rd, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KF1L50 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[0]~1
KF1L50 = (!LF1L49 & ((KF1_jtag_rd_d1))) # (LF1L49 & (LF1_jdo[35]));


--TE1_hbreak_enabled is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|hbreak_enabled
--register power-up is low

TE1_hbreak_enabled = DFFEAS(TE1L989, CLOCK_50, !VF2_r_sync_rst,  , TE1_E_valid_from_R,  ,  ,  ,  );


--U1_r_val is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val
--register power-up is low

U1_r_val = DFFEAS(U1L84, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DB1_r_ena1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena1
--register power-up is low

DB1_r_ena1 = AMPP_FUNCTION(CLOCK_50, DB1L41, !VF1_r_sync_rst);


--DB1L22 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0
DB1L22 = AMPP_FUNCTION(!U1_r_val, !DB1_r_ena1);


--MB2_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full
--register power-up is low

MB2_b_full = DFFEAS(MB2L6, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DB1L95 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~0
DB1L95 = AMPP_FUNCTION(!A1L11, !DB1_tck_t_dav, !DB1_td_shift[10], !DB1_write_stalled);


--DB1L96 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1
DB1L96 = AMPP_FUNCTION(!A1L4, !DB1_state, !DB1_count[1], !A1L8, !A1L13, !A1L3);


--DB1_rdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[0]
--register power-up is low

DB1_rdata[0] = AMPP_FUNCTION(CLOCK_50, NB1_q_b[0], !VF1_r_sync_rst, DB1L22);


--DB1_td_shift[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]
--register power-up is low

DB1_td_shift[3] = AMPP_FUNCTION(A1L10, DB1L74, !A1L2, DB1L57);


--DB1L73 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~6
DB1L73 = AMPP_FUNCTION(!A1L4, !DB1_count[9], !A1L8, !DB1L71, !DB1_rdata[0], !DB1_td_shift[3]);


--DB1L41 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~0
DB1L41 = AMPP_FUNCTION(!DB1_rvalid0, !U1_r_val, !DB1_r_ena1);


--DB1_read_req is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req
--register power-up is low

DB1_read_req = AMPP_FUNCTION(A1L10, DB1_td_shift[9], !A1L2, DB1L96);


--DB1_read1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read1
--register power-up is low

DB1_read1 = AMPP_FUNCTION(CLOCK_50, DB1_read, !VF1_r_sync_rst);


--DB1_read2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read2
--register power-up is low

DB1_read2 = AMPP_FUNCTION(CLOCK_50, DB1_read1, !VF1_r_sync_rst);


--DB1_rst2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst2
--register power-up is low

DB1_rst2 = AMPP_FUNCTION(CLOCK_50, DB1_rst1, !VF1_r_sync_rst);


--DB1L42 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~1
DB1L42 = AMPP_FUNCTION(!DB1_user_saw_rvalid, !DB1L41, !DB1_read_req, !DB1_read1, !DB1_read2, !DB1_rst2);


--VF1_altera_reset_synchronizer_int_chain[4] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]
--register power-up is low

VF1_altera_reset_synchronizer_int_chain[4] = DFFEAS(VF1L8, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VF1_r_sync_rst_chain[1] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[1]
--register power-up is low

VF1_r_sync_rst_chain[1] = DFFEAS(VF1L17, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VF1L1 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|WideOr0~0
VF1L1 = ((VF1_r_sync_rst & !VF1_r_sync_rst_chain[1])) # (VF1_altera_reset_synchronizer_int_chain[4]);


--U2_r_val is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|r_val
--register power-up is low

U2_r_val = DFFEAS(U2L82, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--DB2_r_ena1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena1
--register power-up is low

DB2_r_ena1 = AMPP_FUNCTION(CLOCK_50, DB2L41, !VF2_r_sync_rst);


--DB2L22 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0
DB2L22 = AMPP_FUNCTION(!U2_r_val, !DB2_r_ena1);


--MB4_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full
--register power-up is low

MB4_b_full = DFFEAS(MB4L6, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--DB2L95 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~0
DB2L95 = AMPP_FUNCTION(!A1L23, !DB2_tck_t_dav, !DB2_td_shift[10], !DB2_write_stalled);


--DB2L96 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1
DB2L96 = AMPP_FUNCTION(!A1L16, !DB2_state, !DB2_count[1], !A1L20, !A1L25, !A1L15);


--DB2_rdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[0]
--register power-up is low

DB2_rdata[0] = AMPP_FUNCTION(CLOCK_50, NB3_q_b[0], !VF2_r_sync_rst, DB2L22);


--DB2_td_shift[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]
--register power-up is low

DB2_td_shift[3] = AMPP_FUNCTION(A1L22, DB2L74, !A1L14, DB2L57);


--DB2L73 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~6
DB2L73 = AMPP_FUNCTION(!A1L16, !DB2_count[9], !A1L20, !DB2L71, !DB2_rdata[0], !DB2_td_shift[3]);


--DB2L41 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~0
DB2L41 = AMPP_FUNCTION(!DB2_rvalid0, !U2_r_val, !DB2_r_ena1);


--DB2_read_req is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req
--register power-up is low

DB2_read_req = AMPP_FUNCTION(A1L22, DB2_td_shift[9], !A1L14, DB2L96);


--DB2_read1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read1
--register power-up is low

DB2_read1 = AMPP_FUNCTION(CLOCK_50, DB2_read, !VF2_r_sync_rst);


--DB2_read2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read2
--register power-up is low

DB2_read2 = AMPP_FUNCTION(CLOCK_50, DB2_read1, !VF2_r_sync_rst);


--DB2_rst2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst2
--register power-up is low

DB2_rst2 = AMPP_FUNCTION(CLOCK_50, DB2_rst1, !VF2_r_sync_rst);


--DB2L42 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~1
DB2L42 = AMPP_FUNCTION(!DB2_user_saw_rvalid, !DB2L41, !DB2_read_req, !DB2_read1, !DB2_read2, !DB2_rst2);


--VF2_altera_reset_synchronizer_int_chain[4] is nios_system:u0|nios_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]
--register power-up is low

VF2_altera_reset_synchronizer_int_chain[4] = DFFEAS(VF2L8, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VF2_r_sync_rst_chain[1] is nios_system:u0|nios_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|r_sync_rst_chain[1]
--register power-up is low

VF2_r_sync_rst_chain[1] = DFFEAS(VF2L17, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VF2L1 is nios_system:u0|nios_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|WideOr0~0
VF2L1 = ((VF2_r_sync_rst & !VF2_r_sync_rst_chain[1])) # (VF2_altera_reset_synchronizer_int_chain[4]);


--HE1_jdo[34] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]
--register power-up is low

HE1_jdo[34] = DFFEAS(JE1_sr[34], CLOCK_50,  ,  , HE1_update_jdo_strobe,  ,  ,  ,  );


--HE1_take_action_ocimem_a is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a
HE1_take_action_ocimem_a = (!HE1_jdo[35] & (HE1L49 & HE1_jdo[34]));


--HE1_jdo[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]
--register power-up is low

HE1_jdo[25] = DFFEAS(JE1_sr[25], CLOCK_50,  ,  , HE1_update_jdo_strobe,  ,  ,  ,  );


--QD1_writedata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[0]
--register power-up is low

QD1_writedata[0] = DFFEAS(BC2L21, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--QD1_address[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[0]
--register power-up is low

QD1_address[0] = DFFEAS(BC2_src_data[38], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--QD1_address[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[3]
--register power-up is low

QD1_address[3] = DFFEAS(BC2_src_data[41], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--QD1_address[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[2]
--register power-up is low

QD1_address[2] = DFFEAS(BC2_src_data[40], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--QD1_address[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[1]
--register power-up is low

QD1_address[1] = DFFEAS(BC2_src_data[39], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--QD1_address[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[8]
--register power-up is low

QD1_address[8] = DFFEAS(BC2_src_data[46], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--QD1_address[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[7]
--register power-up is low

QD1_address[7] = DFFEAS(BC2_src_data[45], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--QD1_address[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[6]
--register power-up is low

QD1_address[6] = DFFEAS(BC2_src_data[44], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--QD1_address[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[5]
--register power-up is low

QD1_address[5] = DFFEAS(BC2_src_data[43], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--QD1_address[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[4]
--register power-up is low

QD1_address[4] = DFFEAS(BC2_src_data[42], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VD1L1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0
VD1L1 = ( !QD1_address[4] & ( (QD1_address[8] & (!QD1_address[7] & (!QD1_address[6] & !QD1_address[5]))) ) );


--VD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1
VD1L2 = (!QD1_address[3] & (!QD1_address[2] & (!QD1_address[1] & VD1L1)));


--QD1_debugaccess is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|debugaccess
--register power-up is low

QD1_debugaccess = DFFEAS(BC2L22, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--QD1_write is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write
--register power-up is low

QD1_write = DFFEAS(QD1L90, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FE1L151 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0
FE1L151 = (QD1_debugaccess & QD1_write);


--VD1L13 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0
VD1L13 = (!QD1_address[0] & (VD1L2 & FE1L151));


--YD1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0
YD1L10 = ( VD1L13 & ( (!YD1_monitor_ready & (QD1_writedata[0] & ((!HE1_take_action_ocimem_a) # (!HE1_jdo[25])))) # (YD1_monitor_ready & ((!HE1_take_action_ocimem_a) # ((!HE1_jdo[25])))) ) ) # ( !VD1L13 & ( (YD1_monitor_ready & ((!HE1_take_action_ocimem_a) # (!HE1_jdo[25]))) ) );


--JE1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~12
JE1L59 = ( FE1_MonDReg[2] & ( (!GE1L2 & ((!A1L29) # ((WD1_break_readreg[2])))) # (GE1L2 & (((JE1_sr[4])))) ) ) # ( !FE1_MonDReg[2] & ( (!GE1L2 & (A1L29 & ((WD1_break_readreg[2])))) # (GE1L2 & (((JE1_sr[4])))) ) );


--HE1_jdo[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]
--register power-up is low

HE1_jdo[1] = DFFEAS(JE1_sr[1], CLOCK_50,  ,  , HE1_update_jdo_strobe,  ,  ,  ,  );


--HE1_jdo[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]
--register power-up is low

HE1_jdo[4] = DFFEAS(JE1_sr[4], CLOCK_50,  ,  , HE1_update_jdo_strobe,  ,  ,  ,  );


--HE1_update_jdo_strobe is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe
--register power-up is low

HE1_update_jdo_strobe = DFFEAS(HE1L53, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--JE1_sr[36] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36]
--register power-up is low

JE1_sr[36] = DFFEAS(JE1L61, A1L48,  ,  , JE1L52,  ,  ,  ,  );


--JE1_sr[37] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37]
--register power-up is low

JE1_sr[37] = DFFEAS(JE1L62, A1L48,  ,  , JE1L52,  ,  ,  ,  );


--HE1_jxuir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir
--register power-up is low

HE1_jxuir = DFFEAS(HE1L45, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FE1_jtag_ram_wr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr
--register power-up is low

FE1_jtag_ram_wr = DFFEAS(FE1L103, CLOCK_50,  ,  , !HE1L50,  ,  ,  ,  );


--FE1_jtag_ram_access is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access
--register power-up is low

FE1_jtag_ram_access = DFFEAS(FE1L98, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FE1L152 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1
FE1L152 = ( FE1_jtag_ram_access & ( FE1_jtag_ram_wr ) ) # ( !FE1_jtag_ram_access & ( (!QD1_address[8] & (QD1_debugaccess & QD1_write)) ) );


--VF1_r_early_rst is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_early_rst
--register power-up is low

VF1_r_early_rst = DFFEAS(VF1L9, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FE1_ociram_reset_req is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req
FE1_ociram_reset_req = (!VF1_r_early_rst) # (FE1_jtag_ram_access);


--FE1L119 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0
FE1L119 = (!FE1_jtag_ram_access & ((QD1_writedata[0]))) # (FE1_jtag_ram_access & (FE1_MonDReg[0]));


--FE1L106 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0
FE1L106 = (!FE1_jtag_ram_access & (QD1_address[0])) # (FE1_jtag_ram_access & ((FE1_MonAReg[2])));


--FE1L107 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1
FE1L107 = (!FE1_jtag_ram_access & (QD1_address[1])) # (FE1_jtag_ram_access & ((FE1_MonAReg[3])));


--FE1L108 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2
FE1L108 = (!FE1_jtag_ram_access & (QD1_address[2])) # (FE1_jtag_ram_access & ((FE1_MonAReg[4])));


--FE1L109 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3
FE1L109 = (!FE1_jtag_ram_access & (QD1_address[3])) # (FE1_jtag_ram_access & ((FE1_MonAReg[5])));


--FE1L110 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4
FE1L110 = (!FE1_jtag_ram_access & (QD1_address[4])) # (FE1_jtag_ram_access & ((FE1_MonAReg[6])));


--FE1L111 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5
FE1L111 = (!FE1_jtag_ram_access & (QD1_address[5])) # (FE1_jtag_ram_access & ((FE1_MonAReg[7])));


--FE1L112 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6
FE1L112 = (!FE1_jtag_ram_access & (QD1_address[6])) # (FE1_jtag_ram_access & ((FE1_MonAReg[8])));


--FE1L113 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7
FE1L113 = (!FE1_jtag_ram_access & (QD1_address[7])) # (FE1_jtag_ram_access & ((FE1_MonAReg[9])));


--QD1_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[0]
--register power-up is low

QD1_byteenable[0] = DFFEAS(BC2_src_data[32], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FE1L114 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0
FE1L114 = (QD1_byteenable[0]) # (FE1_jtag_ram_access);


--FE1_jtag_ram_rd is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd
--register power-up is low

FE1_jtag_ram_rd = DFFEAS(FE1L101, CLOCK_50,  ,  , HE1_take_action_ocimem_b,  ,  ,  ,  );


--JE1_sr[35] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[35]
--register power-up is low

JE1_sr[35] = DFFEAS(JE1L63, A1L48,  ,  ,  ,  ,  ,  ,  );


--FE1_jtag_rd is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd
--register power-up is low

FE1_jtag_rd = DFFEAS(HE1L50, CLOCK_50,  ,  , HE1_take_action_ocimem_b,  ,  ,  ,  );


--MD1_R_ctrl_break is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_break
--register power-up is low

MD1_R_ctrl_break = DFFEAS(MD1L208, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1_D_iw[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[1]
--register power-up is low

MD1_D_iw[1] = DFFEAS(MD1L591, CLOCK_50, !VF1_r_sync_rst,  , MD1L654,  ,  ,  ,  );


--MD1_D_iw[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[3]
--register power-up is low

MD1_D_iw[3] = DFFEAS(MD1L593, CLOCK_50, !VF1_r_sync_rst,  , MD1L654,  ,  ,  ,  );


--MD1_D_iw[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[4]
--register power-up is low

MD1_D_iw[4] = DFFEAS(MD1L594, CLOCK_50, !VF1_r_sync_rst,  , MD1L654,  ,  ,  ,  );


--MD1_D_iw[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[5]
--register power-up is low

MD1_D_iw[5] = DFFEAS(MD1L595, CLOCK_50, !VF1_r_sync_rst,  , MD1L654,  ,  ,  ,  );


--MD1L543 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~0
MD1L543 = ( MD1_D_iw[4] & ( MD1_D_iw[5] & ( (!MD1_D_iw[0] & (MD1_D_iw[1] & (!MD1_D_iw[2] & MD1_D_iw[3]))) ) ) );


--MD1_D_iw[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[11]
--register power-up is low

MD1_D_iw[11] = DFFEAS(MD1L601, CLOCK_50, !VF1_r_sync_rst,  , MD1L654,  ,  ,  ,  );


--MD1_D_iw[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[13]
--register power-up is low

MD1_D_iw[13] = DFFEAS(MD1L603, CLOCK_50, !VF1_r_sync_rst,  , MD1L654,  ,  ,  ,  );


--MD1_D_iw[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[15]
--register power-up is low

MD1_D_iw[15] = DFFEAS(MD1L605, CLOCK_50, !VF1_r_sync_rst,  , MD1L654,  ,  ,  ,  );


--MD1_D_iw[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[16]
--register power-up is low

MD1_D_iw[16] = DFFEAS(MD1L606, CLOCK_50, !VF1_r_sync_rst,  , MD1L654,  ,  ,  ,  );


--MD1L558 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~0
MD1L558 = ( !MD1_D_iw[15] & ( !MD1_D_iw[16] & ( (MD1_D_iw[11] & (!MD1_D_iw[12] & (!MD1_D_iw[13] & MD1_D_iw[14]))) ) ) );


--MD1L986 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled~0
MD1L986 = ((MD1_hbreak_enabled & ((!MD1L543) # (!MD1L558)))) # (MD1_R_ctrl_break);


--MD1_E_valid_from_R is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R
--register power-up is low

MD1_E_valid_from_R = DFFEAS(MD1L542, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--LF1_jdo[34] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[34]
--register power-up is low

LF1_jdo[34] = DFFEAS(MF1_sr[34], CLOCK_50,  ,  , LF1_update_jdo_strobe,  ,  ,  ,  );


--LF1_take_action_ocimem_a is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|take_action_ocimem_a
LF1_take_action_ocimem_a = (!LF1_jdo[35] & (LF1L49 & LF1_jdo[34]));


--LF1_jdo[25] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[25]
--register power-up is low

LF1_jdo[25] = DFFEAS(MF1_sr[25], CLOCK_50,  ,  , LF1_update_jdo_strobe,  ,  ,  ,  );


--WE1_writedata[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[0]
--register power-up is low

WE1_writedata[0] = DFFEAS(BC4L21, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--WE1_address[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|address[0]
--register power-up is low

WE1_address[0] = DFFEAS(BC4_src_data[38], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--WE1_address[3] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|address[3]
--register power-up is low

WE1_address[3] = DFFEAS(BC4_src_data[41], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--WE1_address[2] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|address[2]
--register power-up is low

WE1_address[2] = DFFEAS(BC4_src_data[40], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--WE1_address[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|address[1]
--register power-up is low

WE1_address[1] = DFFEAS(BC4_src_data[39], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--WE1_address[8] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|address[8]
--register power-up is low

WE1_address[8] = DFFEAS(BC4_src_data[46], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--WE1_address[7] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|address[7]
--register power-up is low

WE1_address[7] = DFFEAS(BC4_src_data[45], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--WE1_address[6] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|address[6]
--register power-up is low

WE1_address[6] = DFFEAS(BC4_src_data[44], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--WE1_address[5] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|address[5]
--register power-up is low

WE1_address[5] = DFFEAS(BC4_src_data[43], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--WE1_address[4] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|address[4]
--register power-up is low

WE1_address[4] = DFFEAS(BC4_src_data[42], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZE1L1 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_1_cpu_nios2_avalon_reg|Equal0~0
ZE1L1 = ( !WE1_address[4] & ( (WE1_address[8] & (!WE1_address[7] & (!WE1_address[6] & !WE1_address[5]))) ) );


--ZE1L2 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_1_cpu_nios2_avalon_reg|Equal0~1
ZE1L2 = (!WE1_address[3] & (!WE1_address[2] & (!WE1_address[1] & ZE1L1)));


--WE1_debugaccess is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|debugaccess
--register power-up is low

WE1_debugaccess = DFFEAS(BC4L22, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--WE1_write is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|write
--register power-up is low

WE1_write = DFFEAS(WE1L90, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KF1L151 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_en~0
KF1L151 = (WE1_debugaccess & WE1_write);


--ZE1L13 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_1_cpu_nios2_avalon_reg|take_action_ocireg~0
ZE1L13 = (!WE1_address[0] & (ZE1L2 & KF1L151));


--CF1L10 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_1_cpu_nios2_oci_debug|monitor_ready~0
CF1L10 = ( ZE1L13 & ( (!CF1_monitor_ready & (WE1_writedata[0] & ((!LF1_take_action_ocimem_a) # (!LF1_jdo[25])))) # (CF1_monitor_ready & ((!LF1_take_action_ocimem_a) # ((!LF1_jdo[25])))) ) ) # ( !ZE1L13 & ( (CF1_monitor_ready & ((!LF1_take_action_ocimem_a) # (!LF1_jdo[25]))) ) );


--MF1L59 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~12
MF1L59 = ( KF1_MonDReg[2] & ( (!GE2L2 & ((!A1L56) # ((AF1_break_readreg[2])))) # (GE2L2 & (((MF1_sr[4])))) ) ) # ( !KF1_MonDReg[2] & ( (!GE2L2 & (A1L56 & ((AF1_break_readreg[2])))) # (GE2L2 & (((MF1_sr[4])))) ) );


--LF1_jdo[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[1]
--register power-up is low

LF1_jdo[1] = DFFEAS(MF1_sr[1], CLOCK_50,  ,  , LF1_update_jdo_strobe,  ,  ,  ,  );


--LF1_jdo[4] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[4]
--register power-up is low

LF1_jdo[4] = DFFEAS(MF1_sr[4], CLOCK_50,  ,  , LF1_update_jdo_strobe,  ,  ,  ,  );


--LF1_update_jdo_strobe is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|update_jdo_strobe
--register power-up is low

LF1_update_jdo_strobe = DFFEAS(LF1L53, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MF1_sr[36] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[36]
--register power-up is low

MF1_sr[36] = DFFEAS(MF1L61, A1L75,  ,  , MF1L52,  ,  ,  ,  );


--MF1_sr[37] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[37]
--register power-up is low

MF1_sr[37] = DFFEAS(MF1L62, A1L75,  ,  , MF1L52,  ,  ,  ,  );


--LF1_jxuir is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jxuir
--register power-up is low

LF1_jxuir = DFFEAS(LF1L45, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KF1_jtag_ram_wr is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|jtag_ram_wr
--register power-up is low

KF1_jtag_ram_wr = DFFEAS(KF1L103, CLOCK_50,  ,  , !LF1L50,  ,  ,  ,  );


--KF1_jtag_ram_access is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|jtag_ram_access
--register power-up is low

KF1_jtag_ram_access = DFFEAS(KF1L98, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KF1L152 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_en~1
KF1L152 = ( KF1_jtag_ram_access & ( KF1_jtag_ram_wr ) ) # ( !KF1_jtag_ram_access & ( (!WE1_address[8] & (WE1_debugaccess & WE1_write)) ) );


--VF2_r_early_rst is nios_system:u0|nios_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|r_early_rst
--register power-up is low

VF2_r_early_rst = DFFEAS(VF2L9, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KF1_ociram_reset_req is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_reset_req
KF1_ociram_reset_req = (!VF2_r_early_rst) # (KF1_jtag_ram_access);


--KF1L119 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[0]~0
KF1L119 = (!KF1_jtag_ram_access & ((WE1_writedata[0]))) # (KF1_jtag_ram_access & (KF1_MonDReg[0]));


--KF1L106 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_addr[0]~0
KF1L106 = (!KF1_jtag_ram_access & (WE1_address[0])) # (KF1_jtag_ram_access & ((KF1_MonAReg[2])));


--KF1L107 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_addr[1]~1
KF1L107 = (!KF1_jtag_ram_access & (WE1_address[1])) # (KF1_jtag_ram_access & ((KF1_MonAReg[3])));


--KF1L108 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_addr[2]~2
KF1L108 = (!KF1_jtag_ram_access & (WE1_address[2])) # (KF1_jtag_ram_access & ((KF1_MonAReg[4])));


--KF1L109 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_addr[3]~3
KF1L109 = (!KF1_jtag_ram_access & (WE1_address[3])) # (KF1_jtag_ram_access & ((KF1_MonAReg[5])));


--KF1L110 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_addr[4]~4
KF1L110 = (!KF1_jtag_ram_access & (WE1_address[4])) # (KF1_jtag_ram_access & ((KF1_MonAReg[6])));


--KF1L111 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_addr[5]~5
KF1L111 = (!KF1_jtag_ram_access & (WE1_address[5])) # (KF1_jtag_ram_access & ((KF1_MonAReg[7])));


--KF1L112 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_addr[6]~6
KF1L112 = (!KF1_jtag_ram_access & (WE1_address[6])) # (KF1_jtag_ram_access & ((KF1_MonAReg[8])));


--KF1L113 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_addr[7]~7
KF1L113 = (!KF1_jtag_ram_access & (WE1_address[7])) # (KF1_jtag_ram_access & ((KF1_MonAReg[9])));


--WE1_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|byteenable[0]
--register power-up is low

WE1_byteenable[0] = DFFEAS(BC4_src_data[32], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KF1L114 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_byteenable[0]~0
KF1L114 = (WE1_byteenable[0]) # (KF1_jtag_ram_access);


--KF1_jtag_ram_rd is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|jtag_ram_rd
--register power-up is low

KF1_jtag_ram_rd = DFFEAS(KF1L101, CLOCK_50,  ,  , LF1_take_action_ocimem_b,  ,  ,  ,  );


--MF1_sr[35] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[35]
--register power-up is low

MF1_sr[35] = DFFEAS(MF1L63, A1L75,  ,  ,  ,  ,  ,  ,  );


--KF1_jtag_rd is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|jtag_rd
--register power-up is low

KF1_jtag_rd = DFFEAS(LF1L50, CLOCK_50,  ,  , LF1_take_action_ocimem_b,  ,  ,  ,  );


--TE1_R_ctrl_break is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_ctrl_break
--register power-up is low

TE1_R_ctrl_break = DFFEAS(TE1L208, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1_D_iw[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[1]
--register power-up is low

TE1_D_iw[1] = DFFEAS(TE1L592, CLOCK_50, !VF2_r_sync_rst,  , TE1L655,  ,  ,  ,  );


--TE1_D_iw[3] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[3]
--register power-up is low

TE1_D_iw[3] = DFFEAS(TE1L594, CLOCK_50, !VF2_r_sync_rst,  , TE1L655,  ,  ,  ,  );


--TE1_D_iw[4] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[4]
--register power-up is low

TE1_D_iw[4] = DFFEAS(TE1L595, CLOCK_50, !VF2_r_sync_rst,  , TE1L655,  ,  ,  ,  );


--TE1_D_iw[5] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[5]
--register power-up is low

TE1_D_iw[5] = DFFEAS(TE1L596, CLOCK_50, !VF2_r_sync_rst,  , TE1L655,  ,  ,  ,  );


--TE1L544 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal0~0
TE1L544 = ( TE1_D_iw[4] & ( TE1_D_iw[5] & ( (!TE1_D_iw[0] & (TE1_D_iw[1] & (!TE1_D_iw[2] & TE1_D_iw[3]))) ) ) );


--TE1_D_iw[11] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[11]
--register power-up is low

TE1_D_iw[11] = DFFEAS(TE1L602, CLOCK_50, !VF2_r_sync_rst,  , TE1L655,  ,  ,  ,  );


--TE1_D_iw[13] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[13]
--register power-up is low

TE1_D_iw[13] = DFFEAS(TE1L604, CLOCK_50, !VF2_r_sync_rst,  , TE1L655,  ,  ,  ,  );


--TE1_D_iw[15] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[15]
--register power-up is low

TE1_D_iw[15] = DFFEAS(TE1L606, CLOCK_50, !VF2_r_sync_rst,  , TE1L655,  ,  ,  ,  );


--TE1_D_iw[16] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[16]
--register power-up is low

TE1_D_iw[16] = DFFEAS(TE1L607, CLOCK_50, !VF2_r_sync_rst,  , TE1L655,  ,  ,  ,  );


--TE1L559 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal62~0
TE1L559 = ( !TE1_D_iw[15] & ( !TE1_D_iw[16] & ( (TE1_D_iw[11] & (!TE1_D_iw[12] & (!TE1_D_iw[13] & TE1_D_iw[14]))) ) ) );


--TE1L989 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|hbreak_enabled~0
TE1L989 = ((TE1_hbreak_enabled & ((!TE1L544) # (!TE1L559)))) # (TE1_R_ctrl_break);


--TE1_E_valid_from_R is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_valid_from_R
--register power-up is low

TE1_E_valid_from_R = DFFEAS(TE1L543, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1_fifo_wr is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr
--register power-up is low

U1_fifo_wr = DFFEAS(U1L77, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MB1_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty
--register power-up is low

MB1_b_non_empty = DFFEAS(MB1L8, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1L84 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val~0
U1L84 = (!DB1_rvalid0 & (MB1_b_non_empty & ((!U1_r_val) # (!DB1_r_ena1))));


--MD1_d_writedata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[7]
--register power-up is low

MD1_d_writedata[7] = DFFEAS(TD2_q_b[7], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--PB2_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0]
--register power-up is low

PB2_counter_reg_bit[0] = DFFEAS(PB2_counter_comb_bita0, CLOCK_50, !VF1_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--PB2_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1]
--register power-up is low

PB2_counter_reg_bit[1] = DFFEAS(PB2_counter_comb_bita1, CLOCK_50, !VF1_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--PB2_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2]
--register power-up is low

PB2_counter_reg_bit[2] = DFFEAS(PB2_counter_comb_bita2, CLOCK_50, !VF1_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--PB2_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3]
--register power-up is low

PB2_counter_reg_bit[3] = DFFEAS(PB2_counter_comb_bita3, CLOCK_50, !VF1_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--PB2_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4]
--register power-up is low

PB2_counter_reg_bit[4] = DFFEAS(PB2_counter_comb_bita4, CLOCK_50, !VF1_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--PB2_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5]
--register power-up is low

PB2_counter_reg_bit[5] = DFFEAS(PB2_counter_comb_bita5, CLOCK_50, !VF1_r_sync_rst,  , U1_fifo_wr,  ,  ,  ,  );


--PB1_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0]
--register power-up is low

PB1_counter_reg_bit[0] = DFFEAS(PB1_counter_comb_bita0, CLOCK_50, !VF1_r_sync_rst,  , U1L84,  ,  ,  ,  );


--PB1_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1]
--register power-up is low

PB1_counter_reg_bit[1] = DFFEAS(PB1_counter_comb_bita1, CLOCK_50, !VF1_r_sync_rst,  , U1L84,  ,  ,  ,  );


--PB1_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2]
--register power-up is low

PB1_counter_reg_bit[2] = DFFEAS(PB1_counter_comb_bita2, CLOCK_50, !VF1_r_sync_rst,  , U1L84,  ,  ,  ,  );


--PB1_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3]
--register power-up is low

PB1_counter_reg_bit[3] = DFFEAS(PB1_counter_comb_bita3, CLOCK_50, !VF1_r_sync_rst,  , U1L84,  ,  ,  ,  );


--PB1_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4]
--register power-up is low

PB1_counter_reg_bit[4] = DFFEAS(PB1_counter_comb_bita4, CLOCK_50, !VF1_r_sync_rst,  , U1L84,  ,  ,  ,  );


--PB1_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5]
--register power-up is low

PB1_counter_reg_bit[5] = DFFEAS(PB1_counter_comb_bita5, CLOCK_50, !VF1_r_sync_rst,  , U1L84,  ,  ,  ,  );


--MB2_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty
--register power-up is low

MB2_b_non_empty = DFFEAS(MB2L8, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB1_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]
--register power-up is low

SB1_mem_used[1] = DFFEAS(SB1L5, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal4~0
EC1L3 = ( !MD1_W_alu_result[9] & ( !MD1_W_alu_result[10] & ( (!MD1_W_alu_result[4] & (!MD1_W_alu_result[5] & (!MD1_W_alu_result[7] & !MD1_W_alu_result[8]))) ) ) );


--EC1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal4~1
EC1L4 = ( !MD1_W_alu_result[14] & ( MD1_W_alu_result[15] & ( (MD1_W_alu_result[13] & (!MD1_W_alu_result[6] & (!MD1_W_alu_result[12] & !MD1_W_alu_result[11]))) ) ) );


--EC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal4~2
EC1L5 = (MD1_W_alu_result[3] & (EC1L3 & EC1L4));


--DB1_rst1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1
--register power-up is low

DB1_rst1 = AMPP_FUNCTION(CLOCK_50, GND, !VF1_r_sync_rst);


--MD1_d_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read
--register power-up is low

MD1_d_read = DFFEAS(MD1_d_read_nxt, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted
--register power-up is low

DC1_read_accepted = DFFEAS(DC1L10, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0
VB1L27 = (DB1_rst1 & (MD1_d_read & !DC1_read_accepted));


--U1_av_waitrequest is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest
--register power-up is low

U1_av_waitrequest = DFFEAS(U1L70, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1L73 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~0
U1L73 = (!U1_av_waitrequest & !MD1_W_alu_result[2]);


--U1L74 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~1
U1L74 = ( U1L73 & ( (MB2_b_non_empty & (!SB1_mem_used[1] & (EC1L5 & VB1L27))) ) );


--QB2_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]
--register power-up is low

QB2_counter_reg_bit[1] = DFFEAS(QB2_counter_comb_bita1, CLOCK_50, !VF1_r_sync_rst,  , MB2L3,  ,  ,  ,  );


--QB2_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]
--register power-up is low

QB2_counter_reg_bit[0] = DFFEAS(QB2_counter_comb_bita0, CLOCK_50, !VF1_r_sync_rst,  , MB2L3,  ,  ,  ,  );


--DB1L50Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0
--register power-up is low

DB1L50Q = AMPP_FUNCTION(CLOCK_50, DB1L49, !VF1_r_sync_rst);


--QB2_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]
--register power-up is low

QB2_counter_reg_bit[5] = DFFEAS(QB2_counter_comb_bita5, CLOCK_50, !VF1_r_sync_rst,  , MB2L3,  ,  ,  ,  );


--QB2_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]
--register power-up is low

QB2_counter_reg_bit[4] = DFFEAS(QB2_counter_comb_bita4, CLOCK_50, !VF1_r_sync_rst,  , MB2L3,  ,  ,  ,  );


--QB2_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]
--register power-up is low

QB2_counter_reg_bit[3] = DFFEAS(QB2_counter_comb_bita3, CLOCK_50, !VF1_r_sync_rst,  , MB2L3,  ,  ,  ,  );


--QB2_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]
--register power-up is low

QB2_counter_reg_bit[2] = DFFEAS(QB2_counter_comb_bita2, CLOCK_50, !VF1_r_sync_rst,  , MB2L3,  ,  ,  ,  );


--MB2L5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0
MB2L5 = ( QB2_counter_reg_bit[2] & ( (MB2_b_non_empty & (QB2_counter_reg_bit[5] & (QB2_counter_reg_bit[4] & QB2_counter_reg_bit[3]))) ) );


--MB2L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1
MB2L6 = ( DB1L50Q & ( MB2L5 & ( (!U1L74 & (((QB2_counter_reg_bit[1] & QB2_counter_reg_bit[0])) # (MB2_b_full))) ) ) ) # ( !DB1L50Q & ( MB2L5 & ( (MB2_b_full & !U1L74) ) ) ) # ( DB1L50Q & ( !MB2L5 & ( (MB2_b_full & !U1L74) ) ) ) # ( !DB1L50Q & ( !MB2L5 & ( (MB2_b_full & !U1L74) ) ) );


--DB1_td_shift[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]
--register power-up is low

DB1_td_shift[4] = AMPP_FUNCTION(A1L10, DB1L75, !A1L2, DB1L57);


--DB1_rdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[1]
--register power-up is low

DB1_rdata[1] = AMPP_FUNCTION(CLOCK_50, NB1_q_b[1], !VF1_r_sync_rst, DB1L22);


--DB1L74 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~7
DB1L74 = AMPP_FUNCTION(!DB1_count[9], !A1L8, !DB1L71, !DB1_td_shift[4], !DB1_rdata[1]);


--DB1_read is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read
--register power-up is low

DB1_read = AMPP_FUNCTION(A1L10, DB1L36, !A1L2, DB1L96);


--VF1_altera_reset_synchronizer_int_chain[3] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]
--register power-up is low

VF1_altera_reset_synchronizer_int_chain[3] = DFFEAS(VF1_altera_reset_synchronizer_int_chain[2], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VF1_altera_reset_synchronizer_int_chain[2] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]
--register power-up is low

VF1_altera_reset_synchronizer_int_chain[2] = DFFEAS(VF1_altera_reset_synchronizer_int_chain[1], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VF1_r_sync_rst_chain[2] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[2]
--register power-up is low

VF1_r_sync_rst_chain[2] = DFFEAS(VF1L18, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VF1L17 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain~0
VF1L17 = (VF1_altera_reset_synchronizer_int_chain[2] & VF1_r_sync_rst_chain[2]);


--U2_fifo_wr is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|fifo_wr
--register power-up is low

U2_fifo_wr = DFFEAS(U2L75, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--MB3_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty
--register power-up is low

MB3_b_non_empty = DFFEAS(MB3L8, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--U2L82 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|r_val~0
U2L82 = (!DB2_rvalid0 & (MB3_b_non_empty & ((!U2_r_val) # (!DB2_r_ena1))));


--TE1_d_writedata[7] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[7]
--register power-up is low

TE1_d_writedata[7] = DFFEAS(TD4_q_b[7], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--PB6_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0]
--register power-up is low

PB6_counter_reg_bit[0] = DFFEAS(PB6_counter_comb_bita0, CLOCK_50, !VF2_r_sync_rst,  , U2_fifo_wr,  ,  ,  ,  );


--PB6_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1]
--register power-up is low

PB6_counter_reg_bit[1] = DFFEAS(PB6_counter_comb_bita1, CLOCK_50, !VF2_r_sync_rst,  , U2_fifo_wr,  ,  ,  ,  );


--PB6_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2]
--register power-up is low

PB6_counter_reg_bit[2] = DFFEAS(PB6_counter_comb_bita2, CLOCK_50, !VF2_r_sync_rst,  , U2_fifo_wr,  ,  ,  ,  );


--PB6_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3]
--register power-up is low

PB6_counter_reg_bit[3] = DFFEAS(PB6_counter_comb_bita3, CLOCK_50, !VF2_r_sync_rst,  , U2_fifo_wr,  ,  ,  ,  );


--PB6_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4]
--register power-up is low

PB6_counter_reg_bit[4] = DFFEAS(PB6_counter_comb_bita4, CLOCK_50, !VF2_r_sync_rst,  , U2_fifo_wr,  ,  ,  ,  );


--PB6_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5]
--register power-up is low

PB6_counter_reg_bit[5] = DFFEAS(PB6_counter_comb_bita5, CLOCK_50, !VF2_r_sync_rst,  , U2_fifo_wr,  ,  ,  ,  );


--PB5_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0]
--register power-up is low

PB5_counter_reg_bit[0] = DFFEAS(PB5_counter_comb_bita0, CLOCK_50, !VF2_r_sync_rst,  , U2L82,  ,  ,  ,  );


--PB5_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1]
--register power-up is low

PB5_counter_reg_bit[1] = DFFEAS(PB5_counter_comb_bita1, CLOCK_50, !VF2_r_sync_rst,  , U2L82,  ,  ,  ,  );


--PB5_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2]
--register power-up is low

PB5_counter_reg_bit[2] = DFFEAS(PB5_counter_comb_bita2, CLOCK_50, !VF2_r_sync_rst,  , U2L82,  ,  ,  ,  );


--PB5_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3]
--register power-up is low

PB5_counter_reg_bit[3] = DFFEAS(PB5_counter_comb_bita3, CLOCK_50, !VF2_r_sync_rst,  , U2L82,  ,  ,  ,  );


--PB5_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4]
--register power-up is low

PB5_counter_reg_bit[4] = DFFEAS(PB5_counter_comb_bita4, CLOCK_50, !VF2_r_sync_rst,  , U2L82,  ,  ,  ,  );


--PB5_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5]
--register power-up is low

PB5_counter_reg_bit[5] = DFFEAS(PB5_counter_comb_bita5, CLOCK_50, !VF2_r_sync_rst,  , U2L82,  ,  ,  ,  );


--MB4_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty
--register power-up is low

MB4_b_non_empty = DFFEAS(MB4L8, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1_d_read is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_read
--register power-up is low

TE1_d_read = DFFEAS(TE1_d_read_nxt, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC3_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_1_data_master_translator|read_accepted
--register power-up is low

DC3_read_accepted = DFFEAS(DC3L7, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC3L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_1_data_master_translator|uav_read~0
DC3L8 = (TE1_d_read & !DC3_read_accepted);


--U2_av_waitrequest is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|av_waitrequest
--register power-up is low

U2_av_waitrequest = DFFEAS(U2L69, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB6_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]
--register power-up is low

SB6_mem_used[1] = DFFEAS(SB6L6, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--DB2_rst1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1
--register power-up is low

DB2_rst1 = AMPP_FUNCTION(CLOCK_50, GND, !VF2_r_sync_rst);


--GC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_002:router_002|Equal3~0
GC1L3 = ( !TE1_W_alu_result[6] & ( !TE1_W_alu_result[5] & ( (!TE1_W_alu_result[10] & (!TE1_W_alu_result[9] & (!TE1_W_alu_result[8] & !TE1_W_alu_result[7]))) ) ) );


--GC1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_002:router_002|Equal3~1
GC1L4 = (!TE1_W_alu_result[4] & (!TE1_W_alu_result[3] & (TE1_W_alu_result[15] & !TE1_W_alu_result[14])));


--GC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_002:router_002|Equal3~2
GC1L5 = (!TE1_W_alu_result[13] & (TE1_W_alu_result[12] & TE1_W_alu_result[11]));


--U2L68 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|av_waitrequest~0
U2L68 = ( GC1L4 & ( GC1L5 & ( (!U2_av_waitrequest & (!SB6_mem_used[1] & (DB2_rst1 & GC1L3))) ) ) );


--U2L72 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|fifo_rd~0
U2L72 = (MB4_b_non_empty & (!TE1_W_alu_result[2] & (DC3L8 & U2L68)));


--QB4_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]
--register power-up is low

QB4_counter_reg_bit[1] = DFFEAS(QB4_counter_comb_bita1, CLOCK_50, !VF2_r_sync_rst,  , MB4L3,  ,  ,  ,  );


--QB4_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]
--register power-up is low

QB4_counter_reg_bit[0] = DFFEAS(QB4_counter_comb_bita0, CLOCK_50, !VF2_r_sync_rst,  , MB4L3,  ,  ,  ,  );


--DB2L50Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0
--register power-up is low

DB2L50Q = AMPP_FUNCTION(CLOCK_50, DB2L49, !VF2_r_sync_rst);


--QB4_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]
--register power-up is low

QB4_counter_reg_bit[5] = DFFEAS(QB4_counter_comb_bita5, CLOCK_50, !VF2_r_sync_rst,  , MB4L3,  ,  ,  ,  );


--QB4_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]
--register power-up is low

QB4_counter_reg_bit[4] = DFFEAS(QB4_counter_comb_bita4, CLOCK_50, !VF2_r_sync_rst,  , MB4L3,  ,  ,  ,  );


--QB4_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]
--register power-up is low

QB4_counter_reg_bit[3] = DFFEAS(QB4_counter_comb_bita3, CLOCK_50, !VF2_r_sync_rst,  , MB4L3,  ,  ,  ,  );


--QB4_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]
--register power-up is low

QB4_counter_reg_bit[2] = DFFEAS(QB4_counter_comb_bita2, CLOCK_50, !VF2_r_sync_rst,  , MB4L3,  ,  ,  ,  );


--MB4L5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0
MB4L5 = ( QB4_counter_reg_bit[2] & ( (MB4_b_non_empty & (QB4_counter_reg_bit[5] & (QB4_counter_reg_bit[4] & QB4_counter_reg_bit[3]))) ) );


--MB4L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1
MB4L6 = ( DB2L50Q & ( MB4L5 & ( (!U2L72 & (((QB4_counter_reg_bit[1] & QB4_counter_reg_bit[0])) # (MB4_b_full))) ) ) ) # ( !DB2L50Q & ( MB4L5 & ( (MB4_b_full & !U2L72) ) ) ) # ( DB2L50Q & ( !MB4L5 & ( (MB4_b_full & !U2L72) ) ) ) # ( !DB2L50Q & ( !MB4L5 & ( (MB4_b_full & !U2L72) ) ) );


--DB2_td_shift[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]
--register power-up is low

DB2_td_shift[4] = AMPP_FUNCTION(A1L22, DB2L75, !A1L14, DB2L57);


--DB2_rdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[1]
--register power-up is low

DB2_rdata[1] = AMPP_FUNCTION(CLOCK_50, NB3_q_b[1], !VF2_r_sync_rst, DB2L22);


--DB2L74 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~7
DB2L74 = AMPP_FUNCTION(!DB2_count[9], !A1L20, !DB2L71, !DB2_td_shift[4], !DB2_rdata[1]);


--DB2_read is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read
--register power-up is low

DB2_read = AMPP_FUNCTION(A1L22, DB2L36, !A1L14, DB2L96);


--VF2_altera_reset_synchronizer_int_chain[3] is nios_system:u0|nios_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]
--register power-up is low

VF2_altera_reset_synchronizer_int_chain[3] = DFFEAS(VF2_altera_reset_synchronizer_int_chain[2], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VF2_altera_reset_synchronizer_int_chain[2] is nios_system:u0|nios_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]
--register power-up is low

VF2_altera_reset_synchronizer_int_chain[2] = DFFEAS(VF2_altera_reset_synchronizer_int_chain[1], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VF2_r_sync_rst_chain[2] is nios_system:u0|nios_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|r_sync_rst_chain[2]
--register power-up is low

VF2_r_sync_rst_chain[2] = DFFEAS(VF2L18, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VF2L17 is nios_system:u0|nios_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|r_sync_rst_chain~0
VF2L17 = (VF2_altera_reset_synchronizer_int_chain[2] & VF2_r_sync_rst_chain[2]);


--JE1_sr[34] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[34]
--register power-up is low

JE1_sr[34] = DFFEAS(JE1L64, A1L48,  ,  , JE1L47,  ,  ,  ,  );


--MD1_d_writedata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[0]
--register power-up is low

MD1_d_writedata[0] = DFFEAS(TD2_q_b[0], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC2_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]
--register power-up is low

BC2_saved_grant[0] = DFFEAS(YC2L1, CLOCK_50, !VF1_r_sync_rst,  , BC2L54,  ,  ,  ,  );


--BC2L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~0
BC2L21 = (MD1_d_writedata[0] & BC2_saved_grant[0]);


--BC2_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]
--register power-up is low

BC2_saved_grant[1] = DFFEAS(YC2L2, CLOCK_50, !VF1_r_sync_rst,  , BC2L54,  ,  ,  ,  );


--BC2_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[38]
BC2_src_data[38] = (!MD1_W_alu_result[2] & (((BC2_saved_grant[1] & MD1_F_pc[0])))) # (MD1_W_alu_result[2] & (((BC2_saved_grant[1] & MD1_F_pc[0])) # (BC2_saved_grant[0])));


--BC2_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[41]
BC2_src_data[41] = (!MD1_W_alu_result[5] & (((BC2_saved_grant[1] & MD1_F_pc[3])))) # (MD1_W_alu_result[5] & (((BC2_saved_grant[1] & MD1_F_pc[3])) # (BC2_saved_grant[0])));


--BC2_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[40]
BC2_src_data[40] = (!MD1_W_alu_result[4] & (((BC2_saved_grant[1] & MD1_F_pc[2])))) # (MD1_W_alu_result[4] & (((BC2_saved_grant[1] & MD1_F_pc[2])) # (BC2_saved_grant[0])));


--BC2_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[39]
BC2_src_data[39] = (!MD1_W_alu_result[3] & (((BC2_saved_grant[1] & MD1_F_pc[1])))) # (MD1_W_alu_result[3] & (((BC2_saved_grant[1] & MD1_F_pc[1])) # (BC2_saved_grant[0])));


--BC2_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[46]
BC2_src_data[46] = (!MD1_W_alu_result[10] & (((BC2_saved_grant[1] & MD1_F_pc[8])))) # (MD1_W_alu_result[10] & (((BC2_saved_grant[1] & MD1_F_pc[8])) # (BC2_saved_grant[0])));


--BC2_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[45]
BC2_src_data[45] = (!MD1_W_alu_result[9] & (((BC2_saved_grant[1] & MD1_F_pc[7])))) # (MD1_W_alu_result[9] & (((BC2_saved_grant[1] & MD1_F_pc[7])) # (BC2_saved_grant[0])));


--BC2_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[44]
BC2_src_data[44] = (!MD1_W_alu_result[8] & (((BC2_saved_grant[1] & MD1_F_pc[6])))) # (MD1_W_alu_result[8] & (((BC2_saved_grant[1] & MD1_F_pc[6])) # (BC2_saved_grant[0])));


--BC2_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[43]
BC2_src_data[43] = (!MD1_W_alu_result[7] & (((BC2_saved_grant[1] & MD1_F_pc[5])))) # (MD1_W_alu_result[7] & (((BC2_saved_grant[1] & MD1_F_pc[5])) # (BC2_saved_grant[0])));


--BC2_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[42]
BC2_src_data[42] = (!MD1_W_alu_result[6] & (((BC2_saved_grant[1] & MD1_F_pc[4])))) # (MD1_W_alu_result[6] & (((BC2_saved_grant[1] & MD1_F_pc[4])) # (BC2_saved_grant[0])));


--BC2L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~1
BC2L22 = (MD1_hbreak_enabled & BC2_saved_grant[0]);


--FE1_waitrequest is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest
--register power-up is low

FE1_waitrequest = DFFEAS(FE1L155, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SB4_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]
--register power-up is low

SB4_mem_used[1] = DFFEAS(SB4L11, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1_d_write is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write
--register power-up is low

MD1_d_write = DFFEAS(MD1_E_st_stall, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1_write_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted
--register power-up is low

DC1_write_accepted = DFFEAS(DC1L13, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1L63 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|always2~0
U1L63 = (MD1_d_write & !DC1_write_accepted);


--U1L69 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~0
U1L69 = ( DC1_write_accepted & ( (DB1_rst1 & (MD1_d_read & !DC1_read_accepted)) ) ) # ( !DC1_write_accepted & ( (DB1_rst1 & (((MD1_d_read & !DC1_read_accepted)) # (MD1_d_write))) ) );


--EC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal2~0
EC1L2 = ( MD1_W_alu_result[15] & ( (!MD1_W_alu_result[13] & (MD1_W_alu_result[12] & (MD1_W_alu_result[11] & !MD1_W_alu_result[14]))) ) );


--MD1_i_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read
--register power-up is low

MD1_i_read = DFFEAS(MD1L991, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC2_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted
--register power-up is low

DC2_read_accepted = DFFEAS(DC2L3, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|cp_valid~0
CC2L1 = (DB1_rst1 & (!MD1_i_read & !DC2_read_accepted));


--MD1_F_pc[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[12]
--register power-up is low

MD1_F_pc[12] = DFFEAS(MD1L648, CLOCK_50, !VF1_r_sync_rst,  , MD1_W_valid,  ,  ,  ,  );


--FC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_001:router_001|Equal1~0
FC1L1 = ( !MD1_F_pc[11] & ( (MD1_F_pc[12] & (MD1_F_pc[13] & (MD1_F_pc[9] & MD1_F_pc[10]))) ) );


--BC2_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|WideOr1
BC2_WideOr1 = ( CC2L1 & ( FC1L1 & ( ((BC2_saved_grant[0] & (U1L69 & EC1L2))) # (BC2_saved_grant[1]) ) ) ) # ( !CC2L1 & ( FC1L1 & ( (BC2_saved_grant[0] & (U1L69 & EC1L2)) ) ) ) # ( CC2L1 & ( !FC1L1 & ( (BC2_saved_grant[0] & (U1L69 & EC1L2)) ) ) ) # ( !CC2L1 & ( !FC1L1 & ( (BC2_saved_grant[0] & (U1L69 & EC1L2)) ) ) );


--QD1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write~0
QD1L90 = ( U1L63 & ( BC2_WideOr1 & ( (!QD1_write & (BC2_saved_grant[0] & ((!SB4_mem_used[1])))) # (QD1_write & (((FE1_waitrequest)))) ) ) ) # ( !U1L63 & ( BC2_WideOr1 & ( (QD1_write & FE1_waitrequest) ) ) ) # ( U1L63 & ( !BC2_WideOr1 & ( (QD1_write & FE1_waitrequest) ) ) ) # ( !U1L63 & ( !BC2_WideOr1 & ( (QD1_write & FE1_waitrequest) ) ) );


--JE1L60 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~13
JE1L60 = ( FE1_MonDReg[3] & ( (!GE1L2 & ((!A1L29) # ((WD1_break_readreg[3])))) # (GE1L2 & (((JE1_sr[5])))) ) ) # ( !FE1_MonDReg[3] & ( (!GE1L2 & (A1L29 & ((WD1_break_readreg[3])))) # (GE1L2 & (((JE1_sr[5])))) ) );


--HE1_jdo[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]
--register power-up is low

HE1_jdo[2] = DFFEAS(JE1_sr[2], CLOCK_50,  ,  , HE1_update_jdo_strobe,  ,  ,  ,  );


--HE1_jdo[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]
--register power-up is low

HE1_jdo[5] = DFFEAS(JE1_sr[5], CLOCK_50,  ,  , HE1_update_jdo_strobe,  ,  ,  ,  );


--QD1_writedata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[1]
--register power-up is low

QD1_writedata[1] = DFFEAS(BC2L23, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FE1L120 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1
FE1L120 = (!FE1_jtag_ram_access & ((QD1_writedata[1]))) # (FE1_jtag_ram_access & (FE1_MonDReg[1]));


--HE1_sync2_udr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr
--register power-up is low

HE1_sync2_udr = DFFEAS(LE4_dreg[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LE4_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]
--register power-up is low

LE4_dreg[0] = DFFEAS(LE4_din_s1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--HE1L53 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0
HE1L53 = (!HE1_sync2_udr & LE4_dreg[0]);


--JE1L61 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~14
JE1L61 = (A1L41 & (!A1L52 & (A1L27 & JE1_sr[37])));


--JE1L52 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~15
JE1L52 = ( A1L28 & ( A1L29 & ( (A1L41 & (!A1L52 & A1L27)) ) ) ) # ( !A1L28 & ( A1L29 & ( (!A1L52 & (A1L27 & ((A1L32) # (A1L41)))) ) ) ) # ( A1L28 & ( !A1L29 & ( (!A1L52 & (A1L27 & ((A1L32) # (A1L41)))) ) ) ) # ( !A1L28 & ( !A1L29 & ( (A1L41 & (!A1L52 & A1L27)) ) ) );


--JE1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~16
JE1L62 = (A1L41 & (!A1L52 & (A1L27 & A1L50)));


--HE1_sync2_uir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir
--register power-up is low

HE1_sync2_uir = DFFEAS(LE5_dreg[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LE5_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0]
--register power-up is low

LE5_dreg[0] = DFFEAS(LE5_din_s1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--HE1L45 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0
HE1L45 = (!HE1_sync2_uir & LE5_dreg[0]);


--FE1L103 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0
FE1L103 = (!HE1_take_action_ocimem_b & FE1L2);


--HE1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1
HE1L50 = (!HE1_jdo[35] & HE1L49);


--HE1_jdo[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17]
--register power-up is low

HE1_jdo[17] = DFFEAS(JE1_sr[17], CLOCK_50,  ,  , HE1_update_jdo_strobe,  ,  ,  ,  );


--FE1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0
FE1L98 = ( HE1_jdo[17] & ( (HE1L49 & (FE1L2 & ((!HE1_jdo[34]) # (HE1_jdo[35])))) ) ) # ( !HE1_jdo[17] & ( (HE1L49 & (((!HE1_jdo[35] & HE1_jdo[34])) # (FE1L2))) ) );


--WF2_altera_reset_synchronizer_int_chain_out is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out
--register power-up is low

WF2_altera_reset_synchronizer_int_chain_out = DFFEAS(WF2_altera_reset_synchronizer_int_chain[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VF1L9 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|always2~0
VF1L9 = (!VF1_r_sync_rst_chain[2]) # (WF2_altera_reset_synchronizer_int_chain_out);


--HE1_jdo[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]
--register power-up is low

HE1_jdo[26] = DFFEAS(JE1_sr[26], CLOCK_50,  ,  , HE1_update_jdo_strobe,  ,  ,  ,  );


--HE1_jdo[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]
--register power-up is low

HE1_jdo[27] = DFFEAS(JE1_sr[27], CLOCK_50,  ,  , HE1_update_jdo_strobe,  ,  ,  ,  );


--HE1_jdo[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]
--register power-up is low

HE1_jdo[28] = DFFEAS(JE1_sr[28], CLOCK_50,  ,  , HE1_update_jdo_strobe,  ,  ,  ,  );


--HE1_jdo[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]
--register power-up is low

HE1_jdo[29] = DFFEAS(JE1_sr[29], CLOCK_50,  ,  , HE1_update_jdo_strobe,  ,  ,  ,  );


--HE1_jdo[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]
--register power-up is low

HE1_jdo[30] = DFFEAS(JE1_sr[30], CLOCK_50,  ,  , HE1_update_jdo_strobe,  ,  ,  ,  );


--HE1_jdo[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]
--register power-up is low

HE1_jdo[31] = DFFEAS(JE1_sr[31], CLOCK_50,  ,  , HE1_update_jdo_strobe,  ,  ,  ,  );


--HE1_jdo[32] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]
--register power-up is low

HE1_jdo[32] = DFFEAS(JE1_sr[32], CLOCK_50,  ,  , HE1_update_jdo_strobe,  ,  ,  ,  );


--HE1_jdo[33] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]
--register power-up is low

HE1_jdo[33] = DFFEAS(JE1_sr[33], CLOCK_50,  ,  , HE1_update_jdo_strobe,  ,  ,  ,  );


--MD1_d_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[0]
--register power-up is low

MD1_d_byteenable[0] = DFFEAS(MD1L385, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC2_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[32]
BC2_src_data[32] = ((BC2_saved_grant[0] & MD1_d_byteenable[0])) # (BC2_saved_grant[1]);


--FE1L101 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0
FE1L101 = (HE1L50 & ((!HE1_jdo[34] & (FE1L2)) # (HE1_jdo[34] & ((!HE1_jdo[17])))));


--GE1_virtual_state_cdr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr
GE1_virtual_state_cdr = (!A1L52 & (A1L27 & A1L32));


--JE1_DRsize.100 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100
--register power-up is low

JE1_DRsize.100 = DFFEAS(JE1L4, A1L48,  ,  , GE1_virtual_state_uir,  ,  ,  ,  );


--JE1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~17
JE1L63 = ( JE1L98 & ( (!GE1L2) # ((!JE1_DRsize.100 & ((JE1_sr[36]))) # (JE1_DRsize.100 & (A1L50))) ) ) # ( !JE1L98 & ( (GE1L2 & ((!JE1_DRsize.100 & ((JE1_sr[36]))) # (JE1_DRsize.100 & (A1L50)))) ) );


--MD1L208 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_break~0
MD1L208 = ( MD1_D_iw[15] & ( MD1_D_iw[16] & ( (MD1L543 & (!MD1_D_iw[12] & (MD1_D_iw[13] & !MD1_D_iw[14]))) ) ) );


--MD1_W_status_reg_pie is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie
--register power-up is low

MD1_W_status_reg_pie = DFFEAS(MD1L829, CLOCK_50, !VF1_r_sync_rst,  , MD1_E_valid_from_R,  ,  ,  ,  );


--MD1_W_ipending_reg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[0]
--register power-up is low

MD1_W_ipending_reg[0] = DFFEAS(MD1L789, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1_intr_req is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|intr_req
MD1_intr_req = (MD1_W_status_reg_pie & MD1_W_ipending_reg[0]);


--VB4_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0]
--register power-up is low

VB4_av_readdata_pre[0] = DFFEAS(QD1_readdata[0], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB4_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0]
--register power-up is low

VB4_read_latency_shift_reg[0] = DFFEAS(VB4L36, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB4_mem[0][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][73]
--register power-up is low

SB4_mem[0][73] = DFFEAS(SB4L14, CLOCK_50, !VF1_r_sync_rst,  , SB4L12,  ,  ,  ,  );


--SB4_mem[0][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][55]
--register power-up is low

SB4_mem[0][55] = DFFEAS(SB4L15, CLOCK_50, !VF1_r_sync_rst,  , SB4L12,  ,  ,  ,  );


--ZB4L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_003|src1_valid~0
ZB4L2 = (VB4_read_latency_shift_reg[0] & (SB4_mem[0][73] & SB4_mem[0][55]));


--VB5_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]
--register power-up is low

VB5_read_latency_shift_reg[0] = DFFEAS(VB5L3, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB5_mem[0][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][73]
--register power-up is low

SB5_mem[0][73] = DFFEAS(SB5L14, CLOCK_50, !VF1_r_sync_rst,  , SB5L11,  ,  ,  ,  );


--SB5_mem[0][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][55]
--register power-up is low

SB5_mem[0][55] = DFFEAS(SB5L15, CLOCK_50, !VF1_r_sync_rst,  , SB5L11,  ,  ,  ,  );


--ZB5L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_004|src1_valid~0
ZB5L2 = (VB5_read_latency_shift_reg[0] & (SB5_mem[0][73] & SB5_mem[0][55]));


--MD1L590 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[0]~0
MD1L590 = ( ZB5L2 & ( (!MD1_intr_req & (((VB4_av_readdata_pre[0] & ZB4L2)) # (TF1_q_a[0]))) ) ) # ( !ZB5L2 & ( (!MD1_intr_req & (VB4_av_readdata_pre[0] & ZB4L2)) ) );


--MD1_hbreak_pending is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending
--register power-up is low

MD1_hbreak_pending = DFFEAS(MD1L988, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YD1_jtag_break is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break
--register power-up is low

YD1_jtag_break = DFFEAS(YD1L4, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MD1_wait_for_one_post_bret_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst
--register power-up is low

MD1_wait_for_one_post_bret_inst = DFFEAS(MD1L994, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1_W_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid
--register power-up is low

MD1_W_valid = DFFEAS(MD1L831, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L989 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_req~0
MD1L989 = ( MD1_W_valid & ( (!MD1_hbreak_enabled & ((YD1_jtag_break) # (MD1_hbreak_pending))) ) ) # ( !MD1_W_valid & ( (!MD1_hbreak_enabled & (!MD1_wait_for_one_post_bret_inst & ((YD1_jtag_break) # (MD1_hbreak_pending)))) ) );


--MD1L654 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_valid~0
MD1L654 = (!MD1_i_read & ((ZB5L2) # (ZB4L2)));


--VB4_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1]
--register power-up is low

VB4_av_readdata_pre[1] = DFFEAS(QD1_readdata[1], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L286 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[21]~0
MD1L286 = (!MD1_intr_req & !MD1L989);


--MD1L591 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[1]~1
MD1L591 = ( MD1L286 & ( (!ZB4L2 & (ZB5L2 & ((TF1_q_a[1])))) # (ZB4L2 & (((ZB5L2 & TF1_q_a[1])) # (VB4_av_readdata_pre[1]))) ) ) # ( !MD1L286 );


--VB4_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2]
--register power-up is low

VB4_av_readdata_pre[2] = DFFEAS(QD1_readdata[2], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L592 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[2]~2
MD1L592 = ( TF1_q_a[2] & ( (!MD1_intr_req & (((ZB4L2 & VB4_av_readdata_pre[2])) # (ZB5L2))) ) ) # ( !TF1_q_a[2] & ( (!MD1_intr_req & (ZB4L2 & VB4_av_readdata_pre[2])) ) );


--VB4_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3]
--register power-up is low

VB4_av_readdata_pre[3] = DFFEAS(QD1_readdata[3], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L593 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[3]~3
MD1L593 = ( TF1_q_a[3] & ( ((!MD1L286) # ((ZB4L2 & VB4_av_readdata_pre[3]))) # (ZB5L2) ) ) # ( !TF1_q_a[3] & ( (!MD1L286) # ((ZB4L2 & VB4_av_readdata_pre[3])) ) );


--VB4_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4]
--register power-up is low

VB4_av_readdata_pre[4] = DFFEAS(QD1_readdata[4], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L594 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[4]~4
MD1L594 = ( TF1_q_a[4] & ( ((!MD1L286) # ((ZB4L2 & VB4_av_readdata_pre[4]))) # (ZB5L2) ) ) # ( !TF1_q_a[4] & ( (!MD1L286) # ((ZB4L2 & VB4_av_readdata_pre[4])) ) );


--VB4_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5]
--register power-up is low

VB4_av_readdata_pre[5] = DFFEAS(QD1_readdata[5], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L595 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[5]~5
MD1L595 = ( TF1_q_a[5] & ( ((!MD1L286) # ((ZB4L2 & VB4_av_readdata_pre[5]))) # (ZB5L2) ) ) # ( !TF1_q_a[5] & ( (!MD1L286) # ((ZB4L2 & VB4_av_readdata_pre[5])) ) );


--VB4_av_readdata_pre[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11]
--register power-up is low

VB4_av_readdata_pre[11] = DFFEAS(QD1_readdata[11], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L601 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[11]~6
MD1L601 = ( TF1_q_a[11] & ( ((!MD1L286) # ((ZB4L2 & VB4_av_readdata_pre[11]))) # (ZB5L2) ) ) # ( !TF1_q_a[11] & ( (!MD1L286) # ((ZB4L2 & VB4_av_readdata_pre[11])) ) );


--VB4_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12]
--register power-up is low

VB4_av_readdata_pre[12] = DFFEAS(QD1_readdata[12], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L602 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[12]~7
MD1L602 = ( TF1_q_a[12] & ( (!MD1_intr_req & (((ZB4L2 & VB4_av_readdata_pre[12])) # (ZB5L2))) ) ) # ( !TF1_q_a[12] & ( (!MD1_intr_req & (ZB4L2 & VB4_av_readdata_pre[12])) ) );


--VB4_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13]
--register power-up is low

VB4_av_readdata_pre[13] = DFFEAS(QD1_readdata[13], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L603 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[13]~8
MD1L603 = ( TF1_q_a[13] & ( ((!MD1L286) # ((ZB4L2 & VB4_av_readdata_pre[13]))) # (ZB5L2) ) ) # ( !TF1_q_a[13] & ( (!MD1L286) # ((ZB4L2 & VB4_av_readdata_pre[13])) ) );


--VB4_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14]
--register power-up is low

VB4_av_readdata_pre[14] = DFFEAS(QD1_readdata[14], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L604 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[14]~9
MD1L604 = ( TF1_q_a[14] & ( (((ZB4L2 & VB4_av_readdata_pre[14])) # (ZB5L2)) # (MD1_intr_req) ) ) # ( !TF1_q_a[14] & ( ((ZB4L2 & VB4_av_readdata_pre[14])) # (MD1_intr_req) ) );


--VB4_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15]
--register power-up is low

VB4_av_readdata_pre[15] = DFFEAS(QD1_readdata[15], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L605 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[15]~10
MD1L605 = ( TF1_q_a[15] & ( ((!MD1L286) # ((ZB4L2 & VB4_av_readdata_pre[15]))) # (ZB5L2) ) ) # ( !TF1_q_a[15] & ( (!MD1L286) # ((ZB4L2 & VB4_av_readdata_pre[15])) ) );


--VB4_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16]
--register power-up is low

VB4_av_readdata_pre[16] = DFFEAS(QD1_readdata[16], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L606 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[16]~11
MD1L606 = ( TF1_q_a[16] & ( ((!MD1L286) # ((ZB4L2 & VB4_av_readdata_pre[16]))) # (ZB5L2) ) ) # ( !TF1_q_a[16] & ( (!MD1L286) # ((ZB4L2 & VB4_av_readdata_pre[16])) ) );


--MD1_R_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_valid
--register power-up is low

MD1_R_valid = DFFEAS(MD1_D_valid, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1_E_new_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_new_inst
--register power-up is low

MD1_E_new_inst = DFFEAS(MD1_R_valid, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L951 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write_nxt~0
MD1L951 = (MD1_E_new_inst & MD1_R_ctrl_st);


--DC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~0
DC1L1 = (!MD1_d_read & !DC1_write_accepted);


--SB3_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]
--register power-up is low

SB3_mem_used[1] = DFFEAS(SB3L10, CLOCK_50, WF5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--VB3_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[1]
--register power-up is low

VB3_av_readdata_pre[1] = DFFEAS(VCC, CLOCK_50, WF5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--VB3_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]
--register power-up is low

VB3_wait_latency_counter[1] = DFFEAS(VB3L16, CLOCK_50, WF5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--VB3_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]
--register power-up is low

VB3_wait_latency_counter[0] = DFFEAS(VB3L17, CLOCK_50, WF5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BC1_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[0]
--register power-up is low

BC1_saved_grant[0] = DFFEAS(YC1L1, CLOCK_50, WF5_altera_reset_synchronizer_int_chain_out,  , BC1L12,  ,  ,  ,  );


--BC1_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[1]
--register power-up is low

BC1_saved_grant[1] = DFFEAS(YC1L2, CLOCK_50, WF5_altera_reset_synchronizer_int_chain_out,  , BC1L12,  ,  ,  ,  );


--TE1_d_write is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_write
--register power-up is low

TE1_d_write = DFFEAS(TE1_E_st_stall, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC3_write_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_1_data_master_translator|write_accepted
--register power-up is low

DC3_write_accepted = DFFEAS(DC3L10, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--RB3L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|m0_write~0
RB3L2 = ( TE1_d_write & ( DC3_write_accepted & ( (MD1_d_write & (!DC1_write_accepted & BC1_saved_grant[0])) ) ) ) # ( !TE1_d_write & ( DC3_write_accepted & ( (MD1_d_write & (!DC1_write_accepted & BC1_saved_grant[0])) ) ) ) # ( TE1_d_write & ( !DC3_write_accepted & ( ((MD1_d_write & (!DC1_write_accepted & BC1_saved_grant[0]))) # (BC1_saved_grant[1]) ) ) ) # ( !TE1_d_write & ( !DC3_write_accepted & ( (MD1_d_write & (!DC1_write_accepted & BC1_saved_grant[0])) ) ) );


--EC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~0
EC1L6 = ( !DC1_read_accepted & ( (!MD1_W_alu_result[3] & (EC1L3 & (EC1L4 & MD1_d_read))) ) );


--YB2L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux_002|src0_valid~0
YB2L10 = ( DC3_write_accepted & ( (TE1_d_read & (!DC3_read_accepted & DB2_rst1)) ) ) # ( !DC3_write_accepted & ( (DB2_rst1 & (((TE1_d_read & !DC3_read_accepted)) # (TE1_d_write))) ) );


--GC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_002:router_002|always1~0
GC1L7 = (TE1_W_alu_result[13] & (!TE1_W_alu_result[12] & !TE1_W_alu_result[11]));


--GC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_002:router_002|always1~1
GC1L8 = ( GC1L7 & ( (TE1_d_read & (!DC3_read_accepted & (GC1L3 & GC1L4))) ) );


--BC1_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|WideOr1
BC1_WideOr1 = ( YB2L10 & ( GC1L8 & ( ((U1L69 & (EC1L6 & BC1_saved_grant[0]))) # (BC1_saved_grant[1]) ) ) ) # ( !YB2L10 & ( GC1L8 & ( (U1L69 & (EC1L6 & BC1_saved_grant[0])) ) ) ) # ( YB2L10 & ( !GC1L8 & ( (U1L69 & (EC1L6 & BC1_saved_grant[0])) ) ) ) # ( !YB2L10 & ( !GC1L8 & ( (U1L69 & (EC1L6 & BC1_saved_grant[0])) ) ) );


--VB3L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0
VB3L11 = ( RB3L2 & ( BC1_WideOr1 & ( (!SB3_mem_used[1] & (VB3_av_readdata_pre[1] & (!VB3_wait_latency_counter[1] & !VB3_wait_latency_counter[0]))) ) ) ) # ( !RB3L2 & ( BC1_WideOr1 & ( (!SB3_mem_used[1] & (VB3_av_readdata_pre[1] & (!VB3_wait_latency_counter[1] & VB3_wait_latency_counter[0]))) ) ) ) # ( RB3L2 & ( !BC1_WideOr1 & ( (!SB3_mem_used[1] & (VB3_av_readdata_pre[1] & (!VB3_wait_latency_counter[1] & VB3_wait_latency_counter[0]))) ) ) ) # ( !RB3L2 & ( !BC1_WideOr1 & ( (!SB3_mem_used[1] & (VB3_av_readdata_pre[1] & (!VB3_wait_latency_counter[1] & VB3_wait_latency_counter[0]))) ) ) );


--DC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|uav_read~0
DC1L11 = (MD1_d_read & !DC1_read_accepted);


--YB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~0
YB1L3 = ( BC1_saved_grant[0] & ( (!MD1_W_alu_result[3] & (EC1L3 & (EC1L4 & DC1L11))) ) );


--SB2_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge0_avalon_slave_agent_rsp_fifo|mem_used[1]
--register power-up is low

SB2_mem_used[1] = DFFEAS(SB2L15, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB3_use_reg is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|use_reg
--register power-up is low

UB3_use_reg = DFFEAS(UB3L52, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1_d_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[1]
--register power-up is low

MD1_d_byteenable[1] = DFFEAS(MD1L382, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--S1_WideOr0 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|WideOr0
S1_WideOr0 = ( UB3_byteen_reg[0] & ( (!MD1_d_byteenable[0] & (!UB3_use_reg & !MD1_d_byteenable[1])) ) ) # ( !UB3_byteen_reg[0] & ( (!UB3_use_reg & (!MD1_d_byteenable[0] & ((!MD1_d_byteenable[1])))) # (UB3_use_reg & (((!UB3_byteen_reg[1])))) ) );


--EC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal1~0
EC1L1 = ( MD1_W_alu_result[15] & ( (!MD1_W_alu_result[13] & (!MD1_W_alu_result[12] & (!MD1_W_alu_result[11] & !MD1_W_alu_result[14]))) ) );


--YB1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src4_valid~0
YB1L11 = ( DC1_read_accepted & ( !EC1L2 & ( (!MD1_W_alu_result[3]) # ((!EC1L3) # (!EC1L4)) ) ) ) # ( !DC1_read_accepted & ( !EC1L2 & ( (!EC1L3) # ((!EC1L4) # ((!MD1_W_alu_result[3] & !MD1_d_read))) ) ) );


--VB2L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_bridge0_avalon_slave_translator|read_latency_shift_reg~0
VB2L4 = (DB1_rst1 & !SB2_mem_used[1]);


--VB2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_bridge0_avalon_slave_translator|av_begintransfer~0
VB2L1 = ( !S1_WideOr0 & ( VB2L4 & ( (EC1L1 & (YB1L11 & ((U1L63) # (DC1L11)))) ) ) );


--XF1_bridge_acknowledge is Bus_Arbiter:u1|RAM_controller:u1|bridge_acknowledge
--register power-up is low

XF1_bridge_acknowledge = DFFEAS(XF1L1, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--D1_current_state.CPU_0 is Bus_Arbiter:u1|current_state.CPU_0
--register power-up is low

D1_current_state.CPU_0 = DFFEAS(D1L16, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--S1L33 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|WideAnd0~0
S1L33 = ( S1_time_out_counter[5] & ( (S1_time_out_counter[4] & (S1_time_out_counter[7] & (S1_time_out_counter[1] & S1_time_out_counter[0]))) ) );


--S1L66 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|avalon_waitrequest~0
S1L66 = ( D1_current_state.CPU_0 & ( S1L33 & ( ((S1_time_out_counter[2] & (S1_time_out_counter[3] & S1_time_out_counter[6]))) # (XF1_bridge_acknowledge) ) ) ) # ( !D1_current_state.CPU_0 & ( S1L33 & ( (S1_time_out_counter[2] & (S1_time_out_counter[3] & S1_time_out_counter[6])) ) ) ) # ( D1_current_state.CPU_0 & ( !S1L33 & ( XF1_bridge_acknowledge ) ) );


--UB3_count[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|count[0]
--register power-up is low

UB3_count[0] = DFFEAS(UB3L18, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~1
YB1L4 = (EC1L1 & (YB1L11 & UB3_count[0]));


--YB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~2
YB1L5 = ( EC1L4 & ( (U1_av_waitrequest & (!SB1_mem_used[1] & (MD1_W_alu_result[3] & EC1L3))) ) );


--BC3_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|saved_grant[0]
--register power-up is low

BC3_saved_grant[0] = DFFEAS(YC3L1, CLOCK_50, !VF1_r_sync_rst,  , BC3L57,  ,  ,  ,  );


--SB5_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]
--register power-up is low

SB5_mem_used[1] = DFFEAS(SB5L12, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~3
YB1L6 = (DB1_rst1 & !SB5_mem_used[1]);


--YB1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~4
YB1L7 = (BC2_saved_grant[0] & (!FE1_waitrequest & (!SB4_mem_used[1] & EC1L2)));


--YB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~0
YB1L1 = ( YB1L6 & ( !YB1L7 & ( (!YB1L5 & (((!YB1L11) # (!BC3_saved_grant[0])) # (EC1L1))) ) ) ) # ( !YB1L6 & ( !YB1L7 & ( !YB1L5 ) ) );


--YB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~1
YB1L2 = ( YB1L4 & ( YB1L1 & ( ((!S1_WideOr0 & (VB2L1 & !S1L66))) # (SB2_mem_used[1]) ) ) ) # ( !YB1L4 & ( YB1L1 ) );


--VB2_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_bridge0_avalon_slave_translator|read_latency_shift_reg[0]
--register power-up is low

VB2_read_latency_shift_reg[0] = DFFEAS(VB2L6, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB2_mem[0][76] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge0_avalon_slave_agent_rsp_fifo|mem[0][76]
--register power-up is low

SB2_mem[0][76] = DFFEAS(SB2L17, CLOCK_50, !VF1_r_sync_rst,  , SB2L16,  ,  ,  ,  );


--SB2_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge0_avalon_slave_agent_rsp_fifo|mem_used[0]
--register power-up is low

SB2_mem_used[0] = DFFEAS(SB2L13, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RB2_rp_valid is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge0_avalon_slave_agent|rp_valid
RB2_rp_valid = ((SB2_mem[0][76] & SB2_mem_used[0])) # (VB2_read_latency_shift_reg[0]);


--RB2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge0_avalon_slave_agent|comb~0
RB2L1 = (SB2_mem_used[0] & ((SB2_mem[0][76]) # (VB2_read_latency_shift_reg[0])));


--SB2_mem[0][77] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge0_avalon_slave_agent_rsp_fifo|mem[0][77]
--register power-up is low

SB2_mem[0][77] = DFFEAS(SB2L18, CLOCK_50, !VF1_r_sync_rst,  , SB2L16,  ,  ,  ,  );


--SB2_mem[0][41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge0_avalon_slave_agent_rsp_fifo|mem[0][41]
--register power-up is low

SB2_mem[0][41] = DFFEAS(SB2L19, CLOCK_50, !VF1_r_sync_rst,  , SB2L16,  ,  ,  ,  );


--SB2_mem[0][19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge0_avalon_slave_agent_rsp_fifo|mem[0][19]
--register power-up is low

SB2_mem[0][19] = DFFEAS(SB2L20, CLOCK_50, !VF1_r_sync_rst,  , SB2L16,  ,  ,  ,  );


--UB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|always10~0
UB1L1 = ( UC2_burst_uncompress_address_base[1] & ( UC2_burst_uncompress_address_offset[1] & ( (!RB2L1) # (((!SB2_mem[0][41]) # (SB2_mem[0][19])) # (SB2_mem[0][77])) ) ) ) # ( !UC2_burst_uncompress_address_base[1] & ( UC2_burst_uncompress_address_offset[1] & ( (!RB2L1) # (((!SB2_mem[0][41]) # (SB2_mem[0][19])) # (SB2_mem[0][77])) ) ) ) # ( UC2_burst_uncompress_address_base[1] & ( !UC2_burst_uncompress_address_offset[1] & ( (!RB2L1) # (((!SB2_mem[0][41]) # (SB2_mem[0][19])) # (SB2_mem[0][77])) ) ) ) # ( !UC2_burst_uncompress_address_base[1] & ( !UC2_burst_uncompress_address_offset[1] & ( ((!SB2_mem[0][41]) # ((RB2L1 & SB2_mem[0][19]))) # (SB2_mem[0][77]) ) ) );


--ZB5L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_004|src0_valid~0
ZB5L1 = (VB5_read_latency_shift_reg[0] & ((!SB5_mem[0][73]) # (!SB5_mem[0][55])));


--VB1_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]
--register power-up is low

VB1_read_latency_shift_reg[0] = DFFEAS(VB1L28, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB3_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]
--register power-up is low

VB3_read_latency_shift_reg[0] = DFFEAS(SB3L12, CLOCK_50, WF5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--SB3_mem[0][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][74]
--register power-up is low

SB3_mem[0][74] = DFFEAS(SB3L3, CLOCK_50, WF5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--SC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1~0
SC1L2 = ( VB3_read_latency_shift_reg[0] & ( SB3_mem[0][74] & ( (!VB1_read_latency_shift_reg[0] & ((!VB4_read_latency_shift_reg[0]) # ((SB4_mem[0][73] & SB4_mem[0][55])))) ) ) ) # ( !VB3_read_latency_shift_reg[0] & ( SB3_mem[0][74] & ( (!VB1_read_latency_shift_reg[0] & ((!VB4_read_latency_shift_reg[0]) # ((SB4_mem[0][73] & SB4_mem[0][55])))) ) ) ) # ( !VB3_read_latency_shift_reg[0] & ( !SB3_mem[0][74] & ( (!VB1_read_latency_shift_reg[0] & ((!VB4_read_latency_shift_reg[0]) # ((SB4_mem[0][73] & SB4_mem[0][55])))) ) ) );


--SC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1~1
SC1L3 = (!ZB5L1 & SC1L2);


--DC1_end_begintransfer is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer
--register power-up is low

DC1_end_begintransfer = DFFEAS(DC1L6, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~1
DC1L2 = ( DC1_end_begintransfer & ( (!MD1_d_read & ((!MD1_d_write) # ((!DB1_rst1 & !DC1_write_accepted)))) ) ) # ( !DC1_end_begintransfer & ( (!MD1_d_read & ((!MD1_d_write) # (!DC1_write_accepted))) ) );


--DC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~2
DC1L3 = ( !DC1L2 & ( (!MD1_d_read) # ((!SC1L3) # ((RB2_rp_valid & UB1L1))) ) );


--DC1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~3
DC1L4 = ( DC1L3 & ( (!DC1L1) # ((!YB1L2) # ((VB3L11 & YB1L3))) ) );


--MD1_R_ctrl_ld is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld
--register power-up is low

MD1_R_ctrl_ld = DFFEAS(MD1L228, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L236 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem32~0
MD1L236 = (MD1_D_iw[0] & (MD1_D_iw[2] & (!MD1_D_iw[3] & MD1_D_iw[4])));


--UC2L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|source_addr[1]~0
UC2L14 = ( UC2_burst_uncompress_address_base[1] & ( UC2_burst_uncompress_address_offset[1] & ( (SB2_mem_used[0] & (!SB2_mem[0][19] & ((SB2_mem[0][76]) # (VB2_read_latency_shift_reg[0])))) ) ) ) # ( !UC2_burst_uncompress_address_base[1] & ( UC2_burst_uncompress_address_offset[1] & ( (SB2_mem_used[0] & (!SB2_mem[0][19] & ((SB2_mem[0][76]) # (VB2_read_latency_shift_reg[0])))) ) ) ) # ( UC2_burst_uncompress_address_base[1] & ( !UC2_burst_uncompress_address_offset[1] & ( (SB2_mem_used[0] & (!SB2_mem[0][19] & ((SB2_mem[0][76]) # (VB2_read_latency_shift_reg[0])))) ) ) ) # ( !UC2_burst_uncompress_address_base[1] & ( !UC2_burst_uncompress_address_offset[1] & ( (!SB2_mem_used[0]) # ((!SB2_mem[0][19]) # ((!VB2_read_latency_shift_reg[0] & !SB2_mem[0][76]))) ) ) );


--SC1_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1
SC1_WideOr1 = ( !ZB5L1 & ( SC1L2 & ( (!RB2_rp_valid) # ((!SB2_mem[0][77] & (SB2_mem[0][41] & UC2L14))) ) ) );


--MD1_av_ld_aligning_data is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data
--register power-up is low

MD1_av_ld_aligning_data = DFFEAS(MD1L840, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1_av_ld_align_cycle[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]
--register power-up is low

MD1_av_ld_align_cycle[1] = DFFEAS(MD1L837, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1_av_ld_align_cycle[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]
--register power-up is low

MD1_av_ld_align_cycle[0] = DFFEAS(MD1L836, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L234 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~0
MD1L234 = (MD1_D_iw[0] & (MD1_D_iw[3] & ((MD1_D_iw[2]) # (MD1_D_iw[1]))));


--MD1L839 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~0
MD1L839 = (MD1_av_ld_align_cycle[1] & (!MD1_av_ld_align_cycle[0] $ (((!MD1L234) # (MD1_D_iw[4])))));


--MD1L840 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~1
MD1L840 = ( MD1L236 & ( (MD1_av_ld_aligning_data & !MD1L839) ) ) # ( !MD1L236 & ( (!MD1_av_ld_aligning_data & (MD1_d_read & (!SC1_WideOr1))) # (MD1_av_ld_aligning_data & (((!MD1L839)))) ) );


--MD1_av_ld_waiting_for_data is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data
--register power-up is low

MD1_av_ld_waiting_for_data = DFFEAS(MD1L939, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L538 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~0
MD1L538 = ( MD1L840 & ( MD1L939 & ( (MD1_R_ctrl_ld & ((MD1_E_new_inst) # (MD1_E_valid_from_R))) ) ) ) # ( !MD1L840 & ( MD1L939 & ( (MD1_R_ctrl_ld & ((MD1_E_new_inst) # (MD1_E_valid_from_R))) ) ) ) # ( MD1L840 & ( !MD1L939 & ( (MD1_R_ctrl_ld & (((MD1_E_valid_from_R & !MD1L236)) # (MD1_E_new_inst))) ) ) ) # ( !MD1L840 & ( !MD1L939 & ( (MD1_E_new_inst & MD1_R_ctrl_ld) ) ) );


--MD1_R_ctrl_shift_rot is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot
--register power-up is low

MD1_R_ctrl_shift_rot = DFFEAS(MD1L246, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L539 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~1
MD1L539 = (!MD1_E_shift_rot_cnt[3] & (!MD1_E_shift_rot_cnt[2] & (!MD1_E_shift_rot_cnt[1] & !MD1_E_shift_rot_cnt[0])));


--MD1L540 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~2
MD1L540 = ( MD1L539 & ( (MD1_E_valid_from_R & (MD1_R_ctrl_shift_rot & ((MD1_E_shift_rot_cnt[4]) # (MD1_E_new_inst)))) ) ) # ( !MD1L539 & ( (MD1_E_valid_from_R & MD1_R_ctrl_shift_rot) ) );


--MD1L542 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R~0
MD1L542 = ( MD1L538 & ( MD1L540 ) ) # ( !MD1L538 & ( MD1L540 ) ) # ( MD1L538 & ( !MD1L540 ) ) # ( !MD1L538 & ( !MD1L540 & ( (((MD1_d_write & !DC1L4)) # (MD1L951)) # (MD1_R_valid) ) ) );


--MF1_sr[34] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[34]
--register power-up is low

MF1_sr[34] = DFFEAS(MF1L64, A1L75,  ,  , MF1L46,  ,  ,  ,  );


--TE1_d_writedata[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[0]
--register power-up is low

TE1_d_writedata[0] = DFFEAS(TD4_q_b[0], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC4_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|saved_grant[0]
--register power-up is low

BC4_saved_grant[0] = DFFEAS(YC4L1, CLOCK_50, !VF2_r_sync_rst,  , BC4L54,  ,  ,  ,  );


--BC4L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~0
BC4L21 = (TE1_d_writedata[0] & BC4_saved_grant[0]);


--BC4_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|saved_grant[1]
--register power-up is low

BC4_saved_grant[1] = DFFEAS(YC4L2, CLOCK_50, !VF2_r_sync_rst,  , BC4L54,  ,  ,  ,  );


--BC4_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_data[38]
BC4_src_data[38] = (!TE1_W_alu_result[2] & (((BC4_saved_grant[1] & TE1_F_pc[0])))) # (TE1_W_alu_result[2] & (((BC4_saved_grant[1] & TE1_F_pc[0])) # (BC4_saved_grant[0])));


--BC4_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_data[41]
BC4_src_data[41] = (!TE1_W_alu_result[5] & (((BC4_saved_grant[1] & TE1_F_pc[3])))) # (TE1_W_alu_result[5] & (((BC4_saved_grant[1] & TE1_F_pc[3])) # (BC4_saved_grant[0])));


--BC4_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_data[40]
BC4_src_data[40] = (!TE1_W_alu_result[4] & (((BC4_saved_grant[1] & TE1_F_pc[2])))) # (TE1_W_alu_result[4] & (((BC4_saved_grant[1] & TE1_F_pc[2])) # (BC4_saved_grant[0])));


--BC4_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_data[39]
BC4_src_data[39] = (!TE1_W_alu_result[3] & (((BC4_saved_grant[1] & TE1_F_pc[1])))) # (TE1_W_alu_result[3] & (((BC4_saved_grant[1] & TE1_F_pc[1])) # (BC4_saved_grant[0])));


--BC4_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_data[46]
BC4_src_data[46] = (!TE1_W_alu_result[10] & (((BC4_saved_grant[1] & TE1_F_pc[8])))) # (TE1_W_alu_result[10] & (((BC4_saved_grant[1] & TE1_F_pc[8])) # (BC4_saved_grant[0])));


--BC4_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_data[45]
BC4_src_data[45] = (!TE1_W_alu_result[9] & (((BC4_saved_grant[1] & TE1_F_pc[7])))) # (TE1_W_alu_result[9] & (((BC4_saved_grant[1] & TE1_F_pc[7])) # (BC4_saved_grant[0])));


--BC4_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_data[44]
BC4_src_data[44] = (!TE1_W_alu_result[8] & (((BC4_saved_grant[1] & TE1_F_pc[6])))) # (TE1_W_alu_result[8] & (((BC4_saved_grant[1] & TE1_F_pc[6])) # (BC4_saved_grant[0])));


--BC4_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_data[43]
BC4_src_data[43] = (!TE1_W_alu_result[7] & (((BC4_saved_grant[1] & TE1_F_pc[5])))) # (TE1_W_alu_result[7] & (((BC4_saved_grant[1] & TE1_F_pc[5])) # (BC4_saved_grant[0])));


--BC4_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_data[42]
BC4_src_data[42] = (!TE1_W_alu_result[6] & (((BC4_saved_grant[1] & TE1_F_pc[4])))) # (TE1_W_alu_result[6] & (((BC4_saved_grant[1] & TE1_F_pc[4])) # (BC4_saved_grant[0])));


--BC4L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~1
BC4L22 = (TE1_hbreak_enabled & BC4_saved_grant[0]);


--U2L63 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|always2~0
U2L63 = (TE1_d_write & !DC3_write_accepted);


--KF1_waitrequest is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|waitrequest
--register power-up is low

KF1_waitrequest = DFFEAS(KF1L155, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SB8_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem_used[1]
--register power-up is low

SB8_mem_used[1] = DFFEAS(SB8L13, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--GC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_002:router_002|Equal2~0
GC1L2 = ( !TE1_W_alu_result[14] & ( (!TE1_W_alu_result[13] & (TE1_W_alu_result[12] & (!TE1_W_alu_result[11] & TE1_W_alu_result[15]))) ) );


--TE1_i_read is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|i_read
--register power-up is low

TE1_i_read = DFFEAS(TE1L994, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--DC4_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_1_instruction_master_translator|read_accepted
--register power-up is low

DC4_read_accepted = DFFEAS(DC4L3, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC4L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_1_instruction_master_agent|cp_valid~0
CC4L1 = (DB2_rst1 & (!TE1_i_read & !DC4_read_accepted));


--TE1_F_pc[12] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc[12]
--register power-up is low

TE1_F_pc[12] = DFFEAS(TE1L649, CLOCK_50, !VF2_r_sync_rst,  , TE1_W_valid,  ,  ,  ,  );


--HC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_003:router_003|Equal1~0
HC1L1 = ( TE1_F_pc[13] & ( (TE1_F_pc[12] & (!TE1_F_pc[9] & (TE1_F_pc[10] & !TE1_F_pc[11]))) ) );


--BC4_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|WideOr1
BC4_WideOr1 = ( CC4L1 & ( HC1L1 & ( ((YB2L10 & (BC4_saved_grant[0] & GC1L2))) # (BC4_saved_grant[1]) ) ) ) # ( !CC4L1 & ( HC1L1 & ( (YB2L10 & (BC4_saved_grant[0] & GC1L2)) ) ) ) # ( CC4L1 & ( !HC1L1 & ( (YB2L10 & (BC4_saved_grant[0] & GC1L2)) ) ) ) # ( !CC4L1 & ( !HC1L1 & ( (YB2L10 & (BC4_saved_grant[0] & GC1L2)) ) ) );


--WE1L90 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|write~0
WE1L90 = ( SB8_mem_used[1] & ( BC4_WideOr1 & ( (WE1_write & KF1_waitrequest) ) ) ) # ( !SB8_mem_used[1] & ( BC4_WideOr1 & ( (!WE1_write & (U2L63 & (BC4_saved_grant[0]))) # (WE1_write & (((KF1_waitrequest)))) ) ) ) # ( SB8_mem_used[1] & ( !BC4_WideOr1 & ( (WE1_write & KF1_waitrequest) ) ) ) # ( !SB8_mem_used[1] & ( !BC4_WideOr1 & ( (WE1_write & KF1_waitrequest) ) ) );


--MF1L60 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~13
MF1L60 = ( KF1_MonDReg[3] & ( (!GE2L2 & ((!A1L56) # ((AF1_break_readreg[3])))) # (GE2L2 & (((MF1_sr[5])))) ) ) # ( !KF1_MonDReg[3] & ( (!GE2L2 & (A1L56 & ((AF1_break_readreg[3])))) # (GE2L2 & (((MF1_sr[5])))) ) );


--LF1_jdo[2] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[2]
--register power-up is low

LF1_jdo[2] = DFFEAS(MF1_sr[2], CLOCK_50,  ,  , LF1_update_jdo_strobe,  ,  ,  ,  );


--LF1_jdo[5] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[5]
--register power-up is low

LF1_jdo[5] = DFFEAS(MF1_sr[5], CLOCK_50,  ,  , LF1_update_jdo_strobe,  ,  ,  ,  );


--WE1_writedata[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[1]
--register power-up is low

WE1_writedata[1] = DFFEAS(BC4L23, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KF1L120 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[1]~1
KF1L120 = (!KF1_jtag_ram_access & ((WE1_writedata[1]))) # (KF1_jtag_ram_access & (KF1_MonDReg[1]));


--LF1_sync2_udr is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|sync2_udr
--register power-up is low

LF1_sync2_udr = DFFEAS(LE9_dreg[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LE9_dreg[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]
--register power-up is low

LE9_dreg[0] = DFFEAS(LE9_din_s1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LF1L53 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|update_jdo_strobe~0
LF1L53 = (!LF1_sync2_udr & LE9_dreg[0]);


--MF1L61 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~14
MF1L61 = (A1L68 & (!A1L79 & (A1L54 & MF1_sr[37])));


--MF1L52 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[36]~15
MF1L52 = ( A1L55 & ( A1L56 & ( (A1L68 & (!A1L79 & A1L54)) ) ) ) # ( !A1L55 & ( A1L56 & ( (!A1L79 & (A1L54 & ((A1L59) # (A1L68)))) ) ) ) # ( A1L55 & ( !A1L56 & ( (!A1L79 & (A1L54 & ((A1L59) # (A1L68)))) ) ) ) # ( !A1L55 & ( !A1L56 & ( (A1L68 & (!A1L79 & A1L54)) ) ) );


--MF1L62 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~16
MF1L62 = (A1L68 & (!A1L79 & (A1L54 & A1L77)));


--LF1_sync2_uir is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|sync2_uir
--register power-up is low

LF1_sync2_uir = DFFEAS(LE10_dreg[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LE10_dreg[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0]
--register power-up is low

LE10_dreg[0] = DFFEAS(LE10_din_s1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LF1L45 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jxuir~0
LF1L45 = (!LF1_sync2_uir & LE10_dreg[0]);


--KF1L103 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|jtag_ram_wr~0
KF1L103 = (!LF1_take_action_ocimem_b & KF1L2);


--LF1L50 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|take_action_ocimem_a~1
LF1L50 = (!LF1_jdo[35] & LF1L49);


--LF1_jdo[17] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[17]
--register power-up is low

LF1_jdo[17] = DFFEAS(MF1_sr[17], CLOCK_50,  ,  , LF1_update_jdo_strobe,  ,  ,  ,  );


--KF1L98 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|jtag_ram_access~0
KF1L98 = ( LF1_jdo[17] & ( (LF1L49 & (KF1L2 & ((!LF1_jdo[34]) # (LF1_jdo[35])))) ) ) # ( !LF1_jdo[17] & ( (LF1L49 & (((!LF1_jdo[35] & LF1_jdo[34])) # (KF1L2))) ) );


--WF4_altera_reset_synchronizer_int_chain_out is nios_system:u0|nios_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out
--register power-up is low

WF4_altera_reset_synchronizer_int_chain_out = DFFEAS(WF4_altera_reset_synchronizer_int_chain[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VF2L9 is nios_system:u0|nios_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|always2~0
VF2L9 = (!VF2_r_sync_rst_chain[2]) # (WF4_altera_reset_synchronizer_int_chain_out);


--LF1_jdo[26] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[26]
--register power-up is low

LF1_jdo[26] = DFFEAS(MF1_sr[26], CLOCK_50,  ,  , LF1_update_jdo_strobe,  ,  ,  ,  );


--LF1_jdo[27] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[27]
--register power-up is low

LF1_jdo[27] = DFFEAS(MF1_sr[27], CLOCK_50,  ,  , LF1_update_jdo_strobe,  ,  ,  ,  );


--LF1_jdo[28] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[28]
--register power-up is low

LF1_jdo[28] = DFFEAS(MF1_sr[28], CLOCK_50,  ,  , LF1_update_jdo_strobe,  ,  ,  ,  );


--LF1_jdo[29] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[29]
--register power-up is low

LF1_jdo[29] = DFFEAS(MF1_sr[29], CLOCK_50,  ,  , LF1_update_jdo_strobe,  ,  ,  ,  );


--LF1_jdo[30] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[30]
--register power-up is low

LF1_jdo[30] = DFFEAS(MF1_sr[30], CLOCK_50,  ,  , LF1_update_jdo_strobe,  ,  ,  ,  );


--LF1_jdo[31] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[31]
--register power-up is low

LF1_jdo[31] = DFFEAS(MF1_sr[31], CLOCK_50,  ,  , LF1_update_jdo_strobe,  ,  ,  ,  );


--LF1_jdo[32] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[32]
--register power-up is low

LF1_jdo[32] = DFFEAS(MF1_sr[32], CLOCK_50,  ,  , LF1_update_jdo_strobe,  ,  ,  ,  );


--LF1_jdo[33] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[33]
--register power-up is low

LF1_jdo[33] = DFFEAS(MF1_sr[33], CLOCK_50,  ,  , LF1_update_jdo_strobe,  ,  ,  ,  );


--TE1_d_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_byteenable[0]
--register power-up is low

TE1_d_byteenable[0] = DFFEAS(TE1L385, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC4_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_data[32]
BC4_src_data[32] = ((BC4_saved_grant[0] & TE1_d_byteenable[0])) # (BC4_saved_grant[1]);


--KF1L101 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|jtag_ram_rd~0
KF1L101 = (LF1L50 & ((!LF1_jdo[34] & (KF1L2)) # (LF1_jdo[34] & ((!LF1_jdo[17])))));


--GE2_virtual_state_cdr is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_1_cpu_debug_slave_phy|virtual_state_cdr
GE2_virtual_state_cdr = (!A1L79 & (A1L54 & A1L59));


--MF1_DRsize.100 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|DRsize.100
--register power-up is low

MF1_DRsize.100 = DFFEAS(MF1L4, A1L75,  ,  , GE2_virtual_state_uir,  ,  ,  ,  );


--MF1L63 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~17
MF1L63 = ( MF1L98 & ( (!GE2L2) # ((!MF1_DRsize.100 & ((MF1_sr[36]))) # (MF1_DRsize.100 & (A1L77))) ) ) # ( !MF1L98 & ( (GE2L2 & ((!MF1_DRsize.100 & ((MF1_sr[36]))) # (MF1_DRsize.100 & (A1L77)))) ) );


--TE1L208 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_break~0
TE1L208 = ( TE1_D_iw[15] & ( TE1_D_iw[16] & ( (TE1L544 & (!TE1_D_iw[12] & (TE1_D_iw[13] & !TE1_D_iw[14]))) ) ) );


--TE1_W_status_reg_pie is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_status_reg_pie
--register power-up is low

TE1_W_status_reg_pie = DFFEAS(TE1L830, CLOCK_50, !VF2_r_sync_rst,  , TE1_E_valid_from_R,  ,  ,  ,  );


--TE1_W_ipending_reg[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_ipending_reg[0]
--register power-up is low

TE1_W_ipending_reg[0] = DFFEAS(TE1L790, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1_intr_req is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|intr_req
TE1_intr_req = (TE1_W_status_reg_pie & TE1_W_ipending_reg[0]);


--VB8_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[0]
--register power-up is low

VB8_av_readdata_pre[0] = DFFEAS(WE1_readdata[0], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB8_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|read_latency_shift_reg[0]
--register power-up is low

VB8_read_latency_shift_reg[0] = DFFEAS(VB8L36, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB8_mem[0][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[0][73]
--register power-up is low

SB8_mem[0][73] = DFFEAS(SB8L16, CLOCK_50, !VF2_r_sync_rst,  , SB8L14,  ,  ,  ,  );


--SB8_mem[0][60] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[0][60]
--register power-up is low

SB8_mem[0][60] = DFFEAS(SB8L17, CLOCK_50, !VF2_r_sync_rst,  , SB8L14,  ,  ,  ,  );


--SB8_mem[0][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[0][55]
--register power-up is low

SB8_mem[0][55] = DFFEAS(SB8L18, CLOCK_50, !VF2_r_sync_rst,  , SB8L14,  ,  ,  ,  );


--ZB6L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_007|src1_valid~0
ZB6L2 = (VB8_read_latency_shift_reg[0] & (SB8_mem[0][73] & (SB8_mem[0][60] & SB8_mem[0][55])));


--VB9_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_1_s1_translator|read_latency_shift_reg[0]
--register power-up is low

VB9_read_latency_shift_reg[0] = DFFEAS(VB9L4, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB9_mem[0][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][73]
--register power-up is low

SB9_mem[0][73] = DFFEAS(SB9L16, CLOCK_50, !VF2_r_sync_rst,  , SB9L13,  ,  ,  ,  );


--SB9_mem[0][60] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][60]
--register power-up is low

SB9_mem[0][60] = DFFEAS(SB9L17, CLOCK_50, !VF2_r_sync_rst,  , SB9L13,  ,  ,  ,  );


--SB9_mem[0][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][55]
--register power-up is low

SB9_mem[0][55] = DFFEAS(SB9L18, CLOCK_50, !VF2_r_sync_rst,  , SB9L13,  ,  ,  ,  );


--ZB7L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_008|src1_valid~0
ZB7L2 = (VB9_read_latency_shift_reg[0] & (SB9_mem[0][73] & (SB9_mem[0][60] & SB9_mem[0][55])));


--TE1L591 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[0]~0
TE1L591 = ( ZB7L2 & ( (!TE1_intr_req & (((VB8_av_readdata_pre[0] & ZB6L2)) # (UF1_q_a[0]))) ) ) # ( !ZB7L2 & ( (!TE1_intr_req & (VB8_av_readdata_pre[0] & ZB6L2)) ) );


--TE1_hbreak_pending is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|hbreak_pending
--register power-up is low

TE1_hbreak_pending = DFFEAS(TE1L991, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--CF1_jtag_break is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_1_cpu_nios2_oci_debug|jtag_break
--register power-up is low

CF1_jtag_break = DFFEAS(CF1L4, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--TE1_wait_for_one_post_bret_inst is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|wait_for_one_post_bret_inst
--register power-up is low

TE1_wait_for_one_post_bret_inst = DFFEAS(TE1L997, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1_W_valid is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_valid
--register power-up is low

TE1_W_valid = DFFEAS(TE1L832, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L992 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|hbreak_req~0
TE1L992 = ( TE1_W_valid & ( (!TE1_hbreak_enabled & ((CF1_jtag_break) # (TE1_hbreak_pending))) ) ) # ( !TE1_W_valid & ( (!TE1_hbreak_enabled & (!TE1_wait_for_one_post_bret_inst & ((CF1_jtag_break) # (TE1_hbreak_pending)))) ) );


--TE1L655 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_valid~0
TE1L655 = (!TE1_i_read & ((ZB7L2) # (ZB6L2)));


--VB8_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[1]
--register power-up is low

VB8_av_readdata_pre[1] = DFFEAS(WE1_readdata[1], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L286 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[21]~0
TE1L286 = (!TE1_intr_req & !TE1L992);


--TE1L592 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[1]~1
TE1L592 = ( TE1L286 & ( (!ZB6L2 & (ZB7L2 & ((UF1_q_a[1])))) # (ZB6L2 & (((ZB7L2 & UF1_q_a[1])) # (VB8_av_readdata_pre[1]))) ) ) # ( !TE1L286 );


--VB8_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[2]
--register power-up is low

VB8_av_readdata_pre[2] = DFFEAS(WE1_readdata[2], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L593 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[2]~2
TE1L593 = ( UF1_q_a[2] & ( (!TE1_intr_req & (((ZB6L2 & VB8_av_readdata_pre[2])) # (ZB7L2))) ) ) # ( !UF1_q_a[2] & ( (!TE1_intr_req & (ZB6L2 & VB8_av_readdata_pre[2])) ) );


--VB8_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[3]
--register power-up is low

VB8_av_readdata_pre[3] = DFFEAS(WE1_readdata[3], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L594 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[3]~3
TE1L594 = ( UF1_q_a[3] & ( ((!TE1L286) # ((ZB6L2 & VB8_av_readdata_pre[3]))) # (ZB7L2) ) ) # ( !UF1_q_a[3] & ( (!TE1L286) # ((ZB6L2 & VB8_av_readdata_pre[3])) ) );


--VB8_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[4]
--register power-up is low

VB8_av_readdata_pre[4] = DFFEAS(WE1_readdata[4], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L595 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[4]~4
TE1L595 = ( UF1_q_a[4] & ( ((!TE1L286) # ((ZB6L2 & VB8_av_readdata_pre[4]))) # (ZB7L2) ) ) # ( !UF1_q_a[4] & ( (!TE1L286) # ((ZB6L2 & VB8_av_readdata_pre[4])) ) );


--VB8_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[5]
--register power-up is low

VB8_av_readdata_pre[5] = DFFEAS(WE1_readdata[5], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L596 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[5]~5
TE1L596 = ( UF1_q_a[5] & ( ((!TE1L286) # ((ZB6L2 & VB8_av_readdata_pre[5]))) # (ZB7L2) ) ) # ( !UF1_q_a[5] & ( (!TE1L286) # ((ZB6L2 & VB8_av_readdata_pre[5])) ) );


--VB8_av_readdata_pre[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[11]
--register power-up is low

VB8_av_readdata_pre[11] = DFFEAS(WE1_readdata[11], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L602 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[11]~6
TE1L602 = ( UF1_q_a[11] & ( ((!TE1L286) # ((ZB6L2 & VB8_av_readdata_pre[11]))) # (ZB7L2) ) ) # ( !UF1_q_a[11] & ( (!TE1L286) # ((ZB6L2 & VB8_av_readdata_pre[11])) ) );


--VB8_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[12]
--register power-up is low

VB8_av_readdata_pre[12] = DFFEAS(WE1_readdata[12], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L603 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[12]~7
TE1L603 = ( UF1_q_a[12] & ( (!TE1_intr_req & (((ZB6L2 & VB8_av_readdata_pre[12])) # (ZB7L2))) ) ) # ( !UF1_q_a[12] & ( (!TE1_intr_req & (ZB6L2 & VB8_av_readdata_pre[12])) ) );


--VB8_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[13]
--register power-up is low

VB8_av_readdata_pre[13] = DFFEAS(WE1_readdata[13], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L604 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[13]~8
TE1L604 = ( UF1_q_a[13] & ( ((!TE1L286) # ((ZB6L2 & VB8_av_readdata_pre[13]))) # (ZB7L2) ) ) # ( !UF1_q_a[13] & ( (!TE1L286) # ((ZB6L2 & VB8_av_readdata_pre[13])) ) );


--VB8_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[14]
--register power-up is low

VB8_av_readdata_pre[14] = DFFEAS(WE1_readdata[14], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L605 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[14]~9
TE1L605 = ( UF1_q_a[14] & ( (((ZB6L2 & VB8_av_readdata_pre[14])) # (ZB7L2)) # (TE1_intr_req) ) ) # ( !UF1_q_a[14] & ( ((ZB6L2 & VB8_av_readdata_pre[14])) # (TE1_intr_req) ) );


--VB8_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[15]
--register power-up is low

VB8_av_readdata_pre[15] = DFFEAS(WE1_readdata[15], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L606 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[15]~10
TE1L606 = ( UF1_q_a[15] & ( ((!TE1L286) # ((ZB6L2 & VB8_av_readdata_pre[15]))) # (ZB7L2) ) ) # ( !UF1_q_a[15] & ( (!TE1L286) # ((ZB6L2 & VB8_av_readdata_pre[15])) ) );


--VB8_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[16]
--register power-up is low

VB8_av_readdata_pre[16] = DFFEAS(WE1_readdata[16], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L607 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[16]~11
TE1L607 = ( UF1_q_a[16] & ( ((!TE1L286) # ((ZB6L2 & VB8_av_readdata_pre[16]))) # (ZB7L2) ) ) # ( !UF1_q_a[16] & ( (!TE1L286) # ((ZB6L2 & VB8_av_readdata_pre[16])) ) );


--TE1_R_valid is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_valid
--register power-up is low

TE1_R_valid = DFFEAS(TE1_D_valid, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1_E_new_inst is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_new_inst
--register power-up is low

TE1_E_new_inst = DFFEAS(TE1_R_valid, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L954 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_write_nxt~0
TE1L954 = (TE1_E_new_inst & TE1_R_ctrl_st);


--DC3L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_1_data_master_translator|av_waitrequest~0
DC3L1 = (!TE1_d_read & !DC3_write_accepted);


--SB7_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge1_avalon_slave_agent_rsp_fifo|mem_used[1]
--register power-up is low

SB7_mem_used[1] = DFFEAS(SB7L18, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--GC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_002:router_002|Equal1~0
GC1L1 = ( !TE1_W_alu_result[14] & ( (!TE1_W_alu_result[13] & (!TE1_W_alu_result[12] & (TE1_W_alu_result[11] & TE1_W_alu_result[15]))) ) );


--YB2L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux_002|src4_valid~0
YB2L13 = ( GC1L5 & ( GC1L7 & ( (GC1L3 & GC1L4) ) ) ) # ( !GC1L5 & ( GC1L7 & ( (TE1_d_read & (!DC3_read_accepted & (GC1L3 & GC1L4))) ) ) ) # ( GC1L5 & ( !GC1L7 & ( (GC1L3 & GC1L4) ) ) );


--VB7L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_bridge1_avalon_slave_translator|read_latency_shift_reg~0
VB7L4 = ( !YB2L13 & ( (DB2_rst1 & (!GC1L2 & (!SB7_mem_used[1] & GC1L1))) ) );


--UB4_use_reg is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|use_reg
--register power-up is low

UB4_use_reg = DFFEAS(UB4L52, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1_d_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_byteenable[1]
--register power-up is low

TE1_d_byteenable[1] = DFFEAS(TE1L382, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--S2_WideOr0 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|WideOr0
S2_WideOr0 = ( UB4_byteen_reg[0] & ( (!TE1_d_byteenable[0] & (!UB4_use_reg & !TE1_d_byteenable[1])) ) ) # ( !UB4_byteen_reg[0] & ( (!UB4_use_reg & (!TE1_d_byteenable[0] & ((!TE1_d_byteenable[1])))) # (UB4_use_reg & (((!UB4_byteen_reg[1])))) ) );


--S2L33 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|WideAnd0~0
S2L33 = ( S2_time_out_counter[0] & ( S2_time_out_counter[3] & ( (S2_time_out_counter[6] & (S2_time_out_counter[2] & (S2_time_out_counter[7] & S2_time_out_counter[1]))) ) ) );


--S2L66 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|avalon_waitrequest~0
S2L66 = ( S2L33 & ( (!XF1_bridge_acknowledge & (((S2_time_out_counter[4] & S2_time_out_counter[5])))) # (XF1_bridge_acknowledge & ((!D1_current_state.CPU_0) # ((S2_time_out_counter[4] & S2_time_out_counter[5])))) ) ) # ( !S2L33 & ( (XF1_bridge_acknowledge & !D1_current_state.CPU_0) ) );


--RB7_cp_ready is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge1_avalon_slave_agent|cp_ready
RB7_cp_ready = ( S2_WideOr0 & ( S2L66 & ( !SB7_mem_used[1] ) ) ) # ( !S2_WideOr0 & ( S2L66 & ( !SB7_mem_used[1] ) ) ) # ( S2_WideOr0 & ( !S2L66 & ( !SB7_mem_used[1] ) ) ) # ( !S2_WideOr0 & ( !S2L66 & ( (!SB7_mem_used[1] & ((!VB7L4) # ((!DC3L8 & !U2L63)))) ) ) );


--UB4_count[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|count[0]
--register power-up is low

UB4_count[0] = DFFEAS(UB4L19, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB2L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux_002|sink_ready~0
YB2L4 = (!GC1L2 & (GC1L1 & (!YB2L13 & UB4_count[0])));


--GC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_002:router_002|always1~2
GC1L9 = ( !TE1_W_alu_result[11] & ( (TE1_d_read & (!DC3_read_accepted & (TE1_W_alu_result[13] & !TE1_W_alu_result[12]))) ) );


--YB2L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux_002|sink_ready~1
YB2L5 = (GC1L3 & (GC1L4 & (BC1_saved_grant[1] & GC1L9)));


--SB9_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem_used[1]
--register power-up is low

SB9_mem_used[1] = DFFEAS(SB9L14, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC5_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|saved_grant[0]
--register power-up is low

BC5_saved_grant[0] = DFFEAS(YC5L1, CLOCK_50, !VF2_r_sync_rst,  , BC5L58,  ,  ,  ,  );


--YB2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux_002|sink_ready~2
YB2L6 = (DB2_rst1 & (!SB9_mem_used[1] & BC5_saved_grant[0]));


--YB2L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux_002|sink_ready~3
YB2L7 = (BC4_saved_grant[0] & (!KF1_waitrequest & !SB8_mem_used[1]));


--YB2L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux_002|sink_ready~4
YB2L8 = ( GC1L5 & ( (U2_av_waitrequest & (!SB6_mem_used[1] & (GC1L3 & GC1L4))) ) );


--YB2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux_002|WideOr0~0
YB2L2 = ( YB2L7 & ( !YB2L8 & ( (!GC1L2 & (((!YB2L6) # (YB2L13)) # (GC1L1))) ) ) ) # ( !YB2L7 & ( !YB2L8 & ( (((!YB2L6) # (YB2L13)) # (GC1L1)) # (GC1L2) ) ) );


--DC3L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_1_data_master_translator|av_waitrequest~1
DC3L2 = ( YB2L5 & ( YB2L2 & ( (!VB3L11 & (DC3L1 & ((!RB7_cp_ready) # (!YB2L4)))) ) ) ) # ( !YB2L5 & ( YB2L2 & ( (DC3L1 & ((!RB7_cp_ready) # (!YB2L4))) ) ) );


--DC3_end_begintransfer is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_1_data_master_translator|end_begintransfer
--register power-up is low

DC3_end_begintransfer = DFFEAS(DC3L5, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--VB7_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_bridge1_avalon_slave_translator|read_latency_shift_reg[0]
--register power-up is low

VB7_read_latency_shift_reg[0] = DFFEAS(VB7L5, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB7_mem[0][76] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge1_avalon_slave_agent_rsp_fifo|mem[0][76]
--register power-up is low

SB7_mem[0][76] = DFFEAS(SB7L19, CLOCK_50, !VF2_r_sync_rst,  , SB7L16,  ,  ,  ,  );


--SB7_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge1_avalon_slave_agent_rsp_fifo|mem_used[0]
--register power-up is low

SB7_mem_used[0] = DFFEAS(SB7L14, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--RB7_rp_valid is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge1_avalon_slave_agent|rp_valid
RB7_rp_valid = ((SB7_mem[0][76] & SB7_mem_used[0])) # (VB7_read_latency_shift_reg[0]);


--SB7_mem[0][19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge1_avalon_slave_agent_rsp_fifo|mem[0][19]
--register power-up is low

SB7_mem[0][19] = DFFEAS(SB7L20, CLOCK_50, !VF2_r_sync_rst,  , SB7L16,  ,  ,  ,  );


--UC7L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge1_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|source_addr[1]~0
UC7L14 = ( UC7_burst_uncompress_address_base[1] & ( UC7_burst_uncompress_address_offset[1] & ( (SB7_mem_used[0] & (!SB7_mem[0][19] & ((SB7_mem[0][76]) # (VB7_read_latency_shift_reg[0])))) ) ) ) # ( !UC7_burst_uncompress_address_base[1] & ( UC7_burst_uncompress_address_offset[1] & ( (SB7_mem_used[0] & (!SB7_mem[0][19] & ((SB7_mem[0][76]) # (VB7_read_latency_shift_reg[0])))) ) ) ) # ( UC7_burst_uncompress_address_base[1] & ( !UC7_burst_uncompress_address_offset[1] & ( (SB7_mem_used[0] & (!SB7_mem[0][19] & ((SB7_mem[0][76]) # (VB7_read_latency_shift_reg[0])))) ) ) ) # ( !UC7_burst_uncompress_address_base[1] & ( !UC7_burst_uncompress_address_offset[1] & ( (!SB7_mem_used[0]) # ((!SB7_mem[0][19]) # ((!VB7_read_latency_shift_reg[0] & !SB7_mem[0][76]))) ) ) );


--SB7_mem[0][77] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge1_avalon_slave_agent_rsp_fifo|mem[0][77]
--register power-up is low

SB7_mem[0][77] = DFFEAS(SB7L21, CLOCK_50, !VF2_r_sync_rst,  , SB7L16,  ,  ,  ,  );


--SB7_mem[0][41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge1_avalon_slave_agent_rsp_fifo|mem[0][41]
--register power-up is low

SB7_mem[0][41] = DFFEAS(SB7L22, CLOCK_50, !VF2_r_sync_rst,  , SB7L16,  ,  ,  ,  );


--UB2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|always10~0
UB2L1 = (!SB7_mem[0][77] & SB7_mem[0][41]);


--ZB6L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_007|src0_valid~0
ZB6L1 = (VB8_read_latency_shift_reg[0] & ((!SB8_mem[0][73]) # ((!SB8_mem[0][60]) # (!SB8_mem[0][55]))));


--ZB7L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_008|src0_valid~0
ZB7L1 = (VB9_read_latency_shift_reg[0] & ((!SB9_mem[0][73]) # ((!SB9_mem[0][60]) # (!SB9_mem[0][55]))));


--VB6_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|read_latency_shift_reg[0]
--register power-up is low

VB6_read_latency_shift_reg[0] = DFFEAS(VB6L27, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--SC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|WideOr1~0
SC2L2 = (!VB6_read_latency_shift_reg[0] & ((!VB3_read_latency_shift_reg[0]) # (!SB3_mem[0][74])));


--SC2_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|WideOr1
SC2_WideOr1 = ( !ZB7L1 & ( SC2L2 & ( (!ZB6L1 & ((!RB7_rp_valid) # ((UC7L14 & UB2L1)))) ) ) );


--DC3L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_1_data_master_translator|av_waitrequest~2
DC3L3 = ( DC3_end_begintransfer & ( SC2_WideOr1 & ( (!TE1_d_read & (TE1_d_write & ((DC3_write_accepted) # (DB2_rst1)))) ) ) ) # ( !DC3_end_begintransfer & ( SC2_WideOr1 & ( (!TE1_d_read & (TE1_d_write & DC3_write_accepted)) ) ) ) # ( DC3_end_begintransfer & ( !SC2_WideOr1 & ( ((TE1_d_write & ((DC3_write_accepted) # (DB2_rst1)))) # (TE1_d_read) ) ) ) # ( !DC3_end_begintransfer & ( !SC2_WideOr1 & ( ((TE1_d_write & DC3_write_accepted)) # (TE1_d_read) ) ) );


--TE1_R_ctrl_ld is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_ctrl_ld
--register power-up is low

TE1_R_ctrl_ld = DFFEAS(TE1L228, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1_av_ld_aligning_data is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_aligning_data
--register power-up is low

TE1_av_ld_aligning_data = DFFEAS(TE1L841, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1_av_ld_align_cycle[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_align_cycle[1]
--register power-up is low

TE1_av_ld_align_cycle[1] = DFFEAS(TE1L838, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1_av_ld_align_cycle[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_align_cycle[0]
--register power-up is low

TE1_av_ld_align_cycle[0] = DFFEAS(TE1L837, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L234 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_mem16~0
TE1L234 = (TE1_D_iw[0] & (TE1_D_iw[3] & ((TE1_D_iw[2]) # (TE1_D_iw[1]))));


--TE1L840 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_aligning_data_nxt~0
TE1L840 = (TE1_av_ld_align_cycle[1] & (!TE1_av_ld_align_cycle[0] $ (((!TE1L234) # (TE1_D_iw[4])))));


--TE1L236 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_mem32~0
TE1L236 = (TE1_D_iw[0] & (TE1_D_iw[2] & (!TE1_D_iw[3] & TE1_D_iw[4])));


--TE1L538 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_stall~0
TE1L538 = ( !TE1L236 & ( (!TE1_av_ld_aligning_data & (TE1_d_read & (!SC2_WideOr1))) # (TE1_av_ld_aligning_data & (((!TE1L840)))) ) );


--RB7L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge1_avalon_slave_agent|comb~0
RB7L1 = (SB7_mem_used[0] & ((SB7_mem[0][76]) # (VB7_read_latency_shift_reg[0])));


--UB2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|always10~1
UB2L2 = ( UB2L1 & ( (!RB7L1 & (((UC7_burst_uncompress_address_offset[1]) # (UC7_burst_uncompress_address_base[1])))) # (RB7L1 & (SB7_mem[0][19])) ) ) # ( !UB2L1 );


--SC2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|WideOr1~1
SC2L3 = (!ZB6L1 & (!ZB7L1 & SC2L2));


--TE1_av_ld_waiting_for_data is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_waiting_for_data
--register power-up is low

TE1_av_ld_waiting_for_data = DFFEAS(TE1L942, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1_R_ctrl_shift_rot is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_ctrl_shift_rot
--register power-up is low

TE1_R_ctrl_shift_rot = DFFEAS(TE1L246, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L539 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_stall~1
TE1L539 = (!TE1_E_shift_rot_cnt[3] & (!TE1_E_shift_rot_cnt[2] & (!TE1_E_shift_rot_cnt[1] & !TE1_E_shift_rot_cnt[0])));


--TE1L540 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_stall~2
TE1L540 = ( TE1L539 & ( (TE1_E_valid_from_R & (TE1_R_ctrl_shift_rot & ((TE1_E_shift_rot_cnt[4]) # (TE1_E_new_inst)))) ) ) # ( !TE1L539 & ( (TE1_E_valid_from_R & TE1_R_ctrl_shift_rot) ) );


--TE1L541 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_stall~3
TE1L541 = ( TE1L942 & ( !TE1L540 & ( (!TE1_R_ctrl_ld) # ((!TE1_E_valid_from_R & !TE1_E_new_inst)) ) ) ) # ( !TE1L942 & ( !TE1L540 & ( (!TE1_R_ctrl_ld) # ((!TE1_E_new_inst & ((!TE1_E_valid_from_R) # (!TE1L538)))) ) ) );


--TE1L543 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_valid_from_R~0
TE1L543 = ( DC3L3 & ( TE1L541 & ( (((TE1_d_write & DC3L2)) # (TE1L954)) # (TE1_R_valid) ) ) ) # ( !DC3L3 & ( TE1L541 & ( ((TE1L954) # (TE1_R_valid)) # (TE1_d_write) ) ) ) # ( DC3L3 & ( !TE1L541 ) ) # ( !DC3L3 & ( !TE1L541 ) );


--MB1_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full
--register power-up is low

MB1_b_full = DFFEAS(MB1L4, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1L64 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|always2~1
U1L64 = (DB1_rst1 & (MD1_d_write & !DC1_write_accepted));


--U1L90 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow~0
U1L90 = ( U1L64 & ( (!U1_av_waitrequest & (!MD1_W_alu_result[2] & (!SB1_mem_used[1] & EC1L5))) ) );


--U1L77 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr~0
U1L77 = (!MB1_b_full & U1L90);


--QB1_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]
--register power-up is low

QB1_counter_reg_bit[3] = DFFEAS(QB1_counter_comb_bita3, CLOCK_50, !VF1_r_sync_rst,  , MB1L1,  ,  ,  ,  );


--QB1_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]
--register power-up is low

QB1_counter_reg_bit[0] = DFFEAS(QB1_counter_comb_bita0, CLOCK_50, !VF1_r_sync_rst,  , MB1L1,  ,  ,  ,  );


--QB1_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]
--register power-up is low

QB1_counter_reg_bit[2] = DFFEAS(QB1_counter_comb_bita2, CLOCK_50, !VF1_r_sync_rst,  , MB1L1,  ,  ,  ,  );


--QB1_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]
--register power-up is low

QB1_counter_reg_bit[1] = DFFEAS(QB1_counter_comb_bita1, CLOCK_50, !VF1_r_sync_rst,  , MB1L1,  ,  ,  ,  );


--QB1_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]
--register power-up is low

QB1_counter_reg_bit[5] = DFFEAS(QB1_counter_comb_bita5, CLOCK_50, !VF1_r_sync_rst,  , MB1L1,  ,  ,  ,  );


--QB1_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]
--register power-up is low

QB1_counter_reg_bit[4] = DFFEAS(QB1_counter_comb_bita4, CLOCK_50, !VF1_r_sync_rst,  , MB1L1,  ,  ,  ,  );


--MB1L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0
MB1L6 = (!QB1_counter_reg_bit[2] & (!QB1_counter_reg_bit[1] & (!QB1_counter_reg_bit[5] & !QB1_counter_reg_bit[4])));


--MB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~1
MB1L7 = (U1L84 & (!QB1_counter_reg_bit[3] & (QB1_counter_reg_bit[0] & MB1L6)));


--MB1L8 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~2
MB1L8 = (((MB1_b_non_empty & !MB1L7)) # (MB1_b_full)) # (U1_fifo_wr);


--U1L75 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~2
U1L75 = ( VB1L27 & ( U1L73 & ( (!SB1_mem_used[1] & (MD1_W_alu_result[3] & (EC1L3 & EC1L4))) ) ) );


--U1_wr_rfifo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|wr_rfifo
U1_wr_rfifo = (!MB2_b_full & DB1L50Q);


--MB2L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0
MB2L1 = (!QB2_counter_reg_bit[5] & (!QB2_counter_reg_bit[4] & !U1_wr_rfifo));


--MB2L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~1
MB2L2 = ( MB2L1 & ( (!QB2_counter_reg_bit[3] & (!QB2_counter_reg_bit[2] & (!QB2_counter_reg_bit[1] & QB2_counter_reg_bit[0]))) ) );


--MB2L8 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0
MB2L8 = ( MB2L2 & ( ((!MB2_b_non_empty & ((DB1L50Q))) # (MB2_b_non_empty & (!U1L75))) # (MB2_b_full) ) ) # ( !MB2L2 & ( ((DB1L50Q) # (MB2_b_non_empty)) # (MB2_b_full) ) );


--SB1_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]
--register power-up is low

SB1_mem_used[0] = DFFEAS(SB1L3, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0
SB1L5 = ( !VB1_read_latency_shift_reg[0] & ( SB1_mem_used[0] & ( ((U1_av_waitrequest & (EC1L5 & VB1L27))) # (SB1_mem_used[1]) ) ) ) # ( VB1_read_latency_shift_reg[0] & ( !SB1_mem_used[0] & ( SB1_mem_used[1] ) ) ) # ( !VB1_read_latency_shift_reg[0] & ( !SB1_mem_used[0] & ( SB1_mem_used[1] ) ) );


--MD1_R_ctrl_logic is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_logic
--register power-up is low

MD1_R_ctrl_logic = DFFEAS(MD1L230, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1_R_logic_op[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[1]
--register power-up is low

MD1_R_logic_op[1] = DFFEAS(MD1L298, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1_R_logic_op[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[0]
--register power-up is low

MD1_R_logic_op[0] = DFFEAS(MD1L297, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1_E_src1[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[3]
--register power-up is low

MD1_E_src1[3] = DFFEAS(MD1L693, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1_E_src2[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[3]
--register power-up is low

MD1_E_src2[3] = DFFEAS(MD1L728, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L353 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[3]~0
MD1L353 = (!MD1_E_src1[3] & ((!MD1_R_logic_op[1] & (!MD1_R_logic_op[0] & !MD1_E_src2[3])) # (MD1_R_logic_op[1] & ((MD1_E_src2[3]))))) # (MD1_E_src1[3] & (!MD1_R_logic_op[1] $ (((!MD1_R_logic_op[0]) # (!MD1_E_src2[3])))));


--MD1L310 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[3]~0
MD1L310 = ( MD1L58 & ( (!MD1_R_ctrl_shift_rot & ((!MD1_R_ctrl_logic) # ((MD1L353)))) # (MD1_R_ctrl_shift_rot & (((MD1_E_shift_rot_result[3])))) ) ) # ( !MD1L58 & ( (!MD1_R_ctrl_shift_rot & (MD1_R_ctrl_logic & ((MD1L353)))) # (MD1_R_ctrl_shift_rot & (((MD1_E_shift_rot_result[3])))) ) );


--MD1_R_ctrl_rd_ctl_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rd_ctl_reg
--register power-up is low

MD1_R_ctrl_rd_ctl_reg = DFFEAS(MD1_D_op_rdctl, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1_R_ctrl_br_cmp is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_cmp
--register power-up is low

MD1_R_ctrl_br_cmp = DFFEAS(MD1L207, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L339 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result~1
MD1L339 = (MD1_R_ctrl_br_cmp) # (MD1_R_ctrl_rd_ctl_reg);


--MD1_E_src1[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[4]
--register power-up is low

MD1_E_src1[4] = DFFEAS(MD1L694, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1_E_src2[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[4]
--register power-up is low

MD1_E_src2[4] = DFFEAS(MD1L729, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L354 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[4]~1
MD1L354 = (!MD1_E_src1[4] & ((!MD1_R_logic_op[1] & (!MD1_R_logic_op[0] & !MD1_E_src2[4])) # (MD1_R_logic_op[1] & ((MD1_E_src2[4]))))) # (MD1_E_src1[4] & (!MD1_R_logic_op[1] $ (((!MD1_R_logic_op[0]) # (!MD1_E_src2[4])))));


--MD1L311 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[4]~2
MD1L311 = ( MD1L62 & ( (!MD1_R_ctrl_shift_rot & ((!MD1_R_ctrl_logic) # ((MD1L354)))) # (MD1_R_ctrl_shift_rot & (((MD1_E_shift_rot_result[4])))) ) ) # ( !MD1L62 & ( (!MD1_R_ctrl_shift_rot & (MD1_R_ctrl_logic & ((MD1L354)))) # (MD1_R_ctrl_shift_rot & (((MD1_E_shift_rot_result[4])))) ) );


--MD1_E_src1[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[5]
--register power-up is low

MD1_E_src1[5] = DFFEAS(MD1L695, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L355 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[5]~2
MD1L355 = (!MD1_E_src1[5] & ((!MD1_R_logic_op[1] & (!MD1_R_logic_op[0] & !MD1_E_src2[5])) # (MD1_R_logic_op[1] & ((MD1_E_src2[5]))))) # (MD1_E_src1[5] & (!MD1_R_logic_op[1] $ (((!MD1_R_logic_op[0]) # (!MD1_E_src2[5])))));


--MD1L312 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[5]~3
MD1L312 = ( MD1L66 & ( (!MD1_R_ctrl_shift_rot & ((!MD1_R_ctrl_logic) # ((MD1L355)))) # (MD1_R_ctrl_shift_rot & (((MD1_E_shift_rot_result[5])))) ) ) # ( !MD1L66 & ( (!MD1_R_ctrl_shift_rot & (MD1_R_ctrl_logic & ((MD1L355)))) # (MD1_R_ctrl_shift_rot & (((MD1_E_shift_rot_result[5])))) ) );


--MD1_E_src1[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[7]
--register power-up is low

MD1_E_src1[7] = DFFEAS(MD1L697, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L357 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[7]~3
MD1L357 = (!MD1_E_src1[7] & ((!MD1_R_logic_op[1] & (!MD1_R_logic_op[0] & !MD1_E_src2[7])) # (MD1_R_logic_op[1] & ((MD1_E_src2[7]))))) # (MD1_E_src1[7] & (!MD1_R_logic_op[1] $ (((!MD1_R_logic_op[0]) # (!MD1_E_src2[7])))));


--MD1L314 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[7]~4
MD1L314 = ( MD1L70 & ( (!MD1_R_ctrl_shift_rot & ((!MD1_R_ctrl_logic) # ((MD1L357)))) # (MD1_R_ctrl_shift_rot & (((MD1_E_shift_rot_result[7])))) ) ) # ( !MD1L70 & ( (!MD1_R_ctrl_shift_rot & (MD1_R_ctrl_logic & ((MD1L357)))) # (MD1_R_ctrl_shift_rot & (((MD1_E_shift_rot_result[7])))) ) );


--MD1_E_src1[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[8]
--register power-up is low

MD1_E_src1[8] = DFFEAS(MD1L698, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L358 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[8]~4
MD1L358 = (!MD1_E_src1[8] & ((!MD1_R_logic_op[1] & (!MD1_R_logic_op[0] & !MD1_E_src2[8])) # (MD1_R_logic_op[1] & ((MD1_E_src2[8]))))) # (MD1_E_src1[8] & (!MD1_R_logic_op[1] $ (((!MD1_R_logic_op[0]) # (!MD1_E_src2[8])))));


--MD1L315 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[8]~5
MD1L315 = ( MD1L74 & ( (!MD1_R_ctrl_shift_rot & ((!MD1_R_ctrl_logic) # ((MD1L358)))) # (MD1_R_ctrl_shift_rot & (((MD1_E_shift_rot_result[8])))) ) ) # ( !MD1L74 & ( (!MD1_R_ctrl_shift_rot & (MD1_R_ctrl_logic & ((MD1L358)))) # (MD1_R_ctrl_shift_rot & (((MD1_E_shift_rot_result[8])))) ) );


--MD1_E_src1[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[9]
--register power-up is low

MD1_E_src1[9] = DFFEAS(MD1L699, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L359 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[9]~5
MD1L359 = (!MD1_E_src1[9] & ((!MD1_R_logic_op[1] & (!MD1_R_logic_op[0] & !MD1_E_src2[9])) # (MD1_R_logic_op[1] & ((MD1_E_src2[9]))))) # (MD1_E_src1[9] & (!MD1_R_logic_op[1] $ (((!MD1_R_logic_op[0]) # (!MD1_E_src2[9])))));


--MD1L316 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[9]~6
MD1L316 = ( MD1L78 & ( (!MD1_R_ctrl_shift_rot & ((!MD1_R_ctrl_logic) # ((MD1L359)))) # (MD1_R_ctrl_shift_rot & (((MD1_E_shift_rot_result[9])))) ) ) # ( !MD1L78 & ( (!MD1_R_ctrl_shift_rot & (MD1_R_ctrl_logic & ((MD1L359)))) # (MD1_R_ctrl_shift_rot & (((MD1_E_shift_rot_result[9])))) ) );


--MD1_E_src1[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[10]
--register power-up is low

MD1_E_src1[10] = DFFEAS(MD1L700, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L360 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[10]~6
MD1L360 = (!MD1_E_src1[10] & ((!MD1_R_logic_op[1] & (!MD1_R_logic_op[0] & !MD1_E_src2[10])) # (MD1_R_logic_op[1] & ((MD1_E_src2[10]))))) # (MD1_E_src1[10] & (!MD1_R_logic_op[1] $ (((!MD1_R_logic_op[0]) # (!MD1_E_src2[10])))));


--MD1L317 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[10]~7
MD1L317 = ( MD1L82 & ( (!MD1_R_ctrl_shift_rot & ((!MD1_R_ctrl_logic) # ((MD1L360)))) # (MD1_R_ctrl_shift_rot & (((MD1_E_shift_rot_result[10])))) ) ) # ( !MD1L82 & ( (!MD1_R_ctrl_shift_rot & (MD1_R_ctrl_logic & ((MD1L360)))) # (MD1_R_ctrl_shift_rot & (((MD1_E_shift_rot_result[10])))) ) );


--MD1_E_src1[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[13]
--register power-up is low

MD1_E_src1[13] = DFFEAS(MD1L703, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L363 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[13]~7
MD1L363 = (!MD1_E_src1[13] & ((!MD1_R_logic_op[1] & (!MD1_R_logic_op[0] & !MD1_E_src2[13])) # (MD1_R_logic_op[1] & ((MD1_E_src2[13]))))) # (MD1_E_src1[13] & (!MD1_R_logic_op[1] $ (((!MD1_R_logic_op[0]) # (!MD1_E_src2[13])))));


--MD1L320 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[13]~8
MD1L320 = ( MD1L86 & ( (!MD1_R_ctrl_shift_rot & ((!MD1_R_ctrl_logic) # ((MD1L363)))) # (MD1_R_ctrl_shift_rot & (((MD1_E_shift_rot_result[13])))) ) ) # ( !MD1L86 & ( (!MD1_R_ctrl_shift_rot & (MD1_R_ctrl_logic & ((MD1L363)))) # (MD1_R_ctrl_shift_rot & (((MD1_E_shift_rot_result[13])))) ) );


--MD1_E_src1[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[6]
--register power-up is low

MD1_E_src1[6] = DFFEAS(MD1L696, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L356 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[6]~8
MD1L356 = (!MD1_E_src2[6] & ((!MD1_R_logic_op[1] & (!MD1_R_logic_op[0] & !MD1_E_src1[6])) # (MD1_R_logic_op[1] & ((MD1_E_src1[6]))))) # (MD1_E_src2[6] & (!MD1_R_logic_op[1] $ (((!MD1_R_logic_op[0]) # (!MD1_E_src1[6])))));


--MD1L313 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[6]~9
MD1L313 = ( MD1L90 & ( (!MD1_R_ctrl_shift_rot & ((!MD1_R_ctrl_logic) # ((MD1L356)))) # (MD1_R_ctrl_shift_rot & (((MD1_E_shift_rot_result[6])))) ) ) # ( !MD1L90 & ( (!MD1_R_ctrl_shift_rot & (MD1_R_ctrl_logic & ((MD1L356)))) # (MD1_R_ctrl_shift_rot & (((MD1_E_shift_rot_result[6])))) ) );


--MD1_E_src1[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[12]
--register power-up is low

MD1_E_src1[12] = DFFEAS(MD1L702, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L362 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[12]~9
MD1L362 = (!MD1_E_src2[12] & ((!MD1_R_logic_op[1] & (!MD1_R_logic_op[0] & !MD1_E_src1[12])) # (MD1_R_logic_op[1] & ((MD1_E_src1[12]))))) # (MD1_E_src2[12] & (!MD1_R_logic_op[1] $ (((!MD1_R_logic_op[0]) # (!MD1_E_src1[12])))));


--MD1L319 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[12]~10
MD1L319 = ( MD1L94 & ( (!MD1_R_ctrl_shift_rot & ((!MD1_R_ctrl_logic) # ((MD1L362)))) # (MD1_R_ctrl_shift_rot & (((MD1_E_shift_rot_result[12])))) ) ) # ( !MD1L94 & ( (!MD1_R_ctrl_shift_rot & (MD1_R_ctrl_logic & ((MD1L362)))) # (MD1_R_ctrl_shift_rot & (((MD1_E_shift_rot_result[12])))) ) );


--MD1_E_src1[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[11]
--register power-up is low

MD1_E_src1[11] = DFFEAS(MD1L701, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L361 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[11]~10
MD1L361 = (!MD1_E_src2[11] & ((!MD1_R_logic_op[1] & (!MD1_R_logic_op[0] & !MD1_E_src1[11])) # (MD1_R_logic_op[1] & ((MD1_E_src1[11]))))) # (MD1_E_src2[11] & (!MD1_R_logic_op[1] $ (((!MD1_R_logic_op[0]) # (!MD1_E_src1[11])))));


--MD1L318 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[11]~11
MD1L318 = ( MD1L98 & ( (!MD1_R_ctrl_shift_rot & ((!MD1_R_ctrl_logic) # ((MD1L361)))) # (MD1_R_ctrl_shift_rot & (((MD1_E_shift_rot_result[11])))) ) ) # ( !MD1L98 & ( (!MD1_R_ctrl_shift_rot & (MD1_R_ctrl_logic & ((MD1L361)))) # (MD1_R_ctrl_shift_rot & (((MD1_E_shift_rot_result[11])))) ) );


--MD1_E_src1[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[14]
--register power-up is low

MD1_E_src1[14] = DFFEAS(MD1L704, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L364 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[14]~11
MD1L364 = (!MD1_E_src1[14] & ((!MD1_R_logic_op[1] & (!MD1_R_logic_op[0] & !MD1_E_src2[14])) # (MD1_R_logic_op[1] & ((MD1_E_src2[14]))))) # (MD1_E_src1[14] & (!MD1_R_logic_op[1] $ (((!MD1_R_logic_op[0]) # (!MD1_E_src2[14])))));


--MD1L321 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[14]~12
MD1L321 = ( MD1L102 & ( (!MD1_R_ctrl_shift_rot & ((!MD1_R_ctrl_logic) # ((MD1L364)))) # (MD1_R_ctrl_shift_rot & (((MD1_E_shift_rot_result[14])))) ) ) # ( !MD1L102 & ( (!MD1_R_ctrl_shift_rot & (MD1_R_ctrl_logic & ((MD1L364)))) # (MD1_R_ctrl_shift_rot & (((MD1_E_shift_rot_result[14])))) ) );


--MD1_E_src1[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[15]
--register power-up is low

MD1_E_src1[15] = DFFEAS(MD1L705, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L365 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[15]~12
MD1L365 = (!MD1_E_src1[15] & ((!MD1_R_logic_op[1] & (!MD1_R_logic_op[0] & !MD1_E_src2[15])) # (MD1_R_logic_op[1] & ((MD1_E_src2[15]))))) # (MD1_E_src1[15] & (!MD1_R_logic_op[1] $ (((!MD1_R_logic_op[0]) # (!MD1_E_src2[15])))));


--MD1L322 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[15]~13
MD1L322 = ( MD1L106 & ( (!MD1_R_ctrl_shift_rot & ((!MD1_R_ctrl_logic) # ((MD1L365)))) # (MD1_R_ctrl_shift_rot & (((MD1_E_shift_rot_result[15])))) ) ) # ( !MD1L106 & ( (!MD1_R_ctrl_shift_rot & (MD1_R_ctrl_logic & ((MD1L365)))) # (MD1_R_ctrl_shift_rot & (((MD1_E_shift_rot_result[15])))) ) );


--DC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted~0
DC1L8 = (MD1_d_read & SC1_WideOr1);


--MD1_d_read_nxt is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read_nxt
MD1_d_read_nxt = ((MD1_E_new_inst & MD1_R_ctrl_ld)) # (DC1L8);


--DC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted~1
DC1L9 = (DC1_read_accepted & SC1_WideOr1);


--DC1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted~2
DC1L10 = ( DC1L8 & ( DC1L9 ) ) # ( !DC1L8 & ( DC1L9 ) ) # ( DC1L8 & ( !DC1L9 & ( (DB1_rst1 & ((!YB1L2) # ((VB3L11 & YB1L3)))) ) ) );


--U1L70 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~1
U1L70 = (!U1_av_waitrequest & (!SB1_mem_used[1] & (EC1L5 & U1L69)));


--MD1_E_src1[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[2]
--register power-up is low

MD1_E_src1[2] = DFFEAS(MD1L692, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1_E_src2[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[2]
--register power-up is low

MD1_E_src2[2] = DFFEAS(MD1L727, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L352 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[2]~13
MD1L352 = (!MD1_E_src1[2] & ((!MD1_E_src2[2] & (!MD1_R_logic_op[1] & !MD1_R_logic_op[0])) # (MD1_E_src2[2] & (MD1_R_logic_op[1])))) # (MD1_E_src1[2] & (!MD1_R_logic_op[1] $ (((!MD1_E_src2[2]) # (!MD1_R_logic_op[0])))));


--MD1L309 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[2]~14
MD1L309 = ( MD1L110 & ( (!MD1_R_ctrl_shift_rot & (((!MD1_R_ctrl_logic) # (MD1L352)))) # (MD1_R_ctrl_shift_rot & (MD1_E_shift_rot_result[2])) ) ) # ( !MD1L110 & ( (!MD1_R_ctrl_shift_rot & (((MD1_R_ctrl_logic & MD1L352)))) # (MD1_R_ctrl_shift_rot & (MD1_E_shift_rot_result[2])) ) );


--MB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2
MB2L3 = ( U1L73 & ( U1_wr_rfifo & ( (!MB2_b_non_empty) # (((!EC1L5) # (!VB1L27)) # (SB1_mem_used[1])) ) ) ) # ( !U1L73 & ( U1_wr_rfifo ) ) # ( U1L73 & ( !U1_wr_rfifo & ( (MB2_b_non_empty & (!SB1_mem_used[1] & (EC1L5 & VB1L27))) ) ) );


--DB1_write1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write1
--register power-up is low

DB1_write1 = AMPP_FUNCTION(CLOCK_50, DB1_write, !VF1_r_sync_rst);


--DB1_write2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write2
--register power-up is low

DB1_write2 = AMPP_FUNCTION(CLOCK_50, DB1_write1, !VF1_r_sync_rst);


--DB1L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~0
DB1L2 = AMPP_FUNCTION(!DB1_write1, !DB1_write2);


--DB1_write_valid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid
--register power-up is low

DB1_write_valid = AMPP_FUNCTION(A1L10, DB1_td_shift[10], !A1L2, DB1L96);


--DB1L49 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~0
DB1L49 = AMPP_FUNCTION(!U1_t_dav, !DB1_write_stalled, !DB1_rst2, !DB1L50Q, !DB1L2, !DB1_write_valid);


--DB1_td_shift[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5]
--register power-up is low

DB1_td_shift[5] = AMPP_FUNCTION(A1L10, DB1L76, !A1L2, DB1L57);


--DB1_rdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[2]
--register power-up is low

DB1_rdata[2] = AMPP_FUNCTION(CLOCK_50, NB1_q_b[2], !VF1_r_sync_rst, DB1L22);


--DB1L75 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~8
DB1L75 = AMPP_FUNCTION(!DB1_count[9], !A1L8, !DB1L71, !DB1_td_shift[5], !DB1_rdata[2]);


--VF1_altera_reset_synchronizer_int_chain[1] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]
--register power-up is low

VF1_altera_reset_synchronizer_int_chain[1] = DFFEAS(VF1_altera_reset_synchronizer_int_chain[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VF1_r_sync_rst_chain[3] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[3]
--register power-up is low

VF1_r_sync_rst_chain[3] = DFFEAS(VF1_altera_reset_synchronizer_int_chain[2], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VF1L18 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain~1
VF1L18 = (VF1_altera_reset_synchronizer_int_chain[2] & VF1_r_sync_rst_chain[3]);


--MB3_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full
--register power-up is low

MB3_b_full = DFFEAS(MB3L4, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--U2L75 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|fifo_wr~0
U2L75 = (!TE1_W_alu_result[2] & (U2L68 & (U2L63 & !MB3_b_full)));


--QB3_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]
--register power-up is low

QB3_counter_reg_bit[3] = DFFEAS(QB3_counter_comb_bita3, CLOCK_50, !VF2_r_sync_rst,  , MB3L1,  ,  ,  ,  );


--QB3_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]
--register power-up is low

QB3_counter_reg_bit[0] = DFFEAS(QB3_counter_comb_bita0, CLOCK_50, !VF2_r_sync_rst,  , MB3L1,  ,  ,  ,  );


--QB3_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]
--register power-up is low

QB3_counter_reg_bit[2] = DFFEAS(QB3_counter_comb_bita2, CLOCK_50, !VF2_r_sync_rst,  , MB3L1,  ,  ,  ,  );


--QB3_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]
--register power-up is low

QB3_counter_reg_bit[1] = DFFEAS(QB3_counter_comb_bita1, CLOCK_50, !VF2_r_sync_rst,  , MB3L1,  ,  ,  ,  );


--QB3_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]
--register power-up is low

QB3_counter_reg_bit[5] = DFFEAS(QB3_counter_comb_bita5, CLOCK_50, !VF2_r_sync_rst,  , MB3L1,  ,  ,  ,  );


--QB3_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]
--register power-up is low

QB3_counter_reg_bit[4] = DFFEAS(QB3_counter_comb_bita4, CLOCK_50, !VF2_r_sync_rst,  , MB3L1,  ,  ,  ,  );


--MB3L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0
MB3L6 = (!QB3_counter_reg_bit[2] & (!QB3_counter_reg_bit[1] & (!QB3_counter_reg_bit[5] & !QB3_counter_reg_bit[4])));


--MB3L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~1
MB3L7 = (U2L82 & (!QB3_counter_reg_bit[3] & (QB3_counter_reg_bit[0] & MB3L6)));


--MB3L8 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~2
MB3L8 = (((MB3_b_non_empty & !MB3L7)) # (MB3_b_full)) # (U2_fifo_wr);


--U2_wr_rfifo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|wr_rfifo
U2_wr_rfifo = (!MB4_b_full & DB2L50Q);


--MB4L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0
MB4L1 = (!QB4_counter_reg_bit[5] & (!QB4_counter_reg_bit[4] & (!QB4_counter_reg_bit[3] & !U2_wr_rfifo)));


--MB4L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~1
MB4L2 = (!QB4_counter_reg_bit[2] & (!QB4_counter_reg_bit[1] & (QB4_counter_reg_bit[0] & MB4L1)));


--MB4L8 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0
MB4L8 = ( MB4L2 & ( ((!MB4_b_non_empty & ((DB2L50Q))) # (MB4_b_non_empty & (!U2L72))) # (MB4_b_full) ) ) # ( !MB4L2 & ( ((DB2L50Q) # (MB4_b_non_empty)) # (MB4_b_full) ) );


--TE1_R_ctrl_logic is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_ctrl_logic
--register power-up is low

TE1_R_ctrl_logic = DFFEAS(TE1L230, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1_E_src1[2] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[2]
--register power-up is low

TE1_E_src1[2] = DFFEAS(TE1L693, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1_E_src2[2] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[2]
--register power-up is low

TE1_E_src2[2] = DFFEAS(TE1L728, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1_R_logic_op[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_logic_op[1]
--register power-up is low

TE1_R_logic_op[1] = DFFEAS(TE1L298, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1_R_logic_op[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_logic_op[0]
--register power-up is low

TE1_R_logic_op[0] = DFFEAS(TE1L297, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L352 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[2]~0
TE1L352 = (!TE1_E_src1[2] & ((!TE1_E_src2[2] & (!TE1_R_logic_op[1] & !TE1_R_logic_op[0])) # (TE1_E_src2[2] & (TE1_R_logic_op[1])))) # (TE1_E_src1[2] & (!TE1_R_logic_op[1] $ (((!TE1_E_src2[2]) # (!TE1_R_logic_op[0])))));


--TE1L309 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[2]~0
TE1L309 = ( TE1L58 & ( (!TE1_R_ctrl_shift_rot & (((!TE1_R_ctrl_logic) # (TE1L352)))) # (TE1_R_ctrl_shift_rot & (TE1_E_shift_rot_result[2])) ) ) # ( !TE1L58 & ( (!TE1_R_ctrl_shift_rot & (((TE1_R_ctrl_logic & TE1L352)))) # (TE1_R_ctrl_shift_rot & (TE1_E_shift_rot_result[2])) ) );


--TE1_R_ctrl_rd_ctl_reg is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_ctrl_rd_ctl_reg
--register power-up is low

TE1_R_ctrl_rd_ctl_reg = DFFEAS(TE1_D_op_rdctl, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1_R_ctrl_br_cmp is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_ctrl_br_cmp
--register power-up is low

TE1_R_ctrl_br_cmp = DFFEAS(TE1L207, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L339 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result~1
TE1L339 = (TE1_R_ctrl_br_cmp) # (TE1_R_ctrl_rd_ctl_reg);


--TE1_d_read_nxt is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_read_nxt
TE1_d_read_nxt = (!TE1_d_read & (TE1_E_new_inst & ((TE1_R_ctrl_ld)))) # (TE1_d_read & (((TE1_E_new_inst & TE1_R_ctrl_ld)) # (SC2_WideOr1)));


--GC1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_002:router_002|src_channel[2]~0
GC1L10 = ( !GC1L2 & ( GC1L1 & ( (!GC1L3) # ((!GC1L4) # ((!GC1L5 & !GC1L9))) ) ) );


--VB7L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_bridge1_avalon_slave_translator|av_begintransfer~0
VB7L1 = ( GC1L10 & ( !S2_WideOr0 & ( (DB2_rst1 & (!SB7_mem_used[1] & ((U2L63) # (DC3L8)))) ) ) );


--S2L67 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|avalon_waitrequest~1
S2L67 = ( S2_time_out_counter[5] & ( S2L33 & ( (!S2_WideOr0 & (!S2_time_out_counter[4] & ((!XF1_bridge_acknowledge) # (D1_current_state.CPU_0)))) ) ) ) # ( !S2_time_out_counter[5] & ( S2L33 & ( (!S2_WideOr0 & ((!XF1_bridge_acknowledge) # (D1_current_state.CPU_0))) ) ) ) # ( S2_time_out_counter[5] & ( !S2L33 & ( (!S2_WideOr0 & ((!XF1_bridge_acknowledge) # (D1_current_state.CPU_0))) ) ) ) # ( !S2_time_out_counter[5] & ( !S2L33 & ( (!S2_WideOr0 & ((!XF1_bridge_acknowledge) # (D1_current_state.CPU_0))) ) ) );


--YB2L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux_002|sink_ready~5
YB2L9 = (!SB7_mem_used[1] & (YB2L4 & ((!VB7L1) # (!S2L67))));


--BC1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_valid~0
BC1L10 = ( U1L69 & ( BC1_saved_grant[0] & ( (!MD1_W_alu_result[3] & (EC1L3 & (EC1L4 & DC1L11))) ) ) );


--BC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_valid~1
BC1L11 = ( GC1L9 & ( (GC1L3 & (GC1L4 & (BC1_saved_grant[1] & YB2L10))) ) );


--VB3L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_waitrequest_generated~0
VB3L8 = ( BC1L10 & ( BC1L11 & ( (!VB3_wait_latency_counter[1] & (!VB3_wait_latency_counter[0] $ (((!RB3L2) # (SB3_mem_used[1]))))) ) ) ) # ( !BC1L10 & ( BC1L11 & ( (!VB3_wait_latency_counter[1] & (!VB3_wait_latency_counter[0] $ (((!RB3L2) # (SB3_mem_used[1]))))) ) ) ) # ( BC1L10 & ( !BC1L11 & ( (!VB3_wait_latency_counter[1] & (!VB3_wait_latency_counter[0] $ (((!RB3L2) # (SB3_mem_used[1]))))) ) ) ) # ( !BC1L10 & ( !BC1L11 & ( (!VB3_wait_latency_counter[1] & VB3_wait_latency_counter[0]) ) ) );


--YB2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux_002|WideOr0~1
YB2L3 = ( YB2L2 & ( ((!VB3_av_readdata_pre[1]) # ((!VB3L8) # (!YB2L5))) # (SB3_mem_used[1]) ) );


--DC3L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_1_data_master_translator|read_accepted~0
DC3L7 = ( YB2L3 & ( SC2_WideOr1 & ( ((TE1_d_read & (DB2_rst1 & YB2L9))) # (DC3_read_accepted) ) ) ) # ( !YB2L3 & ( SC2_WideOr1 & ( ((TE1_d_read & DB2_rst1)) # (DC3_read_accepted) ) ) );


--VB3L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_begintransfer~0
VB3L1 = (!TE1_d_read & (((TE1_d_write & !DC3_write_accepted)))) # (TE1_d_read & ((!DC3_read_accepted) # ((TE1_d_write & !DC3_write_accepted))));


--U2L69 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|av_waitrequest~1
U2L69 = (U2L68 & VB3L1);


--GC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_002:router_002|Equal3~3
GC1L6 = (GC1L3 & (GC1L4 & GC1L5));


--SB6_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]
--register power-up is low

SB6_mem_used[0] = DFFEAS(SB6L3, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB6L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0
SB6L5 = (DC3L8 & U2_av_waitrequest);


--SB6L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1
SB6L6 = ( SB6_mem_used[0] & ( SB6L5 & ( (!VB6_read_latency_shift_reg[0] & (((DB2_rst1 & GC1L6)) # (SB6_mem_used[1]))) ) ) ) # ( !SB6_mem_used[0] & ( SB6L5 & ( SB6_mem_used[1] ) ) ) # ( SB6_mem_used[0] & ( !SB6L5 & ( (SB6_mem_used[1] & !VB6_read_latency_shift_reg[0]) ) ) ) # ( !SB6_mem_used[0] & ( !SB6L5 & ( SB6_mem_used[1] ) ) );


--TE1_E_src1[10] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[10]
--register power-up is low

TE1_E_src1[10] = DFFEAS(TE1L701, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L360 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[10]~1
TE1L360 = (!TE1_E_src2[10] & ((!TE1_R_logic_op[1] & (!TE1_R_logic_op[0] & !TE1_E_src1[10])) # (TE1_R_logic_op[1] & ((TE1_E_src1[10]))))) # (TE1_E_src2[10] & (!TE1_R_logic_op[1] $ (((!TE1_R_logic_op[0]) # (!TE1_E_src1[10])))));


--TE1L317 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[10]~2
TE1L317 = ( TE1L62 & ( (!TE1_R_ctrl_shift_rot & ((!TE1_R_ctrl_logic) # ((TE1L360)))) # (TE1_R_ctrl_shift_rot & (((TE1_E_shift_rot_result[10])))) ) ) # ( !TE1L62 & ( (!TE1_R_ctrl_shift_rot & (TE1_R_ctrl_logic & ((TE1L360)))) # (TE1_R_ctrl_shift_rot & (((TE1_E_shift_rot_result[10])))) ) );


--TE1_E_src1[9] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[9]
--register power-up is low

TE1_E_src1[9] = DFFEAS(TE1L700, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L359 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[9]~2
TE1L359 = (!TE1_E_src2[9] & ((!TE1_R_logic_op[1] & (!TE1_R_logic_op[0] & !TE1_E_src1[9])) # (TE1_R_logic_op[1] & ((TE1_E_src1[9]))))) # (TE1_E_src2[9] & (!TE1_R_logic_op[1] $ (((!TE1_R_logic_op[0]) # (!TE1_E_src1[9])))));


--TE1L316 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[9]~3
TE1L316 = ( TE1L66 & ( (!TE1_R_ctrl_shift_rot & ((!TE1_R_ctrl_logic) # ((TE1L359)))) # (TE1_R_ctrl_shift_rot & (((TE1_E_shift_rot_result[9])))) ) ) # ( !TE1L66 & ( (!TE1_R_ctrl_shift_rot & (TE1_R_ctrl_logic & ((TE1L359)))) # (TE1_R_ctrl_shift_rot & (((TE1_E_shift_rot_result[9])))) ) );


--TE1_E_src1[8] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[8]
--register power-up is low

TE1_E_src1[8] = DFFEAS(TE1L699, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L358 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[8]~3
TE1L358 = (!TE1_E_src2[8] & ((!TE1_R_logic_op[1] & (!TE1_R_logic_op[0] & !TE1_E_src1[8])) # (TE1_R_logic_op[1] & ((TE1_E_src1[8]))))) # (TE1_E_src2[8] & (!TE1_R_logic_op[1] $ (((!TE1_R_logic_op[0]) # (!TE1_E_src1[8])))));


--TE1L315 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[8]~4
TE1L315 = ( TE1L70 & ( (!TE1_R_ctrl_shift_rot & ((!TE1_R_ctrl_logic) # ((TE1L358)))) # (TE1_R_ctrl_shift_rot & (((TE1_E_shift_rot_result[8])))) ) ) # ( !TE1L70 & ( (!TE1_R_ctrl_shift_rot & (TE1_R_ctrl_logic & ((TE1L358)))) # (TE1_R_ctrl_shift_rot & (((TE1_E_shift_rot_result[8])))) ) );


--TE1_E_src1[7] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[7]
--register power-up is low

TE1_E_src1[7] = DFFEAS(TE1L698, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L357 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[7]~4
TE1L357 = (!TE1_E_src2[7] & ((!TE1_R_logic_op[1] & (!TE1_R_logic_op[0] & !TE1_E_src1[7])) # (TE1_R_logic_op[1] & ((TE1_E_src1[7]))))) # (TE1_E_src2[7] & (!TE1_R_logic_op[1] $ (((!TE1_R_logic_op[0]) # (!TE1_E_src1[7])))));


--TE1L314 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[7]~5
TE1L314 = ( TE1L74 & ( (!TE1_R_ctrl_shift_rot & ((!TE1_R_ctrl_logic) # ((TE1L357)))) # (TE1_R_ctrl_shift_rot & (((TE1_E_shift_rot_result[7])))) ) ) # ( !TE1L74 & ( (!TE1_R_ctrl_shift_rot & (TE1_R_ctrl_logic & ((TE1L357)))) # (TE1_R_ctrl_shift_rot & (((TE1_E_shift_rot_result[7])))) ) );


--TE1_E_src1[6] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[6]
--register power-up is low

TE1_E_src1[6] = DFFEAS(TE1L697, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L356 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[6]~5
TE1L356 = (!TE1_E_src2[6] & ((!TE1_R_logic_op[1] & (!TE1_R_logic_op[0] & !TE1_E_src1[6])) # (TE1_R_logic_op[1] & ((TE1_E_src1[6]))))) # (TE1_E_src2[6] & (!TE1_R_logic_op[1] $ (((!TE1_R_logic_op[0]) # (!TE1_E_src1[6])))));


--TE1L313 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[6]~6
TE1L313 = ( TE1L78 & ( (!TE1_R_ctrl_shift_rot & ((!TE1_R_ctrl_logic) # ((TE1L356)))) # (TE1_R_ctrl_shift_rot & (((TE1_E_shift_rot_result[6])))) ) ) # ( !TE1L78 & ( (!TE1_R_ctrl_shift_rot & (TE1_R_ctrl_logic & ((TE1L356)))) # (TE1_R_ctrl_shift_rot & (((TE1_E_shift_rot_result[6])))) ) );


--TE1_E_src1[5] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[5]
--register power-up is low

TE1_E_src1[5] = DFFEAS(TE1L696, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L355 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[5]~6
TE1L355 = (!TE1_E_src2[5] & ((!TE1_R_logic_op[1] & (!TE1_R_logic_op[0] & !TE1_E_src1[5])) # (TE1_R_logic_op[1] & ((TE1_E_src1[5]))))) # (TE1_E_src2[5] & (!TE1_R_logic_op[1] $ (((!TE1_R_logic_op[0]) # (!TE1_E_src1[5])))));


--TE1L312 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[5]~7
TE1L312 = ( TE1L82 & ( (!TE1_R_ctrl_shift_rot & ((!TE1_R_ctrl_logic) # ((TE1L355)))) # (TE1_R_ctrl_shift_rot & (((TE1_E_shift_rot_result[5])))) ) ) # ( !TE1L82 & ( (!TE1_R_ctrl_shift_rot & (TE1_R_ctrl_logic & ((TE1L355)))) # (TE1_R_ctrl_shift_rot & (((TE1_E_shift_rot_result[5])))) ) );


--TE1_E_src2[4] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[4]
--register power-up is low

TE1_E_src2[4] = DFFEAS(TE1L730, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1_E_src1[4] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[4]
--register power-up is low

TE1_E_src1[4] = DFFEAS(TE1L695, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L354 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[4]~7
TE1L354 = (!TE1_E_src2[4] & ((!TE1_R_logic_op[1] & (!TE1_R_logic_op[0] & !TE1_E_src1[4])) # (TE1_R_logic_op[1] & ((TE1_E_src1[4]))))) # (TE1_E_src2[4] & (!TE1_R_logic_op[1] $ (((!TE1_R_logic_op[0]) # (!TE1_E_src1[4])))));


--TE1L311 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[4]~8
TE1L311 = ( TE1L86 & ( (!TE1_R_ctrl_shift_rot & ((!TE1_R_ctrl_logic) # ((TE1L354)))) # (TE1_R_ctrl_shift_rot & (((TE1_E_shift_rot_result[4])))) ) ) # ( !TE1L86 & ( (!TE1_R_ctrl_shift_rot & (TE1_R_ctrl_logic & ((TE1L354)))) # (TE1_R_ctrl_shift_rot & (((TE1_E_shift_rot_result[4])))) ) );


--TE1_E_src2[3] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[3]
--register power-up is low

TE1_E_src2[3] = DFFEAS(TE1L729, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1_E_src1[3] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[3]
--register power-up is low

TE1_E_src1[3] = DFFEAS(TE1L694, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L353 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[3]~8
TE1L353 = (!TE1_E_src2[3] & ((!TE1_R_logic_op[1] & (!TE1_R_logic_op[0] & !TE1_E_src1[3])) # (TE1_R_logic_op[1] & ((TE1_E_src1[3]))))) # (TE1_E_src2[3] & (!TE1_R_logic_op[1] $ (((!TE1_R_logic_op[0]) # (!TE1_E_src1[3])))));


--TE1L310 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[3]~9
TE1L310 = ( TE1L90 & ( (!TE1_R_ctrl_shift_rot & ((!TE1_R_ctrl_logic) # ((TE1L353)))) # (TE1_R_ctrl_shift_rot & (((TE1_E_shift_rot_result[3])))) ) ) # ( !TE1L90 & ( (!TE1_R_ctrl_shift_rot & (TE1_R_ctrl_logic & ((TE1L353)))) # (TE1_R_ctrl_shift_rot & (((TE1_E_shift_rot_result[3])))) ) );


--TE1_E_src1[15] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[15]
--register power-up is low

TE1_E_src1[15] = DFFEAS(TE1L706, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L365 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[15]~9
TE1L365 = (!TE1_E_src1[15] & ((!TE1_R_logic_op[1] & (!TE1_R_logic_op[0] & !TE1_E_src2[15])) # (TE1_R_logic_op[1] & ((TE1_E_src2[15]))))) # (TE1_E_src1[15] & (!TE1_R_logic_op[1] $ (((!TE1_R_logic_op[0]) # (!TE1_E_src2[15])))));


--TE1L322 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[15]~10
TE1L322 = ( TE1L94 & ( (!TE1_R_ctrl_shift_rot & ((!TE1_R_ctrl_logic) # ((TE1L365)))) # (TE1_R_ctrl_shift_rot & (((TE1_E_shift_rot_result[15])))) ) ) # ( !TE1L94 & ( (!TE1_R_ctrl_shift_rot & (TE1_R_ctrl_logic & ((TE1L365)))) # (TE1_R_ctrl_shift_rot & (((TE1_E_shift_rot_result[15])))) ) );


--TE1_E_src1[14] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[14]
--register power-up is low

TE1_E_src1[14] = DFFEAS(TE1L705, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L364 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[14]~10
TE1L364 = (!TE1_E_src2[14] & ((!TE1_R_logic_op[1] & (!TE1_R_logic_op[0] & !TE1_E_src1[14])) # (TE1_R_logic_op[1] & ((TE1_E_src1[14]))))) # (TE1_E_src2[14] & (!TE1_R_logic_op[1] $ (((!TE1_R_logic_op[0]) # (!TE1_E_src1[14])))));


--TE1L321 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[14]~11
TE1L321 = ( TE1L98 & ( (!TE1_R_ctrl_shift_rot & ((!TE1_R_ctrl_logic) # ((TE1L364)))) # (TE1_R_ctrl_shift_rot & (((TE1_E_shift_rot_result[14])))) ) ) # ( !TE1L98 & ( (!TE1_R_ctrl_shift_rot & (TE1_R_ctrl_logic & ((TE1L364)))) # (TE1_R_ctrl_shift_rot & (((TE1_E_shift_rot_result[14])))) ) );


--TE1_E_src1[13] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[13]
--register power-up is low

TE1_E_src1[13] = DFFEAS(TE1L704, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L363 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[13]~11
TE1L363 = (!TE1_E_src1[13] & ((!TE1_R_logic_op[1] & (!TE1_R_logic_op[0] & !TE1_E_src2[13])) # (TE1_R_logic_op[1] & ((TE1_E_src2[13]))))) # (TE1_E_src1[13] & (!TE1_R_logic_op[1] $ (((!TE1_R_logic_op[0]) # (!TE1_E_src2[13])))));


--TE1L320 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[13]~12
TE1L320 = ( TE1L102 & ( (!TE1_R_ctrl_shift_rot & ((!TE1_R_ctrl_logic) # ((TE1L363)))) # (TE1_R_ctrl_shift_rot & (((TE1_E_shift_rot_result[13])))) ) ) # ( !TE1L102 & ( (!TE1_R_ctrl_shift_rot & (TE1_R_ctrl_logic & ((TE1L363)))) # (TE1_R_ctrl_shift_rot & (((TE1_E_shift_rot_result[13])))) ) );


--TE1_E_src1[12] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[12]
--register power-up is low

TE1_E_src1[12] = DFFEAS(TE1L703, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L362 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[12]~12
TE1L362 = (!TE1_E_src2[12] & ((!TE1_R_logic_op[1] & (!TE1_R_logic_op[0] & !TE1_E_src1[12])) # (TE1_R_logic_op[1] & ((TE1_E_src1[12]))))) # (TE1_E_src2[12] & (!TE1_R_logic_op[1] $ (((!TE1_R_logic_op[0]) # (!TE1_E_src1[12])))));


--TE1L319 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[12]~13
TE1L319 = ( TE1L106 & ( (!TE1_R_ctrl_shift_rot & ((!TE1_R_ctrl_logic) # ((TE1L362)))) # (TE1_R_ctrl_shift_rot & (((TE1_E_shift_rot_result[12])))) ) ) # ( !TE1L106 & ( (!TE1_R_ctrl_shift_rot & (TE1_R_ctrl_logic & ((TE1L362)))) # (TE1_R_ctrl_shift_rot & (((TE1_E_shift_rot_result[12])))) ) );


--TE1_E_src1[11] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[11]
--register power-up is low

TE1_E_src1[11] = DFFEAS(TE1L702, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L361 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[11]~13
TE1L361 = (!TE1_E_src2[11] & ((!TE1_R_logic_op[1] & (!TE1_R_logic_op[0] & !TE1_E_src1[11])) # (TE1_R_logic_op[1] & ((TE1_E_src1[11]))))) # (TE1_E_src2[11] & (!TE1_R_logic_op[1] $ (((!TE1_R_logic_op[0]) # (!TE1_E_src1[11])))));


--TE1L318 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[11]~14
TE1L318 = ( TE1L110 & ( (!TE1_R_ctrl_shift_rot & ((!TE1_R_ctrl_logic) # ((TE1L361)))) # (TE1_R_ctrl_shift_rot & (((TE1_E_shift_rot_result[11])))) ) ) # ( !TE1L110 & ( (!TE1_R_ctrl_shift_rot & (TE1_R_ctrl_logic & ((TE1L361)))) # (TE1_R_ctrl_shift_rot & (((TE1_E_shift_rot_result[11])))) ) );


--MB4L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2
MB4L3 = ( U2_wr_rfifo & ( (!MB4_b_non_empty) # (((!DC3L8) # (!U2L68)) # (TE1_W_alu_result[2])) ) ) # ( !U2_wr_rfifo & ( (MB4_b_non_empty & (!TE1_W_alu_result[2] & (DC3L8 & U2L68))) ) );


--DB2_write1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write1
--register power-up is low

DB2_write1 = AMPP_FUNCTION(CLOCK_50, DB2_write, !VF2_r_sync_rst);


--DB2_write2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write2
--register power-up is low

DB2_write2 = AMPP_FUNCTION(CLOCK_50, DB2_write1, !VF2_r_sync_rst);


--DB2L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~0
DB2L2 = AMPP_FUNCTION(!DB2_write1, !DB2_write2);


--DB2_write_valid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid
--register power-up is low

DB2_write_valid = AMPP_FUNCTION(A1L22, DB2_td_shift[10], !A1L14, DB2L96);


--DB2L49 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~0
DB2L49 = AMPP_FUNCTION(!U2_t_dav, !DB2_write_stalled, !DB2_rst2, !DB2L50Q, !DB2L2, !DB2_write_valid);


--DB2_td_shift[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5]
--register power-up is low

DB2_td_shift[5] = AMPP_FUNCTION(A1L22, DB2L76, !A1L14, DB2L57);


--DB2_rdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[2]
--register power-up is low

DB2_rdata[2] = AMPP_FUNCTION(CLOCK_50, NB3_q_b[2], !VF2_r_sync_rst, DB2L22);


--DB2L75 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~8
DB2L75 = AMPP_FUNCTION(!DB2_count[9], !A1L20, !DB2L71, !DB2_td_shift[5], !DB2_rdata[2]);


--VF2_altera_reset_synchronizer_int_chain[1] is nios_system:u0|nios_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]
--register power-up is low

VF2_altera_reset_synchronizer_int_chain[1] = DFFEAS(VF2_altera_reset_synchronizer_int_chain[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VF2_r_sync_rst_chain[3] is nios_system:u0|nios_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|r_sync_rst_chain[3]
--register power-up is low

VF2_r_sync_rst_chain[3] = DFFEAS(VF2_altera_reset_synchronizer_int_chain[2], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VF2L18 is nios_system:u0|nios_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|r_sync_rst_chain~1
VF2L18 = (VF2_altera_reset_synchronizer_int_chain[2] & VF2_r_sync_rst_chain[3]);


--JE1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0
JE1L4 = (!A1L28 & !A1L29);


--YD1_monitor_error is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error
--register power-up is low

YD1_monitor_error = DFFEAS(YD1L6, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--JE1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~18
JE1L64 = (!GE1L2 & (JE1L4 & ((YD1_monitor_error)))) # (GE1L2 & (((JE1_sr[35]))));


--JE1L47 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~19
JE1L47 = ( A1L28 & ( A1L29 & ( (A1L41 & (!A1L52 & A1L27)) ) ) ) # ( !A1L28 & ( A1L29 & ( (!A1L52 & (A1L27 & ((A1L32) # (A1L41)))) ) ) ) # ( A1L28 & ( !A1L29 & ( (!A1L52 & (A1L27 & ((A1L32) # (A1L41)))) ) ) ) # ( !A1L28 & ( !A1L29 & ( (!A1L52 & (A1L27 & ((A1L32) # (A1L41)))) ) ) );


--JE1L65 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~20
JE1L65 = ( FE1_MonDReg[24] & ( (!GE1L2 & ((!A1L29) # ((WD1_break_readreg[24])))) # (GE1L2 & (((JE1_sr[26])))) ) ) # ( !FE1_MonDReg[24] & ( (!GE1L2 & (A1L29 & ((WD1_break_readreg[24])))) # (GE1L2 & (((JE1_sr[26])))) ) );


--JE1L39 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[27]~21
JE1L39 = ( !A1L29 & ( (A1L28 & ((!A1L41) # ((!A1L27) # (A1L52)))) ) );


--YB1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src3_valid~0
YB1L10 = ( DC1_write_accepted & ( EC1L2 & ( (DB1_rst1 & (MD1_d_read & !DC1_read_accepted)) ) ) ) # ( !DC1_write_accepted & ( EC1L2 & ( (DB1_rst1 & (((MD1_d_read & !DC1_read_accepted)) # (MD1_d_write))) ) ) );


--ZB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src0_valid~0
ZB1L1 = ( !MD1_F_pc[11] & ( CC2L1 & ( (MD1_F_pc[12] & (MD1_F_pc[13] & (MD1_F_pc[9] & MD1_F_pc[10]))) ) ) );


--YC2_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]
--register power-up is low

YC2_top_priority_reg[0] = DFFEAS(YC2L6, CLOCK_50, !VF1_r_sync_rst,  , YC2L5,  ,  ,  ,  );


--YC2_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]
--register power-up is low

YC2_top_priority_reg[1] = DFFEAS(YC2L1, CLOCK_50, !VF1_r_sync_rst,  , YC2L5,  ,  ,  ,  );


--YC2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|grant[0]~0
YC2L1 = (YB1L10 & ((!YC2_top_priority_reg[0]) # ((!ZB1L1 & YC2_top_priority_reg[1]))));


--SB4L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0
SB4L16 = (!FE1_waitrequest & !SB4_mem_used[1]);


--BC2_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|packet_in_progress
--register power-up is low

BC2_packet_in_progress = DFFEAS(BC2L3, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC2L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|update_grant~0
BC2L54 = ( BC2_packet_in_progress & ( (BC2_WideOr1 & (SB4L16 & ((BC2_saved_grant[1]) # (BC2_saved_grant[0])))) ) ) # ( !BC2_packet_in_progress & ( (!BC2_WideOr1) # ((SB4L16 & ((BC2_saved_grant[1]) # (BC2_saved_grant[0])))) ) );


--YC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|grant[1]~1
YC2L2 = (ZB1L1 & (((!YB1L10 & !YC2_top_priority_reg[0])) # (YC2_top_priority_reg[1])));


--MD1_R_ctrl_exception is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_exception
--register power-up is low

MD1_R_ctrl_exception = DFFEAS(MD1L209, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L651 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.01~0
MD1L651 = (MD1_R_ctrl_break & !MD1_R_ctrl_exception);


--MD1_W_cmp_result is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_cmp_result
--register power-up is low

MD1_W_cmp_result = DFFEAS(MD1L342, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1_R_ctrl_br is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br
--register power-up is low

MD1_R_ctrl_br = DFFEAS(MD1L661, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1_R_ctrl_uncond_cti_non_br is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_uncond_cti_non_br
--register power-up is low

MD1_R_ctrl_uncond_cti_non_br = DFFEAS(MD1L250, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1_R_ctrl_br_uncond is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_uncond
--register power-up is low

MD1_R_ctrl_br_uncond = DFFEAS(MD1L547, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L653 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt~0
MD1L653 = (!MD1_R_ctrl_uncond_cti_non_br & (!MD1_R_ctrl_br_uncond & ((!MD1_W_cmp_result) # (!MD1_R_ctrl_br))));


--MD1L652 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.10~0
MD1L652 = (!MD1_R_ctrl_break & (!MD1_R_ctrl_exception & !MD1L653));


--MD1L637 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[0]~0
MD1L637 = (!MD1L651 & ((!MD1L652 & ((MD1L2))) # (MD1L652 & (MD1L110))));


--MD1L650 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt~1
MD1L650 = ((!MD1L652 & ((MD1L6))) # (MD1L652 & (MD1L66))) # (MD1L651);


--MD1L639 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[2]~2
MD1L639 = (!MD1L651 & ((!MD1L652 & ((MD1L10))) # (MD1L652 & (MD1L62))));


--MD1L638 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[1]~3
MD1L638 = (!MD1L651 & ((!MD1L652 & ((MD1L14))) # (MD1L652 & (MD1L58))));


--MD1L644 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[8]~4
MD1L644 = (!MD1L651 & ((!MD1L652 & ((MD1L18))) # (MD1L652 & (MD1L82))));


--MD1L643 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[7]~5
MD1L643 = (!MD1L651 & ((!MD1L652 & ((MD1L22))) # (MD1L652 & (MD1L78))));


--MD1L642 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[6]~6
MD1L642 = (!MD1L651 & ((!MD1L652 & ((MD1L26))) # (MD1L652 & (MD1L74))));


--MD1L641 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[5]~7
MD1L641 = (!MD1L651 & ((!MD1L652 & ((MD1L30))) # (MD1L652 & (MD1L70))));


--MD1L640 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[4]~8
MD1L640 = (!MD1L651 & ((!MD1L652 & ((MD1L34))) # (MD1L652 & (MD1L90))));


--FE1L154 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0
FE1L154 = (!QD1_address[8] & FE1_jtag_ram_access);


--QD1_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read
--register power-up is low

QD1_read = DFFEAS(QD1L55, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FE1_avalon_ociram_readdata_ready is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready
--register power-up is low

FE1_avalon_ociram_readdata_ready = DFFEAS(FE1L96, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FE1L155 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1
FE1L155 = ( FE1_avalon_ociram_readdata_ready & ( (!FE1_waitrequest) # ((!QD1_write & ((!QD1_read))) # (QD1_write & (FE1L154))) ) ) # ( !FE1_avalon_ociram_readdata_ready & ( (!QD1_write) # ((!FE1_waitrequest) # (FE1L154)) ) );


--SB4L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0
SB4L13 = ( DC2_read_accepted & ( (DC1L11 & BC2_saved_grant[0]) ) ) # ( !DC2_read_accepted & ( (!DC1L11 & (((BC2_saved_grant[1] & !MD1_i_read)))) # (DC1L11 & (((BC2_saved_grant[1] & !MD1_i_read)) # (BC2_saved_grant[0]))) ) );


--RB4L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|local_read~0
RB4L1 = (BC2_WideOr1 & SB4L13);


--SB4_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]
--register power-up is low

SB4_mem_used[0] = DFFEAS(SB4L9, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB4L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0
SB4L11 = ( SB4_mem_used[0] & ( (!VB4_read_latency_shift_reg[0] & (((!FE1_waitrequest & RB4L1)) # (SB4_mem_used[1]))) ) ) # ( !SB4_mem_used[0] & ( SB4_mem_used[1] ) );


--YB1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~5
YB1L8 = (!SB3_mem_used[1] & (VB3_av_readdata_pre[1] & (VB3L8 & YB1L3)));


--MD1_E_st_stall is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_stall
MD1_E_st_stall = ( YB1L2 & ( DC1L3 & ( ((MD1_d_write & (DC1L1 & !YB1L8))) # (MD1L951) ) ) ) # ( !YB1L2 & ( DC1L3 & ( MD1L951 ) ) ) # ( YB1L2 & ( !DC1L3 & ( (MD1L951) # (MD1_d_write) ) ) ) # ( !YB1L2 & ( !DC1L3 & ( (MD1L951) # (MD1_d_write) ) ) );


--DC1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted~0
DC1L13 = ( YB1L2 & ( !DC1L4 & ( ((DB1_rst1 & (MD1_d_write & YB1L8))) # (DC1_write_accepted) ) ) ) # ( !YB1L2 & ( !DC1L4 & ( ((DB1_rst1 & MD1_d_write)) # (DC1_write_accepted) ) ) );


--MD1L991 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read_nxt~0
MD1L991 = (!MD1_W_valid & (((ZB5L2) # (ZB4L2)) # (MD1_i_read)));


--BC3_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|saved_grant[1]
--register power-up is low

BC3_saved_grant[1] = DFFEAS(YC3L2, CLOCK_50, !VF1_r_sync_rst,  , BC3L57,  ,  ,  ,  );


--DC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~0
DC2L2 = ( BC3_saved_grant[1] & ( (!FC1L1 & (((!SB5_mem_used[1])))) # (FC1L1 & (BC2_saved_grant[1] & (SB4L16))) ) ) # ( !BC3_saved_grant[1] & ( (BC2_saved_grant[1] & (FC1L1 & SB4L16)) ) );


--DC2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~1
DC2L3 = ( !ZB5L2 & ( DC2L2 & ( (!ZB4L2 & (((DB1_rst1 & !MD1_i_read)) # (DC2_read_accepted))) ) ) ) # ( !ZB5L2 & ( !DC2L2 & ( (DC2_read_accepted & !ZB4L2) ) ) );


--MD1L648 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[12]~9
MD1L648 = ( MD1L38 & ( (!MD1_R_ctrl_exception & (((!MD1L102 & !MD1L653)) # (MD1_R_ctrl_break))) ) ) # ( !MD1L38 & ( (!MD1_R_ctrl_exception & (((!MD1L102) # (MD1L653)) # (MD1_R_ctrl_break))) ) );


--MD1L649 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[13]~10
MD1L649 = ((!MD1L652 & ((MD1L42))) # (MD1L652 & (MD1L106))) # (MD1L651);


--MD1L645 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[9]~11
MD1L645 = ((!MD1L652 & ((MD1L46))) # (MD1L652 & (MD1L98))) # (MD1L651);


--MD1L646 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[10]~12
MD1L646 = ((!MD1L652 & ((MD1L50))) # (MD1L652 & (MD1L94))) # (MD1L651);


--MD1L647 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[11]~13
MD1L647 = (!MD1L651 & ((!MD1L652 & ((MD1L54))) # (MD1L652 & (MD1L86))));


--FE1_MonDReg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]
--register power-up is low

FE1_MonDReg[4] = DFFEAS(FE1L84, CLOCK_50,  ,  , FE1L50,  ,  ,  ,  );


--JE1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~22
JE1L66 = ( FE1_MonDReg[4] & ( (!GE1L2 & ((!A1L29) # ((WD1_break_readreg[4])))) # (GE1L2 & (((JE1_sr[6])))) ) ) # ( !FE1_MonDReg[4] & ( (!GE1L2 & (A1L29 & ((WD1_break_readreg[4])))) # (GE1L2 & (((JE1_sr[6])))) ) );


--HE1_jdo[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]
--register power-up is low

HE1_jdo[6] = DFFEAS(JE1_sr[6], CLOCK_50,  ,  , HE1_update_jdo_strobe,  ,  ,  ,  );


--QD1_writedata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[2]
--register power-up is low

QD1_writedata[2] = DFFEAS(BC2L24, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FE1L121 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2
FE1L121 = (!FE1_jtag_ram_access & ((QD1_writedata[2]))) # (FE1_jtag_ram_access & (FE1_MonDReg[2]));


--MD1_d_writedata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[1]
--register power-up is low

MD1_d_writedata[1] = DFFEAS(TD2_q_b[1], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC2L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~2
BC2L23 = (BC2_saved_grant[0] & MD1_d_writedata[1]);


--LE4_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1
--register power-up is low

LE4_din_s1 = DFFEAS(GE1L3, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LE5_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1
--register power-up is low

LE5_din_s1 = DFFEAS(GE1_virtual_state_uir, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--WF2_altera_reset_synchronizer_int_chain[0] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]
--register power-up is low

WF2_altera_reset_synchronizer_int_chain[0] = DFFEAS(WF2_altera_reset_synchronizer_int_chain[1], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--JE1_sr[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31]
--register power-up is low

JE1_sr[31] = DFFEAS(JE1L76, A1L48,  ,  ,  ,  ,  ,  ,  );


--JE1_sr[33] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[33]
--register power-up is low

JE1_sr[33] = DFFEAS(JE1L78, A1L48,  ,  , JE1L47,  ,  ,  ,  );


--MD1L235 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~1
MD1L235 = (!MD1_D_iw[4] & MD1L234);


--MD1L232 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~0
MD1L232 = (MD1_D_iw[0] & (!MD1_D_iw[3] & ((MD1_D_iw[2]) # (MD1_D_iw[1]))));


--MD1L233 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~1
MD1L233 = (!MD1L232) # (MD1_D_iw[4]);


--MD1L385 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en~0
MD1L385 = (!MD1L235 & (((!MD1L114 & !MD1L118)) # (MD1L233))) # (MD1L235 & (((!MD1L233) # (!MD1L118))));


--MD1L559 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~1
MD1L559 = ( !MD1_D_iw[15] & ( !MD1_D_iw[16] & ( (MD1_D_iw[11] & (!MD1_D_iw[12] & (!MD1_D_iw[13] & !MD1_D_iw[14]))) ) ) );


--MD1_W_bstatus_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg
--register power-up is low

MD1_W_bstatus_reg = DFFEAS(MD1L773, CLOCK_50, !VF1_r_sync_rst,  , MD1_E_valid_from_R,  ,  ,  ,  );


--MD1L587 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal132~0
MD1L587 = ( !MD1_D_iw[7] & ( (!MD1_D_iw[8] & (!MD1_D_iw[9] & (!MD1_D_iw[10] & !MD1_D_iw[6]))) ) );


--MD1_R_ctrl_wrctl_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_wrctl_inst
--register power-up is low

MD1_R_ctrl_wrctl_inst = DFFEAS(MD1_D_op_wrctl, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L827 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~0
MD1L827 = (!MD1L587 & (MD1_W_status_reg_pie)) # (MD1L587 & ((!MD1_R_ctrl_wrctl_inst & (MD1_W_status_reg_pie)) # (MD1_R_ctrl_wrctl_inst & ((MD1_E_src1[0])))));


--MD1L828 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~1
MD1L828 = ( MD1_W_bstatus_reg & ( MD1L827 & ( (!MD1L543) # ((!MD1L559) # (MD1_W_estatus_reg)) ) ) ) # ( !MD1_W_bstatus_reg & ( MD1L827 & ( (!MD1L543) # ((!MD1L559 & (!MD1L558)) # (MD1L559 & ((MD1_W_estatus_reg)))) ) ) ) # ( MD1_W_bstatus_reg & ( !MD1L827 & ( (MD1L543 & ((!MD1L559 & (MD1L558)) # (MD1L559 & ((MD1_W_estatus_reg))))) ) ) ) # ( !MD1_W_bstatus_reg & ( !MD1L827 & ( (MD1L543 & (MD1L559 & MD1_W_estatus_reg)) ) ) );


--MD1L829 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~2
MD1L829 = (!MD1_R_ctrl_break & (!MD1_R_ctrl_exception & MD1L828));


--MD1_W_ienable_reg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[0]
--register power-up is low

MD1_W_ienable_reg[0] = DFFEAS(MD1_E_src1[0], CLOCK_50, !VF1_r_sync_rst,  , MD1L786,  ,  ,  ,  );


--VD1_oci_ienable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]
--register power-up is low

VD1_oci_ienable[0] = DFFEAS(VD1L5, CLOCK_50, !VF1_r_sync_rst,  , VD1L12,  ,  ,  ,  );


--U1_fifo_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AE
--register power-up is low

U1_fifo_AE = DFFEAS(U1L58, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1_ien_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE
--register power-up is low

U1_ien_AE = DFFEAS(MD1_d_writedata[1], CLOCK_50, !VF1_r_sync_rst,  , U1L79,  ,  ,  ,  );


--U1_av_readdata[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[9]
U1_av_readdata[9] = (U1_fifo_AE & U1_ien_AE);


--U1_ien_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AF
--register power-up is low

U1_ien_AF = DFFEAS(MD1_d_writedata[0], CLOCK_50, !VF1_r_sync_rst,  , U1L79,  ,  ,  ,  );


--U1_pause_irq is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq
--register power-up is low

U1_pause_irq = DFFEAS(U1L82, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1_fifo_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AF
--register power-up is low

U1_fifo_AF = DFFEAS(U1L60, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1L66 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[8]~0
U1L66 = (U1_ien_AF & ((U1_fifo_AF) # (U1_pause_irq)));


--MD1L789 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_nxt[0]~0
MD1L789 = (MD1_W_ienable_reg[0] & (!VD1_oci_ienable[0] & ((U1L66) # (U1_av_readdata[9]))));


--QD1_readdata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[0]
--register power-up is low

QD1_readdata[0] = DFFEAS(QD1L51, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VB4L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0
VB4L36 = (DB1_rst1 & (SB4L16 & RB4L1));


--SB4_mem[1][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][73]
--register power-up is low

SB4_mem[1][73] = DFFEAS(SB4L14, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB4L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1
SB4L14 = (!SB4_mem_used[1] & (BC2_saved_grant[1])) # (SB4_mem_used[1] & ((SB4_mem[1][73])));


--SB4L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1
SB4L12 = (!SB4_mem_used[0]) # (VB4_read_latency_shift_reg[0]);


--SB4_mem[1][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][55]
--register power-up is low

SB4_mem[1][55] = DFFEAS(SB4L15, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB4L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2
SB4L15 = (!SB4_mem_used[1] & (SB4L13)) # (SB4_mem_used[1] & ((SB4_mem[1][55])));


--YB1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src4_valid~1
YB1L12 = ( !EC1L2 & ( !EC1L1 & ( (!EC1L3) # ((!EC1L4) # ((!MD1_W_alu_result[3] & !DC1L11))) ) ) );


--BC3L55 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_valid~0
BC3L55 = (CC2L1 & (!FC1L1 & BC3_saved_grant[1]));


--Y1L1 is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|wren~0
Y1L1 = ( SB5_mem_used[1] & ( BC3L55 ) ) # ( !SB5_mem_used[1] & ( BC3L55 & ( (!U1L63) # (!BC3_saved_grant[0]) ) ) ) # ( SB5_mem_used[1] & ( !BC3L55 ) ) # ( !SB5_mem_used[1] & ( !BC3L55 & ( (!U1L63) # ((!U1L69) # ((!BC3_saved_grant[0]) # (!YB1L12))) ) ) );


--BC3L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~0
BC3L23 = (MD1_d_writedata[0] & BC3_saved_grant[0]);


--BC3_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_data[38]
BC3_src_data[38] = (!MD1_W_alu_result[2] & (MD1_F_pc[0] & ((BC3_saved_grant[1])))) # (MD1_W_alu_result[2] & (((MD1_F_pc[0] & BC3_saved_grant[1])) # (BC3_saved_grant[0])));


--BC3_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_data[39]
BC3_src_data[39] = (!MD1_W_alu_result[3] & (MD1_F_pc[1] & ((BC3_saved_grant[1])))) # (MD1_W_alu_result[3] & (((MD1_F_pc[1] & BC3_saved_grant[1])) # (BC3_saved_grant[0])));


--BC3_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_data[40]
BC3_src_data[40] = (!MD1_W_alu_result[4] & (MD1_F_pc[2] & ((BC3_saved_grant[1])))) # (MD1_W_alu_result[4] & (((MD1_F_pc[2] & BC3_saved_grant[1])) # (BC3_saved_grant[0])));


--BC3_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_data[41]
BC3_src_data[41] = (!MD1_W_alu_result[5] & (MD1_F_pc[3] & ((BC3_saved_grant[1])))) # (MD1_W_alu_result[5] & (((MD1_F_pc[3] & BC3_saved_grant[1])) # (BC3_saved_grant[0])));


--BC3_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_data[42]
BC3_src_data[42] = (!MD1_W_alu_result[6] & (MD1_F_pc[4] & ((BC3_saved_grant[1])))) # (MD1_W_alu_result[6] & (((MD1_F_pc[4] & BC3_saved_grant[1])) # (BC3_saved_grant[0])));


--BC3_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_data[43]
BC3_src_data[43] = (!MD1_W_alu_result[7] & (MD1_F_pc[5] & ((BC3_saved_grant[1])))) # (MD1_W_alu_result[7] & (((MD1_F_pc[5] & BC3_saved_grant[1])) # (BC3_saved_grant[0])));


--BC3_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_data[44]
BC3_src_data[44] = (!MD1_W_alu_result[8] & (MD1_F_pc[6] & ((BC3_saved_grant[1])))) # (MD1_W_alu_result[8] & (((MD1_F_pc[6] & BC3_saved_grant[1])) # (BC3_saved_grant[0])));


--BC3_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_data[45]
BC3_src_data[45] = (!MD1_W_alu_result[9] & (MD1_F_pc[7] & ((BC3_saved_grant[1])))) # (MD1_W_alu_result[9] & (((MD1_F_pc[7] & BC3_saved_grant[1])) # (BC3_saved_grant[0])));


--BC3_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_data[46]
BC3_src_data[46] = (!MD1_W_alu_result[10] & (MD1_F_pc[8] & ((BC3_saved_grant[1])))) # (MD1_W_alu_result[10] & (((MD1_F_pc[8] & BC3_saved_grant[1])) # (BC3_saved_grant[0])));


--BC3_src_data[47] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_data[47]
BC3_src_data[47] = (!MD1_W_alu_result[11] & (MD1_F_pc[9] & ((BC3_saved_grant[1])))) # (MD1_W_alu_result[11] & (((MD1_F_pc[9] & BC3_saved_grant[1])) # (BC3_saved_grant[0])));


--BC3_src_data[48] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_data[48]
BC3_src_data[48] = (!MD1_W_alu_result[12] & (MD1_F_pc[10] & ((BC3_saved_grant[1])))) # (MD1_W_alu_result[12] & (((MD1_F_pc[10] & BC3_saved_grant[1])) # (BC3_saved_grant[0])));


--BC3_src_data[49] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_data[49]
BC3_src_data[49] = (!MD1_W_alu_result[13] & (MD1_F_pc[11] & ((BC3_saved_grant[1])))) # (MD1_W_alu_result[13] & (((MD1_F_pc[11] & BC3_saved_grant[1])) # (BC3_saved_grant[0])));


--BC3_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_data[32]
BC3_src_data[32] = ((MD1_d_byteenable[0] & BC3_saved_grant[0])) # (BC3_saved_grant[1]);


--SB5L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~0
SB5L13 = ( BC3_saved_grant[1] & ( (!DC1L11 & (!MD1_i_read & (!DC2_read_accepted))) # (DC1L11 & (((!MD1_i_read & !DC2_read_accepted)) # (BC3_saved_grant[0]))) ) ) # ( !BC3_saved_grant[1] & ( (DC1L11 & BC3_saved_grant[0]) ) );


--RB5L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|local_read~0
RB5L1 = ( SB5L13 & ( ((U1L69 & (BC3_saved_grant[0] & YB1L12))) # (BC3L55) ) );


--VB5L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg~0
VB5L3 = (YB1L6 & RB5L1);


--SB5_mem[1][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73]
--register power-up is low

SB5_mem[1][73] = DFFEAS(SB5L14, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB5L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~1
SB5L14 = (!SB5_mem_used[1] & (BC3_saved_grant[1])) # (SB5_mem_used[1] & ((SB5_mem[1][73])));


--SB5_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]
--register power-up is low

SB5_mem_used[0] = DFFEAS(SB5L9, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB5L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0
SB5L11 = (!SB5_mem_used[0]) # (VB5_read_latency_shift_reg[0]);


--SB5_mem[1][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][55]
--register power-up is low

SB5_mem[1][55] = DFFEAS(SB5L15, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB5L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~2
SB5L15 = (!SB5_mem_used[1] & (SB5L13)) # (SB5_mem_used[1] & ((SB5_mem[1][55])));


--MD1L988 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending_nxt~0
MD1L988 = (!MD1_hbreak_pending & ((MD1L989))) # (MD1_hbreak_pending & (!MD1_hbreak_enabled));


--HE1_jdo[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]
--register power-up is low

HE1_jdo[21] = DFFEAS(JE1_sr[21], CLOCK_50,  ,  , HE1_update_jdo_strobe,  ,  ,  ,  );


--HE1_jdo[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20]
--register power-up is low

HE1_jdo[20] = DFFEAS(JE1_sr[20], CLOCK_50,  ,  , HE1_update_jdo_strobe,  ,  ,  ,  );


--YD1_break_on_reset is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset
--register power-up is low

YD1_break_on_reset = DFFEAS(YD1L2, CLOCK_50,  ,  , HE1_take_action_ocimem_a,  ,  ,  ,  );


--LE1_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]
--register power-up is low

LE1_dreg[0] = DFFEAS(LE1_din_s1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--YD1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0
YD1L4 = ( YD1_break_on_reset & ( LE1_dreg[0] & ( (!HE1_take_action_ocimem_a) # (((YD1_jtag_break & !HE1_jdo[20])) # (HE1_jdo[21])) ) ) ) # ( !YD1_break_on_reset & ( LE1_dreg[0] & ( (HE1_take_action_ocimem_a & (((YD1_jtag_break & !HE1_jdo[20])) # (HE1_jdo[21]))) ) ) ) # ( YD1_break_on_reset & ( !LE1_dreg[0] & ( (!HE1_take_action_ocimem_a & (YD1_jtag_break)) # (HE1_take_action_ocimem_a & (((YD1_jtag_break & !HE1_jdo[20])) # (HE1_jdo[21]))) ) ) ) # ( !YD1_break_on_reset & ( !LE1_dreg[0] & ( (!HE1_take_action_ocimem_a & (YD1_jtag_break)) # (HE1_take_action_ocimem_a & (((YD1_jtag_break & !HE1_jdo[20])) # (HE1_jdo[21]))) ) ) );


--VD1_oci_single_step_mode is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode
--register power-up is low

VD1_oci_single_step_mode = DFFEAS(VD1L11, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L994 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst~0
MD1L994 = (VD1_oci_single_step_mode & (((MD1_wait_for_one_post_bret_inst & !MD1L654)) # (MD1_hbreak_enabled)));


--MD1L831 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid~0
MD1L831 = ( !MD1L538 & ( !MD1L540 & ( (MD1_E_valid_from_R & (!MD1L951 & ((!MD1_d_write) # (DC1L4)))) ) ) );


--QD1_readdata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[1]
--register power-up is low

QD1_readdata[1] = DFFEAS(QD1L52, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--BC3L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~1
BC3L24 = (BC3_saved_grant[0] & MD1_d_writedata[1]);


--MD1_d_writedata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[2]
--register power-up is low

MD1_d_writedata[2] = DFFEAS(TD2_q_b[2], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC3L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~2
BC3L25 = (BC3_saved_grant[0] & MD1_d_writedata[2]);


--MD1_d_writedata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[3]
--register power-up is low

MD1_d_writedata[3] = DFFEAS(TD2_q_b[3], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC3L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~3
BC3L26 = (BC3_saved_grant[0] & MD1_d_writedata[3]);


--MD1_d_writedata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[4]
--register power-up is low

MD1_d_writedata[4] = DFFEAS(TD2_q_b[4], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC3L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~4
BC3L27 = (BC3_saved_grant[0] & MD1_d_writedata[4]);


--MD1_d_writedata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[5]
--register power-up is low

MD1_d_writedata[5] = DFFEAS(TD2_q_b[5], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC3L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~5
BC3L28 = (BC3_saved_grant[0] & MD1_d_writedata[5]);


--BC3L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~6
BC3L29 = (BC3_saved_grant[0] & MD1_d_writedata[11]);


--BC3_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_data[33]
BC3_src_data[33] = ((MD1_d_byteenable[1] & BC3_saved_grant[0])) # (BC3_saved_grant[1]);


--BC3L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~7
BC3L30 = (BC3_saved_grant[0] & MD1_d_writedata[12]);


--BC3L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~8
BC3L31 = (BC3_saved_grant[0] & MD1_d_writedata[13]);


--BC3L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~9
BC3L32 = (BC3_saved_grant[0] & MD1_d_writedata[14]);


--BC3L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~10
BC3L33 = (BC3_saved_grant[0] & MD1_d_writedata[15]);


--BC3L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~11
BC3L34 = (BC3_saved_grant[0] & MD1_d_writedata[16]);


--MD1_d_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[2]
--register power-up is low

MD1_d_byteenable[2] = DFFEAS(MD1L383, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC3_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_data[34]
BC3_src_data[34] = ((BC3_saved_grant[0] & MD1_d_byteenable[2])) # (BC3_saved_grant[1]);


--MD1_D_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_valid
--register power-up is low

MD1_D_valid = DFFEAS(MD1L654, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L249 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_st~0
MD1L249 = (MD1_D_iw[0] & (!MD1_D_iw[1] & ((!MD1_D_iw[4]) # (!MD1_D_iw[3]))));


--YB1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src2_valid~0
YB1L9 = ( U1L69 & ( (!MD1_W_alu_result[3] & (EC1L3 & (EC1L4 & DC1L11))) ) );


--YB2L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux_002|src0_valid~1
YB2L11 = (GC1L3 & (GC1L4 & (YB2L10 & GC1L9)));


--RB3L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|local_read~0
RB3L1 = ( YB1L9 & ( YB2L11 & ( (!DC1L11 & (DC3L8 & ((BC1_saved_grant[1])))) # (DC1L11 & (((DC3L8 & BC1_saved_grant[1])) # (BC1_saved_grant[0]))) ) ) ) # ( !YB1L9 & ( YB2L11 & ( (BC1_saved_grant[1] & (((DC1L11 & BC1_saved_grant[0])) # (DC3L8))) ) ) ) # ( YB1L9 & ( !YB2L11 & ( (BC1_saved_grant[0] & (((DC3L8 & BC1_saved_grant[1])) # (DC1L11))) ) ) );


--SB3_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]
--register power-up is low

SB3_mem_used[0] = DFFEAS(SB3L8, CLOCK_50, WF5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--SB3L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0
SB3L10 = ( RB3L1 & ( SB3_mem_used[0] & ( (!VB3_read_latency_shift_reg[0] & (((VB3_av_readdata_pre[1] & VB3L8)) # (SB3_mem_used[1]))) ) ) ) # ( !RB3L1 & ( SB3_mem_used[0] & ( (SB3_mem_used[1] & !VB3_read_latency_shift_reg[0]) ) ) ) # ( RB3L1 & ( !SB3_mem_used[0] & ( SB3_mem_used[1] ) ) ) # ( !RB3L1 & ( !SB3_mem_used[0] & ( SB3_mem_used[1] ) ) );


--WF5_altera_reset_synchronizer_int_chain_out is nios_system:u0|nios_system_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
--register power-up is low

WF5_altera_reset_synchronizer_int_chain_out = DFFEAS(WF5_altera_reset_synchronizer_int_chain[0], CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--VB3L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_begintransfer~1
VB3L2 = (!MD1_d_read & (((MD1_d_write & !DC1_write_accepted)))) # (MD1_d_read & ((!DC1_read_accepted) # ((MD1_d_write & !DC1_write_accepted))));


--VB3L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~0
VB3L15 = ( VB3L1 & ( (VB3_av_readdata_pre[1] & (((VB3L2 & BC1_saved_grant[0])) # (BC1_saved_grant[1]))) ) ) # ( !VB3L1 & ( (VB3L2 & (BC1_saved_grant[0] & VB3_av_readdata_pre[1])) ) );


--VB3L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter~1
VB3L16 = ( BC1_WideOr1 & ( VB3L15 & ( (!SB3_mem_used[1] & ((!VB3_wait_latency_counter[1] & (VB3_wait_latency_counter[0] & RB3L2)) # (VB3_wait_latency_counter[1] & (!VB3_wait_latency_counter[0])))) ) ) );


--VB3L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter~2
VB3L17 = ( VB3L15 & ( (!SB3_mem_used[1] & (!VB3_wait_latency_counter[0] & (BC1_WideOr1 & !VB3L8))) ) );


--YC1_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]
--register power-up is low

YC1_top_priority_reg[0] = DFFEAS(YC1L7, CLOCK_50, WF5_altera_reset_synchronizer_int_chain_out,  , YC1L6,  ,  ,  ,  );


--YC1_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]
--register power-up is low

YC1_top_priority_reg[1] = DFFEAS(YC1L1, CLOCK_50, WF5_altera_reset_synchronizer_int_chain_out,  , YC1L6,  ,  ,  ,  );


--YC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|grant[0]~0
YC1L1 = (YB1L9 & ((!YC1_top_priority_reg[0]) # ((!YB2L11 & YC1_top_priority_reg[1]))));


--BC1_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|packet_in_progress
--register power-up is low

BC1_packet_in_progress = DFFEAS(BC1L4, CLOCK_50, WF5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--BC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|always6~0
BC1L2 = (!BC1L10 & (!BC1L11 & !BC1_packet_in_progress));


--BC1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|update_grant~0
BC1L12 = ( BC1_WideOr1 & ( ((!SB3_mem_used[1] & (VB3_av_readdata_pre[1] & VB3L8))) # (BC1L2) ) ) # ( !BC1_WideOr1 & ( BC1L2 ) );


--YC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|grant[1]~1
YC1L2 = (YB2L11 & (((!YB1L9 & !YC1_top_priority_reg[0])) # (YC1_top_priority_reg[1])));


--TE1_E_st_stall is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_st_stall
TE1_E_st_stall = ( YB2L3 & ( DC3L3 & ( ((TE1_d_write & (DC3L1 & !YB2L9))) # (TE1L954) ) ) ) # ( !YB2L3 & ( DC3L3 & ( TE1L954 ) ) ) # ( YB2L3 & ( !DC3L3 & ( (TE1L954) # (TE1_d_write) ) ) ) # ( !YB2L3 & ( !DC3L3 & ( (TE1L954) # (TE1_d_write) ) ) );


--YB2_WideOr0 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux_002|WideOr0
YB2_WideOr0 = ( YB2L2 & ( (!VB3L11 & ((!RB7_cp_ready) # ((!YB2L4)))) # (VB3L11 & (!YB2L5 & ((!RB7_cp_ready) # (!YB2L4)))) ) );


--DC3L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_1_data_master_translator|write_accepted~0
DC3L10 = ( YB2_WideOr0 & ( !DC3L3 & ( DC3_write_accepted ) ) ) # ( !YB2_WideOr0 & ( !DC3L3 & ( ((DB2_rst1 & TE1_d_write)) # (DC3_write_accepted) ) ) );


--EC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|src_channel[1]~0
EC1L7 = ( !EC1L2 & ( EC1L1 & ( (!EC1L3) # ((!EC1L4) # ((!MD1_W_alu_result[3] & !DC1L11))) ) ) );


--S1_avalon_waitrequest is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|avalon_waitrequest
S1_avalon_waitrequest = ( VB2L4 & ( !S1L66 & ( (EC1L7 & (!S1_WideOr0 & ((U1L63) # (DC1L11)))) ) ) );


--RB2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge0_avalon_slave_agent|comb~1
RB2L2 = (SB2_mem[0][76]) # (VB2_read_latency_shift_reg[0]);


--SB2L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge0_avalon_slave_agent_rsp_fifo|mem_used[1]~0
SB2L15 = ( !RB2L2 & ( SB2_mem_used[0] & ( ((VB1L27 & (EC1L7 & !S1_avalon_waitrequest))) # (SB2_mem_used[1]) ) ) ) # ( RB2L2 & ( !SB2_mem_used[0] & ( SB2_mem_used[1] ) ) ) # ( !RB2L2 & ( !SB2_mem_used[0] & ( SB2_mem_used[1] ) ) );


--UB3L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|count~0
UB3L19 = (U1L69 & EC1L7);


--UB3L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|use_reg~0
UB3L52 = ( UB3L19 & ( (!UB3_use_reg & (!SB2_mem_used[1] & (!S1_avalon_waitrequest))) # (UB3_use_reg & (((!UB3_count[0]) # (S1_avalon_waitrequest)) # (SB2_mem_used[1]))) ) ) # ( !UB3L19 & ( (UB3_use_reg & (((!UB3_count[0]) # (S1_avalon_waitrequest)) # (SB2_mem_used[1]))) ) );


--MD1_d_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[3]
--register power-up is low

MD1_d_byteenable[3] = DFFEAS(MD1L384, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB3L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|data_reg[15]~0
UB3L37 = ( S1L66 & ( (!UB3_use_reg) # (!SB2_mem_used[1]) ) ) # ( !S1L66 & ( (!UB3_use_reg) # ((!SB2_mem_used[1] & ((!VB2L1) # (S1_WideOr0)))) ) );


--MD1L382 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[1]~1
MD1L382 = (!MD1L235 & (((MD1L114 & !MD1L118)) # (MD1L233))) # (MD1L235 & (((!MD1L233) # (!MD1L118))));


--S1L78 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|time_out_counter[4]~0
S1L78 = (((!VB2L1) # (S1L66)) # (S1_WideOr0)) # (VF1_r_sync_rst);


--XF1_bus_enable_d1 is Bus_Arbiter:u1|RAM_controller:u1|bus_enable_d1
--register power-up is low

XF1_bus_enable_d1 = DFFEAS(D1L11, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--XF1_bus_enable_d2 is Bus_Arbiter:u1|RAM_controller:u1|bus_enable_d2
--register power-up is low

XF1_bus_enable_d2 = DFFEAS(XF1_bus_enable_d1, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--XF1L1 is Bus_Arbiter:u1|RAM_controller:u1|ack_process~0
XF1L1 = (XF1_bus_enable_d1 & !XF1_bus_enable_d2);


--KEY[0] is KEY[0]
KEY[0] = INPUT();


--D1_current_state.IDLE is Bus_Arbiter:u1|current_state.IDLE
--register power-up is low

D1_current_state.IDLE = DFFEAS(D1L15, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--D1L16 is Bus_Arbiter:u1|Selector1~0
D1L16 = (S1_bus_enable & (((!S2_bus_enable & !D1_current_state.IDLE)) # (D1_current_state.CPU_0)));


--UB3L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|count[0]~1
UB3L18 = ( UB3L19 & ( (!SB2_mem_used[1] & ((!S1_avalon_waitrequest & ((!UB3_use_reg) # (!UB3_count[0]))) # (S1_avalon_waitrequest & ((UB3_count[0]))))) # (SB2_mem_used[1] & (((UB3_count[0])))) ) ) # ( !UB3L19 & ( !UB3_count[0] $ (((!UB3_use_reg) # ((S1_avalon_waitrequest) # (SB2_mem_used[1])))) ) );


--YB1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src4_valid~2
YB1L13 = (U1L69 & (!EC1L1 & YB1L11));


--ZB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src1_valid~0
ZB1L2 = ( MD1_F_pc[11] & ( CC2L1 ) ) # ( !MD1_F_pc[11] & ( CC2L1 & ( (!MD1_F_pc[12]) # ((!MD1_F_pc[13]) # ((!MD1_F_pc[9]) # (!MD1_F_pc[10]))) ) ) );


--YC3_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]
--register power-up is low

YC3_top_priority_reg[0] = DFFEAS(YC3L6, CLOCK_50, !VF1_r_sync_rst,  , YC3L5,  ,  ,  ,  );


--YC3_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]
--register power-up is low

YC3_top_priority_reg[1] = DFFEAS(YC3L1, CLOCK_50, !VF1_r_sync_rst,  , YC3L5,  ,  ,  ,  );


--YC3L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|grant[0]~0
YC3L1 = (YB1L13 & ((!YC3_top_priority_reg[0]) # ((!ZB1L2 & YC3_top_priority_reg[1]))));


--BC3_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|packet_in_progress
--register power-up is low

BC3_packet_in_progress = DFFEAS(BC3L2, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC3L56 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|update_grant~0
BC3L56 = (DB1_rst1 & (!SB5_mem_used[1] & ((BC3_saved_grant[1]) # (BC3_saved_grant[0]))));


--BC3L57 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|update_grant~1
BC3L57 = ( BC3_packet_in_progress & ( BC3L56 & ( ((U1L69 & (BC3_saved_grant[0] & YB1L12))) # (BC3L55) ) ) ) # ( !BC3_packet_in_progress & ( BC3L56 ) ) # ( !BC3_packet_in_progress & ( !BC3L56 & ( (!BC3L55 & ((!U1L69) # ((!BC3_saved_grant[0]) # (!YB1L12)))) ) ) );


--SB5L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1
SB5L12 = ( SB5_mem_used[0] & ( (!VB5_read_latency_shift_reg[0] & (((DB1_rst1 & RB5L1)) # (SB5_mem_used[1]))) ) ) # ( !SB5_mem_used[0] & ( SB5_mem_used[1] ) );


--VB2L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_bridge0_avalon_slave_translator|read_latency_shift_reg~1
VB2L5 = (EC1L1 & (YB1L11 & VB2L4));


--VB2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_bridge0_avalon_slave_translator|read_latency_shift_reg~2
VB2L6 = (DC1L11 & (!S1_WideOr0 & (VB2L5 & !S1_avalon_waitrequest)));


--SB2_mem[1][76] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge0_avalon_slave_agent_rsp_fifo|mem[1][76]
--register power-up is low

SB2_mem[1][76] = DFFEAS(SB2L17, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB2L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge0_avalon_slave_agent_rsp_fifo|mem~0
SB2L17 = ( SB2_mem[1][76] & ( ((DC1L11 & (S1_WideOr0 & VB2L5))) # (SB2_mem_used[1]) ) ) # ( !SB2_mem[1][76] & ( (DC1L11 & (S1_WideOr0 & VB2L5)) ) );


--SB2L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge0_avalon_slave_agent_rsp_fifo|mem_used[1]~1
SB2L16 = (!SB2_mem_used[0]) # (RB2L2);


--SB2L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge0_avalon_slave_agent_rsp_fifo|mem_used[0]~2
SB2L13 = ( RB2L2 & ( SB2_mem_used[0] & ( ((DC1L11 & (VB2L5 & !S1_avalon_waitrequest))) # (SB2_mem_used[1]) ) ) ) # ( !RB2L2 & ( SB2_mem_used[0] ) ) # ( RB2L2 & ( !SB2_mem_used[0] & ( (DC1L11 & (VB2L5 & !S1_avalon_waitrequest)) ) ) ) # ( !RB2L2 & ( !SB2_mem_used[0] & ( (DC1L11 & (VB2L5 & !S1_avalon_waitrequest)) ) ) );


--SB2_mem[1][77] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge0_avalon_slave_agent_rsp_fifo|mem[1][77]
--register power-up is low

SB2_mem[1][77] = DFFEAS(SB2L18, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB3_endofpacket_reg is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|endofpacket_reg
--register power-up is low

UB3_endofpacket_reg = DFFEAS(UB3L39, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB2L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge0_avalon_slave_agent_rsp_fifo|mem~1
SB2L18 = ( UB3_endofpacket_reg & ( (!SB2_mem_used[1] & (UB3_use_reg & (UB3_count[0]))) # (SB2_mem_used[1] & (((SB2_mem[1][77])))) ) ) # ( !UB3_endofpacket_reg & ( (SB2_mem_used[1] & SB2_mem[1][77]) ) );


--SB2_mem[1][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge0_avalon_slave_agent_rsp_fifo|mem[1][74]
--register power-up is low

SB2_mem[1][74] = DFFEAS(SB2L19, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB2L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge0_avalon_slave_agent_rsp_fifo|mem~2
SB2L19 = (!SB2_mem_used[1]) # (SB2_mem[1][74]);


--SB2_mem[1][19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge0_avalon_slave_agent_rsp_fifo|mem[1][19]
--register power-up is low

SB2_mem[1][19] = DFFEAS(SB2L20, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB3L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|out_data[19]~0
UB3L41 = (UB3_use_reg & UB3_address_reg[1]);


--SB2L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge0_avalon_slave_agent_rsp_fifo|mem~3
SB2L20 = (!SB2_mem_used[1] & ((UB3L41))) # (SB2_mem_used[1] & (SB2_mem[1][19]));


--VB1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1
VB1L28 = (U1_av_waitrequest & (!SB1_mem_used[1] & (EC1L5 & VB1L27)));


--SB3L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|write~0
SB3L12 = (!SB3_mem_used[1] & (VB3_av_readdata_pre[1] & (VB3L8 & RB3L1)));


--SB3_mem[1][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][74]
--register power-up is low

SB3_mem[1][74] = DFFEAS(SB3L11, CLOCK_50, WF5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--SB3L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem~0
SB3L11 = (!SB3_mem_used[1] & (BC1_saved_grant[1])) # (SB3_mem_used[1] & ((SB3_mem[1][74])));


--SB3L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][74]~1
SB3L3 = (!VB3_read_latency_shift_reg[0] & ((!SB3_mem_used[0] & ((SB3L11))) # (SB3_mem_used[0] & (SB3_mem[0][74])))) # (VB3_read_latency_shift_reg[0] & (((SB3L11))));


--DC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~0
DC1L6 = ( YB1L3 & ( YB1L2 & ( (!DB1_rst1 & (((DC1_end_begintransfer)) # (VB3L2))) # (DB1_rst1 & (!VB3L11 & ((DC1_end_begintransfer) # (VB3L2)))) ) ) ) # ( !YB1L3 & ( YB1L2 & ( (DC1_end_begintransfer) # (VB3L2) ) ) ) # ( YB1L3 & ( !YB1L2 & ( (!DB1_rst1 & ((DC1_end_begintransfer) # (VB3L2))) ) ) ) # ( !YB1L3 & ( !YB1L2 & ( (!DB1_rst1 & ((DC1_end_begintransfer) # (VB3L2))) ) ) );


--MD1L227 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld_signed~0
MD1L227 = ( MD1_D_iw[2] & ( (MD1_D_iw[0] & (MD1_D_iw[1] & ((!MD1_D_iw[4]) # (!MD1_D_iw[3])))) ) );


--MD1L837 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[1]~0
MD1L837 = (!MD1_d_read & ((!MD1_av_ld_align_cycle[1] $ (!MD1_av_ld_align_cycle[0])))) # (MD1_d_read & (SC1_WideOr1 & (!MD1_av_ld_align_cycle[1] $ (!MD1_av_ld_align_cycle[0]))));


--MD1L836 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[0]~1
MD1L836 = (!MD1_av_ld_align_cycle[0] & ((!MD1_d_read) # (SC1_WideOr1)));


--MD1L560 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~2
MD1L560 = ( MD1_D_iw[15] & ( !MD1_D_iw[16] & ( (!MD1_D_iw[11] & (MD1_D_iw[12] & (!MD1_D_iw[13] & MD1_D_iw[14]))) ) ) );


--MD1L561 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~3
MD1L561 = ( !MD1_D_iw[15] & ( !MD1_D_iw[16] & ( (MD1_D_iw[11] & (MD1_D_iw[12] & (!MD1_D_iw[13] & MD1_D_iw[14]))) ) ) );


--MD1L244 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~0
MD1L244 = ( MD1_D_iw[15] & ( !MD1_D_iw[16] & ( (MD1_D_iw[12] & (!MD1_D_iw[13] & ((!MD1_D_iw[14]) # (MD1_D_iw[11])))) ) ) );


--MD1L193 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~0
MD1L193 = !MD1_E_shift_rot_cnt[4] $ (!MD1L539);


--MD1L194 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~1
MD1L194 = !MD1_E_shift_rot_cnt[3] $ ((((MD1_E_shift_rot_cnt[0]) # (MD1_E_shift_rot_cnt[1])) # (MD1_E_shift_rot_cnt[2])));


--MD1L195 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~2
MD1L195 = !MD1_E_shift_rot_cnt[2] $ (((MD1_E_shift_rot_cnt[0]) # (MD1_E_shift_rot_cnt[1])));


--MD1L196 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~3
MD1L196 = !MD1_E_shift_rot_cnt[1] $ (MD1_E_shift_rot_cnt[0]);


--MD1_E_src2[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[1]
--register power-up is low

MD1_E_src2[1] = DFFEAS(MD1L726, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1_E_src2[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[0]
--register power-up is low

MD1_E_src2[0] = DFFEAS(MD1L725, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MF1L4 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|Mux37~0
MF1L4 = (!A1L55 & !A1L56);


--CF1_monitor_error is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_1_cpu_nios2_oci_debug|monitor_error
--register power-up is low

CF1_monitor_error = DFFEAS(CF1L6, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MF1L64 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~18
MF1L64 = (!GE2L2 & (MF1L4 & ((CF1_monitor_error)))) # (GE2L2 & (((MF1_sr[35]))));


--MF1L46 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[33]~19
MF1L46 = ( A1L55 & ( A1L56 & ( (A1L68 & (!A1L79 & A1L54)) ) ) ) # ( !A1L55 & ( A1L56 & ( (!A1L79 & (A1L54 & ((A1L59) # (A1L68)))) ) ) ) # ( A1L55 & ( !A1L56 & ( (!A1L79 & (A1L54 & ((A1L59) # (A1L68)))) ) ) ) # ( !A1L55 & ( !A1L56 & ( (!A1L79 & (A1L54 & ((A1L59) # (A1L68)))) ) ) );


--MF1L65 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~20
MF1L65 = ( KF1_MonDReg[24] & ( (!GE2L2 & ((!A1L56) # ((AF1_break_readreg[24])))) # (GE2L2 & (((MF1_sr[26])))) ) ) # ( !KF1_MonDReg[24] & ( (!GE2L2 & (A1L56 & ((AF1_break_readreg[24])))) # (GE2L2 & (((MF1_sr[26])))) ) );


--MF1L42 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[30]~21
MF1L42 = ( !A1L56 & ( (A1L55 & ((!A1L68) # ((!A1L54) # (A1L79)))) ) );


--YB2L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux_002|src3_valid~0
YB2L12 = ( DC3_write_accepted & ( GC1L2 & ( (TE1_d_read & (!DC3_read_accepted & DB2_rst1)) ) ) ) # ( !DC3_write_accepted & ( GC1L2 & ( (DB2_rst1 & (((TE1_d_read & !DC3_read_accepted)) # (TE1_d_write))) ) ) );


--ZB2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_003|src0_valid~0
ZB2L1 = ( TE1_F_pc[13] & ( CC4L1 & ( (TE1_F_pc[12] & (!TE1_F_pc[9] & (TE1_F_pc[10] & !TE1_F_pc[11]))) ) ) );


--YC4_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]
--register power-up is low

YC4_top_priority_reg[0] = DFFEAS(YC4L6, CLOCK_50, !VF2_r_sync_rst,  , YC4L5,  ,  ,  ,  );


--YC4_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1]
--register power-up is low

YC4_top_priority_reg[1] = DFFEAS(YC4L1, CLOCK_50, !VF2_r_sync_rst,  , YC4L5,  ,  ,  ,  );


--YC4L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|altera_merlin_arbitrator:arb|grant[0]~0
YC4L1 = (YB2L12 & ((!YC4_top_priority_reg[0]) # ((!ZB2L1 & YC4_top_priority_reg[1]))));


--SB8L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|write~0
SB8L19 = (!KF1_waitrequest & !SB8_mem_used[1]);


--BC4_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|packet_in_progress
--register power-up is low

BC4_packet_in_progress = DFFEAS(BC4L3, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC4L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|update_grant~0
BC4L54 = ( BC4_packet_in_progress & ( (BC4_WideOr1 & (SB8L19 & ((BC4_saved_grant[1]) # (BC4_saved_grant[0])))) ) ) # ( !BC4_packet_in_progress & ( (!BC4_WideOr1) # ((SB8L19 & ((BC4_saved_grant[1]) # (BC4_saved_grant[0])))) ) );


--YC4L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|altera_merlin_arbitrator:arb|grant[1]~1
YC4L2 = (ZB2L1 & (((!YB2L12 & !YC4_top_priority_reg[0])) # (YC4_top_priority_reg[1])));


--TE1_R_ctrl_exception is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_ctrl_exception
--register power-up is low

TE1_R_ctrl_exception = DFFEAS(TE1L209, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L652 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc_sel_nxt.01~0
TE1L652 = (TE1_R_ctrl_break & !TE1_R_ctrl_exception);


--TE1_W_cmp_result is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_cmp_result
--register power-up is low

TE1_W_cmp_result = DFFEAS(TE1L342, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1_R_ctrl_br is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_ctrl_br
--register power-up is low

TE1_R_ctrl_br = DFFEAS(TE1L662, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1_R_ctrl_uncond_cti_non_br is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_ctrl_uncond_cti_non_br
--register power-up is low

TE1_R_ctrl_uncond_cti_non_br = DFFEAS(TE1L250, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1_R_ctrl_br_uncond is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_ctrl_br_uncond
--register power-up is low

TE1_R_ctrl_br_uncond = DFFEAS(TE1L548, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L654 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc_sel_nxt~0
TE1L654 = (!TE1_R_ctrl_uncond_cti_non_br & (!TE1_R_ctrl_br_uncond & ((!TE1_W_cmp_result) # (!TE1_R_ctrl_br))));


--TE1L653 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc_sel_nxt.10~0
TE1L653 = (!TE1_R_ctrl_break & (!TE1_R_ctrl_exception & !TE1L654));


--TE1L638 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc_no_crst_nxt[0]~0
TE1L638 = (!TE1L652 & ((!TE1L653 & ((TE1L2))) # (TE1L653 & (TE1L58))));


--TE1L651 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc_no_crst_nxt~1
TE1L651 = ((!TE1L653 & ((TE1L6))) # (TE1L653 & (TE1L82))) # (TE1L652);


--TE1L640 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc_no_crst_nxt[2]~2
TE1L640 = (!TE1L652 & ((!TE1L653 & ((TE1L10))) # (TE1L653 & (TE1L86))));


--TE1L639 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc_no_crst_nxt[1]~3
TE1L639 = (!TE1L652 & ((!TE1L653 & ((TE1L14))) # (TE1L653 & (TE1L90))));


--TE1L645 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc_no_crst_nxt[8]~4
TE1L645 = (!TE1L652 & ((!TE1L653 & ((TE1L18))) # (TE1L653 & (TE1L62))));


--TE1L644 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc_no_crst_nxt[7]~5
TE1L644 = (!TE1L652 & ((!TE1L653 & ((TE1L22))) # (TE1L653 & (TE1L66))));


--TE1L643 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc_no_crst_nxt[6]~6
TE1L643 = (!TE1L652 & ((!TE1L653 & ((TE1L26))) # (TE1L653 & (TE1L70))));


--TE1L642 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc_no_crst_nxt[5]~7
TE1L642 = (!TE1L652 & ((!TE1L653 & ((TE1L30))) # (TE1L653 & (TE1L74))));


--TE1L641 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc_no_crst_nxt[4]~8
TE1L641 = (!TE1L652 & ((!TE1L653 & ((TE1L34))) # (TE1L653 & (TE1L78))));


--KF1L154 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|waitrequest~0
KF1L154 = (!WE1_address[8] & KF1_jtag_ram_access);


--WE1_read is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|read
--register power-up is low

WE1_read = DFFEAS(WE1L55, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KF1_avalon_ociram_readdata_ready is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|avalon_ociram_readdata_ready
--register power-up is low

KF1_avalon_ociram_readdata_ready = DFFEAS(KF1L96, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KF1L155 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|waitrequest~1
KF1L155 = ( KF1_avalon_ociram_readdata_ready & ( (!KF1_waitrequest) # ((!WE1_write & ((!WE1_read))) # (WE1_write & (KF1L154))) ) ) # ( !KF1_avalon_ociram_readdata_ready & ( (!WE1_write) # ((!KF1_waitrequest) # (KF1L154)) ) );


--SB8L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem~0
SB8L15 = ( DC4_read_accepted & ( (DC3L8 & BC4_saved_grant[0]) ) ) # ( !DC4_read_accepted & ( (!DC3L8 & (((BC4_saved_grant[1] & !TE1_i_read)))) # (DC3L8 & (((BC4_saved_grant[1] & !TE1_i_read)) # (BC4_saved_grant[0]))) ) );


--RB8L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_1_debug_mem_slave_agent|local_read~0
RB8L1 = (BC4_WideOr1 & SB8L15);


--SB8_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem_used[0]
--register power-up is low

SB8_mem_used[0] = DFFEAS(SB8L11, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB8L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0
SB8L13 = ( SB8_mem_used[0] & ( (!VB8_read_latency_shift_reg[0] & (((!KF1_waitrequest & RB8L1)) # (SB8_mem_used[1]))) ) ) # ( !SB8_mem_used[0] & ( SB8_mem_used[1] ) );


--TE1L994 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|i_read_nxt~0
TE1L994 = (!TE1_W_valid & (((ZB7L2) # (ZB6L2)) # (TE1_i_read)));


--BC5_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|saved_grant[1]
--register power-up is low

BC5_saved_grant[1] = DFFEAS(YC5L2, CLOCK_50, !VF2_r_sync_rst,  , BC5L58,  ,  ,  ,  );


--DC4L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_1_instruction_master_translator|read_accepted~0
DC4L2 = ( BC5_saved_grant[1] & ( (!HC1L1 & (((!SB9_mem_used[1])))) # (HC1L1 & (BC4_saved_grant[1] & (SB8L19))) ) ) # ( !BC5_saved_grant[1] & ( (BC4_saved_grant[1] & (HC1L1 & SB8L19)) ) );


--DC4L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_1_instruction_master_translator|read_accepted~1
DC4L3 = ( !ZB7L2 & ( DC4L2 & ( (!ZB6L2 & (((DB2_rst1 & !TE1_i_read)) # (DC4_read_accepted))) ) ) ) # ( !ZB7L2 & ( !DC4L2 & ( (DC4_read_accepted & !ZB6L2) ) ) );


--TE1L649 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc_no_crst_nxt[12]~9
TE1L649 = ( TE1L38 & ( (!TE1_R_ctrl_exception & (((!TE1L98 & !TE1L654)) # (TE1_R_ctrl_break))) ) ) # ( !TE1L38 & ( (!TE1_R_ctrl_exception & (((!TE1L98) # (TE1L654)) # (TE1_R_ctrl_break))) ) );


--TE1L646 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc_no_crst_nxt[9]~10
TE1L646 = (!TE1L652 & ((!TE1L653 & ((TE1L42))) # (TE1L653 & (TE1L110))));


--TE1L647 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc_no_crst_nxt[10]~11
TE1L647 = ((!TE1L653 & ((TE1L46))) # (TE1L653 & (TE1L106))) # (TE1L652);


--TE1L648 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc_no_crst_nxt[11]~12
TE1L648 = (!TE1L652 & ((!TE1L653 & ((TE1L50))) # (TE1L653 & (TE1L102))));


--TE1L650 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_pc_no_crst_nxt[13]~13
TE1L650 = ((!TE1L653 & ((TE1L54))) # (TE1L653 & (TE1L94))) # (TE1L652);


--KF1_MonDReg[4] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[4]
--register power-up is low

KF1_MonDReg[4] = DFFEAS(KF1L84, CLOCK_50,  ,  , KF1L50,  ,  ,  ,  );


--MF1L66 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~22
MF1L66 = ( KF1_MonDReg[4] & ( (!GE2L2 & ((!A1L56) # ((AF1_break_readreg[4])))) # (GE2L2 & (((MF1_sr[6])))) ) ) # ( !KF1_MonDReg[4] & ( (!GE2L2 & (A1L56 & ((AF1_break_readreg[4])))) # (GE2L2 & (((MF1_sr[6])))) ) );


--LF1_jdo[6] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[6]
--register power-up is low

LF1_jdo[6] = DFFEAS(MF1_sr[6], CLOCK_50,  ,  , LF1_update_jdo_strobe,  ,  ,  ,  );


--WE1_writedata[2] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[2]
--register power-up is low

WE1_writedata[2] = DFFEAS(BC4L24, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KF1L121 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[2]~2
KF1L121 = (!KF1_jtag_ram_access & ((WE1_writedata[2]))) # (KF1_jtag_ram_access & (KF1_MonDReg[2]));


--TE1_d_writedata[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[1]
--register power-up is low

TE1_d_writedata[1] = DFFEAS(TD4_q_b[1], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC4L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~2
BC4L23 = (BC4_saved_grant[0] & TE1_d_writedata[1]);


--LE9_din_s1 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1
--register power-up is low

LE9_din_s1 = DFFEAS(GE2L3, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LE10_din_s1 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1
--register power-up is low

LE10_din_s1 = DFFEAS(GE2_virtual_state_uir, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--WF4_altera_reset_synchronizer_int_chain[0] is nios_system:u0|nios_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]
--register power-up is low

WF4_altera_reset_synchronizer_int_chain[0] = DFFEAS(WF4_altera_reset_synchronizer_int_chain[1], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MF1_sr[31] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[31]
--register power-up is low

MF1_sr[31] = DFFEAS(MF1L76, A1L75,  ,  ,  ,  ,  ,  ,  );


--MF1_sr[33] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[33]
--register power-up is low

MF1_sr[33] = DFFEAS(MF1L78, A1L75,  ,  , MF1L46,  ,  ,  ,  );


--TE1L235 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_mem16~1
TE1L235 = (!TE1_D_iw[4] & TE1L234);


--TE1L232 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_mem8~0
TE1L232 = (TE1_D_iw[0] & (!TE1_D_iw[3] & ((TE1_D_iw[2]) # (TE1_D_iw[1]))));


--TE1L233 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_mem8~1
TE1L233 = (!TE1L232) # (TE1_D_iw[4]);


--TE1L385 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_mem_byte_en~0
TE1L385 = (!TE1L235 & (((!TE1L114 & !TE1L118)) # (TE1L233))) # (TE1L235 & (((!TE1L233) # (!TE1L118))));


--TE1L560 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal62~1
TE1L560 = ( !TE1_D_iw[15] & ( !TE1_D_iw[16] & ( (TE1_D_iw[11] & (!TE1_D_iw[12] & (!TE1_D_iw[13] & !TE1_D_iw[14]))) ) ) );


--TE1_W_bstatus_reg is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_bstatus_reg
--register power-up is low

TE1_W_bstatus_reg = DFFEAS(TE1L774, CLOCK_50, !VF2_r_sync_rst,  , TE1_E_valid_from_R,  ,  ,  ,  );


--TE1L588 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal132~0
TE1L588 = ( !TE1_D_iw[7] & ( (!TE1_D_iw[8] & (!TE1_D_iw[9] & (!TE1_D_iw[10] & !TE1_D_iw[6]))) ) );


--TE1_R_ctrl_wrctl_inst is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_ctrl_wrctl_inst
--register power-up is low

TE1_R_ctrl_wrctl_inst = DFFEAS(TE1_D_op_wrctl, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L828 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_status_reg_pie_inst_nxt~0
TE1L828 = (!TE1L588 & (TE1_W_status_reg_pie)) # (TE1L588 & ((!TE1_R_ctrl_wrctl_inst & (TE1_W_status_reg_pie)) # (TE1_R_ctrl_wrctl_inst & ((TE1_E_src1[0])))));


--TE1L829 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_status_reg_pie_inst_nxt~1
TE1L829 = ( TE1_W_bstatus_reg & ( TE1L828 & ( (!TE1L544) # ((!TE1L560) # (TE1_W_estatus_reg)) ) ) ) # ( !TE1_W_bstatus_reg & ( TE1L828 & ( (!TE1L544) # ((!TE1L560 & (!TE1L559)) # (TE1L560 & ((TE1_W_estatus_reg)))) ) ) ) # ( TE1_W_bstatus_reg & ( !TE1L828 & ( (TE1L544 & ((!TE1L560 & (TE1L559)) # (TE1L560 & ((TE1_W_estatus_reg))))) ) ) ) # ( !TE1_W_bstatus_reg & ( !TE1L828 & ( (TE1L544 & (TE1L560 & TE1_W_estatus_reg)) ) ) );


--TE1L830 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_status_reg_pie_inst_nxt~2
TE1L830 = (!TE1_R_ctrl_break & (!TE1_R_ctrl_exception & TE1L829));


--TE1_W_ienable_reg[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_ienable_reg[0]
--register power-up is low

TE1_W_ienable_reg[0] = DFFEAS(TE1_E_src1[0], CLOCK_50, !VF2_r_sync_rst,  , TE1L787,  ,  ,  ,  );


--ZE1_oci_ienable[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[0]
--register power-up is low

ZE1_oci_ienable[0] = DFFEAS(ZE1L5, CLOCK_50, !VF2_r_sync_rst,  , ZE1L12,  ,  ,  ,  );


--U2_fifo_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|fifo_AE
--register power-up is low

U2_fifo_AE = DFFEAS(U2L58, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--U2_ien_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|ien_AE
--register power-up is low

U2_ien_AE = DFFEAS(TE1_d_writedata[1], CLOCK_50, !VF2_r_sync_rst,  , U2L77,  ,  ,  ,  );


--U2_av_readdata[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|av_readdata[9]
U2_av_readdata[9] = (U2_fifo_AE & U2_ien_AE);


--U2_ien_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|ien_AF
--register power-up is low

U2_ien_AF = DFFEAS(TE1_d_writedata[0], CLOCK_50, !VF2_r_sync_rst,  , U2L77,  ,  ,  ,  );


--U2_pause_irq is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|pause_irq
--register power-up is low

U2_pause_irq = DFFEAS(U2L80, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--U2_fifo_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|fifo_AF
--register power-up is low

U2_fifo_AF = DFFEAS(U2L60, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--U2L65 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|av_readdata[8]~0
U2L65 = (U2_ien_AF & ((U2_fifo_AF) # (U2_pause_irq)));


--TE1L790 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_ipending_reg_nxt[0]~0
TE1L790 = (TE1_W_ienable_reg[0] & (!ZE1_oci_ienable[0] & ((U2L65) # (U2_av_readdata[9]))));


--WE1_readdata[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[0]
--register power-up is low

WE1_readdata[0] = DFFEAS(WE1L51, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VB8L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|read_latency_shift_reg~0
VB8L36 = (DB2_rst1 & (SB8L19 & RB8L1));


--SB8_mem[1][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[1][73]
--register power-up is low

SB8_mem[1][73] = DFFEAS(SB8L16, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB8L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem~1
SB8L16 = (!SB8_mem_used[1] & (BC4_saved_grant[1])) # (SB8_mem_used[1] & ((SB8_mem[1][73])));


--SB8L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1
SB8L14 = (!SB8_mem_used[0]) # (VB8_read_latency_shift_reg[0]);


--SB8_mem[1][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[1][74]
--register power-up is low

SB8_mem[1][74] = DFFEAS(SB8L17, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB8L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem~2
SB8L17 = (!SB8_mem_used[1] & (((BC4_saved_grant[1])) # (BC4_saved_grant[0]))) # (SB8_mem_used[1] & (((SB8_mem[1][74]))));


--SB8_mem[1][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem[1][55]
--register power-up is low

SB8_mem[1][55] = DFFEAS(SB8L18, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB8L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem~3
SB8L18 = (!SB8_mem_used[1] & (SB8L15)) # (SB8_mem_used[1] & ((SB8_mem[1][55])));


--YB2L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux_002|src4_valid~1
YB2L14 = ( !GC1L2 & ( !GC1L1 & ( (!GC1L3) # ((!GC1L4) # ((!GC1L5 & !GC1L9))) ) ) );


--BC5L56 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_valid~0
BC5L56 = (CC4L1 & (!HC1L1 & BC5_saved_grant[1]));


--Z1L1 is nios_system:u0|nios_system_onchip_memory2_1:onchip_memory2_1|wren~0
Z1L1 = ( BC5_saved_grant[0] & ( BC5L56 & ( (!U2L63) # (SB9_mem_used[1]) ) ) ) # ( !BC5_saved_grant[0] & ( BC5L56 ) ) # ( BC5_saved_grant[0] & ( !BC5L56 & ( (!U2L63) # ((!YB2L10) # ((!YB2L14) # (SB9_mem_used[1]))) ) ) ) # ( !BC5_saved_grant[0] & ( !BC5L56 ) );


--BC5L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~0
BC5L24 = (TE1_d_writedata[0] & BC5_saved_grant[0]);


--BC5_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_data[38]
BC5_src_data[38] = (!TE1_W_alu_result[2] & (TE1_F_pc[0] & ((BC5_saved_grant[1])))) # (TE1_W_alu_result[2] & (((TE1_F_pc[0] & BC5_saved_grant[1])) # (BC5_saved_grant[0])));


--BC5_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_data[39]
BC5_src_data[39] = (!TE1_W_alu_result[3] & (TE1_F_pc[1] & ((BC5_saved_grant[1])))) # (TE1_W_alu_result[3] & (((TE1_F_pc[1] & BC5_saved_grant[1])) # (BC5_saved_grant[0])));


--BC5_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_data[40]
BC5_src_data[40] = (!TE1_W_alu_result[4] & (TE1_F_pc[2] & ((BC5_saved_grant[1])))) # (TE1_W_alu_result[4] & (((TE1_F_pc[2] & BC5_saved_grant[1])) # (BC5_saved_grant[0])));


--BC5_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_data[41]
BC5_src_data[41] = (!TE1_W_alu_result[5] & (TE1_F_pc[3] & ((BC5_saved_grant[1])))) # (TE1_W_alu_result[5] & (((TE1_F_pc[3] & BC5_saved_grant[1])) # (BC5_saved_grant[0])));


--BC5_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_data[42]
BC5_src_data[42] = (!TE1_W_alu_result[6] & (TE1_F_pc[4] & ((BC5_saved_grant[1])))) # (TE1_W_alu_result[6] & (((TE1_F_pc[4] & BC5_saved_grant[1])) # (BC5_saved_grant[0])));


--BC5_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_data[43]
BC5_src_data[43] = (!TE1_W_alu_result[7] & (TE1_F_pc[5] & ((BC5_saved_grant[1])))) # (TE1_W_alu_result[7] & (((TE1_F_pc[5] & BC5_saved_grant[1])) # (BC5_saved_grant[0])));


--BC5_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_data[44]
BC5_src_data[44] = (!TE1_W_alu_result[8] & (TE1_F_pc[6] & ((BC5_saved_grant[1])))) # (TE1_W_alu_result[8] & (((TE1_F_pc[6] & BC5_saved_grant[1])) # (BC5_saved_grant[0])));


--BC5_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_data[45]
BC5_src_data[45] = (!TE1_W_alu_result[9] & (TE1_F_pc[7] & ((BC5_saved_grant[1])))) # (TE1_W_alu_result[9] & (((TE1_F_pc[7] & BC5_saved_grant[1])) # (BC5_saved_grant[0])));


--BC5_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_data[46]
BC5_src_data[46] = (!TE1_W_alu_result[10] & (TE1_F_pc[8] & ((BC5_saved_grant[1])))) # (TE1_W_alu_result[10] & (((TE1_F_pc[8] & BC5_saved_grant[1])) # (BC5_saved_grant[0])));


--BC5_src_data[47] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_data[47]
BC5_src_data[47] = (!TE1_W_alu_result[11] & (TE1_F_pc[9] & ((BC5_saved_grant[1])))) # (TE1_W_alu_result[11] & (((TE1_F_pc[9] & BC5_saved_grant[1])) # (BC5_saved_grant[0])));


--BC5_src_data[48] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_data[48]
BC5_src_data[48] = (!TE1_W_alu_result[12] & (TE1_F_pc[10] & ((BC5_saved_grant[1])))) # (TE1_W_alu_result[12] & (((TE1_F_pc[10] & BC5_saved_grant[1])) # (BC5_saved_grant[0])));


--BC5_src_data[49] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_data[49]
BC5_src_data[49] = (!TE1_W_alu_result[13] & (TE1_F_pc[11] & ((BC5_saved_grant[1])))) # (TE1_W_alu_result[13] & (((TE1_F_pc[11] & BC5_saved_grant[1])) # (BC5_saved_grant[0])));


--BC5_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_data[32]
BC5_src_data[32] = ((TE1_d_byteenable[0] & BC5_saved_grant[0])) # (BC5_saved_grant[1]);


--BC5_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|WideOr1
BC5_WideOr1 = (!BC5L56 & ((!YB2L10) # ((!YB2L14) # (!BC5_saved_grant[0]))));


--SB9L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem~0
SB9L15 = ( BC5_saved_grant[1] & ( (!DC3L8 & (!TE1_i_read & (!DC4_read_accepted))) # (DC3L8 & (((!TE1_i_read & !DC4_read_accepted)) # (BC5_saved_grant[0]))) ) ) # ( !BC5_saved_grant[1] & ( (DC3L8 & BC5_saved_grant[0]) ) );


--VB9L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_1_s1_translator|read_latency_shift_reg~0
VB9L3 = (DB2_rst1 & !SB9_mem_used[1]);


--VB9L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_1_s1_translator|read_latency_shift_reg~1
VB9L4 = (!BC5_WideOr1 & (SB9L15 & VB9L3));


--SB9_mem[1][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][73]
--register power-up is low

SB9_mem[1][73] = DFFEAS(SB9L16, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB9L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem~1
SB9L16 = (!SB9_mem_used[1] & (BC5_saved_grant[1])) # (SB9_mem_used[1] & ((SB9_mem[1][73])));


--SB9_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem_used[0]
--register power-up is low

SB9_mem_used[0] = DFFEAS(SB9L11, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB9L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem_used[1]~0
SB9L13 = (!SB9_mem_used[0]) # (VB9_read_latency_shift_reg[0]);


--SB9_mem[1][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][74]
--register power-up is low

SB9_mem[1][74] = DFFEAS(SB9L17, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB9L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem~2
SB9L17 = (!SB9_mem_used[1] & (((BC5_saved_grant[1])) # (BC5_saved_grant[0]))) # (SB9_mem_used[1] & (((SB9_mem[1][74]))));


--SB9_mem[1][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][55]
--register power-up is low

SB9_mem[1][55] = DFFEAS(SB9L18, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB9L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem~3
SB9L18 = (!SB9_mem_used[1] & (SB9L15)) # (SB9_mem_used[1] & ((SB9_mem[1][55])));


--TE1L991 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|hbreak_pending_nxt~0
TE1L991 = (!TE1_hbreak_pending & ((TE1L992))) # (TE1_hbreak_pending & (!TE1_hbreak_enabled));


--LF1_jdo[21] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[21]
--register power-up is low

LF1_jdo[21] = DFFEAS(MF1_sr[21], CLOCK_50,  ,  , LF1_update_jdo_strobe,  ,  ,  ,  );


--LF1_jdo[20] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[20]
--register power-up is low

LF1_jdo[20] = DFFEAS(MF1_sr[20], CLOCK_50,  ,  , LF1_update_jdo_strobe,  ,  ,  ,  );


--CF1_break_on_reset is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_1_cpu_nios2_oci_debug|break_on_reset
--register power-up is low

CF1_break_on_reset = DFFEAS(CF1L2, CLOCK_50,  ,  , LF1_take_action_ocimem_a,  ,  ,  ,  );


--LE6_dreg[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]
--register power-up is low

LE6_dreg[0] = DFFEAS(LE6_din_s1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--CF1L4 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_1_cpu_nios2_oci_debug|jtag_break~0
CF1L4 = ( CF1_break_on_reset & ( LE6_dreg[0] & ( (!LF1_take_action_ocimem_a) # (((CF1_jtag_break & !LF1_jdo[20])) # (LF1_jdo[21])) ) ) ) # ( !CF1_break_on_reset & ( LE6_dreg[0] & ( (LF1_take_action_ocimem_a & (((CF1_jtag_break & !LF1_jdo[20])) # (LF1_jdo[21]))) ) ) ) # ( CF1_break_on_reset & ( !LE6_dreg[0] & ( (!LF1_take_action_ocimem_a & (CF1_jtag_break)) # (LF1_take_action_ocimem_a & (((CF1_jtag_break & !LF1_jdo[20])) # (LF1_jdo[21]))) ) ) ) # ( !CF1_break_on_reset & ( !LE6_dreg[0] & ( (!LF1_take_action_ocimem_a & (CF1_jtag_break)) # (LF1_take_action_ocimem_a & (((CF1_jtag_break & !LF1_jdo[20])) # (LF1_jdo[21]))) ) ) );


--ZE1_oci_single_step_mode is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_1_cpu_nios2_avalon_reg|oci_single_step_mode
--register power-up is low

ZE1_oci_single_step_mode = DFFEAS(ZE1L11, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L997 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|wait_for_one_post_bret_inst~0
TE1L997 = (ZE1_oci_single_step_mode & (((TE1_wait_for_one_post_bret_inst & !TE1L655)) # (TE1_hbreak_enabled)));


--TE1L832 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_valid~0
TE1L832 = ( DC3L3 & ( TE1L541 & ( (TE1_E_valid_from_R & (!TE1L954 & ((!TE1_d_write) # (!DC3L2)))) ) ) ) # ( !DC3L3 & ( TE1L541 & ( (TE1_E_valid_from_R & (!TE1_d_write & !TE1L954)) ) ) );


--WE1_readdata[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata[1]
--register power-up is low

WE1_readdata[1] = DFFEAS(WE1L52, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--BC5L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~1
BC5L25 = (BC5_saved_grant[0] & TE1_d_writedata[1]);


--TE1_d_writedata[2] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[2]
--register power-up is low

TE1_d_writedata[2] = DFFEAS(TD4_q_b[2], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC5L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~2
BC5L26 = (BC5_saved_grant[0] & TE1_d_writedata[2]);


--TE1_d_writedata[3] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[3]
--register power-up is low

TE1_d_writedata[3] = DFFEAS(TD4_q_b[3], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC5L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~3
BC5L27 = (BC5_saved_grant[0] & TE1_d_writedata[3]);


--TE1_d_writedata[4] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[4]
--register power-up is low

TE1_d_writedata[4] = DFFEAS(TD4_q_b[4], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC5L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~4
BC5L28 = (BC5_saved_grant[0] & TE1_d_writedata[4]);


--TE1_d_writedata[5] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[5]
--register power-up is low

TE1_d_writedata[5] = DFFEAS(TD4_q_b[5], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC5L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~5
BC5L29 = (BC5_saved_grant[0] & TE1_d_writedata[5]);


--BC5L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~6
BC5L30 = (BC5_saved_grant[0] & TE1_d_writedata[11]);


--BC5_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_data[33]
BC5_src_data[33] = ((TE1_d_byteenable[1] & BC5_saved_grant[0])) # (BC5_saved_grant[1]);


--BC5L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~7
BC5L31 = (BC5_saved_grant[0] & TE1_d_writedata[12]);


--BC5L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~8
BC5L32 = (BC5_saved_grant[0] & TE1_d_writedata[13]);


--BC5L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~9
BC5L33 = (BC5_saved_grant[0] & TE1_d_writedata[14]);


--BC5L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~10
BC5L34 = (BC5_saved_grant[0] & TE1_d_writedata[15]);


--BC5L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~11
BC5L35 = (BC5_saved_grant[0] & TE1_d_writedata[16]);


--TE1_d_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_byteenable[2]
--register power-up is low

TE1_d_byteenable[2] = DFFEAS(TE1L383, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC5_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_data[34]
BC5_src_data[34] = ((BC5_saved_grant[0] & TE1_d_byteenable[2])) # (BC5_saved_grant[1]);


--TE1_D_valid is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_valid
--register power-up is low

TE1_D_valid = DFFEAS(TE1L655, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L249 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_st~0
TE1L249 = (TE1_D_iw[0] & (!TE1_D_iw[1] & ((!TE1_D_iw[4]) # (!TE1_D_iw[3]))));


--RB7L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avalon_bridge1_avalon_slave_agent|comb~1
RB7L2 = (SB7_mem[0][76]) # (VB7_read_latency_shift_reg[0]);


--SB7L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge1_avalon_slave_agent_rsp_fifo|mem_used[1]~0
SB7L16 = (!SB7_mem_used[0]) # (RB7L2);


--SB7L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge1_avalon_slave_agent_rsp_fifo|mem_used[1]~1
SB7L17 = (DB2_rst1 & (GC1L10 & !SB7L16));


--SB7L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge1_avalon_slave_agent_rsp_fifo|mem_used[1]~2
SB7L18 = ( RB7L1 & ( SB7L17 & ( (DC3L8 & ((!VB7L1) # (!S2L67))) ) ) ) # ( !RB7L1 & ( SB7L17 & ( ((DC3L8 & ((!VB7L1) # (!S2L67)))) # (SB7_mem_used[1]) ) ) ) # ( !RB7L1 & ( !SB7L17 & ( SB7_mem_used[1] ) ) );


--UB4L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|count~0
UB4L20 = (YB2L10 & GC1L10);


--UB4L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|use_reg~0
UB4L52 = ( UB4_count[0] & ( UB4L20 & ( !UB4_use_reg $ ((((VB7L1 & S2L67)) # (SB7_mem_used[1]))) ) ) ) # ( !UB4_count[0] & ( UB4L20 & ( ((!SB7_mem_used[1] & ((!VB7L1) # (!S2L67)))) # (UB4_use_reg) ) ) ) # ( UB4_count[0] & ( !UB4L20 & ( (UB4_use_reg & (((VB7L1 & S2L67)) # (SB7_mem_used[1]))) ) ) ) # ( !UB4_count[0] & ( !UB4L20 & ( UB4_use_reg ) ) );


--TE1_d_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_byteenable[3]
--register power-up is low

TE1_d_byteenable[3] = DFFEAS(TE1L384, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB4L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|byteen_reg[0]~0
UB4L15 = (!UB4_use_reg) # ((!SB7_mem_used[1] & ((!VB7L1) # (!S2L67))));


--TE1L382 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_mem_byte_en[1]~1
TE1L382 = (!TE1L235 & (((TE1L114 & !TE1L118)) # (TE1L233))) # (TE1L235 & (((!TE1L233) # (!TE1L118))));


--S2L81 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|time_out_counter[6]~0
S2L81 = ( S2_WideOr0 & ( S2L66 ) ) # ( !S2_WideOr0 & ( S2L66 ) ) # ( S2_WideOr0 & ( !S2L66 ) ) # ( !S2_WideOr0 & ( !S2L66 & ( ((!VB7L4) # ((!DC3L8 & !U2L63))) # (VF2_r_sync_rst) ) ) );


--UB4L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|count[0]~1
UB4L19 = ( UB4_count[0] & ( UB4L20 & ( (!UB4_use_reg) # (((VB7L1 & S2L67)) # (SB7_mem_used[1])) ) ) ) # ( !UB4_count[0] & ( UB4L20 & ( (!SB7_mem_used[1] & ((!VB7L1) # (!S2L67))) ) ) ) # ( UB4_count[0] & ( !UB4L20 & ( (!UB4_use_reg) # (((VB7L1 & S2L67)) # (SB7_mem_used[1])) ) ) ) # ( !UB4_count[0] & ( !UB4L20 & ( (UB4_use_reg & (!SB7_mem_used[1] & ((!VB7L1) # (!S2L67)))) ) ) );


--SB9L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem_used[1]~1
SB9L14 = ( SB9L15 & ( SB9_mem_used[0] & ( (!VB9_read_latency_shift_reg[0] & (((DB2_rst1 & !BC5_WideOr1)) # (SB9_mem_used[1]))) ) ) ) # ( !SB9L15 & ( SB9_mem_used[0] & ( (!VB9_read_latency_shift_reg[0] & SB9_mem_used[1]) ) ) ) # ( SB9L15 & ( !SB9_mem_used[0] & ( SB9_mem_used[1] ) ) ) # ( !SB9L15 & ( !SB9_mem_used[0] & ( SB9_mem_used[1] ) ) );


--YB2L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux_002|src4_valid~2
YB2L15 = (YB2L10 & (!GC1L2 & (!GC1L1 & !YB2L13)));


--ZB2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_003|src1_valid~0
ZB2L2 = ( TE1_F_pc[13] & ( CC4L1 & ( (!TE1_F_pc[12]) # (((!TE1_F_pc[10]) # (TE1_F_pc[11])) # (TE1_F_pc[9])) ) ) ) # ( !TE1_F_pc[13] & ( CC4L1 ) );


--YC5_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]
--register power-up is low

YC5_top_priority_reg[0] = DFFEAS(YC5L6, CLOCK_50, !VF2_r_sync_rst,  , YC5L5,  ,  ,  ,  );


--YC5_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]
--register power-up is low

YC5_top_priority_reg[1] = DFFEAS(YC5L1, CLOCK_50, !VF2_r_sync_rst,  , YC5L5,  ,  ,  ,  );


--YC5L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|altera_merlin_arbitrator:arb|grant[0]~0
YC5L1 = (YB2L15 & ((!YC5_top_priority_reg[0]) # ((!ZB2L2 & YC5_top_priority_reg[1]))));


--BC5_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|packet_in_progress
--register power-up is low

BC5_packet_in_progress = DFFEAS(BC5L3, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC5L57 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|update_grant~0
BC5L57 = (DB2_rst1 & (!SB9_mem_used[1] & ((BC5_saved_grant[1]) # (BC5_saved_grant[0]))));


--BC5L58 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|update_grant~1
BC5L58 = ( BC5_packet_in_progress & ( BC5L57 & ( ((YB2L10 & (YB2L14 & BC5_saved_grant[0]))) # (BC5L56) ) ) ) # ( !BC5_packet_in_progress & ( BC5L57 ) ) # ( !BC5_packet_in_progress & ( !BC5L57 & ( (!BC5L56 & ((!YB2L10) # ((!YB2L14) # (!BC5_saved_grant[0])))) ) ) );


--DC3L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_1_data_master_translator|end_begintransfer~0
DC3L5 = ( YB2L3 & ( (!DB2_rst1 & (((DC3_end_begintransfer)) # (VB3L1))) # (DB2_rst1 & (!YB2L9 & ((DC3_end_begintransfer) # (VB3L1)))) ) ) # ( !YB2L3 & ( (!DB2_rst1 & ((DC3_end_begintransfer) # (VB3L1))) ) );


--VB7L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avalon_bridge1_avalon_slave_translator|read_latency_shift_reg~1
VB7L5 = ( S2L66 & ( (DC3L8 & (VB7L4 & !S2_WideOr0)) ) );


--SB7_mem[1][76] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge1_avalon_slave_agent_rsp_fifo|mem[1][76]
--register power-up is low

SB7_mem[1][76] = DFFEAS(SB7L19, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB7L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge1_avalon_slave_agent_rsp_fifo|mem~0
SB7L19 = ( SB7_mem[1][76] & ( ((DC3L8 & (VB7L4 & S2_WideOr0))) # (SB7_mem_used[1]) ) ) # ( !SB7_mem[1][76] & ( (DC3L8 & (VB7L4 & S2_WideOr0)) ) );


--SB7L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge1_avalon_slave_agent_rsp_fifo|mem_used[0]~3
SB7L13 = (SB7_mem_used[0] & ((!RB7L2) # (SB7_mem_used[1])));


--SB7L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge1_avalon_slave_agent_rsp_fifo|mem_used[0]~4
SB7L14 = ( SB7L13 ) # ( !SB7L13 & ( (DC3L8 & (VB7L4 & ((!VB7L1) # (!S2L67)))) ) );


--SB7_mem[1][19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge1_avalon_slave_agent_rsp_fifo|mem[1][19]
--register power-up is low

SB7_mem[1][19] = DFFEAS(SB7L20, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB4L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|out_data[19]~0
UB4L41 = (UB4_use_reg & UB4_address_reg[1]);


--SB7L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge1_avalon_slave_agent_rsp_fifo|mem~1
SB7L20 = (!SB7_mem_used[1] & ((UB4L41))) # (SB7_mem_used[1] & (SB7_mem[1][19]));


--SB7_mem[1][77] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge1_avalon_slave_agent_rsp_fifo|mem[1][77]
--register power-up is low

SB7_mem[1][77] = DFFEAS(SB7L21, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--UB4_endofpacket_reg is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|endofpacket_reg
--register power-up is low

UB4_endofpacket_reg = DFFEAS(UB4L39, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB7L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge1_avalon_slave_agent_rsp_fifo|mem~2
SB7L21 = ( UB4_endofpacket_reg & ( (!SB7_mem_used[1] & (UB4_use_reg & (UB4_count[0]))) # (SB7_mem_used[1] & (((SB7_mem[1][77])))) ) ) # ( !UB4_endofpacket_reg & ( (SB7_mem_used[1] & SB7_mem[1][77]) ) );


--SB7_mem[1][74] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge1_avalon_slave_agent_rsp_fifo|mem[1][74]
--register power-up is low

SB7_mem[1][74] = DFFEAS(SB7L22, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB7L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avalon_bridge1_avalon_slave_agent_rsp_fifo|mem~3
SB7L22 = (!SB7_mem_used[1]) # (SB7_mem[1][74]);


--VB6L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|read_latency_shift_reg~0
VB6L27 = (!SB6_mem_used[1] & (DB2_rst1 & (GC1L6 & SB6L5)));


--TE1L227 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_ld_signed~0
TE1L227 = ( TE1_D_iw[2] & ( (TE1_D_iw[0] & (TE1_D_iw[1] & ((!TE1_D_iw[4]) # (!TE1_D_iw[3])))) ) );


--TE1L841 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_aligning_data_nxt~1
TE1L841 = ( TE1L236 & ( (TE1_av_ld_aligning_data & !TE1L840) ) ) # ( !TE1L236 & ( (!TE1_av_ld_aligning_data & (TE1_d_read & (!SC2_WideOr1))) # (TE1_av_ld_aligning_data & (((!TE1L840)))) ) );


--TE1L838 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_align_cycle_nxt[1]~0
TE1L838 = (!TE1_d_read & ((!TE1_av_ld_align_cycle[1] $ (!TE1_av_ld_align_cycle[0])))) # (TE1_d_read & (SC2_WideOr1 & (!TE1_av_ld_align_cycle[1] $ (!TE1_av_ld_align_cycle[0]))));


--TE1L837 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_align_cycle_nxt[0]~1
TE1L837 = (!TE1_av_ld_align_cycle[0] & ((!TE1_d_read) # (SC2_WideOr1)));


--TE1L561 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal62~2
TE1L561 = ( TE1_D_iw[15] & ( !TE1_D_iw[16] & ( (!TE1_D_iw[11] & (TE1_D_iw[12] & (!TE1_D_iw[13] & TE1_D_iw[14]))) ) ) );


--TE1L562 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal62~3
TE1L562 = ( !TE1_D_iw[15] & ( !TE1_D_iw[16] & ( (TE1_D_iw[11] & (TE1_D_iw[12] & (!TE1_D_iw[13] & TE1_D_iw[14]))) ) ) );


--TE1L244 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_shift_rot~0
TE1L244 = ( TE1_D_iw[15] & ( !TE1_D_iw[16] & ( (TE1_D_iw[12] & (!TE1_D_iw[13] & ((!TE1_D_iw[14]) # (TE1_D_iw[11])))) ) ) );


--TE1L193 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add3~0
TE1L193 = !TE1_E_shift_rot_cnt[4] $ (!TE1L539);


--TE1L194 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add3~1
TE1L194 = !TE1_E_shift_rot_cnt[3] $ ((((TE1_E_shift_rot_cnt[0]) # (TE1_E_shift_rot_cnt[1])) # (TE1_E_shift_rot_cnt[2])));


--TE1L195 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add3~2
TE1L195 = !TE1_E_shift_rot_cnt[2] $ (((TE1_E_shift_rot_cnt[0]) # (TE1_E_shift_rot_cnt[1])));


--TE1L196 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Add3~3
TE1L196 = !TE1_E_shift_rot_cnt[1] $ (TE1_E_shift_rot_cnt[0]);


--TE1_E_src2[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[1]
--register power-up is low

TE1_E_src2[1] = DFFEAS(TE1L727, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1_E_src2[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[0]
--register power-up is low

TE1_E_src2[0] = DFFEAS(TE1L726, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--MB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0
MB1L3 = ( QB1_counter_reg_bit[4] & ( (U1_fifo_wr & (MB1_b_non_empty & (QB1_counter_reg_bit[3] & QB1_counter_reg_bit[5]))) ) );


--MB1L4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1
MB1L4 = ( QB1_counter_reg_bit[1] & ( MB1L3 & ( (!U1L84 & (((QB1_counter_reg_bit[0] & QB1_counter_reg_bit[2])) # (MB1_b_full))) ) ) ) # ( !QB1_counter_reg_bit[1] & ( MB1L3 & ( (!U1L84 & MB1_b_full) ) ) ) # ( QB1_counter_reg_bit[1] & ( !MB1L3 & ( (!U1L84 & MB1_b_full) ) ) ) # ( !QB1_counter_reg_bit[1] & ( !MB1L3 & ( (!U1L84 & MB1_b_full) ) ) );


--MB1L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0
MB1L1 = !U1_fifo_wr $ (!U1L84);


--MD1_R_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_wr_dst_reg
--register power-up is low

MD1_R_wr_dst_reg = DFFEAS(MD1_D_wr_dst_reg, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1_W_rf_wren is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wren
MD1_W_rf_wren = ((MD1_W_valid & MD1_R_wr_dst_reg)) # (VF1_r_sync_rst);


--MD1L800 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[7]~0
MD1L800 = ( MD1_av_ld_byte0_data[7] & ( ((MD1_W_alu_result[7] & (!MD1_R_ctrl_rd_ctl_reg & !MD1_R_ctrl_br_cmp))) # (MD1_R_ctrl_ld) ) ) # ( !MD1_av_ld_byte0_data[7] & ( (MD1_W_alu_result[7] & (!MD1_R_ctrl_ld & (!MD1_R_ctrl_rd_ctl_reg & !MD1_R_ctrl_br_cmp))) ) );


--MD1_R_dst_regnum[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[0]
--register power-up is low

MD1_R_dst_regnum[0] = DFFEAS(MD1L254, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1_R_dst_regnum[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[1]
--register power-up is low

MD1_R_dst_regnum[1] = DFFEAS(MD1L256, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1_R_dst_regnum[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[2]
--register power-up is low

MD1_R_dst_regnum[2] = DFFEAS(MD1L258, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1_R_dst_regnum[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[3]
--register power-up is low

MD1_R_dst_regnum[3] = DFFEAS(MD1L260, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1_R_dst_regnum[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[4]
--register power-up is low

MD1_R_dst_regnum[4] = DFFEAS(MD1L262, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--SB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1
SB1L3 = ( VB1_read_latency_shift_reg[0] & ( SB1_mem_used[0] & ( ((U1_av_waitrequest & (EC1L5 & VB1L27))) # (SB1_mem_used[1]) ) ) ) # ( !VB1_read_latency_shift_reg[0] & ( SB1_mem_used[0] ) ) # ( VB1_read_latency_shift_reg[0] & ( !SB1_mem_used[0] & ( (U1_av_waitrequest & (!SB1_mem_used[1] & (EC1L5 & VB1L27))) ) ) ) # ( !VB1_read_latency_shift_reg[0] & ( !SB1_mem_used[0] & ( (U1_av_waitrequest & (!SB1_mem_used[1] & (EC1L5 & VB1L27))) ) ) );


--MD1L229 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~0
MD1L229 = ( !MD1_D_iw[16] & ( (MD1L543 & (!MD1_D_iw[11] & (MD1_D_iw[12] & MD1_D_iw[13]))) ) );


--MD1_R_ctrl_shift_rot_right is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot_right
--register power-up is low

MD1_R_ctrl_shift_rot_right = DFFEAS(MD1L243, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L431 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[3]~0
MD1L431 = (!MD1_R_ctrl_shift_rot_right & (MD1_E_shift_rot_result[2])) # (MD1_R_ctrl_shift_rot_right & ((MD1_E_shift_rot_result[4])));


--MD1L300 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[1]~0
MD1L300 = (!MD1L543 & (MD1_D_iw[4])) # (MD1L543 & ((MD1_D_iw[15])));


--MD1L562 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~4
MD1L562 = ( !MD1_D_iw[15] & ( !MD1_D_iw[16] & ( (!MD1_D_iw[11] & (!MD1_D_iw[12] & (!MD1_D_iw[13] & MD1_D_iw[14]))) ) ) );


--MD1L544 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~1
MD1L544 = ( !MD1_D_iw[4] & ( MD1_D_iw[5] & ( (!MD1_D_iw[0] & (!MD1_D_iw[1] & (!MD1_D_iw[2] & MD1_D_iw[3]))) ) ) );


--MD1L545 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~2
MD1L545 = ( !MD1_D_iw[4] & ( !MD1_D_iw[5] & ( (!MD1_D_iw[0] & (!MD1_D_iw[1] & (!MD1_D_iw[2] & MD1_D_iw[3]))) ) ) );


--MD1L546 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~3
MD1L546 = ( !MD1_D_iw[4] & ( !MD1_D_iw[5] & ( (!MD1_D_iw[0] & (MD1_D_iw[1] & (MD1_D_iw[2] & MD1_D_iw[3]))) ) ) );


--MD1L547 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~4
MD1L547 = ( !MD1_D_iw[4] & ( !MD1_D_iw[5] & ( (!MD1_D_iw[0] & (MD1_D_iw[1] & (MD1_D_iw[2] & !MD1_D_iw[3]))) ) ) );


--MD1L548 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~5
MD1L548 = ( MD1_D_iw[4] & ( !MD1_D_iw[5] & ( (!MD1_D_iw[0] & (!MD1_D_iw[1] & (!MD1_D_iw[2] & MD1_D_iw[3]))) ) ) );


--MD1L549 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~6
MD1L549 = ( !MD1_D_iw[4] & ( MD1_D_iw[5] & ( (!MD1_D_iw[0] & (!MD1_D_iw[1] & (!MD1_D_iw[2] & !MD1_D_iw[3]))) ) ) );


--MD1L298 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[1]~0
MD1L298 = (MD1L199) # (MD1L300);


--MD1L299 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[0]~1
MD1L299 = (!MD1L543 & (MD1_D_iw[3])) # (MD1L543 & ((MD1_D_iw[14])));


--MD1L297 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[0]~1
MD1L297 = (MD1L299) # (MD1L199);


--MD1_R_ctrl_retaddr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_retaddr
--register power-up is low

MD1_R_ctrl_retaddr = DFFEAS(MD1L238, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L706 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~0
MD1L706 = (!MD1_E_valid_from_R & (MD1_R_valid & ((MD1_R_ctrl_retaddr)))) # (MD1_E_valid_from_R & (((MD1_R_valid & MD1_R_ctrl_retaddr)) # (MD1_R_ctrl_br)));


--MD1_R_ctrl_jmp_direct is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_jmp_direct
--register power-up is low

MD1_R_ctrl_jmp_direct = DFFEAS(MD1L226, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L707 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~1
MD1L707 = (MD1_E_valid_from_R & MD1_R_ctrl_jmp_direct);


--MD1L693 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[3]~2
MD1L693 = ( TD1_q_b[3] & ( (!MD1L706 & (((!MD1L707) # (MD1_D_iw[7])))) # (MD1L706 & (MD1L14)) ) ) # ( !TD1_q_b[3] & ( (!MD1L706 & (((MD1_D_iw[7] & MD1L707)))) # (MD1L706 & (MD1L14)) ) );


--MD1_R_src2_use_imm is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm
--register power-up is low

MD1_R_src2_use_imm = DFFEAS(MD1L732, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1_R_ctrl_src_imm5_shift_rot is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_src_imm5_shift_rot
--register power-up is low

MD1_R_ctrl_src_imm5_shift_rot = DFFEAS(MD1L248, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L730 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo~0
MD1L730 = (!MD1_R_src2_use_imm & !MD1_R_ctrl_src_imm5_shift_rot);


--MD1_R_ctrl_hi_imm16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_hi_imm16
--register power-up is low

MD1_R_ctrl_hi_imm16 = DFFEAS(MD1L219, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1_R_ctrl_force_src2_zero is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_force_src2_zero
--register power-up is low

MD1_R_ctrl_force_src2_zero = DFFEAS(MD1L218, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L728 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[3]~1
MD1L728 = ( TD2_q_b[3] & ( (!MD1_R_ctrl_hi_imm16 & (!MD1_R_ctrl_force_src2_zero & ((MD1L730) # (MD1_D_iw[9])))) ) ) # ( !TD2_q_b[3] & ( (MD1_D_iw[9] & (!MD1L730 & (!MD1_R_ctrl_hi_imm16 & !MD1_R_ctrl_force_src2_zero))) ) );


--MD1_E_alu_sub is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub
--register power-up is low

MD1_E_alu_sub = DFFEAS(MD1L341, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L563 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~5
MD1L563 = ( !MD1_D_iw[15] & ( MD1_D_iw[16] & ( (!MD1_D_iw[11] & (MD1_D_iw[12] & (MD1_D_iw[13] & !MD1_D_iw[14]))) ) ) );


--MD1_D_op_rdctl is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_rdctl
MD1_D_op_rdctl = (MD1L543 & MD1L563);


--MD1L564 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~6
MD1L564 = ( MD1_D_iw[15] & ( !MD1_D_iw[16] & ( (!MD1_D_iw[11] & (!MD1_D_iw[12] & (!MD1_D_iw[13] & !MD1_D_iw[14]))) ) ) );


--MD1L565 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~7
MD1L565 = ( MD1_D_iw[15] & ( MD1_D_iw[16] & ( (!MD1_D_iw[11] & (!MD1_D_iw[12] & (!MD1_D_iw[13] & !MD1_D_iw[14]))) ) ) );


--MD1L205 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~0
MD1L205 = (MD1L543 & (((MD1L565) # (MD1L564)) # (MD1L200)));


--MD1L550 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~7
MD1L550 = ( MD1_D_iw[4] & ( MD1_D_iw[5] & ( (!MD1_D_iw[0] & (!MD1_D_iw[1] & (!MD1_D_iw[2] & !MD1_D_iw[3]))) ) ) );


--MD1L551 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~8
MD1L551 = ( MD1_D_iw[4] & ( !MD1_D_iw[5] & ( (!MD1_D_iw[0] & (!MD1_D_iw[1] & (!MD1_D_iw[2] & !MD1_D_iw[3]))) ) ) );


--MD1L661 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~0
MD1L661 = ( MD1_D_iw[1] & ( MD1_D_iw[2] & ( (!MD1_D_iw[0] & ((!MD1_D_iw[4]) # ((!MD1_D_iw[5]) # (!MD1_D_iw[3])))) ) ) );


--MD1L206 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~1
MD1L206 = (!MD1L545 & (!MD1L551 & !MD1L661));


--MD1L207 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~2
MD1L207 = ( MD1L550 & ( MD1L206 ) ) # ( !MD1L550 & ( MD1L206 & ( (((MD1L205) # (MD1L549)) # (MD1L548)) # (MD1L544) ) ) ) # ( MD1L550 & ( !MD1L206 ) ) # ( !MD1L550 & ( !MD1L206 ) );


--MD1L432 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[4]~1
MD1L432 = (!MD1_R_ctrl_shift_rot_right & (MD1_E_shift_rot_result[3])) # (MD1_R_ctrl_shift_rot_right & ((MD1_E_shift_rot_result[5])));


--MD1L694 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[4]~3
MD1L694 = ( TD1_q_b[4] & ( (!MD1L706 & (((!MD1L707) # (MD1_D_iw[8])))) # (MD1L706 & (MD1L10)) ) ) # ( !TD1_q_b[4] & ( (!MD1L706 & (((MD1_D_iw[8] & MD1L707)))) # (MD1L706 & (MD1L10)) ) );


--MD1L729 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[4]~2
MD1L729 = ( TD2_q_b[4] & ( (!MD1_R_ctrl_hi_imm16 & (!MD1_R_ctrl_force_src2_zero & ((MD1L730) # (MD1_D_iw[10])))) ) ) # ( !TD2_q_b[4] & ( (MD1_D_iw[10] & (!MD1L730 & (!MD1_R_ctrl_hi_imm16 & !MD1_R_ctrl_force_src2_zero))) ) );


--MD1L433 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[5]~2
MD1L433 = (!MD1_R_ctrl_shift_rot_right & (MD1_E_shift_rot_result[4])) # (MD1_R_ctrl_shift_rot_right & ((MD1_E_shift_rot_result[6])));


--MD1L695 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[5]~4
MD1L695 = ( TD1_q_b[5] & ( (!MD1L706 & (((!MD1L707) # (MD1_D_iw[9])))) # (MD1L706 & (MD1L6)) ) ) # ( !TD1_q_b[5] & ( (!MD1L706 & (((MD1_D_iw[9] & MD1L707)))) # (MD1L706 & (MD1L6)) ) );


--MD1L502 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6]~0
MD1L502 = ((MD1_R_ctrl_force_src2_zero) # (MD1_R_ctrl_hi_imm16)) # (MD1_R_ctrl_src_imm5_shift_rot);


--MD1L435 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[7]~3
MD1L435 = (!MD1_R_ctrl_shift_rot_right & ((MD1_E_shift_rot_result[6]))) # (MD1_R_ctrl_shift_rot_right & (MD1_E_shift_rot_result[8]));


--MD1L697 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[7]~5
MD1L697 = ( TD1_q_b[7] & ( (!MD1L706 & (((!MD1L707)) # (MD1_D_iw[11]))) # (MD1L706 & (((MD1L30)))) ) ) # ( !TD1_q_b[7] & ( (!MD1L706 & (MD1_D_iw[11] & ((MD1L707)))) # (MD1L706 & (((MD1L30)))) ) );


--MD1L436 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[8]~4
MD1L436 = (!MD1_R_ctrl_shift_rot_right & (MD1_E_shift_rot_result[7])) # (MD1_R_ctrl_shift_rot_right & ((MD1_E_shift_rot_result[9])));


--MD1L698 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[8]~6
MD1L698 = ( TD1_q_b[8] & ( (!MD1L706 & (((!MD1L707)) # (MD1_D_iw[12]))) # (MD1L706 & (((MD1L26)))) ) ) # ( !TD1_q_b[8] & ( (!MD1L706 & (MD1_D_iw[12] & ((MD1L707)))) # (MD1L706 & (((MD1L26)))) ) );


--MD1L437 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[9]~5
MD1L437 = (!MD1_R_ctrl_shift_rot_right & (MD1_E_shift_rot_result[8])) # (MD1_R_ctrl_shift_rot_right & ((MD1_E_shift_rot_result[10])));


--MD1L699 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[9]~7
MD1L699 = ( TD1_q_b[9] & ( (!MD1L706 & (((!MD1L707)) # (MD1_D_iw[13]))) # (MD1L706 & (((MD1L22)))) ) ) # ( !TD1_q_b[9] & ( (!MD1L706 & (MD1_D_iw[13] & ((MD1L707)))) # (MD1L706 & (((MD1L22)))) ) );


--MD1L438 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[10]~6
MD1L438 = (!MD1_R_ctrl_shift_rot_right & (MD1_E_shift_rot_result[9])) # (MD1_R_ctrl_shift_rot_right & ((MD1_E_shift_rot_result[11])));


--MD1L700 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[10]~8
MD1L700 = ( TD1_q_b[10] & ( (!MD1L706 & (((!MD1L707)) # (MD1_D_iw[14]))) # (MD1L706 & (((MD1L18)))) ) ) # ( !TD1_q_b[10] & ( (!MD1L706 & (MD1_D_iw[14] & ((MD1L707)))) # (MD1L706 & (((MD1L18)))) ) );


--MD1L441 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[13]~7
MD1L441 = (!MD1_R_ctrl_shift_rot_right & (MD1_E_shift_rot_result[12])) # (MD1_R_ctrl_shift_rot_right & ((MD1_E_shift_rot_result[14])));


--MD1L703 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[13]~9
MD1L703 = ( TD1_q_b[13] & ( (!MD1L706 & (((!MD1L707) # (MD1_D_iw[17])))) # (MD1L706 & (MD1L54)) ) ) # ( !TD1_q_b[13] & ( (!MD1L706 & (((MD1L707 & MD1_D_iw[17])))) # (MD1L706 & (MD1L54)) ) );


--MD1_D_iw[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[19]
--register power-up is low

MD1_D_iw[19] = DFFEAS(MD1L609, CLOCK_50, !VF1_r_sync_rst,  , MD1L654,  ,  ,  ,  );


--MD1L434 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[6]~8
MD1L434 = (!MD1_R_ctrl_shift_rot_right & (MD1_E_shift_rot_result[5])) # (MD1_R_ctrl_shift_rot_right & ((MD1_E_shift_rot_result[7])));


--MD1L696 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[6]~10
MD1L696 = ( TD1_q_b[6] & ( (!MD1L706 & (((!MD1L707) # (MD1_D_iw[10])))) # (MD1L706 & (MD1L34)) ) ) # ( !TD1_q_b[6] & ( (!MD1L706 & (((MD1_D_iw[10] & MD1L707)))) # (MD1L706 & (MD1L34)) ) );


--MD1L440 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[12]~9
MD1L440 = (!MD1_R_ctrl_shift_rot_right & ((MD1_E_shift_rot_result[11]))) # (MD1_R_ctrl_shift_rot_right & (MD1_E_shift_rot_result[13]));


--MD1_D_iw[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[18]
--register power-up is low

MD1_D_iw[18] = DFFEAS(MD1L608, CLOCK_50, !VF1_r_sync_rst,  , MD1L654,  ,  ,  ,  );


--MD1L702 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[12]~11
MD1L702 = ( TD1_q_b[12] & ( (!MD1L706 & (((!MD1L707)) # (MD1_D_iw[16]))) # (MD1L706 & (((MD1L50)))) ) ) # ( !TD1_q_b[12] & ( (!MD1L706 & (MD1_D_iw[16] & ((MD1L707)))) # (MD1L706 & (((MD1L50)))) ) );


--MD1L439 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[11]~10
MD1L439 = (!MD1_R_ctrl_shift_rot_right & (MD1_E_shift_rot_result[10])) # (MD1_R_ctrl_shift_rot_right & ((MD1_E_shift_rot_result[12])));


--MD1L701 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[11]~12
MD1L701 = ( TD1_q_b[11] & ( (!MD1L706 & (((!MD1L707)) # (MD1_D_iw[15]))) # (MD1L706 & (((MD1L46)))) ) ) # ( !TD1_q_b[11] & ( (!MD1L706 & (MD1_D_iw[15] & ((MD1L707)))) # (MD1L706 & (((MD1L46)))) ) );


--MD1L442 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[14]~11
MD1L442 = (!MD1_R_ctrl_shift_rot_right & (MD1_E_shift_rot_result[13])) # (MD1_R_ctrl_shift_rot_right & ((MD1_E_shift_rot_result[15])));


--MD1L704 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[14]~13
MD1L704 = ( TD1_q_b[14] & ( (!MD1L706 & (((!MD1L707) # (MD1_D_iw[18])))) # (MD1L706 & (MD1L38)) ) ) # ( !TD1_q_b[14] & ( (!MD1L706 & (((MD1L707 & MD1_D_iw[18])))) # (MD1L706 & (MD1L38)) ) );


--MD1_D_iw[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[20]
--register power-up is low

MD1_D_iw[20] = DFFEAS(MD1L610, CLOCK_50, !VF1_r_sync_rst,  , MD1L654,  ,  ,  ,  );


--MD1L443 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[15]~12
MD1L443 = (!MD1_R_ctrl_shift_rot_right & (MD1_E_shift_rot_result[14])) # (MD1_R_ctrl_shift_rot_right & ((MD1_E_shift_rot_result[16])));


--MD1L705 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[15]~14
MD1L705 = ( TD1_q_b[15] & ( (!MD1L706 & (((!MD1L707) # (MD1_D_iw[19])))) # (MD1L706 & (MD1L42)) ) ) # ( !TD1_q_b[15] & ( (!MD1L706 & (((MD1L707 & MD1_D_iw[19])))) # (MD1L706 & (MD1L42)) ) );


--MD1_D_iw[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[21]
--register power-up is low

MD1_D_iw[21] = DFFEAS(MD1L611, CLOCK_50, !VF1_r_sync_rst,  , MD1L654,  ,  ,  ,  );


--MD1L430 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[2]~13
MD1L430 = (!MD1_R_ctrl_shift_rot_right & ((MD1_E_shift_rot_result[1]))) # (MD1_R_ctrl_shift_rot_right & (MD1_E_shift_rot_result[3]));


--MD1L692 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[2]~15
MD1L692 = ( TD1_q_b[2] & ( (!MD1L706 & (((!MD1L707) # (MD1_D_iw[6])))) # (MD1L706 & (MD1L2)) ) ) # ( !TD1_q_b[2] & ( (!MD1L706 & (((MD1_D_iw[6] & MD1L707)))) # (MD1L706 & (MD1L2)) ) );


--MD1L727 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[2]~3
MD1L727 = ( !MD1_R_ctrl_force_src2_zero & ( (!MD1_R_ctrl_hi_imm16 & ((!MD1L730 & (MD1_D_iw[8])) # (MD1L730 & ((TD2_q_b[2]))))) ) );


--DB1_write is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write
--register power-up is low

DB1_write = AMPP_FUNCTION(A1L10, DB1L99, !A1L2, DB1L98);


--DB1_rdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[3]
--register power-up is low

DB1_rdata[3] = AMPP_FUNCTION(CLOCK_50, NB1_q_b[3], !VF1_r_sync_rst, DB1L22);


--DB1_td_shift[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]
--register power-up is low

DB1_td_shift[6] = AMPP_FUNCTION(A1L10, DB1L77, !A1L2, DB1L57);


--DB1L76 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~9
DB1L76 = AMPP_FUNCTION(!A1L4, !DB1_count[9], !A1L8, !DB1L71, !DB1_rdata[3], !DB1_td_shift[6]);


--VF1_altera_reset_synchronizer_int_chain[0] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]
--register power-up is low

VF1_altera_reset_synchronizer_int_chain[0] = DFFEAS(WF1_altera_reset_synchronizer_int_chain_out, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MB3L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0
MB3L3 = ( QB3_counter_reg_bit[4] & ( (U2_fifo_wr & (MB3_b_non_empty & (QB3_counter_reg_bit[3] & QB3_counter_reg_bit[5]))) ) );


--MB3L4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1
MB3L4 = ( QB3_counter_reg_bit[1] & ( MB3L3 & ( (!U2L82 & (((QB3_counter_reg_bit[0] & QB3_counter_reg_bit[2])) # (MB3_b_full))) ) ) ) # ( !QB3_counter_reg_bit[1] & ( MB3L3 & ( (!U2L82 & MB3_b_full) ) ) ) # ( QB3_counter_reg_bit[1] & ( !MB3L3 & ( (!U2L82 & MB3_b_full) ) ) ) # ( !QB3_counter_reg_bit[1] & ( !MB3L3 & ( (!U2L82 & MB3_b_full) ) ) );


--MB3L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0
MB3L1 = !U2_fifo_wr $ (!U2L82);


--TE1_R_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_wr_dst_reg
--register power-up is low

TE1_R_wr_dst_reg = DFFEAS(TE1_D_wr_dst_reg, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1_W_rf_wren is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wren
TE1_W_rf_wren = ((TE1_W_valid & TE1_R_wr_dst_reg)) # (VF2_r_sync_rst);


--TE1L801 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[7]~0
TE1L801 = ( TE1_av_ld_byte0_data[7] & ( ((TE1_W_alu_result[7] & (!TE1_R_ctrl_rd_ctl_reg & !TE1_R_ctrl_br_cmp))) # (TE1_R_ctrl_ld) ) ) # ( !TE1_av_ld_byte0_data[7] & ( (TE1_W_alu_result[7] & (!TE1_R_ctrl_ld & (!TE1_R_ctrl_rd_ctl_reg & !TE1_R_ctrl_br_cmp))) ) );


--TE1_R_dst_regnum[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_dst_regnum[0]
--register power-up is low

TE1_R_dst_regnum[0] = DFFEAS(TE1L254, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1_R_dst_regnum[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_dst_regnum[1]
--register power-up is low

TE1_R_dst_regnum[1] = DFFEAS(TE1L256, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1_R_dst_regnum[2] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_dst_regnum[2]
--register power-up is low

TE1_R_dst_regnum[2] = DFFEAS(TE1L258, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1_R_dst_regnum[3] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_dst_regnum[3]
--register power-up is low

TE1_R_dst_regnum[3] = DFFEAS(TE1L260, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1_R_dst_regnum[4] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_dst_regnum[4]
--register power-up is low

TE1_R_dst_regnum[4] = DFFEAS(TE1L262, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1_R_ctrl_shift_rot_right is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_ctrl_shift_rot_right
--register power-up is low

TE1_R_ctrl_shift_rot_right = DFFEAS(TE1L243, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L430 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[2]~0
TE1L430 = (!TE1_R_ctrl_shift_rot_right & ((TE1_E_shift_rot_result[1]))) # (TE1_R_ctrl_shift_rot_right & (TE1_E_shift_rot_result[3]));


--TE1L229 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_logic~0
TE1L229 = ( !TE1_D_iw[16] & ( (TE1L544 & (!TE1_D_iw[11] & (TE1_D_iw[12] & TE1_D_iw[13]))) ) );


--TE1_R_ctrl_retaddr is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_ctrl_retaddr
--register power-up is low

TE1_R_ctrl_retaddr = DFFEAS(TE1L238, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L707 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src1~0
TE1L707 = (!TE1_E_valid_from_R & (TE1_R_valid & ((TE1_R_ctrl_retaddr)))) # (TE1_E_valid_from_R & (((TE1_R_valid & TE1_R_ctrl_retaddr)) # (TE1_R_ctrl_br)));


--TE1_R_ctrl_jmp_direct is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_ctrl_jmp_direct
--register power-up is low

TE1_R_ctrl_jmp_direct = DFFEAS(TE1L226, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L708 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src1~1
TE1L708 = (TE1_E_valid_from_R & TE1_R_ctrl_jmp_direct);


--TE1L693 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src1[2]~2
TE1L693 = ( TD3_q_b[2] & ( (!TE1L707 & (((!TE1L708) # (TE1_D_iw[6])))) # (TE1L707 & (TE1L2)) ) ) # ( !TD3_q_b[2] & ( (!TE1L707 & (((TE1_D_iw[6] & TE1L708)))) # (TE1L707 & (TE1L2)) ) );


--TE1_R_src2_use_imm is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src2_use_imm
--register power-up is low

TE1_R_src2_use_imm = DFFEAS(TE1L733, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1_R_ctrl_src_imm5_shift_rot is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_ctrl_src_imm5_shift_rot
--register power-up is low

TE1_R_ctrl_src_imm5_shift_rot = DFFEAS(TE1L248, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L731 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src2_lo~0
TE1L731 = (!TE1_R_src2_use_imm & !TE1_R_ctrl_src_imm5_shift_rot);


--TE1_R_ctrl_hi_imm16 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_ctrl_hi_imm16
--register power-up is low

TE1_R_ctrl_hi_imm16 = DFFEAS(TE1L219, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1_R_ctrl_force_src2_zero is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_ctrl_force_src2_zero
--register power-up is low

TE1_R_ctrl_force_src2_zero = DFFEAS(TE1L218, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L728 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src2_lo[2]~1
TE1L728 = ( !TE1_R_ctrl_force_src2_zero & ( (!TE1_R_ctrl_hi_imm16 & ((!TE1L731 & (TE1_D_iw[8])) # (TE1L731 & ((TD4_q_b[2]))))) ) );


--TE1L300 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_logic_op_raw[1]~0
TE1L300 = (!TE1L544 & (TE1_D_iw[4])) # (TE1L544 & ((TE1_D_iw[15])));


--TE1L563 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal62~4
TE1L563 = ( !TE1_D_iw[15] & ( !TE1_D_iw[16] & ( (!TE1_D_iw[11] & (!TE1_D_iw[12] & (!TE1_D_iw[13] & TE1_D_iw[14]))) ) ) );


--TE1L545 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal0~1
TE1L545 = ( !TE1_D_iw[4] & ( TE1_D_iw[5] & ( (!TE1_D_iw[0] & (!TE1_D_iw[1] & (!TE1_D_iw[2] & TE1_D_iw[3]))) ) ) );


--TE1L546 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal0~2
TE1L546 = ( !TE1_D_iw[4] & ( !TE1_D_iw[5] & ( (!TE1_D_iw[0] & (!TE1_D_iw[1] & (!TE1_D_iw[2] & TE1_D_iw[3]))) ) ) );


--TE1L547 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal0~3
TE1L547 = ( !TE1_D_iw[4] & ( !TE1_D_iw[5] & ( (!TE1_D_iw[0] & (TE1_D_iw[1] & (TE1_D_iw[2] & TE1_D_iw[3]))) ) ) );


--TE1L548 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal0~4
TE1L548 = ( !TE1_D_iw[4] & ( !TE1_D_iw[5] & ( (!TE1_D_iw[0] & (TE1_D_iw[1] & (TE1_D_iw[2] & !TE1_D_iw[3]))) ) ) );


--TE1L549 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal0~5
TE1L549 = ( TE1_D_iw[4] & ( !TE1_D_iw[5] & ( (!TE1_D_iw[0] & (!TE1_D_iw[1] & (!TE1_D_iw[2] & TE1_D_iw[3]))) ) ) );


--TE1L550 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal0~6
TE1L550 = ( !TE1_D_iw[4] & ( TE1_D_iw[5] & ( (!TE1_D_iw[0] & (!TE1_D_iw[1] & (!TE1_D_iw[2] & !TE1_D_iw[3]))) ) ) );


--TE1L298 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_logic_op[1]~0
TE1L298 = (TE1L199) # (TE1L300);


--TE1L299 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_logic_op_raw[0]~1
TE1L299 = (!TE1L544 & (TE1_D_iw[3])) # (TE1L544 & ((TE1_D_iw[14])));


--TE1L297 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_logic_op[0]~1
TE1L297 = (TE1L299) # (TE1L199);


--TE1_E_alu_sub is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_sub
--register power-up is low

TE1_E_alu_sub = DFFEAS(TE1L341, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L564 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal62~5
TE1L564 = ( !TE1_D_iw[15] & ( TE1_D_iw[16] & ( (!TE1_D_iw[11] & (TE1_D_iw[12] & (TE1_D_iw[13] & !TE1_D_iw[14]))) ) ) );


--TE1_D_op_rdctl is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_op_rdctl
TE1_D_op_rdctl = (TE1L544 & TE1L564);


--TE1L565 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal62~6
TE1L565 = ( TE1_D_iw[15] & ( !TE1_D_iw[16] & ( (!TE1_D_iw[11] & (!TE1_D_iw[12] & (!TE1_D_iw[13] & !TE1_D_iw[14]))) ) ) );


--TE1L566 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal62~7
TE1L566 = ( TE1_D_iw[15] & ( TE1_D_iw[16] & ( (!TE1_D_iw[11] & (!TE1_D_iw[12] & (!TE1_D_iw[13] & !TE1_D_iw[14]))) ) ) );


--TE1L205 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_br_cmp~0
TE1L205 = (TE1L544 & (((TE1L566) # (TE1L565)) # (TE1L200)));


--TE1L551 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal0~7
TE1L551 = ( TE1_D_iw[4] & ( TE1_D_iw[5] & ( (!TE1_D_iw[0] & (!TE1_D_iw[1] & (!TE1_D_iw[2] & !TE1_D_iw[3]))) ) ) );


--TE1L552 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal0~8
TE1L552 = ( TE1_D_iw[4] & ( !TE1_D_iw[5] & ( (!TE1_D_iw[0] & (!TE1_D_iw[1] & (!TE1_D_iw[2] & !TE1_D_iw[3]))) ) ) );


--TE1L662 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_ctrl_br_nxt~0
TE1L662 = ( TE1_D_iw[1] & ( TE1_D_iw[2] & ( (!TE1_D_iw[0] & ((!TE1_D_iw[4]) # ((!TE1_D_iw[5]) # (!TE1_D_iw[3])))) ) ) );


--TE1L206 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_br_cmp~1
TE1L206 = (!TE1L546 & (!TE1L552 & !TE1L662));


--TE1L207 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_br_cmp~2
TE1L207 = ( TE1L551 & ( TE1L206 ) ) # ( !TE1L551 & ( TE1L206 & ( (((TE1L205) # (TE1L550)) # (TE1L549)) # (TE1L545) ) ) ) # ( TE1L551 & ( !TE1L206 ) ) # ( !TE1L551 & ( !TE1L206 ) );


--SB6L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~2
SB6L3 = ((SB6_mem_used[0] & ((!VB6_read_latency_shift_reg[0]) # (SB6_mem_used[1])))) # (VB6L27);


--TE1L438 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[10]~1
TE1L438 = (!TE1_R_ctrl_shift_rot_right & ((TE1_E_shift_rot_result[9]))) # (TE1_R_ctrl_shift_rot_right & (TE1_E_shift_rot_result[11]));


--TE1L501 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[5]~0
TE1L501 = ((TE1_R_ctrl_force_src2_zero) # (TE1_R_ctrl_hi_imm16)) # (TE1_R_ctrl_src_imm5_shift_rot);


--TE1L701 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src1[10]~3
TE1L701 = ( TD3_q_b[10] & ( (!TE1L707 & (((!TE1L708)) # (TE1_D_iw[14]))) # (TE1L707 & (((TE1L18)))) ) ) # ( !TD3_q_b[10] & ( (!TE1L707 & (TE1_D_iw[14] & ((TE1L708)))) # (TE1L707 & (((TE1L18)))) ) );


--TE1L437 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[9]~2
TE1L437 = (!TE1_R_ctrl_shift_rot_right & ((TE1_E_shift_rot_result[8]))) # (TE1_R_ctrl_shift_rot_right & (TE1_E_shift_rot_result[10]));


--TE1L700 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src1[9]~4
TE1L700 = ( TD3_q_b[9] & ( (!TE1L707 & (((!TE1L708)) # (TE1_D_iw[13]))) # (TE1L707 & (((TE1L22)))) ) ) # ( !TD3_q_b[9] & ( (!TE1L707 & (TE1_D_iw[13] & ((TE1L708)))) # (TE1L707 & (((TE1L22)))) ) );


--TE1L436 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[8]~3
TE1L436 = (!TE1_R_ctrl_shift_rot_right & ((TE1_E_shift_rot_result[7]))) # (TE1_R_ctrl_shift_rot_right & (TE1_E_shift_rot_result[9]));


--TE1L699 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src1[8]~5
TE1L699 = ( TD3_q_b[8] & ( (!TE1L707 & (((!TE1L708)) # (TE1_D_iw[12]))) # (TE1L707 & (((TE1L26)))) ) ) # ( !TD3_q_b[8] & ( (!TE1L707 & (TE1_D_iw[12] & ((TE1L708)))) # (TE1L707 & (((TE1L26)))) ) );


--TE1L435 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[7]~4
TE1L435 = (!TE1_R_ctrl_shift_rot_right & ((TE1_E_shift_rot_result[6]))) # (TE1_R_ctrl_shift_rot_right & (TE1_E_shift_rot_result[8]));


--TE1L698 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src1[7]~6
TE1L698 = ( TD3_q_b[7] & ( (!TE1L707 & (((!TE1L708)) # (TE1_D_iw[11]))) # (TE1L707 & (((TE1L30)))) ) ) # ( !TD3_q_b[7] & ( (!TE1L707 & (TE1_D_iw[11] & ((TE1L708)))) # (TE1L707 & (((TE1L30)))) ) );


--TE1L434 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[6]~5
TE1L434 = (!TE1_R_ctrl_shift_rot_right & ((TE1_E_shift_rot_result[5]))) # (TE1_R_ctrl_shift_rot_right & (TE1_E_shift_rot_result[7]));


--TE1L697 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src1[6]~7
TE1L697 = ( TD3_q_b[6] & ( (!TE1L707 & (((!TE1L708) # (TE1_D_iw[10])))) # (TE1L707 & (TE1L34)) ) ) # ( !TD3_q_b[6] & ( (!TE1L707 & (((TE1_D_iw[10] & TE1L708)))) # (TE1L707 & (TE1L34)) ) );


--TE1L433 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[5]~6
TE1L433 = (!TE1_R_ctrl_shift_rot_right & ((TE1_E_shift_rot_result[4]))) # (TE1_R_ctrl_shift_rot_right & (TE1_E_shift_rot_result[6]));


--TE1L696 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src1[5]~8
TE1L696 = ( TD3_q_b[5] & ( (!TE1L707 & (((!TE1L708) # (TE1_D_iw[9])))) # (TE1L707 & (TE1L6)) ) ) # ( !TD3_q_b[5] & ( (!TE1L707 & (((TE1_D_iw[9] & TE1L708)))) # (TE1L707 & (TE1L6)) ) );


--TE1L432 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[4]~7
TE1L432 = (!TE1_R_ctrl_shift_rot_right & ((TE1_E_shift_rot_result[3]))) # (TE1_R_ctrl_shift_rot_right & (TE1_E_shift_rot_result[5]));


--TE1L730 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src2_lo[4]~2
TE1L730 = ( TD4_q_b[4] & ( (!TE1_R_ctrl_hi_imm16 & (!TE1_R_ctrl_force_src2_zero & ((TE1L731) # (TE1_D_iw[10])))) ) ) # ( !TD4_q_b[4] & ( (TE1_D_iw[10] & (!TE1L731 & (!TE1_R_ctrl_hi_imm16 & !TE1_R_ctrl_force_src2_zero))) ) );


--TE1L695 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src1[4]~9
TE1L695 = ( TD3_q_b[4] & ( (!TE1L707 & (((!TE1L708) # (TE1_D_iw[8])))) # (TE1L707 & (TE1L10)) ) ) # ( !TD3_q_b[4] & ( (!TE1L707 & (((TE1_D_iw[8] & TE1L708)))) # (TE1L707 & (TE1L10)) ) );


--TE1L431 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[3]~8
TE1L431 = (!TE1_R_ctrl_shift_rot_right & (TE1_E_shift_rot_result[2])) # (TE1_R_ctrl_shift_rot_right & ((TE1_E_shift_rot_result[4])));


--TE1L729 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src2_lo[3]~3
TE1L729 = ( TD4_q_b[3] & ( (!TE1_R_ctrl_hi_imm16 & (!TE1_R_ctrl_force_src2_zero & ((TE1L731) # (TE1_D_iw[9])))) ) ) # ( !TD4_q_b[3] & ( (TE1_D_iw[9] & (!TE1L731 & (!TE1_R_ctrl_hi_imm16 & !TE1_R_ctrl_force_src2_zero))) ) );


--TE1L694 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src1[3]~10
TE1L694 = ( TD3_q_b[3] & ( (!TE1L707 & (((!TE1L708) # (TE1_D_iw[7])))) # (TE1L707 & (TE1L14)) ) ) # ( !TD3_q_b[3] & ( (!TE1L707 & (((TE1_D_iw[7] & TE1L708)))) # (TE1L707 & (TE1L14)) ) );


--TE1L443 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[15]~9
TE1L443 = (!TE1_R_ctrl_shift_rot_right & (TE1_E_shift_rot_result[14])) # (TE1_R_ctrl_shift_rot_right & ((TE1_E_shift_rot_result[16])));


--TE1_D_iw[19] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[19]
--register power-up is low

TE1_D_iw[19] = DFFEAS(TE1L610, CLOCK_50, !VF2_r_sync_rst,  , TE1L655,  ,  ,  ,  );


--TE1L706 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src1[15]~11
TE1L706 = ( TD3_q_b[15] & ( (!TE1L707 & (((!TE1L708) # (TE1_D_iw[19])))) # (TE1L707 & (TE1L54)) ) ) # ( !TD3_q_b[15] & ( (!TE1L707 & (((TE1L708 & TE1_D_iw[19])))) # (TE1L707 & (TE1L54)) ) );


--TE1_D_iw[21] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[21]
--register power-up is low

TE1_D_iw[21] = DFFEAS(TE1L612, CLOCK_50, !VF2_r_sync_rst,  , TE1L655,  ,  ,  ,  );


--TE1L442 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[14]~10
TE1L442 = (!TE1_R_ctrl_shift_rot_right & (TE1_E_shift_rot_result[13])) # (TE1_R_ctrl_shift_rot_right & ((TE1_E_shift_rot_result[15])));


--TE1_D_iw[20] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[20]
--register power-up is low

TE1_D_iw[20] = DFFEAS(TE1L611, CLOCK_50, !VF2_r_sync_rst,  , TE1L655,  ,  ,  ,  );


--TE1_D_iw[18] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_iw[18]
--register power-up is low

TE1_D_iw[18] = DFFEAS(TE1L609, CLOCK_50, !VF2_r_sync_rst,  , TE1L655,  ,  ,  ,  );


--TE1L705 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src1[14]~12
TE1L705 = ( TD3_q_b[14] & ( (!TE1L707 & (((!TE1L708) # (TE1_D_iw[18])))) # (TE1L707 & (TE1L38)) ) ) # ( !TD3_q_b[14] & ( (!TE1L707 & (((TE1L708 & TE1_D_iw[18])))) # (TE1L707 & (TE1L38)) ) );


--TE1L441 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[13]~11
TE1L441 = (!TE1_R_ctrl_shift_rot_right & (TE1_E_shift_rot_result[12])) # (TE1_R_ctrl_shift_rot_right & ((TE1_E_shift_rot_result[14])));


--TE1L704 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src1[13]~13
TE1L704 = ( TD3_q_b[13] & ( (!TE1L707 & (((!TE1L708) # (TE1_D_iw[17])))) # (TE1L707 & (TE1L50)) ) ) # ( !TD3_q_b[13] & ( (!TE1L707 & (((TE1L708 & TE1_D_iw[17])))) # (TE1L707 & (TE1L50)) ) );


--TE1L440 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[12]~12
TE1L440 = (!TE1_R_ctrl_shift_rot_right & ((TE1_E_shift_rot_result[11]))) # (TE1_R_ctrl_shift_rot_right & (TE1_E_shift_rot_result[13]));


--TE1L703 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src1[12]~14
TE1L703 = ( TD3_q_b[12] & ( (!TE1L707 & (((!TE1L708)) # (TE1_D_iw[16]))) # (TE1L707 & (((TE1L46)))) ) ) # ( !TD3_q_b[12] & ( (!TE1L707 & (TE1_D_iw[16] & ((TE1L708)))) # (TE1L707 & (((TE1L46)))) ) );


--TE1L439 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[11]~13
TE1L439 = (!TE1_R_ctrl_shift_rot_right & ((TE1_E_shift_rot_result[10]))) # (TE1_R_ctrl_shift_rot_right & (TE1_E_shift_rot_result[12]));


--TE1L702 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src1[11]~15
TE1L702 = ( TD3_q_b[11] & ( (!TE1L707 & (((!TE1L708)) # (TE1_D_iw[15]))) # (TE1L707 & (((TE1L42)))) ) ) # ( !TD3_q_b[11] & ( (!TE1L707 & (TE1_D_iw[15] & ((TE1L708)))) # (TE1L707 & (((TE1L42)))) ) );


--DB2_write is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write
--register power-up is low

DB2_write = AMPP_FUNCTION(A1L22, DB2L99, !A1L14, DB2L98);


--DB2_rdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[3]
--register power-up is low

DB2_rdata[3] = AMPP_FUNCTION(CLOCK_50, NB3_q_b[3], !VF2_r_sync_rst, DB2L22);


--DB2_td_shift[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]
--register power-up is low

DB2_td_shift[6] = AMPP_FUNCTION(A1L22, DB2L77, !A1L14, DB2L57);


--DB2L76 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~9
DB2L76 = AMPP_FUNCTION(!A1L16, !DB2_count[9], !A1L20, !DB2L71, !DB2_rdata[3], !DB2_td_shift[6]);


--VF2_altera_reset_synchronizer_int_chain[0] is nios_system:u0|nios_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]
--register power-up is low

VF2_altera_reset_synchronizer_int_chain[0] = DFFEAS(WF3_altera_reset_synchronizer_int_chain_out, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--YD1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0
YD1L6 = ( YD1_monitor_error & ( (!HE1_take_action_ocimem_a) # (!HE1_jdo[25]) ) ) # ( !YD1_monitor_error & ( (VD1L13 & (QD1_writedata[1] & ((!HE1_take_action_ocimem_a) # (!HE1_jdo[25])))) ) );


--JE1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~23
JE1L67 = ( FE1_MonDReg[25] & ( (!GE1L2 & ((!A1L29) # ((WD1_break_readreg[25])))) # (GE1L2 & (((JE1_sr[27])))) ) ) # ( !FE1_MonDReg[25] & ( (!GE1L2 & (A1L29 & ((WD1_break_readreg[25])))) # (GE1L2 & (((JE1_sr[27])))) ) );


--HE1_jdo[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]
--register power-up is low

HE1_jdo[24] = DFFEAS(JE1_sr[24], CLOCK_50,  ,  , HE1_update_jdo_strobe,  ,  ,  ,  );


--MD1_W_control_rd_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[0]
--register power-up is low

MD1_W_control_rd_data[0] = DFFEAS(MD1L345, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC2L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0
YC2L5 = ( SB4L16 & ( BC2_packet_in_progress & ( (!BC2_saved_grant[0] & (BC2_saved_grant[1] & ((ZB1L1)))) # (BC2_saved_grant[0] & (((BC2_saved_grant[1] & ZB1L1)) # (YB1L10))) ) ) ) # ( SB4L16 & ( !BC2_packet_in_progress & ( (ZB1L1) # (YB1L10) ) ) ) # ( !SB4L16 & ( !BC2_packet_in_progress & ( (!YB1L10 & (((!BC2_saved_grant[1] & ZB1L1)))) # (YB1L10 & (!BC2_saved_grant[0] & ((!BC2_saved_grant[1]) # (!ZB1L1)))) ) ) );


--MD1L566 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~8
MD1L566 = ( MD1_D_iw[15] & ( MD1_D_iw[16] & ( (!MD1_D_iw[11] & (MD1_D_iw[12] & (MD1_D_iw[13] & MD1_D_iw[14]))) ) ) );


--MD1L567 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~9
MD1L567 = ( MD1_D_iw[15] & ( MD1_D_iw[16] & ( (MD1_D_iw[11] & (MD1_D_iw[12] & (MD1_D_iw[13] & MD1_D_iw[14]))) ) ) );


--MD1L568 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~10
MD1L568 = ( MD1_D_iw[15] & ( MD1_D_iw[16] & ( (MD1_D_iw[11] & (!MD1_D_iw[12] & (MD1_D_iw[13] & MD1_D_iw[14]))) ) ) );


--MD1L552 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~9
MD1L552 = ( !MD1_D_iw[4] & ( !MD1_D_iw[5] & ( (!MD1_D_iw[0] & (MD1_D_iw[1] & (!MD1_D_iw[2] & !MD1_D_iw[3]))) ) ) );


--MD1L553 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~10
MD1L553 = ( !MD1_D_iw[4] & ( MD1_D_iw[5] & ( (!MD1_D_iw[0] & (!MD1_D_iw[1] & (MD1_D_iw[2] & !MD1_D_iw[3]))) ) ) );


--MD1L554 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~11
MD1L554 = ( !MD1_D_iw[4] & ( MD1_D_iw[5] & ( (!MD1_D_iw[0] & (MD1_D_iw[1] & (!MD1_D_iw[2] & MD1_D_iw[3]))) ) ) );


--MD1L220 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~0
MD1L220 = ( !MD1L224 & ( !MD1L223 & ( (!MD1L552 & (!MD1L553 & (!MD1L554 & !MD1L225))) ) ) );


--MD1L209 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~0
MD1L209 = (!MD1L220) # ((MD1L543 & ((MD1L211) # (MD1L212))));


--MD1_R_compare_op[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[0]
--register power-up is low

MD1_R_compare_op[0] = DFFEAS(MD1L299, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L351 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[1]~14
MD1L351 = (!MD1_E_src2[1] & ((!MD1_R_logic_op[1] & (!MD1_R_logic_op[0] & !MD1_E_src1[1])) # (MD1_R_logic_op[1] & ((MD1_E_src1[1]))))) # (MD1_E_src2[1] & (!MD1_R_logic_op[1] $ (((!MD1_R_logic_op[0]) # (!MD1_E_src1[1])))));


--MD1L380 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[30]~15
MD1L380 = (!MD1_E_src2[30] & ((!MD1_R_logic_op[1] & (!MD1_R_logic_op[0] & !MD1_E_src1[30])) # (MD1_R_logic_op[1] & ((MD1_E_src1[30]))))) # (MD1_E_src2[30] & (!MD1_R_logic_op[1] $ (((!MD1_R_logic_op[0]) # (!MD1_E_src1[30])))));


--MD1L574 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~0
MD1L574 = (!MD1L351 & !MD1L380);


--MD1L371 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[21]~16
MD1L371 = (!MD1_E_src2[21] & ((!MD1_R_logic_op[1] & (!MD1_R_logic_op[0] & !MD1_E_src1[21])) # (MD1_R_logic_op[1] & ((MD1_E_src1[21]))))) # (MD1_E_src2[21] & (!MD1_R_logic_op[1] $ (((!MD1_R_logic_op[0]) # (!MD1_E_src1[21])))));


--MD1L370 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[20]~17
MD1L370 = (!MD1_E_src2[20] & ((!MD1_R_logic_op[1] & (!MD1_R_logic_op[0] & !MD1_E_src1[20])) # (MD1_R_logic_op[1] & ((MD1_E_src1[20]))))) # (MD1_E_src2[20] & (!MD1_R_logic_op[1] $ (((!MD1_R_logic_op[0]) # (!MD1_E_src1[20])))));


--MD1L369 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[19]~18
MD1L369 = (!MD1_E_src2[19] & ((!MD1_R_logic_op[1] & (!MD1_R_logic_op[0] & !MD1_E_src1[19])) # (MD1_R_logic_op[1] & ((MD1_E_src1[19]))))) # (MD1_E_src2[19] & (!MD1_R_logic_op[1] $ (((!MD1_R_logic_op[0]) # (!MD1_E_src1[19])))));


--MD1L368 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[18]~19
MD1L368 = (!MD1_E_src2[18] & ((!MD1_R_logic_op[1] & (!MD1_R_logic_op[0] & !MD1_E_src1[18])) # (MD1_R_logic_op[1] & ((MD1_E_src1[18]))))) # (MD1_E_src2[18] & (!MD1_R_logic_op[1] $ (((!MD1_R_logic_op[0]) # (!MD1_E_src1[18])))));


--MD1L367 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[17]~20
MD1L367 = (!MD1_E_src2[17] & ((!MD1_R_logic_op[1] & (!MD1_R_logic_op[0] & !MD1_E_src1[17])) # (MD1_R_logic_op[1] & ((MD1_E_src1[17]))))) # (MD1_E_src2[17] & (!MD1_R_logic_op[1] $ (((!MD1_R_logic_op[0]) # (!MD1_E_src1[17])))));


--MD1L366 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[16]~21
MD1L366 = (!MD1_E_src2[16] & ((!MD1_R_logic_op[1] & (!MD1_R_logic_op[0] & !MD1_E_src1[16])) # (MD1_R_logic_op[1] & ((MD1_E_src1[16]))))) # (MD1_E_src2[16] & (!MD1_R_logic_op[1] $ (((!MD1_R_logic_op[0]) # (!MD1_E_src1[16])))));


--MD1L575 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~1
MD1L575 = ( !MD1L367 & ( !MD1L366 & ( (!MD1L371 & (!MD1L370 & (!MD1L369 & !MD1L368))) ) ) );


--MD1L576 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~2
MD1L576 = (!MD1L364 & !MD1L365);


--MD1L577 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~3
MD1L577 = ( MD1_E_src2[11] & ( MD1_E_src1[11] & ( (!MD1_R_logic_op[1] & (!MD1_R_logic_op[0] & ((MD1_E_src2[13]) # (MD1_E_src1[13])))) # (MD1_R_logic_op[1] & (MD1_R_logic_op[0] & (!MD1_E_src1[13] $ (MD1_E_src2[13])))) ) ) ) # ( !MD1_E_src2[11] & ( MD1_E_src1[11] & ( (!MD1_R_logic_op[1] & ((!MD1_R_logic_op[0] & ((MD1_E_src2[13]) # (MD1_E_src1[13]))) # (MD1_R_logic_op[0] & ((!MD1_E_src1[13]) # (!MD1_E_src2[13]))))) ) ) ) # ( MD1_E_src2[11] & ( !MD1_E_src1[11] & ( (!MD1_R_logic_op[1] & ((!MD1_R_logic_op[0] & ((MD1_E_src2[13]) # (MD1_E_src1[13]))) # (MD1_R_logic_op[0] & ((!MD1_E_src1[13]) # (!MD1_E_src2[13]))))) ) ) ) # ( !MD1_E_src2[11] & ( !MD1_E_src1[11] & ( (!MD1_E_src1[13] & ((!MD1_R_logic_op[1] & (MD1_R_logic_op[0])) # (MD1_R_logic_op[1] & ((!MD1_E_src2[13]))))) # (MD1_E_src1[13] & (MD1_R_logic_op[0] & (!MD1_R_logic_op[1] $ (MD1_E_src2[13])))) ) ) );


--MD1L578 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~4
MD1L578 = ( MD1_E_src1[10] & ( MD1_E_src2[10] & ( (!MD1_R_logic_op[1] & (!MD1_R_logic_op[0] & ((MD1_E_src2[9]) # (MD1_E_src1[9])))) # (MD1_R_logic_op[1] & (MD1_R_logic_op[0] & (!MD1_E_src1[9] $ (MD1_E_src2[9])))) ) ) ) # ( !MD1_E_src1[10] & ( MD1_E_src2[10] & ( (!MD1_R_logic_op[1] & ((!MD1_R_logic_op[0] & ((MD1_E_src2[9]) # (MD1_E_src1[9]))) # (MD1_R_logic_op[0] & ((!MD1_E_src1[9]) # (!MD1_E_src2[9]))))) ) ) ) # ( MD1_E_src1[10] & ( !MD1_E_src2[10] & ( (!MD1_R_logic_op[1] & ((!MD1_R_logic_op[0] & ((MD1_E_src2[9]) # (MD1_E_src1[9]))) # (MD1_R_logic_op[0] & ((!MD1_E_src1[9]) # (!MD1_E_src2[9]))))) ) ) ) # ( !MD1_E_src1[10] & ( !MD1_E_src2[10] & ( (!MD1_E_src1[9] & ((!MD1_R_logic_op[1] & (MD1_R_logic_op[0])) # (MD1_R_logic_op[1] & ((!MD1_E_src2[9]))))) # (MD1_E_src1[9] & (MD1_R_logic_op[0] & (!MD1_R_logic_op[1] $ (MD1_E_src2[9])))) ) ) );


--MD1L579 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~5
MD1L579 = ( MD1_E_src1[8] & ( MD1_E_src2[8] & ( (!MD1_R_logic_op[1] & (!MD1_R_logic_op[0] & ((MD1_E_src2[7]) # (MD1_E_src1[7])))) # (MD1_R_logic_op[1] & (MD1_R_logic_op[0] & (!MD1_E_src1[7] $ (MD1_E_src2[7])))) ) ) ) # ( !MD1_E_src1[8] & ( MD1_E_src2[8] & ( (!MD1_R_logic_op[1] & ((!MD1_R_logic_op[0] & ((MD1_E_src2[7]) # (MD1_E_src1[7]))) # (MD1_R_logic_op[0] & ((!MD1_E_src1[7]) # (!MD1_E_src2[7]))))) ) ) ) # ( MD1_E_src1[8] & ( !MD1_E_src2[8] & ( (!MD1_R_logic_op[1] & ((!MD1_R_logic_op[0] & ((MD1_E_src2[7]) # (MD1_E_src1[7]))) # (MD1_R_logic_op[0] & ((!MD1_E_src1[7]) # (!MD1_E_src2[7]))))) ) ) ) # ( !MD1_E_src1[8] & ( !MD1_E_src2[8] & ( (!MD1_E_src1[7] & ((!MD1_R_logic_op[1] & (MD1_R_logic_op[0])) # (MD1_R_logic_op[1] & ((!MD1_E_src2[7]))))) # (MD1_E_src1[7] & (MD1_R_logic_op[0] & (!MD1_R_logic_op[1] $ (MD1_E_src2[7])))) ) ) );


--MD1L580 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~6
MD1L580 = ( MD1_E_src1[4] & ( MD1_E_src2[4] & ( (!MD1_R_logic_op[1] & (!MD1_R_logic_op[0] & ((MD1_E_src2[3]) # (MD1_E_src1[3])))) # (MD1_R_logic_op[1] & (MD1_R_logic_op[0] & (!MD1_E_src1[3] $ (MD1_E_src2[3])))) ) ) ) # ( !MD1_E_src1[4] & ( MD1_E_src2[4] & ( (!MD1_R_logic_op[1] & ((!MD1_R_logic_op[0] & ((MD1_E_src2[3]) # (MD1_E_src1[3]))) # (MD1_R_logic_op[0] & ((!MD1_E_src1[3]) # (!MD1_E_src2[3]))))) ) ) ) # ( MD1_E_src1[4] & ( !MD1_E_src2[4] & ( (!MD1_R_logic_op[1] & ((!MD1_R_logic_op[0] & ((MD1_E_src2[3]) # (MD1_E_src1[3]))) # (MD1_R_logic_op[0] & ((!MD1_E_src1[3]) # (!MD1_E_src2[3]))))) ) ) ) # ( !MD1_E_src1[4] & ( !MD1_E_src2[4] & ( (!MD1_E_src1[3] & ((!MD1_R_logic_op[1] & (MD1_R_logic_op[0])) # (MD1_R_logic_op[1] & ((!MD1_E_src2[3]))))) # (MD1_E_src1[3] & (MD1_R_logic_op[0] & (!MD1_R_logic_op[1] $ (MD1_E_src2[3])))) ) ) );


--MD1L581 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~7
MD1L581 = ( MD1L579 & ( MD1L580 & ( (!MD1L355 & (!MD1L362 & (MD1L577 & MD1L578))) ) ) );


--MD1L373 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[23]~22
MD1L373 = (!MD1_E_src2[23] & ((!MD1_R_logic_op[1] & (!MD1_R_logic_op[0] & !MD1_E_src1[23])) # (MD1_R_logic_op[1] & ((MD1_E_src1[23]))))) # (MD1_E_src2[23] & (!MD1_R_logic_op[1] $ (((!MD1_R_logic_op[0]) # (!MD1_E_src1[23])))));


--MD1L372 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[22]~23
MD1L372 = (!MD1_E_src2[22] & ((!MD1_R_logic_op[1] & (!MD1_R_logic_op[0] & !MD1_E_src1[22])) # (MD1_R_logic_op[1] & ((MD1_E_src1[22]))))) # (MD1_E_src2[22] & (!MD1_R_logic_op[1] $ (((!MD1_R_logic_op[0]) # (!MD1_E_src1[22])))));


--MD1L582 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~8
MD1L582 = (!MD1L373 & !MD1L372);


--MD1L375 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[25]~24
MD1L375 = (!MD1_E_src2[25] & ((!MD1_R_logic_op[1] & (!MD1_R_logic_op[0] & !MD1_E_src1[25])) # (MD1_R_logic_op[1] & ((MD1_E_src1[25]))))) # (MD1_E_src2[25] & (!MD1_R_logic_op[1] $ (((!MD1_R_logic_op[0]) # (!MD1_E_src1[25])))));


--MD1L374 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[24]~25
MD1L374 = (!MD1_E_src2[24] & ((!MD1_R_logic_op[1] & (!MD1_R_logic_op[0] & !MD1_E_src1[24])) # (MD1_R_logic_op[1] & ((MD1_E_src1[24]))))) # (MD1_E_src2[24] & (!MD1_R_logic_op[1] $ (((!MD1_R_logic_op[0]) # (!MD1_E_src1[24])))));


--MD1L583 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~9
MD1L583 = (!MD1L375 & !MD1L374);


--MD1L377 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[27]~26
MD1L377 = (!MD1_E_src2[27] & ((!MD1_R_logic_op[1] & (!MD1_R_logic_op[0] & !MD1_E_src1[27])) # (MD1_R_logic_op[1] & ((MD1_E_src1[27]))))) # (MD1_E_src2[27] & (!MD1_R_logic_op[1] $ (((!MD1_R_logic_op[0]) # (!MD1_E_src1[27])))));


--MD1L376 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[26]~27
MD1L376 = (!MD1_E_src2[26] & ((!MD1_R_logic_op[1] & (!MD1_R_logic_op[0] & !MD1_E_src1[26])) # (MD1_R_logic_op[1] & ((MD1_E_src1[26]))))) # (MD1_E_src2[26] & (!MD1_R_logic_op[1] $ (((!MD1_R_logic_op[0]) # (!MD1_E_src1[26])))));


--MD1L584 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~10
MD1L584 = (!MD1L377 & !MD1L376);


--MD1L350 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[0]~28
MD1L350 = (!MD1_E_src2[0] & ((!MD1_R_logic_op[1] & (!MD1_R_logic_op[0] & !MD1_E_src1[0])) # (MD1_R_logic_op[1] & ((MD1_E_src1[0]))))) # (MD1_E_src2[0] & (!MD1_R_logic_op[1] $ (((!MD1_R_logic_op[0]) # (!MD1_E_src1[0])))));


--MD1_E_src2[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[31]
--register power-up is low

MD1_E_src2[31] = DFFEAS(MD1L723, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L381 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[31]~29
MD1L381 = (!MD1_E_src2[31] & ((!MD1_R_logic_op[1] & (!MD1_R_logic_op[0] & !MD1_E_src1[31])) # (MD1_R_logic_op[1] & ((MD1_E_src1[31]))))) # (MD1_E_src2[31] & (!MD1_R_logic_op[1] $ (((!MD1_R_logic_op[0]) # (!MD1_E_src1[31])))));


--MD1L379 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[29]~30
MD1L379 = (!MD1_E_src2[29] & ((!MD1_R_logic_op[1] & (!MD1_R_logic_op[0] & !MD1_E_src1[29])) # (MD1_R_logic_op[1] & ((MD1_E_src1[29]))))) # (MD1_E_src2[29] & (!MD1_R_logic_op[1] $ (((!MD1_R_logic_op[0]) # (!MD1_E_src1[29])))));


--MD1L378 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[28]~31
MD1L378 = (!MD1_E_src2[28] & ((!MD1_R_logic_op[1] & (!MD1_R_logic_op[0] & !MD1_E_src1[28])) # (MD1_R_logic_op[1] & ((MD1_E_src1[28]))))) # (MD1_E_src2[28] & (!MD1_R_logic_op[1] $ (((!MD1_R_logic_op[0]) # (!MD1_E_src1[28])))));


--MD1L585 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~11
MD1L585 = ( !MD1L379 & ( !MD1L378 & ( (!MD1L352 & (!MD1L356 & (!MD1L350 & !MD1L381))) ) ) );


--MD1L586 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~12
MD1L586 = ( MD1L584 & ( MD1L585 & ( (MD1L576 & (MD1L581 & (MD1L582 & MD1L583))) ) ) );


--MD1_R_compare_op[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[1]
--register power-up is low

MD1_R_compare_op[1] = DFFEAS(MD1L300, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L342 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_cmp_result~0
MD1L342 = ( MD1L586 & ( MD1_R_compare_op[1] & ( (!MD1_R_compare_op[0] & (MD1L122)) # (MD1_R_compare_op[0] & (((!MD1L574) # (!MD1L575)))) ) ) ) # ( !MD1L586 & ( MD1_R_compare_op[1] & ( (MD1_R_compare_op[0]) # (MD1L122) ) ) ) # ( MD1L586 & ( !MD1_R_compare_op[1] & ( (!MD1_R_compare_op[0] & (((MD1L574 & MD1L575)))) # (MD1_R_compare_op[0] & (!MD1L122)) ) ) ) # ( !MD1L586 & ( !MD1_R_compare_op[1] & ( (!MD1L122 & MD1_R_compare_op[0]) ) ) );


--MD1L569 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~11
MD1L569 = ( !MD1_D_iw[15] & ( !MD1_D_iw[16] & ( (MD1_D_iw[11] & (!MD1_D_iw[12] & (MD1_D_iw[13] & !MD1_D_iw[14]))) ) ) );


--MD1L570 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~12
MD1L570 = ( !MD1_D_iw[15] & ( !MD1_D_iw[16] & ( (MD1_D_iw[11] & (!MD1_D_iw[12] & (MD1_D_iw[13] & MD1_D_iw[14]))) ) ) );


--MD1L226 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_jmp_direct~0
MD1L226 = ( !MD1_D_iw[5] & ( (!MD1_D_iw[1] & (!MD1_D_iw[2] & (!MD1_D_iw[3] & !MD1_D_iw[4]))) ) );


--MD1L250 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~0
MD1L250 = ( MD1L226 ) # ( !MD1L226 & ( (MD1L543 & (((MD1L251) # (MD1L559)) # (MD1L558))) ) );


--QD1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read~0
QD1L55 = (!QD1_read & (((!SB4_mem_used[1] & RB4L1)))) # (QD1_read & (FE1_waitrequest));


--FE1L96 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0
FE1L96 = ( FE1_avalon_ociram_readdata_ready & ( (FE1_waitrequest & (((!FE1L154 & QD1_read)) # (QD1_write))) ) ) # ( !FE1_avalon_ociram_readdata_ready & ( (!QD1_write & (FE1_waitrequest & (!FE1L154 & QD1_read))) ) );


--SB4L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2
SB4L9 = ( SB4_mem_used[0] & ( ((!VB4_read_latency_shift_reg[0]) # ((!FE1_waitrequest & RB4L1))) # (SB4_mem_used[1]) ) ) # ( !SB4_mem_used[0] & ( (!FE1_waitrequest & (!SB4_mem_used[1] & RB4L1)) ) );


--YC3L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|grant[1]~1
YC3L2 = (ZB1L2 & (((!YB1L13 & !YC3_top_priority_reg[0])) # (YC3_top_priority_reg[1])));


--JE1_sr[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[7]
--register power-up is low

JE1_sr[7] = DFFEAS(JE1L80, A1L48,  ,  ,  ,  ,  ,  ,  );


--FE1_MonDReg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]
--register power-up is low

FE1_MonDReg[5] = DFFEAS(FE1L85, CLOCK_50,  ,  , FE1L50,  ,  ,  ,  );


--JE1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~24
JE1L68 = ( FE1_MonDReg[5] & ( (!GE1L2 & ((!A1L29) # ((WD1_break_readreg[5])))) # (GE1L2 & (((JE1_sr[7])))) ) ) # ( !FE1_MonDReg[5] & ( (!GE1L2 & (A1L29 & ((WD1_break_readreg[5])))) # (GE1L2 & (((JE1_sr[7])))) ) );


--HE1_jdo[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]
--register power-up is low

HE1_jdo[7] = DFFEAS(JE1_sr[7], CLOCK_50,  ,  , HE1_update_jdo_strobe,  ,  ,  ,  );


--FE1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~2
FE1L83 = (!FE1_jtag_ram_rd_d1 & (FE1_MonAReg[2] & (!FE1_MonAReg[3] & !FE1_MonAReg[4])));


--FE1L84 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~3
FE1L84 = ( FE1L83 & ( (HE1_jdo[7]) # (HE1_take_action_ocimem_b) ) ) # ( !FE1L83 & ( (!HE1_take_action_ocimem_b & (((HE1_jdo[7])))) # (HE1_take_action_ocimem_b & (FE1_jtag_ram_rd_d1 & ((SE1_q_a[4])))) ) );


--QD1_writedata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[3]
--register power-up is low

QD1_writedata[3] = DFFEAS(BC2L25, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FE1L122 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~3
FE1L122 = (!FE1_jtag_ram_access & ((QD1_writedata[3]))) # (FE1_jtag_ram_access & (FE1_MonDReg[3]));


--BC2L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~3
BC2L24 = (BC2_saved_grant[0] & MD1_d_writedata[2]);


--GE1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0
GE1L3 = (!A1L52 & (A1L27 & A1L46));


--JE1L69 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~25
JE1L69 = ( FE1_MonDReg[16] & ( (!GE1L2 & ((!A1L29) # ((WD1_break_readreg[16])))) # (GE1L2 & (((JE1_sr[18])))) ) ) # ( !FE1_MonDReg[16] & ( (!GE1L2 & (A1L29 & ((WD1_break_readreg[16])))) # (GE1L2 & (((JE1_sr[18])))) ) );


--WF2_altera_reset_synchronizer_int_chain[1] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]
--register power-up is low

WF2_altera_reset_synchronizer_int_chain[1] = DFFEAS(WF2L4, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--JE1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~26
JE1L70 = ( FE1_MonDReg[26] & ( (!GE1L2 & ((!A1L29) # ((WD1_break_readreg[26])))) # (GE1L2 & (((JE1_sr[28])))) ) ) # ( !FE1_MonDReg[26] & ( (!GE1L2 & (A1L29 & ((WD1_break_readreg[26])))) # (GE1L2 & (((JE1_sr[28])))) ) );


--JE1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~27
JE1L71 = ( FE1_MonDReg[27] & ( (!GE1L2 & ((!A1L29) # ((WD1_break_readreg[27])))) # (GE1L2 & (((JE1_sr[29])))) ) ) # ( !FE1_MonDReg[27] & ( (!GE1L2 & (A1L29 & ((WD1_break_readreg[27])))) # (GE1L2 & (((JE1_sr[29])))) ) );


--JE1L72 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~28
JE1L72 = ( FE1_MonDReg[28] & ( (!GE1L2 & ((!A1L29) # ((WD1_break_readreg[28])))) # (GE1L2 & (((JE1_sr[30])))) ) ) # ( !FE1_MonDReg[28] & ( (!GE1L2 & (A1L29 & ((WD1_break_readreg[28])))) # (GE1L2 & (((JE1_sr[30])))) ) );


--FE1_MonDReg[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]
--register power-up is low

FE1_MonDReg[29] = DFFEAS(FE1L86, CLOCK_50,  ,  , FE1L50,  ,  ,  ,  );


--JE1L73 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~29
JE1L73 = ( FE1_MonDReg[29] & ( (!GE1L2 & ((!A1L29) # ((WD1_break_readreg[29])))) # (GE1L2 & (((JE1_sr[31])))) ) ) # ( !FE1_MonDReg[29] & ( (!GE1L2 & (A1L29 & ((WD1_break_readreg[29])))) # (GE1L2 & (((JE1_sr[31])))) ) );


--JE1L48 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~30
JE1L48 = ( A1L29 & ( (!A1L52 & (A1L27 & (A1L32 & !A1L28))) ) ) # ( !A1L29 & ( (!A1L52 & (A1L27 & A1L32)) ) );


--JE1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~31
JE1L74 = (!A1L29 & (FE1_MonDReg[30])) # (A1L29 & ((WD1_break_readreg[30])));


--JE1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~32
JE1L75 = (!A1L52 & (A1L27 & (A1L32 & !A1L28)));


--JE1L76 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~33
JE1L76 = ( JE1L74 & ( JE1L75 & ( (!GE1L2) # (JE1_sr[32]) ) ) ) # ( !JE1L74 & ( JE1L75 & ( (!GE1L2 & (!JE1L48 & (JE1_sr[31]))) # (GE1L2 & (((JE1_sr[32])))) ) ) ) # ( JE1L74 & ( !JE1L75 & ( (!GE1L2 & (!JE1L48 & (JE1_sr[31]))) # (GE1L2 & (((JE1_sr[32])))) ) ) ) # ( !JE1L74 & ( !JE1L75 & ( (!GE1L2 & (!JE1L48 & (JE1_sr[31]))) # (GE1L2 & (((JE1_sr[32])))) ) ) );


--JE1L77 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~34
JE1L77 = ( FE1_MonDReg[31] & ( (!GE1L2 & ((!A1L29) # ((WD1_break_readreg[31])))) # (GE1L2 & (((JE1_sr[33])))) ) ) # ( !FE1_MonDReg[31] & ( (!GE1L2 & (A1L29 & ((WD1_break_readreg[31])))) # (GE1L2 & (((JE1_sr[33])))) ) );


--YD1_resetlatch is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch
--register power-up is low

YD1_resetlatch = DFFEAS(YD1L12, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--JE1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~35
JE1L78 = (!GE1L2 & (JE1L4 & ((YD1_resetlatch)))) # (GE1L2 & (((JE1_sr[34]))));


--MD1L588 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal133~0
MD1L588 = ( !MD1_D_iw[7] & ( (!MD1_D_iw[8] & (!MD1_D_iw[9] & (!MD1_D_iw[10] & MD1_D_iw[6]))) ) );


--MD1L782 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg_inst_nxt~0
MD1L782 = (!MD1_R_ctrl_wrctl_inst & (((MD1_W_estatus_reg)))) # (MD1_R_ctrl_wrctl_inst & ((!MD1L588 & ((MD1_W_estatus_reg))) # (MD1L588 & (MD1_E_src1[0]))));


--MD1L589 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal134~0
MD1L589 = (!MD1_D_iw[8] & (!MD1_D_iw[9] & (!MD1_D_iw[10] & MD1_D_iw[7])));


--MD1L485 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[23]~0
MD1L485 = (MD1L707) # (MD1L706);


--VB4_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8]
--register power-up is low

VB4_av_readdata_pre[8] = DFFEAS(QD1_readdata[8], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L598 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[8]~12
MD1L598 = ( TF1_q_a[8] & ( (!MD1_intr_req & (((ZB4L2 & VB4_av_readdata_pre[8])) # (ZB5L2))) ) ) # ( !TF1_q_a[8] & ( (!MD1_intr_req & (ZB4L2 & VB4_av_readdata_pre[8])) ) );


--VB4_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9]
--register power-up is low

VB4_av_readdata_pre[9] = DFFEAS(QD1_readdata[9], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L599 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[9]~13
MD1L599 = ( TF1_q_a[9] & ( (!MD1_intr_req & (((ZB4L2 & VB4_av_readdata_pre[9])) # (ZB5L2))) ) ) # ( !TF1_q_a[9] & ( (!MD1_intr_req & (ZB4L2 & VB4_av_readdata_pre[9])) ) );


--VB4_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10]
--register power-up is low

VB4_av_readdata_pre[10] = DFFEAS(QD1_readdata[10], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L600 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[10]~14
MD1L600 = ( TF1_q_a[10] & ( (!MD1_intr_req & (((ZB4L2 & VB4_av_readdata_pre[10])) # (ZB5L2))) ) ) # ( !TF1_q_a[10] & ( (!MD1_intr_req & (ZB4L2 & VB4_av_readdata_pre[10])) ) );


--VB4_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6]
--register power-up is low

VB4_av_readdata_pre[6] = DFFEAS(QD1_readdata[6], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L596 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[6]~15
MD1L596 = ( TF1_q_a[6] & ( (!MD1_intr_req & (((ZB4L2 & VB4_av_readdata_pre[6])) # (ZB5L2))) ) ) # ( !TF1_q_a[6] & ( (!MD1_intr_req & (ZB4L2 & VB4_av_readdata_pre[6])) ) );


--VB4_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7]
--register power-up is low

VB4_av_readdata_pre[7] = DFFEAS(QD1_readdata[7], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L597 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[7]~16
MD1L597 = ( TF1_q_a[7] & ( (!MD1_intr_req & (((ZB4L2 & VB4_av_readdata_pre[7])) # (ZB5L2))) ) ) # ( !TF1_q_a[7] & ( (!MD1_intr_req & (ZB4L2 & VB4_av_readdata_pre[7])) ) );


--MD1L571 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~13
MD1L571 = ( !MD1_D_iw[15] & ( MD1_D_iw[16] & ( (!MD1_D_iw[11] & (MD1_D_iw[12] & (MD1_D_iw[13] & MD1_D_iw[14]))) ) ) );


--MD1_D_op_wrctl is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_wrctl
MD1_D_op_wrctl = (MD1L543 & MD1L571);


--MD1L786 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg_nxt~0
MD1L786 = (MD1_E_valid_from_R & (MD1_D_iw[6] & (MD1_R_ctrl_wrctl_inst & MD1L589)));


--VD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0
VD1L12 = ( VD1L1 & ( FE1L151 & ( (QD1_address[0] & (!QD1_address[3] & (!QD1_address[2] & !QD1_address[1]))) ) ) );


--U1L57 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~0
U1L57 = (QB1_counter_reg_bit[3] & (((QB1_counter_reg_bit[1]) # (QB1_counter_reg_bit[2])) # (QB1_counter_reg_bit[0])));


--U1L58 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~1
U1L58 = (!MB1_b_full & (!QB1_counter_reg_bit[5] & (!QB1_counter_reg_bit[4] & !U1L57)));


--U1L79 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE~0
U1L79 = ( U1L64 & ( (!U1_av_waitrequest & (MD1_W_alu_result[2] & (!SB1_mem_used[1] & EC1L5))) ) );


--DB1L52Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0
--register power-up is low

DB1L52Q = AMPP_FUNCTION(CLOCK_50, DB1L51, !VF1_r_sync_rst);


--U1_read_0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|read_0
--register power-up is low

U1_read_0 = DFFEAS(U1L75, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--U1L82 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq~0
U1L82 = (!MB2_b_non_empty & (U1_pause_irq & ((!U1_read_0)))) # (MB2_b_non_empty & (((U1_pause_irq & !U1_read_0)) # (DB1L52Q)));


--U1L59 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~0
U1L59 = (U1L18 & (((U1L26) # (U1L22)) # (QB2_counter_reg_bit[0])));


--U1L60 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~1
U1L60 = ( !U1L59 & ( (!U1L2 & (!U1L6 & (!U1L10 & !U1L14))) ) );


--QD1L51 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~0
QD1L51 = ( YD1_monitor_error & ( VD1_oci_ienable[0] & ( (!QD1_address[8] & (SE1_q_a[0])) # (QD1_address[8] & (((!QD1_address[0] & VD1L2)))) ) ) ) # ( !YD1_monitor_error & ( VD1_oci_ienable[0] & ( (SE1_q_a[0] & !QD1_address[8]) ) ) ) # ( YD1_monitor_error & ( !VD1_oci_ienable[0] & ( (!QD1_address[8] & (SE1_q_a[0])) # (QD1_address[8] & ((VD1L2))) ) ) ) # ( !YD1_monitor_error & ( !VD1_oci_ienable[0] & ( (!QD1_address[8] & (SE1_q_a[0])) # (QD1_address[8] & (((QD1_address[0] & VD1L2)))) ) ) );


--SB5L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~2
SB5L9 = ( SB5_mem_used[0] & ( (!VB5_read_latency_shift_reg[0]) # (((DB1_rst1 & RB5L1)) # (SB5_mem_used[1])) ) ) # ( !SB5_mem_used[0] & ( (DB1_rst1 & (!SB5_mem_used[1] & RB5L1)) ) );


--HE1_jdo[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]
--register power-up is low

HE1_jdo[19] = DFFEAS(JE1_sr[19], CLOCK_50,  ,  , HE1_update_jdo_strobe,  ,  ,  ,  );


--HE1_jdo[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]
--register power-up is low

HE1_jdo[18] = DFFEAS(JE1_sr[18], CLOCK_50,  ,  , HE1_update_jdo_strobe,  ,  ,  ,  );


--YD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0
YD1L2 = ((YD1_break_on_reset & !HE1_jdo[18])) # (HE1_jdo[19]);


--LE1_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1
--register power-up is low

LE1_din_s1 = DFFEAS(VF1_r_sync_rst, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0
VD1L11 = (!VD1L13 & (VD1_oci_single_step_mode)) # (VD1L13 & ((QD1_writedata[3])));


--VD1_oci_ienable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]
--register power-up is low

VD1_oci_ienable[1] = DFFEAS(VD1L7, CLOCK_50, !VF1_r_sync_rst,  , VD1L12,  ,  ,  ,  );


--QD1L52 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~1
QD1L52 = ( SE1_q_a[1] & ( VD1_oci_ienable[1] & ( (!QD1_address[8]) # ((YD1_monitor_ready & (!QD1_address[0] & VD1L2))) ) ) ) # ( !SE1_q_a[1] & ( VD1_oci_ienable[1] & ( (YD1_monitor_ready & (!QD1_address[0] & (QD1_address[8] & VD1L2))) ) ) ) # ( SE1_q_a[1] & ( !VD1_oci_ienable[1] & ( (!QD1_address[8]) # ((VD1L2 & ((QD1_address[0]) # (YD1_monitor_ready)))) ) ) ) # ( !SE1_q_a[1] & ( !VD1_oci_ienable[1] & ( (QD1_address[8] & (VD1L2 & ((QD1_address[0]) # (YD1_monitor_ready)))) ) ) );


--YD1_monitor_go is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go
--register power-up is low

YD1_monitor_go = DFFEAS(YD1L8, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--VD1_oci_ienable[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]
--register power-up is low

VD1_oci_ienable[31] = DFFEAS(VCC, CLOCK_50, !VF1_r_sync_rst,  , VD1L12,  ,  ,  ,  );


--QD1L53 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~2
QD1L53 = (VD1L2 & ((!QD1_address[0] & (YD1_monitor_go)) # (QD1_address[0] & ((VD1_oci_ienable[31])))));


--QD1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~3
QD1L54 = (VD1L2 & ((!QD1_address[0] & (VD1_oci_single_step_mode)) # (QD1_address[0] & ((VD1_oci_ienable[31])))));


--VD1L9 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~0
VD1L9 = (QD1_address[0] & (VD1L2 & VD1_oci_ienable[31]));


--MD1L528 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[23]~0
MD1L528 = ((!MD1L234 & !MD1L232)) # (MD1_D_iw[4]);


--MD1L383 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[2]~2
MD1L383 = (!MD1L235 & (((!MD1L114 & MD1L118)) # (MD1L233))) # (MD1L235 & (((!MD1L233) # (MD1L118))));


--SB3L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~1
SB3L8 = ( RB3L1 & ( SB3_mem_used[0] & ( ((!VB3_read_latency_shift_reg[0]) # ((VB3_av_readdata_pre[1] & VB3L8))) # (SB3_mem_used[1]) ) ) ) # ( !RB3L1 & ( SB3_mem_used[0] & ( (!VB3_read_latency_shift_reg[0]) # (SB3_mem_used[1]) ) ) ) # ( RB3L1 & ( !SB3_mem_used[0] & ( (!SB3_mem_used[1] & (VB3_av_readdata_pre[1] & VB3L8)) ) ) );


--WF5_altera_reset_synchronizer_int_chain[0] is nios_system:u0|nios_system_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]
--register power-up is low

WF5_altera_reset_synchronizer_int_chain[0] = DFFEAS(WF5_altera_reset_synchronizer_int_chain[1], CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--YC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0
YC1L5 = (!U1L69 & (((YB2L10 & GC1L8)))) # (U1L69 & (((YB2L10 & GC1L8)) # (EC1L6)));


--YC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~1
YC1L6 = ( BC1_WideOr1 & ( YC1L5 & ( ((!SB3_mem_used[1] & (VB3_av_readdata_pre[1] & VB3L8))) # (BC1L2) ) ) ) # ( !BC1_WideOr1 & ( YC1L5 & ( BC1L2 ) ) );


--MD1L384 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[3]~3
MD1L384 = (!MD1L235 & (((MD1L114 & MD1L118)) # (MD1L233))) # (MD1L235 & (((!MD1L233) # (MD1L118))));


--D1L11 is Bus_Arbiter:u1|bus_enable~0
D1L11 = (!D1_current_state.CPU_0 & ((S2_bus_enable))) # (D1_current_state.CPU_0 & (S1_bus_enable));


--S2_avalon_waitrequest is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|avalon_waitrequest
S2_avalon_waitrequest = ( !S2L66 & ( (VB7L4 & (!S2_WideOr0 & ((U2L63) # (DC3L8)))) ) );


--D1L15 is Bus_Arbiter:u1|Selector0~0
D1L15 = (!D1_current_state.IDLE & (((S2_bus_enable) # (S1_bus_enable)))) # (D1_current_state.IDLE & ((!D1_current_state.CPU_0 & ((S2_bus_enable))) # (D1_current_state.CPU_0 & (S1_bus_enable))));


--YC3L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~0
YC3L5 = ( ZB1L2 & ( BC3_packet_in_progress & ( (YB1L6 & (((BC3_saved_grant[0] & YB1L13)) # (BC3_saved_grant[1]))) ) ) ) # ( !ZB1L2 & ( BC3_packet_in_progress & ( (BC3_saved_grant[0] & (YB1L6 & YB1L13)) ) ) ) # ( ZB1L2 & ( !BC3_packet_in_progress & ( ((!BC3_saved_grant[1] & ((!BC3_saved_grant[0]) # (!YB1L13)))) # (YB1L6) ) ) ) # ( !ZB1L2 & ( !BC3_packet_in_progress & ( (YB1L13 & ((!BC3_saved_grant[0]) # (YB1L6))) ) ) );


--UB3L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|endofpacket_reg~0
UB3L39 = (!UB3_use_reg) # (UB3_endofpacket_reg);


--UB3L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|address_reg~0
UB3L12 = ( UB3_address_reg[1] & ( ((!S1_WideOr0 & (VB2L1 & !S1L66))) # (SB2_mem_used[1]) ) ) # ( !UB3_address_reg[1] & ( (!SB2_mem_used[1] & (((!VB2L1) # (S1L66)) # (S1_WideOr0))) ) );


--MD1L726 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[1]~4
MD1L726 = ( TD2_q_b[1] & ( (!MD1_R_ctrl_hi_imm16 & (!MD1_R_ctrl_force_src2_zero & ((MD1L730) # (MD1_D_iw[7])))) ) ) # ( !TD2_q_b[1] & ( (MD1_D_iw[7] & (!MD1L730 & (!MD1_R_ctrl_hi_imm16 & !MD1_R_ctrl_force_src2_zero))) ) );


--MD1L725 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[0]~5
MD1L725 = ( !MD1_R_ctrl_force_src2_zero & ( (!MD1_R_ctrl_hi_imm16 & ((!MD1L730 & ((MD1_D_iw[6]))) # (MD1L730 & (TD2_q_b[0])))) ) );


--CF1L6 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_1_cpu_nios2_oci_debug|monitor_error~0
CF1L6 = ( CF1_monitor_error & ( (!LF1_take_action_ocimem_a) # (!LF1_jdo[25]) ) ) # ( !CF1_monitor_error & ( (ZE1L13 & (WE1_writedata[1] & ((!LF1_take_action_ocimem_a) # (!LF1_jdo[25])))) ) );


--MF1L67 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~23
MF1L67 = ( KF1_MonDReg[25] & ( (!GE2L2 & ((!A1L56) # ((AF1_break_readreg[25])))) # (GE2L2 & (((MF1_sr[27])))) ) ) # ( !KF1_MonDReg[25] & ( (!GE2L2 & (A1L56 & ((AF1_break_readreg[25])))) # (GE2L2 & (((MF1_sr[27])))) ) );


--LF1_jdo[24] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[24]
--register power-up is low

LF1_jdo[24] = DFFEAS(MF1_sr[24], CLOCK_50,  ,  , LF1_update_jdo_strobe,  ,  ,  ,  );


--TE1_W_control_rd_data[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_control_rd_data[0]
--register power-up is low

TE1_W_control_rd_data[0] = DFFEAS(TE1L345, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--YC4L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]~0
YC4L5 = ( SB8L19 & ( BC4_packet_in_progress & ( (!BC4_saved_grant[0] & (BC4_saved_grant[1] & ((ZB2L1)))) # (BC4_saved_grant[0] & (((BC4_saved_grant[1] & ZB2L1)) # (YB2L12))) ) ) ) # ( SB8L19 & ( !BC4_packet_in_progress & ( (ZB2L1) # (YB2L12) ) ) ) # ( !SB8L19 & ( !BC4_packet_in_progress & ( (!YB2L12 & (((!BC4_saved_grant[1] & ZB2L1)))) # (YB2L12 & (!BC4_saved_grant[0] & ((!BC4_saved_grant[1]) # (!ZB2L1)))) ) ) );


--TE1L567 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal62~8
TE1L567 = ( TE1_D_iw[15] & ( TE1_D_iw[16] & ( (!TE1_D_iw[11] & (TE1_D_iw[12] & (TE1_D_iw[13] & TE1_D_iw[14]))) ) ) );


--TE1L568 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal62~9
TE1L568 = ( TE1_D_iw[15] & ( TE1_D_iw[16] & ( (TE1_D_iw[11] & (TE1_D_iw[12] & (TE1_D_iw[13] & TE1_D_iw[14]))) ) ) );


--TE1L569 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal62~10
TE1L569 = ( TE1_D_iw[15] & ( TE1_D_iw[16] & ( (TE1_D_iw[11] & (!TE1_D_iw[12] & (TE1_D_iw[13] & TE1_D_iw[14]))) ) ) );


--TE1L553 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal0~9
TE1L553 = ( !TE1_D_iw[4] & ( !TE1_D_iw[5] & ( (!TE1_D_iw[0] & (TE1_D_iw[1] & (!TE1_D_iw[2] & !TE1_D_iw[3]))) ) ) );


--TE1L554 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal0~10
TE1L554 = ( !TE1_D_iw[4] & ( TE1_D_iw[5] & ( (!TE1_D_iw[0] & (!TE1_D_iw[1] & (TE1_D_iw[2] & !TE1_D_iw[3]))) ) ) );


--TE1L555 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal0~11
TE1L555 = ( !TE1_D_iw[4] & ( TE1_D_iw[5] & ( (!TE1_D_iw[0] & (TE1_D_iw[1] & (!TE1_D_iw[2] & TE1_D_iw[3]))) ) ) );


--TE1L220 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_implicit_dst_eretaddr~0
TE1L220 = ( !TE1L224 & ( !TE1L223 & ( (!TE1L553 & (!TE1L554 & (!TE1L555 & !TE1L225))) ) ) );


--TE1L209 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_exception~0
TE1L209 = (!TE1L220) # ((TE1L544 & ((TE1L211) # (TE1L212))));


--TE1_R_compare_op[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_compare_op[0]
--register power-up is low

TE1_R_compare_op[0] = DFFEAS(TE1L299, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L372 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[22]~14
TE1L372 = (!TE1_E_src2[22] & ((!TE1_R_logic_op[1] & (!TE1_R_logic_op[0] & !TE1_E_src1[22])) # (TE1_R_logic_op[1] & ((TE1_E_src1[22]))))) # (TE1_E_src2[22] & (!TE1_R_logic_op[1] $ (((!TE1_R_logic_op[0]) # (!TE1_E_src1[22])))));


--TE1L350 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[0]~15
TE1L350 = (!TE1_E_src2[0] & ((!TE1_R_logic_op[1] & (!TE1_R_logic_op[0] & !TE1_E_src1[0])) # (TE1_R_logic_op[1] & ((TE1_E_src1[0]))))) # (TE1_E_src2[0] & (!TE1_R_logic_op[1] $ (((!TE1_R_logic_op[0]) # (!TE1_E_src1[0])))));


--TE1L575 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal127~0
TE1L575 = (!TE1L372 & !TE1L350);


--TE1L369 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[19]~16
TE1L369 = (!TE1_E_src2[19] & ((!TE1_R_logic_op[1] & (!TE1_R_logic_op[0] & !TE1_E_src1[19])) # (TE1_R_logic_op[1] & ((TE1_E_src1[19]))))) # (TE1_E_src2[19] & (!TE1_R_logic_op[1] $ (((!TE1_R_logic_op[0]) # (!TE1_E_src1[19])))));


--TE1L368 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[18]~17
TE1L368 = (!TE1_E_src2[18] & ((!TE1_R_logic_op[1] & (!TE1_R_logic_op[0] & !TE1_E_src1[18])) # (TE1_R_logic_op[1] & ((TE1_E_src1[18]))))) # (TE1_E_src2[18] & (!TE1_R_logic_op[1] $ (((!TE1_R_logic_op[0]) # (!TE1_E_src1[18])))));


--TE1L367 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[17]~18
TE1L367 = (!TE1_E_src2[17] & ((!TE1_R_logic_op[1] & (!TE1_R_logic_op[0] & !TE1_E_src1[17])) # (TE1_R_logic_op[1] & ((TE1_E_src1[17]))))) # (TE1_E_src2[17] & (!TE1_R_logic_op[1] $ (((!TE1_R_logic_op[0]) # (!TE1_E_src1[17])))));


--TE1L351 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[1]~19
TE1L351 = (!TE1_E_src2[1] & ((!TE1_R_logic_op[1] & (!TE1_R_logic_op[0] & !TE1_E_src1[1])) # (TE1_R_logic_op[1] & ((TE1_E_src1[1]))))) # (TE1_E_src2[1] & (!TE1_R_logic_op[1] $ (((!TE1_R_logic_op[0]) # (!TE1_E_src1[1])))));


--TE1L366 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[16]~20
TE1L366 = (!TE1_E_src2[16] & ((!TE1_R_logic_op[1] & (!TE1_R_logic_op[0] & !TE1_E_src1[16])) # (TE1_R_logic_op[1] & ((TE1_E_src1[16]))))) # (TE1_E_src2[16] & (!TE1_R_logic_op[1] $ (((!TE1_R_logic_op[0]) # (!TE1_E_src1[16])))));


--TE1L371 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[21]~21
TE1L371 = (!TE1_E_src2[21] & ((!TE1_R_logic_op[1] & (!TE1_R_logic_op[0] & !TE1_E_src1[21])) # (TE1_R_logic_op[1] & ((TE1_E_src1[21]))))) # (TE1_E_src2[21] & (!TE1_R_logic_op[1] $ (((!TE1_R_logic_op[0]) # (!TE1_E_src1[21])))));


--TE1L576 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal127~1
TE1L576 = ( !TE1L366 & ( !TE1L371 & ( (!TE1L369 & (!TE1L368 & (!TE1L367 & !TE1L351))) ) ) );


--TE1L577 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal127~2
TE1L577 = (!TE1L355 & !TE1L354);


--TE1L578 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal127~3
TE1L578 = ( TE1_E_src2[6] & ( TE1_E_src1[6] & ( (!TE1_R_logic_op[1] & (!TE1_R_logic_op[0] & ((TE1_E_src1[7]) # (TE1_E_src2[7])))) # (TE1_R_logic_op[1] & (TE1_R_logic_op[0] & (!TE1_E_src2[7] $ (TE1_E_src1[7])))) ) ) ) # ( !TE1_E_src2[6] & ( TE1_E_src1[6] & ( (!TE1_R_logic_op[1] & ((!TE1_R_logic_op[0] & ((TE1_E_src1[7]) # (TE1_E_src2[7]))) # (TE1_R_logic_op[0] & ((!TE1_E_src2[7]) # (!TE1_E_src1[7]))))) ) ) ) # ( TE1_E_src2[6] & ( !TE1_E_src1[6] & ( (!TE1_R_logic_op[1] & ((!TE1_R_logic_op[0] & ((TE1_E_src1[7]) # (TE1_E_src2[7]))) # (TE1_R_logic_op[0] & ((!TE1_E_src2[7]) # (!TE1_E_src1[7]))))) ) ) ) # ( !TE1_E_src2[6] & ( !TE1_E_src1[6] & ( (!TE1_E_src2[7] & ((!TE1_R_logic_op[1] & (TE1_R_logic_op[0])) # (TE1_R_logic_op[1] & ((!TE1_E_src1[7]))))) # (TE1_E_src2[7] & (TE1_R_logic_op[0] & (!TE1_R_logic_op[1] $ (TE1_E_src1[7])))) ) ) );


--TE1L579 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal127~4
TE1L579 = ( TE1_E_src2[8] & ( TE1_E_src1[8] & ( (!TE1_R_logic_op[1] & (!TE1_R_logic_op[0] & ((TE1_E_src1[9]) # (TE1_E_src2[9])))) # (TE1_R_logic_op[1] & (TE1_R_logic_op[0] & (!TE1_E_src2[9] $ (TE1_E_src1[9])))) ) ) ) # ( !TE1_E_src2[8] & ( TE1_E_src1[8] & ( (!TE1_R_logic_op[1] & ((!TE1_R_logic_op[0] & ((TE1_E_src1[9]) # (TE1_E_src2[9]))) # (TE1_R_logic_op[0] & ((!TE1_E_src2[9]) # (!TE1_E_src1[9]))))) ) ) ) # ( TE1_E_src2[8] & ( !TE1_E_src1[8] & ( (!TE1_R_logic_op[1] & ((!TE1_R_logic_op[0] & ((TE1_E_src1[9]) # (TE1_E_src2[9]))) # (TE1_R_logic_op[0] & ((!TE1_E_src2[9]) # (!TE1_E_src1[9]))))) ) ) ) # ( !TE1_E_src2[8] & ( !TE1_E_src1[8] & ( (!TE1_E_src2[9] & ((!TE1_R_logic_op[1] & (TE1_R_logic_op[0])) # (TE1_R_logic_op[1] & ((!TE1_E_src1[9]))))) # (TE1_E_src2[9] & (TE1_R_logic_op[0] & (!TE1_R_logic_op[1] $ (TE1_E_src1[9])))) ) ) );


--TE1L580 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal127~5
TE1L580 = ( TE1_E_src2[10] & ( TE1_E_src1[10] & ( (!TE1_R_logic_op[1] & (!TE1_R_logic_op[0] & ((TE1_E_src1[11]) # (TE1_E_src2[11])))) # (TE1_R_logic_op[1] & (TE1_R_logic_op[0] & (!TE1_E_src2[11] $ (TE1_E_src1[11])))) ) ) ) # ( !TE1_E_src2[10] & ( TE1_E_src1[10] & ( (!TE1_R_logic_op[1] & ((!TE1_R_logic_op[0] & ((TE1_E_src1[11]) # (TE1_E_src2[11]))) # (TE1_R_logic_op[0] & ((!TE1_E_src2[11]) # (!TE1_E_src1[11]))))) ) ) ) # ( TE1_E_src2[10] & ( !TE1_E_src1[10] & ( (!TE1_R_logic_op[1] & ((!TE1_R_logic_op[0] & ((TE1_E_src1[11]) # (TE1_E_src2[11]))) # (TE1_R_logic_op[0] & ((!TE1_E_src2[11]) # (!TE1_E_src1[11]))))) ) ) ) # ( !TE1_E_src2[10] & ( !TE1_E_src1[10] & ( (!TE1_E_src2[11] & ((!TE1_R_logic_op[1] & (TE1_R_logic_op[0])) # (TE1_R_logic_op[1] & ((!TE1_E_src1[11]))))) # (TE1_E_src2[11] & (TE1_R_logic_op[0] & (!TE1_R_logic_op[1] $ (TE1_E_src1[11])))) ) ) );


--TE1L581 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal127~6
TE1L581 = ( TE1_E_src2[14] & ( TE1_E_src1[14] & ( (!TE1_R_logic_op[1] & (!TE1_R_logic_op[0] & ((TE1_E_src2[15]) # (TE1_E_src1[15])))) # (TE1_R_logic_op[1] & (TE1_R_logic_op[0] & (!TE1_E_src1[15] $ (TE1_E_src2[15])))) ) ) ) # ( !TE1_E_src2[14] & ( TE1_E_src1[14] & ( (!TE1_R_logic_op[1] & ((!TE1_R_logic_op[0] & ((TE1_E_src2[15]) # (TE1_E_src1[15]))) # (TE1_R_logic_op[0] & ((!TE1_E_src1[15]) # (!TE1_E_src2[15]))))) ) ) ) # ( TE1_E_src2[14] & ( !TE1_E_src1[14] & ( (!TE1_R_logic_op[1] & ((!TE1_R_logic_op[0] & ((TE1_E_src2[15]) # (TE1_E_src1[15]))) # (TE1_R_logic_op[0] & ((!TE1_E_src1[15]) # (!TE1_E_src2[15]))))) ) ) ) # ( !TE1_E_src2[14] & ( !TE1_E_src1[14] & ( (!TE1_E_src1[15] & ((!TE1_R_logic_op[1] & (TE1_R_logic_op[0])) # (TE1_R_logic_op[1] & ((!TE1_E_src2[15]))))) # (TE1_E_src1[15] & (TE1_R_logic_op[0] & (!TE1_R_logic_op[1] $ (TE1_E_src2[15])))) ) ) );


--TE1L582 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal127~7
TE1L582 = ( TE1L580 & ( TE1L581 & ( (!TE1L363 & (!TE1L362 & (TE1L578 & TE1L579))) ) ) );


--TE1L373 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[23]~22
TE1L373 = (!TE1_E_src2[23] & ((!TE1_R_logic_op[1] & (!TE1_R_logic_op[0] & !TE1_E_src1[23])) # (TE1_R_logic_op[1] & ((TE1_E_src1[23]))))) # (TE1_E_src2[23] & (!TE1_R_logic_op[1] $ (((!TE1_R_logic_op[0]) # (!TE1_E_src1[23])))));


--TE1L370 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[20]~23
TE1L370 = (!TE1_E_src2[20] & ((!TE1_R_logic_op[1] & (!TE1_R_logic_op[0] & !TE1_E_src1[20])) # (TE1_R_logic_op[1] & ((TE1_E_src1[20]))))) # (TE1_E_src2[20] & (!TE1_R_logic_op[1] $ (((!TE1_R_logic_op[0]) # (!TE1_E_src1[20])))));


--TE1L583 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal127~8
TE1L583 = (!TE1L373 & !TE1L370);


--TE1L375 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[25]~24
TE1L375 = (!TE1_E_src2[25] & ((!TE1_R_logic_op[1] & (!TE1_R_logic_op[0] & !TE1_E_src1[25])) # (TE1_R_logic_op[1] & ((TE1_E_src1[25]))))) # (TE1_E_src2[25] & (!TE1_R_logic_op[1] $ (((!TE1_R_logic_op[0]) # (!TE1_E_src1[25])))));


--TE1L374 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[24]~25
TE1L374 = (!TE1_E_src2[24] & ((!TE1_R_logic_op[1] & (!TE1_R_logic_op[0] & !TE1_E_src1[24])) # (TE1_R_logic_op[1] & ((TE1_E_src1[24]))))) # (TE1_E_src2[24] & (!TE1_R_logic_op[1] $ (((!TE1_R_logic_op[0]) # (!TE1_E_src1[24])))));


--TE1L584 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal127~9
TE1L584 = (!TE1L375 & !TE1L374);


--TE1L377 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[27]~26
TE1L377 = (!TE1_E_src2[27] & ((!TE1_R_logic_op[1] & (!TE1_R_logic_op[0] & !TE1_E_src1[27])) # (TE1_R_logic_op[1] & ((TE1_E_src1[27]))))) # (TE1_E_src2[27] & (!TE1_R_logic_op[1] $ (((!TE1_R_logic_op[0]) # (!TE1_E_src1[27])))));


--TE1L376 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[26]~27
TE1L376 = (!TE1_E_src2[26] & ((!TE1_R_logic_op[1] & (!TE1_R_logic_op[0] & !TE1_E_src1[26])) # (TE1_R_logic_op[1] & ((TE1_E_src1[26]))))) # (TE1_E_src2[26] & (!TE1_R_logic_op[1] $ (((!TE1_R_logic_op[0]) # (!TE1_E_src1[26])))));


--TE1L585 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal127~10
TE1L585 = (!TE1L377 & !TE1L376);


--TE1_E_src2[31] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src2[31]
--register power-up is low

TE1_E_src2[31] = DFFEAS(TE1L724, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L381 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[31]~28
TE1L381 = (!TE1_E_src2[31] & ((!TE1_R_logic_op[1] & (!TE1_R_logic_op[0] & !TE1_E_src1[31])) # (TE1_R_logic_op[1] & ((TE1_E_src1[31]))))) # (TE1_E_src2[31] & (!TE1_R_logic_op[1] $ (((!TE1_R_logic_op[0]) # (!TE1_E_src1[31])))));


--TE1L380 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[30]~29
TE1L380 = (!TE1_E_src2[30] & ((!TE1_R_logic_op[1] & (!TE1_R_logic_op[0] & !TE1_E_src1[30])) # (TE1_R_logic_op[1] & ((TE1_E_src1[30]))))) # (TE1_E_src2[30] & (!TE1_R_logic_op[1] $ (((!TE1_R_logic_op[0]) # (!TE1_E_src1[30])))));


--TE1L379 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[29]~30
TE1L379 = (!TE1_E_src2[29] & ((!TE1_R_logic_op[1] & (!TE1_R_logic_op[0] & !TE1_E_src1[29])) # (TE1_R_logic_op[1] & ((TE1_E_src1[29]))))) # (TE1_E_src2[29] & (!TE1_R_logic_op[1] $ (((!TE1_R_logic_op[0]) # (!TE1_E_src1[29])))));


--TE1L378 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_logic_result[28]~31
TE1L378 = (!TE1_E_src2[28] & ((!TE1_R_logic_op[1] & (!TE1_R_logic_op[0] & !TE1_E_src1[28])) # (TE1_R_logic_op[1] & ((TE1_E_src1[28]))))) # (TE1_E_src2[28] & (!TE1_R_logic_op[1] $ (((!TE1_R_logic_op[0]) # (!TE1_E_src1[28])))));


--TE1L586 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal127~11
TE1L586 = ( !TE1L379 & ( !TE1L378 & ( (!TE1L352 & (!TE1L353 & (!TE1L381 & !TE1L380))) ) ) );


--TE1L587 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal127~12
TE1L587 = ( TE1L585 & ( TE1L586 & ( (TE1L577 & (TE1L582 & (TE1L583 & TE1L584))) ) ) );


--TE1_R_compare_op[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_compare_op[1]
--register power-up is low

TE1_R_compare_op[1] = DFFEAS(TE1L300, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L342 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_cmp_result~0
TE1L342 = ( TE1L587 & ( TE1_R_compare_op[1] & ( (!TE1_R_compare_op[0] & (TE1L122)) # (TE1_R_compare_op[0] & (((!TE1L575) # (!TE1L576)))) ) ) ) # ( !TE1L587 & ( TE1_R_compare_op[1] & ( (TE1_R_compare_op[0]) # (TE1L122) ) ) ) # ( TE1L587 & ( !TE1_R_compare_op[1] & ( (!TE1_R_compare_op[0] & (((TE1L575 & TE1L576)))) # (TE1_R_compare_op[0] & (!TE1L122)) ) ) ) # ( !TE1L587 & ( !TE1_R_compare_op[1] & ( (!TE1L122 & TE1_R_compare_op[0]) ) ) );


--TE1L570 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal62~11
TE1L570 = ( !TE1_D_iw[15] & ( !TE1_D_iw[16] & ( (TE1_D_iw[11] & (!TE1_D_iw[12] & (TE1_D_iw[13] & !TE1_D_iw[14]))) ) ) );


--TE1L571 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal62~12
TE1L571 = ( !TE1_D_iw[15] & ( !TE1_D_iw[16] & ( (TE1_D_iw[11] & (!TE1_D_iw[12] & (TE1_D_iw[13] & TE1_D_iw[14]))) ) ) );


--TE1L226 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_jmp_direct~0
TE1L226 = ( !TE1_D_iw[5] & ( (!TE1_D_iw[1] & (!TE1_D_iw[2] & (!TE1_D_iw[3] & !TE1_D_iw[4]))) ) );


--TE1L250 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_uncond_cti_non_br~0
TE1L250 = ( TE1L226 ) # ( !TE1L226 & ( (TE1L544 & (((TE1L251) # (TE1L560)) # (TE1L559))) ) );


--WE1L55 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|read~0
WE1L55 = (!WE1_read & (((!SB8_mem_used[1] & RB8L1)))) # (WE1_read & (KF1_waitrequest));


--KF1L96 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0
KF1L96 = ( KF1_avalon_ociram_readdata_ready & ( (KF1_waitrequest & (((!KF1L154 & WE1_read)) # (WE1_write))) ) ) # ( !KF1_avalon_ociram_readdata_ready & ( (!WE1_write & (KF1_waitrequest & (!KF1L154 & WE1_read))) ) );


--SB8L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_1_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2
SB8L11 = ( SB8_mem_used[0] & ( ((!VB8_read_latency_shift_reg[0]) # ((!KF1_waitrequest & RB8L1))) # (SB8_mem_used[1]) ) ) # ( !SB8_mem_used[0] & ( (!KF1_waitrequest & (!SB8_mem_used[1] & RB8L1)) ) );


--YC5L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|altera_merlin_arbitrator:arb|grant[1]~1
YC5L2 = (ZB2L2 & (((!YB2L15 & !YC5_top_priority_reg[0])) # (YC5_top_priority_reg[1])));


--MF1_sr[7] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[7]
--register power-up is low

MF1_sr[7] = DFFEAS(MF1L80, A1L75,  ,  ,  ,  ,  ,  ,  );


--KF1_MonDReg[5] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[5]
--register power-up is low

KF1_MonDReg[5] = DFFEAS(KF1L85, CLOCK_50,  ,  , KF1L50,  ,  ,  ,  );


--MF1L68 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~24
MF1L68 = ( KF1_MonDReg[5] & ( (!GE2L2 & ((!A1L56) # ((AF1_break_readreg[5])))) # (GE2L2 & (((MF1_sr[7])))) ) ) # ( !KF1_MonDReg[5] & ( (!GE2L2 & (A1L56 & ((AF1_break_readreg[5])))) # (GE2L2 & (((MF1_sr[7])))) ) );


--LF1_jdo[7] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[7]
--register power-up is low

LF1_jdo[7] = DFFEAS(MF1_sr[7], CLOCK_50,  ,  , LF1_update_jdo_strobe,  ,  ,  ,  );


--KF1L83 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg~2
KF1L83 = (!KF1_jtag_ram_rd_d1 & (KF1_MonAReg[2] & (!KF1_MonAReg[3] & !KF1_MonAReg[4])));


--KF1L84 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg~3
KF1L84 = ( KF1L83 & ( (LF1_jdo[7]) # (LF1_take_action_ocimem_b) ) ) # ( !KF1L83 & ( (!LF1_take_action_ocimem_b & (((LF1_jdo[7])))) # (LF1_take_action_ocimem_b & (KF1_jtag_ram_rd_d1 & ((SE2_q_a[4])))) ) );


--WE1_writedata[3] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[3]
--register power-up is low

WE1_writedata[3] = DFFEAS(BC4L25, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KF1L122 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[3]~3
KF1L122 = (!KF1_jtag_ram_access & ((WE1_writedata[3]))) # (KF1_jtag_ram_access & (KF1_MonDReg[3]));


--BC4L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~3
BC4L24 = (BC4_saved_grant[0] & TE1_d_writedata[2]);


--GE2L3 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_1_cpu_debug_slave_phy|virtual_state_udr~0
GE2L3 = (!A1L79 & (A1L54 & A1L73));


--MF1L69 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~25
MF1L69 = ( KF1_MonDReg[16] & ( (!GE2L2 & ((!A1L56) # ((AF1_break_readreg[16])))) # (GE2L2 & (((MF1_sr[18])))) ) ) # ( !KF1_MonDReg[16] & ( (!GE2L2 & (A1L56 & ((AF1_break_readreg[16])))) # (GE2L2 & (((MF1_sr[18])))) ) );


--WF4_altera_reset_synchronizer_int_chain[1] is nios_system:u0|nios_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]
--register power-up is low

WF4_altera_reset_synchronizer_int_chain[1] = DFFEAS(WF4L4, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MF1L70 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~26
MF1L70 = ( KF1_MonDReg[26] & ( (!GE2L2 & ((!A1L56) # ((AF1_break_readreg[26])))) # (GE2L2 & (((MF1_sr[28])))) ) ) # ( !KF1_MonDReg[26] & ( (!GE2L2 & (A1L56 & ((AF1_break_readreg[26])))) # (GE2L2 & (((MF1_sr[28])))) ) );


--MF1L71 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~27
MF1L71 = ( KF1_MonDReg[27] & ( (!GE2L2 & ((!A1L56) # ((AF1_break_readreg[27])))) # (GE2L2 & (((MF1_sr[29])))) ) ) # ( !KF1_MonDReg[27] & ( (!GE2L2 & (A1L56 & ((AF1_break_readreg[27])))) # (GE2L2 & (((MF1_sr[29])))) ) );


--MF1L72 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~28
MF1L72 = ( KF1_MonDReg[28] & ( (!GE2L2 & ((!A1L56) # ((AF1_break_readreg[28])))) # (GE2L2 & (((MF1_sr[30])))) ) ) # ( !KF1_MonDReg[28] & ( (!GE2L2 & (A1L56 & ((AF1_break_readreg[28])))) # (GE2L2 & (((MF1_sr[30])))) ) );


--KF1_MonDReg[29] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[29]
--register power-up is low

KF1_MonDReg[29] = DFFEAS(KF1L86, CLOCK_50,  ,  , KF1L50,  ,  ,  ,  );


--MF1L73 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~29
MF1L73 = ( KF1_MonDReg[29] & ( (!GE2L2 & ((!A1L56) # ((AF1_break_readreg[29])))) # (GE2L2 & (((MF1_sr[31])))) ) ) # ( !KF1_MonDReg[29] & ( (!GE2L2 & (A1L56 & ((AF1_break_readreg[29])))) # (GE2L2 & (((MF1_sr[31])))) ) );


--MF1L47 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[33]~30
MF1L47 = ( A1L56 & ( (!A1L79 & (A1L54 & (A1L59 & !A1L55))) ) ) # ( !A1L56 & ( (!A1L79 & (A1L54 & A1L59)) ) );


--MF1L74 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~31
MF1L74 = (!A1L56 & (KF1_MonDReg[30])) # (A1L56 & ((AF1_break_readreg[30])));


--MF1L75 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~32
MF1L75 = (!A1L79 & (A1L54 & (A1L59 & !A1L55)));


--MF1L76 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~33
MF1L76 = ( MF1L74 & ( MF1L75 & ( (!GE2L2) # (MF1_sr[32]) ) ) ) # ( !MF1L74 & ( MF1L75 & ( (!GE2L2 & (!MF1L47 & (MF1_sr[31]))) # (GE2L2 & (((MF1_sr[32])))) ) ) ) # ( MF1L74 & ( !MF1L75 & ( (!GE2L2 & (!MF1L47 & (MF1_sr[31]))) # (GE2L2 & (((MF1_sr[32])))) ) ) ) # ( !MF1L74 & ( !MF1L75 & ( (!GE2L2 & (!MF1L47 & (MF1_sr[31]))) # (GE2L2 & (((MF1_sr[32])))) ) ) );


--MF1L77 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~34
MF1L77 = ( KF1_MonDReg[31] & ( (!GE2L2 & ((!A1L56) # ((AF1_break_readreg[31])))) # (GE2L2 & (((MF1_sr[33])))) ) ) # ( !KF1_MonDReg[31] & ( (!GE2L2 & (A1L56 & ((AF1_break_readreg[31])))) # (GE2L2 & (((MF1_sr[33])))) ) );


--CF1_resetlatch is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_1_cpu_nios2_oci_debug|resetlatch
--register power-up is low

CF1_resetlatch = DFFEAS(CF1L12, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MF1L78 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~35
MF1L78 = (!GE2L2 & (MF1L4 & ((CF1_resetlatch)))) # (GE2L2 & (((MF1_sr[34]))));


--TE1L589 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal133~0
TE1L589 = ( !TE1_D_iw[7] & ( (!TE1_D_iw[8] & (!TE1_D_iw[9] & (!TE1_D_iw[10] & TE1_D_iw[6]))) ) );


--TE1L783 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_estatus_reg_inst_nxt~0
TE1L783 = (!TE1_R_ctrl_wrctl_inst & (((TE1_W_estatus_reg)))) # (TE1_R_ctrl_wrctl_inst & ((!TE1L589 & ((TE1_W_estatus_reg))) # (TE1L589 & (TE1_E_src1[0]))));


--TE1L590 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal134~0
TE1L590 = (!TE1_D_iw[8] & (!TE1_D_iw[9] & (!TE1_D_iw[10] & TE1_D_iw[7])));


--TE1L483 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_src1[21]~0
TE1L483 = (TE1L708) # (TE1L707);


--VB8_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[8]
--register power-up is low

VB8_av_readdata_pre[8] = DFFEAS(WE1_readdata[8], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L599 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[8]~12
TE1L599 = ( UF1_q_a[8] & ( (!TE1_intr_req & (((ZB6L2 & VB8_av_readdata_pre[8])) # (ZB7L2))) ) ) # ( !UF1_q_a[8] & ( (!TE1_intr_req & (ZB6L2 & VB8_av_readdata_pre[8])) ) );


--VB8_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[9]
--register power-up is low

VB8_av_readdata_pre[9] = DFFEAS(WE1_readdata[9], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L600 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[9]~13
TE1L600 = ( UF1_q_a[9] & ( (!TE1_intr_req & (((ZB6L2 & VB8_av_readdata_pre[9])) # (ZB7L2))) ) ) # ( !UF1_q_a[9] & ( (!TE1_intr_req & (ZB6L2 & VB8_av_readdata_pre[9])) ) );


--VB8_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[10]
--register power-up is low

VB8_av_readdata_pre[10] = DFFEAS(WE1_readdata[10], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L601 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[10]~14
TE1L601 = ( UF1_q_a[10] & ( (!TE1_intr_req & (((ZB6L2 & VB8_av_readdata_pre[10])) # (ZB7L2))) ) ) # ( !UF1_q_a[10] & ( (!TE1_intr_req & (ZB6L2 & VB8_av_readdata_pre[10])) ) );


--VB8_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[6]
--register power-up is low

VB8_av_readdata_pre[6] = DFFEAS(WE1_readdata[6], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L597 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[6]~15
TE1L597 = ( UF1_q_a[6] & ( (!TE1_intr_req & (((ZB6L2 & VB8_av_readdata_pre[6])) # (ZB7L2))) ) ) # ( !UF1_q_a[6] & ( (!TE1_intr_req & (ZB6L2 & VB8_av_readdata_pre[6])) ) );


--VB8_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[7]
--register power-up is low

VB8_av_readdata_pre[7] = DFFEAS(WE1_readdata[7], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L598 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[7]~16
TE1L598 = ( UF1_q_a[7] & ( (!TE1_intr_req & (((ZB6L2 & VB8_av_readdata_pre[7])) # (ZB7L2))) ) ) # ( !UF1_q_a[7] & ( (!TE1_intr_req & (ZB6L2 & VB8_av_readdata_pre[7])) ) );


--TE1L572 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal62~13
TE1L572 = ( !TE1_D_iw[15] & ( TE1_D_iw[16] & ( (!TE1_D_iw[11] & (TE1_D_iw[12] & (TE1_D_iw[13] & TE1_D_iw[14]))) ) ) );


--TE1_D_op_wrctl is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_op_wrctl
TE1_D_op_wrctl = (TE1L544 & TE1L572);


--TE1L787 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_ienable_reg_nxt~0
TE1L787 = (TE1_E_valid_from_R & (TE1_D_iw[6] & (TE1_R_ctrl_wrctl_inst & TE1L590)));


--ZE1L12 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_1_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0
ZE1L12 = ( ZE1L1 & ( KF1L151 & ( (WE1_address[0] & (!WE1_address[3] & (!WE1_address[2] & !WE1_address[1]))) ) ) );


--U2L57 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|LessThan0~0
U2L57 = (QB3_counter_reg_bit[3] & (((QB3_counter_reg_bit[1]) # (QB3_counter_reg_bit[2])) # (QB3_counter_reg_bit[0])));


--U2L58 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|LessThan0~1
U2L58 = (!MB3_b_full & (!QB3_counter_reg_bit[5] & (!QB3_counter_reg_bit[4] & !U2L57)));


--U2L77 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|ien_AE~0
U2L77 = (TE1_W_alu_result[2] & (U2L68 & U2L63));


--DB2L52Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0
--register power-up is low

DB2L52Q = AMPP_FUNCTION(CLOCK_50, DB2L51, !VF2_r_sync_rst);


--U2_read_0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|read_0
--register power-up is low

U2_read_0 = DFFEAS(U2L73, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--U2L80 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|pause_irq~0
U2L80 = (!MB4_b_non_empty & (U2_pause_irq & ((!U2_read_0)))) # (MB4_b_non_empty & (((U2_pause_irq & !U2_read_0)) # (DB2L52Q)));


--U2L59 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|LessThan1~0
U2L59 = (U2L18 & (((U2L26) # (U2L22)) # (QB4_counter_reg_bit[0])));


--U2L60 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|LessThan1~1
U2L60 = ( !U2L59 & ( (!U2L2 & (!U2L6 & (!U2L10 & !U2L14))) ) );


--WE1L51 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata~0
WE1L51 = ( CF1_monitor_error & ( ZE1_oci_ienable[0] & ( (!WE1_address[8] & (SE2_q_a[0])) # (WE1_address[8] & (((!WE1_address[0] & ZE1L2)))) ) ) ) # ( !CF1_monitor_error & ( ZE1_oci_ienable[0] & ( (SE2_q_a[0] & !WE1_address[8]) ) ) ) # ( CF1_monitor_error & ( !ZE1_oci_ienable[0] & ( (!WE1_address[8] & (SE2_q_a[0])) # (WE1_address[8] & ((ZE1L2))) ) ) ) # ( !CF1_monitor_error & ( !ZE1_oci_ienable[0] & ( (!WE1_address[8] & (SE2_q_a[0])) # (WE1_address[8] & (((WE1_address[0] & ZE1L2)))) ) ) );


--SB9L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem_used[0]~2
SB9L11 = ( SB9L15 & ( SB9_mem_used[0] & ( (!VB9_read_latency_shift_reg[0]) # (((DB2_rst1 & !BC5_WideOr1)) # (SB9_mem_used[1])) ) ) ) # ( !SB9L15 & ( SB9_mem_used[0] & ( (!VB9_read_latency_shift_reg[0]) # (SB9_mem_used[1]) ) ) ) # ( SB9L15 & ( !SB9_mem_used[0] & ( (DB2_rst1 & (!SB9_mem_used[1] & !BC5_WideOr1)) ) ) );


--LF1_jdo[19] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[19]
--register power-up is low

LF1_jdo[19] = DFFEAS(MF1_sr[19], CLOCK_50,  ,  , LF1_update_jdo_strobe,  ,  ,  ,  );


--LF1_jdo[18] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[18]
--register power-up is low

LF1_jdo[18] = DFFEAS(MF1_sr[18], CLOCK_50,  ,  , LF1_update_jdo_strobe,  ,  ,  ,  );


--CF1L2 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_1_cpu_nios2_oci_debug|break_on_reset~0
CF1L2 = ((CF1_break_on_reset & !LF1_jdo[18])) # (LF1_jdo[19]);


--LE6_din_s1 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1
--register power-up is low

LE6_din_s1 = DFFEAS(VF2_r_sync_rst, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZE1L11 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_1_cpu_nios2_avalon_reg|oci_single_step_mode~0
ZE1L11 = (!ZE1L13 & (ZE1_oci_single_step_mode)) # (ZE1L13 & ((WE1_writedata[3])));


--ZE1_oci_ienable[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[1]
--register power-up is low

ZE1_oci_ienable[1] = DFFEAS(ZE1L7, CLOCK_50, !VF2_r_sync_rst,  , ZE1L12,  ,  ,  ,  );


--WE1L52 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata~1
WE1L52 = ( SE2_q_a[1] & ( ZE1_oci_ienable[1] & ( (!WE1_address[8]) # ((CF1_monitor_ready & (!WE1_address[0] & ZE1L2))) ) ) ) # ( !SE2_q_a[1] & ( ZE1_oci_ienable[1] & ( (CF1_monitor_ready & (!WE1_address[0] & (WE1_address[8] & ZE1L2))) ) ) ) # ( SE2_q_a[1] & ( !ZE1_oci_ienable[1] & ( (!WE1_address[8]) # ((ZE1L2 & ((WE1_address[0]) # (CF1_monitor_ready)))) ) ) ) # ( !SE2_q_a[1] & ( !ZE1_oci_ienable[1] & ( (WE1_address[8] & (ZE1L2 & ((WE1_address[0]) # (CF1_monitor_ready)))) ) ) );


--CF1_monitor_go is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_1_cpu_nios2_oci_debug|monitor_go
--register power-up is low

CF1_monitor_go = DFFEAS(CF1L8, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZE1_oci_ienable[26] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[26]
--register power-up is low

ZE1_oci_ienable[26] = DFFEAS(VCC, CLOCK_50, !VF2_r_sync_rst,  , ZE1L12,  ,  ,  ,  );


--WE1L53 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata~2
WE1L53 = (ZE1L2 & ((!WE1_address[0] & (CF1_monitor_go)) # (WE1_address[0] & ((ZE1_oci_ienable[26])))));


--WE1L54 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|readdata~3
WE1L54 = (ZE1L2 & ((!WE1_address[0] & (ZE1_oci_single_step_mode)) # (WE1_address[0] & ((ZE1_oci_ienable[26])))));


--ZE1L9 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_1_cpu_nios2_avalon_reg|oci_reg_readdata~0
ZE1L9 = (WE1_address[0] & (ZE1L2 & ZE1_oci_ienable[26]));


--TE1L528 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_st_data[23]~0
TE1L528 = ((!TE1L234 & !TE1L232)) # (TE1_D_iw[4]);


--TE1L383 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_mem_byte_en[2]~2
TE1L383 = (!TE1L235 & (((!TE1L114 & TE1L118)) # (TE1L233))) # (TE1L235 & (((!TE1L233) # (TE1L118))));


--TE1L384 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_mem_byte_en[3]~3
TE1L384 = (!TE1L235 & (((TE1L114 & TE1L118)) # (TE1L233))) # (TE1L235 & (((!TE1L233) # (TE1L118))));


--YC5L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]~0
YC5L5 = ( VB9L3 & ( BC5_packet_in_progress & ( (!BC5_saved_grant[0] & (BC5_saved_grant[1] & ((ZB2L2)))) # (BC5_saved_grant[0] & (((BC5_saved_grant[1] & ZB2L2)) # (YB2L15))) ) ) ) # ( VB9L3 & ( !BC5_packet_in_progress & ( (ZB2L2) # (YB2L15) ) ) ) # ( !VB9L3 & ( !BC5_packet_in_progress & ( (!YB2L15 & (((!BC5_saved_grant[1] & ZB2L2)))) # (YB2L15 & (!BC5_saved_grant[0] & ((!BC5_saved_grant[1]) # (!ZB2L2)))) ) ) );


--UB4L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|address_reg~0
UB4L12 = !UB4_address_reg[1] $ ((((VB7L1 & S2L67)) # (SB7_mem_used[1])));


--UB4L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|endofpacket_reg~0
UB4L39 = (!UB4_use_reg) # (UB4_endofpacket_reg);


--TE1L727 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src2_lo[1]~4
TE1L727 = ( TD4_q_b[1] & ( (!TE1_R_ctrl_hi_imm16 & (!TE1_R_ctrl_force_src2_zero & ((TE1L731) # (TE1_D_iw[7])))) ) ) # ( !TD4_q_b[1] & ( (TE1_D_iw[7] & (!TE1L731 & (!TE1_R_ctrl_hi_imm16 & !TE1_R_ctrl_force_src2_zero))) ) );


--TE1L726 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src2_lo[0]~5
TE1L726 = ( !TE1_R_ctrl_force_src2_zero & ( (!TE1_R_ctrl_hi_imm16 & ((!TE1L731 & ((TE1_D_iw[6]))) # (TE1L731 & (TD4_q_b[0])))) ) );


--MD1L555 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~12
MD1L555 = ( !MD1_D_iw[4] & ( !MD1_D_iw[5] & ( (!MD1_D_iw[0] & (!MD1_D_iw[1] & (!MD1_D_iw[2] & !MD1_D_iw[3]))) ) ) );


--MD1L204 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_b_is_dst~0
MD1L204 = ( MD1_D_iw[5] & ( MD1_D_iw[4] & ( (!MD1_D_iw[1] & (!MD1_D_iw[0] & ((!MD1_D_iw[3]) # (MD1_D_iw[2])))) # (MD1_D_iw[1] & (MD1_D_iw[0] & ((!MD1_D_iw[3]) # (!MD1_D_iw[2])))) ) ) ) # ( !MD1_D_iw[5] & ( MD1_D_iw[4] & ( (!MD1_D_iw[1] & (((!MD1_D_iw[0])))) # (MD1_D_iw[1] & (MD1_D_iw[0] & ((!MD1_D_iw[3]) # (!MD1_D_iw[2])))) ) ) ) # ( MD1_D_iw[5] & ( !MD1_D_iw[4] & ( (!MD1_D_iw[1] & (!MD1_D_iw[0] & ((!MD1_D_iw[2]) # (MD1_D_iw[3])))) # (MD1_D_iw[1] & (((MD1_D_iw[0])))) ) ) ) # ( !MD1_D_iw[5] & ( !MD1_D_iw[4] & ( (!MD1_D_iw[1] & ((!MD1_D_iw[0]) # ((!MD1_D_iw[3] & !MD1_D_iw[2])))) # (MD1_D_iw[1] & (((MD1_D_iw[0])))) ) ) );


--MD1L255 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~0
MD1L255 = (!MD1L204 & ((MD1_D_iw[18]))) # (MD1L204 & (MD1_D_iw[23]));


--MD1L256 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~1
MD1L256 = ( MD1L222 & ( MD1L255 & ( ((!MD1L543 & MD1L220)) # (MD1L555) ) ) ) # ( !MD1L222 & ( MD1L255 & ( ((MD1L220 & ((!MD1L543) # (!MD1L212)))) # (MD1L555) ) ) ) # ( MD1L222 & ( !MD1L255 & ( MD1L555 ) ) ) # ( !MD1L222 & ( !MD1L255 & ( MD1L555 ) ) );


--MD1L253 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~2
MD1L253 = (!MD1L204 & ((MD1_D_iw[17]))) # (MD1L204 & (MD1_D_iw[22]));


--MD1L254 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~3
MD1L254 = ( MD1L222 & ( MD1L253 ) ) # ( !MD1L222 & ( MD1L253 ) ) # ( MD1L222 & ( !MD1L253 & ( ((!MD1L220) # (MD1L555)) # (MD1L543) ) ) ) # ( !MD1L222 & ( !MD1L253 & ( (!MD1L220) # (((MD1L543 & MD1L212)) # (MD1L555)) ) ) );


--MD1L257 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~4
MD1L257 = (!MD1L204 & ((MD1_D_iw[19]))) # (MD1L204 & (MD1_D_iw[24]));


--MD1L258 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~5
MD1L258 = ( MD1L222 & ( MD1L257 ) ) # ( !MD1L222 & ( MD1L257 ) ) # ( MD1L222 & ( !MD1L257 & ( ((!MD1L220) # (MD1L555)) # (MD1L543) ) ) ) # ( !MD1L222 & ( !MD1L257 & ( (!MD1L220) # (((MD1L543 & MD1L212)) # (MD1L555)) ) ) );


--MD1L261 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~6
MD1L261 = (!MD1L204 & ((MD1_D_iw[21]))) # (MD1L204 & (MD1_D_iw[26]));


--MD1L262 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~7
MD1L262 = ( MD1L222 & ( MD1L261 ) ) # ( !MD1L222 & ( MD1L261 ) ) # ( MD1L222 & ( !MD1L261 & ( ((!MD1L220) # (MD1L555)) # (MD1L543) ) ) ) # ( !MD1L222 & ( !MD1L261 & ( (!MD1L220) # (((MD1L543 & MD1L212)) # (MD1L555)) ) ) );


--MD1L259 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~8
MD1L259 = (!MD1L204 & ((MD1_D_iw[20]))) # (MD1L204 & (MD1_D_iw[25]));


--MD1L260 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~9
MD1L260 = ( MD1L222 & ( MD1L259 ) ) # ( !MD1L222 & ( MD1L259 ) ) # ( MD1L222 & ( !MD1L259 & ( ((!MD1L220) # (MD1L555)) # (MD1L543) ) ) ) # ( !MD1L222 & ( !MD1L259 & ( (!MD1L220) # (((MD1L543 & MD1L212)) # (MD1L555)) ) ) );


--MD1L556 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~13
MD1L556 = ( !MD1_D_iw[4] & ( !MD1_D_iw[5] & ( (MD1_D_iw[0] & (!MD1_D_iw[1] & (!MD1_D_iw[2] & !MD1_D_iw[3]))) ) ) );


--MD1L305 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~0
MD1L305 = (!MD1L556 & (!MD1L661 & !MD1L306));


--MD1_D_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg
MD1_D_wr_dst_reg = ( MD1L260 & ( MD1L305 ) ) # ( !MD1L260 & ( MD1L305 & ( (((MD1L262) # (MD1L258)) # (MD1L254)) # (MD1L256) ) ) );


--UB1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|out_valid~0
UB1L35 = (RB2_rp_valid & (((!SB2_mem[0][41]) # (!UC2L14)) # (SB2_mem[0][77])));


--SC1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]~0
SC1L29 = (!SB2_mem[0][41] & (UC2L14 & (S1_avalon_readdata[7]))) # (SB2_mem[0][41] & (((UC2L14 & S1_avalon_readdata[7])) # (UB1_data_reg[7])));


--ZB4L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:rsp_demux_003|src0_valid~0
ZB4L1 = (VB4_read_latency_shift_reg[0] & ((!SB4_mem[0][73]) # (!SB4_mem[0][55])));


--VB3_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]
--register power-up is low

VB3_av_readdata_pre[30] = DFFEAS(BC1_src_data[38], CLOCK_50, WF5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--SC1L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~0
SC1L44 = (VB3_read_latency_shift_reg[0] & (!SB3_mem[0][74] & VB3_av_readdata_pre[30]));


--SC1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]~1
SC1L30 = ( !SC1L44 & ( (!VB1_read_latency_shift_reg[0] & ((!ZB4L1) # ((!VB4_av_readdata_pre[7])))) # (VB1_read_latency_shift_reg[0] & (!VB1_av_readdata_pre[7] & ((!ZB4L1) # (!VB4_av_readdata_pre[7])))) ) );


--SC1L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[7]~2
SC1L31 = ( SC1L30 & ( (!UB1L35 & (ZB5L1 & (TF1_q_a[7]))) # (UB1L35 & (((ZB5L1 & TF1_q_a[7])) # (SC1L29))) ) ) # ( !SC1L30 );


--MD1_av_ld_byte1_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[7]
--register power-up is low

MD1_av_ld_byte1_data[7] = DFFEAS(MD1L889, CLOCK_50, !VF1_r_sync_rst,  , MD1L860,  ,  ,  ,  );


--MD1L937 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_rshift8~0
MD1L937 = ( MD1_W_alu_result[1] & ( (MD1_av_ld_aligning_data & ((!MD1_av_ld_align_cycle[1]) # ((!MD1_av_ld_align_cycle[0] & MD1_W_alu_result[0])))) ) ) # ( !MD1_W_alu_result[1] & ( (MD1_av_ld_aligning_data & (!MD1_av_ld_align_cycle[1] & (!MD1_av_ld_align_cycle[0] & MD1_W_alu_result[0]))) ) );


--MD1L845 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]~0
MD1L845 = ( MD1_W_alu_result[1] & ( (!MD1_av_ld_aligning_data) # ((!MD1_av_ld_align_cycle[1]) # ((!MD1_av_ld_align_cycle[0] & MD1_W_alu_result[0]))) ) ) # ( !MD1_W_alu_result[1] & ( (!MD1_av_ld_aligning_data) # ((!MD1_av_ld_align_cycle[1] & (!MD1_av_ld_align_cycle[0] & MD1_W_alu_result[0]))) ) );


--VB4_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22]
--register power-up is low

VB4_av_readdata_pre[22] = DFFEAS(QD1_readdata[22], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L612 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[22]~17
MD1L612 = ( TF1_q_a[22] & ( (!MD1_intr_req & (((ZB4L2 & VB4_av_readdata_pre[22])) # (ZB5L2))) ) ) # ( !TF1_q_a[22] & ( (!MD1_intr_req & (ZB4L2 & VB4_av_readdata_pre[22])) ) );


--VB4_av_readdata_pre[23] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23]
--register power-up is low

VB4_av_readdata_pre[23] = DFFEAS(QD1_readdata[23], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L613 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[23]~18
MD1L613 = ( TF1_q_a[23] & ( (!MD1_intr_req & (((ZB4L2 & VB4_av_readdata_pre[23])) # (ZB5L2))) ) ) # ( !TF1_q_a[23] & ( (!MD1_intr_req & (ZB4L2 & VB4_av_readdata_pre[23])) ) );


--VB4_av_readdata_pre[24] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24]
--register power-up is low

VB4_av_readdata_pre[24] = DFFEAS(QD1_readdata[24], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L614 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[24]~19
MD1L614 = ( TF1_q_a[24] & ( (!MD1_intr_req & (((ZB4L2 & VB4_av_readdata_pre[24])) # (ZB5L2))) ) ) # ( !TF1_q_a[24] & ( (!MD1_intr_req & (ZB4L2 & VB4_av_readdata_pre[24])) ) );


--VB4_av_readdata_pre[25] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25]
--register power-up is low

VB4_av_readdata_pre[25] = DFFEAS(QD1_readdata[25], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L615 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[25]~20
MD1L615 = ( TF1_q_a[25] & ( (!MD1_intr_req & (((ZB4L2 & VB4_av_readdata_pre[25])) # (ZB5L2))) ) ) # ( !TF1_q_a[25] & ( (!MD1_intr_req & (ZB4L2 & VB4_av_readdata_pre[25])) ) );


--VB4_av_readdata_pre[26] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26]
--register power-up is low

VB4_av_readdata_pre[26] = DFFEAS(QD1_readdata[26], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L616 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[26]~21
MD1L616 = ( TF1_q_a[26] & ( (!MD1_intr_req & (((ZB4L2 & VB4_av_readdata_pre[26])) # (ZB5L2))) ) ) # ( !TF1_q_a[26] & ( (!MD1_intr_req & (ZB4L2 & VB4_av_readdata_pre[26])) ) );


--MD1L242 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~0
MD1L242 = (MD1_D_iw[12] & (((MD1_D_iw[11] & !MD1_D_iw[16])) # (MD1_D_iw[15])));


--MD1L243 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~1
MD1L243 = (MD1L543 & (!MD1_D_iw[13] & (MD1_D_iw[14] & MD1L242)));


--MD1L221 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~1
MD1L221 = (!MD1L554 & (!MD1L225 & (!MD1L224 & !MD1L223)));


--MD1L572 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~14
MD1L572 = ( MD1_D_iw[15] & ( MD1_D_iw[16] & ( (!MD1_D_iw[11] & (!MD1_D_iw[12] & (MD1_D_iw[13] & !MD1_D_iw[14]))) ) ) );


--MD1L573 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~15
MD1L573 = ( MD1_D_iw[15] & ( MD1_D_iw[16] & ( (MD1_D_iw[11] & (!MD1_D_iw[12] & (MD1_D_iw[13] & !MD1_D_iw[14]))) ) ) );


--MD1L237 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~0
MD1L237 = (!MD1L552 & (!MD1L555 & ((!MD1L543) # (!MD1L239))));


--MD1L238 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~1
MD1L238 = ( MD1L240 & ( MD1L237 & ( ((!MD1L221) # (MD1L553)) # (MD1L543) ) ) ) # ( !MD1L240 & ( MD1L237 & ( ((!MD1L221) # ((MD1L543 & MD1L212))) # (MD1L553) ) ) ) # ( MD1L240 & ( !MD1L237 ) ) # ( !MD1L240 & ( !MD1L237 ) );


--MD1L796 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[3]~1
MD1L796 = ( MD1_av_ld_byte0_data[3] & ( ((MD1_W_alu_result[3] & (!MD1_R_ctrl_rd_ctl_reg & !MD1_R_ctrl_br_cmp))) # (MD1_R_ctrl_ld) ) ) # ( !MD1_av_ld_byte0_data[3] & ( (MD1_W_alu_result[3] & (!MD1_R_ctrl_ld & (!MD1_R_ctrl_rd_ctl_reg & !MD1_R_ctrl_br_cmp))) ) );


--MD1L732 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~0
MD1L732 = ( MD1L306 ) # ( !MD1L306 & ( (((MD1_R_valid & MD1L661)) # (MD1L733)) # (MD1L204) ) );


--MD1L247 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~0
MD1L247 = (!MD1_D_iw[11] & ((!MD1_D_iw[14] & ((!MD1_D_iw[16]))) # (MD1_D_iw[14] & (MD1_D_iw[15]))));


--MD1L248 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~1
MD1L248 = (MD1L543 & (MD1_D_iw[12] & (!MD1_D_iw[13] & MD1L247)));


--MD1L219 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_hi_imm16~0
MD1L219 = ( MD1_D_iw[2] & ( MD1_D_iw[5] & ( (!MD1_D_iw[0] & (!MD1_D_iw[1] & ((MD1_D_iw[3]) # (MD1_D_iw[4])))) ) ) );


--MD1L210 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~1
MD1L210 = ( !MD1L213 & ( (!MD1L566 & (!MD1L567 & (!MD1L215 & !MD1L214))) ) );


--MD1L216 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~0
MD1L216 = ( !MD1L573 & ( (!MD1L568 & (!MD1L569 & (!MD1L570 & !MD1L572))) ) );


--MD1L217 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~1
MD1L217 = (!MD1L556 & ((!MD1L543) # ((!MD1L558 & !MD1L559))));


--MD1L218 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~2
MD1L218 = ( MD1L237 & ( MD1L217 & ( (!MD1L221) # ((MD1L543 & ((!MD1L210) # (!MD1L216)))) ) ) ) # ( !MD1L237 & ( MD1L217 ) ) # ( MD1L237 & ( !MD1L217 ) ) # ( !MD1L237 & ( !MD1L217 ) );


--MD1L557 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~14
MD1L557 = ( MD1_D_iw[4] & ( !MD1_D_iw[5] & ( (!MD1_D_iw[0] & (MD1_D_iw[1] & (MD1_D_iw[2] & !MD1_D_iw[3]))) ) ) );


--MD1L341 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub~0
MD1L341 = ( MD1L201 & ( MD1_R_valid ) ) # ( !MD1L201 & ( (MD1_R_valid & (((MD1L543 & MD1L202)) # (MD1L203))) ) );


--MD1L797 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[4]~2
MD1L797 = ( MD1_av_ld_byte0_data[4] & ( ((MD1_W_alu_result[4] & (!MD1_R_ctrl_rd_ctl_reg & !MD1_R_ctrl_br_cmp))) # (MD1_R_ctrl_ld) ) ) # ( !MD1_av_ld_byte0_data[4] & ( (MD1_W_alu_result[4] & (!MD1_R_ctrl_ld & (!MD1_R_ctrl_rd_ctl_reg & !MD1_R_ctrl_br_cmp))) ) );


--MD1L798 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[5]~3
MD1L798 = ( MD1_av_ld_byte0_data[5] & ( ((MD1_W_alu_result[5] & (!MD1_R_ctrl_rd_ctl_reg & !MD1_R_ctrl_br_cmp))) # (MD1_R_ctrl_ld) ) ) # ( !MD1_av_ld_byte0_data[5] & ( (MD1_W_alu_result[5] & (!MD1_R_ctrl_ld & (!MD1_R_ctrl_rd_ctl_reg & !MD1_R_ctrl_br_cmp))) ) );


--MD1_av_ld_byte1_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0]
--register power-up is low

MD1_av_ld_byte1_data[0] = DFFEAS(MD1L861, CLOCK_50, !VF1_r_sync_rst,  , MD1L860,  ,  ,  ,  );


--MD1L801 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[8]~4
MD1L801 = ( MD1_av_ld_byte1_data[0] & ( ((MD1_W_alu_result[8] & (!MD1_R_ctrl_rd_ctl_reg & !MD1_R_ctrl_br_cmp))) # (MD1_R_ctrl_ld) ) ) # ( !MD1_av_ld_byte1_data[0] & ( (MD1_W_alu_result[8] & (!MD1_R_ctrl_ld & (!MD1_R_ctrl_rd_ctl_reg & !MD1_R_ctrl_br_cmp))) ) );


--MD1_av_ld_byte1_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[1]
--register power-up is low

MD1_av_ld_byte1_data[1] = DFFEAS(MD1L865, CLOCK_50, !VF1_r_sync_rst,  , MD1L860,  ,  ,  ,  );


--MD1L802 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[9]~5
MD1L802 = ( MD1_av_ld_byte1_data[1] & ( ((MD1_W_alu_result[9] & (!MD1_R_ctrl_rd_ctl_reg & !MD1_R_ctrl_br_cmp))) # (MD1_R_ctrl_ld) ) ) # ( !MD1_av_ld_byte1_data[1] & ( (MD1_W_alu_result[9] & (!MD1_R_ctrl_ld & (!MD1_R_ctrl_rd_ctl_reg & !MD1_R_ctrl_br_cmp))) ) );


--MD1_av_ld_byte1_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[2]
--register power-up is low

MD1_av_ld_byte1_data[2] = DFFEAS(MD1L869, CLOCK_50, !VF1_r_sync_rst,  , MD1L860,  ,  ,  ,  );


--MD1L803 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[10]~6
MD1L803 = ( MD1_av_ld_byte1_data[2] & ( ((MD1_W_alu_result[10] & (!MD1_R_ctrl_rd_ctl_reg & !MD1_R_ctrl_br_cmp))) # (MD1_R_ctrl_ld) ) ) # ( !MD1_av_ld_byte1_data[2] & ( (MD1_W_alu_result[10] & (!MD1_R_ctrl_ld & (!MD1_R_ctrl_rd_ctl_reg & !MD1_R_ctrl_br_cmp))) ) );


--VB4_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17]
--register power-up is low

VB4_av_readdata_pre[17] = DFFEAS(QD1_readdata[17], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L607 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[17]~22
MD1L607 = ( TF1_q_a[17] & ( (((ZB4L2 & VB4_av_readdata_pre[17])) # (ZB5L2)) # (MD1_intr_req) ) ) # ( !TF1_q_a[17] & ( ((ZB4L2 & VB4_av_readdata_pre[17])) # (MD1_intr_req) ) );


--MD1_av_ld_byte1_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5]
--register power-up is low

MD1_av_ld_byte1_data[5] = DFFEAS(MD1L882, CLOCK_50, !VF1_r_sync_rst,  , MD1L860,  ,  ,  ,  );


--MD1L806 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[13]~7
MD1L806 = ( MD1_av_ld_byte1_data[5] & ( ((MD1_W_alu_result[13] & (!MD1_R_ctrl_rd_ctl_reg & !MD1_R_ctrl_br_cmp))) # (MD1_R_ctrl_ld) ) ) # ( !MD1_av_ld_byte1_data[5] & ( (MD1_W_alu_result[13] & (!MD1_R_ctrl_ld & (!MD1_R_ctrl_rd_ctl_reg & !MD1_R_ctrl_br_cmp))) ) );


--VB4_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19]
--register power-up is low

VB4_av_readdata_pre[19] = DFFEAS(QD1_readdata[19], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L609 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[19]~23
MD1L609 = ( TF1_q_a[19] & ( ((!MD1L286) # ((ZB4L2 & VB4_av_readdata_pre[19]))) # (ZB5L2) ) ) # ( !TF1_q_a[19] & ( (!MD1L286) # ((ZB4L2 & VB4_av_readdata_pre[19])) ) );


--MD1L799 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[6]~8
MD1L799 = ( MD1_av_ld_byte0_data[6] & ( ((MD1_W_alu_result[6] & (!MD1_R_ctrl_rd_ctl_reg & !MD1_R_ctrl_br_cmp))) # (MD1_R_ctrl_ld) ) ) # ( !MD1_av_ld_byte0_data[6] & ( (MD1_W_alu_result[6] & (!MD1_R_ctrl_ld & (!MD1_R_ctrl_rd_ctl_reg & !MD1_R_ctrl_br_cmp))) ) );


--VB4_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18]
--register power-up is low

VB4_av_readdata_pre[18] = DFFEAS(QD1_readdata[18], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L608 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[18]~24
MD1L608 = ( VB4_av_readdata_pre[18] & ( TF1_q_a[18] & ( ((!MD1_intr_req & ((ZB5L2) # (ZB4L2)))) # (MD1L989) ) ) ) # ( !VB4_av_readdata_pre[18] & ( TF1_q_a[18] & ( ((!MD1_intr_req & ZB5L2)) # (MD1L989) ) ) ) # ( VB4_av_readdata_pre[18] & ( !TF1_q_a[18] & ( ((!MD1_intr_req & ZB4L2)) # (MD1L989) ) ) ) # ( !VB4_av_readdata_pre[18] & ( !TF1_q_a[18] & ( MD1L989 ) ) );


--MD1_av_ld_byte1_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4]
--register power-up is low

MD1_av_ld_byte1_data[4] = DFFEAS(MD1L878, CLOCK_50, !VF1_r_sync_rst,  , MD1L860,  ,  ,  ,  );


--MD1L805 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[12]~9
MD1L805 = ( MD1_av_ld_byte1_data[4] & ( ((MD1_W_alu_result[12] & (!MD1_R_ctrl_rd_ctl_reg & !MD1_R_ctrl_br_cmp))) # (MD1_R_ctrl_ld) ) ) # ( !MD1_av_ld_byte1_data[4] & ( (MD1_W_alu_result[12] & (!MD1_R_ctrl_ld & (!MD1_R_ctrl_rd_ctl_reg & !MD1_R_ctrl_br_cmp))) ) );


--MD1_av_ld_byte1_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3]
--register power-up is low

MD1_av_ld_byte1_data[3] = DFFEAS(MD1L873, CLOCK_50, !VF1_r_sync_rst,  , MD1L860,  ,  ,  ,  );


--MD1L804 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[11]~10
MD1L804 = ( MD1_av_ld_byte1_data[3] & ( ((MD1_W_alu_result[11] & (!MD1_R_ctrl_rd_ctl_reg & !MD1_R_ctrl_br_cmp))) # (MD1_R_ctrl_ld) ) ) # ( !MD1_av_ld_byte1_data[3] & ( (MD1_W_alu_result[11] & (!MD1_R_ctrl_ld & (!MD1_R_ctrl_rd_ctl_reg & !MD1_R_ctrl_br_cmp))) ) );


--MD1_av_ld_byte1_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[6]
--register power-up is low

MD1_av_ld_byte1_data[6] = DFFEAS(MD1L885, CLOCK_50, !VF1_r_sync_rst,  , MD1L860,  ,  ,  ,  );


--MD1L807 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[14]~11
MD1L807 = ( MD1_av_ld_byte1_data[6] & ( ((MD1_W_alu_result[14] & (!MD1_R_ctrl_rd_ctl_reg & !MD1_R_ctrl_br_cmp))) # (MD1_R_ctrl_ld) ) ) # ( !MD1_av_ld_byte1_data[6] & ( (MD1_W_alu_result[14] & (!MD1_R_ctrl_ld & (!MD1_R_ctrl_rd_ctl_reg & !MD1_R_ctrl_br_cmp))) ) );


--VB4_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20]
--register power-up is low

VB4_av_readdata_pre[20] = DFFEAS(QD1_readdata[20], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L610 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[20]~25
MD1L610 = ( TF1_q_a[20] & ( ((!MD1L286) # ((ZB4L2 & VB4_av_readdata_pre[20]))) # (ZB5L2) ) ) # ( !TF1_q_a[20] & ( (!MD1L286) # ((ZB4L2 & VB4_av_readdata_pre[20])) ) );


--MD1L444 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[16]~14
MD1L444 = (!MD1_R_ctrl_shift_rot_right & (MD1_E_shift_rot_result[15])) # (MD1_R_ctrl_shift_rot_right & ((MD1_E_shift_rot_result[17])));


--MD1L808 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[15]~12
MD1L808 = ( MD1_av_ld_byte1_data[7] & ( ((MD1_W_alu_result[15] & (!MD1_R_ctrl_rd_ctl_reg & !MD1_R_ctrl_br_cmp))) # (MD1_R_ctrl_ld) ) ) # ( !MD1_av_ld_byte1_data[7] & ( (MD1_W_alu_result[15] & (!MD1_R_ctrl_ld & (!MD1_R_ctrl_rd_ctl_reg & !MD1_R_ctrl_br_cmp))) ) );


--VB4_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21]
--register power-up is low

VB4_av_readdata_pre[21] = DFFEAS(QD1_readdata[21], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L611 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[21]~26
MD1L611 = ( TF1_q_a[21] & ( ((!MD1L286) # ((ZB4L2 & VB4_av_readdata_pre[21]))) # (ZB5L2) ) ) # ( !TF1_q_a[21] & ( (!MD1L286) # ((ZB4L2 & VB4_av_readdata_pre[21])) ) );


--MD1L429 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[1]~15
MD1L429 = (!MD1_R_ctrl_shift_rot_right & ((MD1_E_shift_rot_result[0]))) # (MD1_R_ctrl_shift_rot_right & (MD1_E_shift_rot_result[2]));


--MD1L795 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[2]~13
MD1L795 = ( MD1_av_ld_byte0_data[2] & ( ((MD1_W_alu_result[2] & (!MD1_R_ctrl_rd_ctl_reg & !MD1_R_ctrl_br_cmp))) # (MD1_R_ctrl_ld) ) ) # ( !MD1_av_ld_byte0_data[2] & ( (MD1_W_alu_result[2] & (!MD1_R_ctrl_ld & (!MD1_R_ctrl_rd_ctl_reg & !MD1_R_ctrl_br_cmp))) ) );


--DB1L98 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write~0
DB1L98 = AMPP_FUNCTION(!A1L4, !DB1_state, !A1L8, !A1L13, !A1L3, !DB1_count[8]);


--DB1_rdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[4]
--register power-up is low

DB1_rdata[4] = AMPP_FUNCTION(CLOCK_50, NB1_q_b[4], !VF1_r_sync_rst, DB1L22);


--DB1_td_shift[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]
--register power-up is low

DB1_td_shift[7] = AMPP_FUNCTION(A1L10, DB1L78, !A1L2, DB1L57);


--DB1L77 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~10
DB1L77 = AMPP_FUNCTION(!A1L4, !DB1_count[9], !A1L8, !DB1L71, !DB1_rdata[4], !DB1_td_shift[7]);


--WF1_altera_reset_synchronizer_int_chain_out is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
--register power-up is low

WF1_altera_reset_synchronizer_int_chain_out = DFFEAS(WF1_altera_reset_synchronizer_int_chain[0], CLOCK_50, !VF1L10,  ,  ,  ,  ,  ,  );


--TE1L556 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal0~12
TE1L556 = ( !TE1_D_iw[4] & ( !TE1_D_iw[5] & ( (!TE1_D_iw[0] & (!TE1_D_iw[1] & (!TE1_D_iw[2] & !TE1_D_iw[3]))) ) ) );


--TE1L204 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_b_is_dst~0
TE1L204 = ( TE1_D_iw[5] & ( TE1_D_iw[4] & ( (!TE1_D_iw[1] & (!TE1_D_iw[0] & ((!TE1_D_iw[3]) # (TE1_D_iw[2])))) # (TE1_D_iw[1] & (TE1_D_iw[0] & ((!TE1_D_iw[3]) # (!TE1_D_iw[2])))) ) ) ) # ( !TE1_D_iw[5] & ( TE1_D_iw[4] & ( (!TE1_D_iw[1] & (((!TE1_D_iw[0])))) # (TE1_D_iw[1] & (TE1_D_iw[0] & ((!TE1_D_iw[3]) # (!TE1_D_iw[2])))) ) ) ) # ( TE1_D_iw[5] & ( !TE1_D_iw[4] & ( (!TE1_D_iw[1] & (!TE1_D_iw[0] & ((!TE1_D_iw[2]) # (TE1_D_iw[3])))) # (TE1_D_iw[1] & (((TE1_D_iw[0])))) ) ) ) # ( !TE1_D_iw[5] & ( !TE1_D_iw[4] & ( (!TE1_D_iw[1] & ((!TE1_D_iw[0]) # ((!TE1_D_iw[3] & !TE1_D_iw[2])))) # (TE1_D_iw[1] & (((TE1_D_iw[0])))) ) ) );


--TE1L255 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_dst_regnum[1]~0
TE1L255 = (!TE1L204 & ((TE1_D_iw[18]))) # (TE1L204 & (TE1_D_iw[23]));


--TE1L256 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_dst_regnum[1]~1
TE1L256 = ( TE1L222 & ( TE1L255 & ( ((!TE1L544 & TE1L220)) # (TE1L556) ) ) ) # ( !TE1L222 & ( TE1L255 & ( ((TE1L220 & ((!TE1L544) # (!TE1L212)))) # (TE1L556) ) ) ) # ( TE1L222 & ( !TE1L255 & ( TE1L556 ) ) ) # ( !TE1L222 & ( !TE1L255 & ( TE1L556 ) ) );


--TE1L253 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_dst_regnum[0]~2
TE1L253 = (!TE1L204 & ((TE1_D_iw[17]))) # (TE1L204 & (TE1_D_iw[22]));


--TE1L254 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_dst_regnum[0]~3
TE1L254 = ( TE1L222 & ( TE1L253 ) ) # ( !TE1L222 & ( TE1L253 ) ) # ( TE1L222 & ( !TE1L253 & ( ((!TE1L220) # (TE1L556)) # (TE1L544) ) ) ) # ( !TE1L222 & ( !TE1L253 & ( (!TE1L220) # (((TE1L544 & TE1L212)) # (TE1L556)) ) ) );


--TE1L259 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_dst_regnum[3]~4
TE1L259 = (!TE1L204 & ((TE1_D_iw[20]))) # (TE1L204 & (TE1_D_iw[25]));


--TE1L260 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_dst_regnum[3]~5
TE1L260 = ( TE1L222 & ( TE1L259 ) ) # ( !TE1L222 & ( TE1L259 ) ) # ( TE1L222 & ( !TE1L259 & ( ((!TE1L220) # (TE1L556)) # (TE1L544) ) ) ) # ( !TE1L222 & ( !TE1L259 & ( (!TE1L220) # (((TE1L544 & TE1L212)) # (TE1L556)) ) ) );


--TE1L257 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_dst_regnum[2]~6
TE1L257 = (!TE1L204 & ((TE1_D_iw[19]))) # (TE1L204 & (TE1_D_iw[24]));


--TE1L258 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_dst_regnum[2]~7
TE1L258 = ( TE1L222 & ( TE1L257 ) ) # ( !TE1L222 & ( TE1L257 ) ) # ( TE1L222 & ( !TE1L257 & ( ((!TE1L220) # (TE1L556)) # (TE1L544) ) ) ) # ( !TE1L222 & ( !TE1L257 & ( (!TE1L220) # (((TE1L544 & TE1L212)) # (TE1L556)) ) ) );


--TE1L261 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_dst_regnum[4]~8
TE1L261 = (!TE1L204 & ((TE1_D_iw[21]))) # (TE1L204 & (TE1_D_iw[26]));


--TE1L262 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_dst_regnum[4]~9
TE1L262 = ( TE1L222 & ( TE1L261 ) ) # ( !TE1L222 & ( TE1L261 ) ) # ( TE1L222 & ( !TE1L261 & ( ((!TE1L220) # (TE1L556)) # (TE1L544) ) ) ) # ( !TE1L222 & ( !TE1L261 & ( (!TE1L220) # (((TE1L544 & TE1L212)) # (TE1L556)) ) ) );


--TE1L557 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal0~13
TE1L557 = ( !TE1_D_iw[4] & ( !TE1_D_iw[5] & ( (TE1_D_iw[0] & (!TE1_D_iw[1] & (!TE1_D_iw[2] & !TE1_D_iw[3]))) ) ) );


--TE1L305 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_wr_dst_reg~0
TE1L305 = (!TE1L557 & (!TE1L662 & !TE1L306));


--TE1_D_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_wr_dst_reg
TE1_D_wr_dst_reg = ( TE1L262 & ( TE1L305 ) ) # ( !TE1L262 & ( TE1L305 & ( (((TE1L258) # (TE1L260)) # (TE1L254)) # (TE1L256) ) ) );


--UB2L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|out_valid~0
UB2L36 = (RB7_rp_valid & ((!UC7L14) # (!UB2L1)));


--SC2L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[7]~0
SC2L29 = (!SB7_mem[0][41] & (UC7L14 & (S2_avalon_readdata[7]))) # (SB7_mem[0][41] & (((UC7L14 & S2_avalon_readdata[7])) # (UB2_data_reg[7])));


--SC2L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_payload~0
SC2L44 = (VB3_read_latency_shift_reg[0] & (SB3_mem[0][74] & VB3_av_readdata_pre[30]));


--SC2L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[7]~1
SC2L30 = ( VB6_av_readdata_pre[7] & ( (!VB6_read_latency_shift_reg[0] & (!SC2L44 & ((!ZB6L1) # (!VB8_av_readdata_pre[7])))) ) ) # ( !VB6_av_readdata_pre[7] & ( (!SC2L44 & ((!ZB6L1) # (!VB8_av_readdata_pre[7]))) ) );


--SC2L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[7]~2
SC2L31 = ( SC2L30 & ( (!UB2L36 & (ZB7L1 & (UF1_q_a[7]))) # (UB2L36 & (((ZB7L1 & UF1_q_a[7])) # (SC2L29))) ) ) # ( !SC2L30 );


--TE1_av_ld_byte1_data[7] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data[7]
--register power-up is low

TE1_av_ld_byte1_data[7] = DFFEAS(TE1L892, CLOCK_50, !VF2_r_sync_rst,  , TE1L861,  ,  ,  ,  );


--TE1L940 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_rshift8~0
TE1L940 = ( TE1_W_alu_result[1] & ( (TE1_av_ld_aligning_data & ((!TE1_av_ld_align_cycle[1]) # ((!TE1_av_ld_align_cycle[0] & TE1_W_alu_result[0])))) ) ) # ( !TE1_W_alu_result[1] & ( (TE1_av_ld_aligning_data & (!TE1_av_ld_align_cycle[1] & (!TE1_av_ld_align_cycle[0] & TE1_W_alu_result[0]))) ) );


--TE1L845 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte0_data[1]~0
TE1L845 = ( TE1_W_alu_result[1] & ( (!TE1_av_ld_aligning_data) # ((!TE1_av_ld_align_cycle[1]) # ((!TE1_av_ld_align_cycle[0] & TE1_W_alu_result[0]))) ) ) # ( !TE1_W_alu_result[1] & ( (!TE1_av_ld_aligning_data) # ((!TE1_av_ld_align_cycle[1] & (!TE1_av_ld_align_cycle[0] & TE1_W_alu_result[0]))) ) );


--VB8_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[22]
--register power-up is low

VB8_av_readdata_pre[22] = DFFEAS(WE1_readdata[22], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L613 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[22]~17
TE1L613 = ( UF1_q_a[22] & ( (!TE1_intr_req & (((ZB6L2 & VB8_av_readdata_pre[22])) # (ZB7L2))) ) ) # ( !UF1_q_a[22] & ( (!TE1_intr_req & (ZB6L2 & VB8_av_readdata_pre[22])) ) );


--VB8_av_readdata_pre[23] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[23]
--register power-up is low

VB8_av_readdata_pre[23] = DFFEAS(WE1_readdata[23], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L614 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[23]~18
TE1L614 = ( UF1_q_a[23] & ( (!TE1_intr_req & (((ZB6L2 & VB8_av_readdata_pre[23])) # (ZB7L2))) ) ) # ( !UF1_q_a[23] & ( (!TE1_intr_req & (ZB6L2 & VB8_av_readdata_pre[23])) ) );


--VB8_av_readdata_pre[24] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[24]
--register power-up is low

VB8_av_readdata_pre[24] = DFFEAS(WE1_readdata[24], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L615 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[24]~19
TE1L615 = ( UF1_q_a[24] & ( (!TE1_intr_req & (((ZB6L2 & VB8_av_readdata_pre[24])) # (ZB7L2))) ) ) # ( !UF1_q_a[24] & ( (!TE1_intr_req & (ZB6L2 & VB8_av_readdata_pre[24])) ) );


--VB8_av_readdata_pre[25] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[25]
--register power-up is low

VB8_av_readdata_pre[25] = DFFEAS(WE1_readdata[25], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L616 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[25]~20
TE1L616 = ( UF1_q_a[25] & ( (!TE1_intr_req & (((ZB6L2 & VB8_av_readdata_pre[25])) # (ZB7L2))) ) ) # ( !UF1_q_a[25] & ( (!TE1_intr_req & (ZB6L2 & VB8_av_readdata_pre[25])) ) );


--VB8_av_readdata_pre[26] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[26]
--register power-up is low

VB8_av_readdata_pre[26] = DFFEAS(WE1_readdata[26], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L617 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[26]~21
TE1L617 = ( UF1_q_a[26] & ( (!TE1_intr_req & (((ZB6L2 & VB8_av_readdata_pre[26])) # (ZB7L2))) ) ) # ( !UF1_q_a[26] & ( (!TE1_intr_req & (ZB6L2 & VB8_av_readdata_pre[26])) ) );


--TE1L242 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_shift_rot_right~0
TE1L242 = (TE1_D_iw[12] & (((TE1_D_iw[11] & !TE1_D_iw[16])) # (TE1_D_iw[15])));


--TE1L243 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_shift_rot_right~1
TE1L243 = (TE1L544 & (!TE1_D_iw[13] & (TE1_D_iw[14] & TE1L242)));


--TE1L429 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[1]~14
TE1L429 = (!TE1_R_ctrl_shift_rot_right & ((TE1_E_shift_rot_result[0]))) # (TE1_R_ctrl_shift_rot_right & (TE1_E_shift_rot_result[2]));


--TE1L221 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_implicit_dst_eretaddr~1
TE1L221 = (!TE1L555 & (!TE1L225 & (!TE1L224 & !TE1L223)));


--TE1L573 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal62~14
TE1L573 = ( TE1_D_iw[15] & ( TE1_D_iw[16] & ( (!TE1_D_iw[11] & (!TE1_D_iw[12] & (TE1_D_iw[13] & !TE1_D_iw[14]))) ) ) );


--TE1L574 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal62~15
TE1L574 = ( TE1_D_iw[15] & ( TE1_D_iw[16] & ( (TE1_D_iw[11] & (!TE1_D_iw[12] & (TE1_D_iw[13] & !TE1_D_iw[14]))) ) ) );


--TE1L237 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_retaddr~0
TE1L237 = (!TE1L553 & (!TE1L556 & ((!TE1L544) # (!TE1L239))));


--TE1L238 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_retaddr~1
TE1L238 = ( TE1L240 & ( TE1L237 & ( ((!TE1L221) # (TE1L554)) # (TE1L544) ) ) ) # ( !TE1L240 & ( TE1L237 & ( ((!TE1L221) # ((TE1L544 & TE1L212))) # (TE1L554) ) ) ) # ( TE1L240 & ( !TE1L237 ) ) # ( !TE1L240 & ( !TE1L237 ) );


--TE1L796 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[2]~1
TE1L796 = ( TE1_av_ld_byte0_data[2] & ( ((TE1_W_alu_result[2] & (!TE1_R_ctrl_rd_ctl_reg & !TE1_R_ctrl_br_cmp))) # (TE1_R_ctrl_ld) ) ) # ( !TE1_av_ld_byte0_data[2] & ( (TE1_W_alu_result[2] & (!TE1_R_ctrl_ld & (!TE1_R_ctrl_rd_ctl_reg & !TE1_R_ctrl_br_cmp))) ) );


--TE1L733 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src2_use_imm~0
TE1L733 = ( TE1L306 ) # ( !TE1L306 & ( (((TE1_R_valid & TE1L662)) # (TE1L734)) # (TE1L204) ) );


--TE1L247 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_src_imm5_shift_rot~0
TE1L247 = (!TE1_D_iw[11] & ((!TE1_D_iw[14] & ((!TE1_D_iw[16]))) # (TE1_D_iw[14] & (TE1_D_iw[15]))));


--TE1L248 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_src_imm5_shift_rot~1
TE1L248 = (TE1L544 & (TE1_D_iw[12] & (!TE1_D_iw[13] & TE1L247)));


--TE1L219 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_hi_imm16~0
TE1L219 = ( TE1_D_iw[2] & ( TE1_D_iw[5] & ( (!TE1_D_iw[0] & (!TE1_D_iw[1] & ((TE1_D_iw[3]) # (TE1_D_iw[4])))) ) ) );


--TE1L210 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_exception~1
TE1L210 = ( !TE1L213 & ( (!TE1L567 & (!TE1L568 & (!TE1L215 & !TE1L214))) ) );


--TE1L216 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_force_src2_zero~0
TE1L216 = ( !TE1L574 & ( (!TE1L569 & (!TE1L570 & (!TE1L571 & !TE1L573))) ) );


--TE1L217 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_force_src2_zero~1
TE1L217 = (!TE1L557 & ((!TE1L544) # ((!TE1L559 & !TE1L560))));


--TE1L218 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_force_src2_zero~2
TE1L218 = ( TE1L237 & ( TE1L217 & ( (!TE1L221) # ((TE1L544 & ((!TE1L210) # (!TE1L216)))) ) ) ) # ( !TE1L237 & ( TE1L217 ) ) # ( TE1L237 & ( !TE1L217 ) ) # ( !TE1L237 & ( !TE1L217 ) );


--TE1L558 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|Equal0~14
TE1L558 = ( TE1_D_iw[4] & ( !TE1_D_iw[5] & ( (!TE1_D_iw[0] & (TE1_D_iw[1] & (TE1_D_iw[2] & !TE1_D_iw[3]))) ) ) );


--TE1L341 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_sub~0
TE1L341 = ( TE1L201 & ( TE1_R_valid ) ) # ( !TE1L201 & ( (TE1_R_valid & (((TE1L544 & TE1L202)) # (TE1L203))) ) );


--TE1_av_ld_byte1_data[2] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data[2]
--register power-up is low

TE1_av_ld_byte1_data[2] = DFFEAS(TE1L870, CLOCK_50, !VF2_r_sync_rst,  , TE1L861,  ,  ,  ,  );


--TE1L804 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[10]~2
TE1L804 = ( TE1_av_ld_byte1_data[2] & ( ((TE1_W_alu_result[10] & (!TE1_R_ctrl_rd_ctl_reg & !TE1_R_ctrl_br_cmp))) # (TE1_R_ctrl_ld) ) ) # ( !TE1_av_ld_byte1_data[2] & ( (TE1_W_alu_result[10] & (!TE1_R_ctrl_ld & (!TE1_R_ctrl_rd_ctl_reg & !TE1_R_ctrl_br_cmp))) ) );


--TE1_av_ld_byte1_data[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data[1]
--register power-up is low

TE1_av_ld_byte1_data[1] = DFFEAS(TE1L866, CLOCK_50, !VF2_r_sync_rst,  , TE1L861,  ,  ,  ,  );


--TE1L803 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[9]~3
TE1L803 = ( TE1_av_ld_byte1_data[1] & ( ((TE1_W_alu_result[9] & (!TE1_R_ctrl_rd_ctl_reg & !TE1_R_ctrl_br_cmp))) # (TE1_R_ctrl_ld) ) ) # ( !TE1_av_ld_byte1_data[1] & ( (TE1_W_alu_result[9] & (!TE1_R_ctrl_ld & (!TE1_R_ctrl_rd_ctl_reg & !TE1_R_ctrl_br_cmp))) ) );


--TE1_av_ld_byte1_data[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data[0]
--register power-up is low

TE1_av_ld_byte1_data[0] = DFFEAS(TE1L862, CLOCK_50, !VF2_r_sync_rst,  , TE1L861,  ,  ,  ,  );


--TE1L802 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[8]~4
TE1L802 = ( TE1_av_ld_byte1_data[0] & ( ((TE1_W_alu_result[8] & (!TE1_R_ctrl_rd_ctl_reg & !TE1_R_ctrl_br_cmp))) # (TE1_R_ctrl_ld) ) ) # ( !TE1_av_ld_byte1_data[0] & ( (TE1_W_alu_result[8] & (!TE1_R_ctrl_ld & (!TE1_R_ctrl_rd_ctl_reg & !TE1_R_ctrl_br_cmp))) ) );


--TE1L800 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[6]~5
TE1L800 = ( TE1_av_ld_byte0_data[6] & ( ((TE1_W_alu_result[6] & (!TE1_R_ctrl_rd_ctl_reg & !TE1_R_ctrl_br_cmp))) # (TE1_R_ctrl_ld) ) ) # ( !TE1_av_ld_byte0_data[6] & ( (TE1_W_alu_result[6] & (!TE1_R_ctrl_ld & (!TE1_R_ctrl_rd_ctl_reg & !TE1_R_ctrl_br_cmp))) ) );


--TE1L799 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[5]~6
TE1L799 = ( TE1_av_ld_byte0_data[5] & ( ((TE1_W_alu_result[5] & (!TE1_R_ctrl_rd_ctl_reg & !TE1_R_ctrl_br_cmp))) # (TE1_R_ctrl_ld) ) ) # ( !TE1_av_ld_byte0_data[5] & ( (TE1_W_alu_result[5] & (!TE1_R_ctrl_ld & (!TE1_R_ctrl_rd_ctl_reg & !TE1_R_ctrl_br_cmp))) ) );


--TE1L798 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[4]~7
TE1L798 = ( TE1_av_ld_byte0_data[4] & ( ((TE1_W_alu_result[4] & (!TE1_R_ctrl_rd_ctl_reg & !TE1_R_ctrl_br_cmp))) # (TE1_R_ctrl_ld) ) ) # ( !TE1_av_ld_byte0_data[4] & ( (TE1_W_alu_result[4] & (!TE1_R_ctrl_ld & (!TE1_R_ctrl_rd_ctl_reg & !TE1_R_ctrl_br_cmp))) ) );


--TE1L797 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[3]~8
TE1L797 = ( TE1_av_ld_byte0_data[3] & ( ((TE1_W_alu_result[3] & (!TE1_R_ctrl_rd_ctl_reg & !TE1_R_ctrl_br_cmp))) # (TE1_R_ctrl_ld) ) ) # ( !TE1_av_ld_byte0_data[3] & ( (TE1_W_alu_result[3] & (!TE1_R_ctrl_ld & (!TE1_R_ctrl_rd_ctl_reg & !TE1_R_ctrl_br_cmp))) ) );


--TE1L444 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[16]~15
TE1L444 = (!TE1_R_ctrl_shift_rot_right & (TE1_E_shift_rot_result[15])) # (TE1_R_ctrl_shift_rot_right & ((TE1_E_shift_rot_result[17])));


--VB8_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[19]
--register power-up is low

VB8_av_readdata_pre[19] = DFFEAS(WE1_readdata[19], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L610 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[19]~22
TE1L610 = ( UF1_q_a[19] & ( ((!TE1L286) # ((ZB6L2 & VB8_av_readdata_pre[19]))) # (ZB7L2) ) ) # ( !UF1_q_a[19] & ( (!TE1L286) # ((ZB6L2 & VB8_av_readdata_pre[19])) ) );


--TE1L809 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[15]~9
TE1L809 = ( TE1_av_ld_byte1_data[7] & ( ((TE1_W_alu_result[15] & (!TE1_R_ctrl_rd_ctl_reg & !TE1_R_ctrl_br_cmp))) # (TE1_R_ctrl_ld) ) ) # ( !TE1_av_ld_byte1_data[7] & ( (TE1_W_alu_result[15] & (!TE1_R_ctrl_ld & (!TE1_R_ctrl_rd_ctl_reg & !TE1_R_ctrl_br_cmp))) ) );


--VB8_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[21]
--register power-up is low

VB8_av_readdata_pre[21] = DFFEAS(WE1_readdata[21], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L612 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[21]~23
TE1L612 = ( UF1_q_a[21] & ( ((!TE1L286) # ((ZB6L2 & VB8_av_readdata_pre[21]))) # (ZB7L2) ) ) # ( !UF1_q_a[21] & ( (!TE1L286) # ((ZB6L2 & VB8_av_readdata_pre[21])) ) );


--VB8_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[20]
--register power-up is low

VB8_av_readdata_pre[20] = DFFEAS(WE1_readdata[20], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L611 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[20]~24
TE1L611 = ( UF1_q_a[20] & ( ((!TE1L286) # ((ZB6L2 & VB8_av_readdata_pre[20]))) # (ZB7L2) ) ) # ( !UF1_q_a[20] & ( (!TE1L286) # ((ZB6L2 & VB8_av_readdata_pre[20])) ) );


--TE1_av_ld_byte1_data[6] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data[6]
--register power-up is low

TE1_av_ld_byte1_data[6] = DFFEAS(TE1L888, CLOCK_50, !VF2_r_sync_rst,  , TE1L861,  ,  ,  ,  );


--TE1L808 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[14]~10
TE1L808 = ( TE1_av_ld_byte1_data[6] & ( ((TE1_W_alu_result[14] & (!TE1_R_ctrl_rd_ctl_reg & !TE1_R_ctrl_br_cmp))) # (TE1_R_ctrl_ld) ) ) # ( !TE1_av_ld_byte1_data[6] & ( (TE1_W_alu_result[14] & (!TE1_R_ctrl_ld & (!TE1_R_ctrl_rd_ctl_reg & !TE1_R_ctrl_br_cmp))) ) );


--VB8_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[18]
--register power-up is low

VB8_av_readdata_pre[18] = DFFEAS(WE1_readdata[18], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L609 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[18]~25
TE1L609 = ( VB8_av_readdata_pre[18] & ( UF1_q_a[18] & ( ((!TE1_intr_req & ((ZB7L2) # (ZB6L2)))) # (TE1L992) ) ) ) # ( !VB8_av_readdata_pre[18] & ( UF1_q_a[18] & ( ((!TE1_intr_req & ZB7L2)) # (TE1L992) ) ) ) # ( VB8_av_readdata_pre[18] & ( !UF1_q_a[18] & ( ((!TE1_intr_req & ZB6L2)) # (TE1L992) ) ) ) # ( !VB8_av_readdata_pre[18] & ( !UF1_q_a[18] & ( TE1L992 ) ) );


--VB8_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[17]
--register power-up is low

VB8_av_readdata_pre[17] = DFFEAS(WE1_readdata[17], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L608 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[17]~26
TE1L608 = ( UF1_q_a[17] & ( (((ZB6L2 & VB8_av_readdata_pre[17])) # (ZB7L2)) # (TE1_intr_req) ) ) # ( !UF1_q_a[17] & ( ((ZB6L2 & VB8_av_readdata_pre[17])) # (TE1_intr_req) ) );


--TE1_av_ld_byte1_data[5] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data[5]
--register power-up is low

TE1_av_ld_byte1_data[5] = DFFEAS(TE1L885, CLOCK_50, !VF2_r_sync_rst,  , TE1L861,  ,  ,  ,  );


--TE1L807 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[13]~11
TE1L807 = ( TE1_av_ld_byte1_data[5] & ( ((TE1_W_alu_result[13] & (!TE1_R_ctrl_rd_ctl_reg & !TE1_R_ctrl_br_cmp))) # (TE1_R_ctrl_ld) ) ) # ( !TE1_av_ld_byte1_data[5] & ( (TE1_W_alu_result[13] & (!TE1_R_ctrl_ld & (!TE1_R_ctrl_rd_ctl_reg & !TE1_R_ctrl_br_cmp))) ) );


--TE1_av_ld_byte1_data[4] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data[4]
--register power-up is low

TE1_av_ld_byte1_data[4] = DFFEAS(TE1L881, CLOCK_50, !VF2_r_sync_rst,  , TE1L861,  ,  ,  ,  );


--TE1L806 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[12]~12
TE1L806 = ( TE1_av_ld_byte1_data[4] & ( ((TE1_W_alu_result[12] & (!TE1_R_ctrl_rd_ctl_reg & !TE1_R_ctrl_br_cmp))) # (TE1_R_ctrl_ld) ) ) # ( !TE1_av_ld_byte1_data[4] & ( (TE1_W_alu_result[12] & (!TE1_R_ctrl_ld & (!TE1_R_ctrl_rd_ctl_reg & !TE1_R_ctrl_br_cmp))) ) );


--TE1_av_ld_byte1_data[3] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data[3]
--register power-up is low

TE1_av_ld_byte1_data[3] = DFFEAS(TE1L876, CLOCK_50, !VF2_r_sync_rst,  , TE1L861,  ,  ,  ,  );


--TE1L805 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[11]~13
TE1L805 = ( TE1_av_ld_byte1_data[3] & ( ((TE1_W_alu_result[11] & (!TE1_R_ctrl_rd_ctl_reg & !TE1_R_ctrl_br_cmp))) # (TE1_R_ctrl_ld) ) ) # ( !TE1_av_ld_byte1_data[3] & ( (TE1_W_alu_result[11] & (!TE1_R_ctrl_ld & (!TE1_R_ctrl_rd_ctl_reg & !TE1_R_ctrl_br_cmp))) ) );


--DB2L98 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write~0
DB2L98 = AMPP_FUNCTION(!A1L16, !DB2_state, !A1L20, !A1L25, !A1L15, !DB2_count[8]);


--DB2_rdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[4]
--register power-up is low

DB2_rdata[4] = AMPP_FUNCTION(CLOCK_50, NB3_q_b[4], !VF2_r_sync_rst, DB2L22);


--DB2_td_shift[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]
--register power-up is low

DB2_td_shift[7] = AMPP_FUNCTION(A1L22, DB2L78, !A1L14, DB2L57);


--DB2L77 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~10
DB2L77 = AMPP_FUNCTION(!A1L16, !DB2_count[9], !A1L20, !DB2L71, !DB2_rdata[4], !DB2_td_shift[7]);


--WF3_altera_reset_synchronizer_int_chain_out is nios_system:u0|nios_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
--register power-up is low

WF3_altera_reset_synchronizer_int_chain_out = DFFEAS(WF3_altera_reset_synchronizer_int_chain[0], CLOCK_50, !VF2L10,  ,  ,  ,  ,  ,  );


--QD1_writedata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[24]
--register power-up is low

QD1_writedata[24] = DFFEAS(BC2L26, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FE1L143 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~4
FE1L143 = (!FE1_jtag_ram_access & ((QD1_writedata[24]))) # (FE1_jtag_ram_access & (FE1_MonDReg[24]));


--QD1_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[3]
--register power-up is low

QD1_byteenable[3] = DFFEAS(BC2_src_data[35], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FE1L117 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~1
FE1L117 = (QD1_byteenable[3]) # (FE1_jtag_ram_access);


--SC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~3
SC1L5 = (!SB2_mem[0][41] & (UC2L14 & (S1_avalon_readdata[0]))) # (SB2_mem[0][41] & (((UC2L14 & S1_avalon_readdata[0])) # (UB1_data_reg[0])));


--SC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~4
SC1L6 = ( VB1_av_readdata_pre[0] & ( (!VB1_read_latency_shift_reg[0] & (!SC1L44 & ((!VB4_av_readdata_pre[0]) # (!ZB4L1)))) ) ) # ( !VB1_av_readdata_pre[0] & ( (!SC1L44 & ((!VB4_av_readdata_pre[0]) # (!ZB4L1))) ) );


--SC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~5
SC1L7 = ( SC1L6 & ( (!TF1_q_a[0] & (UB1L35 & ((SC1L5)))) # (TF1_q_a[0] & (((UB1L35 & SC1L5)) # (ZB5L1))) ) ) # ( !SC1L6 );


--MD1L343 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~0
MD1L343 = ( !MD1_D_iw[6] & ( !MD1_D_iw[7] & ( (MD1_W_ipending_reg[0] & (MD1_D_iw[8] & (!MD1_D_iw[9] & !MD1_D_iw[10]))) ) ) );


--MD1L344 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~1
MD1L344 = ( MD1L343 & ( (!MD1_W_bstatus_reg & (!MD1_D_iw[6] & MD1L589)) ) ) # ( !MD1L343 & ( (!MD1L589) # ((!MD1_D_iw[6] & (!MD1_W_bstatus_reg)) # (MD1_D_iw[6] & ((!MD1_W_ienable_reg[0])))) ) );


--MD1L345 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~2
MD1L345 = ( MD1L344 & ( (!MD1L587 & (((MD1_W_estatus_reg & MD1L588)))) # (MD1L587 & (MD1_W_status_reg_pie)) ) ) # ( !MD1L344 & ( (!MD1L587 & (((!MD1L588) # (MD1_W_estatus_reg)))) # (MD1L587 & (MD1_W_status_reg_pie)) ) );


--MD1L307 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[0]~15
MD1L307 = ( MD1_E_shift_rot_result[0] & ( ((!MD1_R_ctrl_logic & (MD1L114)) # (MD1_R_ctrl_logic & ((MD1L350)))) # (MD1_R_ctrl_shift_rot) ) ) # ( !MD1_E_shift_rot_result[0] & ( (!MD1_R_ctrl_shift_rot & ((!MD1_R_ctrl_logic & (MD1L114)) # (MD1_R_ctrl_logic & ((MD1L350))))) ) );


--MD1L722 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[14]~0
MD1L722 = ( TD2_q_b[30] & ( (!MD1_R_ctrl_hi_imm16 & ((!MD1_R_src2_use_imm) # ((MD1_D_iw[21])))) # (MD1_R_ctrl_hi_imm16 & (((MD1_D_iw[20])))) ) ) # ( !TD2_q_b[30] & ( (!MD1_R_ctrl_hi_imm16 & (MD1_R_src2_use_imm & ((MD1_D_iw[21])))) # (MD1_R_ctrl_hi_imm16 & (((MD1_D_iw[20])))) ) );


--MD1_R_ctrl_unsigned_lo_imm16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_unsigned_lo_imm16
--register power-up is low

MD1_R_ctrl_unsigned_lo_imm16 = DFFEAS(MD1L252, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L724 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi~1
MD1L724 = (MD1_R_ctrl_unsigned_lo_imm16) # (MD1_R_ctrl_force_src2_zero);


--MD1L713 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[5]~2
MD1L713 = ( TD2_q_b[21] & ( (!MD1_R_ctrl_hi_imm16 & (((!MD1_R_src2_use_imm) # (MD1_D_iw[21])))) # (MD1_R_ctrl_hi_imm16 & (MD1_D_iw[11])) ) ) # ( !TD2_q_b[21] & ( (!MD1_R_ctrl_hi_imm16 & (((MD1_R_src2_use_imm & MD1_D_iw[21])))) # (MD1_R_ctrl_hi_imm16 & (MD1_D_iw[11])) ) );


--MD1L712 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[4]~3
MD1L712 = ( TD2_q_b[20] & ( (!MD1_R_ctrl_hi_imm16 & (((!MD1_R_src2_use_imm) # (MD1_D_iw[21])))) # (MD1_R_ctrl_hi_imm16 & (MD1_D_iw[10])) ) ) # ( !TD2_q_b[20] & ( (!MD1_R_ctrl_hi_imm16 & (((MD1_R_src2_use_imm & MD1_D_iw[21])))) # (MD1_R_ctrl_hi_imm16 & (MD1_D_iw[10])) ) );


--MD1L711 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[3]~4
MD1L711 = ( TD2_q_b[19] & ( (!MD1_R_ctrl_hi_imm16 & (((!MD1_R_src2_use_imm) # (MD1_D_iw[21])))) # (MD1_R_ctrl_hi_imm16 & (MD1_D_iw[9])) ) ) # ( !TD2_q_b[19] & ( (!MD1_R_ctrl_hi_imm16 & (((MD1_R_src2_use_imm & MD1_D_iw[21])))) # (MD1_R_ctrl_hi_imm16 & (MD1_D_iw[9])) ) );


--MD1L710 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[2]~5
MD1L710 = ( TD2_q_b[18] & ( (!MD1_R_ctrl_hi_imm16 & (((!MD1_R_src2_use_imm) # (MD1_D_iw[21])))) # (MD1_R_ctrl_hi_imm16 & (MD1_D_iw[8])) ) ) # ( !TD2_q_b[18] & ( (!MD1_R_ctrl_hi_imm16 & (((MD1_R_src2_use_imm & MD1_D_iw[21])))) # (MD1_R_ctrl_hi_imm16 & (MD1_D_iw[8])) ) );


--MD1L709 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[1]~6
MD1L709 = ( TD2_q_b[17] & ( (!MD1_R_ctrl_hi_imm16 & (((!MD1_R_src2_use_imm) # (MD1_D_iw[21])))) # (MD1_R_ctrl_hi_imm16 & (MD1_D_iw[7])) ) ) # ( !TD2_q_b[17] & ( (!MD1_R_ctrl_hi_imm16 & (((MD1_R_src2_use_imm & MD1_D_iw[21])))) # (MD1_R_ctrl_hi_imm16 & (MD1_D_iw[7])) ) );


--MD1L708 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[0]~7
MD1L708 = ( TD2_q_b[16] & ( (!MD1_R_ctrl_hi_imm16 & (((!MD1_R_src2_use_imm) # (MD1_D_iw[21])))) # (MD1_R_ctrl_hi_imm16 & (MD1_D_iw[6])) ) ) # ( !TD2_q_b[16] & ( (!MD1_R_ctrl_hi_imm16 & (((MD1_R_src2_use_imm & MD1_D_iw[21])))) # (MD1_R_ctrl_hi_imm16 & (MD1_D_iw[6])) ) );


--MD1L715 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[7]~8
MD1L715 = ( TD2_q_b[23] & ( (!MD1_R_ctrl_hi_imm16 & (((!MD1_R_src2_use_imm) # (MD1_D_iw[21])))) # (MD1_R_ctrl_hi_imm16 & (MD1_D_iw[13])) ) ) # ( !TD2_q_b[23] & ( (!MD1_R_ctrl_hi_imm16 & (((MD1_R_src2_use_imm & MD1_D_iw[21])))) # (MD1_R_ctrl_hi_imm16 & (MD1_D_iw[13])) ) );


--MD1L714 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[6]~9
MD1L714 = ( TD2_q_b[22] & ( (!MD1_R_ctrl_hi_imm16 & (((!MD1_R_src2_use_imm) # (MD1_D_iw[21])))) # (MD1_R_ctrl_hi_imm16 & (MD1_D_iw[12])) ) ) # ( !TD2_q_b[22] & ( (!MD1_R_ctrl_hi_imm16 & (((MD1_R_src2_use_imm & MD1_D_iw[21])))) # (MD1_R_ctrl_hi_imm16 & (MD1_D_iw[12])) ) );


--MD1L717 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[9]~10
MD1L717 = ( TD2_q_b[25] & ( (!MD1_R_ctrl_hi_imm16 & (((!MD1_R_src2_use_imm) # (MD1_D_iw[21])))) # (MD1_R_ctrl_hi_imm16 & (MD1_D_iw[15])) ) ) # ( !TD2_q_b[25] & ( (!MD1_R_ctrl_hi_imm16 & (((MD1_R_src2_use_imm & MD1_D_iw[21])))) # (MD1_R_ctrl_hi_imm16 & (MD1_D_iw[15])) ) );


--MD1L716 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[8]~11
MD1L716 = ( TD2_q_b[24] & ( (!MD1_R_ctrl_hi_imm16 & (((!MD1_R_src2_use_imm) # (MD1_D_iw[21])))) # (MD1_R_ctrl_hi_imm16 & (MD1_D_iw[14])) ) ) # ( !TD2_q_b[24] & ( (!MD1_R_ctrl_hi_imm16 & (((MD1_R_src2_use_imm & MD1_D_iw[21])))) # (MD1_R_ctrl_hi_imm16 & (MD1_D_iw[14])) ) );


--MD1L719 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[11]~12
MD1L719 = ( TD2_q_b[27] & ( (!MD1_R_ctrl_hi_imm16 & ((!MD1_R_src2_use_imm) # ((MD1_D_iw[21])))) # (MD1_R_ctrl_hi_imm16 & (((MD1_D_iw[17])))) ) ) # ( !TD2_q_b[27] & ( (!MD1_R_ctrl_hi_imm16 & (MD1_R_src2_use_imm & ((MD1_D_iw[21])))) # (MD1_R_ctrl_hi_imm16 & (((MD1_D_iw[17])))) ) );


--MD1L718 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[10]~13
MD1L718 = ( TD2_q_b[26] & ( (!MD1_R_ctrl_hi_imm16 & (((!MD1_R_src2_use_imm) # (MD1_D_iw[21])))) # (MD1_R_ctrl_hi_imm16 & (MD1_D_iw[16])) ) ) # ( !TD2_q_b[26] & ( (!MD1_R_ctrl_hi_imm16 & (((MD1_R_src2_use_imm & MD1_D_iw[21])))) # (MD1_R_ctrl_hi_imm16 & (MD1_D_iw[16])) ) );


--MD1L723 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[15]~14
MD1L723 = ( TD2_q_b[31] & ( (!MD1L724 & (((!MD1_R_src2_use_imm & !MD1_R_ctrl_hi_imm16)) # (MD1_D_iw[21]))) ) ) # ( !TD2_q_b[31] & ( (MD1_D_iw[21] & (!MD1L724 & ((MD1_R_ctrl_hi_imm16) # (MD1_R_src2_use_imm)))) ) );


--MD1L721 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[13]~15
MD1L721 = ( TD2_q_b[29] & ( (!MD1_R_ctrl_hi_imm16 & ((!MD1_R_src2_use_imm) # ((MD1_D_iw[21])))) # (MD1_R_ctrl_hi_imm16 & (((MD1_D_iw[19])))) ) ) # ( !TD2_q_b[29] & ( (!MD1_R_ctrl_hi_imm16 & (MD1_R_src2_use_imm & ((MD1_D_iw[21])))) # (MD1_R_ctrl_hi_imm16 & (((MD1_D_iw[19])))) ) );


--MD1L720 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[12]~16
MD1L720 = ( TD2_q_b[28] & ( (!MD1_R_ctrl_hi_imm16 & ((!MD1_R_src2_use_imm) # ((MD1_D_iw[21])))) # (MD1_R_ctrl_hi_imm16 & (((MD1_D_iw[18])))) ) ) # ( !TD2_q_b[28] & ( (!MD1_R_ctrl_hi_imm16 & (MD1_R_src2_use_imm & ((MD1_D_iw[21])))) # (MD1_R_ctrl_hi_imm16 & (((MD1_D_iw[18])))) ) );


--JE1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~36
JE1L79 = (!A1L29 & ((FE1_MonDReg[6]))) # (A1L29 & (WD1_break_readreg[6]));


--JE1L80 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~37
JE1L80 = ( JE1_sr[8] & ( JE1L79 & ( ((!GE1_virtual_state_cdr & ((JE1_sr[7]))) # (GE1_virtual_state_cdr & (!A1L28))) # (GE1L2) ) ) ) # ( !JE1_sr[8] & ( JE1L79 & ( (!GE1L2 & ((!GE1_virtual_state_cdr & ((JE1_sr[7]))) # (GE1_virtual_state_cdr & (!A1L28)))) ) ) ) # ( JE1_sr[8] & ( !JE1L79 & ( ((!GE1_virtual_state_cdr & JE1_sr[7])) # (GE1L2) ) ) ) # ( !JE1_sr[8] & ( !JE1L79 & ( (!GE1L2 & (!GE1_virtual_state_cdr & JE1_sr[7])) ) ) );


--HE1_jdo[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]
--register power-up is low

HE1_jdo[8] = DFFEAS(JE1_sr[8], CLOCK_50,  ,  , HE1_update_jdo_strobe,  ,  ,  ,  );


--FE1L85 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~4
FE1L85 = ( SE1_q_a[5] & ( FE1L91 & ( (!HE1_take_action_ocimem_b & (HE1_jdo[8])) # (HE1_take_action_ocimem_b & (((!FE1_MonAReg[2]) # (FE1_jtag_ram_rd_d1)))) ) ) ) # ( !SE1_q_a[5] & ( FE1L91 & ( (!HE1_take_action_ocimem_b & (HE1_jdo[8])) # (HE1_take_action_ocimem_b & (((!FE1_jtag_ram_rd_d1 & !FE1_MonAReg[2])))) ) ) ) # ( SE1_q_a[5] & ( !FE1L91 & ( (!HE1_take_action_ocimem_b & (HE1_jdo[8])) # (HE1_take_action_ocimem_b & ((FE1_jtag_ram_rd_d1))) ) ) ) # ( !SE1_q_a[5] & ( !FE1L91 & ( (!HE1_take_action_ocimem_b & HE1_jdo[8]) ) ) );


--QD1_writedata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[4]
--register power-up is low

QD1_writedata[4] = DFFEAS(BC2L27, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FE1L123 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~5
FE1L123 = (!FE1_jtag_ram_access & ((QD1_writedata[4]))) # (FE1_jtag_ram_access & (FE1_MonDReg[4]));


--BC2L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~4
BC2L25 = (BC2_saved_grant[0] & MD1_d_writedata[3]);


--MD1_W_control_rd_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]
--register power-up is low

MD1_W_control_rd_data[1] = DFFEAS(MD1L346, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L794 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[1]~14
MD1L794 = ( MD1_av_ld_byte0_data[1] & ( MD1_W_control_rd_data[1] & ( ((!MD1_R_ctrl_br_cmp & ((MD1_W_alu_result[1]) # (MD1_R_ctrl_rd_ctl_reg)))) # (MD1_R_ctrl_ld) ) ) ) # ( !MD1_av_ld_byte0_data[1] & ( MD1_W_control_rd_data[1] & ( (!MD1_R_ctrl_ld & (!MD1_R_ctrl_br_cmp & ((MD1_W_alu_result[1]) # (MD1_R_ctrl_rd_ctl_reg)))) ) ) ) # ( MD1_av_ld_byte0_data[1] & ( !MD1_W_control_rd_data[1] & ( ((!MD1_R_ctrl_rd_ctl_reg & (!MD1_R_ctrl_br_cmp & MD1_W_alu_result[1]))) # (MD1_R_ctrl_ld) ) ) ) # ( !MD1_av_ld_byte0_data[1] & ( !MD1_W_control_rd_data[1] & ( (!MD1_R_ctrl_ld & (!MD1_R_ctrl_rd_ctl_reg & (!MD1_R_ctrl_br_cmp & MD1_W_alu_result[1]))) ) ) );


--JE1L81 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~38
JE1L81 = ( FE1_MonDReg[17] & ( (!GE1L2 & ((!A1L29) # ((WD1_break_readreg[17])))) # (GE1L2 & (((JE1_sr[19])))) ) ) # ( !FE1_MonDReg[17] & ( (!GE1L2 & (A1L29 & ((WD1_break_readreg[17])))) # (GE1L2 & (((JE1_sr[19])))) ) );


--HE1_jdo[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]
--register power-up is low

HE1_jdo[16] = DFFEAS(JE1_sr[16], CLOCK_50,  ,  , HE1_update_jdo_strobe,  ,  ,  ,  );


--FE1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~5
FE1L86 = ( SE1_q_a[29] & ( FE1L92 & ( (!HE1_take_action_ocimem_b & (HE1_jdo[32])) # (HE1_take_action_ocimem_b & (((!FE1_MonAReg[2]) # (FE1_jtag_ram_rd_d1)))) ) ) ) # ( !SE1_q_a[29] & ( FE1L92 & ( (!HE1_take_action_ocimem_b & (HE1_jdo[32])) # (HE1_take_action_ocimem_b & (((!FE1_jtag_ram_rd_d1 & !FE1_MonAReg[2])))) ) ) ) # ( SE1_q_a[29] & ( !FE1L92 & ( (!HE1_take_action_ocimem_b & (HE1_jdo[32])) # (HE1_take_action_ocimem_b & ((FE1_jtag_ram_rd_d1))) ) ) ) # ( !SE1_q_a[29] & ( !FE1L92 & ( (!HE1_take_action_ocimem_b & HE1_jdo[32]) ) ) );


--YD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0
YD1L12 = (!HE1_take_action_ocimem_a & (((YD1_resetlatch)) # (LE1_dreg[0]))) # (HE1_take_action_ocimem_a & (((!HE1_jdo[24] & YD1_resetlatch))));


--BC3L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~12
BC3L35 = (BC3_saved_grant[0] & MD1_d_writedata[8]);


--BC3L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~13
BC3L36 = (BC3_saved_grant[0] & MD1_d_writedata[9]);


--BC3L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~14
BC3L37 = (BC3_saved_grant[0] & MD1_d_writedata[10]);


--MD1_d_writedata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[6]
--register power-up is low

MD1_d_writedata[6] = DFFEAS(TD2_q_b[6], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC3L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~15
BC3L38 = (BC3_saved_grant[0] & MD1_d_writedata[6]);


--BC3L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~16
BC3L39 = (MD1_d_writedata[7] & BC3_saved_grant[0]);


--DB1_jupdate1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate1
--register power-up is low

DB1_jupdate1 = AMPP_FUNCTION(CLOCK_50, DB1_jupdate, !VF1_r_sync_rst);


--DB1_jupdate2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate2
--register power-up is low

DB1_jupdate2 = AMPP_FUNCTION(CLOCK_50, DB1_jupdate1, !VF1_r_sync_rst);


--DB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~1
DB1L3 = AMPP_FUNCTION(!DB1_jupdate1, !DB1_jupdate2);


--DB1L51 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~0
DB1L51 = AMPP_FUNCTION(!U1_t_dav, !DB1_write_stalled, !DB1_rst2, !DB1L2, !DB1_write_valid, !DB1L3);


--JE1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~39
JE1L82 = ( FE1_MonDReg[20] & ( (!GE1L2 & ((!A1L29) # ((WD1_break_readreg[20])))) # (GE1L2 & (((JE1_sr[22])))) ) ) # ( !FE1_MonDReg[20] & ( (!GE1L2 & (A1L29 & ((WD1_break_readreg[20])))) # (GE1L2 & (((JE1_sr[22])))) ) );


--JE1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~40
JE1L83 = ( FE1_MonDReg[19] & ( (!GE1L2 & ((!A1L29) # ((WD1_break_readreg[19])))) # (GE1L2 & (((JE1_sr[21])))) ) ) # ( !FE1_MonDReg[19] & ( (!GE1L2 & (A1L29 & ((WD1_break_readreg[19])))) # (GE1L2 & (((JE1_sr[21])))) ) );


--HE1_jdo[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]
--register power-up is low

HE1_jdo[23] = DFFEAS(JE1_sr[23], CLOCK_50,  ,  , HE1_update_jdo_strobe,  ,  ,  ,  );


--A1L40 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_rti
A1L40 = INPUT();


--YD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0
YD1L8 = ( HE1_jdo[23] & ( A1L40 & ( (!HE1_jdo[35] & (HE1L49 & HE1_jdo[34])) ) ) ) # ( HE1_jdo[23] & ( !A1L40 & ( ((!HE1_jdo[35] & (HE1L49 & HE1_jdo[34]))) # (YD1_monitor_go) ) ) ) # ( !HE1_jdo[23] & ( !A1L40 & ( YD1_monitor_go ) ) );


--QD1_writedata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[5]
--register power-up is low

QD1_writedata[5] = DFFEAS(BC2L28, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FE1L124 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~6
FE1L124 = (!FE1_jtag_ram_access & ((QD1_writedata[5]))) # (FE1_jtag_ram_access & (FE1_MonDReg[5]));


--QD1_writedata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[11]
--register power-up is low

QD1_writedata[11] = DFFEAS(BC2L29, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FE1L130 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~7
FE1L130 = (!FE1_jtag_ram_access & ((QD1_writedata[11]))) # (FE1_jtag_ram_access & (FE1_MonDReg[11]));


--QD1_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[1]
--register power-up is low

QD1_byteenable[1] = DFFEAS(BC2_src_data[33], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FE1L115 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~2
FE1L115 = (QD1_byteenable[1]) # (FE1_jtag_ram_access);


--FE1_MonDReg[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]
--register power-up is low

FE1_MonDReg[12] = DFFEAS(FE1L87, CLOCK_50,  ,  , FE1L50,  ,  ,  ,  );


--QD1_writedata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[12]
--register power-up is low

QD1_writedata[12] = DFFEAS(BC2L30, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FE1L131 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~8
FE1L131 = (!FE1_jtag_ram_access & ((QD1_writedata[12]))) # (FE1_jtag_ram_access & (FE1_MonDReg[12]));


--QD1_writedata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[13]
--register power-up is low

QD1_writedata[13] = DFFEAS(BC2L31, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FE1L132 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~9
FE1L132 = (!FE1_jtag_ram_access & ((QD1_writedata[13]))) # (FE1_jtag_ram_access & (FE1_MonDReg[13]));


--FE1_MonDReg[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]
--register power-up is low

FE1_MonDReg[14] = DFFEAS(FE1L88, CLOCK_50,  ,  , !HE1L50,  ,  ,  ,  );


--QD1_writedata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[14]
--register power-up is low

QD1_writedata[14] = DFFEAS(BC2L32, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FE1L133 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~10
FE1L133 = (!FE1_jtag_ram_access & ((QD1_writedata[14]))) # (FE1_jtag_ram_access & (FE1_MonDReg[14]));


--QD1_writedata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[15]
--register power-up is low

QD1_writedata[15] = DFFEAS(BC2L33, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FE1L134 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~11
FE1L134 = (!FE1_jtag_ram_access & ((QD1_writedata[15]))) # (FE1_jtag_ram_access & (FE1_MonDReg[15]));


--QD1_writedata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[16]
--register power-up is low

QD1_writedata[16] = DFFEAS(BC2L34, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FE1L135 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~12
FE1L135 = (!FE1_jtag_ram_access & ((QD1_writedata[16]))) # (FE1_jtag_ram_access & (FE1_MonDReg[16]));


--QD1_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[2]
--register power-up is low

QD1_byteenable[2] = DFFEAS(BC2_src_data[34], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FE1L116 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~3
FE1L116 = (QD1_byteenable[2]) # (FE1_jtag_ram_access);


--MD1_av_ld_byte2_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0]
--register power-up is low

MD1_av_ld_byte2_data[0] = DFFEAS(MD1L902, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L809 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[16]~15
MD1L809 = ( MD1_W_alu_result[16] & ( (!MD1_R_ctrl_ld & (!MD1_R_ctrl_rd_ctl_reg & (!MD1_R_ctrl_br_cmp))) # (MD1_R_ctrl_ld & (((MD1_av_ld_byte2_data[0])))) ) ) # ( !MD1_W_alu_result[16] & ( (MD1_R_ctrl_ld & MD1_av_ld_byte2_data[0]) ) );


--WF5_altera_reset_synchronizer_int_chain[1] is nios_system:u0|nios_system_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]
--register power-up is low

WF5_altera_reset_synchronizer_int_chain[1] = DFFEAS(VCC, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--WE1_writedata[24] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[24]
--register power-up is low

WE1_writedata[24] = DFFEAS(BC4L26, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KF1L143 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[24]~4
KF1L143 = (!KF1_jtag_ram_access & ((WE1_writedata[24]))) # (KF1_jtag_ram_access & (KF1_MonDReg[24]));


--WE1_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|byteenable[3]
--register power-up is low

WE1_byteenable[3] = DFFEAS(BC4_src_data[35], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KF1L117 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_byteenable[3]~1
KF1L117 = (WE1_byteenable[3]) # (KF1_jtag_ram_access);


--SC2L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[0]~3
SC2L5 = (!SB7_mem[0][41] & (UC7L14 & (S2_avalon_readdata[0]))) # (SB7_mem[0][41] & (((UC7L14 & S2_avalon_readdata[0])) # (UB2_data_reg[0])));


--SC2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[0]~4
SC2L6 = ( VB6_av_readdata_pre[0] & ( (!VB6_read_latency_shift_reg[0] & (!SC2L44 & ((!VB8_av_readdata_pre[0]) # (!ZB6L1)))) ) ) # ( !VB6_av_readdata_pre[0] & ( (!SC2L44 & ((!VB8_av_readdata_pre[0]) # (!ZB6L1))) ) );


--SC2L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[0]~5
SC2L7 = ( SC2L6 & ( (!UF1_q_a[0] & (UB2L36 & ((SC2L5)))) # (UF1_q_a[0] & (((UB2L36 & SC2L5)) # (ZB7L1))) ) ) # ( !SC2L6 );


--TE1L343 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_control_rd_data[0]~0
TE1L343 = ( !TE1_D_iw[6] & ( !TE1_D_iw[7] & ( (TE1_W_ipending_reg[0] & (TE1_D_iw[8] & (!TE1_D_iw[9] & !TE1_D_iw[10]))) ) ) );


--TE1L344 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_control_rd_data[0]~1
TE1L344 = ( TE1L343 & ( (!TE1_W_bstatus_reg & (!TE1_D_iw[6] & TE1L590)) ) ) # ( !TE1L343 & ( (!TE1L590) # ((!TE1_D_iw[6] & (!TE1_W_bstatus_reg)) # (TE1_D_iw[6] & ((!TE1_W_ienable_reg[0])))) ) );


--TE1L345 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_control_rd_data[0]~2
TE1L345 = ( TE1L344 & ( (!TE1L588 & (((TE1_W_estatus_reg & TE1L589)))) # (TE1L588 & (TE1_W_status_reg_pie)) ) ) # ( !TE1L344 & ( (!TE1L588 & (((!TE1L589) # (TE1_W_estatus_reg)))) # (TE1L588 & (TE1_W_status_reg_pie)) ) );


--TE1L307 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[0]~15
TE1L307 = ( TE1_E_shift_rot_result[0] & ( ((!TE1_R_ctrl_logic & (TE1L114)) # (TE1_R_ctrl_logic & ((TE1L350)))) # (TE1_R_ctrl_shift_rot) ) ) # ( !TE1_E_shift_rot_result[0] & ( (!TE1_R_ctrl_shift_rot & ((!TE1_R_ctrl_logic & (TE1L114)) # (TE1_R_ctrl_logic & ((TE1L350))))) ) );


--TE1L715 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src2_hi[6]~0
TE1L715 = ( TD4_q_b[22] & ( (!TE1_R_ctrl_hi_imm16 & (((!TE1_R_src2_use_imm) # (TE1_D_iw[21])))) # (TE1_R_ctrl_hi_imm16 & (TE1_D_iw[12])) ) ) # ( !TD4_q_b[22] & ( (!TE1_R_ctrl_hi_imm16 & (((TE1_R_src2_use_imm & TE1_D_iw[21])))) # (TE1_R_ctrl_hi_imm16 & (TE1_D_iw[12])) ) );


--TE1_R_ctrl_unsigned_lo_imm16 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_ctrl_unsigned_lo_imm16
--register power-up is low

TE1_R_ctrl_unsigned_lo_imm16 = DFFEAS(TE1L252, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L725 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src2_hi~1
TE1L725 = (TE1_R_ctrl_unsigned_lo_imm16) # (TE1_R_ctrl_force_src2_zero);


--TE1L712 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src2_hi[3]~2
TE1L712 = ( TD4_q_b[19] & ( (!TE1_R_ctrl_hi_imm16 & (((!TE1_R_src2_use_imm) # (TE1_D_iw[21])))) # (TE1_R_ctrl_hi_imm16 & (TE1_D_iw[9])) ) ) # ( !TD4_q_b[19] & ( (!TE1_R_ctrl_hi_imm16 & (((TE1_R_src2_use_imm & TE1_D_iw[21])))) # (TE1_R_ctrl_hi_imm16 & (TE1_D_iw[9])) ) );


--TE1L711 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src2_hi[2]~3
TE1L711 = ( TD4_q_b[18] & ( (!TE1_R_ctrl_hi_imm16 & (((!TE1_R_src2_use_imm) # (TE1_D_iw[21])))) # (TE1_R_ctrl_hi_imm16 & (TE1_D_iw[8])) ) ) # ( !TD4_q_b[18] & ( (!TE1_R_ctrl_hi_imm16 & (((TE1_R_src2_use_imm & TE1_D_iw[21])))) # (TE1_R_ctrl_hi_imm16 & (TE1_D_iw[8])) ) );


--TE1L710 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src2_hi[1]~4
TE1L710 = ( TD4_q_b[17] & ( (!TE1_R_ctrl_hi_imm16 & (((!TE1_R_src2_use_imm) # (TE1_D_iw[21])))) # (TE1_R_ctrl_hi_imm16 & (TE1_D_iw[7])) ) ) # ( !TD4_q_b[17] & ( (!TE1_R_ctrl_hi_imm16 & (((TE1_R_src2_use_imm & TE1_D_iw[21])))) # (TE1_R_ctrl_hi_imm16 & (TE1_D_iw[7])) ) );


--TE1L709 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src2_hi[0]~5
TE1L709 = ( TD4_q_b[16] & ( (!TE1_R_ctrl_hi_imm16 & (((!TE1_R_src2_use_imm) # (TE1_D_iw[21])))) # (TE1_R_ctrl_hi_imm16 & (TE1_D_iw[6])) ) ) # ( !TD4_q_b[16] & ( (!TE1_R_ctrl_hi_imm16 & (((TE1_R_src2_use_imm & TE1_D_iw[21])))) # (TE1_R_ctrl_hi_imm16 & (TE1_D_iw[6])) ) );


--TE1L714 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src2_hi[5]~6
TE1L714 = ( TD4_q_b[21] & ( (!TE1_R_ctrl_hi_imm16 & (((!TE1_R_src2_use_imm) # (TE1_D_iw[21])))) # (TE1_R_ctrl_hi_imm16 & (TE1_D_iw[11])) ) ) # ( !TD4_q_b[21] & ( (!TE1_R_ctrl_hi_imm16 & (((TE1_R_src2_use_imm & TE1_D_iw[21])))) # (TE1_R_ctrl_hi_imm16 & (TE1_D_iw[11])) ) );


--TE1L716 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src2_hi[7]~7
TE1L716 = ( TD4_q_b[23] & ( (!TE1_R_ctrl_hi_imm16 & (((!TE1_R_src2_use_imm) # (TE1_D_iw[21])))) # (TE1_R_ctrl_hi_imm16 & (TE1_D_iw[13])) ) ) # ( !TD4_q_b[23] & ( (!TE1_R_ctrl_hi_imm16 & (((TE1_R_src2_use_imm & TE1_D_iw[21])))) # (TE1_R_ctrl_hi_imm16 & (TE1_D_iw[13])) ) );


--TE1L713 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src2_hi[4]~8
TE1L713 = ( TD4_q_b[20] & ( (!TE1_R_ctrl_hi_imm16 & (((!TE1_R_src2_use_imm) # (TE1_D_iw[21])))) # (TE1_R_ctrl_hi_imm16 & (TE1_D_iw[10])) ) ) # ( !TD4_q_b[20] & ( (!TE1_R_ctrl_hi_imm16 & (((TE1_R_src2_use_imm & TE1_D_iw[21])))) # (TE1_R_ctrl_hi_imm16 & (TE1_D_iw[10])) ) );


--TE1L718 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src2_hi[9]~9
TE1L718 = ( TD4_q_b[25] & ( (!TE1_R_ctrl_hi_imm16 & (((!TE1_R_src2_use_imm) # (TE1_D_iw[21])))) # (TE1_R_ctrl_hi_imm16 & (TE1_D_iw[15])) ) ) # ( !TD4_q_b[25] & ( (!TE1_R_ctrl_hi_imm16 & (((TE1_R_src2_use_imm & TE1_D_iw[21])))) # (TE1_R_ctrl_hi_imm16 & (TE1_D_iw[15])) ) );


--TE1L717 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src2_hi[8]~10
TE1L717 = ( TD4_q_b[24] & ( (!TE1_R_ctrl_hi_imm16 & (((!TE1_R_src2_use_imm) # (TE1_D_iw[21])))) # (TE1_R_ctrl_hi_imm16 & (TE1_D_iw[14])) ) ) # ( !TD4_q_b[24] & ( (!TE1_R_ctrl_hi_imm16 & (((TE1_R_src2_use_imm & TE1_D_iw[21])))) # (TE1_R_ctrl_hi_imm16 & (TE1_D_iw[14])) ) );


--TE1L720 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src2_hi[11]~11
TE1L720 = ( TD4_q_b[27] & ( (!TE1_R_ctrl_hi_imm16 & ((!TE1_R_src2_use_imm) # ((TE1_D_iw[21])))) # (TE1_R_ctrl_hi_imm16 & (((TE1_D_iw[17])))) ) ) # ( !TD4_q_b[27] & ( (!TE1_R_ctrl_hi_imm16 & (TE1_R_src2_use_imm & ((TE1_D_iw[21])))) # (TE1_R_ctrl_hi_imm16 & (((TE1_D_iw[17])))) ) );


--TE1L719 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src2_hi[10]~12
TE1L719 = ( TD4_q_b[26] & ( (!TE1_R_ctrl_hi_imm16 & (((!TE1_R_src2_use_imm) # (TE1_D_iw[21])))) # (TE1_R_ctrl_hi_imm16 & (TE1_D_iw[16])) ) ) # ( !TD4_q_b[26] & ( (!TE1_R_ctrl_hi_imm16 & (((TE1_R_src2_use_imm & TE1_D_iw[21])))) # (TE1_R_ctrl_hi_imm16 & (TE1_D_iw[16])) ) );


--TE1L724 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src2_hi[15]~13
TE1L724 = ( TD4_q_b[31] & ( (!TE1L725 & (((!TE1_R_src2_use_imm & !TE1_R_ctrl_hi_imm16)) # (TE1_D_iw[21]))) ) ) # ( !TD4_q_b[31] & ( (TE1_D_iw[21] & (!TE1L725 & ((TE1_R_ctrl_hi_imm16) # (TE1_R_src2_use_imm)))) ) );


--TE1L723 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src2_hi[14]~14
TE1L723 = ( TD4_q_b[30] & ( (!TE1_R_ctrl_hi_imm16 & ((!TE1_R_src2_use_imm) # ((TE1_D_iw[21])))) # (TE1_R_ctrl_hi_imm16 & (((TE1_D_iw[20])))) ) ) # ( !TD4_q_b[30] & ( (!TE1_R_ctrl_hi_imm16 & (TE1_R_src2_use_imm & (TE1_D_iw[21]))) # (TE1_R_ctrl_hi_imm16 & (((TE1_D_iw[20])))) ) );


--TE1L722 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src2_hi[13]~15
TE1L722 = ( TD4_q_b[29] & ( (!TE1_R_ctrl_hi_imm16 & ((!TE1_R_src2_use_imm) # ((TE1_D_iw[21])))) # (TE1_R_ctrl_hi_imm16 & (((TE1_D_iw[19])))) ) ) # ( !TD4_q_b[29] & ( (!TE1_R_ctrl_hi_imm16 & (TE1_R_src2_use_imm & ((TE1_D_iw[21])))) # (TE1_R_ctrl_hi_imm16 & (((TE1_D_iw[19])))) ) );


--TE1L721 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_src2_hi[12]~16
TE1L721 = ( TD4_q_b[28] & ( (!TE1_R_ctrl_hi_imm16 & ((!TE1_R_src2_use_imm) # ((TE1_D_iw[21])))) # (TE1_R_ctrl_hi_imm16 & (((TE1_D_iw[18])))) ) ) # ( !TD4_q_b[28] & ( (!TE1_R_ctrl_hi_imm16 & (TE1_R_src2_use_imm & ((TE1_D_iw[21])))) # (TE1_R_ctrl_hi_imm16 & (((TE1_D_iw[18])))) ) );


--MF1L79 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~36
MF1L79 = (!A1L56 & ((KF1_MonDReg[6]))) # (A1L56 & (AF1_break_readreg[6]));


--MF1L80 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~37
MF1L80 = ( MF1_sr[8] & ( MF1L79 & ( ((!GE2_virtual_state_cdr & ((MF1_sr[7]))) # (GE2_virtual_state_cdr & (!A1L55))) # (GE2L2) ) ) ) # ( !MF1_sr[8] & ( MF1L79 & ( (!GE2L2 & ((!GE2_virtual_state_cdr & ((MF1_sr[7]))) # (GE2_virtual_state_cdr & (!A1L55)))) ) ) ) # ( MF1_sr[8] & ( !MF1L79 & ( ((!GE2_virtual_state_cdr & MF1_sr[7])) # (GE2L2) ) ) ) # ( !MF1_sr[8] & ( !MF1L79 & ( (!GE2L2 & (!GE2_virtual_state_cdr & MF1_sr[7])) ) ) );


--LF1_jdo[8] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[8]
--register power-up is low

LF1_jdo[8] = DFFEAS(MF1_sr[8], CLOCK_50,  ,  , LF1_update_jdo_strobe,  ,  ,  ,  );


--KF1L85 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg~4
KF1L85 = ( SE2_q_a[5] & ( KF1L91 & ( (!LF1_take_action_ocimem_b & (LF1_jdo[8])) # (LF1_take_action_ocimem_b & (((!KF1_MonAReg[2]) # (KF1_jtag_ram_rd_d1)))) ) ) ) # ( !SE2_q_a[5] & ( KF1L91 & ( (!LF1_take_action_ocimem_b & (LF1_jdo[8])) # (LF1_take_action_ocimem_b & (((!KF1_jtag_ram_rd_d1 & !KF1_MonAReg[2])))) ) ) ) # ( SE2_q_a[5] & ( !KF1L91 & ( (!LF1_take_action_ocimem_b & (LF1_jdo[8])) # (LF1_take_action_ocimem_b & ((KF1_jtag_ram_rd_d1))) ) ) ) # ( !SE2_q_a[5] & ( !KF1L91 & ( (!LF1_take_action_ocimem_b & LF1_jdo[8]) ) ) );


--WE1_writedata[4] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[4]
--register power-up is low

WE1_writedata[4] = DFFEAS(BC4L27, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KF1L123 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[4]~5
KF1L123 = (!KF1_jtag_ram_access & ((WE1_writedata[4]))) # (KF1_jtag_ram_access & (KF1_MonDReg[4]));


--BC4L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~4
BC4L25 = (BC4_saved_grant[0] & TE1_d_writedata[3]);


--TE1_W_control_rd_data[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_control_rd_data[1]
--register power-up is low

TE1_W_control_rd_data[1] = DFFEAS(TE1L346, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L795 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[1]~14
TE1L795 = ( TE1_av_ld_byte0_data[1] & ( TE1_W_control_rd_data[1] & ( ((!TE1_R_ctrl_br_cmp & ((TE1_W_alu_result[1]) # (TE1_R_ctrl_rd_ctl_reg)))) # (TE1_R_ctrl_ld) ) ) ) # ( !TE1_av_ld_byte0_data[1] & ( TE1_W_control_rd_data[1] & ( (!TE1_R_ctrl_ld & (!TE1_R_ctrl_br_cmp & ((TE1_W_alu_result[1]) # (TE1_R_ctrl_rd_ctl_reg)))) ) ) ) # ( TE1_av_ld_byte0_data[1] & ( !TE1_W_control_rd_data[1] & ( ((!TE1_R_ctrl_rd_ctl_reg & (!TE1_R_ctrl_br_cmp & TE1_W_alu_result[1]))) # (TE1_R_ctrl_ld) ) ) ) # ( !TE1_av_ld_byte0_data[1] & ( !TE1_W_control_rd_data[1] & ( (!TE1_R_ctrl_ld & (!TE1_R_ctrl_rd_ctl_reg & (!TE1_R_ctrl_br_cmp & TE1_W_alu_result[1]))) ) ) );


--MF1L81 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~38
MF1L81 = ( KF1_MonDReg[17] & ( (!GE2L2 & ((!A1L56) # ((AF1_break_readreg[17])))) # (GE2L2 & (((MF1_sr[19])))) ) ) # ( !KF1_MonDReg[17] & ( (!GE2L2 & (A1L56 & ((AF1_break_readreg[17])))) # (GE2L2 & (((MF1_sr[19])))) ) );


--LF1_jdo[16] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[16]
--register power-up is low

LF1_jdo[16] = DFFEAS(MF1_sr[16], CLOCK_50,  ,  , LF1_update_jdo_strobe,  ,  ,  ,  );


--KF1L86 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg~5
KF1L86 = ( SE2_q_a[29] & ( KF1L92 & ( (!LF1_take_action_ocimem_b & (LF1_jdo[32])) # (LF1_take_action_ocimem_b & (((!KF1_MonAReg[2]) # (KF1_jtag_ram_rd_d1)))) ) ) ) # ( !SE2_q_a[29] & ( KF1L92 & ( (!LF1_take_action_ocimem_b & (LF1_jdo[32])) # (LF1_take_action_ocimem_b & (((!KF1_jtag_ram_rd_d1 & !KF1_MonAReg[2])))) ) ) ) # ( SE2_q_a[29] & ( !KF1L92 & ( (!LF1_take_action_ocimem_b & (LF1_jdo[32])) # (LF1_take_action_ocimem_b & ((KF1_jtag_ram_rd_d1))) ) ) ) # ( !SE2_q_a[29] & ( !KF1L92 & ( (!LF1_take_action_ocimem_b & LF1_jdo[32]) ) ) );


--CF1L12 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_1_cpu_nios2_oci_debug|resetlatch~0
CF1L12 = (!LF1_take_action_ocimem_a & (((CF1_resetlatch)) # (LE6_dreg[0]))) # (LF1_take_action_ocimem_a & (((!LF1_jdo[24] & CF1_resetlatch))));


--BC5L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~12
BC5L36 = (BC5_saved_grant[0] & TE1_d_writedata[8]);


--BC5L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~13
BC5L37 = (BC5_saved_grant[0] & TE1_d_writedata[9]);


--BC5L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~14
BC5L38 = (BC5_saved_grant[0] & TE1_d_writedata[10]);


--TE1_d_writedata[6] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[6]
--register power-up is low

TE1_d_writedata[6] = DFFEAS(TD4_q_b[6], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC5L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~15
BC5L39 = (BC5_saved_grant[0] & TE1_d_writedata[6]);


--BC5L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~16
BC5L40 = (TE1_d_writedata[7] & BC5_saved_grant[0]);


--DB2_jupdate1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate1
--register power-up is low

DB2_jupdate1 = AMPP_FUNCTION(CLOCK_50, DB2_jupdate, !VF2_r_sync_rst);


--DB2_jupdate2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate2
--register power-up is low

DB2_jupdate2 = AMPP_FUNCTION(CLOCK_50, DB2_jupdate1, !VF2_r_sync_rst);


--DB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~1
DB2L3 = AMPP_FUNCTION(!DB2_jupdate1, !DB2_jupdate2);


--DB2L51 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~0
DB2L51 = AMPP_FUNCTION(!U2_t_dav, !DB2_write_stalled, !DB2_rst2, !DB2L2, !DB2_write_valid, !DB2L3);


--U2L73 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|fifo_rd~1
U2L73 = (!TE1_W_alu_result[2] & (DC3L8 & U2L68));


--MF1L82 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~39
MF1L82 = ( KF1_MonDReg[20] & ( (!GE2L2 & ((!A1L56) # ((AF1_break_readreg[20])))) # (GE2L2 & (((MF1_sr[22])))) ) ) # ( !KF1_MonDReg[20] & ( (!GE2L2 & (A1L56 & ((AF1_break_readreg[20])))) # (GE2L2 & (((MF1_sr[22])))) ) );


--MF1L83 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~40
MF1L83 = ( KF1_MonDReg[19] & ( (!GE2L2 & ((!A1L56) # ((AF1_break_readreg[19])))) # (GE2L2 & (((MF1_sr[21])))) ) ) # ( !KF1_MonDReg[19] & ( (!GE2L2 & (A1L56 & ((AF1_break_readreg[19])))) # (GE2L2 & (((MF1_sr[21])))) ) );


--LF1_jdo[23] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[23]
--register power-up is low

LF1_jdo[23] = DFFEAS(MF1_sr[23], CLOCK_50,  ,  , LF1_update_jdo_strobe,  ,  ,  ,  );


--A1L67 is jtag.bp.u0_nios2_gen2_1_cpu_the_nios_system_nios2_gen2_1_cpu_nios2_oci_the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper_nios_system_nios2_gen2_1_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_rti
A1L67 = INPUT();


--CF1L8 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_1_cpu_nios2_oci_debug|monitor_go~0
CF1L8 = ( LF1_jdo[23] & ( A1L67 & ( (!LF1_jdo[35] & (LF1L49 & LF1_jdo[34])) ) ) ) # ( LF1_jdo[23] & ( !A1L67 & ( ((!LF1_jdo[35] & (LF1L49 & LF1_jdo[34]))) # (CF1_monitor_go) ) ) ) # ( !LF1_jdo[23] & ( !A1L67 & ( CF1_monitor_go ) ) );


--WE1_writedata[5] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[5]
--register power-up is low

WE1_writedata[5] = DFFEAS(BC4L28, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KF1L124 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[5]~6
KF1L124 = (!KF1_jtag_ram_access & ((WE1_writedata[5]))) # (KF1_jtag_ram_access & (KF1_MonDReg[5]));


--WE1_writedata[11] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[11]
--register power-up is low

WE1_writedata[11] = DFFEAS(BC4L29, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KF1L130 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[11]~7
KF1L130 = (!KF1_jtag_ram_access & ((WE1_writedata[11]))) # (KF1_jtag_ram_access & (KF1_MonDReg[11]));


--WE1_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|byteenable[1]
--register power-up is low

WE1_byteenable[1] = DFFEAS(BC4_src_data[33], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KF1L115 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_byteenable[1]~2
KF1L115 = (WE1_byteenable[1]) # (KF1_jtag_ram_access);


--KF1_MonDReg[12] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[12]
--register power-up is low

KF1_MonDReg[12] = DFFEAS(KF1L87, CLOCK_50,  ,  , KF1L50,  ,  ,  ,  );


--WE1_writedata[12] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[12]
--register power-up is low

WE1_writedata[12] = DFFEAS(BC4L30, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KF1L131 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[12]~8
KF1L131 = (!KF1_jtag_ram_access & ((WE1_writedata[12]))) # (KF1_jtag_ram_access & (KF1_MonDReg[12]));


--WE1_writedata[13] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[13]
--register power-up is low

WE1_writedata[13] = DFFEAS(BC4L31, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KF1L132 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[13]~9
KF1L132 = (!KF1_jtag_ram_access & ((WE1_writedata[13]))) # (KF1_jtag_ram_access & (KF1_MonDReg[13]));


--KF1_MonDReg[14] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[14]
--register power-up is low

KF1_MonDReg[14] = DFFEAS(KF1L88, CLOCK_50,  ,  , !LF1L50,  ,  ,  ,  );


--WE1_writedata[14] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[14]
--register power-up is low

WE1_writedata[14] = DFFEAS(BC4L32, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KF1L133 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[14]~10
KF1L133 = (!KF1_jtag_ram_access & ((WE1_writedata[14]))) # (KF1_jtag_ram_access & (KF1_MonDReg[14]));


--WE1_writedata[15] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[15]
--register power-up is low

WE1_writedata[15] = DFFEAS(BC4L33, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KF1L134 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[15]~11
KF1L134 = (!KF1_jtag_ram_access & ((WE1_writedata[15]))) # (KF1_jtag_ram_access & (KF1_MonDReg[15]));


--WE1_writedata[16] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[16]
--register power-up is low

WE1_writedata[16] = DFFEAS(BC4L34, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KF1L135 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[16]~12
KF1L135 = (!KF1_jtag_ram_access & ((WE1_writedata[16]))) # (KF1_jtag_ram_access & (KF1_MonDReg[16]));


--WE1_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|byteenable[2]
--register power-up is low

WE1_byteenable[2] = DFFEAS(BC4_src_data[34], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KF1L116 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_byteenable[2]~3
KF1L116 = (WE1_byteenable[2]) # (KF1_jtag_ram_access);


--TE1_av_ld_byte2_data[0] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data[0]
--register power-up is low

TE1_av_ld_byte2_data[0] = DFFEAS(TE1L905, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L810 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[16]~15
TE1L810 = ( TE1_W_alu_result[16] & ( (!TE1_R_ctrl_ld & (!TE1_R_ctrl_rd_ctl_reg & (!TE1_R_ctrl_br_cmp))) # (TE1_R_ctrl_ld & (((TE1_av_ld_byte2_data[0])))) ) ) # ( !TE1_W_alu_result[16] & ( (TE1_R_ctrl_ld & TE1_av_ld_byte2_data[0]) ) );


--S1L60 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|avalon_readdata[12]~0
S1L60 = (!D1_current_state.CPU_0) # (VF1_r_sync_rst);


--S1L61 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|avalon_readdata[12]~1
S1L61 = (S1L66) # (VF1_r_sync_rst);


--UB1L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg~0
UB1L19 = ((UC2L14 & S1_avalon_readdata[7])) # (UB1_data_reg[7]);


--BC1_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|src_data[38]
BC1_src_data[38] = (!MD1_W_alu_result[2] & (TE1_W_alu_result[2] & ((BC1_saved_grant[1])))) # (MD1_W_alu_result[2] & (((TE1_W_alu_result[2] & BC1_saved_grant[1])) # (BC1_saved_grant[0])));


--MD1L655 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|LessThan0~0
MD1L655 = (!MD1_av_ld_align_cycle[1] & (((!MD1_av_ld_align_cycle[0] & MD1_W_alu_result[0])) # (MD1_W_alu_result[1]))) # (MD1_av_ld_align_cycle[1] & (!MD1_av_ld_align_cycle[0] & (MD1_W_alu_result[0] & MD1_W_alu_result[1])));


--VB1_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]
--register power-up is low

VB1_av_readdata_pre[15] = DFFEAS(U1_rvalid, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1_R_ctrl_ld_signed is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld_signed
--register power-up is low

MD1_R_ctrl_ld_signed = DFFEAS(MD1L227, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L832 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_fill_bit~0
MD1L832 = (MD1_R_ctrl_ld_signed & ((!MD1L235 & (MD1_av_ld_byte0_data[7])) # (MD1L235 & ((MD1_av_ld_byte1_data[7])))));


--MD1_av_ld_byte2_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7]
--register power-up is low

MD1_av_ld_byte2_data[7] = DFFEAS(MD1L924, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L889 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~0
MD1L889 = ( ZB5L1 & ( MD1L892 & ( (!MD1_av_ld_aligning_data & (((TF1_q_a[15])))) # (MD1_av_ld_aligning_data & (!MD1L655 & (MD1L832))) ) ) ) # ( !ZB5L1 & ( MD1L892 & ( (MD1_av_ld_aligning_data & (!MD1L655 & MD1L832)) ) ) ) # ( ZB5L1 & ( !MD1L892 & ( (!MD1_av_ld_aligning_data) # ((MD1L832) # (MD1L655)) ) ) ) # ( !ZB5L1 & ( !MD1L892 & ( (!MD1_av_ld_aligning_data) # ((MD1L832) # (MD1L655)) ) ) );


--MD1L860 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_en~0
MD1L860 = ((!MD1L234) # (MD1L845)) # (MD1_D_iw[4]);


--MD1L308 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[1]~16
MD1L308 = ( MD1L351 & ( (!MD1_R_ctrl_shift_rot & (((MD1L118)) # (MD1_R_ctrl_logic))) # (MD1_R_ctrl_shift_rot & (((MD1_E_shift_rot_result[1])))) ) ) # ( !MD1L351 & ( (!MD1_R_ctrl_shift_rot & (!MD1_R_ctrl_logic & (MD1L118))) # (MD1_R_ctrl_shift_rot & (((MD1_E_shift_rot_result[1])))) ) );


--BC3L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~17
BC3L40 = (BC3_saved_grant[0] & MD1_d_writedata[22]);


--BC3L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~18
BC3L41 = (BC3_saved_grant[0] & MD1_d_writedata[23]);


--MD1_d_writedata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[24]
--register power-up is low

MD1_d_writedata[24] = DFFEAS(MD1L529, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC3L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~19
BC3L42 = (BC3_saved_grant[0] & MD1_d_writedata[24]);


--BC3_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_data[35]
BC3_src_data[35] = ((BC3_saved_grant[0] & MD1_d_byteenable[3])) # (BC3_saved_grant[1]);


--MD1_d_writedata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[25]
--register power-up is low

MD1_d_writedata[25] = DFFEAS(MD1L530, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC3L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~20
BC3L43 = (BC3_saved_grant[0] & MD1_d_writedata[25]);


--MD1_d_writedata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[26]
--register power-up is low

MD1_d_writedata[26] = DFFEAS(MD1L531, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC3L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~21
BC3L44 = (BC3_saved_grant[0] & MD1_d_writedata[26]);


--VB3_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[3]
--register power-up is low

VB3_av_readdata_pre[3] = DFFEAS(VB3L6, CLOCK_50, WF5_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--VB4_av_readdata_pre[27] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27]
--register power-up is low

VB4_av_readdata_pre[27] = DFFEAS(QD1_readdata[27], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L617 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[27]~27
MD1L617 = ( TF1_q_a[27] & ( (!MD1_intr_req & (((ZB4L2 & VB4_av_readdata_pre[27])) # (ZB5L2))) ) ) # ( !TF1_q_a[27] & ( (!MD1_intr_req & (ZB4L2 & VB4_av_readdata_pre[27])) ) );


--VB4_av_readdata_pre[28] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]
--register power-up is low

VB4_av_readdata_pre[28] = DFFEAS(QD1_readdata[28], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L618 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[28]~28
MD1L618 = ( TF1_q_a[28] & ( (!MD1_intr_req & (((ZB4L2 & VB4_av_readdata_pre[28])) # (ZB5L2))) ) ) # ( !TF1_q_a[28] & ( (!MD1_intr_req & (ZB4L2 & VB4_av_readdata_pre[28])) ) );


--VB4_av_readdata_pre[29] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29]
--register power-up is low

VB4_av_readdata_pre[29] = DFFEAS(QD1_readdata[29], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L619 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[29]~29
MD1L619 = ( TF1_q_a[29] & ( (!MD1_intr_req & (((ZB4L2 & VB4_av_readdata_pre[29])) # (ZB5L2))) ) ) # ( !TF1_q_a[29] & ( (!MD1_intr_req & (ZB4L2 & VB4_av_readdata_pre[29])) ) );


--VB4_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30]
--register power-up is low

VB4_av_readdata_pre[30] = DFFEAS(QD1_readdata[30], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L620 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[30]~30
MD1L620 = ( TF1_q_a[30] & ( (!MD1_intr_req & (((ZB4L2 & VB4_av_readdata_pre[30])) # (ZB5L2))) ) ) # ( !TF1_q_a[30] & ( (!MD1_intr_req & (ZB4L2 & VB4_av_readdata_pre[30])) ) );


--VB4_av_readdata_pre[31] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31]
--register power-up is low

VB4_av_readdata_pre[31] = DFFEAS(QD1_readdata[31], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L621 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[31]~31
MD1L621 = ( TF1_q_a[31] & ( (!MD1_intr_req & (((ZB4L2 & VB4_av_readdata_pre[31])) # (ZB5L2))) ) ) # ( !TF1_q_a[31] & ( (!MD1_intr_req & (ZB4L2 & VB4_av_readdata_pre[31])) ) );


--SC1L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]~6
SC1L20 = (!SB2_mem[0][41] & (UC2L14 & (S1_avalon_readdata[4]))) # (SB2_mem[0][41] & (((UC2L14 & S1_avalon_readdata[4])) # (UB1_data_reg[4])));


--SC1L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]~7
SC1L21 = (!VB4_av_readdata_pre[4] & (VB1_read_latency_shift_reg[0] & ((VB1_av_readdata_pre[4])))) # (VB4_av_readdata_pre[4] & (((VB1_read_latency_shift_reg[0] & VB1_av_readdata_pre[4])) # (ZB4L1)));


--SC1L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[4]~8
SC1L22 = ( SC1L21 ) # ( !SC1L21 & ( (!TF1_q_a[4] & (UB1L35 & ((SC1L20)))) # (TF1_q_a[4] & (((UB1L35 & SC1L20)) # (ZB5L1))) ) );


--SC1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]~9
SC1L23 = (!SB2_mem[0][41] & (UC2L14 & (S1_avalon_readdata[5]))) # (SB2_mem[0][41] & (((UC2L14 & S1_avalon_readdata[5])) # (UB1_data_reg[5])));


--SC1L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]~10
SC1L24 = (!VB4_av_readdata_pre[5] & (VB1_read_latency_shift_reg[0] & ((VB1_av_readdata_pre[5])))) # (VB4_av_readdata_pre[5] & (((VB1_read_latency_shift_reg[0] & VB1_av_readdata_pre[5])) # (ZB4L1)));


--SC1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[5]~11
SC1L25 = ( SC1L24 ) # ( !SC1L24 & ( (!TF1_q_a[5] & (UB1L35 & ((SC1L23)))) # (TF1_q_a[5] & (((UB1L35 & SC1L23)) # (ZB5L1))) ) );


--VB1_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]
--register power-up is low

VB1_av_readdata_pre[8] = DFFEAS(U1L66, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L861 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~1
MD1L861 = ( TF1_q_a[8] & ( MD1L864 & ( (!MD1_av_ld_aligning_data & (((ZB5L1)))) # (MD1_av_ld_aligning_data & (!MD1L655 & (MD1L832))) ) ) ) # ( !TF1_q_a[8] & ( MD1L864 & ( (MD1_av_ld_aligning_data & (!MD1L655 & MD1L832)) ) ) ) # ( TF1_q_a[8] & ( !MD1L864 & ( (!MD1_av_ld_aligning_data) # ((MD1L832) # (MD1L655)) ) ) ) # ( !TF1_q_a[8] & ( !MD1L864 & ( (!MD1_av_ld_aligning_data) # ((MD1L832) # (MD1L655)) ) ) );


--VB1_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9]
--register power-up is low

VB1_av_readdata_pre[9] = DFFEAS(U1_av_readdata[9], CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1_av_ld_byte2_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]
--register power-up is low

MD1_av_ld_byte2_data[1] = DFFEAS(MD1L905, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L865 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~2
MD1L865 = ( TF1_q_a[9] & ( MD1L868 & ( (!MD1_av_ld_aligning_data & (((ZB5L1)))) # (MD1_av_ld_aligning_data & (!MD1L655 & (MD1L832))) ) ) ) # ( !TF1_q_a[9] & ( MD1L868 & ( (MD1_av_ld_aligning_data & (!MD1L655 & MD1L832)) ) ) ) # ( TF1_q_a[9] & ( !MD1L868 & ( (!MD1_av_ld_aligning_data) # ((MD1L832) # (MD1L655)) ) ) ) # ( !TF1_q_a[9] & ( !MD1L868 & ( (!MD1_av_ld_aligning_data) # ((MD1L832) # (MD1L655)) ) ) );


--VB1_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]
--register power-up is low

VB1_av_readdata_pre[10] = DFFEAS(U1_ac, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1_av_ld_byte2_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2]
--register power-up is low

MD1_av_ld_byte2_data[2] = DFFEAS(MD1L908, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L869 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~3
MD1L869 = ( TF1_q_a[10] & ( MD1L872 & ( (!MD1_av_ld_aligning_data & (((ZB5L1)))) # (MD1_av_ld_aligning_data & (!MD1L655 & (MD1L832))) ) ) ) # ( !TF1_q_a[10] & ( MD1L872 & ( (MD1_av_ld_aligning_data & (!MD1L655 & MD1L832)) ) ) ) # ( TF1_q_a[10] & ( !MD1L872 & ( (!MD1_av_ld_aligning_data) # ((MD1L832) # (MD1L655)) ) ) ) # ( !TF1_q_a[10] & ( !MD1L872 & ( (!MD1_av_ld_aligning_data) # ((MD1L832) # (MD1L655)) ) ) );


--BC3L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~22
BC3L45 = (BC3_saved_grant[0] & MD1_d_writedata[17]);


--VB1_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]
--register power-up is low

VB1_av_readdata_pre[13] = DFFEAS(VB1L15, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L881 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~4
MD1L881 = ( VB1_av_readdata_pre[13] & ( (!VB1_read_latency_shift_reg[0] & (!SC1L44 & ((!VB4_av_readdata_pre[13]) # (!ZB4L1)))) ) ) # ( !VB1_av_readdata_pre[13] & ( (!SC1L44 & ((!VB4_av_readdata_pre[13]) # (!ZB4L1))) ) );


--MD1_av_ld_byte2_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5]
--register power-up is low

MD1_av_ld_byte2_data[5] = DFFEAS(MD1L917, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L882 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~5
MD1L882 = ( ZB5L1 & ( MD1L884 & ( (!MD1_av_ld_aligning_data & (((TF1_q_a[13])))) # (MD1_av_ld_aligning_data & (!MD1L655 & (MD1L832))) ) ) ) # ( !ZB5L1 & ( MD1L884 & ( (MD1_av_ld_aligning_data & (!MD1L655 & MD1L832)) ) ) ) # ( ZB5L1 & ( !MD1L884 & ( (!MD1_av_ld_aligning_data) # ((MD1L832) # (MD1L655)) ) ) ) # ( !ZB5L1 & ( !MD1L884 & ( (!MD1_av_ld_aligning_data) # ((MD1L832) # (MD1L655)) ) ) );


--BC3L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~23
BC3L46 = (BC3_saved_grant[0] & MD1_d_writedata[19]);


--SC1L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]~12
SC1L26 = (!SB2_mem[0][41] & (UC2L14 & (S1_avalon_readdata[6]))) # (SB2_mem[0][41] & (((UC2L14 & S1_avalon_readdata[6])) # (UB1_data_reg[6])));


--SC1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]~13
SC1L27 = ( VB1_av_readdata_pre[6] & ( (!VB1_read_latency_shift_reg[0] & (!SC1L44 & ((!ZB4L1) # (!VB4_av_readdata_pre[6])))) ) ) # ( !VB1_av_readdata_pre[6] & ( (!SC1L44 & ((!ZB4L1) # (!VB4_av_readdata_pre[6]))) ) );


--SC1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[6]~14
SC1L28 = ( SC1L27 & ( (!UB1L35 & (ZB5L1 & (TF1_q_a[6]))) # (UB1L35 & (((ZB5L1 & TF1_q_a[6])) # (SC1L26))) ) ) # ( !SC1L27 );


--BC3L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~24
BC3L47 = (BC3_saved_grant[0] & MD1_d_writedata[18]);


--VB1_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12]
--register power-up is low

VB1_av_readdata_pre[12] = DFFEAS(MB2_b_non_empty, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L877 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~6
MD1L877 = ( VB1_av_readdata_pre[12] & ( (!VB1_read_latency_shift_reg[0] & (!SC1L44 & ((!VB4_av_readdata_pre[12]) # (!ZB4L1)))) ) ) # ( !VB1_av_readdata_pre[12] & ( (!SC1L44 & ((!VB4_av_readdata_pre[12]) # (!ZB4L1))) ) );


--MD1_av_ld_byte2_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[4]
--register power-up is low

MD1_av_ld_byte2_data[4] = DFFEAS(MD1L914, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L878 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~7
MD1L878 = ( ZB5L1 & ( MD1L880 & ( (!MD1_av_ld_aligning_data & (((TF1_q_a[12])))) # (MD1_av_ld_aligning_data & (!MD1L655 & (MD1L832))) ) ) ) # ( !ZB5L1 & ( MD1L880 & ( (MD1_av_ld_aligning_data & (!MD1L655 & MD1L832)) ) ) ) # ( ZB5L1 & ( !MD1L880 & ( (!MD1_av_ld_aligning_data) # ((MD1L832) # (MD1L655)) ) ) ) # ( !ZB5L1 & ( !MD1L880 & ( (!MD1_av_ld_aligning_data) # ((MD1L832) # (MD1L655)) ) ) );


--MD1_av_ld_byte2_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[3]
--register power-up is low

MD1_av_ld_byte2_data[3] = DFFEAS(MD1L911, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L873 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~8
MD1L873 = ( MD1L876 & ( ((!MD1L875) # ((TF1_q_a[11] & ZB5L1))) # (MD1_av_ld_aligning_data) ) ) # ( !MD1L876 & ( (!MD1_av_ld_aligning_data & ((!MD1L875) # ((TF1_q_a[11] & ZB5L1)))) ) );


--VB1_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14]
--register power-up is low

VB1_av_readdata_pre[14] = DFFEAS(U1_woverflow, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1_av_ld_byte2_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[6]
--register power-up is low

MD1_av_ld_byte2_data[6] = DFFEAS(MD1L920, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L885 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~9
MD1L885 = ( ZB5L1 & ( MD1L888 & ( (!MD1_av_ld_aligning_data & (((TF1_q_a[14])))) # (MD1_av_ld_aligning_data & (!MD1L655 & (MD1L832))) ) ) ) # ( !ZB5L1 & ( MD1L888 & ( (MD1_av_ld_aligning_data & (!MD1L655 & MD1L832)) ) ) ) # ( ZB5L1 & ( !MD1L888 & ( (!MD1_av_ld_aligning_data) # ((MD1L832) # (MD1L655)) ) ) ) # ( !ZB5L1 & ( !MD1L888 & ( (!MD1_av_ld_aligning_data) # ((MD1L832) # (MD1L655)) ) ) );


--BC3L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~25
BC3L48 = (BC3_saved_grant[0] & MD1_d_writedata[20]);


--MD1L445 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[17]~16
MD1L445 = (!MD1_R_ctrl_shift_rot_right & (MD1_E_shift_rot_result[16])) # (MD1_R_ctrl_shift_rot_right & ((MD1_E_shift_rot_result[18])));


--BC3L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~26
BC3L49 = (BC3_saved_grant[0] & MD1_d_writedata[21]);


--MD1_R_ctrl_shift_logical is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_logical
--register power-up is low

MD1_R_ctrl_shift_logical = DFFEAS(MD1L241, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1_R_ctrl_rot_right is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right
--register power-up is low

MD1_R_ctrl_rot_right = DFFEAS(MD1_R_ctrl_rot_right_nxt, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L394 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_fill_bit~0
MD1L394 = (!MD1_R_ctrl_shift_logical & ((!MD1_R_ctrl_rot_right & ((MD1_E_shift_rot_result[31]))) # (MD1_R_ctrl_rot_right & (MD1_E_shift_rot_result[0]))));


--MD1L428 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[0]~17
MD1L428 = (!MD1_R_ctrl_shift_rot_right & ((MD1L394))) # (MD1_R_ctrl_shift_rot_right & (MD1_E_shift_rot_result[1]));


--SC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~15
SC1L11 = (!SB2_mem[0][41] & (UC2L14 & (S1_avalon_readdata[2]))) # (SB2_mem[0][41] & (((UC2L14 & S1_avalon_readdata[2])) # (UB1_data_reg[2])));


--SC1L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~1
SC1L45 = (VB3_av_readdata_pre[1] & (VB3_read_latency_shift_reg[0] & !SB3_mem[0][74]));


--SC1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~16
SC1L12 = ( !SC1L45 & ( (!VB4_av_readdata_pre[2] & ((!VB1_read_latency_shift_reg[0]) # ((!VB1_av_readdata_pre[2])))) # (VB4_av_readdata_pre[2] & (!ZB4L1 & ((!VB1_read_latency_shift_reg[0]) # (!VB1_av_readdata_pre[2])))) ) );


--SC1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[2]~17
SC1L13 = ( SC1L12 & ( (!TF1_q_a[2] & (UB1L35 & ((SC1L11)))) # (TF1_q_a[2] & (((UB1L35 & SC1L11)) # (ZB5L1))) ) ) # ( !SC1L12 );


--DB1_rdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[5]
--register power-up is low

DB1_rdata[5] = AMPP_FUNCTION(CLOCK_50, NB1_q_b[5], !VF1_r_sync_rst, DB1L22);


--DB1L78 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~11
DB1L78 = AMPP_FUNCTION(!DB1_count[9], !A1L8, !DB1L71, !DB1_td_shift[8], !DB1_rdata[5]);


--WF1_altera_reset_synchronizer_int_chain[0] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]
--register power-up is low

WF1_altera_reset_synchronizer_int_chain[0] = DFFEAS(WF1_altera_reset_synchronizer_int_chain[1], CLOCK_50, !VF1L10,  ,  ,  ,  ,  ,  );


--YD1_resetrequest is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest
--register power-up is low

YD1_resetrequest = DFFEAS(HE1_jdo[22], CLOCK_50,  ,  , HE1_take_action_ocimem_a,  ,  ,  ,  );


--VF1L10 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|merged_reset~0
VF1L10 = (!KEY[0]) # (YD1_resetrequest);


--S2L52 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|avalon_readdata[4]~0
S2L52 = (D1_current_state.CPU_0) # (VF2_r_sync_rst);


--S2L53 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|avalon_readdata[4]~1
S2L53 = (S2L66) # (VF2_r_sync_rst);


--UB2L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg~0
UB2L20 = ((UC7L14 & S2_avalon_readdata[7])) # (UB2_data_reg[7]);


--TE1L656 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|LessThan0~0
TE1L656 = (!TE1_av_ld_align_cycle[1] & (((!TE1_av_ld_align_cycle[0] & TE1_W_alu_result[0])) # (TE1_W_alu_result[1]))) # (TE1_av_ld_align_cycle[1] & (!TE1_av_ld_align_cycle[0] & (TE1_W_alu_result[0] & TE1_W_alu_result[1])));


--VB6_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[15]
--register power-up is low

VB6_av_readdata_pre[15] = DFFEAS(U2_rvalid, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1_R_ctrl_ld_signed is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_ctrl_ld_signed
--register power-up is low

TE1_R_ctrl_ld_signed = DFFEAS(TE1L227, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L833 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_fill_bit~0
TE1L833 = (TE1_R_ctrl_ld_signed & ((!TE1L235 & (TE1_av_ld_byte0_data[7])) # (TE1L235 & ((TE1_av_ld_byte1_data[7])))));


--TE1_av_ld_byte2_data[7] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data[7]
--register power-up is low

TE1_av_ld_byte2_data[7] = DFFEAS(TE1L927, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L892 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[7]~0
TE1L892 = ( ZB7L1 & ( TE1L895 & ( (!TE1_av_ld_aligning_data & (((UF1_q_a[15])))) # (TE1_av_ld_aligning_data & (!TE1L656 & (TE1L833))) ) ) ) # ( !ZB7L1 & ( TE1L895 & ( (TE1_av_ld_aligning_data & (!TE1L656 & TE1L833)) ) ) ) # ( ZB7L1 & ( !TE1L895 & ( (!TE1_av_ld_aligning_data) # ((TE1L833) # (TE1L656)) ) ) ) # ( !ZB7L1 & ( !TE1L895 & ( (!TE1_av_ld_aligning_data) # ((TE1L833) # (TE1L656)) ) ) );


--TE1L861 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_en~0
TE1L861 = ((!TE1L234) # (TE1L845)) # (TE1_D_iw[4]);


--TE1L308 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[1]~16
TE1L308 = ( TE1L351 & ( (!TE1_R_ctrl_shift_rot & (((TE1L118)) # (TE1_R_ctrl_logic))) # (TE1_R_ctrl_shift_rot & (((TE1_E_shift_rot_result[1])))) ) ) # ( !TE1L351 & ( (!TE1_R_ctrl_shift_rot & (!TE1_R_ctrl_logic & (TE1L118))) # (TE1_R_ctrl_shift_rot & (((TE1_E_shift_rot_result[1])))) ) );


--BC5L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~17
BC5L41 = (BC5_saved_grant[0] & TE1_d_writedata[22]);


--BC5L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~18
BC5L42 = (BC5_saved_grant[0] & TE1_d_writedata[23]);


--TE1_d_writedata[24] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[24]
--register power-up is low

TE1_d_writedata[24] = DFFEAS(TE1L529, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC5L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~19
BC5L43 = (BC5_saved_grant[0] & TE1_d_writedata[24]);


--BC5_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_data[35]
BC5_src_data[35] = ((BC5_saved_grant[0] & TE1_d_byteenable[3])) # (BC5_saved_grant[1]);


--TE1_d_writedata[25] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[25]
--register power-up is low

TE1_d_writedata[25] = DFFEAS(TE1L530, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC5L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~20
BC5L44 = (BC5_saved_grant[0] & TE1_d_writedata[25]);


--TE1_d_writedata[26] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[26]
--register power-up is low

TE1_d_writedata[26] = DFFEAS(TE1L531, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC5L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~21
BC5L45 = (BC5_saved_grant[0] & TE1_d_writedata[26]);


--TE1_R_ctrl_shift_logical is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_ctrl_shift_logical
--register power-up is low

TE1_R_ctrl_shift_logical = DFFEAS(TE1L241, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1_R_ctrl_rot_right is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_ctrl_rot_right
--register power-up is low

TE1_R_ctrl_rot_right = DFFEAS(TE1_R_ctrl_rot_right_nxt, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L394 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_fill_bit~0
TE1L394 = (!TE1_R_ctrl_shift_logical & ((!TE1_R_ctrl_rot_right & ((TE1_E_shift_rot_result[31]))) # (TE1_R_ctrl_rot_right & (TE1_E_shift_rot_result[0]))));


--TE1L428 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[0]~16
TE1L428 = (!TE1_R_ctrl_shift_rot_right & ((TE1L394))) # (TE1_R_ctrl_shift_rot_right & (TE1_E_shift_rot_result[1]));


--SC2L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[2]~6
SC2L11 = (!SB7_mem[0][41] & (UC7L14 & (S2_avalon_readdata[2]))) # (SB7_mem[0][41] & (((UC7L14 & S2_avalon_readdata[2])) # (UB2_data_reg[2])));


--SC2L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_payload~1
SC2L45 = (VB3_av_readdata_pre[1] & (VB3_read_latency_shift_reg[0] & SB3_mem[0][74]));


--SC2L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[2]~7
SC2L12 = ( !SC2L45 & ( (!VB8_av_readdata_pre[2] & ((!VB6_read_latency_shift_reg[0]) # ((!VB6_av_readdata_pre[2])))) # (VB8_av_readdata_pre[2] & (!ZB6L1 & ((!VB6_read_latency_shift_reg[0]) # (!VB6_av_readdata_pre[2])))) ) );


--SC2L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[2]~8
SC2L13 = ( SC2L12 & ( (!UF1_q_a[2] & (UB2L36 & ((SC2L11)))) # (UF1_q_a[2] & (((UB2L36 & SC2L11)) # (ZB7L1))) ) ) # ( !SC2L12 );


--VB8_av_readdata_pre[27] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[27]
--register power-up is low

VB8_av_readdata_pre[27] = DFFEAS(WE1_readdata[27], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L618 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[27]~27
TE1L618 = ( UF1_q_a[27] & ( (!TE1_intr_req & (((ZB6L2 & VB8_av_readdata_pre[27])) # (ZB7L2))) ) ) # ( !UF1_q_a[27] & ( (!TE1_intr_req & (ZB6L2 & VB8_av_readdata_pre[27])) ) );


--VB8_av_readdata_pre[28] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[28]
--register power-up is low

VB8_av_readdata_pre[28] = DFFEAS(WE1_readdata[28], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L619 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[28]~28
TE1L619 = ( UF1_q_a[28] & ( (!TE1_intr_req & (((ZB6L2 & VB8_av_readdata_pre[28])) # (ZB7L2))) ) ) # ( !UF1_q_a[28] & ( (!TE1_intr_req & (ZB6L2 & VB8_av_readdata_pre[28])) ) );


--VB8_av_readdata_pre[29] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[29]
--register power-up is low

VB8_av_readdata_pre[29] = DFFEAS(WE1_readdata[29], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L620 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[29]~29
TE1L620 = ( UF1_q_a[29] & ( (!TE1_intr_req & (((ZB6L2 & VB8_av_readdata_pre[29])) # (ZB7L2))) ) ) # ( !UF1_q_a[29] & ( (!TE1_intr_req & (ZB6L2 & VB8_av_readdata_pre[29])) ) );


--VB8_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[30]
--register power-up is low

VB8_av_readdata_pre[30] = DFFEAS(WE1_readdata[30], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L621 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[30]~30
TE1L621 = ( UF1_q_a[30] & ( (!TE1_intr_req & (((ZB6L2 & VB8_av_readdata_pre[30])) # (ZB7L2))) ) ) # ( !UF1_q_a[30] & ( (!TE1_intr_req & (ZB6L2 & VB8_av_readdata_pre[30])) ) );


--VB8_av_readdata_pre[31] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_1_debug_mem_slave_translator|av_readdata_pre[31]
--register power-up is low

VB8_av_readdata_pre[31] = DFFEAS(WE1_readdata[31], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L622 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|F_iw[31]~31
TE1L622 = ( UF1_q_a[31] & ( (!TE1_intr_req & (((ZB6L2 & VB8_av_readdata_pre[31])) # (ZB7L2))) ) ) # ( !UF1_q_a[31] & ( (!TE1_intr_req & (ZB6L2 & VB8_av_readdata_pre[31])) ) );


--VB6_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[10]
--register power-up is low

VB6_av_readdata_pre[10] = DFFEAS(U2_ac, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1_av_ld_byte2_data[2] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data[2]
--register power-up is low

TE1_av_ld_byte2_data[2] = DFFEAS(TE1L911, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L870 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[2]~1
TE1L870 = ( UF1_q_a[10] & ( TE1L873 & ( (!TE1_av_ld_aligning_data & (((ZB7L1)))) # (TE1_av_ld_aligning_data & (!TE1L656 & (TE1L833))) ) ) ) # ( !UF1_q_a[10] & ( TE1L873 & ( (TE1_av_ld_aligning_data & (!TE1L656 & TE1L833)) ) ) ) # ( UF1_q_a[10] & ( !TE1L873 & ( (!TE1_av_ld_aligning_data) # ((TE1L833) # (TE1L656)) ) ) ) # ( !UF1_q_a[10] & ( !TE1L873 & ( (!TE1_av_ld_aligning_data) # ((TE1L833) # (TE1L656)) ) ) );


--VB6_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[9]
--register power-up is low

VB6_av_readdata_pre[9] = DFFEAS(U2_av_readdata[9], CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1_av_ld_byte2_data[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data[1]
--register power-up is low

TE1_av_ld_byte2_data[1] = DFFEAS(TE1L908, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L866 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[1]~2
TE1L866 = ( UF1_q_a[9] & ( TE1L869 & ( (!TE1_av_ld_aligning_data & (((ZB7L1)))) # (TE1_av_ld_aligning_data & (!TE1L656 & (TE1L833))) ) ) ) # ( !UF1_q_a[9] & ( TE1L869 & ( (TE1_av_ld_aligning_data & (!TE1L656 & TE1L833)) ) ) ) # ( UF1_q_a[9] & ( !TE1L869 & ( (!TE1_av_ld_aligning_data) # ((TE1L833) # (TE1L656)) ) ) ) # ( !UF1_q_a[9] & ( !TE1L869 & ( (!TE1_av_ld_aligning_data) # ((TE1L833) # (TE1L656)) ) ) );


--VB6_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[8]
--register power-up is low

VB6_av_readdata_pre[8] = DFFEAS(U2L65, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L862 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[0]~3
TE1L862 = ( UF1_q_a[8] & ( TE1L865 & ( (!TE1_av_ld_aligning_data & (((ZB7L1)))) # (TE1_av_ld_aligning_data & (!TE1L656 & (TE1L833))) ) ) ) # ( !UF1_q_a[8] & ( TE1L865 & ( (TE1_av_ld_aligning_data & (!TE1L656 & TE1L833)) ) ) ) # ( UF1_q_a[8] & ( !TE1L865 & ( (!TE1_av_ld_aligning_data) # ((TE1L833) # (TE1L656)) ) ) ) # ( !UF1_q_a[8] & ( !TE1L865 & ( (!TE1_av_ld_aligning_data) # ((TE1L833) # (TE1L656)) ) ) );


--SC2L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[6]~9
SC2L26 = (!SB7_mem[0][41] & (UC7L14 & (S2_avalon_readdata[6]))) # (SB7_mem[0][41] & (((UC7L14 & S2_avalon_readdata[6])) # (UB2_data_reg[6])));


--SC2L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[6]~10
SC2L27 = ( VB6_av_readdata_pre[6] & ( (!VB6_read_latency_shift_reg[0] & (!SC2L44 & ((!ZB6L1) # (!VB8_av_readdata_pre[6])))) ) ) # ( !VB6_av_readdata_pre[6] & ( (!SC2L44 & ((!ZB6L1) # (!VB8_av_readdata_pre[6]))) ) );


--SC2L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[6]~11
SC2L28 = ( SC2L27 & ( (!UB2L36 & (ZB7L1 & (UF1_q_a[6]))) # (UB2L36 & (((ZB7L1 & UF1_q_a[6])) # (SC2L26))) ) ) # ( !SC2L27 );


--SC2L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[5]~12
SC2L23 = (!SB7_mem[0][41] & (UC7L14 & (S2_avalon_readdata[5]))) # (SB7_mem[0][41] & (((UC7L14 & S2_avalon_readdata[5])) # (UB2_data_reg[5])));


--SC2L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[5]~13
SC2L24 = (!VB8_av_readdata_pre[5] & (VB6_read_latency_shift_reg[0] & ((VB6_av_readdata_pre[5])))) # (VB8_av_readdata_pre[5] & (((VB6_read_latency_shift_reg[0] & VB6_av_readdata_pre[5])) # (ZB6L1)));


--SC2L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[5]~14
SC2L25 = ( SC2L24 ) # ( !SC2L24 & ( (!UF1_q_a[5] & (UB2L36 & ((SC2L23)))) # (UF1_q_a[5] & (((UB2L36 & SC2L23)) # (ZB7L1))) ) );


--SC2L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[4]~15
SC2L20 = (!SB7_mem[0][41] & (UC7L14 & (S2_avalon_readdata[4]))) # (SB7_mem[0][41] & (((UC7L14 & S2_avalon_readdata[4])) # (UB2_data_reg[4])));


--SC2L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[4]~16
SC2L21 = (!VB8_av_readdata_pre[4] & (VB6_read_latency_shift_reg[0] & ((VB6_av_readdata_pre[4])))) # (VB8_av_readdata_pre[4] & (((VB6_read_latency_shift_reg[0] & VB6_av_readdata_pre[4])) # (ZB6L1)));


--SC2L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[4]~17
SC2L22 = ( SC2L21 ) # ( !SC2L21 & ( (!UF1_q_a[4] & (UB2L36 & ((SC2L20)))) # (UF1_q_a[4] & (((UB2L36 & SC2L20)) # (ZB7L1))) ) );


--TE1L445 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[17]~17
TE1L445 = (!TE1_R_ctrl_shift_rot_right & (TE1_E_shift_rot_result[16])) # (TE1_R_ctrl_shift_rot_right & ((TE1_E_shift_rot_result[18])));


--BC5L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~22
BC5L46 = (BC5_saved_grant[0] & TE1_d_writedata[19]);


--BC5L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~23
BC5L47 = (BC5_saved_grant[0] & TE1_d_writedata[21]);


--BC5L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~24
BC5L48 = (BC5_saved_grant[0] & TE1_d_writedata[20]);


--VB6_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[14]
--register power-up is low

VB6_av_readdata_pre[14] = DFFEAS(U2_woverflow, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1_av_ld_byte2_data[6] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data[6]
--register power-up is low

TE1_av_ld_byte2_data[6] = DFFEAS(TE1L923, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L888 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[6]~4
TE1L888 = ( ZB7L1 & ( TE1L891 & ( (!TE1_av_ld_aligning_data & (((UF1_q_a[14])))) # (TE1_av_ld_aligning_data & (!TE1L656 & (TE1L833))) ) ) ) # ( !ZB7L1 & ( TE1L891 & ( (TE1_av_ld_aligning_data & (!TE1L656 & TE1L833)) ) ) ) # ( ZB7L1 & ( !TE1L891 & ( (!TE1_av_ld_aligning_data) # ((TE1L833) # (TE1L656)) ) ) ) # ( !ZB7L1 & ( !TE1L891 & ( (!TE1_av_ld_aligning_data) # ((TE1L833) # (TE1L656)) ) ) );


--BC5L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~25
BC5L49 = (BC5_saved_grant[0] & TE1_d_writedata[18]);


--BC5L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~26
BC5L50 = (BC5_saved_grant[0] & TE1_d_writedata[17]);


--VB6_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[13]
--register power-up is low

VB6_av_readdata_pre[13] = DFFEAS(VB6L15, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L884 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[5]~5
TE1L884 = ( VB6_av_readdata_pre[13] & ( (!VB6_read_latency_shift_reg[0] & (!SC2L44 & ((!VB8_av_readdata_pre[13]) # (!ZB6L1)))) ) ) # ( !VB6_av_readdata_pre[13] & ( (!SC2L44 & ((!VB8_av_readdata_pre[13]) # (!ZB6L1))) ) );


--TE1_av_ld_byte2_data[5] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data[5]
--register power-up is low

TE1_av_ld_byte2_data[5] = DFFEAS(TE1L920, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L885 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[5]~6
TE1L885 = ( ZB7L1 & ( TE1L887 & ( (!TE1_av_ld_aligning_data & (((UF1_q_a[13])))) # (TE1_av_ld_aligning_data & (!TE1L656 & (TE1L833))) ) ) ) # ( !ZB7L1 & ( TE1L887 & ( (TE1_av_ld_aligning_data & (!TE1L656 & TE1L833)) ) ) ) # ( ZB7L1 & ( !TE1L887 & ( (!TE1_av_ld_aligning_data) # ((TE1L833) # (TE1L656)) ) ) ) # ( !ZB7L1 & ( !TE1L887 & ( (!TE1_av_ld_aligning_data) # ((TE1L833) # (TE1L656)) ) ) );


--VB6_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[12]
--register power-up is low

VB6_av_readdata_pre[12] = DFFEAS(MB4_b_non_empty, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L880 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[4]~7
TE1L880 = ( VB6_av_readdata_pre[12] & ( (!VB6_read_latency_shift_reg[0] & (!SC2L44 & ((!VB8_av_readdata_pre[12]) # (!ZB6L1)))) ) ) # ( !VB6_av_readdata_pre[12] & ( (!SC2L44 & ((!VB8_av_readdata_pre[12]) # (!ZB6L1))) ) );


--TE1_av_ld_byte2_data[4] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data[4]
--register power-up is low

TE1_av_ld_byte2_data[4] = DFFEAS(TE1L917, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L881 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[4]~8
TE1L881 = ( ZB7L1 & ( TE1L883 & ( (!TE1_av_ld_aligning_data & (((UF1_q_a[12])))) # (TE1_av_ld_aligning_data & (!TE1L656 & (TE1L833))) ) ) ) # ( !ZB7L1 & ( TE1L883 & ( (TE1_av_ld_aligning_data & (!TE1L656 & TE1L833)) ) ) ) # ( ZB7L1 & ( !TE1L883 & ( (!TE1_av_ld_aligning_data) # ((TE1L833) # (TE1L656)) ) ) ) # ( !ZB7L1 & ( !TE1L883 & ( (!TE1_av_ld_aligning_data) # ((TE1L833) # (TE1L656)) ) ) );


--TE1_av_ld_byte2_data[3] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data[3]
--register power-up is low

TE1_av_ld_byte2_data[3] = DFFEAS(TE1L914, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--DB2_rdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[5]
--register power-up is low

DB2_rdata[5] = AMPP_FUNCTION(CLOCK_50, NB3_q_b[5], !VF2_r_sync_rst, DB2L22);


--DB2L78 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~11
DB2L78 = AMPP_FUNCTION(!DB2_count[9], !A1L20, !DB2L71, !DB2_td_shift[8], !DB2_rdata[5]);


--WF3_altera_reset_synchronizer_int_chain[0] is nios_system:u0|nios_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]
--register power-up is low

WF3_altera_reset_synchronizer_int_chain[0] = DFFEAS(WF3_altera_reset_synchronizer_int_chain[1], CLOCK_50, !VF2L10,  ,  ,  ,  ,  ,  );


--CF1_resetrequest is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_1_cpu_nios2_oci_debug|resetrequest
--register power-up is low

CF1_resetrequest = DFFEAS(LF1_jdo[22], CLOCK_50,  ,  , LF1_take_action_ocimem_a,  ,  ,  ,  );


--VF2L10 is nios_system:u0|nios_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|merged_reset~0
VF2L10 = (!KEY[0]) # (CF1_resetrequest);


--QD1_writedata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[25]
--register power-up is low

QD1_writedata[25] = DFFEAS(BC2L35, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FE1L144 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~13
FE1L144 = (!FE1_jtag_ram_access & ((QD1_writedata[25]))) # (FE1_jtag_ram_access & (FE1_MonDReg[25]));


--JE1L84 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~41
JE1L84 = ( FE1_MonDReg[23] & ( (!GE1L2 & ((!A1L29) # ((WD1_break_readreg[23])))) # (GE1L2 & (((JE1_sr[25])))) ) ) # ( !FE1_MonDReg[23] & ( (!GE1L2 & (A1L29 & ((WD1_break_readreg[23])))) # (GE1L2 & (((JE1_sr[25])))) ) );


--BC2L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~5
BC2L26 = (BC2_saved_grant[0] & MD1_d_writedata[24]);


--BC2_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[35]
BC2_src_data[35] = ((BC2_saved_grant[0] & MD1_d_byteenable[3])) # (BC2_saved_grant[1]);


--UB1L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg~1
UB1L20 = ((UC2L14 & S1_avalon_readdata[0])) # (UB1_data_reg[0]);


--MD1_E_invert_arith_src_msb is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb
--register power-up is low

MD1_E_invert_arith_src_msb = DFFEAS(MD1L349, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L823 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[30]~16
MD1L823 = ( MD1_W_alu_result[30] & ( (!MD1_R_ctrl_ld & (!MD1_R_ctrl_rd_ctl_reg & (!MD1_R_ctrl_br_cmp))) # (MD1_R_ctrl_ld & (((MD1_av_ld_byte3_data[6])))) ) ) # ( !MD1_W_alu_result[30] & ( (MD1_R_ctrl_ld & MD1_av_ld_byte3_data[6]) ) );


--MD1L252 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_unsigned_lo_imm16~0
MD1L252 = (((MD1L231) # (MD1L733)) # (MD1L550)) # (MD1L544);


--MD1L814 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[21]~17
MD1L814 = ( MD1_W_alu_result[21] & ( (!MD1_R_ctrl_ld & (!MD1_R_ctrl_rd_ctl_reg & (!MD1_R_ctrl_br_cmp))) # (MD1_R_ctrl_ld & (((MD1_av_ld_byte2_data[5])))) ) ) # ( !MD1_W_alu_result[21] & ( (MD1_R_ctrl_ld & MD1_av_ld_byte2_data[5]) ) );


--MD1L813 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[20]~18
MD1L813 = ( MD1_W_alu_result[20] & ( (!MD1_R_ctrl_ld & (!MD1_R_ctrl_rd_ctl_reg & (!MD1_R_ctrl_br_cmp))) # (MD1_R_ctrl_ld & (((MD1_av_ld_byte2_data[4])))) ) ) # ( !MD1_W_alu_result[20] & ( (MD1_R_ctrl_ld & MD1_av_ld_byte2_data[4]) ) );


--MD1L812 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[19]~19
MD1L812 = ( MD1_W_alu_result[19] & ( (!MD1_R_ctrl_ld & (!MD1_R_ctrl_rd_ctl_reg & (!MD1_R_ctrl_br_cmp))) # (MD1_R_ctrl_ld & (((MD1_av_ld_byte2_data[3])))) ) ) # ( !MD1_W_alu_result[19] & ( (MD1_R_ctrl_ld & MD1_av_ld_byte2_data[3]) ) );


--MD1L811 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[18]~20
MD1L811 = ( MD1_W_alu_result[18] & ( (!MD1_R_ctrl_ld & (!MD1_R_ctrl_rd_ctl_reg & (!MD1_R_ctrl_br_cmp))) # (MD1_R_ctrl_ld & (((MD1_av_ld_byte2_data[2])))) ) ) # ( !MD1_W_alu_result[18] & ( (MD1_R_ctrl_ld & MD1_av_ld_byte2_data[2]) ) );


--MD1L810 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[17]~21
MD1L810 = ( MD1_W_alu_result[17] & ( (!MD1_R_ctrl_ld & (!MD1_R_ctrl_rd_ctl_reg & (!MD1_R_ctrl_br_cmp))) # (MD1_R_ctrl_ld & (((MD1_av_ld_byte2_data[1])))) ) ) # ( !MD1_W_alu_result[17] & ( (MD1_R_ctrl_ld & MD1_av_ld_byte2_data[1]) ) );


--MD1L816 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[23]~22
MD1L816 = ( MD1_W_alu_result[23] & ( (!MD1_R_ctrl_ld & (!MD1_R_ctrl_rd_ctl_reg & (!MD1_R_ctrl_br_cmp))) # (MD1_R_ctrl_ld & (((MD1_av_ld_byte2_data[7])))) ) ) # ( !MD1_W_alu_result[23] & ( (MD1_R_ctrl_ld & MD1_av_ld_byte2_data[7]) ) );


--MD1L815 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[22]~23
MD1L815 = ( MD1_W_alu_result[22] & ( (!MD1_R_ctrl_ld & (!MD1_R_ctrl_rd_ctl_reg & (!MD1_R_ctrl_br_cmp))) # (MD1_R_ctrl_ld & (((MD1_av_ld_byte2_data[6])))) ) ) # ( !MD1_W_alu_result[22] & ( (MD1_R_ctrl_ld & MD1_av_ld_byte2_data[6]) ) );


--MD1L818 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[25]~24
MD1L818 = ( MD1_W_alu_result[25] & ( (!MD1_R_ctrl_ld & (!MD1_R_ctrl_rd_ctl_reg & (!MD1_R_ctrl_br_cmp))) # (MD1_R_ctrl_ld & (((MD1_av_ld_byte3_data[1])))) ) ) # ( !MD1_W_alu_result[25] & ( (MD1_R_ctrl_ld & MD1_av_ld_byte3_data[1]) ) );


--MD1L817 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[24]~25
MD1L817 = ( MD1_W_alu_result[24] & ( (!MD1_R_ctrl_ld & (!MD1_R_ctrl_rd_ctl_reg & (!MD1_R_ctrl_br_cmp))) # (MD1_R_ctrl_ld & (((MD1_av_ld_byte3_data[0])))) ) ) # ( !MD1_W_alu_result[24] & ( (MD1_R_ctrl_ld & MD1_av_ld_byte3_data[0]) ) );


--MD1L820 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[27]~26
MD1L820 = ( MD1_W_alu_result[27] & ( (!MD1_R_ctrl_ld & (!MD1_R_ctrl_rd_ctl_reg & (!MD1_R_ctrl_br_cmp))) # (MD1_R_ctrl_ld & (((MD1_av_ld_byte3_data[3])))) ) ) # ( !MD1_W_alu_result[27] & ( (MD1_R_ctrl_ld & MD1_av_ld_byte3_data[3]) ) );


--MD1L819 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[26]~27
MD1L819 = ( MD1_W_alu_result[26] & ( (!MD1_R_ctrl_ld & (!MD1_R_ctrl_rd_ctl_reg & (!MD1_R_ctrl_br_cmp))) # (MD1_R_ctrl_ld & (((MD1_av_ld_byte3_data[2])))) ) ) # ( !MD1_W_alu_result[26] & ( (MD1_R_ctrl_ld & MD1_av_ld_byte3_data[2]) ) );


--MD1L824 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[31]~28
MD1L824 = ( MD1_W_alu_result[31] & ( (!MD1_R_ctrl_ld & (!MD1_R_ctrl_rd_ctl_reg & (!MD1_R_ctrl_br_cmp))) # (MD1_R_ctrl_ld & (((MD1_av_ld_byte3_data[7])))) ) ) # ( !MD1_W_alu_result[31] & ( (MD1_R_ctrl_ld & MD1_av_ld_byte3_data[7]) ) );


--MD1L822 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[29]~29
MD1L822 = ( MD1_W_alu_result[29] & ( (!MD1_R_ctrl_ld & (!MD1_R_ctrl_rd_ctl_reg & (!MD1_R_ctrl_br_cmp))) # (MD1_R_ctrl_ld & (((MD1_av_ld_byte3_data[5])))) ) ) # ( !MD1_W_alu_result[29] & ( (MD1_R_ctrl_ld & MD1_av_ld_byte3_data[5]) ) );


--MD1L821 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[28]~30
MD1L821 = ( MD1_W_alu_result[28] & ( (!MD1_R_ctrl_ld & (!MD1_R_ctrl_rd_ctl_reg & (!MD1_R_ctrl_br_cmp))) # (MD1_R_ctrl_ld & (((MD1_av_ld_byte3_data[4])))) ) ) # ( !MD1_W_alu_result[28] & ( (MD1_R_ctrl_ld & MD1_av_ld_byte3_data[4]) ) );


--JE1L85 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~42
JE1L85 = ( FE1_MonDReg[7] & ( (!GE1L2 & ((!A1L29) # ((WD1_break_readreg[7])))) # (GE1L2 & (((JE1_sr[9])))) ) ) # ( !FE1_MonDReg[7] & ( (!GE1L2 & (A1L29 & ((WD1_break_readreg[7])))) # (GE1L2 & (((JE1_sr[9])))) ) );


--HE1_jdo[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]
--register power-up is low

HE1_jdo[9] = DFFEAS(JE1_sr[9], CLOCK_50,  ,  , HE1_update_jdo_strobe,  ,  ,  ,  );


--BC2L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~6
BC2L27 = (BC2_saved_grant[0] & MD1_d_writedata[4]);


--SC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~18
SC1L8 = (!SB2_mem[0][41] & (UC2L14 & (S1_avalon_readdata[1]))) # (SB2_mem[0][41] & (((UC2L14 & S1_avalon_readdata[1])) # (UB1_data_reg[1])));


--SC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~19
SC1L9 = ( VB1_av_readdata_pre[1] & ( (!VB1_read_latency_shift_reg[0] & (!SC1L45 & ((!VB4_av_readdata_pre[1]) # (!ZB4L1)))) ) ) # ( !VB1_av_readdata_pre[1] & ( (!SC1L45 & ((!VB4_av_readdata_pre[1]) # (!ZB4L1))) ) );


--SC1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[1]~20
SC1L10 = ( SC1L9 & ( (!TF1_q_a[1] & (UB1L35 & ((SC1L8)))) # (TF1_q_a[1] & (((UB1L35 & SC1L8)) # (ZB5L1))) ) ) # ( !SC1L9 );


--MD1_W_ienable_reg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[1]
--register power-up is low

MD1_W_ienable_reg[1] = DFFEAS(MD1_E_src1[1], CLOCK_50, !VF1_r_sync_rst,  , MD1L786,  ,  ,  ,  );


--MD1L346 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[1]~3
MD1L346 = (MD1_D_iw[6] & (MD1L589 & MD1_W_ienable_reg[1]));


--FE1_MonDReg[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]
--register power-up is low

FE1_MonDReg[18] = DFFEAS(FE1L89, CLOCK_50,  ,  , FE1L50,  ,  ,  ,  );


--JE1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~43
JE1L86 = ( FE1_MonDReg[18] & ( (!GE1L2 & ((!A1L29) # ((WD1_break_readreg[18])))) # (GE1L2 & (((JE1_sr[20])))) ) ) # ( !FE1_MonDReg[18] & ( (!GE1L2 & (A1L29 & ((WD1_break_readreg[18])))) # (GE1L2 & (((JE1_sr[20])))) ) );


--QD1_writedata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[26]
--register power-up is low

QD1_writedata[26] = DFFEAS(BC2L36, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FE1L145 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~14
FE1L145 = (!FE1_jtag_ram_access & ((QD1_writedata[26]))) # (FE1_jtag_ram_access & (FE1_MonDReg[26]));


--QD1_writedata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[27]
--register power-up is low

QD1_writedata[27] = DFFEAS(BC2L37, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FE1L146 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~15
FE1L146 = (!FE1_jtag_ram_access & ((QD1_writedata[27]))) # (FE1_jtag_ram_access & (FE1_MonDReg[27]));


--QD1_writedata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[28]
--register power-up is low

QD1_writedata[28] = DFFEAS(BC2L38, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FE1L147 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~16
FE1L147 = (!FE1_jtag_ram_access & ((QD1_writedata[28]))) # (FE1_jtag_ram_access & (FE1_MonDReg[28]));


--QD1_writedata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[29]
--register power-up is low

QD1_writedata[29] = DFFEAS(BC2L39, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FE1L148 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~17
FE1L148 = (!FE1_jtag_ram_access & ((QD1_writedata[29]))) # (FE1_jtag_ram_access & (FE1_MonDReg[29]));


--QD1_writedata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[30]
--register power-up is low

QD1_writedata[30] = DFFEAS(BC2L40, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FE1L149 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~18
FE1L149 = (!FE1_jtag_ram_access & ((QD1_writedata[30]))) # (FE1_jtag_ram_access & (FE1_MonDReg[30]));


--QD1_writedata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[31]
--register power-up is low

QD1_writedata[31] = DFFEAS(BC2L41, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FE1L150 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~19
FE1L150 = (!FE1_jtag_ram_access & ((QD1_writedata[31]))) # (FE1_jtag_ram_access & (FE1_MonDReg[31]));


--DB1_jupdate is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate
--register power-up is low

DB1_jupdate = AMPP_FUNCTION(!A1L10, DB1L20, !A1L2);


--JE1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~44
JE1L87 = ( FE1_MonDReg[21] & ( (!GE1L2 & ((!A1L29) # ((WD1_break_readreg[21])))) # (GE1L2 & (((JE1_sr[23])))) ) ) # ( !FE1_MonDReg[21] & ( (!GE1L2 & (A1L29 & ((WD1_break_readreg[21])))) # (GE1L2 & (((JE1_sr[23])))) ) );


--HE1_jdo[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]
--register power-up is low

HE1_jdo[22] = DFFEAS(JE1_sr[22], CLOCK_50,  ,  , HE1_update_jdo_strobe,  ,  ,  ,  );


--BC2L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~7
BC2L28 = (BC2_saved_grant[0] & MD1_d_writedata[5]);


--HE1_jdo[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]
--register power-up is low

HE1_jdo[14] = DFFEAS(JE1_sr[14], CLOCK_50,  ,  , HE1_update_jdo_strobe,  ,  ,  ,  );


--BC2L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~8
BC2L29 = (BC2_saved_grant[0] & MD1_d_writedata[11]);


--BC2_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[33]
BC2_src_data[33] = ((BC2_saved_grant[0] & MD1_d_byteenable[1])) # (BC2_saved_grant[1]);


--HE1_jdo[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]
--register power-up is low

HE1_jdo[15] = DFFEAS(JE1_sr[15], CLOCK_50,  ,  , HE1_update_jdo_strobe,  ,  ,  ,  );


--FE1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~6
FE1L87 = ( HE1_jdo[15] & ( (!HE1_take_action_ocimem_b) # (((FE1_jtag_ram_rd_d1 & SE1_q_a[12])) # (FE1L83)) ) ) # ( !HE1_jdo[15] & ( (HE1_take_action_ocimem_b & (((FE1_jtag_ram_rd_d1 & SE1_q_a[12])) # (FE1L83))) ) );


--BC2L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~9
BC2L30 = (BC2_saved_grant[0] & MD1_d_writedata[12]);


--BC2L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~10
BC2L31 = (BC2_saved_grant[0] & MD1_d_writedata[13]);


--FE1L88 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~7
FE1L88 = ( SE1_q_a[14] & ( FE1L93 & ( (HE1_jdo[17]) # (HE1_take_action_ocimem_b) ) ) ) # ( !SE1_q_a[14] & ( FE1L93 & ( (!HE1_take_action_ocimem_b & (((HE1_jdo[17])))) # (HE1_take_action_ocimem_b & ((!FE1_jtag_rd_d1) # ((!FE1_jtag_ram_rd_d1)))) ) ) ) # ( SE1_q_a[14] & ( !FE1L93 & ( (!HE1_take_action_ocimem_b & (((HE1_jdo[17])))) # (HE1_take_action_ocimem_b & (FE1_jtag_rd_d1 & ((FE1_jtag_ram_rd_d1)))) ) ) ) # ( !SE1_q_a[14] & ( !FE1L93 & ( (!HE1_take_action_ocimem_b & HE1_jdo[17]) ) ) );


--BC2L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~11
BC2L32 = (BC2_saved_grant[0] & MD1_d_writedata[14]);


--BC2L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~12
BC2L33 = (BC2_saved_grant[0] & MD1_d_writedata[15]);


--BC2L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~13
BC2L34 = (BC2_saved_grant[0] & MD1_d_writedata[16]);


--BC2_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_data[34]
BC2_src_data[34] = ((BC2_saved_grant[0] & MD1_d_byteenable[2])) # (BC2_saved_grant[1]);


--SC1L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~2
SC1L46 = (RB2_rp_valid & !UC2L14);


--MD1L902 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~0
MD1L902 = ( ZB5L1 & ( MD1L904 & ( (!MD1_av_ld_aligning_data & (((TF1_q_a[16])))) # (MD1_av_ld_aligning_data & (!MD1L655 & (MD1L832))) ) ) ) # ( !ZB5L1 & ( MD1L904 & ( (MD1_av_ld_aligning_data & (!MD1L655 & MD1L832)) ) ) ) # ( ZB5L1 & ( !MD1L904 & ( (!MD1_av_ld_aligning_data) # ((MD1L832) # (MD1L655)) ) ) ) # ( !ZB5L1 & ( !MD1L904 & ( (!MD1_av_ld_aligning_data) # ((MD1L832) # (MD1L655)) ) ) );


--MD1L323 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[16]~17
MD1L323 = ( MD1L138 & ( (!MD1_R_ctrl_shift_rot & ((!MD1_R_ctrl_logic) # ((MD1L366)))) # (MD1_R_ctrl_shift_rot & (((MD1_E_shift_rot_result[16])))) ) ) # ( !MD1L138 & ( (!MD1_R_ctrl_shift_rot & (MD1_R_ctrl_logic & ((MD1L366)))) # (MD1_R_ctrl_shift_rot & (((MD1_E_shift_rot_result[16])))) ) );


--WE1_writedata[25] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[25]
--register power-up is low

WE1_writedata[25] = DFFEAS(BC4L35, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KF1L144 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[25]~13
KF1L144 = (!KF1_jtag_ram_access & ((WE1_writedata[25]))) # (KF1_jtag_ram_access & (KF1_MonDReg[25]));


--MF1L84 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~41
MF1L84 = ( KF1_MonDReg[23] & ( (!GE2L2 & ((!A1L56) # ((AF1_break_readreg[23])))) # (GE2L2 & (((MF1_sr[25])))) ) ) # ( !KF1_MonDReg[23] & ( (!GE2L2 & (A1L56 & ((AF1_break_readreg[23])))) # (GE2L2 & (((MF1_sr[25])))) ) );


--BC4L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~5
BC4L26 = (BC4_saved_grant[0] & TE1_d_writedata[24]);


--BC4_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_data[35]
BC4_src_data[35] = ((BC4_saved_grant[0] & TE1_d_byteenable[3])) # (BC4_saved_grant[1]);


--UB2L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg~1
UB2L21 = ((UC7L14 & S2_avalon_readdata[0])) # (UB2_data_reg[0]);


--TE1_E_invert_arith_src_msb is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_invert_arith_src_msb
--register power-up is low

TE1_E_invert_arith_src_msb = DFFEAS(TE1L349, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L816 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[22]~16
TE1L816 = ( TE1_W_alu_result[22] & ( (!TE1_R_ctrl_ld & (!TE1_R_ctrl_rd_ctl_reg & (!TE1_R_ctrl_br_cmp))) # (TE1_R_ctrl_ld & (((TE1_av_ld_byte2_data[6])))) ) ) # ( !TE1_W_alu_result[22] & ( (TE1_R_ctrl_ld & TE1_av_ld_byte2_data[6]) ) );


--TE1L252 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_unsigned_lo_imm16~0
TE1L252 = (((TE1L231) # (TE1L734)) # (TE1L551)) # (TE1L545);


--TE1L813 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[19]~17
TE1L813 = ( TE1_W_alu_result[19] & ( (!TE1_R_ctrl_ld & (!TE1_R_ctrl_rd_ctl_reg & (!TE1_R_ctrl_br_cmp))) # (TE1_R_ctrl_ld & (((TE1_av_ld_byte2_data[3])))) ) ) # ( !TE1_W_alu_result[19] & ( (TE1_R_ctrl_ld & TE1_av_ld_byte2_data[3]) ) );


--TE1L812 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[18]~18
TE1L812 = ( TE1_W_alu_result[18] & ( (!TE1_R_ctrl_ld & (!TE1_R_ctrl_rd_ctl_reg & (!TE1_R_ctrl_br_cmp))) # (TE1_R_ctrl_ld & (((TE1_av_ld_byte2_data[2])))) ) ) # ( !TE1_W_alu_result[18] & ( (TE1_R_ctrl_ld & TE1_av_ld_byte2_data[2]) ) );


--TE1L811 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[17]~19
TE1L811 = ( TE1_W_alu_result[17] & ( (!TE1_R_ctrl_ld & (!TE1_R_ctrl_rd_ctl_reg & (!TE1_R_ctrl_br_cmp))) # (TE1_R_ctrl_ld & (((TE1_av_ld_byte2_data[1])))) ) ) # ( !TE1_W_alu_result[17] & ( (TE1_R_ctrl_ld & TE1_av_ld_byte2_data[1]) ) );


--TE1L815 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[21]~20
TE1L815 = ( TE1_W_alu_result[21] & ( (!TE1_R_ctrl_ld & (!TE1_R_ctrl_rd_ctl_reg & (!TE1_R_ctrl_br_cmp))) # (TE1_R_ctrl_ld & (((TE1_av_ld_byte2_data[5])))) ) ) # ( !TE1_W_alu_result[21] & ( (TE1_R_ctrl_ld & TE1_av_ld_byte2_data[5]) ) );


--TE1L817 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[23]~21
TE1L817 = ( TE1_W_alu_result[23] & ( (!TE1_R_ctrl_ld & (!TE1_R_ctrl_rd_ctl_reg & (!TE1_R_ctrl_br_cmp))) # (TE1_R_ctrl_ld & (((TE1_av_ld_byte2_data[7])))) ) ) # ( !TE1_W_alu_result[23] & ( (TE1_R_ctrl_ld & TE1_av_ld_byte2_data[7]) ) );


--TE1L814 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[20]~22
TE1L814 = ( TE1_W_alu_result[20] & ( (!TE1_R_ctrl_ld & (!TE1_R_ctrl_rd_ctl_reg & (!TE1_R_ctrl_br_cmp))) # (TE1_R_ctrl_ld & (((TE1_av_ld_byte2_data[4])))) ) ) # ( !TE1_W_alu_result[20] & ( (TE1_R_ctrl_ld & TE1_av_ld_byte2_data[4]) ) );


--TE1L819 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[25]~23
TE1L819 = ( TE1_W_alu_result[25] & ( (!TE1_R_ctrl_ld & (!TE1_R_ctrl_rd_ctl_reg & (!TE1_R_ctrl_br_cmp))) # (TE1_R_ctrl_ld & (((TE1_av_ld_byte3_data[1])))) ) ) # ( !TE1_W_alu_result[25] & ( (TE1_R_ctrl_ld & TE1_av_ld_byte3_data[1]) ) );


--TE1L818 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[24]~24
TE1L818 = ( TE1_W_alu_result[24] & ( (!TE1_R_ctrl_ld & (!TE1_R_ctrl_rd_ctl_reg & (!TE1_R_ctrl_br_cmp))) # (TE1_R_ctrl_ld & (((TE1_av_ld_byte3_data[0])))) ) ) # ( !TE1_W_alu_result[24] & ( (TE1_R_ctrl_ld & TE1_av_ld_byte3_data[0]) ) );


--TE1L821 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[27]~25
TE1L821 = ( TE1_W_alu_result[27] & ( (!TE1_R_ctrl_ld & (!TE1_R_ctrl_rd_ctl_reg & (!TE1_R_ctrl_br_cmp))) # (TE1_R_ctrl_ld & (((TE1_av_ld_byte3_data[3])))) ) ) # ( !TE1_W_alu_result[27] & ( (TE1_R_ctrl_ld & TE1_av_ld_byte3_data[3]) ) );


--TE1L820 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[26]~26
TE1L820 = ( TE1_W_alu_result[26] & ( (!TE1_R_ctrl_ld & (!TE1_R_ctrl_rd_ctl_reg & (!TE1_R_ctrl_br_cmp))) # (TE1_R_ctrl_ld & (((TE1_av_ld_byte3_data[2])))) ) ) # ( !TE1_W_alu_result[26] & ( (TE1_R_ctrl_ld & TE1_av_ld_byte3_data[2]) ) );


--TE1L825 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[31]~27
TE1L825 = ( TE1_W_alu_result[31] & ( (!TE1_R_ctrl_ld & (!TE1_R_ctrl_rd_ctl_reg & (!TE1_R_ctrl_br_cmp))) # (TE1_R_ctrl_ld & (((TE1_av_ld_byte3_data[7])))) ) ) # ( !TE1_W_alu_result[31] & ( (TE1_R_ctrl_ld & TE1_av_ld_byte3_data[7]) ) );


--TE1L824 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[30]~28
TE1L824 = ( TE1_W_alu_result[30] & ( (!TE1_R_ctrl_ld & (!TE1_R_ctrl_rd_ctl_reg & (!TE1_R_ctrl_br_cmp))) # (TE1_R_ctrl_ld & (((TE1_av_ld_byte3_data[6])))) ) ) # ( !TE1_W_alu_result[30] & ( (TE1_R_ctrl_ld & TE1_av_ld_byte3_data[6]) ) );


--TE1L823 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[29]~29
TE1L823 = ( TE1_W_alu_result[29] & ( (!TE1_R_ctrl_ld & (!TE1_R_ctrl_rd_ctl_reg & (!TE1_R_ctrl_br_cmp))) # (TE1_R_ctrl_ld & (((TE1_av_ld_byte3_data[5])))) ) ) # ( !TE1_W_alu_result[29] & ( (TE1_R_ctrl_ld & TE1_av_ld_byte3_data[5]) ) );


--TE1L822 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_rf_wr_data[28]~30
TE1L822 = ( TE1_W_alu_result[28] & ( (!TE1_R_ctrl_ld & (!TE1_R_ctrl_rd_ctl_reg & (!TE1_R_ctrl_br_cmp))) # (TE1_R_ctrl_ld & (((TE1_av_ld_byte3_data[4])))) ) ) # ( !TE1_W_alu_result[28] & ( (TE1_R_ctrl_ld & TE1_av_ld_byte3_data[4]) ) );


--MF1L85 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~42
MF1L85 = ( KF1_MonDReg[7] & ( (!GE2L2 & ((!A1L56) # ((AF1_break_readreg[7])))) # (GE2L2 & (((MF1_sr[9])))) ) ) # ( !KF1_MonDReg[7] & ( (!GE2L2 & (A1L56 & ((AF1_break_readreg[7])))) # (GE2L2 & (((MF1_sr[9])))) ) );


--LF1_jdo[9] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[9]
--register power-up is low

LF1_jdo[9] = DFFEAS(MF1_sr[9], CLOCK_50,  ,  , LF1_update_jdo_strobe,  ,  ,  ,  );


--BC4L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~6
BC4L27 = (BC4_saved_grant[0] & TE1_d_writedata[4]);


--SC2L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[1]~18
SC2L8 = (!SB7_mem[0][41] & (UC7L14 & (S2_avalon_readdata[1]))) # (SB7_mem[0][41] & (((UC7L14 & S2_avalon_readdata[1])) # (UB2_data_reg[1])));


--SC2L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[1]~19
SC2L9 = ( VB6_av_readdata_pre[1] & ( (!VB6_read_latency_shift_reg[0] & (!SC2L45 & ((!VB8_av_readdata_pre[1]) # (!ZB6L1)))) ) ) # ( !VB6_av_readdata_pre[1] & ( (!SC2L45 & ((!VB8_av_readdata_pre[1]) # (!ZB6L1))) ) );


--SC2L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[1]~20
SC2L10 = ( SC2L9 & ( (!UF1_q_a[1] & (UB2L36 & ((SC2L8)))) # (UF1_q_a[1] & (((UB2L36 & SC2L8)) # (ZB7L1))) ) ) # ( !SC2L9 );


--TE1_W_ienable_reg[1] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|W_ienable_reg[1]
--register power-up is low

TE1_W_ienable_reg[1] = DFFEAS(TE1_E_src1[1], CLOCK_50, !VF2_r_sync_rst,  , TE1L787,  ,  ,  ,  );


--TE1L346 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_control_rd_data[1]~3
TE1L346 = (TE1_D_iw[6] & (TE1L590 & TE1_W_ienable_reg[1]));


--KF1_MonDReg[18] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[18]
--register power-up is low

KF1_MonDReg[18] = DFFEAS(KF1L89, CLOCK_50,  ,  , KF1L50,  ,  ,  ,  );


--MF1L86 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~43
MF1L86 = ( KF1_MonDReg[18] & ( (!GE2L2 & ((!A1L56) # ((AF1_break_readreg[18])))) # (GE2L2 & (((MF1_sr[20])))) ) ) # ( !KF1_MonDReg[18] & ( (!GE2L2 & (A1L56 & ((AF1_break_readreg[18])))) # (GE2L2 & (((MF1_sr[20])))) ) );


--WE1_writedata[26] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[26]
--register power-up is low

WE1_writedata[26] = DFFEAS(BC4L36, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KF1L145 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[26]~14
KF1L145 = (!KF1_jtag_ram_access & ((WE1_writedata[26]))) # (KF1_jtag_ram_access & (KF1_MonDReg[26]));


--WE1_writedata[27] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[27]
--register power-up is low

WE1_writedata[27] = DFFEAS(BC4L37, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KF1L146 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[27]~15
KF1L146 = (!KF1_jtag_ram_access & ((WE1_writedata[27]))) # (KF1_jtag_ram_access & (KF1_MonDReg[27]));


--WE1_writedata[28] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[28]
--register power-up is low

WE1_writedata[28] = DFFEAS(BC4L38, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KF1L147 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[28]~16
KF1L147 = (!KF1_jtag_ram_access & ((WE1_writedata[28]))) # (KF1_jtag_ram_access & (KF1_MonDReg[28]));


--WE1_writedata[29] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[29]
--register power-up is low

WE1_writedata[29] = DFFEAS(BC4L39, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KF1L148 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[29]~17
KF1L148 = (!KF1_jtag_ram_access & ((WE1_writedata[29]))) # (KF1_jtag_ram_access & (KF1_MonDReg[29]));


--WE1_writedata[30] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[30]
--register power-up is low

WE1_writedata[30] = DFFEAS(BC4L40, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KF1L149 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[30]~18
KF1L149 = (!KF1_jtag_ram_access & ((WE1_writedata[30]))) # (KF1_jtag_ram_access & (KF1_MonDReg[30]));


--WE1_writedata[31] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[31]
--register power-up is low

WE1_writedata[31] = DFFEAS(BC4L41, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KF1L150 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[31]~19
KF1L150 = (!KF1_jtag_ram_access & ((WE1_writedata[31]))) # (KF1_jtag_ram_access & (KF1_MonDReg[31]));


--DB2_jupdate is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate
--register power-up is low

DB2_jupdate = AMPP_FUNCTION(!A1L22, DB2L20, !A1L14);


--MF1L87 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~44
MF1L87 = ( KF1_MonDReg[21] & ( (!GE2L2 & ((!A1L56) # ((AF1_break_readreg[21])))) # (GE2L2 & (((MF1_sr[23])))) ) ) # ( !KF1_MonDReg[21] & ( (!GE2L2 & (A1L56 & ((AF1_break_readreg[21])))) # (GE2L2 & (((MF1_sr[23])))) ) );


--LF1_jdo[22] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[22]
--register power-up is low

LF1_jdo[22] = DFFEAS(MF1_sr[22], CLOCK_50,  ,  , LF1_update_jdo_strobe,  ,  ,  ,  );


--BC4L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~7
BC4L28 = (BC4_saved_grant[0] & TE1_d_writedata[5]);


--LF1_jdo[14] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[14]
--register power-up is low

LF1_jdo[14] = DFFEAS(MF1_sr[14], CLOCK_50,  ,  , LF1_update_jdo_strobe,  ,  ,  ,  );


--BC4L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~8
BC4L29 = (BC4_saved_grant[0] & TE1_d_writedata[11]);


--BC4_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_data[33]
BC4_src_data[33] = ((BC4_saved_grant[0] & TE1_d_byteenable[1])) # (BC4_saved_grant[1]);


--LF1_jdo[15] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[15]
--register power-up is low

LF1_jdo[15] = DFFEAS(MF1_sr[15], CLOCK_50,  ,  , LF1_update_jdo_strobe,  ,  ,  ,  );


--KF1L87 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg~6
KF1L87 = ( LF1_jdo[15] & ( (!LF1_take_action_ocimem_b) # (((KF1_jtag_ram_rd_d1 & SE2_q_a[12])) # (KF1L83)) ) ) # ( !LF1_jdo[15] & ( (LF1_take_action_ocimem_b & (((KF1_jtag_ram_rd_d1 & SE2_q_a[12])) # (KF1L83))) ) );


--BC4L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~9
BC4L30 = (BC4_saved_grant[0] & TE1_d_writedata[12]);


--BC4L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~10
BC4L31 = (BC4_saved_grant[0] & TE1_d_writedata[13]);


--KF1L88 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg~7
KF1L88 = ( SE2_q_a[14] & ( KF1L93 & ( (LF1_jdo[17]) # (LF1_take_action_ocimem_b) ) ) ) # ( !SE2_q_a[14] & ( KF1L93 & ( (!LF1_take_action_ocimem_b & (((LF1_jdo[17])))) # (LF1_take_action_ocimem_b & ((!KF1_jtag_rd_d1) # ((!KF1_jtag_ram_rd_d1)))) ) ) ) # ( SE2_q_a[14] & ( !KF1L93 & ( (!LF1_take_action_ocimem_b & (((LF1_jdo[17])))) # (LF1_take_action_ocimem_b & (KF1_jtag_rd_d1 & ((KF1_jtag_ram_rd_d1)))) ) ) ) # ( !SE2_q_a[14] & ( !KF1L93 & ( (!LF1_take_action_ocimem_b & LF1_jdo[17]) ) ) );


--BC4L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~11
BC4L32 = (BC4_saved_grant[0] & TE1_d_writedata[14]);


--BC4L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~12
BC4L33 = (BC4_saved_grant[0] & TE1_d_writedata[15]);


--BC4L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~13
BC4L34 = (BC4_saved_grant[0] & TE1_d_writedata[16]);


--BC4_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_data[34]
BC4_src_data[34] = ((BC4_saved_grant[0] & TE1_d_byteenable[2])) # (BC4_saved_grant[1]);


--SC2L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_payload~2
SC2L46 = (RB7_rp_valid & !UC7L14);


--TE1L905 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data_nxt[0]~0
TE1L905 = ( ZB7L1 & ( TE1L907 & ( (!TE1_av_ld_aligning_data & (((UF1_q_a[16])))) # (TE1_av_ld_aligning_data & (!TE1L656 & (TE1L833))) ) ) ) # ( !ZB7L1 & ( TE1L907 & ( (TE1_av_ld_aligning_data & (!TE1L656 & TE1L833)) ) ) ) # ( ZB7L1 & ( !TE1L907 & ( (!TE1_av_ld_aligning_data) # ((TE1L833) # (TE1L656)) ) ) ) # ( !ZB7L1 & ( !TE1L907 & ( (!TE1_av_ld_aligning_data) # ((TE1L833) # (TE1L656)) ) ) );


--TE1L323 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[16]~17
TE1L323 = ( TE1L138 & ( (!TE1_R_ctrl_shift_rot & ((!TE1_R_ctrl_logic) # ((TE1L366)))) # (TE1_R_ctrl_shift_rot & (((TE1_E_shift_rot_result[16])))) ) ) # ( !TE1L138 & ( (!TE1_R_ctrl_shift_rot & (TE1_R_ctrl_logic & ((TE1L366)))) # (TE1_R_ctrl_shift_rot & (((TE1_E_shift_rot_result[16])))) ) );


--XF1_ram_wren is Bus_Arbiter:u1|RAM_controller:u1|ram_wren
XF1_ram_wren = ( S2_rw & ( (D1_current_state.CPU_0 & (S1_bus_enable & !S1_rw)) ) ) # ( !S2_rw & ( (!D1_current_state.CPU_0 & (((S2_bus_enable)))) # (D1_current_state.CPU_0 & (S1_bus_enable & ((!S1_rw)))) ) );


--D1L24 is Bus_Arbiter:u1|write_data[7]~0
D1L24 = (!D1_current_state.CPU_0 & ((S2_write_data[7]))) # (D1_current_state.CPU_0 & (S1_write_data[7]));


--D1L12 is Bus_Arbiter:u1|byte_enable[1]~0
D1L12 = (!D1_current_state.CPU_0 & ((S2_byte_enable[1]))) # (D1_current_state.CPU_0 & (S1_byte_enable[1]));


--D1L1 is Bus_Arbiter:u1|address[1]~0
D1L1 = (!D1_current_state.CPU_0 & ((S2_address[1]))) # (D1_current_state.CPU_0 & (S1_address[1]));


--D1L2 is Bus_Arbiter:u1|address[2]~1
D1L2 = (!D1_current_state.CPU_0 & ((S2_address[2]))) # (D1_current_state.CPU_0 & (S1_address[2]));


--D1L3 is Bus_Arbiter:u1|address[3]~2
D1L3 = (!D1_current_state.CPU_0 & ((S2_address[3]))) # (D1_current_state.CPU_0 & (S1_address[3]));


--D1L4 is Bus_Arbiter:u1|address[4]~3
D1L4 = (!D1_current_state.CPU_0 & ((S2_address[4]))) # (D1_current_state.CPU_0 & (S1_address[4]));


--D1L5 is Bus_Arbiter:u1|address[5]~4
D1L5 = (!D1_current_state.CPU_0 & ((S2_address[5]))) # (D1_current_state.CPU_0 & (S1_address[5]));


--D1L6 is Bus_Arbiter:u1|address[6]~5
D1L6 = (!D1_current_state.CPU_0 & ((S2_address[6]))) # (D1_current_state.CPU_0 & (S1_address[6]));


--D1L7 is Bus_Arbiter:u1|address[7]~6
D1L7 = (!D1_current_state.CPU_0 & ((S2_address[7]))) # (D1_current_state.CPU_0 & (S1_address[7]));


--D1L8 is Bus_Arbiter:u1|address[8]~7
D1L8 = (!D1_current_state.CPU_0 & ((S2_address[8]))) # (D1_current_state.CPU_0 & (S1_address[8]));


--D1L9 is Bus_Arbiter:u1|address[9]~8
D1L9 = (!D1_current_state.CPU_0 & ((S2_address[9]))) # (D1_current_state.CPU_0 & (S1_address[9]));


--D1L10 is Bus_Arbiter:u1|address[10]~9
D1L10 = (!D1_current_state.CPU_0 & ((S2_address[10]))) # (D1_current_state.CPU_0 & (S1_address[10]));


--DB1_wdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]
--register power-up is low

DB1_wdata[7] = AMPP_FUNCTION(A1L10, A1L11, !A1L2, DB1L98);


--PB4_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0]
--register power-up is low

PB4_counter_reg_bit[0] = DFFEAS(PB4_counter_comb_bita0, CLOCK_50, !VF1_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--PB4_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1]
--register power-up is low

PB4_counter_reg_bit[1] = DFFEAS(PB4_counter_comb_bita1, CLOCK_50, !VF1_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--PB4_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2]
--register power-up is low

PB4_counter_reg_bit[2] = DFFEAS(PB4_counter_comb_bita2, CLOCK_50, !VF1_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--PB4_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3]
--register power-up is low

PB4_counter_reg_bit[3] = DFFEAS(PB4_counter_comb_bita3, CLOCK_50, !VF1_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--PB4_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4]
--register power-up is low

PB4_counter_reg_bit[4] = DFFEAS(PB4_counter_comb_bita4, CLOCK_50, !VF1_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--PB4_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5]
--register power-up is low

PB4_counter_reg_bit[5] = DFFEAS(PB4_counter_comb_bita5, CLOCK_50, !VF1_r_sync_rst,  , U1_wr_rfifo,  ,  ,  ,  );


--PB3_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0]
--register power-up is low

PB3_counter_reg_bit[0] = DFFEAS(PB3_counter_comb_bita0, CLOCK_50, !VF1_r_sync_rst,  , U1L74,  ,  ,  ,  );


--PB3_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1]
--register power-up is low

PB3_counter_reg_bit[1] = DFFEAS(PB3_counter_comb_bita1, CLOCK_50, !VF1_r_sync_rst,  , U1L74,  ,  ,  ,  );


--PB3_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2]
--register power-up is low

PB3_counter_reg_bit[2] = DFFEAS(PB3_counter_comb_bita2, CLOCK_50, !VF1_r_sync_rst,  , U1L74,  ,  ,  ,  );


--PB3_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3]
--register power-up is low

PB3_counter_reg_bit[3] = DFFEAS(PB3_counter_comb_bita3, CLOCK_50, !VF1_r_sync_rst,  , U1L74,  ,  ,  ,  );


--PB3_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4]
--register power-up is low

PB3_counter_reg_bit[4] = DFFEAS(PB3_counter_comb_bita4, CLOCK_50, !VF1_r_sync_rst,  , U1L74,  ,  ,  ,  );


--PB3_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5]
--register power-up is low

PB3_counter_reg_bit[5] = DFFEAS(PB3_counter_comb_bita5, CLOCK_50, !VF1_r_sync_rst,  , U1L74,  ,  ,  ,  );


--UB1L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg~2
UB1L21 = ((UC2L14 & S1_avalon_readdata[15])) # (UB1_data_reg[15]);


--U1_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rvalid
--register power-up is low

U1_rvalid = DFFEAS(U1L87, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L529 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[24]~1
MD1L529 = ( TD2_q_b[24] & ( (!MD1L233 & (((TD2_q_b[0])))) # (MD1L233 & ((!MD1L235) # ((TD2_q_b[8])))) ) ) # ( !TD2_q_b[24] & ( (!MD1L233 & (((TD2_q_b[0])))) # (MD1L233 & (MD1L235 & ((TD2_q_b[8])))) ) );


--MD1L530 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[25]~2
MD1L530 = ( TD2_q_b[25] & ( (!MD1L233 & (((TD2_q_b[1])))) # (MD1L233 & ((!MD1L235) # ((TD2_q_b[9])))) ) ) # ( !TD2_q_b[25] & ( (!MD1L233 & (((TD2_q_b[1])))) # (MD1L233 & (MD1L235 & (TD2_q_b[9]))) ) );


--MD1L531 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[26]~3
MD1L531 = ( TD2_q_b[26] & ( (!MD1L233 & (((TD2_q_b[2])))) # (MD1L233 & ((!MD1L235) # ((TD2_q_b[10])))) ) ) # ( !TD2_q_b[26] & ( (!MD1L233 & (((TD2_q_b[2])))) # (MD1L233 & (MD1L235 & ((TD2_q_b[10])))) ) );


--UB1L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg~3
UB1L22 = ((UC2L14 & S1_avalon_readdata[3])) # (UB1_data_reg[3]);


--MD1_d_writedata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[27]
--register power-up is low

MD1_d_writedata[27] = DFFEAS(MD1L532, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC3L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~27
BC3L50 = (BC3_saved_grant[0] & MD1_d_writedata[27]);


--MD1_d_writedata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[28]
--register power-up is low

MD1_d_writedata[28] = DFFEAS(MD1L533, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC3L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~28
BC3L51 = (BC3_saved_grant[0] & MD1_d_writedata[28]);


--MD1_d_writedata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[29]
--register power-up is low

MD1_d_writedata[29] = DFFEAS(MD1L534, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC3L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~29
BC3L52 = (BC3_saved_grant[0] & MD1_d_writedata[29]);


--MD1_d_writedata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[30]
--register power-up is low

MD1_d_writedata[30] = DFFEAS(MD1L535, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC3L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~30
BC3L53 = (BC3_saved_grant[0] & MD1_d_writedata[30]);


--MD1_d_writedata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[31]
--register power-up is low

MD1_d_writedata[31] = DFFEAS(MD1L536, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC3L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|src_payload~31
BC3L54 = (BC3_saved_grant[0] & MD1_d_writedata[31]);


--UB1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg~4
UB1L23 = ((UC2L14 & S1_avalon_readdata[4])) # (UB1_data_reg[4]);


--UB1L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg~5
UB1L24 = ((UC2L14 & S1_avalon_readdata[5])) # (UB1_data_reg[5]);


--UB1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg~6
UB1L25 = ((UC2L14 & S1_avalon_readdata[8])) # (UB1_data_reg[8]);


--UB1L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg~7
UB1L26 = ((UC2L14 & S1_avalon_readdata[9])) # (UB1_data_reg[9]);


--MD1L905 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~1
MD1L905 = ( TF1_q_a[17] & ( MD1L907 & ( (!MD1_av_ld_aligning_data & (((ZB5L1)))) # (MD1_av_ld_aligning_data & (!MD1L655 & (MD1L832))) ) ) ) # ( !TF1_q_a[17] & ( MD1L907 & ( (MD1_av_ld_aligning_data & (!MD1L655 & MD1L832)) ) ) ) # ( TF1_q_a[17] & ( !MD1L907 & ( (!MD1_av_ld_aligning_data) # ((MD1L832) # (MD1L655)) ) ) ) # ( !TF1_q_a[17] & ( !MD1L907 & ( (!MD1_av_ld_aligning_data) # ((MD1L832) # (MD1L655)) ) ) );


--UB1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg~8
UB1L27 = ((UC2L14 & S1_avalon_readdata[10])) # (UB1_data_reg[10]);


--U1_ac is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac
--register power-up is low

U1_ac = DFFEAS(U1L62, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L908 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~2
MD1L908 = ( TF1_q_a[18] & ( MD1L910 & ( (!MD1_av_ld_aligning_data & (((ZB5L1)))) # (MD1_av_ld_aligning_data & (!MD1L655 & (MD1L832))) ) ) ) # ( !TF1_q_a[18] & ( MD1L910 & ( (MD1_av_ld_aligning_data & (!MD1L655 & MD1L832)) ) ) ) # ( TF1_q_a[18] & ( !MD1L910 & ( (!MD1_av_ld_aligning_data) # ((MD1L832) # (MD1L655)) ) ) ) # ( !TF1_q_a[18] & ( !MD1L910 & ( (!MD1_av_ld_aligning_data) # ((MD1L832) # (MD1L655)) ) ) );


--UB1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg~9
UB1L28 = ((UC2L14 & S1_avalon_readdata[13])) # (UB1_data_reg[13]);


--MD1L917 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~3
MD1L917 = ( TF1_q_a[21] & ( MD1L919 & ( (!MD1_av_ld_aligning_data & (((ZB5L1)))) # (MD1_av_ld_aligning_data & (!MD1L655 & (MD1L832))) ) ) ) # ( !TF1_q_a[21] & ( MD1L919 & ( (MD1_av_ld_aligning_data & (!MD1L655 & MD1L832)) ) ) ) # ( TF1_q_a[21] & ( !MD1L919 & ( (!MD1_av_ld_aligning_data) # ((MD1L832) # (MD1L655)) ) ) ) # ( !TF1_q_a[21] & ( !MD1L919 & ( (!MD1_av_ld_aligning_data) # ((MD1L832) # (MD1L655)) ) ) );


--UB1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg~10
UB1L29 = ((UC2L14 & S1_avalon_readdata[6])) # (UB1_data_reg[6]);


--UB1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg~11
UB1L30 = ((UC2L14 & S1_avalon_readdata[12])) # (UB1_data_reg[12]);


--MD1L914 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~4
MD1L914 = ( TF1_q_a[20] & ( MD1L916 & ( (!MD1_av_ld_aligning_data & (((ZB5L1)))) # (MD1_av_ld_aligning_data & (!MD1L655 & (MD1L832))) ) ) ) # ( !TF1_q_a[20] & ( MD1L916 & ( (MD1_av_ld_aligning_data & (!MD1L655 & MD1L832)) ) ) ) # ( TF1_q_a[20] & ( !MD1L916 & ( (!MD1_av_ld_aligning_data) # ((MD1L832) # (MD1L655)) ) ) ) # ( !TF1_q_a[20] & ( !MD1L916 & ( (!MD1_av_ld_aligning_data) # ((MD1L832) # (MD1L655)) ) ) );


--UB1L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg~12
UB1L31 = ((UC2L14 & S1_avalon_readdata[11])) # (UB1_data_reg[11]);


--MD1L911 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~5
MD1L911 = ( TF1_q_a[19] & ( MD1L913 & ( (!MD1_av_ld_aligning_data & (((ZB5L1)))) # (MD1_av_ld_aligning_data & (!MD1L655 & (MD1L832))) ) ) ) # ( !TF1_q_a[19] & ( MD1L913 & ( (MD1_av_ld_aligning_data & (!MD1L655 & MD1L832)) ) ) ) # ( TF1_q_a[19] & ( !MD1L913 & ( (!MD1_av_ld_aligning_data) # ((MD1L832) # (MD1L655)) ) ) ) # ( !TF1_q_a[19] & ( !MD1L913 & ( (!MD1_av_ld_aligning_data) # ((MD1L832) # (MD1L655)) ) ) );


--UB1L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg~13
UB1L32 = ((UC2L14 & S1_avalon_readdata[14])) # (UB1_data_reg[14]);


--U1_woverflow is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow
--register power-up is low

U1_woverflow = DFFEAS(U1L91, CLOCK_50, !VF1_r_sync_rst,  ,  ,  ,  ,  ,  );


--MD1L920 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~6
MD1L920 = ( TF1_q_a[22] & ( MD1L922 & ( (!MD1_av_ld_aligning_data & (((ZB5L1)))) # (MD1_av_ld_aligning_data & (!MD1L655 & (MD1L832))) ) ) ) # ( !TF1_q_a[22] & ( MD1L922 & ( (MD1_av_ld_aligning_data & (!MD1L655 & MD1L832)) ) ) ) # ( TF1_q_a[22] & ( !MD1L922 & ( (!MD1_av_ld_aligning_data) # ((MD1L832) # (MD1L655)) ) ) ) # ( !TF1_q_a[22] & ( !MD1L922 & ( (!MD1_av_ld_aligning_data) # ((MD1L832) # (MD1L655)) ) ) );


--MD1L446 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[18]~18
MD1L446 = (!MD1_R_ctrl_shift_rot_right & (MD1_E_shift_rot_result[17])) # (MD1_R_ctrl_shift_rot_right & ((MD1_E_shift_rot_result[19])));


--MD1L241 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_logical~0
MD1L241 = (MD1L543 & ((MD1L244) # (MD1L560)));


--MD1_R_ctrl_rot_right_nxt is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right_nxt
MD1_R_ctrl_rot_right_nxt = (MD1L543 & MD1L561);


--MD1L459 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[31]~19
MD1L459 = (!MD1_R_ctrl_shift_rot_right & ((MD1_E_shift_rot_result[30]))) # (MD1_R_ctrl_shift_rot_right & (MD1L394));


--UB1L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg~14
UB1L33 = ((UC2L14 & S1_avalon_readdata[2])) # (UB1_data_reg[2]);


--DB1_rdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[6]
--register power-up is low

DB1_rdata[6] = AMPP_FUNCTION(CLOCK_50, NB1_q_b[6], !VF1_r_sync_rst, DB1L22);


--DB1L79 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~12
DB1L79 = AMPP_FUNCTION(!DB1_td_shift[9], !DB1_count[9], !DB1_rdata[6]);


--WF1_altera_reset_synchronizer_int_chain[1] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]
--register power-up is low

WF1_altera_reset_synchronizer_int_chain[1] = DFFEAS(VCC, CLOCK_50, !VF1L10,  ,  ,  ,  ,  ,  );


--DB2_wdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]
--register power-up is low

DB2_wdata[7] = AMPP_FUNCTION(A1L22, A1L23, !A1L14, DB2L98);


--PB8_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0]
--register power-up is low

PB8_counter_reg_bit[0] = DFFEAS(PB8_counter_comb_bita0, CLOCK_50, !VF2_r_sync_rst,  , U2_wr_rfifo,  ,  ,  ,  );


--PB8_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1]
--register power-up is low

PB8_counter_reg_bit[1] = DFFEAS(PB8_counter_comb_bita1, CLOCK_50, !VF2_r_sync_rst,  , U2_wr_rfifo,  ,  ,  ,  );


--PB8_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2]
--register power-up is low

PB8_counter_reg_bit[2] = DFFEAS(PB8_counter_comb_bita2, CLOCK_50, !VF2_r_sync_rst,  , U2_wr_rfifo,  ,  ,  ,  );


--PB8_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3]
--register power-up is low

PB8_counter_reg_bit[3] = DFFEAS(PB8_counter_comb_bita3, CLOCK_50, !VF2_r_sync_rst,  , U2_wr_rfifo,  ,  ,  ,  );


--PB8_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4]
--register power-up is low

PB8_counter_reg_bit[4] = DFFEAS(PB8_counter_comb_bita4, CLOCK_50, !VF2_r_sync_rst,  , U2_wr_rfifo,  ,  ,  ,  );


--PB8_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5]
--register power-up is low

PB8_counter_reg_bit[5] = DFFEAS(PB8_counter_comb_bita5, CLOCK_50, !VF2_r_sync_rst,  , U2_wr_rfifo,  ,  ,  ,  );


--PB7_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0]
--register power-up is low

PB7_counter_reg_bit[0] = DFFEAS(PB7_counter_comb_bita0, CLOCK_50, !VF2_r_sync_rst,  , U2L72,  ,  ,  ,  );


--PB7_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1]
--register power-up is low

PB7_counter_reg_bit[1] = DFFEAS(PB7_counter_comb_bita1, CLOCK_50, !VF2_r_sync_rst,  , U2L72,  ,  ,  ,  );


--PB7_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2]
--register power-up is low

PB7_counter_reg_bit[2] = DFFEAS(PB7_counter_comb_bita2, CLOCK_50, !VF2_r_sync_rst,  , U2L72,  ,  ,  ,  );


--PB7_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3]
--register power-up is low

PB7_counter_reg_bit[3] = DFFEAS(PB7_counter_comb_bita3, CLOCK_50, !VF2_r_sync_rst,  , U2L72,  ,  ,  ,  );


--PB7_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4]
--register power-up is low

PB7_counter_reg_bit[4] = DFFEAS(PB7_counter_comb_bita4, CLOCK_50, !VF2_r_sync_rst,  , U2L72,  ,  ,  ,  );


--PB7_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5]
--register power-up is low

PB7_counter_reg_bit[5] = DFFEAS(PB7_counter_comb_bita5, CLOCK_50, !VF2_r_sync_rst,  , U2L72,  ,  ,  ,  );


--UB2L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg~2
UB2L22 = ((UC7L14 & S2_avalon_readdata[15])) # (UB2_data_reg[15]);


--U2_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|rvalid
--register power-up is low

U2_rvalid = DFFEAS(U2L85, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L529 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_st_data[24]~1
TE1L529 = ( TD4_q_b[24] & ( (!TE1L233 & (((TD4_q_b[0])))) # (TE1L233 & ((!TE1L235) # ((TD4_q_b[8])))) ) ) # ( !TD4_q_b[24] & ( (!TE1L233 & (((TD4_q_b[0])))) # (TE1L233 & (TE1L235 & ((TD4_q_b[8])))) ) );


--TE1L530 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_st_data[25]~2
TE1L530 = ( TD4_q_b[25] & ( (!TE1L233 & (((TD4_q_b[1])))) # (TE1L233 & ((!TE1L235) # ((TD4_q_b[9])))) ) ) # ( !TD4_q_b[25] & ( (!TE1L233 & (((TD4_q_b[1])))) # (TE1L233 & (TE1L235 & (TD4_q_b[9]))) ) );


--TE1L531 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_st_data[26]~3
TE1L531 = ( TD4_q_b[26] & ( (!TE1L233 & (((TD4_q_b[2])))) # (TE1L233 & ((!TE1L235) # ((TD4_q_b[10])))) ) ) # ( !TD4_q_b[26] & ( (!TE1L233 & (((TD4_q_b[2])))) # (TE1L233 & (TE1L235 & ((TD4_q_b[10])))) ) );


--TE1L241 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_shift_logical~0
TE1L241 = (TE1L544 & ((TE1L244) # (TE1L561)));


--TE1_R_ctrl_rot_right_nxt is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|R_ctrl_rot_right_nxt
TE1_R_ctrl_rot_right_nxt = (TE1L544 & TE1L562);


--TE1L459 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[31]~18
TE1L459 = (!TE1_R_ctrl_shift_rot_right & ((TE1_E_shift_rot_result[30]))) # (TE1_R_ctrl_shift_rot_right & (TE1L394));


--UB2L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg~3
UB2L23 = ((UC7L14 & S2_avalon_readdata[2])) # (UB2_data_reg[2]);


--TE1_d_writedata[27] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[27]
--register power-up is low

TE1_d_writedata[27] = DFFEAS(TE1L532, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC5L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~27
BC5L51 = (BC5_saved_grant[0] & TE1_d_writedata[27]);


--TE1_d_writedata[28] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[28]
--register power-up is low

TE1_d_writedata[28] = DFFEAS(TE1L533, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC5L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~28
BC5L52 = (BC5_saved_grant[0] & TE1_d_writedata[28]);


--TE1_d_writedata[29] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[29]
--register power-up is low

TE1_d_writedata[29] = DFFEAS(TE1L534, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC5L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~29
BC5L53 = (BC5_saved_grant[0] & TE1_d_writedata[29]);


--TE1_d_writedata[30] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[30]
--register power-up is low

TE1_d_writedata[30] = DFFEAS(TE1L535, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC5L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~30
BC5L54 = (BC5_saved_grant[0] & TE1_d_writedata[30]);


--TE1_d_writedata[31] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|d_writedata[31]
--register power-up is low

TE1_d_writedata[31] = DFFEAS(TE1L536, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC5L55 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|src_payload~31
BC5L55 = (BC5_saved_grant[0] & TE1_d_writedata[31]);


--UB2L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg~4
UB2L24 = ((UC7L14 & S2_avalon_readdata[10])) # (UB2_data_reg[10]);


--U2_ac is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|ac
--register power-up is low

U2_ac = DFFEAS(U2L62, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L911 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data_nxt[2]~1
TE1L911 = ( UF1_q_a[18] & ( TE1L913 & ( (!TE1_av_ld_aligning_data & (((ZB7L1)))) # (TE1_av_ld_aligning_data & (!TE1L656 & (TE1L833))) ) ) ) # ( !UF1_q_a[18] & ( TE1L913 & ( (TE1_av_ld_aligning_data & (!TE1L656 & TE1L833)) ) ) ) # ( UF1_q_a[18] & ( !TE1L913 & ( (!TE1_av_ld_aligning_data) # ((TE1L833) # (TE1L656)) ) ) ) # ( !UF1_q_a[18] & ( !TE1L913 & ( (!TE1_av_ld_aligning_data) # ((TE1L833) # (TE1L656)) ) ) );


--UB2L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg~5
UB2L25 = ((UC7L14 & S2_avalon_readdata[9])) # (UB2_data_reg[9]);


--TE1L908 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data_nxt[1]~2
TE1L908 = ( UF1_q_a[17] & ( TE1L910 & ( (!TE1_av_ld_aligning_data & (((ZB7L1)))) # (TE1_av_ld_aligning_data & (!TE1L656 & (TE1L833))) ) ) ) # ( !UF1_q_a[17] & ( TE1L910 & ( (TE1_av_ld_aligning_data & (!TE1L656 & TE1L833)) ) ) ) # ( UF1_q_a[17] & ( !TE1L910 & ( (!TE1_av_ld_aligning_data) # ((TE1L833) # (TE1L656)) ) ) ) # ( !UF1_q_a[17] & ( !TE1L910 & ( (!TE1_av_ld_aligning_data) # ((TE1L833) # (TE1L656)) ) ) );


--UB2L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg~6
UB2L26 = ((UC7L14 & S2_avalon_readdata[8])) # (UB2_data_reg[8]);


--UB2L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg~7
UB2L27 = ((UC7L14 & S2_avalon_readdata[6])) # (UB2_data_reg[6]);


--UB2L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg~8
UB2L28 = ((UC7L14 & S2_avalon_readdata[5])) # (UB2_data_reg[5]);


--UB2L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg~9
UB2L29 = ((UC7L14 & S2_avalon_readdata[4])) # (UB2_data_reg[4]);


--UB2L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg~10
UB2L30 = ((UC7L14 & S2_avalon_readdata[3])) # (UB2_data_reg[3]);


--TE1L446 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[18]~19
TE1L446 = (!TE1_R_ctrl_shift_rot_right & (TE1_E_shift_rot_result[17])) # (TE1_R_ctrl_shift_rot_right & ((TE1_E_shift_rot_result[19])));


--UB2L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg~11
UB2L31 = ((UC7L14 & S2_avalon_readdata[14])) # (UB2_data_reg[14]);


--U2_woverflow is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|woverflow
--register power-up is low

U2_woverflow = DFFEAS(U2L88, CLOCK_50, !VF2_r_sync_rst,  ,  ,  ,  ,  ,  );


--TE1L923 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data_nxt[6]~3
TE1L923 = ( UF1_q_a[22] & ( TE1L925 & ( (!TE1_av_ld_aligning_data & (((ZB7L1)))) # (TE1_av_ld_aligning_data & (!TE1L656 & (TE1L833))) ) ) ) # ( !UF1_q_a[22] & ( TE1L925 & ( (TE1_av_ld_aligning_data & (!TE1L656 & TE1L833)) ) ) ) # ( UF1_q_a[22] & ( !TE1L925 & ( (!TE1_av_ld_aligning_data) # ((TE1L833) # (TE1L656)) ) ) ) # ( !UF1_q_a[22] & ( !TE1L925 & ( (!TE1_av_ld_aligning_data) # ((TE1L833) # (TE1L656)) ) ) );


--UB2L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg~12
UB2L32 = ((UC7L14 & S2_avalon_readdata[13])) # (UB2_data_reg[13]);


--TE1L920 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data_nxt[5]~4
TE1L920 = ( UF1_q_a[21] & ( TE1L922 & ( (!TE1_av_ld_aligning_data & (((ZB7L1)))) # (TE1_av_ld_aligning_data & (!TE1L656 & (TE1L833))) ) ) ) # ( !UF1_q_a[21] & ( TE1L922 & ( (TE1_av_ld_aligning_data & (!TE1L656 & TE1L833)) ) ) ) # ( UF1_q_a[21] & ( !TE1L922 & ( (!TE1_av_ld_aligning_data) # ((TE1L833) # (TE1L656)) ) ) ) # ( !UF1_q_a[21] & ( !TE1L922 & ( (!TE1_av_ld_aligning_data) # ((TE1L833) # (TE1L656)) ) ) );


--UB2L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg~13
UB2L33 = ((UC7L14 & S2_avalon_readdata[12])) # (UB2_data_reg[12]);


--TE1L917 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data_nxt[4]~5
TE1L917 = ( UF1_q_a[20] & ( TE1L919 & ( (!TE1_av_ld_aligning_data & (((ZB7L1)))) # (TE1_av_ld_aligning_data & (!TE1L656 & (TE1L833))) ) ) ) # ( !UF1_q_a[20] & ( TE1L919 & ( (TE1_av_ld_aligning_data & (!TE1L656 & TE1L833)) ) ) ) # ( UF1_q_a[20] & ( !TE1L919 & ( (!TE1_av_ld_aligning_data) # ((TE1L833) # (TE1L656)) ) ) ) # ( !UF1_q_a[20] & ( !TE1L919 & ( (!TE1_av_ld_aligning_data) # ((TE1L833) # (TE1L656)) ) ) );


--UB2L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg~14
UB2L34 = ((UC7L14 & S2_avalon_readdata[11])) # (UB2_data_reg[11]);


--TE1L914 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data_nxt[3]~6
TE1L914 = ( UF1_q_a[19] & ( TE1L916 & ( (!TE1_av_ld_aligning_data & (((ZB7L1)))) # (TE1_av_ld_aligning_data & (!TE1L656 & (TE1L833))) ) ) ) # ( !UF1_q_a[19] & ( TE1L916 & ( (TE1_av_ld_aligning_data & (!TE1L656 & TE1L833)) ) ) ) # ( UF1_q_a[19] & ( !TE1L916 & ( (!TE1_av_ld_aligning_data) # ((TE1L833) # (TE1L656)) ) ) ) # ( !UF1_q_a[19] & ( !TE1L916 & ( (!TE1_av_ld_aligning_data) # ((TE1L833) # (TE1L656)) ) ) );


--DB2_rdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[6]
--register power-up is low

DB2_rdata[6] = AMPP_FUNCTION(CLOCK_50, NB3_q_b[6], !VF2_r_sync_rst, DB2L22);


--DB2L79 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~12
DB2L79 = AMPP_FUNCTION(!DB2_td_shift[9], !DB2_count[9], !DB2_rdata[6]);


--WF3_altera_reset_synchronizer_int_chain[1] is nios_system:u0|nios_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]
--register power-up is low

WF3_altera_reset_synchronizer_int_chain[1] = DFFEAS(VCC, CLOCK_50, !VF2L10,  ,  ,  ,  ,  ,  );


--BC2L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~14
BC2L35 = (BC2_saved_grant[0] & MD1_d_writedata[25]);


--D1L17 is Bus_Arbiter:u1|write_data[0]~1
D1L17 = (!D1_current_state.CPU_0 & ((S2_write_data[0]))) # (D1_current_state.CPU_0 & (S1_write_data[0]));


--DB1_wdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]
--register power-up is low

DB1_wdata[0] = AMPP_FUNCTION(A1L10, A1L11, !A1L2, DB1L96);


--MD1L348 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~0
MD1L348 = ( MD1L564 & ( (!MD1L543 & (!MD1L545 & !MD1L546)) ) ) # ( !MD1L564 & ( (!MD1L545 & (!MD1L546 & ((!MD1L543) # (!MD1L562)))) ) );


--MD1L349 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~1
MD1L349 = (MD1_R_valid & (((!MD1L348) # (MD1L557)) # (MD1L551)));


--SC1L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[30]~21
SC1L42 = (!SC1L44 & ((!ZB4L1) # (!VB4_av_readdata_pre[30])));


--SC1_src_data[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[30]
SC1_src_data[30] = ( SC1L42 & ( (!ZB5L1 & (((S1_avalon_readdata[14] & SC1L46)))) # (ZB5L1 & (((S1_avalon_readdata[14] & SC1L46)) # (TF1_q_a[30]))) ) ) # ( !SC1L42 );


--MD1L337 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[30]~18
MD1L337 = ( MD1_E_shift_rot_result[30] & ( ((!MD1_R_ctrl_logic & ((MD1L134))) # (MD1_R_ctrl_logic & (MD1L380))) # (MD1_R_ctrl_shift_rot) ) ) # ( !MD1_E_shift_rot_result[30] & ( (!MD1_R_ctrl_shift_rot & ((!MD1_R_ctrl_logic & ((MD1L134))) # (MD1_R_ctrl_logic & (MD1L380)))) ) );


--MD1L328 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[21]~19
MD1L328 = ( MD1L146 & ( (!MD1_R_ctrl_shift_rot & ((!MD1_R_ctrl_logic) # ((MD1L371)))) # (MD1_R_ctrl_shift_rot & (((MD1_E_shift_rot_result[21])))) ) ) # ( !MD1L146 & ( (!MD1_R_ctrl_shift_rot & (MD1_R_ctrl_logic & (MD1L371))) # (MD1_R_ctrl_shift_rot & (((MD1_E_shift_rot_result[21])))) ) );


--MD1L327 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[20]~20
MD1L327 = ( MD1L150 & ( (!MD1_R_ctrl_shift_rot & ((!MD1_R_ctrl_logic) # ((MD1L370)))) # (MD1_R_ctrl_shift_rot & (((MD1_E_shift_rot_result[20])))) ) ) # ( !MD1L150 & ( (!MD1_R_ctrl_shift_rot & (MD1_R_ctrl_logic & (MD1L370))) # (MD1_R_ctrl_shift_rot & (((MD1_E_shift_rot_result[20])))) ) );


--MD1L326 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[19]~21
MD1L326 = ( MD1L154 & ( (!MD1_R_ctrl_shift_rot & ((!MD1_R_ctrl_logic) # ((MD1L369)))) # (MD1_R_ctrl_shift_rot & (((MD1_E_shift_rot_result[19])))) ) ) # ( !MD1L154 & ( (!MD1_R_ctrl_shift_rot & (MD1_R_ctrl_logic & (MD1L369))) # (MD1_R_ctrl_shift_rot & (((MD1_E_shift_rot_result[19])))) ) );


--MD1L325 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[18]~22
MD1L325 = ( MD1L158 & ( (!MD1_R_ctrl_shift_rot & ((!MD1_R_ctrl_logic) # ((MD1L368)))) # (MD1_R_ctrl_shift_rot & (((MD1_E_shift_rot_result[18])))) ) ) # ( !MD1L158 & ( (!MD1_R_ctrl_shift_rot & (MD1_R_ctrl_logic & (MD1L368))) # (MD1_R_ctrl_shift_rot & (((MD1_E_shift_rot_result[18])))) ) );


--MD1L324 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[17]~23
MD1L324 = ( MD1L162 & ( (!MD1_R_ctrl_shift_rot & ((!MD1_R_ctrl_logic) # ((MD1L367)))) # (MD1_R_ctrl_shift_rot & (((MD1_E_shift_rot_result[17])))) ) ) # ( !MD1L162 & ( (!MD1_R_ctrl_shift_rot & (MD1_R_ctrl_logic & (MD1L367))) # (MD1_R_ctrl_shift_rot & (((MD1_E_shift_rot_result[17])))) ) );


--MD1L330 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[23]~24
MD1L330 = ( MD1L166 & ( (!MD1_R_ctrl_shift_rot & ((!MD1_R_ctrl_logic) # ((MD1L373)))) # (MD1_R_ctrl_shift_rot & (((MD1_E_shift_rot_result[23])))) ) ) # ( !MD1L166 & ( (!MD1_R_ctrl_shift_rot & (MD1_R_ctrl_logic & (MD1L373))) # (MD1_R_ctrl_shift_rot & (((MD1_E_shift_rot_result[23])))) ) );


--MD1L329 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[22]~25
MD1L329 = ( MD1L170 & ( (!MD1_R_ctrl_shift_rot & ((!MD1_R_ctrl_logic) # ((MD1L372)))) # (MD1_R_ctrl_shift_rot & (((MD1_E_shift_rot_result[22])))) ) ) # ( !MD1L170 & ( (!MD1_R_ctrl_shift_rot & (MD1_R_ctrl_logic & (MD1L372))) # (MD1_R_ctrl_shift_rot & (((MD1_E_shift_rot_result[22])))) ) );


--SC1_src_data[25] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[25]
SC1_src_data[25] = ( S1_avalon_readdata[9] & ( SC1L46 ) ) # ( !S1_avalon_readdata[9] & ( SC1L46 & ( (!ZB4L1 & (ZB5L1 & ((TF1_q_a[25])))) # (ZB4L1 & (((ZB5L1 & TF1_q_a[25])) # (VB4_av_readdata_pre[25]))) ) ) ) # ( S1_avalon_readdata[9] & ( !SC1L46 & ( (!ZB4L1 & (ZB5L1 & ((TF1_q_a[25])))) # (ZB4L1 & (((ZB5L1 & TF1_q_a[25])) # (VB4_av_readdata_pre[25]))) ) ) ) # ( !S1_avalon_readdata[9] & ( !SC1L46 & ( (!ZB4L1 & (ZB5L1 & ((TF1_q_a[25])))) # (ZB4L1 & (((ZB5L1 & TF1_q_a[25])) # (VB4_av_readdata_pre[25]))) ) ) );


--MD1L332 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[25]~26
MD1L332 = ( MD1L174 & ( (!MD1_R_ctrl_shift_rot & ((!MD1_R_ctrl_logic) # ((MD1L375)))) # (MD1_R_ctrl_shift_rot & (((MD1_E_shift_rot_result[25])))) ) ) # ( !MD1L174 & ( (!MD1_R_ctrl_shift_rot & (MD1_R_ctrl_logic & (MD1L375))) # (MD1_R_ctrl_shift_rot & (((MD1_E_shift_rot_result[25])))) ) );


--SC1L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[24]~22
SC1L33 = (!SC1L44 & ((!ZB4L1) # (!VB4_av_readdata_pre[24])));


--SC1_src_data[24] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[24]
SC1_src_data[24] = ( SC1L33 & ( (!ZB5L1 & (((S1_avalon_readdata[8] & SC1L46)))) # (ZB5L1 & (((S1_avalon_readdata[8] & SC1L46)) # (TF1_q_a[24]))) ) ) # ( !SC1L33 );


--MD1L331 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[24]~27
MD1L331 = ( MD1L178 & ( (!MD1_R_ctrl_shift_rot & ((!MD1_R_ctrl_logic) # ((MD1L374)))) # (MD1_R_ctrl_shift_rot & (((MD1_E_shift_rot_result[24])))) ) ) # ( !MD1L178 & ( (!MD1_R_ctrl_shift_rot & (MD1_R_ctrl_logic & (MD1L374))) # (MD1_R_ctrl_shift_rot & (((MD1_E_shift_rot_result[24])))) ) );


--SC1_src_data[27] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[27]
SC1_src_data[27] = ( S1_avalon_readdata[11] & ( SC1L46 ) ) # ( !S1_avalon_readdata[11] & ( SC1L46 & ( (!ZB4L1 & (ZB5L1 & ((TF1_q_a[27])))) # (ZB4L1 & (((ZB5L1 & TF1_q_a[27])) # (VB4_av_readdata_pre[27]))) ) ) ) # ( S1_avalon_readdata[11] & ( !SC1L46 & ( (!ZB4L1 & (ZB5L1 & ((TF1_q_a[27])))) # (ZB4L1 & (((ZB5L1 & TF1_q_a[27])) # (VB4_av_readdata_pre[27]))) ) ) ) # ( !S1_avalon_readdata[11] & ( !SC1L46 & ( (!ZB4L1 & (ZB5L1 & ((TF1_q_a[27])))) # (ZB4L1 & (((ZB5L1 & TF1_q_a[27])) # (VB4_av_readdata_pre[27]))) ) ) );


--MD1L334 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[27]~28
MD1L334 = ( MD1L182 & ( (!MD1_R_ctrl_shift_rot & ((!MD1_R_ctrl_logic) # ((MD1L377)))) # (MD1_R_ctrl_shift_rot & (((MD1_E_shift_rot_result[27])))) ) ) # ( !MD1L182 & ( (!MD1_R_ctrl_shift_rot & (MD1_R_ctrl_logic & (MD1L377))) # (MD1_R_ctrl_shift_rot & (((MD1_E_shift_rot_result[27])))) ) );


--SC1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[26]~23
SC1L36 = (!SC1L44 & ((!ZB4L1) # (!VB4_av_readdata_pre[26])));


--SC1_src_data[26] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[26]
SC1_src_data[26] = ( SC1L36 & ( (!ZB5L1 & (((S1_avalon_readdata[10] & SC1L46)))) # (ZB5L1 & (((S1_avalon_readdata[10] & SC1L46)) # (TF1_q_a[26]))) ) ) # ( !SC1L36 );


--MD1L333 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[26]~29
MD1L333 = ( MD1L186 & ( (!MD1_R_ctrl_shift_rot & ((!MD1_R_ctrl_logic) # ((MD1L376)))) # (MD1_R_ctrl_shift_rot & (((MD1_E_shift_rot_result[26])))) ) ) # ( !MD1L186 & ( (!MD1_R_ctrl_shift_rot & (MD1_R_ctrl_logic & (MD1L376))) # (MD1_R_ctrl_shift_rot & (((MD1_E_shift_rot_result[26])))) ) );


--SC1_src_data[31] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[31]
SC1_src_data[31] = ( TF1_q_a[31] & ( SC1L46 & ( (((ZB4L1 & VB4_av_readdata_pre[31])) # (S1_avalon_readdata[15])) # (ZB5L1) ) ) ) # ( !TF1_q_a[31] & ( SC1L46 & ( ((ZB4L1 & VB4_av_readdata_pre[31])) # (S1_avalon_readdata[15]) ) ) ) # ( TF1_q_a[31] & ( !SC1L46 & ( ((ZB4L1 & VB4_av_readdata_pre[31])) # (ZB5L1) ) ) ) # ( !TF1_q_a[31] & ( !SC1L46 & ( (ZB4L1 & VB4_av_readdata_pre[31]) ) ) );


--MD1L338 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[31]~30
MD1L338 = ( MD1_E_shift_rot_result[31] & ( ((!MD1_R_ctrl_logic & ((MD1L130))) # (MD1_R_ctrl_logic & (MD1L381))) # (MD1_R_ctrl_shift_rot) ) ) # ( !MD1_E_shift_rot_result[31] & ( (!MD1_R_ctrl_shift_rot & ((!MD1_R_ctrl_logic & ((MD1L130))) # (MD1_R_ctrl_logic & (MD1L381)))) ) );


--SC1L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[29]~24
SC1L40 = (!SC1L44 & ((!ZB4L1) # (!VB4_av_readdata_pre[29])));


--SC1_src_data[29] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[29]
SC1_src_data[29] = ( SC1L40 & ( (!ZB5L1 & (((S1_avalon_readdata[13] & SC1L46)))) # (ZB5L1 & (((S1_avalon_readdata[13] & SC1L46)) # (TF1_q_a[29]))) ) ) # ( !SC1L40 );


--MD1L336 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[29]~31
MD1L336 = ( MD1_E_shift_rot_result[29] & ( ((!MD1_R_ctrl_logic & ((MD1L142))) # (MD1_R_ctrl_logic & (MD1L379))) # (MD1_R_ctrl_shift_rot) ) ) # ( !MD1_E_shift_rot_result[29] & ( (!MD1_R_ctrl_shift_rot & ((!MD1_R_ctrl_logic & ((MD1L142))) # (MD1_R_ctrl_logic & (MD1L379)))) ) );


--SC1_src_data[28] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[28]
SC1_src_data[28] = ( S1_avalon_readdata[12] & ( SC1L46 ) ) # ( !S1_avalon_readdata[12] & ( SC1L46 & ( (!ZB4L1 & (ZB5L1 & ((TF1_q_a[28])))) # (ZB4L1 & (((ZB5L1 & TF1_q_a[28])) # (VB4_av_readdata_pre[28]))) ) ) ) # ( S1_avalon_readdata[12] & ( !SC1L46 & ( (!ZB4L1 & (ZB5L1 & ((TF1_q_a[28])))) # (ZB4L1 & (((ZB5L1 & TF1_q_a[28])) # (VB4_av_readdata_pre[28]))) ) ) ) # ( !S1_avalon_readdata[12] & ( !SC1L46 & ( (!ZB4L1 & (ZB5L1 & ((TF1_q_a[28])))) # (ZB4L1 & (((ZB5L1 & TF1_q_a[28])) # (VB4_av_readdata_pre[28]))) ) ) );


--MD1L335 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[28]~32
MD1L335 = ( MD1L190 & ( (!MD1_R_ctrl_shift_rot & ((!MD1_R_ctrl_logic) # ((MD1L378)))) # (MD1_R_ctrl_shift_rot & (((MD1_E_shift_rot_result[28])))) ) ) # ( !MD1L190 & ( (!MD1_R_ctrl_shift_rot & (MD1_R_ctrl_logic & (MD1L378))) # (MD1_R_ctrl_shift_rot & (((MD1_E_shift_rot_result[28])))) ) );


--FE1_MonDReg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]
--register power-up is low

FE1_MonDReg[8] = DFFEAS(FE1L90, CLOCK_50,  ,  , FE1L50,  ,  ,  ,  );


--JE1L88 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~45
JE1L88 = ( FE1_MonDReg[8] & ( (!GE1L2 & ((!A1L29) # ((WD1_break_readreg[8])))) # (GE1L2 & (((JE1_sr[10])))) ) ) # ( !FE1_MonDReg[8] & ( (!GE1L2 & (A1L29 & ((WD1_break_readreg[8])))) # (GE1L2 & (((JE1_sr[10])))) ) );


--HE1_jdo[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]
--register power-up is low

HE1_jdo[10] = DFFEAS(JE1_sr[10], CLOCK_50,  ,  , HE1_update_jdo_strobe,  ,  ,  ,  );


--QD1_writedata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[6]
--register power-up is low

QD1_writedata[6] = DFFEAS(BC2L42, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FE1L125 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~20
FE1L125 = (!FE1_jtag_ram_access & ((QD1_writedata[6]))) # (FE1_jtag_ram_access & (FE1_MonDReg[6]));


--UB1L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_rsp_width_adapter|data_reg~15
UB1L34 = ((UC2L14 & S1_avalon_readdata[1])) # (UB1_data_reg[1]);


--FE1L89 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~8
FE1L89 = ( SE1_q_a[18] & ( FE1L94 & ( (!HE1_take_action_ocimem_b & (HE1_jdo[21])) # (HE1_take_action_ocimem_b & (((!FE1_MonAReg[2]) # (FE1_jtag_ram_rd_d1)))) ) ) ) # ( !SE1_q_a[18] & ( FE1L94 & ( (!HE1_take_action_ocimem_b & (HE1_jdo[21])) # (HE1_take_action_ocimem_b & (((!FE1_jtag_ram_rd_d1 & !FE1_MonAReg[2])))) ) ) ) # ( SE1_q_a[18] & ( !FE1L94 & ( (!HE1_take_action_ocimem_b & (HE1_jdo[21])) # (HE1_take_action_ocimem_b & ((FE1_jtag_ram_rd_d1))) ) ) ) # ( !SE1_q_a[18] & ( !FE1L94 & ( (!HE1_take_action_ocimem_b & HE1_jdo[21]) ) ) );


--QD1_writedata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[17]
--register power-up is low

QD1_writedata[17] = DFFEAS(BC2L43, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FE1L136 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~21
FE1L136 = (!FE1_jtag_ram_access & ((QD1_writedata[17]))) # (FE1_jtag_ram_access & (FE1_MonDReg[17]));


--JE1L89 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~46
JE1L89 = ( WD1_break_readreg[15] & ( (!GE1L2 & (((FE1_MonDReg[15])) # (A1L29))) # (GE1L2 & (((JE1_sr[17])))) ) ) # ( !WD1_break_readreg[15] & ( (!GE1L2 & (!A1L29 & ((FE1_MonDReg[15])))) # (GE1L2 & (((JE1_sr[17])))) ) );


--BC2L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~15
BC2L36 = (BC2_saved_grant[0] & MD1_d_writedata[26]);


--BC2L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~16
BC2L37 = (BC2_saved_grant[0] & MD1_d_writedata[27]);


--BC2L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~17
BC2L38 = (BC2_saved_grant[0] & MD1_d_writedata[28]);


--BC2L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~18
BC2L39 = (BC2_saved_grant[0] & MD1_d_writedata[29]);


--BC2L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~19
BC2L40 = (BC2_saved_grant[0] & MD1_d_writedata[30]);


--BC2L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~20
BC2L41 = (BC2_saved_grant[0] & MD1_d_writedata[31]);


--QD1_writedata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[8]
--register power-up is low

QD1_writedata[8] = DFFEAS(BC2L44, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FE1L127 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~22
FE1L127 = (!FE1_jtag_ram_access & ((QD1_writedata[8]))) # (FE1_jtag_ram_access & (FE1_MonDReg[8]));


--QD1_writedata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[9]
--register power-up is low

QD1_writedata[9] = DFFEAS(BC2L45, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FE1L128 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~23
FE1L128 = (!FE1_jtag_ram_access & ((QD1_writedata[9]))) # (FE1_jtag_ram_access & (FE1_MonDReg[9]));


--QD1_writedata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[10]
--register power-up is low

QD1_writedata[10] = DFFEAS(BC2L46, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FE1L129 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~24
FE1L129 = (!FE1_jtag_ram_access & ((QD1_writedata[10]))) # (FE1_jtag_ram_access & (FE1_MonDReg[10]));


--QD1_writedata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[7]
--register power-up is low

QD1_writedata[7] = DFFEAS(BC2L47, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FE1L126 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~25
FE1L126 = (!FE1_jtag_ram_access & ((QD1_writedata[7]))) # (FE1_jtag_ram_access & (FE1_MonDReg[7]));


--A1L9 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_udr
A1L9 = INPUT();


--DB1L20 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate~0
DB1L20 = AMPP_FUNCTION(!A1L4, !A1L13, !A1L3, !DB1_jupdate, !A1L9);


--JE1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~47
JE1L90 = ( FE1_MonDReg[22] & ( (!GE1L2 & ((!A1L29) # ((WD1_break_readreg[22])))) # (GE1L2 & (((JE1_sr[24])))) ) ) # ( !FE1_MonDReg[22] & ( (!GE1L2 & (A1L29 & ((WD1_break_readreg[22])))) # (GE1L2 & (((JE1_sr[24])))) ) );


--QD1_writedata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[20]
--register power-up is low

QD1_writedata[20] = DFFEAS(BC2L48, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FE1L139 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~26
FE1L139 = (!FE1_jtag_ram_access & ((QD1_writedata[20]))) # (FE1_jtag_ram_access & (FE1_MonDReg[20]));


--QD1_writedata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[19]
--register power-up is low

QD1_writedata[19] = DFFEAS(BC2L49, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FE1L138 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~27
FE1L138 = (!FE1_jtag_ram_access & ((QD1_writedata[19]))) # (FE1_jtag_ram_access & (FE1_MonDReg[19]));


--JE1_sr[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[15]
--register power-up is low

JE1_sr[15] = DFFEAS(JE1L94, A1L48,  ,  ,  ,  ,  ,  ,  );


--BC4L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~14
BC4L35 = (BC4_saved_grant[0] & TE1_d_writedata[25]);


--DB2_wdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]
--register power-up is low

DB2_wdata[0] = AMPP_FUNCTION(A1L22, A1L23, !A1L14, DB2L96);


--TE1L348 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_invert_arith_src_msb~0
TE1L348 = ( TE1L565 & ( (!TE1L544 & (!TE1L546 & !TE1L547)) ) ) # ( !TE1L565 & ( (!TE1L546 & (!TE1L547 & ((!TE1L544) # (!TE1L563)))) ) );


--TE1L349 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_invert_arith_src_msb~1
TE1L349 = (TE1_R_valid & (((!TE1L348) # (TE1L558)) # (TE1L552)));


--TE1L329 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[22]~18
TE1L329 = ( TE1L146 & ( (!TE1_R_ctrl_shift_rot & ((!TE1_R_ctrl_logic) # ((TE1L372)))) # (TE1_R_ctrl_shift_rot & (((TE1_E_shift_rot_result[22])))) ) ) # ( !TE1L146 & ( (!TE1_R_ctrl_shift_rot & (TE1_R_ctrl_logic & (TE1L372))) # (TE1_R_ctrl_shift_rot & (((TE1_E_shift_rot_result[22])))) ) );


--TE1L326 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[19]~19
TE1L326 = ( TE1L150 & ( (!TE1_R_ctrl_shift_rot & ((!TE1_R_ctrl_logic) # ((TE1L369)))) # (TE1_R_ctrl_shift_rot & (((TE1_E_shift_rot_result[19])))) ) ) # ( !TE1L150 & ( (!TE1_R_ctrl_shift_rot & (TE1_R_ctrl_logic & (TE1L369))) # (TE1_R_ctrl_shift_rot & (((TE1_E_shift_rot_result[19])))) ) );


--TE1L325 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[18]~20
TE1L325 = ( TE1L154 & ( (!TE1_R_ctrl_shift_rot & ((!TE1_R_ctrl_logic) # ((TE1L368)))) # (TE1_R_ctrl_shift_rot & (((TE1_E_shift_rot_result[18])))) ) ) # ( !TE1L154 & ( (!TE1_R_ctrl_shift_rot & (TE1_R_ctrl_logic & (TE1L368))) # (TE1_R_ctrl_shift_rot & (((TE1_E_shift_rot_result[18])))) ) );


--TE1L324 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[17]~21
TE1L324 = ( TE1L158 & ( (!TE1_R_ctrl_shift_rot & ((!TE1_R_ctrl_logic) # ((TE1L367)))) # (TE1_R_ctrl_shift_rot & (((TE1_E_shift_rot_result[17])))) ) ) # ( !TE1L158 & ( (!TE1_R_ctrl_shift_rot & (TE1_R_ctrl_logic & (TE1L367))) # (TE1_R_ctrl_shift_rot & (((TE1_E_shift_rot_result[17])))) ) );


--TE1L328 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[21]~22
TE1L328 = ( TE1L162 & ( (!TE1_R_ctrl_shift_rot & ((!TE1_R_ctrl_logic) # ((TE1L371)))) # (TE1_R_ctrl_shift_rot & (((TE1_E_shift_rot_result[21])))) ) ) # ( !TE1L162 & ( (!TE1_R_ctrl_shift_rot & (TE1_R_ctrl_logic & (TE1L371))) # (TE1_R_ctrl_shift_rot & (((TE1_E_shift_rot_result[21])))) ) );


--TE1L330 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[23]~23
TE1L330 = ( TE1L166 & ( (!TE1_R_ctrl_shift_rot & ((!TE1_R_ctrl_logic) # ((TE1L373)))) # (TE1_R_ctrl_shift_rot & (((TE1_E_shift_rot_result[23])))) ) ) # ( !TE1L166 & ( (!TE1_R_ctrl_shift_rot & (TE1_R_ctrl_logic & (TE1L373))) # (TE1_R_ctrl_shift_rot & (((TE1_E_shift_rot_result[23])))) ) );


--TE1L327 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[20]~24
TE1L327 = ( TE1L170 & ( (!TE1_R_ctrl_shift_rot & ((!TE1_R_ctrl_logic) # ((TE1L370)))) # (TE1_R_ctrl_shift_rot & (((TE1_E_shift_rot_result[20])))) ) ) # ( !TE1L170 & ( (!TE1_R_ctrl_shift_rot & (TE1_R_ctrl_logic & (TE1L370))) # (TE1_R_ctrl_shift_rot & (((TE1_E_shift_rot_result[20])))) ) );


--SC2_src_data[25] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[25]
SC2_src_data[25] = ( S2_avalon_readdata[9] & ( SC2L46 ) ) # ( !S2_avalon_readdata[9] & ( SC2L46 & ( (!ZB6L1 & (ZB7L1 & ((UF1_q_a[25])))) # (ZB6L1 & (((ZB7L1 & UF1_q_a[25])) # (VB8_av_readdata_pre[25]))) ) ) ) # ( S2_avalon_readdata[9] & ( !SC2L46 & ( (!ZB6L1 & (ZB7L1 & ((UF1_q_a[25])))) # (ZB6L1 & (((ZB7L1 & UF1_q_a[25])) # (VB8_av_readdata_pre[25]))) ) ) ) # ( !S2_avalon_readdata[9] & ( !SC2L46 & ( (!ZB6L1 & (ZB7L1 & ((UF1_q_a[25])))) # (ZB6L1 & (((ZB7L1 & UF1_q_a[25])) # (VB8_av_readdata_pre[25]))) ) ) );


--TE1L332 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[25]~25
TE1L332 = ( TE1L174 & ( (!TE1_R_ctrl_shift_rot & ((!TE1_R_ctrl_logic) # ((TE1L375)))) # (TE1_R_ctrl_shift_rot & (((TE1_E_shift_rot_result[25])))) ) ) # ( !TE1L174 & ( (!TE1_R_ctrl_shift_rot & (TE1_R_ctrl_logic & (TE1L375))) # (TE1_R_ctrl_shift_rot & (((TE1_E_shift_rot_result[25])))) ) );


--SC2L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[24]~21
SC2L33 = (!SC2L44 & ((!ZB6L1) # (!VB8_av_readdata_pre[24])));


--SC2_src_data[24] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[24]
SC2_src_data[24] = ( SC2L33 & ( (!ZB7L1 & (((S2_avalon_readdata[8] & SC2L46)))) # (ZB7L1 & (((S2_avalon_readdata[8] & SC2L46)) # (UF1_q_a[24]))) ) ) # ( !SC2L33 );


--TE1L331 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[24]~26
TE1L331 = ( TE1L178 & ( (!TE1_R_ctrl_shift_rot & ((!TE1_R_ctrl_logic) # ((TE1L374)))) # (TE1_R_ctrl_shift_rot & (((TE1_E_shift_rot_result[24])))) ) ) # ( !TE1L178 & ( (!TE1_R_ctrl_shift_rot & (TE1_R_ctrl_logic & (TE1L374))) # (TE1_R_ctrl_shift_rot & (((TE1_E_shift_rot_result[24])))) ) );


--SC2_src_data[27] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[27]
SC2_src_data[27] = ( S2_avalon_readdata[11] & ( SC2L46 ) ) # ( !S2_avalon_readdata[11] & ( SC2L46 & ( (!ZB6L1 & (ZB7L1 & ((UF1_q_a[27])))) # (ZB6L1 & (((ZB7L1 & UF1_q_a[27])) # (VB8_av_readdata_pre[27]))) ) ) ) # ( S2_avalon_readdata[11] & ( !SC2L46 & ( (!ZB6L1 & (ZB7L1 & ((UF1_q_a[27])))) # (ZB6L1 & (((ZB7L1 & UF1_q_a[27])) # (VB8_av_readdata_pre[27]))) ) ) ) # ( !S2_avalon_readdata[11] & ( !SC2L46 & ( (!ZB6L1 & (ZB7L1 & ((UF1_q_a[27])))) # (ZB6L1 & (((ZB7L1 & UF1_q_a[27])) # (VB8_av_readdata_pre[27]))) ) ) );


--TE1L334 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[27]~27
TE1L334 = ( TE1L182 & ( (!TE1_R_ctrl_shift_rot & ((!TE1_R_ctrl_logic) # ((TE1L377)))) # (TE1_R_ctrl_shift_rot & (((TE1_E_shift_rot_result[27])))) ) ) # ( !TE1L182 & ( (!TE1_R_ctrl_shift_rot & (TE1_R_ctrl_logic & (TE1L377))) # (TE1_R_ctrl_shift_rot & (((TE1_E_shift_rot_result[27])))) ) );


--SC2L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[26]~22
SC2L36 = (!SC2L44 & ((!ZB6L1) # (!VB8_av_readdata_pre[26])));


--SC2_src_data[26] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[26]
SC2_src_data[26] = ( SC2L36 & ( (!ZB7L1 & (((S2_avalon_readdata[10] & SC2L46)))) # (ZB7L1 & (((S2_avalon_readdata[10] & SC2L46)) # (UF1_q_a[26]))) ) ) # ( !SC2L36 );


--TE1L333 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[26]~28
TE1L333 = ( TE1L186 & ( (!TE1_R_ctrl_shift_rot & ((!TE1_R_ctrl_logic) # ((TE1L376)))) # (TE1_R_ctrl_shift_rot & (((TE1_E_shift_rot_result[26])))) ) ) # ( !TE1L186 & ( (!TE1_R_ctrl_shift_rot & (TE1_R_ctrl_logic & (TE1L376))) # (TE1_R_ctrl_shift_rot & (((TE1_E_shift_rot_result[26])))) ) );


--SC2_src_data[31] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[31]
SC2_src_data[31] = ( UF1_q_a[31] & ( SC2L46 & ( (((ZB6L1 & VB8_av_readdata_pre[31])) # (S2_avalon_readdata[15])) # (ZB7L1) ) ) ) # ( !UF1_q_a[31] & ( SC2L46 & ( ((ZB6L1 & VB8_av_readdata_pre[31])) # (S2_avalon_readdata[15]) ) ) ) # ( UF1_q_a[31] & ( !SC2L46 & ( ((ZB6L1 & VB8_av_readdata_pre[31])) # (ZB7L1) ) ) ) # ( !UF1_q_a[31] & ( !SC2L46 & ( (ZB6L1 & VB8_av_readdata_pre[31]) ) ) );


--TE1L338 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[31]~29
TE1L338 = ( TE1_E_shift_rot_result[31] & ( ((!TE1_R_ctrl_logic & ((TE1L130))) # (TE1_R_ctrl_logic & (TE1L381))) # (TE1_R_ctrl_shift_rot) ) ) # ( !TE1_E_shift_rot_result[31] & ( (!TE1_R_ctrl_shift_rot & ((!TE1_R_ctrl_logic & ((TE1L130))) # (TE1_R_ctrl_logic & (TE1L381)))) ) );


--SC2L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[30]~23
SC2L42 = (!SC2L44 & ((!ZB6L1) # (!VB8_av_readdata_pre[30])));


--SC2_src_data[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[30]
SC2_src_data[30] = ( SC2L42 & ( (!ZB7L1 & (((S2_avalon_readdata[14] & SC2L46)))) # (ZB7L1 & (((S2_avalon_readdata[14] & SC2L46)) # (UF1_q_a[30]))) ) ) # ( !SC2L42 );


--TE1L337 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[30]~30
TE1L337 = ( TE1_E_shift_rot_result[30] & ( ((!TE1_R_ctrl_logic & ((TE1L134))) # (TE1_R_ctrl_logic & (TE1L380))) # (TE1_R_ctrl_shift_rot) ) ) # ( !TE1_E_shift_rot_result[30] & ( (!TE1_R_ctrl_shift_rot & ((!TE1_R_ctrl_logic & ((TE1L134))) # (TE1_R_ctrl_logic & (TE1L380)))) ) );


--SC2L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[29]~24
SC2L40 = (!SC2L44 & ((!ZB6L1) # (!VB8_av_readdata_pre[29])));


--SC2_src_data[29] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[29]
SC2_src_data[29] = ( SC2L40 & ( (!ZB7L1 & (((S2_avalon_readdata[13] & SC2L46)))) # (ZB7L1 & (((S2_avalon_readdata[13] & SC2L46)) # (UF1_q_a[29]))) ) ) # ( !SC2L40 );


--TE1L336 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[29]~31
TE1L336 = ( TE1_E_shift_rot_result[29] & ( ((!TE1_R_ctrl_logic & ((TE1L142))) # (TE1_R_ctrl_logic & (TE1L379))) # (TE1_R_ctrl_shift_rot) ) ) # ( !TE1_E_shift_rot_result[29] & ( (!TE1_R_ctrl_shift_rot & ((!TE1_R_ctrl_logic & ((TE1L142))) # (TE1_R_ctrl_logic & (TE1L379)))) ) );


--SC2_src_data[28] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[28]
SC2_src_data[28] = ( S2_avalon_readdata[12] & ( SC2L46 ) ) # ( !S2_avalon_readdata[12] & ( SC2L46 & ( (!ZB6L1 & (ZB7L1 & ((UF1_q_a[28])))) # (ZB6L1 & (((ZB7L1 & UF1_q_a[28])) # (VB8_av_readdata_pre[28]))) ) ) ) # ( S2_avalon_readdata[12] & ( !SC2L46 & ( (!ZB6L1 & (ZB7L1 & ((UF1_q_a[28])))) # (ZB6L1 & (((ZB7L1 & UF1_q_a[28])) # (VB8_av_readdata_pre[28]))) ) ) ) # ( !S2_avalon_readdata[12] & ( !SC2L46 & ( (!ZB6L1 & (ZB7L1 & ((UF1_q_a[28])))) # (ZB6L1 & (((ZB7L1 & UF1_q_a[28])) # (VB8_av_readdata_pre[28]))) ) ) );


--TE1L335 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_alu_result[28]~32
TE1L335 = ( TE1L190 & ( (!TE1_R_ctrl_shift_rot & ((!TE1_R_ctrl_logic) # ((TE1L378)))) # (TE1_R_ctrl_shift_rot & (((TE1_E_shift_rot_result[28])))) ) ) # ( !TE1L190 & ( (!TE1_R_ctrl_shift_rot & (TE1_R_ctrl_logic & (TE1L378))) # (TE1_R_ctrl_shift_rot & (((TE1_E_shift_rot_result[28])))) ) );


--KF1_MonDReg[8] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg[8]
--register power-up is low

KF1_MonDReg[8] = DFFEAS(KF1L90, CLOCK_50,  ,  , KF1L50,  ,  ,  ,  );


--MF1L88 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~45
MF1L88 = ( KF1_MonDReg[8] & ( (!GE2L2 & ((!A1L56) # ((AF1_break_readreg[8])))) # (GE2L2 & (((MF1_sr[10])))) ) ) # ( !KF1_MonDReg[8] & ( (!GE2L2 & (A1L56 & ((AF1_break_readreg[8])))) # (GE2L2 & (((MF1_sr[10])))) ) );


--LF1_jdo[10] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[10]
--register power-up is low

LF1_jdo[10] = DFFEAS(MF1_sr[10], CLOCK_50,  ,  , LF1_update_jdo_strobe,  ,  ,  ,  );


--WE1_writedata[6] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[6]
--register power-up is low

WE1_writedata[6] = DFFEAS(BC4L42, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KF1L125 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[6]~20
KF1L125 = (!KF1_jtag_ram_access & ((WE1_writedata[6]))) # (KF1_jtag_ram_access & (KF1_MonDReg[6]));


--UB2L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_rsp_width_adapter|data_reg~15
UB2L35 = ((UC7L14 & S2_avalon_readdata[1])) # (UB2_data_reg[1]);


--KF1L89 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg~8
KF1L89 = ( SE2_q_a[18] & ( KF1L94 & ( (!LF1_take_action_ocimem_b & (LF1_jdo[21])) # (LF1_take_action_ocimem_b & (((!KF1_MonAReg[2]) # (KF1_jtag_ram_rd_d1)))) ) ) ) # ( !SE2_q_a[18] & ( KF1L94 & ( (!LF1_take_action_ocimem_b & (LF1_jdo[21])) # (LF1_take_action_ocimem_b & (((!KF1_jtag_ram_rd_d1 & !KF1_MonAReg[2])))) ) ) ) # ( SE2_q_a[18] & ( !KF1L94 & ( (!LF1_take_action_ocimem_b & (LF1_jdo[21])) # (LF1_take_action_ocimem_b & ((KF1_jtag_ram_rd_d1))) ) ) ) # ( !SE2_q_a[18] & ( !KF1L94 & ( (!LF1_take_action_ocimem_b & LF1_jdo[21]) ) ) );


--WE1_writedata[17] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[17]
--register power-up is low

WE1_writedata[17] = DFFEAS(BC4L43, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KF1L136 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[17]~21
KF1L136 = (!KF1_jtag_ram_access & ((WE1_writedata[17]))) # (KF1_jtag_ram_access & (KF1_MonDReg[17]));


--MF1L89 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~46
MF1L89 = ( AF1_break_readreg[15] & ( (!GE2L2 & (((KF1_MonDReg[15])) # (A1L56))) # (GE2L2 & (((MF1_sr[17])))) ) ) # ( !AF1_break_readreg[15] & ( (!GE2L2 & (!A1L56 & ((KF1_MonDReg[15])))) # (GE2L2 & (((MF1_sr[17])))) ) );


--BC4L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~15
BC4L36 = (BC4_saved_grant[0] & TE1_d_writedata[26]);


--BC4L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~16
BC4L37 = (BC4_saved_grant[0] & TE1_d_writedata[27]);


--BC4L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~17
BC4L38 = (BC4_saved_grant[0] & TE1_d_writedata[28]);


--BC4L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~18
BC4L39 = (BC4_saved_grant[0] & TE1_d_writedata[29]);


--BC4L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~19
BC4L40 = (BC4_saved_grant[0] & TE1_d_writedata[30]);


--BC4L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~20
BC4L41 = (BC4_saved_grant[0] & TE1_d_writedata[31]);


--WE1_writedata[8] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[8]
--register power-up is low

WE1_writedata[8] = DFFEAS(BC4L44, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KF1L127 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[8]~22
KF1L127 = (!KF1_jtag_ram_access & ((WE1_writedata[8]))) # (KF1_jtag_ram_access & (KF1_MonDReg[8]));


--WE1_writedata[9] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[9]
--register power-up is low

WE1_writedata[9] = DFFEAS(BC4L45, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KF1L128 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[9]~23
KF1L128 = (!KF1_jtag_ram_access & ((WE1_writedata[9]))) # (KF1_jtag_ram_access & (KF1_MonDReg[9]));


--WE1_writedata[10] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[10]
--register power-up is low

WE1_writedata[10] = DFFEAS(BC4L46, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KF1L129 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[10]~24
KF1L129 = (!KF1_jtag_ram_access & ((WE1_writedata[10]))) # (KF1_jtag_ram_access & (KF1_MonDReg[10]));


--WE1_writedata[7] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[7]
--register power-up is low

WE1_writedata[7] = DFFEAS(BC4L47, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KF1L126 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[7]~25
KF1L126 = (!KF1_jtag_ram_access & ((WE1_writedata[7]))) # (KF1_jtag_ram_access & (KF1_MonDReg[7]));


--A1L21 is jtag.bp.u0_jtag_uart_1_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_udr
A1L21 = INPUT();


--DB2L20 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate~0
DB2L20 = AMPP_FUNCTION(!A1L16, !A1L25, !A1L15, !DB2_jupdate, !A1L21);


--MF1L90 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~47
MF1L90 = ( KF1_MonDReg[22] & ( (!GE2L2 & ((!A1L56) # ((AF1_break_readreg[22])))) # (GE2L2 & (((MF1_sr[24])))) ) ) # ( !KF1_MonDReg[22] & ( (!GE2L2 & (A1L56 & ((AF1_break_readreg[22])))) # (GE2L2 & (((MF1_sr[24])))) ) );


--WE1_writedata[20] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[20]
--register power-up is low

WE1_writedata[20] = DFFEAS(BC4L48, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KF1L139 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[20]~26
KF1L139 = (!KF1_jtag_ram_access & ((WE1_writedata[20]))) # (KF1_jtag_ram_access & (KF1_MonDReg[20]));


--WE1_writedata[19] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[19]
--register power-up is low

WE1_writedata[19] = DFFEAS(BC4L49, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KF1L138 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[19]~27
KF1L138 = (!KF1_jtag_ram_access & ((WE1_writedata[19]))) # (KF1_jtag_ram_access & (KF1_MonDReg[19]));


--MF1_sr[15] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[15]
--register power-up is low

MF1_sr[15] = DFFEAS(MF1L94, A1L75,  ,  ,  ,  ,  ,  ,  );


--S1L71 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge0|rw~0
S1L71 = ( VB2L4 & ( ((!U1L63) # ((!EC1L7) # (S1_WideOr0))) # (DC1L11) ) ) # ( !VB2L4 );


--S2L72 is nios_system:u0|nios_system_avalon_bridge0:avalon_bridge1|rw~0
S2L72 = ( GC1L10 & ( S2_WideOr0 ) ) # ( !GC1L10 & ( S2_WideOr0 ) ) # ( GC1L10 & ( !S2_WideOr0 & ( ((!DB2_rst1) # ((!U2L63) # (SB7_mem_used[1]))) # (DC3L8) ) ) ) # ( !GC1L10 & ( !S2_WideOr0 ) );


--UB3L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|out_data[17]~1
UB3L40 = (!UB3_use_reg & ((MD1_d_byteenable[1]))) # (UB3_use_reg & (UB3_byteen_reg[1]));


--UB4L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|out_data[17]~1
UB4L40 = (!UB4_use_reg & ((TE1_d_byteenable[1]))) # (UB4_use_reg & (UB4_byteen_reg[1]));


--UB3_address_reg[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|address_reg[2]
--register power-up is low

UB3_address_reg[2] = DFFEAS(MD1_W_alu_result[2], CLOCK_50, !VF1_r_sync_rst,  , UB3L37,  ,  ,  ,  );


--UB3L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|out_data[20]~2
UB3L42 = (!UB3_use_reg & (MD1_W_alu_result[2])) # (UB3_use_reg & ((UB3_address_reg[2])));


--UB4_address_reg[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|address_reg[2]
--register power-up is low

UB4_address_reg[2] = DFFEAS(TE1_W_alu_result[2], CLOCK_50, !VF2_r_sync_rst,  , UB4L15,  ,  ,  ,  );


--UB4L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|out_data[20]~2
UB4L42 = (!UB4_use_reg & (TE1_W_alu_result[2])) # (UB4_use_reg & ((UB4_address_reg[2])));


--UB3_address_reg[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|address_reg[3]
--register power-up is low

UB3_address_reg[3] = DFFEAS(MD1_W_alu_result[3], CLOCK_50, !VF1_r_sync_rst,  , UB3L37,  ,  ,  ,  );


--UB3L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|out_data[21]~3
UB3L43 = (!UB3_use_reg & (MD1_W_alu_result[3])) # (UB3_use_reg & ((UB3_address_reg[3])));


--UB4_address_reg[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|address_reg[3]
--register power-up is low

UB4_address_reg[3] = DFFEAS(TE1_W_alu_result[3], CLOCK_50, !VF2_r_sync_rst,  , UB4L15,  ,  ,  ,  );


--UB4L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|out_data[21]~3
UB4L43 = (!UB4_use_reg & (TE1_W_alu_result[3])) # (UB4_use_reg & ((UB4_address_reg[3])));


--UB3_address_reg[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|address_reg[4]
--register power-up is low

UB3_address_reg[4] = DFFEAS(MD1_W_alu_result[4], CLOCK_50, !VF1_r_sync_rst,  , UB3L37,  ,  ,  ,  );


--UB3L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|out_data[22]~4
UB3L44 = (!UB3_use_reg & (MD1_W_alu_result[4])) # (UB3_use_reg & ((UB3_address_reg[4])));


--UB4_address_reg[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|address_reg[4]
--register power-up is low

UB4_address_reg[4] = DFFEAS(TE1_W_alu_result[4], CLOCK_50, !VF2_r_sync_rst,  , UB4L15,  ,  ,  ,  );


--UB4L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|out_data[22]~4
UB4L44 = (!UB4_use_reg & (TE1_W_alu_result[4])) # (UB4_use_reg & ((UB4_address_reg[4])));


--UB3_address_reg[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|address_reg[5]
--register power-up is low

UB3_address_reg[5] = DFFEAS(MD1_W_alu_result[5], CLOCK_50, !VF1_r_sync_rst,  , UB3L37,  ,  ,  ,  );


--UB3L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|out_data[23]~5
UB3L45 = (!UB3_use_reg & (MD1_W_alu_result[5])) # (UB3_use_reg & ((UB3_address_reg[5])));


--UB4_address_reg[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|address_reg[5]
--register power-up is low

UB4_address_reg[5] = DFFEAS(TE1_W_alu_result[5], CLOCK_50, !VF2_r_sync_rst,  , UB4L15,  ,  ,  ,  );


--UB4L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|out_data[23]~5
UB4L45 = (!UB4_use_reg & (TE1_W_alu_result[5])) # (UB4_use_reg & ((UB4_address_reg[5])));


--UB3_address_reg[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|address_reg[6]
--register power-up is low

UB3_address_reg[6] = DFFEAS(MD1_W_alu_result[6], CLOCK_50, !VF1_r_sync_rst,  , UB3L37,  ,  ,  ,  );


--UB3L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|out_data[24]~6
UB3L46 = (!UB3_use_reg & (MD1_W_alu_result[6])) # (UB3_use_reg & ((UB3_address_reg[6])));


--UB4_address_reg[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|address_reg[6]
--register power-up is low

UB4_address_reg[6] = DFFEAS(TE1_W_alu_result[6], CLOCK_50, !VF2_r_sync_rst,  , UB4L15,  ,  ,  ,  );


--UB4L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|out_data[24]~6
UB4L46 = (!UB4_use_reg & (TE1_W_alu_result[6])) # (UB4_use_reg & ((UB4_address_reg[6])));


--UB3_address_reg[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|address_reg[7]
--register power-up is low

UB3_address_reg[7] = DFFEAS(MD1_W_alu_result[7], CLOCK_50, !VF1_r_sync_rst,  , UB3L37,  ,  ,  ,  );


--UB3L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|out_data[25]~7
UB3L47 = (!UB3_use_reg & (MD1_W_alu_result[7])) # (UB3_use_reg & ((UB3_address_reg[7])));


--UB4_address_reg[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|address_reg[7]
--register power-up is low

UB4_address_reg[7] = DFFEAS(TE1_W_alu_result[7], CLOCK_50, !VF2_r_sync_rst,  , UB4L15,  ,  ,  ,  );


--UB4L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|out_data[25]~7
UB4L47 = (!UB4_use_reg & (TE1_W_alu_result[7])) # (UB4_use_reg & ((UB4_address_reg[7])));


--UB3_address_reg[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|address_reg[8]
--register power-up is low

UB3_address_reg[8] = DFFEAS(MD1_W_alu_result[8], CLOCK_50, !VF1_r_sync_rst,  , UB3L37,  ,  ,  ,  );


--UB3L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|out_data[26]~8
UB3L48 = (!UB3_use_reg & (MD1_W_alu_result[8])) # (UB3_use_reg & ((UB3_address_reg[8])));


--UB4_address_reg[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|address_reg[8]
--register power-up is low

UB4_address_reg[8] = DFFEAS(TE1_W_alu_result[8], CLOCK_50, !VF2_r_sync_rst,  , UB4L15,  ,  ,  ,  );


--UB4L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|out_data[26]~8
UB4L48 = (!UB4_use_reg & (TE1_W_alu_result[8])) # (UB4_use_reg & ((UB4_address_reg[8])));


--UB3_address_reg[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|address_reg[9]
--register power-up is low

UB3_address_reg[9] = DFFEAS(MD1_W_alu_result[9], CLOCK_50, !VF1_r_sync_rst,  , UB3L37,  ,  ,  ,  );


--UB3L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|out_data[27]~9
UB3L49 = (!UB3_use_reg & (MD1_W_alu_result[9])) # (UB3_use_reg & ((UB3_address_reg[9])));


--UB4_address_reg[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|address_reg[9]
--register power-up is low

UB4_address_reg[9] = DFFEAS(TE1_W_alu_result[9], CLOCK_50, !VF2_r_sync_rst,  , UB4L15,  ,  ,  ,  );


--UB4L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|out_data[27]~9
UB4L49 = (!UB4_use_reg & (TE1_W_alu_result[9])) # (UB4_use_reg & ((UB4_address_reg[9])));


--UB3_address_reg[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|address_reg[10]
--register power-up is low

UB3_address_reg[10] = DFFEAS(MD1_W_alu_result[10], CLOCK_50, !VF1_r_sync_rst,  , UB3L37,  ,  ,  ,  );


--UB3L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge0_avalon_slave_cmd_width_adapter|out_data[28]~10
UB3L50 = (!UB3_use_reg & (MD1_W_alu_result[10])) # (UB3_use_reg & ((UB3_address_reg[10])));


--UB4_address_reg[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|address_reg[10]
--register power-up is low

UB4_address_reg[10] = DFFEAS(TE1_W_alu_result[10], CLOCK_50, !VF2_r_sync_rst,  , UB4L15,  ,  ,  ,  );


--UB4L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalon_bridge1_avalon_slave_cmd_width_adapter|out_data[28]~10
UB4L50 = (!UB4_use_reg & (TE1_W_alu_result[10])) # (UB4_use_reg & ((UB4_address_reg[10])));


--D1L32 is Bus_Arbiter:u1|write_data[15]~2
D1L32 = (!D1_current_state.CPU_0 & ((S2_write_data[15]))) # (D1_current_state.CPU_0 & (S1_write_data[15]));


--U1L87 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rvalid~0
U1L87 = (!U1L75 & ((U1_rvalid))) # (U1L75 & (MB2_b_non_empty));


--QD1_writedata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[22]
--register power-up is low

QD1_writedata[22] = DFFEAS(BC2L50, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FE1L141 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~28
FE1L141 = (!FE1_jtag_ram_access & ((QD1_writedata[22]))) # (FE1_jtag_ram_access & (FE1_MonDReg[22]));


--QD1_writedata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[23]
--register power-up is low

QD1_writedata[23] = DFFEAS(BC2L51, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FE1L142 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~29
FE1L142 = (!FE1_jtag_ram_access & ((QD1_writedata[23]))) # (FE1_jtag_ram_access & (FE1_MonDReg[23]));


--D1L20 is Bus_Arbiter:u1|write_data[3]~3
D1L20 = (!D1_current_state.CPU_0 & ((S2_write_data[3]))) # (D1_current_state.CPU_0 & (S1_write_data[3]));


--DB1_wdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]
--register power-up is low

DB1_wdata[3] = AMPP_FUNCTION(A1L10, DB1_td_shift[7], !A1L2, DB1L98);


--MD1L532 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[27]~4
MD1L532 = ( TD2_q_b[27] & ( (!MD1L233 & (((TD2_q_b[3])))) # (MD1L233 & ((!MD1L235) # ((TD2_q_b[11])))) ) ) # ( !TD2_q_b[27] & ( (!MD1L233 & (((TD2_q_b[3])))) # (MD1L233 & (MD1L235 & ((TD2_q_b[11])))) ) );


--MD1L533 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[28]~5
MD1L533 = ( TD2_q_b[28] & ( (!MD1L233 & (((TD2_q_b[4])))) # (MD1L233 & ((!MD1L235) # ((TD2_q_b[12])))) ) ) # ( !TD2_q_b[28] & ( (!MD1L233 & (((TD2_q_b[4])))) # (MD1L233 & (MD1L235 & ((TD2_q_b[12])))) ) );


--MD1L534 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[29]~6
MD1L534 = ( TD2_q_b[29] & ( (!MD1L233 & (((TD2_q_b[5])))) # (MD1L233 & ((!MD1L235) # ((TD2_q_b[13])))) ) ) # ( !TD2_q_b[29] & ( (!MD1L233 & (((TD2_q_b[5])))) # (MD1L233 & (MD1L235 & ((TD2_q_b[13])))) ) );


--MD1L535 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[30]~7
MD1L535 = ( TD2_q_b[30] & ( (!MD1L233 & (((TD2_q_b[6])))) # (MD1L233 & ((!MD1L235) # ((TD2_q_b[14])))) ) ) # ( !TD2_q_b[30] & ( (!MD1L233 & (((TD2_q_b[6])))) # (MD1L233 & (MD1L235 & ((TD2_q_b[14])))) ) );


--MD1L536 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[31]~8
MD1L536 = ( TD2_q_b[31] & ( (!MD1L233 & (((TD2_q_b[7])))) # (MD1L233 & ((!MD1L235) # ((TD2_q_b[15])))) ) ) # ( !TD2_q_b[31] & ( (!MD1L233 & (((TD2_q_b[7])))) # (MD1L233 & (MD1L235 & ((TD2_q_b[15])))) ) );


--D1L21 is Bus_Arbiter:u1|write_data[4]~4
D1L21 = (!D1_current_state.CPU_0 & ((S2_write_data[4]))) # (D1_current_state.CPU_0 & (S1_write_data[4]));


--DB1_wdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]
--register power-up is low

DB1_wdata[4] = AMPP_FUNCTION(A1L10, DB1_td_shift[8], !A1L2, DB1L98);


--D1L22 is Bus_Arbiter:u1|write_data[5]~5
D1L22 = (!D1_current_state.CPU_0 & ((S2_write_data[5]))) # (D1_current_state.CPU_0 & (S1_write_data[5]));


--DB1_wdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]
--register power-up is low

DB1_wdata[5] = AMPP_FUNCTION(A1L10, DB1_td_shift[9], !A1L2, DB1L98);


--D1L25 is Bus_Arbiter:u1|write_data[8]~6
D1L25 = (!D1_current_state.CPU_0 & ((S2_write_data[8]))) # (D1_current_state.CPU_0 & (S1_write_data[8]));


--D1L26 is Bus_Arbiter:u1|write_data[9]~7
D1L26 = (!D1_current_state.CPU_0 & ((S2_write_data[9]))) # (D1_current_state.CPU_0 & (S1_write_data[9]));


--D1L27 is Bus_Arbiter:u1|write_data[10]~8
D1L27 = (!D1_current_state.CPU_0 & ((S2_write_data[10]))) # (D1_current_state.CPU_0 & (S1_write_data[10]));


--U1L62 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac~0
U1L62 = ( U1_ac & ( ((!U1L79) # ((!MD1_d_writedata[10]) # (DB1L52Q))) # (DB1L50Q) ) ) # ( !U1_ac & ( (DB1L52Q) # (DB1L50Q) ) );


--D1L30 is Bus_Arbiter:u1|write_data[13]~9
D1L30 = (!D1_current_state.CPU_0 & ((S2_write_data[13]))) # (D1_current_state.CPU_0 & (S1_write_data[13]));


--D1L23 is Bus_Arbiter:u1|write_data[6]~10
D1L23 = (!D1_current_state.CPU_0 & ((S2_write_data[6]))) # (D1_current_state.CPU_0 & (S1_write_data[6]));


--DB1_wdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]
--register power-up is low

DB1_wdata[6] = AMPP_FUNCTION(A1L10, DB1_td_shift[10], !A1L2, DB1L98);


--QD1_writedata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[18]
--register power-up is low

QD1_writedata[18] = DFFEAS(BC2L52, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FE1L137 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~30
FE1L137 = (!FE1_jtag_ram_access & ((QD1_writedata[18]))) # (FE1_jtag_ram_access & (FE1_MonDReg[18]));


--D1L29 is Bus_Arbiter:u1|write_data[12]~11
D1L29 = (!D1_current_state.CPU_0 & ((S2_write_data[12]))) # (D1_current_state.CPU_0 & (S1_write_data[12]));


--D1L28 is Bus_Arbiter:u1|write_data[11]~12
D1L28 = (!D1_current_state.CPU_0 & ((S2_write_data[11]))) # (D1_current_state.CPU_0 & (S1_write_data[11]));


--D1L31 is Bus_Arbiter:u1|write_data[14]~13
D1L31 = (!D1_current_state.CPU_0 & ((S2_write_data[14]))) # (D1_current_state.CPU_0 & (S1_write_data[14]));


--U1L91 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow~1
U1L91 = (!U1L90 & ((U1_woverflow))) # (U1L90 & (MB1_b_full));


--MD1L447 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[19]~20
MD1L447 = (!MD1_R_ctrl_shift_rot_right & (MD1_E_shift_rot_result[18])) # (MD1_R_ctrl_shift_rot_right & ((MD1_E_shift_rot_result[20])));


--QD1_writedata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[21]
--register power-up is low

QD1_writedata[21] = DFFEAS(BC2L53, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FE1L140 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~31
FE1L140 = (!FE1_jtag_ram_access & ((QD1_writedata[21]))) # (FE1_jtag_ram_access & (FE1_MonDReg[21]));


--MD1L458 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[30]~21
MD1L458 = (!MD1_R_ctrl_shift_rot_right & ((MD1_E_shift_rot_result[29]))) # (MD1_R_ctrl_shift_rot_right & (MD1_E_shift_rot_result[31]));


--D1L19 is Bus_Arbiter:u1|write_data[2]~14
D1L19 = (!D1_current_state.CPU_0 & ((S2_write_data[2]))) # (D1_current_state.CPU_0 & (S1_write_data[2]));


--DB1_wdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]
--register power-up is low

DB1_wdata[2] = AMPP_FUNCTION(A1L10, DB1_td_shift[6], !A1L2, DB1L98);


--U2L85 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|rvalid~0
U2L85 = (!U2L73 & ((U2_rvalid))) # (U2L73 & (MB4_b_non_empty));


--WE1_writedata[22] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[22]
--register power-up is low

WE1_writedata[22] = DFFEAS(BC4L50, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KF1L141 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[22]~28
KF1L141 = (!KF1_jtag_ram_access & ((WE1_writedata[22]))) # (KF1_jtag_ram_access & (KF1_MonDReg[22]));


--WE1_writedata[23] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[23]
--register power-up is low

WE1_writedata[23] = DFFEAS(BC4L51, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KF1L142 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[23]~29
KF1L142 = (!KF1_jtag_ram_access & ((WE1_writedata[23]))) # (KF1_jtag_ram_access & (KF1_MonDReg[23]));


--TE1L458 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[30]~20
TE1L458 = (!TE1_R_ctrl_shift_rot_right & ((TE1_E_shift_rot_result[29]))) # (TE1_R_ctrl_shift_rot_right & (TE1_E_shift_rot_result[31]));


--DB2_wdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]
--register power-up is low

DB2_wdata[2] = AMPP_FUNCTION(A1L22, DB2_td_shift[6], !A1L14, DB2L98);


--TE1L532 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_st_data[27]~4
TE1L532 = ( TD4_q_b[27] & ( (!TE1L233 & (((TD4_q_b[3])))) # (TE1L233 & ((!TE1L235) # ((TD4_q_b[11])))) ) ) # ( !TD4_q_b[27] & ( (!TE1L233 & (((TD4_q_b[3])))) # (TE1L233 & (TE1L235 & (TD4_q_b[11]))) ) );


--TE1L533 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_st_data[28]~5
TE1L533 = ( TD4_q_b[28] & ( (!TE1L233 & (((TD4_q_b[4])))) # (TE1L233 & ((!TE1L235) # ((TD4_q_b[12])))) ) ) # ( !TD4_q_b[28] & ( (!TE1L233 & (((TD4_q_b[4])))) # (TE1L233 & (TE1L235 & (TD4_q_b[12]))) ) );


--TE1L534 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_st_data[29]~6
TE1L534 = ( TD4_q_b[29] & ( (!TE1L233 & (((TD4_q_b[5])))) # (TE1L233 & ((!TE1L235) # ((TD4_q_b[13])))) ) ) # ( !TD4_q_b[29] & ( (!TE1L233 & (((TD4_q_b[5])))) # (TE1L233 & (TE1L235 & (TD4_q_b[13]))) ) );


--TE1L535 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_st_data[30]~7
TE1L535 = ( TD4_q_b[30] & ( (!TE1L233 & (((TD4_q_b[6])))) # (TE1L233 & ((!TE1L235) # ((TD4_q_b[14])))) ) ) # ( !TD4_q_b[30] & ( (!TE1L233 & (((TD4_q_b[6])))) # (TE1L233 & (TE1L235 & ((TD4_q_b[14])))) ) );


--TE1L536 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_st_data[31]~8
TE1L536 = ( TD4_q_b[31] & ( (!TE1L233 & (((TD4_q_b[7])))) # (TE1L233 & ((!TE1L235) # ((TD4_q_b[15])))) ) ) # ( !TD4_q_b[31] & ( (!TE1L233 & (((TD4_q_b[7])))) # (TE1L233 & (TE1L235 & ((TD4_q_b[15])))) ) );


--U2L62 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|ac~0
U2L62 = ( U2_ac & ( ((!U2L77) # ((!TE1_d_writedata[10]) # (DB2L52Q))) # (DB2L50Q) ) ) # ( !U2_ac & ( (DB2L52Q) # (DB2L50Q) ) );


--DB2_wdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]
--register power-up is low

DB2_wdata[6] = AMPP_FUNCTION(A1L22, DB2_td_shift[10], !A1L14, DB2L98);


--DB2_wdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]
--register power-up is low

DB2_wdata[5] = AMPP_FUNCTION(A1L22, DB2_td_shift[9], !A1L14, DB2L98);


--DB2_wdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]
--register power-up is low

DB2_wdata[4] = AMPP_FUNCTION(A1L22, DB2_td_shift[8], !A1L14, DB2L98);


--DB2_wdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]
--register power-up is low

DB2_wdata[3] = AMPP_FUNCTION(A1L22, DB2_td_shift[7], !A1L14, DB2L98);


--TE1L447 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[19]~21
TE1L447 = (!TE1_R_ctrl_shift_rot_right & (TE1_E_shift_rot_result[18])) # (TE1_R_ctrl_shift_rot_right & ((TE1_E_shift_rot_result[20])));


--WE1_writedata[21] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[21]
--register power-up is low

WE1_writedata[21] = DFFEAS(BC4L52, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KF1L140 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[21]~30
KF1L140 = (!KF1_jtag_ram_access & ((WE1_writedata[21]))) # (KF1_jtag_ram_access & (KF1_MonDReg[21]));


--U2L88 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|woverflow~0
U2L88 = ( U2_woverflow & ( ((!U2L68) # ((!U2L63) # (MB3_b_full))) # (TE1_W_alu_result[2]) ) ) # ( !U2_woverflow & ( (!TE1_W_alu_result[2] & (U2L68 & (U2L63 & MB3_b_full))) ) );


--WE1_writedata[18] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|writedata[18]
--register power-up is low

WE1_writedata[18] = DFFEAS(BC4L53, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--KF1L137 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|ociram_wr_data[18]~31
KF1L137 = (!KF1_jtag_ram_access & ((WE1_writedata[18]))) # (KF1_jtag_ram_access & (KF1_MonDReg[18]));


--MD1L449 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[21]~22
MD1L449 = (!MD1_R_ctrl_shift_rot_right & ((MD1_E_shift_rot_result[20]))) # (MD1_R_ctrl_shift_rot_right & (MD1_E_shift_rot_result[22]));


--MD1L448 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[20]~23
MD1L448 = (!MD1_R_ctrl_shift_rot_right & (MD1_E_shift_rot_result[19])) # (MD1_R_ctrl_shift_rot_right & ((MD1_E_shift_rot_result[21])));


--MD1L451 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[23]~24
MD1L451 = (!MD1_R_ctrl_shift_rot_right & ((MD1_E_shift_rot_result[22]))) # (MD1_R_ctrl_shift_rot_right & (MD1_E_shift_rot_result[24]));


--MD1L450 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[22]~25
MD1L450 = (!MD1_R_ctrl_shift_rot_right & ((MD1_E_shift_rot_result[21]))) # (MD1_R_ctrl_shift_rot_right & (MD1_E_shift_rot_result[23]));


--MD1L453 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[25]~26
MD1L453 = (!MD1_R_ctrl_shift_rot_right & ((MD1_E_shift_rot_result[24]))) # (MD1_R_ctrl_shift_rot_right & (MD1_E_shift_rot_result[26]));


--MD1L452 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[24]~27
MD1L452 = (!MD1_R_ctrl_shift_rot_right & ((MD1_E_shift_rot_result[23]))) # (MD1_R_ctrl_shift_rot_right & (MD1_E_shift_rot_result[25]));


--MD1L455 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[27]~28
MD1L455 = (!MD1_R_ctrl_shift_rot_right & ((MD1_E_shift_rot_result[26]))) # (MD1_R_ctrl_shift_rot_right & (MD1_E_shift_rot_result[28]));


--MD1L454 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[26]~29
MD1L454 = (!MD1_R_ctrl_shift_rot_right & ((MD1_E_shift_rot_result[25]))) # (MD1_R_ctrl_shift_rot_right & (MD1_E_shift_rot_result[27]));


--MD1L457 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[29]~30
MD1L457 = (!MD1_R_ctrl_shift_rot_right & ((MD1_E_shift_rot_result[28]))) # (MD1_R_ctrl_shift_rot_right & (MD1_E_shift_rot_result[30]));


--MD1L456 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[28]~31
MD1L456 = (!MD1_R_ctrl_shift_rot_right & ((MD1_E_shift_rot_result[27]))) # (MD1_R_ctrl_shift_rot_right & (MD1_E_shift_rot_result[29]));


--JE1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~48
JE1L91 = ( WD1_break_readreg[9] & ( (!GE1L2 & (((FE1_MonDReg[9])) # (A1L29))) # (GE1L2 & (((JE1_sr[11])))) ) ) # ( !WD1_break_readreg[9] & ( (!GE1L2 & (!A1L29 & (FE1_MonDReg[9]))) # (GE1L2 & (((JE1_sr[11])))) ) );


--HE1_jdo[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]
--register power-up is low

HE1_jdo[11] = DFFEAS(JE1_sr[11], CLOCK_50,  ,  , HE1_update_jdo_strobe,  ,  ,  ,  );


--FE1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~9
FE1L90 = ( SE1_q_a[8] & ( FE1L94 & ( (!HE1_take_action_ocimem_b & (HE1_jdo[11])) # (HE1_take_action_ocimem_b & (((FE1_MonAReg[2]) # (FE1_jtag_ram_rd_d1)))) ) ) ) # ( !SE1_q_a[8] & ( FE1L94 & ( (!HE1_take_action_ocimem_b & (HE1_jdo[11])) # (HE1_take_action_ocimem_b & (((!FE1_jtag_ram_rd_d1 & FE1_MonAReg[2])))) ) ) ) # ( SE1_q_a[8] & ( !FE1L94 & ( (!HE1_take_action_ocimem_b & (HE1_jdo[11])) # (HE1_take_action_ocimem_b & ((FE1_jtag_ram_rd_d1))) ) ) ) # ( !SE1_q_a[8] & ( !FE1L94 & ( (!HE1_take_action_ocimem_b & HE1_jdo[11]) ) ) );


--BC2L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~21
BC2L42 = (BC2_saved_grant[0] & MD1_d_writedata[6]);


--D1L18 is Bus_Arbiter:u1|write_data[1]~15
D1L18 = (!D1_current_state.CPU_0 & ((S2_write_data[1]))) # (D1_current_state.CPU_0 & (S1_write_data[1]));


--DB1_wdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]
--register power-up is low

DB1_wdata[1] = AMPP_FUNCTION(A1L10, DB1_td_shift[5], !A1L2, DB1L98);


--BC2L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~22
BC2L43 = (BC2_saved_grant[0] & MD1_d_writedata[17]);


--BC2L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~23
BC2L44 = (BC2_saved_grant[0] & MD1_d_writedata[8]);


--HE1_jdo[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]
--register power-up is low

HE1_jdo[12] = DFFEAS(JE1_sr[12], CLOCK_50,  ,  , HE1_update_jdo_strobe,  ,  ,  ,  );


--BC2L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~24
BC2L45 = (BC2_saved_grant[0] & MD1_d_writedata[9]);


--HE1_jdo[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]
--register power-up is low

HE1_jdo[13] = DFFEAS(JE1_sr[13], CLOCK_50,  ,  , HE1_update_jdo_strobe,  ,  ,  ,  );


--BC2L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~25
BC2L46 = (BC2_saved_grant[0] & MD1_d_writedata[10]);


--BC2L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~26
BC2L47 = (MD1_d_writedata[7] & BC2_saved_grant[0]);


--BC2L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~27
BC2L48 = (BC2_saved_grant[0] & MD1_d_writedata[20]);


--BC2L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~28
BC2L49 = (BC2_saved_grant[0] & MD1_d_writedata[19]);


--JE1L92 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~49
JE1L92 = ( WD1_break_readreg[13] & ( (!GE1L2 & (((FE1_MonDReg[13])) # (A1L29))) # (GE1L2 & (((JE1_sr[15])))) ) ) # ( !WD1_break_readreg[13] & ( (!GE1L2 & (!A1L29 & (FE1_MonDReg[13]))) # (GE1L2 & (((JE1_sr[15])))) ) );


--JE1_DRsize.010 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010
--register power-up is low

JE1_DRsize.010 = DFFEAS(JE1L49, A1L48,  ,  , GE1_virtual_state_uir,  ,  ,  ,  );


--JE1L93 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~50
JE1L93 = ( JE1_sr[15] & ( WD1_break_readreg[14] & ( (!GE1_virtual_state_cdr) # ((!A1L28 & ((FE1_MonDReg[14]) # (A1L29)))) ) ) ) # ( !JE1_sr[15] & ( WD1_break_readreg[14] & ( (GE1_virtual_state_cdr & (!A1L28 & ((FE1_MonDReg[14]) # (A1L29)))) ) ) ) # ( JE1_sr[15] & ( !WD1_break_readreg[14] & ( (!GE1_virtual_state_cdr) # ((!A1L28 & (!A1L29 & FE1_MonDReg[14]))) ) ) ) # ( !JE1_sr[15] & ( !WD1_break_readreg[14] & ( (GE1_virtual_state_cdr & (!A1L28 & (!A1L29 & FE1_MonDReg[14]))) ) ) );


--JE1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~51
JE1L94 = ( JE1L93 & ( (!GE1L2) # ((!JE1_DRsize.010 & ((JE1_sr[16]))) # (JE1_DRsize.010 & (A1L50))) ) ) # ( !JE1L93 & ( (GE1L2 & ((!JE1_DRsize.010 & ((JE1_sr[16]))) # (JE1_DRsize.010 & (A1L50)))) ) );


--TE1L450 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[22]~22
TE1L450 = (!TE1_R_ctrl_shift_rot_right & ((TE1_E_shift_rot_result[21]))) # (TE1_R_ctrl_shift_rot_right & (TE1_E_shift_rot_result[23]));


--TE1L449 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[21]~23
TE1L449 = (!TE1_R_ctrl_shift_rot_right & (TE1_E_shift_rot_result[20])) # (TE1_R_ctrl_shift_rot_right & ((TE1_E_shift_rot_result[22])));


--TE1L451 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[23]~24
TE1L451 = (!TE1_R_ctrl_shift_rot_right & ((TE1_E_shift_rot_result[22]))) # (TE1_R_ctrl_shift_rot_right & (TE1_E_shift_rot_result[24]));


--TE1L448 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[20]~25
TE1L448 = (!TE1_R_ctrl_shift_rot_right & (TE1_E_shift_rot_result[19])) # (TE1_R_ctrl_shift_rot_right & ((TE1_E_shift_rot_result[21])));


--TE1L453 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[25]~26
TE1L453 = (!TE1_R_ctrl_shift_rot_right & ((TE1_E_shift_rot_result[24]))) # (TE1_R_ctrl_shift_rot_right & (TE1_E_shift_rot_result[26]));


--TE1L452 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[24]~27
TE1L452 = (!TE1_R_ctrl_shift_rot_right & ((TE1_E_shift_rot_result[23]))) # (TE1_R_ctrl_shift_rot_right & (TE1_E_shift_rot_result[25]));


--TE1L455 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[27]~28
TE1L455 = (!TE1_R_ctrl_shift_rot_right & ((TE1_E_shift_rot_result[26]))) # (TE1_R_ctrl_shift_rot_right & (TE1_E_shift_rot_result[28]));


--TE1L454 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[26]~29
TE1L454 = (!TE1_R_ctrl_shift_rot_right & ((TE1_E_shift_rot_result[25]))) # (TE1_R_ctrl_shift_rot_right & (TE1_E_shift_rot_result[27]));


--TE1L457 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[29]~30
TE1L457 = (!TE1_R_ctrl_shift_rot_right & ((TE1_E_shift_rot_result[28]))) # (TE1_R_ctrl_shift_rot_right & (TE1_E_shift_rot_result[30]));


--TE1L456 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_result_nxt[28]~31
TE1L456 = (!TE1_R_ctrl_shift_rot_right & ((TE1_E_shift_rot_result[27]))) # (TE1_R_ctrl_shift_rot_right & (TE1_E_shift_rot_result[29]));


--MF1L91 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~48
MF1L91 = ( AF1_break_readreg[9] & ( (!GE2L2 & (((KF1_MonDReg[9])) # (A1L56))) # (GE2L2 & (((MF1_sr[11])))) ) ) # ( !AF1_break_readreg[9] & ( (!GE2L2 & (!A1L56 & (KF1_MonDReg[9]))) # (GE2L2 & (((MF1_sr[11])))) ) );


--LF1_jdo[11] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[11]
--register power-up is low

LF1_jdo[11] = DFFEAS(MF1_sr[11], CLOCK_50,  ,  , LF1_update_jdo_strobe,  ,  ,  ,  );


--KF1L90 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg~9
KF1L90 = ( SE2_q_a[8] & ( KF1L94 & ( (!LF1_take_action_ocimem_b & (LF1_jdo[11])) # (LF1_take_action_ocimem_b & (((KF1_MonAReg[2]) # (KF1_jtag_ram_rd_d1)))) ) ) ) # ( !SE2_q_a[8] & ( KF1L94 & ( (!LF1_take_action_ocimem_b & (LF1_jdo[11])) # (LF1_take_action_ocimem_b & (((!KF1_jtag_ram_rd_d1 & KF1_MonAReg[2])))) ) ) ) # ( SE2_q_a[8] & ( !KF1L94 & ( (!LF1_take_action_ocimem_b & (LF1_jdo[11])) # (LF1_take_action_ocimem_b & ((KF1_jtag_ram_rd_d1))) ) ) ) # ( !SE2_q_a[8] & ( !KF1L94 & ( (!LF1_take_action_ocimem_b & LF1_jdo[11]) ) ) );


--BC4L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~21
BC4L42 = (BC4_saved_grant[0] & TE1_d_writedata[6]);


--DB2_wdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]
--register power-up is low

DB2_wdata[1] = AMPP_FUNCTION(A1L22, DB2_td_shift[5], !A1L14, DB2L98);


--BC4L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~22
BC4L43 = (BC4_saved_grant[0] & TE1_d_writedata[17]);


--BC4L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~23
BC4L44 = (BC4_saved_grant[0] & TE1_d_writedata[8]);


--LF1_jdo[12] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[12]
--register power-up is low

LF1_jdo[12] = DFFEAS(MF1_sr[12], CLOCK_50,  ,  , LF1_update_jdo_strobe,  ,  ,  ,  );


--BC4L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~24
BC4L45 = (BC4_saved_grant[0] & TE1_d_writedata[9]);


--LF1_jdo[13] is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_1_cpu_debug_slave_sysclk|jdo[13]
--register power-up is low

LF1_jdo[13] = DFFEAS(MF1_sr[13], CLOCK_50,  ,  , LF1_update_jdo_strobe,  ,  ,  ,  );


--BC4L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~25
BC4L46 = (BC4_saved_grant[0] & TE1_d_writedata[10]);


--BC4L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~26
BC4L47 = (TE1_d_writedata[7] & BC4_saved_grant[0]);


--BC4L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~27
BC4L48 = (BC4_saved_grant[0] & TE1_d_writedata[20]);


--BC4L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~28
BC4L49 = (BC4_saved_grant[0] & TE1_d_writedata[19]);


--MF1L92 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~49
MF1L92 = ( AF1_break_readreg[13] & ( (!GE2L2 & (((KF1_MonDReg[13])) # (A1L56))) # (GE2L2 & (((MF1_sr[15])))) ) ) # ( !AF1_break_readreg[13] & ( (!GE2L2 & (!A1L56 & (KF1_MonDReg[13]))) # (GE2L2 & (((MF1_sr[15])))) ) );


--MF1_DRsize.010 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|DRsize.010
--register power-up is low

MF1_DRsize.010 = DFFEAS(MF1L48, A1L75,  ,  , GE2_virtual_state_uir,  ,  ,  ,  );


--MF1L93 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~50
MF1L93 = ( MF1_sr[15] & ( AF1_break_readreg[14] & ( (!GE2_virtual_state_cdr) # ((!A1L55 & ((KF1_MonDReg[14]) # (A1L56)))) ) ) ) # ( !MF1_sr[15] & ( AF1_break_readreg[14] & ( (GE2_virtual_state_cdr & (!A1L55 & ((KF1_MonDReg[14]) # (A1L56)))) ) ) ) # ( MF1_sr[15] & ( !AF1_break_readreg[14] & ( (!GE2_virtual_state_cdr) # ((!A1L55 & (!A1L56 & KF1_MonDReg[14]))) ) ) ) # ( !MF1_sr[15] & ( !AF1_break_readreg[14] & ( (GE2_virtual_state_cdr & (!A1L55 & (!A1L56 & KF1_MonDReg[14]))) ) ) );


--MF1L94 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~51
MF1L94 = ( MF1L93 & ( (!GE2L2) # ((!MF1_DRsize.010 & ((MF1_sr[16]))) # (MF1_DRsize.010 & (A1L77))) ) ) # ( !MF1L93 & ( (GE2L2 & ((!MF1_DRsize.010 & ((MF1_sr[16]))) # (MF1_DRsize.010 & (A1L77)))) ) );


--BC2L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~29
BC2L50 = (BC2_saved_grant[0] & MD1_d_writedata[22]);


--BC2L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~30
BC2L51 = (BC2_saved_grant[0] & MD1_d_writedata[23]);


--BC2L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~31
BC2L52 = (BC2_saved_grant[0] & MD1_d_writedata[18]);


--BC2L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|src_payload~32
BC2L53 = (BC2_saved_grant[0] & MD1_d_writedata[21]);


--BC4L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~29
BC4L50 = (BC4_saved_grant[0] & TE1_d_writedata[22]);


--BC4L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~30
BC4L51 = (BC4_saved_grant[0] & TE1_d_writedata[23]);


--BC4L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~31
BC4L52 = (BC4_saved_grant[0] & TE1_d_writedata[21]);


--BC4L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|src_payload~32
BC4L53 = (BC4_saved_grant[0] & TE1_d_writedata[18]);


--JE1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~52
JE1L95 = ( WD1_break_readreg[10] & ( (!GE1L2 & (((FE1_MonDReg[10])) # (A1L29))) # (GE1L2 & (((JE1_sr[12])))) ) ) # ( !WD1_break_readreg[10] & ( (!GE1L2 & (!A1L29 & (FE1_MonDReg[10]))) # (GE1L2 & (((JE1_sr[12])))) ) );


--JE1L49 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~53
JE1L49 = (A1L28 & A1L29);


--MF1L95 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~52
MF1L95 = ( AF1_break_readreg[10] & ( (!GE2L2 & (((KF1_MonDReg[10])) # (A1L56))) # (GE2L2 & (((MF1_sr[12])))) ) ) # ( !AF1_break_readreg[10] & ( (!GE2L2 & (!A1L56 & (KF1_MonDReg[10]))) # (GE2L2 & (((MF1_sr[12])))) ) );


--MF1L48 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr[33]~53
MF1L48 = (A1L55 & A1L56);


--JE1L96 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~54
JE1L96 = ( WD1_break_readreg[11] & ( (!GE1L2 & (((FE1_MonDReg[11])) # (A1L29))) # (GE1L2 & (((JE1_sr[13])))) ) ) # ( !WD1_break_readreg[11] & ( (!GE1L2 & (!A1L29 & (FE1_MonDReg[11]))) # (GE1L2 & (((JE1_sr[13])))) ) );


--JE1L97 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~55
JE1L97 = ( WD1_break_readreg[12] & ( (!GE1L2 & (((FE1_MonDReg[12])) # (A1L29))) # (GE1L2 & (((JE1_sr[14])))) ) ) # ( !WD1_break_readreg[12] & ( (!GE1L2 & (!A1L29 & (FE1_MonDReg[12]))) # (GE1L2 & (((JE1_sr[14])))) ) );


--MF1L96 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~54
MF1L96 = ( AF1_break_readreg[11] & ( (!GE2L2 & (((KF1_MonDReg[11])) # (A1L56))) # (GE2L2 & (((MF1_sr[13])))) ) ) # ( !AF1_break_readreg[11] & ( (!GE2L2 & (!A1L56 & (KF1_MonDReg[11]))) # (GE2L2 & (((MF1_sr[13])))) ) );


--MF1L97 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~55
MF1L97 = ( AF1_break_readreg[12] & ( (!GE2L2 & (((KF1_MonDReg[12])) # (A1L56))) # (GE2L2 & (((MF1_sr[14])))) ) ) # ( !AF1_break_readreg[12] & ( (!GE2L2 & (!A1L56 & (KF1_MonDReg[12]))) # (GE2L2 & (((MF1_sr[14])))) ) );


--JE1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~56
JE1L98 = ( LE2_dreg[0] & ( (!GE1_virtual_state_cdr & (JE1_sr[35])) # (GE1_virtual_state_cdr & ((!A1L28 & ((!A1L29))) # (A1L28 & (JE1_sr[35] & A1L29)))) ) ) # ( !LE2_dreg[0] & ( (JE1_sr[35] & ((!GE1_virtual_state_cdr) # ((A1L28 & A1L29)))) ) );


--MF1L98 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_1_cpu_debug_slave_wrapper|nios_system_nios2_gen2_1_cpu_debug_slave_tck:the_nios_system_nios2_gen2_1_cpu_debug_slave_tck|sr~56
MF1L98 = ( LE7_dreg[0] & ( (!GE2_virtual_state_cdr & (MF1_sr[35])) # (GE2_virtual_state_cdr & ((!A1L55 & ((!A1L56))) # (A1L55 & (MF1_sr[35] & A1L56)))) ) ) # ( !LE7_dreg[0] & ( (MF1_sr[35] & ((!GE2_virtual_state_cdr) # ((A1L55 & A1L56)))) ) );


--FE1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~10
FE1L91 = (!FE1_MonAReg[3] & !FE1_MonAReg[4]);


--FE1L92 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11
FE1L92 = (!FE1_MonAReg[3] & FE1_MonAReg[4]);


--KF1L91 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg~10
KF1L91 = (!KF1_MonAReg[3] & !KF1_MonAReg[4]);


--KF1L92 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg~11
KF1L92 = (!KF1_MonAReg[3] & KF1_MonAReg[4]);


--MD1L883 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~10
MD1L883 = (!SB2_mem[0][41] & (UC2L14 & (S1_avalon_readdata[13]))) # (SB2_mem[0][41] & (((UC2L14 & S1_avalon_readdata[13])) # (UB1_data_reg[13])));


--MD1L884 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~11
MD1L884 = ( MD1L883 & ( (!MD1_av_ld_aligning_data & (((!UB1L35 & MD1L881)))) # (MD1_av_ld_aligning_data & (!MD1_av_ld_byte2_data[5])) ) ) # ( !MD1L883 & ( (!MD1_av_ld_aligning_data & ((MD1L881))) # (MD1_av_ld_aligning_data & (!MD1_av_ld_byte2_data[5])) ) );


--MD1L879 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~12
MD1L879 = (!SB2_mem[0][41] & (UC2L14 & (S1_avalon_readdata[12]))) # (SB2_mem[0][41] & (((UC2L14 & S1_avalon_readdata[12])) # (UB1_data_reg[12])));


--MD1L880 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~13
MD1L880 = ( MD1L879 & ( (!MD1_av_ld_aligning_data & (((!UB1L35 & MD1L877)))) # (MD1_av_ld_aligning_data & (!MD1_av_ld_byte2_data[4])) ) ) # ( !MD1L879 & ( (!MD1_av_ld_aligning_data & ((MD1L877))) # (MD1_av_ld_aligning_data & (!MD1_av_ld_byte2_data[4])) ) );


--TE1L886 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[5]~9
TE1L886 = (!SB7_mem[0][41] & (UC7L14 & (S2_avalon_readdata[13]))) # (SB7_mem[0][41] & (((UC7L14 & S2_avalon_readdata[13])) # (UB2_data_reg[13])));


--TE1L887 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[5]~10
TE1L887 = ( TE1L886 & ( (!TE1_av_ld_aligning_data & (((!UB2L36 & TE1L884)))) # (TE1_av_ld_aligning_data & (!TE1_av_ld_byte2_data[5])) ) ) # ( !TE1L886 & ( (!TE1_av_ld_aligning_data & ((TE1L884))) # (TE1_av_ld_aligning_data & (!TE1_av_ld_byte2_data[5])) ) );


--TE1L882 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[4]~11
TE1L882 = (!SB7_mem[0][41] & (UC7L14 & (S2_avalon_readdata[12]))) # (SB7_mem[0][41] & (((UC7L14 & S2_avalon_readdata[12])) # (UB2_data_reg[12])));


--TE1L883 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[4]~12
TE1L883 = ( TE1L882 & ( (!TE1_av_ld_aligning_data & (((!UB2L36 & TE1L880)))) # (TE1_av_ld_aligning_data & (!TE1_av_ld_byte2_data[4])) ) ) # ( !TE1L882 & ( (!TE1_av_ld_aligning_data & ((TE1L880))) # (TE1_av_ld_aligning_data & (!TE1_av_ld_byte2_data[4])) ) );


--FE1L93 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~12
FE1L93 = ( FE1_MonAReg[4] & ( (!FE1_jtag_rd_d1 & (FE1_MonDReg[14])) # (FE1_jtag_rd_d1 & (((FE1_MonAReg[2] & !FE1_MonAReg[3])))) ) ) # ( !FE1_MonAReg[4] & ( (!FE1_jtag_rd_d1 & (FE1_MonDReg[14])) # (FE1_jtag_rd_d1 & (((!FE1_MonAReg[2] & !FE1_MonAReg[3])))) ) );


--MD1L903 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~7
MD1L903 = ( VB1_av_readdata_pre[16] & ( (!VB1_read_latency_shift_reg[0] & (!SC1L44 & ((!VB4_av_readdata_pre[16]) # (!ZB4L1)))) ) ) # ( !VB1_av_readdata_pre[16] & ( (!SC1L44 & ((!VB4_av_readdata_pre[16]) # (!ZB4L1))) ) );


--MD1L904 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~8
MD1L904 = ( MD1L903 & ( (!MD1_av_ld_aligning_data & (((!S1_avalon_readdata[0]) # (!SC1L46)))) # (MD1_av_ld_aligning_data & (!MD1_av_ld_byte3_data[0])) ) ) # ( !MD1L903 & ( (MD1_av_ld_aligning_data & !MD1_av_ld_byte3_data[0]) ) );


--KF1L93 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg~12
KF1L93 = ( KF1_MonAReg[4] & ( (!KF1_jtag_rd_d1 & (KF1_MonDReg[14])) # (KF1_jtag_rd_d1 & (((KF1_MonAReg[2] & !KF1_MonAReg[3])))) ) ) # ( !KF1_MonAReg[4] & ( (!KF1_jtag_rd_d1 & (KF1_MonDReg[14])) # (KF1_jtag_rd_d1 & (((!KF1_MonAReg[2] & !KF1_MonAReg[3])))) ) );


--TE1L906 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data_nxt[0]~7
TE1L906 = ( VB6_av_readdata_pre[16] & ( (!VB6_read_latency_shift_reg[0] & (!SC2L44 & ((!VB8_av_readdata_pre[16]) # (!ZB6L1)))) ) ) # ( !VB6_av_readdata_pre[16] & ( (!SC2L44 & ((!VB8_av_readdata_pre[16]) # (!ZB6L1))) ) );


--TE1L907 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data_nxt[0]~8
TE1L907 = ( TE1L906 & ( (!TE1_av_ld_aligning_data & (((!S2_avalon_readdata[0]) # (!SC2L46)))) # (TE1_av_ld_aligning_data & (!TE1_av_ld_byte3_data[0])) ) ) # ( !TE1L906 & ( (TE1_av_ld_aligning_data & !TE1_av_ld_byte3_data[0]) ) );


--MD1L906 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~9
MD1L906 = (!VB1_read_latency_shift_reg[0] & (ZB4L1 & (VB4_av_readdata_pre[17]))) # (VB1_read_latency_shift_reg[0] & (((ZB4L1 & VB4_av_readdata_pre[17])) # (VB1_av_readdata_pre[17])));


--MD1L907 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~10
MD1L907 = ( MD1L906 & ( (MD1_av_ld_aligning_data & !MD1_av_ld_byte3_data[1]) ) ) # ( !MD1L906 & ( (!MD1_av_ld_aligning_data & (((!S1_avalon_readdata[1]) # (!SC1L46)))) # (MD1_av_ld_aligning_data & (!MD1_av_ld_byte3_data[1])) ) );


--MD1L909 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~11
MD1L909 = (!VB1_read_latency_shift_reg[0] & (ZB4L1 & (VB4_av_readdata_pre[18]))) # (VB1_read_latency_shift_reg[0] & (((ZB4L1 & VB4_av_readdata_pre[18])) # (VB1_av_readdata_pre[18])));


--MD1L910 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~12
MD1L910 = ( MD1L909 & ( (MD1_av_ld_aligning_data & !MD1_av_ld_byte3_data[2]) ) ) # ( !MD1L909 & ( (!MD1_av_ld_aligning_data & (((!S1_avalon_readdata[2]) # (!SC1L46)))) # (MD1_av_ld_aligning_data & (!MD1_av_ld_byte3_data[2])) ) );


--MD1L918 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~13
MD1L918 = ( VB1_av_readdata_pre[21] & ( (!VB1_read_latency_shift_reg[0] & (!SC1L44 & ((!ZB4L1) # (!VB4_av_readdata_pre[21])))) ) ) # ( !VB1_av_readdata_pre[21] & ( (!SC1L44 & ((!ZB4L1) # (!VB4_av_readdata_pre[21]))) ) );


--MD1L919 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~14
MD1L919 = ( MD1L918 & ( (!MD1_av_ld_aligning_data & (((!S1_avalon_readdata[5]) # (!SC1L46)))) # (MD1_av_ld_aligning_data & (!MD1_av_ld_byte3_data[5])) ) ) # ( !MD1L918 & ( (MD1_av_ld_aligning_data & !MD1_av_ld_byte3_data[5]) ) );


--MD1L915 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~15
MD1L915 = (!VB1_read_latency_shift_reg[0] & (ZB4L1 & (VB4_av_readdata_pre[20]))) # (VB1_read_latency_shift_reg[0] & (((ZB4L1 & VB4_av_readdata_pre[20])) # (VB1_av_readdata_pre[20])));


--MD1L916 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~16
MD1L916 = ( MD1L915 & ( (MD1_av_ld_aligning_data & !MD1_av_ld_byte3_data[4]) ) ) # ( !MD1L915 & ( (!MD1_av_ld_aligning_data & (((!S1_avalon_readdata[4]) # (!SC1L46)))) # (MD1_av_ld_aligning_data & (!MD1_av_ld_byte3_data[4])) ) );


--MD1L912 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~17
MD1L912 = ( VB1_av_readdata_pre[19] & ( (!VB1_read_latency_shift_reg[0] & (!SC1L44 & ((!ZB4L1) # (!VB4_av_readdata_pre[19])))) ) ) # ( !VB1_av_readdata_pre[19] & ( (!SC1L44 & ((!ZB4L1) # (!VB4_av_readdata_pre[19]))) ) );


--MD1L913 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~18
MD1L913 = ( MD1L912 & ( (!MD1_av_ld_aligning_data & (((!S1_avalon_readdata[3]) # (!SC1L46)))) # (MD1_av_ld_aligning_data & (!MD1_av_ld_byte3_data[3])) ) ) # ( !MD1L912 & ( (MD1_av_ld_aligning_data & !MD1_av_ld_byte3_data[3]) ) );


--MD1L921 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~19
MD1L921 = ( VB1_av_readdata_pre[22] & ( (!VB1_read_latency_shift_reg[0] & (!SC1L44 & ((!ZB4L1) # (!VB4_av_readdata_pre[22])))) ) ) # ( !VB1_av_readdata_pre[22] & ( (!SC1L44 & ((!ZB4L1) # (!VB4_av_readdata_pre[22]))) ) );


--MD1L922 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~20
MD1L922 = ( MD1L921 & ( (!MD1_av_ld_aligning_data & (((!S1_avalon_readdata[6]) # (!SC1L46)))) # (MD1_av_ld_aligning_data & (!MD1_av_ld_byte3_data[6])) ) ) # ( !MD1L921 & ( (MD1_av_ld_aligning_data & !MD1_av_ld_byte3_data[6]) ) );


--TE1L921 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data_nxt[5]~9
TE1L921 = ( VB6_av_readdata_pre[21] & ( (!VB6_read_latency_shift_reg[0] & (!SC2L44 & ((!ZB6L1) # (!VB8_av_readdata_pre[21])))) ) ) # ( !VB6_av_readdata_pre[21] & ( (!SC2L44 & ((!ZB6L1) # (!VB8_av_readdata_pre[21]))) ) );


--TE1L922 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data_nxt[5]~10
TE1L922 = ( TE1L921 & ( (!TE1_av_ld_aligning_data & (((!S2_avalon_readdata[5]) # (!SC2L46)))) # (TE1_av_ld_aligning_data & (!TE1_av_ld_byte3_data[5])) ) ) # ( !TE1L921 & ( (TE1_av_ld_aligning_data & !TE1_av_ld_byte3_data[5]) ) );


--TE1L918 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data_nxt[4]~11
TE1L918 = (!VB6_read_latency_shift_reg[0] & (ZB6L1 & (VB8_av_readdata_pre[20]))) # (VB6_read_latency_shift_reg[0] & (((ZB6L1 & VB8_av_readdata_pre[20])) # (VB6_av_readdata_pre[20])));


--TE1L919 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data_nxt[4]~12
TE1L919 = ( TE1L918 & ( (TE1_av_ld_aligning_data & !TE1_av_ld_byte3_data[4]) ) ) # ( !TE1L918 & ( (!TE1_av_ld_aligning_data & (((!S2_avalon_readdata[4]) # (!SC2L46)))) # (TE1_av_ld_aligning_data & (!TE1_av_ld_byte3_data[4])) ) );


--TE1L915 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data_nxt[3]~13
TE1L915 = ( VB6_av_readdata_pre[19] & ( (!VB6_read_latency_shift_reg[0] & (!SC2L44 & ((!ZB6L1) # (!VB8_av_readdata_pre[19])))) ) ) # ( !VB6_av_readdata_pre[19] & ( (!SC2L44 & ((!ZB6L1) # (!VB8_av_readdata_pre[19]))) ) );


--TE1L916 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data_nxt[3]~14
TE1L916 = ( TE1L915 & ( (!TE1_av_ld_aligning_data & (((!S2_avalon_readdata[3]) # (!SC2L46)))) # (TE1_av_ld_aligning_data & (!TE1_av_ld_byte3_data[3])) ) ) # ( !TE1L915 & ( (TE1_av_ld_aligning_data & !TE1_av_ld_byte3_data[3]) ) );


--TE1L912 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data_nxt[2]~15
TE1L912 = (!VB6_read_latency_shift_reg[0] & (ZB6L1 & (VB8_av_readdata_pre[18]))) # (VB6_read_latency_shift_reg[0] & (((ZB6L1 & VB8_av_readdata_pre[18])) # (VB6_av_readdata_pre[18])));


--TE1L913 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data_nxt[2]~16
TE1L913 = ( TE1L912 & ( (TE1_av_ld_aligning_data & !TE1_av_ld_byte3_data[2]) ) ) # ( !TE1L912 & ( (!TE1_av_ld_aligning_data & (((!S2_avalon_readdata[2]) # (!SC2L46)))) # (TE1_av_ld_aligning_data & (!TE1_av_ld_byte3_data[2])) ) );


--TE1L909 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data_nxt[1]~17
TE1L909 = (!VB6_read_latency_shift_reg[0] & (ZB6L1 & (VB8_av_readdata_pre[17]))) # (VB6_read_latency_shift_reg[0] & (((ZB6L1 & VB8_av_readdata_pre[17])) # (VB6_av_readdata_pre[17])));


--TE1L910 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data_nxt[1]~18
TE1L910 = ( TE1L909 & ( (TE1_av_ld_aligning_data & !TE1_av_ld_byte3_data[1]) ) ) # ( !TE1L909 & ( (!TE1_av_ld_aligning_data & (((!S2_avalon_readdata[1]) # (!SC2L46)))) # (TE1_av_ld_aligning_data & (!TE1_av_ld_byte3_data[1])) ) );


--TE1L924 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data_nxt[6]~19
TE1L924 = ( VB6_av_readdata_pre[22] & ( (!VB6_read_latency_shift_reg[0] & (!SC2L44 & ((!ZB6L1) # (!VB8_av_readdata_pre[22])))) ) ) # ( !VB6_av_readdata_pre[22] & ( (!SC2L44 & ((!ZB6L1) # (!VB8_av_readdata_pre[22]))) ) );


--TE1L925 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data_nxt[6]~20
TE1L925 = ( TE1L924 & ( (!TE1_av_ld_aligning_data & (((!S2_avalon_readdata[6]) # (!SC2L46)))) # (TE1_av_ld_aligning_data & (!TE1_av_ld_byte3_data[6])) ) ) # ( !TE1L924 & ( (TE1_av_ld_aligning_data & !TE1_av_ld_byte3_data[6]) ) );


--FE1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13
FE1L94 = (FE1_MonAReg[3] & !FE1_MonAReg[4]);


--KF1L94 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|MonDReg~13
KF1L94 = (KF1_MonAReg[3] & !KF1_MonAReg[4]);


--MD1L890 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~14
MD1L890 = (!SB2_mem[0][41] & (UC2L14 & (S1_avalon_readdata[15]))) # (SB2_mem[0][41] & (((UC2L14 & S1_avalon_readdata[15])) # (UB1_data_reg[15])));


--MD1L891 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~15
MD1L891 = (!VB4_av_readdata_pre[15] & (VB1_read_latency_shift_reg[0] & ((VB1_av_readdata_pre[15])))) # (VB4_av_readdata_pre[15] & (((VB1_read_latency_shift_reg[0] & VB1_av_readdata_pre[15])) # (ZB4L1)));


--MD1L892 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~16
MD1L892 = ( MD1L891 & ( (MD1_av_ld_aligning_data & !MD1_av_ld_byte2_data[7]) ) ) # ( !MD1L891 & ( (!MD1_av_ld_aligning_data & (((!UB1L35) # (!MD1L890)))) # (MD1_av_ld_aligning_data & (!MD1_av_ld_byte2_data[7])) ) );


--MD1L862 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~17
MD1L862 = (!SB2_mem[0][41] & (UC2L14 & (S1_avalon_readdata[8]))) # (SB2_mem[0][41] & (((UC2L14 & S1_avalon_readdata[8])) # (UB1_data_reg[8])));


--MD1L863 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~18
MD1L863 = (!VB1_read_latency_shift_reg[0] & (ZB4L1 & (VB4_av_readdata_pre[8]))) # (VB1_read_latency_shift_reg[0] & (((ZB4L1 & VB4_av_readdata_pre[8])) # (VB1_av_readdata_pre[8])));


--MD1L864 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~19
MD1L864 = ( MD1L863 & ( (MD1_av_ld_aligning_data & !MD1_av_ld_byte2_data[0]) ) ) # ( !MD1L863 & ( (!MD1_av_ld_aligning_data & (((!UB1L35) # (!MD1L862)))) # (MD1_av_ld_aligning_data & (!MD1_av_ld_byte2_data[0])) ) );


--MD1L866 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~20
MD1L866 = (!SB2_mem[0][41] & (UC2L14 & (S1_avalon_readdata[9]))) # (SB2_mem[0][41] & (((UC2L14 & S1_avalon_readdata[9])) # (UB1_data_reg[9])));


--MD1L867 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~21
MD1L867 = (!VB1_read_latency_shift_reg[0] & (ZB4L1 & (VB4_av_readdata_pre[9]))) # (VB1_read_latency_shift_reg[0] & (((ZB4L1 & VB4_av_readdata_pre[9])) # (VB1_av_readdata_pre[9])));


--MD1L868 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~22
MD1L868 = ( MD1L867 & ( (MD1_av_ld_aligning_data & !MD1_av_ld_byte2_data[1]) ) ) # ( !MD1L867 & ( (!MD1_av_ld_aligning_data & (((!UB1L35) # (!MD1L866)))) # (MD1_av_ld_aligning_data & (!MD1_av_ld_byte2_data[1])) ) );


--MD1L870 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~23
MD1L870 = (!SB2_mem[0][41] & (UC2L14 & (S1_avalon_readdata[10]))) # (SB2_mem[0][41] & (((UC2L14 & S1_avalon_readdata[10])) # (UB1_data_reg[10])));


--MD1L871 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~24
MD1L871 = (!VB1_read_latency_shift_reg[0] & (ZB4L1 & (VB4_av_readdata_pre[10]))) # (VB1_read_latency_shift_reg[0] & (((ZB4L1 & VB4_av_readdata_pre[10])) # (VB1_av_readdata_pre[10])));


--MD1L872 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~25
MD1L872 = ( MD1L871 & ( (MD1_av_ld_aligning_data & !MD1_av_ld_byte2_data[2]) ) ) # ( !MD1L871 & ( (!MD1_av_ld_aligning_data & (((!UB1L35) # (!MD1L870)))) # (MD1_av_ld_aligning_data & (!MD1_av_ld_byte2_data[2])) ) );


--MD1L874 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~26
MD1L874 = (!SB2_mem[0][41] & (UC2L14 & (S1_avalon_readdata[11]))) # (SB2_mem[0][41] & (((UC2L14 & S1_avalon_readdata[11])) # (UB1_data_reg[11])));


--MD1L875 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~27
MD1L875 = ( MD1L874 & ( (!SC1L44 & (!UB1L35 & ((!VB4_av_readdata_pre[11]) # (!ZB4L1)))) ) ) # ( !MD1L874 & ( (!SC1L44 & ((!VB4_av_readdata_pre[11]) # (!ZB4L1))) ) );


--MD1L876 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~28
MD1L876 = (!MD1L655 & (MD1L832)) # (MD1L655 & ((MD1_av_ld_byte2_data[3])));


--MD1L886 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~29
MD1L886 = (!SB2_mem[0][41] & (UC2L14 & (S1_avalon_readdata[14]))) # (SB2_mem[0][41] & (((UC2L14 & S1_avalon_readdata[14])) # (UB1_data_reg[14])));


--MD1L887 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~30
MD1L887 = (!VB4_av_readdata_pre[14] & (VB1_read_latency_shift_reg[0] & ((VB1_av_readdata_pre[14])))) # (VB4_av_readdata_pre[14] & (((VB1_read_latency_shift_reg[0] & VB1_av_readdata_pre[14])) # (ZB4L1)));


--MD1L888 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~31
MD1L888 = ( MD1L887 & ( (MD1_av_ld_aligning_data & !MD1_av_ld_byte2_data[6]) ) ) # ( !MD1L887 & ( (!MD1_av_ld_aligning_data & (((!UB1L35) # (!MD1L886)))) # (MD1_av_ld_aligning_data & (!MD1_av_ld_byte2_data[6])) ) );


--TE1L893 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[7]~13
TE1L893 = (!SB7_mem[0][41] & (UC7L14 & (S2_avalon_readdata[15]))) # (SB7_mem[0][41] & (((UC7L14 & S2_avalon_readdata[15])) # (UB2_data_reg[15])));


--TE1L894 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[7]~14
TE1L894 = (!VB8_av_readdata_pre[15] & (VB6_read_latency_shift_reg[0] & ((VB6_av_readdata_pre[15])))) # (VB8_av_readdata_pre[15] & (((VB6_read_latency_shift_reg[0] & VB6_av_readdata_pre[15])) # (ZB6L1)));


--TE1L895 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[7]~15
TE1L895 = ( TE1L894 & ( (TE1_av_ld_aligning_data & !TE1_av_ld_byte2_data[7]) ) ) # ( !TE1L894 & ( (!TE1_av_ld_aligning_data & (((!UB2L36) # (!TE1L893)))) # (TE1_av_ld_aligning_data & (!TE1_av_ld_byte2_data[7])) ) );


--TE1L874 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[3]~16
TE1L874 = (!SB7_mem[0][41] & (UC7L14 & (S2_avalon_readdata[11]))) # (SB7_mem[0][41] & (((UC7L14 & S2_avalon_readdata[11])) # (UB2_data_reg[11])));


--TE1L875 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[3]~17
TE1L875 = ( TE1L874 & ( (((VB8_av_readdata_pre[11] & ZB6L1)) # (UB2L36)) # (SC2L44) ) ) # ( !TE1L874 & ( ((VB8_av_readdata_pre[11] & ZB6L1)) # (SC2L44) ) );


--TE1L871 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[2]~18
TE1L871 = (!SB7_mem[0][41] & (UC7L14 & (S2_avalon_readdata[10]))) # (SB7_mem[0][41] & (((UC7L14 & S2_avalon_readdata[10])) # (UB2_data_reg[10])));


--TE1L872 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[2]~19
TE1L872 = (!VB6_read_latency_shift_reg[0] & (ZB6L1 & (VB8_av_readdata_pre[10]))) # (VB6_read_latency_shift_reg[0] & (((ZB6L1 & VB8_av_readdata_pre[10])) # (VB6_av_readdata_pre[10])));


--TE1L873 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[2]~20
TE1L873 = ( TE1L872 & ( (TE1_av_ld_aligning_data & !TE1_av_ld_byte2_data[2]) ) ) # ( !TE1L872 & ( (!TE1_av_ld_aligning_data & (((!UB2L36) # (!TE1L871)))) # (TE1_av_ld_aligning_data & (!TE1_av_ld_byte2_data[2])) ) );


--TE1L867 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[1]~21
TE1L867 = (!SB7_mem[0][41] & (UC7L14 & (S2_avalon_readdata[9]))) # (SB7_mem[0][41] & (((UC7L14 & S2_avalon_readdata[9])) # (UB2_data_reg[9])));


--TE1L868 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[1]~22
TE1L868 = (!VB6_read_latency_shift_reg[0] & (ZB6L1 & (VB8_av_readdata_pre[9]))) # (VB6_read_latency_shift_reg[0] & (((ZB6L1 & VB8_av_readdata_pre[9])) # (VB6_av_readdata_pre[9])));


--TE1L869 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[1]~23
TE1L869 = ( TE1L868 & ( (TE1_av_ld_aligning_data & !TE1_av_ld_byte2_data[1]) ) ) # ( !TE1L868 & ( (!TE1_av_ld_aligning_data & (((!UB2L36) # (!TE1L867)))) # (TE1_av_ld_aligning_data & (!TE1_av_ld_byte2_data[1])) ) );


--TE1L863 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[0]~24
TE1L863 = (!SB7_mem[0][41] & (UC7L14 & (S2_avalon_readdata[8]))) # (SB7_mem[0][41] & (((UC7L14 & S2_avalon_readdata[8])) # (UB2_data_reg[8])));


--TE1L864 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[0]~25
TE1L864 = (!VB6_read_latency_shift_reg[0] & (ZB6L1 & (VB8_av_readdata_pre[8]))) # (VB6_read_latency_shift_reg[0] & (((ZB6L1 & VB8_av_readdata_pre[8])) # (VB6_av_readdata_pre[8])));


--TE1L865 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[0]~26
TE1L865 = ( TE1L864 & ( (TE1_av_ld_aligning_data & !TE1_av_ld_byte2_data[0]) ) ) # ( !TE1L864 & ( (!TE1_av_ld_aligning_data & (((!UB2L36) # (!TE1L863)))) # (TE1_av_ld_aligning_data & (!TE1_av_ld_byte2_data[0])) ) );


--TE1L889 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[6]~27
TE1L889 = (!SB7_mem[0][41] & (UC7L14 & (S2_avalon_readdata[14]))) # (SB7_mem[0][41] & (((UC7L14 & S2_avalon_readdata[14])) # (UB2_data_reg[14])));


--TE1L890 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[6]~28
TE1L890 = (!VB8_av_readdata_pre[14] & (VB6_read_latency_shift_reg[0] & ((VB6_av_readdata_pre[14])))) # (VB8_av_readdata_pre[14] & (((VB6_read_latency_shift_reg[0] & VB6_av_readdata_pre[14])) # (ZB6L1)));


--TE1L891 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte1_data_nxt[6]~29
TE1L891 = ( TE1L890 & ( (TE1_av_ld_aligning_data & !TE1_av_ld_byte2_data[6]) ) ) # ( !TE1L890 & ( (!TE1_av_ld_aligning_data & (((!UB2L36) # (!TE1L889)))) # (TE1_av_ld_aligning_data & (!TE1_av_ld_byte2_data[6])) ) );


--MD1L923 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~21
MD1L923 = (!ZB4L1 & (S1_avalon_readdata[7] & ((SC1L46)))) # (ZB4L1 & (((S1_avalon_readdata[7] & SC1L46)) # (VB4_av_readdata_pre[23])));


--TE1L926 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|av_ld_byte2_data_nxt[7]~21
TE1L926 = (!ZB6L1 & (S2_avalon_readdata[7] & ((SC2L46)))) # (ZB6L1 & (((S2_avalon_readdata[7] & SC2L46)) # (VB8_av_readdata_pre[23])));


--SC1L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]~25
SC1L14 = ( VB3_av_readdata_pre[3] & ( (!VB4_av_readdata_pre[3] & (((VB3_read_latency_shift_reg[0] & !SB3_mem[0][74])))) # (VB4_av_readdata_pre[3] & (((VB3_read_latency_shift_reg[0] & !SB3_mem[0][74])) # (ZB4L1))) ) ) # ( !VB3_av_readdata_pre[3] & ( (VB4_av_readdata_pre[3] & ZB4L1) ) );


--SC1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[3]~26
SC1L15 = ( VB1_read_latency_shift_reg[0] & ( VB1_av_readdata_pre[3] ) ) # ( !VB1_read_latency_shift_reg[0] & ( VB1_av_readdata_pre[3] & ( (!SB2_mem[0][41] & (UC2L14 & (S1_avalon_readdata[3]))) # (SB2_mem[0][41] & (((UC2L14 & S1_avalon_readdata[3])) # (UB1_data_reg[3]))) ) ) ) # ( VB1_read_latency_shift_reg[0] & ( !VB1_av_readdata_pre[3] & ( (!SB2_mem[0][41] & (UC2L14 & (S1_avalon_readdata[3]))) # (SB2_mem[0][41] & (((UC2L14 & S1_avalon_readdata[3])) # (UB1_data_reg[3]))) ) ) ) # ( !VB1_read_latency_shift_reg[0] & ( !VB1_av_readdata_pre[3] & ( (!SB2_mem[0][41] & (UC2L14 & (S1_avalon_readdata[3]))) # (SB2_mem[0][41] & (((UC2L14 & S1_avalon_readdata[3])) # (UB1_data_reg[3]))) ) ) );


--SC2L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[3]~25
SC2L14 = ( VB3_av_readdata_pre[3] & ( (!VB8_av_readdata_pre[3] & (((VB3_read_latency_shift_reg[0] & SB3_mem[0][74])))) # (VB8_av_readdata_pre[3] & (((VB3_read_latency_shift_reg[0] & SB3_mem[0][74])) # (ZB6L1))) ) ) # ( !VB3_av_readdata_pre[3] & ( (VB8_av_readdata_pre[3] & ZB6L1) ) );


--SC2L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux_002|src_data[3]~26
SC2L15 = ( VB6_read_latency_shift_reg[0] & ( VB6_av_readdata_pre[3] ) ) # ( !VB6_read_latency_shift_reg[0] & ( VB6_av_readdata_pre[3] & ( (!SB7_mem[0][41] & (UC7L14 & (S2_avalon_readdata[3]))) # (SB7_mem[0][41] & (((UC7L14 & S2_avalon_readdata[3])) # (UB2_data_reg[3]))) ) ) ) # ( VB6_read_latency_shift_reg[0] & ( !VB6_av_readdata_pre[3] & ( (!SB7_mem[0][41] & (UC7L14 & (S2_avalon_readdata[3]))) # (SB7_mem[0][41] & (((UC7L14 & S2_avalon_readdata[3])) # (UB2_data_reg[3]))) ) ) ) # ( !VB6_read_latency_shift_reg[0] & ( !VB6_av_readdata_pre[3] & ( (!SB7_mem[0][41] & (UC7L14 & (S2_avalon_readdata[3]))) # (SB7_mem[0][41] & (((UC7L14 & S2_avalon_readdata[3])) # (UB2_data_reg[3]))) ) ) );


--TE1L201 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_alu_subtract~0
TE1L201 = ( !TE1_D_iw[0] & ( (TE1_D_iw[4] & (!TE1_D_iw[3] & (!TE1_D_iw[2] $ (TE1_D_iw[1])))) ) );


--TE1L202 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_alu_subtract~1
TE1L202 = ( !TE1_D_iw[12] & ( TE1_D_iw[11] & ( (TE1_D_iw[16] & (TE1_D_iw[15] & (TE1_D_iw[14] & !TE1_D_iw[13]))) ) ) ) # ( !TE1_D_iw[12] & ( !TE1_D_iw[11] & ( (!TE1_D_iw[13] & (!TE1_D_iw[15] $ (!TE1_D_iw[14]))) ) ) );


--TE1L239 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_retaddr~2
TE1L239 = ( !TE1_D_iw[12] & ( (TE1_D_iw[14] & (TE1_D_iw[13] & (!TE1_D_iw[16] $ (!TE1_D_iw[15])))) ) );


--TE1L240 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_retaddr~3
TE1L240 = ( TE1_D_iw[12] & ( TE1_D_iw[11] & ( (TE1_D_iw[16] & (!TE1_D_iw[15] & (!TE1_D_iw[14] & TE1_D_iw[13]))) ) ) ) # ( !TE1_D_iw[12] & ( TE1_D_iw[11] & ( (TE1_D_iw[16] & (TE1_D_iw[13] & ((!TE1_D_iw[14]) # (TE1_D_iw[15])))) ) ) ) # ( !TE1_D_iw[12] & ( !TE1_D_iw[11] & ( (TE1_D_iw[16] & (!TE1_D_iw[14] & TE1_D_iw[13])) ) ) );


--TE1L306 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_wr_dst_reg~1
TE1L306 = ( TE1_D_iw[0] & ( (TE1_D_iw[2] & (!TE1_D_iw[1] & ((!TE1_D_iw[4]) # (!TE1_D_iw[3])))) ) );


--TE1L222 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_implicit_dst_eretaddr~2
TE1L222 = ( TE1_D_iw[16] & ( !TE1_D_iw[15] & ( (TE1_D_iw[13] & ((!TE1_D_iw[11] & ((!TE1_D_iw[12]))) # (TE1_D_iw[11] & (!TE1_D_iw[14])))) ) ) );


--MD1L201 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~0
MD1L201 = ( !MD1_D_iw[0] & ( (MD1_D_iw[4] & (!MD1_D_iw[3] & (!MD1_D_iw[2] $ (MD1_D_iw[1])))) ) );


--MD1L202 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~1
MD1L202 = ( !MD1_D_iw[12] & ( MD1_D_iw[11] & ( (MD1_D_iw[16] & (MD1_D_iw[15] & (MD1_D_iw[14] & !MD1_D_iw[13]))) ) ) ) # ( !MD1_D_iw[12] & ( !MD1_D_iw[11] & ( (!MD1_D_iw[13] & (!MD1_D_iw[15] $ (!MD1_D_iw[14]))) ) ) );


--MD1L239 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~2
MD1L239 = ( !MD1_D_iw[12] & ( (MD1_D_iw[14] & (MD1_D_iw[13] & (!MD1_D_iw[16] $ (!MD1_D_iw[15])))) ) );


--MD1L240 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~3
MD1L240 = ( MD1_D_iw[12] & ( MD1_D_iw[11] & ( (MD1_D_iw[16] & (!MD1_D_iw[15] & (!MD1_D_iw[14] & MD1_D_iw[13]))) ) ) ) # ( !MD1_D_iw[12] & ( MD1_D_iw[11] & ( (MD1_D_iw[16] & (MD1_D_iw[13] & ((!MD1_D_iw[14]) # (MD1_D_iw[15])))) ) ) ) # ( !MD1_D_iw[12] & ( !MD1_D_iw[11] & ( (MD1_D_iw[16] & (!MD1_D_iw[14] & MD1_D_iw[13])) ) ) );


--MD1L306 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~1
MD1L306 = ( MD1_D_iw[0] & ( (MD1_D_iw[2] & (!MD1_D_iw[1] & ((!MD1_D_iw[4]) # (!MD1_D_iw[3])))) ) );


--MD1L222 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~2
MD1L222 = ( MD1_D_iw[16] & ( !MD1_D_iw[15] & ( (MD1_D_iw[13] & ((!MD1_D_iw[11] & ((!MD1_D_iw[12]))) # (MD1_D_iw[11] & (!MD1_D_iw[14])))) ) ) );


--TE1L251 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_uncond_cti_non_br~1
TE1L251 = ( !TE1_D_iw[12] & ( TE1_D_iw[11] & ( (!TE1_D_iw[16] & (TE1_D_iw[13] & ((!TE1_D_iw[15]) # (TE1_D_iw[14])))) ) ) );


--TE1L223 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_implicit_dst_eretaddr~3
TE1L223 = ( TE1_D_iw[1] & ( TE1_D_iw[0] & ( (!TE1_D_iw[5] & (TE1_D_iw[4] & (TE1_D_iw[3] & TE1_D_iw[2]))) ) ) ) # ( !TE1_D_iw[1] & ( TE1_D_iw[0] & ( (!TE1_D_iw[5] & (TE1_D_iw[4] & (TE1_D_iw[3] & TE1_D_iw[2]))) # (TE1_D_iw[5] & (!TE1_D_iw[4] & ((!TE1_D_iw[2])))) ) ) ) # ( TE1_D_iw[1] & ( !TE1_D_iw[0] & ( (TE1_D_iw[5] & (!TE1_D_iw[4] & (!TE1_D_iw[3] & !TE1_D_iw[2]))) ) ) );


--TE1L224 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_implicit_dst_eretaddr~4
TE1L224 = ( !TE1_D_iw[1] & ( TE1_D_iw[0] & ( (!TE1_D_iw[5] & (!TE1_D_iw[2] & ((TE1_D_iw[3]) # (TE1_D_iw[4])))) ) ) ) # ( TE1_D_iw[1] & ( !TE1_D_iw[0] & ( (!TE1_D_iw[5] & (!TE1_D_iw[2] & ((TE1_D_iw[3]) # (TE1_D_iw[4])))) ) ) );


--TE1L225 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_implicit_dst_eretaddr~5
TE1L225 = ( TE1_D_iw[1] & ( TE1_D_iw[0] & ( (TE1_D_iw[5] & (TE1_D_iw[4] & (TE1_D_iw[3] & TE1_D_iw[2]))) ) ) ) # ( !TE1_D_iw[1] & ( TE1_D_iw[0] & ( (TE1_D_iw[5] & (TE1_D_iw[4] & ((!TE1_D_iw[2]) # (TE1_D_iw[3])))) ) ) ) # ( TE1_D_iw[1] & ( !TE1_D_iw[0] & ( (TE1_D_iw[5] & (TE1_D_iw[4] & (TE1_D_iw[3] & TE1_D_iw[2]))) ) ) ) # ( !TE1_D_iw[1] & ( !TE1_D_iw[0] & ( (TE1_D_iw[5] & (TE1_D_iw[4] & (TE1_D_iw[3] & !TE1_D_iw[2]))) ) ) );


--TE1L211 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_exception~2
TE1L211 = ( TE1_D_iw[16] & ( TE1_D_iw[15] & ( (TE1_D_iw[14] & (TE1_D_iw[13] & (!TE1_D_iw[12] & TE1_D_iw[11]))) ) ) ) # ( TE1_D_iw[16] & ( !TE1_D_iw[15] & ( (TE1_D_iw[13] & ((!TE1_D_iw[12]) # ((!TE1_D_iw[14] & TE1_D_iw[11])))) ) ) );


--TE1L212 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_exception~3
TE1L212 = ( TE1_D_iw[12] & ( TE1_D_iw[11] & ( (!TE1_D_iw[16] & (((TE1_D_iw[13])))) # (TE1_D_iw[16] & ((!TE1_D_iw[15] & ((!TE1_D_iw[13]) # (TE1_D_iw[14]))) # (TE1_D_iw[15] & ((!TE1_D_iw[14]) # (TE1_D_iw[13]))))) ) ) ) # ( !TE1_D_iw[12] & ( TE1_D_iw[11] & ( (!TE1_D_iw[16] & (TE1_D_iw[15] & ((!TE1_D_iw[14]) # (!TE1_D_iw[13])))) # (TE1_D_iw[16] & (!TE1_D_iw[15] & (!TE1_D_iw[14] & !TE1_D_iw[13]))) ) ) ) # ( TE1_D_iw[12] & ( !TE1_D_iw[11] & ( (!TE1_D_iw[16] & (!TE1_D_iw[15] & (TE1_D_iw[14] & !TE1_D_iw[13]))) # (TE1_D_iw[16] & (!TE1_D_iw[13] $ (((TE1_D_iw[15] & TE1_D_iw[14]))))) ) ) ) # ( !TE1_D_iw[12] & ( !TE1_D_iw[11] & ( (!TE1_D_iw[16] & (!TE1_D_iw[14] & (!TE1_D_iw[15] $ (TE1_D_iw[13])))) # (TE1_D_iw[16] & (TE1_D_iw[15] & (TE1_D_iw[14]))) ) ) );


--TE1L213 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_exception~4
TE1L213 = ( TE1_D_iw[12] & ( TE1_D_iw[11] & ( (TE1_D_iw[16] & (!TE1_D_iw[15] & !TE1_D_iw[13])) ) ) ) # ( !TE1_D_iw[12] & ( TE1_D_iw[11] & ( (!TE1_D_iw[13] & ((!TE1_D_iw[16] & (TE1_D_iw[15] & TE1_D_iw[14])) # (TE1_D_iw[16] & (!TE1_D_iw[15] & !TE1_D_iw[14])))) ) ) ) # ( TE1_D_iw[12] & ( !TE1_D_iw[11] & ( (TE1_D_iw[16] & (!TE1_D_iw[15] & !TE1_D_iw[13])) ) ) );


--TE1L214 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_exception~5
TE1L214 = ( TE1_D_iw[12] & ( TE1_D_iw[11] & ( (!TE1_D_iw[16] & (!TE1_D_iw[15] & (TE1_D_iw[14] & TE1_D_iw[13]))) ) ) ) # ( !TE1_D_iw[12] & ( TE1_D_iw[11] & ( (!TE1_D_iw[16] & (TE1_D_iw[15] & !TE1_D_iw[14])) ) ) ) # ( TE1_D_iw[12] & ( !TE1_D_iw[11] & ( (!TE1_D_iw[16] & (!TE1_D_iw[15] & (TE1_D_iw[14] & !TE1_D_iw[13]))) ) ) ) # ( !TE1_D_iw[12] & ( !TE1_D_iw[11] & ( (!TE1_D_iw[16] & (!TE1_D_iw[14] & (!TE1_D_iw[15] $ (TE1_D_iw[13])))) ) ) );


--TE1L215 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_exception~6
TE1L215 = ( TE1_D_iw[12] & ( TE1_D_iw[11] & ( (TE1_D_iw[16] & ((!TE1_D_iw[15] & (TE1_D_iw[14] & TE1_D_iw[13])) # (TE1_D_iw[15] & (!TE1_D_iw[14])))) ) ) ) # ( TE1_D_iw[12] & ( !TE1_D_iw[11] & ( (TE1_D_iw[16] & (TE1_D_iw[15] & (!TE1_D_iw[14] & !TE1_D_iw[13]))) ) ) ) # ( !TE1_D_iw[12] & ( !TE1_D_iw[11] & ( (TE1_D_iw[16] & (TE1_D_iw[15] & TE1_D_iw[14])) ) ) );


--MD1L251 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~1
MD1L251 = ( !MD1_D_iw[12] & ( MD1_D_iw[11] & ( (!MD1_D_iw[16] & (MD1_D_iw[13] & ((!MD1_D_iw[15]) # (MD1_D_iw[14])))) ) ) );


--MD1L223 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~3
MD1L223 = ( MD1_D_iw[1] & ( MD1_D_iw[0] & ( (!MD1_D_iw[5] & (MD1_D_iw[4] & (MD1_D_iw[3] & MD1_D_iw[2]))) ) ) ) # ( !MD1_D_iw[1] & ( MD1_D_iw[0] & ( (!MD1_D_iw[5] & (MD1_D_iw[4] & (MD1_D_iw[3] & MD1_D_iw[2]))) # (MD1_D_iw[5] & (!MD1_D_iw[4] & ((!MD1_D_iw[2])))) ) ) ) # ( MD1_D_iw[1] & ( !MD1_D_iw[0] & ( (MD1_D_iw[5] & (!MD1_D_iw[4] & (!MD1_D_iw[3] & !MD1_D_iw[2]))) ) ) );


--MD1L224 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~4
MD1L224 = ( !MD1_D_iw[1] & ( MD1_D_iw[0] & ( (!MD1_D_iw[5] & (!MD1_D_iw[2] & ((MD1_D_iw[3]) # (MD1_D_iw[4])))) ) ) ) # ( MD1_D_iw[1] & ( !MD1_D_iw[0] & ( (!MD1_D_iw[5] & (!MD1_D_iw[2] & ((MD1_D_iw[3]) # (MD1_D_iw[4])))) ) ) );


--MD1L225 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~5
MD1L225 = ( MD1_D_iw[1] & ( MD1_D_iw[0] & ( (MD1_D_iw[5] & (MD1_D_iw[4] & (MD1_D_iw[3] & MD1_D_iw[2]))) ) ) ) # ( !MD1_D_iw[1] & ( MD1_D_iw[0] & ( (MD1_D_iw[5] & (MD1_D_iw[4] & ((!MD1_D_iw[2]) # (MD1_D_iw[3])))) ) ) ) # ( MD1_D_iw[1] & ( !MD1_D_iw[0] & ( (MD1_D_iw[5] & (MD1_D_iw[4] & (MD1_D_iw[3] & MD1_D_iw[2]))) ) ) ) # ( !MD1_D_iw[1] & ( !MD1_D_iw[0] & ( (MD1_D_iw[5] & (MD1_D_iw[4] & (MD1_D_iw[3] & !MD1_D_iw[2]))) ) ) );


--MD1L211 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~2
MD1L211 = ( MD1_D_iw[16] & ( MD1_D_iw[15] & ( (MD1_D_iw[14] & (MD1_D_iw[13] & (!MD1_D_iw[12] & MD1_D_iw[11]))) ) ) ) # ( MD1_D_iw[16] & ( !MD1_D_iw[15] & ( (MD1_D_iw[13] & ((!MD1_D_iw[12]) # ((!MD1_D_iw[14] & MD1_D_iw[11])))) ) ) );


--MD1L212 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~3
MD1L212 = ( MD1_D_iw[12] & ( MD1_D_iw[11] & ( (!MD1_D_iw[16] & (((MD1_D_iw[13])))) # (MD1_D_iw[16] & ((!MD1_D_iw[15] & ((!MD1_D_iw[13]) # (MD1_D_iw[14]))) # (MD1_D_iw[15] & ((!MD1_D_iw[14]) # (MD1_D_iw[13]))))) ) ) ) # ( !MD1_D_iw[12] & ( MD1_D_iw[11] & ( (!MD1_D_iw[16] & (MD1_D_iw[15] & ((!MD1_D_iw[14]) # (!MD1_D_iw[13])))) # (MD1_D_iw[16] & (!MD1_D_iw[15] & (!MD1_D_iw[14] & !MD1_D_iw[13]))) ) ) ) # ( MD1_D_iw[12] & ( !MD1_D_iw[11] & ( (!MD1_D_iw[16] & (!MD1_D_iw[15] & (MD1_D_iw[14] & !MD1_D_iw[13]))) # (MD1_D_iw[16] & (!MD1_D_iw[13] $ (((MD1_D_iw[15] & MD1_D_iw[14]))))) ) ) ) # ( !MD1_D_iw[12] & ( !MD1_D_iw[11] & ( (!MD1_D_iw[16] & (!MD1_D_iw[14] & (!MD1_D_iw[15] $ (MD1_D_iw[13])))) # (MD1_D_iw[16] & (MD1_D_iw[15] & (MD1_D_iw[14]))) ) ) );


--MD1L213 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~4
MD1L213 = ( MD1_D_iw[12] & ( MD1_D_iw[11] & ( (MD1_D_iw[16] & (!MD1_D_iw[15] & !MD1_D_iw[13])) ) ) ) # ( !MD1_D_iw[12] & ( MD1_D_iw[11] & ( (!MD1_D_iw[13] & ((!MD1_D_iw[16] & (MD1_D_iw[15] & MD1_D_iw[14])) # (MD1_D_iw[16] & (!MD1_D_iw[15] & !MD1_D_iw[14])))) ) ) ) # ( MD1_D_iw[12] & ( !MD1_D_iw[11] & ( (MD1_D_iw[16] & (!MD1_D_iw[15] & !MD1_D_iw[13])) ) ) );


--MD1L214 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~5
MD1L214 = ( MD1_D_iw[12] & ( MD1_D_iw[11] & ( (!MD1_D_iw[16] & (!MD1_D_iw[15] & (MD1_D_iw[14] & MD1_D_iw[13]))) ) ) ) # ( !MD1_D_iw[12] & ( MD1_D_iw[11] & ( (!MD1_D_iw[16] & (MD1_D_iw[15] & !MD1_D_iw[14])) ) ) ) # ( MD1_D_iw[12] & ( !MD1_D_iw[11] & ( (!MD1_D_iw[16] & (!MD1_D_iw[15] & (MD1_D_iw[14] & !MD1_D_iw[13]))) ) ) ) # ( !MD1_D_iw[12] & ( !MD1_D_iw[11] & ( (!MD1_D_iw[16] & (!MD1_D_iw[14] & (!MD1_D_iw[15] $ (MD1_D_iw[13])))) ) ) );


--MD1L215 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~6
MD1L215 = ( MD1_D_iw[12] & ( MD1_D_iw[11] & ( (MD1_D_iw[16] & ((!MD1_D_iw[15] & (MD1_D_iw[14] & MD1_D_iw[13])) # (MD1_D_iw[15] & (!MD1_D_iw[14])))) ) ) ) # ( MD1_D_iw[12] & ( !MD1_D_iw[11] & ( (MD1_D_iw[16] & (MD1_D_iw[15] & (!MD1_D_iw[14] & !MD1_D_iw[13]))) ) ) ) # ( !MD1_D_iw[12] & ( !MD1_D_iw[11] & ( (MD1_D_iw[16] & (MD1_D_iw[15] & MD1_D_iw[14])) ) ) );


--TE1L197 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_alu_force_xor~0
TE1L197 = ( TE1_D_iw[1] & ( !TE1_D_iw[0] & ( (!TE1_D_iw[4] & (((TE1_D_iw[2])))) # (TE1_D_iw[4] & (TE1_D_iw[3] & (!TE1_D_iw[5] $ (!TE1_D_iw[2])))) ) ) ) # ( !TE1_D_iw[1] & ( !TE1_D_iw[0] & ( (!TE1_D_iw[2] & ((!TE1_D_iw[5] & ((TE1_D_iw[3]))) # (TE1_D_iw[5] & (!TE1_D_iw[4])))) ) ) );


--TE1L198 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_alu_force_xor~1
TE1L198 = ( TE1_D_iw[1] & ( !TE1_D_iw[0] & ( (TE1_D_iw[2] & ((!TE1_D_iw[4]) # ((!TE1_D_iw[5] & TE1_D_iw[3])))) ) ) ) # ( !TE1_D_iw[1] & ( !TE1_D_iw[0] & ( (!TE1_D_iw[2] & ((!TE1_D_iw[5] & ((TE1_D_iw[3]))) # (TE1_D_iw[5] & (!TE1_D_iw[4])))) ) ) );


--TE1L199 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_alu_force_xor~2
TE1L199 = (!TE1L200 & ((TE1L198))) # (TE1L200 & (TE1L197));


--TE1L203 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_alu_subtract~2
TE1L203 = ( !TE1_D_iw[0] & ( (!TE1_D_iw[4] & (TE1_D_iw[3] & (!TE1_D_iw[2] $ (TE1_D_iw[1])))) ) );


--TE1L200 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_alu_force_xor~3
TE1L200 = ( !TE1_D_iw[12] & ( !TE1_D_iw[11] & ( (!TE1_D_iw[13] & ((!TE1_D_iw[16] & ((TE1_D_iw[14]))) # (TE1_D_iw[16] & (!TE1_D_iw[15])))) ) ) );


--TE1L230 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_logic~1
TE1L230 = ( TE1_D_iw[0] & ( TE1L229 ) ) # ( !TE1_D_iw[0] & ( TE1L229 ) ) # ( !TE1_D_iw[0] & ( !TE1L229 & ( (TE1_D_iw[2] & (!TE1_D_iw[1] & ((TE1_D_iw[3]) # (TE1_D_iw[4])))) ) ) );


--TE1L231 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_logic~2
TE1L231 = ( !TE1_D_iw[1] & ( !TE1_D_iw[0] & ( (!TE1_D_iw[5] & (TE1_D_iw[2] & ((TE1_D_iw[3]) # (TE1_D_iw[4])))) ) ) );


--MD1L197 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~0
MD1L197 = ( MD1_D_iw[1] & ( !MD1_D_iw[0] & ( (!MD1_D_iw[4] & (((MD1_D_iw[2])))) # (MD1_D_iw[4] & (MD1_D_iw[3] & (!MD1_D_iw[5] $ (!MD1_D_iw[2])))) ) ) ) # ( !MD1_D_iw[1] & ( !MD1_D_iw[0] & ( (!MD1_D_iw[2] & ((!MD1_D_iw[5] & ((MD1_D_iw[3]))) # (MD1_D_iw[5] & (!MD1_D_iw[4])))) ) ) );


--MD1L198 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~1
MD1L198 = ( MD1_D_iw[1] & ( !MD1_D_iw[0] & ( (MD1_D_iw[2] & ((!MD1_D_iw[4]) # ((!MD1_D_iw[5] & MD1_D_iw[3])))) ) ) ) # ( !MD1_D_iw[1] & ( !MD1_D_iw[0] & ( (!MD1_D_iw[2] & ((!MD1_D_iw[5] & ((MD1_D_iw[3]))) # (MD1_D_iw[5] & (!MD1_D_iw[4])))) ) ) );


--MD1L199 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~2
MD1L199 = (!MD1L200 & ((MD1L198))) # (MD1L200 & (MD1L197));


--MD1L203 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~2
MD1L203 = ( !MD1_D_iw[0] & ( (!MD1_D_iw[4] & (MD1_D_iw[3] & (!MD1_D_iw[2] $ (MD1_D_iw[1])))) ) );


--MD1L200 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~3
MD1L200 = ( !MD1_D_iw[12] & ( !MD1_D_iw[11] & ( (!MD1_D_iw[13] & ((!MD1_D_iw[16] & ((MD1_D_iw[14]))) # (MD1_D_iw[16] & (!MD1_D_iw[15])))) ) ) );


--MD1L230 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~1
MD1L230 = ( MD1_D_iw[0] & ( MD1L229 ) ) # ( !MD1_D_iw[0] & ( MD1L229 ) ) # ( !MD1_D_iw[0] & ( !MD1L229 & ( (MD1_D_iw[2] & (!MD1_D_iw[1] & ((MD1_D_iw[3]) # (MD1_D_iw[4])))) ) ) );


--MD1L231 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~2
MD1L231 = ( !MD1_D_iw[1] & ( !MD1_D_iw[0] & ( (!MD1_D_iw[5] & (MD1_D_iw[2] & ((MD1_D_iw[3]) # (MD1_D_iw[4])))) ) ) );


--TE1L245 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_shift_rot~1
TE1L245 = ( TE1_D_iw[12] & ( TE1_D_iw[11] & ( (!TE1_D_iw[13] & ((!TE1_D_iw[16]) # ((TE1_D_iw[15] & TE1_D_iw[14])))) ) ) ) # ( TE1_D_iw[12] & ( !TE1_D_iw[11] & ( (!TE1_D_iw[13] & ((!TE1_D_iw[14] & (!TE1_D_iw[16])) # (TE1_D_iw[14] & ((TE1_D_iw[15]))))) ) ) );


--TE1L246 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_shift_rot~2
TE1L246 = (TE1L245 & TE1L544);


--TE1L228 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|D_ctrl_ld~0
TE1L228 = ( TE1_D_iw[0] & ( (TE1_D_iw[1] & ((!TE1_D_iw[4]) # ((!TE1_D_iw[3] & TE1_D_iw[2])))) ) );


--MD1L245 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~1
MD1L245 = ( MD1_D_iw[12] & ( MD1_D_iw[11] & ( (!MD1_D_iw[13] & ((!MD1_D_iw[16]) # ((MD1_D_iw[15] & MD1_D_iw[14])))) ) ) ) # ( MD1_D_iw[12] & ( !MD1_D_iw[11] & ( (!MD1_D_iw[13] & ((!MD1_D_iw[14] & (!MD1_D_iw[16])) # (MD1_D_iw[14] & ((MD1_D_iw[15]))))) ) ) );


--MD1L246 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~2
MD1L246 = (MD1L245 & MD1L543);


--MD1L228 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld~0
MD1L228 = ( MD1_D_iw[0] & ( (MD1_D_iw[1] & ((!MD1_D_iw[4]) # ((!MD1_D_iw[3] & MD1_D_iw[2])))) ) );


--DB1L54 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0
DB1L54 = AMPP_FUNCTION(!U1_t_dav);


--DB2L54 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0
DB2L54 = AMPP_FUNCTION(!U2_t_dav);


--VF1L8 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]~0
VF1L8 = !VF1_altera_reset_synchronizer_int_chain[3];


--VF2L8 is nios_system:u0|nios_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]~0
VF2L8 = !VF2_altera_reset_synchronizer_int_chain[3];


--DB1L36 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read~0
DB1L36 = AMPP_FUNCTION(!DB1_read);


--DB2L36 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read~0
DB2L36 = AMPP_FUNCTION(!DB2_read);


--YC2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~1
YC2L6 = !YC2L2;


--BC2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|packet_in_progress~0
BC2L3 = !BC2L54;


--VD1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0
VD1L5 = !QD1_writedata[0];


--YC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~2
YC1L7 = !YC1L2;


--BC1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|packet_in_progress~0
BC1L4 = !BC1L12;


--YC3L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~1
YC3L6 = !YC3L2;


--BC3L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|packet_in_progress~0
BC3L2 = !BC3L57;


--YC4L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]~1
YC4L6 = !YC4L2;


--BC4L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_007|packet_in_progress~0
BC4L3 = !BC4L54;


--ZE1L5 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[0]~0
ZE1L5 = !WE1_writedata[0];


--YC5L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]~1
YC5L6 = !YC5L2;


--BC5L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_008|packet_in_progress~0
BC5L3 = !BC5L58;


--DB1L99 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write~1
DB1L99 = AMPP_FUNCTION(!DB1_write);


--DB2L99 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write~1
DB2L99 = AMPP_FUNCTION(!DB2_write);


--WF2L4 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0
WF2L4 = GND;


--VD1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~1
VD1L7 = !QD1_writedata[1];


--WF4L4 is nios_system:u0|nios_system_rst_controller:rst_controller_001|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0
WF4L4 = GND;


--ZE1L7 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_1_cpu_nios2_avalon_reg|oci_ienable[1]~1
ZE1L7 = !WE1_writedata[1];


--VB3L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[3]~0
VB3L6 = !BC1_src_data[38];


--VB1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0
VB1L15 = !MB1_b_full;


--VB6L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_1_avalon_jtag_slave_translator|av_readdata_pre[13]~0
VB6L15 = !MB3_b_full;


--A1L85 is ~GND
A1L85 = GND;


--DB1L16 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell
DB1L16 = AMPP_FUNCTION(!DB1_count[9]);


--DB2L16 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell
DB2L16 = AMPP_FUNCTION(!DB2_count[9]);


--MD1L389 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~_wirecell
MD1L389 = !MD1_E_shift_rot_cnt[0];


--FE1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_wirecell
FE1L3 = !FE1L2;


--TE1L389 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|E_shift_rot_cnt[0]~_wirecell
TE1L389 = !TE1_E_shift_rot_cnt[0];


--KF1L3 is nios_system:u0|nios_system_nios2_gen2_1:nios2_gen2_1|nios_system_nios2_gen2_1_cpu:cpu|nios_system_nios2_gen2_1_cpu_nios2_oci:the_nios_system_nios2_gen2_1_cpu_nios2_oci|nios_system_nios2_gen2_1_cpu_nios2_ocimem:the_nios_system_nios2_gen2_1_cpu_nios2_ocimem|Add0~1_wirecell
KF1L3 = !KF1L2;


