Simulator report for Lab3
Thu Oct 30 14:24:10 2014
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 2.0 us       ;
; Simulation Netlist Size     ; 164 nodes    ;
; Simulation Coverage         ;      92.07 % ;
; Total Number of Transitions ; 1472         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; MAX7000S     ;
+-----------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                       ;
+--------------------------------------------------------------------------------------------+-------------+---------------+
; Option                                                                                     ; Setting     ; Default Value ;
+--------------------------------------------------------------------------------------------+-------------+---------------+
; Simulation mode                                                                            ; Functional  ; Timing        ;
; Start time                                                                                 ; 0 ns        ; 0 ns          ;
; Simulation results format                                                                  ; CVWF        ;               ;
; Vector input source                                                                        ; lab3top.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On          ; On            ;
; Check outputs                                                                              ; Off         ; Off           ;
; Report simulation coverage                                                                 ; On          ; On            ;
; Display complete 1/0 value coverage report                                                 ; On          ; On            ;
; Display missing 1-value coverage report                                                    ; On          ; On            ;
; Display missing 0-value coverage report                                                    ; On          ; On            ;
; Detect setup and hold time violations                                                      ; Off         ; Off           ;
; Detect glitches                                                                            ; Off         ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off         ; Off           ;
; Generate Signal Activity File                                                              ; Off         ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off         ; Off           ;
; Group bus channels in simulation results                                                   ; Off         ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On          ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE  ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off         ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto        ; Auto          ;
+--------------------------------------------------------------------------------------------+-------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      92.07 % ;
; Total nodes checked                                 ; 164          ;
; Total output ports checked                          ; 164          ;
; Total output ports with complete 1/0-value coverage ; 151          ;
; Total output ports with no 1/0-value coverage       ; 13           ;
; Total output ports with no 1-value coverage         ; 13           ;
; Total output ports with no 0-value coverage         ; 13           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                          ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------+
; Node Name                                                                       ; Output Port Name                                                                ; Output Port Type ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------+
; |lab3top|Cy                                                                     ; |lab3top|Cy                                                                     ; pin_out          ;
; |lab3top|S3                                                                     ; |lab3top|S3                                                                     ; out              ;
; |lab3top|S2                                                                     ; |lab3top|S2                                                                     ; out              ;
; |lab3top|S1                                                                     ; |lab3top|S1                                                                     ; out              ;
; |lab3top|S0                                                                     ; |lab3top|S0                                                                     ; out              ;
; |lab3top|CLOCK                                                                  ; |lab3top|CLOCK                                                                  ; out              ;
; |lab3top|A3                                                                     ; |lab3top|A3                                                                     ; out              ;
; |lab3top|A2                                                                     ; |lab3top|A2                                                                     ; out              ;
; |lab3top|A1                                                                     ; |lab3top|A1                                                                     ; out              ;
; |lab3top|A0                                                                     ; |lab3top|A0                                                                     ; out              ;
; |lab3top|B3                                                                     ; |lab3top|B3                                                                     ; out              ;
; |lab3top|B2                                                                     ; |lab3top|B2                                                                     ; out              ;
; |lab3top|B1                                                                     ; |lab3top|B1                                                                     ; out              ;
; |lab3top|B0                                                                     ; |lab3top|B0                                                                     ; out              ;
; |lab3top|S                                                                      ; |lab3top|S                                                                      ; pin_out          ;
; |lab3top|Z                                                                      ; |lab3top|Z                                                                      ; pin_out          ;
; |lab3top|V                                                                      ; |lab3top|V                                                                      ; pin_out          ;
; |lab3top|C3                                                                     ; |lab3top|C3                                                                     ; pin_out          ;
; |lab3top|C2                                                                     ; |lab3top|C2                                                                     ; pin_out          ;
; |lab3top|C1                                                                     ; |lab3top|C1                                                                     ; pin_out          ;
; |lab3top|C0                                                                     ; |lab3top|C0                                                                     ; pin_out          ;
; |lab3top|register4bits:inst2|inst14                                             ; |lab3top|register4bits:inst2|inst14                                             ; regout           ;
; |lab3top|register4bits:inst2|inst15                                             ; |lab3top|register4bits:inst2|inst15                                             ; regout           ;
; |lab3top|register4bits:inst2|inst16                                             ; |lab3top|register4bits:inst2|inst16                                             ; regout           ;
; |lab3top|register4bits:inst2|inst17                                             ; |lab3top|register4bits:inst2|inst17                                             ; regout           ;
; |lab3top|arithcircuit4bits:inst12|74153:inst25|9                                ; |lab3top|arithcircuit4bits:inst12|74153:inst25|9                                ; out0             ;
; |lab3top|arithcircuit4bits:inst12|74153:inst25|1                                ; |lab3top|arithcircuit4bits:inst12|74153:inst25|1                                ; out0             ;
; |lab3top|arithcircuit4bits:inst12|74153:inst25|2                                ; |lab3top|arithcircuit4bits:inst12|74153:inst25|2                                ; out0             ;
; |lab3top|arithcircuit4bits:inst12|74153:inst25|3                                ; |lab3top|arithcircuit4bits:inst12|74153:inst25|3                                ; out0             ;
; |lab3top|arithcircuit4bits:inst12|74153:inst25|4                                ; |lab3top|arithcircuit4bits:inst12|74153:inst25|4                                ; out0             ;
; |lab3top|arithcircuit4bits:inst12|74153:inst25|10                               ; |lab3top|arithcircuit4bits:inst12|74153:inst25|10                               ; out0             ;
; |lab3top|arithcircuit4bits:inst12|74153:inst25|5                                ; |lab3top|arithcircuit4bits:inst12|74153:inst25|5                                ; out0             ;
; |lab3top|arithcircuit4bits:inst12|fulladder1bit:inst6|inst1                     ; |lab3top|arithcircuit4bits:inst12|fulladder1bit:inst6|inst1                     ; out0             ;
; |lab3top|arithcircuit4bits:inst12|fulladder1bit:inst6|inst                      ; |lab3top|arithcircuit4bits:inst12|fulladder1bit:inst6|inst                      ; out0             ;
; |lab3top|arithcircuit4bits:inst12|fulladder1bit:inst6|inst4                     ; |lab3top|arithcircuit4bits:inst12|fulladder1bit:inst6|inst4                     ; out0             ;
; |lab3top|arithcircuit4bits:inst12|fulladder1bit:inst6|inst2                     ; |lab3top|arithcircuit4bits:inst12|fulladder1bit:inst6|inst2                     ; out0             ;
; |lab3top|arithcircuit4bits:inst12|fulladder1bit:inst6|inst3                     ; |lab3top|arithcircuit4bits:inst12|fulladder1bit:inst6|inst3                     ; out0             ;
; |lab3top|arithcircuit4bits:inst12|74153:inst24|9                                ; |lab3top|arithcircuit4bits:inst12|74153:inst24|9                                ; out0             ;
; |lab3top|arithcircuit4bits:inst12|74153:inst24|1                                ; |lab3top|arithcircuit4bits:inst12|74153:inst24|1                                ; out0             ;
; |lab3top|arithcircuit4bits:inst12|74153:inst24|2                                ; |lab3top|arithcircuit4bits:inst12|74153:inst24|2                                ; out0             ;
; |lab3top|arithcircuit4bits:inst12|74153:inst24|3                                ; |lab3top|arithcircuit4bits:inst12|74153:inst24|3                                ; out0             ;
; |lab3top|arithcircuit4bits:inst12|74153:inst24|4                                ; |lab3top|arithcircuit4bits:inst12|74153:inst24|4                                ; out0             ;
; |lab3top|arithcircuit4bits:inst12|74153:inst24|10                               ; |lab3top|arithcircuit4bits:inst12|74153:inst24|10                               ; out0             ;
; |lab3top|arithcircuit4bits:inst12|74153:inst24|5                                ; |lab3top|arithcircuit4bits:inst12|74153:inst24|5                                ; out0             ;
; |lab3top|arithcircuit4bits:inst12|74153:inst24|7                                ; |lab3top|arithcircuit4bits:inst12|74153:inst24|7                                ; out0             ;
; |lab3top|arithcircuit4bits:inst12|fulladder1bit:inst|inst1                      ; |lab3top|arithcircuit4bits:inst12|fulladder1bit:inst|inst1                      ; out0             ;
; |lab3top|arithcircuit4bits:inst12|fulladder1bit:inst|inst                       ; |lab3top|arithcircuit4bits:inst12|fulladder1bit:inst|inst                       ; out0             ;
; |lab3top|arithcircuit4bits:inst12|fulladder1bit:inst|inst4                      ; |lab3top|arithcircuit4bits:inst12|fulladder1bit:inst|inst4                      ; out0             ;
; |lab3top|arithcircuit4bits:inst12|fulladder1bit:inst|inst2                      ; |lab3top|arithcircuit4bits:inst12|fulladder1bit:inst|inst2                      ; out0             ;
; |lab3top|arithcircuit4bits:inst12|fulladder1bit:inst|inst3                      ; |lab3top|arithcircuit4bits:inst12|fulladder1bit:inst|inst3                      ; out0             ;
; |lab3top|arithcircuit4bits:inst12|74153:inst23|9                                ; |lab3top|arithcircuit4bits:inst12|74153:inst23|9                                ; out0             ;
; |lab3top|arithcircuit4bits:inst12|74153:inst23|2                                ; |lab3top|arithcircuit4bits:inst12|74153:inst23|2                                ; out0             ;
; |lab3top|arithcircuit4bits:inst12|74153:inst23|3                                ; |lab3top|arithcircuit4bits:inst12|74153:inst23|3                                ; out0             ;
; |lab3top|arithcircuit4bits:inst12|74153:inst23|4                                ; |lab3top|arithcircuit4bits:inst12|74153:inst23|4                                ; out0             ;
; |lab3top|arithcircuit4bits:inst12|74153:inst23|10                               ; |lab3top|arithcircuit4bits:inst12|74153:inst23|10                               ; out0             ;
; |lab3top|arithcircuit4bits:inst12|74153:inst23|5                                ; |lab3top|arithcircuit4bits:inst12|74153:inst23|5                                ; out0             ;
; |lab3top|arithcircuit4bits:inst12|74153:inst23|7                                ; |lab3top|arithcircuit4bits:inst12|74153:inst23|7                                ; out0             ;
; |lab3top|arithcircuit4bits:inst12|fulladder1bit:inst4|inst1                     ; |lab3top|arithcircuit4bits:inst12|fulladder1bit:inst4|inst1                     ; out0             ;
; |lab3top|arithcircuit4bits:inst12|fulladder1bit:inst4|inst                      ; |lab3top|arithcircuit4bits:inst12|fulladder1bit:inst4|inst                      ; out0             ;
; |lab3top|arithcircuit4bits:inst12|fulladder1bit:inst4|inst4                     ; |lab3top|arithcircuit4bits:inst12|fulladder1bit:inst4|inst4                     ; out0             ;
; |lab3top|arithcircuit4bits:inst12|fulladder1bit:inst4|inst2                     ; |lab3top|arithcircuit4bits:inst12|fulladder1bit:inst4|inst2                     ; out0             ;
; |lab3top|arithcircuit4bits:inst12|fulladder1bit:inst4|inst3                     ; |lab3top|arithcircuit4bits:inst12|fulladder1bit:inst4|inst3                     ; out0             ;
; |lab3top|arithcircuit4bits:inst12|74153:inst36|9                                ; |lab3top|arithcircuit4bits:inst12|74153:inst36|9                                ; out0             ;
; |lab3top|arithcircuit4bits:inst12|74153:inst36|2                                ; |lab3top|arithcircuit4bits:inst12|74153:inst36|2                                ; out0             ;
; |lab3top|arithcircuit4bits:inst12|74153:inst36|3                                ; |lab3top|arithcircuit4bits:inst12|74153:inst36|3                                ; out0             ;
; |lab3top|arithcircuit4bits:inst12|74153:inst36|4                                ; |lab3top|arithcircuit4bits:inst12|74153:inst36|4                                ; out0             ;
; |lab3top|arithcircuit4bits:inst12|74153:inst36|10                               ; |lab3top|arithcircuit4bits:inst12|74153:inst36|10                               ; out0             ;
; |lab3top|arithcircuit4bits:inst12|74153:inst36|7                                ; |lab3top|arithcircuit4bits:inst12|74153:inst36|7                                ; out0             ;
; |lab3top|arithcircuit4bits:inst12|fulladder1bit:inst5|inst1                     ; |lab3top|arithcircuit4bits:inst12|fulladder1bit:inst5|inst1                     ; out0             ;
; |lab3top|arithcircuit4bits:inst12|fulladder1bit:inst5|inst                      ; |lab3top|arithcircuit4bits:inst12|fulladder1bit:inst5|inst                      ; out0             ;
; |lab3top|arithcircuit4bits:inst12|fulladder1bit:inst5|inst4                     ; |lab3top|arithcircuit4bits:inst12|fulladder1bit:inst5|inst4                     ; out0             ;
; |lab3top|arithcircuit4bits:inst12|fulladder1bit:inst5|inst2                     ; |lab3top|arithcircuit4bits:inst12|fulladder1bit:inst5|inst2                     ; out0             ;
; |lab3top|arithcircuit4bits:inst12|fulladder1bit:inst5|inst3                     ; |lab3top|arithcircuit4bits:inst12|fulladder1bit:inst5|inst3                     ; out0             ;
; |lab3top|register4bits:inst3|inst14                                             ; |lab3top|register4bits:inst3|inst14                                             ; regout           ;
; |lab3top|register4bits:inst3|inst15                                             ; |lab3top|register4bits:inst3|inst15                                             ; regout           ;
; |lab3top|register4bits:inst3|inst16                                             ; |lab3top|register4bits:inst3|inst16                                             ; regout           ;
; |lab3top|register4bits:inst3|inst17                                             ; |lab3top|register4bits:inst3|inst17                                             ; regout           ;
; |lab3top|register4bits:inst4|inst14                                             ; |lab3top|register4bits:inst4|inst14                                             ; regout           ;
; |lab3top|register4bits:inst4|inst15                                             ; |lab3top|register4bits:inst4|inst15                                             ; regout           ;
; |lab3top|register4bits:inst4|inst16                                             ; |lab3top|register4bits:inst4|inst16                                             ; regout           ;
; |lab3top|register4bits:inst4|inst17                                             ; |lab3top|register4bits:inst4|inst17                                             ; regout           ;
; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst3|inst9                    ; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst3|inst9                    ; out0             ;
; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst3|inst8                    ; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst3|inst8                    ; out0             ;
; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst3|inst5                    ; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst3|inst5                    ; out0             ;
; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst3|inst7                    ; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst3|inst7                    ; out0             ;
; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst3|81mux:inst|p81mux:sub|23 ; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst3|81mux:inst|p81mux:sub|23 ; out0             ;
; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst3|81mux:inst|p81mux:sub|30 ; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst3|81mux:inst|p81mux:sub|30 ; out0             ;
; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst3|81mux:inst|p81mux:sub|29 ; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst3|81mux:inst|p81mux:sub|29 ; out0             ;
; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst3|81mux:inst|p81mux:sub|27 ; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst3|81mux:inst|p81mux:sub|27 ; out0             ;
; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst3|81mux:inst|p81mux:sub|24 ; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst3|81mux:inst|p81mux:sub|24 ; out0             ;
; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst2|inst9                    ; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst2|inst9                    ; out0             ;
; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst2|inst8                    ; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst2|inst8                    ; out0             ;
; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst2|inst5                    ; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst2|inst5                    ; out0             ;
; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst2|inst7                    ; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst2|inst7                    ; out0             ;
; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst2|81mux:inst|p81mux:sub|23 ; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst2|81mux:inst|p81mux:sub|23 ; out0             ;
; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst2|81mux:inst|p81mux:sub|30 ; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst2|81mux:inst|p81mux:sub|30 ; out0             ;
; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst2|81mux:inst|p81mux:sub|28 ; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst2|81mux:inst|p81mux:sub|28 ; out0             ;
; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst2|81mux:inst|p81mux:sub|27 ; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst2|81mux:inst|p81mux:sub|27 ; out0             ;
; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst2|81mux:inst|p81mux:sub|24 ; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst2|81mux:inst|p81mux:sub|24 ; out0             ;
; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst1|inst9                    ; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst1|inst9                    ; out0             ;
; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst1|inst8                    ; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst1|inst8                    ; out0             ;
; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst1|inst5                    ; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst1|inst5                    ; out0             ;
; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst1|inst7                    ; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst1|inst7                    ; out0             ;
; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst1|81mux:inst|p81mux:sub|23 ; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst1|81mux:inst|p81mux:sub|23 ; out0             ;
; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst1|81mux:inst|p81mux:sub|30 ; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst1|81mux:inst|p81mux:sub|30 ; out0             ;
; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst1|81mux:inst|p81mux:sub|28 ; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst1|81mux:inst|p81mux:sub|28 ; out0             ;
; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst1|81mux:inst|p81mux:sub|27 ; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst1|81mux:inst|p81mux:sub|27 ; out0             ;
; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst1|81mux:inst|p81mux:sub|26 ; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst1|81mux:inst|p81mux:sub|26 ; out0             ;
; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst1|81mux:inst|p81mux:sub|25 ; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst1|81mux:inst|p81mux:sub|25 ; out0             ;
; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst1|81mux:inst|p81mux:sub|24 ; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst1|81mux:inst|p81mux:sub|24 ; out0             ;
; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst|inst9                     ; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst|inst9                     ; out0             ;
; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst|inst8                     ; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst|inst8                     ; out0             ;
; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst|inst5                     ; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst|inst5                     ; out0             ;
; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst|inst7                     ; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst|inst7                     ; out0             ;
; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst|81mux:inst|p81mux:sub|23  ; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst|81mux:inst|p81mux:sub|23  ; out0             ;
; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst|81mux:inst|p81mux:sub|30  ; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst|81mux:inst|p81mux:sub|30  ; out0             ;
; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst|81mux:inst|p81mux:sub|28  ; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst|81mux:inst|p81mux:sub|28  ; out0             ;
; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst|81mux:inst|p81mux:sub|26  ; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst|81mux:inst|p81mux:sub|26  ; out0             ;
; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst|81mux:inst|p81mux:sub|25  ; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst|81mux:inst|p81mux:sub|25  ; out0             ;
; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst|81mux:inst|p81mux:sub|24  ; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst|81mux:inst|p81mux:sub|24  ; out0             ;
; |lab3top|74257:inst11|29                                                        ; |lab3top|74257:inst11|29                                                        ; out              ;
; |lab3top|74257:inst11|30                                                        ; |lab3top|74257:inst11|30                                                        ; out0             ;
; |lab3top|74257:inst11|36                                                        ; |lab3top|74257:inst11|36                                                        ; out0             ;
; |lab3top|74257:inst11|8                                                         ; |lab3top|74257:inst11|8                                                         ; out0             ;
; |lab3top|74257:inst11|26                                                        ; |lab3top|74257:inst11|26                                                        ; out              ;
; |lab3top|74257:inst11|25                                                        ; |lab3top|74257:inst11|25                                                        ; out0             ;
; |lab3top|74257:inst11|35                                                        ; |lab3top|74257:inst11|35                                                        ; out0             ;
; |lab3top|74257:inst11|6                                                         ; |lab3top|74257:inst11|6                                                         ; out0             ;
; |lab3top|74257:inst11|22                                                        ; |lab3top|74257:inst11|22                                                        ; out              ;
; |lab3top|74257:inst11|21                                                        ; |lab3top|74257:inst11|21                                                        ; out0             ;
; |lab3top|74257:inst11|34                                                        ; |lab3top|74257:inst11|34                                                        ; out0             ;
; |lab3top|74257:inst11|4                                                         ; |lab3top|74257:inst11|4                                                         ; out0             ;
; |lab3top|74257:inst11|20                                                        ; |lab3top|74257:inst11|20                                                        ; out              ;
; |lab3top|74257:inst11|18                                                        ; |lab3top|74257:inst11|18                                                        ; out0             ;
; |lab3top|74257:inst11|33                                                        ; |lab3top|74257:inst11|33                                                        ; out0             ;
; |lab3top|74257:inst11|2                                                         ; |lab3top|74257:inst11|2                                                         ; out0             ;
; |lab3top|register4bits:inst|inst14                                              ; |lab3top|register4bits:inst|inst14                                              ; regout           ;
; |lab3top|register4bits:inst|inst15                                              ; |lab3top|register4bits:inst|inst15                                              ; regout           ;
; |lab3top|register4bits:inst|inst16                                              ; |lab3top|register4bits:inst|inst16                                              ; regout           ;
; |lab3top|register4bits:inst|inst17                                              ; |lab3top|register4bits:inst|inst17                                              ; regout           ;
; |lab3top|state4bits:inst14|inst                                                 ; |lab3top|state4bits:inst14|inst                                                 ; out0             ;
; |lab3top|state4bits:inst14|inst11                                               ; |lab3top|state4bits:inst14|inst11                                               ; out0             ;
; |lab3top|state4bits:inst14|inst8                                                ; |lab3top|state4bits:inst14|inst8                                                ; out0             ;
; |lab3top|state4bits:inst14|inst13                                               ; |lab3top|state4bits:inst14|inst13                                               ; out0             ;
; |lab3top|state4bits:inst14|inst2                                                ; |lab3top|state4bits:inst14|inst2                                                ; out0             ;
; |lab3top|state4bits:inst14|inst12                                               ; |lab3top|state4bits:inst14|inst12                                               ; out0             ;
; |lab3top|state4bits:inst14|inst9                                                ; |lab3top|state4bits:inst14|inst9                                                ; out0             ;
; |lab3top|register4bits:inst1|inst14                                             ; |lab3top|register4bits:inst1|inst14                                             ; regout           ;
; |lab3top|register4bits:inst1|inst15                                             ; |lab3top|register4bits:inst1|inst15                                             ; regout           ;
; |lab3top|register4bits:inst1|inst16                                             ; |lab3top|register4bits:inst1|inst16                                             ; regout           ;
; |lab3top|register4bits:inst1|inst17                                             ; |lab3top|register4bits:inst1|inst17                                             ; regout           ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                             ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------+
; Node Name                                                                       ; Output Port Name                                                                ; Output Port Type ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------+
; |lab3top|CLEAR                                                                  ; |lab3top|CLEAR                                                                  ; out              ;
; |lab3top|arithcircuit4bits:inst12|74153:inst25|7                                ; |lab3top|arithcircuit4bits:inst12|74153:inst25|7                                ; out0             ;
; |lab3top|arithcircuit4bits:inst12|74153:inst23|1                                ; |lab3top|arithcircuit4bits:inst12|74153:inst23|1                                ; out0             ;
; |lab3top|arithcircuit4bits:inst12|74153:inst36|1                                ; |lab3top|arithcircuit4bits:inst12|74153:inst36|1                                ; out0             ;
; |lab3top|arithcircuit4bits:inst12|74153:inst36|5                                ; |lab3top|arithcircuit4bits:inst12|74153:inst36|5                                ; out0             ;
; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst3|81mux:inst|p81mux:sub|28 ; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst3|81mux:inst|p81mux:sub|28 ; out0             ;
; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst3|81mux:inst|p81mux:sub|26 ; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst3|81mux:inst|p81mux:sub|26 ; out0             ;
; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst2|81mux:inst|p81mux:sub|29 ; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst2|81mux:inst|p81mux:sub|29 ; out0             ;
; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst2|81mux:inst|p81mux:sub|26 ; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst2|81mux:inst|p81mux:sub|26 ; out0             ;
; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst2|81mux:inst|p81mux:sub|25 ; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst2|81mux:inst|p81mux:sub|25 ; out0             ;
; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst1|81mux:inst|p81mux:sub|29 ; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst1|81mux:inst|p81mux:sub|29 ; out0             ;
; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst|81mux:inst|p81mux:sub|29  ; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst|81mux:inst|p81mux:sub|29  ; out0             ;
; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst|81mux:inst|p81mux:sub|27  ; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst|81mux:inst|p81mux:sub|27  ; out0             ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                             ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------+
; Node Name                                                                       ; Output Port Name                                                                ; Output Port Type ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------+
; |lab3top|CLEAR                                                                  ; |lab3top|CLEAR                                                                  ; out              ;
; |lab3top|arithcircuit4bits:inst12|74153:inst25|7                                ; |lab3top|arithcircuit4bits:inst12|74153:inst25|7                                ; out0             ;
; |lab3top|arithcircuit4bits:inst12|74153:inst23|1                                ; |lab3top|arithcircuit4bits:inst12|74153:inst23|1                                ; out0             ;
; |lab3top|arithcircuit4bits:inst12|74153:inst36|1                                ; |lab3top|arithcircuit4bits:inst12|74153:inst36|1                                ; out0             ;
; |lab3top|arithcircuit4bits:inst12|74153:inst36|5                                ; |lab3top|arithcircuit4bits:inst12|74153:inst36|5                                ; out0             ;
; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst3|81mux:inst|p81mux:sub|28 ; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst3|81mux:inst|p81mux:sub|28 ; out0             ;
; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst3|81mux:inst|p81mux:sub|26 ; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst3|81mux:inst|p81mux:sub|26 ; out0             ;
; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst2|81mux:inst|p81mux:sub|29 ; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst2|81mux:inst|p81mux:sub|29 ; out0             ;
; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst2|81mux:inst|p81mux:sub|26 ; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst2|81mux:inst|p81mux:sub|26 ; out0             ;
; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst2|81mux:inst|p81mux:sub|25 ; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst2|81mux:inst|p81mux:sub|25 ; out0             ;
; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst1|81mux:inst|p81mux:sub|29 ; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst1|81mux:inst|p81mux:sub|29 ; out0             ;
; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst|81mux:inst|p81mux:sub|29  ; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst|81mux:inst|p81mux:sub|29  ; out0             ;
; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst|81mux:inst|p81mux:sub|27  ; |lab3top|logiccircuit4bit:inst6|logiccircuit1bit:inst|81mux:inst|p81mux:sub|27  ; out0             ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Oct 30 14:24:09 2014
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off Lab3 -c Lab3
Info: Using vector source file "E:/CEG2136 Lab3/lab3top.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      92.07 %
Info: Number of transitions in simulation is 1472
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 142 megabytes
    Info: Processing ended: Thu Oct 30 14:24:10 2014
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


